// Copyright (C) 2019  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition"

// DATE "04/07/2023 18:15:56"

// 
// Device: Altera EP4CE6E22C8 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module R3_PVP (
	reset,
	clk,
	button,
	LED,
	RXD,
	TXD,
	i2c_sda,
	i2c_scl,
	ps2_clk_d,
	ps2_data_d,
	ps2_clk_q,
	ps2_data_q,
	jp_data_d,
	jp_clk_q,
	jp_latch_q,
	sdram_clk,
	sdram_cke,
	sdram_cs_n,
	sdram_wre_n,
	sdram_cas_n,
	sdram_ras_n,
	sdram_a,
	sdram_ba,
	sdram_dqm,
	sdram_dq,
	R,
	G,
	B,
	HSYNC,
	VSYNC);
input 	reg reset ;
input 	reg clk ;
input 	reg [3:0] button ;
output 	reg [3:0] LED ;
input 	reg RXD ;
output 	reg TXD ;
inout 	reg i2c_sda ;
inout 	reg i2c_scl ;
input 	reg ps2_clk_d ;
input 	reg ps2_data_d ;
output 	reg ps2_clk_q ;
output 	reg ps2_data_q ;
input 	reg [1:0] jp_data_d ;
output 	reg [1:0] jp_clk_q ;
output 	reg [1:0] jp_latch_q ;
output 	reg sdram_clk ;
output 	reg sdram_cke ;
output 	reg sdram_cs_n ;
output 	reg sdram_wre_n ;
output 	reg sdram_cas_n ;
output 	reg sdram_ras_n ;
output 	reg [10:0] sdram_a ;
output 	reg sdram_ba ;
output 	reg sdram_dqm ;
inout 	reg [7:0] sdram_dq ;
output 	reg [1:0] R ;
output 	reg [1:0] G ;
output 	reg [1:0] B ;
output 	reg HSYNC ;
output 	reg VSYNC ;

// Design Ports Information
// LED[0]	=>  Location: PIN_110,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED[1]	=>  Location: PIN_111,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED[2]	=>  Location: PIN_112,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED[3]	=>  Location: PIN_113,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// TXD	=>  Location: PIN_2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ps2_clk_q	=>  Location: PIN_124,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ps2_data_q	=>  Location: PIN_121,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// jp_clk_q[0]	=>  Location: PIN_77,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// jp_clk_q[1]	=>  Location: PIN_83,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// jp_latch_q[0]	=>  Location: PIN_76,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// jp_latch_q[1]	=>  Location: PIN_80,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// sdram_clk	=>  Location: PIN_43,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// sdram_cke	=>  Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// sdram_cs_n	=>  Location: PIN_68,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// sdram_wre_n	=>  Location: PIN_65,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// sdram_cas_n	=>  Location: PIN_66,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// sdram_ras_n	=>  Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// sdram_a[0]	=>  Location: PIN_70,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// sdram_a[1]	=>  Location: PIN_71,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// sdram_a[2]	=>  Location: PIN_72,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// sdram_a[3]	=>  Location: PIN_73,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// sdram_a[4]	=>  Location: PIN_64,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// sdram_a[5]	=>  Location: PIN_60,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// sdram_a[6]	=>  Location: PIN_59,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// sdram_a[7]	=>  Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// sdram_a[8]	=>  Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// sdram_a[9]	=>  Location: PIN_54,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// sdram_a[10]	=>  Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// sdram_ba	=>  Location: PIN_53,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// sdram_dqm	=>  Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// R[0]	=>  Location: PIN_100,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// R[1]	=>  Location: PIN_101,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// G[0]	=>  Location: PIN_98,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// G[1]	=>  Location: PIN_99,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// B[0]	=>  Location: PIN_86,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// B[1]	=>  Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HSYNC	=>  Location: PIN_84,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VSYNC	=>  Location: PIN_85,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// i2c_sda	=>  Location: PIN_144,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// i2c_scl	=>  Location: PIN_143,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// sdram_dq[0]	=>  Location: PIN_34,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// sdram_dq[1]	=>  Location: PIN_38,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// sdram_dq[2]	=>  Location: PIN_39,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// sdram_dq[3]	=>  Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// sdram_dq[4]	=>  Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// sdram_dq[5]	=>  Location: PIN_46,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// sdram_dq[6]	=>  Location: PIN_49,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// sdram_dq[7]	=>  Location: PIN_50,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// clk	=>  Location: PIN_23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reset	=>  Location: PIN_25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ps2_clk_d	=>  Location: PIN_120,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// button[0]	=>  Location: PIN_32,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ps2_data_d	=>  Location: PIN_119,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// button[3]	=>  Location: PIN_28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// button[1]	=>  Location: PIN_31,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// RXD	=>  Location: PIN_1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// button[2]	=>  Location: PIN_30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// jp_data_d[1]	=>  Location: PIN_74,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// jp_data_d[0]	=>  Location: PIN_75,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \i2c_scl~input_o ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \clk~input_o ;
wire \PLL_inst|altpll_component|auto_generated|wire_pll1_fbout ;
wire \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ;
wire \intcon_inst|timer[0]~5_combout ;
wire \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \reset~input_o ;
wire \rst_s~q ;
wire \rst~feeder_combout ;
wire \rst~q ;
wire \CPU_inst|PC0|p_miss~feeder_combout ;
wire \button[3]~input_o ;
wire \debounce_inst|button_s[3]~1_combout ;
wire \debounce_inst|clk_div[0]~45_combout ;
wire \rst~clkctrl_outclk ;
wire \debounce_inst|clk_div[1]~15_combout ;
wire \debounce_inst|clk_div[1]~16 ;
wire \debounce_inst|clk_div[2]~17_combout ;
wire \debounce_inst|clk_div[2]~18 ;
wire \debounce_inst|clk_div[3]~19_combout ;
wire \debounce_inst|clk_div[3]~20 ;
wire \debounce_inst|clk_div[4]~21_combout ;
wire \debounce_inst|clk_div[4]~22 ;
wire \debounce_inst|clk_div[5]~23_combout ;
wire \debounce_inst|clk_div[5]~24 ;
wire \debounce_inst|clk_div[6]~25_combout ;
wire \debounce_inst|clk_div[6]~26 ;
wire \debounce_inst|clk_div[7]~27_combout ;
wire \debounce_inst|WideAnd0~1_combout ;
wire \debounce_inst|WideAnd0~0_combout ;
wire \debounce_inst|clk_div[7]~28 ;
wire \debounce_inst|clk_div[8]~29_combout ;
wire \debounce_inst|clk_div[8]~30 ;
wire \debounce_inst|clk_div[9]~31_combout ;
wire \debounce_inst|clk_div[9]~32 ;
wire \debounce_inst|clk_div[10]~33_combout ;
wire \debounce_inst|clk_div[10]~34 ;
wire \debounce_inst|clk_div[11]~35_combout ;
wire \debounce_inst|WideAnd0~2_combout ;
wire \debounce_inst|clk_div[11]~36 ;
wire \debounce_inst|clk_div[12]~37_combout ;
wire \debounce_inst|clk_div[12]~38 ;
wire \debounce_inst|clk_div[13]~39_combout ;
wire \debounce_inst|clk_div[13]~40 ;
wire \debounce_inst|clk_div[14]~41_combout ;
wire \debounce_inst|clk_div[14]~42 ;
wire \debounce_inst|clk_div[15]~43_combout ;
wire \debounce_inst|WideAnd0~3_combout ;
wire \debounce_inst|WideAnd0~4_combout ;
wire \debounce_inst|button_3_count[3]~3_combout ;
wire \debounce_inst|button_3_count[0]~4_combout ;
wire \debounce_inst|button_3_count[1]~6_cout ;
wire \debounce_inst|button_3_count[1]~7_combout ;
wire \debounce_inst|button_3_count[1]~8 ;
wire \debounce_inst|button_3_count[2]~9_combout ;
wire \debounce_inst|WideNor3~0_combout ;
wire \debounce_inst|always1~1_combout ;
wire \debounce_inst|button_3_count[2]~10 ;
wire \debounce_inst|button_3_count[3]~11_combout ;
wire \debounce_inst|button_out~2_combout ;
wire \debounce_inst|button_out~3_combout ;
wire \comb~0_combout ;
wire \CPU_inst|RST_hold~q ;
wire \CPU_inst|RST~0_combout ;
wire \CPU_inst|RST~q ;
wire \CPU_inst|RST~clkctrl_outclk ;
wire \CPU_inst|PC0|p_miss~q ;
wire \CPU_inst|PC0|prev_branch_taken~q ;
wire \CPU_inst|PC0|decoder_rst~0_combout ;
wire \CPU_inst|decode_unit0|I_reg[11]~0_combout ;
wire \CPU_inst|PC0|stack_pop~5_combout ;
wire \sdram_dq[5]~input_o ;
wire \SDRAM_controller|from_mem[5]~feeder_combout ;
wire \SDRAM_controller|state~68_combout ;
wire \SDRAM_controller|state.S_READ~q ;
wire \SDRAM_controller|state~94_combout ;
wire \SDRAM_controller|state.S_READ_NOP1~q ;
wire \SDRAM_controller|state~81_combout ;
wire \SDRAM_controller|state.S_READ_NOP2~q ;
wire \SDRAM_controller|state~82_combout ;
wire \SDRAM_controller|state.S_READ_NOP3~q ;
wire \SDRAM_controller|Selector29~0_combout ;
wire \SDRAM_controller|state.S_READ_DATA~q ;
wire \SDRAM_controller|from_mem[4]~0_combout ;
wire \arbiter_inst|Selector6~2_combout ;
wire \arbiter_inst|Selector6~3_combout ;
wire \arbiter_inst|state.S_PORT1_READ~q ;
wire \arbiter_inst|port1_from_mem[7][4]~4_combout ;
wire \arbiter_inst|port1_from_mem[0][0]~10_combout ;
wire \arbiter_inst|port1_from_mem[0][5]~q ;
wire \p_cache_inst|CPU_address_hold[2]~14_combout ;
wire \sdram_dq[3]~input_o ;
wire \SDRAM_controller|from_mem[3]~feeder_combout ;
wire \arbiter_inst|port1_from_mem[0][3]~q ;
wire \CPU_inst|PC0|always2~1_combout ;
wire \p_cache_inst|CPU_address_hold[2]~15 ;
wire \p_cache_inst|CPU_address_hold[3]~16_combout ;
wire \p_cache_inst|mem_req~combout ;
wire \MSC_inst|prev_p1_req~q ;
wire \MSC_inst|p1_active~0_combout ;
wire \MSC_inst|p1_active~q ;
wire \MSC_inst|p1_idle~0_combout ;
wire \CPU_inst|PC0|PC_reg[2]~80_combout ;
wire \sdram_dq[0]~input_o ;
wire \SDRAM_controller|from_mem[0]~feeder_combout ;
wire \arbiter_inst|port1_from_mem[0][0]~feeder_combout ;
wire \arbiter_inst|port1_from_mem[0][0]~q ;
wire \CPU_inst|decode_unit0|src_raddr_reg~3_combout ;
wire \CPU_inst|decode_unit0|dest_waddr_reg~3_combout ;
wire \CPU_inst|dest_waddr2[3]~feeder_combout ;
wire \CPU_inst|dest_waddr3[3]~feeder_combout ;
wire \CPU_inst|dest_waddr4[3]~feeder_combout ;
wire \p_cache_inst|CPU_address_hold[7]~25 ;
wire \p_cache_inst|CPU_address_hold[8]~26_combout ;
wire \CPU_inst|PC0|prev_XEC~feeder_combout ;
wire \CPU_inst|PC0|prev_XEC~q ;
wire \CPU_inst|PC0|PC_reg[12]~21_combout ;
wire \CPU_inst|PC0|cstack0|address[1]~5_combout ;
wire \CPU_inst|hazard_unit0|branch_hazard~0_combout ;
wire \CPU_inst|PC0|stack_pop~4_combout ;
wire \CPU_inst|PC0|cstack0|address[0]~15_combout ;
wire \CPU_inst|PC0|cstack0|address[1]~7_cout ;
wire \CPU_inst|PC0|cstack0|address[1]~8_combout ;
wire \CPU_inst|PC0|cstack0|address[1]~16_combout ;
wire \CPU_inst|PC0|cstack0|address[1]~10_combout ;
wire \CPU_inst|PC0|cstack0|address[1]~9 ;
wire \CPU_inst|PC0|cstack0|address[2]~11_combout ;
wire \CPU_inst|PC0|cstack0|address[2]~12 ;
wire \CPU_inst|PC0|cstack0|address[3]~13_combout ;
wire \CPU_inst|PC0|prev_hazard~0_combout ;
wire \CPU_inst|PC0|prev_hazard~q ;
wire \CPU_inst|PC0|A_current_I_alternate~15_combout ;
wire \CPU_inst|PC0|take_branch~2_combout ;
wire \CPU_inst|PC0|A_current_I_alternate[15]~1_combout ;
wire \CPU_inst|PC0|A_miss_next[9]~feeder_combout ;
wire \CPU_inst|PC0|A_miss_next[10]~feeder_combout ;
wire \CPU_inst|decode_unit0|alu_op_reg~2_combout ;
wire \CPU_inst|decode_unit0|rotate_source_reg~7_combout ;
wire \CPU_inst|decode_unit0|rotate_source_reg~8_combout ;
wire \CPU_inst|alu_op1~2_combout ;
wire \CPU_inst|alu_op2~6_combout ;
wire \CPU_inst|alu_op3[1]~feeder_combout ;
wire \CPU_inst|decode_unit0|alu_op_reg~1_combout ;
wire \CPU_inst|alu_op1~0_combout ;
wire \CPU_inst|alu_op2~7_combout ;
wire \CPU_inst|ALU0|alu_reg[7]~2_combout ;
wire \CPU_inst|ALU0|alu_reg[7]~0_combout ;
wire \CPU_inst|alu_op1~1_combout ;
wire \CPU_inst|alu_op2~8_combout ;
wire \CPU_inst|ALU0|alu_reg[7]~1_combout ;
wire \CPU_inst|decode_unit0|rotate_mux_reg~0_combout ;
wire \CPU_inst|decode_unit0|rotate_mux_reg~1_combout ;
wire \CPU_inst|decode_unit0|rotate_mux_reg~q ;
wire \CPU_inst|rotate_mux1~0_combout ;
wire \CPU_inst|rotate_mux1~q ;
wire \CPU_inst|rotate_mux2~2_combout ;
wire \CPU_inst|rotate_mux2~q ;
wire \CPU_inst|ALU0|OVF_reg~0_combout ;
wire \sdram_dq[4]~input_o ;
wire \SDRAM_controller|from_mem[4]~feeder_combout ;
wire \arbiter_inst|port1_from_mem[0][4]~feeder_combout ;
wire \arbiter_inst|port1_from_mem[0][4]~q ;
wire \arbiter_inst|port1_from_mem[1][3]~feeder_combout ;
wire \arbiter_inst|port1_from_mem[1][4]~7_combout ;
wire \arbiter_inst|port1_from_mem[1][3]~q ;
wire \arbiter_inst|port1_from_mem[1][4]~feeder_combout ;
wire \arbiter_inst|port1_from_mem[1][4]~q ;
wire \arbiter_inst|port1_from_mem[2][4]~feeder_combout ;
wire \arbiter_inst|port1_from_mem[2][0]~8_combout ;
wire \arbiter_inst|port1_from_mem[2][4]~q ;
wire \arbiter_inst|port1_from_mem[3][4]~5_combout ;
wire \arbiter_inst|port1_from_mem[3][3]~q ;
wire \arbiter_inst|port1_from_mem[3][4]~q ;
wire \arbiter_inst|port1_from_mem[4][0]~feeder_combout ;
wire \arbiter_inst|port1_from_mem[4][0]~9_combout ;
wire \arbiter_inst|port1_from_mem[4][0]~q ;
wire \arbiter_inst|port1_from_mem[4][4]~q ;
wire \arbiter_inst|port1_from_mem[5][4]~6_combout ;
wire \arbiter_inst|port1_from_mem[5][3]~q ;
wire \arbiter_inst|port1_from_mem[5][4]~q ;
wire \arbiter_inst|port1_from_mem[6][4]~feeder_combout ;
wire \arbiter_inst|port1_from_mem[6][0]~11_combout ;
wire \arbiter_inst|port1_from_mem[6][4]~q ;
wire \arbiter_inst|port1_from_mem[7][4]~12_combout ;
wire \arbiter_inst|port1_from_mem[7][3]~q ;
wire \arbiter_inst|port1_from_mem[7][4]~q ;
wire \p_cache_inst|CPU_address_hold[8]~27 ;
wire \p_cache_inst|CPU_address_hold[9]~28_combout ;
wire \p_cache_inst|CPU_address_hold[2]~30_combout ;
wire \p_cache_inst|CPU_address_hold[2]~31_combout ;
wire \p_cache_inst|CPU_address_hold[9]~29 ;
wire \p_cache_inst|CPU_address_hold[10]~32_combout ;
wire \p_cache_inst|CPU_address_hold[10]~33 ;
wire \p_cache_inst|CPU_address_hold[11]~34_combout ;
wire \CPU_inst|PC0|A_current_I_alternate~8_combout ;
wire \CPU_inst|PC0|A_current_I~5_combout ;
wire \CPU_inst|PC0|A_pipe0[4]~1_combout ;
wire \CPU_inst|PC0|A_pipe0[4]~2_combout ;
wire \CPU_inst|PC0|A_pipe0~7_combout ;
wire \CPU_inst|PC0|A_pipe1~2_combout ;
wire \CPU_inst|PC0|A_pipe2[11]~1_combout ;
wire \CPU_inst|PC0|A_pipe2~3_combout ;
wire \CPU_inst|PC0|stack_in[11]~2_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~418_combout ;
wire \CPU_inst|PC0|cstack0|prev_push~feeder_combout ;
wire \CPU_inst|PC0|cstack0|prev_push~q ;
wire \CPU_inst|PC0|cstack0|stack_mem~419_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~203_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~171feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~416_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~417_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~171_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~420_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~421_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~139_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~278_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~422_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~423_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~235_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~279_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~434_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~435_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~43_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~436_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~437_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~11_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~280_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~432_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~433_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~75_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~438_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~439_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~107_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~281_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~282_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~444_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~445_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~155_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~187feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~440_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~441_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~187_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~283_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~442_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~443_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~219_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~446_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~447_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~251_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~284_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~428_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~429_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~27_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~424_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~425_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~91_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~276_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~426_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~427_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~59_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~430_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~431_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~123_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~277_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~285_combout ;
wire \CPU_inst|PC0|PC_reg[12]~22_combout ;
wire \CPU_inst|PC0|PC_reg~32_combout ;
wire \p_cache_inst|CPU_address_hold[11]~35 ;
wire \p_cache_inst|CPU_address_hold[12]~36_combout ;
wire \CPU_inst|PC0|A_next_I[12]~feeder_combout ;
wire \CPU_inst|PC0|A_current_I_alternate~10_combout ;
wire \CPU_inst|PC0|A_current_I~7_combout ;
wire \CPU_inst|PC0|A_pipe0~9_combout ;
wire \CPU_inst|PC0|A_pipe1~4_combout ;
wire \CPU_inst|decode_unit0|PC_I_field_reg[12]~feeder_combout ;
wire \CPU_inst|PC0|PC_reg~40_combout ;
wire \CPU_inst|PC0|A_pipe2~4_combout ;
wire \CPU_inst|PC0|stack_in[12]~4_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~12_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~44_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~300_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~108_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~76_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~301_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~28_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~60feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~60_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~298_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~124_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~92feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~92_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~299_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~302_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~204feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~204_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~140_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~296_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~236_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~172_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~297_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~156_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~220feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~220_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~303_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~252_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~188feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~188_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~304_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~305_combout ;
wire \CPU_inst|PC0|Add1~23 ;
wire \CPU_inst|PC0|Add1~24_combout ;
wire \CPU_inst|PC0|PC_reg~41_combout ;
wire \CPU_inst|PC0|PC_reg~42_combout ;
wire \CPU_inst|PC0|A_miss_next[12]~feeder_combout ;
wire \CPU_inst|PC0|PC_reg~43_combout ;
wire \CPU_inst|PC0|prev_p_miss~q ;
wire \CPU_inst|PC0|PC_reg[2]~27_combout ;
wire \CPU_inst|PC0|PC_reg[2]~18_combout ;
wire \CPU_inst|PC0|always2~2_combout ;
wire \CPU_inst|PC0|always2~3_combout ;
wire \CPU_inst|PC0|always2~4_combout ;
wire \CPU_inst|PC0|A_miss[12]~feeder_combout ;
wire \CPU_inst|PC0|A[12]~4_combout ;
wire \p_cache_inst|CPU_address_hold[12]~37 ;
wire \p_cache_inst|CPU_address_hold[13]~38_combout ;
wire \CPU_inst|decode_unit0|src_raddr_reg~1_combout ;
wire \CPU_inst|src_raddr1[1]~feeder_combout ;
wire \CPU_inst|decode_unit0|src_raddr_reg~2_combout ;
wire \CPU_inst|src_raddr1[0]~feeder_combout ;
wire \CPU_inst|reg_file0|prev_a_address[0]~feeder_combout ;
wire \CPU_inst|reg_file0|a_forward1~0_combout ;
wire \CPU_inst|decode_unit0|Mux5~2_combout ;
wire \CPU_inst|decode_unit0|alu_mux_reg~q ;
wire \CPU_inst|alu_b_source1~0_combout ;
wire \CPU_inst|alu_b_source1~q ;
wire \CPU_inst|alu_b_source2~2_combout ;
wire \CPU_inst|alu_b_source2~q ;
wire \CPU_inst|alu_b_source3~feeder_combout ;
wire \CPU_inst|alu_b_source3~q ;
wire \CPU_inst|alu_b_mux_out[0]~0_combout ;
wire \CPU_inst|decode_unit0|alu_I_field_reg~0_combout ;
wire \CPU_inst|alu_I_field1~5_combout ;
wire \CPU_inst|alu_I_field2~21_combout ;
wire \CPU_inst|alu_b_mux_out[5]~13_combout ;
wire \CPU_inst|ALU0|Mux2~6_combout ;
wire \CPU_inst|ALU0|Mux2~4_combout ;
wire \CPU_inst|right_rotate0|Mux0~7_combout ;
wire \CPU_inst|decode_unit0|rotate_R_reg~1_combout ;
wire \CPU_inst|rotate_R1~1_combout ;
wire \CPU_inst|rotate_R2~7_combout ;
wire \CPU_inst|right_rotate0|Mux0~11_combout ;
wire \CPU_inst|right_rotate0|Mux0~12_combout ;
wire \CPU_inst|decode_unit0|alu_I_field_reg~1_combout ;
wire \CPU_inst|alu_I_field1~6_combout ;
wire \CPU_inst|alu_I_field2~22_combout ;
wire \CPU_inst|reg_file0|aux[6]~feeder_combout ;
wire \CPU_inst|decode_unit0|dest_waddr_reg~2_combout ;
wire \CPU_inst|dest_waddr3[2]~feeder_combout ;
wire \CPU_inst|dest_waddr4[2]~feeder_combout ;
wire \CPU_inst|reg_file0|Decoder0~4_combout ;
wire \CPU_inst|reg_file0|Decoder0~5_combout ;
wire \CPU_inst|alu_b_mux_out[6]~15_combout ;
wire \CPU_inst|alu_b_mux_out[6]~16_combout ;
wire \CPU_inst|right_rotate0|Mux1~1_combout ;
wire \CPU_inst|right_rotate0|Mux1~3_combout ;
wire \CPU_inst|right_rotate0|Mux1~4_combout ;
wire \sdram_dq[6]~input_o ;
wire \SDRAM_controller|from_mem[6]~feeder_combout ;
wire \arbiter_inst|port1_from_mem[0][6]~feeder_combout ;
wire \arbiter_inst|port1_from_mem[0][6]~q ;
wire \sdram_dq[7]~input_o ;
wire \SDRAM_controller|from_mem[7]~feeder_combout ;
wire \arbiter_inst|port1_from_mem[0][7]~feeder_combout ;
wire \arbiter_inst|port1_from_mem[0][7]~q ;
wire \arbiter_inst|port1_from_mem[1][7]~feeder_combout ;
wire \arbiter_inst|port1_from_mem[1][7]~q ;
wire \arbiter_inst|port1_from_mem[2][6]~feeder_combout ;
wire \arbiter_inst|port1_from_mem[2][6]~q ;
wire \arbiter_inst|port1_from_mem[2][7]~feeder_combout ;
wire \arbiter_inst|port1_from_mem[2][7]~q ;
wire \arbiter_inst|port1_from_mem[3][7]~q ;
wire \arbiter_inst|port1_from_mem[4][5]~q ;
wire \arbiter_inst|port1_from_mem[4][6]~feeder_combout ;
wire \arbiter_inst|port1_from_mem[4][6]~q ;
wire \arbiter_inst|port1_from_mem[4][7]~q ;
wire \arbiter_inst|port1_from_mem[5][7]~feeder_combout ;
wire \arbiter_inst|port1_from_mem[5][7]~q ;
wire \arbiter_inst|port1_from_mem[6][5]~feeder_combout ;
wire \arbiter_inst|port1_from_mem[6][5]~q ;
wire \arbiter_inst|port1_from_mem[6][6]~feeder_combout ;
wire \arbiter_inst|port1_from_mem[6][6]~q ;
wire \arbiter_inst|port1_from_mem[6][7]~feeder_combout ;
wire \arbiter_inst|port1_from_mem[6][7]~q ;
wire \arbiter_inst|port1_from_mem[7][7]~feeder_combout ;
wire \arbiter_inst|port1_from_mem[7][7]~q ;
wire \p_cache_inst|Mux8~0_combout ;
wire \p_cache_inst|Mux8~1_combout ;
wire \CPU_inst|decode_unit0|I_alternate~20_combout ;
wire \CPU_inst|decode_unit0|I_alternate[3]~22_combout ;
wire \CPU_inst|decode_unit0|I_alternate[3]~5_combout ;
wire \CPU_inst|decode_unit0|I_alternate[3]~6_combout ;
wire \CPU_inst|decode_unit0|I_reg~20_combout ;
wire \CPU_inst|decode_unit0|rotate_R_reg~2_combout ;
wire \CPU_inst|rotate_R1~2_combout ;
wire \CPU_inst|rotate_R2~8_combout ;
wire \CPU_inst|right_rotate0|Mux1~5_combout ;
wire \CPU_inst|decode_unit0|Mux3~0_combout ;
wire \CPU_inst|mask_L1~2_combout ;
wire \CPU_inst|mask_L2~8_combout ;
wire \CPU_inst|rotate_S01~1_combout ;
wire \d_cache_inst|d_cache_miss~3_combout ;
wire \MSC_inst|p2_reset_reg~0_combout ;
wire \arbiter_inst|Selector8~0_combout ;
wire \arbiter_inst|Selector8~1_combout ;
wire \arbiter_inst|state.S_PORT2_READ~q ;
wire \arbiter_inst|Selector2~0_combout ;
wire \arbiter_inst|burst_offset~0_combout ;
wire \arbiter_inst|Selector1~0_combout ;
wire \arbiter_inst|Selector7~0_combout ;
wire \arbiter_inst|Selector9~0_combout ;
wire \arbiter_inst|Selector9~1_combout ;
wire \arbiter_inst|state.S_PORT2_WRITE~q ;
wire \arbiter_inst|Selector0~0_combout ;
wire \arbiter_inst|Selector7~1_combout ;
wire \arbiter_inst|Selector4~0_combout ;
wire \arbiter_inst|Selector4~1_combout ;
wire \arbiter_inst|arbiter_p2_ready~q ;
wire \arbiter_inst|port2_from_mem[7][0]~4_combout ;
wire \arbiter_inst|port2_from_mem[0][0]~10_combout ;
wire \arbiter_inst|port2_from_mem[0][0]~q ;
wire \d_cache_inst|mem_req~combout ;
wire \MSC_inst|prev_p2_req~q ;
wire \MSC_inst|p2_active~0_combout ;
wire \MSC_inst|p2_active~q ;
wire \MSC_inst|p2_idle~0_combout ;
wire \MSC_inst|p2_reset~combout ;
wire \d_cache_inst|reset_active~q ;
wire \d_cache_inst|always0~0_combout ;
wire \d_cache_inst|CPU_address_hold[3]~16_combout ;
wire \CPU_inst|reg_file0|Decoder0~0_combout ;
wire \CPU_inst|reg_file0|Decoder0~1_combout ;
wire \d_cache_inst|CPU_address_hold[12]~35_combout ;
wire \CPU_inst|SC3~q ;
wire \CPU_inst|SC4~q ;
wire \CPU_inst|SC5~q ;
wire \d_cache_inst|d_cache_miss~4_combout ;
wire \CPU_inst|reg_file0|Decoder0~2_combout ;
wire \CPU_inst|reg_file0|Decoder0~3_combout ;
wire \d_cache_inst|always1~0_combout ;
wire \d_cache_inst|cache_address[0]~0_combout ;
wire \d_cache_inst|cache_address[1]~1_combout ;
wire \d_cache_inst|cache_address[2]~2_combout ;
wire \CPU_inst|reg_file0|ivr_reg[6]~feeder_combout ;
wire \d_cache_inst|cache_address[3]~3_combout ;
wire \d_cache_inst|cache_address[4]~4_combout ;
wire \CPU_inst|reg_file0|ivl_reg[0]~feeder_combout ;
wire \d_cache_inst|cache_address[5]~5_combout ;
wire \CPU_inst|decode_unit0|Mux4~0_combout ;
wire \CPU_inst|mask_L1~1_combout ;
wire \CPU_inst|mask_L2~7_combout ;
wire \CPU_inst|decode_unit0|Mux2~0_combout ;
wire \CPU_inst|mask_L1~0_combout ;
wire \CPU_inst|mask_L2~6_combout ;
wire \sdram_dq[1]~input_o ;
wire \SDRAM_controller|from_mem[1]~feeder_combout ;
wire \arbiter_inst|port2_from_mem[0][1]~q ;
wire \d_cache_inst|cache_address[7]~7_combout ;
wire \d_cache_inst|cache_address[8]~8_combout ;
wire \sdram_dq[2]~input_o ;
wire \SDRAM_controller|from_mem[2]~feeder_combout ;
wire \arbiter_inst|port2_from_mem[0][2]~q ;
wire \d_cache_inst|always1~1_combout ;
wire \arbiter_inst|port2_from_mem[0][3]~q ;
wire \d_cache_inst|byte_address[1]~feeder_combout ;
wire \d_cache_inst|Decoder62~5_combout ;
wire \d_cache_inst|Decoder62~4_combout ;
wire \CPU_inst|decode_unit0|shift_L_reg~0_combout ;
wire \CPU_inst|shift_L1~1_combout ;
wire \CPU_inst|shift_L2~7_combout ;
wire \CPU_inst|shift_L3[0]~feeder_combout ;
wire \CPU_inst|shift_L4[0]~feeder_combout ;
wire \CPU_inst|decode_unit0|shift_L_reg~1_combout ;
wire \CPU_inst|shift_L1~0_combout ;
wire \CPU_inst|shift_L2~6_combout ;
wire \CPU_inst|shift_L3[1]~feeder_combout ;
wire \CPU_inst|shift_L4[1]~feeder_combout ;
wire \CPU_inst|shift_merge0|Decoder0~1_combout ;
wire \CPU_inst|decode_unit0|n_LB_w_reg~0_combout ;
wire \CPU_inst|decode_unit0|latch_address_w_reg~q ;
wire \CPU_inst|latch_address_w1~q ;
wire \CPU_inst|latch_address_w2~q ;
wire \CPU_inst|latch_address_w3~feeder_combout ;
wire \CPU_inst|latch_address_w3~q ;
wire \CPU_inst|latch_address_w4~q ;
wire \CPU_inst|shift_merge0|LBD_reg[2]~feeder_combout ;
wire \CPU_inst|latch_wren5~q ;
wire \CPU_inst|latch_address_w5~q ;
wire \CPU_inst|shift_merge0|LBD_reg[0]~0_combout ;
wire \CPU_inst|shift_merge0|merge_in~4_combout ;
wire \CPU_inst|shift_merge0|merge_result~11_combout ;
wire \CPU_inst|decode_unit0|merge_D0_reg~1_combout ;
wire \CPU_inst|merge_D01~1_combout ;
wire \CPU_inst|merge_D02~7_combout ;
wire \CPU_inst|merge_D04[1]~feeder_combout ;
wire \CPU_inst|decode_unit0|merge_D0_reg~0_combout ;
wire \CPU_inst|merge_D01~0_combout ;
wire \CPU_inst|merge_D02~6_combout ;
wire \CPU_inst|merge_D04[0]~feeder_combout ;
wire \CPU_inst|shift_merge0|shift_reg~3_combout ;
wire \CPU_inst|shift_merge0|Decoder0~0_combout ;
wire \CPU_inst|shift_merge0|merge_result~9_combout ;
wire \CPU_inst|shift_merge0|merge_mask~0_combout ;
wire \CPU_inst|shift_merge0|shift_reg~0_combout ;
wire \CPU_inst|shift_merge0|merge_result~10_combout ;
wire \CPU_inst|shift_merge0|Mux5~1_combout ;
wire \CPU_inst|shift_merge0|Mux5~2_combout ;
wire \CPU_inst|shift_merge0|WideOr2~0_combout ;
wire \CPU_inst|shift_merge0|Mux5~4_combout ;
wire \CPU_inst|shift_merge0|merge_mask~1_combout ;
wire \CPU_inst|shift_merge0|WideOr1~0_combout ;
wire \CPU_inst|shift_merge0|Mux5~0_combout ;
wire \CPU_inst|shift_merge0|Mux5~5_combout ;
wire \CPU_inst|shift_merge0|Mux5~3_combout ;
wire \CPU_inst|shift_merge0|RBD_reg[0]~0_combout ;
wire \d_cache_inst|CPU_data_hold[0]~2_combout ;
wire \arbiter_inst|port2_from_mem[3][0]~11_combout ;
wire \arbiter_inst|port2_from_mem[3][2]~q ;
wire \d_cache_inst|Decoder62~7_combout ;
wire \arbiter_inst|port2_from_mem[4][0]~7_combout ;
wire \arbiter_inst|port2_from_mem[4][2]~q ;
wire \d_cache_inst|Decoder62~2_combout ;
wire \arbiter_inst|port2_from_mem[4][3]~q ;
wire \arbiter_inst|port2_from_mem[5][0]~5_combout ;
wire \arbiter_inst|port2_from_mem[5][2]~q ;
wire \CPU_inst|shift_merge0|LBD_reg[3]~feeder_combout ;
wire \CPU_inst|shift_merge0|merge_in~7_combout ;
wire \CPU_inst|shift_merge0|merge_result~25_combout ;
wire \CPU_inst|shift_merge0|shift_reg~1_combout ;
wire \CPU_inst|shift_merge0|merge_result~26_combout ;
wire \CPU_inst|shift_merge0|Mux4~1_combout ;
wire \CPU_inst|shift_merge0|merge_result~24_combout ;
wire \CPU_inst|shift_merge0|Mux4~2_combout ;
wire \CPU_inst|shift_merge0|Mux4~4_combout ;
wire \CPU_inst|shift_merge0|Mux4~0_combout ;
wire \CPU_inst|shift_merge0|Mux4~5_combout ;
wire \CPU_inst|shift_merge0|Mux4~3_combout ;
wire \d_cache_inst|CPU_data_hold[3]~feeder_combout ;
wire \arbiter_inst|port2_from_mem[6][0]~6_combout ;
wire \arbiter_inst|port2_from_mem[6][2]~q ;
wire \d_cache_inst|Decoder62~1_combout ;
wire \arbiter_inst|port2_from_mem[6][3]~q ;
wire \d_cache_inst|Decoder62~3_combout ;
wire \d_cache_inst|cache_d[58]~147_combout ;
wire \arbiter_inst|port2_from_mem[7][0]~12_combout ;
wire \arbiter_inst|port2_from_mem[7][2]~q ;
wire \d_cache_inst|cache_d[58]~211_combout ;
wire \d_cache_inst|cache_d[59]~155_combout ;
wire \arbiter_inst|port2_from_mem[7][3]~q ;
wire \d_cache_inst|cache_d[59]~219_combout ;
wire \d_cache_inst|cache_d[51]~153_combout ;
wire \d_cache_inst|cache_d[51]~217_combout ;
wire \d_cache_inst|cache_d[50]~145_combout ;
wire \d_cache_inst|cache_d[50]~209_combout ;
wire \d_cache_inst|Decoder62~0_combout ;
wire \d_cache_inst|cache_d[43]~152_combout ;
wire \arbiter_inst|port2_from_mem[5][3]~q ;
wire \d_cache_inst|cache_d[43]~216_combout ;
wire \d_cache_inst|cache_d[42]~144_combout ;
wire \d_cache_inst|cache_d[42]~208_combout ;
wire \d_cache_inst|cache_d[35]~154_combout ;
wire \d_cache_inst|cache_d[35]~218_combout ;
wire \d_cache_inst|cache_d[34]~146_combout ;
wire \d_cache_inst|cache_d[34]~210_combout ;
wire \d_cache_inst|cache_d[26]~151_combout ;
wire \d_cache_inst|cache_d[26]~215_combout ;
wire \d_cache_inst|cache_d[25]~143_combout ;
wire \arbiter_inst|port2_from_mem[3][1]~q ;
wire \d_cache_inst|cache_d[25]~207_combout ;
wire \d_cache_inst|cache_d[19]~156_combout ;
wire \arbiter_inst|port2_from_mem[2][0]~8_combout ;
wire \arbiter_inst|port2_from_mem[2][3]~q ;
wire \d_cache_inst|cache_d[19]~220_combout ;
wire \d_cache_inst|cache_d[18]~148_combout ;
wire \arbiter_inst|port2_from_mem[2][2]~q ;
wire \d_cache_inst|cache_d[18]~212_combout ;
wire \d_cache_inst|cache_d[11]~157_combout ;
wire \arbiter_inst|port2_from_mem[1][0]~9_combout ;
wire \arbiter_inst|port2_from_mem[1][3]~q ;
wire \d_cache_inst|cache_d[11]~221_combout ;
wire \d_cache_inst|cache_d[10]~149_combout ;
wire \arbiter_inst|port2_from_mem[1][2]~q ;
wire \d_cache_inst|cache_d[10]~213_combout ;
wire \d_cache_inst|cache_d[9]~141_combout ;
wire \arbiter_inst|port2_from_mem[1][1]~q ;
wire \d_cache_inst|cache_d[9]~205_combout ;
wire \d_cache_inst|cache_d[3]~158_combout ;
wire \d_cache_inst|cache_d[3]~222_combout ;
wire \d_cache_inst|cache_d[2]~150_combout ;
wire \d_cache_inst|cache_d[2]~214_combout ;
wire \d_cache_inst|cache_d[1]~142_combout ;
wire \d_cache_inst|cache_d[1]~206_combout ;
wire \CPU_inst|IV_in~38_combout ;
wire \CPU_inst|IV_in~39_combout ;
wire \CPU_inst|IV_in~36_combout ;
wire \CPU_inst|IV_in~37_combout ;
wire \CPU_inst|IV_in[2]~2_combout ;
wire \WideAnd2~2_combout ;
wire \WideAnd2~1_combout ;
wire \WideAnd2~0_combout ;
wire \WideAnd2~3_combout ;
wire \i2c_en~combout ;
wire \prev_i2c_en~q ;
wire \i2c_sda~input_o ;
wire \i2c_ri_inst|i2c_phy_inst|rx_frame[0]~feeder_combout ;
wire \CPU_inst|shift_merge0|shift_reg~2_combout ;
wire \CPU_inst|shift_merge0|merge_in~5_combout ;
wire \CPU_inst|shift_merge0|merge_result~13_combout ;
wire \CPU_inst|shift_merge0|merge_result~16_combout ;
wire \CPU_inst|shift_merge0|shift_reg~4_combout ;
wire \CPU_inst|shift_merge0|merge_result~14_combout ;
wire \CPU_inst|shift_merge0|shift_reg~5_combout ;
wire \CPU_inst|shift_merge0|merge_result~15_combout ;
wire \CPU_inst|shift_merge0|Mux1~1_combout ;
wire \CPU_inst|shift_merge0|Mux1~2_combout ;
wire \CPU_inst|shift_merge0|merge_result~12_combout ;
wire \CPU_inst|shift_merge0|Mux1~0_combout ;
wire \CPU_inst|shift_merge0|Mux1~4_combout ;
wire \CPU_inst|shift_merge0|Mux1~5_combout ;
wire \CPU_inst|shift_merge0|Mux1~3_combout ;
wire \CPU_inst|shift_merge0|LBD_reg[6]~feeder_combout ;
wire \i2c_ri_inst|data_from_master[6]~feeder_combout ;
wire \i2c_ri_inst|data_from_master[7]~0_combout ;
wire \i2c_ri_inst|i2c_phy_inst|clk_div[0]~5_combout ;
wire \i2c_ri_inst|i2c_phy_inst|clk_div[1]~8 ;
wire \i2c_ri_inst|i2c_phy_inst|clk_div[2]~9_combout ;
wire \i2c_ri_inst|i2c_phy_inst|clk_div[2]~10 ;
wire \i2c_ri_inst|i2c_phy_inst|clk_div[3]~12_combout ;
wire \i2c_ri_inst|i2c_phy_inst|clk_div[3]~13 ;
wire \i2c_ri_inst|i2c_phy_inst|clk_div[4]~14_combout ;
wire \i2c_ri_inst|i2c_phy_inst|clk_div[3]~11_combout ;
wire \i2c_ri_inst|i2c_phy_inst|clk_div[0]~6 ;
wire \i2c_ri_inst|i2c_phy_inst|clk_div[1]~7_combout ;
wire \i2c_ri_inst|i2c_phy_inst|Equal0~0_combout ;
wire \i2c_ri_inst|i2c_phy_inst|always0~6_combout ;
wire \i2c_ri_inst|write_req~0_combout ;
wire \i2c_ri_inst|read_req~0_combout ;
wire \i2c_ri_inst|read_req~q ;
wire \i2c_ri_inst|i2c_phy_inst|prev_read_req~0_combout ;
wire \i2c_ri_inst|i2c_phy_inst|prev_read_req~q ;
wire \i2c_ri_inst|i2c_phy_inst|read_req_flag~0_combout ;
wire \i2c_ri_inst|i2c_phy_inst|read_req_flag~1_combout ;
wire \i2c_ri_inst|i2c_phy_inst|read_req_flag~q ;
wire \i2c_ri_inst|i2c_phy_inst|always0~7_combout ;
wire \i2c_ri_inst|i2c_phy_inst|rx_active~2_combout ;
wire \i2c_ri_inst|i2c_phy_inst|rx_active~q ;
wire \i2c_ri_inst|start_req~0_combout ;
wire \i2c_ri_inst|start_req~q ;
wire \i2c_ri_inst|i2c_phy_inst|always0~3_combout ;
wire \i2c_ri_inst|i2c_phy_inst|prev_start_req~0_combout ;
wire \i2c_ri_inst|i2c_phy_inst|prev_start_req~q ;
wire \i2c_ri_inst|i2c_phy_inst|start_req_flag~0_combout ;
wire \i2c_ri_inst|i2c_phy_inst|start_req_flag~q ;
wire \i2c_ri_inst|i2c_phy_inst|clk_active~0_combout ;
wire \i2c_ri_inst|i2c_phy_inst|clk_active~1_combout ;
wire \i2c_ri_inst|i2c_phy_inst|clk_active~2_combout ;
wire \i2c_ri_inst|i2c_phy_inst|clk_active~q ;
wire \i2c_ri_inst|i2c_phy_inst|always0~5_combout ;
wire \i2c_ri_inst|i2c_phy_inst|clk_i2c~0_combout ;
wire \i2c_ri_inst|i2c_phy_inst|clk_i2c~q ;
wire \i2c_ri_inst|i2c_phy_inst|always0~2_combout ;
wire \i2c_ri_inst|write_req~1_combout ;
wire \i2c_ri_inst|write_req~q ;
wire \i2c_ri_inst|i2c_phy_inst|prev_write_req~0_combout ;
wire \i2c_ri_inst|i2c_phy_inst|prev_write_req~q ;
wire \i2c_ri_inst|i2c_phy_inst|write_req_flag~0_combout ;
wire \i2c_ri_inst|i2c_phy_inst|write_req_flag~1_combout ;
wire \i2c_ri_inst|i2c_phy_inst|write_req_flag~q ;
wire \i2c_ri_inst|i2c_phy_inst|always0~11_combout ;
wire \i2c_ri_inst|data_from_master[1]~feeder_combout ;
wire \i2c_ri_inst|data_from_master[0]~feeder_combout ;
wire \i2c_ri_inst|i2c_phy_inst|always0~0_combout ;
wire \i2c_ri_inst|i2c_phy_inst|always0~1_combout ;
wire \i2c_ri_inst|i2c_phy_inst|tx_frame[9]~4_combout ;
wire \i2c_ri_inst|i2c_phy_inst|tx_frame[1]~5_combout ;
wire \CPU_inst|shift_merge0|merge_in~1_combout ;
wire \CPU_inst|shift_merge0|merge_result~3_combout ;
wire \CPU_inst|shift_merge0|merge_result~1_combout ;
wire \CPU_inst|shift_merge0|merge_result~2_combout ;
wire \CPU_inst|shift_merge0|Mux3~3_combout ;
wire \CPU_inst|shift_merge0|merge_result~0_combout ;
wire \CPU_inst|shift_merge0|Mux3~4_combout ;
wire \CPU_inst|shift_merge0|Mux3~1_combout ;
wire \CPU_inst|shift_merge0|Mux3~0_combout ;
wire \CPU_inst|shift_merge0|Mux3~2_combout ;
wire \CPU_inst|shift_merge0|Mux3~5_combout ;
wire \i2c_ri_inst|master_ack~0_combout ;
wire \i2c_ri_inst|master_ack~q ;
wire \i2c_ri_inst|i2c_phy_inst|tx_frame[1]~6_combout ;
wire \i2c_ri_inst|i2c_phy_inst|tx_frame~7_combout ;
wire \i2c_ri_inst|i2c_phy_inst|tx_frame~8_combout ;
wire \i2c_ri_inst|i2c_phy_inst|tx_frame~9_combout ;
wire \i2c_ri_inst|i2c_phy_inst|tx_frame~10_combout ;
wire \i2c_ri_inst|data_from_master[4]~feeder_combout ;
wire \i2c_ri_inst|i2c_phy_inst|tx_frame~11_combout ;
wire \CPU_inst|shift_merge0|merge_in~2_combout ;
wire \CPU_inst|shift_merge0|merge_result~6_combout ;
wire \CPU_inst|shift_merge0|merge_result~7_combout ;
wire \CPU_inst|shift_merge0|Mux2~3_combout ;
wire \CPU_inst|shift_merge0|merge_result~8_combout ;
wire \CPU_inst|shift_merge0|merge_result~5_combout ;
wire \CPU_inst|shift_merge0|Mux2~4_combout ;
wire \CPU_inst|shift_merge0|Mux2~0_combout ;
wire \CPU_inst|shift_merge0|Mux2~1_combout ;
wire \CPU_inst|shift_merge0|merge_result~4_combout ;
wire \CPU_inst|shift_merge0|Mux2~2_combout ;
wire \CPU_inst|shift_merge0|Mux2~5_combout ;
wire \CPU_inst|shift_merge0|LBD_reg[5]~feeder_combout ;
wire \i2c_ri_inst|i2c_phy_inst|tx_frame~12_combout ;
wire \i2c_ri_inst|i2c_phy_inst|tx_frame~13_combout ;
wire \i2c_ri_inst|i2c_phy_inst|always0~9_combout ;
wire \i2c_ri_inst|i2c_phy_inst|always0~8_combout ;
wire \i2c_ri_inst|i2c_phy_inst|always0~10_combout ;
wire \i2c_ri_inst|i2c_phy_inst|tx_active~2_combout ;
wire \i2c_ri_inst|i2c_phy_inst|tx_active~q ;
wire \i2c_ri_inst|i2c_phy_inst|rx_frame[8]~0_combout ;
wire \i2c_ri_inst|i2c_phy_inst|rx_frame[1]~feeder_combout ;
wire \i2c_ri_inst|i2c_phy_inst|rx_frame[2]~feeder_combout ;
wire \i2c_ri_inst|i2c_phy_inst|rx_frame[3]~feeder_combout ;
wire \i2c_ri_inst|to_CPU~7_combout ;
wire \intcon_en~combout ;
wire \prev_intcon_en~q ;
wire \intcon_inst|always0~2_combout ;
wire \VGA_inst|VDG|line_count[0]~10_combout ;
wire \VGA_inst|VDG|line_count[8]~28 ;
wire \VGA_inst|VDG|line_count[9]~29_combout ;
wire \VGA_inst|VDG|pixel_count[0]~10_combout ;
wire \VGA_inst|VDG|pixel_count[0]~11 ;
wire \VGA_inst|VDG|pixel_count[1]~12_combout ;
wire \VGA_inst|VDG|pixel_count[1]~13 ;
wire \VGA_inst|VDG|pixel_count[2]~14_combout ;
wire \VGA_inst|VDG|pixel_count[2]~15 ;
wire \VGA_inst|VDG|pixel_count[3]~16_combout ;
wire \VGA_inst|VDG|pixel_count[3]~17 ;
wire \VGA_inst|VDG|pixel_count[4]~18_combout ;
wire \VGA_inst|VDG|pixel_count[4]~19 ;
wire \VGA_inst|VDG|pixel_count[5]~21_combout ;
wire \VGA_inst|VDG|pixel_count[5]~22 ;
wire \VGA_inst|VDG|pixel_count[6]~23_combout ;
wire \VGA_inst|VDG|pixel_count[6]~24 ;
wire \VGA_inst|VDG|pixel_count[7]~25_combout ;
wire \VGA_inst|VDG|pixel_count[7]~26 ;
wire \VGA_inst|VDG|pixel_count[8]~27_combout ;
wire \VGA_inst|VDG|pixel_count[8]~28 ;
wire \VGA_inst|VDG|pixel_count[9]~29_combout ;
wire \VGA_inst|VDG|Equal10~0_combout ;
wire \VGA_inst|VDG|Equal10~1_combout ;
wire \VGA_inst|VDG|always1~4_combout ;
wire \VGA_inst|VDG|pixel_count[3]~20_combout ;
wire \VGA_inst|VDG|Equal4~0_combout ;
wire \VGA_inst|VDG|Equal7~0_combout ;
wire \VGA_inst|VDG|Equal7~1_combout ;
wire \VGA_inst|VDG|line_count[6]~18_combout ;
wire \VGA_inst|VDG|line_count[0]~11 ;
wire \VGA_inst|VDG|line_count[1]~12_combout ;
wire \VGA_inst|VDG|line_count[1]~13 ;
wire \VGA_inst|VDG|line_count[2]~14_combout ;
wire \VGA_inst|VDG|line_count[2]~15 ;
wire \VGA_inst|VDG|line_count[3]~16_combout ;
wire \VGA_inst|VDG|line_count[3]~17 ;
wire \VGA_inst|VDG|line_count[4]~19_combout ;
wire \VGA_inst|VDG|line_count[4]~20 ;
wire \VGA_inst|VDG|line_count[5]~21_combout ;
wire \VGA_inst|VDG|line_count[5]~22 ;
wire \VGA_inst|VDG|line_count[6]~23_combout ;
wire \VGA_inst|VDG|line_count[6]~24 ;
wire \VGA_inst|VDG|line_count[7]~25_combout ;
wire \VGA_inst|VDG|line_count[7]~26 ;
wire \VGA_inst|VDG|line_count[8]~27_combout ;
wire \VGA_inst|VDG|Equal8~0_combout ;
wire \VGA_inst|VDG|Equal8~1_combout ;
wire \VGA_inst|VDG|always1~2_combout ;
wire \VGA_inst|VDG|always1~3_combout ;
wire \VGA_inst|VDG|VSYNC~q ;
wire \intcon_inst|prev_in~5_combout ;
wire \intcon_inst|status~10_combout ;
wire \intcon_inst|status~11_combout ;
wire \intcon_inst|control~6_combout ;
wire \intcon_inst|control[1]~1_combout ;
wire \intcon_inst|to_cpu~8_combout ;
wire \intcon_inst|to_cpu[7]~1_combout ;
wire \to_CPU_left[2]~30_combout ;
wire \WideAnd2~4_combout ;
wire \timer_en~combout ;
wire \timer_inst|counter~20_combout ;
wire \CPU_inst|shift_merge0|merge_in~6_combout ;
wire \CPU_inst|shift_merge0|merge_result~23_combout ;
wire \CPU_inst|shift_merge0|shift_reg~6_combout ;
wire \CPU_inst|shift_merge0|merge_result~22_combout ;
wire \CPU_inst|shift_merge0|merge_result~21_combout ;
wire \CPU_inst|shift_merge0|Mux0~2_combout ;
wire \CPU_inst|shift_merge0|merge_result~20_combout ;
wire \CPU_inst|shift_merge0|Mux0~3_combout ;
wire \CPU_inst|shift_merge0|merge_result~19_combout ;
wire \CPU_inst|shift_merge0|merge_result~18_combout ;
wire \CPU_inst|shift_merge0|Mux0~0_combout ;
wire \CPU_inst|shift_merge0|merge_result~17_combout ;
wire \CPU_inst|shift_merge0|Mux0~1_combout ;
wire \CPU_inst|shift_merge0|Mux0~4_combout ;
wire \timer_inst|counter~0_combout ;
wire \timer_inst|Add0~0_combout ;
wire \timer_inst|counter~1_combout ;
wire \timer_inst|WideOr2~1_combout ;
wire \timer_inst|WideOr2~0_combout ;
wire \timer_inst|WideOr2~combout ;
wire \timer_inst|WideOr1~1_combout ;
wire \timer_inst|WideOr1~0_combout ;
wire \timer_inst|Add0~37 ;
wire \timer_inst|Add0~38_combout ;
wire \timer_inst|counter~10_combout ;
wire \timer_inst|counter~15_combout ;
wire \timer_inst|counter[21]~12_combout ;
wire \timer_inst|WideOr0~0_combout ;
wire \timer_inst|Add0~39 ;
wire \timer_inst|Add0~40_combout ;
wire \timer_inst|counter~16_combout ;
wire \timer_inst|Add0~41 ;
wire \timer_inst|Add0~42_combout ;
wire \timer_inst|counter~17_combout ;
wire \timer_inst|Add0~43 ;
wire \timer_inst|Add0~44_combout ;
wire \timer_inst|counter~18_combout ;
wire \timer_inst|Add0~45 ;
wire \timer_inst|Add0~46_combout ;
wire \timer_inst|counter~19_combout ;
wire \timer_inst|WideOr0~1_combout ;
wire \timer_inst|WideOr0~combout ;
wire \timer_inst|WideOr3~combout ;
wire \timer_inst|Mux0~0_combout ;
wire \timer_inst|Mux0~1_combout ;
wire \timer_inst|count_active~q ;
wire \timer_inst|counter[1]~2_combout ;
wire \timer_inst|Add0~1 ;
wire \timer_inst|Add0~2_combout ;
wire \timer_inst|counter~3_combout ;
wire \timer_inst|Add0~3 ;
wire \timer_inst|Add0~4_combout ;
wire \timer_inst|counter~4_combout ;
wire \timer_inst|Add0~5 ;
wire \timer_inst|Add0~6_combout ;
wire \timer_inst|counter~5_combout ;
wire \timer_inst|Add0~7 ;
wire \timer_inst|Add0~8_combout ;
wire \timer_inst|counter~6_combout ;
wire \timer_inst|Add0~9 ;
wire \timer_inst|Add0~10_combout ;
wire \timer_inst|counter~7_combout ;
wire \timer_inst|Add0~11 ;
wire \timer_inst|Add0~12_combout ;
wire \timer_inst|counter~8_combout ;
wire \timer_inst|Add0~13 ;
wire \timer_inst|Add0~14_combout ;
wire \timer_inst|counter~9_combout ;
wire \timer_inst|Add0~15 ;
wire \timer_inst|Add0~16_combout ;
wire \timer_inst|counter~21_combout ;
wire \timer_inst|counter[12]~22_combout ;
wire \timer_inst|Add0~17 ;
wire \timer_inst|Add0~18_combout ;
wire \timer_inst|counter~23_combout ;
wire \timer_inst|Add0~19 ;
wire \timer_inst|Add0~20_combout ;
wire \timer_inst|counter~24_combout ;
wire \timer_inst|Add0~21 ;
wire \timer_inst|Add0~22_combout ;
wire \timer_inst|counter~25_combout ;
wire \timer_inst|Add0~23 ;
wire \timer_inst|Add0~24_combout ;
wire \timer_inst|counter~26_combout ;
wire \timer_inst|Add0~25 ;
wire \timer_inst|Add0~26_combout ;
wire \timer_inst|counter~27_combout ;
wire \timer_inst|Add0~27 ;
wire \timer_inst|Add0~28_combout ;
wire \timer_inst|counter~28_combout ;
wire \timer_inst|Add0~29 ;
wire \timer_inst|Add0~30_combout ;
wire \timer_inst|counter~29_combout ;
wire \timer_inst|Add0~31 ;
wire \timer_inst|Add0~32_combout ;
wire \timer_inst|counter~11_combout ;
wire \timer_inst|Add0~33 ;
wire \timer_inst|Add0~34_combout ;
wire \timer_inst|counter~13_combout ;
wire \timer_inst|Add0~35 ;
wire \timer_inst|Add0~36_combout ;
wire \timer_inst|counter~14_combout ;
wire \timer_inst|Mux6~0_combout ;
wire \timer_inst|Mux6~1_combout ;
wire \IO_ren~1_combout ;
wire \timer_inst|to_cpu[7]~0_combout ;
wire \serial_inst|rx_queue|read_addr~1_combout ;
wire \WideAnd2~combout ;
wire \serial_inst|rx_queue|read_addr[2]~0_combout ;
wire \serial_inst|rx_queue|Add1~0_combout ;
wire \serial_inst|rx_queue|Add1~1_combout ;
wire \RXD~input_o ;
wire \serial_inst|UART_inst|rx_s~0_combout ;
wire \serial_inst|UART_inst|rx_s~q ;
wire \serial_inst|UART_inst|rx_frame~4_combout ;
wire \serial_inst|UART_inst|rx_frame[2]~1_combout ;
wire \serial_inst|UART_inst|Add0~0_combout ;
wire \serial_inst|UART_inst|rx_timer~0_combout ;
wire \serial_inst|UART_inst|Add0~1 ;
wire \serial_inst|UART_inst|Add0~2_combout ;
wire \serial_inst|UART_inst|Add0~9_combout ;
wire \serial_inst|UART_inst|Add0~3 ;
wire \serial_inst|UART_inst|Add0~4_combout ;
wire \serial_inst|UART_inst|Add0~6_combout ;
wire \serial_inst|UART_inst|Add0~5 ;
wire \serial_inst|UART_inst|Add0~7_combout ;
wire \serial_inst|UART_inst|rx_timer~1_combout ;
wire \serial_inst|UART_inst|Add0~8 ;
wire \serial_inst|UART_inst|Add0~10_combout ;
wire \serial_inst|UART_inst|rx_timer~3_combout ;
wire \serial_inst|UART_inst|Add0~11 ;
wire \serial_inst|UART_inst|Add0~12_combout ;
wire \serial_inst|UART_inst|Add0~16_combout ;
wire \serial_inst|UART_inst|Add0~13 ;
wire \serial_inst|UART_inst|Add0~14_combout ;
wire \serial_inst|UART_inst|rx_timer~2_combout ;
wire \serial_inst|UART_inst|Add0~15 ;
wire \serial_inst|UART_inst|Add0~17_combout ;
wire \serial_inst|UART_inst|rx_timer~4_combout ;
wire \serial_inst|UART_inst|Add0~18 ;
wire \serial_inst|UART_inst|Add0~19_combout ;
wire \serial_inst|UART_inst|Add0~21_combout ;
wire \serial_inst|UART_inst|Equal1~0_combout ;
wire \serial_inst|UART_inst|Equal1~1_combout ;
wire \serial_inst|UART_inst|rx_frame[2]~2_combout ;
wire \serial_inst|UART_inst|rx_frame~3_combout ;
wire \serial_inst|UART_inst|rx_frame~0_combout ;
wire \serial_inst|UART_inst|rx_active~0_combout ;
wire \serial_inst|UART_inst|rx_active~q ;
wire \serial_inst|UART_inst|rx_frame~11_combout ;
wire \serial_inst|UART_inst|rx_frame~7_combout ;
wire \serial_inst|UART_inst|rx_frame~8_combout ;
wire \serial_inst|UART_inst|rx_frame~5_combout ;
wire \serial_inst|UART_inst|rx_frame~6_combout ;
wire \serial_inst|UART_inst|rx_frame~9_combout ;
wire \serial_inst|UART_inst|rx_frame~10_combout ;
wire \serial_inst|UART_inst|rx_data~8_combout ;
wire \serial_inst|UART_inst|rx_data[6]~1_combout ;
wire \serial_inst|UART_inst|rx_ready~0_combout ;
wire \serial_inst|UART_inst|rx_ready~q ;
wire \serial_inst|rx_queue|write_addr[0]~4_combout ;
wire \serial_inst|rx_queue|write_addr[0]~5 ;
wire \serial_inst|rx_queue|write_addr[1]~6_combout ;
wire \serial_inst|rx_queue|write_addr[1]~7 ;
wire \serial_inst|rx_queue|write_addr[2]~8_combout ;
wire \serial_inst|rx_queue|queue_mem~99_combout ;
wire \serial_inst|rx_queue|queue_mem~103_combout ;
wire \serial_inst|rx_queue|queue_mem~2_q ;
wire \serial_inst|rx_queue|queue_mem~10feeder_combout ;
wire \serial_inst|rx_queue|queue_mem~101_combout ;
wire \serial_inst|rx_queue|queue_mem~102_combout ;
wire \serial_inst|rx_queue|queue_mem~10_q ;
wire \serial_inst|rx_queue|queue_mem~95_combout ;
wire \serial_inst|rx_queue|queue_mem~104_combout ;
wire \serial_inst|rx_queue|queue_mem~26_q ;
wire \serial_inst|rx_queue|queue_mem~18feeder_combout ;
wire \serial_inst|rx_queue|queue_mem~100_combout ;
wire \serial_inst|rx_queue|queue_mem~18_q ;
wire \serial_inst|rx_queue|queue_mem~96_combout ;
wire \serial_inst|rx_queue|queue_mem~107_combout ;
wire \serial_inst|rx_queue|queue_mem~34_q ;
wire \serial_inst|rx_queue|queue_mem~106_combout ;
wire \serial_inst|rx_queue|queue_mem~50_q ;
wire \serial_inst|rx_queue|queue_mem~97_combout ;
wire \serial_inst|rx_queue|queue_mem~108_combout ;
wire \serial_inst|rx_queue|queue_mem~58_q ;
wire \serial_inst|rx_queue|queue_mem~105_combout ;
wire \serial_inst|rx_queue|queue_mem~42_q ;
wire \serial_inst|rx_queue|queue_mem~98_combout ;
wire \serial_inst|to_CPU[2]~2_combout ;
wire \serial_inst|tx_queue|read_addr~2_combout ;
wire \serial_inst|tx_queue|write_addr~1_combout ;
wire \serial_inst|tx_queue|write_addr[0]~0_combout ;
wire \serial_inst|tx_queue|Add0~2_combout ;
wire \serial_inst|tx_queue|Add0~1_combout ;
wire \serial_inst|tx_queue|Add0~0_combout ;
wire \serial_inst|UART_inst|tx_timer[0]~10_combout ;
wire \serial_inst|UART_inst|prev_tx_req~feeder_combout ;
wire \serial_inst|UART_inst|prev_tx_req~q ;
wire \serial_inst|UART_inst|tx_active~0_combout ;
wire \serial_inst|UART_inst|tx_active~q ;
wire \serial_inst|UART_inst|tx_timer[4]~9_combout ;
wire \serial_inst|UART_inst|tx_timer[0]~11 ;
wire \serial_inst|UART_inst|tx_timer[1]~12_combout ;
wire \serial_inst|UART_inst|tx_timer[1]~13 ;
wire \serial_inst|UART_inst|tx_timer[2]~14_combout ;
wire \serial_inst|UART_inst|tx_timer[2]~15 ;
wire \serial_inst|UART_inst|tx_timer[3]~16_combout ;
wire \serial_inst|UART_inst|tx_timer[3]~17 ;
wire \serial_inst|UART_inst|tx_timer[4]~18_combout ;
wire \serial_inst|UART_inst|tx_timer[4]~19 ;
wire \serial_inst|UART_inst|tx_timer[5]~20_combout ;
wire \serial_inst|UART_inst|tx_timer[5]~21 ;
wire \serial_inst|UART_inst|tx_timer[6]~22_combout ;
wire \serial_inst|UART_inst|tx_timer[6]~23 ;
wire \serial_inst|UART_inst|tx_timer[7]~24_combout ;
wire \serial_inst|UART_inst|tx_timer[7]~25 ;
wire \serial_inst|UART_inst|tx_timer[8]~26_combout ;
wire \serial_inst|UART_inst|Equal0~1_combout ;
wire \serial_inst|UART_inst|Equal0~0_combout ;
wire \serial_inst|UART_inst|Equal0~2_combout ;
wire \serial_inst|UART_inst|always0~3_combout ;
wire \serial_inst|tx_queue|queue_mem~96_combout ;
wire \serial_inst|tx_queue|queue_mem~103_combout ;
wire \serial_inst|tx_queue|queue_mem~15_q ;
wire \serial_inst|tx_queue|queue_mem~98_combout ;
wire \serial_inst|tx_queue|queue_mem~104_combout ;
wire \serial_inst|tx_queue|queue_mem~7_q ;
wire \serial_inst|tx_queue|Add1~2_combout ;
wire \serial_inst|tx_queue|queue_mem~94_combout ;
wire \serial_inst|tx_queue|queue_mem~102_combout ;
wire \serial_inst|tx_queue|queue_mem~23_q ;
wire \serial_inst|tx_queue|queue_mem~105_combout ;
wire \serial_inst|tx_queue|queue_mem~31_q ;
wire \serial_inst|tx_queue|queue_mem~95_combout ;
wire \serial_inst|tx_queue|Add1~1_combout ;
wire \serial_inst|tx_queue|queue_mem~99_combout ;
wire \serial_inst|tx_queue|queue_mem~55_q ;
wire \serial_inst|tx_queue|queue_mem~100_combout ;
wire \serial_inst|tx_queue|queue_mem~39_q ;
wire \serial_inst|tx_queue|queue_mem~92_combout ;
wire \serial_inst|tx_queue|queue_mem~97_combout ;
wire \serial_inst|tx_queue|queue_mem~47_q ;
wire \serial_inst|tx_queue|queue_mem~101_combout ;
wire \serial_inst|tx_queue|queue_mem~63_q ;
wire \serial_inst|tx_queue|queue_mem~93_combout ;
wire \serial_inst|UART_inst|tx_frame[8]~25_combout ;
wire \serial_inst|UART_inst|tx_frame[1]~5_combout ;
wire \serial_inst|UART_inst|tx_frame[9]~28_combout ;
wire \serial_inst|UART_inst|tx_frame[9]~29_combout ;
wire \serial_inst|UART_inst|tx_frame[8]~26_combout ;
wire \serial_inst|UART_inst|tx_frame[1]~4_combout ;
wire \serial_inst|UART_inst|tx_frame[8]~27_combout ;
wire \serial_inst|tx_queue|queue_mem~22_q ;
wire \serial_inst|tx_queue|queue_mem~14_q ;
wire \serial_inst|tx_queue|queue_mem~6_q ;
wire \serial_inst|tx_queue|queue_mem~90_combout ;
wire \serial_inst|tx_queue|queue_mem~30_q ;
wire \serial_inst|tx_queue|queue_mem~91_combout ;
wire \serial_inst|tx_queue|queue_mem~54_q ;
wire \serial_inst|tx_queue|queue_mem~38_q ;
wire \serial_inst|tx_queue|queue_mem~88_combout ;
wire \serial_inst|tx_queue|queue_mem~46_q ;
wire \serial_inst|tx_queue|queue_mem~62_q ;
wire \serial_inst|tx_queue|queue_mem~89_combout ;
wire \serial_inst|UART_inst|tx_frame[7]~22_combout ;
wire \serial_inst|UART_inst|tx_frame[7]~23_combout ;
wire \serial_inst|UART_inst|tx_frame[7]~24_combout ;
wire \serial_inst|tx_queue|queue_mem~13_q ;
wire \serial_inst|tx_queue|queue_mem~5_q ;
wire \serial_inst|tx_queue|queue_mem~86_combout ;
wire \serial_inst|tx_queue|queue_mem~21_q ;
wire \serial_inst|tx_queue|queue_mem~29_q ;
wire \serial_inst|tx_queue|queue_mem~87_combout ;
wire \serial_inst|tx_queue|queue_mem~53_q ;
wire \serial_inst|tx_queue|queue_mem~37_q ;
wire \serial_inst|tx_queue|queue_mem~84_combout ;
wire \serial_inst|tx_queue|queue_mem~45_q ;
wire \serial_inst|tx_queue|queue_mem~61_q ;
wire \serial_inst|tx_queue|queue_mem~85_combout ;
wire \serial_inst|UART_inst|tx_frame[6]~19_combout ;
wire \serial_inst|UART_inst|tx_frame[6]~20_combout ;
wire \serial_inst|UART_inst|tx_frame[6]~21_combout ;
wire \serial_inst|tx_queue|queue_mem~52_q ;
wire \serial_inst|tx_queue|queue_mem~36_q ;
wire \serial_inst|tx_queue|queue_mem~80_combout ;
wire \serial_inst|tx_queue|queue_mem~60_q ;
wire \serial_inst|tx_queue|queue_mem~44_q ;
wire \serial_inst|tx_queue|queue_mem~81_combout ;
wire \serial_inst|tx_queue|queue_mem~12_q ;
wire \serial_inst|tx_queue|queue_mem~4_q ;
wire \serial_inst|tx_queue|queue_mem~82_combout ;
wire \serial_inst|tx_queue|queue_mem~20_q ;
wire \serial_inst|tx_queue|queue_mem~28_q ;
wire \serial_inst|tx_queue|queue_mem~83_combout ;
wire \serial_inst|UART_inst|tx_frame[5]~16_combout ;
wire \serial_inst|UART_inst|tx_frame[5]~17_combout ;
wire \serial_inst|UART_inst|tx_frame[5]~18_combout ;
wire \serial_inst|UART_inst|always0~1_combout ;
wire \serial_inst|tx_queue|queue_mem~11_q ;
wire \serial_inst|tx_queue|queue_mem~3_q ;
wire \serial_inst|tx_queue|queue_mem~78_combout ;
wire \serial_inst|tx_queue|queue_mem~19_q ;
wire \serial_inst|tx_queue|queue_mem~27_q ;
wire \serial_inst|tx_queue|queue_mem~79_combout ;
wire \serial_inst|tx_queue|queue_mem~51_q ;
wire \serial_inst|tx_queue|queue_mem~35_q ;
wire \serial_inst|tx_queue|queue_mem~76_combout ;
wire \serial_inst|tx_queue|queue_mem~43_q ;
wire \serial_inst|tx_queue|queue_mem~59_q ;
wire \serial_inst|tx_queue|queue_mem~77_combout ;
wire \serial_inst|UART_inst|tx_frame[4]~13_combout ;
wire \serial_inst|UART_inst|tx_frame[4]~14_combout ;
wire \serial_inst|UART_inst|tx_frame[4]~15_combout ;
wire \serial_inst|tx_queue|queue_mem~18_q ;
wire \serial_inst|tx_queue|queue_mem~10_q ;
wire \serial_inst|tx_queue|queue_mem~2_q ;
wire \serial_inst|tx_queue|queue_mem~74_combout ;
wire \serial_inst|tx_queue|queue_mem~26_q ;
wire \serial_inst|tx_queue|queue_mem~75_combout ;
wire \serial_inst|tx_queue|queue_mem~50_q ;
wire \serial_inst|tx_queue|queue_mem~34_q ;
wire \serial_inst|tx_queue|queue_mem~72_combout ;
wire \serial_inst|tx_queue|queue_mem~42_q ;
wire \serial_inst|tx_queue|queue_mem~58_q ;
wire \serial_inst|tx_queue|queue_mem~73_combout ;
wire \serial_inst|UART_inst|tx_frame[3]~10_combout ;
wire \serial_inst|UART_inst|tx_frame[3]~11_combout ;
wire \serial_inst|UART_inst|tx_frame[3]~12_combout ;
wire \serial_inst|tx_queue|queue_mem~41_q ;
wire \serial_inst|tx_queue|queue_mem~49_q ;
wire \serial_inst|tx_queue|queue_mem~33_q ;
wire \serial_inst|tx_queue|queue_mem~68_combout ;
wire \serial_inst|tx_queue|queue_mem~57_q ;
wire \serial_inst|tx_queue|queue_mem~69_combout ;
wire \serial_inst|tx_queue|queue_mem~17_q ;
wire \serial_inst|tx_queue|queue_mem~25_q ;
wire \serial_inst|tx_queue|queue_mem~9_q ;
wire \serial_inst|tx_queue|queue_mem~1_q ;
wire \serial_inst|tx_queue|queue_mem~70_combout ;
wire \serial_inst|tx_queue|queue_mem~71_combout ;
wire \serial_inst|UART_inst|tx_frame[2]~7_combout ;
wire \serial_inst|UART_inst|tx_frame[2]~8_combout ;
wire \serial_inst|UART_inst|tx_frame[2]~9_combout ;
wire \serial_inst|tx_queue|queue_mem~8_q ;
wire \serial_inst|tx_queue|queue_mem~0_q ;
wire \serial_inst|tx_queue|queue_mem~66_combout ;
wire \serial_inst|tx_queue|queue_mem~16_q ;
wire \serial_inst|tx_queue|queue_mem~24_q ;
wire \serial_inst|tx_queue|queue_mem~67_combout ;
wire \serial_inst|tx_queue|queue_mem~48_q ;
wire \serial_inst|tx_queue|queue_mem~32_q ;
wire \serial_inst|tx_queue|queue_mem~64_combout ;
wire \serial_inst|tx_queue|queue_mem~56_q ;
wire \serial_inst|tx_queue|queue_mem~40_q ;
wire \serial_inst|tx_queue|queue_mem~65_combout ;
wire \serial_inst|UART_inst|tx_frame[1]~2_combout ;
wire \serial_inst|UART_inst|tx_frame[1]~3_combout ;
wire \serial_inst|UART_inst|tx_frame[1]~6_combout ;
wire \serial_inst|UART_inst|always0~0_combout ;
wire \serial_inst|UART_inst|always0~2_combout ;
wire \serial_inst|UART_inst|tx_ready~0_combout ;
wire \serial_inst|UART_inst|tx_ready~q ;
wire \serial_inst|tx_active~0_combout ;
wire \serial_inst|tx_active~q ;
wire \serial_inst|tx_req~combout ;
wire \serial_inst|tx_queue|Add1~0_combout ;
wire \serial_inst|tx_queue|read_addr[3]~0_combout ;
wire \serial_inst|tx_queue|full~0_combout ;
wire \serial_inst|tx_queue|empty~1_combout ;
wire \serial_inst|tx_queue|read_addr[3]~1_combout ;
wire \serial_inst|tx_queue|empty~0_combout ;
wire \serial_inst|tx_queue|full~combout ;
wire \prev_timer_en~q ;
wire \prev_serial_en~q ;
wire \to_CPU_left[2]~29_combout ;
wire \WideOr0~0_combout ;
wire \VGA_WrEn~combout ;
wire \~GND~combout ;
wire \VGA_inst|VDG|col_count[0]~8_combout ;
wire \VGA_inst|VDG|Equal10~2_combout ;
wire \VGA_inst|VDG|next_active_area~0_combout ;
wire \VGA_inst|VDG|Equal7~2_combout ;
wire \VGA_inst|VDG|Equal8~2_combout ;
wire \VGA_inst|VDG|next_active_rows~0_combout ;
wire \VGA_inst|VDG|active_rows~q ;
wire \VGA_inst|VDG|next_active_area~1_combout ;
wire \VGA_inst|VDG|active_area~q ;
wire \VGA_inst|VDG|col_count[3]~14_combout ;
wire \VGA_inst|VDG|horiz_scaler~2_combout ;
wire \VGA_inst|VDG|horiz_scaler~1_combout ;
wire \VGA_inst|VDG|horiz_scaler~0_combout ;
wire \VGA_inst|VDG|horiz_advance~0_combout ;
wire \VGA_inst|VDG|col_count[3]~15_combout ;
wire \VGA_inst|VDG|col_count[0]~9 ;
wire \VGA_inst|VDG|col_count[1]~10_combout ;
wire \VGA_inst|VDG|col_count[1]~11 ;
wire \VGA_inst|VDG|col_count[2]~12_combout ;
wire \VGA_inst|VDG|col_count[2]~13 ;
wire \VGA_inst|VDG|col_count[3]~16_combout ;
wire \VGA_inst|VDG|DA[0]~feeder_combout ;
wire \VGA_inst|VDG|col_count[3]~17 ;
wire \VGA_inst|VDG|col_count[4]~18_combout ;
wire \VGA_inst|VDG|DA[1]~feeder_combout ;
wire \VGA_inst|VDG|col_count[4]~19 ;
wire \VGA_inst|VDG|col_count[5]~20_combout ;
wire \VGA_inst|VDG|DA[2]~feeder_combout ;
wire \VGA_inst|VDG|col_count[5]~21 ;
wire \VGA_inst|VDG|col_count[6]~22_combout ;
wire \VGA_inst|VDG|DA[3]~feeder_combout ;
wire \VGA_inst|VDG|col_count[6]~23 ;
wire \VGA_inst|VDG|col_count[7]~24_combout ;
wire \VGA_inst|VDG|DA[4]~feeder_combout ;
wire \VGA_MS~0_combout ;
wire \VGA_MS~1_combout ;
wire \VGA_MS~2_combout ;
wire \VGA_inst|VGA_mode~0_combout ;
wire \VGA_inst|VGA_mode~q ;
wire \VGA_inst|VDG|AG_s~feeder_combout ;
wire \VGA_inst|VDG|DD_s[3]~0_combout ;
wire \VGA_inst|VDG|AG_s~q ;
wire \VGA_inst|VDG|row_count[0]~10_combout ;
wire \VGA_inst|VDG|row_count[1]~13 ;
wire \VGA_inst|VDG|row_count[2]~14_combout ;
wire \VGA_inst|VDG|cell_count[3]~4_combout ;
wire \VGA_inst|VDG|vert_scaler~5_combout ;
wire \VGA_inst|VDG|active_area_s~q ;
wire \VGA_inst|VDG|vert_scaler[0]~2_combout ;
wire \VGA_inst|VDG|cell_line[3]~0_combout ;
wire \VGA_inst|VDG|vert_scaler~3_combout ;
wire \VGA_inst|VDG|vert_scaler~4_combout ;
wire \VGA_inst|VDG|cell_line[3]~2_combout ;
wire \VGA_inst|VDG|cell_line[3]~3_combout ;
wire \VGA_inst|VDG|row_count[2]~15 ;
wire \VGA_inst|VDG|row_count[3]~16_combout ;
wire \VGA_inst|VDG|row_count[3]~17 ;
wire \VGA_inst|VDG|row_count[4]~18_combout ;
wire \VGA_inst|VDG|row_count[4]~19 ;
wire \VGA_inst|VDG|row_count[5]~20_combout ;
wire \VGA_inst|VDG|row_count[5]~21 ;
wire \VGA_inst|VDG|row_count[6]~22_combout ;
wire \VGA_inst|VDG|row_count[6]~23 ;
wire \VGA_inst|VDG|row_count[7]~24_combout ;
wire \VGA_inst|VDG|Equal14~1_combout ;
wire \VGA_inst|VDG|Equal14~0_combout ;
wire \VGA_inst|VDG|row_count[2]~26_combout ;
wire \VGA_inst|VDG|row_count[0]~11 ;
wire \VGA_inst|VDG|row_count[1]~12_combout ;
wire \VGA_inst|VDG|cell_count~5_combout ;
wire \VGA_inst|VDG|cell_line~1_combout ;
wire \VGA_inst|VDG|cell_line~6_combout ;
wire \VGA_inst|VDG|cell_line[3]~4_combout ;
wire \VGA_inst|VDG|cell_line~7_combout ;
wire \VGA_inst|VDG|cell_line~5_combout ;
wire \VGA_inst|VDG|Add7~0_combout ;
wire \VGA_inst|VDG|cell_count[3]~6_combout ;
wire \VGA_inst|VDG|cell_count[3]~7_combout ;
wire \VGA_inst|VDG|next_DA[5]~0_combout ;
wire \VGA_inst|VDG|cell_count~8_combout ;
wire \VGA_inst|VDG|next_DA[6]~1_combout ;
wire \VGA_inst|VDG|Add6~0_combout ;
wire \VGA_inst|VDG|cell_count~10_combout ;
wire \VGA_inst|VDG|next_DA[7]~2_combout ;
wire \VGA_inst|VDG|cell_count~9_combout ;
wire \VGA_inst|VDG|next_DA[8]~3_combout ;
wire \VGA_inst|VDG|next_DA[9]~4_combout ;
wire \VGA_inst|VDG|next_DA[10]~5_combout ;
wire \VGA_inst|VDG|next_DA[11]~6_combout ;
wire \prev_VGA_en~q ;
wire \keyboard_en~combout ;
wire \prev_keyboard_en~feeder_combout ;
wire \prev_keyboard_en~q ;
wire \keyboard_inst|rx_queue|read_addr~1_combout ;
wire \keyboard_inst|rx_queue|read_addr[2]~0_combout ;
wire \keyboard_inst|rx_queue|Add1~0_combout ;
wire \keyboard_inst|rx_queue|Add1~1_combout ;
wire \ps2_clk_d~input_o ;
wire \keyboard_inst|ps2_host_inst|ps2_clk_s~feeder_combout ;
wire \keyboard_inst|ps2_host_inst|ps2_clk_s~q ;
wire \keyboard_inst|ps2_host_inst|prev_ps2_clk~q ;
wire \keyboard_inst|ps2_host_inst|tx_ready~0_combout ;
wire \keyboard_inst|tx_queue|read_addr~2_combout ;
wire \keyboard_inst|tx_queue|read_addr[0]~1_combout ;
wire \keyboard_inst|tx_queue|write_addr~1_combout ;
wire \keyboard_inst|tx_queue|write_addr[0]~0_combout ;
wire \keyboard_inst|tx_queue|Add0~2_combout ;
wire \keyboard_inst|tx_queue|Add1~2_combout ;
wire \keyboard_inst|tx_queue|empty~0_combout ;
wire \keyboard_inst|tx_queue|Add1~1_combout ;
wire \keyboard_inst|tx_queue|Add1~0_combout ;
wire \keyboard_inst|tx_queue|read_addr[3]~0_combout ;
wire \keyboard_inst|tx_queue|Add0~1_combout ;
wire \keyboard_inst|tx_queue|Add0~0_combout ;
wire \keyboard_inst|tx_queue|full~0_combout ;
wire \keyboard_inst|tx_queue|empty~1_combout ;
wire \ps2_data_d~input_o ;
wire \keyboard_inst|ps2_host_inst|ps2_data_s~q ;
wire \keyboard_inst|tx_queue|queue_mem~76_combout ;
wire \keyboard_inst|tx_queue|queue_mem~80_combout ;
wire \keyboard_inst|tx_queue|queue_mem~22_q ;
wire \keyboard_inst|tx_queue|queue_mem~74_combout ;
wire \keyboard_inst|tx_queue|queue_mem~81_combout ;
wire \keyboard_inst|tx_queue|queue_mem~14_q ;
wire \keyboard_inst|tx_queue|queue_mem~82_combout ;
wire \keyboard_inst|tx_queue|queue_mem~6_q ;
wire \keyboard_inst|tx_queue|queue_mem~106_combout ;
wire \keyboard_inst|tx_queue|queue_mem~83_combout ;
wire \keyboard_inst|tx_queue|queue_mem~30_q ;
wire \keyboard_inst|tx_queue|queue_mem~107_combout ;
wire \keyboard_inst|tx_queue|queue_mem~78_combout ;
wire \keyboard_inst|tx_queue|queue_mem~38_q ;
wire \keyboard_inst|tx_queue|queue_mem~77_combout ;
wire \keyboard_inst|tx_queue|queue_mem~54_q ;
wire \keyboard_inst|tx_queue|queue_mem~104_combout ;
wire \keyboard_inst|tx_queue|queue_mem~79_combout ;
wire \keyboard_inst|tx_queue|queue_mem~62_q ;
wire \keyboard_inst|tx_queue|queue_mem~75_combout ;
wire \keyboard_inst|tx_queue|queue_mem~46_q ;
wire \keyboard_inst|tx_queue|queue_mem~105_combout ;
wire \keyboard_inst|tx_queue|queue_mem~108_combout ;
wire \keyboard_inst|ps2_host_inst|timer[1]~15_combout ;
wire \keyboard_inst|tx_queue|queue_mem~13feeder_combout ;
wire \keyboard_inst|tx_queue|queue_mem~13_q ;
wire \keyboard_inst|tx_queue|queue_mem~5_q ;
wire \keyboard_inst|tx_queue|queue_mem~101_combout ;
wire \keyboard_inst|tx_queue|queue_mem~29_q ;
wire \keyboard_inst|tx_queue|queue_mem~21_q ;
wire \keyboard_inst|tx_queue|queue_mem~102_combout ;
wire \keyboard_inst|tx_queue|queue_mem~37_q ;
wire \keyboard_inst|tx_queue|queue_mem~53_q ;
wire \keyboard_inst|tx_queue|queue_mem~99_combout ;
wire \keyboard_inst|tx_queue|queue_mem~45_q ;
wire \keyboard_inst|tx_queue|queue_mem~61_q ;
wire \keyboard_inst|tx_queue|queue_mem~100_combout ;
wire \keyboard_inst|tx_queue|queue_mem~103_combout ;
wire \keyboard_inst|tx_queue|queue_mem~15_q ;
wire \keyboard_inst|tx_queue|queue_mem~7_q ;
wire \keyboard_inst|tx_queue|queue_mem~111_combout ;
wire \keyboard_inst|tx_queue|queue_mem~31_q ;
wire \keyboard_inst|tx_queue|queue_mem~23_q ;
wire \keyboard_inst|tx_queue|queue_mem~112_combout ;
wire \keyboard_inst|tx_queue|queue_mem~39_q ;
wire \keyboard_inst|tx_queue|queue_mem~55_q ;
wire \keyboard_inst|tx_queue|queue_mem~109_combout ;
wire \keyboard_inst|tx_queue|queue_mem~63_q ;
wire \keyboard_inst|tx_queue|queue_mem~47_q ;
wire \keyboard_inst|tx_queue|queue_mem~110_combout ;
wire \keyboard_inst|tx_queue|queue_mem~113_combout ;
wire \keyboard_inst|tx_queue|queue_mem~44_q ;
wire \keyboard_inst|tx_queue|queue_mem~60_q ;
wire \keyboard_inst|tx_queue|queue_mem~36_q ;
wire \keyboard_inst|tx_queue|queue_mem~52_q ;
wire \keyboard_inst|tx_queue|queue_mem~94_combout ;
wire \keyboard_inst|tx_queue|queue_mem~95_combout ;
wire \keyboard_inst|tx_queue|queue_mem~12_q ;
wire \keyboard_inst|tx_queue|queue_mem~4_q ;
wire \keyboard_inst|tx_queue|queue_mem~96_combout ;
wire \keyboard_inst|tx_queue|queue_mem~28_q ;
wire \keyboard_inst|tx_queue|queue_mem~20_q ;
wire \keyboard_inst|tx_queue|queue_mem~97_combout ;
wire \keyboard_inst|tx_queue|queue_mem~98_combout ;
wire \keyboard_inst|ps2_host_inst|WideXnor0~1_combout ;
wire \keyboard_inst|tx_queue|queue_mem~10_q ;
wire \keyboard_inst|tx_queue|queue_mem~2_q ;
wire \keyboard_inst|tx_queue|queue_mem~86_combout ;
wire \keyboard_inst|tx_queue|queue_mem~18_q ;
wire \keyboard_inst|tx_queue|queue_mem~26_q ;
wire \keyboard_inst|tx_queue|queue_mem~87_combout ;
wire \keyboard_inst|tx_queue|queue_mem~42_q ;
wire \keyboard_inst|tx_queue|queue_mem~50_q ;
wire \keyboard_inst|tx_queue|queue_mem~34_q ;
wire \keyboard_inst|tx_queue|queue_mem~84_combout ;
wire \keyboard_inst|tx_queue|queue_mem~58_q ;
wire \keyboard_inst|tx_queue|queue_mem~85_combout ;
wire \keyboard_inst|tx_queue|queue_mem~88_combout ;
wire \keyboard_inst|tx_queue|queue_mem~9_q ;
wire \keyboard_inst|tx_queue|queue_mem~1_q ;
wire \keyboard_inst|tx_queue|queue_mem~71_combout ;
wire \keyboard_inst|tx_queue|queue_mem~25_q ;
wire \keyboard_inst|tx_queue|queue_mem~17_q ;
wire \keyboard_inst|tx_queue|queue_mem~72_combout ;
wire \keyboard_inst|tx_queue|queue_mem~33_q ;
wire \keyboard_inst|tx_queue|queue_mem~49_q ;
wire \keyboard_inst|tx_queue|queue_mem~69_combout ;
wire \keyboard_inst|tx_queue|queue_mem~41_q ;
wire \keyboard_inst|tx_queue|queue_mem~57_q ;
wire \keyboard_inst|tx_queue|queue_mem~70_combout ;
wire \keyboard_inst|tx_queue|queue_mem~73_combout ;
wire \keyboard_inst|tx_queue|queue_mem~11_q ;
wire \keyboard_inst|tx_queue|queue_mem~3_q ;
wire \keyboard_inst|tx_queue|queue_mem~91_combout ;
wire \keyboard_inst|tx_queue|queue_mem~19_q ;
wire \keyboard_inst|tx_queue|queue_mem~27_q ;
wire \keyboard_inst|tx_queue|queue_mem~92_combout ;
wire \keyboard_inst|tx_queue|queue_mem~43_q ;
wire \keyboard_inst|tx_queue|queue_mem~59_q ;
wire \keyboard_inst|tx_queue|queue_mem~51_q ;
wire \keyboard_inst|tx_queue|queue_mem~35_q ;
wire \keyboard_inst|tx_queue|queue_mem~89_combout ;
wire \keyboard_inst|tx_queue|queue_mem~90_combout ;
wire \keyboard_inst|tx_queue|queue_mem~93_combout ;
wire \keyboard_inst|tx_queue|queue_mem~8_q ;
wire \keyboard_inst|tx_queue|queue_mem~0_q ;
wire \keyboard_inst|tx_queue|queue_mem~66_combout ;
wire \keyboard_inst|tx_queue|queue_mem~24_q ;
wire \keyboard_inst|tx_queue|queue_mem~16_q ;
wire \keyboard_inst|tx_queue|queue_mem~67_combout ;
wire \keyboard_inst|tx_queue|queue_mem~40_q ;
wire \keyboard_inst|tx_queue|queue_mem~56_q ;
wire \keyboard_inst|tx_queue|queue_mem~32_q ;
wire \keyboard_inst|tx_queue|queue_mem~48_q ;
wire \keyboard_inst|tx_queue|queue_mem~64_combout ;
wire \keyboard_inst|tx_queue|queue_mem~65_combout ;
wire \keyboard_inst|tx_queue|queue_mem~68_combout ;
wire \keyboard_inst|ps2_host_inst|WideXnor0~0_combout ;
wire \keyboard_inst|ps2_host_inst|timer[0]~13_combout ;
wire \keyboard_inst|ps2_host_inst|timer[1]~16_combout ;
wire \keyboard_inst|ps2_host_inst|timer[0]~14 ;
wire \keyboard_inst|ps2_host_inst|timer[1]~17_combout ;
wire \keyboard_inst|ps2_host_inst|timer[1]~18 ;
wire \keyboard_inst|ps2_host_inst|timer[2]~19_combout ;
wire \keyboard_inst|ps2_host_inst|timer[2]~20 ;
wire \keyboard_inst|ps2_host_inst|timer[3]~21_combout ;
wire \keyboard_inst|ps2_host_inst|WideNor0~0_combout ;
wire \keyboard_inst|ps2_host_inst|timer[3]~22 ;
wire \keyboard_inst|ps2_host_inst|timer[4]~23_combout ;
wire \keyboard_inst|ps2_host_inst|timer[4]~24 ;
wire \keyboard_inst|ps2_host_inst|timer[5]~25_combout ;
wire \keyboard_inst|ps2_host_inst|timer[5]~26 ;
wire \keyboard_inst|ps2_host_inst|timer[6]~27_combout ;
wire \keyboard_inst|ps2_host_inst|timer[6]~28 ;
wire \keyboard_inst|ps2_host_inst|timer[7]~29_combout ;
wire \keyboard_inst|ps2_host_inst|timer[7]~30 ;
wire \keyboard_inst|ps2_host_inst|timer[8]~31_combout ;
wire \keyboard_inst|ps2_host_inst|timer[8]~32 ;
wire \keyboard_inst|ps2_host_inst|timer[9]~33_combout ;
wire \keyboard_inst|ps2_host_inst|timer[9]~34 ;
wire \keyboard_inst|ps2_host_inst|timer[10]~35_combout ;
wire \keyboard_inst|ps2_host_inst|timer[10]~36 ;
wire \keyboard_inst|ps2_host_inst|timer[11]~37_combout ;
wire \keyboard_inst|ps2_host_inst|WideNor0~2_combout ;
wire \keyboard_inst|ps2_host_inst|timer[11]~38 ;
wire \keyboard_inst|ps2_host_inst|timer[12]~39_combout ;
wire \keyboard_inst|ps2_host_inst|WideNor0~1_combout ;
wire \keyboard_inst|ps2_host_inst|WideNor0~3_combout ;
wire \keyboard_inst|ps2_host_inst|tx_shift_reg~6_combout ;
wire \keyboard_inst|ps2_host_inst|tx_shift_reg~12_combout ;
wire \keyboard_inst|ps2_host_inst|tx_shift_reg~11_combout ;
wire \keyboard_inst|ps2_host_inst|tx_shift_reg~10_combout ;
wire \keyboard_inst|ps2_host_inst|tx_shift_reg~9_combout ;
wire \keyboard_inst|ps2_host_inst|tx_shift_reg~8_combout ;
wire \keyboard_inst|ps2_host_inst|tx_shift_reg~7_combout ;
wire \keyboard_inst|ps2_host_inst|tx_shift_reg~5_combout ;
wire \keyboard_inst|ps2_host_inst|tx_shift_reg~4_combout ;
wire \keyboard_inst|ps2_host_inst|tx_shift_reg~3_combout ;
wire \keyboard_inst|ps2_host_inst|tx_shift_reg~2_combout ;
wire \keyboard_inst|ps2_host_inst|WideAnd0~0_combout ;
wire \keyboard_inst|ps2_host_inst|WideAnd0~1_combout ;
wire \keyboard_inst|ps2_host_inst|WideAnd0~2_combout ;
wire \keyboard_inst|ps2_host_inst|prev_tx_last~q ;
wire \keyboard_inst|ps2_host_inst|tx_done~0_combout ;
wire \keyboard_inst|ps2_host_inst|tx_done~q ;
wire \keyboard_inst|ps2_host_inst|tx_ready~1_combout ;
wire \keyboard_inst|ps2_host_inst|tx_ready~q ;
wire \keyboard_inst|tx_active~0_combout ;
wire \keyboard_inst|tx_active~q ;
wire \keyboard_inst|tx_req~combout ;
wire \keyboard_inst|ps2_host_inst|prev_tx_req~q ;
wire \keyboard_inst|ps2_host_inst|rx_inhibit~0_combout ;
wire \keyboard_inst|ps2_host_inst|rx_inhibit~q ;
wire \keyboard_inst|ps2_host_inst|rx_data[0]~0_combout ;
wire \keyboard_inst|ps2_host_inst|rx_shift_reg~11_combout ;
wire \keyboard_inst|ps2_host_inst|rx_shift_reg[6]~16_combout ;
wire \keyboard_inst|ps2_host_inst|rx_shift_reg~6_combout ;
wire \keyboard_inst|ps2_host_inst|rx_shift_reg~5_combout ;
wire \keyboard_inst|ps2_host_inst|rx_shift_reg[0]~4_combout ;
wire \keyboard_inst|ps2_host_inst|rx_shift_reg~15_combout ;
wire \keyboard_inst|ps2_host_inst|rx_shift_reg~14_combout ;
wire \keyboard_inst|ps2_host_inst|rx_shift_reg~9_combout ;
wire \keyboard_inst|ps2_host_inst|rx_shift_reg~10_combout ;
wire \keyboard_inst|ps2_host_inst|rx_shift_reg~7_combout ;
wire \keyboard_inst|ps2_host_inst|rx_shift_reg~8_combout ;
wire \keyboard_inst|ps2_host_inst|rx_shift_reg~12_combout ;
wire \keyboard_inst|ps2_host_inst|rx_shift_reg~13_combout ;
wire \keyboard_inst|ps2_host_inst|rx_data~8_combout ;
wire \keyboard_inst|ps2_host_inst|rx_ready~0_combout ;
wire \keyboard_inst|ps2_host_inst|rx_ready~q ;
wire \keyboard_inst|rx_queue|write_addr[0]~4_combout ;
wire \keyboard_inst|rx_queue|write_addr[0]~5 ;
wire \keyboard_inst|rx_queue|write_addr[1]~6_combout ;
wire \keyboard_inst|rx_queue|write_addr[1]~7 ;
wire \keyboard_inst|rx_queue|write_addr[2]~8_combout ;
wire \keyboard_inst|rx_queue|queue_mem~99_combout ;
wire \keyboard_inst|rx_queue|queue_mem~103_combout ;
wire \keyboard_inst|rx_queue|queue_mem~2_q ;
wire \keyboard_inst|rx_queue|queue_mem~10feeder_combout ;
wire \keyboard_inst|rx_queue|queue_mem~101_combout ;
wire \keyboard_inst|rx_queue|queue_mem~102_combout ;
wire \keyboard_inst|rx_queue|queue_mem~10_q ;
wire \keyboard_inst|rx_queue|queue_mem~95_combout ;
wire \keyboard_inst|rx_queue|queue_mem~100_combout ;
wire \keyboard_inst|rx_queue|queue_mem~18_q ;
wire \keyboard_inst|rx_queue|queue_mem~104_combout ;
wire \keyboard_inst|rx_queue|queue_mem~26_q ;
wire \keyboard_inst|rx_queue|queue_mem~96_combout ;
wire \keyboard_inst|rx_queue|queue_mem~107_combout ;
wire \keyboard_inst|rx_queue|queue_mem~34_q ;
wire \keyboard_inst|rx_queue|queue_mem~106_combout ;
wire \keyboard_inst|rx_queue|queue_mem~50_q ;
wire \keyboard_inst|rx_queue|queue_mem~97_combout ;
wire \keyboard_inst|rx_queue|queue_mem~108_combout ;
wire \keyboard_inst|rx_queue|queue_mem~58_q ;
wire \keyboard_inst|rx_queue|queue_mem~105_combout ;
wire \keyboard_inst|rx_queue|queue_mem~42_q ;
wire \keyboard_inst|rx_queue|queue_mem~98_combout ;
wire \keyboard_inst|to_CPU[2]~2_combout ;
wire \keyboard_inst|tx_queue|full~combout ;
wire \to_CPU_left[2]~28_combout ;
wire \clk~inputclkctrl_outclk ;
wire \jp_data_d[0]~input_o ;
wire \nes_joypad_inst|Add1~0_combout ;
wire \nes_joypad_inst|Add1~1 ;
wire \nes_joypad_inst|Add1~2_combout ;
wire \nes_joypad_inst|Add1~3 ;
wire \nes_joypad_inst|Add1~4_combout ;
wire \nes_joypad_inst|Add1~5 ;
wire \nes_joypad_inst|Add1~6_combout ;
wire \nes_joypad_inst|cntr_200~2_combout ;
wire \nes_joypad_inst|Equal0~1_combout ;
wire \nes_joypad_inst|Add1~7 ;
wire \nes_joypad_inst|Add1~8_combout ;
wire \nes_joypad_inst|Add1~9 ;
wire \nes_joypad_inst|Add1~10_combout ;
wire \nes_joypad_inst|Add1~11 ;
wire \nes_joypad_inst|Add1~12_combout ;
wire \nes_joypad_inst|cntr_200~1_combout ;
wire \nes_joypad_inst|Add1~13 ;
wire \nes_joypad_inst|Add1~14_combout ;
wire \nes_joypad_inst|cntr_200~0_combout ;
wire \nes_joypad_inst|Equal0~0_combout ;
wire \nes_joypad_inst|clk_8us~0_combout ;
wire \nes_joypad_inst|clk_8us~q ;
wire \nes_joypad_inst|pulse_count[1]~1_combout ;
wire \nes_joypad_inst|data_shift[0][0]~q ;
wire \nes_joypad_inst|data_shift[0][1]~q ;
wire \nes_joypad_inst|data_shift[0][2]~q ;
wire \nes_joypad_inst|pulse_count[1]~3_combout ;
wire \nes_joypad_inst|pulse_count~0_combout ;
wire \nes_joypad_inst|pulse_count~4_combout ;
wire \nes_joypad_inst|pulse_count[2]~2_combout ;
wire \nes_joypad_inst|Equal1~0_combout ;
wire \nes_joypad_inst|joypad_buttons[0][7]~0_combout ;
wire \nes_joypad_inst|joypad_buttons[0][2]~q ;
wire \jp_data_d[1]~input_o ;
wire \nes_joypad_inst|data_shift[1][0]~q ;
wire \nes_joypad_inst|data_shift[1][1]~feeder_combout ;
wire \nes_joypad_inst|data_shift[1][1]~q ;
wire \nes_joypad_inst|data_shift[1][2]~feeder_combout ;
wire \nes_joypad_inst|data_shift[1][2]~q ;
wire \nes_joypad_inst|joypad_buttons[1][2]~feeder_combout ;
wire \nes_joypad_inst|joypad_buttons[1][2]~q ;
wire \nes_joypad_inst|to_cpu~7_combout ;
wire \Equal0~0_combout ;
wire \prev_jp_en~q ;
wire \to_CPU_left[2]~31_combout ;
wire \CPU_inst|rotate_S01~0_combout ;
wire \CPU_inst|right_rotate1|Mux0~7_combout ;
wire \CPU_inst|IV_in~34_combout ;
wire \CPU_inst|IV_in~35_combout ;
wire \CPU_inst|IV_in~32_combout ;
wire \arbiter_inst|port2_from_mem[0][4]~q ;
wire \arbiter_inst|port2_from_mem[0][5]~q ;
wire \arbiter_inst|port2_from_mem[1][4]~q ;
wire \arbiter_inst|port2_from_mem[3][3]~q ;
wire \d_cache_inst|cache_d[27]~159_combout ;
wire \d_cache_inst|cache_d[27]~223_combout ;
wire \arbiter_inst|port2_from_mem[3][4]~q ;
wire \arbiter_inst|port2_from_mem[3][5]~q ;
wire \arbiter_inst|port2_from_mem[6][4]~q ;
wire \d_cache_inst|cache_d[61]~171_combout ;
wire \arbiter_inst|port2_from_mem[7][5]~q ;
wire \d_cache_inst|cache_d[61]~235_combout ;
wire \d_cache_inst|cache_d[60]~163_combout ;
wire \arbiter_inst|port2_from_mem[7][4]~q ;
wire \d_cache_inst|cache_d[60]~227_combout ;
wire \d_cache_inst|cache_d[53]~169_combout ;
wire \arbiter_inst|port2_from_mem[6][5]~q ;
wire \d_cache_inst|cache_d[53]~233_combout ;
wire \d_cache_inst|cache_d[52]~161_combout ;
wire \d_cache_inst|cache_d[52]~225_combout ;
wire \d_cache_inst|cache_d[46]~176_combout ;
wire \arbiter_inst|port2_from_mem[5][6]~q ;
wire \d_cache_inst|cache_d[46]~240_combout ;
wire \d_cache_inst|cache_d[45]~168_combout ;
wire \arbiter_inst|port2_from_mem[5][5]~q ;
wire \d_cache_inst|cache_d[45]~232_combout ;
wire \d_cache_inst|cache_d[44]~160_combout ;
wire \arbiter_inst|port2_from_mem[5][4]~q ;
wire \d_cache_inst|cache_d[44]~224_combout ;
wire \d_cache_inst|cache_d[37]~170_combout ;
wire \arbiter_inst|port2_from_mem[4][5]~q ;
wire \d_cache_inst|cache_d[37]~234_combout ;
wire \d_cache_inst|cache_d[36]~162_combout ;
wire \arbiter_inst|port2_from_mem[4][4]~q ;
wire \d_cache_inst|cache_d[36]~226_combout ;
wire \d_cache_inst|cache_d[29]~175_combout ;
wire \d_cache_inst|cache_d[29]~239_combout ;
wire \d_cache_inst|cache_d[28]~167_combout ;
wire \d_cache_inst|cache_d[28]~231_combout ;
wire \d_cache_inst|cache_d[21]~172_combout ;
wire \arbiter_inst|port2_from_mem[2][5]~q ;
wire \d_cache_inst|cache_d[21]~236_combout ;
wire \d_cache_inst|cache_d[20]~164_combout ;
wire \arbiter_inst|port2_from_mem[2][4]~q ;
wire \d_cache_inst|cache_d[20]~228_combout ;
wire \d_cache_inst|cache_d[13]~173_combout ;
wire \arbiter_inst|port2_from_mem[1][5]~q ;
wire \d_cache_inst|cache_d[13]~237_combout ;
wire \d_cache_inst|cache_d[12]~165_combout ;
wire \d_cache_inst|cache_d[12]~229_combout ;
wire \d_cache_inst|cache_d[5]~174_combout ;
wire \d_cache_inst|cache_d[5]~238_combout ;
wire \d_cache_inst|cache_d[4]~166_combout ;
wire \d_cache_inst|cache_d[4]~230_combout ;
wire \CPU_inst|IV_in~33_combout ;
wire \CPU_inst|IV_in[3]~3_combout ;
wire \nes_joypad_inst|data_shift[0][3]~q ;
wire \nes_joypad_inst|joypad_buttons[0][3]~q ;
wire \nes_joypad_inst|data_shift[1][3]~feeder_combout ;
wire \nes_joypad_inst|data_shift[1][3]~q ;
wire \nes_joypad_inst|joypad_buttons[1][3]~feeder_combout ;
wire \nes_joypad_inst|joypad_buttons[1][3]~q ;
wire \nes_joypad_inst|to_cpu~6_combout ;
wire \timer_inst|Mux5~0_combout ;
wire \timer_inst|Mux5~1_combout ;
wire \serial_inst|rx_queue|full~1_combout ;
wire \serial_inst|rx_queue|write_addr[2]~9 ;
wire \serial_inst|rx_queue|write_addr[3]~10_combout ;
wire \serial_inst|rx_queue|Add1~2_combout ;
wire \serial_inst|rx_queue|full~0_combout ;
wire \serial_inst|rx_queue|empty~0_combout ;
wire \serial_inst|to_CPU[3]~feeder_combout ;
wire \serial_inst|UART_inst|rx_data~7_combout ;
wire \serial_inst|rx_queue|queue_mem~19_q ;
wire \serial_inst|rx_queue|queue_mem~27_q ;
wire \serial_inst|rx_queue|queue_mem~3_q ;
wire \serial_inst|rx_queue|queue_mem~11feeder_combout ;
wire \serial_inst|rx_queue|queue_mem~11_q ;
wire \serial_inst|rx_queue|queue_mem~92_combout ;
wire \serial_inst|rx_queue|queue_mem~93_combout ;
wire \serial_inst|rx_queue|queue_mem~35_q ;
wire \serial_inst|rx_queue|queue_mem~51_q ;
wire \serial_inst|rx_queue|queue_mem~90_combout ;
wire \serial_inst|rx_queue|queue_mem~59_q ;
wire \serial_inst|rx_queue|queue_mem~43_q ;
wire \serial_inst|rx_queue|queue_mem~91_combout ;
wire \serial_inst|rx_queue|queue_mem~94_combout ;
wire \to_CPU_left[3]~25_combout ;
wire \intcon_inst|prev_in~6_combout ;
wire \intcon_inst|status~12_combout ;
wire \intcon_inst|status~13_combout ;
wire \intcon_inst|control~7_combout ;
wire \intcon_inst|to_cpu~7_combout ;
wire \i2c_ri_inst|i2c_phy_inst|rx_frame[4]~feeder_combout ;
wire \i2c_ri_inst|to_CPU~6_combout ;
wire \to_CPU_left[3]~26_combout ;
wire \keyboard_inst|rx_queue|write_addr[2]~9 ;
wire \keyboard_inst|rx_queue|write_addr[3]~10_combout ;
wire \keyboard_inst|rx_queue|Add1~2_combout ;
wire \keyboard_inst|rx_queue|full~0_combout ;
wire \keyboard_inst|rx_queue|full~1_combout ;
wire \keyboard_inst|rx_queue|empty~0_combout ;
wire \keyboard_inst|to_CPU[3]~feeder_combout ;
wire \keyboard_inst|ps2_host_inst|rx_data~7_combout ;
wire \keyboard_inst|rx_queue|queue_mem~19_q ;
wire \keyboard_inst|rx_queue|queue_mem~27_q ;
wire \keyboard_inst|rx_queue|queue_mem~3_q ;
wire \keyboard_inst|rx_queue|queue_mem~11feeder_combout ;
wire \keyboard_inst|rx_queue|queue_mem~11_q ;
wire \keyboard_inst|rx_queue|queue_mem~92_combout ;
wire \keyboard_inst|rx_queue|queue_mem~93_combout ;
wire \keyboard_inst|rx_queue|queue_mem~35_q ;
wire \keyboard_inst|rx_queue|queue_mem~51_q ;
wire \keyboard_inst|rx_queue|queue_mem~90_combout ;
wire \keyboard_inst|rx_queue|queue_mem~59_q ;
wire \keyboard_inst|rx_queue|queue_mem~43_q ;
wire \keyboard_inst|rx_queue|queue_mem~91_combout ;
wire \keyboard_inst|rx_queue|queue_mem~94_combout ;
wire \to_CPU_left[3]~24_combout ;
wire \to_CPU_left[3]~27_combout ;
wire \CPU_inst|IV_in~12_combout ;
wire \CPU_inst|IV_in~13_combout ;
wire \CPU_inst|IV_in~14_combout ;
wire \CPU_inst|IV_in~15_combout ;
wire \CPU_inst|IV_in[4]~4_combout ;
wire \keyboard_inst|ps2_host_inst|rx_data~2_combout ;
wire \keyboard_inst|rx_queue|queue_mem~4_q ;
wire \keyboard_inst|rx_queue|queue_mem~12_q ;
wire \keyboard_inst|rx_queue|queue_mem~68_combout ;
wire \keyboard_inst|rx_queue|queue_mem~28_q ;
wire \keyboard_inst|rx_queue|queue_mem~20_q ;
wire \keyboard_inst|rx_queue|queue_mem~69_combout ;
wire \keyboard_inst|rx_queue|queue_mem~36_q ;
wire \keyboard_inst|rx_queue|queue_mem~52_q ;
wire \keyboard_inst|rx_queue|queue_mem~70_combout ;
wire \keyboard_inst|rx_queue|queue_mem~44_q ;
wire \keyboard_inst|rx_queue|queue_mem~60_q ;
wire \keyboard_inst|rx_queue|queue_mem~71_combout ;
wire \keyboard_inst|to_CPU[4]~3_combout ;
wire \to_CPU_left[4]~4_combout ;
wire \intcon_inst|status~2_combout ;
wire \intcon_inst|prev_in~1_combout ;
wire \intcon_inst|status~3_combout ;
wire \intcon_inst|control~2_combout ;
wire \intcon_inst|to_cpu~2_combout ;
wire \i2c_ri_inst|i2c_phy_inst|rx_frame[5]~feeder_combout ;
wire \i2c_ri_inst|to_CPU~1_combout ;
wire \to_CPU_left[4]~6_combout ;
wire \timer_inst|Mux4~0_combout ;
wire \timer_inst|Mux4~1_combout ;
wire \serial_inst|UART_inst|rx_data~2_combout ;
wire \serial_inst|rx_queue|queue_mem~4_q ;
wire \serial_inst|rx_queue|queue_mem~12feeder_combout ;
wire \serial_inst|rx_queue|queue_mem~12_q ;
wire \serial_inst|rx_queue|queue_mem~68_combout ;
wire \serial_inst|rx_queue|queue_mem~28_q ;
wire \serial_inst|rx_queue|queue_mem~20_q ;
wire \serial_inst|rx_queue|queue_mem~69_combout ;
wire \serial_inst|rx_queue|queue_mem~36_q ;
wire \serial_inst|rx_queue|queue_mem~52_q ;
wire \serial_inst|rx_queue|queue_mem~70_combout ;
wire \serial_inst|rx_queue|queue_mem~44_q ;
wire \serial_inst|rx_queue|queue_mem~60_q ;
wire \serial_inst|rx_queue|queue_mem~71_combout ;
wire \serial_inst|to_CPU[4]~3_combout ;
wire \to_CPU_left[4]~5_combout ;
wire \nes_joypad_inst|data_shift[0][4]~feeder_combout ;
wire \nes_joypad_inst|data_shift[0][4]~q ;
wire \nes_joypad_inst|joypad_buttons[0][4]~q ;
wire \nes_joypad_inst|data_shift[1][4]~feeder_combout ;
wire \nes_joypad_inst|data_shift[1][4]~q ;
wire \nes_joypad_inst|joypad_buttons[1][4]~feeder_combout ;
wire \nes_joypad_inst|joypad_buttons[1][4]~q ;
wire \nes_joypad_inst|to_cpu~1_combout ;
wire \to_CPU_left[4]~7_combout ;
wire \CPU_inst|right_rotate1|Mux0~4_combout ;
wire \CPU_inst|right_rotate1|rotate_reg[1]~1_combout ;
wire \d_cache_inst|cache_d[17]~140_combout ;
wire \arbiter_inst|port2_from_mem[2][1]~q ;
wire \d_cache_inst|cache_d[17]~204_combout ;
wire \arbiter_inst|port2_from_mem[3][0]~q ;
wire \arbiter_inst|port2_from_mem[4][0]~q ;
wire \arbiter_inst|port2_from_mem[4][1]~q ;
wire \d_cache_inst|cache_d[40]~128_combout ;
wire \arbiter_inst|port2_from_mem[5][0]~q ;
wire \d_cache_inst|cache_d[40]~192_combout ;
wire \arbiter_inst|port2_from_mem[6][0]~q ;
wire \arbiter_inst|port2_from_mem[6][1]~q ;
wire \d_cache_inst|CPU_address_hold[11]~38 ;
wire \d_cache_inst|CPU_address_hold[12]~39_combout ;
wire \d_cache_inst|CPU_address_hold[12]~40 ;
wire \d_cache_inst|CPU_address_hold[13]~41_combout ;
wire \d_cache_inst|CPU_address_hold[13]~42 ;
wire \d_cache_inst|CPU_address_hold[14]~43_combout ;
wire \d_cache_inst|CPU_address_hold[14]~44 ;
wire \d_cache_inst|CPU_address_hold[15]~45_combout ;
wire \d_cache_inst|cache_d[57]~139_combout ;
wire \arbiter_inst|port2_from_mem[7][1]~q ;
wire \d_cache_inst|cache_d[57]~203_combout ;
wire \d_cache_inst|cache_d[56]~131_combout ;
wire \arbiter_inst|port2_from_mem[7][0]~q ;
wire \d_cache_inst|cache_d[56]~195_combout ;
wire \d_cache_inst|cache_d[49]~137_combout ;
wire \d_cache_inst|cache_d[49]~201_combout ;
wire \d_cache_inst|cache_d[48]~129_combout ;
wire \d_cache_inst|cache_d[48]~193_combout ;
wire \d_cache_inst|cache_d[41]~136_combout ;
wire \arbiter_inst|port2_from_mem[5][1]~q ;
wire \d_cache_inst|cache_d[41]~200_combout ;
wire \d_cache_inst|cache_d[33]~138_combout ;
wire \d_cache_inst|cache_d[33]~202_combout ;
wire \d_cache_inst|cache_d[32]~130_combout ;
wire \d_cache_inst|cache_d[32]~194_combout ;
wire \d_cache_inst|cache_d[24]~135_combout ;
wire \d_cache_inst|cache_d[24]~199_combout ;
wire \d_cache_inst|cache_d[16]~132_combout ;
wire \arbiter_inst|port2_from_mem[2][0]~q ;
wire \d_cache_inst|cache_d[16]~196_combout ;
wire \d_cache_inst|cache_d[8]~133_combout ;
wire \arbiter_inst|port2_from_mem[1][0]~q ;
wire \d_cache_inst|cache_d[8]~197_combout ;
wire \CPU_inst|IV_in~30_combout ;
wire \CPU_inst|IV_in~31_combout ;
wire \CPU_inst|IV_in~28_combout ;
wire \CPU_inst|IV_in~29_combout ;
wire \CPU_inst|IV_in[0]~0_combout ;
wire \i2c_ri_inst|to_CPU~5_combout ;
wire \button[2]~input_o ;
wire \debounce_inst|button_s[2]~3_combout ;
wire \debounce_inst|always1~3_combout ;
wire \debounce_inst|button_2_count[2]~10 ;
wire \debounce_inst|button_2_count[3]~11_combout ;
wire \debounce_inst|button_out~6_combout ;
wire \debounce_inst|button_2_count[3]~3_combout ;
wire \debounce_inst|button_2_count[0]~4_combout ;
wire \debounce_inst|button_2_count[1]~6_cout ;
wire \debounce_inst|button_2_count[1]~7_combout ;
wire \debounce_inst|button_2_count[1]~8 ;
wire \debounce_inst|button_2_count[2]~9_combout ;
wire \debounce_inst|WideNor2~0_combout ;
wire \debounce_inst|button_out~7_combout ;
wire \intcon_inst|prev_in~7_combout ;
wire \intcon_inst|status~14_combout ;
wire \intcon_inst|status~15_combout ;
wire \intcon_inst|control~8_combout ;
wire \intcon_inst|to_cpu~6_combout ;
wire \to_CPU_left[0]~22_combout ;
wire \serial_inst|UART_inst|rx_data~6_combout ;
wire \serial_inst|rx_queue|queue_mem~8feeder_combout ;
wire \serial_inst|rx_queue|queue_mem~8_q ;
wire \serial_inst|rx_queue|queue_mem~0_q ;
wire \serial_inst|rx_queue|queue_mem~86_combout ;
wire \serial_inst|rx_queue|queue_mem~24_q ;
wire \serial_inst|rx_queue|queue_mem~16feeder_combout ;
wire \serial_inst|rx_queue|queue_mem~16_q ;
wire \serial_inst|rx_queue|queue_mem~87_combout ;
wire \serial_inst|rx_queue|queue_mem~32_q ;
wire \serial_inst|rx_queue|queue_mem~48_q ;
wire \serial_inst|rx_queue|queue_mem~88_combout ;
wire \serial_inst|rx_queue|queue_mem~56_q ;
wire \serial_inst|rx_queue|queue_mem~40_q ;
wire \serial_inst|rx_queue|queue_mem~89_combout ;
wire \serial_inst|to_CPU[0]~0_combout ;
wire \serial_inst|tx_overwrite~0_combout ;
wire \serial_inst|tx_overwrite~1_combout ;
wire \serial_inst|tx_overwrite~q ;
wire \timer_inst|Mux8~0_combout ;
wire \timer_inst|Mux8~1_combout ;
wire \to_CPU_left[0]~21_combout ;
wire \keyboard_inst|ps2_host_inst|rx_data~6_combout ;
wire \keyboard_inst|rx_queue|queue_mem~8feeder_combout ;
wire \keyboard_inst|rx_queue|queue_mem~8_q ;
wire \keyboard_inst|rx_queue|queue_mem~0_q ;
wire \keyboard_inst|rx_queue|queue_mem~86_combout ;
wire \keyboard_inst|rx_queue|queue_mem~24_q ;
wire \keyboard_inst|rx_queue|queue_mem~16_q ;
wire \keyboard_inst|rx_queue|queue_mem~87_combout ;
wire \keyboard_inst|rx_queue|queue_mem~48_q ;
wire \keyboard_inst|rx_queue|queue_mem~32_q ;
wire \keyboard_inst|rx_queue|queue_mem~88_combout ;
wire \keyboard_inst|rx_queue|queue_mem~56_q ;
wire \keyboard_inst|rx_queue|queue_mem~40_q ;
wire \keyboard_inst|rx_queue|queue_mem~89_combout ;
wire \keyboard_inst|to_CPU[0]~0_combout ;
wire \keyboard_inst|tx_overwrite~0_combout ;
wire \keyboard_inst|tx_overwrite~1_combout ;
wire \keyboard_inst|tx_overwrite~q ;
wire \to_CPU_left[0]~20_combout ;
wire \nes_joypad_inst|joypad_buttons[0][0]~q ;
wire \nes_joypad_inst|joypad_buttons[1][0]~feeder_combout ;
wire \nes_joypad_inst|joypad_buttons[1][0]~q ;
wire \nes_joypad_inst|to_cpu~5_combout ;
wire \to_CPU_left[0]~23_combout ;
wire \CPU_inst|right_rotate1|Mux0~6_combout ;
wire \arbiter_inst|port2_from_mem[0][6]~q ;
wire \arbiter_inst|port2_from_mem[0][7]~q ;
wire \d_cache_inst|CPU_data_hold[7]~feeder_combout ;
wire \d_cache_inst|cache_d[23]~188_combout ;
wire \arbiter_inst|port2_from_mem[2][7]~q ;
wire \d_cache_inst|cache_d[23]~252_combout ;
wire \arbiter_inst|port2_from_mem[3][6]~q ;
wire \d_cache_inst|cache_d[30]~183_combout ;
wire \d_cache_inst|cache_d[30]~247_combout ;
wire \arbiter_inst|port2_from_mem[3][7]~q ;
wire \arbiter_inst|port2_from_mem[6][6]~q ;
wire \arbiter_inst|port2_from_mem[6][7]~q ;
wire \d_cache_inst|cache_d[63]~187_combout ;
wire \arbiter_inst|port2_from_mem[7][7]~q ;
wire \d_cache_inst|cache_d[63]~251_combout ;
wire \d_cache_inst|cache_d[62]~179_combout ;
wire \arbiter_inst|port2_from_mem[7][6]~q ;
wire \d_cache_inst|cache_d[62]~243_combout ;
wire \d_cache_inst|cache_d[55]~185_combout ;
wire \d_cache_inst|cache_d[55]~249_combout ;
wire \d_cache_inst|cache_d[54]~177_combout ;
wire \d_cache_inst|cache_d[54]~241_combout ;
wire \d_cache_inst|cache_d[47]~184_combout ;
wire \arbiter_inst|port2_from_mem[5][7]~q ;
wire \d_cache_inst|cache_d[47]~248_combout ;
wire \d_cache_inst|cache_d[39]~186_combout ;
wire \arbiter_inst|port2_from_mem[4][7]~q ;
wire \d_cache_inst|cache_d[39]~250_combout ;
wire \d_cache_inst|cache_d[38]~178_combout ;
wire \arbiter_inst|port2_from_mem[4][6]~q ;
wire \d_cache_inst|cache_d[38]~242_combout ;
wire \d_cache_inst|cache_d[31]~191_combout ;
wire \d_cache_inst|cache_d[31]~255_combout ;
wire \d_cache_inst|cache_d[22]~180_combout ;
wire \arbiter_inst|port2_from_mem[2][6]~q ;
wire \d_cache_inst|cache_d[22]~244_combout ;
wire \d_cache_inst|cache_d[15]~189_combout ;
wire \arbiter_inst|port2_from_mem[1][7]~q ;
wire \d_cache_inst|cache_d[15]~253_combout ;
wire \d_cache_inst|cache_d[14]~181_combout ;
wire \arbiter_inst|port2_from_mem[1][6]~q ;
wire \d_cache_inst|cache_d[14]~245_combout ;
wire \d_cache_inst|cache_d[7]~190_combout ;
wire \d_cache_inst|cache_d[7]~254_combout ;
wire \d_cache_inst|cache_d[6]~182_combout ;
wire \d_cache_inst|cache_d[6]~246_combout ;
wire \CPU_inst|IV_in~20_combout ;
wire \CPU_inst|IV_in~21_combout ;
wire \CPU_inst|IV_in~22_combout ;
wire \CPU_inst|IV_in~23_combout ;
wire \CPU_inst|IV_in[6]~6_combout ;
wire \serial_inst|UART_inst|rx_data~4_combout ;
wire \serial_inst|rx_queue|queue_mem~22feeder_combout ;
wire \serial_inst|rx_queue|queue_mem~22_q ;
wire \serial_inst|rx_queue|queue_mem~30_q ;
wire \serial_inst|rx_queue|queue_mem~6_q ;
wire \serial_inst|rx_queue|queue_mem~14feeder_combout ;
wire \serial_inst|rx_queue|queue_mem~14_q ;
wire \serial_inst|rx_queue|queue_mem~79_combout ;
wire \serial_inst|rx_queue|queue_mem~80_combout ;
wire \serial_inst|rx_queue|queue_mem~46_q ;
wire \serial_inst|rx_queue|queue_mem~62_q ;
wire \serial_inst|rx_queue|queue_mem~54_q ;
wire \serial_inst|rx_queue|queue_mem~38_q ;
wire \serial_inst|rx_queue|queue_mem~77_combout ;
wire \serial_inst|rx_queue|queue_mem~78_combout ;
wire \serial_inst|rx_queue|queue_mem~81_combout ;
wire \timer_inst|Mux2~0_combout ;
wire \timer_inst|Mux2~1_combout ;
wire \to_CPU_left[6]~13_combout ;
wire \nes_joypad_inst|data_shift[0][5]~feeder_combout ;
wire \nes_joypad_inst|data_shift[0][5]~q ;
wire \nes_joypad_inst|data_shift[0][6]~feeder_combout ;
wire \nes_joypad_inst|data_shift[0][6]~q ;
wire \nes_joypad_inst|joypad_buttons[0][6]~q ;
wire \nes_joypad_inst|data_shift[1][5]~feeder_combout ;
wire \nes_joypad_inst|data_shift[1][5]~q ;
wire \nes_joypad_inst|data_shift[1][6]~feeder_combout ;
wire \nes_joypad_inst|data_shift[1][6]~q ;
wire \nes_joypad_inst|joypad_buttons[1][6]~feeder_combout ;
wire \nes_joypad_inst|joypad_buttons[1][6]~q ;
wire \nes_joypad_inst|to_cpu~3_combout ;
wire \intcon_inst|control~4_combout ;
wire \intcon_inst|prev_in~2_combout ;
wire \intcon_inst|status~4_combout ;
wire \intcon_inst|status~5_combout ;
wire \intcon_inst|to_cpu~4_combout ;
wire \i2c_ri_inst|ready_flag~3_combout ;
wire \i2c_ri_inst|i2c_phy_inst|ready~0_combout ;
wire \i2c_ri_inst|i2c_phy_inst|ready~1_combout ;
wire \i2c_ri_inst|i2c_phy_inst|ready~q ;
wire \i2c_ri_inst|ready_flag~2_combout ;
wire \i2c_ri_inst|ready_flag~q ;
wire \i2c_ri_inst|i2c_phy_inst|rx_frame[6]~feeder_combout ;
wire \i2c_ri_inst|i2c_phy_inst|rx_frame[7]~feeder_combout ;
wire \i2c_ri_inst|to_CPU~3_combout ;
wire \to_CPU_left[6]~14_combout ;
wire \keyboard_inst|ps2_host_inst|rx_data~4_combout ;
wire \keyboard_inst|rx_queue|queue_mem~22_q ;
wire \keyboard_inst|rx_queue|queue_mem~30_q ;
wire \keyboard_inst|rx_queue|queue_mem~6_q ;
wire \keyboard_inst|rx_queue|queue_mem~14feeder_combout ;
wire \keyboard_inst|rx_queue|queue_mem~14_q ;
wire \keyboard_inst|rx_queue|queue_mem~79_combout ;
wire \keyboard_inst|rx_queue|queue_mem~80_combout ;
wire \keyboard_inst|rx_queue|queue_mem~46_q ;
wire \keyboard_inst|rx_queue|queue_mem~38_q ;
wire \keyboard_inst|rx_queue|queue_mem~54_q ;
wire \keyboard_inst|rx_queue|queue_mem~77_combout ;
wire \keyboard_inst|rx_queue|queue_mem~62_q ;
wire \keyboard_inst|rx_queue|queue_mem~78_combout ;
wire \keyboard_inst|rx_queue|queue_mem~81_combout ;
wire \to_CPU_left[6]~12_combout ;
wire \to_CPU_left[6]~15_combout ;
wire \CPU_inst|IV_in~10_combout ;
wire \CPU_inst|IV_in~11_combout ;
wire \CPU_inst|IV_in~8_combout ;
wire \CPU_inst|IV_in~9_combout ;
wire \CPU_inst|IV_in[5]~5_combout ;
wire \VGA_inst|VDG|always1~0_combout ;
wire \VGA_inst|VDG|always1~1_combout ;
wire \VGA_inst|VDG|HSYNC~q ;
wire \timer_inst|Mux3~0_combout ;
wire \timer_inst|Mux3~1_combout ;
wire \serial_inst|UART_inst|rx_data~0_combout ;
wire \serial_inst|rx_queue|queue_mem~21_q ;
wire \serial_inst|rx_queue|queue_mem~29_q ;
wire \serial_inst|rx_queue|queue_mem~5_q ;
wire \serial_inst|rx_queue|queue_mem~13feeder_combout ;
wire \serial_inst|rx_queue|queue_mem~13_q ;
wire \serial_inst|rx_queue|queue_mem~64_combout ;
wire \serial_inst|rx_queue|queue_mem~65_combout ;
wire \serial_inst|rx_queue|queue_mem~37_q ;
wire \serial_inst|rx_queue|queue_mem~53_q ;
wire \serial_inst|rx_queue|queue_mem~66_combout ;
wire \serial_inst|rx_queue|queue_mem~61_q ;
wire \serial_inst|rx_queue|queue_mem~45_q ;
wire \serial_inst|rx_queue|queue_mem~67_combout ;
wire \serial_inst|to_CPU[5]~4_combout ;
wire \serial_inst|rx_queue|full~2_combout ;
wire \to_CPU_left[5]~1_combout ;
wire \i2c_ri_inst|to_CPU~0_combout ;
wire \intcon_inst|prev_in~0_combout ;
wire \intcon_inst|status~0_combout ;
wire \intcon_inst|status~1_combout ;
wire \intcon_inst|control~0_combout ;
wire \intcon_inst|to_cpu~0_combout ;
wire \to_CPU_left[5]~2_combout ;
wire \keyboard_inst|ps2_host_inst|rx_data~1_combout ;
wire \keyboard_inst|rx_queue|queue_mem~37_q ;
wire \keyboard_inst|rx_queue|queue_mem~53_q ;
wire \keyboard_inst|rx_queue|queue_mem~66_combout ;
wire \keyboard_inst|rx_queue|queue_mem~45_q ;
wire \keyboard_inst|rx_queue|queue_mem~61_q ;
wire \keyboard_inst|rx_queue|queue_mem~67_combout ;
wire \keyboard_inst|rx_queue|queue_mem~5_q ;
wire \keyboard_inst|rx_queue|queue_mem~13feeder_combout ;
wire \keyboard_inst|rx_queue|queue_mem~13_q ;
wire \keyboard_inst|rx_queue|queue_mem~64_combout ;
wire \keyboard_inst|rx_queue|queue_mem~21_q ;
wire \keyboard_inst|rx_queue|queue_mem~29_q ;
wire \keyboard_inst|rx_queue|queue_mem~65_combout ;
wire \keyboard_inst|to_CPU[5]~4_combout ;
wire \keyboard_inst|rx_queue|full~2_combout ;
wire \to_CPU_left[5]~0_combout ;
wire \nes_joypad_inst|joypad_buttons[1][5]~feeder_combout ;
wire \nes_joypad_inst|joypad_buttons[1][5]~q ;
wire \nes_joypad_inst|joypad_buttons[0][5]~q ;
wire \nes_joypad_inst|to_cpu~0_combout ;
wire \to_CPU_left[5]~3_combout ;
wire \CPU_inst|right_rotate1|Mux0~5_combout ;
wire \CPU_inst|right_rotate1|rotate_reg[5]~5_combout ;
wire \CPU_inst|rotate_S01~2_combout ;
wire \CPU_inst|mask0|mask_reg~3_combout ;
wire \CPU_inst|alu_a_mux_out[1]~3_combout ;
wire \CPU_inst|decode_unit0|PC_I_field_reg[1]~feeder_combout ;
wire \CPU_inst|alu_I_field1~3_combout ;
wire \CPU_inst|alu_I_field2~19_combout ;
wire \CPU_inst|alu_b_mux_out[1]~8_combout ;
wire \CPU_inst|alu_b_mux_out[1]~9_combout ;
wire \CPU_inst|alu_I_field1~4_combout ;
wire \CPU_inst|alu_I_field2~20_combout ;
wire \CPU_inst|alu_b_mux_out[0]~10_combout ;
wire \CPU_inst|alu_b_mux_out[0]~11_combout ;
wire \CPU_inst|alu_b_mux_out[0]~12_combout ;
wire \CPU_inst|ALU0|add_result[0]~1 ;
wire \CPU_inst|ALU0|add_result[1]~2_combout ;
wire \CPU_inst|ALU0|Mux6~0_combout ;
wire \CPU_inst|ALU0|alu_reg~4_combout ;
wire \CPU_inst|ALU0|Mux6~1_combout ;
wire \CPU_inst|ALU0|Mux6~2_combout ;
wire \d_cache_inst|cache_address[6]~6_combout ;
wire \d_cache_inst|Equal0~1_combout ;
wire \d_cache_inst|CPU_tag[1]~feeder_combout ;
wire \d_cache_inst|Equal0~0_combout ;
wire \d_cache_inst|d_miss~0_combout ;
wire \d_cache_inst|CPU_address_hold~47_combout ;
wire \d_cache_inst|CPU_address_hold[12]~36_combout ;
wire \d_cache_inst|CPU_address_hold[3]~17 ;
wire \d_cache_inst|CPU_address_hold[4]~18_combout ;
wire \d_cache_inst|CPU_address_hold[4]~19 ;
wire \d_cache_inst|CPU_address_hold[5]~20_combout ;
wire \d_cache_inst|CPU_address_hold[5]~21 ;
wire \d_cache_inst|CPU_address_hold[6]~22_combout ;
wire \d_cache_inst|CPU_address_hold[6]~23 ;
wire \d_cache_inst|CPU_address_hold[7]~24_combout ;
wire \d_cache_inst|CPU_address_hold[7]~25 ;
wire \d_cache_inst|CPU_address_hold[8]~26_combout ;
wire \d_cache_inst|CPU_address_hold[8]~27 ;
wire \d_cache_inst|CPU_address_hold[9]~28_combout ;
wire \d_cache_inst|CPU_address_hold[9]~29 ;
wire \d_cache_inst|CPU_address_hold[10]~30_combout ;
wire \d_cache_inst|CPU_address_hold[10]~31 ;
wire \d_cache_inst|CPU_address_hold[11]~37_combout ;
wire \d_cache_inst|CPU_address_hold[12]~32_combout ;
wire \d_cache_inst|CPU_address_hold[12]~33_combout ;
wire \d_cache_inst|CPU_address_hold[12]~34_combout ;
wire \d_cache_inst|reset_active~0_combout ;
wire \d_cache_inst|flush_active~q ;
wire \d_cache_inst|CPU_data_hold[0]~3_combout ;
wire \d_cache_inst|Decoder62~6_combout ;
wire \d_cache_inst|cache_d[0]~134_combout ;
wire \d_cache_inst|cache_d[0]~198_combout ;
wire \CPU_inst|IV_in~24_combout ;
wire \CPU_inst|IV_in~25_combout ;
wire \CPU_inst|IV_in~26_combout ;
wire \CPU_inst|IV_in~27_combout ;
wire \CPU_inst|IV_in[1]~1_combout ;
wire \timer_inst|WideOr1~combout ;
wire \timer_inst|Mux7~0_combout ;
wire \timer_inst|Mux7~1_combout ;
wire \serial_inst|UART_inst|rx_data~5_combout ;
wire \serial_inst|rx_queue|queue_mem~49_q ;
wire \serial_inst|rx_queue|queue_mem~33_q ;
wire \serial_inst|rx_queue|queue_mem~84_combout ;
wire \serial_inst|rx_queue|queue_mem~57_q ;
wire \serial_inst|rx_queue|queue_mem~41_q ;
wire \serial_inst|rx_queue|queue_mem~85_combout ;
wire \serial_inst|rx_queue|queue_mem~1_q ;
wire \serial_inst|rx_queue|queue_mem~9feeder_combout ;
wire \serial_inst|rx_queue|queue_mem~9_q ;
wire \serial_inst|rx_queue|queue_mem~82_combout ;
wire \serial_inst|rx_queue|queue_mem~25_q ;
wire \serial_inst|rx_queue|queue_mem~17_q ;
wire \serial_inst|rx_queue|queue_mem~83_combout ;
wire \serial_inst|to_CPU[1]~1_combout ;
wire \serial_inst|rx_overwrite~0_combout ;
wire \serial_inst|rx_overwrite~1_combout ;
wire \serial_inst|rx_overwrite~q ;
wire \to_CPU_left[1]~17_combout ;
wire \keyboard_inst|ps2_host_inst|rx_data~5_combout ;
wire \keyboard_inst|rx_queue|queue_mem~1_q ;
wire \keyboard_inst|rx_queue|queue_mem~9feeder_combout ;
wire \keyboard_inst|rx_queue|queue_mem~9_q ;
wire \keyboard_inst|rx_queue|queue_mem~82_combout ;
wire \keyboard_inst|rx_queue|queue_mem~25_q ;
wire \keyboard_inst|rx_queue|queue_mem~17_q ;
wire \keyboard_inst|rx_queue|queue_mem~83_combout ;
wire \keyboard_inst|rx_queue|queue_mem~41_q ;
wire \keyboard_inst|rx_queue|queue_mem~49_q ;
wire \keyboard_inst|rx_queue|queue_mem~33_q ;
wire \keyboard_inst|rx_queue|queue_mem~84_combout ;
wire \keyboard_inst|rx_queue|queue_mem~57_q ;
wire \keyboard_inst|rx_queue|queue_mem~85_combout ;
wire \keyboard_inst|to_CPU[1]~1_combout ;
wire \keyboard_inst|rx_overwrite~0_combout ;
wire \keyboard_inst|rx_overwrite~1_combout ;
wire \keyboard_inst|rx_overwrite~q ;
wire \to_CPU_left[1]~16_combout ;
wire \intcon_inst|prev_in~4_combout ;
wire \intcon_inst|status~8_combout ;
wire \intcon_inst|status~9_combout ;
wire \intcon_inst|control~5_combout ;
wire \intcon_inst|to_cpu~5_combout ;
wire \i2c_ri_inst|to_CPU~4_combout ;
wire \to_CPU_left[1]~18_combout ;
wire \nes_joypad_inst|joypad_buttons[0][1]~q ;
wire \nes_joypad_inst|joypad_buttons[1][1]~feeder_combout ;
wire \nes_joypad_inst|joypad_buttons[1][1]~q ;
wire \nes_joypad_inst|to_cpu~4_combout ;
wire \to_CPU_left[1]~19_combout ;
wire \CPU_inst|right_rotate1|Mux0~2_combout ;
wire \CPU_inst|right_rotate1|Mux0~3_combout ;
wire \CPU_inst|right_rotate1|rotate_reg[0]~0_combout ;
wire \CPU_inst|right_rotate1|Mux0~0_combout ;
wire \CPU_inst|right_rotate1|rotate_reg[4]~4_combout ;
wire \CPU_inst|right_rotate0|Mux0~2_combout ;
wire \CPU_inst|right_rotate0|rotate_reg[0]~0_combout ;
wire \CPU_inst|right_rotate0|Mux1~0_combout ;
wire \CPU_inst|right_rotate0|Mux1~2_combout ;
wire \CPU_inst|alu_a_mux_out[0]~4_combout ;
wire \CPU_inst|ALU0|Mux7~0_combout ;
wire \CPU_inst|ALU0|add_result[0]~0_combout ;
wire \CPU_inst|ALU0|Mux7~1_combout ;
wire \MSC_inst|p2_control_enable~0_combout ;
wire \MSC_inst|p2_control_enable~1_combout ;
wire \MSC_inst|p2_control_enable~q ;
wire \MSC_inst|p2_reset_reg~1_combout ;
wire \MSC_inst|p2_reset_reg~q ;
wire \MSC_inst|prev_p2_reset_reg~q ;
wire \MSC_inst|p2_reset_req~0_combout ;
wire \MSC_inst|p2_reset_req~q ;
wire \d_cache_inst|CPU_address_hold[12]~15_combout ;
wire \d_cache_inst|CPU_wren_hold~0_combout ;
wire \d_cache_inst|CPU_wren_hold~q ;
wire \d_cache_inst|cache_wren~0_combout ;
wire \d_cache_inst|cache_wren~1_combout ;
wire \CPU_inst|IV_in~16_combout ;
wire \CPU_inst|IV_in~17_combout ;
wire \CPU_inst|IV_in~18_combout ;
wire \CPU_inst|IV_in~19_combout ;
wire \CPU_inst|IV_in[7]~7_combout ;
wire \serial_inst|UART_inst|rx_data~3_combout ;
wire \serial_inst|rx_queue|queue_mem~23feeder_combout ;
wire \serial_inst|rx_queue|queue_mem~23_q ;
wire \serial_inst|rx_queue|queue_mem~31_q ;
wire \serial_inst|rx_queue|queue_mem~7_q ;
wire \serial_inst|rx_queue|queue_mem~15_q ;
wire \serial_inst|rx_queue|queue_mem~74_combout ;
wire \serial_inst|rx_queue|queue_mem~75_combout ;
wire \serial_inst|rx_queue|queue_mem~39_q ;
wire \serial_inst|rx_queue|queue_mem~55_q ;
wire \serial_inst|rx_queue|queue_mem~72_combout ;
wire \serial_inst|rx_queue|queue_mem~47_q ;
wire \serial_inst|rx_queue|queue_mem~63_q ;
wire \serial_inst|rx_queue|queue_mem~73_combout ;
wire \serial_inst|rx_queue|queue_mem~76_combout ;
wire \timer_inst|Mux1~0_combout ;
wire \timer_inst|Mux1~1_combout ;
wire \to_CPU_left[7]~9_combout ;
wire \nes_joypad_inst|data_shift[0][7]~q ;
wire \nes_joypad_inst|joypad_buttons[0][7]~q ;
wire \nes_joypad_inst|data_shift[1][7]~feeder_combout ;
wire \nes_joypad_inst|data_shift[1][7]~q ;
wire \nes_joypad_inst|joypad_buttons[1][7]~q ;
wire \nes_joypad_inst|to_cpu~2_combout ;
wire \keyboard_inst|ps2_host_inst|rx_data~3_combout ;
wire \keyboard_inst|rx_queue|queue_mem~47_q ;
wire \keyboard_inst|rx_queue|queue_mem~39_q ;
wire \keyboard_inst|rx_queue|queue_mem~55_q ;
wire \keyboard_inst|rx_queue|queue_mem~72_combout ;
wire \keyboard_inst|rx_queue|queue_mem~63_q ;
wire \keyboard_inst|rx_queue|queue_mem~73_combout ;
wire \keyboard_inst|rx_queue|queue_mem~23_q ;
wire \keyboard_inst|rx_queue|queue_mem~31_q ;
wire \keyboard_inst|rx_queue|queue_mem~7_q ;
wire \keyboard_inst|rx_queue|queue_mem~15feeder_combout ;
wire \keyboard_inst|rx_queue|queue_mem~15_q ;
wire \keyboard_inst|rx_queue|queue_mem~74_combout ;
wire \keyboard_inst|rx_queue|queue_mem~75_combout ;
wire \keyboard_inst|rx_queue|queue_mem~76_combout ;
wire \to_CPU_left[7]~8_combout ;
wire \intcon_inst|prev_in~3_combout ;
wire \intcon_inst|status~6_combout ;
wire \intcon_inst|status~7_combout ;
wire \intcon_inst|control~3_combout ;
wire \intcon_inst|to_cpu~3_combout ;
wire \i2c_ri_inst|i2c_phy_inst|rx_frame[8]~feeder_combout ;
wire \i2c_ri_inst|to_CPU~2_combout ;
wire \to_CPU_left[7]~10_combout ;
wire \to_CPU_left[7]~11_combout ;
wire \CPU_inst|right_rotate1|Mux0~1_combout ;
wire \CPU_inst|right_rotate1|rotate_reg[6]~6_combout ;
wire \CPU_inst|right_rotate1|rotate_reg[2]~2_combout ;
wire \CPU_inst|mask0|mask_reg~5_combout ;
wire \CPU_inst|alu_a_mux_out[6]~6_combout ;
wire \CPU_inst|alu_b_mux_out[5]~14_combout ;
wire \CPU_inst|alu_I_field1~0_combout ;
wire \CPU_inst|alu_I_field2~16_combout ;
wire \CPU_inst|alu_b_mux_out[4]~1_combout ;
wire \CPU_inst|alu_b_mux_out[4]~3_combout ;
wire \CPU_inst|right_rotate1|rotate_reg[3]~3_combout ;
wire \CPU_inst|right_rotate1|rotate_reg[7]~7_combout ;
wire \CPU_inst|mask0|mask_reg~1_combout ;
wire \CPU_inst|right_rotate0|Mux0~6_combout ;
wire \CPU_inst|right_rotate0|Mux0~8_combout ;
wire \CPU_inst|alu_a_mux_out[3]~1_combout ;
wire \CPU_inst|decode_unit0|PC_I_field_reg[2]~feeder_combout ;
wire \CPU_inst|alu_I_field1~2_combout ;
wire \CPU_inst|alu_I_field2~18_combout ;
wire \CPU_inst|alu_b_mux_out[2]~6_combout ;
wire \CPU_inst|alu_b_mux_out[2]~7_combout ;
wire \CPU_inst|ALU0|add_result[1]~3 ;
wire \CPU_inst|ALU0|add_result[2]~5 ;
wire \CPU_inst|ALU0|add_result[3]~7 ;
wire \CPU_inst|ALU0|add_result[4]~9 ;
wire \CPU_inst|ALU0|add_result[5]~11 ;
wire \CPU_inst|ALU0|add_result[6]~12_combout ;
wire \CPU_inst|ALU0|Mux3~11_combout ;
wire \CPU_inst|ALU0|Mux1~8_combout ;
wire \CPU_inst|ALU0|Mux1~9_combout ;
wire \CPU_inst|ALU0|Mux1~10_combout ;
wire \CPU_inst|reg_file0|Decoder0~8_combout ;
wire \CPU_inst|reg_file0|Decoder0~9_combout ;
wire \CPU_inst|reg_file0|Mux1~0_combout ;
wire \CPU_inst|reg_file0|Decoder0~10_combout ;
wire \CPU_inst|reg_file0|Decoder0~6_combout ;
wire \CPU_inst|reg_file0|Decoder0~7_combout ;
wire \CPU_inst|reg_file0|Mux1~1_combout ;
wire \CPU_inst|reg_file0|Decoder0~14_combout ;
wire \d_cache_inst|d_miss_hold~0_combout ;
wire \d_cache_inst|d_miss_hold~q ;
wire \d_cache_inst|d_cache_miss~0_combout ;
wire \CPU_inst|reg_file0|Decoder0~15_combout ;
wire \CPU_inst|reg_file0|Decoder0~16_combout ;
wire \CPU_inst|reg_file0|Decoder0~12_combout ;
wire \CPU_inst|reg_file0|Decoder0~13_combout ;
wire \CPU_inst|reg_file0|Mux1~2_combout ;
wire \CPU_inst|reg_file0|Decoder0~11_combout ;
wire \CPU_inst|reg_file0|Mux1~3_combout ;
wire \CPU_inst|decode_unit0|src_raddr_reg~4_combout ;
wire \CPU_inst|src_raddr1[2]~feeder_combout ;
wire \CPU_inst|reg_file0|a_reg[6]~0_combout ;
wire \CPU_inst|reg_file0|Decoder0~17_combout ;
wire \CPU_inst|reg_file0|Decoder0~18_combout ;
wire \CPU_inst|reg_file0|Decoder0~21_combout ;
wire \CPU_inst|reg_file0|Decoder0~19_combout ;
wire \CPU_inst|reg_file0|Decoder0~20_combout ;
wire \CPU_inst|reg_file0|Mux1~4_combout ;
wire \CPU_inst|reg_file0|Mux1~5_combout ;
wire \CPU_inst|reg_file0|a_reg[1]~8_combout ;
wire \CPU_inst|reg_file0|Decoder0~24_combout ;
wire \CPU_inst|reg_file0|Decoder0~25_combout ;
wire \CPU_inst|reg_file0|Decoder0~22_combout ;
wire \CPU_inst|reg_file0|Decoder0~23_combout ;
wire \CPU_inst|reg_file0|a_reg[1]~9_combout ;
wire \CPU_inst|reg_file0|Mux1~6_combout ;
wire \CPU_inst|reg_file0|Mux1~7_combout ;
wire \CPU_inst|reg_file0|a_data[6]~1_combout ;
wire \CPU_inst|reg_file0|a_data[6]~0_combout ;
wire \CPU_inst|reg_file0|a_data[6]~2_combout ;
wire \CPU_inst|right_rotate0|Mux0~10_combout ;
wire \CPU_inst|right_rotate0|Mux0~3_combout ;
wire \CPU_inst|right_rotate0|Mux0~4_combout ;
wire \CPU_inst|right_rotate0|rotate_reg[1]~1_combout ;
wire \CPU_inst|right_rotate0|Mux2~0_combout ;
wire \CPU_inst|mask0|mask_reg~4_combout ;
wire \CPU_inst|alu_a_mux_out[5]~5_combout ;
wire \CPU_inst|ALU0|Mux2~2_combout ;
wire \CPU_inst|ALU0|Mux2~3_combout ;
wire \CPU_inst|ALU0|add_result[5]~10_combout ;
wire \CPU_inst|ALU0|Mux2~5_combout ;
wire \CPU_inst|reg_file0|aux[5]~feeder_combout ;
wire \CPU_inst|reg_file0|Mux2~0_combout ;
wire \CPU_inst|reg_file0|Mux2~1_combout ;
wire \CPU_inst|reg_file0|Mux2~2_combout ;
wire \CPU_inst|reg_file0|Mux2~3_combout ;
wire \CPU_inst|reg_file0|a_reg[5]~1_combout ;
wire \CPU_inst|reg_file0|r12[5]~feeder_combout ;
wire \CPU_inst|reg_file0|Mux2~4_combout ;
wire \CPU_inst|reg_file0|Mux2~5_combout ;
wire \CPU_inst|reg_file0|Mux2~6_combout ;
wire \CPU_inst|reg_file0|Mux2~7_combout ;
wire \CPU_inst|reg_file0|a_data[5]~4_combout ;
wire \CPU_inst|reg_file0|a_data[5]~3_combout ;
wire \CPU_inst|reg_file0|a_data[5]~5_combout ;
wire \CPU_inst|PC0|A_current_I_alternate~0_combout ;
wire \CPU_inst|PC0|A_current_I~0_combout ;
wire \CPU_inst|PC0|A_pipe0~0_combout ;
wire \CPU_inst|PC0|A_pipe1~6_combout ;
wire \CPU_inst|PC0|PC_reg~48_combout ;
wire \CPU_inst|PC0|A_pipe2~5_combout ;
wire \CPU_inst|PC0|stack_in[13]~6_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~205feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~205_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~237_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~173_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~141_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~318_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~319_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~45_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~13_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~320_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~109_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~77feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~77_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~321_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~322_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~157_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~189feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~189_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~323_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~221_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~253_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~324_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~93_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~29_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~316_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~61_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~125feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~125_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~317_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~325_combout ;
wire \CPU_inst|PC0|Add1~25 ;
wire \CPU_inst|PC0|Add1~26_combout ;
wire \CPU_inst|PC0|PC_reg~49_combout ;
wire \CPU_inst|PC0|PC_reg~50_combout ;
wire \CPU_inst|PC0|PC_reg~51_combout ;
wire \CPU_inst|PC0|A_miss_next[13]~feeder_combout ;
wire \CPU_inst|PC0|A_miss[13]~feeder_combout ;
wire \CPU_inst|PC0|A[13]~6_combout ;
wire \p_cache_inst|CPU_address_hold[13]~39 ;
wire \p_cache_inst|CPU_address_hold[14]~40_combout ;
wire \CPU_inst|PC0|A_next_I[14]~feeder_combout ;
wire \CPU_inst|PC0|A_current_I_alternate~4_combout ;
wire \CPU_inst|PC0|A_current_I~1_combout ;
wire \CPU_inst|PC0|A_pipe0~3_combout ;
wire \CPU_inst|PC0|A_pipe1~8_combout ;
wire \CPU_inst|PC0|A_pipe2~6_combout ;
wire \CPU_inst|PC0|stack_in[14]~8_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~14_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~46_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~340_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~110_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~78_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~341_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~30_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~62feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~62_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~338_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~126_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~94_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~339_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~342_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~190feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~190_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~254_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~222_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~158_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~343_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~344_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~238_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~206_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~142_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~336_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~174_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~337_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~345_combout ;
wire \CPU_inst|PC0|PC_reg~56_combout ;
wire \CPU_inst|PC0|PC_reg~57_combout ;
wire \CPU_inst|PC0|PC_reg~58_combout ;
wire \CPU_inst|PC0|Add1~27 ;
wire \CPU_inst|PC0|Add1~28_combout ;
wire \CPU_inst|PC0|PC_reg~95_combout ;
wire \CPU_inst|PC0|PC_reg~59_combout ;
wire \CPU_inst|PC0|PC_reg~60_combout ;
wire \CPU_inst|PC0|A_miss_next[14]~feeder_combout ;
wire \CPU_inst|PC0|A_miss[14]~feeder_combout ;
wire \CPU_inst|PC0|A[14]~8_combout ;
wire \p_cache_inst|CPU_address_hold[14]~41 ;
wire \p_cache_inst|CPU_address_hold[15]~42_combout ;
wire \p_cache_inst|Mux3~0_combout ;
wire \p_cache_inst|Mux3~1_combout ;
wire \CPU_inst|decode_unit0|I_alternate~7_combout ;
wire \CPU_inst|decode_unit0|I_reg~2_combout ;
wire \CPU_inst|decode_unit0|rotate_source_reg~9_combout ;
wire \CPU_inst|decode_unit0|rotate_source_reg~q ;
wire \CPU_inst|alu_a_source1~0_combout ;
wire \CPU_inst|alu_a_source1~q ;
wire \CPU_inst|alu_a_source2~2_combout ;
wire \CPU_inst|alu_a_source2~q ;
wire \CPU_inst|alu_a_source3~q ;
wire \CPU_inst|right_rotate0|Mux3~0_combout ;
wire \CPU_inst|mask0|mask_reg~0_combout ;
wire \CPU_inst|alu_a_mux_out[4]~0_combout ;
wire \CPU_inst|ALU0|add_result[4]~8_combout ;
wire \CPU_inst|ALU0|Mux3~8_combout ;
wire \CPU_inst|ALU0|Mux3~9_combout ;
wire \CPU_inst|ALU0|Mux3~10_combout ;
wire \CPU_inst|reg_file0|a_data[4]~6_combout ;
wire \CPU_inst|reg_file0|Mux3~0_combout ;
wire \CPU_inst|reg_file0|Mux3~1_combout ;
wire \CPU_inst|reg_file0|Mux3~2_combout ;
wire \CPU_inst|reg_file0|Mux3~3_combout ;
wire \CPU_inst|reg_file0|a_reg[4]~2_combout ;
wire \CPU_inst|reg_file0|Mux3~4_combout ;
wire \CPU_inst|reg_file0|Mux3~5_combout ;
wire \CPU_inst|reg_file0|Mux3~6_combout ;
wire \CPU_inst|reg_file0|Mux3~7_combout ;
wire \CPU_inst|reg_file0|a_data[4]~7_combout ;
wire \CPU_inst|reg_file0|a_data[4]~8_combout ;
wire \CPU_inst|PC0|adder_out~12_combout ;
wire \CPU_inst|PC0|adder_out~0_combout ;
wire \CPU_inst|PC0|adder_out~1_combout ;
wire \CPU_inst|PC_I_field1[1]~feeder_combout ;
wire \CPU_inst|PC0|adder_out[0]~5 ;
wire \CPU_inst|PC0|adder_out[1]~7 ;
wire \CPU_inst|PC0|adder_out[2]~9 ;
wire \CPU_inst|PC0|adder_out[3]~11 ;
wire \CPU_inst|PC0|adder_out[4]~13_combout ;
wire \CPU_inst|PC0|A_next_I[4]~feeder_combout ;
wire \CPU_inst|PC0|A_current_I_alternate~11_combout ;
wire \CPU_inst|PC0|A_current_I~8_combout ;
wire \CPU_inst|PC0|A_pipe0~10_combout ;
wire \CPU_inst|PC0|A_pipe1~5_combout ;
wire \CPU_inst|PC0|A_pipe2~10_combout ;
wire \CPU_inst|PC0|stack_in[4]~5_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~4_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~132_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~310_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~20_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~148_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~311_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~84feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~84_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~68_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~308_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~212_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~196_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~309_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~312_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~36_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~164_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~306_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~180_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~52_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~307_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~228_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~100_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~116feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~116_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~313_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~244_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~314_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~315_combout ;
wire \CPU_inst|PC0|Add1~1 ;
wire \CPU_inst|PC0|Add1~3 ;
wire \CPU_inst|PC0|Add1~5 ;
wire \CPU_inst|PC0|Add1~7 ;
wire \CPU_inst|PC0|Add1~8_combout ;
wire \CPU_inst|PC0|PC_reg~44_combout ;
wire \CPU_inst|PC0|PC_reg~45_combout ;
wire \CPU_inst|PC0|PC_reg[12]~19_combout ;
wire \CPU_inst|PC0|PC_reg~46_combout ;
wire \CPU_inst|PC0|PC_reg~47_combout ;
wire \CPU_inst|PC0|Add1~9 ;
wire \CPU_inst|PC0|Add1~11 ;
wire \CPU_inst|PC0|Add1~13 ;
wire \CPU_inst|PC0|Add1~15 ;
wire \CPU_inst|PC0|Add1~17 ;
wire \CPU_inst|PC0|Add1~19 ;
wire \CPU_inst|PC0|Add1~21 ;
wire \CPU_inst|PC0|Add1~22_combout ;
wire \CPU_inst|PC0|PC_reg~33_combout ;
wire \CPU_inst|PC0|PC_reg~34_combout ;
wire \CPU_inst|PC0|A_miss_next[11]~feeder_combout ;
wire \CPU_inst|PC0|PC_reg~35_combout ;
wire \CPU_inst|PC0|A_miss[11]~feeder_combout ;
wire \CPU_inst|PC0|A[11]~2_combout ;
wire \p_cache_inst|Mux11~0_combout ;
wire \p_cache_inst|Mux11~1_combout ;
wire \CPU_inst|decode_unit0|I_alternate~8_combout ;
wire \CPU_inst|decode_unit0|I_reg~3_combout ;
wire \CPU_inst|decode_unit0|rotate_R_reg~0_combout ;
wire \CPU_inst|rotate_R1~0_combout ;
wire \CPU_inst|rotate_R2~6_combout ;
wire \CPU_inst|right_rotate0|Mux0~5_combout ;
wire \CPU_inst|right_rotate0|rotate_reg[3]~3_combout ;
wire \CPU_inst|right_rotate0|Mux0~13_combout ;
wire \CPU_inst|mask0|mask_reg~6_combout ;
wire \CPU_inst|alu_a_mux_out[7]~7_combout ;
wire \CPU_inst|decode_unit0|alu_I_field_reg~2_combout ;
wire \CPU_inst|alu_I_field1~7_combout ;
wire \CPU_inst|alu_I_field2~23_combout ;
wire \CPU_inst|ALU0|Mux0~13_combout ;
wire \CPU_inst|ALU0|Mux0~14_combout ;
wire \CPU_inst|ALU0|Mux0~10_combout ;
wire \CPU_inst|ALU0|Mux0~12_combout ;
wire \CPU_inst|ALU0|add_result[6]~13 ;
wire \CPU_inst|ALU0|add_result[7]~14_combout ;
wire \CPU_inst|ALU0|Mux0~11_combout ;
wire \CPU_inst|alu_b_mux_out[7]~17_combout ;
wire \CPU_inst|alu_b_mux_out[7]~18_combout ;
wire \CPU_inst|ALU0|add_result[7]~15 ;
wire \CPU_inst|ALU0|Add0~0_combout ;
wire \CPU_inst|ALU0|OVF_reg~1_combout ;
wire \CPU_inst|ALU0|OVF_reg~q ;
wire \CPU_inst|right_rotate0|Mux0~0_combout ;
wire \CPU_inst|right_rotate0|Mux0~1_combout ;
wire \CPU_inst|right_rotate0|Mux0~9_combout ;
wire \CPU_inst|right_rotate0|rotate_reg[2]~2_combout ;
wire \CPU_inst|mask0|mask_reg~2_combout ;
wire \CPU_inst|alu_a_mux_out[2]~2_combout ;
wire \CPU_inst|ALU0|Mux5~1_combout ;
wire \CPU_inst|ALU0|add_result[2]~4_combout ;
wire \CPU_inst|ALU0|Mux5~2_combout ;
wire \CPU_inst|ALU0|Mux5~0_combout ;
wire \CPU_inst|ALU0|Mux5~3_combout ;
wire \CPU_inst|reg_file0|a_data[2]~15_combout ;
wire \CPU_inst|reg_file0|Mux5~0_combout ;
wire \CPU_inst|reg_file0|Mux5~1_combout ;
wire \CPU_inst|reg_file0|r6[2]~feeder_combout ;
wire \CPU_inst|reg_file0|Mux5~2_combout ;
wire \CPU_inst|reg_file0|Mux5~3_combout ;
wire \CPU_inst|reg_file0|a_reg[2]~5_combout ;
wire \CPU_inst|reg_file0|Mux5~4_combout ;
wire \CPU_inst|reg_file0|Mux5~5_combout ;
wire \CPU_inst|reg_file0|Mux5~6_combout ;
wire \CPU_inst|reg_file0|Mux5~7_combout ;
wire \CPU_inst|reg_file0|a_data[2]~16_combout ;
wire \CPU_inst|reg_file0|a_data[2]~17_combout ;
wire \CPU_inst|PC0|A_current_I_alternate~7_combout ;
wire \CPU_inst|PC0|A_current_I~4_combout ;
wire \CPU_inst|PC0|A_pipe0~6_combout ;
wire \CPU_inst|PC0|A_pipe1~1_combout ;
wire \CPU_inst|PC0|A_pipe2~2_combout ;
wire \CPU_inst|PC0|stack_in[10]~1_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~106_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~122_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~273_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~250_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~234feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~234_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~274_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~42_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~170feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~170_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~266_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~58_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~186_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~267_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~202feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~202_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~218_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~90feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~90_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~74_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~268_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~269_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~138feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~138_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~10_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~270_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~26feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~26_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~154_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~271_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~272_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~275_combout ;
wire \CPU_inst|PC0|Add1~20_combout ;
wire \CPU_inst|PC0|PC_reg~28_combout ;
wire \CPU_inst|PC0|PC_reg~29_combout ;
wire \CPU_inst|PC0|PC_reg~30_combout ;
wire \CPU_inst|PC0|PC_reg~31_combout ;
wire \CPU_inst|PC0|A[10]~1_combout ;
wire \p_cache_inst|cache_address[8]~8_combout ;
wire \arbiter_inst|port1_from_mem[0][1]~feeder_combout ;
wire \arbiter_inst|port1_from_mem[0][1]~q ;
wire \arbiter_inst|port1_from_mem[0][2]~feeder_combout ;
wire \arbiter_inst|port1_from_mem[0][2]~q ;
wire \arbiter_inst|port1_from_mem[1][0]~q ;
wire \arbiter_inst|port1_from_mem[1][1]~q ;
wire \arbiter_inst|port1_from_mem[2][0]~feeder_combout ;
wire \arbiter_inst|port1_from_mem[2][0]~q ;
wire \arbiter_inst|port1_from_mem[2][1]~feeder_combout ;
wire \arbiter_inst|port1_from_mem[2][1]~q ;
wire \arbiter_inst|port1_from_mem[2][2]~feeder_combout ;
wire \arbiter_inst|port1_from_mem[2][2]~q ;
wire \arbiter_inst|port1_from_mem[3][0]~feeder_combout ;
wire \arbiter_inst|port1_from_mem[3][0]~q ;
wire \arbiter_inst|port1_from_mem[3][1]~feeder_combout ;
wire \arbiter_inst|port1_from_mem[3][1]~q ;
wire \arbiter_inst|port1_from_mem[4][1]~q ;
wire \arbiter_inst|port1_from_mem[4][2]~q ;
wire \arbiter_inst|port1_from_mem[5][0]~feeder_combout ;
wire \arbiter_inst|port1_from_mem[5][0]~q ;
wire \arbiter_inst|port1_from_mem[5][1]~feeder_combout ;
wire \arbiter_inst|port1_from_mem[5][1]~q ;
wire \arbiter_inst|port1_from_mem[6][0]~q ;
wire \arbiter_inst|port1_from_mem[6][1]~q ;
wire \arbiter_inst|port1_from_mem[6][2]~feeder_combout ;
wire \arbiter_inst|port1_from_mem[6][2]~q ;
wire \arbiter_inst|port1_from_mem[7][1]~feeder_combout ;
wire \arbiter_inst|port1_from_mem[7][1]~q ;
wire \p_cache_inst|Mux6~0_combout ;
wire \p_cache_inst|Mux6~1_combout ;
wire \CPU_inst|decode_unit0|I_alternate~12_combout ;
wire \CPU_inst|decode_unit0|I_reg~7_combout ;
wire \CPU_inst|decode_unit0|I_reg~8_combout ;
wire \CPU_inst|PC0|A_current_I_alternate~6_combout ;
wire \CPU_inst|PC0|A_current_I~3_combout ;
wire \CPU_inst|PC0|A_pipe0~5_combout ;
wire \CPU_inst|PC0|A_pipe1~0_combout ;
wire \CPU_inst|PC0|PC_reg~23_combout ;
wire \CPU_inst|PC0|A_pipe2~0_combout ;
wire \CPU_inst|PC0|stack_in[9]~0_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~25_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~57_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~258_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~121_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~89feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~89_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~259_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~9_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~41feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~41_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~260_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~105_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~73_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~261_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~262_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~233_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~201feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~201_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~137_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~256_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~169_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~257_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~153_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~217feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~217_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~263_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~249_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~185feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~185_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~264_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~265_combout ;
wire \CPU_inst|PC0|Add1~18_combout ;
wire \CPU_inst|PC0|PC_reg~24_combout ;
wire \CPU_inst|PC0|PC_reg~25_combout ;
wire \CPU_inst|PC0|PC_reg~26_combout ;
wire \CPU_inst|PC0|A[9]~0_combout ;
wire \p_cache_inst|cache_address[7]~7_combout ;
wire \p_cache_inst|Mux13~0_combout ;
wire \p_cache_inst|Mux13~1_combout ;
wire \CPU_inst|decode_unit0|I_alternate~11_combout ;
wire \CPU_inst|decode_unit0|I_reg~6_combout ;
wire \CPU_inst|decode_unit0|rotate_source_reg~0_combout ;
wire \CPU_inst|decode_unit0|rotate_source_reg~2_combout ;
wire \CPU_inst|decode_unit0|rotate_source_reg~4_combout ;
wire \CPU_inst|decode_unit0|rotate_source_reg~3_combout ;
wire \CPU_inst|decode_unit0|rotate_source_reg~1_combout ;
wire \CPU_inst|decode_unit0|rotate_source_reg~5_combout ;
wire \CPU_inst|decode_unit0|rotate_source_reg~6_combout ;
wire \CPU_inst|decode_unit0|RC_reg~0_combout ;
wire \CPU_inst|decode_unit0|RC_reg~q ;
wire \CPU_inst|PC0|A_current_I_alternate[15]~2_combout ;
wire \CPU_inst|PC0|A_current_I_alternate[15]~3_combout ;
wire \CPU_inst|PC0|A_current_I~12_combout ;
wire \CPU_inst|PC0|A_pipe0~14_combout ;
wire \CPU_inst|PC0|A_pipe1~12_combout ;
wire \CPU_inst|PC0|A_pipe2~8_combout ;
wire \CPU_inst|PC0|stack_in[8]~12_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~40_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~8_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~380_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~72_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~104_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~381_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~56feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~56_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~24_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~378_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~88feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~88_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~120_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~379_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~382_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~200feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~200_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~136_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~376_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~168_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~232feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~232_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~377_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~184_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~248_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~216_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~152_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~383_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~384_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~385_combout ;
wire \CPU_inst|PC0|Add1~16_combout ;
wire \CPU_inst|PC0|PC_reg~74_combout ;
wire \CPU_inst|PC0|PC_reg~75_combout ;
wire \CPU_inst|PC0|PC_reg~76_combout ;
wire \CPU_inst|PC0|PC_reg~77_combout ;
wire \CPU_inst|PC0|A[8]~12_combout ;
wire \p_cache_inst|cache_address[6]~6_combout ;
wire \p_cache_inst|Mux15~0_combout ;
wire \p_cache_inst|Mux15~1_combout ;
wire \CPU_inst|decode_unit0|I_alternate~9_combout ;
wire \CPU_inst|decode_unit0|I_reg~4_combout ;
wire \CPU_inst|decode_unit0|dest_waddr_reg~0_combout ;
wire \CPU_inst|dest_waddr2[0]~feeder_combout ;
wire \CPU_inst|reg_file0|aux_forward~0_combout ;
wire \CPU_inst|alu_b_mux_out[0]~2_combout ;
wire \CPU_inst|alu_I_field1~1_combout ;
wire \CPU_inst|alu_I_field2~17_combout ;
wire \CPU_inst|alu_b_mux_out[3]~4_combout ;
wire \CPU_inst|alu_b_mux_out[3]~5_combout ;
wire \CPU_inst|ALU0|add_result[3]~6_combout ;
wire \CPU_inst|ALU0|alu_reg~3_combout ;
wire \CPU_inst|ALU0|Mux4~0_combout ;
wire \CPU_inst|ALU0|Mux4~1_combout ;
wire \CPU_inst|ALU0|Mux4~2_combout ;
wire \CPU_inst|reg_file0|a_data[3]~9_combout ;
wire \CPU_inst|reg_file0|r6[3]~feeder_combout ;
wire \CPU_inst|reg_file0|Mux4~2_combout ;
wire \CPU_inst|reg_file0|Mux4~3_combout ;
wire \CPU_inst|reg_file0|Mux4~0_combout ;
wire \CPU_inst|reg_file0|Mux4~1_combout ;
wire \CPU_inst|reg_file0|a_reg[3]~3_combout ;
wire \CPU_inst|reg_file0|Mux4~4_combout ;
wire \CPU_inst|reg_file0|Mux4~5_combout ;
wire \CPU_inst|reg_file0|Mux4~6_combout ;
wire \CPU_inst|reg_file0|r12[3]~feeder_combout ;
wire \CPU_inst|reg_file0|Mux4~7_combout ;
wire \CPU_inst|reg_file0|a_data[3]~10_combout ;
wire \CPU_inst|reg_file0|a_data[3]~11_combout ;
wire \CPU_inst|PC0|WideOr0~0_combout ;
wire \CPU_inst|PC0|decoder_rst~1_combout ;
wire \CPU_inst|PC0|decoder_rst~combout ;
wire \CPU_inst|decode_unit0|JMP~0_combout ;
wire \CPU_inst|decode_unit0|JMP~q ;
wire \CPU_inst|decode_unit0|PC_I_field_reg[3]~0_combout ;
wire \CPU_inst|decode_unit0|PC_I_field_reg[3]~2_combout ;
wire \CPU_inst|src_raddr1[3]~feeder_combout ;
wire \CPU_inst|reg_file0|prev_a_address[2]~feeder_combout ;
wire \CPU_inst|reg_file0|prev_w_address[2]~feeder_combout ;
wire \CPU_inst|reg_file0|a_forward1~1_combout ;
wire \CPU_inst|reg_file0|a_data[7]~18_combout ;
wire \CPU_inst|reg_file0|Mux0~2_combout ;
wire \CPU_inst|reg_file0|Mux0~3_combout ;
wire \CPU_inst|reg_file0|Mux0~0_combout ;
wire \CPU_inst|reg_file0|Mux0~1_combout ;
wire \CPU_inst|reg_file0|a_reg[7]~6_combout ;
wire \CPU_inst|reg_file0|Mux0~4_combout ;
wire \CPU_inst|reg_file0|Mux0~5_combout ;
wire \CPU_inst|reg_file0|r12[7]~feeder_combout ;
wire \CPU_inst|reg_file0|Mux0~6_combout ;
wire \CPU_inst|reg_file0|Mux0~7_combout ;
wire \CPU_inst|reg_file0|a_data[7]~19_combout ;
wire \CPU_inst|reg_file0|a_data[7]~20_combout ;
wire \CPU_inst|PC0|adder_out~21_combout ;
wire \CPU_inst|PC0|adder_out~18_combout ;
wire \CPU_inst|PC0|adder_out~15_combout ;
wire \CPU_inst|PC0|adder_out[4]~14 ;
wire \CPU_inst|PC0|adder_out[5]~17 ;
wire \CPU_inst|PC0|adder_out[6]~20 ;
wire \CPU_inst|PC0|adder_out[7]~22_combout ;
wire \CPU_inst|PC0|A_current_I_alternate~14_combout ;
wire \CPU_inst|PC0|A_current_I~11_combout ;
wire \CPU_inst|PC0|A_pipe0~13_combout ;
wire \CPU_inst|PC0|A_pipe1~11_combout ;
wire \CPU_inst|PC0|A_pipe2~13_combout ;
wire \CPU_inst|PC0|stack_in[7]~11_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~135feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~135_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~151_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~23_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~7_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~370_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~371_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~87_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~71_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~199_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~368_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~215_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~369_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~372_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~231_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~103_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~373_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~119_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~247_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~374_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~183_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~167_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~39_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~55_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~366_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~367_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~375_combout ;
wire \CPU_inst|PC0|Add1~14_combout ;
wire \CPU_inst|PC0|PC_reg~70_combout ;
wire \CPU_inst|PC0|PC_reg~71_combout ;
wire \CPU_inst|PC0|PC_reg~72_combout ;
wire \CPU_inst|PC0|PC_reg~73_combout ;
wire \CPU_inst|PC0|A[7]~11_combout ;
wire \p_cache_inst|cache_address[5]~5_combout ;
wire \p_cache_inst|Mux9~0_combout ;
wire \p_cache_inst|Mux9~1_combout ;
wire \CPU_inst|decode_unit0|I_alternate~19_combout ;
wire \CPU_inst|decode_unit0|I_reg~19_combout ;
wire \CPU_inst|PC_I_field1[6]~feeder_combout ;
wire \CPU_inst|PC0|adder_out[6]~19_combout ;
wire \CPU_inst|PC0|A_current_I_alternate~13_combout ;
wire \CPU_inst|PC0|A_current_I~10_combout ;
wire \CPU_inst|PC0|A_pipe0~12_combout ;
wire \CPU_inst|PC0|A_pipe1~9_combout ;
wire \CPU_inst|PC0|Add1~12_combout ;
wire \CPU_inst|PC0|PC_reg~61_combout ;
wire \CPU_inst|PC0|A_pipe2~12_combout ;
wire \CPU_inst|PC0|stack_in[6]~9_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~70_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~86feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~86_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~348_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~214_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~198_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~349_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~134_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~6_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~350_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~150_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~22_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~351_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~352_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~182_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~166_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~38_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~346_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~54_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~347_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~230feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~230_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~118feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~118_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~102_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~353_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~246_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~354_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~355_combout ;
wire \CPU_inst|PC0|PC_reg~62_combout ;
wire \CPU_inst|PC0|PC_reg~63_combout ;
wire \CPU_inst|PC0|PC_reg~64_combout ;
wire \CPU_inst|PC0|A[6]~9_combout ;
wire \p_cache_inst|cache_address[4]~4_combout ;
wire \arbiter_inst|port1_from_mem[1][2]~feeder_combout ;
wire \arbiter_inst|port1_from_mem[1][2]~q ;
wire \arbiter_inst|port1_from_mem[1][5]~feeder_combout ;
wire \arbiter_inst|port1_from_mem[1][5]~q ;
wire \arbiter_inst|port1_from_mem[1][6]~feeder_combout ;
wire \arbiter_inst|port1_from_mem[1][6]~q ;
wire \arbiter_inst|port1_from_mem[2][3]~q ;
wire \arbiter_inst|port1_from_mem[2][5]~q ;
wire \arbiter_inst|port1_from_mem[3][2]~feeder_combout ;
wire \arbiter_inst|port1_from_mem[3][2]~q ;
wire \arbiter_inst|port1_from_mem[3][5]~q ;
wire \arbiter_inst|port1_from_mem[3][6]~q ;
wire \arbiter_inst|port1_from_mem[4][3]~feeder_combout ;
wire \arbiter_inst|port1_from_mem[4][3]~q ;
wire \arbiter_inst|port1_from_mem[5][2]~q ;
wire \arbiter_inst|port1_from_mem[5][5]~feeder_combout ;
wire \arbiter_inst|port1_from_mem[5][5]~q ;
wire \arbiter_inst|port1_from_mem[5][6]~feeder_combout ;
wire \arbiter_inst|port1_from_mem[5][6]~q ;
wire \arbiter_inst|port1_from_mem[6][3]~feeder_combout ;
wire \arbiter_inst|port1_from_mem[6][3]~q ;
wire \arbiter_inst|port1_from_mem[7][0]~feeder_combout ;
wire \arbiter_inst|port1_from_mem[7][0]~q ;
wire \arbiter_inst|port1_from_mem[7][2]~q ;
wire \arbiter_inst|port1_from_mem[7][5]~feeder_combout ;
wire \arbiter_inst|port1_from_mem[7][5]~q ;
wire \arbiter_inst|port1_from_mem[7][6]~feeder_combout ;
wire \arbiter_inst|port1_from_mem[7][6]~q ;
wire \p_cache_inst|Mux10~0_combout ;
wire \p_cache_inst|Mux10~1_combout ;
wire \CPU_inst|decode_unit0|I_alternate~18_combout ;
wire \CPU_inst|decode_unit0|I_reg~18_combout ;
wire \CPU_inst|decode_unit0|PC_I_field_reg[5]~feeder_combout ;
wire \CPU_inst|PC0|adder_out[5]~16_combout ;
wire \CPU_inst|PC0|A_next_I[5]~feeder_combout ;
wire \CPU_inst|PC0|A_current_I_alternate~12_combout ;
wire \CPU_inst|PC0|A_current_I~9_combout ;
wire \CPU_inst|PC0|A_pipe0~11_combout ;
wire \CPU_inst|PC0|A_pipe1~7_combout ;
wire \CPU_inst|PC0|A_pipe2~11_combout ;
wire \CPU_inst|PC0|stack_in[5]~7_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~37_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~53feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~53_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~326_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~165_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~181_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~327_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~133_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~149_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~21feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~21_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~5_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~330_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~331_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~197feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~197_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~69_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~328_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~213_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~85feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~85_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~329_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~332_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~117feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~117_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~245_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~229_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~101_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~333_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~334_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~335_combout ;
wire \CPU_inst|PC0|Add1~10_combout ;
wire \CPU_inst|PC0|PC_reg~52_combout ;
wire \CPU_inst|PC0|PC_reg~53_combout ;
wire \CPU_inst|PC0|PC_reg~54_combout ;
wire \CPU_inst|PC0|PC_reg~55_combout ;
wire \CPU_inst|PC0|A[5]~7_combout ;
wire \p_cache_inst|cache_address[3]~3_combout ;
wire \p_cache_inst|Mux7~0_combout ;
wire \p_cache_inst|Mux7~1_combout ;
wire \CPU_inst|decode_unit0|I_alternate~13_combout ;
wire \CPU_inst|decode_unit0|I_reg~9_combout ;
wire \CPU_inst|decode_unit0|I_reg~10_combout ;
wire \CPU_inst|decode_unit0|WideAnd0~0_combout ;
wire \CPU_inst|decode_unit0|SC_reg~0_combout ;
wire \CPU_inst|decode_unit0|SC_reg~1_combout ;
wire \CPU_inst|decode_unit0|SC_reg~2_combout ;
wire \CPU_inst|decode_unit0|SC_reg~3_combout ;
wire \CPU_inst|decode_unit0|SC_reg~q ;
wire \CPU_inst|SC1~0_combout ;
wire \CPU_inst|SC1~q ;
wire \CPU_inst|SC2~2_combout ;
wire \CPU_inst|SC2~q ;
wire \IO_ren~0_combout ;
wire \d_cache_inst|prev_cache_wren~feeder_combout ;
wire \d_cache_inst|prev_cache_wren~q ;
wire \d_cache_inst|d_cache_miss~1_combout ;
wire \d_cache_inst|d_cache_miss~2_combout ;
wire \CPU_inst|hazard_unit0|data_hazard~combout ;
wire \CPU_inst|hazard_unit0|hazard~1_combout ;
wire \CPU_inst|hazard_unit0|hazard~3_combout ;
wire \CPU_inst|hazard_unit0|hazard~2_combout ;
wire \CPU_inst|hazard_unit0|hazard~4_combout ;
wire \CPU_inst|decode_unit0|PC_I_field_reg[3]~1_combout ;
wire \CPU_inst|decode_unit0|shift_L_reg~2_combout ;
wire \CPU_inst|hazard_unit0|latch_hazard~0_combout ;
wire \CPU_inst|decode_unit0|WC_reg~0_combout ;
wire \CPU_inst|decode_unit0|WC_reg~1_combout ;
wire \CPU_inst|decode_unit0|WC_reg~2_combout ;
wire \CPU_inst|decode_unit0|latch_wren_reg~q ;
wire \CPU_inst|hazard_unit0|latch_hazard~1_combout ;
wire \button[1]~input_o ;
wire \debounce_inst|button_s[1]~2_combout ;
wire \debounce_inst|always1~2_combout ;
wire \debounce_inst|button_1_count[1]~6_cout ;
wire \debounce_inst|button_1_count[1]~7_combout ;
wire \debounce_inst|button_1_count[1]~8 ;
wire \debounce_inst|button_1_count[2]~9_combout ;
wire \debounce_inst|button_1_count[2]~10 ;
wire \debounce_inst|button_1_count[3]~11_combout ;
wire \debounce_inst|button_out~4_combout ;
wire \debounce_inst|button_1_count[3]~3_combout ;
wire \debounce_inst|button_1_count[0]~4_combout ;
wire \debounce_inst|WideNor1~0_combout ;
wire \debounce_inst|button_out~5_combout ;
wire \CPU_inst|HALT~q ;
wire \CPU_inst|hazard_unit0|hazard~0_combout ;
wire \CPU_inst|hazard_unit0|hazard~5_combout ;
wire \CPU_inst|hazard_unit0|hazard~13_combout ;
wire \CPU_inst|decode_unit0|regf_wren_reg~0_combout ;
wire \CPU_inst|decode_unit0|regf_wren_reg~1_combout ;
wire \CPU_inst|decode_unit0|regf_wren_reg~q ;
wire \CPU_inst|regf_wren1~0_combout ;
wire \CPU_inst|regf_wren1~q ;
wire \CPU_inst|regf_wren2~2_combout ;
wire \CPU_inst|regf_wren2~q ;
wire \CPU_inst|regf_wren3~q ;
wire \CPU_inst|regf_wren4~q ;
wire \CPU_inst|reg_file0|prev_wren~q ;
wire \CPU_inst|reg_file0|a_data[1]~21_combout ;
wire \CPU_inst|reg_file0|Mux6~0_combout ;
wire \CPU_inst|reg_file0|Mux6~1_combout ;
wire \CPU_inst|reg_file0|r6[1]~feeder_combout ;
wire \CPU_inst|reg_file0|Mux6~2_combout ;
wire \CPU_inst|reg_file0|Mux6~3_combout ;
wire \CPU_inst|reg_file0|a_reg[1]~7_combout ;
wire \CPU_inst|reg_file0|Mux6~4_combout ;
wire \CPU_inst|reg_file0|Mux6~5_combout ;
wire \CPU_inst|reg_file0|Mux6~6_combout ;
wire \CPU_inst|reg_file0|Mux6~7_combout ;
wire \CPU_inst|reg_file0|a_data[1]~22_combout ;
wire \CPU_inst|reg_file0|a_data[1]~23_combout ;
wire \CPU_inst|PC0|adder_out~2_combout ;
wire \CPU_inst|PC0|adder_out[1]~6_combout ;
wire \CPU_inst|PC0|PC_reg[2]~81_combout ;
wire \intcon_inst|interrupt[5]~0_combout ;
wire \intcon_inst|WideOr1~1_combout ;
wire \intcon_inst|WideOr1~2_combout ;
wire \intcon_inst|interrupt[4]~1_combout ;
wire \intcon_inst|int_addr~0_combout ;
wire \intcon_inst|int_addr~1_combout ;
wire \CPU_inst|PC0|A_current_I_alternate~17_combout ;
wire \CPU_inst|PC0|A_current_I~14_combout ;
wire \CPU_inst|PC0|A_pipe0~16_combout ;
wire \CPU_inst|PC0|A_pipe1~14_combout ;
wire \CPU_inst|PC0|A_pipe2~15_combout ;
wire \CPU_inst|PC0|stack_in[1]~14_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~81_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~17_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~396_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~49_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~113_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~397_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~129_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~161_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~398_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~225_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~193_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~399_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~65_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~97_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~33_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~1_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~400_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~401_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~402_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~209_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~177_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~145_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~403_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~241_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~404_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~405_combout ;
wire \CPU_inst|PC0|PC_reg~86_combout ;
wire \CPU_inst|PC0|PC_reg~87_combout ;
wire \CPU_inst|PC0|PC_reg~88_combout ;
wire \CPU_inst|PC0|Add1~2_combout ;
wire \CPU_inst|PC0|PC_reg~89_combout ;
wire \CPU_inst|PC0|A_miss_next[1]~feeder_combout ;
wire \CPU_inst|PC0|A[1]~15_combout ;
wire \p_cache_inst|Mux2~0_combout ;
wire \p_cache_inst|Mux2~1_combout ;
wire \CPU_inst|decode_unit0|I_alternate~17_combout ;
wire \CPU_inst|decode_unit0|I_reg~16_combout ;
wire \CPU_inst|decode_unit0|I_reg~17_combout ;
wire \CPU_inst|decode_unit0|Decoder1~0_combout ;
wire \CPU_inst|decode_unit0|merge_D0_reg~2_combout ;
wire \CPU_inst|merge_D01~2_combout ;
wire \CPU_inst|merge_D02~8_combout ;
wire \CPU_inst|merge_D03[2]~feeder_combout ;
wire \CPU_inst|merge_D05[2]~feeder_combout ;
wire \CPU_inst|shift_merge0|Mux7~1_combout ;
wire \CPU_inst|shift_merge0|merge_in~0_combout ;
wire \CPU_inst|shift_merge0|Mux7~2_combout ;
wire \CPU_inst|shift_merge0|Mux7~3_combout ;
wire \CPU_inst|shift_merge0|Mux7~0_combout ;
wire \CPU_inst|shift_merge0|Mux7~5_combout ;
wire \CPU_inst|shift_merge0|Mux7~6_combout ;
wire \CPU_inst|shift_merge0|Mux7~4_combout ;
wire \MSC_inst|p1_control_enable~0_combout ;
wire \MSC_inst|p1_control_enable~q ;
wire \MSC_inst|p1_reset_reg~0_combout ;
wire \MSC_inst|p1_reset_reg~1_combout ;
wire \MSC_inst|p1_reset_reg~q ;
wire \MSC_inst|prev_p1_reset_reg~feeder_combout ;
wire \MSC_inst|prev_p1_reset_reg~q ;
wire \MSC_inst|p1_reset_req~0_combout ;
wire \MSC_inst|p1_reset_req~q ;
wire \MSC_inst|p1_reset~combout ;
wire \p_cache_inst|CPU_address_hold[3]~17 ;
wire \p_cache_inst|CPU_address_hold[4]~18_combout ;
wire \CPU_inst|PC0|A[4]~5_combout ;
wire \p_cache_inst|CPU_address_hold[4]~19 ;
wire \p_cache_inst|CPU_address_hold[5]~20_combout ;
wire \p_cache_inst|CPU_address_hold[5]~21 ;
wire \p_cache_inst|CPU_address_hold[6]~22_combout ;
wire \p_cache_inst|CPU_address_hold[6]~23 ;
wire \p_cache_inst|CPU_address_hold[7]~24_combout ;
wire \p_cache_inst|reset_active~1_combout ;
wire \p_cache_inst|reset_active~2_combout ;
wire \p_cache_inst|reset_active~0_combout ;
wire \p_cache_inst|reset_active~3_combout ;
wire \p_cache_inst|reset_active~q ;
wire \p_cache_inst|fetch_active~0_combout ;
wire \p_cache_inst|fetch_active~1_combout ;
wire \p_cache_inst|fetch_active~q ;
wire \p_cache_inst|cache_address[2]~2_combout ;
wire \p_cache_inst|Mux12~0_combout ;
wire \p_cache_inst|Mux12~1_combout ;
wire \CPU_inst|decode_unit0|I_alternate~15_combout ;
wire \CPU_inst|decode_unit0|I_reg~13_combout ;
wire \CPU_inst|PC0|adder_out[3]~10_combout ;
wire \CPU_inst|PC0|Add1~6_combout ;
wire \CPU_inst|PC0|A_current_I_alternate~9_combout ;
wire \CPU_inst|PC0|A_current_I~6_combout ;
wire \CPU_inst|PC0|A_pipe0~8_combout ;
wire \CPU_inst|PC0|A_pipe1~3_combout ;
wire \CPU_inst|PC0|PC_reg~36_combout ;
wire \CPU_inst|PC0|A_pipe2~9_combout ;
wire \CPU_inst|PC0|stack_in[3]~3_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~35_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~51_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~286_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~163_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~179feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~179_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~287_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~83feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~83_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~211_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~195_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~67_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~288_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~289_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~131_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~3_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~19_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~290_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~147_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~291_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~292_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~227_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~99_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~293_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~243_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~115feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~115_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~294_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~295_combout ;
wire \CPU_inst|PC0|PC_reg~37_combout ;
wire \CPU_inst|PC0|PC_reg~38_combout ;
wire \CPU_inst|PC0|PC_reg~39_combout ;
wire \CPU_inst|PC0|A[3]~3_combout ;
wire \p_cache_inst|cache_address[1]~1_combout ;
wire \p_cache_inst|Mux1~0_combout ;
wire \p_cache_inst|Mux1~1_combout ;
wire \CPU_inst|decode_unit0|I_alternate~16_combout ;
wire \CPU_inst|decode_unit0|I_reg~14_combout ;
wire \CPU_inst|decode_unit0|I_reg~15_combout ;
wire \CPU_inst|decode_unit0|src_raddr_reg~0_combout ;
wire \CPU_inst|decode_unit0|RET~0_combout ;
wire \CPU_inst|decode_unit0|RET~1_combout ;
wire \CPU_inst|decode_unit0|RET~q ;
wire \CPU_inst|PC0|always2~0_combout ;
wire \CPU_inst|PC0|PC_reg[2]~94_combout ;
wire \CPU_inst|PC0|PC_reg[2]~78_combout ;
wire \CPU_inst|PC0|PC_reg[2]~79_combout ;
wire \intcon_inst|int_addr[2]~feeder_combout ;
wire \CPU_inst|PC0|A_next_I[2]~feeder_combout ;
wire \CPU_inst|PC0|A_current_I_alternate~16_combout ;
wire \CPU_inst|PC0|A_current_I~13_combout ;
wire \CPU_inst|PC0|A_pipe0~15_combout ;
wire \CPU_inst|PC0|A_pipe1~13_combout ;
wire \CPU_inst|PC0|A_pipe2~14_combout ;
wire \CPU_inst|PC0|stack_in[2]~13_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~162feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~162_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~34_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~386_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~178_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~50_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~387_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~194_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~210_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~82_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~66_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~388_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~389_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~130feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~130_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~2_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~390_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~18_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~146_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~391_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~392_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~114feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~114_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~98_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~393_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~226_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~242_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~394_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~395_combout ;
wire \CPU_inst|PC0|PC_reg~82_combout ;
wire \CPU_inst|PC0|PC_reg~83_combout ;
wire \CPU_inst|PC0|Add1~4_combout ;
wire \CPU_inst|PC0|PC_reg~84_combout ;
wire \CPU_inst|PC0|adder_out[2]~8_combout ;
wire \CPU_inst|PC0|PC_reg~85_combout ;
wire \CPU_inst|PC0|A[2]~13_combout ;
wire \p_cache_inst|cache_address[0]~0_combout ;
wire \p_cache_inst|Mux0~0_combout ;
wire \p_cache_inst|Mux0~1_combout ;
wire \CPU_inst|decode_unit0|I_alternate~21_combout ;
wire \CPU_inst|decode_unit0|I_reg~21_combout ;
wire \CPU_inst|decode_unit0|I_reg~22_combout ;
wire \CPU_inst|decode_unit0|alu_op_reg~0_combout ;
wire \CPU_inst|decode_unit0|NZT~0_combout ;
wire \CPU_inst|decode_unit0|NZT~q ;
wire \CPU_inst|NZT1~0_combout ;
wire \CPU_inst|NZT1~q ;
wire \CPU_inst|NZT2~2_combout ;
wire \CPU_inst|NZT2~q ;
wire \CPU_inst|PC0|stack_pop~2_combout ;
wire \CPU_inst|n_LB_w1~0_combout ;
wire \CPU_inst|n_LB_w1~q ;
wire \CPU_inst|n_LB_w2~2_combout ;
wire \CPU_inst|n_LB_w2~q ;
wire \CPU_inst|n_LB_w3~q ;
wire \CPU_inst|n_LB_w4~q ;
wire \CPU_inst|n_LB_w5~q ;
wire \CPU_inst|n_LB_w6~q ;
wire \IO_wren~combout ;
wire \MSC_en~combout ;
wire \MSC_inst|p2_flush_reg~0_combout ;
wire \MSC_inst|p2_flush_reg~q ;
wire \MSC_inst|prev_p2_flush_reg~q ;
wire \MSC_inst|p2_flush_req~0_combout ;
wire \MSC_inst|p2_flush_req~q ;
wire \MSC_inst|p2_flush~combout ;
wire \d_cache_inst|write_active~2_combout ;
wire \d_cache_inst|write_active~0_combout ;
wire \d_cache_inst|write_active~1_combout ;
wire \d_cache_inst|write_active~3_combout ;
wire \d_cache_inst|write_active~q ;
wire \d_cache_inst|fetch_active~0_combout ;
wire \d_cache_inst|fetch_active~1_combout ;
wire \d_cache_inst|fetch_active~q ;
wire \arbiter_inst|p2_req_flag~1_combout ;
wire \arbiter_inst|p2_req_flag~q ;
wire \arbiter_inst|always0~1_combout ;
wire \arbiter_inst|mem_address_base[7]~5_combout ;
wire \arbiter_inst|p2_req_flag~0_combout ;
wire \arbiter_inst|memory_p1_wren~0_combout ;
wire \arbiter_inst|memory_p1_wren~q ;
wire \SDRAM_controller|wren~0_combout ;
wire \SDRAM_controller|wren~q ;
wire \SDRAM_controller|state~96_combout ;
wire \SDRAM_controller|state.S_WRITE~q ;
wire \SDRAM_controller|Selector31~0_combout ;
wire \SDRAM_controller|state.S_WRITE_DATA~q ;
wire \SDRAM_controller|Selector36~0_combout ;
wire \SDRAM_controller|state.S_REFRESH_NOP~q ;
wire \SDRAM_controller|init_refresh_count[2]~0_combout ;
wire \SDRAM_controller|init_refresh_count[0]~3_combout ;
wire \SDRAM_controller|init_refresh_count~4_combout ;
wire \SDRAM_controller|init_refresh_count[1]~5_combout ;
wire \SDRAM_controller|init_refresh_count[2]~1_combout ;
wire \SDRAM_controller|init_refresh_count[2]~2_combout ;
wire \SDRAM_controller|refresh_flag~0_combout ;
wire \SDRAM_controller|refresh_timer[0]~11_combout ;
wire \SDRAM_controller|refresh_timer[2]~16 ;
wire \SDRAM_controller|refresh_timer[3]~18_combout ;
wire \SDRAM_controller|refresh_timer[3]~19 ;
wire \SDRAM_controller|refresh_timer[4]~20_combout ;
wire \SDRAM_controller|refresh_timer[4]~21 ;
wire \SDRAM_controller|refresh_timer[5]~22_combout ;
wire \SDRAM_controller|refresh_timer[5]~23 ;
wire \SDRAM_controller|refresh_timer[6]~24_combout ;
wire \SDRAM_controller|refresh_timer[6]~25 ;
wire \SDRAM_controller|refresh_timer[7]~26_combout ;
wire \SDRAM_controller|refresh_timer[7]~27 ;
wire \SDRAM_controller|refresh_timer[8]~28_combout ;
wire \SDRAM_controller|refresh_timer[8]~29 ;
wire \SDRAM_controller|refresh_timer[9]~30_combout ;
wire \SDRAM_controller|refresh_timer[9]~31 ;
wire \SDRAM_controller|refresh_timer[10]~32_combout ;
wire \SDRAM_controller|Equal0~2_combout ;
wire \SDRAM_controller|Equal0~1_combout ;
wire \SDRAM_controller|refresh_timer[0]~17_combout ;
wire \SDRAM_controller|refresh_timer[0]~12 ;
wire \SDRAM_controller|refresh_timer[1]~13_combout ;
wire \SDRAM_controller|refresh_timer[1]~14 ;
wire \SDRAM_controller|refresh_timer[2]~15_combout ;
wire \SDRAM_controller|Equal0~0_combout ;
wire \SDRAM_controller|Equal0~3_combout ;
wire \SDRAM_controller|refresh_flag~1_combout ;
wire \SDRAM_controller|refresh_flag~q ;
wire \SDRAM_controller|init_address[0]~21_combout ;
wire \SDRAM_controller|init_address[2]~27 ;
wire \SDRAM_controller|init_address[3]~28_combout ;
wire \SDRAM_controller|init_address[3]~29 ;
wire \SDRAM_controller|init_address[4]~30_combout ;
wire \SDRAM_controller|init_address[4]~31 ;
wire \SDRAM_controller|init_address[5]~32_combout ;
wire \SDRAM_controller|init_address[5]~33 ;
wire \SDRAM_controller|init_address[6]~34_combout ;
wire \SDRAM_controller|init_address[6]~35 ;
wire \SDRAM_controller|init_address[7]~36_combout ;
wire \SDRAM_controller|WideOr0~1_combout ;
wire \SDRAM_controller|init_address[7]~37 ;
wire \SDRAM_controller|init_address[8]~38_combout ;
wire \SDRAM_controller|init_address[8]~39 ;
wire \SDRAM_controller|init_address[9]~40_combout ;
wire \SDRAM_controller|init_address[9]~41 ;
wire \SDRAM_controller|init_address[10]~42_combout ;
wire \SDRAM_controller|init_address[10]~43 ;
wire \SDRAM_controller|init_address[11]~44_combout ;
wire \SDRAM_controller|WideOr0~2_combout ;
wire \SDRAM_controller|WideOr0~0_combout ;
wire \SDRAM_controller|init_address[11]~45 ;
wire \SDRAM_controller|init_address[12]~46_combout ;
wire \SDRAM_controller|init_address[12]~47 ;
wire \SDRAM_controller|init_address[13]~48_combout ;
wire \SDRAM_controller|init_address[13]~49 ;
wire \SDRAM_controller|init_address[14]~50_combout ;
wire \SDRAM_controller|init_address[14]~51 ;
wire \SDRAM_controller|init_address[15]~52_combout ;
wire \SDRAM_controller|WideOr0~3_combout ;
wire \SDRAM_controller|WideOr0~4_combout ;
wire \SDRAM_controller|init_address[15]~53 ;
wire \SDRAM_controller|init_address[16]~54_combout ;
wire \SDRAM_controller|init_address[16]~55 ;
wire \SDRAM_controller|init_address[17]~56_combout ;
wire \SDRAM_controller|init_address[17]~57 ;
wire \SDRAM_controller|init_address[18]~58_combout ;
wire \SDRAM_controller|init_address[18]~59 ;
wire \SDRAM_controller|init_address[19]~60_combout ;
wire \SDRAM_controller|init_address[19]~61 ;
wire \SDRAM_controller|init_address[20]~62_combout ;
wire \SDRAM_controller|WideOr0~5_combout ;
wire \SDRAM_controller|WideOr0~combout ;
wire \SDRAM_controller|init_flag~q ;
wire \SDRAM_controller|init_pending~0_combout ;
wire \SDRAM_controller|Selector77~0_combout ;
wire \SDRAM_controller|fifo_pop~q ;
wire \SDRAM_controller|init_fifo_inst|read_addr[0]~4_combout ;
wire \SDRAM_controller|init_fifo_inst|read_addr[0]~5 ;
wire \SDRAM_controller|init_fifo_inst|read_addr[1]~6_combout ;
wire \SDRAM_controller|init_fifo_inst|full~0_combout ;
wire \SDRAM_controller|init_pending~1_combout ;
wire \SDRAM_controller|init_pending~q ;
wire \ROM_ready~feeder_combout ;
wire \ROM_ready~q ;
wire \SDRAM_controller|prev_init_ready~0_combout ;
wire \SDRAM_controller|prev_init_ready~q ;
wire \SDRAM_controller|init_address[20]~23_combout ;
wire \SDRAM_controller|init_address[0]~22 ;
wire \SDRAM_controller|init_address[1]~24_combout ;
wire \SDRAM_controller|init_address[1]~25 ;
wire \SDRAM_controller|init_address[2]~26_combout ;
wire \SDRAM_controller|init_fifo_inst|read_addr[1]~7 ;
wire \SDRAM_controller|init_fifo_inst|read_addr[2]~8_combout ;
wire \SDRAM_controller|init_fifo_inst|read_addr[2]~9 ;
wire \SDRAM_controller|init_fifo_inst|read_addr[3]~10_combout ;
wire \SDRAM_controller|init_fifo_inst|full~1_combout ;
wire \SDRAM_controller|Selector37~0_combout ;
wire \SDRAM_controller|state~76_combout ;
wire \SDRAM_controller|state~79_combout ;
wire \SDRAM_controller|state.S_INIT_NOP1~q ;
wire \SDRAM_controller|state~85_combout ;
wire \SDRAM_controller|state.S_INIT_NOP2~q ;
wire \SDRAM_controller|state~86_combout ;
wire \SDRAM_controller|state.S_INIT_INC~q ;
wire \SDRAM_controller|init_done~0_combout ;
wire \SDRAM_controller|init_done~q ;
wire \SDRAM_controller|Selector37~1_combout ;
wire \SDRAM_controller|Selector37~2_combout ;
wire \SDRAM_controller|state.S_INIT_LOAD~q ;
wire \SDRAM_controller|state~89_combout ;
wire \SDRAM_controller|state~90_combout ;
wire \SDRAM_controller|state.S_INIT_ACTIVATE~q ;
wire \SDRAM_controller|state~95_combout ;
wire \SDRAM_controller|state.S_INIT_ACTIVATE_NOP1~q ;
wire \SDRAM_controller|state~70_combout ;
wire \SDRAM_controller|state.S_INIT_ACTIVATE_NOP2~q ;
wire \SDRAM_controller|state~97_combout ;
wire \SDRAM_controller|state.S_INIT_WRITE~q ;
wire \SDRAM_controller|Selector42~0_combout ;
wire \SDRAM_controller|state.S_INIT_WRITE_DATA~q ;
wire \SDRAM_controller|Selector0~0_combout ;
wire \SDRAM_controller|WideOr39~2_combout ;
wire \SDRAM_controller|state~75_combout ;
wire \SDRAM_controller|state~72_combout ;
wire \SDRAM_controller|state~73_combout ;
wire \SDRAM_controller|state~74_combout ;
wire \SDRAM_controller|state~77_combout ;
wire \SDRAM_controller|state.S_INIT_DEVICE~0_combout ;
wire \SDRAM_controller|state.S_INIT_DEVICE~q ;
wire \SDRAM_controller|state~91_combout ;
wire \SDRAM_controller|state.S_INIT_DEVICE_NOP1~q ;
wire \SDRAM_controller|state~80_combout ;
wire \SDRAM_controller|state.S_INIT_DEVICE_NOP2~q ;
wire \SDRAM_controller|state~98_combout ;
wire \SDRAM_controller|state.S_MODE~q ;
wire \SDRAM_controller|state~92_combout ;
wire \SDRAM_controller|state.S_MODE_NOP~q ;
wire \SDRAM_controller|Selector35~0_combout ;
wire \SDRAM_controller|Selector35~1_combout ;
wire \SDRAM_controller|state.S_REFRESH~q ;
wire \SDRAM_controller|Selector47~0_combout ;
wire \SDRAM_controller|Selector47~1_combout ;
wire \SDRAM_controller|Selector47~2_combout ;
wire \SDRAM_controller|ready~q ;
wire \arbiter_inst|Selector7~2_combout ;
wire \arbiter_inst|Selector5~2_combout ;
wire \arbiter_inst|state.S_IDLE~q ;
wire \arbiter_inst|p1_req_flag~0_combout ;
wire \arbiter_inst|p1_req_flag~q ;
wire \arbiter_inst|always0~0_combout ;
wire \arbiter_inst|memory_p1_req~0_combout ;
wire \arbiter_inst|memory_p1_req~q ;
wire \SDRAM_controller|prev_req~0_combout ;
wire \SDRAM_controller|prev_req~q ;
wire \SDRAM_controller|req_flag~0_combout ;
wire \SDRAM_controller|req_flag~q ;
wire \SDRAM_controller|state~87_combout ;
wire \SDRAM_controller|state~88_combout ;
wire \SDRAM_controller|state.S_ACTIVATE~q ;
wire \SDRAM_controller|state~93_combout ;
wire \SDRAM_controller|state.S_ACTIVATE_NOP1~q ;
wire \SDRAM_controller|state~69_combout ;
wire \SDRAM_controller|state.S_ACTIVATE_NOP2~q ;
wire \SDRAM_controller|burst_count[2]~1_combout ;
wire \SDRAM_controller|burst_count[2]~2_combout ;
wire \SDRAM_controller|Selector49~0_combout ;
wire \SDRAM_controller|WideOr44~0_combout ;
wire \SDRAM_controller|WideOr44~1_combout ;
wire \SDRAM_controller|WideOr7~1_combout ;
wire \SDRAM_controller|burst_count[0]~3_combout ;
wire \SDRAM_controller|Selector21~2_combout ;
wire \SDRAM_controller|state~71_combout ;
wire \SDRAM_controller|state~78_combout ;
wire \SDRAM_controller|state.S_WRITE_NOP1~q ;
wire \SDRAM_controller|state~83_combout ;
wire \SDRAM_controller|state.S_WRITE_NOP2~q ;
wire \SDRAM_controller|state~84_combout ;
wire \SDRAM_controller|state.S_WRITE_NOP3~q ;
wire \SDRAM_controller|Selector21~0_combout ;
wire \SDRAM_controller|Selector21~1_combout ;
wire \SDRAM_controller|Selector21~3_combout ;
wire \SDRAM_controller|state.S_IDLE~q ;
wire \SDRAM_controller|burst_count[2]~0_combout ;
wire \SDRAM_controller|Selector50~0_combout ;
wire \SDRAM_controller|Selector48~0_combout ;
wire \SDRAM_controller|WideAnd0~0_combout ;
wire \arbiter_inst|Selector3~0_combout ;
wire \arbiter_inst|Selector3~1_combout ;
wire \arbiter_inst|arbiter_p1_ready~q ;
wire \p_cache_inst|Mux4~0_combout ;
wire \p_cache_inst|Mux4~1_combout ;
wire \CPU_inst|decode_unit0|I_alternate~4_combout ;
wire \CPU_inst|decode_unit0|I_reg~1_combout ;
wire \CPU_inst|hazard_unit0|hazard~6_combout ;
wire \CPU_inst|hazard_unit0|hazard~7_combout ;
wire \CPU_inst|hazard_unit0|hazard~8_combout ;
wire \CPU_inst|hazard_unit0|IO_hazard5~0_combout ;
wire \CPU_inst|hazard_unit0|IO_hazard3~0_combout ;
wire \CPU_inst|hazard_unit0|hazard~9_combout ;
wire \CPU_inst|hazard_unit0|IO_hazard2~0_combout ;
wire \CPU_inst|hazard_unit0|hazard~10_combout ;
wire \CPU_inst|hazard_unit0|hazard~11_combout ;
wire \CPU_inst|hazard_unit0|hazard~12_combout ;
wire \CPU_inst|decode_unit0|XEC~0_combout ;
wire \CPU_inst|decode_unit0|XEC~q ;
wire \CPU_inst|XEC1~0_combout ;
wire \CPU_inst|XEC1~q ;
wire \CPU_inst|XEC2~2_combout ;
wire \CPU_inst|XEC2~q ;
wire \CPU_inst|PC0|adder_out~3_combout ;
wire \CPU_inst|PC0|adder_out[0]~4_combout ;
wire \intcon_inst|int_addr~2_combout ;
wire \intcon_inst|int_addr~3_combout ;
wire \intcon_inst|int_addr~4_combout ;
wire \CPU_inst|PC0|A_current_I_alternate~18_combout ;
wire \CPU_inst|PC0|A_current_I~15_combout ;
wire \CPU_inst|PC0|A_pipe0~17_combout ;
wire \CPU_inst|PC0|A_pipe1~15_combout ;
wire \CPU_inst|PC0|A_pipe2~16_combout ;
wire \CPU_inst|PC0|stack_in[0]~15_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~224_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~96_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~413_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~112feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~112_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~240_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~414_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~16_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~0_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~410_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~128_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~144_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~411_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~64_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~192_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~408_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~80_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~208_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~409_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~412_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~48feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~48_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~32_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~406_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~160_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~176feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~176_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~407_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~415_combout ;
wire \CPU_inst|PC0|PC_reg~90_combout ;
wire \CPU_inst|PC0|PC_reg~91_combout ;
wire \CPU_inst|PC0|Add1~0_combout ;
wire \CPU_inst|PC0|PC_reg~92_combout ;
wire \CPU_inst|PC0|PC_reg~93_combout ;
wire \CPU_inst|PC0|A_miss_next[0]~feeder_combout ;
wire \CPU_inst|PC0|A_miss[0]~feeder_combout ;
wire \CPU_inst|PC0|A[0]~14_combout ;
wire \p_cache_inst|Mux14~0_combout ;
wire \p_cache_inst|Mux14~1_combout ;
wire \CPU_inst|decode_unit0|I_alternate~10_combout ;
wire \CPU_inst|decode_unit0|I_reg~5_combout ;
wire \CPU_inst|decode_unit0|dest_waddr_reg~1_combout ;
wire \CPU_inst|dest_waddr1[1]~feeder_combout ;
wire \CPU_inst|dest_waddr2[1]~feeder_combout ;
wire \CPU_inst|dest_waddr3[1]~feeder_combout ;
wire \CPU_inst|reg_file0|a_forward0~0_combout ;
wire \CPU_inst|reg_file0|a_forward0~1_combout ;
wire \CPU_inst|reg_file0|a_forward0~2_combout ;
wire \CPU_inst|reg_file0|r2[0]~feeder_combout ;
wire \CPU_inst|reg_file0|Mux7~0_combout ;
wire \CPU_inst|reg_file0|Mux7~1_combout ;
wire \CPU_inst|reg_file0|r6[0]~feeder_combout ;
wire \CPU_inst|reg_file0|Mux7~2_combout ;
wire \CPU_inst|reg_file0|Mux7~3_combout ;
wire \CPU_inst|reg_file0|a_reg[0]~4_combout ;
wire \CPU_inst|reg_file0|r12[0]~feeder_combout ;
wire \CPU_inst|reg_file0|Mux7~6_combout ;
wire \CPU_inst|reg_file0|Mux7~4_combout ;
wire \CPU_inst|reg_file0|Mux7~5_combout ;
wire \CPU_inst|reg_file0|Mux7~7_combout ;
wire \CPU_inst|reg_file0|a_data[0]~13_combout ;
wire \CPU_inst|reg_file0|a_data[0]~12_combout ;
wire \CPU_inst|reg_file0|a_data[0]~14_combout ;
wire \CPU_inst|PC0|WideOr0~1_combout ;
wire \CPU_inst|PC0|stack_pop~3_combout ;
wire \CPU_inst|PC0|PC_reg[12]~20_combout ;
wire \CPU_inst|PC0|Add1~29 ;
wire \CPU_inst|PC0|Add1~30_combout ;
wire \CPU_inst|PC0|A_next_I[15]~feeder_combout ;
wire \CPU_inst|PC0|A_current_I_alternate~5_combout ;
wire \CPU_inst|PC0|A_current_I~2_combout ;
wire \CPU_inst|PC0|A_pipe0~4_combout ;
wire \CPU_inst|PC0|A_pipe1~10_combout ;
wire \CPU_inst|PC0|A_pipe2~7_combout ;
wire \CPU_inst|PC0|stack_in[15]~10_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~191_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~159_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~363_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~223_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~255_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~364_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~207_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~239_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~175feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~175_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~143_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~358_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~359_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~47_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~15_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~360_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~111_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~79_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~361_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~362_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~127_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~63_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~31_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~95_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~356_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~357_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~365_combout ;
wire \CPU_inst|PC0|PC_reg~65_combout ;
wire \CPU_inst|PC0|PC_reg~66_combout ;
wire \CPU_inst|PC0|PC_reg~67_combout ;
wire \CPU_inst|PC0|PC_reg~68_combout ;
wire \CPU_inst|PC0|PC_reg~69_combout ;
wire \CPU_inst|PC0|A_miss_next[15]~feeder_combout ;
wire \CPU_inst|PC0|A_miss[15]~feeder_combout ;
wire \CPU_inst|PC0|A[15]~10_combout ;
wire \p_cache_inst|Equal0~0_combout ;
wire \p_cache_inst|Equal0~1_combout ;
wire \p_cache_inst|Equal0~2_combout ;
wire \p_cache_inst|p_miss_hold~0_combout ;
wire \p_cache_inst|p_miss_hold~q ;
wire \p_cache_inst|p_cache_miss~combout ;
wire \CPU_inst|decode_unit0|prev_hazard~0_combout ;
wire \CPU_inst|decode_unit0|prev_hazard~q ;
wire \p_cache_inst|Mux5~0_combout ;
wire \p_cache_inst|Mux5~1_combout ;
wire \CPU_inst|decode_unit0|I_alternate~14_combout ;
wire \CPU_inst|decode_unit0|I_reg~11_combout ;
wire \CPU_inst|decode_unit0|I_reg~12_combout ;
wire \CPU_inst|decode_unit0|CALL~0_combout ;
wire \CPU_inst|decode_unit0|CALL~1_combout ;
wire \CPU_inst|decode_unit0|CALL~q ;
wire \CPU_inst|CALL1~0_combout ;
wire \CPU_inst|CALL1~q ;
wire \CPU_inst|CALL2~2_combout ;
wire \CPU_inst|CALL2~q ;
wire \CPU_inst|PC0|take_branch~3_combout ;
wire \CPU_inst|WC1~0_combout ;
wire \CPU_inst|WC1~q ;
wire \CPU_inst|WC2~2_combout ;
wire \CPU_inst|WC2~q ;
wire \CPU_inst|WC3~feeder_combout ;
wire \CPU_inst|WC3~q ;
wire \CPU_inst|WC4~feeder_combout ;
wire \CPU_inst|WC4~q ;
wire \CPU_inst|WC5~q ;
wire \CPU_inst|WC6~q ;
wire \always1~5_combout ;
wire \intcon_inst|timer[4]~7_combout ;
wire \intcon_inst|timer[1]~10 ;
wire \intcon_inst|timer[2]~11_combout ;
wire \intcon_inst|timer[2]~12 ;
wire \intcon_inst|timer[3]~13_combout ;
wire \intcon_inst|timer[3]~14 ;
wire \intcon_inst|timer[4]~15_combout ;
wire \intcon_inst|timer[4]~8_combout ;
wire \intcon_inst|timer[0]~6 ;
wire \intcon_inst|timer[1]~9_combout ;
wire \intcon_inst|int_rq~0_combout ;
wire \intcon_inst|WideOr1~0_combout ;
wire \intcon_inst|WideOr1~combout ;
wire \intcon_inst|int_rq~1_combout ;
wire \intcon_inst|int_rq~q ;
wire \CPU_inst|prev_int_rq~0_combout ;
wire \CPU_inst|prev_int_rq~q ;
wire \CPU_inst|interrupt~0_combout ;
wire \CPU_inst|interrupt~q ;
wire \CPU_inst|shift_L1~2_combout ;
wire \CPU_inst|shift_L2~8_combout ;
wire \CPU_inst|shift_L3[2]~feeder_combout ;
wire \CPU_inst|shift_merge0|WideOr0~0_combout ;
wire \CPU_inst|shift_merge0|Mux6~0_combout ;
wire \CPU_inst|shift_merge0|Mux6~5_combout ;
wire \CPU_inst|shift_merge0|merge_in~3_combout ;
wire \CPU_inst|shift_merge0|Mux6~6_combout ;
wire \CPU_inst|shift_merge0|Mux6~2_combout ;
wire \CPU_inst|shift_merge0|Mux6~1_combout ;
wire \CPU_inst|shift_merge0|Mux6~3_combout ;
wire \CPU_inst|shift_merge0|Mux6~4_combout ;
wire \i2c_ri_inst|stop_req~0_combout ;
wire \i2c_ri_inst|stop_req~q ;
wire \i2c_ri_inst|i2c_phy_inst|prev_stop_req~0_combout ;
wire \i2c_ri_inst|i2c_phy_inst|prev_stop_req~q ;
wire \i2c_ri_inst|i2c_phy_inst|stop_req_flag~0_combout ;
wire \i2c_ri_inst|i2c_phy_inst|stop_req_flag~q ;
wire \i2c_ri_inst|i2c_phy_inst|always0~4_combout ;
wire \i2c_ri_inst|data_from_master[7]~feeder_combout ;
wire \i2c_ri_inst|i2c_phy_inst|tx_frame~3_combout ;
wire \i2c_ri_inst|i2c_phy_inst|tx_frame~0_combout ;
wire \i2c_ri_inst|i2c_phy_inst|tx_frame~1_combout ;
wire \i2c_ri_inst|i2c_phy_inst|tx_frame~2_combout ;
wire \SDRAM_controller|data_out[0]~8_combout ;
wire \arbiter_inst|port2_to_mem[7][0]~q ;
wire \arbiter_inst|port2_to_mem[5][0]~q ;
wire \arbiter_inst|port2_to_mem[6][0]~q ;
wire \arbiter_inst|port2_to_mem[4][0]~q ;
wire \arbiter_inst|Selector17~0_combout ;
wire \arbiter_inst|Selector17~1_combout ;
wire \arbiter_inst|port2_to_mem[2][0]~feeder_combout ;
wire \arbiter_inst|port2_to_mem[2][0]~q ;
wire \arbiter_inst|port2_to_mem[3][0]~q ;
wire \arbiter_inst|port2_to_mem[1][0]~feeder_combout ;
wire \arbiter_inst|port2_to_mem[1][0]~q ;
wire \arbiter_inst|port2_to_mem[0][0]~q ;
wire \arbiter_inst|Selector17~2_combout ;
wire \arbiter_inst|Selector17~3_combout ;
wire \arbiter_inst|Selector17~4_combout ;
wire \arbiter_inst|memory_p1_to_mem[6]~0_combout ;
wire \SDRAM_controller|data_out[0]~7_combout ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~8feeder_combout ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~97_combout ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~104_combout ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~8_q ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~99_combout ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~105_combout ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~0_q ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~66_combout ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~106_combout ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~24_q ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~16feeder_combout ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~103_combout ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~16_q ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~67_combout ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~40feeder_combout ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~98_combout ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~40_q ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~102_combout ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~56_q ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~101_combout ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~32_q ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~48feeder_combout ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~100_combout ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~48_q ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~64_combout ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~65_combout ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~68_combout ;
wire \SDRAM_controller|data_out[0]~9_combout ;
wire \SDRAM_controller|data_out[2]~10_combout ;
wire \SDRAM_controller|Selector15~0_combout ;
wire \SDRAM_controller|Selector15~3_combout ;
wire \SDRAM_controller|Selector14~2_combout ;
wire \SDRAM_controller|Selector14~3_combout ;
wire \SDRAM_controller|Selector14~4_combout ;
wire \SDRAM_controller|gate_out~q ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~9feeder_combout ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~9_q ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~1_q ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~69_combout ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~17feeder_combout ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~17_q ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~25_q ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~70_combout ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~33_q ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~49feeder_combout ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~49_q ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~71_combout ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~57_q ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~41feeder_combout ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~41_q ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~72_combout ;
wire \SDRAM_controller|data_out[1]~0_combout ;
wire \arbiter_inst|port2_to_mem[7][1]~feeder_combout ;
wire \arbiter_inst|port2_to_mem[7][1]~q ;
wire \arbiter_inst|port2_to_mem[5][1]~q ;
wire \arbiter_inst|port2_to_mem[4][1]~q ;
wire \arbiter_inst|port2_to_mem[6][1]~feeder_combout ;
wire \arbiter_inst|port2_to_mem[6][1]~q ;
wire \arbiter_inst|Selector16~0_combout ;
wire \arbiter_inst|Selector16~1_combout ;
wire \arbiter_inst|port2_to_mem[0][1]~q ;
wire \arbiter_inst|port2_to_mem[1][1]~feeder_combout ;
wire \arbiter_inst|port2_to_mem[1][1]~q ;
wire \arbiter_inst|Selector16~2_combout ;
wire \arbiter_inst|port2_to_mem[3][1]~q ;
wire \arbiter_inst|port2_to_mem[2][1]~feeder_combout ;
wire \arbiter_inst|port2_to_mem[2][1]~q ;
wire \arbiter_inst|Selector16~3_combout ;
wire \arbiter_inst|Selector16~4_combout ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~18feeder_combout ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~18_q ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~26_q ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~2_q ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~10feeder_combout ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~10_q ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~73_combout ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~74_combout ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~50feeder_combout ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~50_q ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~34_q ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~75_combout ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~58_q ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~42feeder_combout ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~42_q ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~76_combout ;
wire \SDRAM_controller|data_out[2]~1_combout ;
wire \arbiter_inst|port2_to_mem[6][2]~feeder_combout ;
wire \arbiter_inst|port2_to_mem[6][2]~q ;
wire \arbiter_inst|port2_to_mem[4][2]~q ;
wire \arbiter_inst|Selector15~0_combout ;
wire \arbiter_inst|port2_to_mem[5][2]~q ;
wire \arbiter_inst|port2_to_mem[7][2]~feeder_combout ;
wire \arbiter_inst|port2_to_mem[7][2]~q ;
wire \arbiter_inst|Selector15~1_combout ;
wire \arbiter_inst|port2_to_mem[2][2]~feeder_combout ;
wire \arbiter_inst|port2_to_mem[2][2]~q ;
wire \arbiter_inst|port2_to_mem[1][2]~feeder_combout ;
wire \arbiter_inst|port2_to_mem[1][2]~q ;
wire \arbiter_inst|port2_to_mem[0][2]~q ;
wire \arbiter_inst|Selector15~2_combout ;
wire \arbiter_inst|port2_to_mem[3][2]~q ;
wire \arbiter_inst|Selector15~3_combout ;
wire \arbiter_inst|Selector15~4_combout ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~19feeder_combout ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~19_q ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~27_q ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~11_q ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~3_q ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~77_combout ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~78_combout ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~43feeder_combout ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~43_q ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~59_q ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~51_q ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~35_q ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~79_combout ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~80_combout ;
wire \SDRAM_controller|data_out[3]~2_combout ;
wire \arbiter_inst|port2_to_mem[7][3]~feeder_combout ;
wire \arbiter_inst|port2_to_mem[7][3]~q ;
wire \arbiter_inst|port2_to_mem[5][3]~q ;
wire \arbiter_inst|port2_to_mem[4][3]~q ;
wire \arbiter_inst|port2_to_mem[6][3]~feeder_combout ;
wire \arbiter_inst|port2_to_mem[6][3]~q ;
wire \arbiter_inst|Selector14~0_combout ;
wire \arbiter_inst|Selector14~1_combout ;
wire \arbiter_inst|port2_to_mem[1][3]~feeder_combout ;
wire \arbiter_inst|port2_to_mem[1][3]~q ;
wire \arbiter_inst|port2_to_mem[0][3]~q ;
wire \arbiter_inst|Selector14~2_combout ;
wire \arbiter_inst|port2_to_mem[3][3]~q ;
wire \arbiter_inst|port2_to_mem[2][3]~feeder_combout ;
wire \arbiter_inst|port2_to_mem[2][3]~q ;
wire \arbiter_inst|Selector14~3_combout ;
wire \arbiter_inst|Selector14~4_combout ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~12feeder_combout ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~12_q ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~4_q ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~81_combout ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~20feeder_combout ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~20_q ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~28_q ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~82_combout ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~44feeder_combout ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~44_q ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~60_q ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~36_q ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~52feeder_combout ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~52_q ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~83_combout ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~84_combout ;
wire \SDRAM_controller|data_out[4]~3_combout ;
wire \arbiter_inst|port2_to_mem[0][4]~q ;
wire \arbiter_inst|port2_to_mem[1][4]~q ;
wire \arbiter_inst|Selector13~2_combout ;
wire \arbiter_inst|port2_to_mem[3][4]~q ;
wire \arbiter_inst|port2_to_mem[2][4]~q ;
wire \arbiter_inst|Selector13~3_combout ;
wire \arbiter_inst|port2_to_mem[4][4]~q ;
wire \arbiter_inst|port2_to_mem[6][4]~feeder_combout ;
wire \arbiter_inst|port2_to_mem[6][4]~q ;
wire \arbiter_inst|Selector13~0_combout ;
wire \arbiter_inst|port2_to_mem[5][4]~q ;
wire \arbiter_inst|port2_to_mem[7][4]~feeder_combout ;
wire \arbiter_inst|port2_to_mem[7][4]~q ;
wire \arbiter_inst|Selector13~1_combout ;
wire \arbiter_inst|Selector13~4_combout ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~37_q ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~53feeder_combout ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~53_q ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~87_combout ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~45feeder_combout ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~45_q ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~61_q ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~88_combout ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~13feeder_combout ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~13_q ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~5_q ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~85_combout ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~29_q ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~21feeder_combout ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~21_q ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~86_combout ;
wire \SDRAM_controller|data_out[5]~4_combout ;
wire \arbiter_inst|port2_to_mem[7][5]~feeder_combout ;
wire \arbiter_inst|port2_to_mem[7][5]~q ;
wire \arbiter_inst|port2_to_mem[5][5]~q ;
wire \arbiter_inst|port2_to_mem[4][5]~q ;
wire \arbiter_inst|port2_to_mem[6][5]~feeder_combout ;
wire \arbiter_inst|port2_to_mem[6][5]~q ;
wire \arbiter_inst|Selector12~0_combout ;
wire \arbiter_inst|Selector12~1_combout ;
wire \arbiter_inst|port2_to_mem[2][5]~q ;
wire \arbiter_inst|port2_to_mem[3][5]~q ;
wire \arbiter_inst|port2_to_mem[0][5]~q ;
wire \arbiter_inst|port2_to_mem[1][5]~feeder_combout ;
wire \arbiter_inst|port2_to_mem[1][5]~q ;
wire \arbiter_inst|Selector12~2_combout ;
wire \arbiter_inst|Selector12~3_combout ;
wire \arbiter_inst|Selector12~4_combout ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~14feeder_combout ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~14_q ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~6_q ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~89_combout ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~30_q ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~22feeder_combout ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~22_q ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~90_combout ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~46feeder_combout ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~46_q ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~62_q ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~38_q ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~54feeder_combout ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~54_q ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~91_combout ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~92_combout ;
wire \SDRAM_controller|data_out[6]~5_combout ;
wire \arbiter_inst|port2_to_mem[4][6]~q ;
wire \arbiter_inst|port2_to_mem[6][6]~feeder_combout ;
wire \arbiter_inst|port2_to_mem[6][6]~q ;
wire \arbiter_inst|Selector11~0_combout ;
wire \arbiter_inst|port2_to_mem[5][6]~q ;
wire \arbiter_inst|port2_to_mem[7][6]~feeder_combout ;
wire \arbiter_inst|port2_to_mem[7][6]~q ;
wire \arbiter_inst|Selector11~1_combout ;
wire \arbiter_inst|port2_to_mem[0][6]~q ;
wire \arbiter_inst|port2_to_mem[1][6]~feeder_combout ;
wire \arbiter_inst|port2_to_mem[1][6]~q ;
wire \arbiter_inst|Selector11~2_combout ;
wire \arbiter_inst|port2_to_mem[3][6]~q ;
wire \arbiter_inst|port2_to_mem[2][6]~feeder_combout ;
wire \arbiter_inst|port2_to_mem[2][6]~q ;
wire \arbiter_inst|Selector11~3_combout ;
wire \arbiter_inst|Selector11~4_combout ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~15feeder_combout ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~15_q ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~7_q ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~93_combout ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~31_q ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~23feeder_combout ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~23_q ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~94_combout ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~47feeder_combout ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~47_q ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~63_q ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~39_q ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~55feeder_combout ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~55_q ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~95_combout ;
wire \SDRAM_controller|init_fifo_inst|queue_mem~96_combout ;
wire \SDRAM_controller|data_out[7]~6_combout ;
wire \arbiter_inst|port2_to_mem[7][7]~feeder_combout ;
wire \arbiter_inst|port2_to_mem[7][7]~q ;
wire \arbiter_inst|port2_to_mem[5][7]~q ;
wire \arbiter_inst|port2_to_mem[4][7]~q ;
wire \arbiter_inst|port2_to_mem[6][7]~feeder_combout ;
wire \arbiter_inst|port2_to_mem[6][7]~q ;
wire \arbiter_inst|Selector10~0_combout ;
wire \arbiter_inst|Selector10~1_combout ;
wire \arbiter_inst|port2_to_mem[0][7]~q ;
wire \arbiter_inst|port2_to_mem[1][7]~feeder_combout ;
wire \arbiter_inst|port2_to_mem[1][7]~q ;
wire \arbiter_inst|Selector10~2_combout ;
wire \arbiter_inst|port2_to_mem[3][7]~q ;
wire \arbiter_inst|port2_to_mem[2][7]~feeder_combout ;
wire \arbiter_inst|port2_to_mem[2][7]~q ;
wire \arbiter_inst|Selector10~3_combout ;
wire \arbiter_inst|Selector10~4_combout ;
wire \button[0]~input_o ;
wire \debounce_inst|button_s[0]~0_combout ;
wire \debounce_inst|always1~0_combout ;
wire \debounce_inst|button_out~0_combout ;
wire \debounce_inst|button_0_count[3]~3_combout ;
wire \debounce_inst|button_0_count[0]~4_combout ;
wire \debounce_inst|button_0_count[1]~6_cout ;
wire \debounce_inst|button_0_count[1]~7_combout ;
wire \debounce_inst|button_0_count[1]~8 ;
wire \debounce_inst|button_0_count[2]~9_combout ;
wire \debounce_inst|button_0_count[2]~10 ;
wire \debounce_inst|button_0_count[3]~11_combout ;
wire \debounce_inst|WideNor0~0_combout ;
wire \debounce_inst|button_out~1_combout ;
wire \always1~4_combout ;
wire \always1~6_combout ;
wire \always1~7_combout ;
wire \prev_select~feeder_combout ;
wire \prev_select~q ;
wire \indicator_select[0]~1_combout ;
wire \indicator_select[1]~0_combout ;
wire \led_reg~0_combout ;
wire \led_reg~1_combout ;
wire \led_reg~2_combout ;
wire \led_indicators[9]~feeder_combout ;
wire \led_reg~3_combout ;
wire \led_reg~4_combout ;
wire \led_reg~5_combout ;
wire \led_indicators[6]~feeder_combout ;
wire \led_reg~6_combout ;
wire \led_indicators[14]~feeder_combout ;
wire \led_reg~7_combout ;
wire \led_reg~8_combout ;
wire \led_indicators[11]~feeder_combout ;
wire \led_reg~9_combout ;
wire \led_reg~10_combout ;
wire \led_reg~11_combout ;
wire \serial_inst|UART_inst|tx_frame~0_combout ;
wire \serial_inst|UART_inst|tx_frame~1_combout ;
wire \serial_inst|UART_inst|tx_frame[0]~feeder_combout ;
wire \keyboard_inst|ps2_host_inst|ps2_clk_q~feeder_combout ;
wire \keyboard_inst|ps2_host_inst|ps2_clk_q~q ;
wire \keyboard_inst|ps2_host_inst|ps2_data_q~0_combout ;
wire \keyboard_inst|ps2_host_inst|ps2_data_q~q ;
wire \nes_joypad_inst|WideNor0~combout ;
wire \nes_joypad_inst|latch_q~0_combout ;
wire \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_e_sdram_clk_outclk ;
wire \SDRAM_controller|WideOr7~3_combout ;
wire \SDRAM_controller|WideOr7~0_combout ;
wire \SDRAM_controller|WideOr7~2_combout ;
wire \SDRAM_controller|WideOr7~4_combout ;
wire \SDRAM_controller|sdram_a~0_combout ;
wire \SDRAM_controller|Selector1~0_combout ;
wire \SDRAM_controller|Selector2~0_combout ;
wire \SDRAM_controller|Selector2~1_combout ;
wire \SDRAM_controller|Selector1~1_combout ;
wire \SDRAM_controller|WideOr12~0_combout ;
wire \SDRAM_controller|Selector0~1_combout ;
wire \SDRAM_controller|Selector0~2_combout ;
wire \SDRAM_controller|address_hold[3]~18_combout ;
wire \arbiter_inst|mem_address_base~18_combout ;
wire \SDRAM_controller|address_hold[11]~34_combout ;
wire \SDRAM_controller|address_hold[3]~19 ;
wire \SDRAM_controller|address_hold[4]~20_combout ;
wire \arbiter_inst|mem_address_base~7_combout ;
wire \SDRAM_controller|address_hold[4]~21 ;
wire \SDRAM_controller|address_hold[5]~22_combout ;
wire \arbiter_inst|mem_address_base~8_combout ;
wire \SDRAM_controller|address_hold[5]~23 ;
wire \SDRAM_controller|address_hold[6]~24_combout ;
wire \arbiter_inst|mem_address_base~9_combout ;
wire \SDRAM_controller|address_hold[6]~25 ;
wire \SDRAM_controller|address_hold[7]~26_combout ;
wire \arbiter_inst|mem_address_base~10_combout ;
wire \SDRAM_controller|address_hold[7]~27 ;
wire \SDRAM_controller|address_hold[8]~28_combout ;
wire \arbiter_inst|mem_address_base~12_combout ;
wire \SDRAM_controller|address_hold[8]~29 ;
wire \SDRAM_controller|address_hold[9]~30_combout ;
wire \arbiter_inst|mem_address_base~14_combout ;
wire \SDRAM_controller|address_hold[9]~31 ;
wire \SDRAM_controller|address_hold[10]~32_combout ;
wire \arbiter_inst|mem_address_base~4_combout ;
wire \SDRAM_controller|Selector13~2_combout ;
wire \SDRAM_controller|sdram_a[5]~1_combout ;
wire \SDRAM_controller|address_hold[10]~33 ;
wire \SDRAM_controller|address_hold[11]~35_combout ;
wire \arbiter_inst|mem_address_base~6_combout ;
wire \SDRAM_controller|Selector12~2_combout ;
wire \SDRAM_controller|WideOr10~2_combout ;
wire \SDRAM_controller|address_hold[11]~36 ;
wire \SDRAM_controller|address_hold[12]~37_combout ;
wire \arbiter_inst|mem_address_base[9]~0_combout ;
wire \SDRAM_controller|Selector11~0_combout ;
wire \SDRAM_controller|address_hold[12]~38 ;
wire \SDRAM_controller|address_hold[13]~39_combout ;
wire \arbiter_inst|mem_address_base[10]~1_combout ;
wire \SDRAM_controller|Selector10~0_combout ;
wire \SDRAM_controller|address_hold[13]~40 ;
wire \SDRAM_controller|address_hold[14]~41_combout ;
wire \arbiter_inst|mem_address_base[11]~2_combout ;
wire \SDRAM_controller|Selector9~0_combout ;
wire \SDRAM_controller|address_hold[14]~42 ;
wire \SDRAM_controller|address_hold[15]~43_combout ;
wire \arbiter_inst|mem_address_base[12]~3_combout ;
wire \SDRAM_controller|Selector8~0_combout ;
wire \SDRAM_controller|address_hold[15]~44 ;
wire \SDRAM_controller|address_hold[16]~45_combout ;
wire \MSC_inst|data_page[0]~feeder_combout ;
wire \MSC_inst|data_page[0]~0_combout ;
wire \arbiter_inst|mem_address_base~11_combout ;
wire \SDRAM_controller|Selector7~0_combout ;
wire \SDRAM_controller|address_hold[16]~46 ;
wire \SDRAM_controller|address_hold[17]~47_combout ;
wire \MSC_inst|program_page[0]~feeder_combout ;
wire \MSC_inst|program_page[0]~0_combout ;
wire \arbiter_inst|mem_address_base~13_combout ;
wire \SDRAM_controller|Selector6~0_combout ;
wire \SDRAM_controller|address_hold[17]~48 ;
wire \SDRAM_controller|address_hold[18]~49_combout ;
wire \arbiter_inst|mem_address_base~15_combout ;
wire \SDRAM_controller|Selector5~0_combout ;
wire \SDRAM_controller|address_hold[18]~50 ;
wire \SDRAM_controller|address_hold[19]~51_combout ;
wire \MSC_inst|data_page[3]~feeder_combout ;
wire \arbiter_inst|mem_address_base~16_combout ;
wire \SDRAM_controller|Selector4~0_combout ;
wire \SDRAM_controller|address_hold[19]~52 ;
wire \SDRAM_controller|address_hold[20]~53_combout ;
wire \MSC_inst|data_page[4]~feeder_combout ;
wire \MSC_inst|program_page[3]~feeder_combout ;
wire \arbiter_inst|mem_address_base~17_combout ;
wire \SDRAM_controller|Selector3~0_combout ;
wire \SDRAM_controller|Selector3~1_combout ;
wire \SDRAM_controller|Selector46~0_combout ;
wire \SDRAM_controller|sdram_ba~q ;
wire \SDRAM_controller|Selector15~2_combout ;
wire \SDRAM_controller|Selector15~1_combout ;
wire \SDRAM_controller|Selector15~4_combout ;
wire \SDRAM_controller|sdram_dqm~feeder_combout ;
wire \SDRAM_controller|sdram_dqm~q ;
wire \VGA_inst|VDG|DD_s[4]~feeder_combout ;
wire \VGA_inst|VDG|Mux2~0_combout ;
wire \VGA_inst|VDG|Mux2~1_combout ;
wire \VGA_inst|VDG|H4~combout ;
wire \VGA_inst|VDG|E4~0_combout ;
wire \VGA_inst|VDG|E4~1_combout ;
wire \VGA_inst|VDG|next_R[0]~0_combout ;
wire \VGA_inst|VDG|next_R[0]~1_combout ;
wire \VGA_inst|VDG|next_R[0]~2_combout ;
wire \VGA_inst|VDG|R[0]~feeder_combout ;
wire \VGA_inst|VDG|next_G~1_combout ;
wire \VGA_inst|VDG|Mux0~2_combout ;
wire \VGA_inst|VDG|Mux0~3_combout ;
wire \VGA_inst|VDG|Mux0~0_combout ;
wire \VGA_inst|VDG|Mux0~1_combout ;
wire \VGA_inst|VDG|next_G~0_combout ;
wire \VGA_inst|VDG|G[0]~0_combout ;
wire \VGA_inst|VDG|Mux1~0_combout ;
wire \VGA_inst|VDG|Mux1~1_combout ;
wire \VGA_inst|VDG|next_G~2_combout ;
wire \VGA_inst|VDG|G[1]~1_combout ;
wire \VGA_inst|VDG|next_B[0]~1_combout ;
wire \VGA_inst|VDG|next_B[0]~0_combout ;
wire \VGA_inst|VDG|next_B[0]~2_combout ;
wire [7:0] \keyboard_inst|to_CPU ;
wire [15:0] \debounce_inst|clk_div ;
wire [3:0] \serial_inst|tx_queue|write_addr ;
wire [9:0] \serial_inst|UART_inst|tx_frame ;
wire [7:0] \CPU_inst|reg_file0|a_reg ;
wire [4:0] \PLL_inst|altpll_component|auto_generated|wire_pll1_clk ;
wire [3:0] \serial_inst|rx_queue|read_addr ;
wire [3:0] \CPU_inst|reg_file0|prev_a_address ;
wire [20:0] \SDRAM_controller|address_hold ;
wire [11:0] \keyboard_inst|ps2_host_inst|rx_shift_reg ;
wire [3:0] \debounce_inst|button_1_count ;
wire [7:0] \CPU_inst|reg_file0|r15 ;
wire [2:0] \SDRAM_controller|sdram_cmd ;
wire [3:0] \keyboard_inst|rx_queue|read_addr ;
wire [1:0] \VGA_inst|VDG|G ;
wire [8:0] \serial_inst|UART_inst|tx_timer ;
wire [2:0] \CPU_inst|shift_L4 ;
wire [15:0] \p_cache_inst|CPU_address_hold ;
wire [7:0] \i2c_ri_inst|data_from_master ;
wire [3:0] \serial_inst|tx_queue|read_addr ;
wire [12:0] \keyboard_inst|ps2_host_inst|timer ;
wire [3:0] \debounce_inst|button_2_count ;
wire [15:0] \d_cache_inst|CPU_address_hold ;
wire [7:0] \VGA_inst|VDG|col_count ;
wire [9:0] \VGA_inst|VDG|pixel_count ;
wire [9:0] \VGA_inst|VDG|line_count ;
wire [7:0] \CPU_inst|reg_file0|r14 ;
wire [10:0] \SDRAM_controller|sdram_a ;
wire [3:0] \CPU_inst|PC0|cstack0|address ;
wire [7:0] \keyboard_inst|ps2_host_inst|rx_data ;
wire [3:0] \debounce_inst|button_0_count ;
wire [7:0] \VGA_inst|VDG|row_count ;
wire [3:0] \keyboard_inst|tx_queue|write_addr ;
wire [3:0] \keyboard_inst|tx_queue|read_addr ;
wire [3:0] \nes_joypad_inst|pulse_count ;
wire [9:0] \keyboard_inst|ps2_host_inst|tx_shift_reg ;
wire [3:0] \debounce_inst|button_out ;
wire [7:0] \CPU_inst|reg_file0|r11 ;
wire [20:0] \SDRAM_controller|init_address ;
wire [15:0] \CPU_inst|PC0|PC_reg ;
wire [3:0] \SDRAM_controller|init_fifo_inst|read_addr ;
wire [17:0] \arbiter_inst|mem_address_base ;
wire [15:0] \CPU_inst|PC0|A_current_I ;
wire [7:0] \CPU_inst|mask0|mask_reg ;
wire [1:0] \VGA_inst|VDG|R ;
wire [4:0] \intcon_inst|timer ;
wire [7:0] \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_a ;
wire [7:0] \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_b ;
wire [7:0] \intcon_inst|status ;
wire [4:0] \i2c_ri_inst|i2c_phy_inst|clk_div ;
wire [7:0] \VGA_inst|VDG|MCM_data_s ;
wire [7:0] \CPU_inst|reg_file0|prev_w_data ;
wire [7:0] \SDRAM_controller|data_out ;
wire [1:0] \nes_joypad_inst|latch_q ;
wire [7:0] \keyboard_inst|ps2_host_inst|tx_hold ;
wire [3:0] \debounce_inst|button_3_count ;
wire [1:0] \nes_joypad_inst|clk_q ;
wire [7:0] \CPU_inst|reg_file0|r13 ;
wire [10:0] \SDRAM_controller|refresh_timer ;
wire [2:0] \VGA_inst|VDG|horiz_scaler ;
wire [7:0] \CPU_inst|right_rotate0|rotate_reg ;
wire [3:0] \VGA_inst|VDG|cell_line ;
wire [7:0] \PRG_inst|altsyncram_component|auto_generated|q_a ;
wire [71:0] \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a ;
wire [7:0] \CPU_inst|shift_merge0|shift_reg ;
wire [7:0] \CPU_inst|right_rotate1|rotate_reg ;
wire [15:0] \CPU_inst|decode_unit0|I_alternate ;
wire [71:0] \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a ;
wire [15:0] \CPU_inst|PC0|A_miss ;
wire [7:0] \CPU_inst|IV_in ;
wire [23:0] \timer_inst|counter ;
wire [7:0] \serial_inst|to_CPU ;
wire [7:0] \i2c_ri_inst|to_CPU ;
wire [3:0] \keyboard_inst|rx_queue|write_addr ;
wire [3:0] \serial_inst|rx_queue|write_addr ;
wire [3:0] led_reg;
wire [1:0] \VGA_inst|VDG|B ;
wire [15:0] led_indicators;
wire [1:0] indicator_select;
wire [7:0] \VGA_inst|VDG|DD_s ;
wire [7:0] \CPU_inst|shift_merge0|LBD_reg ;
wire [7:0] \CPU_inst|reg_file0|ivr_reg ;
wire [7:0] \CPU_inst|reg_file0|ivl_reg ;
wire [7:0] \nes_joypad_inst|cntr_200 ;
wire [3:0] \CPU_inst|reg_file0|prev_w_address ;
wire [2:0] \SDRAM_controller|burst_count ;
wire [2:0] \VGA_inst|VDG|vert_scaler ;
wire [10:0] \i2c_ri_inst|i2c_phy_inst|tx_frame ;
wire [7:0] \CPU_inst|shift_merge0|merge_in ;
wire [2:0] \CPU_inst|merge_D05 ;
wire [7:0] \CPU_inst|shift_merge0|merge_mask ;
wire [12:0] \CPU_inst|decode_unit0|PC_I_field_reg ;
wire [3:0] \d_cache_inst|CPU_tag ;
wire [7:0] \d_cache_inst|CPU_data_hold ;
wire [7:0] \CPU_inst|ALU0|alu_reg ;
wire [3:0] \CPU_inst|dest_waddr4 ;
wire [3:0] \debounce_inst|button_s ;
wire [7:0] \CPU_inst|reg_file0|r12 ;
wire [2:0] \SDRAM_controller|init_refresh_count ;
wire [6:0] \MSC_inst|data_page ;
wire [5:0] \MSC_inst|program_page ;
wire [11:0] \VGA_inst|VDG|DA ;
wire [15:0] \CPU_inst|PC0|A_current_I_alternate ;
wire [7:0] \arbiter_inst|memory_p1_to_mem ;
wire [7:0] \CPU_inst|shift_merge0|RBD_reg ;
wire [2:0] \CPU_inst|merge_D04 ;
wire [15:0] \CPU_inst|decode_unit0|I_reg ;
wire [2:0] \CPU_inst|alu_op1 ;
wire [3:0] \CPU_inst|dest_waddr1 ;
wire [3:0] \CPU_inst|decode_unit0|src_raddr_reg ;
wire [2:0] \CPU_inst|decode_unit0|shift_L_reg ;
wire [2:0] \CPU_inst|alu_op3 ;
wire [7:0] \CPU_inst|reg_file0|aux ;
wire [15:0] \CPU_inst|PC0|A_pipe2 ;
wire [7:0] \CPU_inst|alu_I_field3 ;
wire [3:0] \CPU_inst|dest_waddr3 ;
wire [3:0] \CPU_inst|src_raddr1 ;
wire [4:0] \p_cache_inst|CPU_tag ;
wire [2:0] \arbiter_inst|burst_offset ;
wire [3:0] \VGA_inst|VDG|cell_count ;
wire [2:0] \CPU_inst|merge_D03 ;
wire [2:0] \CPU_inst|shift_L3 ;
wire [1:0] \p_cache_inst|word_address ;
wire [7:0] \CPU_inst|reg_file0|r2 ;
wire [7:0] \SDRAM_controller|from_mem ;
wire [7:0] \CPU_inst|reg_file0|r1 ;
wire [7:0] \CPU_inst|reg_file0|r3 ;
wire [7:0] \CPU_inst|reg_file0|r5 ;
wire [7:0] \CPU_inst|reg_file0|r6 ;
wire [7:0] \CPU_inst|reg_file0|r4 ;
wire [7:0] \CPU_inst|reg_file0|r16 ;
wire [2:0] \CPU_inst|decode_unit0|alu_op_reg ;
wire [3:0] \CPU_inst|decode_unit0|dest_waddr_reg ;
wire [15:0] \CPU_inst|PC0|xec_return_addr ;
wire [2:0] \CPU_inst|alu_op2 ;
wire [15:0] \CPU_inst|PC0|A_pipe1 ;
wire [7:0] \CPU_inst|alu_I_field2 ;
wire [2:0] \CPU_inst|mask_L2 ;
wire [2:0] \CPU_inst|rotate_R2 ;
wire [3:0] \CPU_inst|dest_waddr2 ;
wire [7:0] \CPU_inst|PC_I_field1 ;
wire [15:0] \CPU_inst|PC0|A_miss_next ;
wire [15:0] \CPU_inst|PC0|cstack0|output_buf ;
wire [15:0] \CPU_inst|PC0|A_next_I ;
wire [7:0] \CPU_inst|PC_I_field2 ;
wire [7:0] \CPU_inst|alu_I_field1 ;
wire [15:0] \CPU_inst|PC0|A_pipe0 ;
wire [2:0] \intcon_inst|int_addr ;
wire [2:0] \CPU_inst|merge_D02 ;
wire [2:0] \CPU_inst|shift_L2 ;
wire [7:0] \intcon_inst|control ;
wire [7:0] \intcon_inst|interrupt ;
wire [2:0] \CPU_inst|rotate_S01 ;
wire [2:0] \CPU_inst|mask_L1 ;
wire [2:0] \CPU_inst|rotate_R1 ;
wire [2:0] \d_cache_inst|byte_address ;
wire [2:0] \CPU_inst|merge_D01 ;
wire [2:0] \CPU_inst|shift_L1 ;
wire [7:0] \intcon_inst|prev_in ;
wire [7:0] \timer_inst|to_cpu ;
wire [7:0] \nes_joypad_inst|to_cpu ;
wire [7:0] m_from_jp;
wire [7:0] \intcon_inst|to_cpu ;
wire [2:0] \CPU_inst|decode_unit0|mask_L_reg ;
wire [2:0] \CPU_inst|decode_unit0|rotate_R_reg ;
wire [7:0] \CPU_inst|decode_unit0|alu_I_field_reg ;
wire [15:0] \CPU_inst|PC0|cstack0|input_buf ;
wire [2:0] \CPU_inst|decode_unit0|merge_D0_reg ;
wire [9:0] \serial_inst|UART_inst|rx_frame ;
wire [8:0] \i2c_ri_inst|i2c_phy_inst|rx_frame ;
wire [8:0] \serial_inst|UART_inst|rx_timer ;
wire [7:0] \serial_inst|UART_inst|rx_data ;

wire [4:0] \PLL_inst|altpll_component|auto_generated|pll1_CLK_bus ;
wire [1:0] \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [1:0] \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [1:0] \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [1:0] \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [1:0] \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [1:0] \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [1:0] \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [8:0] \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \PRG_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \PRG_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \PRG_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \PRG_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \PRG_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \PRG_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \PRG_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \PRG_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [17:0] \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [17:0] \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [17:0] \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [17:0] \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [17:0] \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [17:0] \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [17:0] \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [17:0] \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;

assign \PLL_inst|altpll_component|auto_generated|wire_pll1_clk [0] = \PLL_inst|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \PLL_inst|altpll_component|auto_generated|wire_pll1_clk [1] = \PLL_inst|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \PLL_inst|altpll_component|auto_generated|wire_pll1_clk [2] = \PLL_inst|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \PLL_inst|altpll_component|auto_generated|wire_pll1_clk [3] = \PLL_inst|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \PLL_inst|altpll_component|auto_generated|wire_pll1_clk [4] = \PLL_inst|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_a [1] = \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];
assign \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_a [7] = \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [1];

assign \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_b [1] = \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];
assign \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_b [7] = \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [1];

assign \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_a [2] = \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_a [3] = \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];

assign \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_b [2] = \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];
assign \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_b [3] = \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [1];

assign \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_a [0] = \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_a [5] = \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_b [0] = \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_b [5] = \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];

assign \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_a [4] = \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_a [6] = \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];

assign \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_b [4] = \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];
assign \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_b [6] = \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [1];

assign \VGA_inst|VDG|MCM_data_s [0] = \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \VGA_inst|VDG|MCM_data_s [1] = \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \VGA_inst|VDG|MCM_data_s [2] = \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \VGA_inst|VDG|MCM_data_s [3] = \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \VGA_inst|VDG|MCM_data_s [4] = \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \VGA_inst|VDG|MCM_data_s [5] = \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \VGA_inst|VDG|MCM_data_s [6] = \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \VGA_inst|VDG|MCM_data_s [7] = \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \PRG_inst|altsyncram_component|auto_generated|q_a [0] = \PRG_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \PRG_inst|altsyncram_component|auto_generated|q_a [1] = \PRG_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \PRG_inst|altsyncram_component|auto_generated|q_a [2] = \PRG_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \PRG_inst|altsyncram_component|auto_generated|q_a [3] = \PRG_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \PRG_inst|altsyncram_component|auto_generated|q_a [4] = \PRG_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \PRG_inst|altsyncram_component|auto_generated|q_a [5] = \PRG_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \PRG_inst|altsyncram_component|auto_generated|q_a [6] = \PRG_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \PRG_inst|altsyncram_component|auto_generated|q_a [7] = \PRG_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [4] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [11] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [12] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [2];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [20] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [3];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [27] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [4];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [28] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [5];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [32] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [6];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [36] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [7];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [43] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [8];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [44] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [9];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [52] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [10];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [59] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [11];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [60] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [12];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [64] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [13];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [65] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [14];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [66] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [15];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [67] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [16];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [68] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [17];

assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [0] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [1] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [2] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [8] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [9] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [16] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [17] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [18] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [24] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [25] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [33] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [34] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [40] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [41] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [48] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [49] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [50] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [57] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [17];

assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [3] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [10] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [1];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [13] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [2];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [14] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [3];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [19] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [4];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [21] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [5];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [26] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [6];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [29] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [7];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [30] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [8];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [35] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [9];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [42] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [10];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [45] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [11];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [46] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [12];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [51] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [13];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [56] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [14];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [58] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [15];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [61] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [16];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [62] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [17];

assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [5] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [6] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [1];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [7] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [2];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [15] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [3];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [22] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [4];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [23] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [5];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [31] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [6];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [37] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [7];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [38] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [8];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [39] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [9];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [47] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [10];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [53] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [11];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [54] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [12];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [55] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [13];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [63] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [14];

assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [0] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [8] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [16] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [17] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [24] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [32] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [33] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [40] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [41] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [48] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [49] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [56] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [57] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [64] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [65] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [66] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [67] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [68] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [17];

assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [1] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [2] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [1];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [3] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [2];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [9] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [3];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [10] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [4];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [11] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [5];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [18] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [6];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [19] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [7];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [25] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [8];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [26] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [9];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [34] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [10];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [35] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [11];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [42] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [12];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [43] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [13];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [50] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [14];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [51] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [15];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [58] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [16];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [59] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [17];

assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [4] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [5] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [12] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [2];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [13] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [3];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [20] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [4];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [21] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [5];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [27] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [6];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [28] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [7];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [29] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [8];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [36] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [9];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [37] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [10];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [44] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [11];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [45] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [12];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [46] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [13];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [52] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [14];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [53] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [15];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [60] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [16];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [61] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [17];

assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [6] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [7] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [1];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [14] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [2];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [15] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [3];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [22] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [4];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [23] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [5];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [30] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [6];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [31] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [7];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [38] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [8];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [39] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [9];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [47] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [10];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [54] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [11];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [55] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [12];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [62] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [13];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [63] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [14];

// Location: IOOBUF_X30_Y24_N2
cycloneive_io_obuf \LED[0]~output (
	.i(led_reg[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[0]),
	.obar());
// synopsys translate_off
defparam \LED[0]~output .bus_hold = "false";
defparam \LED[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y24_N23
cycloneive_io_obuf \LED[1]~output (
	.i(led_reg[1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[1]),
	.obar());
// synopsys translate_off
defparam \LED[1]~output .bus_hold = "false";
defparam \LED[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N2
cycloneive_io_obuf \LED[2]~output (
	.i(led_reg[2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[2]),
	.obar());
// synopsys translate_off
defparam \LED[2]~output .bus_hold = "false";
defparam \LED[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N9
cycloneive_io_obuf \LED[3]~output (
	.i(led_reg[3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[3]),
	.obar());
// synopsys translate_off
defparam \LED[3]~output .bus_hold = "false";
defparam \LED[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N9
cycloneive_io_obuf \TXD~output (
	.i(\serial_inst|UART_inst|tx_frame [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(TXD),
	.obar());
// synopsys translate_off
defparam \TXD~output .bus_hold = "false";
defparam \TXD~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N16
cycloneive_io_obuf \ps2_clk_q~output (
	.i(\keyboard_inst|ps2_host_inst|ps2_clk_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ps2_clk_q),
	.obar());
// synopsys translate_off
defparam \ps2_clk_q~output .bus_hold = "false";
defparam \ps2_clk_q~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N16
cycloneive_io_obuf \ps2_data_q~output (
	.i(\keyboard_inst|ps2_host_inst|ps2_data_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ps2_data_q),
	.obar());
// synopsys translate_off
defparam \ps2_data_q~output .bus_hold = "false";
defparam \ps2_data_q~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y4_N16
cycloneive_io_obuf \jp_clk_q[0]~output (
	.i(\nes_joypad_inst|clk_q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(jp_clk_q[0]),
	.obar());
// synopsys translate_off
defparam \jp_clk_q[0]~output .bus_hold = "false";
defparam \jp_clk_q[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N23
cycloneive_io_obuf \jp_clk_q[1]~output (
	.i(\nes_joypad_inst|clk_q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(jp_clk_q[1]),
	.obar());
// synopsys translate_off
defparam \jp_clk_q[1]~output .bus_hold = "false";
defparam \jp_clk_q[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y4_N23
cycloneive_io_obuf \jp_latch_q[0]~output (
	.i(\nes_joypad_inst|latch_q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(jp_latch_q[0]),
	.obar());
// synopsys translate_off
defparam \jp_latch_q[0]~output .bus_hold = "false";
defparam \jp_latch_q[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y7_N9
cycloneive_io_obuf \jp_latch_q[1]~output (
	.i(\nes_joypad_inst|latch_q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(jp_latch_q[1]),
	.obar());
// synopsys translate_off
defparam \jp_latch_q[1]~output .bus_hold = "false";
defparam \jp_latch_q[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \sdram_clk~output (
	.i(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_e_sdram_clk_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_clk),
	.obar());
// synopsys translate_off
defparam \sdram_clk~output .bus_hold = "false";
defparam \sdram_clk~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \sdram_cke~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_cke),
	.obar());
// synopsys translate_off
defparam \sdram_cke~output .bus_hold = "false";
defparam \sdram_cke~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N9
cycloneive_io_obuf \sdram_cs_n~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_cs_n),
	.obar());
// synopsys translate_off
defparam \sdram_cs_n~output .bus_hold = "false";
defparam \sdram_cs_n~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N23
cycloneive_io_obuf \sdram_wre_n~output (
	.i(\SDRAM_controller|sdram_cmd [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_wre_n),
	.obar());
// synopsys translate_off
defparam \sdram_wre_n~output .bus_hold = "false";
defparam \sdram_wre_n~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cycloneive_io_obuf \sdram_cas_n~output (
	.i(\SDRAM_controller|sdram_cmd [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_cas_n),
	.obar());
// synopsys translate_off
defparam \sdram_cas_n~output .bus_hold = "false";
defparam \sdram_cas_n~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N23
cycloneive_io_obuf \sdram_ras_n~output (
	.i(\SDRAM_controller|sdram_cmd [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_ras_n),
	.obar());
// synopsys translate_off
defparam \sdram_ras_n~output .bus_hold = "false";
defparam \sdram_ras_n~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N23
cycloneive_io_obuf \sdram_a[0]~output (
	.i(\SDRAM_controller|sdram_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_a[0]),
	.obar());
// synopsys translate_off
defparam \sdram_a[0]~output .bus_hold = "false";
defparam \sdram_a[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N16
cycloneive_io_obuf \sdram_a[1]~output (
	.i(\SDRAM_controller|sdram_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_a[1]),
	.obar());
// synopsys translate_off
defparam \sdram_a[1]~output .bus_hold = "false";
defparam \sdram_a[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N9
cycloneive_io_obuf \sdram_a[2]~output (
	.i(\SDRAM_controller|sdram_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_a[2]),
	.obar());
// synopsys translate_off
defparam \sdram_a[2]~output .bus_hold = "false";
defparam \sdram_a[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y2_N23
cycloneive_io_obuf \sdram_a[3]~output (
	.i(\SDRAM_controller|sdram_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_a[3]),
	.obar());
// synopsys translate_off
defparam \sdram_a[3]~output .bus_hold = "false";
defparam \sdram_a[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N2
cycloneive_io_obuf \sdram_a[4]~output (
	.i(\SDRAM_controller|sdram_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_a[4]),
	.obar());
// synopsys translate_off
defparam \sdram_a[4]~output .bus_hold = "false";
defparam \sdram_a[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N9
cycloneive_io_obuf \sdram_a[5]~output (
	.i(\SDRAM_controller|sdram_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_a[5]),
	.obar());
// synopsys translate_off
defparam \sdram_a[5]~output .bus_hold = "false";
defparam \sdram_a[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \sdram_a[6]~output (
	.i(\SDRAM_controller|sdram_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_a[6]),
	.obar());
// synopsys translate_off
defparam \sdram_a[6]~output .bus_hold = "false";
defparam \sdram_a[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N9
cycloneive_io_obuf \sdram_a[7]~output (
	.i(\SDRAM_controller|sdram_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_a[7]),
	.obar());
// synopsys translate_off
defparam \sdram_a[7]~output .bus_hold = "false";
defparam \sdram_a[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N16
cycloneive_io_obuf \sdram_a[8]~output (
	.i(\SDRAM_controller|sdram_a [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_a[8]),
	.obar());
// synopsys translate_off
defparam \sdram_a[8]~output .bus_hold = "false";
defparam \sdram_a[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \sdram_a[9]~output (
	.i(\SDRAM_controller|sdram_a [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_a[9]),
	.obar());
// synopsys translate_off
defparam \sdram_a[9]~output .bus_hold = "false";
defparam \sdram_a[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cycloneive_io_obuf \sdram_a[10]~output (
	.i(\SDRAM_controller|sdram_a [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_a[10]),
	.obar());
// synopsys translate_off
defparam \sdram_a[10]~output .bus_hold = "false";
defparam \sdram_a[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \sdram_ba~output (
	.i(\SDRAM_controller|sdram_ba~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_ba),
	.obar());
// synopsys translate_off
defparam \sdram_ba~output .bus_hold = "false";
defparam \sdram_ba~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \sdram_dqm~output (
	.i(\SDRAM_controller|sdram_dqm~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_dqm),
	.obar());
// synopsys translate_off
defparam \sdram_dqm~output .bus_hold = "false";
defparam \sdram_dqm~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y17_N2
cycloneive_io_obuf \R[0]~output (
	.i(\VGA_inst|VDG|R [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[0]),
	.obar());
// synopsys translate_off
defparam \R[0]~output .bus_hold = "false";
defparam \R[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y18_N23
cycloneive_io_obuf \R[1]~output (
	.i(\VGA_inst|VDG|R [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[1]),
	.obar());
// synopsys translate_off
defparam \R[1]~output .bus_hold = "false";
defparam \R[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y17_N23
cycloneive_io_obuf \G[0]~output (
	.i(\VGA_inst|VDG|G [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[0]),
	.obar());
// synopsys translate_off
defparam \G[0]~output .bus_hold = "false";
defparam \G[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y17_N16
cycloneive_io_obuf \G[1]~output (
	.i(\VGA_inst|VDG|G [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[1]),
	.obar());
// synopsys translate_off
defparam \G[1]~output .bus_hold = "false";
defparam \G[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N2
cycloneive_io_obuf \B[0]~output (
	.i(\VGA_inst|VDG|B [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[0]),
	.obar());
// synopsys translate_off
defparam \B[0]~output .bus_hold = "false";
defparam \B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y10_N9
cycloneive_io_obuf \B[1]~output (
	.i(\VGA_inst|VDG|B [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[1]),
	.obar());
// synopsys translate_off
defparam \B[1]~output .bus_hold = "false";
defparam \B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N16
cycloneive_io_obuf \HSYNC~output (
	.i(\VGA_inst|VDG|HSYNC~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSYNC),
	.obar());
// synopsys translate_off
defparam \HSYNC~output .bus_hold = "false";
defparam \HSYNC~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N9
cycloneive_io_obuf \VSYNC~output (
	.i(\VGA_inst|VDG|VSYNC~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VSYNC),
	.obar());
// synopsys translate_off
defparam \VSYNC~output .bus_hold = "false";
defparam \VSYNC~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y24_N9
cycloneive_io_obuf \i2c_sda~output (
	.i(!\i2c_ri_inst|i2c_phy_inst|tx_frame [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(i2c_sda),
	.obar());
// synopsys translate_off
defparam \i2c_sda~output .bus_hold = "false";
defparam \i2c_sda~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X1_Y24_N2
cycloneive_io_obuf \i2c_scl~output (
	.i(!\i2c_ri_inst|i2c_phy_inst|clk_i2c~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(i2c_scl),
	.obar());
// synopsys translate_off
defparam \i2c_scl~output .bus_hold = "false";
defparam \i2c_scl~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N16
cycloneive_io_obuf \sdram_dq[0]~output (
	.i(\SDRAM_controller|data_out [0]),
	.oe(\SDRAM_controller|gate_out~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_dq[0]),
	.obar());
// synopsys translate_off
defparam \sdram_dq[0]~output .bus_hold = "false";
defparam \sdram_dq[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \sdram_dq[1]~output (
	.i(\SDRAM_controller|data_out [1]),
	.oe(\SDRAM_controller|gate_out~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_dq[1]),
	.obar());
// synopsys translate_off
defparam \sdram_dq[1]~output .bus_hold = "false";
defparam \sdram_dq[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \sdram_dq[2]~output (
	.i(\SDRAM_controller|data_out [2]),
	.oe(\SDRAM_controller|gate_out~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_dq[2]),
	.obar());
// synopsys translate_off
defparam \sdram_dq[2]~output .bus_hold = "false";
defparam \sdram_dq[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \sdram_dq[3]~output (
	.i(\SDRAM_controller|data_out [3]),
	.oe(\SDRAM_controller|gate_out~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_dq[3]),
	.obar());
// synopsys translate_off
defparam \sdram_dq[3]~output .bus_hold = "false";
defparam \sdram_dq[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \sdram_dq[4]~output (
	.i(\SDRAM_controller|data_out [4]),
	.oe(\SDRAM_controller|gate_out~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_dq[4]),
	.obar());
// synopsys translate_off
defparam \sdram_dq[4]~output .bus_hold = "false";
defparam \sdram_dq[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N2
cycloneive_io_obuf \sdram_dq[5]~output (
	.i(\SDRAM_controller|data_out [5]),
	.oe(\SDRAM_controller|gate_out~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_dq[5]),
	.obar());
// synopsys translate_off
defparam \sdram_dq[5]~output .bus_hold = "false";
defparam \sdram_dq[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N16
cycloneive_io_obuf \sdram_dq[6]~output (
	.i(\SDRAM_controller|data_out [6]),
	.oe(\SDRAM_controller|gate_out~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_dq[6]),
	.obar());
// synopsys translate_off
defparam \sdram_dq[6]~output .bus_hold = "false";
defparam \sdram_dq[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N2
cycloneive_io_obuf \sdram_dq[7]~output (
	.i(\SDRAM_controller|data_out [7]),
	.oe(\SDRAM_controller|gate_out~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_dq[7]),
	.obar());
// synopsys translate_off
defparam \sdram_dq[7]~output .bus_hold = "false";
defparam \sdram_dq[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \PLL_inst|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\PLL_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\clk~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\PLL_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\PLL_inst|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \PLL_inst|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c0_high = 6;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c0_low = 6;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c1_high = 6;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c1_initial = 1;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c1_low = 6;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c1_mode = "even";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c2_high = 12;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c2_initial = 1;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c2_low = 12;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c2_mode = "even";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk0_counter = "c2";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk0_divide_by = 2;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk0_multiply_by = 1;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk1_counter = "c1";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk1_divide_by = 1;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk1_multiply_by = 1;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk2_counter = "c0";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk2_divide_by = 1;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk2_multiply_by = 1;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .m = 12;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .n = 1;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .simulation_type = "functional";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\PLL_inst|altpll_component|auto_generated|wire_pll1_clk [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .clock_type = "global clock";
defparam \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N10
cycloneive_lcell_comb \intcon_inst|timer[0]~5 (
// Equation(s):
// \intcon_inst|timer[0]~5_combout  = \intcon_inst|timer [0] $ (VCC)
// \intcon_inst|timer[0]~6  = CARRY(\intcon_inst|timer [0])

	.dataa(\intcon_inst|timer [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\intcon_inst|timer[0]~5_combout ),
	.cout(\intcon_inst|timer[0]~6 ));
// synopsys translate_off
defparam \intcon_inst|timer[0]~5 .lut_mask = 16'h55AA;
defparam \intcon_inst|timer[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\PLL_inst|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N22
cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X17_Y8_N11
dffeas rst_s(
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reset~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_s~q ),
	.prn(vcc));
// synopsys translate_off
defparam rst_s.is_wysiwyg = "true";
defparam rst_s.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N8
cycloneive_lcell_comb \rst~feeder (
// Equation(s):
// \rst~feeder_combout  = \rst_s~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rst_s~q ),
	.cin(gnd),
	.combout(\rst~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rst~feeder .lut_mask = 16'hFF00;
defparam \rst~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y8_N9
dffeas rst(
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rst~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst~q ),
	.prn(vcc));
// synopsys translate_off
defparam rst.is_wysiwyg = "true";
defparam rst.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N20
cycloneive_lcell_comb \CPU_inst|PC0|p_miss~feeder (
// Equation(s):
// \CPU_inst|PC0|p_miss~feeder_combout  = \p_cache_inst|p_cache_miss~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p_cache_inst|p_cache_miss~combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|p_miss~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|p_miss~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|p_miss~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y9_N8
cycloneive_io_ibuf \button[3]~input (
	.i(button[3]),
	.ibar(gnd),
	.o(\button[3]~input_o ));
// synopsys translate_off
defparam \button[3]~input .bus_hold = "false";
defparam \button[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X4_Y9_N6
cycloneive_lcell_comb \debounce_inst|button_s[3]~1 (
// Equation(s):
// \debounce_inst|button_s[3]~1_combout  = !\button[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\button[3]~input_o ),
	.cin(gnd),
	.combout(\debounce_inst|button_s[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \debounce_inst|button_s[3]~1 .lut_mask = 16'h00FF;
defparam \debounce_inst|button_s[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y9_N7
dffeas \debounce_inst|button_s[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\debounce_inst|button_s[3]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_inst|button_s [3]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_inst|button_s[3] .is_wysiwyg = "true";
defparam \debounce_inst|button_s[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N30
cycloneive_lcell_comb \debounce_inst|clk_div[0]~45 (
// Equation(s):
// \debounce_inst|clk_div[0]~45_combout  = !\debounce_inst|clk_div [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\debounce_inst|clk_div [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\debounce_inst|clk_div[0]~45_combout ),
	.cout());
// synopsys translate_off
defparam \debounce_inst|clk_div[0]~45 .lut_mask = 16'h0F0F;
defparam \debounce_inst|clk_div[0]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \rst~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\rst~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst~clkctrl_outclk ));
// synopsys translate_off
defparam \rst~clkctrl .clock_type = "global clock";
defparam \rst~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X5_Y8_N31
dffeas \debounce_inst|clk_div[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\debounce_inst|clk_div[0]~45_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_inst|clk_div [0]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_inst|clk_div[0] .is_wysiwyg = "true";
defparam \debounce_inst|clk_div[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N0
cycloneive_lcell_comb \debounce_inst|clk_div[1]~15 (
// Equation(s):
// \debounce_inst|clk_div[1]~15_combout  = (\debounce_inst|clk_div [1] & (\debounce_inst|clk_div [0] $ (VCC))) # (!\debounce_inst|clk_div [1] & (\debounce_inst|clk_div [0] & VCC))
// \debounce_inst|clk_div[1]~16  = CARRY((\debounce_inst|clk_div [1] & \debounce_inst|clk_div [0]))

	.dataa(\debounce_inst|clk_div [1]),
	.datab(\debounce_inst|clk_div [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\debounce_inst|clk_div[1]~15_combout ),
	.cout(\debounce_inst|clk_div[1]~16 ));
// synopsys translate_off
defparam \debounce_inst|clk_div[1]~15 .lut_mask = 16'h6688;
defparam \debounce_inst|clk_div[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y8_N1
dffeas \debounce_inst|clk_div[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\debounce_inst|clk_div[1]~15_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_inst|clk_div [1]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_inst|clk_div[1] .is_wysiwyg = "true";
defparam \debounce_inst|clk_div[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N2
cycloneive_lcell_comb \debounce_inst|clk_div[2]~17 (
// Equation(s):
// \debounce_inst|clk_div[2]~17_combout  = (\debounce_inst|clk_div [2] & (!\debounce_inst|clk_div[1]~16 )) # (!\debounce_inst|clk_div [2] & ((\debounce_inst|clk_div[1]~16 ) # (GND)))
// \debounce_inst|clk_div[2]~18  = CARRY((!\debounce_inst|clk_div[1]~16 ) # (!\debounce_inst|clk_div [2]))

	.dataa(gnd),
	.datab(\debounce_inst|clk_div [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\debounce_inst|clk_div[1]~16 ),
	.combout(\debounce_inst|clk_div[2]~17_combout ),
	.cout(\debounce_inst|clk_div[2]~18 ));
// synopsys translate_off
defparam \debounce_inst|clk_div[2]~17 .lut_mask = 16'h3C3F;
defparam \debounce_inst|clk_div[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y8_N3
dffeas \debounce_inst|clk_div[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\debounce_inst|clk_div[2]~17_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_inst|clk_div [2]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_inst|clk_div[2] .is_wysiwyg = "true";
defparam \debounce_inst|clk_div[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N4
cycloneive_lcell_comb \debounce_inst|clk_div[3]~19 (
// Equation(s):
// \debounce_inst|clk_div[3]~19_combout  = (\debounce_inst|clk_div [3] & (\debounce_inst|clk_div[2]~18  $ (GND))) # (!\debounce_inst|clk_div [3] & (!\debounce_inst|clk_div[2]~18  & VCC))
// \debounce_inst|clk_div[3]~20  = CARRY((\debounce_inst|clk_div [3] & !\debounce_inst|clk_div[2]~18 ))

	.dataa(gnd),
	.datab(\debounce_inst|clk_div [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\debounce_inst|clk_div[2]~18 ),
	.combout(\debounce_inst|clk_div[3]~19_combout ),
	.cout(\debounce_inst|clk_div[3]~20 ));
// synopsys translate_off
defparam \debounce_inst|clk_div[3]~19 .lut_mask = 16'hC30C;
defparam \debounce_inst|clk_div[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y8_N5
dffeas \debounce_inst|clk_div[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\debounce_inst|clk_div[3]~19_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_inst|clk_div [3]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_inst|clk_div[3] .is_wysiwyg = "true";
defparam \debounce_inst|clk_div[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N6
cycloneive_lcell_comb \debounce_inst|clk_div[4]~21 (
// Equation(s):
// \debounce_inst|clk_div[4]~21_combout  = (\debounce_inst|clk_div [4] & (!\debounce_inst|clk_div[3]~20 )) # (!\debounce_inst|clk_div [4] & ((\debounce_inst|clk_div[3]~20 ) # (GND)))
// \debounce_inst|clk_div[4]~22  = CARRY((!\debounce_inst|clk_div[3]~20 ) # (!\debounce_inst|clk_div [4]))

	.dataa(\debounce_inst|clk_div [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\debounce_inst|clk_div[3]~20 ),
	.combout(\debounce_inst|clk_div[4]~21_combout ),
	.cout(\debounce_inst|clk_div[4]~22 ));
// synopsys translate_off
defparam \debounce_inst|clk_div[4]~21 .lut_mask = 16'h5A5F;
defparam \debounce_inst|clk_div[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y8_N7
dffeas \debounce_inst|clk_div[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\debounce_inst|clk_div[4]~21_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_inst|clk_div [4]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_inst|clk_div[4] .is_wysiwyg = "true";
defparam \debounce_inst|clk_div[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N8
cycloneive_lcell_comb \debounce_inst|clk_div[5]~23 (
// Equation(s):
// \debounce_inst|clk_div[5]~23_combout  = (\debounce_inst|clk_div [5] & (\debounce_inst|clk_div[4]~22  $ (GND))) # (!\debounce_inst|clk_div [5] & (!\debounce_inst|clk_div[4]~22  & VCC))
// \debounce_inst|clk_div[5]~24  = CARRY((\debounce_inst|clk_div [5] & !\debounce_inst|clk_div[4]~22 ))

	.dataa(gnd),
	.datab(\debounce_inst|clk_div [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\debounce_inst|clk_div[4]~22 ),
	.combout(\debounce_inst|clk_div[5]~23_combout ),
	.cout(\debounce_inst|clk_div[5]~24 ));
// synopsys translate_off
defparam \debounce_inst|clk_div[5]~23 .lut_mask = 16'hC30C;
defparam \debounce_inst|clk_div[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y8_N9
dffeas \debounce_inst|clk_div[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\debounce_inst|clk_div[5]~23_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_inst|clk_div [5]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_inst|clk_div[5] .is_wysiwyg = "true";
defparam \debounce_inst|clk_div[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N10
cycloneive_lcell_comb \debounce_inst|clk_div[6]~25 (
// Equation(s):
// \debounce_inst|clk_div[6]~25_combout  = (\debounce_inst|clk_div [6] & (!\debounce_inst|clk_div[5]~24 )) # (!\debounce_inst|clk_div [6] & ((\debounce_inst|clk_div[5]~24 ) # (GND)))
// \debounce_inst|clk_div[6]~26  = CARRY((!\debounce_inst|clk_div[5]~24 ) # (!\debounce_inst|clk_div [6]))

	.dataa(\debounce_inst|clk_div [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\debounce_inst|clk_div[5]~24 ),
	.combout(\debounce_inst|clk_div[6]~25_combout ),
	.cout(\debounce_inst|clk_div[6]~26 ));
// synopsys translate_off
defparam \debounce_inst|clk_div[6]~25 .lut_mask = 16'h5A5F;
defparam \debounce_inst|clk_div[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y8_N11
dffeas \debounce_inst|clk_div[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\debounce_inst|clk_div[6]~25_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_inst|clk_div [6]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_inst|clk_div[6] .is_wysiwyg = "true";
defparam \debounce_inst|clk_div[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N12
cycloneive_lcell_comb \debounce_inst|clk_div[7]~27 (
// Equation(s):
// \debounce_inst|clk_div[7]~27_combout  = (\debounce_inst|clk_div [7] & (\debounce_inst|clk_div[6]~26  $ (GND))) # (!\debounce_inst|clk_div [7] & (!\debounce_inst|clk_div[6]~26  & VCC))
// \debounce_inst|clk_div[7]~28  = CARRY((\debounce_inst|clk_div [7] & !\debounce_inst|clk_div[6]~26 ))

	.dataa(\debounce_inst|clk_div [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\debounce_inst|clk_div[6]~26 ),
	.combout(\debounce_inst|clk_div[7]~27_combout ),
	.cout(\debounce_inst|clk_div[7]~28 ));
// synopsys translate_off
defparam \debounce_inst|clk_div[7]~27 .lut_mask = 16'hA50A;
defparam \debounce_inst|clk_div[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y8_N13
dffeas \debounce_inst|clk_div[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\debounce_inst|clk_div[7]~27_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_inst|clk_div [7]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_inst|clk_div[7] .is_wysiwyg = "true";
defparam \debounce_inst|clk_div[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N26
cycloneive_lcell_comb \debounce_inst|WideAnd0~1 (
// Equation(s):
// \debounce_inst|WideAnd0~1_combout  = (\debounce_inst|clk_div [5] & (\debounce_inst|clk_div [6] & (\debounce_inst|clk_div [7] & \debounce_inst|clk_div [4])))

	.dataa(\debounce_inst|clk_div [5]),
	.datab(\debounce_inst|clk_div [6]),
	.datac(\debounce_inst|clk_div [7]),
	.datad(\debounce_inst|clk_div [4]),
	.cin(gnd),
	.combout(\debounce_inst|WideAnd0~1_combout ),
	.cout());
// synopsys translate_off
defparam \debounce_inst|WideAnd0~1 .lut_mask = 16'h8000;
defparam \debounce_inst|WideAnd0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N8
cycloneive_lcell_comb \debounce_inst|WideAnd0~0 (
// Equation(s):
// \debounce_inst|WideAnd0~0_combout  = (\debounce_inst|clk_div [2] & (\debounce_inst|clk_div [0] & (\debounce_inst|clk_div [1] & \debounce_inst|clk_div [3])))

	.dataa(\debounce_inst|clk_div [2]),
	.datab(\debounce_inst|clk_div [0]),
	.datac(\debounce_inst|clk_div [1]),
	.datad(\debounce_inst|clk_div [3]),
	.cin(gnd),
	.combout(\debounce_inst|WideAnd0~0_combout ),
	.cout());
// synopsys translate_off
defparam \debounce_inst|WideAnd0~0 .lut_mask = 16'h8000;
defparam \debounce_inst|WideAnd0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N14
cycloneive_lcell_comb \debounce_inst|clk_div[8]~29 (
// Equation(s):
// \debounce_inst|clk_div[8]~29_combout  = (\debounce_inst|clk_div [8] & (!\debounce_inst|clk_div[7]~28 )) # (!\debounce_inst|clk_div [8] & ((\debounce_inst|clk_div[7]~28 ) # (GND)))
// \debounce_inst|clk_div[8]~30  = CARRY((!\debounce_inst|clk_div[7]~28 ) # (!\debounce_inst|clk_div [8]))

	.dataa(gnd),
	.datab(\debounce_inst|clk_div [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\debounce_inst|clk_div[7]~28 ),
	.combout(\debounce_inst|clk_div[8]~29_combout ),
	.cout(\debounce_inst|clk_div[8]~30 ));
// synopsys translate_off
defparam \debounce_inst|clk_div[8]~29 .lut_mask = 16'h3C3F;
defparam \debounce_inst|clk_div[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y8_N15
dffeas \debounce_inst|clk_div[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\debounce_inst|clk_div[8]~29_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_inst|clk_div [8]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_inst|clk_div[8] .is_wysiwyg = "true";
defparam \debounce_inst|clk_div[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N16
cycloneive_lcell_comb \debounce_inst|clk_div[9]~31 (
// Equation(s):
// \debounce_inst|clk_div[9]~31_combout  = (\debounce_inst|clk_div [9] & (\debounce_inst|clk_div[8]~30  $ (GND))) # (!\debounce_inst|clk_div [9] & (!\debounce_inst|clk_div[8]~30  & VCC))
// \debounce_inst|clk_div[9]~32  = CARRY((\debounce_inst|clk_div [9] & !\debounce_inst|clk_div[8]~30 ))

	.dataa(gnd),
	.datab(\debounce_inst|clk_div [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\debounce_inst|clk_div[8]~30 ),
	.combout(\debounce_inst|clk_div[9]~31_combout ),
	.cout(\debounce_inst|clk_div[9]~32 ));
// synopsys translate_off
defparam \debounce_inst|clk_div[9]~31 .lut_mask = 16'hC30C;
defparam \debounce_inst|clk_div[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y8_N17
dffeas \debounce_inst|clk_div[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\debounce_inst|clk_div[9]~31_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_inst|clk_div [9]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_inst|clk_div[9] .is_wysiwyg = "true";
defparam \debounce_inst|clk_div[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N18
cycloneive_lcell_comb \debounce_inst|clk_div[10]~33 (
// Equation(s):
// \debounce_inst|clk_div[10]~33_combout  = (\debounce_inst|clk_div [10] & (!\debounce_inst|clk_div[9]~32 )) # (!\debounce_inst|clk_div [10] & ((\debounce_inst|clk_div[9]~32 ) # (GND)))
// \debounce_inst|clk_div[10]~34  = CARRY((!\debounce_inst|clk_div[9]~32 ) # (!\debounce_inst|clk_div [10]))

	.dataa(gnd),
	.datab(\debounce_inst|clk_div [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\debounce_inst|clk_div[9]~32 ),
	.combout(\debounce_inst|clk_div[10]~33_combout ),
	.cout(\debounce_inst|clk_div[10]~34 ));
// synopsys translate_off
defparam \debounce_inst|clk_div[10]~33 .lut_mask = 16'h3C3F;
defparam \debounce_inst|clk_div[10]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y8_N19
dffeas \debounce_inst|clk_div[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\debounce_inst|clk_div[10]~33_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_inst|clk_div [10]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_inst|clk_div[10] .is_wysiwyg = "true";
defparam \debounce_inst|clk_div[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N20
cycloneive_lcell_comb \debounce_inst|clk_div[11]~35 (
// Equation(s):
// \debounce_inst|clk_div[11]~35_combout  = (\debounce_inst|clk_div [11] & (\debounce_inst|clk_div[10]~34  $ (GND))) # (!\debounce_inst|clk_div [11] & (!\debounce_inst|clk_div[10]~34  & VCC))
// \debounce_inst|clk_div[11]~36  = CARRY((\debounce_inst|clk_div [11] & !\debounce_inst|clk_div[10]~34 ))

	.dataa(gnd),
	.datab(\debounce_inst|clk_div [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\debounce_inst|clk_div[10]~34 ),
	.combout(\debounce_inst|clk_div[11]~35_combout ),
	.cout(\debounce_inst|clk_div[11]~36 ));
// synopsys translate_off
defparam \debounce_inst|clk_div[11]~35 .lut_mask = 16'hC30C;
defparam \debounce_inst|clk_div[11]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y8_N21
dffeas \debounce_inst|clk_div[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\debounce_inst|clk_div[11]~35_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_inst|clk_div [11]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_inst|clk_div[11] .is_wysiwyg = "true";
defparam \debounce_inst|clk_div[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N30
cycloneive_lcell_comb \debounce_inst|WideAnd0~2 (
// Equation(s):
// \debounce_inst|WideAnd0~2_combout  = (\debounce_inst|clk_div [10] & (\debounce_inst|clk_div [9] & (\debounce_inst|clk_div [8] & \debounce_inst|clk_div [11])))

	.dataa(\debounce_inst|clk_div [10]),
	.datab(\debounce_inst|clk_div [9]),
	.datac(\debounce_inst|clk_div [8]),
	.datad(\debounce_inst|clk_div [11]),
	.cin(gnd),
	.combout(\debounce_inst|WideAnd0~2_combout ),
	.cout());
// synopsys translate_off
defparam \debounce_inst|WideAnd0~2 .lut_mask = 16'h8000;
defparam \debounce_inst|WideAnd0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N22
cycloneive_lcell_comb \debounce_inst|clk_div[12]~37 (
// Equation(s):
// \debounce_inst|clk_div[12]~37_combout  = (\debounce_inst|clk_div [12] & (!\debounce_inst|clk_div[11]~36 )) # (!\debounce_inst|clk_div [12] & ((\debounce_inst|clk_div[11]~36 ) # (GND)))
// \debounce_inst|clk_div[12]~38  = CARRY((!\debounce_inst|clk_div[11]~36 ) # (!\debounce_inst|clk_div [12]))

	.dataa(\debounce_inst|clk_div [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\debounce_inst|clk_div[11]~36 ),
	.combout(\debounce_inst|clk_div[12]~37_combout ),
	.cout(\debounce_inst|clk_div[12]~38 ));
// synopsys translate_off
defparam \debounce_inst|clk_div[12]~37 .lut_mask = 16'h5A5F;
defparam \debounce_inst|clk_div[12]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y8_N23
dffeas \debounce_inst|clk_div[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\debounce_inst|clk_div[12]~37_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_inst|clk_div [12]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_inst|clk_div[12] .is_wysiwyg = "true";
defparam \debounce_inst|clk_div[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N24
cycloneive_lcell_comb \debounce_inst|clk_div[13]~39 (
// Equation(s):
// \debounce_inst|clk_div[13]~39_combout  = (\debounce_inst|clk_div [13] & (\debounce_inst|clk_div[12]~38  $ (GND))) # (!\debounce_inst|clk_div [13] & (!\debounce_inst|clk_div[12]~38  & VCC))
// \debounce_inst|clk_div[13]~40  = CARRY((\debounce_inst|clk_div [13] & !\debounce_inst|clk_div[12]~38 ))

	.dataa(gnd),
	.datab(\debounce_inst|clk_div [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\debounce_inst|clk_div[12]~38 ),
	.combout(\debounce_inst|clk_div[13]~39_combout ),
	.cout(\debounce_inst|clk_div[13]~40 ));
// synopsys translate_off
defparam \debounce_inst|clk_div[13]~39 .lut_mask = 16'hC30C;
defparam \debounce_inst|clk_div[13]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y8_N25
dffeas \debounce_inst|clk_div[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\debounce_inst|clk_div[13]~39_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_inst|clk_div [13]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_inst|clk_div[13] .is_wysiwyg = "true";
defparam \debounce_inst|clk_div[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N26
cycloneive_lcell_comb \debounce_inst|clk_div[14]~41 (
// Equation(s):
// \debounce_inst|clk_div[14]~41_combout  = (\debounce_inst|clk_div [14] & (!\debounce_inst|clk_div[13]~40 )) # (!\debounce_inst|clk_div [14] & ((\debounce_inst|clk_div[13]~40 ) # (GND)))
// \debounce_inst|clk_div[14]~42  = CARRY((!\debounce_inst|clk_div[13]~40 ) # (!\debounce_inst|clk_div [14]))

	.dataa(\debounce_inst|clk_div [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\debounce_inst|clk_div[13]~40 ),
	.combout(\debounce_inst|clk_div[14]~41_combout ),
	.cout(\debounce_inst|clk_div[14]~42 ));
// synopsys translate_off
defparam \debounce_inst|clk_div[14]~41 .lut_mask = 16'h5A5F;
defparam \debounce_inst|clk_div[14]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y8_N27
dffeas \debounce_inst|clk_div[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\debounce_inst|clk_div[14]~41_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_inst|clk_div [14]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_inst|clk_div[14] .is_wysiwyg = "true";
defparam \debounce_inst|clk_div[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N28
cycloneive_lcell_comb \debounce_inst|clk_div[15]~43 (
// Equation(s):
// \debounce_inst|clk_div[15]~43_combout  = \debounce_inst|clk_div[14]~42  $ (!\debounce_inst|clk_div [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\debounce_inst|clk_div [15]),
	.cin(\debounce_inst|clk_div[14]~42 ),
	.combout(\debounce_inst|clk_div[15]~43_combout ),
	.cout());
// synopsys translate_off
defparam \debounce_inst|clk_div[15]~43 .lut_mask = 16'hF00F;
defparam \debounce_inst|clk_div[15]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y8_N29
dffeas \debounce_inst|clk_div[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\debounce_inst|clk_div[15]~43_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_inst|clk_div [15]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_inst|clk_div[15] .is_wysiwyg = "true";
defparam \debounce_inst|clk_div[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N28
cycloneive_lcell_comb \debounce_inst|WideAnd0~3 (
// Equation(s):
// \debounce_inst|WideAnd0~3_combout  = (\debounce_inst|clk_div [12] & (\debounce_inst|clk_div [13] & (\debounce_inst|clk_div [14] & \debounce_inst|clk_div [15])))

	.dataa(\debounce_inst|clk_div [12]),
	.datab(\debounce_inst|clk_div [13]),
	.datac(\debounce_inst|clk_div [14]),
	.datad(\debounce_inst|clk_div [15]),
	.cin(gnd),
	.combout(\debounce_inst|WideAnd0~3_combout ),
	.cout());
// synopsys translate_off
defparam \debounce_inst|WideAnd0~3 .lut_mask = 16'h8000;
defparam \debounce_inst|WideAnd0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N22
cycloneive_lcell_comb \debounce_inst|WideAnd0~4 (
// Equation(s):
// \debounce_inst|WideAnd0~4_combout  = (\debounce_inst|WideAnd0~1_combout  & (\debounce_inst|WideAnd0~0_combout  & (\debounce_inst|WideAnd0~2_combout  & \debounce_inst|WideAnd0~3_combout )))

	.dataa(\debounce_inst|WideAnd0~1_combout ),
	.datab(\debounce_inst|WideAnd0~0_combout ),
	.datac(\debounce_inst|WideAnd0~2_combout ),
	.datad(\debounce_inst|WideAnd0~3_combout ),
	.cin(gnd),
	.combout(\debounce_inst|WideAnd0~4_combout ),
	.cout());
// synopsys translate_off
defparam \debounce_inst|WideAnd0~4 .lut_mask = 16'h8000;
defparam \debounce_inst|WideAnd0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y9_N16
cycloneive_lcell_comb \debounce_inst|button_3_count[3]~3 (
// Equation(s):
// \debounce_inst|button_3_count[3]~3_combout  = (\debounce_inst|WideAnd0~4_combout  & ((\debounce_inst|button_s [3] & ((!\debounce_inst|button_out~2_combout ))) # (!\debounce_inst|button_s [3] & (\debounce_inst|WideNor3~0_combout ))))

	.dataa(\debounce_inst|button_s [3]),
	.datab(\debounce_inst|WideNor3~0_combout ),
	.datac(\debounce_inst|WideAnd0~4_combout ),
	.datad(\debounce_inst|button_out~2_combout ),
	.cin(gnd),
	.combout(\debounce_inst|button_3_count[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \debounce_inst|button_3_count[3]~3 .lut_mask = 16'h40E0;
defparam \debounce_inst|button_3_count[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y9_N8
cycloneive_lcell_comb \debounce_inst|button_3_count[0]~4 (
// Equation(s):
// \debounce_inst|button_3_count[0]~4_combout  = \debounce_inst|button_3_count [0] $ (\debounce_inst|button_3_count[3]~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\debounce_inst|button_3_count [0]),
	.datad(\debounce_inst|button_3_count[3]~3_combout ),
	.cin(gnd),
	.combout(\debounce_inst|button_3_count[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \debounce_inst|button_3_count[0]~4 .lut_mask = 16'h0FF0;
defparam \debounce_inst|button_3_count[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y9_N9
dffeas \debounce_inst|button_3_count[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\debounce_inst|button_3_count[0]~4_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_inst|button_3_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_inst|button_3_count[0] .is_wysiwyg = "true";
defparam \debounce_inst|button_3_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y9_N20
cycloneive_lcell_comb \debounce_inst|button_3_count[1]~6 (
// Equation(s):
// \debounce_inst|button_3_count[1]~6_cout  = CARRY(\debounce_inst|button_3_count [0])

	.dataa(gnd),
	.datab(\debounce_inst|button_3_count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\debounce_inst|button_3_count[1]~6_cout ));
// synopsys translate_off
defparam \debounce_inst|button_3_count[1]~6 .lut_mask = 16'h00CC;
defparam \debounce_inst|button_3_count[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y9_N22
cycloneive_lcell_comb \debounce_inst|button_3_count[1]~7 (
// Equation(s):
// \debounce_inst|button_3_count[1]~7_combout  = (\debounce_inst|button_3_count [1] & ((\debounce_inst|always1~1_combout  & (\debounce_inst|button_3_count[1]~6_cout  & VCC)) # (!\debounce_inst|always1~1_combout  & (!\debounce_inst|button_3_count[1]~6_cout 
// )))) # (!\debounce_inst|button_3_count [1] & ((\debounce_inst|always1~1_combout  & (!\debounce_inst|button_3_count[1]~6_cout )) # (!\debounce_inst|always1~1_combout  & ((\debounce_inst|button_3_count[1]~6_cout ) # (GND)))))
// \debounce_inst|button_3_count[1]~8  = CARRY((\debounce_inst|button_3_count [1] & (!\debounce_inst|always1~1_combout  & !\debounce_inst|button_3_count[1]~6_cout )) # (!\debounce_inst|button_3_count [1] & ((!\debounce_inst|button_3_count[1]~6_cout ) # 
// (!\debounce_inst|always1~1_combout ))))

	.dataa(\debounce_inst|button_3_count [1]),
	.datab(\debounce_inst|always1~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\debounce_inst|button_3_count[1]~6_cout ),
	.combout(\debounce_inst|button_3_count[1]~7_combout ),
	.cout(\debounce_inst|button_3_count[1]~8 ));
// synopsys translate_off
defparam \debounce_inst|button_3_count[1]~7 .lut_mask = 16'h9617;
defparam \debounce_inst|button_3_count[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X4_Y9_N23
dffeas \debounce_inst|button_3_count[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\debounce_inst|button_3_count[1]~7_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\debounce_inst|button_3_count[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_inst|button_3_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_inst|button_3_count[1] .is_wysiwyg = "true";
defparam \debounce_inst|button_3_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y9_N24
cycloneive_lcell_comb \debounce_inst|button_3_count[2]~9 (
// Equation(s):
// \debounce_inst|button_3_count[2]~9_combout  = ((\debounce_inst|always1~1_combout  $ (\debounce_inst|button_3_count [2] $ (!\debounce_inst|button_3_count[1]~8 )))) # (GND)
// \debounce_inst|button_3_count[2]~10  = CARRY((\debounce_inst|always1~1_combout  & ((\debounce_inst|button_3_count [2]) # (!\debounce_inst|button_3_count[1]~8 ))) # (!\debounce_inst|always1~1_combout  & (\debounce_inst|button_3_count [2] & 
// !\debounce_inst|button_3_count[1]~8 )))

	.dataa(\debounce_inst|always1~1_combout ),
	.datab(\debounce_inst|button_3_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\debounce_inst|button_3_count[1]~8 ),
	.combout(\debounce_inst|button_3_count[2]~9_combout ),
	.cout(\debounce_inst|button_3_count[2]~10 ));
// synopsys translate_off
defparam \debounce_inst|button_3_count[2]~9 .lut_mask = 16'h698E;
defparam \debounce_inst|button_3_count[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X4_Y9_N25
dffeas \debounce_inst|button_3_count[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\debounce_inst|button_3_count[2]~9_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\debounce_inst|button_3_count[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_inst|button_3_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_inst|button_3_count[2] .is_wysiwyg = "true";
defparam \debounce_inst|button_3_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y9_N18
cycloneive_lcell_comb \debounce_inst|WideNor3~0 (
// Equation(s):
// \debounce_inst|WideNor3~0_combout  = (\debounce_inst|button_3_count [3]) # ((\debounce_inst|button_3_count [0]) # ((\debounce_inst|button_3_count [1]) # (\debounce_inst|button_3_count [2])))

	.dataa(\debounce_inst|button_3_count [3]),
	.datab(\debounce_inst|button_3_count [0]),
	.datac(\debounce_inst|button_3_count [1]),
	.datad(\debounce_inst|button_3_count [2]),
	.cin(gnd),
	.combout(\debounce_inst|WideNor3~0_combout ),
	.cout());
// synopsys translate_off
defparam \debounce_inst|WideNor3~0 .lut_mask = 16'hFFFE;
defparam \debounce_inst|WideNor3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y9_N10
cycloneive_lcell_comb \debounce_inst|always1~1 (
// Equation(s):
// \debounce_inst|always1~1_combout  = (!\debounce_inst|button_s [3] & \debounce_inst|WideNor3~0_combout )

	.dataa(\debounce_inst|button_s [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\debounce_inst|WideNor3~0_combout ),
	.cin(gnd),
	.combout(\debounce_inst|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \debounce_inst|always1~1 .lut_mask = 16'h5500;
defparam \debounce_inst|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y9_N26
cycloneive_lcell_comb \debounce_inst|button_3_count[3]~11 (
// Equation(s):
// \debounce_inst|button_3_count[3]~11_combout  = \debounce_inst|button_3_count [3] $ (\debounce_inst|button_3_count[2]~10  $ (\debounce_inst|always1~1_combout ))

	.dataa(\debounce_inst|button_3_count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\debounce_inst|always1~1_combout ),
	.cin(\debounce_inst|button_3_count[2]~10 ),
	.combout(\debounce_inst|button_3_count[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \debounce_inst|button_3_count[3]~11 .lut_mask = 16'hA55A;
defparam \debounce_inst|button_3_count[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X4_Y9_N27
dffeas \debounce_inst|button_3_count[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\debounce_inst|button_3_count[3]~11_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\debounce_inst|button_3_count[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_inst|button_3_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_inst|button_3_count[3] .is_wysiwyg = "true";
defparam \debounce_inst|button_3_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y9_N12
cycloneive_lcell_comb \debounce_inst|button_out~2 (
// Equation(s):
// \debounce_inst|button_out~2_combout  = (\debounce_inst|button_3_count [3] & (\debounce_inst|button_3_count [0] & (\debounce_inst|button_3_count [1] & \debounce_inst|button_3_count [2])))

	.dataa(\debounce_inst|button_3_count [3]),
	.datab(\debounce_inst|button_3_count [0]),
	.datac(\debounce_inst|button_3_count [1]),
	.datad(\debounce_inst|button_3_count [2]),
	.cin(gnd),
	.combout(\debounce_inst|button_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \debounce_inst|button_out~2 .lut_mask = 16'h8000;
defparam \debounce_inst|button_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y8_N2
cycloneive_lcell_comb \debounce_inst|button_out~3 (
// Equation(s):
// \debounce_inst|button_out~3_combout  = (\debounce_inst|WideNor3~0_combout  & ((\debounce_inst|button_out~2_combout ) # (\debounce_inst|button_out [3])))

	.dataa(\debounce_inst|button_out~2_combout ),
	.datab(gnd),
	.datac(\debounce_inst|button_out [3]),
	.datad(\debounce_inst|WideNor3~0_combout ),
	.cin(gnd),
	.combout(\debounce_inst|button_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \debounce_inst|button_out~3 .lut_mask = 16'hFA00;
defparam \debounce_inst|button_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y8_N3
dffeas \debounce_inst|button_out[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\debounce_inst|button_out~3_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\debounce_inst|WideAnd0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_inst|button_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_inst|button_out[3] .is_wysiwyg = "true";
defparam \debounce_inst|button_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N14
cycloneive_lcell_comb \comb~0 (
// Equation(s):
// \comb~0_combout  = (\debounce_inst|button_out [3]) # (!\rst~q )

	.dataa(\rst~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\debounce_inst|button_out [3]),
	.cin(gnd),
	.combout(\comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb~0 .lut_mask = 16'hFF55;
defparam \comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y19_N15
dffeas \CPU_inst|RST_hold (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\comb~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|RST_hold~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|RST_hold .is_wysiwyg = "true";
defparam \CPU_inst|RST_hold .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N2
cycloneive_lcell_comb \CPU_inst|RST~0 (
// Equation(s):
// \CPU_inst|RST~0_combout  = ((\CPU_inst|RST_hold~q ) # (\debounce_inst|button_out [3])) # (!\rst~q )

	.dataa(\rst~q ),
	.datab(gnd),
	.datac(\CPU_inst|RST_hold~q ),
	.datad(\debounce_inst|button_out [3]),
	.cin(gnd),
	.combout(\CPU_inst|RST~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|RST~0 .lut_mask = 16'hFFF5;
defparam \CPU_inst|RST~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y19_N3
dffeas \CPU_inst|RST (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|RST~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|RST~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|RST .is_wysiwyg = "true";
defparam \CPU_inst|RST .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G0
cycloneive_clkctrl \CPU_inst|RST~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CPU_inst|RST~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CPU_inst|RST~clkctrl_outclk ));
// synopsys translate_off
defparam \CPU_inst|RST~clkctrl .clock_type = "global clock";
defparam \CPU_inst|RST~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X17_Y12_N21
dffeas \CPU_inst|PC0|p_miss (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|p_miss~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|p_miss~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|p_miss .is_wysiwyg = "true";
defparam \CPU_inst|PC0|p_miss .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y13_N1
dffeas \CPU_inst|PC0|prev_branch_taken (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|take_branch~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|prev_branch_taken~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|prev_branch_taken .is_wysiwyg = "true";
defparam \CPU_inst|PC0|prev_branch_taken .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N30
cycloneive_lcell_comb \CPU_inst|PC0|decoder_rst~0 (
// Equation(s):
// \CPU_inst|PC0|decoder_rst~0_combout  = (!\CPU_inst|PC0|prev_branch_taken~q  & !\CPU_inst|RST~q )

	.dataa(\CPU_inst|PC0|prev_branch_taken~q ),
	.datab(gnd),
	.datac(\CPU_inst|RST~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|decoder_rst~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|decoder_rst~0 .lut_mask = 16'h0505;
defparam \CPU_inst|PC0|decoder_rst~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N22
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_reg[11]~0 (
// Equation(s):
// \CPU_inst|decode_unit0|I_reg[11]~0_combout  = ((\CPU_inst|PC0|take_branch~3_combout ) # ((!\CPU_inst|decode_unit0|prev_hazard~q  & \p_cache_inst|p_cache_miss~combout ))) # (!\CPU_inst|PC0|decoder_rst~0_combout )

	.dataa(\CPU_inst|decode_unit0|prev_hazard~q ),
	.datab(\CPU_inst|PC0|decoder_rst~0_combout ),
	.datac(\p_cache_inst|p_cache_miss~combout ),
	.datad(\CPU_inst|PC0|take_branch~3_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_reg[11]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg[11]~0 .lut_mask = 16'hFF73;
defparam \CPU_inst|decode_unit0|I_reg[11]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N6
cycloneive_lcell_comb \CPU_inst|PC0|stack_pop~5 (
// Equation(s):
// \CPU_inst|PC0|stack_pop~5_combout  = (!\CPU_inst|interrupt~q  & (!\CPU_inst|CALL2~q  & !\CPU_inst|XEC2~q ))

	.dataa(\CPU_inst|interrupt~q ),
	.datab(\CPU_inst|CALL2~q ),
	.datac(gnd),
	.datad(\CPU_inst|XEC2~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|stack_pop~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|stack_pop~5 .lut_mask = 16'h0011;
defparam \CPU_inst|PC0|stack_pop~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N1
cycloneive_io_ibuf \sdram_dq[5]~input (
	.i(sdram_dq[5]),
	.ibar(gnd),
	.o(\sdram_dq[5]~input_o ));
// synopsys translate_off
defparam \sdram_dq[5]~input .bus_hold = "false";
defparam \sdram_dq[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N26
cycloneive_lcell_comb \SDRAM_controller|from_mem[5]~feeder (
// Equation(s):
// \SDRAM_controller|from_mem[5]~feeder_combout  = \sdram_dq[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram_dq[5]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|from_mem[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|from_mem[5]~feeder .lut_mask = 16'hF0F0;
defparam \SDRAM_controller|from_mem[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N20
cycloneive_lcell_comb \SDRAM_controller|state~68 (
// Equation(s):
// \SDRAM_controller|state~68_combout  = (\SDRAM_controller|state.S_ACTIVATE_NOP2~q  & (\rst~q  & !\SDRAM_controller|wren~q ))

	.dataa(\SDRAM_controller|state.S_ACTIVATE_NOP2~q ),
	.datab(gnd),
	.datac(\rst~q ),
	.datad(\SDRAM_controller|wren~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|state~68_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~68 .lut_mask = 16'h00A0;
defparam \SDRAM_controller|state~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y5_N21
dffeas \SDRAM_controller|state.S_READ (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_READ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_READ .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_READ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N30
cycloneive_lcell_comb \SDRAM_controller|state~94 (
// Equation(s):
// \SDRAM_controller|state~94_combout  = (\SDRAM_controller|state.S_READ~q  & \rst~q )

	.dataa(gnd),
	.datab(\SDRAM_controller|state.S_READ~q ),
	.datac(\rst~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|state~94_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~94 .lut_mask = 16'hC0C0;
defparam \SDRAM_controller|state~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y4_N31
dffeas \SDRAM_controller|state.S_READ_NOP1 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_READ_NOP1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_READ_NOP1 .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_READ_NOP1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N14
cycloneive_lcell_comb \SDRAM_controller|state~81 (
// Equation(s):
// \SDRAM_controller|state~81_combout  = (\rst~q  & \SDRAM_controller|state.S_READ_NOP1~q )

	.dataa(gnd),
	.datab(\rst~q ),
	.datac(\SDRAM_controller|state.S_READ_NOP1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|state~81_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~81 .lut_mask = 16'hC0C0;
defparam \SDRAM_controller|state~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y4_N15
dffeas \SDRAM_controller|state.S_READ_NOP2 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_READ_NOP2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_READ_NOP2 .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_READ_NOP2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N24
cycloneive_lcell_comb \SDRAM_controller|state~82 (
// Equation(s):
// \SDRAM_controller|state~82_combout  = (\rst~q  & \SDRAM_controller|state.S_READ_NOP2~q )

	.dataa(gnd),
	.datab(\rst~q ),
	.datac(\SDRAM_controller|state.S_READ_NOP2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|state~82_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~82 .lut_mask = 16'hC0C0;
defparam \SDRAM_controller|state~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y4_N25
dffeas \SDRAM_controller|state.S_READ_NOP3 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_READ_NOP3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_READ_NOP3 .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_READ_NOP3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N4
cycloneive_lcell_comb \SDRAM_controller|Selector29~0 (
// Equation(s):
// \SDRAM_controller|Selector29~0_combout  = (\SDRAM_controller|state.S_READ_NOP3~q ) # ((\SDRAM_controller|state.S_READ_DATA~q  & ((!\SDRAM_controller|burst_count [2]) # (!\SDRAM_controller|burst_count [1]))))

	.dataa(\SDRAM_controller|burst_count [1]),
	.datab(\SDRAM_controller|burst_count [2]),
	.datac(\SDRAM_controller|state.S_READ_DATA~q ),
	.datad(\SDRAM_controller|state.S_READ_NOP3~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector29~0 .lut_mask = 16'hFF70;
defparam \SDRAM_controller|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y4_N5
dffeas \SDRAM_controller|state.S_READ_DATA (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector29~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_READ_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_READ_DATA .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_READ_DATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N22
cycloneive_lcell_comb \SDRAM_controller|from_mem[4]~0 (
// Equation(s):
// \SDRAM_controller|from_mem[4]~0_combout  = (\SDRAM_controller|state.S_READ_DATA~q  & \rst~q )

	.dataa(gnd),
	.datab(\SDRAM_controller|state.S_READ_DATA~q ),
	.datac(\rst~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|from_mem[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|from_mem[4]~0 .lut_mask = 16'hC0C0;
defparam \SDRAM_controller|from_mem[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N27
dffeas \SDRAM_controller|from_mem[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|from_mem[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|from_mem[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|from_mem [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|from_mem[5] .is_wysiwyg = "true";
defparam \SDRAM_controller|from_mem[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N30
cycloneive_lcell_comb \arbiter_inst|Selector6~2 (
// Equation(s):
// \arbiter_inst|Selector6~2_combout  = (!\arbiter_inst|mem_address_base[7]~5_combout  & (\arbiter_inst|state.S_PORT1_READ~q  & ((!\arbiter_inst|Selector7~2_combout ) # (!\arbiter_inst|state.S_IDLE~q ))))

	.dataa(\arbiter_inst|mem_address_base[7]~5_combout ),
	.datab(\arbiter_inst|state.S_IDLE~q ),
	.datac(\arbiter_inst|state.S_PORT1_READ~q ),
	.datad(\arbiter_inst|Selector7~2_combout ),
	.cin(gnd),
	.combout(\arbiter_inst|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|Selector6~2 .lut_mask = 16'h1050;
defparam \arbiter_inst|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N4
cycloneive_lcell_comb \arbiter_inst|Selector6~3 (
// Equation(s):
// \arbiter_inst|Selector6~3_combout  = (\arbiter_inst|Selector6~2_combout ) # ((!\arbiter_inst|state.S_IDLE~q  & \arbiter_inst|always0~0_combout ))

	.dataa(\arbiter_inst|Selector6~2_combout ),
	.datab(\arbiter_inst|state.S_IDLE~q ),
	.datac(\arbiter_inst|always0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\arbiter_inst|Selector6~3_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|Selector6~3 .lut_mask = 16'hBABA;
defparam \arbiter_inst|Selector6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N5
dffeas \arbiter_inst|state.S_PORT1_READ (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|Selector6~3_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|state.S_PORT1_READ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|state.S_PORT1_READ .is_wysiwyg = "true";
defparam \arbiter_inst|state.S_PORT1_READ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N12
cycloneive_lcell_comb \arbiter_inst|port1_from_mem[7][4]~4 (
// Equation(s):
// \arbiter_inst|port1_from_mem[7][4]~4_combout  = (\SDRAM_controller|ready~q  & \arbiter_inst|state.S_PORT1_READ~q )

	.dataa(\SDRAM_controller|ready~q ),
	.datab(gnd),
	.datac(\arbiter_inst|state.S_PORT1_READ~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\arbiter_inst|port1_from_mem[7][4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[7][4]~4 .lut_mask = 16'hA0A0;
defparam \arbiter_inst|port1_from_mem[7][4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N18
cycloneive_lcell_comb \arbiter_inst|port1_from_mem[0][0]~10 (
// Equation(s):
// \arbiter_inst|port1_from_mem[0][0]~10_combout  = (!\SDRAM_controller|burst_count [1] & (!\SDRAM_controller|burst_count [0] & (!\SDRAM_controller|burst_count [2] & \arbiter_inst|port1_from_mem[7][4]~4_combout )))

	.dataa(\SDRAM_controller|burst_count [1]),
	.datab(\SDRAM_controller|burst_count [0]),
	.datac(\SDRAM_controller|burst_count [2]),
	.datad(\arbiter_inst|port1_from_mem[7][4]~4_combout ),
	.cin(gnd),
	.combout(\arbiter_inst|port1_from_mem[0][0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[0][0]~10 .lut_mask = 16'h0100;
defparam \arbiter_inst|port1_from_mem[0][0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N7
dffeas \arbiter_inst|port1_from_mem[0][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_controller|from_mem [5]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|port1_from_mem[0][0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port1_from_mem[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[0][5] .is_wysiwyg = "true";
defparam \arbiter_inst|port1_from_mem[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N0
cycloneive_lcell_comb \p_cache_inst|CPU_address_hold[2]~14 (
// Equation(s):
// \p_cache_inst|CPU_address_hold[2]~14_combout  = (\p_cache_inst|CPU_address_hold [2] & (\arbiter_inst|arbiter_p1_ready~q  $ (VCC))) # (!\p_cache_inst|CPU_address_hold [2] & (\arbiter_inst|arbiter_p1_ready~q  & VCC))
// \p_cache_inst|CPU_address_hold[2]~15  = CARRY((\p_cache_inst|CPU_address_hold [2] & \arbiter_inst|arbiter_p1_ready~q ))

	.dataa(\p_cache_inst|CPU_address_hold [2]),
	.datab(\arbiter_inst|arbiter_p1_ready~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\p_cache_inst|CPU_address_hold[2]~14_combout ),
	.cout(\p_cache_inst|CPU_address_hold[2]~15 ));
// synopsys translate_off
defparam \p_cache_inst|CPU_address_hold[2]~14 .lut_mask = 16'h6688;
defparam \p_cache_inst|CPU_address_hold[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N1
cycloneive_io_ibuf \sdram_dq[3]~input (
	.i(sdram_dq[3]),
	.ibar(gnd),
	.o(\sdram_dq[3]~input_o ));
// synopsys translate_off
defparam \sdram_dq[3]~input .bus_hold = "false";
defparam \sdram_dq[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N16
cycloneive_lcell_comb \SDRAM_controller|from_mem[3]~feeder (
// Equation(s):
// \SDRAM_controller|from_mem[3]~feeder_combout  = \sdram_dq[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_dq[3]~input_o ),
	.cin(gnd),
	.combout(\SDRAM_controller|from_mem[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|from_mem[3]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_controller|from_mem[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N17
dffeas \SDRAM_controller|from_mem[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|from_mem[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|from_mem[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|from_mem [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|from_mem[3] .is_wysiwyg = "true";
defparam \SDRAM_controller|from_mem[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N11
dffeas \arbiter_inst|port1_from_mem[0][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_controller|from_mem [3]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|port1_from_mem[0][0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port1_from_mem[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[0][3] .is_wysiwyg = "true";
defparam \arbiter_inst|port1_from_mem[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N30
cycloneive_lcell_comb \CPU_inst|PC0|always2~1 (
// Equation(s):
// \CPU_inst|PC0|always2~1_combout  = (!\CPU_inst|interrupt~q  & ((\CPU_inst|CALL2~q ) # (!\CPU_inst|PC0|stack_pop~3_combout )))

	.dataa(\CPU_inst|PC0|stack_pop~3_combout ),
	.datab(\CPU_inst|CALL2~q ),
	.datac(\CPU_inst|interrupt~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|always2~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|always2~1 .lut_mask = 16'h0D0D;
defparam \CPU_inst|PC0|always2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N2
cycloneive_lcell_comb \p_cache_inst|CPU_address_hold[3]~16 (
// Equation(s):
// \p_cache_inst|CPU_address_hold[3]~16_combout  = (\p_cache_inst|CPU_address_hold [3] & (!\p_cache_inst|CPU_address_hold[2]~15 )) # (!\p_cache_inst|CPU_address_hold [3] & ((\p_cache_inst|CPU_address_hold[2]~15 ) # (GND)))
// \p_cache_inst|CPU_address_hold[3]~17  = CARRY((!\p_cache_inst|CPU_address_hold[2]~15 ) # (!\p_cache_inst|CPU_address_hold [3]))

	.dataa(gnd),
	.datab(\p_cache_inst|CPU_address_hold [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p_cache_inst|CPU_address_hold[2]~15 ),
	.combout(\p_cache_inst|CPU_address_hold[3]~16_combout ),
	.cout(\p_cache_inst|CPU_address_hold[3]~17 ));
// synopsys translate_off
defparam \p_cache_inst|CPU_address_hold[3]~16 .lut_mask = 16'h3C3F;
defparam \p_cache_inst|CPU_address_hold[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N12
cycloneive_lcell_comb \p_cache_inst|mem_req (
// Equation(s):
// \p_cache_inst|mem_req~combout  = (\p_cache_inst|fetch_active~q  & !\arbiter_inst|arbiter_p1_ready~q )

	.dataa(gnd),
	.datab(\p_cache_inst|fetch_active~q ),
	.datac(\arbiter_inst|arbiter_p1_ready~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\p_cache_inst|mem_req~combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|mem_req .lut_mask = 16'h0C0C;
defparam \p_cache_inst|mem_req .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N13
dffeas \MSC_inst|prev_p1_req (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\p_cache_inst|mem_req~combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MSC_inst|prev_p1_req~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MSC_inst|prev_p1_req .is_wysiwyg = "true";
defparam \MSC_inst|prev_p1_req .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N24
cycloneive_lcell_comb \MSC_inst|p1_active~0 (
// Equation(s):
// \MSC_inst|p1_active~0_combout  = (\MSC_inst|p1_active~q ) # ((!\MSC_inst|prev_p1_req~q  & (!\arbiter_inst|arbiter_p1_ready~q  & \p_cache_inst|fetch_active~q )))

	.dataa(\MSC_inst|prev_p1_req~q ),
	.datab(\arbiter_inst|arbiter_p1_ready~q ),
	.datac(\MSC_inst|p1_active~q ),
	.datad(\p_cache_inst|fetch_active~q ),
	.cin(gnd),
	.combout(\MSC_inst|p1_active~0_combout ),
	.cout());
// synopsys translate_off
defparam \MSC_inst|p1_active~0 .lut_mask = 16'hF1F0;
defparam \MSC_inst|p1_active~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N25
dffeas \MSC_inst|p1_active (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\MSC_inst|p1_active~0_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\arbiter_inst|arbiter_p1_ready~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MSC_inst|p1_active~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MSC_inst|p1_active .is_wysiwyg = "true";
defparam \MSC_inst|p1_active .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N18
cycloneive_lcell_comb \MSC_inst|p1_idle~0 (
// Equation(s):
// \MSC_inst|p1_idle~0_combout  = (!\arbiter_inst|arbiter_p1_ready~q  & ((\p_cache_inst|fetch_active~q ) # (\MSC_inst|p1_active~q )))

	.dataa(\arbiter_inst|arbiter_p1_ready~q ),
	.datab(\p_cache_inst|fetch_active~q ),
	.datac(gnd),
	.datad(\MSC_inst|p1_active~q ),
	.cin(gnd),
	.combout(\MSC_inst|p1_idle~0_combout ),
	.cout());
// synopsys translate_off
defparam \MSC_inst|p1_idle~0 .lut_mask = 16'h5544;
defparam \MSC_inst|p1_idle~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N6
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg[2]~80 (
// Equation(s):
// \CPU_inst|PC0|PC_reg[2]~80_combout  = (\CPU_inst|PC0|PC_reg[2]~94_combout  & ((\CPU_inst|interrupt~q ) # ((\CPU_inst|PC0|stack_pop~3_combout  & !\CPU_inst|CALL2~q ))))

	.dataa(\CPU_inst|interrupt~q ),
	.datab(\CPU_inst|PC0|stack_pop~3_combout ),
	.datac(\CPU_inst|PC0|PC_reg[2]~94_combout ),
	.datad(\CPU_inst|CALL2~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg[2]~80_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg[2]~80 .lut_mask = 16'hA0E0;
defparam \CPU_inst|PC0|PC_reg[2]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y5_N15
cycloneive_io_ibuf \sdram_dq[0]~input (
	.i(sdram_dq[0]),
	.ibar(gnd),
	.o(\sdram_dq[0]~input_o ));
// synopsys translate_off
defparam \sdram_dq[0]~input .bus_hold = "false";
defparam \sdram_dq[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N2
cycloneive_lcell_comb \SDRAM_controller|from_mem[0]~feeder (
// Equation(s):
// \SDRAM_controller|from_mem[0]~feeder_combout  = \sdram_dq[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_dq[0]~input_o ),
	.cin(gnd),
	.combout(\SDRAM_controller|from_mem[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|from_mem[0]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_controller|from_mem[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N3
dffeas \SDRAM_controller|from_mem[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|from_mem[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|from_mem[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|from_mem [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|from_mem[0] .is_wysiwyg = "true";
defparam \SDRAM_controller|from_mem[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N14
cycloneive_lcell_comb \arbiter_inst|port1_from_mem[0][0]~feeder (
// Equation(s):
// \arbiter_inst|port1_from_mem[0][0]~feeder_combout  = \SDRAM_controller|from_mem [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_controller|from_mem [0]),
	.cin(gnd),
	.combout(\arbiter_inst|port1_from_mem[0][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[0][0]~feeder .lut_mask = 16'hFF00;
defparam \arbiter_inst|port1_from_mem[0][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N15
dffeas \arbiter_inst|port1_from_mem[0][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|port1_from_mem[0][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arbiter_inst|port1_from_mem[0][0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port1_from_mem[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[0][0] .is_wysiwyg = "true";
defparam \arbiter_inst|port1_from_mem[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N6
cycloneive_lcell_comb \CPU_inst|decode_unit0|src_raddr_reg~3 (
// Equation(s):
// \CPU_inst|decode_unit0|src_raddr_reg~3_combout  = (\CPU_inst|decode_unit0|I_reg [11] & (((!\CPU_inst|decode_unit0|I_reg [15]) # (!\CPU_inst|decode_unit0|WideAnd0~0_combout )) # (!\CPU_inst|decode_unit0|src_raddr_reg~0_combout )))

	.dataa(\CPU_inst|decode_unit0|I_reg [11]),
	.datab(\CPU_inst|decode_unit0|src_raddr_reg~0_combout ),
	.datac(\CPU_inst|decode_unit0|WideAnd0~0_combout ),
	.datad(\CPU_inst|decode_unit0|I_reg [15]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|src_raddr_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|src_raddr_reg~3 .lut_mask = 16'h2AAA;
defparam \CPU_inst|decode_unit0|src_raddr_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N2
cycloneive_lcell_comb \CPU_inst|decode_unit0|dest_waddr_reg~3 (
// Equation(s):
// \CPU_inst|decode_unit0|dest_waddr_reg~3_combout  = (\CPU_inst|decode_unit0|I_reg [14] & ((\CPU_inst|decode_unit0|I_reg [15] & (\CPU_inst|decode_unit0|I_reg [11])) # (!\CPU_inst|decode_unit0|I_reg [15] & ((\CPU_inst|decode_unit0|I_reg [3]))))) # 
// (!\CPU_inst|decode_unit0|I_reg [14] & (((\CPU_inst|decode_unit0|I_reg [3]))))

	.dataa(\CPU_inst|decode_unit0|I_reg [14]),
	.datab(\CPU_inst|decode_unit0|I_reg [11]),
	.datac(\CPU_inst|decode_unit0|I_reg [3]),
	.datad(\CPU_inst|decode_unit0|I_reg [15]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|dest_waddr_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|dest_waddr_reg~3 .lut_mask = 16'hD8F0;
defparam \CPU_inst|decode_unit0|dest_waddr_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N3
dffeas \CPU_inst|decode_unit0|dest_waddr_reg[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|dest_waddr_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|PC_I_field_reg[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|dest_waddr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|dest_waddr_reg[3] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|dest_waddr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y19_N19
dffeas \CPU_inst|dest_waddr1[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|decode_unit0|dest_waddr_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|dest_waddr1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|dest_waddr1[3] .is_wysiwyg = "true";
defparam \CPU_inst|dest_waddr1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N10
cycloneive_lcell_comb \CPU_inst|dest_waddr2[3]~feeder (
// Equation(s):
// \CPU_inst|dest_waddr2[3]~feeder_combout  = \CPU_inst|dest_waddr1 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|dest_waddr1 [3]),
	.cin(gnd),
	.combout(\CPU_inst|dest_waddr2[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|dest_waddr2[3]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|dest_waddr2[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N11
dffeas \CPU_inst|dest_waddr2[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|dest_waddr2[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|dest_waddr2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|dest_waddr2[3] .is_wysiwyg = "true";
defparam \CPU_inst|dest_waddr2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N24
cycloneive_lcell_comb \CPU_inst|dest_waddr3[3]~feeder (
// Equation(s):
// \CPU_inst|dest_waddr3[3]~feeder_combout  = \CPU_inst|dest_waddr2 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|dest_waddr2 [3]),
	.cin(gnd),
	.combout(\CPU_inst|dest_waddr3[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|dest_waddr3[3]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|dest_waddr3[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N25
dffeas \CPU_inst|dest_waddr3[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|dest_waddr3[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|dest_waddr3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|dest_waddr3[3] .is_wysiwyg = "true";
defparam \CPU_inst|dest_waddr3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N26
cycloneive_lcell_comb \CPU_inst|dest_waddr4[3]~feeder (
// Equation(s):
// \CPU_inst|dest_waddr4[3]~feeder_combout  = \CPU_inst|dest_waddr3 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|dest_waddr3 [3]),
	.cin(gnd),
	.combout(\CPU_inst|dest_waddr4[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|dest_waddr4[3]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|dest_waddr4[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y21_N27
dffeas \CPU_inst|dest_waddr4[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|dest_waddr4[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|dest_waddr4 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|dest_waddr4[3] .is_wysiwyg = "true";
defparam \CPU_inst|dest_waddr4[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N10
cycloneive_lcell_comb \p_cache_inst|CPU_address_hold[7]~24 (
// Equation(s):
// \p_cache_inst|CPU_address_hold[7]~24_combout  = (\p_cache_inst|CPU_address_hold [7] & (!\p_cache_inst|CPU_address_hold[6]~23 )) # (!\p_cache_inst|CPU_address_hold [7] & ((\p_cache_inst|CPU_address_hold[6]~23 ) # (GND)))
// \p_cache_inst|CPU_address_hold[7]~25  = CARRY((!\p_cache_inst|CPU_address_hold[6]~23 ) # (!\p_cache_inst|CPU_address_hold [7]))

	.dataa(\p_cache_inst|CPU_address_hold [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\p_cache_inst|CPU_address_hold[6]~23 ),
	.combout(\p_cache_inst|CPU_address_hold[7]~24_combout ),
	.cout(\p_cache_inst|CPU_address_hold[7]~25 ));
// synopsys translate_off
defparam \p_cache_inst|CPU_address_hold[7]~24 .lut_mask = 16'h5A5F;
defparam \p_cache_inst|CPU_address_hold[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N12
cycloneive_lcell_comb \p_cache_inst|CPU_address_hold[8]~26 (
// Equation(s):
// \p_cache_inst|CPU_address_hold[8]~26_combout  = (\p_cache_inst|CPU_address_hold [8] & (\p_cache_inst|CPU_address_hold[7]~25  $ (GND))) # (!\p_cache_inst|CPU_address_hold [8] & (!\p_cache_inst|CPU_address_hold[7]~25  & VCC))
// \p_cache_inst|CPU_address_hold[8]~27  = CARRY((\p_cache_inst|CPU_address_hold [8] & !\p_cache_inst|CPU_address_hold[7]~25 ))

	.dataa(\p_cache_inst|CPU_address_hold [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\p_cache_inst|CPU_address_hold[7]~25 ),
	.combout(\p_cache_inst|CPU_address_hold[8]~26_combout ),
	.cout(\p_cache_inst|CPU_address_hold[8]~27 ));
// synopsys translate_off
defparam \p_cache_inst|CPU_address_hold[8]~26 .lut_mask = 16'hA50A;
defparam \p_cache_inst|CPU_address_hold[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N8
cycloneive_lcell_comb \CPU_inst|PC0|prev_XEC~feeder (
// Equation(s):
// \CPU_inst|PC0|prev_XEC~feeder_combout  = \CPU_inst|XEC2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|XEC2~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|prev_XEC~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|prev_XEC~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|prev_XEC~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N9
dffeas \CPU_inst|PC0|prev_XEC (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|prev_XEC~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|prev_XEC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|prev_XEC .is_wysiwyg = "true";
defparam \CPU_inst|PC0|prev_XEC .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N20
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg[12]~21 (
// Equation(s):
// \CPU_inst|PC0|PC_reg[12]~21_combout  = (\CPU_inst|PC0|always2~0_combout ) # ((!\CPU_inst|PC0|prev_XEC~q  & !\CPU_inst|decode_unit0|JMP~q ))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|always2~0_combout ),
	.datac(\CPU_inst|PC0|prev_XEC~q ),
	.datad(\CPU_inst|decode_unit0|JMP~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg[12]~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg[12]~21 .lut_mask = 16'hCCCF;
defparam \CPU_inst|PC0|PC_reg[12]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N24
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|address[1]~5 (
// Equation(s):
// \CPU_inst|PC0|cstack0|address[1]~5_combout  = (\CPU_inst|interrupt~q ) # (\CPU_inst|CALL2~q )

	.dataa(\CPU_inst|interrupt~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|CALL2~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|address[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|address[1]~5 .lut_mask = 16'hFFAA;
defparam \CPU_inst|PC0|cstack0|address[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N22
cycloneive_lcell_comb \CPU_inst|hazard_unit0|branch_hazard~0 (
// Equation(s):
// \CPU_inst|hazard_unit0|branch_hazard~0_combout  = (\CPU_inst|decode_unit0|JMP~q  & (((\CPU_inst|NZT1~q ) # (\CPU_inst|XEC1~q )))) # (!\CPU_inst|decode_unit0|JMP~q  & (\CPU_inst|decode_unit0|RET~q  & ((\CPU_inst|NZT1~q ) # (\CPU_inst|XEC1~q ))))

	.dataa(\CPU_inst|decode_unit0|JMP~q ),
	.datab(\CPU_inst|decode_unit0|RET~q ),
	.datac(\CPU_inst|NZT1~q ),
	.datad(\CPU_inst|XEC1~q ),
	.cin(gnd),
	.combout(\CPU_inst|hazard_unit0|branch_hazard~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|hazard_unit0|branch_hazard~0 .lut_mask = 16'hEEE0;
defparam \CPU_inst|hazard_unit0|branch_hazard~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N14
cycloneive_lcell_comb \CPU_inst|PC0|stack_pop~4 (
// Equation(s):
// \CPU_inst|PC0|stack_pop~4_combout  = (\CPU_inst|decode_unit0|RET~q  & (\CPU_inst|PC0|stack_pop~3_combout  & (!\CPU_inst|PC0|cstack0|address[1]~5_combout  & !\CPU_inst|hazard_unit0|branch_hazard~0_combout )))

	.dataa(\CPU_inst|decode_unit0|RET~q ),
	.datab(\CPU_inst|PC0|stack_pop~3_combout ),
	.datac(\CPU_inst|PC0|cstack0|address[1]~5_combout ),
	.datad(\CPU_inst|hazard_unit0|branch_hazard~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|stack_pop~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|stack_pop~4 .lut_mask = 16'h0008;
defparam \CPU_inst|PC0|stack_pop~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N10
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|address[0]~15 (
// Equation(s):
// \CPU_inst|PC0|cstack0|address[0]~15_combout  = (!\CPU_inst|RST~q  & (\CPU_inst|PC0|cstack0|address [0] $ (((\CPU_inst|PC0|cstack0|address[1]~5_combout ) # (\CPU_inst|PC0|stack_pop~4_combout )))))

	.dataa(\CPU_inst|PC0|cstack0|address[1]~5_combout ),
	.datab(\CPU_inst|PC0|stack_pop~4_combout ),
	.datac(\CPU_inst|PC0|cstack0|address [0]),
	.datad(\CPU_inst|RST~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|address[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|address[0]~15 .lut_mask = 16'h001E;
defparam \CPU_inst|PC0|cstack0|address[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N11
dffeas \CPU_inst|PC0|cstack0|address[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|address[0]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|address[0] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|address[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N2
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|address[1]~7 (
// Equation(s):
// \CPU_inst|PC0|cstack0|address[1]~7_cout  = CARRY(\CPU_inst|PC0|cstack0|address [0])

	.dataa(\CPU_inst|PC0|cstack0|address [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\CPU_inst|PC0|cstack0|address[1]~7_cout ));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|address[1]~7 .lut_mask = 16'h00AA;
defparam \CPU_inst|PC0|cstack0|address[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N4
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|address[1]~8 (
// Equation(s):
// \CPU_inst|PC0|cstack0|address[1]~8_combout  = (\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|stack_pop~4_combout  & (\CPU_inst|PC0|cstack0|address[1]~7_cout  & VCC)) # (!\CPU_inst|PC0|stack_pop~4_combout  & (!\CPU_inst|PC0|cstack0|address[1]~7_cout 
// )))) # (!\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|stack_pop~4_combout  & (!\CPU_inst|PC0|cstack0|address[1]~7_cout )) # (!\CPU_inst|PC0|stack_pop~4_combout  & ((\CPU_inst|PC0|cstack0|address[1]~7_cout ) # (GND)))))
// \CPU_inst|PC0|cstack0|address[1]~9  = CARRY((\CPU_inst|PC0|cstack0|address [1] & (!\CPU_inst|PC0|stack_pop~4_combout  & !\CPU_inst|PC0|cstack0|address[1]~7_cout )) # (!\CPU_inst|PC0|cstack0|address [1] & ((!\CPU_inst|PC0|cstack0|address[1]~7_cout ) # 
// (!\CPU_inst|PC0|stack_pop~4_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|stack_pop~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|PC0|cstack0|address[1]~7_cout ),
	.combout(\CPU_inst|PC0|cstack0|address[1]~8_combout ),
	.cout(\CPU_inst|PC0|cstack0|address[1]~9 ));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|address[1]~8 .lut_mask = 16'h9617;
defparam \CPU_inst|PC0|cstack0|address[1]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N22
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|address[1]~16 (
// Equation(s):
// \CPU_inst|PC0|cstack0|address[1]~16_combout  = (!\CPU_inst|interrupt~q  & (!\CPU_inst|CALL2~q  & !\CPU_inst|RST~q ))

	.dataa(\CPU_inst|interrupt~q ),
	.datab(\CPU_inst|CALL2~q ),
	.datac(gnd),
	.datad(\CPU_inst|RST~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|address[1]~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|address[1]~16 .lut_mask = 16'h0011;
defparam \CPU_inst|PC0|cstack0|address[1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N0
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|address[1]~10 (
// Equation(s):
// \CPU_inst|PC0|cstack0|address[1]~10_combout  = ((\CPU_inst|decode_unit0|RET~q  & (\CPU_inst|PC0|stack_pop~3_combout  & !\CPU_inst|hazard_unit0|branch_hazard~0_combout ))) # (!\CPU_inst|PC0|cstack0|address[1]~16_combout )

	.dataa(\CPU_inst|decode_unit0|RET~q ),
	.datab(\CPU_inst|PC0|stack_pop~3_combout ),
	.datac(\CPU_inst|PC0|cstack0|address[1]~16_combout ),
	.datad(\CPU_inst|hazard_unit0|branch_hazard~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|address[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|address[1]~10 .lut_mask = 16'h0F8F;
defparam \CPU_inst|PC0|cstack0|address[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N5
dffeas \CPU_inst|PC0|cstack0|address[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|address[1]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU_inst|RST~q ),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|address[1]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|address[1] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|address[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N6
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|address[2]~11 (
// Equation(s):
// \CPU_inst|PC0|cstack0|address[2]~11_combout  = ((\CPU_inst|PC0|cstack0|address [2] $ (\CPU_inst|PC0|stack_pop~4_combout  $ (!\CPU_inst|PC0|cstack0|address[1]~9 )))) # (GND)
// \CPU_inst|PC0|cstack0|address[2]~12  = CARRY((\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|stack_pop~4_combout ) # (!\CPU_inst|PC0|cstack0|address[1]~9 ))) # (!\CPU_inst|PC0|cstack0|address [2] & (\CPU_inst|PC0|stack_pop~4_combout  & 
// !\CPU_inst|PC0|cstack0|address[1]~9 )))

	.dataa(\CPU_inst|PC0|cstack0|address [2]),
	.datab(\CPU_inst|PC0|stack_pop~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|PC0|cstack0|address[1]~9 ),
	.combout(\CPU_inst|PC0|cstack0|address[2]~11_combout ),
	.cout(\CPU_inst|PC0|cstack0|address[2]~12 ));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|address[2]~11 .lut_mask = 16'h698E;
defparam \CPU_inst|PC0|cstack0|address[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y10_N7
dffeas \CPU_inst|PC0|cstack0|address[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|address[2]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU_inst|RST~q ),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|address[1]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|address[2] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|address[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N8
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|address[3]~13 (
// Equation(s):
// \CPU_inst|PC0|cstack0|address[3]~13_combout  = \CPU_inst|PC0|cstack0|address [3] $ (\CPU_inst|PC0|cstack0|address[2]~12  $ (\CPU_inst|PC0|stack_pop~4_combout ))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|cstack0|address [3]),
	.datac(gnd),
	.datad(\CPU_inst|PC0|stack_pop~4_combout ),
	.cin(\CPU_inst|PC0|cstack0|address[2]~12 ),
	.combout(\CPU_inst|PC0|cstack0|address[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|address[3]~13 .lut_mask = 16'hC33C;
defparam \CPU_inst|PC0|cstack0|address[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y10_N9
dffeas \CPU_inst|PC0|cstack0|address[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|address[3]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU_inst|RST~q ),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|address[1]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|address[3] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|address[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N4
cycloneive_lcell_comb \CPU_inst|PC0|prev_hazard~0 (
// Equation(s):
// \CPU_inst|PC0|prev_hazard~0_combout  = (\p_cache_inst|p_cache_miss~combout  & (((\CPU_inst|PC0|prev_hazard~q )))) # (!\p_cache_inst|p_cache_miss~combout  & (((\CPU_inst|PC0|take_branch~3_combout )) # (!\CPU_inst|hazard_unit0|hazard~12_combout )))

	.dataa(\CPU_inst|hazard_unit0|hazard~12_combout ),
	.datab(\CPU_inst|PC0|take_branch~3_combout ),
	.datac(\CPU_inst|PC0|prev_hazard~q ),
	.datad(\p_cache_inst|p_cache_miss~combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|prev_hazard~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|prev_hazard~0 .lut_mask = 16'hF0DD;
defparam \CPU_inst|PC0|prev_hazard~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N5
dffeas \CPU_inst|PC0|prev_hazard (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|prev_hazard~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|prev_hazard~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|prev_hazard .is_wysiwyg = "true";
defparam \CPU_inst|PC0|prev_hazard .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N31
dffeas \CPU_inst|PC0|A_next_I[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|PC_reg [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_next_I [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_next_I[8] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_next_I[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N26
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I_alternate~15 (
// Equation(s):
// \CPU_inst|PC0|A_current_I_alternate~15_combout  = (\CPU_inst|PC0|prev_branch_taken~q  & ((\CPU_inst|PC0|PC_reg [8]))) # (!\CPU_inst|PC0|prev_branch_taken~q  & (\CPU_inst|PC0|A_next_I [8]))

	.dataa(\CPU_inst|PC0|A_next_I [8]),
	.datab(\CPU_inst|PC0|PC_reg [8]),
	.datac(gnd),
	.datad(\CPU_inst|PC0|prev_branch_taken~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I_alternate~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate~15 .lut_mask = 16'hCCAA;
defparam \CPU_inst|PC0|A_current_I_alternate~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N2
cycloneive_lcell_comb \CPU_inst|PC0|take_branch~2 (
// Equation(s):
// \CPU_inst|PC0|take_branch~2_combout  = (!\CPU_inst|NZT1~q  & (!\CPU_inst|XEC1~q  & ((\CPU_inst|decode_unit0|JMP~q ) # (\CPU_inst|decode_unit0|RET~q ))))

	.dataa(\CPU_inst|decode_unit0|JMP~q ),
	.datab(\CPU_inst|decode_unit0|RET~q ),
	.datac(\CPU_inst|NZT1~q ),
	.datad(\CPU_inst|XEC1~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|take_branch~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|take_branch~2 .lut_mask = 16'h000E;
defparam \CPU_inst|PC0|take_branch~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N10
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I_alternate[15]~1 (
// Equation(s):
// \CPU_inst|PC0|A_current_I_alternate[15]~1_combout  = (!\CPU_inst|PC0|prev_branch_taken~q  & ((\CPU_inst|PC0|prev_hazard~q ) # ((!\CPU_inst|PC0|cstack0|address[1]~5_combout  & !\CPU_inst|PC0|take_branch~2_combout ))))

	.dataa(\CPU_inst|PC0|prev_branch_taken~q ),
	.datab(\CPU_inst|PC0|prev_hazard~q ),
	.datac(\CPU_inst|PC0|cstack0|address[1]~5_combout ),
	.datad(\CPU_inst|PC0|take_branch~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I_alternate[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate[15]~1 .lut_mask = 16'h4445;
defparam \CPU_inst|PC0|A_current_I_alternate[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N28
cycloneive_lcell_comb \CPU_inst|PC0|A_miss_next[9]~feeder (
// Equation(s):
// \CPU_inst|PC0|A_miss_next[9]~feeder_combout  = \CPU_inst|PC0|PC_reg [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|PC0|PC_reg [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_miss_next[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss_next[9]~feeder .lut_mask = 16'hF0F0;
defparam \CPU_inst|PC0|A_miss_next[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y14_N29
dffeas \CPU_inst|PC0|A_miss_next[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_miss_next[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU_inst|PC0|p_miss~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_miss_next [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss_next[9] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_miss_next[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N16
cycloneive_lcell_comb \CPU_inst|PC0|A_miss_next[10]~feeder (
// Equation(s):
// \CPU_inst|PC0|A_miss_next[10]~feeder_combout  = \CPU_inst|PC0|PC_reg [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|PC_reg [10]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_miss_next[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss_next[10]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|A_miss_next[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y14_N17
dffeas \CPU_inst|PC0|A_miss_next[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_miss_next[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU_inst|PC0|p_miss~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_miss_next [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss_next[10] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_miss_next[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N2
cycloneive_lcell_comb \CPU_inst|decode_unit0|alu_op_reg~2 (
// Equation(s):
// \CPU_inst|decode_unit0|alu_op_reg~2_combout  = (\CPU_inst|decode_unit0|I_reg [14] & (\CPU_inst|PC0|decoder_rst~combout  & ((\CPU_inst|decode_unit0|I_reg [13]) # (!\CPU_inst|decode_unit0|I_reg [15]))))

	.dataa(\CPU_inst|decode_unit0|I_reg [13]),
	.datab(\CPU_inst|decode_unit0|I_reg [15]),
	.datac(\CPU_inst|decode_unit0|I_reg [14]),
	.datad(\CPU_inst|PC0|decoder_rst~combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|alu_op_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|alu_op_reg~2 .lut_mask = 16'hB000;
defparam \CPU_inst|decode_unit0|alu_op_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N24
cycloneive_lcell_comb \CPU_inst|decode_unit0|rotate_source_reg~7 (
// Equation(s):
// \CPU_inst|decode_unit0|rotate_source_reg~7_combout  = (\CPU_inst|PC0|decoder_rst~0_combout  & (((\CPU_inst|decode_unit0|RC_reg~q  & \CPU_inst|hazard_unit0|hazard~11_combout )) # (!\CPU_inst|hazard_unit0|hazard~5_combout )))

	.dataa(\CPU_inst|hazard_unit0|hazard~5_combout ),
	.datab(\CPU_inst|PC0|decoder_rst~0_combout ),
	.datac(\CPU_inst|decode_unit0|RC_reg~q ),
	.datad(\CPU_inst|hazard_unit0|hazard~11_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|rotate_source_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|rotate_source_reg~7 .lut_mask = 16'hC444;
defparam \CPU_inst|decode_unit0|rotate_source_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N26
cycloneive_lcell_comb \CPU_inst|decode_unit0|rotate_source_reg~8 (
// Equation(s):
// \CPU_inst|decode_unit0|rotate_source_reg~8_combout  = (((\CPU_inst|PC0|cstack0|address[1]~5_combout ) # (\CPU_inst|PC0|take_branch~2_combout )) # (!\CPU_inst|decode_unit0|rotate_source_reg~7_combout )) # (!\CPU_inst|PC0|stack_pop~3_combout )

	.dataa(\CPU_inst|PC0|stack_pop~3_combout ),
	.datab(\CPU_inst|decode_unit0|rotate_source_reg~7_combout ),
	.datac(\CPU_inst|PC0|cstack0|address[1]~5_combout ),
	.datad(\CPU_inst|PC0|take_branch~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|rotate_source_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|rotate_source_reg~8 .lut_mask = 16'hFFF7;
defparam \CPU_inst|decode_unit0|rotate_source_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y18_N3
dffeas \CPU_inst|decode_unit0|alu_op_reg[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|alu_op_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|rotate_source_reg~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|alu_op_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|alu_op_reg[1] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|alu_op_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N0
cycloneive_lcell_comb \CPU_inst|alu_op1~2 (
// Equation(s):
// \CPU_inst|alu_op1~2_combout  = (\CPU_inst|hazard_unit0|hazard~12_combout  & (\CPU_inst|PC0|stack_pop~2_combout  & (\CPU_inst|decode_unit0|alu_op_reg [1] & !\CPU_inst|PC0|take_branch~3_combout )))

	.dataa(\CPU_inst|hazard_unit0|hazard~12_combout ),
	.datab(\CPU_inst|PC0|stack_pop~2_combout ),
	.datac(\CPU_inst|decode_unit0|alu_op_reg [1]),
	.datad(\CPU_inst|PC0|take_branch~3_combout ),
	.cin(gnd),
	.combout(\CPU_inst|alu_op1~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_op1~2 .lut_mask = 16'h0080;
defparam \CPU_inst|alu_op1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y18_N1
dffeas \CPU_inst|alu_op1[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|alu_op1~2_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_op1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_op1[1] .is_wysiwyg = "true";
defparam \CPU_inst|alu_op1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N12
cycloneive_lcell_comb \CPU_inst|alu_op2~6 (
// Equation(s):
// \CPU_inst|alu_op2~6_combout  = (!\CPU_inst|interrupt~q  & (!\CPU_inst|CALL2~q  & (\CPU_inst|PC0|stack_pop~3_combout  & \CPU_inst|alu_op1 [1])))

	.dataa(\CPU_inst|interrupt~q ),
	.datab(\CPU_inst|CALL2~q ),
	.datac(\CPU_inst|PC0|stack_pop~3_combout ),
	.datad(\CPU_inst|alu_op1 [1]),
	.cin(gnd),
	.combout(\CPU_inst|alu_op2~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_op2~6 .lut_mask = 16'h1000;
defparam \CPU_inst|alu_op2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N13
dffeas \CPU_inst|alu_op2[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|alu_op2~6_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_op2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_op2[1] .is_wysiwyg = "true";
defparam \CPU_inst|alu_op2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N4
cycloneive_lcell_comb \CPU_inst|alu_op3[1]~feeder (
// Equation(s):
// \CPU_inst|alu_op3[1]~feeder_combout  = \CPU_inst|alu_op2 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|alu_op2 [1]),
	.cin(gnd),
	.combout(\CPU_inst|alu_op3[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_op3[1]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|alu_op3[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N5
dffeas \CPU_inst|alu_op3[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|alu_op3[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_op3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_op3[1] .is_wysiwyg = "true";
defparam \CPU_inst|alu_op3[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N30
cycloneive_lcell_comb \CPU_inst|decode_unit0|alu_op_reg~1 (
// Equation(s):
// \CPU_inst|decode_unit0|alu_op_reg~1_combout  = (\CPU_inst|PC0|decoder_rst~combout  & (\CPU_inst|decode_unit0|I_reg [13] $ (((!\CPU_inst|decode_unit0|I_reg [14] & \CPU_inst|decode_unit0|I_reg [15])))))

	.dataa(\CPU_inst|decode_unit0|I_reg [14]),
	.datab(\CPU_inst|decode_unit0|I_reg [13]),
	.datac(\CPU_inst|decode_unit0|I_reg [15]),
	.datad(\CPU_inst|PC0|decoder_rst~combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|alu_op_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|alu_op_reg~1 .lut_mask = 16'h9C00;
defparam \CPU_inst|decode_unit0|alu_op_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y18_N31
dffeas \CPU_inst|decode_unit0|alu_op_reg[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|alu_op_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|rotate_source_reg~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|alu_op_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|alu_op_reg[0] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|alu_op_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N0
cycloneive_lcell_comb \CPU_inst|alu_op1~0 (
// Equation(s):
// \CPU_inst|alu_op1~0_combout  = (\CPU_inst|hazard_unit0|hazard~12_combout  & (!\CPU_inst|PC0|take_branch~3_combout  & (\CPU_inst|decode_unit0|alu_op_reg [0] & \CPU_inst|PC0|stack_pop~2_combout )))

	.dataa(\CPU_inst|hazard_unit0|hazard~12_combout ),
	.datab(\CPU_inst|PC0|take_branch~3_combout ),
	.datac(\CPU_inst|decode_unit0|alu_op_reg [0]),
	.datad(\CPU_inst|PC0|stack_pop~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|alu_op1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_op1~0 .lut_mask = 16'h2000;
defparam \CPU_inst|alu_op1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y19_N1
dffeas \CPU_inst|alu_op1[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|alu_op1~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_op1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_op1[0] .is_wysiwyg = "true";
defparam \CPU_inst|alu_op1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N22
cycloneive_lcell_comb \CPU_inst|alu_op2~7 (
// Equation(s):
// \CPU_inst|alu_op2~7_combout  = (!\CPU_inst|interrupt~q  & (\CPU_inst|PC0|stack_pop~3_combout  & (!\CPU_inst|CALL2~q  & \CPU_inst|alu_op1 [0])))

	.dataa(\CPU_inst|interrupt~q ),
	.datab(\CPU_inst|PC0|stack_pop~3_combout ),
	.datac(\CPU_inst|CALL2~q ),
	.datad(\CPU_inst|alu_op1 [0]),
	.cin(gnd),
	.combout(\CPU_inst|alu_op2~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_op2~7 .lut_mask = 16'h0400;
defparam \CPU_inst|alu_op2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N23
dffeas \CPU_inst|alu_op2[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|alu_op2~7_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_op2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_op2[0] .is_wysiwyg = "true";
defparam \CPU_inst|alu_op2[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y19_N1
dffeas \CPU_inst|alu_op3[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|alu_op2 [0]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_op3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_op3[0] .is_wysiwyg = "true";
defparam \CPU_inst|alu_op3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N20
cycloneive_lcell_comb \CPU_inst|ALU0|alu_reg[7]~2 (
// Equation(s):
// \CPU_inst|ALU0|alu_reg[7]~2_combout  = (\CPU_inst|alu_op3 [1]) # (\CPU_inst|alu_op3 [0])

	.dataa(\CPU_inst|alu_op3 [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|alu_op3 [0]),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|alu_reg[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|alu_reg[7]~2 .lut_mask = 16'hFFAA;
defparam \CPU_inst|ALU0|alu_reg[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N28
cycloneive_lcell_comb \CPU_inst|ALU0|alu_reg[7]~0 (
// Equation(s):
// \CPU_inst|ALU0|alu_reg[7]~0_combout  = (\CPU_inst|alu_op3 [1] & \CPU_inst|alu_op3 [0])

	.dataa(\CPU_inst|alu_op3 [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|alu_op3 [0]),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|alu_reg[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|alu_reg[7]~0 .lut_mask = 16'hAA00;
defparam \CPU_inst|ALU0|alu_reg[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y18_N1
dffeas \CPU_inst|decode_unit0|alu_op_reg[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|alu_op_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|rotate_source_reg~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|alu_op_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|alu_op_reg[2] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|alu_op_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N18
cycloneive_lcell_comb \CPU_inst|alu_op1~1 (
// Equation(s):
// \CPU_inst|alu_op1~1_combout  = (\CPU_inst|hazard_unit0|hazard~12_combout  & (!\CPU_inst|PC0|take_branch~3_combout  & (\CPU_inst|decode_unit0|alu_op_reg [2] & \CPU_inst|PC0|stack_pop~2_combout )))

	.dataa(\CPU_inst|hazard_unit0|hazard~12_combout ),
	.datab(\CPU_inst|PC0|take_branch~3_combout ),
	.datac(\CPU_inst|decode_unit0|alu_op_reg [2]),
	.datad(\CPU_inst|PC0|stack_pop~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|alu_op1~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_op1~1 .lut_mask = 16'h2000;
defparam \CPU_inst|alu_op1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y19_N19
dffeas \CPU_inst|alu_op1[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|alu_op1~1_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_op1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_op1[2] .is_wysiwyg = "true";
defparam \CPU_inst|alu_op1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N26
cycloneive_lcell_comb \CPU_inst|alu_op2~8 (
// Equation(s):
// \CPU_inst|alu_op2~8_combout  = (!\CPU_inst|interrupt~q  & (\CPU_inst|PC0|stack_pop~3_combout  & (!\CPU_inst|CALL2~q  & \CPU_inst|alu_op1 [2])))

	.dataa(\CPU_inst|interrupt~q ),
	.datab(\CPU_inst|PC0|stack_pop~3_combout ),
	.datac(\CPU_inst|CALL2~q ),
	.datad(\CPU_inst|alu_op1 [2]),
	.cin(gnd),
	.combout(\CPU_inst|alu_op2~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_op2~8 .lut_mask = 16'h0400;
defparam \CPU_inst|alu_op2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N27
dffeas \CPU_inst|alu_op2[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|alu_op2~8_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_op2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_op2[2] .is_wysiwyg = "true";
defparam \CPU_inst|alu_op2[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y19_N13
dffeas \CPU_inst|alu_op3[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|alu_op2 [2]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_op3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_op3[2] .is_wysiwyg = "true";
defparam \CPU_inst|alu_op3[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N0
cycloneive_lcell_comb \CPU_inst|ALU0|alu_reg[7]~1 (
// Equation(s):
// \CPU_inst|ALU0|alu_reg[7]~1_combout  = (\CPU_inst|alu_op3 [1]) # ((\CPU_inst|alu_op3 [2] & !\CPU_inst|alu_op3 [0]))

	.dataa(\CPU_inst|alu_op3 [1]),
	.datab(\CPU_inst|alu_op3 [2]),
	.datac(\CPU_inst|alu_op3 [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|alu_reg[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|alu_reg[7]~1 .lut_mask = 16'hAEAE;
defparam \CPU_inst|ALU0|alu_reg[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N14
cycloneive_lcell_comb \CPU_inst|decode_unit0|rotate_mux_reg~0 (
// Equation(s):
// \CPU_inst|decode_unit0|rotate_mux_reg~0_combout  = (\CPU_inst|decode_unit0|I_reg [11] & (!\CPU_inst|decode_unit0|I_reg [8] & (!\CPU_inst|decode_unit0|I_reg [10] & !\CPU_inst|decode_unit0|I_reg [9])))

	.dataa(\CPU_inst|decode_unit0|I_reg [11]),
	.datab(\CPU_inst|decode_unit0|I_reg [8]),
	.datac(\CPU_inst|decode_unit0|I_reg [10]),
	.datad(\CPU_inst|decode_unit0|I_reg [9]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|rotate_mux_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|rotate_mux_reg~0 .lut_mask = 16'h0002;
defparam \CPU_inst|decode_unit0|rotate_mux_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N4
cycloneive_lcell_comb \CPU_inst|decode_unit0|rotate_mux_reg~1 (
// Equation(s):
// \CPU_inst|decode_unit0|rotate_mux_reg~1_combout  = (!\CPU_inst|PC0|prev_branch_taken~q  & (!\CPU_inst|PC0|take_branch~3_combout  & (!\CPU_inst|RST~q  & \CPU_inst|decode_unit0|rotate_mux_reg~0_combout )))

	.dataa(\CPU_inst|PC0|prev_branch_taken~q ),
	.datab(\CPU_inst|PC0|take_branch~3_combout ),
	.datac(\CPU_inst|RST~q ),
	.datad(\CPU_inst|decode_unit0|rotate_mux_reg~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|rotate_mux_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|rotate_mux_reg~1 .lut_mask = 16'h0100;
defparam \CPU_inst|decode_unit0|rotate_mux_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y18_N5
dffeas \CPU_inst|decode_unit0|rotate_mux_reg (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|rotate_mux_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|rotate_source_reg~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|rotate_mux_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|rotate_mux_reg .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|rotate_mux_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N2
cycloneive_lcell_comb \CPU_inst|rotate_mux1~0 (
// Equation(s):
// \CPU_inst|rotate_mux1~0_combout  = (\CPU_inst|hazard_unit0|hazard~12_combout  & (\CPU_inst|PC0|stack_pop~2_combout  & (!\CPU_inst|PC0|take_branch~3_combout  & \CPU_inst|decode_unit0|rotate_mux_reg~q )))

	.dataa(\CPU_inst|hazard_unit0|hazard~12_combout ),
	.datab(\CPU_inst|PC0|stack_pop~2_combout ),
	.datac(\CPU_inst|PC0|take_branch~3_combout ),
	.datad(\CPU_inst|decode_unit0|rotate_mux_reg~q ),
	.cin(gnd),
	.combout(\CPU_inst|rotate_mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|rotate_mux1~0 .lut_mask = 16'h0800;
defparam \CPU_inst|rotate_mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y19_N3
dffeas \CPU_inst|rotate_mux1 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|rotate_mux1~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|rotate_mux1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|rotate_mux1 .is_wysiwyg = "true";
defparam \CPU_inst|rotate_mux1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N10
cycloneive_lcell_comb \CPU_inst|rotate_mux2~2 (
// Equation(s):
// \CPU_inst|rotate_mux2~2_combout  = (!\CPU_inst|CALL2~q  & (\CPU_inst|PC0|stack_pop~3_combout  & (!\CPU_inst|interrupt~q  & \CPU_inst|rotate_mux1~q )))

	.dataa(\CPU_inst|CALL2~q ),
	.datab(\CPU_inst|PC0|stack_pop~3_combout ),
	.datac(\CPU_inst|interrupt~q ),
	.datad(\CPU_inst|rotate_mux1~q ),
	.cin(gnd),
	.combout(\CPU_inst|rotate_mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|rotate_mux2~2 .lut_mask = 16'h0400;
defparam \CPU_inst|rotate_mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y19_N11
dffeas \CPU_inst|rotate_mux2 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|rotate_mux2~2_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|rotate_mux2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|rotate_mux2 .is_wysiwyg = "true";
defparam \CPU_inst|rotate_mux2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N12
cycloneive_lcell_comb \CPU_inst|ALU0|OVF_reg~0 (
// Equation(s):
// \CPU_inst|ALU0|OVF_reg~0_combout  = (!\CPU_inst|alu_op3 [1] & (!\CPU_inst|alu_op3 [2] & \CPU_inst|alu_op3 [0]))

	.dataa(\CPU_inst|alu_op3 [1]),
	.datab(gnd),
	.datac(\CPU_inst|alu_op3 [2]),
	.datad(\CPU_inst|alu_op3 [0]),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|OVF_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|OVF_reg~0 .lut_mask = 16'h0500;
defparam \CPU_inst|ALU0|OVF_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N15
cycloneive_io_ibuf \sdram_dq[4]~input (
	.i(sdram_dq[4]),
	.ibar(gnd),
	.o(\sdram_dq[4]~input_o ));
// synopsys translate_off
defparam \sdram_dq[4]~input .bus_hold = "false";
defparam \sdram_dq[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N16
cycloneive_lcell_comb \SDRAM_controller|from_mem[4]~feeder (
// Equation(s):
// \SDRAM_controller|from_mem[4]~feeder_combout  = \sdram_dq[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_dq[4]~input_o ),
	.cin(gnd),
	.combout(\SDRAM_controller|from_mem[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|from_mem[4]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_controller|from_mem[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y5_N17
dffeas \SDRAM_controller|from_mem[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|from_mem[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|from_mem[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|from_mem [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|from_mem[4] .is_wysiwyg = "true";
defparam \SDRAM_controller|from_mem[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N26
cycloneive_lcell_comb \arbiter_inst|port1_from_mem[0][4]~feeder (
// Equation(s):
// \arbiter_inst|port1_from_mem[0][4]~feeder_combout  = \SDRAM_controller|from_mem [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_controller|from_mem [4]),
	.cin(gnd),
	.combout(\arbiter_inst|port1_from_mem[0][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[0][4]~feeder .lut_mask = 16'hFF00;
defparam \arbiter_inst|port1_from_mem[0][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N27
dffeas \arbiter_inst|port1_from_mem[0][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|port1_from_mem[0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arbiter_inst|port1_from_mem[0][0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port1_from_mem[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[0][4] .is_wysiwyg = "true";
defparam \arbiter_inst|port1_from_mem[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N8
cycloneive_lcell_comb \arbiter_inst|port1_from_mem[1][3]~feeder (
// Equation(s):
// \arbiter_inst|port1_from_mem[1][3]~feeder_combout  = \SDRAM_controller|from_mem [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_controller|from_mem [3]),
	.cin(gnd),
	.combout(\arbiter_inst|port1_from_mem[1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[1][3]~feeder .lut_mask = 16'hFF00;
defparam \arbiter_inst|port1_from_mem[1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N12
cycloneive_lcell_comb \arbiter_inst|port1_from_mem[1][4]~7 (
// Equation(s):
// \arbiter_inst|port1_from_mem[1][4]~7_combout  = (!\SDRAM_controller|burst_count [1] & (\SDRAM_controller|burst_count [0] & (!\SDRAM_controller|burst_count [2] & \arbiter_inst|port1_from_mem[7][4]~4_combout )))

	.dataa(\SDRAM_controller|burst_count [1]),
	.datab(\SDRAM_controller|burst_count [0]),
	.datac(\SDRAM_controller|burst_count [2]),
	.datad(\arbiter_inst|port1_from_mem[7][4]~4_combout ),
	.cin(gnd),
	.combout(\arbiter_inst|port1_from_mem[1][4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[1][4]~7 .lut_mask = 16'h0400;
defparam \arbiter_inst|port1_from_mem[1][4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N9
dffeas \arbiter_inst|port1_from_mem[1][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|port1_from_mem[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arbiter_inst|port1_from_mem[1][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port1_from_mem[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[1][3] .is_wysiwyg = "true";
defparam \arbiter_inst|port1_from_mem[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N26
cycloneive_lcell_comb \arbiter_inst|port1_from_mem[1][4]~feeder (
// Equation(s):
// \arbiter_inst|port1_from_mem[1][4]~feeder_combout  = \SDRAM_controller|from_mem [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_controller|from_mem [4]),
	.cin(gnd),
	.combout(\arbiter_inst|port1_from_mem[1][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[1][4]~feeder .lut_mask = 16'hFF00;
defparam \arbiter_inst|port1_from_mem[1][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N27
dffeas \arbiter_inst|port1_from_mem[1][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|port1_from_mem[1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arbiter_inst|port1_from_mem[1][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port1_from_mem[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[1][4] .is_wysiwyg = "true";
defparam \arbiter_inst|port1_from_mem[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N24
cycloneive_lcell_comb \arbiter_inst|port1_from_mem[2][4]~feeder (
// Equation(s):
// \arbiter_inst|port1_from_mem[2][4]~feeder_combout  = \SDRAM_controller|from_mem [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_controller|from_mem [4]),
	.cin(gnd),
	.combout(\arbiter_inst|port1_from_mem[2][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[2][4]~feeder .lut_mask = 16'hFF00;
defparam \arbiter_inst|port1_from_mem[2][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N30
cycloneive_lcell_comb \arbiter_inst|port1_from_mem[2][0]~8 (
// Equation(s):
// \arbiter_inst|port1_from_mem[2][0]~8_combout  = (\SDRAM_controller|burst_count [1] & (!\SDRAM_controller|burst_count [0] & (!\SDRAM_controller|burst_count [2] & \arbiter_inst|port1_from_mem[7][4]~4_combout )))

	.dataa(\SDRAM_controller|burst_count [1]),
	.datab(\SDRAM_controller|burst_count [0]),
	.datac(\SDRAM_controller|burst_count [2]),
	.datad(\arbiter_inst|port1_from_mem[7][4]~4_combout ),
	.cin(gnd),
	.combout(\arbiter_inst|port1_from_mem[2][0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[2][0]~8 .lut_mask = 16'h0200;
defparam \arbiter_inst|port1_from_mem[2][0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N25
dffeas \arbiter_inst|port1_from_mem[2][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|port1_from_mem[2][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arbiter_inst|port1_from_mem[2][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port1_from_mem[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[2][4] .is_wysiwyg = "true";
defparam \arbiter_inst|port1_from_mem[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N16
cycloneive_lcell_comb \arbiter_inst|port1_from_mem[3][4]~5 (
// Equation(s):
// \arbiter_inst|port1_from_mem[3][4]~5_combout  = (\SDRAM_controller|burst_count [1] & (\SDRAM_controller|burst_count [0] & (!\SDRAM_controller|burst_count [2] & \arbiter_inst|port1_from_mem[7][4]~4_combout )))

	.dataa(\SDRAM_controller|burst_count [1]),
	.datab(\SDRAM_controller|burst_count [0]),
	.datac(\SDRAM_controller|burst_count [2]),
	.datad(\arbiter_inst|port1_from_mem[7][4]~4_combout ),
	.cin(gnd),
	.combout(\arbiter_inst|port1_from_mem[3][4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[3][4]~5 .lut_mask = 16'h0800;
defparam \arbiter_inst|port1_from_mem[3][4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N1
dffeas \arbiter_inst|port1_from_mem[3][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_controller|from_mem [3]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|port1_from_mem[3][4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port1_from_mem[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[3][3] .is_wysiwyg = "true";
defparam \arbiter_inst|port1_from_mem[3][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N3
dffeas \arbiter_inst|port1_from_mem[3][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_controller|from_mem [4]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|port1_from_mem[3][4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port1_from_mem[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[3][4] .is_wysiwyg = "true";
defparam \arbiter_inst|port1_from_mem[3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N18
cycloneive_lcell_comb \arbiter_inst|port1_from_mem[4][0]~feeder (
// Equation(s):
// \arbiter_inst|port1_from_mem[4][0]~feeder_combout  = \SDRAM_controller|from_mem [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_controller|from_mem [0]),
	.cin(gnd),
	.combout(\arbiter_inst|port1_from_mem[4][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[4][0]~feeder .lut_mask = 16'hFF00;
defparam \arbiter_inst|port1_from_mem[4][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N8
cycloneive_lcell_comb \arbiter_inst|port1_from_mem[4][0]~9 (
// Equation(s):
// \arbiter_inst|port1_from_mem[4][0]~9_combout  = (!\SDRAM_controller|burst_count [1] & (!\SDRAM_controller|burst_count [0] & (\SDRAM_controller|burst_count [2] & \arbiter_inst|port1_from_mem[7][4]~4_combout )))

	.dataa(\SDRAM_controller|burst_count [1]),
	.datab(\SDRAM_controller|burst_count [0]),
	.datac(\SDRAM_controller|burst_count [2]),
	.datad(\arbiter_inst|port1_from_mem[7][4]~4_combout ),
	.cin(gnd),
	.combout(\arbiter_inst|port1_from_mem[4][0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[4][0]~9 .lut_mask = 16'h1000;
defparam \arbiter_inst|port1_from_mem[4][0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N19
dffeas \arbiter_inst|port1_from_mem[4][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|port1_from_mem[4][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arbiter_inst|port1_from_mem[4][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port1_from_mem[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[4][0] .is_wysiwyg = "true";
defparam \arbiter_inst|port1_from_mem[4][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y10_N1
dffeas \arbiter_inst|port1_from_mem[4][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_controller|from_mem [4]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|port1_from_mem[4][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port1_from_mem[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[4][4] .is_wysiwyg = "true";
defparam \arbiter_inst|port1_from_mem[4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N2
cycloneive_lcell_comb \arbiter_inst|port1_from_mem[5][4]~6 (
// Equation(s):
// \arbiter_inst|port1_from_mem[5][4]~6_combout  = (!\SDRAM_controller|burst_count [1] & (\SDRAM_controller|burst_count [0] & (\SDRAM_controller|burst_count [2] & \arbiter_inst|port1_from_mem[7][4]~4_combout )))

	.dataa(\SDRAM_controller|burst_count [1]),
	.datab(\SDRAM_controller|burst_count [0]),
	.datac(\SDRAM_controller|burst_count [2]),
	.datad(\arbiter_inst|port1_from_mem[7][4]~4_combout ),
	.cin(gnd),
	.combout(\arbiter_inst|port1_from_mem[5][4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[5][4]~6 .lut_mask = 16'h4000;
defparam \arbiter_inst|port1_from_mem[5][4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N9
dffeas \arbiter_inst|port1_from_mem[5][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_controller|from_mem [3]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|port1_from_mem[5][4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port1_from_mem[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[5][3] .is_wysiwyg = "true";
defparam \arbiter_inst|port1_from_mem[5][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y11_N21
dffeas \arbiter_inst|port1_from_mem[5][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_controller|from_mem [4]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|port1_from_mem[5][4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port1_from_mem[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[5][4] .is_wysiwyg = "true";
defparam \arbiter_inst|port1_from_mem[5][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N20
cycloneive_lcell_comb \arbiter_inst|port1_from_mem[6][4]~feeder (
// Equation(s):
// \arbiter_inst|port1_from_mem[6][4]~feeder_combout  = \SDRAM_controller|from_mem [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_controller|from_mem [4]),
	.cin(gnd),
	.combout(\arbiter_inst|port1_from_mem[6][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[6][4]~feeder .lut_mask = 16'hFF00;
defparam \arbiter_inst|port1_from_mem[6][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N4
cycloneive_lcell_comb \arbiter_inst|port1_from_mem[6][0]~11 (
// Equation(s):
// \arbiter_inst|port1_from_mem[6][0]~11_combout  = (\SDRAM_controller|burst_count [1] & (!\SDRAM_controller|burst_count [0] & (\SDRAM_controller|burst_count [2] & \arbiter_inst|port1_from_mem[7][4]~4_combout )))

	.dataa(\SDRAM_controller|burst_count [1]),
	.datab(\SDRAM_controller|burst_count [0]),
	.datac(\SDRAM_controller|burst_count [2]),
	.datad(\arbiter_inst|port1_from_mem[7][4]~4_combout ),
	.cin(gnd),
	.combout(\arbiter_inst|port1_from_mem[6][0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[6][0]~11 .lut_mask = 16'h2000;
defparam \arbiter_inst|port1_from_mem[6][0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N21
dffeas \arbiter_inst|port1_from_mem[6][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|port1_from_mem[6][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arbiter_inst|port1_from_mem[6][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port1_from_mem[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[6][4] .is_wysiwyg = "true";
defparam \arbiter_inst|port1_from_mem[6][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N22
cycloneive_lcell_comb \arbiter_inst|port1_from_mem[7][4]~12 (
// Equation(s):
// \arbiter_inst|port1_from_mem[7][4]~12_combout  = (\SDRAM_controller|burst_count [1] & (\SDRAM_controller|burst_count [0] & (\SDRAM_controller|burst_count [2] & \arbiter_inst|port1_from_mem[7][4]~4_combout )))

	.dataa(\SDRAM_controller|burst_count [1]),
	.datab(\SDRAM_controller|burst_count [0]),
	.datac(\SDRAM_controller|burst_count [2]),
	.datad(\arbiter_inst|port1_from_mem[7][4]~4_combout ),
	.cin(gnd),
	.combout(\arbiter_inst|port1_from_mem[7][4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[7][4]~12 .lut_mask = 16'h8000;
defparam \arbiter_inst|port1_from_mem[7][4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N19
dffeas \arbiter_inst|port1_from_mem[7][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_controller|from_mem [3]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|port1_from_mem[7][4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port1_from_mem[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[7][3] .is_wysiwyg = "true";
defparam \arbiter_inst|port1_from_mem[7][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y11_N23
dffeas \arbiter_inst|port1_from_mem[7][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_controller|from_mem [4]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|port1_from_mem[7][4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port1_from_mem[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[7][4] .is_wysiwyg = "true";
defparam \arbiter_inst|port1_from_mem[7][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N14
cycloneive_lcell_comb \p_cache_inst|CPU_address_hold[9]~28 (
// Equation(s):
// \p_cache_inst|CPU_address_hold[9]~28_combout  = (\p_cache_inst|CPU_address_hold [9] & (!\p_cache_inst|CPU_address_hold[8]~27 )) # (!\p_cache_inst|CPU_address_hold [9] & ((\p_cache_inst|CPU_address_hold[8]~27 ) # (GND)))
// \p_cache_inst|CPU_address_hold[9]~29  = CARRY((!\p_cache_inst|CPU_address_hold[8]~27 ) # (!\p_cache_inst|CPU_address_hold [9]))

	.dataa(gnd),
	.datab(\p_cache_inst|CPU_address_hold [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p_cache_inst|CPU_address_hold[8]~27 ),
	.combout(\p_cache_inst|CPU_address_hold[9]~28_combout ),
	.cout(\p_cache_inst|CPU_address_hold[9]~29 ));
// synopsys translate_off
defparam \p_cache_inst|CPU_address_hold[9]~28 .lut_mask = 16'h3C3F;
defparam \p_cache_inst|CPU_address_hold[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N26
cycloneive_lcell_comb \p_cache_inst|CPU_address_hold[2]~30 (
// Equation(s):
// \p_cache_inst|CPU_address_hold[2]~30_combout  = (\rst~q  & (!\p_cache_inst|reset_active~q  & ((\MSC_inst|p1_reset_req~q ) # (\MSC_inst|p1_idle~0_combout ))))

	.dataa(\rst~q ),
	.datab(\p_cache_inst|reset_active~q ),
	.datac(\MSC_inst|p1_reset_req~q ),
	.datad(\MSC_inst|p1_idle~0_combout ),
	.cin(gnd),
	.combout(\p_cache_inst|CPU_address_hold[2]~30_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|CPU_address_hold[2]~30 .lut_mask = 16'h2220;
defparam \p_cache_inst|CPU_address_hold[2]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N0
cycloneive_lcell_comb \p_cache_inst|CPU_address_hold[2]~31 (
// Equation(s):
// \p_cache_inst|CPU_address_hold[2]~31_combout  = ((\arbiter_inst|arbiter_p1_ready~q ) # ((\p_cache_inst|Equal0~2_combout  & !\p_cache_inst|fetch_active~q ))) # (!\p_cache_inst|CPU_address_hold[2]~30_combout )

	.dataa(\p_cache_inst|Equal0~2_combout ),
	.datab(\p_cache_inst|CPU_address_hold[2]~30_combout ),
	.datac(\p_cache_inst|fetch_active~q ),
	.datad(\arbiter_inst|arbiter_p1_ready~q ),
	.cin(gnd),
	.combout(\p_cache_inst|CPU_address_hold[2]~31_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|CPU_address_hold[2]~31 .lut_mask = 16'hFF3B;
defparam \p_cache_inst|CPU_address_hold[2]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N15
dffeas \p_cache_inst|CPU_address_hold[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\p_cache_inst|CPU_address_hold[9]~28_combout ),
	.asdata(\CPU_inst|PC0|A[9]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MSC_inst|p1_reset~combout ),
	.sload(!\p_cache_inst|reset_active~q ),
	.ena(\p_cache_inst|CPU_address_hold[2]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_cache_inst|CPU_address_hold [9]),
	.prn(vcc));
// synopsys translate_off
defparam \p_cache_inst|CPU_address_hold[9] .is_wysiwyg = "true";
defparam \p_cache_inst|CPU_address_hold[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N16
cycloneive_lcell_comb \p_cache_inst|CPU_address_hold[10]~32 (
// Equation(s):
// \p_cache_inst|CPU_address_hold[10]~32_combout  = (\p_cache_inst|CPU_address_hold [10] & (\p_cache_inst|CPU_address_hold[9]~29  $ (GND))) # (!\p_cache_inst|CPU_address_hold [10] & (!\p_cache_inst|CPU_address_hold[9]~29  & VCC))
// \p_cache_inst|CPU_address_hold[10]~33  = CARRY((\p_cache_inst|CPU_address_hold [10] & !\p_cache_inst|CPU_address_hold[9]~29 ))

	.dataa(gnd),
	.datab(\p_cache_inst|CPU_address_hold [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p_cache_inst|CPU_address_hold[9]~29 ),
	.combout(\p_cache_inst|CPU_address_hold[10]~32_combout ),
	.cout(\p_cache_inst|CPU_address_hold[10]~33 ));
// synopsys translate_off
defparam \p_cache_inst|CPU_address_hold[10]~32 .lut_mask = 16'hC30C;
defparam \p_cache_inst|CPU_address_hold[10]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y10_N17
dffeas \p_cache_inst|CPU_address_hold[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\p_cache_inst|CPU_address_hold[10]~32_combout ),
	.asdata(\CPU_inst|PC0|A[10]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MSC_inst|p1_reset~combout ),
	.sload(!\p_cache_inst|reset_active~q ),
	.ena(\p_cache_inst|CPU_address_hold[2]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_cache_inst|CPU_address_hold [10]),
	.prn(vcc));
// synopsys translate_off
defparam \p_cache_inst|CPU_address_hold[10] .is_wysiwyg = "true";
defparam \p_cache_inst|CPU_address_hold[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N18
cycloneive_lcell_comb \p_cache_inst|CPU_address_hold[11]~34 (
// Equation(s):
// \p_cache_inst|CPU_address_hold[11]~34_combout  = (\p_cache_inst|CPU_address_hold [11] & (!\p_cache_inst|CPU_address_hold[10]~33 )) # (!\p_cache_inst|CPU_address_hold [11] & ((\p_cache_inst|CPU_address_hold[10]~33 ) # (GND)))
// \p_cache_inst|CPU_address_hold[11]~35  = CARRY((!\p_cache_inst|CPU_address_hold[10]~33 ) # (!\p_cache_inst|CPU_address_hold [11]))

	.dataa(gnd),
	.datab(\p_cache_inst|CPU_address_hold [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p_cache_inst|CPU_address_hold[10]~33 ),
	.combout(\p_cache_inst|CPU_address_hold[11]~34_combout ),
	.cout(\p_cache_inst|CPU_address_hold[11]~35 ));
// synopsys translate_off
defparam \p_cache_inst|CPU_address_hold[11]~34 .lut_mask = 16'h3C3F;
defparam \p_cache_inst|CPU_address_hold[11]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y13_N1
dffeas \CPU_inst|PC0|A_next_I[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|PC_reg [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_next_I [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_next_I[11] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_next_I[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N8
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I_alternate~8 (
// Equation(s):
// \CPU_inst|PC0|A_current_I_alternate~8_combout  = (\CPU_inst|PC0|prev_branch_taken~q  & ((\CPU_inst|PC0|PC_reg [11]))) # (!\CPU_inst|PC0|prev_branch_taken~q  & (\CPU_inst|PC0|A_next_I [11]))

	.dataa(\CPU_inst|PC0|A_next_I [11]),
	.datab(gnd),
	.datac(\CPU_inst|PC0|PC_reg [11]),
	.datad(\CPU_inst|PC0|prev_branch_taken~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I_alternate~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate~8 .lut_mask = 16'hF0AA;
defparam \CPU_inst|PC0|A_current_I_alternate~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N9
dffeas \CPU_inst|PC0|A_current_I_alternate[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I_alternate~8_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_current_I_alternate[15]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I_alternate [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate[11] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I_alternate[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N0
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I~5 (
// Equation(s):
// \CPU_inst|PC0|A_current_I~5_combout  = (\CPU_inst|PC0|prev_hazard~q  & ((\CPU_inst|PC0|A_current_I_alternate [11]))) # (!\CPU_inst|PC0|prev_hazard~q  & (\CPU_inst|PC0|A_next_I [11]))

	.dataa(\CPU_inst|PC0|A_next_I [11]),
	.datab(\CPU_inst|PC0|A_current_I_alternate [11]),
	.datac(gnd),
	.datad(\CPU_inst|PC0|prev_hazard~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I~5 .lut_mask = 16'hCCAA;
defparam \CPU_inst|PC0|A_current_I~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N6
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe0[4]~1 (
// Equation(s):
// \CPU_inst|PC0|A_pipe0[4]~1_combout  = (\CPU_inst|PC0|take_branch~2_combout ) # ((\CPU_inst|PC0|cstack0|address[1]~5_combout ) # ((\CPU_inst|hazard_unit0|hazard~11_combout  & \CPU_inst|decode_unit0|RC_reg~q )))

	.dataa(\CPU_inst|PC0|take_branch~2_combout ),
	.datab(\CPU_inst|hazard_unit0|hazard~11_combout ),
	.datac(\CPU_inst|PC0|cstack0|address[1]~5_combout ),
	.datad(\CPU_inst|decode_unit0|RC_reg~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe0[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0[4]~1 .lut_mask = 16'hFEFA;
defparam \CPU_inst|PC0|A_pipe0[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N0
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe0[4]~2 (
// Equation(s):
// \CPU_inst|PC0|A_pipe0[4]~2_combout  = (\CPU_inst|PC0|prev_branch_taken~q ) # ((\CPU_inst|PC0|stack_pop~3_combout  & (\CPU_inst|hazard_unit0|hazard~5_combout  & !\CPU_inst|PC0|A_pipe0[4]~1_combout )))

	.dataa(\CPU_inst|PC0|stack_pop~3_combout ),
	.datab(\CPU_inst|hazard_unit0|hazard~5_combout ),
	.datac(\CPU_inst|PC0|prev_branch_taken~q ),
	.datad(\CPU_inst|PC0|A_pipe0[4]~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe0[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0[4]~2 .lut_mask = 16'hF0F8;
defparam \CPU_inst|PC0|A_pipe0[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N1
dffeas \CPU_inst|PC0|A_current_I[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I~5_combout ),
	.asdata(\CPU_inst|PC0|PC_reg [11]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|prev_branch_taken~q ),
	.ena(\CPU_inst|PC0|A_pipe0[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I[11] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N12
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe0~7 (
// Equation(s):
// \CPU_inst|PC0|A_pipe0~7_combout  = (\CPU_inst|PC0|prev_branch_taken~q  & (\CPU_inst|PC0|PC_reg [11])) # (!\CPU_inst|PC0|prev_branch_taken~q  & ((\CPU_inst|PC0|A_current_I [11])))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|PC_reg [11]),
	.datac(\CPU_inst|PC0|A_current_I [11]),
	.datad(\CPU_inst|PC0|prev_branch_taken~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe0~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0~7 .lut_mask = 16'hCCF0;
defparam \CPU_inst|PC0|A_pipe0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N13
dffeas \CPU_inst|PC0|A_pipe0[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe0~7_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_pipe0[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe0 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0[11] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe0[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N26
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe1~2 (
// Equation(s):
// \CPU_inst|PC0|A_pipe1~2_combout  = (\CPU_inst|PC0|prev_branch_taken~q  & ((\CPU_inst|PC0|PC_reg [11]))) # (!\CPU_inst|PC0|prev_branch_taken~q  & (\CPU_inst|PC0|A_pipe0 [11]))

	.dataa(\CPU_inst|PC0|A_pipe0 [11]),
	.datab(\CPU_inst|PC0|PC_reg [11]),
	.datac(gnd),
	.datad(\CPU_inst|PC0|prev_branch_taken~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe1~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1~2 .lut_mask = 16'hCCAA;
defparam \CPU_inst|PC0|A_pipe1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N20
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe2[11]~1 (
// Equation(s):
// \CPU_inst|PC0|A_pipe2[11]~1_combout  = (\CPU_inst|hazard_unit0|data_hazard~combout ) # (\CPU_inst|PC0|prev_branch_taken~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.datad(\CPU_inst|PC0|prev_branch_taken~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe2[11]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe2[11]~1 .lut_mask = 16'hFFF0;
defparam \CPU_inst|PC0|A_pipe2[11]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N27
dffeas \CPU_inst|PC0|A_pipe1[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe1~2_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_pipe2[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1[11] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe1[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N4
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe2~3 (
// Equation(s):
// \CPU_inst|PC0|A_pipe2~3_combout  = (\CPU_inst|PC0|prev_branch_taken~q  & ((\CPU_inst|PC0|PC_reg [11]))) # (!\CPU_inst|PC0|prev_branch_taken~q  & (\CPU_inst|PC0|A_pipe1 [11]))

	.dataa(\CPU_inst|PC0|A_pipe1 [11]),
	.datab(\CPU_inst|PC0|PC_reg [11]),
	.datac(gnd),
	.datad(\CPU_inst|PC0|prev_branch_taken~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe2~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe2~3 .lut_mask = 16'hCCAA;
defparam \CPU_inst|PC0|A_pipe2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N5
dffeas \CPU_inst|PC0|A_pipe2[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe2~3_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_pipe2[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe2[11] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe2[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N30
cycloneive_lcell_comb \CPU_inst|PC0|stack_in[11]~2 (
// Equation(s):
// \CPU_inst|PC0|stack_in[11]~2_combout  = (\CPU_inst|interrupt~q  & ((\CPU_inst|PC0|A_pipe2 [11]))) # (!\CPU_inst|interrupt~q  & (\CPU_inst|PC0|A_pipe1 [11]))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|A_pipe1 [11]),
	.datac(\CPU_inst|interrupt~q ),
	.datad(\CPU_inst|PC0|A_pipe2 [11]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|stack_in[11]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|stack_in[11]~2 .lut_mask = 16'hFC0C;
defparam \CPU_inst|PC0|stack_in[11]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y8_N31
dffeas \CPU_inst|PC0|cstack0|input_buf[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|stack_in[11]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|input_buf [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|input_buf[11] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|input_buf[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N4
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~418 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~418_combout  = (!\CPU_inst|PC0|cstack0|address [0] & (!\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|address [2] & \CPU_inst|PC0|cstack0|address [3])))

	.dataa(\CPU_inst|PC0|cstack0|address [0]),
	.datab(\CPU_inst|PC0|cstack0|address [1]),
	.datac(\CPU_inst|PC0|cstack0|address [2]),
	.datad(\CPU_inst|PC0|cstack0|address [3]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~418_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~418 .lut_mask = 16'h1000;
defparam \CPU_inst|PC0|cstack0|stack_mem~418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N28
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|prev_push~feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|prev_push~feeder_combout  = \CPU_inst|PC0|cstack0|address[1]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|PC0|cstack0|address[1]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|prev_push~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|prev_push~feeder .lut_mask = 16'hF0F0;
defparam \CPU_inst|PC0|cstack0|prev_push~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N29
dffeas \CPU_inst|PC0|cstack0|prev_push (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|prev_push~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|prev_push~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|prev_push .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|prev_push .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N22
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~419 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~419_combout  = (\CPU_inst|PC0|cstack0|stack_mem~418_combout  & \CPU_inst|PC0|cstack0|prev_push~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~418_combout ),
	.datad(\CPU_inst|PC0|cstack0|prev_push~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~419_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~419 .lut_mask = 16'hF000;
defparam \CPU_inst|PC0|cstack0|stack_mem~419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y5_N13
dffeas \CPU_inst|PC0|cstack0|stack_mem~203 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~419_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~203_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~203 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~203 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N24
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~171feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~171feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [11]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~171feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~171feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~171feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N24
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~416 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~416_combout  = (\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|address [3] & (!\CPU_inst|PC0|cstack0|address [0] & !\CPU_inst|PC0|cstack0|address [2])))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|address [3]),
	.datac(\CPU_inst|PC0|cstack0|address [0]),
	.datad(\CPU_inst|PC0|cstack0|address [2]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~416_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~416 .lut_mask = 16'h0008;
defparam \CPU_inst|PC0|cstack0|stack_mem~416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N2
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~417 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~417_combout  = (\CPU_inst|PC0|cstack0|stack_mem~416_combout  & \CPU_inst|PC0|cstack0|prev_push~q )

	.dataa(gnd),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~416_combout ),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|prev_push~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~417_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~417 .lut_mask = 16'hCC00;
defparam \CPU_inst|PC0|cstack0|stack_mem~417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y6_N25
dffeas \CPU_inst|PC0|cstack0|stack_mem~171 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~171feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~417_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~171_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~171 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~171 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N16
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~420 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~420_combout  = (!\CPU_inst|PC0|cstack0|address [0] & (!\CPU_inst|PC0|cstack0|address [1] & (!\CPU_inst|PC0|cstack0|address [2] & \CPU_inst|PC0|cstack0|address [3])))

	.dataa(\CPU_inst|PC0|cstack0|address [0]),
	.datab(\CPU_inst|PC0|cstack0|address [1]),
	.datac(\CPU_inst|PC0|cstack0|address [2]),
	.datad(\CPU_inst|PC0|cstack0|address [3]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~420_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~420 .lut_mask = 16'h0100;
defparam \CPU_inst|PC0|cstack0|stack_mem~420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N2
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~421 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~421_combout  = (\CPU_inst|PC0|cstack0|stack_mem~420_combout  & \CPU_inst|PC0|cstack0|prev_push~q )

	.dataa(gnd),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~420_combout ),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|prev_push~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~421_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~421 .lut_mask = 16'hCC00;
defparam \CPU_inst|PC0|cstack0|stack_mem~421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y6_N5
dffeas \CPU_inst|PC0|cstack0|stack_mem~139 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~421_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~139_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~139 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~139 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N4
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~278 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~278_combout  = (\CPU_inst|PC0|cstack0|address [2] & (((\CPU_inst|PC0|cstack0|address [1])))) # (!\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|stack_mem~171_q )) # 
// (!\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~139_q )))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~171_q ),
	.datab(\CPU_inst|PC0|cstack0|address [2]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~139_q ),
	.datad(\CPU_inst|PC0|cstack0|address [1]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~278_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~278 .lut_mask = 16'hEE30;
defparam \CPU_inst|PC0|cstack0|stack_mem~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N28
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~422 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~422_combout  = (!\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|address [2] & \CPU_inst|PC0|cstack0|address [3])))

	.dataa(\CPU_inst|PC0|cstack0|address [0]),
	.datab(\CPU_inst|PC0|cstack0|address [1]),
	.datac(\CPU_inst|PC0|cstack0|address [2]),
	.datad(\CPU_inst|PC0|cstack0|address [3]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~422_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~422 .lut_mask = 16'h4000;
defparam \CPU_inst|PC0|cstack0|stack_mem~422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N30
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~423 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~423_combout  = (\CPU_inst|PC0|cstack0|stack_mem~422_combout  & \CPU_inst|PC0|cstack0|prev_push~q )

	.dataa(gnd),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~422_combout ),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|prev_push~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~423_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~423 .lut_mask = 16'hCC00;
defparam \CPU_inst|PC0|cstack0|stack_mem~423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y6_N23
dffeas \CPU_inst|PC0|cstack0|stack_mem~235 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~235_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~235 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~235 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N22
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~279 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~279_combout  = (\CPU_inst|PC0|cstack0|stack_mem~278_combout  & (((\CPU_inst|PC0|cstack0|stack_mem~235_q ) # (!\CPU_inst|PC0|cstack0|address [2])))) # (!\CPU_inst|PC0|cstack0|stack_mem~278_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~203_q  & ((\CPU_inst|PC0|cstack0|address [2]))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~203_q ),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~278_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~235_q ),
	.datad(\CPU_inst|PC0|cstack0|address [2]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~279_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~279 .lut_mask = 16'hE2CC;
defparam \CPU_inst|PC0|cstack0|stack_mem~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N14
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~434 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~434_combout  = (!\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|address [1] & (!\CPU_inst|PC0|cstack0|address [2] & !\CPU_inst|PC0|cstack0|address [3])))

	.dataa(\CPU_inst|PC0|cstack0|address [0]),
	.datab(\CPU_inst|PC0|cstack0|address [1]),
	.datac(\CPU_inst|PC0|cstack0|address [2]),
	.datad(\CPU_inst|PC0|cstack0|address [3]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~434_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~434 .lut_mask = 16'h0004;
defparam \CPU_inst|PC0|cstack0|stack_mem~434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N20
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~435 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~435_combout  = (\CPU_inst|PC0|cstack0|stack_mem~434_combout  & \CPU_inst|PC0|cstack0|prev_push~q )

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~434_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|prev_push~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~435_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~435 .lut_mask = 16'hAA00;
defparam \CPU_inst|PC0|cstack0|stack_mem~435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y7_N9
dffeas \CPU_inst|PC0|cstack0|stack_mem~43 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~435_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~43 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~43 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N0
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~436 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~436_combout  = (!\CPU_inst|PC0|cstack0|address [0] & (!\CPU_inst|PC0|cstack0|address [1] & (!\CPU_inst|PC0|cstack0|address [2] & !\CPU_inst|PC0|cstack0|address [3])))

	.dataa(\CPU_inst|PC0|cstack0|address [0]),
	.datab(\CPU_inst|PC0|cstack0|address [1]),
	.datac(\CPU_inst|PC0|cstack0|address [2]),
	.datad(\CPU_inst|PC0|cstack0|address [3]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~436_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~436 .lut_mask = 16'h0001;
defparam \CPU_inst|PC0|cstack0|stack_mem~436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N18
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~437 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~437_combout  = (\CPU_inst|PC0|cstack0|stack_mem~436_combout  & \CPU_inst|PC0|cstack0|prev_push~q )

	.dataa(gnd),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~436_combout ),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|prev_push~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~437_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~437 .lut_mask = 16'hCC00;
defparam \CPU_inst|PC0|cstack0|stack_mem~437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y7_N19
dffeas \CPU_inst|PC0|cstack0|stack_mem~11 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~437_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~11 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N18
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~280 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~280_combout  = (\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~43_q ) # ((\CPU_inst|PC0|cstack0|address [2])))) # (!\CPU_inst|PC0|cstack0|address [1] & (((\CPU_inst|PC0|cstack0|stack_mem~11_q  & 
// !\CPU_inst|PC0|cstack0|address [2]))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~43_q ),
	.datab(\CPU_inst|PC0|cstack0|address [1]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~11_q ),
	.datad(\CPU_inst|PC0|cstack0|address [2]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~280_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~280 .lut_mask = 16'hCCB8;
defparam \CPU_inst|PC0|cstack0|stack_mem~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N18
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~432 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~432_combout  = (!\CPU_inst|PC0|cstack0|address [0] & (!\CPU_inst|PC0|cstack0|address [1] & (!\CPU_inst|PC0|cstack0|address [3] & \CPU_inst|PC0|cstack0|address [2])))

	.dataa(\CPU_inst|PC0|cstack0|address [0]),
	.datab(\CPU_inst|PC0|cstack0|address [1]),
	.datac(\CPU_inst|PC0|cstack0|address [3]),
	.datad(\CPU_inst|PC0|cstack0|address [2]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~432_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~432 .lut_mask = 16'h0100;
defparam \CPU_inst|PC0|cstack0|stack_mem~432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N20
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~433 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~433_combout  = (\CPU_inst|PC0|cstack0|stack_mem~432_combout  & \CPU_inst|PC0|cstack0|prev_push~q )

	.dataa(gnd),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~432_combout ),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|prev_push~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~433_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~433 .lut_mask = 16'hCC00;
defparam \CPU_inst|PC0|cstack0|stack_mem~433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y7_N5
dffeas \CPU_inst|PC0|cstack0|stack_mem~75 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~433_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~75 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~75 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N20
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~438 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~438_combout  = (!\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|address [2] & !\CPU_inst|PC0|cstack0|address [3])))

	.dataa(\CPU_inst|PC0|cstack0|address [0]),
	.datab(\CPU_inst|PC0|cstack0|address [1]),
	.datac(\CPU_inst|PC0|cstack0|address [2]),
	.datad(\CPU_inst|PC0|cstack0|address [3]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~438_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~438 .lut_mask = 16'h0040;
defparam \CPU_inst|PC0|cstack0|stack_mem~438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N26
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~439 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~439_combout  = (\CPU_inst|PC0|cstack0|stack_mem~438_combout  & \CPU_inst|PC0|cstack0|prev_push~q )

	.dataa(gnd),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~438_combout ),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|prev_push~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~439_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~439 .lut_mask = 16'hCC00;
defparam \CPU_inst|PC0|cstack0|stack_mem~439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y7_N15
dffeas \CPU_inst|PC0|cstack0|stack_mem~107 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~439_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~107 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~107 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N14
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~281 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~281_combout  = (\CPU_inst|PC0|cstack0|stack_mem~280_combout  & (((\CPU_inst|PC0|cstack0|stack_mem~107_q ) # (!\CPU_inst|PC0|cstack0|address [2])))) # (!\CPU_inst|PC0|cstack0|stack_mem~280_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~75_q  & ((\CPU_inst|PC0|cstack0|address [2]))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~280_combout ),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~75_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~107_q ),
	.datad(\CPU_inst|PC0|cstack0|address [2]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~281_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~281 .lut_mask = 16'hE4AA;
defparam \CPU_inst|PC0|cstack0|stack_mem~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N6
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~282 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~282_combout  = (\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|address [0]) # ((\CPU_inst|PC0|cstack0|stack_mem~279_combout )))) # (!\CPU_inst|PC0|cstack0|address [3] & (!\CPU_inst|PC0|cstack0|address [0] & 
// ((\CPU_inst|PC0|cstack0|stack_mem~281_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|address [3]),
	.datab(\CPU_inst|PC0|cstack0|address [0]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~279_combout ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~281_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~282_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~282 .lut_mask = 16'hB9A8;
defparam \CPU_inst|PC0|cstack0|stack_mem~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N8
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~444 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~444_combout  = (!\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|address [3] & !\CPU_inst|PC0|cstack0|address [2])))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|address [0]),
	.datac(\CPU_inst|PC0|cstack0|address [3]),
	.datad(\CPU_inst|PC0|cstack0|address [2]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~444_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~444 .lut_mask = 16'h0040;
defparam \CPU_inst|PC0|cstack0|stack_mem~444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N26
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~445 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~445_combout  = (\CPU_inst|PC0|cstack0|prev_push~q  & \CPU_inst|PC0|cstack0|stack_mem~444_combout )

	.dataa(gnd),
	.datab(\CPU_inst|PC0|cstack0|prev_push~q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~444_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~445_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~445 .lut_mask = 16'hC0C0;
defparam \CPU_inst|PC0|cstack0|stack_mem~445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y5_N7
dffeas \CPU_inst|PC0|cstack0|stack_mem~155 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~445_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~155_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~155 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~155 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N12
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~187feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~187feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [11]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~187feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~187feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~187feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N6
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~440 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~440_combout  = (\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|address [1] & (!\CPU_inst|PC0|cstack0|address [2] & \CPU_inst|PC0|cstack0|address [3])))

	.dataa(\CPU_inst|PC0|cstack0|address [0]),
	.datab(\CPU_inst|PC0|cstack0|address [1]),
	.datac(\CPU_inst|PC0|cstack0|address [2]),
	.datad(\CPU_inst|PC0|cstack0|address [3]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~440_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~440 .lut_mask = 16'h0800;
defparam \CPU_inst|PC0|cstack0|stack_mem~440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N16
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~441 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~441_combout  = (\CPU_inst|PC0|cstack0|stack_mem~440_combout  & \CPU_inst|PC0|cstack0|prev_push~q )

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~440_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|prev_push~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~441_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~441 .lut_mask = 16'hAA00;
defparam \CPU_inst|PC0|cstack0|stack_mem~441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y6_N13
dffeas \CPU_inst|PC0|cstack0|stack_mem~187 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~187feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~441_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~187_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~187 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~187 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N6
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~283 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~283_combout  = (\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|address [2]) # ((\CPU_inst|PC0|cstack0|stack_mem~187_q )))) # (!\CPU_inst|PC0|cstack0|address [1] & (!\CPU_inst|PC0|cstack0|address [2] & 
// (\CPU_inst|PC0|cstack0|stack_mem~155_q )))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|address [2]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~155_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~187_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~283_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~283 .lut_mask = 16'hBA98;
defparam \CPU_inst|PC0|cstack0|stack_mem~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N4
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~442 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~442_combout  = (!\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|address [3] & \CPU_inst|PC0|cstack0|address [2])))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|address [0]),
	.datac(\CPU_inst|PC0|cstack0|address [3]),
	.datad(\CPU_inst|PC0|cstack0|address [2]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~442_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~442 .lut_mask = 16'h4000;
defparam \CPU_inst|PC0|cstack0|stack_mem~442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N22
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~443 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~443_combout  = (\CPU_inst|PC0|cstack0|prev_push~q  & \CPU_inst|PC0|cstack0|stack_mem~442_combout )

	.dataa(gnd),
	.datab(\CPU_inst|PC0|cstack0|prev_push~q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~442_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~443_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~443 .lut_mask = 16'hC0C0;
defparam \CPU_inst|PC0|cstack0|stack_mem~443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y5_N23
dffeas \CPU_inst|PC0|cstack0|stack_mem~219 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~443_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~219_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~219 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~219 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N12
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~446 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~446_combout  = (\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|address [3] & \CPU_inst|PC0|cstack0|address [2])))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|address [0]),
	.datac(\CPU_inst|PC0|cstack0|address [3]),
	.datad(\CPU_inst|PC0|cstack0|address [2]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~446_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~446 .lut_mask = 16'h8000;
defparam \CPU_inst|PC0|cstack0|stack_mem~446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N6
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~447 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~447_combout  = (\CPU_inst|PC0|cstack0|stack_mem~446_combout  & \CPU_inst|PC0|cstack0|prev_push~q )

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~446_combout ),
	.datab(gnd),
	.datac(\CPU_inst|PC0|cstack0|prev_push~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~447_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~447 .lut_mask = 16'hA0A0;
defparam \CPU_inst|PC0|cstack0|stack_mem~447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y5_N17
dffeas \CPU_inst|PC0|cstack0|stack_mem~251 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~447_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~251_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~251 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~251 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N16
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~284 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~284_combout  = (\CPU_inst|PC0|cstack0|stack_mem~283_combout  & (((\CPU_inst|PC0|cstack0|stack_mem~251_q ) # (!\CPU_inst|PC0|cstack0|address [2])))) # (!\CPU_inst|PC0|cstack0|stack_mem~283_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~219_q  & ((\CPU_inst|PC0|cstack0|address [2]))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~283_combout ),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~219_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~251_q ),
	.datad(\CPU_inst|PC0|cstack0|address [2]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~284_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~284 .lut_mask = 16'hE4AA;
defparam \CPU_inst|PC0|cstack0|stack_mem~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N30
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~428 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~428_combout  = (\CPU_inst|PC0|cstack0|address [0] & (!\CPU_inst|PC0|cstack0|address [1] & (!\CPU_inst|PC0|cstack0|address [3] & !\CPU_inst|PC0|cstack0|address [2])))

	.dataa(\CPU_inst|PC0|cstack0|address [0]),
	.datab(\CPU_inst|PC0|cstack0|address [1]),
	.datac(\CPU_inst|PC0|cstack0|address [3]),
	.datad(\CPU_inst|PC0|cstack0|address [2]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~428_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~428 .lut_mask = 16'h0002;
defparam \CPU_inst|PC0|cstack0|stack_mem~428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N16
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~429 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~429_combout  = (\CPU_inst|PC0|cstack0|stack_mem~428_combout  & \CPU_inst|PC0|cstack0|prev_push~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~428_combout ),
	.datad(\CPU_inst|PC0|cstack0|prev_push~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~429_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~429 .lut_mask = 16'hF000;
defparam \CPU_inst|PC0|cstack0|stack_mem~429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y5_N5
dffeas \CPU_inst|PC0|cstack0|stack_mem~27 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~429_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~27 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~27 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N8
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~424 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~424_combout  = (\CPU_inst|PC0|cstack0|address [0] & (!\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|address [2] & !\CPU_inst|PC0|cstack0|address [3])))

	.dataa(\CPU_inst|PC0|cstack0|address [0]),
	.datab(\CPU_inst|PC0|cstack0|address [1]),
	.datac(\CPU_inst|PC0|cstack0|address [2]),
	.datad(\CPU_inst|PC0|cstack0|address [3]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~424_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~424 .lut_mask = 16'h0020;
defparam \CPU_inst|PC0|cstack0|stack_mem~424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N10
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~425 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~425_combout  = (\CPU_inst|PC0|cstack0|stack_mem~424_combout  & \CPU_inst|PC0|cstack0|prev_push~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~424_combout ),
	.datad(\CPU_inst|PC0|cstack0|prev_push~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~425_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~425 .lut_mask = 16'hF000;
defparam \CPU_inst|PC0|cstack0|stack_mem~425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y5_N23
dffeas \CPU_inst|PC0|cstack0|stack_mem~91 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~91 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~91 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N4
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~276 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~276_combout  = (\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|address [2])) # (!\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|stack_mem~91_q ))) # 
// (!\CPU_inst|PC0|cstack0|address [2] & (\CPU_inst|PC0|cstack0|stack_mem~27_q ))))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|address [2]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~27_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~91_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~276_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~276 .lut_mask = 16'hDC98;
defparam \CPU_inst|PC0|cstack0|stack_mem~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N26
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~426 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~426_combout  = (\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|address [1] & (!\CPU_inst|PC0|cstack0|address [3] & !\CPU_inst|PC0|cstack0|address [2])))

	.dataa(\CPU_inst|PC0|cstack0|address [0]),
	.datab(\CPU_inst|PC0|cstack0|address [1]),
	.datac(\CPU_inst|PC0|cstack0|address [3]),
	.datad(\CPU_inst|PC0|cstack0|address [2]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~426_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~426 .lut_mask = 16'h0008;
defparam \CPU_inst|PC0|cstack0|stack_mem~426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N12
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~427 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~427_combout  = (\CPU_inst|PC0|cstack0|stack_mem~426_combout  & \CPU_inst|PC0|cstack0|prev_push~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~426_combout ),
	.datad(\CPU_inst|PC0|cstack0|prev_push~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~427_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~427 .lut_mask = 16'hF000;
defparam \CPU_inst|PC0|cstack0|stack_mem~427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N13
dffeas \CPU_inst|PC0|cstack0|stack_mem~59 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~59 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~59 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N12
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~430 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~430_combout  = (\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|address [2] & !\CPU_inst|PC0|cstack0|address [3])))

	.dataa(\CPU_inst|PC0|cstack0|address [0]),
	.datab(\CPU_inst|PC0|cstack0|address [1]),
	.datac(\CPU_inst|PC0|cstack0|address [2]),
	.datad(\CPU_inst|PC0|cstack0|address [3]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~430_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~430 .lut_mask = 16'h0080;
defparam \CPU_inst|PC0|cstack0|stack_mem~430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N24
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~431 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~431_combout  = (\CPU_inst|PC0|cstack0|stack_mem~430_combout  & \CPU_inst|PC0|cstack0|prev_push~q )

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~430_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|prev_push~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~431_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~431 .lut_mask = 16'hAA00;
defparam \CPU_inst|PC0|cstack0|stack_mem~431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y5_N17
dffeas \CPU_inst|PC0|cstack0|stack_mem~123 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~431_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~123 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~123 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N12
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~277 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~277_combout  = (\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~276_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~123_q ))) # (!\CPU_inst|PC0|cstack0|stack_mem~276_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~59_q )))) # (!\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|stack_mem~276_combout ))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~276_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~59_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~123_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~277_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~277 .lut_mask = 16'hEC64;
defparam \CPU_inst|PC0|cstack0|stack_mem~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N18
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~285 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~285_combout  = (\CPU_inst|PC0|cstack0|stack_mem~282_combout  & (((\CPU_inst|PC0|cstack0|stack_mem~284_combout )) # (!\CPU_inst|PC0|cstack0|address [0]))) # (!\CPU_inst|PC0|cstack0|stack_mem~282_combout  & 
// (\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~277_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~282_combout ),
	.datab(\CPU_inst|PC0|cstack0|address [0]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~284_combout ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~277_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~285_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~285 .lut_mask = 16'hE6A2;
defparam \CPU_inst|PC0|cstack0|stack_mem~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N19
dffeas \CPU_inst|PC0|cstack0|output_buf[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~285_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|output_buf [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|output_buf[11] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|output_buf[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y12_N9
dffeas \CPU_inst|PC0|xec_return_addr[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_pipe1 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|XEC2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|xec_return_addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|xec_return_addr[11] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|xec_return_addr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N22
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg[12]~22 (
// Equation(s):
// \CPU_inst|PC0|PC_reg[12]~22_combout  = (\CPU_inst|PC0|always2~0_combout ) # (\CPU_inst|decode_unit0|JMP~q )

	.dataa(gnd),
	.datab(\CPU_inst|PC0|always2~0_combout ),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|JMP~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg[12]~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg[12]~22 .lut_mask = 16'hFFCC;
defparam \CPU_inst|PC0|PC_reg[12]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N8
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~32 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~32_combout  = (\CPU_inst|PC0|PC_reg[12]~21_combout  & (((\CPU_inst|PC0|PC_reg[12]~22_combout )))) # (!\CPU_inst|PC0|PC_reg[12]~21_combout  & ((\CPU_inst|PC0|PC_reg[12]~22_combout  & (\CPU_inst|decode_unit0|PC_I_field_reg [11])) # 
// (!\CPU_inst|PC0|PC_reg[12]~22_combout  & ((\CPU_inst|PC0|xec_return_addr [11])))))

	.dataa(\CPU_inst|PC0|PC_reg[12]~21_combout ),
	.datab(\CPU_inst|decode_unit0|PC_I_field_reg [11]),
	.datac(\CPU_inst|PC0|xec_return_addr [11]),
	.datad(\CPU_inst|PC0|PC_reg[12]~22_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~32_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~32 .lut_mask = 16'hEE50;
defparam \CPU_inst|PC0|PC_reg~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N5
dffeas \CPU_inst|decode_unit0|PC_I_field_reg[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|decode_unit0|I_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|decode_unit0|PC_I_field_reg[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|PC_I_field_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|PC_I_field_reg[4] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|PC_I_field_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y18_N21
dffeas \CPU_inst|PC_I_field1[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|decode_unit0|PC_I_field_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC_I_field1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC_I_field1[4] .is_wysiwyg = "true";
defparam \CPU_inst|PC_I_field1[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N11
dffeas \CPU_inst|PC_I_field2[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC_I_field1 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC_I_field2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC_I_field2[4] .is_wysiwyg = "true";
defparam \CPU_inst|PC_I_field2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N20
cycloneive_lcell_comb \p_cache_inst|CPU_address_hold[12]~36 (
// Equation(s):
// \p_cache_inst|CPU_address_hold[12]~36_combout  = (\p_cache_inst|CPU_address_hold [12] & (\p_cache_inst|CPU_address_hold[11]~35  $ (GND))) # (!\p_cache_inst|CPU_address_hold [12] & (!\p_cache_inst|CPU_address_hold[11]~35  & VCC))
// \p_cache_inst|CPU_address_hold[12]~37  = CARRY((\p_cache_inst|CPU_address_hold [12] & !\p_cache_inst|CPU_address_hold[11]~35 ))

	.dataa(gnd),
	.datab(\p_cache_inst|CPU_address_hold [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p_cache_inst|CPU_address_hold[11]~35 ),
	.combout(\p_cache_inst|CPU_address_hold[12]~36_combout ),
	.cout(\p_cache_inst|CPU_address_hold[12]~37 ));
// synopsys translate_off
defparam \p_cache_inst|CPU_address_hold[12]~36 .lut_mask = 16'hC30C;
defparam \p_cache_inst|CPU_address_hold[12]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N0
cycloneive_lcell_comb \CPU_inst|PC0|A_next_I[12]~feeder (
// Equation(s):
// \CPU_inst|PC0|A_next_I[12]~feeder_combout  = \CPU_inst|PC0|PC_reg [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|PC_reg [12]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_next_I[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_next_I[12]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|A_next_I[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N1
dffeas \CPU_inst|PC0|A_next_I[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_next_I[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_next_I [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_next_I[12] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_next_I[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N30
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I_alternate~10 (
// Equation(s):
// \CPU_inst|PC0|A_current_I_alternate~10_combout  = (\CPU_inst|PC0|prev_branch_taken~q  & (\CPU_inst|PC0|PC_reg [12])) # (!\CPU_inst|PC0|prev_branch_taken~q  & ((\CPU_inst|PC0|A_next_I [12])))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|PC_reg [12]),
	.datac(\CPU_inst|PC0|prev_branch_taken~q ),
	.datad(\CPU_inst|PC0|A_next_I [12]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I_alternate~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate~10 .lut_mask = 16'hCFC0;
defparam \CPU_inst|PC0|A_current_I_alternate~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N31
dffeas \CPU_inst|PC0|A_current_I_alternate[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I_alternate~10_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_current_I_alternate[15]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I_alternate [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate[12] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I_alternate[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N10
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I~7 (
// Equation(s):
// \CPU_inst|PC0|A_current_I~7_combout  = (\CPU_inst|PC0|prev_hazard~q  & ((\CPU_inst|PC0|A_current_I_alternate [12]))) # (!\CPU_inst|PC0|prev_hazard~q  & (\CPU_inst|PC0|A_next_I [12]))

	.dataa(\CPU_inst|PC0|A_next_I [12]),
	.datab(\CPU_inst|PC0|A_current_I_alternate [12]),
	.datac(gnd),
	.datad(\CPU_inst|PC0|prev_hazard~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I~7 .lut_mask = 16'hCCAA;
defparam \CPU_inst|PC0|A_current_I~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N11
dffeas \CPU_inst|PC0|A_current_I[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I~7_combout ),
	.asdata(\CPU_inst|PC0|PC_reg [12]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|prev_branch_taken~q ),
	.ena(\CPU_inst|PC0|A_pipe0[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I[12] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N30
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe0~9 (
// Equation(s):
// \CPU_inst|PC0|A_pipe0~9_combout  = (\CPU_inst|PC0|prev_branch_taken~q  & ((\CPU_inst|PC0|PC_reg [12]))) # (!\CPU_inst|PC0|prev_branch_taken~q  & (\CPU_inst|PC0|A_current_I [12]))

	.dataa(\CPU_inst|PC0|A_current_I [12]),
	.datab(\CPU_inst|PC0|PC_reg [12]),
	.datac(gnd),
	.datad(\CPU_inst|PC0|prev_branch_taken~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe0~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0~9 .lut_mask = 16'hCCAA;
defparam \CPU_inst|PC0|A_pipe0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N31
dffeas \CPU_inst|PC0|A_pipe0[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe0~9_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_pipe0[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe0 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0[12] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe0[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N20
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe1~4 (
// Equation(s):
// \CPU_inst|PC0|A_pipe1~4_combout  = (\CPU_inst|PC0|prev_branch_taken~q  & ((\CPU_inst|PC0|PC_reg [12]))) # (!\CPU_inst|PC0|prev_branch_taken~q  & (\CPU_inst|PC0|A_pipe0 [12]))

	.dataa(\CPU_inst|PC0|A_pipe0 [12]),
	.datab(gnd),
	.datac(\CPU_inst|PC0|PC_reg [12]),
	.datad(\CPU_inst|PC0|prev_branch_taken~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe1~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1~4 .lut_mask = 16'hF0AA;
defparam \CPU_inst|PC0|A_pipe1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N21
dffeas \CPU_inst|PC0|A_pipe1[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe1~4_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_pipe2[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1[12] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe1[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y12_N21
dffeas \CPU_inst|PC0|xec_return_addr[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_pipe1 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|XEC2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|xec_return_addr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|xec_return_addr[12] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|xec_return_addr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N28
cycloneive_lcell_comb \CPU_inst|decode_unit0|PC_I_field_reg[12]~feeder (
// Equation(s):
// \CPU_inst|decode_unit0|PC_I_field_reg[12]~feeder_combout  = \CPU_inst|decode_unit0|I_reg [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|I_reg [12]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|PC_I_field_reg[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|PC_I_field_reg[12]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|decode_unit0|PC_I_field_reg[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N29
dffeas \CPU_inst|decode_unit0|PC_I_field_reg[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|PC_I_field_reg[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|PC_I_field_reg[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|PC_I_field_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|PC_I_field_reg[12] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|PC_I_field_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N20
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~40 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~40_combout  = (\CPU_inst|PC0|PC_reg[12]~21_combout  & (\CPU_inst|PC0|PC_reg[12]~22_combout )) # (!\CPU_inst|PC0|PC_reg[12]~21_combout  & ((\CPU_inst|PC0|PC_reg[12]~22_combout  & ((\CPU_inst|decode_unit0|PC_I_field_reg [12]))) # 
// (!\CPU_inst|PC0|PC_reg[12]~22_combout  & (\CPU_inst|PC0|xec_return_addr [12]))))

	.dataa(\CPU_inst|PC0|PC_reg[12]~21_combout ),
	.datab(\CPU_inst|PC0|PC_reg[12]~22_combout ),
	.datac(\CPU_inst|PC0|xec_return_addr [12]),
	.datad(\CPU_inst|decode_unit0|PC_I_field_reg [12]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~40_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~40 .lut_mask = 16'hDC98;
defparam \CPU_inst|PC0|PC_reg~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N6
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe2~4 (
// Equation(s):
// \CPU_inst|PC0|A_pipe2~4_combout  = (\CPU_inst|PC0|prev_branch_taken~q  & (\CPU_inst|PC0|PC_reg [12])) # (!\CPU_inst|PC0|prev_branch_taken~q  & ((\CPU_inst|PC0|A_pipe1 [12])))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|prev_branch_taken~q ),
	.datac(\CPU_inst|PC0|PC_reg [12]),
	.datad(\CPU_inst|PC0|A_pipe1 [12]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe2~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe2~4 .lut_mask = 16'hF3C0;
defparam \CPU_inst|PC0|A_pipe2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N7
dffeas \CPU_inst|PC0|A_pipe2[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe2~4_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_pipe2[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe2[12] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe2[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N24
cycloneive_lcell_comb \CPU_inst|PC0|stack_in[12]~4 (
// Equation(s):
// \CPU_inst|PC0|stack_in[12]~4_combout  = (\CPU_inst|interrupt~q  & ((\CPU_inst|PC0|A_pipe2 [12]))) # (!\CPU_inst|interrupt~q  & (\CPU_inst|PC0|A_pipe1 [12]))

	.dataa(\CPU_inst|interrupt~q ),
	.datab(gnd),
	.datac(\CPU_inst|PC0|A_pipe1 [12]),
	.datad(\CPU_inst|PC0|A_pipe2 [12]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|stack_in[12]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|stack_in[12]~4 .lut_mask = 16'hFA50;
defparam \CPU_inst|PC0|stack_in[12]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y8_N25
dffeas \CPU_inst|PC0|cstack0|input_buf[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|stack_in[12]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|input_buf [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|input_buf[12] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|input_buf[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y7_N27
dffeas \CPU_inst|PC0|cstack0|stack_mem~12 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~437_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~12 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~12 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y7_N17
dffeas \CPU_inst|PC0|cstack0|stack_mem~44 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~435_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~44 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~44 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N26
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~300 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~300_combout  = (\CPU_inst|PC0|cstack0|address [2] & (\CPU_inst|PC0|cstack0|address [1])) # (!\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~44_q ))) # 
// (!\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|stack_mem~12_q ))))

	.dataa(\CPU_inst|PC0|cstack0|address [2]),
	.datab(\CPU_inst|PC0|cstack0|address [1]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~12_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~44_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~300_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~300 .lut_mask = 16'hDC98;
defparam \CPU_inst|PC0|cstack0|stack_mem~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y7_N3
dffeas \CPU_inst|PC0|cstack0|stack_mem~108 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~439_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~108 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~108 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N1
dffeas \CPU_inst|PC0|cstack0|stack_mem~76 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~433_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~76 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~76 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N2
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~301 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~301_combout  = (\CPU_inst|PC0|cstack0|stack_mem~300_combout  & (((\CPU_inst|PC0|cstack0|stack_mem~108_q )) # (!\CPU_inst|PC0|cstack0|address [2]))) # (!\CPU_inst|PC0|cstack0|stack_mem~300_combout  & 
// (\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|stack_mem~76_q ))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~300_combout ),
	.datab(\CPU_inst|PC0|cstack0|address [2]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~108_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~76_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~301_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~301 .lut_mask = 16'hE6A2;
defparam \CPU_inst|PC0|cstack0|stack_mem~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y8_N13
dffeas \CPU_inst|PC0|cstack0|stack_mem~28 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~429_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~28 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~28 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N4
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~60feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~60feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [12]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~60feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~60feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~60feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N5
dffeas \CPU_inst|PC0|cstack0|stack_mem~60 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~60feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~60 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~60 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N12
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~298 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~298_combout  = (\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|address [2]) # ((\CPU_inst|PC0|cstack0|stack_mem~60_q )))) # (!\CPU_inst|PC0|cstack0|address [1] & (!\CPU_inst|PC0|cstack0|address [2] & 
// (\CPU_inst|PC0|cstack0|stack_mem~28_q )))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|address [2]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~28_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~60_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~298_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~298 .lut_mask = 16'hBA98;
defparam \CPU_inst|PC0|cstack0|stack_mem~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y5_N1
dffeas \CPU_inst|PC0|cstack0|stack_mem~124 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~431_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~124 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~124 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N6
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~92feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~92feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [12]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~92feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~92feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~92feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y5_N7
dffeas \CPU_inst|PC0|cstack0|stack_mem~92 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~92feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~92 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~92 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N0
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~299 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~299_combout  = (\CPU_inst|PC0|cstack0|stack_mem~298_combout  & (((\CPU_inst|PC0|cstack0|stack_mem~124_q )) # (!\CPU_inst|PC0|cstack0|address [2]))) # (!\CPU_inst|PC0|cstack0|stack_mem~298_combout  & 
// (\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|stack_mem~92_q ))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~298_combout ),
	.datab(\CPU_inst|PC0|cstack0|address [2]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~124_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~92_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~299_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~299 .lut_mask = 16'hE6A2;
defparam \CPU_inst|PC0|cstack0|stack_mem~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N18
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~302 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~302_combout  = (\CPU_inst|PC0|cstack0|address [3] & (((\CPU_inst|PC0|cstack0|address [0])))) # (!\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~299_combout ))) # 
// (!\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|stack_mem~301_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|address [3]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~301_combout ),
	.datac(\CPU_inst|PC0|cstack0|address [0]),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~299_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~302_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~302 .lut_mask = 16'hF4A4;
defparam \CPU_inst|PC0|cstack0|stack_mem~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N0
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~204feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~204feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [12]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~204feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~204feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~204feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y5_N1
dffeas \CPU_inst|PC0|cstack0|stack_mem~204 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~204feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~419_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~204_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~204 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~204 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y6_N13
dffeas \CPU_inst|PC0|cstack0|stack_mem~140 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~421_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~140_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~140 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~140 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N12
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~296 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~296_combout  = (\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|stack_mem~204_q ) # ((\CPU_inst|PC0|cstack0|address [1])))) # (!\CPU_inst|PC0|cstack0|address [2] & (((\CPU_inst|PC0|cstack0|stack_mem~140_q  & 
// !\CPU_inst|PC0|cstack0|address [1]))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~204_q ),
	.datab(\CPU_inst|PC0|cstack0|address [2]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~140_q ),
	.datad(\CPU_inst|PC0|cstack0|address [1]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~296_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~296 .lut_mask = 16'hCCB8;
defparam \CPU_inst|PC0|cstack0|stack_mem~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y6_N7
dffeas \CPU_inst|PC0|cstack0|stack_mem~236 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~236_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~236 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~236 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y6_N29
dffeas \CPU_inst|PC0|cstack0|stack_mem~172 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~417_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~172_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~172 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~172 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N28
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~297 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~297_combout  = (\CPU_inst|PC0|cstack0|stack_mem~296_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~236_q ) # ((!\CPU_inst|PC0|cstack0|address [1])))) # (!\CPU_inst|PC0|cstack0|stack_mem~296_combout  & 
// (((\CPU_inst|PC0|cstack0|stack_mem~172_q  & \CPU_inst|PC0|cstack0|address [1]))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~296_combout ),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~236_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~172_q ),
	.datad(\CPU_inst|PC0|cstack0|address [1]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~297_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~297 .lut_mask = 16'hD8AA;
defparam \CPU_inst|PC0|cstack0|stack_mem~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y8_N31
dffeas \CPU_inst|PC0|cstack0|stack_mem~156 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~445_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~156_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~156 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~156 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N18
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~220feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~220feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [12]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~220feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~220feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~220feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y5_N19
dffeas \CPU_inst|PC0|cstack0|stack_mem~220 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~220feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~443_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~220_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~220 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~220 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N30
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~303 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~303_combout  = (\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|address [2])) # (!\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|stack_mem~220_q ))) # 
// (!\CPU_inst|PC0|cstack0|address [2] & (\CPU_inst|PC0|cstack0|stack_mem~156_q ))))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|address [2]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~156_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~220_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~303_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~303 .lut_mask = 16'hDC98;
defparam \CPU_inst|PC0|cstack0|stack_mem~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y6_N29
dffeas \CPU_inst|PC0|cstack0|stack_mem~252 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~447_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~252_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~252 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~252 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N16
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~188feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~188feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [12]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~188feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~188feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~188feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y6_N17
dffeas \CPU_inst|PC0|cstack0|stack_mem~188 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~188feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~441_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~188_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~188 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~188 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N28
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~304 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~304_combout  = (\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~303_combout  & (\CPU_inst|PC0|cstack0|stack_mem~252_q )) # (!\CPU_inst|PC0|cstack0|stack_mem~303_combout  & 
// ((\CPU_inst|PC0|cstack0|stack_mem~188_q ))))) # (!\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|stack_mem~303_combout ))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~303_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~252_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~188_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~304_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~304 .lut_mask = 16'hE6C4;
defparam \CPU_inst|PC0|cstack0|stack_mem~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N8
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~305 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~305_combout  = (\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|stack_mem~302_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~304_combout ))) # (!\CPU_inst|PC0|cstack0|stack_mem~302_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~297_combout )))) # (!\CPU_inst|PC0|cstack0|address [3] & (\CPU_inst|PC0|cstack0|stack_mem~302_combout ))

	.dataa(\CPU_inst|PC0|cstack0|address [3]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~302_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~297_combout ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~304_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~305_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~305 .lut_mask = 16'hEC64;
defparam \CPU_inst|PC0|cstack0|stack_mem~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y6_N9
dffeas \CPU_inst|PC0|cstack0|output_buf[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~305_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|output_buf [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|output_buf[12] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|output_buf[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N22
cycloneive_lcell_comb \CPU_inst|PC0|Add1~22 (
// Equation(s):
// \CPU_inst|PC0|Add1~22_combout  = (\CPU_inst|PC0|PC_reg [11] & (!\CPU_inst|PC0|Add1~21 )) # (!\CPU_inst|PC0|PC_reg [11] & ((\CPU_inst|PC0|Add1~21 ) # (GND)))
// \CPU_inst|PC0|Add1~23  = CARRY((!\CPU_inst|PC0|Add1~21 ) # (!\CPU_inst|PC0|PC_reg [11]))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|PC_reg [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|PC0|Add1~21 ),
	.combout(\CPU_inst|PC0|Add1~22_combout ),
	.cout(\CPU_inst|PC0|Add1~23 ));
// synopsys translate_off
defparam \CPU_inst|PC0|Add1~22 .lut_mask = 16'h3C3F;
defparam \CPU_inst|PC0|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N24
cycloneive_lcell_comb \CPU_inst|PC0|Add1~24 (
// Equation(s):
// \CPU_inst|PC0|Add1~24_combout  = (\CPU_inst|PC0|PC_reg [12] & (\CPU_inst|PC0|Add1~23  $ (GND))) # (!\CPU_inst|PC0|PC_reg [12] & (!\CPU_inst|PC0|Add1~23  & VCC))
// \CPU_inst|PC0|Add1~25  = CARRY((\CPU_inst|PC0|PC_reg [12] & !\CPU_inst|PC0|Add1~23 ))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|PC_reg [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|PC0|Add1~23 ),
	.combout(\CPU_inst|PC0|Add1~24_combout ),
	.cout(\CPU_inst|PC0|Add1~25 ));
// synopsys translate_off
defparam \CPU_inst|PC0|Add1~24 .lut_mask = 16'hC30C;
defparam \CPU_inst|PC0|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N14
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~41 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~41_combout  = (\CPU_inst|PC0|PC_reg[12]~21_combout  & ((\CPU_inst|PC0|PC_reg~40_combout  & (\CPU_inst|PC0|cstack0|output_buf [12])) # (!\CPU_inst|PC0|PC_reg~40_combout  & ((\CPU_inst|PC0|Add1~24_combout ))))) # 
// (!\CPU_inst|PC0|PC_reg[12]~21_combout  & (\CPU_inst|PC0|PC_reg~40_combout ))

	.dataa(\CPU_inst|PC0|PC_reg[12]~21_combout ),
	.datab(\CPU_inst|PC0|PC_reg~40_combout ),
	.datac(\CPU_inst|PC0|cstack0|output_buf [12]),
	.datad(\CPU_inst|PC0|Add1~24_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~41_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~41 .lut_mask = 16'hE6C4;
defparam \CPU_inst|PC0|PC_reg~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N22
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~42 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~42_combout  = (\CPU_inst|PC0|PC_reg[12]~20_combout  & (((\CPU_inst|PC0|always2~1_combout )))) # (!\CPU_inst|PC0|PC_reg[12]~20_combout  & ((\CPU_inst|PC0|always2~1_combout  & ((\CPU_inst|PC0|A_pipe2 [12]))) # 
// (!\CPU_inst|PC0|always2~1_combout  & (\CPU_inst|PC0|PC_reg~41_combout ))))

	.dataa(\CPU_inst|PC0|PC_reg~41_combout ),
	.datab(\CPU_inst|PC0|PC_reg[12]~20_combout ),
	.datac(\CPU_inst|PC0|always2~1_combout ),
	.datad(\CPU_inst|PC0|A_pipe2 [12]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~42_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~42 .lut_mask = 16'hF2C2;
defparam \CPU_inst|PC0|PC_reg~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N28
cycloneive_lcell_comb \CPU_inst|PC0|A_miss_next[12]~feeder (
// Equation(s):
// \CPU_inst|PC0|A_miss_next[12]~feeder_combout  = \CPU_inst|PC0|PC_reg [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|PC_reg [12]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_miss_next[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss_next[12]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|A_miss_next[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N29
dffeas \CPU_inst|PC0|A_miss_next[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_miss_next[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU_inst|PC0|p_miss~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_miss_next [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss_next[12] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_miss_next[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N18
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~43 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~43_combout  = (\CPU_inst|PC0|PC_reg~42_combout  & ((\CPU_inst|reg_file0|a_data[4]~8_combout ) # ((!\CPU_inst|PC0|PC_reg[12]~20_combout )))) # (!\CPU_inst|PC0|PC_reg~42_combout  & (((\CPU_inst|PC0|A_miss_next [12] & 
// \CPU_inst|PC0|PC_reg[12]~20_combout ))))

	.dataa(\CPU_inst|PC0|PC_reg~42_combout ),
	.datab(\CPU_inst|reg_file0|a_data[4]~8_combout ),
	.datac(\CPU_inst|PC0|A_miss_next [12]),
	.datad(\CPU_inst|PC0|PC_reg[12]~20_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~43_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~43 .lut_mask = 16'hD8AA;
defparam \CPU_inst|PC0|PC_reg~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N17
dffeas \CPU_inst|PC0|prev_p_miss (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|p_miss~q ),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|prev_p_miss~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|prev_p_miss .is_wysiwyg = "true";
defparam \CPU_inst|PC0|prev_p_miss .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N24
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg[2]~27 (
// Equation(s):
// \CPU_inst|PC0|PC_reg[2]~27_combout  = (\CPU_inst|PC0|p_miss~q  & !\CPU_inst|PC0|prev_p_miss~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|PC0|p_miss~q ),
	.datad(\CPU_inst|PC0|prev_p_miss~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg[2]~27_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg[2]~27 .lut_mask = 16'h00F0;
defparam \CPU_inst|PC0|PC_reg[2]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N18
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg[2]~18 (
// Equation(s):
// \CPU_inst|PC0|PC_reg[2]~18_combout  = (!\CPU_inst|PC0|prev_XEC~q  & !\CPU_inst|decode_unit0|JMP~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|PC0|prev_XEC~q ),
	.datad(\CPU_inst|decode_unit0|JMP~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg[2]~18 .lut_mask = 16'h000F;
defparam \CPU_inst|PC0|PC_reg[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N24
cycloneive_lcell_comb \CPU_inst|PC0|always2~2 (
// Equation(s):
// \CPU_inst|PC0|always2~2_combout  = (!\CPU_inst|NZT1~q  & (\CPU_inst|decode_unit0|RET~q  & !\CPU_inst|XEC1~q ))

	.dataa(\CPU_inst|NZT1~q ),
	.datab(\CPU_inst|decode_unit0|RET~q ),
	.datac(gnd),
	.datad(\CPU_inst|XEC1~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|always2~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|always2~2 .lut_mask = 16'h0044;
defparam \CPU_inst|PC0|always2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N18
cycloneive_lcell_comb \CPU_inst|PC0|always2~3 (
// Equation(s):
// \CPU_inst|PC0|always2~3_combout  = (\CPU_inst|PC0|PC_reg[2]~27_combout ) # (((\CPU_inst|PC0|always2~2_combout ) # (!\CPU_inst|PC0|PC_reg[2]~18_combout )) # (!\CPU_inst|PC0|stack_pop~2_combout ))

	.dataa(\CPU_inst|PC0|PC_reg[2]~27_combout ),
	.datab(\CPU_inst|PC0|stack_pop~2_combout ),
	.datac(\CPU_inst|PC0|PC_reg[2]~18_combout ),
	.datad(\CPU_inst|PC0|always2~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|always2~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|always2~3 .lut_mask = 16'hFFBF;
defparam \CPU_inst|PC0|always2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N24
cycloneive_lcell_comb \CPU_inst|PC0|always2~4 (
// Equation(s):
// \CPU_inst|PC0|always2~4_combout  = (\CPU_inst|PC0|always2~3_combout ) # ((!\CPU_inst|PC0|take_branch~3_combout  & (!\CPU_inst|PC0|p_miss~q  & \CPU_inst|hazard_unit0|hazard~12_combout )))

	.dataa(\CPU_inst|PC0|take_branch~3_combout ),
	.datab(\CPU_inst|PC0|p_miss~q ),
	.datac(\CPU_inst|hazard_unit0|hazard~12_combout ),
	.datad(\CPU_inst|PC0|always2~3_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|always2~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|always2~4 .lut_mask = 16'hFF10;
defparam \CPU_inst|PC0|always2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N19
dffeas \CPU_inst|PC0|PC_reg[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|PC_reg~43_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\CPU_inst|interrupt~q ),
	.sload(gnd),
	.ena(\CPU_inst|PC0|always2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|PC_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg[12] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|PC_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N24
cycloneive_lcell_comb \CPU_inst|PC0|A_miss[12]~feeder (
// Equation(s):
// \CPU_inst|PC0|A_miss[12]~feeder_combout  = \CPU_inst|PC0|A_miss_next [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|A_miss_next [12]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_miss[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss[12]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|A_miss[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N25
dffeas \CPU_inst|PC0|A_miss[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_miss[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU_inst|PC0|p_miss~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_miss [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss[12] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_miss[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N18
cycloneive_lcell_comb \CPU_inst|PC0|A[12]~4 (
// Equation(s):
// \CPU_inst|PC0|A[12]~4_combout  = (\CPU_inst|PC0|p_miss~q  & ((\CPU_inst|PC0|A_miss [12]))) # (!\CPU_inst|PC0|p_miss~q  & (\CPU_inst|PC0|PC_reg [12]))

	.dataa(\CPU_inst|PC0|p_miss~q ),
	.datab(gnd),
	.datac(\CPU_inst|PC0|PC_reg [12]),
	.datad(\CPU_inst|PC0|A_miss [12]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A[12]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A[12]~4 .lut_mask = 16'hFA50;
defparam \CPU_inst|PC0|A[12]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N21
dffeas \p_cache_inst|CPU_address_hold[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\p_cache_inst|CPU_address_hold[12]~36_combout ),
	.asdata(\CPU_inst|PC0|A[12]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MSC_inst|p1_reset~combout ),
	.sload(!\p_cache_inst|reset_active~q ),
	.ena(\p_cache_inst|CPU_address_hold[2]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_cache_inst|CPU_address_hold [12]),
	.prn(vcc));
// synopsys translate_off
defparam \p_cache_inst|CPU_address_hold[12] .is_wysiwyg = "true";
defparam \p_cache_inst|CPU_address_hold[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N22
cycloneive_lcell_comb \p_cache_inst|CPU_address_hold[13]~38 (
// Equation(s):
// \p_cache_inst|CPU_address_hold[13]~38_combout  = (\p_cache_inst|CPU_address_hold [13] & (!\p_cache_inst|CPU_address_hold[12]~37 )) # (!\p_cache_inst|CPU_address_hold [13] & ((\p_cache_inst|CPU_address_hold[12]~37 ) # (GND)))
// \p_cache_inst|CPU_address_hold[13]~39  = CARRY((!\p_cache_inst|CPU_address_hold[12]~37 ) # (!\p_cache_inst|CPU_address_hold [13]))

	.dataa(\p_cache_inst|CPU_address_hold [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\p_cache_inst|CPU_address_hold[12]~37 ),
	.combout(\p_cache_inst|CPU_address_hold[13]~38_combout ),
	.cout(\p_cache_inst|CPU_address_hold[13]~39 ));
// synopsys translate_off
defparam \p_cache_inst|CPU_address_hold[13]~38 .lut_mask = 16'h5A5F;
defparam \p_cache_inst|CPU_address_hold[13]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N18
cycloneive_lcell_comb \CPU_inst|decode_unit0|src_raddr_reg~1 (
// Equation(s):
// \CPU_inst|decode_unit0|src_raddr_reg~1_combout  = (\CPU_inst|decode_unit0|I_reg [9] & (((!\CPU_inst|decode_unit0|I_reg [15]) # (!\CPU_inst|decode_unit0|WideAnd0~0_combout )) # (!\CPU_inst|decode_unit0|src_raddr_reg~0_combout )))

	.dataa(\CPU_inst|decode_unit0|I_reg [9]),
	.datab(\CPU_inst|decode_unit0|src_raddr_reg~0_combout ),
	.datac(\CPU_inst|decode_unit0|WideAnd0~0_combout ),
	.datad(\CPU_inst|decode_unit0|I_reg [15]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|src_raddr_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|src_raddr_reg~1 .lut_mask = 16'h2AAA;
defparam \CPU_inst|decode_unit0|src_raddr_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N19
dffeas \CPU_inst|decode_unit0|src_raddr_reg[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|src_raddr_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|PC_I_field_reg[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|src_raddr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|src_raddr_reg[1] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|src_raddr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N28
cycloneive_lcell_comb \CPU_inst|src_raddr1[1]~feeder (
// Equation(s):
// \CPU_inst|src_raddr1[1]~feeder_combout  = \CPU_inst|decode_unit0|src_raddr_reg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|src_raddr_reg [1]),
	.cin(gnd),
	.combout(\CPU_inst|src_raddr1[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|src_raddr1[1]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|src_raddr1[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N29
dffeas \CPU_inst|src_raddr1[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|src_raddr1[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|src_raddr1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|src_raddr1[1] .is_wysiwyg = "true";
defparam \CPU_inst|src_raddr1[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y21_N11
dffeas \CPU_inst|reg_file0|prev_a_address[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|src_raddr1 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|prev_a_address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|prev_a_address[1] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|prev_a_address[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N12
cycloneive_lcell_comb \CPU_inst|decode_unit0|src_raddr_reg~2 (
// Equation(s):
// \CPU_inst|decode_unit0|src_raddr_reg~2_combout  = (\CPU_inst|decode_unit0|I_reg [8] & (((!\CPU_inst|decode_unit0|I_reg [15]) # (!\CPU_inst|decode_unit0|src_raddr_reg~0_combout )) # (!\CPU_inst|decode_unit0|WideAnd0~0_combout )))

	.dataa(\CPU_inst|decode_unit0|WideAnd0~0_combout ),
	.datab(\CPU_inst|decode_unit0|src_raddr_reg~0_combout ),
	.datac(\CPU_inst|decode_unit0|I_reg [8]),
	.datad(\CPU_inst|decode_unit0|I_reg [15]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|src_raddr_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|src_raddr_reg~2 .lut_mask = 16'h70F0;
defparam \CPU_inst|decode_unit0|src_raddr_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N13
dffeas \CPU_inst|decode_unit0|src_raddr_reg[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|src_raddr_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|PC_I_field_reg[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|src_raddr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|src_raddr_reg[0] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|src_raddr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N18
cycloneive_lcell_comb \CPU_inst|src_raddr1[0]~feeder (
// Equation(s):
// \CPU_inst|src_raddr1[0]~feeder_combout  = \CPU_inst|decode_unit0|src_raddr_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|src_raddr_reg [0]),
	.cin(gnd),
	.combout(\CPU_inst|src_raddr1[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|src_raddr1[0]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|src_raddr1[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N19
dffeas \CPU_inst|src_raddr1[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|src_raddr1[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|src_raddr1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|src_raddr1[0] .is_wysiwyg = "true";
defparam \CPU_inst|src_raddr1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N4
cycloneive_lcell_comb \CPU_inst|reg_file0|prev_a_address[0]~feeder (
// Equation(s):
// \CPU_inst|reg_file0|prev_a_address[0]~feeder_combout  = \CPU_inst|src_raddr1 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|src_raddr1 [0]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|prev_a_address[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|prev_a_address[0]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|reg_file0|prev_a_address[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y21_N5
dffeas \CPU_inst|reg_file0|prev_a_address[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|reg_file0|prev_a_address[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|prev_a_address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|prev_a_address[0] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|prev_a_address[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y21_N23
dffeas \CPU_inst|reg_file0|prev_w_address[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|dest_waddr4 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|prev_w_address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|prev_w_address[1] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|prev_w_address[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y21_N21
dffeas \CPU_inst|reg_file0|prev_w_address[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|dest_waddr4 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|prev_w_address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|prev_w_address[0] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|prev_w_address[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N22
cycloneive_lcell_comb \CPU_inst|reg_file0|a_forward1~0 (
// Equation(s):
// \CPU_inst|reg_file0|a_forward1~0_combout  = (\CPU_inst|reg_file0|prev_a_address [1] & (\CPU_inst|reg_file0|prev_w_address [1] & (\CPU_inst|reg_file0|prev_a_address [0] $ (!\CPU_inst|reg_file0|prev_w_address [0])))) # (!\CPU_inst|reg_file0|prev_a_address 
// [1] & (!\CPU_inst|reg_file0|prev_w_address [1] & (\CPU_inst|reg_file0|prev_a_address [0] $ (!\CPU_inst|reg_file0|prev_w_address [0]))))

	.dataa(\CPU_inst|reg_file0|prev_a_address [1]),
	.datab(\CPU_inst|reg_file0|prev_a_address [0]),
	.datac(\CPU_inst|reg_file0|prev_w_address [1]),
	.datad(\CPU_inst|reg_file0|prev_w_address [0]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_forward1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_forward1~0 .lut_mask = 16'h8421;
defparam \CPU_inst|reg_file0|a_forward1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N10
cycloneive_lcell_comb \CPU_inst|decode_unit0|Mux5~2 (
// Equation(s):
// \CPU_inst|decode_unit0|Mux5~2_combout  = (\CPU_inst|decode_unit0|I_reg [15] & ((\CPU_inst|decode_unit0|I_reg [14]) # ((!\CPU_inst|decode_unit0|I_reg [13]) # (!\CPU_inst|decode_unit0|CALL~0_combout ))))

	.dataa(\CPU_inst|decode_unit0|I_reg [14]),
	.datab(\CPU_inst|decode_unit0|I_reg [15]),
	.datac(\CPU_inst|decode_unit0|CALL~0_combout ),
	.datad(\CPU_inst|decode_unit0|I_reg [13]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|Mux5~2 .lut_mask = 16'h8CCC;
defparam \CPU_inst|decode_unit0|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N11
dffeas \CPU_inst|decode_unit0|alu_mux_reg (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|Mux5~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|PC_I_field_reg[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|alu_mux_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|alu_mux_reg .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|alu_mux_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N24
cycloneive_lcell_comb \CPU_inst|alu_b_source1~0 (
// Equation(s):
// \CPU_inst|alu_b_source1~0_combout  = (\CPU_inst|hazard_unit0|hazard~12_combout  & (!\CPU_inst|PC0|take_branch~3_combout  & (\CPU_inst|decode_unit0|alu_mux_reg~q  & \CPU_inst|PC0|stack_pop~2_combout )))

	.dataa(\CPU_inst|hazard_unit0|hazard~12_combout ),
	.datab(\CPU_inst|PC0|take_branch~3_combout ),
	.datac(\CPU_inst|decode_unit0|alu_mux_reg~q ),
	.datad(\CPU_inst|PC0|stack_pop~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|alu_b_source1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_b_source1~0 .lut_mask = 16'h2000;
defparam \CPU_inst|alu_b_source1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y19_N25
dffeas \CPU_inst|alu_b_source1 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|alu_b_source1~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_b_source1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_b_source1 .is_wysiwyg = "true";
defparam \CPU_inst|alu_b_source1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N16
cycloneive_lcell_comb \CPU_inst|alu_b_source2~2 (
// Equation(s):
// \CPU_inst|alu_b_source2~2_combout  = (!\CPU_inst|CALL2~q  & (\CPU_inst|PC0|stack_pop~3_combout  & (!\CPU_inst|interrupt~q  & \CPU_inst|alu_b_source1~q )))

	.dataa(\CPU_inst|CALL2~q ),
	.datab(\CPU_inst|PC0|stack_pop~3_combout ),
	.datac(\CPU_inst|interrupt~q ),
	.datad(\CPU_inst|alu_b_source1~q ),
	.cin(gnd),
	.combout(\CPU_inst|alu_b_source2~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_b_source2~2 .lut_mask = 16'h0400;
defparam \CPU_inst|alu_b_source2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y19_N17
dffeas \CPU_inst|alu_b_source2 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|alu_b_source2~2_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_b_source2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_b_source2 .is_wysiwyg = "true";
defparam \CPU_inst|alu_b_source2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N18
cycloneive_lcell_comb \CPU_inst|alu_b_source3~feeder (
// Equation(s):
// \CPU_inst|alu_b_source3~feeder_combout  = \CPU_inst|alu_b_source2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|alu_b_source2~q ),
	.cin(gnd),
	.combout(\CPU_inst|alu_b_source3~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_b_source3~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|alu_b_source3~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N19
dffeas \CPU_inst|alu_b_source3 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|alu_b_source3~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_b_source3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_b_source3 .is_wysiwyg = "true";
defparam \CPU_inst|alu_b_source3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N28
cycloneive_lcell_comb \CPU_inst|alu_b_mux_out[0]~0 (
// Equation(s):
// \CPU_inst|alu_b_mux_out[0]~0_combout  = (!\CPU_inst|alu_b_source3~q  & ((!\CPU_inst|reg_file0|aux_forward~0_combout ) # (!\CPU_inst|regf_wren4~q )))

	.dataa(\CPU_inst|regf_wren4~q ),
	.datab(gnd),
	.datac(\CPU_inst|reg_file0|aux_forward~0_combout ),
	.datad(\CPU_inst|alu_b_source3~q ),
	.cin(gnd),
	.combout(\CPU_inst|alu_b_mux_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_b_mux_out[0]~0 .lut_mask = 16'h005F;
defparam \CPU_inst|alu_b_mux_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N16
cycloneive_lcell_comb \CPU_inst|decode_unit0|alu_I_field_reg~0 (
// Equation(s):
// \CPU_inst|decode_unit0|alu_I_field_reg~0_combout  = (!\CPU_inst|decode_unit0|I_reg [12] & \CPU_inst|decode_unit0|I_reg [5])

	.dataa(\CPU_inst|decode_unit0|I_reg [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|I_reg [5]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|alu_I_field_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|alu_I_field_reg~0 .lut_mask = 16'h5500;
defparam \CPU_inst|decode_unit0|alu_I_field_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N17
dffeas \CPU_inst|decode_unit0|alu_I_field_reg[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|alu_I_field_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|PC_I_field_reg[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|alu_I_field_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|alu_I_field_reg[5] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|alu_I_field_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N14
cycloneive_lcell_comb \CPU_inst|alu_I_field1~5 (
// Equation(s):
// \CPU_inst|alu_I_field1~5_combout  = (!\CPU_inst|PC0|take_branch~3_combout  & (\CPU_inst|hazard_unit0|hazard~12_combout  & (\CPU_inst|decode_unit0|alu_I_field_reg [5] & \CPU_inst|PC0|stack_pop~2_combout )))

	.dataa(\CPU_inst|PC0|take_branch~3_combout ),
	.datab(\CPU_inst|hazard_unit0|hazard~12_combout ),
	.datac(\CPU_inst|decode_unit0|alu_I_field_reg [5]),
	.datad(\CPU_inst|PC0|stack_pop~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|alu_I_field1~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_I_field1~5 .lut_mask = 16'h4000;
defparam \CPU_inst|alu_I_field1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N15
dffeas \CPU_inst|alu_I_field1[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|alu_I_field1~5_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_I_field1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_I_field1[5] .is_wysiwyg = "true";
defparam \CPU_inst|alu_I_field1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N8
cycloneive_lcell_comb \CPU_inst|alu_I_field2~21 (
// Equation(s):
// \CPU_inst|alu_I_field2~21_combout  = (\CPU_inst|PC0|stack_pop~3_combout  & (!\CPU_inst|interrupt~q  & (!\CPU_inst|CALL2~q  & \CPU_inst|alu_I_field1 [5])))

	.dataa(\CPU_inst|PC0|stack_pop~3_combout ),
	.datab(\CPU_inst|interrupt~q ),
	.datac(\CPU_inst|CALL2~q ),
	.datad(\CPU_inst|alu_I_field1 [5]),
	.cin(gnd),
	.combout(\CPU_inst|alu_I_field2~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_I_field2~21 .lut_mask = 16'h0200;
defparam \CPU_inst|alu_I_field2~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N9
dffeas \CPU_inst|alu_I_field2[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|alu_I_field2~21_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_I_field2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_I_field2[5] .is_wysiwyg = "true";
defparam \CPU_inst|alu_I_field2[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y19_N3
dffeas \CPU_inst|alu_I_field3[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|alu_I_field2 [5]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_I_field3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_I_field3[5] .is_wysiwyg = "true";
defparam \CPU_inst|alu_I_field3[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N2
cycloneive_lcell_comb \CPU_inst|alu_b_mux_out[5]~13 (
// Equation(s):
// \CPU_inst|alu_b_mux_out[5]~13_combout  = (\CPU_inst|alu_b_source3~q  & ((\CPU_inst|alu_I_field3 [5]) # ((\CPU_inst|alu_b_mux_out[0]~0_combout  & \CPU_inst|reg_file0|aux [5])))) # (!\CPU_inst|alu_b_source3~q  & (\CPU_inst|alu_b_mux_out[0]~0_combout  & 
// ((\CPU_inst|reg_file0|aux [5]))))

	.dataa(\CPU_inst|alu_b_source3~q ),
	.datab(\CPU_inst|alu_b_mux_out[0]~0_combout ),
	.datac(\CPU_inst|alu_I_field3 [5]),
	.datad(\CPU_inst|reg_file0|aux [5]),
	.cin(gnd),
	.combout(\CPU_inst|alu_b_mux_out[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_b_mux_out[5]~13 .lut_mask = 16'hECA0;
defparam \CPU_inst|alu_b_mux_out[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N28
cycloneive_lcell_comb \CPU_inst|ALU0|Mux2~6 (
// Equation(s):
// \CPU_inst|ALU0|Mux2~6_combout  = ((\CPU_inst|alu_b_mux_out[5]~13_combout ) # ((\CPU_inst|ALU0|alu_reg [5] & \CPU_inst|alu_b_mux_out[0]~2_combout ))) # (!\CPU_inst|ALU0|alu_reg[7]~1_combout )

	.dataa(\CPU_inst|ALU0|alu_reg [5]),
	.datab(\CPU_inst|alu_b_mux_out[0]~2_combout ),
	.datac(\CPU_inst|ALU0|alu_reg[7]~1_combout ),
	.datad(\CPU_inst|alu_b_mux_out[5]~13_combout ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Mux2~6 .lut_mask = 16'hFF8F;
defparam \CPU_inst|ALU0|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N26
cycloneive_lcell_comb \CPU_inst|ALU0|Mux2~4 (
// Equation(s):
// \CPU_inst|ALU0|Mux2~4_combout  = (\CPU_inst|ALU0|alu_reg[7]~0_combout ) # (((\CPU_inst|ALU0|alu_reg[7]~1_combout  & \CPU_inst|ALU0|Mux2~6_combout )) # (!\CPU_inst|ALU0|alu_reg[7]~2_combout ))

	.dataa(\CPU_inst|ALU0|alu_reg[7]~0_combout ),
	.datab(\CPU_inst|ALU0|alu_reg[7]~2_combout ),
	.datac(\CPU_inst|ALU0|alu_reg[7]~1_combout ),
	.datad(\CPU_inst|ALU0|Mux2~6_combout ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Mux2~4 .lut_mask = 16'hFBBB;
defparam \CPU_inst|ALU0|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N20
cycloneive_lcell_comb \CPU_inst|right_rotate0|Mux0~7 (
// Equation(s):
// \CPU_inst|right_rotate0|Mux0~7_combout  = (\CPU_inst|rotate_R2 [0] & ((\CPU_inst|reg_file0|a_data[4]~8_combout ))) # (!\CPU_inst|rotate_R2 [0] & (\CPU_inst|reg_file0|a_data[3]~11_combout ))

	.dataa(gnd),
	.datab(\CPU_inst|rotate_R2 [0]),
	.datac(\CPU_inst|reg_file0|a_data[3]~11_combout ),
	.datad(\CPU_inst|reg_file0|a_data[4]~8_combout ),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|Mux0~7 .lut_mask = 16'hFC30;
defparam \CPU_inst|right_rotate0|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N14
cycloneive_lcell_comb \CPU_inst|decode_unit0|rotate_R_reg~1 (
// Equation(s):
// \CPU_inst|decode_unit0|rotate_R_reg~1_combout  = (!\CPU_inst|decode_unit0|I_reg [4] & \CPU_inst|decode_unit0|I_reg [6])

	.dataa(gnd),
	.datab(\CPU_inst|decode_unit0|I_reg [4]),
	.datac(\CPU_inst|decode_unit0|I_reg [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|rotate_R_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|rotate_R_reg~1 .lut_mask = 16'h3030;
defparam \CPU_inst|decode_unit0|rotate_R_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N15
dffeas \CPU_inst|decode_unit0|rotate_R_reg[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|rotate_R_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|PC_I_field_reg[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|rotate_R_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|rotate_R_reg[1] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|rotate_R_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N28
cycloneive_lcell_comb \CPU_inst|rotate_R1~1 (
// Equation(s):
// \CPU_inst|rotate_R1~1_combout  = (\CPU_inst|hazard_unit0|hazard~12_combout  & (\CPU_inst|PC0|stack_pop~2_combout  & (!\CPU_inst|PC0|take_branch~3_combout  & \CPU_inst|decode_unit0|rotate_R_reg [1])))

	.dataa(\CPU_inst|hazard_unit0|hazard~12_combout ),
	.datab(\CPU_inst|PC0|stack_pop~2_combout ),
	.datac(\CPU_inst|PC0|take_branch~3_combout ),
	.datad(\CPU_inst|decode_unit0|rotate_R_reg [1]),
	.cin(gnd),
	.combout(\CPU_inst|rotate_R1~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|rotate_R1~1 .lut_mask = 16'h0800;
defparam \CPU_inst|rotate_R1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N29
dffeas \CPU_inst|rotate_R1[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|rotate_R1~1_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|rotate_R1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|rotate_R1[1] .is_wysiwyg = "true";
defparam \CPU_inst|rotate_R1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N4
cycloneive_lcell_comb \CPU_inst|rotate_R2~7 (
// Equation(s):
// \CPU_inst|rotate_R2~7_combout  = (\CPU_inst|PC0|stack_pop~3_combout  & (!\CPU_inst|CALL2~q  & (!\CPU_inst|interrupt~q  & \CPU_inst|rotate_R1 [1])))

	.dataa(\CPU_inst|PC0|stack_pop~3_combout ),
	.datab(\CPU_inst|CALL2~q ),
	.datac(\CPU_inst|interrupt~q ),
	.datad(\CPU_inst|rotate_R1 [1]),
	.cin(gnd),
	.combout(\CPU_inst|rotate_R2~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|rotate_R2~7 .lut_mask = 16'h0200;
defparam \CPU_inst|rotate_R2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N5
dffeas \CPU_inst|rotate_R2[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|rotate_R2~7_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|rotate_R2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|rotate_R2[1] .is_wysiwyg = "true";
defparam \CPU_inst|rotate_R2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N20
cycloneive_lcell_comb \CPU_inst|right_rotate0|Mux0~11 (
// Equation(s):
// \CPU_inst|right_rotate0|Mux0~11_combout  = (!\CPU_inst|rotate_R2 [1] & ((\CPU_inst|rotate_R2 [0] & ((\CPU_inst|reg_file0|a_data[2]~17_combout ))) # (!\CPU_inst|rotate_R2 [0] & (\CPU_inst|reg_file0|a_data[1]~23_combout ))))

	.dataa(\CPU_inst|rotate_R2 [1]),
	.datab(\CPU_inst|reg_file0|a_data[1]~23_combout ),
	.datac(\CPU_inst|reg_file0|a_data[2]~17_combout ),
	.datad(\CPU_inst|rotate_R2 [0]),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|Mux0~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|Mux0~11 .lut_mask = 16'h5044;
defparam \CPU_inst|right_rotate0|Mux0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N30
cycloneive_lcell_comb \CPU_inst|right_rotate0|Mux0~12 (
// Equation(s):
// \CPU_inst|right_rotate0|Mux0~12_combout  = (!\CPU_inst|rotate_mux2~q  & ((\CPU_inst|right_rotate0|Mux0~11_combout ) # ((\CPU_inst|right_rotate0|Mux0~7_combout  & \CPU_inst|rotate_R2 [1]))))

	.dataa(\CPU_inst|right_rotate0|Mux0~7_combout ),
	.datab(\CPU_inst|rotate_R2 [1]),
	.datac(\CPU_inst|rotate_mux2~q ),
	.datad(\CPU_inst|right_rotate0|Mux0~11_combout ),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|Mux0~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|Mux0~12 .lut_mask = 16'h0F08;
defparam \CPU_inst|right_rotate0|Mux0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N2
cycloneive_lcell_comb \CPU_inst|decode_unit0|alu_I_field_reg~1 (
// Equation(s):
// \CPU_inst|decode_unit0|alu_I_field_reg~1_combout  = (!\CPU_inst|decode_unit0|I_reg [12] & \CPU_inst|decode_unit0|I_reg [6])

	.dataa(gnd),
	.datab(\CPU_inst|decode_unit0|I_reg [12]),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|I_reg [6]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|alu_I_field_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|alu_I_field_reg~1 .lut_mask = 16'h3300;
defparam \CPU_inst|decode_unit0|alu_I_field_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N3
dffeas \CPU_inst|decode_unit0|alu_I_field_reg[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|alu_I_field_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|PC_I_field_reg[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|alu_I_field_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|alu_I_field_reg[6] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|alu_I_field_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N18
cycloneive_lcell_comb \CPU_inst|alu_I_field1~6 (
// Equation(s):
// \CPU_inst|alu_I_field1~6_combout  = (\CPU_inst|hazard_unit0|hazard~12_combout  & (\CPU_inst|decode_unit0|alu_I_field_reg [6] & (\CPU_inst|PC0|stack_pop~2_combout  & !\CPU_inst|PC0|take_branch~3_combout )))

	.dataa(\CPU_inst|hazard_unit0|hazard~12_combout ),
	.datab(\CPU_inst|decode_unit0|alu_I_field_reg [6]),
	.datac(\CPU_inst|PC0|stack_pop~2_combout ),
	.datad(\CPU_inst|PC0|take_branch~3_combout ),
	.cin(gnd),
	.combout(\CPU_inst|alu_I_field1~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_I_field1~6 .lut_mask = 16'h0080;
defparam \CPU_inst|alu_I_field1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N19
dffeas \CPU_inst|alu_I_field1[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|alu_I_field1~6_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_I_field1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_I_field1[6] .is_wysiwyg = "true";
defparam \CPU_inst|alu_I_field1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N30
cycloneive_lcell_comb \CPU_inst|alu_I_field2~22 (
// Equation(s):
// \CPU_inst|alu_I_field2~22_combout  = (\CPU_inst|PC0|stack_pop~3_combout  & (!\CPU_inst|interrupt~q  & (!\CPU_inst|CALL2~q  & \CPU_inst|alu_I_field1 [6])))

	.dataa(\CPU_inst|PC0|stack_pop~3_combout ),
	.datab(\CPU_inst|interrupt~q ),
	.datac(\CPU_inst|CALL2~q ),
	.datad(\CPU_inst|alu_I_field1 [6]),
	.cin(gnd),
	.combout(\CPU_inst|alu_I_field2~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_I_field2~22 .lut_mask = 16'h0200;
defparam \CPU_inst|alu_I_field2~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N31
dffeas \CPU_inst|alu_I_field2[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|alu_I_field2~22_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_I_field2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_I_field2[6] .is_wysiwyg = "true";
defparam \CPU_inst|alu_I_field2[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y19_N19
dffeas \CPU_inst|alu_I_field3[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|alu_I_field2 [6]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_I_field3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_I_field3[6] .is_wysiwyg = "true";
defparam \CPU_inst|alu_I_field3[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N20
cycloneive_lcell_comb \CPU_inst|reg_file0|aux[6]~feeder (
// Equation(s):
// \CPU_inst|reg_file0|aux[6]~feeder_combout  = \CPU_inst|ALU0|alu_reg [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|ALU0|alu_reg [6]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|aux[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|aux[6]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|reg_file0|aux[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N24
cycloneive_lcell_comb \CPU_inst|decode_unit0|dest_waddr_reg~2 (
// Equation(s):
// \CPU_inst|decode_unit0|dest_waddr_reg~2_combout  = (\CPU_inst|decode_unit0|I_reg [14] & ((\CPU_inst|decode_unit0|I_reg [15] & ((\CPU_inst|decode_unit0|I_reg [10]))) # (!\CPU_inst|decode_unit0|I_reg [15] & (\CPU_inst|decode_unit0|I_reg [2])))) # 
// (!\CPU_inst|decode_unit0|I_reg [14] & (\CPU_inst|decode_unit0|I_reg [2]))

	.dataa(\CPU_inst|decode_unit0|I_reg [2]),
	.datab(\CPU_inst|decode_unit0|I_reg [10]),
	.datac(\CPU_inst|decode_unit0|I_reg [14]),
	.datad(\CPU_inst|decode_unit0|I_reg [15]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|dest_waddr_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|dest_waddr_reg~2 .lut_mask = 16'hCAAA;
defparam \CPU_inst|decode_unit0|dest_waddr_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N25
dffeas \CPU_inst|decode_unit0|dest_waddr_reg[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|dest_waddr_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|PC_I_field_reg[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|dest_waddr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|dest_waddr_reg[2] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|dest_waddr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y19_N15
dffeas \CPU_inst|dest_waddr1[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|decode_unit0|dest_waddr_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|dest_waddr1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|dest_waddr1[2] .is_wysiwyg = "true";
defparam \CPU_inst|dest_waddr1[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y19_N13
dffeas \CPU_inst|dest_waddr2[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|dest_waddr1 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|dest_waddr2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|dest_waddr2[2] .is_wysiwyg = "true";
defparam \CPU_inst|dest_waddr2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N12
cycloneive_lcell_comb \CPU_inst|dest_waddr3[2]~feeder (
// Equation(s):
// \CPU_inst|dest_waddr3[2]~feeder_combout  = \CPU_inst|dest_waddr2 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|dest_waddr2 [2]),
	.cin(gnd),
	.combout(\CPU_inst|dest_waddr3[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|dest_waddr3[2]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|dest_waddr3[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y19_N13
dffeas \CPU_inst|dest_waddr3[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|dest_waddr3[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|dest_waddr3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|dest_waddr3[2] .is_wysiwyg = "true";
defparam \CPU_inst|dest_waddr3[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N24
cycloneive_lcell_comb \CPU_inst|dest_waddr4[2]~feeder (
// Equation(s):
// \CPU_inst|dest_waddr4[2]~feeder_combout  = \CPU_inst|dest_waddr3 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|dest_waddr3 [2]),
	.cin(gnd),
	.combout(\CPU_inst|dest_waddr4[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|dest_waddr4[2]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|dest_waddr4[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y21_N25
dffeas \CPU_inst|dest_waddr4[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|dest_waddr4[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|dest_waddr4 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|dest_waddr4[2] .is_wysiwyg = "true";
defparam \CPU_inst|dest_waddr4[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N12
cycloneive_lcell_comb \CPU_inst|reg_file0|Decoder0~4 (
// Equation(s):
// \CPU_inst|reg_file0|Decoder0~4_combout  = (!\CPU_inst|dest_waddr4 [3] & (!\CPU_inst|dest_waddr4 [2] & !\CPU_inst|dest_waddr4 [0]))

	.dataa(\CPU_inst|dest_waddr4 [3]),
	.datab(gnd),
	.datac(\CPU_inst|dest_waddr4 [2]),
	.datad(\CPU_inst|dest_waddr4 [0]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Decoder0~4 .lut_mask = 16'h0005;
defparam \CPU_inst|reg_file0|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N6
cycloneive_lcell_comb \CPU_inst|reg_file0|Decoder0~5 (
// Equation(s):
// \CPU_inst|reg_file0|Decoder0~5_combout  = (\CPU_inst|regf_wren4~q  & (!\CPU_inst|dest_waddr4 [1] & (\CPU_inst|hazard_unit0|data_hazard~combout  & \CPU_inst|reg_file0|Decoder0~4_combout )))

	.dataa(\CPU_inst|regf_wren4~q ),
	.datab(\CPU_inst|dest_waddr4 [1]),
	.datac(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.datad(\CPU_inst|reg_file0|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Decoder0~5 .lut_mask = 16'h2000;
defparam \CPU_inst|reg_file0|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N21
dffeas \CPU_inst|reg_file0|aux[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|reg_file0|aux[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|reg_file0|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|aux [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|aux[6] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|aux[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N18
cycloneive_lcell_comb \CPU_inst|alu_b_mux_out[6]~15 (
// Equation(s):
// \CPU_inst|alu_b_mux_out[6]~15_combout  = (\CPU_inst|alu_b_source3~q  & ((\CPU_inst|alu_I_field3 [6]) # ((\CPU_inst|alu_b_mux_out[0]~0_combout  & \CPU_inst|reg_file0|aux [6])))) # (!\CPU_inst|alu_b_source3~q  & (\CPU_inst|alu_b_mux_out[0]~0_combout  & 
// ((\CPU_inst|reg_file0|aux [6]))))

	.dataa(\CPU_inst|alu_b_source3~q ),
	.datab(\CPU_inst|alu_b_mux_out[0]~0_combout ),
	.datac(\CPU_inst|alu_I_field3 [6]),
	.datad(\CPU_inst|reg_file0|aux [6]),
	.cin(gnd),
	.combout(\CPU_inst|alu_b_mux_out[6]~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_b_mux_out[6]~15 .lut_mask = 16'hECA0;
defparam \CPU_inst|alu_b_mux_out[6]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N30
cycloneive_lcell_comb \CPU_inst|alu_b_mux_out[6]~16 (
// Equation(s):
// \CPU_inst|alu_b_mux_out[6]~16_combout  = (\CPU_inst|alu_b_mux_out[6]~15_combout ) # ((\CPU_inst|alu_b_mux_out[0]~2_combout  & \CPU_inst|ALU0|alu_reg [6]))

	.dataa(\CPU_inst|alu_b_mux_out[0]~2_combout ),
	.datab(\CPU_inst|ALU0|alu_reg [6]),
	.datac(gnd),
	.datad(\CPU_inst|alu_b_mux_out[6]~15_combout ),
	.cin(gnd),
	.combout(\CPU_inst|alu_b_mux_out[6]~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_b_mux_out[6]~16 .lut_mask = 16'hFF88;
defparam \CPU_inst|alu_b_mux_out[6]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N22
cycloneive_lcell_comb \CPU_inst|right_rotate0|Mux1~1 (
// Equation(s):
// \CPU_inst|right_rotate0|Mux1~1_combout  = (\CPU_inst|rotate_R2 [0] & (\CPU_inst|reg_file0|a_data[5]~5_combout )) # (!\CPU_inst|rotate_R2 [0] & ((\CPU_inst|reg_file0|a_data[4]~8_combout )))

	.dataa(gnd),
	.datab(\CPU_inst|rotate_R2 [0]),
	.datac(\CPU_inst|reg_file0|a_data[5]~5_combout ),
	.datad(\CPU_inst|reg_file0|a_data[4]~8_combout ),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|Mux1~1 .lut_mask = 16'hF3C0;
defparam \CPU_inst|right_rotate0|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N24
cycloneive_lcell_comb \CPU_inst|right_rotate0|Mux1~3 (
// Equation(s):
// \CPU_inst|right_rotate0|Mux1~3_combout  = (!\CPU_inst|rotate_R2 [1] & ((\CPU_inst|rotate_R2 [0] & ((\CPU_inst|reg_file0|a_data[3]~11_combout ))) # (!\CPU_inst|rotate_R2 [0] & (\CPU_inst|reg_file0|a_data[2]~17_combout ))))

	.dataa(\CPU_inst|rotate_R2 [1]),
	.datab(\CPU_inst|reg_file0|a_data[2]~17_combout ),
	.datac(\CPU_inst|reg_file0|a_data[3]~11_combout ),
	.datad(\CPU_inst|rotate_R2 [0]),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|Mux1~3 .lut_mask = 16'h5044;
defparam \CPU_inst|right_rotate0|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N2
cycloneive_lcell_comb \CPU_inst|right_rotate0|Mux1~4 (
// Equation(s):
// \CPU_inst|right_rotate0|Mux1~4_combout  = (!\CPU_inst|rotate_mux2~q  & ((\CPU_inst|right_rotate0|Mux1~3_combout ) # ((\CPU_inst|right_rotate0|Mux1~1_combout  & \CPU_inst|rotate_R2 [1]))))

	.dataa(\CPU_inst|right_rotate0|Mux1~1_combout ),
	.datab(\CPU_inst|rotate_mux2~q ),
	.datac(\CPU_inst|rotate_R2 [1]),
	.datad(\CPU_inst|right_rotate0|Mux1~3_combout ),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|Mux1~4 .lut_mask = 16'h3320;
defparam \CPU_inst|right_rotate0|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N15
cycloneive_io_ibuf \sdram_dq[6]~input (
	.i(sdram_dq[6]),
	.ibar(gnd),
	.o(\sdram_dq[6]~input_o ));
// synopsys translate_off
defparam \sdram_dq[6]~input .bus_hold = "false";
defparam \sdram_dq[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N24
cycloneive_lcell_comb \SDRAM_controller|from_mem[6]~feeder (
// Equation(s):
// \SDRAM_controller|from_mem[6]~feeder_combout  = \sdram_dq[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_dq[6]~input_o ),
	.cin(gnd),
	.combout(\SDRAM_controller|from_mem[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|from_mem[6]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_controller|from_mem[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N25
dffeas \SDRAM_controller|from_mem[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|from_mem[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|from_mem[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|from_mem [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|from_mem[6] .is_wysiwyg = "true";
defparam \SDRAM_controller|from_mem[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N18
cycloneive_lcell_comb \arbiter_inst|port1_from_mem[0][6]~feeder (
// Equation(s):
// \arbiter_inst|port1_from_mem[0][6]~feeder_combout  = \SDRAM_controller|from_mem [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_controller|from_mem [6]),
	.cin(gnd),
	.combout(\arbiter_inst|port1_from_mem[0][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[0][6]~feeder .lut_mask = 16'hFF00;
defparam \arbiter_inst|port1_from_mem[0][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N19
dffeas \arbiter_inst|port1_from_mem[0][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|port1_from_mem[0][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arbiter_inst|port1_from_mem[0][0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port1_from_mem[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[0][6] .is_wysiwyg = "true";
defparam \arbiter_inst|port1_from_mem[0][6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N1
cycloneive_io_ibuf \sdram_dq[7]~input (
	.i(sdram_dq[7]),
	.ibar(gnd),
	.o(\sdram_dq[7]~input_o ));
// synopsys translate_off
defparam \sdram_dq[7]~input .bus_hold = "false";
defparam \sdram_dq[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N4
cycloneive_lcell_comb \SDRAM_controller|from_mem[7]~feeder (
// Equation(s):
// \SDRAM_controller|from_mem[7]~feeder_combout  = \sdram_dq[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram_dq[7]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|from_mem[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|from_mem[7]~feeder .lut_mask = 16'hF0F0;
defparam \SDRAM_controller|from_mem[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N5
dffeas \SDRAM_controller|from_mem[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|from_mem[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|from_mem[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|from_mem [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|from_mem[7] .is_wysiwyg = "true";
defparam \SDRAM_controller|from_mem[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N30
cycloneive_lcell_comb \arbiter_inst|port1_from_mem[0][7]~feeder (
// Equation(s):
// \arbiter_inst|port1_from_mem[0][7]~feeder_combout  = \SDRAM_controller|from_mem [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_controller|from_mem [7]),
	.cin(gnd),
	.combout(\arbiter_inst|port1_from_mem[0][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[0][7]~feeder .lut_mask = 16'hFF00;
defparam \arbiter_inst|port1_from_mem[0][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N31
dffeas \arbiter_inst|port1_from_mem[0][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|port1_from_mem[0][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arbiter_inst|port1_from_mem[0][0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port1_from_mem[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[0][7] .is_wysiwyg = "true";
defparam \arbiter_inst|port1_from_mem[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N30
cycloneive_lcell_comb \arbiter_inst|port1_from_mem[1][7]~feeder (
// Equation(s):
// \arbiter_inst|port1_from_mem[1][7]~feeder_combout  = \SDRAM_controller|from_mem [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_controller|from_mem [7]),
	.cin(gnd),
	.combout(\arbiter_inst|port1_from_mem[1][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[1][7]~feeder .lut_mask = 16'hFF00;
defparam \arbiter_inst|port1_from_mem[1][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N31
dffeas \arbiter_inst|port1_from_mem[1][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|port1_from_mem[1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arbiter_inst|port1_from_mem[1][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port1_from_mem[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[1][7] .is_wysiwyg = "true";
defparam \arbiter_inst|port1_from_mem[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N16
cycloneive_lcell_comb \arbiter_inst|port1_from_mem[2][6]~feeder (
// Equation(s):
// \arbiter_inst|port1_from_mem[2][6]~feeder_combout  = \SDRAM_controller|from_mem [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_controller|from_mem [6]),
	.cin(gnd),
	.combout(\arbiter_inst|port1_from_mem[2][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[2][6]~feeder .lut_mask = 16'hFF00;
defparam \arbiter_inst|port1_from_mem[2][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N17
dffeas \arbiter_inst|port1_from_mem[2][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|port1_from_mem[2][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arbiter_inst|port1_from_mem[2][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port1_from_mem[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[2][6] .is_wysiwyg = "true";
defparam \arbiter_inst|port1_from_mem[2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N12
cycloneive_lcell_comb \arbiter_inst|port1_from_mem[2][7]~feeder (
// Equation(s):
// \arbiter_inst|port1_from_mem[2][7]~feeder_combout  = \SDRAM_controller|from_mem [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_controller|from_mem [7]),
	.cin(gnd),
	.combout(\arbiter_inst|port1_from_mem[2][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[2][7]~feeder .lut_mask = 16'hFF00;
defparam \arbiter_inst|port1_from_mem[2][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N13
dffeas \arbiter_inst|port1_from_mem[2][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|port1_from_mem[2][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arbiter_inst|port1_from_mem[2][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port1_from_mem[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[2][7] .is_wysiwyg = "true";
defparam \arbiter_inst|port1_from_mem[2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y11_N15
dffeas \arbiter_inst|port1_from_mem[3][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_controller|from_mem [7]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|port1_from_mem[3][4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port1_from_mem[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[3][7] .is_wysiwyg = "true";
defparam \arbiter_inst|port1_from_mem[3][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y10_N11
dffeas \arbiter_inst|port1_from_mem[4][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_controller|from_mem [5]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|port1_from_mem[4][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port1_from_mem[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[4][5] .is_wysiwyg = "true";
defparam \arbiter_inst|port1_from_mem[4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N28
cycloneive_lcell_comb \arbiter_inst|port1_from_mem[4][6]~feeder (
// Equation(s):
// \arbiter_inst|port1_from_mem[4][6]~feeder_combout  = \SDRAM_controller|from_mem [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_controller|from_mem [6]),
	.cin(gnd),
	.combout(\arbiter_inst|port1_from_mem[4][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[4][6]~feeder .lut_mask = 16'hFF00;
defparam \arbiter_inst|port1_from_mem[4][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N29
dffeas \arbiter_inst|port1_from_mem[4][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|port1_from_mem[4][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arbiter_inst|port1_from_mem[4][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port1_from_mem[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[4][6] .is_wysiwyg = "true";
defparam \arbiter_inst|port1_from_mem[4][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y10_N23
dffeas \arbiter_inst|port1_from_mem[4][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_controller|from_mem [7]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|port1_from_mem[4][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port1_from_mem[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[4][7] .is_wysiwyg = "true";
defparam \arbiter_inst|port1_from_mem[4][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N12
cycloneive_lcell_comb \arbiter_inst|port1_from_mem[5][7]~feeder (
// Equation(s):
// \arbiter_inst|port1_from_mem[5][7]~feeder_combout  = \SDRAM_controller|from_mem [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_controller|from_mem [7]),
	.cin(gnd),
	.combout(\arbiter_inst|port1_from_mem[5][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[5][7]~feeder .lut_mask = 16'hFF00;
defparam \arbiter_inst|port1_from_mem[5][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N13
dffeas \arbiter_inst|port1_from_mem[5][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|port1_from_mem[5][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arbiter_inst|port1_from_mem[5][4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port1_from_mem[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[5][7] .is_wysiwyg = "true";
defparam \arbiter_inst|port1_from_mem[5][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N0
cycloneive_lcell_comb \arbiter_inst|port1_from_mem[6][5]~feeder (
// Equation(s):
// \arbiter_inst|port1_from_mem[6][5]~feeder_combout  = \SDRAM_controller|from_mem [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_controller|from_mem [5]),
	.cin(gnd),
	.combout(\arbiter_inst|port1_from_mem[6][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[6][5]~feeder .lut_mask = 16'hFF00;
defparam \arbiter_inst|port1_from_mem[6][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N1
dffeas \arbiter_inst|port1_from_mem[6][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|port1_from_mem[6][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arbiter_inst|port1_from_mem[6][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port1_from_mem[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[6][5] .is_wysiwyg = "true";
defparam \arbiter_inst|port1_from_mem[6][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N2
cycloneive_lcell_comb \arbiter_inst|port1_from_mem[6][6]~feeder (
// Equation(s):
// \arbiter_inst|port1_from_mem[6][6]~feeder_combout  = \SDRAM_controller|from_mem [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_controller|from_mem [6]),
	.cin(gnd),
	.combout(\arbiter_inst|port1_from_mem[6][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[6][6]~feeder .lut_mask = 16'hFF00;
defparam \arbiter_inst|port1_from_mem[6][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N3
dffeas \arbiter_inst|port1_from_mem[6][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|port1_from_mem[6][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arbiter_inst|port1_from_mem[6][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port1_from_mem[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[6][6] .is_wysiwyg = "true";
defparam \arbiter_inst|port1_from_mem[6][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N4
cycloneive_lcell_comb \arbiter_inst|port1_from_mem[6][7]~feeder (
// Equation(s):
// \arbiter_inst|port1_from_mem[6][7]~feeder_combout  = \SDRAM_controller|from_mem [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_controller|from_mem [7]),
	.cin(gnd),
	.combout(\arbiter_inst|port1_from_mem[6][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[6][7]~feeder .lut_mask = 16'hFF00;
defparam \arbiter_inst|port1_from_mem[6][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N5
dffeas \arbiter_inst|port1_from_mem[6][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|port1_from_mem[6][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arbiter_inst|port1_from_mem[6][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port1_from_mem[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[6][7] .is_wysiwyg = "true";
defparam \arbiter_inst|port1_from_mem[6][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N6
cycloneive_lcell_comb \arbiter_inst|port1_from_mem[7][7]~feeder (
// Equation(s):
// \arbiter_inst|port1_from_mem[7][7]~feeder_combout  = \SDRAM_controller|from_mem [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_controller|from_mem [7]),
	.cin(gnd),
	.combout(\arbiter_inst|port1_from_mem[7][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[7][7]~feeder .lut_mask = 16'hFF00;
defparam \arbiter_inst|port1_from_mem[7][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N7
dffeas \arbiter_inst|port1_from_mem[7][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|port1_from_mem[7][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arbiter_inst|port1_from_mem[7][4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port1_from_mem[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[7][7] .is_wysiwyg = "true";
defparam \arbiter_inst|port1_from_mem[7][7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y12_N0
cycloneive_ram_block \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\arbiter_inst|arbiter_p1_ready~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,\arbiter_inst|port1_from_mem[7][7]~q ,\arbiter_inst|port1_from_mem[6][7]~q ,\arbiter_inst|port1_from_mem[6][6]~q ,\arbiter_inst|port1_from_mem[6][5]~q ,\arbiter_inst|port1_from_mem[5][7]~q ,\arbiter_inst|port1_from_mem[4][7]~q ,
\arbiter_inst|port1_from_mem[4][6]~q ,\arbiter_inst|port1_from_mem[4][5]~q ,\arbiter_inst|port1_from_mem[3][7]~q ,\arbiter_inst|port1_from_mem[2][7]~q ,\arbiter_inst|port1_from_mem[2][6]~q ,\arbiter_inst|port1_from_mem[1][7]~q ,
\arbiter_inst|port1_from_mem[0][7]~q ,\arbiter_inst|port1_from_mem[0][6]~q ,\arbiter_inst|port1_from_mem[0][5]~q }),
	.portaaddr({\p_cache_inst|cache_address[8]~8_combout ,\p_cache_inst|cache_address[7]~7_combout ,\p_cache_inst|cache_address[6]~6_combout ,\p_cache_inst|cache_address[5]~5_combout ,\p_cache_inst|cache_address[4]~4_combout ,\p_cache_inst|cache_address[3]~3_combout ,
\p_cache_inst|cache_address[2]~2_combout ,\p_cache_inst|cache_address[1]~1_combout ,\p_cache_inst|cache_address[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ALTSYNCRAM";
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 9;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 18;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 511;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 512;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 72;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 9;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 18;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N4
cycloneive_lcell_comb \p_cache_inst|Mux8~0 (
// Equation(s):
// \p_cache_inst|Mux8~0_combout  = (\p_cache_inst|word_address [1] & (((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [39]) # (\p_cache_inst|word_address [0])))) # (!\p_cache_inst|word_address [1] & 
// (\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [7] & ((!\p_cache_inst|word_address [0]))))

	.dataa(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [7]),
	.datab(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [39]),
	.datac(\p_cache_inst|word_address [1]),
	.datad(\p_cache_inst|word_address [0]),
	.cin(gnd),
	.combout(\p_cache_inst|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Mux8~0 .lut_mask = 16'hF0CA;
defparam \p_cache_inst|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N14
cycloneive_lcell_comb \p_cache_inst|Mux8~1 (
// Equation(s):
// \p_cache_inst|Mux8~1_combout  = (\p_cache_inst|word_address [0] & ((\p_cache_inst|Mux8~0_combout  & ((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [55]))) # (!\p_cache_inst|Mux8~0_combout  & 
// (\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [23])))) # (!\p_cache_inst|word_address [0] & (\p_cache_inst|Mux8~0_combout ))

	.dataa(\p_cache_inst|word_address [0]),
	.datab(\p_cache_inst|Mux8~0_combout ),
	.datac(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [23]),
	.datad(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [55]),
	.cin(gnd),
	.combout(\p_cache_inst|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Mux8~1 .lut_mask = 16'hEC64;
defparam \p_cache_inst|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N10
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_alternate~20 (
// Equation(s):
// \CPU_inst|decode_unit0|I_alternate~20_combout  = (!\CPU_inst|PC0|prev_branch_taken~q  & (!\CPU_inst|RST~q  & (\p_cache_inst|Mux8~1_combout  & !\CPU_inst|PC0|take_branch~3_combout )))

	.dataa(\CPU_inst|PC0|prev_branch_taken~q ),
	.datab(\CPU_inst|RST~q ),
	.datac(\p_cache_inst|Mux8~1_combout ),
	.datad(\CPU_inst|PC0|take_branch~3_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_alternate~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate~20 .lut_mask = 16'h0010;
defparam \CPU_inst|decode_unit0|I_alternate~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N30
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_alternate[3]~22 (
// Equation(s):
// \CPU_inst|decode_unit0|I_alternate[3]~22_combout  = (!\CPU_inst|CALL2~q  & (\CPU_inst|PC0|decoder_rst~0_combout  & (!\CPU_inst|interrupt~q  & !\CPU_inst|PC0|take_branch~2_combout )))

	.dataa(\CPU_inst|CALL2~q ),
	.datab(\CPU_inst|PC0|decoder_rst~0_combout ),
	.datac(\CPU_inst|interrupt~q ),
	.datad(\CPU_inst|PC0|take_branch~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_alternate[3]~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate[3]~22 .lut_mask = 16'h0004;
defparam \CPU_inst|decode_unit0|I_alternate[3]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N16
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_alternate[3]~5 (
// Equation(s):
// \CPU_inst|decode_unit0|I_alternate[3]~5_combout  = (\CPU_inst|decode_unit0|I_alternate[3]~22_combout  & ((\CPU_inst|decode_unit0|prev_hazard~q ) # ((!\CPU_inst|hazard_unit0|hazard~11_combout ) # (!\CPU_inst|decode_unit0|RC_reg~q ))))

	.dataa(\CPU_inst|decode_unit0|prev_hazard~q ),
	.datab(\CPU_inst|decode_unit0|RC_reg~q ),
	.datac(\CPU_inst|decode_unit0|I_alternate[3]~22_combout ),
	.datad(\CPU_inst|hazard_unit0|hazard~11_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_alternate[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate[3]~5 .lut_mask = 16'hB0F0;
defparam \CPU_inst|decode_unit0|I_alternate[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N18
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_alternate[3]~6 (
// Equation(s):
// \CPU_inst|decode_unit0|I_alternate[3]~6_combout  = (((!\CPU_inst|hazard_unit0|hazard~5_combout  & !\CPU_inst|decode_unit0|prev_hazard~q )) # (!\CPU_inst|decode_unit0|I_alternate[3]~5_combout )) # (!\CPU_inst|PC0|stack_pop~3_combout )

	.dataa(\CPU_inst|PC0|stack_pop~3_combout ),
	.datab(\CPU_inst|decode_unit0|I_alternate[3]~5_combout ),
	.datac(\CPU_inst|hazard_unit0|hazard~5_combout ),
	.datad(\CPU_inst|decode_unit0|prev_hazard~q ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_alternate[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate[3]~6 .lut_mask = 16'h777F;
defparam \CPU_inst|decode_unit0|I_alternate[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N11
dffeas \CPU_inst|decode_unit0|I_alternate[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_alternate~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|I_alternate[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_alternate [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate[7] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_alternate[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N30
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_reg~20 (
// Equation(s):
// \CPU_inst|decode_unit0|I_reg~20_combout  = (!\CPU_inst|decode_unit0|I_reg[11]~0_combout  & ((\CPU_inst|decode_unit0|prev_hazard~q  & (\CPU_inst|decode_unit0|I_alternate [7])) # (!\CPU_inst|decode_unit0|prev_hazard~q  & ((\p_cache_inst|Mux8~1_combout )))))

	.dataa(\CPU_inst|decode_unit0|I_alternate [7]),
	.datab(\CPU_inst|decode_unit0|prev_hazard~q ),
	.datac(\CPU_inst|decode_unit0|I_reg[11]~0_combout ),
	.datad(\p_cache_inst|Mux8~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_reg~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg~20 .lut_mask = 16'h0B08;
defparam \CPU_inst|decode_unit0|I_reg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N31
dffeas \CPU_inst|decode_unit0|I_reg[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_reg~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|rotate_source_reg~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg[7] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N14
cycloneive_lcell_comb \CPU_inst|decode_unit0|rotate_R_reg~2 (
// Equation(s):
// \CPU_inst|decode_unit0|rotate_R_reg~2_combout  = (!\CPU_inst|decode_unit0|I_reg [4] & \CPU_inst|decode_unit0|I_reg [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|decode_unit0|I_reg [4]),
	.datad(\CPU_inst|decode_unit0|I_reg [7]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|rotate_R_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|rotate_R_reg~2 .lut_mask = 16'h0F00;
defparam \CPU_inst|decode_unit0|rotate_R_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N15
dffeas \CPU_inst|decode_unit0|rotate_R_reg[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|rotate_R_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|PC_I_field_reg[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|rotate_R_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|rotate_R_reg[2] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|rotate_R_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N8
cycloneive_lcell_comb \CPU_inst|rotate_R1~2 (
// Equation(s):
// \CPU_inst|rotate_R1~2_combout  = (!\CPU_inst|PC0|take_branch~3_combout  & (\CPU_inst|PC0|stack_pop~2_combout  & (\CPU_inst|hazard_unit0|hazard~12_combout  & \CPU_inst|decode_unit0|rotate_R_reg [2])))

	.dataa(\CPU_inst|PC0|take_branch~3_combout ),
	.datab(\CPU_inst|PC0|stack_pop~2_combout ),
	.datac(\CPU_inst|hazard_unit0|hazard~12_combout ),
	.datad(\CPU_inst|decode_unit0|rotate_R_reg [2]),
	.cin(gnd),
	.combout(\CPU_inst|rotate_R1~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|rotate_R1~2 .lut_mask = 16'h4000;
defparam \CPU_inst|rotate_R1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N9
dffeas \CPU_inst|rotate_R1[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|rotate_R1~2_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|rotate_R1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|rotate_R1[2] .is_wysiwyg = "true";
defparam \CPU_inst|rotate_R1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N6
cycloneive_lcell_comb \CPU_inst|rotate_R2~8 (
// Equation(s):
// \CPU_inst|rotate_R2~8_combout  = (!\CPU_inst|interrupt~q  & (\CPU_inst|PC0|stack_pop~3_combout  & (!\CPU_inst|CALL2~q  & \CPU_inst|rotate_R1 [2])))

	.dataa(\CPU_inst|interrupt~q ),
	.datab(\CPU_inst|PC0|stack_pop~3_combout ),
	.datac(\CPU_inst|CALL2~q ),
	.datad(\CPU_inst|rotate_R1 [2]),
	.cin(gnd),
	.combout(\CPU_inst|rotate_R2~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|rotate_R2~8 .lut_mask = 16'h0400;
defparam \CPU_inst|rotate_R2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N7
dffeas \CPU_inst|rotate_R2[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|rotate_R2~8_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|rotate_R2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|rotate_R2[2] .is_wysiwyg = "true";
defparam \CPU_inst|rotate_R2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N2
cycloneive_lcell_comb \CPU_inst|right_rotate0|Mux1~5 (
// Equation(s):
// \CPU_inst|right_rotate0|Mux1~5_combout  = (\CPU_inst|rotate_R2 [2] & ((\CPU_inst|right_rotate0|Mux1~4_combout ))) # (!\CPU_inst|rotate_R2 [2] & (\CPU_inst|right_rotate0|rotate_reg[2]~2_combout ))

	.dataa(\CPU_inst|right_rotate0|rotate_reg[2]~2_combout ),
	.datab(gnd),
	.datac(\CPU_inst|right_rotate0|Mux1~4_combout ),
	.datad(\CPU_inst|rotate_R2 [2]),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|Mux1~5 .lut_mask = 16'hF0AA;
defparam \CPU_inst|right_rotate0|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N3
dffeas \CPU_inst|right_rotate0|rotate_reg[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|right_rotate0|Mux1~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|right_rotate0|rotate_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|right_rotate0|rotate_reg[6] .is_wysiwyg = "true";
defparam \CPU_inst|right_rotate0|rotate_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N26
cycloneive_lcell_comb \CPU_inst|decode_unit0|Mux3~0 (
// Equation(s):
// \CPU_inst|decode_unit0|Mux3~0_combout  = (\CPU_inst|decode_unit0|I_reg [12] & (\CPU_inst|decode_unit0|I_reg [6] & !\CPU_inst|decode_unit0|Decoder1~0_combout ))

	.dataa(\CPU_inst|decode_unit0|I_reg [12]),
	.datab(\CPU_inst|decode_unit0|I_reg [6]),
	.datac(\CPU_inst|decode_unit0|Decoder1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|Mux3~0 .lut_mask = 16'h0808;
defparam \CPU_inst|decode_unit0|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N27
dffeas \CPU_inst|decode_unit0|mask_L_reg[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|Mux3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|PC_I_field_reg[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|mask_L_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|mask_L_reg[1] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|mask_L_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N24
cycloneive_lcell_comb \CPU_inst|mask_L1~2 (
// Equation(s):
// \CPU_inst|mask_L1~2_combout  = (!\CPU_inst|PC0|take_branch~3_combout  & (\CPU_inst|hazard_unit0|hazard~12_combout  & (\CPU_inst|decode_unit0|mask_L_reg [1] & \CPU_inst|PC0|stack_pop~2_combout )))

	.dataa(\CPU_inst|PC0|take_branch~3_combout ),
	.datab(\CPU_inst|hazard_unit0|hazard~12_combout ),
	.datac(\CPU_inst|decode_unit0|mask_L_reg [1]),
	.datad(\CPU_inst|PC0|stack_pop~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|mask_L1~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|mask_L1~2 .lut_mask = 16'h4000;
defparam \CPU_inst|mask_L1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N25
dffeas \CPU_inst|mask_L1[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|mask_L1~2_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|mask_L1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|mask_L1[1] .is_wysiwyg = "true";
defparam \CPU_inst|mask_L1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N16
cycloneive_lcell_comb \CPU_inst|mask_L2~8 (
// Equation(s):
// \CPU_inst|mask_L2~8_combout  = (!\CPU_inst|interrupt~q  & (\CPU_inst|PC0|stack_pop~3_combout  & (!\CPU_inst|CALL2~q  & \CPU_inst|mask_L1 [1])))

	.dataa(\CPU_inst|interrupt~q ),
	.datab(\CPU_inst|PC0|stack_pop~3_combout ),
	.datac(\CPU_inst|CALL2~q ),
	.datad(\CPU_inst|mask_L1 [1]),
	.cin(gnd),
	.combout(\CPU_inst|mask_L2~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|mask_L2~8 .lut_mask = 16'h0400;
defparam \CPU_inst|mask_L2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N17
dffeas \CPU_inst|mask_L2[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|mask_L2~8_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|mask_L2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|mask_L2[1] .is_wysiwyg = "true";
defparam \CPU_inst|mask_L2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N30
cycloneive_lcell_comb \CPU_inst|rotate_S01~1 (
// Equation(s):
// \CPU_inst|rotate_S01~1_combout  = (\CPU_inst|hazard_unit0|hazard~12_combout  & (\CPU_inst|PC0|stack_pop~2_combout  & (\CPU_inst|decode_unit0|PC_I_field_reg [9] & !\CPU_inst|PC0|take_branch~3_combout )))

	.dataa(\CPU_inst|hazard_unit0|hazard~12_combout ),
	.datab(\CPU_inst|PC0|stack_pop~2_combout ),
	.datac(\CPU_inst|decode_unit0|PC_I_field_reg [9]),
	.datad(\CPU_inst|PC0|take_branch~3_combout ),
	.cin(gnd),
	.combout(\CPU_inst|rotate_S01~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|rotate_S01~1 .lut_mask = 16'h0080;
defparam \CPU_inst|rotate_S01~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y18_N31
dffeas \CPU_inst|rotate_S01[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|rotate_S01~1_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|rotate_S01 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|rotate_S01[1] .is_wysiwyg = "true";
defparam \CPU_inst|rotate_S01[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N14
cycloneive_lcell_comb \d_cache_inst|d_cache_miss~3 (
// Equation(s):
// \d_cache_inst|d_cache_miss~3_combout  = (\CPU_inst|WC6~q  & \CPU_inst|n_LB_w6~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|WC6~q ),
	.datad(\CPU_inst|n_LB_w6~q ),
	.cin(gnd),
	.combout(\d_cache_inst|d_cache_miss~3_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|d_cache_miss~3 .lut_mask = 16'hF000;
defparam \d_cache_inst|d_cache_miss~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N4
cycloneive_lcell_comb \MSC_inst|p2_reset_reg~0 (
// Equation(s):
// \MSC_inst|p2_reset_reg~0_combout  = (\MSC_en~combout  & \CPU_inst|shift_merge0|LBD_reg [0])

	.dataa(gnd),
	.datab(\MSC_en~combout ),
	.datac(\CPU_inst|shift_merge0|LBD_reg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MSC_inst|p2_reset_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \MSC_inst|p2_reset_reg~0 .lut_mask = 16'hC0C0;
defparam \MSC_inst|p2_reset_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N2
cycloneive_lcell_comb \arbiter_inst|Selector8~0 (
// Equation(s):
// \arbiter_inst|Selector8~0_combout  = (!\arbiter_inst|mem_address_base[7]~5_combout  & (\arbiter_inst|state.S_PORT2_READ~q  & ((!\arbiter_inst|Selector7~2_combout ) # (!\arbiter_inst|state.S_IDLE~q ))))

	.dataa(\arbiter_inst|mem_address_base[7]~5_combout ),
	.datab(\arbiter_inst|state.S_PORT2_READ~q ),
	.datac(\arbiter_inst|state.S_IDLE~q ),
	.datad(\arbiter_inst|Selector7~2_combout ),
	.cin(gnd),
	.combout(\arbiter_inst|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|Selector8~0 .lut_mask = 16'h0444;
defparam \arbiter_inst|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N18
cycloneive_lcell_comb \arbiter_inst|Selector8~1 (
// Equation(s):
// \arbiter_inst|Selector8~1_combout  = (\arbiter_inst|mem_address_base[7]~5_combout  & (!\arbiter_inst|always0~0_combout  & ((\arbiter_inst|Selector8~0_combout ) # (!\d_cache_inst|write_active~q )))) # (!\arbiter_inst|mem_address_base[7]~5_combout  & 
// (\arbiter_inst|Selector8~0_combout ))

	.dataa(\arbiter_inst|mem_address_base[7]~5_combout ),
	.datab(\arbiter_inst|Selector8~0_combout ),
	.datac(\arbiter_inst|always0~0_combout ),
	.datad(\d_cache_inst|write_active~q ),
	.cin(gnd),
	.combout(\arbiter_inst|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|Selector8~1 .lut_mask = 16'h4C4E;
defparam \arbiter_inst|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N19
dffeas \arbiter_inst|state.S_PORT2_READ (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|Selector8~1_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|state.S_PORT2_READ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|state.S_PORT2_READ .is_wysiwyg = "true";
defparam \arbiter_inst|state.S_PORT2_READ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N26
cycloneive_lcell_comb \arbiter_inst|Selector2~0 (
// Equation(s):
// \arbiter_inst|Selector2~0_combout  = (\arbiter_inst|state.S_IDLE~q  & (\SDRAM_controller|ready~q  $ (\arbiter_inst|burst_offset [0])))

	.dataa(\arbiter_inst|state.S_IDLE~q ),
	.datab(\SDRAM_controller|ready~q ),
	.datac(\arbiter_inst|burst_offset [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\arbiter_inst|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|Selector2~0 .lut_mask = 16'h2828;
defparam \arbiter_inst|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N20
cycloneive_lcell_comb \arbiter_inst|burst_offset~0 (
// Equation(s):
// \arbiter_inst|burst_offset~0_combout  = (!\arbiter_inst|state.S_PORT2_READ~q  & !\arbiter_inst|state.S_PORT1_READ~q )

	.dataa(gnd),
	.datab(\arbiter_inst|state.S_PORT2_READ~q ),
	.datac(\arbiter_inst|state.S_PORT1_READ~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\arbiter_inst|burst_offset~0_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|burst_offset~0 .lut_mask = 16'h0303;
defparam \arbiter_inst|burst_offset~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y10_N27
dffeas \arbiter_inst|burst_offset[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arbiter_inst|burst_offset~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|burst_offset [0]),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|burst_offset[0] .is_wysiwyg = "true";
defparam \arbiter_inst|burst_offset[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N16
cycloneive_lcell_comb \arbiter_inst|Selector1~0 (
// Equation(s):
// \arbiter_inst|Selector1~0_combout  = (\arbiter_inst|state.S_IDLE~q  & (\arbiter_inst|burst_offset [1] $ (((\SDRAM_controller|ready~q  & \arbiter_inst|burst_offset [0])))))

	.dataa(\arbiter_inst|state.S_IDLE~q ),
	.datab(\SDRAM_controller|ready~q ),
	.datac(\arbiter_inst|burst_offset [1]),
	.datad(\arbiter_inst|burst_offset [0]),
	.cin(gnd),
	.combout(\arbiter_inst|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|Selector1~0 .lut_mask = 16'h28A0;
defparam \arbiter_inst|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y10_N17
dffeas \arbiter_inst|burst_offset[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arbiter_inst|burst_offset~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|burst_offset [1]),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|burst_offset[1] .is_wysiwyg = "true";
defparam \arbiter_inst|burst_offset[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N12
cycloneive_lcell_comb \arbiter_inst|Selector7~0 (
// Equation(s):
// \arbiter_inst|Selector7~0_combout  = (\arbiter_inst|burst_offset [0] & (\arbiter_inst|burst_offset [1] & \SDRAM_controller|ready~q ))

	.dataa(\arbiter_inst|burst_offset [0]),
	.datab(\arbiter_inst|burst_offset [1]),
	.datac(\SDRAM_controller|ready~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\arbiter_inst|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|Selector7~0 .lut_mask = 16'h8080;
defparam \arbiter_inst|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N0
cycloneive_lcell_comb \arbiter_inst|Selector9~0 (
// Equation(s):
// \arbiter_inst|Selector9~0_combout  = (!\arbiter_inst|mem_address_base[7]~5_combout  & (\arbiter_inst|state.S_PORT2_WRITE~q  & ((!\arbiter_inst|state.S_IDLE~q ) # (!\arbiter_inst|Selector7~2_combout ))))

	.dataa(\arbiter_inst|mem_address_base[7]~5_combout ),
	.datab(\arbiter_inst|Selector7~2_combout ),
	.datac(\arbiter_inst|state.S_IDLE~q ),
	.datad(\arbiter_inst|state.S_PORT2_WRITE~q ),
	.cin(gnd),
	.combout(\arbiter_inst|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|Selector9~0 .lut_mask = 16'h1500;
defparam \arbiter_inst|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N24
cycloneive_lcell_comb \arbiter_inst|Selector9~1 (
// Equation(s):
// \arbiter_inst|Selector9~1_combout  = (\arbiter_inst|mem_address_base[7]~5_combout  & (!\arbiter_inst|always0~0_combout  & ((\arbiter_inst|Selector9~0_combout ) # (\d_cache_inst|write_active~q )))) # (!\arbiter_inst|mem_address_base[7]~5_combout  & 
// (\arbiter_inst|Selector9~0_combout ))

	.dataa(\arbiter_inst|mem_address_base[7]~5_combout ),
	.datab(\arbiter_inst|Selector9~0_combout ),
	.datac(\arbiter_inst|always0~0_combout ),
	.datad(\d_cache_inst|write_active~q ),
	.cin(gnd),
	.combout(\arbiter_inst|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|Selector9~1 .lut_mask = 16'h4E4C;
defparam \arbiter_inst|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N25
dffeas \arbiter_inst|state.S_PORT2_WRITE (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|Selector9~1_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|state.S_PORT2_WRITE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|state.S_PORT2_WRITE .is_wysiwyg = "true";
defparam \arbiter_inst|state.S_PORT2_WRITE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N6
cycloneive_lcell_comb \arbiter_inst|Selector0~0 (
// Equation(s):
// \arbiter_inst|Selector0~0_combout  = (\arbiter_inst|state.S_IDLE~q  & (\arbiter_inst|burst_offset [2] $ (\arbiter_inst|Selector7~0_combout )))

	.dataa(gnd),
	.datab(\arbiter_inst|state.S_IDLE~q ),
	.datac(\arbiter_inst|burst_offset [2]),
	.datad(\arbiter_inst|Selector7~0_combout ),
	.cin(gnd),
	.combout(\arbiter_inst|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|Selector0~0 .lut_mask = 16'h0CC0;
defparam \arbiter_inst|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N7
dffeas \arbiter_inst|burst_offset[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arbiter_inst|burst_offset~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|burst_offset [2]),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|burst_offset[2] .is_wysiwyg = "true";
defparam \arbiter_inst|burst_offset[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N8
cycloneive_lcell_comb \arbiter_inst|Selector7~1 (
// Equation(s):
// \arbiter_inst|Selector7~1_combout  = (\arbiter_inst|Selector7~0_combout  & (\arbiter_inst|state.S_PORT2_WRITE~q  & \arbiter_inst|burst_offset [2]))

	.dataa(\arbiter_inst|Selector7~0_combout ),
	.datab(\arbiter_inst|state.S_PORT2_WRITE~q ),
	.datac(gnd),
	.datad(\arbiter_inst|burst_offset [2]),
	.cin(gnd),
	.combout(\arbiter_inst|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|Selector7~1 .lut_mask = 16'h8800;
defparam \arbiter_inst|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N10
cycloneive_lcell_comb \arbiter_inst|Selector4~0 (
// Equation(s):
// \arbiter_inst|Selector4~0_combout  = (\arbiter_inst|Selector7~1_combout ) # ((\SDRAM_controller|ready~q  & (\arbiter_inst|state.S_PORT2_READ~q  & \SDRAM_controller|WideAnd0~0_combout )))

	.dataa(\SDRAM_controller|ready~q ),
	.datab(\arbiter_inst|state.S_PORT2_READ~q ),
	.datac(\arbiter_inst|Selector7~1_combout ),
	.datad(\SDRAM_controller|WideAnd0~0_combout ),
	.cin(gnd),
	.combout(\arbiter_inst|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|Selector4~0 .lut_mask = 16'hF8F0;
defparam \arbiter_inst|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N26
cycloneive_lcell_comb \arbiter_inst|Selector4~1 (
// Equation(s):
// \arbiter_inst|Selector4~1_combout  = (\arbiter_inst|Selector4~0_combout ) # ((\arbiter_inst|arbiter_p2_ready~q  & ((\arbiter_inst|state.S_PORT2_WRITE~q ) # (!\arbiter_inst|burst_offset~0_combout ))))

	.dataa(\arbiter_inst|Selector4~0_combout ),
	.datab(\arbiter_inst|burst_offset~0_combout ),
	.datac(\arbiter_inst|arbiter_p2_ready~q ),
	.datad(\arbiter_inst|state.S_PORT2_WRITE~q ),
	.cin(gnd),
	.combout(\arbiter_inst|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|Selector4~1 .lut_mask = 16'hFABA;
defparam \arbiter_inst|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N27
dffeas \arbiter_inst|arbiter_p2_ready (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|Selector4~1_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|arbiter_p2_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|arbiter_p2_ready .is_wysiwyg = "true";
defparam \arbiter_inst|arbiter_p2_ready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N14
cycloneive_lcell_comb \arbiter_inst|port2_from_mem[7][0]~4 (
// Equation(s):
// \arbiter_inst|port2_from_mem[7][0]~4_combout  = (\SDRAM_controller|ready~q  & \arbiter_inst|state.S_PORT2_READ~q )

	.dataa(\SDRAM_controller|ready~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\arbiter_inst|state.S_PORT2_READ~q ),
	.cin(gnd),
	.combout(\arbiter_inst|port2_from_mem[7][0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|port2_from_mem[7][0]~4 .lut_mask = 16'hAA00;
defparam \arbiter_inst|port2_from_mem[7][0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N28
cycloneive_lcell_comb \arbiter_inst|port2_from_mem[0][0]~10 (
// Equation(s):
// \arbiter_inst|port2_from_mem[0][0]~10_combout  = (!\SDRAM_controller|burst_count [0] & (!\SDRAM_controller|burst_count [1] & (!\SDRAM_controller|burst_count [2] & \arbiter_inst|port2_from_mem[7][0]~4_combout )))

	.dataa(\SDRAM_controller|burst_count [0]),
	.datab(\SDRAM_controller|burst_count [1]),
	.datac(\SDRAM_controller|burst_count [2]),
	.datad(\arbiter_inst|port2_from_mem[7][0]~4_combout ),
	.cin(gnd),
	.combout(\arbiter_inst|port2_from_mem[0][0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|port2_from_mem[0][0]~10 .lut_mask = 16'h0100;
defparam \arbiter_inst|port2_from_mem[0][0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N1
dffeas \arbiter_inst|port2_from_mem[0][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_controller|from_mem [0]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|port2_from_mem[0][0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_from_mem[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_from_mem[0][0] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_from_mem[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N24
cycloneive_lcell_comb \d_cache_inst|mem_req (
// Equation(s):
// \d_cache_inst|mem_req~combout  = (!\arbiter_inst|arbiter_p2_ready~q  & \d_cache_inst|fetch_active~q )

	.dataa(gnd),
	.datab(\arbiter_inst|arbiter_p2_ready~q ),
	.datac(gnd),
	.datad(\d_cache_inst|fetch_active~q ),
	.cin(gnd),
	.combout(\d_cache_inst|mem_req~combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|mem_req .lut_mask = 16'h3300;
defparam \d_cache_inst|mem_req .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N25
dffeas \MSC_inst|prev_p2_req (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\d_cache_inst|mem_req~combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MSC_inst|prev_p2_req~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MSC_inst|prev_p2_req .is_wysiwyg = "true";
defparam \MSC_inst|prev_p2_req .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N2
cycloneive_lcell_comb \MSC_inst|p2_active~0 (
// Equation(s):
// \MSC_inst|p2_active~0_combout  = (!\arbiter_inst|arbiter_p2_ready~q  & ((\MSC_inst|p2_active~q ) # ((\d_cache_inst|fetch_active~q  & !\MSC_inst|prev_p2_req~q ))))

	.dataa(\d_cache_inst|fetch_active~q ),
	.datab(\arbiter_inst|arbiter_p2_ready~q ),
	.datac(\MSC_inst|p2_active~q ),
	.datad(\MSC_inst|prev_p2_req~q ),
	.cin(gnd),
	.combout(\MSC_inst|p2_active~0_combout ),
	.cout());
// synopsys translate_off
defparam \MSC_inst|p2_active~0 .lut_mask = 16'h3032;
defparam \MSC_inst|p2_active~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N3
dffeas \MSC_inst|p2_active (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\MSC_inst|p2_active~0_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MSC_inst|p2_active~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MSC_inst|p2_active .is_wysiwyg = "true";
defparam \MSC_inst|p2_active .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N12
cycloneive_lcell_comb \MSC_inst|p2_idle~0 (
// Equation(s):
// \MSC_inst|p2_idle~0_combout  = (!\arbiter_inst|arbiter_p2_ready~q  & ((\d_cache_inst|fetch_active~q ) # (\MSC_inst|p2_active~q )))

	.dataa(\d_cache_inst|fetch_active~q ),
	.datab(\arbiter_inst|arbiter_p2_ready~q ),
	.datac(gnd),
	.datad(\MSC_inst|p2_active~q ),
	.cin(gnd),
	.combout(\MSC_inst|p2_idle~0_combout ),
	.cout());
// synopsys translate_off
defparam \MSC_inst|p2_idle~0 .lut_mask = 16'h3322;
defparam \MSC_inst|p2_idle~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N8
cycloneive_lcell_comb \MSC_inst|p2_reset (
// Equation(s):
// \MSC_inst|p2_reset~combout  = ((!\MSC_inst|p2_reset_req~q  & !\MSC_inst|p2_idle~0_combout )) # (!\rst~q )

	.dataa(\MSC_inst|p2_reset_req~q ),
	.datab(\rst~q ),
	.datac(gnd),
	.datad(\MSC_inst|p2_idle~0_combout ),
	.cin(gnd),
	.combout(\MSC_inst|p2_reset~combout ),
	.cout());
// synopsys translate_off
defparam \MSC_inst|p2_reset .lut_mask = 16'h3377;
defparam \MSC_inst|p2_reset .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N15
dffeas \d_cache_inst|reset_active (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\MSC_inst|p2_reset~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d_cache_inst|reset_active~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|reset_active~q ),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|reset_active .is_wysiwyg = "true";
defparam \d_cache_inst|reset_active .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N12
cycloneive_lcell_comb \d_cache_inst|always0~0 (
// Equation(s):
// \d_cache_inst|always0~0_combout  = (!\d_cache_inst|flush_active~q  & !\d_cache_inst|reset_active~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\d_cache_inst|flush_active~q ),
	.datad(\d_cache_inst|reset_active~q ),
	.cin(gnd),
	.combout(\d_cache_inst|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|always0~0 .lut_mask = 16'h000F;
defparam \d_cache_inst|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N4
cycloneive_lcell_comb \d_cache_inst|CPU_address_hold[3]~16 (
// Equation(s):
// \d_cache_inst|CPU_address_hold[3]~16_combout  = \d_cache_inst|CPU_address_hold [3] $ (VCC)
// \d_cache_inst|CPU_address_hold[3]~17  = CARRY(\d_cache_inst|CPU_address_hold [3])

	.dataa(gnd),
	.datab(\d_cache_inst|CPU_address_hold [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\d_cache_inst|CPU_address_hold[3]~16_combout ),
	.cout(\d_cache_inst|CPU_address_hold[3]~17 ));
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold[3]~16 .lut_mask = 16'h33CC;
defparam \d_cache_inst|CPU_address_hold[3]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N16
cycloneive_lcell_comb \CPU_inst|reg_file0|Decoder0~0 (
// Equation(s):
// \CPU_inst|reg_file0|Decoder0~0_combout  = (\CPU_inst|dest_waddr4 [1] & (\CPU_inst|regf_wren4~q  & \CPU_inst|dest_waddr4 [0]))

	.dataa(\CPU_inst|dest_waddr4 [1]),
	.datab(gnd),
	.datac(\CPU_inst|regf_wren4~q ),
	.datad(\CPU_inst|dest_waddr4 [0]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Decoder0~0 .lut_mask = 16'hA000;
defparam \CPU_inst|reg_file0|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N26
cycloneive_lcell_comb \CPU_inst|reg_file0|Decoder0~1 (
// Equation(s):
// \CPU_inst|reg_file0|Decoder0~1_combout  = (\CPU_inst|dest_waddr4 [3] & (\CPU_inst|dest_waddr4 [2] & (\CPU_inst|reg_file0|Decoder0~0_combout  & \CPU_inst|hazard_unit0|data_hazard~combout )))

	.dataa(\CPU_inst|dest_waddr4 [3]),
	.datab(\CPU_inst|dest_waddr4 [2]),
	.datac(\CPU_inst|reg_file0|Decoder0~0_combout ),
	.datad(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Decoder0~1 .lut_mask = 16'h8000;
defparam \CPU_inst|reg_file0|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N5
dffeas \CPU_inst|reg_file0|ivr_reg[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|ivr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|ivr_reg[3] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|ivr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N10
cycloneive_lcell_comb \d_cache_inst|CPU_address_hold[12]~35 (
// Equation(s):
// \d_cache_inst|CPU_address_hold[12]~35_combout  = (\d_cache_inst|CPU_address_hold[12]~34_combout ) # (!\d_cache_inst|CPU_address_hold[12]~15_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\d_cache_inst|CPU_address_hold[12]~34_combout ),
	.datad(\d_cache_inst|CPU_address_hold[12]~15_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|CPU_address_hold[12]~35_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold[12]~35 .lut_mask = 16'hF0FF;
defparam \d_cache_inst|CPU_address_hold[12]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N21
dffeas \CPU_inst|SC3 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|SC2~q ),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|SC3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|SC3 .is_wysiwyg = "true";
defparam \CPU_inst|SC3 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y15_N15
dffeas \CPU_inst|SC4 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|SC3~q ),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|SC4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|SC4 .is_wysiwyg = "true";
defparam \CPU_inst|SC4 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y16_N13
dffeas \CPU_inst|SC5 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|SC4~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|SC5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|SC5 .is_wysiwyg = "true";
defparam \CPU_inst|SC5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N12
cycloneive_lcell_comb \d_cache_inst|d_cache_miss~4 (
// Equation(s):
// \d_cache_inst|d_cache_miss~4_combout  = (\CPU_inst|decode_unit0|PC_I_field_reg [11] & (\CPU_inst|decode_unit0|RC_reg~q  & (!\CPU_inst|SC5~q  & \IO_ren~0_combout )))

	.dataa(\CPU_inst|decode_unit0|PC_I_field_reg [11]),
	.datab(\CPU_inst|decode_unit0|RC_reg~q ),
	.datac(\CPU_inst|SC5~q ),
	.datad(\IO_ren~0_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|d_cache_miss~4_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|d_cache_miss~4 .lut_mask = 16'h0800;
defparam \d_cache_inst|d_cache_miss~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N8
cycloneive_lcell_comb \CPU_inst|reg_file0|Decoder0~2 (
// Equation(s):
// \CPU_inst|reg_file0|Decoder0~2_combout  = (!\CPU_inst|dest_waddr4 [3] & (\CPU_inst|dest_waddr4 [2] & \CPU_inst|dest_waddr4 [0]))

	.dataa(\CPU_inst|dest_waddr4 [3]),
	.datab(gnd),
	.datac(\CPU_inst|dest_waddr4 [2]),
	.datad(\CPU_inst|dest_waddr4 [0]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Decoder0~2 .lut_mask = 16'h5000;
defparam \CPU_inst|reg_file0|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N8
cycloneive_lcell_comb \CPU_inst|reg_file0|Decoder0~3 (
// Equation(s):
// \CPU_inst|reg_file0|Decoder0~3_combout  = (\CPU_inst|reg_file0|Decoder0~2_combout  & (\CPU_inst|regf_wren4~q  & (\CPU_inst|hazard_unit0|data_hazard~combout  & \CPU_inst|dest_waddr4 [1])))

	.dataa(\CPU_inst|reg_file0|Decoder0~2_combout ),
	.datab(\CPU_inst|regf_wren4~q ),
	.datac(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.datad(\CPU_inst|dest_waddr4 [1]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Decoder0~3 .lut_mask = 16'h8000;
defparam \CPU_inst|reg_file0|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y21_N7
dffeas \CPU_inst|reg_file0|ivl_reg[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|ivl_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|ivl_reg[7] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|ivl_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N19
dffeas \d_cache_inst|CPU_tag[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|reg_file0|ivl_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|CPU_tag [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|CPU_tag[3] .is_wysiwyg = "true";
defparam \d_cache_inst|CPU_tag[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N14
cycloneive_lcell_comb \d_cache_inst|always1~0 (
// Equation(s):
// \d_cache_inst|always1~0_combout  = (\d_cache_inst|flush_active~q ) # ((\d_cache_inst|CPU_wren_hold~q ) # ((\d_cache_inst|fetch_active~q  & \arbiter_inst|arbiter_p2_ready~q )))

	.dataa(\d_cache_inst|flush_active~q ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\d_cache_inst|CPU_wren_hold~q ),
	.datad(\arbiter_inst|arbiter_p2_ready~q ),
	.cin(gnd),
	.combout(\d_cache_inst|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|always1~0 .lut_mask = 16'hFEFA;
defparam \d_cache_inst|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N10
cycloneive_lcell_comb \d_cache_inst|cache_address[0]~0 (
// Equation(s):
// \d_cache_inst|cache_address[0]~0_combout  = (\d_cache_inst|always1~0_combout  & ((\d_cache_inst|CPU_address_hold [3]))) # (!\d_cache_inst|always1~0_combout  & (\CPU_inst|reg_file0|ivr_reg [3]))

	.dataa(gnd),
	.datab(\d_cache_inst|always1~0_combout ),
	.datac(\CPU_inst|reg_file0|ivr_reg [3]),
	.datad(\d_cache_inst|CPU_address_hold [3]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_address[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_address[0]~0 .lut_mask = 16'hFC30;
defparam \d_cache_inst|cache_address[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N9
dffeas \CPU_inst|reg_file0|ivr_reg[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|ivr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|ivr_reg[4] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|ivr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N28
cycloneive_lcell_comb \d_cache_inst|cache_address[1]~1 (
// Equation(s):
// \d_cache_inst|cache_address[1]~1_combout  = (\d_cache_inst|always1~0_combout  & ((\d_cache_inst|CPU_address_hold [4]))) # (!\d_cache_inst|always1~0_combout  & (\CPU_inst|reg_file0|ivr_reg [4]))

	.dataa(\CPU_inst|reg_file0|ivr_reg [4]),
	.datab(\d_cache_inst|always1~0_combout ),
	.datac(gnd),
	.datad(\d_cache_inst|CPU_address_hold [4]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_address[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_address[1]~1 .lut_mask = 16'hEE22;
defparam \d_cache_inst|cache_address[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N31
dffeas \CPU_inst|reg_file0|ivr_reg[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|ivr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|ivr_reg[5] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|ivr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N30
cycloneive_lcell_comb \d_cache_inst|cache_address[2]~2 (
// Equation(s):
// \d_cache_inst|cache_address[2]~2_combout  = (\d_cache_inst|always1~0_combout  & ((\d_cache_inst|CPU_address_hold [5]))) # (!\d_cache_inst|always1~0_combout  & (\CPU_inst|reg_file0|ivr_reg [5]))

	.dataa(gnd),
	.datab(\d_cache_inst|always1~0_combout ),
	.datac(\CPU_inst|reg_file0|ivr_reg [5]),
	.datad(\d_cache_inst|CPU_address_hold [5]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_address[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_address[2]~2 .lut_mask = 16'hFC30;
defparam \d_cache_inst|cache_address[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N24
cycloneive_lcell_comb \CPU_inst|reg_file0|ivr_reg[6]~feeder (
// Equation(s):
// \CPU_inst|reg_file0|ivr_reg[6]~feeder_combout  = \CPU_inst|ALU0|alu_reg [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|ALU0|alu_reg [6]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|ivr_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|ivr_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|reg_file0|ivr_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N25
dffeas \CPU_inst|reg_file0|ivr_reg[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|reg_file0|ivr_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|reg_file0|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|ivr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|ivr_reg[6] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|ivr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N24
cycloneive_lcell_comb \d_cache_inst|cache_address[3]~3 (
// Equation(s):
// \d_cache_inst|cache_address[3]~3_combout  = (\d_cache_inst|always1~0_combout  & ((\d_cache_inst|CPU_address_hold [6]))) # (!\d_cache_inst|always1~0_combout  & (\CPU_inst|reg_file0|ivr_reg [6]))

	.dataa(\CPU_inst|reg_file0|ivr_reg [6]),
	.datab(gnd),
	.datac(\d_cache_inst|always1~0_combout ),
	.datad(\d_cache_inst|CPU_address_hold [6]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_address[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_address[3]~3 .lut_mask = 16'hFA0A;
defparam \d_cache_inst|cache_address[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N11
dffeas \CPU_inst|reg_file0|ivr_reg[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|ivr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|ivr_reg[7] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|ivr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N14
cycloneive_lcell_comb \d_cache_inst|cache_address[4]~4 (
// Equation(s):
// \d_cache_inst|cache_address[4]~4_combout  = (\d_cache_inst|always1~0_combout  & (\d_cache_inst|CPU_address_hold [7])) # (!\d_cache_inst|always1~0_combout  & ((\CPU_inst|reg_file0|ivr_reg [7])))

	.dataa(\d_cache_inst|CPU_address_hold [7]),
	.datab(\d_cache_inst|always1~0_combout ),
	.datac(gnd),
	.datad(\CPU_inst|reg_file0|ivr_reg [7]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_address[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_address[4]~4 .lut_mask = 16'hBB88;
defparam \d_cache_inst|cache_address[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N16
cycloneive_lcell_comb \CPU_inst|reg_file0|ivl_reg[0]~feeder (
// Equation(s):
// \CPU_inst|reg_file0|ivl_reg[0]~feeder_combout  = \CPU_inst|ALU0|alu_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|ALU0|alu_reg [0]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|ivl_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|ivl_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|reg_file0|ivl_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y21_N17
dffeas \CPU_inst|reg_file0|ivl_reg[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|reg_file0|ivl_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|reg_file0|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|ivl_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|ivl_reg[0] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|ivl_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N10
cycloneive_lcell_comb \d_cache_inst|cache_address[5]~5 (
// Equation(s):
// \d_cache_inst|cache_address[5]~5_combout  = (\d_cache_inst|always1~0_combout  & ((\d_cache_inst|CPU_address_hold [8]))) # (!\d_cache_inst|always1~0_combout  & (\CPU_inst|reg_file0|ivl_reg [0]))

	.dataa(gnd),
	.datab(\d_cache_inst|always1~0_combout ),
	.datac(\CPU_inst|reg_file0|ivl_reg [0]),
	.datad(\d_cache_inst|CPU_address_hold [8]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_address[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_address[5]~5 .lut_mask = 16'hFC30;
defparam \d_cache_inst|cache_address[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N5
dffeas \CPU_inst|right_rotate0|rotate_reg[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|right_rotate0|rotate_reg[1]~1_combout ),
	.asdata(\CPU_inst|right_rotate0|Mux0~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CPU_inst|rotate_R2 [2]),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|right_rotate0|rotate_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|right_rotate0|rotate_reg[1] .is_wysiwyg = "true";
defparam \CPU_inst|right_rotate0|rotate_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N8
cycloneive_lcell_comb \CPU_inst|decode_unit0|Mux4~0 (
// Equation(s):
// \CPU_inst|decode_unit0|Mux4~0_combout  = (\CPU_inst|decode_unit0|I_reg [12] & (!\CPU_inst|decode_unit0|Decoder1~0_combout  & \CPU_inst|decode_unit0|I_reg [5]))

	.dataa(\CPU_inst|decode_unit0|I_reg [12]),
	.datab(gnd),
	.datac(\CPU_inst|decode_unit0|Decoder1~0_combout ),
	.datad(\CPU_inst|decode_unit0|I_reg [5]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|Mux4~0 .lut_mask = 16'h0A00;
defparam \CPU_inst|decode_unit0|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N9
dffeas \CPU_inst|decode_unit0|mask_L_reg[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|Mux4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|PC_I_field_reg[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|mask_L_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|mask_L_reg[0] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|mask_L_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N6
cycloneive_lcell_comb \CPU_inst|mask_L1~1 (
// Equation(s):
// \CPU_inst|mask_L1~1_combout  = (\CPU_inst|decode_unit0|mask_L_reg [0] & (\CPU_inst|PC0|stack_pop~2_combout  & (\CPU_inst|hazard_unit0|hazard~12_combout  & !\CPU_inst|PC0|take_branch~3_combout )))

	.dataa(\CPU_inst|decode_unit0|mask_L_reg [0]),
	.datab(\CPU_inst|PC0|stack_pop~2_combout ),
	.datac(\CPU_inst|hazard_unit0|hazard~12_combout ),
	.datad(\CPU_inst|PC0|take_branch~3_combout ),
	.cin(gnd),
	.combout(\CPU_inst|mask_L1~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|mask_L1~1 .lut_mask = 16'h0080;
defparam \CPU_inst|mask_L1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N7
dffeas \CPU_inst|mask_L1[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|mask_L1~1_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|mask_L1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|mask_L1[0] .is_wysiwyg = "true";
defparam \CPU_inst|mask_L1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N30
cycloneive_lcell_comb \CPU_inst|mask_L2~7 (
// Equation(s):
// \CPU_inst|mask_L2~7_combout  = (!\CPU_inst|interrupt~q  & (\CPU_inst|PC0|stack_pop~3_combout  & (!\CPU_inst|CALL2~q  & \CPU_inst|mask_L1 [0])))

	.dataa(\CPU_inst|interrupt~q ),
	.datab(\CPU_inst|PC0|stack_pop~3_combout ),
	.datac(\CPU_inst|CALL2~q ),
	.datad(\CPU_inst|mask_L1 [0]),
	.cin(gnd),
	.combout(\CPU_inst|mask_L2~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|mask_L2~7 .lut_mask = 16'h0400;
defparam \CPU_inst|mask_L2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N31
dffeas \CPU_inst|mask_L2[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|mask_L2~7_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|mask_L2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|mask_L2[0] .is_wysiwyg = "true";
defparam \CPU_inst|mask_L2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N30
cycloneive_lcell_comb \CPU_inst|decode_unit0|Mux2~0 (
// Equation(s):
// \CPU_inst|decode_unit0|Mux2~0_combout  = (\CPU_inst|decode_unit0|I_reg [7] & (!\CPU_inst|decode_unit0|Decoder1~0_combout  & \CPU_inst|decode_unit0|I_reg [12]))

	.dataa(\CPU_inst|decode_unit0|I_reg [7]),
	.datab(gnd),
	.datac(\CPU_inst|decode_unit0|Decoder1~0_combout ),
	.datad(\CPU_inst|decode_unit0|I_reg [12]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|Mux2~0 .lut_mask = 16'h0A00;
defparam \CPU_inst|decode_unit0|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N31
dffeas \CPU_inst|decode_unit0|mask_L_reg[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|PC_I_field_reg[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|mask_L_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|mask_L_reg[2] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|mask_L_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N16
cycloneive_lcell_comb \CPU_inst|mask_L1~0 (
// Equation(s):
// \CPU_inst|mask_L1~0_combout  = (!\CPU_inst|PC0|take_branch~3_combout  & (\CPU_inst|hazard_unit0|hazard~12_combout  & (\CPU_inst|decode_unit0|mask_L_reg [2] & \CPU_inst|PC0|stack_pop~2_combout )))

	.dataa(\CPU_inst|PC0|take_branch~3_combout ),
	.datab(\CPU_inst|hazard_unit0|hazard~12_combout ),
	.datac(\CPU_inst|decode_unit0|mask_L_reg [2]),
	.datad(\CPU_inst|PC0|stack_pop~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|mask_L1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|mask_L1~0 .lut_mask = 16'h4000;
defparam \CPU_inst|mask_L1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N17
dffeas \CPU_inst|mask_L1[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|mask_L1~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|mask_L1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|mask_L1[2] .is_wysiwyg = "true";
defparam \CPU_inst|mask_L1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N12
cycloneive_lcell_comb \CPU_inst|mask_L2~6 (
// Equation(s):
// \CPU_inst|mask_L2~6_combout  = (!\CPU_inst|CALL2~q  & (!\CPU_inst|interrupt~q  & (\CPU_inst|PC0|stack_pop~3_combout  & \CPU_inst|mask_L1 [2])))

	.dataa(\CPU_inst|CALL2~q ),
	.datab(\CPU_inst|interrupt~q ),
	.datac(\CPU_inst|PC0|stack_pop~3_combout ),
	.datad(\CPU_inst|mask_L1 [2]),
	.cin(gnd),
	.combout(\CPU_inst|mask_L2~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|mask_L2~6 .lut_mask = 16'h1000;
defparam \CPU_inst|mask_L2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N13
dffeas \CPU_inst|mask_L2[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|mask_L2~6_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|mask_L2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|mask_L2[2] .is_wysiwyg = "true";
defparam \CPU_inst|mask_L2[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N22
cycloneive_io_ibuf \sdram_dq[1]~input (
	.i(sdram_dq[1]),
	.ibar(gnd),
	.o(\sdram_dq[1]~input_o ));
// synopsys translate_off
defparam \sdram_dq[1]~input .bus_hold = "false";
defparam \sdram_dq[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N20
cycloneive_lcell_comb \SDRAM_controller|from_mem[1]~feeder (
// Equation(s):
// \SDRAM_controller|from_mem[1]~feeder_combout  = \sdram_dq[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram_dq[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|from_mem[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|from_mem[1]~feeder .lut_mask = 16'hF0F0;
defparam \SDRAM_controller|from_mem[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N21
dffeas \SDRAM_controller|from_mem[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|from_mem[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|from_mem[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|from_mem [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|from_mem[1] .is_wysiwyg = "true";
defparam \SDRAM_controller|from_mem[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y9_N21
dffeas \arbiter_inst|port2_from_mem[0][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_controller|from_mem [1]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|port2_from_mem[0][0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_from_mem[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_from_mem[0][1] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_from_mem[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y21_N13
dffeas \CPU_inst|reg_file0|ivl_reg[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|ivl_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|ivl_reg[2] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|ivl_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N4
cycloneive_lcell_comb \d_cache_inst|cache_address[7]~7 (
// Equation(s):
// \d_cache_inst|cache_address[7]~7_combout  = (\d_cache_inst|always1~0_combout  & ((\d_cache_inst|CPU_address_hold [10]))) # (!\d_cache_inst|always1~0_combout  & (\CPU_inst|reg_file0|ivl_reg [2]))

	.dataa(\d_cache_inst|always1~0_combout ),
	.datab(\CPU_inst|reg_file0|ivl_reg [2]),
	.datac(gnd),
	.datad(\d_cache_inst|CPU_address_hold [10]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_address[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_address[7]~7 .lut_mask = 16'hEE44;
defparam \d_cache_inst|cache_address[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y21_N23
dffeas \CPU_inst|reg_file0|ivl_reg[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|ivl_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|ivl_reg[3] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|ivl_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N8
cycloneive_lcell_comb \d_cache_inst|cache_address[8]~8 (
// Equation(s):
// \d_cache_inst|cache_address[8]~8_combout  = (\d_cache_inst|always1~0_combout  & ((\d_cache_inst|CPU_address_hold [11]))) # (!\d_cache_inst|always1~0_combout  & (\CPU_inst|reg_file0|ivl_reg [3]))

	.dataa(\CPU_inst|reg_file0|ivl_reg [3]),
	.datab(gnd),
	.datac(\d_cache_inst|CPU_address_hold [11]),
	.datad(\d_cache_inst|always1~0_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_address[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_address[8]~8 .lut_mask = 16'hF0AA;
defparam \d_cache_inst|cache_address[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N15
cycloneive_io_ibuf \sdram_dq[2]~input (
	.i(sdram_dq[2]),
	.ibar(gnd),
	.o(\sdram_dq[2]~input_o ));
// synopsys translate_off
defparam \sdram_dq[2]~input .bus_hold = "false";
defparam \sdram_dq[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N30
cycloneive_lcell_comb \SDRAM_controller|from_mem[2]~feeder (
// Equation(s):
// \SDRAM_controller|from_mem[2]~feeder_combout  = \sdram_dq[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_dq[2]~input_o ),
	.cin(gnd),
	.combout(\SDRAM_controller|from_mem[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|from_mem[2]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_controller|from_mem[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N31
dffeas \SDRAM_controller|from_mem[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|from_mem[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|from_mem[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|from_mem [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|from_mem[2] .is_wysiwyg = "true";
defparam \SDRAM_controller|from_mem[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y9_N25
dffeas \arbiter_inst|port2_from_mem[0][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_controller|from_mem [2]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|port2_from_mem[0][0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_from_mem[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_from_mem[0][2] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_from_mem[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N0
cycloneive_lcell_comb \d_cache_inst|always1~1 (
// Equation(s):
// \d_cache_inst|always1~1_combout  = (!\d_cache_inst|fetch_active~q ) # (!\arbiter_inst|arbiter_p2_ready~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\arbiter_inst|arbiter_p2_ready~q ),
	.datad(\d_cache_inst|fetch_active~q ),
	.cin(gnd),
	.combout(\d_cache_inst|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|always1~1 .lut_mask = 16'h0FFF;
defparam \d_cache_inst|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N29
dffeas \arbiter_inst|port2_from_mem[0][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_controller|from_mem [3]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|port2_from_mem[0][0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_from_mem[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_from_mem[0][3] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_from_mem[0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N15
dffeas \CPU_inst|reg_file0|ivr_reg[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|ivr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|ivr_reg[1] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|ivr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N26
cycloneive_lcell_comb \d_cache_inst|byte_address[1]~feeder (
// Equation(s):
// \d_cache_inst|byte_address[1]~feeder_combout  = \CPU_inst|reg_file0|ivr_reg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|reg_file0|ivr_reg [1]),
	.cin(gnd),
	.combout(\d_cache_inst|byte_address[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|byte_address[1]~feeder .lut_mask = 16'hFF00;
defparam \d_cache_inst|byte_address[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N27
dffeas \d_cache_inst|byte_address[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\d_cache_inst|byte_address[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d_cache_inst|CPU_data_hold[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|byte_address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|byte_address[1] .is_wysiwyg = "true";
defparam \d_cache_inst|byte_address[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N3
dffeas \CPU_inst|reg_file0|ivr_reg[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|ivr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|ivr_reg[2] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|ivr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N17
dffeas \d_cache_inst|byte_address[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|reg_file0|ivr_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d_cache_inst|CPU_data_hold[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|byte_address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|byte_address[2] .is_wysiwyg = "true";
defparam \d_cache_inst|byte_address[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N6
cycloneive_lcell_comb \d_cache_inst|Decoder62~5 (
// Equation(s):
// \d_cache_inst|Decoder62~5_combout  = (\d_cache_inst|byte_address [0] & (!\d_cache_inst|byte_address [1] & !\d_cache_inst|byte_address [2]))

	.dataa(gnd),
	.datab(\d_cache_inst|byte_address [0]),
	.datac(\d_cache_inst|byte_address [1]),
	.datad(\d_cache_inst|byte_address [2]),
	.cin(gnd),
	.combout(\d_cache_inst|Decoder62~5_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|Decoder62~5 .lut_mask = 16'h000C;
defparam \d_cache_inst|Decoder62~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N12
cycloneive_lcell_comb \d_cache_inst|Decoder62~4 (
// Equation(s):
// \d_cache_inst|Decoder62~4_combout  = (!\d_cache_inst|byte_address [0] & (\d_cache_inst|byte_address [1] & !\d_cache_inst|byte_address [2]))

	.dataa(gnd),
	.datab(\d_cache_inst|byte_address [0]),
	.datac(\d_cache_inst|byte_address [1]),
	.datad(\d_cache_inst|byte_address [2]),
	.cin(gnd),
	.combout(\d_cache_inst|Decoder62~4_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|Decoder62~4 .lut_mask = 16'h0030;
defparam \d_cache_inst|Decoder62~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N0
cycloneive_lcell_comb \CPU_inst|decode_unit0|shift_L_reg~0 (
// Equation(s):
// \CPU_inst|decode_unit0|shift_L_reg~0_combout  = (\CPU_inst|decode_unit0|I_reg [5] & ((\CPU_inst|decode_unit0|I_reg [12]) # (!\CPU_inst|decode_unit0|Decoder1~0_combout )))

	.dataa(\CPU_inst|decode_unit0|I_reg [12]),
	.datab(gnd),
	.datac(\CPU_inst|decode_unit0|Decoder1~0_combout ),
	.datad(\CPU_inst|decode_unit0|I_reg [5]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|shift_L_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|shift_L_reg~0 .lut_mask = 16'hAF00;
defparam \CPU_inst|decode_unit0|shift_L_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N1
dffeas \CPU_inst|decode_unit0|shift_L_reg[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|shift_L_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|PC_I_field_reg[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|shift_L_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|shift_L_reg[0] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|shift_L_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N22
cycloneive_lcell_comb \CPU_inst|shift_L1~1 (
// Equation(s):
// \CPU_inst|shift_L1~1_combout  = (\CPU_inst|hazard_unit0|hazard~12_combout  & (\CPU_inst|decode_unit0|shift_L_reg [0] & (\CPU_inst|PC0|stack_pop~2_combout  & !\CPU_inst|PC0|take_branch~3_combout )))

	.dataa(\CPU_inst|hazard_unit0|hazard~12_combout ),
	.datab(\CPU_inst|decode_unit0|shift_L_reg [0]),
	.datac(\CPU_inst|PC0|stack_pop~2_combout ),
	.datad(\CPU_inst|PC0|take_branch~3_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_L1~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_L1~1 .lut_mask = 16'h0080;
defparam \CPU_inst|shift_L1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N23
dffeas \CPU_inst|shift_L1[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_L1~1_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_L1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_L1[0] .is_wysiwyg = "true";
defparam \CPU_inst|shift_L1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N0
cycloneive_lcell_comb \CPU_inst|shift_L2~7 (
// Equation(s):
// \CPU_inst|shift_L2~7_combout  = (!\CPU_inst|interrupt~q  & (\CPU_inst|PC0|stack_pop~3_combout  & (\CPU_inst|shift_L1 [0] & !\CPU_inst|CALL2~q )))

	.dataa(\CPU_inst|interrupt~q ),
	.datab(\CPU_inst|PC0|stack_pop~3_combout ),
	.datac(\CPU_inst|shift_L1 [0]),
	.datad(\CPU_inst|CALL2~q ),
	.cin(gnd),
	.combout(\CPU_inst|shift_L2~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_L2~7 .lut_mask = 16'h0040;
defparam \CPU_inst|shift_L2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N1
dffeas \CPU_inst|shift_L2[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_L2~7_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_L2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_L2[0] .is_wysiwyg = "true";
defparam \CPU_inst|shift_L2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N24
cycloneive_lcell_comb \CPU_inst|shift_L3[0]~feeder (
// Equation(s):
// \CPU_inst|shift_L3[0]~feeder_combout  = \CPU_inst|shift_L2 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|shift_L2 [0]),
	.cin(gnd),
	.combout(\CPU_inst|shift_L3[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_L3[0]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|shift_L3[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N25
dffeas \CPU_inst|shift_L3[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_L3[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_L3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_L3[0] .is_wysiwyg = "true";
defparam \CPU_inst|shift_L3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N16
cycloneive_lcell_comb \CPU_inst|shift_L4[0]~feeder (
// Equation(s):
// \CPU_inst|shift_L4[0]~feeder_combout  = \CPU_inst|shift_L3 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|shift_L3 [0]),
	.cin(gnd),
	.combout(\CPU_inst|shift_L4[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_L4[0]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|shift_L4[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N17
dffeas \CPU_inst|shift_L4[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_L4[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_L4 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_L4[0] .is_wysiwyg = "true";
defparam \CPU_inst|shift_L4[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N24
cycloneive_lcell_comb \CPU_inst|decode_unit0|shift_L_reg~1 (
// Equation(s):
// \CPU_inst|decode_unit0|shift_L_reg~1_combout  = (\CPU_inst|decode_unit0|I_reg [6] & ((\CPU_inst|decode_unit0|I_reg [12]) # (!\CPU_inst|decode_unit0|Decoder1~0_combout )))

	.dataa(gnd),
	.datab(\CPU_inst|decode_unit0|I_reg [12]),
	.datac(\CPU_inst|decode_unit0|Decoder1~0_combout ),
	.datad(\CPU_inst|decode_unit0|I_reg [6]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|shift_L_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|shift_L_reg~1 .lut_mask = 16'hCF00;
defparam \CPU_inst|decode_unit0|shift_L_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N25
dffeas \CPU_inst|decode_unit0|shift_L_reg[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|shift_L_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|PC_I_field_reg[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|shift_L_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|shift_L_reg[1] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|shift_L_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N20
cycloneive_lcell_comb \CPU_inst|shift_L1~0 (
// Equation(s):
// \CPU_inst|shift_L1~0_combout  = (\CPU_inst|hazard_unit0|hazard~12_combout  & (\CPU_inst|decode_unit0|shift_L_reg [1] & (\CPU_inst|PC0|stack_pop~2_combout  & !\CPU_inst|PC0|take_branch~3_combout )))

	.dataa(\CPU_inst|hazard_unit0|hazard~12_combout ),
	.datab(\CPU_inst|decode_unit0|shift_L_reg [1]),
	.datac(\CPU_inst|PC0|stack_pop~2_combout ),
	.datad(\CPU_inst|PC0|take_branch~3_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_L1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_L1~0 .lut_mask = 16'h0080;
defparam \CPU_inst|shift_L1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N21
dffeas \CPU_inst|shift_L1[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_L1~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_L1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_L1[1] .is_wysiwyg = "true";
defparam \CPU_inst|shift_L1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N2
cycloneive_lcell_comb \CPU_inst|shift_L2~6 (
// Equation(s):
// \CPU_inst|shift_L2~6_combout  = (!\CPU_inst|CALL2~q  & (\CPU_inst|PC0|stack_pop~3_combout  & (!\CPU_inst|interrupt~q  & \CPU_inst|shift_L1 [1])))

	.dataa(\CPU_inst|CALL2~q ),
	.datab(\CPU_inst|PC0|stack_pop~3_combout ),
	.datac(\CPU_inst|interrupt~q ),
	.datad(\CPU_inst|shift_L1 [1]),
	.cin(gnd),
	.combout(\CPU_inst|shift_L2~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_L2~6 .lut_mask = 16'h0400;
defparam \CPU_inst|shift_L2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N3
dffeas \CPU_inst|shift_L2[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_L2~6_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_L2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_L2[1] .is_wysiwyg = "true";
defparam \CPU_inst|shift_L2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N24
cycloneive_lcell_comb \CPU_inst|shift_L3[1]~feeder (
// Equation(s):
// \CPU_inst|shift_L3[1]~feeder_combout  = \CPU_inst|shift_L2 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|shift_L2 [1]),
	.cin(gnd),
	.combout(\CPU_inst|shift_L3[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_L3[1]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|shift_L3[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N25
dffeas \CPU_inst|shift_L3[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_L3[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_L3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_L3[1] .is_wysiwyg = "true";
defparam \CPU_inst|shift_L3[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N0
cycloneive_lcell_comb \CPU_inst|shift_L4[1]~feeder (
// Equation(s):
// \CPU_inst|shift_L4[1]~feeder_combout  = \CPU_inst|shift_L3 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|shift_L3 [1]),
	.cin(gnd),
	.combout(\CPU_inst|shift_L4[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_L4[1]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|shift_L4[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N1
dffeas \CPU_inst|shift_L4[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_L4[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_L4 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_L4[1] .is_wysiwyg = "true";
defparam \CPU_inst|shift_L4[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N12
cycloneive_lcell_comb \CPU_inst|shift_merge0|Decoder0~1 (
// Equation(s):
// \CPU_inst|shift_merge0|Decoder0~1_combout  = (\CPU_inst|shift_L4 [2]) # ((\CPU_inst|shift_L4 [0]) # (\CPU_inst|shift_L4 [1]))

	.dataa(\CPU_inst|shift_L4 [2]),
	.datab(gnd),
	.datac(\CPU_inst|shift_L4 [0]),
	.datad(\CPU_inst|shift_L4 [1]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Decoder0~1 .lut_mask = 16'hFFFA;
defparam \CPU_inst|shift_merge0|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N13
dffeas \CPU_inst|shift_merge0|merge_mask[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|Decoder0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|merge_mask [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_mask[7] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|merge_mask[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N4
cycloneive_lcell_comb \CPU_inst|decode_unit0|n_LB_w_reg~0 (
// Equation(s):
// \CPU_inst|decode_unit0|n_LB_w_reg~0_combout  = (\CPU_inst|decode_unit0|Decoder1~0_combout  & ((\CPU_inst|decode_unit0|I_reg [11]))) # (!\CPU_inst|decode_unit0|Decoder1~0_combout  & (\CPU_inst|decode_unit0|I_reg [3]))

	.dataa(\CPU_inst|decode_unit0|I_reg [3]),
	.datab(\CPU_inst|decode_unit0|Decoder1~0_combout ),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|I_reg [11]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|n_LB_w_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|n_LB_w_reg~0 .lut_mask = 16'hEE22;
defparam \CPU_inst|decode_unit0|n_LB_w_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N5
dffeas \CPU_inst|decode_unit0|latch_address_w_reg (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|decode_unit0|n_LB_w_reg~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|decode_unit0|PC_I_field_reg[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|latch_address_w_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|latch_address_w_reg .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|latch_address_w_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y17_N31
dffeas \CPU_inst|latch_address_w1 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|decode_unit0|latch_address_w_reg~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|latch_address_w1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|latch_address_w1 .is_wysiwyg = "true";
defparam \CPU_inst|latch_address_w1 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y17_N5
dffeas \CPU_inst|latch_address_w2 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|latch_address_w1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|latch_address_w2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|latch_address_w2 .is_wysiwyg = "true";
defparam \CPU_inst|latch_address_w2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N20
cycloneive_lcell_comb \CPU_inst|latch_address_w3~feeder (
// Equation(s):
// \CPU_inst|latch_address_w3~feeder_combout  = \CPU_inst|latch_address_w2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|latch_address_w2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|latch_address_w3~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|latch_address_w3~feeder .lut_mask = 16'hF0F0;
defparam \CPU_inst|latch_address_w3~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N21
dffeas \CPU_inst|latch_address_w3 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|latch_address_w3~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|latch_address_w3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|latch_address_w3 .is_wysiwyg = "true";
defparam \CPU_inst|latch_address_w3 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N31
dffeas \CPU_inst|latch_address_w4 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|latch_address_w3~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|latch_address_w4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|latch_address_w4 .is_wysiwyg = "true";
defparam \CPU_inst|latch_address_w4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N18
cycloneive_lcell_comb \CPU_inst|shift_merge0|LBD_reg[2]~feeder (
// Equation(s):
// \CPU_inst|shift_merge0|LBD_reg[2]~feeder_combout  = \CPU_inst|shift_merge0|Mux5~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|Mux5~3_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|LBD_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|LBD_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|shift_merge0|LBD_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N5
dffeas \CPU_inst|latch_wren5 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|WC4~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|latch_wren5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|latch_wren5 .is_wysiwyg = "true";
defparam \CPU_inst|latch_wren5 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N15
dffeas \CPU_inst|latch_address_w5 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|latch_address_w4~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|latch_address_w5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|latch_address_w5 .is_wysiwyg = "true";
defparam \CPU_inst|latch_address_w5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N14
cycloneive_lcell_comb \CPU_inst|shift_merge0|LBD_reg[0]~0 (
// Equation(s):
// \CPU_inst|shift_merge0|LBD_reg[0]~0_combout  = (\CPU_inst|hazard_unit0|data_hazard~combout  & (\CPU_inst|latch_wren5~q  & !\CPU_inst|latch_address_w5~q ))

	.dataa(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.datab(\CPU_inst|latch_wren5~q ),
	.datac(\CPU_inst|latch_address_w5~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|LBD_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|LBD_reg[0]~0 .lut_mask = 16'h0808;
defparam \CPU_inst|shift_merge0|LBD_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N19
dffeas \CPU_inst|shift_merge0|LBD_reg[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|LBD_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|shift_merge0|LBD_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|LBD_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|LBD_reg[2] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|LBD_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N6
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_in~4 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_in~4_combout  = (\CPU_inst|latch_address_w4~q  & ((\CPU_inst|shift_merge0|RBD_reg [2]))) # (!\CPU_inst|latch_address_w4~q  & (\CPU_inst|shift_merge0|LBD_reg [2]))

	.dataa(\CPU_inst|latch_address_w4~q ),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|LBD_reg [2]),
	.datad(\CPU_inst|shift_merge0|RBD_reg [2]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_in~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_in~4 .lut_mask = 16'hFA50;
defparam \CPU_inst|shift_merge0|merge_in~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N7
dffeas \CPU_inst|shift_merge0|merge_in[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|merge_in~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|merge_in [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_in[2] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|merge_in[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N28
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~11 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~11_combout  = (\CPU_inst|shift_merge0|merge_mask [7] & \CPU_inst|shift_merge0|merge_in [2])

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|merge_mask [7]),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|merge_in [2]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~11 .lut_mask = 16'hCC00;
defparam \CPU_inst|shift_merge0|merge_result~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N12
cycloneive_lcell_comb \CPU_inst|decode_unit0|merge_D0_reg~1 (
// Equation(s):
// \CPU_inst|decode_unit0|merge_D0_reg~1_combout  = (\CPU_inst|decode_unit0|Decoder1~0_combout  & ((\CPU_inst|decode_unit0|I_reg [9]))) # (!\CPU_inst|decode_unit0|Decoder1~0_combout  & (\CPU_inst|decode_unit0|I_reg [1]))

	.dataa(\CPU_inst|decode_unit0|Decoder1~0_combout ),
	.datab(gnd),
	.datac(\CPU_inst|decode_unit0|I_reg [1]),
	.datad(\CPU_inst|decode_unit0|I_reg [9]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|merge_D0_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|merge_D0_reg~1 .lut_mask = 16'hFA50;
defparam \CPU_inst|decode_unit0|merge_D0_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N13
dffeas \CPU_inst|decode_unit0|merge_D0_reg[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|merge_D0_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|PC_I_field_reg[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|merge_D0_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|merge_D0_reg[1] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|merge_D0_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N20
cycloneive_lcell_comb \CPU_inst|merge_D01~1 (
// Equation(s):
// \CPU_inst|merge_D01~1_combout  = (!\CPU_inst|PC0|take_branch~3_combout  & (\CPU_inst|hazard_unit0|hazard~12_combout  & (\CPU_inst|decode_unit0|merge_D0_reg [1] & \CPU_inst|PC0|stack_pop~2_combout )))

	.dataa(\CPU_inst|PC0|take_branch~3_combout ),
	.datab(\CPU_inst|hazard_unit0|hazard~12_combout ),
	.datac(\CPU_inst|decode_unit0|merge_D0_reg [1]),
	.datad(\CPU_inst|PC0|stack_pop~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|merge_D01~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|merge_D01~1 .lut_mask = 16'h4000;
defparam \CPU_inst|merge_D01~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N21
dffeas \CPU_inst|merge_D01[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|merge_D01~1_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|merge_D01 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|merge_D01[1] .is_wysiwyg = "true";
defparam \CPU_inst|merge_D01[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N4
cycloneive_lcell_comb \CPU_inst|merge_D02~7 (
// Equation(s):
// \CPU_inst|merge_D02~7_combout  = (!\CPU_inst|CALL2~q  & (\CPU_inst|PC0|stack_pop~3_combout  & (!\CPU_inst|interrupt~q  & \CPU_inst|merge_D01 [1])))

	.dataa(\CPU_inst|CALL2~q ),
	.datab(\CPU_inst|PC0|stack_pop~3_combout ),
	.datac(\CPU_inst|interrupt~q ),
	.datad(\CPU_inst|merge_D01 [1]),
	.cin(gnd),
	.combout(\CPU_inst|merge_D02~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|merge_D02~7 .lut_mask = 16'h0400;
defparam \CPU_inst|merge_D02~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N5
dffeas \CPU_inst|merge_D02[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|merge_D02~7_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|merge_D02 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|merge_D02[1] .is_wysiwyg = "true";
defparam \CPU_inst|merge_D02[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N21
dffeas \CPU_inst|merge_D03[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|merge_D02 [1]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|merge_D03 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|merge_D03[1] .is_wysiwyg = "true";
defparam \CPU_inst|merge_D03[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N22
cycloneive_lcell_comb \CPU_inst|merge_D04[1]~feeder (
// Equation(s):
// \CPU_inst|merge_D04[1]~feeder_combout  = \CPU_inst|merge_D03 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|merge_D03 [1]),
	.cin(gnd),
	.combout(\CPU_inst|merge_D04[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|merge_D04[1]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|merge_D04[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N23
dffeas \CPU_inst|merge_D04[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|merge_D04[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|merge_D04 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|merge_D04[1] .is_wysiwyg = "true";
defparam \CPU_inst|merge_D04[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N31
dffeas \CPU_inst|merge_D05[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|merge_D04 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|merge_D05 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|merge_D05[1] .is_wysiwyg = "true";
defparam \CPU_inst|merge_D05[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y21_N1
dffeas \CPU_inst|shift_merge0|shift_reg[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|shift_reg[0] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N20
cycloneive_lcell_comb \CPU_inst|decode_unit0|merge_D0_reg~0 (
// Equation(s):
// \CPU_inst|decode_unit0|merge_D0_reg~0_combout  = (\CPU_inst|decode_unit0|Decoder1~0_combout  & ((\CPU_inst|decode_unit0|I_reg [8]))) # (!\CPU_inst|decode_unit0|Decoder1~0_combout  & (\CPU_inst|decode_unit0|I_reg [0]))

	.dataa(\CPU_inst|decode_unit0|I_reg [0]),
	.datab(\CPU_inst|decode_unit0|Decoder1~0_combout ),
	.datac(\CPU_inst|decode_unit0|I_reg [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|merge_D0_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|merge_D0_reg~0 .lut_mask = 16'hE2E2;
defparam \CPU_inst|decode_unit0|merge_D0_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N21
dffeas \CPU_inst|decode_unit0|merge_D0_reg[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|merge_D0_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|PC_I_field_reg[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|merge_D0_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|merge_D0_reg[0] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|merge_D0_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N26
cycloneive_lcell_comb \CPU_inst|merge_D01~0 (
// Equation(s):
// \CPU_inst|merge_D01~0_combout  = (!\CPU_inst|PC0|take_branch~3_combout  & (\CPU_inst|hazard_unit0|hazard~12_combout  & (\CPU_inst|decode_unit0|merge_D0_reg [0] & \CPU_inst|PC0|stack_pop~2_combout )))

	.dataa(\CPU_inst|PC0|take_branch~3_combout ),
	.datab(\CPU_inst|hazard_unit0|hazard~12_combout ),
	.datac(\CPU_inst|decode_unit0|merge_D0_reg [0]),
	.datad(\CPU_inst|PC0|stack_pop~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|merge_D01~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|merge_D01~0 .lut_mask = 16'h4000;
defparam \CPU_inst|merge_D01~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N27
dffeas \CPU_inst|merge_D01[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|merge_D01~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|merge_D01 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|merge_D01[0] .is_wysiwyg = "true";
defparam \CPU_inst|merge_D01[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N6
cycloneive_lcell_comb \CPU_inst|merge_D02~6 (
// Equation(s):
// \CPU_inst|merge_D02~6_combout  = (!\CPU_inst|CALL2~q  & (\CPU_inst|PC0|stack_pop~3_combout  & (!\CPU_inst|interrupt~q  & \CPU_inst|merge_D01 [0])))

	.dataa(\CPU_inst|CALL2~q ),
	.datab(\CPU_inst|PC0|stack_pop~3_combout ),
	.datac(\CPU_inst|interrupt~q ),
	.datad(\CPU_inst|merge_D01 [0]),
	.cin(gnd),
	.combout(\CPU_inst|merge_D02~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|merge_D02~6 .lut_mask = 16'h0400;
defparam \CPU_inst|merge_D02~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N7
dffeas \CPU_inst|merge_D02[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|merge_D02~6_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|merge_D02 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|merge_D02[0] .is_wysiwyg = "true";
defparam \CPU_inst|merge_D02[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N11
dffeas \CPU_inst|merge_D03[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|merge_D02 [0]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|merge_D03 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|merge_D03[0] .is_wysiwyg = "true";
defparam \CPU_inst|merge_D03[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N26
cycloneive_lcell_comb \CPU_inst|merge_D04[0]~feeder (
// Equation(s):
// \CPU_inst|merge_D04[0]~feeder_combout  = \CPU_inst|merge_D03 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|merge_D03 [0]),
	.cin(gnd),
	.combout(\CPU_inst|merge_D04[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|merge_D04[0]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|merge_D04[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N27
dffeas \CPU_inst|merge_D04[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|merge_D04[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|merge_D04 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|merge_D04[0] .is_wysiwyg = "true";
defparam \CPU_inst|merge_D04[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N19
dffeas \CPU_inst|merge_D05[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|merge_D04 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|merge_D05 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|merge_D05[0] .is_wysiwyg = "true";
defparam \CPU_inst|merge_D05[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N28
cycloneive_lcell_comb \CPU_inst|shift_merge0|shift_reg~3 (
// Equation(s):
// \CPU_inst|shift_merge0|shift_reg~3_combout  = (\CPU_inst|ALU0|alu_reg [1] & ((\CPU_inst|shift_L4 [2]) # ((\CPU_inst|shift_L4 [1]) # (!\CPU_inst|shift_L4 [0]))))

	.dataa(\CPU_inst|shift_L4 [2]),
	.datab(\CPU_inst|shift_L4 [0]),
	.datac(\CPU_inst|ALU0|alu_reg [1]),
	.datad(\CPU_inst|shift_L4 [1]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|shift_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|shift_reg~3 .lut_mask = 16'hF0B0;
defparam \CPU_inst|shift_merge0|shift_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N29
dffeas \CPU_inst|shift_merge0|shift_reg[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|shift_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|shift_reg[1] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N22
cycloneive_lcell_comb \CPU_inst|shift_merge0|Decoder0~0 (
// Equation(s):
// \CPU_inst|shift_merge0|Decoder0~0_combout  = (!\CPU_inst|shift_L4 [2] & (\CPU_inst|shift_L4 [0] & !\CPU_inst|shift_L4 [1]))

	.dataa(\CPU_inst|shift_L4 [2]),
	.datab(gnd),
	.datac(\CPU_inst|shift_L4 [0]),
	.datad(\CPU_inst|shift_L4 [1]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Decoder0~0 .lut_mask = 16'h0050;
defparam \CPU_inst|shift_merge0|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N23
dffeas \CPU_inst|shift_merge0|merge_mask[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|Decoder0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|merge_mask [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_mask[1] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|merge_mask[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N14
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~9 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~9_combout  = (\CPU_inst|shift_merge0|shift_reg [1]) # ((\CPU_inst|shift_merge0|merge_mask [1] & \CPU_inst|shift_merge0|merge_in [2]))

	.dataa(\CPU_inst|shift_merge0|shift_reg [1]),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|merge_mask [1]),
	.datad(\CPU_inst|shift_merge0|merge_in [2]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~9 .lut_mask = 16'hFAAA;
defparam \CPU_inst|shift_merge0|merge_result~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N16
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_mask~0 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_mask~0_combout  = (!\CPU_inst|shift_L4 [2] & (\CPU_inst|shift_L4 [0] $ (\CPU_inst|shift_L4 [1])))

	.dataa(\CPU_inst|shift_L4 [2]),
	.datab(gnd),
	.datac(\CPU_inst|shift_L4 [0]),
	.datad(\CPU_inst|shift_L4 [1]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_mask~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_mask~0 .lut_mask = 16'h0550;
defparam \CPU_inst|shift_merge0|merge_mask~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N17
dffeas \CPU_inst|shift_merge0|merge_mask[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|merge_mask~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|merge_mask [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_mask[2] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|merge_mask[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N30
cycloneive_lcell_comb \CPU_inst|shift_merge0|shift_reg~0 (
// Equation(s):
// \CPU_inst|shift_merge0|shift_reg~0_combout  = (\CPU_inst|ALU0|alu_reg [2] & ((\CPU_inst|shift_L4 [2]) # (\CPU_inst|shift_L4 [0] $ (!\CPU_inst|shift_L4 [1]))))

	.dataa(\CPU_inst|shift_L4 [2]),
	.datab(\CPU_inst|ALU0|alu_reg [2]),
	.datac(\CPU_inst|shift_L4 [0]),
	.datad(\CPU_inst|shift_L4 [1]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|shift_reg~0 .lut_mask = 16'hC88C;
defparam \CPU_inst|shift_merge0|shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N31
dffeas \CPU_inst|shift_merge0|shift_reg[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|shift_reg[2] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N16
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~10 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~10_combout  = (\CPU_inst|shift_merge0|shift_reg [2]) # ((\CPU_inst|shift_merge0|merge_mask [2] & \CPU_inst|shift_merge0|merge_in [2]))

	.dataa(\CPU_inst|shift_merge0|merge_mask [2]),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|shift_reg [2]),
	.datad(\CPU_inst|shift_merge0|merge_in [2]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~10 .lut_mask = 16'hFAF0;
defparam \CPU_inst|shift_merge0|merge_result~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N2
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux5~1 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux5~1_combout  = (\CPU_inst|merge_D05 [0] & ((\CPU_inst|merge_D05 [1]) # ((\CPU_inst|shift_merge0|merge_result~9_combout )))) # (!\CPU_inst|merge_D05 [0] & (!\CPU_inst|merge_D05 [1] & 
// ((\CPU_inst|shift_merge0|merge_result~10_combout ))))

	.dataa(\CPU_inst|merge_D05 [0]),
	.datab(\CPU_inst|merge_D05 [1]),
	.datac(\CPU_inst|shift_merge0|merge_result~9_combout ),
	.datad(\CPU_inst|shift_merge0|merge_result~10_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux5~1 .lut_mask = 16'hB9A8;
defparam \CPU_inst|shift_merge0|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N22
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux5~2 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux5~2_combout  = (\CPU_inst|merge_D05 [1] & ((\CPU_inst|shift_merge0|Mux5~1_combout  & (\CPU_inst|shift_merge0|merge_result~11_combout )) # (!\CPU_inst|shift_merge0|Mux5~1_combout  & ((\CPU_inst|shift_merge0|shift_reg [0]))))) # 
// (!\CPU_inst|merge_D05 [1] & (((\CPU_inst|shift_merge0|Mux5~1_combout ))))

	.dataa(\CPU_inst|shift_merge0|merge_result~11_combout ),
	.datab(\CPU_inst|merge_D05 [1]),
	.datac(\CPU_inst|shift_merge0|shift_reg [0]),
	.datad(\CPU_inst|shift_merge0|Mux5~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux5~2 .lut_mask = 16'hBBC0;
defparam \CPU_inst|shift_merge0|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N4
cycloneive_lcell_comb \CPU_inst|shift_merge0|WideOr2~0 (
// Equation(s):
// \CPU_inst|shift_merge0|WideOr2~0_combout  = (!\CPU_inst|shift_L4 [2] & ((\CPU_inst|shift_L4 [0]) # (\CPU_inst|shift_L4 [1])))

	.dataa(\CPU_inst|shift_L4 [2]),
	.datab(gnd),
	.datac(\CPU_inst|shift_L4 [0]),
	.datad(\CPU_inst|shift_L4 [1]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|WideOr2~0 .lut_mask = 16'h5550;
defparam \CPU_inst|shift_merge0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N5
dffeas \CPU_inst|shift_merge0|merge_mask[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|merge_mask [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_mask[3] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|merge_mask[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N4
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux5~4 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux5~4_combout  = (\CPU_inst|merge_D05 [1] & ((\CPU_inst|shift_merge0|merge_mask [3]))) # (!\CPU_inst|merge_D05 [1] & (\CPU_inst|shift_merge0|merge_mask [5]))

	.dataa(\CPU_inst|shift_merge0|merge_mask [5]),
	.datab(\CPU_inst|shift_merge0|merge_mask [3]),
	.datac(gnd),
	.datad(\CPU_inst|merge_D05 [1]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux5~4 .lut_mask = 16'hCCAA;
defparam \CPU_inst|shift_merge0|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N8
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_mask~1 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_mask~1_combout  = (\CPU_inst|shift_L4 [2] & ((!\CPU_inst|shift_L4 [1]) # (!\CPU_inst|shift_L4 [0]))) # (!\CPU_inst|shift_L4 [2] & ((\CPU_inst|shift_L4 [0]) # (\CPU_inst|shift_L4 [1])))

	.dataa(\CPU_inst|shift_L4 [2]),
	.datab(gnd),
	.datac(\CPU_inst|shift_L4 [0]),
	.datad(\CPU_inst|shift_L4 [1]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_mask~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_mask~1 .lut_mask = 16'h5FFA;
defparam \CPU_inst|shift_merge0|merge_mask~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N9
dffeas \CPU_inst|shift_merge0|merge_mask[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|merge_mask~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|merge_mask [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_mask[6] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|merge_mask[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N18
cycloneive_lcell_comb \CPU_inst|shift_merge0|WideOr1~0 (
// Equation(s):
// \CPU_inst|shift_merge0|WideOr1~0_combout  = \CPU_inst|shift_L4 [2] $ (((\CPU_inst|shift_L4 [0]) # (\CPU_inst|shift_L4 [1])))

	.dataa(\CPU_inst|shift_L4 [2]),
	.datab(gnd),
	.datac(\CPU_inst|shift_L4 [0]),
	.datad(\CPU_inst|shift_L4 [1]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|WideOr1~0 .lut_mask = 16'h555A;
defparam \CPU_inst|shift_merge0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N19
dffeas \CPU_inst|shift_merge0|merge_mask[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|merge_mask [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_mask[4] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|merge_mask[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N24
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux5~0 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux5~0_combout  = (\CPU_inst|merge_D05 [1] & ((\CPU_inst|shift_merge0|merge_mask [4]))) # (!\CPU_inst|merge_D05 [1] & (\CPU_inst|shift_merge0|merge_mask [6]))

	.dataa(\CPU_inst|shift_merge0|merge_mask [6]),
	.datab(\CPU_inst|merge_D05 [1]),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|merge_mask [4]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux5~0 .lut_mask = 16'hEE22;
defparam \CPU_inst|shift_merge0|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N10
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux5~5 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux5~5_combout  = (\CPU_inst|shift_merge0|merge_in [2] & ((\CPU_inst|merge_D05 [0] & (\CPU_inst|shift_merge0|Mux5~4_combout )) # (!\CPU_inst|merge_D05 [0] & ((\CPU_inst|shift_merge0|Mux5~0_combout )))))

	.dataa(\CPU_inst|shift_merge0|Mux5~4_combout ),
	.datab(\CPU_inst|shift_merge0|Mux5~0_combout ),
	.datac(\CPU_inst|merge_D05 [0]),
	.datad(\CPU_inst|shift_merge0|merge_in [2]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux5~5 .lut_mask = 16'hAC00;
defparam \CPU_inst|shift_merge0|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N0
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux5~3 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux5~3_combout  = (\CPU_inst|merge_D05 [2] & ((\CPU_inst|shift_merge0|Mux5~5_combout ))) # (!\CPU_inst|merge_D05 [2] & (\CPU_inst|shift_merge0|Mux5~2_combout ))

	.dataa(\CPU_inst|merge_D05 [2]),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|Mux5~2_combout ),
	.datad(\CPU_inst|shift_merge0|Mux5~5_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux5~3 .lut_mask = 16'hFA50;
defparam \CPU_inst|shift_merge0|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N4
cycloneive_lcell_comb \CPU_inst|shift_merge0|RBD_reg[0]~0 (
// Equation(s):
// \CPU_inst|shift_merge0|RBD_reg[0]~0_combout  = (\CPU_inst|hazard_unit0|data_hazard~combout  & (\CPU_inst|latch_wren5~q  & \CPU_inst|latch_address_w5~q ))

	.dataa(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.datab(gnd),
	.datac(\CPU_inst|latch_wren5~q ),
	.datad(\CPU_inst|latch_address_w5~q ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|RBD_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|RBD_reg[0]~0 .lut_mask = 16'hA000;
defparam \CPU_inst|shift_merge0|RBD_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N1
dffeas \CPU_inst|shift_merge0|RBD_reg[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|Mux5~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|shift_merge0|RBD_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|RBD_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|RBD_reg[2] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|RBD_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N28
cycloneive_lcell_comb \d_cache_inst|CPU_data_hold[0]~2 (
// Equation(s):
// \d_cache_inst|CPU_data_hold[0]~2_combout  = (\d_cache_inst|CPU_data_hold[0]~3_combout  & ((\arbiter_inst|arbiter_p2_ready~q ) # ((!\d_cache_inst|fetch_active~q  & !\d_cache_inst|d_miss~0_combout ))))

	.dataa(\d_cache_inst|fetch_active~q ),
	.datab(\arbiter_inst|arbiter_p2_ready~q ),
	.datac(\d_cache_inst|d_miss~0_combout ),
	.datad(\d_cache_inst|CPU_data_hold[0]~3_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|CPU_data_hold[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|CPU_data_hold[0]~2 .lut_mask = 16'hCD00;
defparam \d_cache_inst|CPU_data_hold[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N21
dffeas \d_cache_inst|CPU_data_hold[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|RBD_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d_cache_inst|CPU_data_hold[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|CPU_data_hold [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|CPU_data_hold[2] .is_wysiwyg = "true";
defparam \d_cache_inst|CPU_data_hold[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N14
cycloneive_lcell_comb \arbiter_inst|port2_from_mem[3][0]~11 (
// Equation(s):
// \arbiter_inst|port2_from_mem[3][0]~11_combout  = (\SDRAM_controller|burst_count [0] & (\SDRAM_controller|burst_count [1] & (\arbiter_inst|port2_from_mem[7][0]~4_combout  & !\SDRAM_controller|burst_count [2])))

	.dataa(\SDRAM_controller|burst_count [0]),
	.datab(\SDRAM_controller|burst_count [1]),
	.datac(\arbiter_inst|port2_from_mem[7][0]~4_combout ),
	.datad(\SDRAM_controller|burst_count [2]),
	.cin(gnd),
	.combout(\arbiter_inst|port2_from_mem[3][0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|port2_from_mem[3][0]~11 .lut_mask = 16'h0080;
defparam \arbiter_inst|port2_from_mem[3][0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N3
dffeas \arbiter_inst|port2_from_mem[3][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_controller|from_mem [2]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|port2_from_mem[3][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_from_mem[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_from_mem[3][2] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_from_mem[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N12
cycloneive_lcell_comb \d_cache_inst|Decoder62~7 (
// Equation(s):
// \d_cache_inst|Decoder62~7_combout  = (\d_cache_inst|byte_address [0] & (\d_cache_inst|byte_address [1] & !\d_cache_inst|byte_address [2]))

	.dataa(\d_cache_inst|byte_address [0]),
	.datab(\d_cache_inst|byte_address [1]),
	.datac(gnd),
	.datad(\d_cache_inst|byte_address [2]),
	.cin(gnd),
	.combout(\d_cache_inst|Decoder62~7_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|Decoder62~7 .lut_mask = 16'h0088;
defparam \d_cache_inst|Decoder62~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N14
cycloneive_lcell_comb \arbiter_inst|port2_from_mem[4][0]~7 (
// Equation(s):
// \arbiter_inst|port2_from_mem[4][0]~7_combout  = (!\SDRAM_controller|burst_count [0] & (!\SDRAM_controller|burst_count [1] & (\SDRAM_controller|burst_count [2] & \arbiter_inst|port2_from_mem[7][0]~4_combout )))

	.dataa(\SDRAM_controller|burst_count [0]),
	.datab(\SDRAM_controller|burst_count [1]),
	.datac(\SDRAM_controller|burst_count [2]),
	.datad(\arbiter_inst|port2_from_mem[7][0]~4_combout ),
	.cin(gnd),
	.combout(\arbiter_inst|port2_from_mem[4][0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|port2_from_mem[4][0]~7 .lut_mask = 16'h1000;
defparam \arbiter_inst|port2_from_mem[4][0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N5
dffeas \arbiter_inst|port2_from_mem[4][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_controller|from_mem [2]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|port2_from_mem[4][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_from_mem[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_from_mem[4][2] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_from_mem[4][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N8
cycloneive_lcell_comb \d_cache_inst|Decoder62~2 (
// Equation(s):
// \d_cache_inst|Decoder62~2_combout  = (!\d_cache_inst|byte_address [0] & (!\d_cache_inst|byte_address [1] & \d_cache_inst|byte_address [2]))

	.dataa(gnd),
	.datab(\d_cache_inst|byte_address [0]),
	.datac(\d_cache_inst|byte_address [1]),
	.datad(\d_cache_inst|byte_address [2]),
	.cin(gnd),
	.combout(\d_cache_inst|Decoder62~2_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|Decoder62~2 .lut_mask = 16'h0300;
defparam \d_cache_inst|Decoder62~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N13
dffeas \arbiter_inst|port2_from_mem[4][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_controller|from_mem [3]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|port2_from_mem[4][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_from_mem[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_from_mem[4][3] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_from_mem[4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N12
cycloneive_lcell_comb \arbiter_inst|port2_from_mem[5][0]~5 (
// Equation(s):
// \arbiter_inst|port2_from_mem[5][0]~5_combout  = (\SDRAM_controller|burst_count [0] & (!\SDRAM_controller|burst_count [1] & (\SDRAM_controller|burst_count [2] & \arbiter_inst|port2_from_mem[7][0]~4_combout )))

	.dataa(\SDRAM_controller|burst_count [0]),
	.datab(\SDRAM_controller|burst_count [1]),
	.datac(\SDRAM_controller|burst_count [2]),
	.datad(\arbiter_inst|port2_from_mem[7][0]~4_combout ),
	.cin(gnd),
	.combout(\arbiter_inst|port2_from_mem[5][0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|port2_from_mem[5][0]~5 .lut_mask = 16'h2000;
defparam \arbiter_inst|port2_from_mem[5][0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y8_N9
dffeas \arbiter_inst|port2_from_mem[5][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_controller|from_mem [2]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|port2_from_mem[5][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_from_mem[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_from_mem[5][2] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_from_mem[5][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N28
cycloneive_lcell_comb \CPU_inst|shift_merge0|LBD_reg[3]~feeder (
// Equation(s):
// \CPU_inst|shift_merge0|LBD_reg[3]~feeder_combout  = \CPU_inst|shift_merge0|Mux4~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|Mux4~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|LBD_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|LBD_reg[3]~feeder .lut_mask = 16'hF0F0;
defparam \CPU_inst|shift_merge0|LBD_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N29
dffeas \CPU_inst|shift_merge0|LBD_reg[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|LBD_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|shift_merge0|LBD_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|LBD_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|LBD_reg[3] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|LBD_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N12
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_in~7 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_in~7_combout  = (\CPU_inst|latch_address_w4~q  & (\CPU_inst|shift_merge0|RBD_reg [3])) # (!\CPU_inst|latch_address_w4~q  & ((\CPU_inst|shift_merge0|LBD_reg [3])))

	.dataa(\CPU_inst|latch_address_w4~q ),
	.datab(\CPU_inst|shift_merge0|RBD_reg [3]),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|LBD_reg [3]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_in~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_in~7 .lut_mask = 16'hDD88;
defparam \CPU_inst|shift_merge0|merge_in~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N13
dffeas \CPU_inst|shift_merge0|merge_in[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|merge_in~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|merge_in [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_in[3] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|merge_in[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N0
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~25 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~25_combout  = (\CPU_inst|shift_merge0|shift_reg [2]) # ((\CPU_inst|shift_merge0|merge_mask [2] & \CPU_inst|shift_merge0|merge_in [3]))

	.dataa(\CPU_inst|shift_merge0|merge_mask [2]),
	.datab(\CPU_inst|shift_merge0|shift_reg [2]),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|merge_in [3]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~25_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~25 .lut_mask = 16'hEECC;
defparam \CPU_inst|shift_merge0|merge_result~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N0
cycloneive_lcell_comb \CPU_inst|shift_merge0|shift_reg~1 (
// Equation(s):
// \CPU_inst|shift_merge0|shift_reg~1_combout  = (\CPU_inst|ALU0|alu_reg [3] & ((\CPU_inst|shift_L4 [2]) # ((!\CPU_inst|shift_L4 [0] & !\CPU_inst|shift_L4 [1]))))

	.dataa(\CPU_inst|shift_L4 [2]),
	.datab(\CPU_inst|shift_L4 [0]),
	.datac(\CPU_inst|ALU0|alu_reg [3]),
	.datad(\CPU_inst|shift_L4 [1]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|shift_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|shift_reg~1 .lut_mask = 16'hA0B0;
defparam \CPU_inst|shift_merge0|shift_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N1
dffeas \CPU_inst|shift_merge0|shift_reg[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|shift_reg[3] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N12
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~26 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~26_combout  = (\CPU_inst|shift_merge0|shift_reg [3]) # ((\CPU_inst|shift_merge0|merge_in [3] & \CPU_inst|shift_merge0|merge_mask [3]))

	.dataa(\CPU_inst|shift_merge0|merge_in [3]),
	.datab(\CPU_inst|shift_merge0|merge_mask [3]),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|shift_reg [3]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~26_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~26 .lut_mask = 16'hFF88;
defparam \CPU_inst|shift_merge0|merge_result~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N18
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux4~1 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux4~1_combout  = (\CPU_inst|merge_D05 [1] & (((\CPU_inst|merge_D05 [0])))) # (!\CPU_inst|merge_D05 [1] & ((\CPU_inst|merge_D05 [0] & (\CPU_inst|shift_merge0|merge_result~25_combout )) # (!\CPU_inst|merge_D05 [0] & 
// ((\CPU_inst|shift_merge0|merge_result~26_combout )))))

	.dataa(\CPU_inst|merge_D05 [1]),
	.datab(\CPU_inst|shift_merge0|merge_result~25_combout ),
	.datac(\CPU_inst|shift_merge0|merge_result~26_combout ),
	.datad(\CPU_inst|merge_D05 [0]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux4~1 .lut_mask = 16'hEE50;
defparam \CPU_inst|shift_merge0|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N6
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~24 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~24_combout  = (\CPU_inst|shift_merge0|shift_reg [1]) # ((\CPU_inst|shift_merge0|merge_mask [1] & \CPU_inst|shift_merge0|merge_in [3]))

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|merge_mask [1]),
	.datac(\CPU_inst|shift_merge0|shift_reg [1]),
	.datad(\CPU_inst|shift_merge0|merge_in [3]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~24_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~24 .lut_mask = 16'hFCF0;
defparam \CPU_inst|shift_merge0|merge_result~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N20
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux4~2 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux4~2_combout  = (\CPU_inst|shift_merge0|Mux4~1_combout  & ((\CPU_inst|shift_merge0|shift_reg [0]) # ((!\CPU_inst|merge_D05 [1])))) # (!\CPU_inst|shift_merge0|Mux4~1_combout  & (((\CPU_inst|merge_D05 [1] & 
// \CPU_inst|shift_merge0|merge_result~24_combout ))))

	.dataa(\CPU_inst|shift_merge0|shift_reg [0]),
	.datab(\CPU_inst|shift_merge0|Mux4~1_combout ),
	.datac(\CPU_inst|merge_D05 [1]),
	.datad(\CPU_inst|shift_merge0|merge_result~24_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux4~2 .lut_mask = 16'hBC8C;
defparam \CPU_inst|shift_merge0|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N16
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux4~4 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux4~4_combout  = (\CPU_inst|merge_D05 [1] & ((\CPU_inst|shift_merge0|merge_mask [4]))) # (!\CPU_inst|merge_D05 [1] & (\CPU_inst|shift_merge0|merge_mask [6]))

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|merge_mask [6]),
	.datac(\CPU_inst|merge_D05 [1]),
	.datad(\CPU_inst|shift_merge0|merge_mask [4]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux4~4 .lut_mask = 16'hFC0C;
defparam \CPU_inst|shift_merge0|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N10
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux4~0 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux4~0_combout  = (\CPU_inst|merge_D05 [1] & (\CPU_inst|shift_merge0|merge_mask [5])) # (!\CPU_inst|merge_D05 [1] & ((\CPU_inst|shift_merge0|merge_mask [7])))

	.dataa(\CPU_inst|shift_merge0|merge_mask [5]),
	.datab(\CPU_inst|merge_D05 [1]),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|merge_mask [7]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux4~0 .lut_mask = 16'hBB88;
defparam \CPU_inst|shift_merge0|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N2
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux4~5 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux4~5_combout  = (\CPU_inst|shift_merge0|merge_in [3] & ((\CPU_inst|merge_D05 [0] & (\CPU_inst|shift_merge0|Mux4~4_combout )) # (!\CPU_inst|merge_D05 [0] & ((\CPU_inst|shift_merge0|Mux4~0_combout )))))

	.dataa(\CPU_inst|merge_D05 [0]),
	.datab(\CPU_inst|shift_merge0|Mux4~4_combout ),
	.datac(\CPU_inst|shift_merge0|merge_in [3]),
	.datad(\CPU_inst|shift_merge0|Mux4~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux4~5 .lut_mask = 16'hD080;
defparam \CPU_inst|shift_merge0|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N30
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux4~3 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux4~3_combout  = (\CPU_inst|merge_D05 [2] & ((\CPU_inst|shift_merge0|Mux4~5_combout ))) # (!\CPU_inst|merge_D05 [2] & (\CPU_inst|shift_merge0|Mux4~2_combout ))

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|Mux4~2_combout ),
	.datac(\CPU_inst|merge_D05 [2]),
	.datad(\CPU_inst|shift_merge0|Mux4~5_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux4~3 .lut_mask = 16'hFC0C;
defparam \CPU_inst|shift_merge0|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N31
dffeas \CPU_inst|shift_merge0|RBD_reg[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|Mux4~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|shift_merge0|RBD_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|RBD_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|RBD_reg[3] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|RBD_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N14
cycloneive_lcell_comb \d_cache_inst|CPU_data_hold[3]~feeder (
// Equation(s):
// \d_cache_inst|CPU_data_hold[3]~feeder_combout  = \CPU_inst|shift_merge0|RBD_reg [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|RBD_reg [3]),
	.cin(gnd),
	.combout(\d_cache_inst|CPU_data_hold[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|CPU_data_hold[3]~feeder .lut_mask = 16'hFF00;
defparam \d_cache_inst|CPU_data_hold[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N15
dffeas \d_cache_inst|CPU_data_hold[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\d_cache_inst|CPU_data_hold[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d_cache_inst|CPU_data_hold[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|CPU_data_hold [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|CPU_data_hold[3] .is_wysiwyg = "true";
defparam \d_cache_inst|CPU_data_hold[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N20
cycloneive_lcell_comb \arbiter_inst|port2_from_mem[6][0]~6 (
// Equation(s):
// \arbiter_inst|port2_from_mem[6][0]~6_combout  = (!\SDRAM_controller|burst_count [0] & (\SDRAM_controller|burst_count [1] & (\arbiter_inst|port2_from_mem[7][0]~4_combout  & \SDRAM_controller|burst_count [2])))

	.dataa(\SDRAM_controller|burst_count [0]),
	.datab(\SDRAM_controller|burst_count [1]),
	.datac(\arbiter_inst|port2_from_mem[7][0]~4_combout ),
	.datad(\SDRAM_controller|burst_count [2]),
	.cin(gnd),
	.combout(\arbiter_inst|port2_from_mem[6][0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|port2_from_mem[6][0]~6 .lut_mask = 16'h4000;
defparam \arbiter_inst|port2_from_mem[6][0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N1
dffeas \arbiter_inst|port2_from_mem[6][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_controller|from_mem [2]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|port2_from_mem[6][0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_from_mem[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_from_mem[6][2] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_from_mem[6][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N24
cycloneive_lcell_comb \d_cache_inst|Decoder62~1 (
// Equation(s):
// \d_cache_inst|Decoder62~1_combout  = (\d_cache_inst|byte_address [1] & (\d_cache_inst|byte_address [2] & !\d_cache_inst|byte_address [0]))

	.dataa(\d_cache_inst|byte_address [1]),
	.datab(\d_cache_inst|byte_address [2]),
	.datac(gnd),
	.datad(\d_cache_inst|byte_address [0]),
	.cin(gnd),
	.combout(\d_cache_inst|Decoder62~1_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|Decoder62~1 .lut_mask = 16'h0088;
defparam \d_cache_inst|Decoder62~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N7
dffeas \arbiter_inst|port2_from_mem[6][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_controller|from_mem [3]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|port2_from_mem[6][0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_from_mem[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_from_mem[6][3] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_from_mem[6][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N18
cycloneive_lcell_comb \d_cache_inst|Decoder62~3 (
// Equation(s):
// \d_cache_inst|Decoder62~3_combout  = (\d_cache_inst|byte_address [0] & (\d_cache_inst|byte_address [1] & \d_cache_inst|byte_address [2]))

	.dataa(gnd),
	.datab(\d_cache_inst|byte_address [0]),
	.datac(\d_cache_inst|byte_address [1]),
	.datad(\d_cache_inst|byte_address [2]),
	.cin(gnd),
	.combout(\d_cache_inst|Decoder62~3_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|Decoder62~3 .lut_mask = 16'hC000;
defparam \d_cache_inst|Decoder62~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N16
cycloneive_lcell_comb \d_cache_inst|cache_d[58]~147 (
// Equation(s):
// \d_cache_inst|cache_d[58]~147_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~3_combout  & (\d_cache_inst|CPU_data_hold [2])) # (!\d_cache_inst|Decoder62~3_combout  & 
// ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [58])))))

	.dataa(\d_cache_inst|Decoder62~3_combout ),
	.datab(\d_cache_inst|CPU_data_hold [2]),
	.datac(\d_cache_inst|always1~1_combout ),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [58]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[58]~147_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[58]~147 .lut_mask = 16'hD080;
defparam \d_cache_inst|cache_d[58]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N6
cycloneive_lcell_comb \arbiter_inst|port2_from_mem[7][0]~12 (
// Equation(s):
// \arbiter_inst|port2_from_mem[7][0]~12_combout  = (\SDRAM_controller|burst_count [0] & (\SDRAM_controller|burst_count [1] & (\SDRAM_controller|burst_count [2] & \arbiter_inst|port2_from_mem[7][0]~4_combout )))

	.dataa(\SDRAM_controller|burst_count [0]),
	.datab(\SDRAM_controller|burst_count [1]),
	.datac(\SDRAM_controller|burst_count [2]),
	.datad(\arbiter_inst|port2_from_mem[7][0]~4_combout ),
	.cin(gnd),
	.combout(\arbiter_inst|port2_from_mem[7][0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|port2_from_mem[7][0]~12 .lut_mask = 16'h8000;
defparam \arbiter_inst|port2_from_mem[7][0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N23
dffeas \arbiter_inst|port2_from_mem[7][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_controller|from_mem [2]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|port2_from_mem[7][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_from_mem[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_from_mem[7][2] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_from_mem[7][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N22
cycloneive_lcell_comb \d_cache_inst|cache_d[58]~211 (
// Equation(s):
// \d_cache_inst|cache_d[58]~211_combout  = (\d_cache_inst|cache_d[58]~147_combout ) # ((\arbiter_inst|arbiter_p2_ready~q  & (\arbiter_inst|port2_from_mem[7][2]~q  & \d_cache_inst|fetch_active~q )))

	.dataa(\d_cache_inst|cache_d[58]~147_combout ),
	.datab(\arbiter_inst|arbiter_p2_ready~q ),
	.datac(\arbiter_inst|port2_from_mem[7][2]~q ),
	.datad(\d_cache_inst|fetch_active~q ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[58]~211_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[58]~211 .lut_mask = 16'hEAAA;
defparam \d_cache_inst|cache_d[58]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y11_N0
cycloneive_ram_block \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\d_cache_inst|cache_wren~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d_cache_inst|cache_d[59]~219_combout ,\d_cache_inst|cache_d[58]~211_combout ,\d_cache_inst|cache_d[51]~217_combout ,\d_cache_inst|cache_d[50]~209_combout ,\d_cache_inst|cache_d[43]~216_combout ,\d_cache_inst|cache_d[42]~208_combout ,
\d_cache_inst|cache_d[35]~218_combout ,\d_cache_inst|cache_d[34]~210_combout ,\d_cache_inst|cache_d[26]~215_combout ,\d_cache_inst|cache_d[25]~207_combout ,\d_cache_inst|cache_d[19]~220_combout ,\d_cache_inst|cache_d[18]~212_combout ,
\d_cache_inst|cache_d[11]~221_combout ,\d_cache_inst|cache_d[10]~213_combout ,\d_cache_inst|cache_d[9]~205_combout ,\d_cache_inst|cache_d[3]~222_combout ,\d_cache_inst|cache_d[2]~214_combout ,\d_cache_inst|cache_d[1]~206_combout }),
	.portaaddr({\d_cache_inst|cache_address[8]~8_combout ,\d_cache_inst|cache_address[7]~7_combout ,\d_cache_inst|cache_address[6]~6_combout ,\d_cache_inst|cache_address[5]~5_combout ,\d_cache_inst|cache_address[4]~4_combout ,\d_cache_inst|cache_address[3]~3_combout ,
\d_cache_inst|cache_address[2]~2_combout ,\d_cache_inst|cache_address[1]~1_combout ,\d_cache_inst|cache_address[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ALTSYNCRAM";
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 9;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 18;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 511;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 512;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 72;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 9;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 18;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N4
cycloneive_lcell_comb \d_cache_inst|cache_d[59]~155 (
// Equation(s):
// \d_cache_inst|cache_d[59]~155_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~3_combout  & (\d_cache_inst|CPU_data_hold [3])) # (!\d_cache_inst|Decoder62~3_combout  & 
// ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [59])))))

	.dataa(\d_cache_inst|Decoder62~3_combout ),
	.datab(\d_cache_inst|CPU_data_hold [3]),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [59]),
	.datad(\d_cache_inst|always1~1_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[59]~155_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[59]~155 .lut_mask = 16'hD800;
defparam \d_cache_inst|cache_d[59]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N3
dffeas \arbiter_inst|port2_from_mem[7][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_controller|from_mem [3]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|port2_from_mem[7][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_from_mem[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_from_mem[7][3] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_from_mem[7][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N2
cycloneive_lcell_comb \d_cache_inst|cache_d[59]~219 (
// Equation(s):
// \d_cache_inst|cache_d[59]~219_combout  = (\d_cache_inst|cache_d[59]~155_combout ) # ((\arbiter_inst|arbiter_p2_ready~q  & (\arbiter_inst|port2_from_mem[7][3]~q  & \d_cache_inst|fetch_active~q )))

	.dataa(\d_cache_inst|cache_d[59]~155_combout ),
	.datab(\arbiter_inst|arbiter_p2_ready~q ),
	.datac(\arbiter_inst|port2_from_mem[7][3]~q ),
	.datad(\d_cache_inst|fetch_active~q ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[59]~219_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[59]~219 .lut_mask = 16'hEAAA;
defparam \d_cache_inst|cache_d[59]~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N8
cycloneive_lcell_comb \d_cache_inst|cache_d[51]~153 (
// Equation(s):
// \d_cache_inst|cache_d[51]~153_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~1_combout  & ((\d_cache_inst|CPU_data_hold [3]))) # (!\d_cache_inst|Decoder62~1_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [51]))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [51]),
	.datab(\d_cache_inst|Decoder62~1_combout ),
	.datac(\d_cache_inst|CPU_data_hold [3]),
	.datad(\d_cache_inst|always1~1_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[51]~153_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[51]~153 .lut_mask = 16'hE200;
defparam \d_cache_inst|cache_d[51]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N6
cycloneive_lcell_comb \d_cache_inst|cache_d[51]~217 (
// Equation(s):
// \d_cache_inst|cache_d[51]~217_combout  = (\d_cache_inst|cache_d[51]~153_combout ) # ((\arbiter_inst|arbiter_p2_ready~q  & (\d_cache_inst|fetch_active~q  & \arbiter_inst|port2_from_mem[6][3]~q )))

	.dataa(\arbiter_inst|arbiter_p2_ready~q ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\arbiter_inst|port2_from_mem[6][3]~q ),
	.datad(\d_cache_inst|cache_d[51]~153_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[51]~217_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[51]~217 .lut_mask = 16'hFF80;
defparam \d_cache_inst|cache_d[51]~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N14
cycloneive_lcell_comb \d_cache_inst|cache_d[50]~145 (
// Equation(s):
// \d_cache_inst|cache_d[50]~145_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~1_combout  & ((\d_cache_inst|CPU_data_hold [2]))) # (!\d_cache_inst|Decoder62~1_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [50]))))

	.dataa(\d_cache_inst|always1~1_combout ),
	.datab(\d_cache_inst|Decoder62~1_combout ),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [50]),
	.datad(\d_cache_inst|CPU_data_hold [2]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[50]~145_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[50]~145 .lut_mask = 16'hA820;
defparam \d_cache_inst|cache_d[50]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N0
cycloneive_lcell_comb \d_cache_inst|cache_d[50]~209 (
// Equation(s):
// \d_cache_inst|cache_d[50]~209_combout  = (\d_cache_inst|cache_d[50]~145_combout ) # ((\arbiter_inst|arbiter_p2_ready~q  & (\d_cache_inst|fetch_active~q  & \arbiter_inst|port2_from_mem[6][2]~q )))

	.dataa(\arbiter_inst|arbiter_p2_ready~q ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\arbiter_inst|port2_from_mem[6][2]~q ),
	.datad(\d_cache_inst|cache_d[50]~145_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[50]~209_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[50]~209 .lut_mask = 16'hFF80;
defparam \d_cache_inst|cache_d[50]~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N8
cycloneive_lcell_comb \d_cache_inst|Decoder62~0 (
// Equation(s):
// \d_cache_inst|Decoder62~0_combout  = (!\d_cache_inst|byte_address [1] & (\d_cache_inst|byte_address [2] & \d_cache_inst|byte_address [0]))

	.dataa(\d_cache_inst|byte_address [1]),
	.datab(\d_cache_inst|byte_address [2]),
	.datac(gnd),
	.datad(\d_cache_inst|byte_address [0]),
	.cin(gnd),
	.combout(\d_cache_inst|Decoder62~0_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|Decoder62~0 .lut_mask = 16'h4400;
defparam \d_cache_inst|Decoder62~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N26
cycloneive_lcell_comb \d_cache_inst|cache_d[43]~152 (
// Equation(s):
// \d_cache_inst|cache_d[43]~152_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~0_combout  & (\d_cache_inst|CPU_data_hold [3])) # (!\d_cache_inst|Decoder62~0_combout  & 
// ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [43])))))

	.dataa(\d_cache_inst|CPU_data_hold [3]),
	.datab(\d_cache_inst|always1~1_combout ),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [43]),
	.datad(\d_cache_inst|Decoder62~0_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[43]~152_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[43]~152 .lut_mask = 16'h88C0;
defparam \d_cache_inst|cache_d[43]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y8_N5
dffeas \arbiter_inst|port2_from_mem[5][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_controller|from_mem [3]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|port2_from_mem[5][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_from_mem[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_from_mem[5][3] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_from_mem[5][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N4
cycloneive_lcell_comb \d_cache_inst|cache_d[43]~216 (
// Equation(s):
// \d_cache_inst|cache_d[43]~216_combout  = (\d_cache_inst|cache_d[43]~152_combout ) # ((\arbiter_inst|arbiter_p2_ready~q  & (\arbiter_inst|port2_from_mem[5][3]~q  & \d_cache_inst|fetch_active~q )))

	.dataa(\arbiter_inst|arbiter_p2_ready~q ),
	.datab(\d_cache_inst|cache_d[43]~152_combout ),
	.datac(\arbiter_inst|port2_from_mem[5][3]~q ),
	.datad(\d_cache_inst|fetch_active~q ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[43]~216_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[43]~216 .lut_mask = 16'hECCC;
defparam \d_cache_inst|cache_d[43]~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N6
cycloneive_lcell_comb \d_cache_inst|cache_d[42]~144 (
// Equation(s):
// \d_cache_inst|cache_d[42]~144_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~0_combout  & (\d_cache_inst|CPU_data_hold [2])) # (!\d_cache_inst|Decoder62~0_combout  & 
// ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [42])))))

	.dataa(\d_cache_inst|CPU_data_hold [2]),
	.datab(\d_cache_inst|always1~1_combout ),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [42]),
	.datad(\d_cache_inst|Decoder62~0_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[42]~144_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[42]~144 .lut_mask = 16'h88C0;
defparam \d_cache_inst|cache_d[42]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N8
cycloneive_lcell_comb \d_cache_inst|cache_d[42]~208 (
// Equation(s):
// \d_cache_inst|cache_d[42]~208_combout  = (\d_cache_inst|cache_d[42]~144_combout ) # ((\arbiter_inst|arbiter_p2_ready~q  & (\d_cache_inst|fetch_active~q  & \arbiter_inst|port2_from_mem[5][2]~q )))

	.dataa(\arbiter_inst|arbiter_p2_ready~q ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\arbiter_inst|port2_from_mem[5][2]~q ),
	.datad(\d_cache_inst|cache_d[42]~144_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[42]~208_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[42]~208 .lut_mask = 16'hFF80;
defparam \d_cache_inst|cache_d[42]~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N26
cycloneive_lcell_comb \d_cache_inst|cache_d[35]~154 (
// Equation(s):
// \d_cache_inst|cache_d[35]~154_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~2_combout  & ((\d_cache_inst|CPU_data_hold [3]))) # (!\d_cache_inst|Decoder62~2_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [35]))))

	.dataa(\d_cache_inst|always1~1_combout ),
	.datab(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [35]),
	.datac(\d_cache_inst|CPU_data_hold [3]),
	.datad(\d_cache_inst|Decoder62~2_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[35]~154_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[35]~154 .lut_mask = 16'hA088;
defparam \d_cache_inst|cache_d[35]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N12
cycloneive_lcell_comb \d_cache_inst|cache_d[35]~218 (
// Equation(s):
// \d_cache_inst|cache_d[35]~218_combout  = (\d_cache_inst|cache_d[35]~154_combout ) # ((\arbiter_inst|arbiter_p2_ready~q  & (\d_cache_inst|fetch_active~q  & \arbiter_inst|port2_from_mem[4][3]~q )))

	.dataa(\arbiter_inst|arbiter_p2_ready~q ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\arbiter_inst|port2_from_mem[4][3]~q ),
	.datad(\d_cache_inst|cache_d[35]~154_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[35]~218_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[35]~218 .lut_mask = 16'hFF80;
defparam \d_cache_inst|cache_d[35]~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N10
cycloneive_lcell_comb \d_cache_inst|cache_d[34]~146 (
// Equation(s):
// \d_cache_inst|cache_d[34]~146_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~2_combout  & (\d_cache_inst|CPU_data_hold [2])) # (!\d_cache_inst|Decoder62~2_combout  & 
// ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [34])))))

	.dataa(\d_cache_inst|always1~1_combout ),
	.datab(\d_cache_inst|Decoder62~2_combout ),
	.datac(\d_cache_inst|CPU_data_hold [2]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [34]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[34]~146_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[34]~146 .lut_mask = 16'hA280;
defparam \d_cache_inst|cache_d[34]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N4
cycloneive_lcell_comb \d_cache_inst|cache_d[34]~210 (
// Equation(s):
// \d_cache_inst|cache_d[34]~210_combout  = (\d_cache_inst|cache_d[34]~146_combout ) # ((\arbiter_inst|arbiter_p2_ready~q  & (\d_cache_inst|fetch_active~q  & \arbiter_inst|port2_from_mem[4][2]~q )))

	.dataa(\arbiter_inst|arbiter_p2_ready~q ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\arbiter_inst|port2_from_mem[4][2]~q ),
	.datad(\d_cache_inst|cache_d[34]~146_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[34]~210_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[34]~210 .lut_mask = 16'hFF80;
defparam \d_cache_inst|cache_d[34]~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N20
cycloneive_lcell_comb \d_cache_inst|cache_d[26]~151 (
// Equation(s):
// \d_cache_inst|cache_d[26]~151_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~7_combout  & (\d_cache_inst|CPU_data_hold [2])) # (!\d_cache_inst|Decoder62~7_combout  & 
// ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [26])))))

	.dataa(\d_cache_inst|always1~1_combout ),
	.datab(\d_cache_inst|Decoder62~7_combout ),
	.datac(\d_cache_inst|CPU_data_hold [2]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[26]~151_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[26]~151 .lut_mask = 16'hA280;
defparam \d_cache_inst|cache_d[26]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N2
cycloneive_lcell_comb \d_cache_inst|cache_d[26]~215 (
// Equation(s):
// \d_cache_inst|cache_d[26]~215_combout  = (\d_cache_inst|cache_d[26]~151_combout ) # ((\arbiter_inst|arbiter_p2_ready~q  & (\d_cache_inst|fetch_active~q  & \arbiter_inst|port2_from_mem[3][2]~q )))

	.dataa(\arbiter_inst|arbiter_p2_ready~q ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\arbiter_inst|port2_from_mem[3][2]~q ),
	.datad(\d_cache_inst|cache_d[26]~151_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[26]~215_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[26]~215 .lut_mask = 16'hFF80;
defparam \d_cache_inst|cache_d[26]~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N9
dffeas \CPU_inst|shift_merge0|RBD_reg[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|Mux6~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|shift_merge0|RBD_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|RBD_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|RBD_reg[1] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|RBD_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N9
dffeas \d_cache_inst|CPU_data_hold[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|RBD_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d_cache_inst|CPU_data_hold[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|CPU_data_hold [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|CPU_data_hold[1] .is_wysiwyg = "true";
defparam \d_cache_inst|CPU_data_hold[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N14
cycloneive_lcell_comb \d_cache_inst|cache_d[25]~143 (
// Equation(s):
// \d_cache_inst|cache_d[25]~143_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~7_combout  & ((\d_cache_inst|CPU_data_hold [1]))) # (!\d_cache_inst|Decoder62~7_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [25]))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [25]),
	.datab(\d_cache_inst|Decoder62~7_combout ),
	.datac(\d_cache_inst|CPU_data_hold [1]),
	.datad(\d_cache_inst|always1~1_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[25]~143_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[25]~143 .lut_mask = 16'hE200;
defparam \d_cache_inst|cache_d[25]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N7
dffeas \arbiter_inst|port2_from_mem[3][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_controller|from_mem [1]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|port2_from_mem[3][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_from_mem[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_from_mem[3][1] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_from_mem[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N6
cycloneive_lcell_comb \d_cache_inst|cache_d[25]~207 (
// Equation(s):
// \d_cache_inst|cache_d[25]~207_combout  = (\d_cache_inst|cache_d[25]~143_combout ) # ((\d_cache_inst|fetch_active~q  & (\arbiter_inst|port2_from_mem[3][1]~q  & \arbiter_inst|arbiter_p2_ready~q )))

	.dataa(\d_cache_inst|cache_d[25]~143_combout ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\arbiter_inst|port2_from_mem[3][1]~q ),
	.datad(\arbiter_inst|arbiter_p2_ready~q ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[25]~207_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[25]~207 .lut_mask = 16'hEAAA;
defparam \d_cache_inst|cache_d[25]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N22
cycloneive_lcell_comb \d_cache_inst|cache_d[19]~156 (
// Equation(s):
// \d_cache_inst|cache_d[19]~156_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~4_combout  & ((\d_cache_inst|CPU_data_hold [3]))) # (!\d_cache_inst|Decoder62~4_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [19]),
	.datab(\d_cache_inst|CPU_data_hold [3]),
	.datac(\d_cache_inst|Decoder62~4_combout ),
	.datad(\d_cache_inst|always1~1_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[19]~156_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[19]~156 .lut_mask = 16'hCA00;
defparam \d_cache_inst|cache_d[19]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N16
cycloneive_lcell_comb \arbiter_inst|port2_from_mem[2][0]~8 (
// Equation(s):
// \arbiter_inst|port2_from_mem[2][0]~8_combout  = (!\SDRAM_controller|burst_count [0] & (\SDRAM_controller|burst_count [1] & (!\SDRAM_controller|burst_count [2] & \arbiter_inst|port2_from_mem[7][0]~4_combout )))

	.dataa(\SDRAM_controller|burst_count [0]),
	.datab(\SDRAM_controller|burst_count [1]),
	.datac(\SDRAM_controller|burst_count [2]),
	.datad(\arbiter_inst|port2_from_mem[7][0]~4_combout ),
	.cin(gnd),
	.combout(\arbiter_inst|port2_from_mem[2][0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|port2_from_mem[2][0]~8 .lut_mask = 16'h0400;
defparam \arbiter_inst|port2_from_mem[2][0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N29
dffeas \arbiter_inst|port2_from_mem[2][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_controller|from_mem [3]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|port2_from_mem[2][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_from_mem[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_from_mem[2][3] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_from_mem[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N28
cycloneive_lcell_comb \d_cache_inst|cache_d[19]~220 (
// Equation(s):
// \d_cache_inst|cache_d[19]~220_combout  = (\d_cache_inst|cache_d[19]~156_combout ) # ((\arbiter_inst|arbiter_p2_ready~q  & (\arbiter_inst|port2_from_mem[2][3]~q  & \d_cache_inst|fetch_active~q )))

	.dataa(\d_cache_inst|cache_d[19]~156_combout ),
	.datab(\arbiter_inst|arbiter_p2_ready~q ),
	.datac(\arbiter_inst|port2_from_mem[2][3]~q ),
	.datad(\d_cache_inst|fetch_active~q ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[19]~220_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[19]~220 .lut_mask = 16'hEAAA;
defparam \d_cache_inst|cache_d[19]~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N10
cycloneive_lcell_comb \d_cache_inst|cache_d[18]~148 (
// Equation(s):
// \d_cache_inst|cache_d[18]~148_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~4_combout  & (\d_cache_inst|CPU_data_hold [2])) # (!\d_cache_inst|Decoder62~4_combout  & 
// ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [18])))))

	.dataa(\d_cache_inst|always1~1_combout ),
	.datab(\d_cache_inst|Decoder62~4_combout ),
	.datac(\d_cache_inst|CPU_data_hold [2]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[18]~148_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[18]~148 .lut_mask = 16'hA280;
defparam \d_cache_inst|cache_d[18]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N25
dffeas \arbiter_inst|port2_from_mem[2][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_controller|from_mem [2]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|port2_from_mem[2][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_from_mem[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_from_mem[2][2] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_from_mem[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N24
cycloneive_lcell_comb \d_cache_inst|cache_d[18]~212 (
// Equation(s):
// \d_cache_inst|cache_d[18]~212_combout  = (\d_cache_inst|cache_d[18]~148_combout ) # ((\d_cache_inst|fetch_active~q  & (\arbiter_inst|port2_from_mem[2][2]~q  & \arbiter_inst|arbiter_p2_ready~q )))

	.dataa(\d_cache_inst|cache_d[18]~148_combout ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\arbiter_inst|port2_from_mem[2][2]~q ),
	.datad(\arbiter_inst|arbiter_p2_ready~q ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[18]~212_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[18]~212 .lut_mask = 16'hEAAA;
defparam \d_cache_inst|cache_d[18]~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N0
cycloneive_lcell_comb \d_cache_inst|cache_d[11]~157 (
// Equation(s):
// \d_cache_inst|cache_d[11]~157_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~5_combout  & ((\d_cache_inst|CPU_data_hold [3]))) # (!\d_cache_inst|Decoder62~5_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [11]))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [11]),
	.datab(\d_cache_inst|always1~1_combout ),
	.datac(\d_cache_inst|CPU_data_hold [3]),
	.datad(\d_cache_inst|Decoder62~5_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[11]~157_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[11]~157 .lut_mask = 16'hC088;
defparam \d_cache_inst|cache_d[11]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N10
cycloneive_lcell_comb \arbiter_inst|port2_from_mem[1][0]~9 (
// Equation(s):
// \arbiter_inst|port2_from_mem[1][0]~9_combout  = (\SDRAM_controller|burst_count [0] & (!\SDRAM_controller|burst_count [1] & (!\SDRAM_controller|burst_count [2] & \arbiter_inst|port2_from_mem[7][0]~4_combout )))

	.dataa(\SDRAM_controller|burst_count [0]),
	.datab(\SDRAM_controller|burst_count [1]),
	.datac(\SDRAM_controller|burst_count [2]),
	.datad(\arbiter_inst|port2_from_mem[7][0]~4_combout ),
	.cin(gnd),
	.combout(\arbiter_inst|port2_from_mem[1][0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|port2_from_mem[1][0]~9 .lut_mask = 16'h0200;
defparam \arbiter_inst|port2_from_mem[1][0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N1
dffeas \arbiter_inst|port2_from_mem[1][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_controller|from_mem [3]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|port2_from_mem[1][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_from_mem[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_from_mem[1][3] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_from_mem[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N0
cycloneive_lcell_comb \d_cache_inst|cache_d[11]~221 (
// Equation(s):
// \d_cache_inst|cache_d[11]~221_combout  = (\d_cache_inst|cache_d[11]~157_combout ) # ((\arbiter_inst|arbiter_p2_ready~q  & (\arbiter_inst|port2_from_mem[1][3]~q  & \d_cache_inst|fetch_active~q )))

	.dataa(\d_cache_inst|cache_d[11]~157_combout ),
	.datab(\arbiter_inst|arbiter_p2_ready~q ),
	.datac(\arbiter_inst|port2_from_mem[1][3]~q ),
	.datad(\d_cache_inst|fetch_active~q ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[11]~221_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[11]~221 .lut_mask = 16'hEAAA;
defparam \d_cache_inst|cache_d[11]~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N12
cycloneive_lcell_comb \d_cache_inst|cache_d[10]~149 (
// Equation(s):
// \d_cache_inst|cache_d[10]~149_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~5_combout  & ((\d_cache_inst|CPU_data_hold [2]))) # (!\d_cache_inst|Decoder62~5_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [10]))))

	.dataa(\d_cache_inst|always1~1_combout ),
	.datab(\d_cache_inst|Decoder62~5_combout ),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [10]),
	.datad(\d_cache_inst|CPU_data_hold [2]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[10]~149_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[10]~149 .lut_mask = 16'hA820;
defparam \d_cache_inst|cache_d[10]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N23
dffeas \arbiter_inst|port2_from_mem[1][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_controller|from_mem [2]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|port2_from_mem[1][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_from_mem[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_from_mem[1][2] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_from_mem[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N22
cycloneive_lcell_comb \d_cache_inst|cache_d[10]~213 (
// Equation(s):
// \d_cache_inst|cache_d[10]~213_combout  = (\d_cache_inst|cache_d[10]~149_combout ) # ((\arbiter_inst|arbiter_p2_ready~q  & (\arbiter_inst|port2_from_mem[1][2]~q  & \d_cache_inst|fetch_active~q )))

	.dataa(\d_cache_inst|cache_d[10]~149_combout ),
	.datab(\arbiter_inst|arbiter_p2_ready~q ),
	.datac(\arbiter_inst|port2_from_mem[1][2]~q ),
	.datad(\d_cache_inst|fetch_active~q ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[10]~213_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[10]~213 .lut_mask = 16'hEAAA;
defparam \d_cache_inst|cache_d[10]~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N18
cycloneive_lcell_comb \d_cache_inst|cache_d[9]~141 (
// Equation(s):
// \d_cache_inst|cache_d[9]~141_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~5_combout  & ((\d_cache_inst|CPU_data_hold [1]))) # (!\d_cache_inst|Decoder62~5_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [9]))))

	.dataa(\d_cache_inst|Decoder62~5_combout ),
	.datab(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [9]),
	.datac(\d_cache_inst|CPU_data_hold [1]),
	.datad(\d_cache_inst|always1~1_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[9]~141_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[9]~141 .lut_mask = 16'hE400;
defparam \d_cache_inst|cache_d[9]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N5
dffeas \arbiter_inst|port2_from_mem[1][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_controller|from_mem [1]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|port2_from_mem[1][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_from_mem[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_from_mem[1][1] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_from_mem[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N4
cycloneive_lcell_comb \d_cache_inst|cache_d[9]~205 (
// Equation(s):
// \d_cache_inst|cache_d[9]~205_combout  = (\d_cache_inst|cache_d[9]~141_combout ) # ((\arbiter_inst|arbiter_p2_ready~q  & (\arbiter_inst|port2_from_mem[1][1]~q  & \d_cache_inst|fetch_active~q )))

	.dataa(\d_cache_inst|cache_d[9]~141_combout ),
	.datab(\arbiter_inst|arbiter_p2_ready~q ),
	.datac(\arbiter_inst|port2_from_mem[1][1]~q ),
	.datad(\d_cache_inst|fetch_active~q ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[9]~205_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[9]~205 .lut_mask = 16'hEAAA;
defparam \d_cache_inst|cache_d[9]~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N18
cycloneive_lcell_comb \d_cache_inst|cache_d[3]~158 (
// Equation(s):
// \d_cache_inst|cache_d[3]~158_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~6_combout  & ((\d_cache_inst|CPU_data_hold [3]))) # (!\d_cache_inst|Decoder62~6_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [3]))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [3]),
	.datab(\d_cache_inst|Decoder62~6_combout ),
	.datac(\d_cache_inst|CPU_data_hold [3]),
	.datad(\d_cache_inst|always1~1_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[3]~158_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[3]~158 .lut_mask = 16'hE200;
defparam \d_cache_inst|cache_d[3]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N28
cycloneive_lcell_comb \d_cache_inst|cache_d[3]~222 (
// Equation(s):
// \d_cache_inst|cache_d[3]~222_combout  = (\d_cache_inst|cache_d[3]~158_combout ) # ((\arbiter_inst|arbiter_p2_ready~q  & (\d_cache_inst|fetch_active~q  & \arbiter_inst|port2_from_mem[0][3]~q )))

	.dataa(\arbiter_inst|arbiter_p2_ready~q ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\arbiter_inst|port2_from_mem[0][3]~q ),
	.datad(\d_cache_inst|cache_d[3]~158_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[3]~222_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[3]~222 .lut_mask = 16'hFF80;
defparam \d_cache_inst|cache_d[3]~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N30
cycloneive_lcell_comb \d_cache_inst|cache_d[2]~150 (
// Equation(s):
// \d_cache_inst|cache_d[2]~150_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~6_combout  & ((\d_cache_inst|CPU_data_hold [2]))) # (!\d_cache_inst|Decoder62~6_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [2]))))

	.dataa(\d_cache_inst|always1~1_combout ),
	.datab(\d_cache_inst|Decoder62~6_combout ),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [2]),
	.datad(\d_cache_inst|CPU_data_hold [2]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[2]~150_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[2]~150 .lut_mask = 16'hA820;
defparam \d_cache_inst|cache_d[2]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N24
cycloneive_lcell_comb \d_cache_inst|cache_d[2]~214 (
// Equation(s):
// \d_cache_inst|cache_d[2]~214_combout  = (\d_cache_inst|cache_d[2]~150_combout ) # ((\arbiter_inst|arbiter_p2_ready~q  & (\d_cache_inst|fetch_active~q  & \arbiter_inst|port2_from_mem[0][2]~q )))

	.dataa(\arbiter_inst|arbiter_p2_ready~q ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\arbiter_inst|port2_from_mem[0][2]~q ),
	.datad(\d_cache_inst|cache_d[2]~150_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[2]~214_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[2]~214 .lut_mask = 16'hFF80;
defparam \d_cache_inst|cache_d[2]~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N20
cycloneive_lcell_comb \d_cache_inst|cache_d[1]~142 (
// Equation(s):
// \d_cache_inst|cache_d[1]~142_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~6_combout  & ((\d_cache_inst|CPU_data_hold [1]))) # (!\d_cache_inst|Decoder62~6_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [1]))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [1]),
	.datab(\d_cache_inst|Decoder62~6_combout ),
	.datac(\d_cache_inst|CPU_data_hold [1]),
	.datad(\d_cache_inst|always1~1_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[1]~142_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[1]~142 .lut_mask = 16'hE200;
defparam \d_cache_inst|cache_d[1]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N20
cycloneive_lcell_comb \d_cache_inst|cache_d[1]~206 (
// Equation(s):
// \d_cache_inst|cache_d[1]~206_combout  = (\d_cache_inst|cache_d[1]~142_combout ) # ((\arbiter_inst|arbiter_p2_ready~q  & (\d_cache_inst|fetch_active~q  & \arbiter_inst|port2_from_mem[0][1]~q )))

	.dataa(\arbiter_inst|arbiter_p2_ready~q ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\arbiter_inst|port2_from_mem[0][1]~q ),
	.datad(\d_cache_inst|cache_d[1]~142_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[1]~206_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[1]~206 .lut_mask = 16'hFF80;
defparam \d_cache_inst|cache_d[1]~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N24
cycloneive_lcell_comb \CPU_inst|IV_in~38 (
// Equation(s):
// \CPU_inst|IV_in~38_combout  = (\d_cache_inst|byte_address [1] & (((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [50]) # (\d_cache_inst|byte_address [0])))) # (!\d_cache_inst|byte_address [1] & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [34] & ((!\d_cache_inst|byte_address [0]))))

	.dataa(\d_cache_inst|byte_address [1]),
	.datab(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [34]),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [50]),
	.datad(\d_cache_inst|byte_address [0]),
	.cin(gnd),
	.combout(\CPU_inst|IV_in~38_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in~38 .lut_mask = 16'hAAE4;
defparam \CPU_inst|IV_in~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N18
cycloneive_lcell_comb \CPU_inst|IV_in~39 (
// Equation(s):
// \CPU_inst|IV_in~39_combout  = (\d_cache_inst|byte_address [0] & ((\CPU_inst|IV_in~38_combout  & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [58])) # (!\CPU_inst|IV_in~38_combout  & 
// ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [42]))))) # (!\d_cache_inst|byte_address [0] & (((\CPU_inst|IV_in~38_combout ))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [58]),
	.datab(\d_cache_inst|byte_address [0]),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [42]),
	.datad(\CPU_inst|IV_in~38_combout ),
	.cin(gnd),
	.combout(\CPU_inst|IV_in~39_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in~39 .lut_mask = 16'hBBC0;
defparam \CPU_inst|IV_in~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N0
cycloneive_lcell_comb \CPU_inst|IV_in~36 (
// Equation(s):
// \CPU_inst|IV_in~36_combout  = (\d_cache_inst|byte_address [0] & (((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [10]) # (\d_cache_inst|byte_address [1])))) # (!\d_cache_inst|byte_address [0] & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [2] & ((!\d_cache_inst|byte_address [1]))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [2]),
	.datab(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [10]),
	.datac(\d_cache_inst|byte_address [0]),
	.datad(\d_cache_inst|byte_address [1]),
	.cin(gnd),
	.combout(\CPU_inst|IV_in~36_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in~36 .lut_mask = 16'hF0CA;
defparam \CPU_inst|IV_in~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N22
cycloneive_lcell_comb \CPU_inst|IV_in~37 (
// Equation(s):
// \CPU_inst|IV_in~37_combout  = (\CPU_inst|IV_in~36_combout  & (((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [26]) # (!\d_cache_inst|byte_address [1])))) # (!\CPU_inst|IV_in~36_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [18] & (\d_cache_inst|byte_address [1])))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\CPU_inst|IV_in~36_combout ),
	.datac(\d_cache_inst|byte_address [1]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\CPU_inst|IV_in~37_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in~37 .lut_mask = 16'hEC2C;
defparam \CPU_inst|IV_in~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N14
cycloneive_lcell_comb \CPU_inst|IV_in[2]~2 (
// Equation(s):
// \CPU_inst|IV_in[2]~2_combout  = (\d_cache_inst|byte_address [2] & (\CPU_inst|IV_in~39_combout )) # (!\d_cache_inst|byte_address [2] & ((\CPU_inst|IV_in~37_combout )))

	.dataa(\CPU_inst|IV_in~39_combout ),
	.datab(\CPU_inst|IV_in~37_combout ),
	.datac(gnd),
	.datad(\d_cache_inst|byte_address [2]),
	.cin(gnd),
	.combout(\CPU_inst|IV_in[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in[2]~2 .lut_mask = 16'hAACC;
defparam \CPU_inst|IV_in[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N10
cycloneive_lcell_comb \WideAnd2~2 (
// Equation(s):
// \WideAnd2~2_combout  = (\CPU_inst|reg_file0|ivr_reg [5] & (\CPU_inst|reg_file0|ivr_reg [7] & \CPU_inst|reg_file0|ivr_reg [6]))

	.dataa(\CPU_inst|reg_file0|ivr_reg [5]),
	.datab(gnd),
	.datac(\CPU_inst|reg_file0|ivr_reg [7]),
	.datad(\CPU_inst|reg_file0|ivr_reg [6]),
	.cin(gnd),
	.combout(\WideAnd2~2_combout ),
	.cout());
// synopsys translate_off
defparam \WideAnd2~2 .lut_mask = 16'hA000;
defparam \WideAnd2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y21_N19
dffeas \CPU_inst|reg_file0|ivl_reg[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|ivl_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|ivl_reg[5] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|ivl_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y21_N1
dffeas \CPU_inst|reg_file0|ivl_reg[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|ivl_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|ivl_reg[4] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|ivl_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y21_N29
dffeas \CPU_inst|reg_file0|ivl_reg[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|ivl_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|ivl_reg[6] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|ivl_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N6
cycloneive_lcell_comb \WideAnd2~1 (
// Equation(s):
// \WideAnd2~1_combout  = (\CPU_inst|reg_file0|ivl_reg [5] & (\CPU_inst|reg_file0|ivl_reg [4] & (\CPU_inst|reg_file0|ivl_reg [7] & \CPU_inst|reg_file0|ivl_reg [6])))

	.dataa(\CPU_inst|reg_file0|ivl_reg [5]),
	.datab(\CPU_inst|reg_file0|ivl_reg [4]),
	.datac(\CPU_inst|reg_file0|ivl_reg [7]),
	.datad(\CPU_inst|reg_file0|ivl_reg [6]),
	.cin(gnd),
	.combout(\WideAnd2~1_combout ),
	.cout());
// synopsys translate_off
defparam \WideAnd2~1 .lut_mask = 16'h8000;
defparam \WideAnd2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N22
cycloneive_lcell_comb \WideAnd2~0 (
// Equation(s):
// \WideAnd2~0_combout  = (\CPU_inst|reg_file0|ivl_reg [2] & (\CPU_inst|reg_file0|ivl_reg [0] & (\CPU_inst|reg_file0|ivl_reg [3] & \CPU_inst|reg_file0|ivl_reg [1])))

	.dataa(\CPU_inst|reg_file0|ivl_reg [2]),
	.datab(\CPU_inst|reg_file0|ivl_reg [0]),
	.datac(\CPU_inst|reg_file0|ivl_reg [3]),
	.datad(\CPU_inst|reg_file0|ivl_reg [1]),
	.cin(gnd),
	.combout(\WideAnd2~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideAnd2~0 .lut_mask = 16'h8000;
defparam \WideAnd2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N12
cycloneive_lcell_comb \WideAnd2~3 (
// Equation(s):
// \WideAnd2~3_combout  = (\WideAnd2~2_combout  & (\CPU_inst|reg_file0|ivr_reg [3] & (\WideAnd2~1_combout  & \WideAnd2~0_combout )))

	.dataa(\WideAnd2~2_combout ),
	.datab(\CPU_inst|reg_file0|ivr_reg [3]),
	.datac(\WideAnd2~1_combout ),
	.datad(\WideAnd2~0_combout ),
	.cin(gnd),
	.combout(\WideAnd2~3_combout ),
	.cout());
// synopsys translate_off
defparam \WideAnd2~3 .lut_mask = 16'h8000;
defparam \WideAnd2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N20
cycloneive_lcell_comb i2c_en(
// Equation(s):
// \i2c_en~combout  = (!\CPU_inst|reg_file0|ivr_reg [4] & (\CPU_inst|reg_file0|ivr_reg [2] & (!\CPU_inst|reg_file0|ivr_reg [1] & \WideAnd2~3_combout )))

	.dataa(\CPU_inst|reg_file0|ivr_reg [4]),
	.datab(\CPU_inst|reg_file0|ivr_reg [2]),
	.datac(\CPU_inst|reg_file0|ivr_reg [1]),
	.datad(\WideAnd2~3_combout ),
	.cin(gnd),
	.combout(\i2c_en~combout ),
	.cout());
// synopsys translate_off
defparam i2c_en.lut_mask = 16'h0400;
defparam i2c_en.sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N19
dffeas prev_i2c_en(
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\i2c_en~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prev_i2c_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam prev_i2c_en.is_wysiwyg = "true";
defparam prev_i2c_en.power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X1_Y24_N8
cycloneive_io_ibuf \i2c_sda~input (
	.i(i2c_sda),
	.ibar(gnd),
	.o(\i2c_sda~input_o ));
// synopsys translate_off
defparam \i2c_sda~input .bus_hold = "false";
defparam \i2c_sda~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N6
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|rx_frame[0]~feeder (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|rx_frame[0]~feeder_combout  = \i2c_sda~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i2c_sda~input_o ),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|rx_frame[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|rx_frame[0]~feeder .lut_mask = 16'hFF00;
defparam \i2c_ri_inst|i2c_phy_inst|rx_frame[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N10
cycloneive_lcell_comb \CPU_inst|shift_merge0|shift_reg~2 (
// Equation(s):
// \CPU_inst|shift_merge0|shift_reg~2_combout  = (\CPU_inst|ALU0|alu_reg [4] & (\CPU_inst|shift_L4 [2] $ (((!\CPU_inst|shift_L4 [1] & !\CPU_inst|shift_L4 [0])))))

	.dataa(\CPU_inst|ALU0|alu_reg [4]),
	.datab(\CPU_inst|shift_L4 [1]),
	.datac(\CPU_inst|shift_L4 [0]),
	.datad(\CPU_inst|shift_L4 [2]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|shift_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|shift_reg~2 .lut_mask = 16'hA802;
defparam \CPU_inst|shift_merge0|shift_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N11
dffeas \CPU_inst|shift_merge0|shift_reg[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|shift_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|shift_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|shift_reg[4] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|shift_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y17_N11
dffeas \CPU_inst|shift_merge0|RBD_reg[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|Mux1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|shift_merge0|RBD_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|RBD_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|RBD_reg[6] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|RBD_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N8
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_in~5 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_in~5_combout  = (\CPU_inst|latch_address_w4~q  & ((\CPU_inst|shift_merge0|RBD_reg [6]))) # (!\CPU_inst|latch_address_w4~q  & (\CPU_inst|shift_merge0|LBD_reg [6]))

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|LBD_reg [6]),
	.datac(\CPU_inst|latch_address_w4~q ),
	.datad(\CPU_inst|shift_merge0|RBD_reg [6]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_in~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_in~5 .lut_mask = 16'hFC0C;
defparam \CPU_inst|shift_merge0|merge_in~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N9
dffeas \CPU_inst|shift_merge0|merge_in[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|merge_in~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|merge_in [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_in[6] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|merge_in[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N12
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~13 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~13_combout  = (\CPU_inst|shift_merge0|shift_reg [4]) # ((\CPU_inst|shift_merge0|merge_in [6] & \CPU_inst|shift_merge0|merge_mask [4]))

	.dataa(\CPU_inst|shift_merge0|shift_reg [4]),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|merge_in [6]),
	.datad(\CPU_inst|shift_merge0|merge_mask [4]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~13 .lut_mask = 16'hFAAA;
defparam \CPU_inst|shift_merge0|merge_result~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N30
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~16 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~16_combout  = (\CPU_inst|shift_merge0|shift_reg [3]) # ((\CPU_inst|shift_merge0|merge_in [6] & \CPU_inst|shift_merge0|merge_mask [3]))

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|shift_reg [3]),
	.datac(\CPU_inst|shift_merge0|merge_in [6]),
	.datad(\CPU_inst|shift_merge0|merge_mask [3]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~16 .lut_mask = 16'hFCCC;
defparam \CPU_inst|shift_merge0|merge_result~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N6
cycloneive_lcell_comb \CPU_inst|shift_merge0|shift_reg~4 (
// Equation(s):
// \CPU_inst|shift_merge0|shift_reg~4_combout  = (\CPU_inst|ALU0|alu_reg [5] & ((\CPU_inst|shift_L4 [2] & ((\CPU_inst|shift_L4 [1]))) # (!\CPU_inst|shift_L4 [2] & (!\CPU_inst|shift_L4 [0] & !\CPU_inst|shift_L4 [1]))))

	.dataa(\CPU_inst|shift_L4 [2]),
	.datab(\CPU_inst|shift_L4 [0]),
	.datac(\CPU_inst|ALU0|alu_reg [5]),
	.datad(\CPU_inst|shift_L4 [1]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|shift_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|shift_reg~4 .lut_mask = 16'hA010;
defparam \CPU_inst|shift_merge0|shift_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N7
dffeas \CPU_inst|shift_merge0|shift_reg[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|shift_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|shift_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|shift_reg[5] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|shift_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N26
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~14 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~14_combout  = (\CPU_inst|shift_merge0|shift_reg [5]) # ((\CPU_inst|shift_merge0|merge_mask [5] & \CPU_inst|shift_merge0|merge_in [6]))

	.dataa(\CPU_inst|shift_merge0|merge_mask [5]),
	.datab(\CPU_inst|shift_merge0|merge_in [6]),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|shift_reg [5]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~14 .lut_mask = 16'hFF88;
defparam \CPU_inst|shift_merge0|merge_result~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N24
cycloneive_lcell_comb \CPU_inst|shift_merge0|shift_reg~5 (
// Equation(s):
// \CPU_inst|shift_merge0|shift_reg~5_combout  = (\CPU_inst|ALU0|alu_reg [6] & ((\CPU_inst|shift_L4 [2] & (\CPU_inst|shift_L4 [0] & \CPU_inst|shift_L4 [1])) # (!\CPU_inst|shift_L4 [2] & (!\CPU_inst|shift_L4 [0] & !\CPU_inst|shift_L4 [1]))))

	.dataa(\CPU_inst|shift_L4 [2]),
	.datab(\CPU_inst|ALU0|alu_reg [6]),
	.datac(\CPU_inst|shift_L4 [0]),
	.datad(\CPU_inst|shift_L4 [1]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|shift_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|shift_reg~5 .lut_mask = 16'h8004;
defparam \CPU_inst|shift_merge0|shift_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N25
dffeas \CPU_inst|shift_merge0|shift_reg[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|shift_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|shift_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|shift_reg[6] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|shift_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N28
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~15 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~15_combout  = (\CPU_inst|shift_merge0|shift_reg [6]) # ((\CPU_inst|shift_merge0|merge_mask [6] & \CPU_inst|shift_merge0|merge_in [6]))

	.dataa(\CPU_inst|shift_merge0|merge_mask [6]),
	.datab(\CPU_inst|shift_merge0|merge_in [6]),
	.datac(\CPU_inst|shift_merge0|shift_reg [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~15 .lut_mask = 16'hF8F8;
defparam \CPU_inst|shift_merge0|merge_result~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N30
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux1~1 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux1~1_combout  = (\CPU_inst|merge_D05 [1] & (\CPU_inst|merge_D05 [0])) # (!\CPU_inst|merge_D05 [1] & ((\CPU_inst|merge_D05 [0] & (\CPU_inst|shift_merge0|merge_result~14_combout )) # (!\CPU_inst|merge_D05 [0] & 
// ((\CPU_inst|shift_merge0|merge_result~15_combout )))))

	.dataa(\CPU_inst|merge_D05 [1]),
	.datab(\CPU_inst|merge_D05 [0]),
	.datac(\CPU_inst|shift_merge0|merge_result~14_combout ),
	.datad(\CPU_inst|shift_merge0|merge_result~15_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux1~1 .lut_mask = 16'hD9C8;
defparam \CPU_inst|shift_merge0|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N16
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux1~2 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux1~2_combout  = (\CPU_inst|merge_D05 [1] & ((\CPU_inst|shift_merge0|Mux1~1_combout  & ((\CPU_inst|shift_merge0|merge_result~16_combout ))) # (!\CPU_inst|shift_merge0|Mux1~1_combout  & 
// (\CPU_inst|shift_merge0|merge_result~13_combout )))) # (!\CPU_inst|merge_D05 [1] & (((\CPU_inst|shift_merge0|Mux1~1_combout ))))

	.dataa(\CPU_inst|merge_D05 [1]),
	.datab(\CPU_inst|shift_merge0|merge_result~13_combout ),
	.datac(\CPU_inst|shift_merge0|merge_result~16_combout ),
	.datad(\CPU_inst|shift_merge0|Mux1~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux1~2 .lut_mask = 16'hF588;
defparam \CPU_inst|shift_merge0|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N20
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~12 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~12_combout  = (\CPU_inst|shift_merge0|shift_reg [2]) # ((\CPU_inst|shift_merge0|merge_mask [2] & \CPU_inst|shift_merge0|merge_in [6]))

	.dataa(\CPU_inst|shift_merge0|shift_reg [2]),
	.datab(\CPU_inst|shift_merge0|merge_mask [2]),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|merge_in [6]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~12 .lut_mask = 16'hEEAA;
defparam \CPU_inst|shift_merge0|merge_result~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N16
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux1~0 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux1~0_combout  = (\CPU_inst|merge_D05 [1] & (((\CPU_inst|shift_merge0|shift_reg [0]) # (\CPU_inst|merge_D05 [0])))) # (!\CPU_inst|merge_D05 [1] & (\CPU_inst|shift_merge0|merge_result~12_combout  & ((!\CPU_inst|merge_D05 [0]))))

	.dataa(\CPU_inst|merge_D05 [1]),
	.datab(\CPU_inst|shift_merge0|merge_result~12_combout ),
	.datac(\CPU_inst|shift_merge0|shift_reg [0]),
	.datad(\CPU_inst|merge_D05 [0]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux1~0 .lut_mask = 16'hAAE4;
defparam \CPU_inst|shift_merge0|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N4
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux1~4 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux1~4_combout  = (\CPU_inst|shift_merge0|Mux1~0_combout  & (((\CPU_inst|shift_merge0|merge_in [6])))) # (!\CPU_inst|shift_merge0|Mux1~0_combout  & ((\CPU_inst|shift_merge0|shift_reg [1]) # ((\CPU_inst|shift_merge0|merge_mask [1] & 
// \CPU_inst|shift_merge0|merge_in [6]))))

	.dataa(\CPU_inst|shift_merge0|Mux1~0_combout ),
	.datab(\CPU_inst|shift_merge0|merge_mask [1]),
	.datac(\CPU_inst|shift_merge0|merge_in [6]),
	.datad(\CPU_inst|shift_merge0|shift_reg [1]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux1~4 .lut_mask = 16'hF5E0;
defparam \CPU_inst|shift_merge0|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N14
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux1~5 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux1~5_combout  = (\CPU_inst|merge_D05 [0] & (\CPU_inst|shift_merge0|Mux1~4_combout  & ((\CPU_inst|shift_merge0|merge_mask [7]) # (!\CPU_inst|shift_merge0|Mux1~0_combout )))) # (!\CPU_inst|merge_D05 [0] & 
// (\CPU_inst|shift_merge0|Mux1~0_combout ))

	.dataa(\CPU_inst|shift_merge0|Mux1~0_combout ),
	.datab(\CPU_inst|shift_merge0|Mux1~4_combout ),
	.datac(\CPU_inst|shift_merge0|merge_mask [7]),
	.datad(\CPU_inst|merge_D05 [0]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux1~5 .lut_mask = 16'hC4AA;
defparam \CPU_inst|shift_merge0|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N10
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux1~3 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux1~3_combout  = (\CPU_inst|merge_D05 [2] & ((\CPU_inst|shift_merge0|Mux1~5_combout ))) # (!\CPU_inst|merge_D05 [2] & (\CPU_inst|shift_merge0|Mux1~2_combout ))

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|Mux1~2_combout ),
	.datac(\CPU_inst|shift_merge0|Mux1~5_combout ),
	.datad(\CPU_inst|merge_D05 [2]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux1~3 .lut_mask = 16'hF0CC;
defparam \CPU_inst|shift_merge0|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N8
cycloneive_lcell_comb \CPU_inst|shift_merge0|LBD_reg[6]~feeder (
// Equation(s):
// \CPU_inst|shift_merge0|LBD_reg[6]~feeder_combout  = \CPU_inst|shift_merge0|Mux1~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|Mux1~3_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|LBD_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|LBD_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|shift_merge0|LBD_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N9
dffeas \CPU_inst|shift_merge0|LBD_reg[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|LBD_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|shift_merge0|LBD_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|LBD_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|LBD_reg[6] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|LBD_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N14
cycloneive_lcell_comb \i2c_ri_inst|data_from_master[6]~feeder (
// Equation(s):
// \i2c_ri_inst|data_from_master[6]~feeder_combout  = \CPU_inst|shift_merge0|LBD_reg [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|LBD_reg [6]),
	.cin(gnd),
	.combout(\i2c_ri_inst|data_from_master[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|data_from_master[6]~feeder .lut_mask = 16'hFF00;
defparam \i2c_ri_inst|data_from_master[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N18
cycloneive_lcell_comb \i2c_ri_inst|data_from_master[7]~0 (
// Equation(s):
// \i2c_ri_inst|data_from_master[7]~0_combout  = (\rst~q  & (\always1~5_combout  & \i2c_en~combout ))

	.dataa(\rst~q ),
	.datab(\always1~5_combout ),
	.datac(gnd),
	.datad(\i2c_en~combout ),
	.cin(gnd),
	.combout(\i2c_ri_inst|data_from_master[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|data_from_master[7]~0 .lut_mask = 16'h8800;
defparam \i2c_ri_inst|data_from_master[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N15
dffeas \i2c_ri_inst|data_from_master[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\i2c_ri_inst|data_from_master[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_ri_inst|data_from_master[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|data_from_master [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|data_from_master[6] .is_wysiwyg = "true";
defparam \i2c_ri_inst|data_from_master[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N14
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|clk_div[0]~5 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|clk_div[0]~5_combout  = \i2c_ri_inst|i2c_phy_inst|clk_div [0] $ (VCC)
// \i2c_ri_inst|i2c_phy_inst|clk_div[0]~6  = CARRY(\i2c_ri_inst|i2c_phy_inst|clk_div [0])

	.dataa(gnd),
	.datab(\i2c_ri_inst|i2c_phy_inst|clk_div [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|clk_div[0]~5_combout ),
	.cout(\i2c_ri_inst|i2c_phy_inst|clk_div[0]~6 ));
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|clk_div[0]~5 .lut_mask = 16'h33CC;
defparam \i2c_ri_inst|i2c_phy_inst|clk_div[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N16
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|clk_div[1]~7 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|clk_div[1]~7_combout  = (\i2c_ri_inst|i2c_phy_inst|clk_div [1] & (!\i2c_ri_inst|i2c_phy_inst|clk_div[0]~6 )) # (!\i2c_ri_inst|i2c_phy_inst|clk_div [1] & ((\i2c_ri_inst|i2c_phy_inst|clk_div[0]~6 ) # (GND)))
// \i2c_ri_inst|i2c_phy_inst|clk_div[1]~8  = CARRY((!\i2c_ri_inst|i2c_phy_inst|clk_div[0]~6 ) # (!\i2c_ri_inst|i2c_phy_inst|clk_div [1]))

	.dataa(gnd),
	.datab(\i2c_ri_inst|i2c_phy_inst|clk_div [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i2c_ri_inst|i2c_phy_inst|clk_div[0]~6 ),
	.combout(\i2c_ri_inst|i2c_phy_inst|clk_div[1]~7_combout ),
	.cout(\i2c_ri_inst|i2c_phy_inst|clk_div[1]~8 ));
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|clk_div[1]~7 .lut_mask = 16'h3C3F;
defparam \i2c_ri_inst|i2c_phy_inst|clk_div[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N18
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|clk_div[2]~9 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|clk_div[2]~9_combout  = (\i2c_ri_inst|i2c_phy_inst|clk_div [2] & (\i2c_ri_inst|i2c_phy_inst|clk_div[1]~8  $ (GND))) # (!\i2c_ri_inst|i2c_phy_inst|clk_div [2] & (!\i2c_ri_inst|i2c_phy_inst|clk_div[1]~8  & VCC))
// \i2c_ri_inst|i2c_phy_inst|clk_div[2]~10  = CARRY((\i2c_ri_inst|i2c_phy_inst|clk_div [2] & !\i2c_ri_inst|i2c_phy_inst|clk_div[1]~8 ))

	.dataa(gnd),
	.datab(\i2c_ri_inst|i2c_phy_inst|clk_div [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i2c_ri_inst|i2c_phy_inst|clk_div[1]~8 ),
	.combout(\i2c_ri_inst|i2c_phy_inst|clk_div[2]~9_combout ),
	.cout(\i2c_ri_inst|i2c_phy_inst|clk_div[2]~10 ));
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|clk_div[2]~9 .lut_mask = 16'hC30C;
defparam \i2c_ri_inst|i2c_phy_inst|clk_div[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y19_N19
dffeas \i2c_ri_inst|i2c_phy_inst|clk_div[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\i2c_ri_inst|i2c_phy_inst|clk_div[2]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i2c_ri_inst|i2c_phy_inst|clk_div[3]~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|i2c_phy_inst|clk_div [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|clk_div[2] .is_wysiwyg = "true";
defparam \i2c_ri_inst|i2c_phy_inst|clk_div[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N20
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|clk_div[3]~12 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|clk_div[3]~12_combout  = (\i2c_ri_inst|i2c_phy_inst|clk_div [3] & (!\i2c_ri_inst|i2c_phy_inst|clk_div[2]~10 )) # (!\i2c_ri_inst|i2c_phy_inst|clk_div [3] & ((\i2c_ri_inst|i2c_phy_inst|clk_div[2]~10 ) # (GND)))
// \i2c_ri_inst|i2c_phy_inst|clk_div[3]~13  = CARRY((!\i2c_ri_inst|i2c_phy_inst|clk_div[2]~10 ) # (!\i2c_ri_inst|i2c_phy_inst|clk_div [3]))

	.dataa(gnd),
	.datab(\i2c_ri_inst|i2c_phy_inst|clk_div [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i2c_ri_inst|i2c_phy_inst|clk_div[2]~10 ),
	.combout(\i2c_ri_inst|i2c_phy_inst|clk_div[3]~12_combout ),
	.cout(\i2c_ri_inst|i2c_phy_inst|clk_div[3]~13 ));
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|clk_div[3]~12 .lut_mask = 16'h3C3F;
defparam \i2c_ri_inst|i2c_phy_inst|clk_div[3]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y19_N21
dffeas \i2c_ri_inst|i2c_phy_inst|clk_div[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\i2c_ri_inst|i2c_phy_inst|clk_div[3]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i2c_ri_inst|i2c_phy_inst|clk_div[3]~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|i2c_phy_inst|clk_div [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|clk_div[3] .is_wysiwyg = "true";
defparam \i2c_ri_inst|i2c_phy_inst|clk_div[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N22
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|clk_div[4]~14 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|clk_div[4]~14_combout  = \i2c_ri_inst|i2c_phy_inst|clk_div [4] $ (!\i2c_ri_inst|i2c_phy_inst|clk_div[3]~13 )

	.dataa(\i2c_ri_inst|i2c_phy_inst|clk_div [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\i2c_ri_inst|i2c_phy_inst|clk_div[3]~13 ),
	.combout(\i2c_ri_inst|i2c_phy_inst|clk_div[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|clk_div[4]~14 .lut_mask = 16'hA5A5;
defparam \i2c_ri_inst|i2c_phy_inst|clk_div[4]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y19_N23
dffeas \i2c_ri_inst|i2c_phy_inst|clk_div[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\i2c_ri_inst|i2c_phy_inst|clk_div[4]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i2c_ri_inst|i2c_phy_inst|clk_div[3]~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|i2c_phy_inst|clk_div [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|clk_div[4] .is_wysiwyg = "true";
defparam \i2c_ri_inst|i2c_phy_inst|clk_div[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N28
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|clk_div[3]~11 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|clk_div[3]~11_combout  = ((\i2c_ri_inst|i2c_phy_inst|clk_div [3] & (\i2c_ri_inst|i2c_phy_inst|clk_div [4] & \i2c_ri_inst|i2c_phy_inst|Equal0~0_combout ))) # (!\rst~q )

	.dataa(\rst~q ),
	.datab(\i2c_ri_inst|i2c_phy_inst|clk_div [3]),
	.datac(\i2c_ri_inst|i2c_phy_inst|clk_div [4]),
	.datad(\i2c_ri_inst|i2c_phy_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|clk_div[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|clk_div[3]~11 .lut_mask = 16'hD555;
defparam \i2c_ri_inst|i2c_phy_inst|clk_div[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N15
dffeas \i2c_ri_inst|i2c_phy_inst|clk_div[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\i2c_ri_inst|i2c_phy_inst|clk_div[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i2c_ri_inst|i2c_phy_inst|clk_div[3]~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|i2c_phy_inst|clk_div [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|clk_div[0] .is_wysiwyg = "true";
defparam \i2c_ri_inst|i2c_phy_inst|clk_div[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y19_N17
dffeas \i2c_ri_inst|i2c_phy_inst|clk_div[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\i2c_ri_inst|i2c_phy_inst|clk_div[1]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i2c_ri_inst|i2c_phy_inst|clk_div[3]~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|i2c_phy_inst|clk_div [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|clk_div[1] .is_wysiwyg = "true";
defparam \i2c_ri_inst|i2c_phy_inst|clk_div[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N10
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|Equal0~0 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|Equal0~0_combout  = (!\i2c_ri_inst|i2c_phy_inst|clk_div [1] & (!\i2c_ri_inst|i2c_phy_inst|clk_div [0] & !\i2c_ri_inst|i2c_phy_inst|clk_div [2]))

	.dataa(gnd),
	.datab(\i2c_ri_inst|i2c_phy_inst|clk_div [1]),
	.datac(\i2c_ri_inst|i2c_phy_inst|clk_div [0]),
	.datad(\i2c_ri_inst|i2c_phy_inst|clk_div [2]),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|Equal0~0 .lut_mask = 16'h0003;
defparam \i2c_ri_inst|i2c_phy_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N2
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|always0~6 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|always0~6_combout  = (!\i2c_ri_inst|i2c_phy_inst|clk_div [4] & \i2c_ri_inst|i2c_phy_inst|clk_div [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\i2c_ri_inst|i2c_phy_inst|clk_div [4]),
	.datad(\i2c_ri_inst|i2c_phy_inst|clk_div [3]),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|always0~6_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|always0~6 .lut_mask = 16'h0F00;
defparam \i2c_ri_inst|i2c_phy_inst|always0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N26
cycloneive_lcell_comb \i2c_ri_inst|write_req~0 (
// Equation(s):
// \i2c_ri_inst|write_req~0_combout  = (\CPU_inst|reg_file0|ivr_reg [0] & (\IO_wren~combout  & (\rst~q  & \i2c_en~combout )))

	.dataa(\CPU_inst|reg_file0|ivr_reg [0]),
	.datab(\IO_wren~combout ),
	.datac(\rst~q ),
	.datad(\i2c_en~combout ),
	.cin(gnd),
	.combout(\i2c_ri_inst|write_req~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|write_req~0 .lut_mask = 16'h8000;
defparam \i2c_ri_inst|write_req~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N4
cycloneive_lcell_comb \i2c_ri_inst|read_req~0 (
// Equation(s):
// \i2c_ri_inst|read_req~0_combout  = (\i2c_ri_inst|write_req~0_combout  & \CPU_inst|shift_merge0|LBD_reg [2])

	.dataa(\i2c_ri_inst|write_req~0_combout ),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|LBD_reg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i2c_ri_inst|read_req~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|read_req~0 .lut_mask = 16'hA0A0;
defparam \i2c_ri_inst|read_req~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N5
dffeas \i2c_ri_inst|read_req (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\i2c_ri_inst|read_req~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|read_req~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|read_req .is_wysiwyg = "true";
defparam \i2c_ri_inst|read_req .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N30
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|prev_read_req~0 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|prev_read_req~0_combout  = (\rst~q  & \i2c_ri_inst|read_req~q )

	.dataa(gnd),
	.datab(\rst~q ),
	.datac(\i2c_ri_inst|read_req~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|prev_read_req~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|prev_read_req~0 .lut_mask = 16'hC0C0;
defparam \i2c_ri_inst|i2c_phy_inst|prev_read_req~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N31
dffeas \i2c_ri_inst|i2c_phy_inst|prev_read_req (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\i2c_ri_inst|i2c_phy_inst|prev_read_req~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|i2c_phy_inst|prev_read_req~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|prev_read_req .is_wysiwyg = "true";
defparam \i2c_ri_inst|i2c_phy_inst|prev_read_req .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N16
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|read_req_flag~0 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|read_req_flag~0_combout  = (\rst~q  & ((\i2c_ri_inst|i2c_phy_inst|read_req_flag~q ) # ((!\i2c_ri_inst|i2c_phy_inst|prev_read_req~q  & \i2c_ri_inst|read_req~q ))))

	.dataa(\i2c_ri_inst|i2c_phy_inst|prev_read_req~q ),
	.datab(\i2c_ri_inst|read_req~q ),
	.datac(\rst~q ),
	.datad(\i2c_ri_inst|i2c_phy_inst|read_req_flag~q ),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|read_req_flag~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|read_req_flag~0 .lut_mask = 16'hF040;
defparam \i2c_ri_inst|i2c_phy_inst|read_req_flag~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N2
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|read_req_flag~1 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|read_req_flag~1_combout  = (\i2c_ri_inst|i2c_phy_inst|read_req_flag~0_combout  & ((!\i2c_ri_inst|i2c_phy_inst|always0~2_combout ) # (!\i2c_ri_inst|i2c_phy_inst|read_req_flag~q )))

	.dataa(gnd),
	.datab(\i2c_ri_inst|i2c_phy_inst|read_req_flag~0_combout ),
	.datac(\i2c_ri_inst|i2c_phy_inst|read_req_flag~q ),
	.datad(\i2c_ri_inst|i2c_phy_inst|always0~2_combout ),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|read_req_flag~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|read_req_flag~1 .lut_mask = 16'h0CCC;
defparam \i2c_ri_inst|i2c_phy_inst|read_req_flag~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N3
dffeas \i2c_ri_inst|i2c_phy_inst|read_req_flag (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\i2c_ri_inst|i2c_phy_inst|read_req_flag~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|i2c_phy_inst|read_req_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|read_req_flag .is_wysiwyg = "true";
defparam \i2c_ri_inst|i2c_phy_inst|read_req_flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N10
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|always0~7 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|always0~7_combout  = (\i2c_ri_inst|i2c_phy_inst|always0~2_combout  & \i2c_ri_inst|i2c_phy_inst|read_req_flag~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\i2c_ri_inst|i2c_phy_inst|always0~2_combout ),
	.datad(\i2c_ri_inst|i2c_phy_inst|read_req_flag~q ),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|always0~7_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|always0~7 .lut_mask = 16'hF000;
defparam \i2c_ri_inst|i2c_phy_inst|always0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N24
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|rx_active~2 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|rx_active~2_combout  = (\i2c_ri_inst|i2c_phy_inst|rx_active~q  & (!\i2c_ri_inst|i2c_phy_inst|always0~10_combout )) # (!\i2c_ri_inst|i2c_phy_inst|rx_active~q  & (((\i2c_ri_inst|i2c_phy_inst|read_req_flag~q  & 
// \i2c_ri_inst|i2c_phy_inst|always0~2_combout ))))

	.dataa(\i2c_ri_inst|i2c_phy_inst|always0~10_combout ),
	.datab(\i2c_ri_inst|i2c_phy_inst|read_req_flag~q ),
	.datac(\i2c_ri_inst|i2c_phy_inst|rx_active~q ),
	.datad(\i2c_ri_inst|i2c_phy_inst|always0~2_combout ),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|rx_active~2_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|rx_active~2 .lut_mask = 16'h5C50;
defparam \i2c_ri_inst|i2c_phy_inst|rx_active~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N25
dffeas \i2c_ri_inst|i2c_phy_inst|rx_active (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\i2c_ri_inst|i2c_phy_inst|rx_active~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|i2c_phy_inst|rx_active~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|rx_active .is_wysiwyg = "true";
defparam \i2c_ri_inst|i2c_phy_inst|rx_active .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N26
cycloneive_lcell_comb \i2c_ri_inst|start_req~0 (
// Equation(s):
// \i2c_ri_inst|start_req~0_combout  = (\i2c_ri_inst|write_req~0_combout  & \CPU_inst|shift_merge0|LBD_reg [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\i2c_ri_inst|write_req~0_combout ),
	.datad(\CPU_inst|shift_merge0|LBD_reg [0]),
	.cin(gnd),
	.combout(\i2c_ri_inst|start_req~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|start_req~0 .lut_mask = 16'hF000;
defparam \i2c_ri_inst|start_req~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N27
dffeas \i2c_ri_inst|start_req (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\i2c_ri_inst|start_req~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|start_req~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|start_req .is_wysiwyg = "true";
defparam \i2c_ri_inst|start_req .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N18
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|always0~3 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|always0~3_combout  = (\i2c_ri_inst|i2c_phy_inst|start_req_flag~q  & (\i2c_ri_inst|i2c_phy_inst|always0~2_combout  & \i2c_ri_inst|i2c_phy_inst|clk_active~q ))

	.dataa(gnd),
	.datab(\i2c_ri_inst|i2c_phy_inst|start_req_flag~q ),
	.datac(\i2c_ri_inst|i2c_phy_inst|always0~2_combout ),
	.datad(\i2c_ri_inst|i2c_phy_inst|clk_active~q ),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|always0~3 .lut_mask = 16'hC000;
defparam \i2c_ri_inst|i2c_phy_inst|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N20
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|prev_start_req~0 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|prev_start_req~0_combout  = (\rst~q  & \i2c_ri_inst|start_req~q )

	.dataa(gnd),
	.datab(\rst~q ),
	.datac(\i2c_ri_inst|start_req~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|prev_start_req~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|prev_start_req~0 .lut_mask = 16'hC0C0;
defparam \i2c_ri_inst|i2c_phy_inst|prev_start_req~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N21
dffeas \i2c_ri_inst|i2c_phy_inst|prev_start_req (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\i2c_ri_inst|i2c_phy_inst|prev_start_req~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|i2c_phy_inst|prev_start_req~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|prev_start_req .is_wysiwyg = "true";
defparam \i2c_ri_inst|i2c_phy_inst|prev_start_req .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N24
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|start_req_flag~0 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|start_req_flag~0_combout  = (!\i2c_ri_inst|i2c_phy_inst|always0~3_combout  & ((\i2c_ri_inst|i2c_phy_inst|start_req_flag~q ) # ((\i2c_ri_inst|start_req~q  & !\i2c_ri_inst|i2c_phy_inst|prev_start_req~q ))))

	.dataa(\i2c_ri_inst|start_req~q ),
	.datab(\i2c_ri_inst|i2c_phy_inst|always0~3_combout ),
	.datac(\i2c_ri_inst|i2c_phy_inst|start_req_flag~q ),
	.datad(\i2c_ri_inst|i2c_phy_inst|prev_start_req~q ),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|start_req_flag~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|start_req_flag~0 .lut_mask = 16'h3032;
defparam \i2c_ri_inst|i2c_phy_inst|start_req_flag~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N25
dffeas \i2c_ri_inst|i2c_phy_inst|start_req_flag (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\i2c_ri_inst|i2c_phy_inst|start_req_flag~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|i2c_phy_inst|start_req_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|start_req_flag .is_wysiwyg = "true";
defparam \i2c_ri_inst|i2c_phy_inst|start_req_flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N30
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|clk_active~0 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|clk_active~0_combout  = \i2c_ri_inst|i2c_phy_inst|clk_active~q  $ (((\i2c_ri_inst|i2c_phy_inst|always0~2_combout  & ((\i2c_ri_inst|i2c_phy_inst|stop_req_flag~q ) # (\i2c_ri_inst|i2c_phy_inst|start_req_flag~q )))))

	.dataa(\i2c_ri_inst|i2c_phy_inst|stop_req_flag~q ),
	.datab(\i2c_ri_inst|i2c_phy_inst|start_req_flag~q ),
	.datac(\i2c_ri_inst|i2c_phy_inst|always0~2_combout ),
	.datad(\i2c_ri_inst|i2c_phy_inst|clk_active~q ),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|clk_active~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|clk_active~0 .lut_mask = 16'h1FE0;
defparam \i2c_ri_inst|i2c_phy_inst|clk_active~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N8
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|clk_active~1 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|clk_active~1_combout  = (\i2c_ri_inst|i2c_phy_inst|tx_active~q  & (!\i2c_ri_inst|i2c_phy_inst|always0~10_combout  & ((\i2c_ri_inst|i2c_phy_inst|clk_active~0_combout ) # (\i2c_ri_inst|i2c_phy_inst|always0~11_combout )))) # 
// (!\i2c_ri_inst|i2c_phy_inst|tx_active~q  & (((\i2c_ri_inst|i2c_phy_inst|clk_active~0_combout ) # (\i2c_ri_inst|i2c_phy_inst|always0~11_combout ))))

	.dataa(\i2c_ri_inst|i2c_phy_inst|tx_active~q ),
	.datab(\i2c_ri_inst|i2c_phy_inst|always0~10_combout ),
	.datac(\i2c_ri_inst|i2c_phy_inst|clk_active~0_combout ),
	.datad(\i2c_ri_inst|i2c_phy_inst|always0~11_combout ),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|clk_active~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|clk_active~1 .lut_mask = 16'h7770;
defparam \i2c_ri_inst|i2c_phy_inst|clk_active~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N2
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|clk_active~2 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|clk_active~2_combout  = (\i2c_ri_inst|i2c_phy_inst|always0~7_combout  & (((!\i2c_ri_inst|i2c_phy_inst|always0~10_combout )) # (!\i2c_ri_inst|i2c_phy_inst|rx_active~q ))) # (!\i2c_ri_inst|i2c_phy_inst|always0~7_combout  & 
// (\i2c_ri_inst|i2c_phy_inst|clk_active~1_combout  & ((!\i2c_ri_inst|i2c_phy_inst|always0~10_combout ) # (!\i2c_ri_inst|i2c_phy_inst|rx_active~q ))))

	.dataa(\i2c_ri_inst|i2c_phy_inst|always0~7_combout ),
	.datab(\i2c_ri_inst|i2c_phy_inst|rx_active~q ),
	.datac(\i2c_ri_inst|i2c_phy_inst|clk_active~1_combout ),
	.datad(\i2c_ri_inst|i2c_phy_inst|always0~10_combout ),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|clk_active~2_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|clk_active~2 .lut_mask = 16'h32FA;
defparam \i2c_ri_inst|i2c_phy_inst|clk_active~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N3
dffeas \i2c_ri_inst|i2c_phy_inst|clk_active (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\i2c_ri_inst|i2c_phy_inst|clk_active~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|i2c_phy_inst|clk_active~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|clk_active .is_wysiwyg = "true";
defparam \i2c_ri_inst|i2c_phy_inst|clk_active .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N24
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|always0~5 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|always0~5_combout  = (\i2c_ri_inst|i2c_phy_inst|clk_active~q  & (!\i2c_ri_inst|i2c_phy_inst|clk_div [1] & (!\i2c_ri_inst|i2c_phy_inst|clk_div [0] & \i2c_ri_inst|i2c_phy_inst|clk_div [2])))

	.dataa(\i2c_ri_inst|i2c_phy_inst|clk_active~q ),
	.datab(\i2c_ri_inst|i2c_phy_inst|clk_div [1]),
	.datac(\i2c_ri_inst|i2c_phy_inst|clk_div [0]),
	.datad(\i2c_ri_inst|i2c_phy_inst|clk_div [2]),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|always0~5_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|always0~5 .lut_mask = 16'h0200;
defparam \i2c_ri_inst|i2c_phy_inst|always0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N0
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|clk_i2c~0 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|clk_i2c~0_combout  = (\rst~q  & (\i2c_ri_inst|i2c_phy_inst|clk_i2c~q  $ (((\i2c_ri_inst|i2c_phy_inst|always0~6_combout  & \i2c_ri_inst|i2c_phy_inst|always0~5_combout )))))

	.dataa(\rst~q ),
	.datab(\i2c_ri_inst|i2c_phy_inst|always0~6_combout ),
	.datac(\i2c_ri_inst|i2c_phy_inst|clk_i2c~q ),
	.datad(\i2c_ri_inst|i2c_phy_inst|always0~5_combout ),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|clk_i2c~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|clk_i2c~0 .lut_mask = 16'h28A0;
defparam \i2c_ri_inst|i2c_phy_inst|clk_i2c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N1
dffeas \i2c_ri_inst|i2c_phy_inst|clk_i2c (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\i2c_ri_inst|i2c_phy_inst|clk_i2c~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|i2c_phy_inst|clk_i2c~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|clk_i2c .is_wysiwyg = "true";
defparam \i2c_ri_inst|i2c_phy_inst|clk_i2c .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N30
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|always0~2 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|always0~2_combout  = (\i2c_ri_inst|i2c_phy_inst|Equal0~0_combout  & (!\i2c_ri_inst|i2c_phy_inst|clk_i2c~q  & (!\i2c_ri_inst|i2c_phy_inst|clk_div [4] & !\i2c_ri_inst|i2c_phy_inst|clk_div [3])))

	.dataa(\i2c_ri_inst|i2c_phy_inst|Equal0~0_combout ),
	.datab(\i2c_ri_inst|i2c_phy_inst|clk_i2c~q ),
	.datac(\i2c_ri_inst|i2c_phy_inst|clk_div [4]),
	.datad(\i2c_ri_inst|i2c_phy_inst|clk_div [3]),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|always0~2 .lut_mask = 16'h0002;
defparam \i2c_ri_inst|i2c_phy_inst|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N14
cycloneive_lcell_comb \i2c_ri_inst|write_req~1 (
// Equation(s):
// \i2c_ri_inst|write_req~1_combout  = (\CPU_inst|shift_merge0|LBD_reg [3] & \i2c_ri_inst|write_req~0_combout )

	.dataa(\CPU_inst|shift_merge0|LBD_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\i2c_ri_inst|write_req~0_combout ),
	.cin(gnd),
	.combout(\i2c_ri_inst|write_req~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|write_req~1 .lut_mask = 16'hAA00;
defparam \i2c_ri_inst|write_req~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N15
dffeas \i2c_ri_inst|write_req (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\i2c_ri_inst|write_req~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|write_req~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|write_req .is_wysiwyg = "true";
defparam \i2c_ri_inst|write_req .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N0
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|prev_write_req~0 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|prev_write_req~0_combout  = (\rst~q  & \i2c_ri_inst|write_req~q )

	.dataa(gnd),
	.datab(\rst~q ),
	.datac(\i2c_ri_inst|write_req~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|prev_write_req~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|prev_write_req~0 .lut_mask = 16'hC0C0;
defparam \i2c_ri_inst|i2c_phy_inst|prev_write_req~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N1
dffeas \i2c_ri_inst|i2c_phy_inst|prev_write_req (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\i2c_ri_inst|i2c_phy_inst|prev_write_req~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|i2c_phy_inst|prev_write_req~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|prev_write_req .is_wysiwyg = "true";
defparam \i2c_ri_inst|i2c_phy_inst|prev_write_req .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N10
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|write_req_flag~0 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|write_req_flag~0_combout  = (\rst~q  & ((\i2c_ri_inst|i2c_phy_inst|write_req_flag~q ) # ((\i2c_ri_inst|write_req~q  & !\i2c_ri_inst|i2c_phy_inst|prev_write_req~q ))))

	.dataa(\i2c_ri_inst|i2c_phy_inst|write_req_flag~q ),
	.datab(\rst~q ),
	.datac(\i2c_ri_inst|write_req~q ),
	.datad(\i2c_ri_inst|i2c_phy_inst|prev_write_req~q ),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|write_req_flag~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|write_req_flag~0 .lut_mask = 16'h88C8;
defparam \i2c_ri_inst|i2c_phy_inst|write_req_flag~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N2
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|write_req_flag~1 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|write_req_flag~1_combout  = (\i2c_ri_inst|i2c_phy_inst|write_req_flag~0_combout  & ((!\i2c_ri_inst|i2c_phy_inst|write_req_flag~q ) # (!\i2c_ri_inst|i2c_phy_inst|always0~2_combout )))

	.dataa(gnd),
	.datab(\i2c_ri_inst|i2c_phy_inst|always0~2_combout ),
	.datac(\i2c_ri_inst|i2c_phy_inst|write_req_flag~q ),
	.datad(\i2c_ri_inst|i2c_phy_inst|write_req_flag~0_combout ),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|write_req_flag~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|write_req_flag~1 .lut_mask = 16'h3F00;
defparam \i2c_ri_inst|i2c_phy_inst|write_req_flag~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N3
dffeas \i2c_ri_inst|i2c_phy_inst|write_req_flag (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\i2c_ri_inst|i2c_phy_inst|write_req_flag~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|i2c_phy_inst|write_req_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|write_req_flag .is_wysiwyg = "true";
defparam \i2c_ri_inst|i2c_phy_inst|write_req_flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N26
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|always0~11 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|always0~11_combout  = (\i2c_ri_inst|i2c_phy_inst|write_req_flag~q  & \i2c_ri_inst|i2c_phy_inst|always0~2_combout )

	.dataa(gnd),
	.datab(\i2c_ri_inst|i2c_phy_inst|write_req_flag~q ),
	.datac(\i2c_ri_inst|i2c_phy_inst|always0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|always0~11_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|always0~11 .lut_mask = 16'hC0C0;
defparam \i2c_ri_inst|i2c_phy_inst|always0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N25
dffeas \i2c_ri_inst|data_from_master[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2c_ri_inst|data_from_master[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|data_from_master [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|data_from_master[3] .is_wysiwyg = "true";
defparam \i2c_ri_inst|data_from_master[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N12
cycloneive_lcell_comb \i2c_ri_inst|data_from_master[1]~feeder (
// Equation(s):
// \i2c_ri_inst|data_from_master[1]~feeder_combout  = \CPU_inst|shift_merge0|LBD_reg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|LBD_reg [1]),
	.cin(gnd),
	.combout(\i2c_ri_inst|data_from_master[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|data_from_master[1]~feeder .lut_mask = 16'hFF00;
defparam \i2c_ri_inst|data_from_master[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N13
dffeas \i2c_ri_inst|data_from_master[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\i2c_ri_inst|data_from_master[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_ri_inst|data_from_master[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|data_from_master [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|data_from_master[1] .is_wysiwyg = "true";
defparam \i2c_ri_inst|data_from_master[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N2
cycloneive_lcell_comb \i2c_ri_inst|data_from_master[0]~feeder (
// Equation(s):
// \i2c_ri_inst|data_from_master[0]~feeder_combout  = \CPU_inst|shift_merge0|LBD_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|LBD_reg [0]),
	.cin(gnd),
	.combout(\i2c_ri_inst|data_from_master[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|data_from_master[0]~feeder .lut_mask = 16'hFF00;
defparam \i2c_ri_inst|data_from_master[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N3
dffeas \i2c_ri_inst|data_from_master[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\i2c_ri_inst|data_from_master[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_ri_inst|data_from_master[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|data_from_master [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|data_from_master[0] .is_wysiwyg = "true";
defparam \i2c_ri_inst|data_from_master[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N4
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|always0~0 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|always0~0_combout  = (\i2c_ri_inst|i2c_phy_inst|Equal0~0_combout  & (\i2c_ri_inst|i2c_phy_inst|clk_i2c~q  & (!\i2c_ri_inst|i2c_phy_inst|clk_div [4] & !\i2c_ri_inst|i2c_phy_inst|clk_div [3])))

	.dataa(\i2c_ri_inst|i2c_phy_inst|Equal0~0_combout ),
	.datab(\i2c_ri_inst|i2c_phy_inst|clk_i2c~q ),
	.datac(\i2c_ri_inst|i2c_phy_inst|clk_div [4]),
	.datad(\i2c_ri_inst|i2c_phy_inst|clk_div [3]),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|always0~0 .lut_mask = 16'h0008;
defparam \i2c_ri_inst|i2c_phy_inst|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N0
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|always0~1 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|always0~1_combout  = ((!\i2c_ri_inst|i2c_phy_inst|tx_active~q  & !\i2c_ri_inst|i2c_phy_inst|rx_active~q )) # (!\i2c_ri_inst|i2c_phy_inst|always0~0_combout )

	.dataa(\i2c_ri_inst|i2c_phy_inst|tx_active~q ),
	.datab(\i2c_ri_inst|i2c_phy_inst|rx_active~q ),
	.datac(gnd),
	.datad(\i2c_ri_inst|i2c_phy_inst|always0~0_combout ),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|always0~1 .lut_mask = 16'h11FF;
defparam \i2c_ri_inst|i2c_phy_inst|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N12
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|tx_frame[9]~4 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|tx_frame[9]~4_combout  = (\rst~q  & ((\i2c_ri_inst|i2c_phy_inst|always0~11_combout ) # ((\i2c_ri_inst|i2c_phy_inst|always0~7_combout ) # (!\i2c_ri_inst|i2c_phy_inst|always0~1_combout ))))

	.dataa(\i2c_ri_inst|i2c_phy_inst|always0~11_combout ),
	.datab(\i2c_ri_inst|i2c_phy_inst|always0~1_combout ),
	.datac(\rst~q ),
	.datad(\i2c_ri_inst|i2c_phy_inst|always0~7_combout ),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|tx_frame[9]~4_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame[9]~4 .lut_mask = 16'hF0B0;
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame[9]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N29
dffeas \i2c_ri_inst|i2c_phy_inst|tx_frame[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\i2c_ri_inst|i2c_phy_inst|always0~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2c_ri_inst|i2c_phy_inst|tx_frame[9]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|i2c_phy_inst|tx_frame [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame[0] .is_wysiwyg = "true";
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N6
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|tx_frame[1]~5 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|tx_frame[1]~5_combout  = (!\i2c_ri_inst|i2c_phy_inst|always0~7_combout  & ((\i2c_ri_inst|i2c_phy_inst|always0~11_combout ) # ((!\i2c_ri_inst|i2c_phy_inst|tx_frame [0] & !\i2c_ri_inst|i2c_phy_inst|always0~1_combout ))))

	.dataa(\i2c_ri_inst|i2c_phy_inst|always0~7_combout ),
	.datab(\i2c_ri_inst|i2c_phy_inst|tx_frame [0]),
	.datac(\i2c_ri_inst|i2c_phy_inst|always0~11_combout ),
	.datad(\i2c_ri_inst|i2c_phy_inst|always0~1_combout ),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|tx_frame[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame[1]~5 .lut_mask = 16'h5051;
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N27
dffeas \CPU_inst|shift_merge0|RBD_reg[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|Mux3~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|shift_merge0|RBD_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|RBD_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|RBD_reg[4] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|RBD_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N24
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_in~1 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_in~1_combout  = (\CPU_inst|latch_address_w4~q  & ((\CPU_inst|shift_merge0|RBD_reg [4]))) # (!\CPU_inst|latch_address_w4~q  & (\CPU_inst|shift_merge0|LBD_reg [4]))

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|LBD_reg [4]),
	.datac(\CPU_inst|latch_address_w4~q ),
	.datad(\CPU_inst|shift_merge0|RBD_reg [4]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_in~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_in~1 .lut_mask = 16'hFC0C;
defparam \CPU_inst|shift_merge0|merge_in~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N25
dffeas \CPU_inst|shift_merge0|merge_in[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|merge_in~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|merge_in [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_in[4] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|merge_in[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N30
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~3 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~3_combout  = (\CPU_inst|shift_merge0|shift_reg [1]) # ((\CPU_inst|shift_merge0|merge_mask [1] & \CPU_inst|shift_merge0|merge_in [4]))

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|merge_mask [1]),
	.datac(\CPU_inst|shift_merge0|shift_reg [1]),
	.datad(\CPU_inst|shift_merge0|merge_in [4]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~3 .lut_mask = 16'hFCF0;
defparam \CPU_inst|shift_merge0|merge_result~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N26
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~1 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~1_combout  = (\CPU_inst|shift_merge0|shift_reg [3]) # ((\CPU_inst|shift_merge0|merge_mask [3] & \CPU_inst|shift_merge0|merge_in [4]))

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|merge_mask [3]),
	.datac(\CPU_inst|shift_merge0|shift_reg [3]),
	.datad(\CPU_inst|shift_merge0|merge_in [4]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~1 .lut_mask = 16'hFCF0;
defparam \CPU_inst|shift_merge0|merge_result~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N18
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~2 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~2_combout  = (\CPU_inst|shift_merge0|shift_reg [4]) # ((\CPU_inst|shift_merge0|merge_mask [4] & \CPU_inst|shift_merge0|merge_in [4]))

	.dataa(\CPU_inst|shift_merge0|shift_reg [4]),
	.datab(\CPU_inst|shift_merge0|merge_mask [4]),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|merge_in [4]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~2 .lut_mask = 16'hEEAA;
defparam \CPU_inst|shift_merge0|merge_result~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N28
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux3~3 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux3~3_combout  = (\CPU_inst|merge_D05 [0] & ((\CPU_inst|shift_merge0|merge_result~1_combout ) # ((\CPU_inst|merge_D05 [1])))) # (!\CPU_inst|merge_D05 [0] & (((!\CPU_inst|merge_D05 [1] & \CPU_inst|shift_merge0|merge_result~2_combout 
// ))))

	.dataa(\CPU_inst|shift_merge0|merge_result~1_combout ),
	.datab(\CPU_inst|merge_D05 [0]),
	.datac(\CPU_inst|merge_D05 [1]),
	.datad(\CPU_inst|shift_merge0|merge_result~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux3~3 .lut_mask = 16'hCBC8;
defparam \CPU_inst|shift_merge0|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N16
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~0 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~0_combout  = (\CPU_inst|shift_merge0|shift_reg [2]) # ((\CPU_inst|shift_merge0|merge_mask [2] & \CPU_inst|shift_merge0|merge_in [4]))

	.dataa(\CPU_inst|shift_merge0|merge_mask [2]),
	.datab(\CPU_inst|shift_merge0|shift_reg [2]),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|merge_in [4]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~0 .lut_mask = 16'hEECC;
defparam \CPU_inst|shift_merge0|merge_result~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N24
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux3~4 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux3~4_combout  = (\CPU_inst|shift_merge0|Mux3~3_combout  & ((\CPU_inst|shift_merge0|merge_result~3_combout ) # ((!\CPU_inst|merge_D05 [1])))) # (!\CPU_inst|shift_merge0|Mux3~3_combout  & (((\CPU_inst|merge_D05 [1] & 
// \CPU_inst|shift_merge0|merge_result~0_combout ))))

	.dataa(\CPU_inst|shift_merge0|merge_result~3_combout ),
	.datab(\CPU_inst|shift_merge0|Mux3~3_combout ),
	.datac(\CPU_inst|merge_D05 [1]),
	.datad(\CPU_inst|shift_merge0|merge_result~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux3~4 .lut_mask = 16'hBC8C;
defparam \CPU_inst|shift_merge0|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N22
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux3~1 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux3~1_combout  = (\CPU_inst|merge_D05 [1] & (((\CPU_inst|shift_merge0|merge_mask [6] & \CPU_inst|shift_merge0|merge_in [4])))) # (!\CPU_inst|merge_D05 [1] & (\CPU_inst|shift_merge0|shift_reg [0]))

	.dataa(\CPU_inst|shift_merge0|shift_reg [0]),
	.datab(\CPU_inst|shift_merge0|merge_mask [6]),
	.datac(\CPU_inst|merge_D05 [1]),
	.datad(\CPU_inst|shift_merge0|merge_in [4]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux3~1 .lut_mask = 16'hCA0A;
defparam \CPU_inst|shift_merge0|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N0
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux3~0 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux3~0_combout  = (\CPU_inst|merge_D05 [1] & (\CPU_inst|shift_merge0|merge_mask [5])) # (!\CPU_inst|merge_D05 [1] & ((\CPU_inst|shift_merge0|merge_mask [7])))

	.dataa(\CPU_inst|shift_merge0|merge_mask [5]),
	.datab(\CPU_inst|merge_D05 [1]),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|merge_mask [7]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux3~0 .lut_mask = 16'hBB88;
defparam \CPU_inst|shift_merge0|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N24
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux3~2 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux3~2_combout  = (\CPU_inst|merge_D05 [0] & (((\CPU_inst|shift_merge0|Mux3~0_combout  & \CPU_inst|shift_merge0|merge_in [4])))) # (!\CPU_inst|merge_D05 [0] & (\CPU_inst|shift_merge0|Mux3~1_combout ))

	.dataa(\CPU_inst|shift_merge0|Mux3~1_combout ),
	.datab(\CPU_inst|shift_merge0|Mux3~0_combout ),
	.datac(\CPU_inst|merge_D05 [0]),
	.datad(\CPU_inst|shift_merge0|merge_in [4]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux3~2 .lut_mask = 16'hCA0A;
defparam \CPU_inst|shift_merge0|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N26
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux3~5 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux3~5_combout  = (\CPU_inst|merge_D05 [2] & ((\CPU_inst|shift_merge0|Mux3~2_combout ))) # (!\CPU_inst|merge_D05 [2] & (\CPU_inst|shift_merge0|Mux3~4_combout ))

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|Mux3~4_combout ),
	.datac(\CPU_inst|merge_D05 [2]),
	.datad(\CPU_inst|shift_merge0|Mux3~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux3~5 .lut_mask = 16'hFC0C;
defparam \CPU_inst|shift_merge0|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N1
dffeas \CPU_inst|shift_merge0|LBD_reg[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|Mux3~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|shift_merge0|LBD_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|LBD_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|LBD_reg[4] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|LBD_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N4
cycloneive_lcell_comb \i2c_ri_inst|master_ack~0 (
// Equation(s):
// \i2c_ri_inst|master_ack~0_combout  = (\i2c_ri_inst|write_req~0_combout  & (\CPU_inst|shift_merge0|LBD_reg [4])) # (!\i2c_ri_inst|write_req~0_combout  & ((\i2c_ri_inst|master_ack~q )))

	.dataa(\CPU_inst|shift_merge0|LBD_reg [4]),
	.datab(gnd),
	.datac(\i2c_ri_inst|master_ack~q ),
	.datad(\i2c_ri_inst|write_req~0_combout ),
	.cin(gnd),
	.combout(\i2c_ri_inst|master_ack~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|master_ack~0 .lut_mask = 16'hAAF0;
defparam \i2c_ri_inst|master_ack~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N5
dffeas \i2c_ri_inst|master_ack (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\i2c_ri_inst|master_ack~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|master_ack~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|master_ack .is_wysiwyg = "true";
defparam \i2c_ri_inst|master_ack .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N14
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|tx_frame[1]~6 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|tx_frame[1]~6_combout  = (!\i2c_ri_inst|i2c_phy_inst|tx_frame[1]~5_combout  & ((\i2c_ri_inst|master_ack~q ) # ((!\i2c_ri_inst|i2c_phy_inst|always0~1_combout  & !\i2c_ri_inst|i2c_phy_inst|always0~7_combout ))))

	.dataa(\i2c_ri_inst|i2c_phy_inst|tx_frame[1]~5_combout ),
	.datab(\i2c_ri_inst|master_ack~q ),
	.datac(\i2c_ri_inst|i2c_phy_inst|always0~1_combout ),
	.datad(\i2c_ri_inst|i2c_phy_inst|always0~7_combout ),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|tx_frame[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame[1]~6 .lut_mask = 16'h4445;
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N15
dffeas \i2c_ri_inst|i2c_phy_inst|tx_frame[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\i2c_ri_inst|i2c_phy_inst|tx_frame[1]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_ri_inst|i2c_phy_inst|tx_frame[9]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|i2c_phy_inst|tx_frame [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame[1] .is_wysiwyg = "true";
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N8
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|tx_frame~7 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|tx_frame~7_combout  = (!\i2c_ri_inst|i2c_phy_inst|always0~7_combout  & ((\i2c_ri_inst|i2c_phy_inst|always0~11_combout  & (!\i2c_ri_inst|data_from_master [0])) # (!\i2c_ri_inst|i2c_phy_inst|always0~11_combout  & 
// ((\i2c_ri_inst|i2c_phy_inst|tx_frame [1])))))

	.dataa(\i2c_ri_inst|data_from_master [0]),
	.datab(\i2c_ri_inst|i2c_phy_inst|tx_frame [1]),
	.datac(\i2c_ri_inst|i2c_phy_inst|always0~11_combout ),
	.datad(\i2c_ri_inst|i2c_phy_inst|always0~7_combout ),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|tx_frame~7_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame~7 .lut_mask = 16'h005C;
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N9
dffeas \i2c_ri_inst|i2c_phy_inst|tx_frame[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\i2c_ri_inst|i2c_phy_inst|tx_frame~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_ri_inst|i2c_phy_inst|tx_frame[9]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|i2c_phy_inst|tx_frame [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame[2] .is_wysiwyg = "true";
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N2
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|tx_frame~8 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|tx_frame~8_combout  = (!\i2c_ri_inst|i2c_phy_inst|always0~7_combout  & ((\i2c_ri_inst|i2c_phy_inst|always0~11_combout  & (!\i2c_ri_inst|data_from_master [1])) # (!\i2c_ri_inst|i2c_phy_inst|always0~11_combout  & 
// ((\i2c_ri_inst|i2c_phy_inst|tx_frame [2])))))

	.dataa(\i2c_ri_inst|data_from_master [1]),
	.datab(\i2c_ri_inst|i2c_phy_inst|tx_frame [2]),
	.datac(\i2c_ri_inst|i2c_phy_inst|always0~11_combout ),
	.datad(\i2c_ri_inst|i2c_phy_inst|always0~7_combout ),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|tx_frame~8_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame~8 .lut_mask = 16'h005C;
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N3
dffeas \i2c_ri_inst|i2c_phy_inst|tx_frame[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\i2c_ri_inst|i2c_phy_inst|tx_frame~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_ri_inst|i2c_phy_inst|tx_frame[9]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|i2c_phy_inst|tx_frame [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame[3] .is_wysiwyg = "true";
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y18_N23
dffeas \i2c_ri_inst|data_from_master[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2c_ri_inst|data_from_master[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|data_from_master [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|data_from_master[2] .is_wysiwyg = "true";
defparam \i2c_ri_inst|data_from_master[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N4
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|tx_frame~9 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|tx_frame~9_combout  = (!\i2c_ri_inst|i2c_phy_inst|always0~7_combout  & ((\i2c_ri_inst|i2c_phy_inst|always0~11_combout  & ((!\i2c_ri_inst|data_from_master [2]))) # (!\i2c_ri_inst|i2c_phy_inst|always0~11_combout  & 
// (\i2c_ri_inst|i2c_phy_inst|tx_frame [3]))))

	.dataa(\i2c_ri_inst|i2c_phy_inst|always0~7_combout ),
	.datab(\i2c_ri_inst|i2c_phy_inst|tx_frame [3]),
	.datac(\i2c_ri_inst|i2c_phy_inst|always0~11_combout ),
	.datad(\i2c_ri_inst|data_from_master [2]),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|tx_frame~9_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame~9 .lut_mask = 16'h0454;
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N5
dffeas \i2c_ri_inst|i2c_phy_inst|tx_frame[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\i2c_ri_inst|i2c_phy_inst|tx_frame~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_ri_inst|i2c_phy_inst|tx_frame[9]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|i2c_phy_inst|tx_frame [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame[4] .is_wysiwyg = "true";
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N22
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|tx_frame~10 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|tx_frame~10_combout  = (!\i2c_ri_inst|i2c_phy_inst|always0~7_combout  & ((\i2c_ri_inst|i2c_phy_inst|always0~11_combout  & (!\i2c_ri_inst|data_from_master [3])) # (!\i2c_ri_inst|i2c_phy_inst|always0~11_combout  & 
// ((\i2c_ri_inst|i2c_phy_inst|tx_frame [4])))))

	.dataa(\i2c_ri_inst|i2c_phy_inst|always0~11_combout ),
	.datab(\i2c_ri_inst|data_from_master [3]),
	.datac(\i2c_ri_inst|i2c_phy_inst|tx_frame [4]),
	.datad(\i2c_ri_inst|i2c_phy_inst|always0~7_combout ),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|tx_frame~10_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame~10 .lut_mask = 16'h0072;
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N23
dffeas \i2c_ri_inst|i2c_phy_inst|tx_frame[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\i2c_ri_inst|i2c_phy_inst|tx_frame~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_ri_inst|i2c_phy_inst|tx_frame[9]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|i2c_phy_inst|tx_frame [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame[5] .is_wysiwyg = "true";
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N10
cycloneive_lcell_comb \i2c_ri_inst|data_from_master[4]~feeder (
// Equation(s):
// \i2c_ri_inst|data_from_master[4]~feeder_combout  = \CPU_inst|shift_merge0|LBD_reg [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|LBD_reg [4]),
	.cin(gnd),
	.combout(\i2c_ri_inst|data_from_master[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|data_from_master[4]~feeder .lut_mask = 16'hFF00;
defparam \i2c_ri_inst|data_from_master[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N11
dffeas \i2c_ri_inst|data_from_master[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\i2c_ri_inst|data_from_master[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_ri_inst|data_from_master[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|data_from_master [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|data_from_master[4] .is_wysiwyg = "true";
defparam \i2c_ri_inst|data_from_master[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N0
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|tx_frame~11 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|tx_frame~11_combout  = (!\i2c_ri_inst|i2c_phy_inst|always0~7_combout  & ((\i2c_ri_inst|i2c_phy_inst|always0~11_combout  & ((!\i2c_ri_inst|data_from_master [4]))) # (!\i2c_ri_inst|i2c_phy_inst|always0~11_combout  & 
// (\i2c_ri_inst|i2c_phy_inst|tx_frame [5]))))

	.dataa(\i2c_ri_inst|i2c_phy_inst|tx_frame [5]),
	.datab(\i2c_ri_inst|data_from_master [4]),
	.datac(\i2c_ri_inst|i2c_phy_inst|always0~11_combout ),
	.datad(\i2c_ri_inst|i2c_phy_inst|always0~7_combout ),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|tx_frame~11_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame~11 .lut_mask = 16'h003A;
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N1
dffeas \i2c_ri_inst|i2c_phy_inst|tx_frame[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\i2c_ri_inst|i2c_phy_inst|tx_frame~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_ri_inst|i2c_phy_inst|tx_frame[9]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|i2c_phy_inst|tx_frame [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame[6] .is_wysiwyg = "true";
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y17_N19
dffeas \CPU_inst|shift_merge0|RBD_reg[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|Mux2~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|shift_merge0|RBD_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|RBD_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|RBD_reg[5] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|RBD_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N2
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_in~2 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_in~2_combout  = (\CPU_inst|latch_address_w4~q  & ((\CPU_inst|shift_merge0|RBD_reg [5]))) # (!\CPU_inst|latch_address_w4~q  & (\CPU_inst|shift_merge0|LBD_reg [5]))

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|LBD_reg [5]),
	.datac(\CPU_inst|latch_address_w4~q ),
	.datad(\CPU_inst|shift_merge0|RBD_reg [5]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_in~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_in~2 .lut_mask = 16'hFC0C;
defparam \CPU_inst|shift_merge0|merge_in~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N3
dffeas \CPU_inst|shift_merge0|merge_in[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|merge_in~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|merge_in [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_in[5] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|merge_in[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N26
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~6 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~6_combout  = (\CPU_inst|shift_merge0|shift_reg [4]) # ((\CPU_inst|shift_merge0|merge_in [5] & \CPU_inst|shift_merge0|merge_mask [4]))

	.dataa(\CPU_inst|shift_merge0|shift_reg [4]),
	.datab(\CPU_inst|shift_merge0|merge_in [5]),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|merge_mask [4]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~6 .lut_mask = 16'hEEAA;
defparam \CPU_inst|shift_merge0|merge_result~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N16
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~7 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~7_combout  = (\CPU_inst|shift_merge0|shift_reg [5]) # ((\CPU_inst|shift_merge0|merge_mask [5] & \CPU_inst|shift_merge0|merge_in [5]))

	.dataa(\CPU_inst|shift_merge0|merge_mask [5]),
	.datab(\CPU_inst|shift_merge0|merge_in [5]),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|shift_reg [5]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~7 .lut_mask = 16'hFF88;
defparam \CPU_inst|shift_merge0|merge_result~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N28
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux2~3 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux2~3_combout  = (\CPU_inst|merge_D05 [1] & (((\CPU_inst|merge_D05 [0])))) # (!\CPU_inst|merge_D05 [1] & ((\CPU_inst|merge_D05 [0] & (\CPU_inst|shift_merge0|merge_result~6_combout )) # (!\CPU_inst|merge_D05 [0] & 
// ((\CPU_inst|shift_merge0|merge_result~7_combout )))))

	.dataa(\CPU_inst|shift_merge0|merge_result~6_combout ),
	.datab(\CPU_inst|shift_merge0|merge_result~7_combout ),
	.datac(\CPU_inst|merge_D05 [1]),
	.datad(\CPU_inst|merge_D05 [0]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux2~3 .lut_mask = 16'hFA0C;
defparam \CPU_inst|shift_merge0|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N22
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~8 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~8_combout  = (\CPU_inst|shift_merge0|shift_reg [2]) # ((\CPU_inst|shift_merge0|merge_mask [2] & \CPU_inst|shift_merge0|merge_in [5]))

	.dataa(\CPU_inst|shift_merge0|shift_reg [2]),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|merge_mask [2]),
	.datad(\CPU_inst|shift_merge0|merge_in [5]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~8 .lut_mask = 16'hFAAA;
defparam \CPU_inst|shift_merge0|merge_result~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N24
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~5 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~5_combout  = (\CPU_inst|shift_merge0|shift_reg [3]) # ((\CPU_inst|shift_merge0|merge_mask [3] & \CPU_inst|shift_merge0|merge_in [5]))

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|merge_mask [3]),
	.datac(\CPU_inst|shift_merge0|merge_in [5]),
	.datad(\CPU_inst|shift_merge0|shift_reg [3]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~5 .lut_mask = 16'hFFC0;
defparam \CPU_inst|shift_merge0|merge_result~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N0
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux2~4 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux2~4_combout  = (\CPU_inst|merge_D05 [1] & ((\CPU_inst|shift_merge0|Mux2~3_combout  & (\CPU_inst|shift_merge0|merge_result~8_combout )) # (!\CPU_inst|shift_merge0|Mux2~3_combout  & ((\CPU_inst|shift_merge0|merge_result~5_combout 
// ))))) # (!\CPU_inst|merge_D05 [1] & (\CPU_inst|shift_merge0|Mux2~3_combout ))

	.dataa(\CPU_inst|merge_D05 [1]),
	.datab(\CPU_inst|shift_merge0|Mux2~3_combout ),
	.datac(\CPU_inst|shift_merge0|merge_result~8_combout ),
	.datad(\CPU_inst|shift_merge0|merge_result~5_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux2~4 .lut_mask = 16'hE6C4;
defparam \CPU_inst|shift_merge0|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N30
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux2~0 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux2~0_combout  = (\CPU_inst|merge_D05 [1] & (((\CPU_inst|shift_merge0|merge_in [5])))) # (!\CPU_inst|merge_D05 [1] & ((\CPU_inst|shift_merge0|shift_reg [1]) # ((\CPU_inst|shift_merge0|merge_mask [1] & 
// \CPU_inst|shift_merge0|merge_in [5]))))

	.dataa(\CPU_inst|shift_merge0|merge_mask [1]),
	.datab(\CPU_inst|shift_merge0|shift_reg [1]),
	.datac(\CPU_inst|merge_D05 [1]),
	.datad(\CPU_inst|shift_merge0|merge_in [5]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux2~0 .lut_mask = 16'hFE0C;
defparam \CPU_inst|shift_merge0|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N20
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux2~1 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux2~1_combout  = (\CPU_inst|merge_D05 [0] & (\CPU_inst|merge_D05 [1])) # (!\CPU_inst|merge_D05 [0] & (\CPU_inst|shift_merge0|Mux2~0_combout  & ((\CPU_inst|shift_merge0|merge_mask [7]) # (!\CPU_inst|merge_D05 [1]))))

	.dataa(\CPU_inst|merge_D05 [1]),
	.datab(\CPU_inst|shift_merge0|Mux2~0_combout ),
	.datac(\CPU_inst|shift_merge0|merge_mask [7]),
	.datad(\CPU_inst|merge_D05 [0]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux2~1 .lut_mask = 16'hAAC4;
defparam \CPU_inst|shift_merge0|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N4
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~4 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~4_combout  = (\CPU_inst|shift_merge0|merge_mask [6] & \CPU_inst|shift_merge0|merge_in [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|merge_mask [6]),
	.datad(\CPU_inst|shift_merge0|merge_in [5]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~4 .lut_mask = 16'hF000;
defparam \CPU_inst|shift_merge0|merge_result~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N6
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux2~2 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux2~2_combout  = (\CPU_inst|merge_D05 [0] & ((\CPU_inst|shift_merge0|Mux2~1_combout  & ((\CPU_inst|shift_merge0|merge_result~4_combout ))) # (!\CPU_inst|shift_merge0|Mux2~1_combout  & (\CPU_inst|shift_merge0|shift_reg [0])))) # 
// (!\CPU_inst|merge_D05 [0] & (\CPU_inst|shift_merge0|Mux2~1_combout ))

	.dataa(\CPU_inst|merge_D05 [0]),
	.datab(\CPU_inst|shift_merge0|Mux2~1_combout ),
	.datac(\CPU_inst|shift_merge0|shift_reg [0]),
	.datad(\CPU_inst|shift_merge0|merge_result~4_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux2~2 .lut_mask = 16'hEC64;
defparam \CPU_inst|shift_merge0|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N18
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux2~5 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux2~5_combout  = (\CPU_inst|merge_D05 [2] & ((\CPU_inst|shift_merge0|Mux2~2_combout ))) # (!\CPU_inst|merge_D05 [2] & (\CPU_inst|shift_merge0|Mux2~4_combout ))

	.dataa(\CPU_inst|merge_D05 [2]),
	.datab(\CPU_inst|shift_merge0|Mux2~4_combout ),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|Mux2~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux2~5 .lut_mask = 16'hEE44;
defparam \CPU_inst|shift_merge0|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N16
cycloneive_lcell_comb \CPU_inst|shift_merge0|LBD_reg[5]~feeder (
// Equation(s):
// \CPU_inst|shift_merge0|LBD_reg[5]~feeder_combout  = \CPU_inst|shift_merge0|Mux2~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|Mux2~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|LBD_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|LBD_reg[5]~feeder .lut_mask = 16'hF0F0;
defparam \CPU_inst|shift_merge0|LBD_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N17
dffeas \CPU_inst|shift_merge0|LBD_reg[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|LBD_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|shift_merge0|LBD_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|LBD_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|LBD_reg[5] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|LBD_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y18_N5
dffeas \i2c_ri_inst|data_from_master[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2c_ri_inst|data_from_master[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|data_from_master [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|data_from_master[5] .is_wysiwyg = "true";
defparam \i2c_ri_inst|data_from_master[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N18
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|tx_frame~12 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|tx_frame~12_combout  = (!\i2c_ri_inst|i2c_phy_inst|always0~7_combout  & ((\i2c_ri_inst|i2c_phy_inst|always0~11_combout  & ((!\i2c_ri_inst|data_from_master [5]))) # (!\i2c_ri_inst|i2c_phy_inst|always0~11_combout  & 
// (\i2c_ri_inst|i2c_phy_inst|tx_frame [6]))))

	.dataa(\i2c_ri_inst|i2c_phy_inst|always0~11_combout ),
	.datab(\i2c_ri_inst|i2c_phy_inst|tx_frame [6]),
	.datac(\i2c_ri_inst|data_from_master [5]),
	.datad(\i2c_ri_inst|i2c_phy_inst|always0~7_combout ),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|tx_frame~12_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame~12 .lut_mask = 16'h004E;
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N19
dffeas \i2c_ri_inst|i2c_phy_inst|tx_frame[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\i2c_ri_inst|i2c_phy_inst|tx_frame~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_ri_inst|i2c_phy_inst|tx_frame[9]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|i2c_phy_inst|tx_frame [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame[7] .is_wysiwyg = "true";
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N30
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|tx_frame~13 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|tx_frame~13_combout  = (!\i2c_ri_inst|i2c_phy_inst|always0~7_combout  & ((\i2c_ri_inst|i2c_phy_inst|always0~11_combout  & (!\i2c_ri_inst|data_from_master [6])) # (!\i2c_ri_inst|i2c_phy_inst|always0~11_combout  & 
// ((\i2c_ri_inst|i2c_phy_inst|tx_frame [7])))))

	.dataa(\i2c_ri_inst|data_from_master [6]),
	.datab(\i2c_ri_inst|i2c_phy_inst|tx_frame [7]),
	.datac(\i2c_ri_inst|i2c_phy_inst|always0~11_combout ),
	.datad(\i2c_ri_inst|i2c_phy_inst|always0~7_combout ),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|tx_frame~13_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame~13 .lut_mask = 16'h005C;
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N31
dffeas \i2c_ri_inst|i2c_phy_inst|tx_frame[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\i2c_ri_inst|i2c_phy_inst|tx_frame~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_ri_inst|i2c_phy_inst|tx_frame[9]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|i2c_phy_inst|tx_frame [8]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame[8] .is_wysiwyg = "true";
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N20
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|always0~9 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|always0~9_combout  = (!\i2c_ri_inst|i2c_phy_inst|tx_frame [5] & (!\i2c_ri_inst|i2c_phy_inst|tx_frame [6] & (!\i2c_ri_inst|i2c_phy_inst|tx_frame [4] & !\i2c_ri_inst|i2c_phy_inst|tx_frame [7])))

	.dataa(\i2c_ri_inst|i2c_phy_inst|tx_frame [5]),
	.datab(\i2c_ri_inst|i2c_phy_inst|tx_frame [6]),
	.datac(\i2c_ri_inst|i2c_phy_inst|tx_frame [4]),
	.datad(\i2c_ri_inst|i2c_phy_inst|tx_frame [7]),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|always0~9_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|always0~9 .lut_mask = 16'h0001;
defparam \i2c_ri_inst|i2c_phy_inst|always0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N28
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|always0~8 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|always0~8_combout  = (!\i2c_ri_inst|i2c_phy_inst|tx_frame [2] & (!\i2c_ri_inst|i2c_phy_inst|tx_frame [1] & (!\i2c_ri_inst|i2c_phy_inst|tx_frame [0] & !\i2c_ri_inst|i2c_phy_inst|tx_frame [3])))

	.dataa(\i2c_ri_inst|i2c_phy_inst|tx_frame [2]),
	.datab(\i2c_ri_inst|i2c_phy_inst|tx_frame [1]),
	.datac(\i2c_ri_inst|i2c_phy_inst|tx_frame [0]),
	.datad(\i2c_ri_inst|i2c_phy_inst|tx_frame [3]),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|always0~8_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|always0~8 .lut_mask = 16'h0001;
defparam \i2c_ri_inst|i2c_phy_inst|always0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N16
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|always0~10 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|always0~10_combout  = (!\i2c_ri_inst|i2c_phy_inst|tx_frame [8] & (\i2c_ri_inst|i2c_phy_inst|always0~9_combout  & (\i2c_ri_inst|i2c_phy_inst|always0~2_combout  & \i2c_ri_inst|i2c_phy_inst|always0~8_combout )))

	.dataa(\i2c_ri_inst|i2c_phy_inst|tx_frame [8]),
	.datab(\i2c_ri_inst|i2c_phy_inst|always0~9_combout ),
	.datac(\i2c_ri_inst|i2c_phy_inst|always0~2_combout ),
	.datad(\i2c_ri_inst|i2c_phy_inst|always0~8_combout ),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|always0~10_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|always0~10 .lut_mask = 16'h4000;
defparam \i2c_ri_inst|i2c_phy_inst|always0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N10
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|tx_active~2 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|tx_active~2_combout  = (\i2c_ri_inst|i2c_phy_inst|tx_active~q  & (!\i2c_ri_inst|i2c_phy_inst|always0~10_combout )) # (!\i2c_ri_inst|i2c_phy_inst|tx_active~q  & (((\i2c_ri_inst|i2c_phy_inst|write_req_flag~q  & 
// \i2c_ri_inst|i2c_phy_inst|always0~2_combout ))))

	.dataa(\i2c_ri_inst|i2c_phy_inst|always0~10_combout ),
	.datab(\i2c_ri_inst|i2c_phy_inst|write_req_flag~q ),
	.datac(\i2c_ri_inst|i2c_phy_inst|tx_active~q ),
	.datad(\i2c_ri_inst|i2c_phy_inst|always0~2_combout ),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|tx_active~2_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|tx_active~2 .lut_mask = 16'h5C50;
defparam \i2c_ri_inst|i2c_phy_inst|tx_active~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N11
dffeas \i2c_ri_inst|i2c_phy_inst|tx_active (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\i2c_ri_inst|i2c_phy_inst|tx_active~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|i2c_phy_inst|tx_active~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|tx_active .is_wysiwyg = "true";
defparam \i2c_ri_inst|i2c_phy_inst|tx_active .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N0
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|rx_frame[8]~0 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|rx_frame[8]~0_combout  = (\rst~q  & (\i2c_ri_inst|i2c_phy_inst|always0~2_combout  & ((\i2c_ri_inst|i2c_phy_inst|tx_active~q ) # (\i2c_ri_inst|i2c_phy_inst|rx_active~q ))))

	.dataa(\i2c_ri_inst|i2c_phy_inst|tx_active~q ),
	.datab(\i2c_ri_inst|i2c_phy_inst|rx_active~q ),
	.datac(\rst~q ),
	.datad(\i2c_ri_inst|i2c_phy_inst|always0~2_combout ),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|rx_frame[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|rx_frame[8]~0 .lut_mask = 16'hE000;
defparam \i2c_ri_inst|i2c_phy_inst|rx_frame[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N7
dffeas \i2c_ri_inst|i2c_phy_inst|rx_frame[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\i2c_ri_inst|i2c_phy_inst|rx_frame[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_ri_inst|i2c_phy_inst|rx_frame[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|i2c_phy_inst|rx_frame [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|rx_frame[0] .is_wysiwyg = "true";
defparam \i2c_ri_inst|i2c_phy_inst|rx_frame[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N22
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|rx_frame[1]~feeder (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|rx_frame[1]~feeder_combout  = \i2c_ri_inst|i2c_phy_inst|rx_frame [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i2c_ri_inst|i2c_phy_inst|rx_frame [0]),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|rx_frame[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|rx_frame[1]~feeder .lut_mask = 16'hFF00;
defparam \i2c_ri_inst|i2c_phy_inst|rx_frame[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N23
dffeas \i2c_ri_inst|i2c_phy_inst|rx_frame[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\i2c_ri_inst|i2c_phy_inst|rx_frame[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_ri_inst|i2c_phy_inst|rx_frame[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|i2c_phy_inst|rx_frame [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|rx_frame[1] .is_wysiwyg = "true";
defparam \i2c_ri_inst|i2c_phy_inst|rx_frame[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N28
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|rx_frame[2]~feeder (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|rx_frame[2]~feeder_combout  = \i2c_ri_inst|i2c_phy_inst|rx_frame [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\i2c_ri_inst|i2c_phy_inst|rx_frame [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|rx_frame[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|rx_frame[2]~feeder .lut_mask = 16'hF0F0;
defparam \i2c_ri_inst|i2c_phy_inst|rx_frame[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N29
dffeas \i2c_ri_inst|i2c_phy_inst|rx_frame[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\i2c_ri_inst|i2c_phy_inst|rx_frame[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_ri_inst|i2c_phy_inst|rx_frame[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|i2c_phy_inst|rx_frame [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|rx_frame[2] .is_wysiwyg = "true";
defparam \i2c_ri_inst|i2c_phy_inst|rx_frame[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N10
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|rx_frame[3]~feeder (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|rx_frame[3]~feeder_combout  = \i2c_ri_inst|i2c_phy_inst|rx_frame [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i2c_ri_inst|i2c_phy_inst|rx_frame [2]),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|rx_frame[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|rx_frame[3]~feeder .lut_mask = 16'hFF00;
defparam \i2c_ri_inst|i2c_phy_inst|rx_frame[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N11
dffeas \i2c_ri_inst|i2c_phy_inst|rx_frame[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\i2c_ri_inst|i2c_phy_inst|rx_frame[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_ri_inst|i2c_phy_inst|rx_frame[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|i2c_phy_inst|rx_frame [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|rx_frame[3] .is_wysiwyg = "true";
defparam \i2c_ri_inst|i2c_phy_inst|rx_frame[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N18
cycloneive_lcell_comb \i2c_ri_inst|to_CPU~7 (
// Equation(s):
// \i2c_ri_inst|to_CPU~7_combout  = (!\CPU_inst|reg_file0|ivr_reg [0] & (\rst~q  & \i2c_ri_inst|i2c_phy_inst|rx_frame [3]))

	.dataa(gnd),
	.datab(\CPU_inst|reg_file0|ivr_reg [0]),
	.datac(\rst~q ),
	.datad(\i2c_ri_inst|i2c_phy_inst|rx_frame [3]),
	.cin(gnd),
	.combout(\i2c_ri_inst|to_CPU~7_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|to_CPU~7 .lut_mask = 16'h3000;
defparam \i2c_ri_inst|to_CPU~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N19
dffeas \i2c_ri_inst|to_CPU[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\i2c_ri_inst|to_CPU~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|to_CPU [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|to_CPU[2] .is_wysiwyg = "true";
defparam \i2c_ri_inst|to_CPU[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N22
cycloneive_lcell_comb intcon_en(
// Equation(s):
// \intcon_en~combout  = (\WideAnd2~3_combout  & (!\CPU_inst|reg_file0|ivr_reg [4] & (\CPU_inst|reg_file0|ivr_reg [1] & \CPU_inst|reg_file0|ivr_reg [2])))

	.dataa(\WideAnd2~3_combout ),
	.datab(\CPU_inst|reg_file0|ivr_reg [4]),
	.datac(\CPU_inst|reg_file0|ivr_reg [1]),
	.datad(\CPU_inst|reg_file0|ivr_reg [2]),
	.cin(gnd),
	.combout(\intcon_en~combout ),
	.cout());
// synopsys translate_off
defparam intcon_en.lut_mask = 16'h2000;
defparam intcon_en.sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N23
dffeas prev_intcon_en(
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\intcon_en~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prev_intcon_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam prev_intcon_en.is_wysiwyg = "true";
defparam prev_intcon_en.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N28
cycloneive_lcell_comb \intcon_inst|always0~2 (
// Equation(s):
// \intcon_inst|always0~2_combout  = ((\CPU_inst|n_LB_w6~q ) # ((\CPU_inst|reg_file0|ivr_reg [0]) # (!\CPU_inst|WC6~q ))) # (!\intcon_en~combout )

	.dataa(\intcon_en~combout ),
	.datab(\CPU_inst|n_LB_w6~q ),
	.datac(\CPU_inst|reg_file0|ivr_reg [0]),
	.datad(\CPU_inst|WC6~q ),
	.cin(gnd),
	.combout(\intcon_inst|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|always0~2 .lut_mask = 16'hFDFF;
defparam \intcon_inst|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N0
cycloneive_lcell_comb \VGA_inst|VDG|line_count[0]~10 (
// Equation(s):
// \VGA_inst|VDG|line_count[0]~10_combout  = \VGA_inst|VDG|line_count [0] $ (VCC)
// \VGA_inst|VDG|line_count[0]~11  = CARRY(\VGA_inst|VDG|line_count [0])

	.dataa(gnd),
	.datab(\VGA_inst|VDG|line_count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_inst|VDG|line_count[0]~10_combout ),
	.cout(\VGA_inst|VDG|line_count[0]~11 ));
// synopsys translate_off
defparam \VGA_inst|VDG|line_count[0]~10 .lut_mask = 16'h33CC;
defparam \VGA_inst|VDG|line_count[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N16
cycloneive_lcell_comb \VGA_inst|VDG|line_count[8]~27 (
// Equation(s):
// \VGA_inst|VDG|line_count[8]~27_combout  = (\VGA_inst|VDG|line_count [8] & (\VGA_inst|VDG|line_count[7]~26  $ (GND))) # (!\VGA_inst|VDG|line_count [8] & (!\VGA_inst|VDG|line_count[7]~26  & VCC))
// \VGA_inst|VDG|line_count[8]~28  = CARRY((\VGA_inst|VDG|line_count [8] & !\VGA_inst|VDG|line_count[7]~26 ))

	.dataa(gnd),
	.datab(\VGA_inst|VDG|line_count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_inst|VDG|line_count[7]~26 ),
	.combout(\VGA_inst|VDG|line_count[8]~27_combout ),
	.cout(\VGA_inst|VDG|line_count[8]~28 ));
// synopsys translate_off
defparam \VGA_inst|VDG|line_count[8]~27 .lut_mask = 16'hC30C;
defparam \VGA_inst|VDG|line_count[8]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N18
cycloneive_lcell_comb \VGA_inst|VDG|line_count[9]~29 (
// Equation(s):
// \VGA_inst|VDG|line_count[9]~29_combout  = \VGA_inst|VDG|line_count [9] $ (\VGA_inst|VDG|line_count[8]~28 )

	.dataa(gnd),
	.datab(\VGA_inst|VDG|line_count [9]),
	.datac(gnd),
	.datad(gnd),
	.cin(\VGA_inst|VDG|line_count[8]~28 ),
	.combout(\VGA_inst|VDG|line_count[9]~29_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|line_count[9]~29 .lut_mask = 16'h3C3C;
defparam \VGA_inst|VDG|line_count[9]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N10
cycloneive_lcell_comb \VGA_inst|VDG|pixel_count[0]~10 (
// Equation(s):
// \VGA_inst|VDG|pixel_count[0]~10_combout  = \VGA_inst|VDG|pixel_count [0] $ (VCC)
// \VGA_inst|VDG|pixel_count[0]~11  = CARRY(\VGA_inst|VDG|pixel_count [0])

	.dataa(\VGA_inst|VDG|pixel_count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_inst|VDG|pixel_count[0]~10_combout ),
	.cout(\VGA_inst|VDG|pixel_count[0]~11 ));
// synopsys translate_off
defparam \VGA_inst|VDG|pixel_count[0]~10 .lut_mask = 16'h55AA;
defparam \VGA_inst|VDG|pixel_count[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N11
dffeas \VGA_inst|VDG|pixel_count[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|pixel_count[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_inst|VDG|pixel_count[3]~20_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|pixel_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|pixel_count[0] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|pixel_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N12
cycloneive_lcell_comb \VGA_inst|VDG|pixel_count[1]~12 (
// Equation(s):
// \VGA_inst|VDG|pixel_count[1]~12_combout  = (\VGA_inst|VDG|pixel_count [1] & (!\VGA_inst|VDG|pixel_count[0]~11 )) # (!\VGA_inst|VDG|pixel_count [1] & ((\VGA_inst|VDG|pixel_count[0]~11 ) # (GND)))
// \VGA_inst|VDG|pixel_count[1]~13  = CARRY((!\VGA_inst|VDG|pixel_count[0]~11 ) # (!\VGA_inst|VDG|pixel_count [1]))

	.dataa(\VGA_inst|VDG|pixel_count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_inst|VDG|pixel_count[0]~11 ),
	.combout(\VGA_inst|VDG|pixel_count[1]~12_combout ),
	.cout(\VGA_inst|VDG|pixel_count[1]~13 ));
// synopsys translate_off
defparam \VGA_inst|VDG|pixel_count[1]~12 .lut_mask = 16'h5A5F;
defparam \VGA_inst|VDG|pixel_count[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y6_N13
dffeas \VGA_inst|VDG|pixel_count[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|pixel_count[1]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_inst|VDG|pixel_count[3]~20_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|pixel_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|pixel_count[1] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|pixel_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N14
cycloneive_lcell_comb \VGA_inst|VDG|pixel_count[2]~14 (
// Equation(s):
// \VGA_inst|VDG|pixel_count[2]~14_combout  = (\VGA_inst|VDG|pixel_count [2] & (\VGA_inst|VDG|pixel_count[1]~13  $ (GND))) # (!\VGA_inst|VDG|pixel_count [2] & (!\VGA_inst|VDG|pixel_count[1]~13  & VCC))
// \VGA_inst|VDG|pixel_count[2]~15  = CARRY((\VGA_inst|VDG|pixel_count [2] & !\VGA_inst|VDG|pixel_count[1]~13 ))

	.dataa(gnd),
	.datab(\VGA_inst|VDG|pixel_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_inst|VDG|pixel_count[1]~13 ),
	.combout(\VGA_inst|VDG|pixel_count[2]~14_combout ),
	.cout(\VGA_inst|VDG|pixel_count[2]~15 ));
// synopsys translate_off
defparam \VGA_inst|VDG|pixel_count[2]~14 .lut_mask = 16'hC30C;
defparam \VGA_inst|VDG|pixel_count[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y6_N15
dffeas \VGA_inst|VDG|pixel_count[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|pixel_count[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_inst|VDG|pixel_count[3]~20_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|pixel_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|pixel_count[2] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|pixel_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N16
cycloneive_lcell_comb \VGA_inst|VDG|pixel_count[3]~16 (
// Equation(s):
// \VGA_inst|VDG|pixel_count[3]~16_combout  = (\VGA_inst|VDG|pixel_count [3] & (!\VGA_inst|VDG|pixel_count[2]~15 )) # (!\VGA_inst|VDG|pixel_count [3] & ((\VGA_inst|VDG|pixel_count[2]~15 ) # (GND)))
// \VGA_inst|VDG|pixel_count[3]~17  = CARRY((!\VGA_inst|VDG|pixel_count[2]~15 ) # (!\VGA_inst|VDG|pixel_count [3]))

	.dataa(gnd),
	.datab(\VGA_inst|VDG|pixel_count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_inst|VDG|pixel_count[2]~15 ),
	.combout(\VGA_inst|VDG|pixel_count[3]~16_combout ),
	.cout(\VGA_inst|VDG|pixel_count[3]~17 ));
// synopsys translate_off
defparam \VGA_inst|VDG|pixel_count[3]~16 .lut_mask = 16'h3C3F;
defparam \VGA_inst|VDG|pixel_count[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y6_N17
dffeas \VGA_inst|VDG|pixel_count[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|pixel_count[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_inst|VDG|pixel_count[3]~20_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|pixel_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|pixel_count[3] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|pixel_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N18
cycloneive_lcell_comb \VGA_inst|VDG|pixel_count[4]~18 (
// Equation(s):
// \VGA_inst|VDG|pixel_count[4]~18_combout  = (\VGA_inst|VDG|pixel_count [4] & (\VGA_inst|VDG|pixel_count[3]~17  $ (GND))) # (!\VGA_inst|VDG|pixel_count [4] & (!\VGA_inst|VDG|pixel_count[3]~17  & VCC))
// \VGA_inst|VDG|pixel_count[4]~19  = CARRY((\VGA_inst|VDG|pixel_count [4] & !\VGA_inst|VDG|pixel_count[3]~17 ))

	.dataa(gnd),
	.datab(\VGA_inst|VDG|pixel_count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_inst|VDG|pixel_count[3]~17 ),
	.combout(\VGA_inst|VDG|pixel_count[4]~18_combout ),
	.cout(\VGA_inst|VDG|pixel_count[4]~19 ));
// synopsys translate_off
defparam \VGA_inst|VDG|pixel_count[4]~18 .lut_mask = 16'hC30C;
defparam \VGA_inst|VDG|pixel_count[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y6_N19
dffeas \VGA_inst|VDG|pixel_count[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|pixel_count[4]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_inst|VDG|pixel_count[3]~20_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|pixel_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|pixel_count[4] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|pixel_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N20
cycloneive_lcell_comb \VGA_inst|VDG|pixel_count[5]~21 (
// Equation(s):
// \VGA_inst|VDG|pixel_count[5]~21_combout  = (\VGA_inst|VDG|pixel_count [5] & (!\VGA_inst|VDG|pixel_count[4]~19 )) # (!\VGA_inst|VDG|pixel_count [5] & ((\VGA_inst|VDG|pixel_count[4]~19 ) # (GND)))
// \VGA_inst|VDG|pixel_count[5]~22  = CARRY((!\VGA_inst|VDG|pixel_count[4]~19 ) # (!\VGA_inst|VDG|pixel_count [5]))

	.dataa(gnd),
	.datab(\VGA_inst|VDG|pixel_count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_inst|VDG|pixel_count[4]~19 ),
	.combout(\VGA_inst|VDG|pixel_count[5]~21_combout ),
	.cout(\VGA_inst|VDG|pixel_count[5]~22 ));
// synopsys translate_off
defparam \VGA_inst|VDG|pixel_count[5]~21 .lut_mask = 16'h3C3F;
defparam \VGA_inst|VDG|pixel_count[5]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y6_N21
dffeas \VGA_inst|VDG|pixel_count[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|pixel_count[5]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_inst|VDG|pixel_count[3]~20_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|pixel_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|pixel_count[5] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|pixel_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N22
cycloneive_lcell_comb \VGA_inst|VDG|pixel_count[6]~23 (
// Equation(s):
// \VGA_inst|VDG|pixel_count[6]~23_combout  = (\VGA_inst|VDG|pixel_count [6] & (\VGA_inst|VDG|pixel_count[5]~22  $ (GND))) # (!\VGA_inst|VDG|pixel_count [6] & (!\VGA_inst|VDG|pixel_count[5]~22  & VCC))
// \VGA_inst|VDG|pixel_count[6]~24  = CARRY((\VGA_inst|VDG|pixel_count [6] & !\VGA_inst|VDG|pixel_count[5]~22 ))

	.dataa(\VGA_inst|VDG|pixel_count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_inst|VDG|pixel_count[5]~22 ),
	.combout(\VGA_inst|VDG|pixel_count[6]~23_combout ),
	.cout(\VGA_inst|VDG|pixel_count[6]~24 ));
// synopsys translate_off
defparam \VGA_inst|VDG|pixel_count[6]~23 .lut_mask = 16'hA50A;
defparam \VGA_inst|VDG|pixel_count[6]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y6_N23
dffeas \VGA_inst|VDG|pixel_count[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|pixel_count[6]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_inst|VDG|pixel_count[3]~20_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|pixel_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|pixel_count[6] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|pixel_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N24
cycloneive_lcell_comb \VGA_inst|VDG|pixel_count[7]~25 (
// Equation(s):
// \VGA_inst|VDG|pixel_count[7]~25_combout  = (\VGA_inst|VDG|pixel_count [7] & (!\VGA_inst|VDG|pixel_count[6]~24 )) # (!\VGA_inst|VDG|pixel_count [7] & ((\VGA_inst|VDG|pixel_count[6]~24 ) # (GND)))
// \VGA_inst|VDG|pixel_count[7]~26  = CARRY((!\VGA_inst|VDG|pixel_count[6]~24 ) # (!\VGA_inst|VDG|pixel_count [7]))

	.dataa(gnd),
	.datab(\VGA_inst|VDG|pixel_count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_inst|VDG|pixel_count[6]~24 ),
	.combout(\VGA_inst|VDG|pixel_count[7]~25_combout ),
	.cout(\VGA_inst|VDG|pixel_count[7]~26 ));
// synopsys translate_off
defparam \VGA_inst|VDG|pixel_count[7]~25 .lut_mask = 16'h3C3F;
defparam \VGA_inst|VDG|pixel_count[7]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y6_N25
dffeas \VGA_inst|VDG|pixel_count[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|pixel_count[7]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_inst|VDG|pixel_count[3]~20_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|pixel_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|pixel_count[7] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|pixel_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N26
cycloneive_lcell_comb \VGA_inst|VDG|pixel_count[8]~27 (
// Equation(s):
// \VGA_inst|VDG|pixel_count[8]~27_combout  = (\VGA_inst|VDG|pixel_count [8] & (\VGA_inst|VDG|pixel_count[7]~26  $ (GND))) # (!\VGA_inst|VDG|pixel_count [8] & (!\VGA_inst|VDG|pixel_count[7]~26  & VCC))
// \VGA_inst|VDG|pixel_count[8]~28  = CARRY((\VGA_inst|VDG|pixel_count [8] & !\VGA_inst|VDG|pixel_count[7]~26 ))

	.dataa(\VGA_inst|VDG|pixel_count [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_inst|VDG|pixel_count[7]~26 ),
	.combout(\VGA_inst|VDG|pixel_count[8]~27_combout ),
	.cout(\VGA_inst|VDG|pixel_count[8]~28 ));
// synopsys translate_off
defparam \VGA_inst|VDG|pixel_count[8]~27 .lut_mask = 16'hA50A;
defparam \VGA_inst|VDG|pixel_count[8]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y6_N27
dffeas \VGA_inst|VDG|pixel_count[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|pixel_count[8]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_inst|VDG|pixel_count[3]~20_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|pixel_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|pixel_count[8] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|pixel_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N28
cycloneive_lcell_comb \VGA_inst|VDG|pixel_count[9]~29 (
// Equation(s):
// \VGA_inst|VDG|pixel_count[9]~29_combout  = \VGA_inst|VDG|pixel_count[8]~28  $ (\VGA_inst|VDG|pixel_count [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA_inst|VDG|pixel_count [9]),
	.cin(\VGA_inst|VDG|pixel_count[8]~28 ),
	.combout(\VGA_inst|VDG|pixel_count[9]~29_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|pixel_count[9]~29 .lut_mask = 16'h0FF0;
defparam \VGA_inst|VDG|pixel_count[9]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y6_N29
dffeas \VGA_inst|VDG|pixel_count[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|pixel_count[9]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_inst|VDG|pixel_count[3]~20_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|pixel_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|pixel_count[9] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|pixel_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N4
cycloneive_lcell_comb \VGA_inst|VDG|Equal10~0 (
// Equation(s):
// \VGA_inst|VDG|Equal10~0_combout  = (\VGA_inst|VDG|pixel_count [1] & (!\VGA_inst|VDG|pixel_count [7] & (\VGA_inst|VDG|pixel_count [9] & \VGA_inst|VDG|pixel_count [4])))

	.dataa(\VGA_inst|VDG|pixel_count [1]),
	.datab(\VGA_inst|VDG|pixel_count [7]),
	.datac(\VGA_inst|VDG|pixel_count [9]),
	.datad(\VGA_inst|VDG|pixel_count [4]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|Equal10~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|Equal10~0 .lut_mask = 16'h2000;
defparam \VGA_inst|VDG|Equal10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N6
cycloneive_lcell_comb \VGA_inst|VDG|Equal10~1 (
// Equation(s):
// \VGA_inst|VDG|Equal10~1_combout  = (\VGA_inst|VDG|Equal10~0_combout  & (\VGA_inst|VDG|pixel_count [2] & \VGA_inst|VDG|pixel_count [3]))

	.dataa(gnd),
	.datab(\VGA_inst|VDG|Equal10~0_combout ),
	.datac(\VGA_inst|VDG|pixel_count [2]),
	.datad(\VGA_inst|VDG|pixel_count [3]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|Equal10~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|Equal10~1 .lut_mask = 16'hC000;
defparam \VGA_inst|VDG|Equal10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N8
cycloneive_lcell_comb \VGA_inst|VDG|always1~4 (
// Equation(s):
// \VGA_inst|VDG|always1~4_combout  = (!\VGA_inst|VDG|pixel_count [6] & (!\VGA_inst|VDG|pixel_count [5] & (\VGA_inst|VDG|pixel_count [8] & \VGA_inst|VDG|Equal10~1_combout )))

	.dataa(\VGA_inst|VDG|pixel_count [6]),
	.datab(\VGA_inst|VDG|pixel_count [5]),
	.datac(\VGA_inst|VDG|pixel_count [8]),
	.datad(\VGA_inst|VDG|Equal10~1_combout ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|always1~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|always1~4 .lut_mask = 16'h1000;
defparam \VGA_inst|VDG|always1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N16
cycloneive_lcell_comb \VGA_inst|VDG|pixel_count[3]~20 (
// Equation(s):
// \VGA_inst|VDG|pixel_count[3]~20_combout  = ((\VGA_inst|VDG|always1~4_combout  & \VGA_inst|VDG|pixel_count [0])) # (!\rst~q )

	.dataa(gnd),
	.datab(\VGA_inst|VDG|always1~4_combout ),
	.datac(\rst~q ),
	.datad(\VGA_inst|VDG|pixel_count [0]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|pixel_count[3]~20_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|pixel_count[3]~20 .lut_mask = 16'hCF0F;
defparam \VGA_inst|VDG|pixel_count[3]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y6_N19
dffeas \VGA_inst|VDG|line_count[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|line_count[9]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_inst|VDG|line_count[6]~18_combout ),
	.sload(gnd),
	.ena(\VGA_inst|VDG|pixel_count[3]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|line_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|line_count[9] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|line_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N26
cycloneive_lcell_comb \VGA_inst|VDG|Equal4~0 (
// Equation(s):
// \VGA_inst|VDG|Equal4~0_combout  = ((!\VGA_inst|VDG|line_count [9]) # (!\VGA_inst|VDG|line_count [2])) # (!\VGA_inst|VDG|line_count [3])

	.dataa(gnd),
	.datab(\VGA_inst|VDG|line_count [3]),
	.datac(\VGA_inst|VDG|line_count [2]),
	.datad(\VGA_inst|VDG|line_count [9]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|Equal4~0 .lut_mask = 16'h3FFF;
defparam \VGA_inst|VDG|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N26
cycloneive_lcell_comb \VGA_inst|VDG|Equal7~0 (
// Equation(s):
// \VGA_inst|VDG|Equal7~0_combout  = (!\VGA_inst|VDG|line_count [5] & (!\VGA_inst|VDG|line_count [1] & (!\VGA_inst|VDG|line_count [4] & !\VGA_inst|VDG|line_count [0])))

	.dataa(\VGA_inst|VDG|line_count [5]),
	.datab(\VGA_inst|VDG|line_count [1]),
	.datac(\VGA_inst|VDG|line_count [4]),
	.datad(\VGA_inst|VDG|line_count [0]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|Equal7~0 .lut_mask = 16'h0001;
defparam \VGA_inst|VDG|Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N28
cycloneive_lcell_comb \VGA_inst|VDG|Equal7~1 (
// Equation(s):
// \VGA_inst|VDG|Equal7~1_combout  = (\VGA_inst|VDG|Equal7~0_combout  & (!\VGA_inst|VDG|line_count [8] & (!\VGA_inst|VDG|line_count [7] & !\VGA_inst|VDG|line_count [6])))

	.dataa(\VGA_inst|VDG|Equal7~0_combout ),
	.datab(\VGA_inst|VDG|line_count [8]),
	.datac(\VGA_inst|VDG|line_count [7]),
	.datad(\VGA_inst|VDG|line_count [6]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|Equal7~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|Equal7~1 .lut_mask = 16'h0002;
defparam \VGA_inst|VDG|Equal7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N20
cycloneive_lcell_comb \VGA_inst|VDG|line_count[6]~18 (
// Equation(s):
// \VGA_inst|VDG|line_count[6]~18_combout  = ((!\VGA_inst|VDG|Equal4~0_combout  & \VGA_inst|VDG|Equal7~1_combout )) # (!\rst~q )

	.dataa(gnd),
	.datab(\rst~q ),
	.datac(\VGA_inst|VDG|Equal4~0_combout ),
	.datad(\VGA_inst|VDG|Equal7~1_combout ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|line_count[6]~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|line_count[6]~18 .lut_mask = 16'h3F33;
defparam \VGA_inst|VDG|line_count[6]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y6_N1
dffeas \VGA_inst|VDG|line_count[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|line_count[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_inst|VDG|line_count[6]~18_combout ),
	.sload(gnd),
	.ena(\VGA_inst|VDG|pixel_count[3]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|line_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|line_count[0] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|line_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N2
cycloneive_lcell_comb \VGA_inst|VDG|line_count[1]~12 (
// Equation(s):
// \VGA_inst|VDG|line_count[1]~12_combout  = (\VGA_inst|VDG|line_count [1] & (!\VGA_inst|VDG|line_count[0]~11 )) # (!\VGA_inst|VDG|line_count [1] & ((\VGA_inst|VDG|line_count[0]~11 ) # (GND)))
// \VGA_inst|VDG|line_count[1]~13  = CARRY((!\VGA_inst|VDG|line_count[0]~11 ) # (!\VGA_inst|VDG|line_count [1]))

	.dataa(gnd),
	.datab(\VGA_inst|VDG|line_count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_inst|VDG|line_count[0]~11 ),
	.combout(\VGA_inst|VDG|line_count[1]~12_combout ),
	.cout(\VGA_inst|VDG|line_count[1]~13 ));
// synopsys translate_off
defparam \VGA_inst|VDG|line_count[1]~12 .lut_mask = 16'h3C3F;
defparam \VGA_inst|VDG|line_count[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y6_N3
dffeas \VGA_inst|VDG|line_count[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|line_count[1]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_inst|VDG|line_count[6]~18_combout ),
	.sload(gnd),
	.ena(\VGA_inst|VDG|pixel_count[3]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|line_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|line_count[1] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|line_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N4
cycloneive_lcell_comb \VGA_inst|VDG|line_count[2]~14 (
// Equation(s):
// \VGA_inst|VDG|line_count[2]~14_combout  = (\VGA_inst|VDG|line_count [2] & (\VGA_inst|VDG|line_count[1]~13  $ (GND))) # (!\VGA_inst|VDG|line_count [2] & (!\VGA_inst|VDG|line_count[1]~13  & VCC))
// \VGA_inst|VDG|line_count[2]~15  = CARRY((\VGA_inst|VDG|line_count [2] & !\VGA_inst|VDG|line_count[1]~13 ))

	.dataa(gnd),
	.datab(\VGA_inst|VDG|line_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_inst|VDG|line_count[1]~13 ),
	.combout(\VGA_inst|VDG|line_count[2]~14_combout ),
	.cout(\VGA_inst|VDG|line_count[2]~15 ));
// synopsys translate_off
defparam \VGA_inst|VDG|line_count[2]~14 .lut_mask = 16'hC30C;
defparam \VGA_inst|VDG|line_count[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y6_N5
dffeas \VGA_inst|VDG|line_count[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|line_count[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_inst|VDG|line_count[6]~18_combout ),
	.sload(gnd),
	.ena(\VGA_inst|VDG|pixel_count[3]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|line_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|line_count[2] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|line_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N6
cycloneive_lcell_comb \VGA_inst|VDG|line_count[3]~16 (
// Equation(s):
// \VGA_inst|VDG|line_count[3]~16_combout  = (\VGA_inst|VDG|line_count [3] & (!\VGA_inst|VDG|line_count[2]~15 )) # (!\VGA_inst|VDG|line_count [3] & ((\VGA_inst|VDG|line_count[2]~15 ) # (GND)))
// \VGA_inst|VDG|line_count[3]~17  = CARRY((!\VGA_inst|VDG|line_count[2]~15 ) # (!\VGA_inst|VDG|line_count [3]))

	.dataa(\VGA_inst|VDG|line_count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_inst|VDG|line_count[2]~15 ),
	.combout(\VGA_inst|VDG|line_count[3]~16_combout ),
	.cout(\VGA_inst|VDG|line_count[3]~17 ));
// synopsys translate_off
defparam \VGA_inst|VDG|line_count[3]~16 .lut_mask = 16'h5A5F;
defparam \VGA_inst|VDG|line_count[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y6_N7
dffeas \VGA_inst|VDG|line_count[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|line_count[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_inst|VDG|line_count[6]~18_combout ),
	.sload(gnd),
	.ena(\VGA_inst|VDG|pixel_count[3]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|line_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|line_count[3] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|line_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N8
cycloneive_lcell_comb \VGA_inst|VDG|line_count[4]~19 (
// Equation(s):
// \VGA_inst|VDG|line_count[4]~19_combout  = (\VGA_inst|VDG|line_count [4] & (\VGA_inst|VDG|line_count[3]~17  $ (GND))) # (!\VGA_inst|VDG|line_count [4] & (!\VGA_inst|VDG|line_count[3]~17  & VCC))
// \VGA_inst|VDG|line_count[4]~20  = CARRY((\VGA_inst|VDG|line_count [4] & !\VGA_inst|VDG|line_count[3]~17 ))

	.dataa(gnd),
	.datab(\VGA_inst|VDG|line_count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_inst|VDG|line_count[3]~17 ),
	.combout(\VGA_inst|VDG|line_count[4]~19_combout ),
	.cout(\VGA_inst|VDG|line_count[4]~20 ));
// synopsys translate_off
defparam \VGA_inst|VDG|line_count[4]~19 .lut_mask = 16'hC30C;
defparam \VGA_inst|VDG|line_count[4]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y6_N9
dffeas \VGA_inst|VDG|line_count[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|line_count[4]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_inst|VDG|line_count[6]~18_combout ),
	.sload(gnd),
	.ena(\VGA_inst|VDG|pixel_count[3]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|line_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|line_count[4] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|line_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N10
cycloneive_lcell_comb \VGA_inst|VDG|line_count[5]~21 (
// Equation(s):
// \VGA_inst|VDG|line_count[5]~21_combout  = (\VGA_inst|VDG|line_count [5] & (!\VGA_inst|VDG|line_count[4]~20 )) # (!\VGA_inst|VDG|line_count [5] & ((\VGA_inst|VDG|line_count[4]~20 ) # (GND)))
// \VGA_inst|VDG|line_count[5]~22  = CARRY((!\VGA_inst|VDG|line_count[4]~20 ) # (!\VGA_inst|VDG|line_count [5]))

	.dataa(\VGA_inst|VDG|line_count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_inst|VDG|line_count[4]~20 ),
	.combout(\VGA_inst|VDG|line_count[5]~21_combout ),
	.cout(\VGA_inst|VDG|line_count[5]~22 ));
// synopsys translate_off
defparam \VGA_inst|VDG|line_count[5]~21 .lut_mask = 16'h5A5F;
defparam \VGA_inst|VDG|line_count[5]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y6_N11
dffeas \VGA_inst|VDG|line_count[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|line_count[5]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_inst|VDG|line_count[6]~18_combout ),
	.sload(gnd),
	.ena(\VGA_inst|VDG|pixel_count[3]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|line_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|line_count[5] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|line_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N12
cycloneive_lcell_comb \VGA_inst|VDG|line_count[6]~23 (
// Equation(s):
// \VGA_inst|VDG|line_count[6]~23_combout  = (\VGA_inst|VDG|line_count [6] & (\VGA_inst|VDG|line_count[5]~22  $ (GND))) # (!\VGA_inst|VDG|line_count [6] & (!\VGA_inst|VDG|line_count[5]~22  & VCC))
// \VGA_inst|VDG|line_count[6]~24  = CARRY((\VGA_inst|VDG|line_count [6] & !\VGA_inst|VDG|line_count[5]~22 ))

	.dataa(\VGA_inst|VDG|line_count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_inst|VDG|line_count[5]~22 ),
	.combout(\VGA_inst|VDG|line_count[6]~23_combout ),
	.cout(\VGA_inst|VDG|line_count[6]~24 ));
// synopsys translate_off
defparam \VGA_inst|VDG|line_count[6]~23 .lut_mask = 16'hA50A;
defparam \VGA_inst|VDG|line_count[6]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y6_N13
dffeas \VGA_inst|VDG|line_count[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|line_count[6]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_inst|VDG|line_count[6]~18_combout ),
	.sload(gnd),
	.ena(\VGA_inst|VDG|pixel_count[3]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|line_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|line_count[6] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|line_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N14
cycloneive_lcell_comb \VGA_inst|VDG|line_count[7]~25 (
// Equation(s):
// \VGA_inst|VDG|line_count[7]~25_combout  = (\VGA_inst|VDG|line_count [7] & (!\VGA_inst|VDG|line_count[6]~24 )) # (!\VGA_inst|VDG|line_count [7] & ((\VGA_inst|VDG|line_count[6]~24 ) # (GND)))
// \VGA_inst|VDG|line_count[7]~26  = CARRY((!\VGA_inst|VDG|line_count[6]~24 ) # (!\VGA_inst|VDG|line_count [7]))

	.dataa(gnd),
	.datab(\VGA_inst|VDG|line_count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_inst|VDG|line_count[6]~24 ),
	.combout(\VGA_inst|VDG|line_count[7]~25_combout ),
	.cout(\VGA_inst|VDG|line_count[7]~26 ));
// synopsys translate_off
defparam \VGA_inst|VDG|line_count[7]~25 .lut_mask = 16'h3C3F;
defparam \VGA_inst|VDG|line_count[7]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y6_N15
dffeas \VGA_inst|VDG|line_count[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|line_count[7]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_inst|VDG|line_count[6]~18_combout ),
	.sload(gnd),
	.ena(\VGA_inst|VDG|pixel_count[3]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|line_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|line_count[7] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|line_count[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y6_N17
dffeas \VGA_inst|VDG|line_count[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|line_count[8]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_inst|VDG|line_count[6]~18_combout ),
	.sload(gnd),
	.ena(\VGA_inst|VDG|pixel_count[3]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|line_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|line_count[8] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|line_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N30
cycloneive_lcell_comb \VGA_inst|VDG|Equal8~0 (
// Equation(s):
// \VGA_inst|VDG|Equal8~0_combout  = (\VGA_inst|VDG|line_count [6] & (\VGA_inst|VDG|line_count [7] & (!\VGA_inst|VDG|line_count [4] & \VGA_inst|VDG|line_count [5])))

	.dataa(\VGA_inst|VDG|line_count [6]),
	.datab(\VGA_inst|VDG|line_count [7]),
	.datac(\VGA_inst|VDG|line_count [4]),
	.datad(\VGA_inst|VDG|line_count [5]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|Equal8~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|Equal8~0 .lut_mask = 16'h0800;
defparam \VGA_inst|VDG|Equal8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N24
cycloneive_lcell_comb \VGA_inst|VDG|Equal8~1 (
// Equation(s):
// \VGA_inst|VDG|Equal8~1_combout  = (\VGA_inst|VDG|line_count [8] & (\VGA_inst|VDG|Equal8~0_combout  & !\VGA_inst|VDG|line_count [9]))

	.dataa(gnd),
	.datab(\VGA_inst|VDG|line_count [8]),
	.datac(\VGA_inst|VDG|Equal8~0_combout ),
	.datad(\VGA_inst|VDG|line_count [9]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|Equal8~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|Equal8~1 .lut_mask = 16'h00C0;
defparam \VGA_inst|VDG|Equal8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N20
cycloneive_lcell_comb \VGA_inst|VDG|always1~2 (
// Equation(s):
// \VGA_inst|VDG|always1~2_combout  = (\VGA_inst|VDG|line_count [1] & (!\VGA_inst|VDG|line_count [2] & \VGA_inst|VDG|line_count [0])) # (!\VGA_inst|VDG|line_count [1] & (\VGA_inst|VDG|line_count [2] & !\VGA_inst|VDG|line_count [0]))

	.dataa(gnd),
	.datab(\VGA_inst|VDG|line_count [1]),
	.datac(\VGA_inst|VDG|line_count [2]),
	.datad(\VGA_inst|VDG|line_count [0]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|always1~2 .lut_mask = 16'h0C30;
defparam \VGA_inst|VDG|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N22
cycloneive_lcell_comb \VGA_inst|VDG|always1~3 (
// Equation(s):
// \VGA_inst|VDG|always1~3_combout  = ((!\VGA_inst|VDG|always1~2_combout ) # (!\VGA_inst|VDG|line_count [3])) # (!\VGA_inst|VDG|Equal8~1_combout )

	.dataa(gnd),
	.datab(\VGA_inst|VDG|Equal8~1_combout ),
	.datac(\VGA_inst|VDG|line_count [3]),
	.datad(\VGA_inst|VDG|always1~2_combout ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|always1~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|always1~3 .lut_mask = 16'h3FFF;
defparam \VGA_inst|VDG|always1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N23
dffeas \VGA_inst|VDG|VSYNC (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|always1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|VSYNC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|VSYNC .is_wysiwyg = "true";
defparam \VGA_inst|VDG|VSYNC .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N20
cycloneive_lcell_comb \intcon_inst|prev_in~5 (
// Equation(s):
// \intcon_inst|prev_in~5_combout  = (!\VGA_inst|VDG|VSYNC~q ) # (!\rst~q )

	.dataa(gnd),
	.datab(\rst~q ),
	.datac(\VGA_inst|VDG|VSYNC~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\intcon_inst|prev_in~5_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|prev_in~5 .lut_mask = 16'h3F3F;
defparam \intcon_inst|prev_in~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N21
dffeas \intcon_inst|prev_in[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\intcon_inst|prev_in~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|prev_in [2]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|prev_in[2] .is_wysiwyg = "true";
defparam \intcon_inst|prev_in[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N30
cycloneive_lcell_comb \intcon_inst|status~10 (
// Equation(s):
// \intcon_inst|status~10_combout  = (!\intcon_inst|prev_in [2] & !\VGA_inst|VDG|VSYNC~q )

	.dataa(gnd),
	.datab(\intcon_inst|prev_in [2]),
	.datac(\VGA_inst|VDG|VSYNC~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\intcon_inst|status~10_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|status~10 .lut_mask = 16'h0303;
defparam \intcon_inst|status~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N26
cycloneive_lcell_comb \intcon_inst|status~11 (
// Equation(s):
// \intcon_inst|status~11_combout  = (\intcon_inst|always0~2_combout  & (((\intcon_inst|status [2]) # (\intcon_inst|status~10_combout )))) # (!\intcon_inst|always0~2_combout  & (\CPU_inst|shift_merge0|LBD_reg [2] & (\intcon_inst|status [2])))

	.dataa(\CPU_inst|shift_merge0|LBD_reg [2]),
	.datab(\intcon_inst|always0~2_combout ),
	.datac(\intcon_inst|status [2]),
	.datad(\intcon_inst|status~10_combout ),
	.cin(gnd),
	.combout(\intcon_inst|status~11_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|status~11 .lut_mask = 16'hECE0;
defparam \intcon_inst|status~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N27
dffeas \intcon_inst|status[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\intcon_inst|status~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|status [2]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|status[2] .is_wysiwyg = "true";
defparam \intcon_inst|status[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N2
cycloneive_lcell_comb \intcon_inst|control~6 (
// Equation(s):
// \intcon_inst|control~6_combout  = (\rst~q  & \CPU_inst|shift_merge0|LBD_reg [2])

	.dataa(gnd),
	.datab(\rst~q ),
	.datac(\CPU_inst|shift_merge0|LBD_reg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\intcon_inst|control~6_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|control~6 .lut_mask = 16'hC0C0;
defparam \intcon_inst|control~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N22
cycloneive_lcell_comb \intcon_inst|control[1]~1 (
// Equation(s):
// \intcon_inst|control[1]~1_combout  = ((\IO_wren~combout  & (\CPU_inst|reg_file0|ivr_reg [0] & \intcon_en~combout ))) # (!\rst~q )

	.dataa(\rst~q ),
	.datab(\IO_wren~combout ),
	.datac(\CPU_inst|reg_file0|ivr_reg [0]),
	.datad(\intcon_en~combout ),
	.cin(gnd),
	.combout(\intcon_inst|control[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|control[1]~1 .lut_mask = 16'hD555;
defparam \intcon_inst|control[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N3
dffeas \intcon_inst|control[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\intcon_inst|control~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\intcon_inst|control[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|control [2]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|control[2] .is_wysiwyg = "true";
defparam \intcon_inst|control[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N0
cycloneive_lcell_comb \intcon_inst|to_cpu~8 (
// Equation(s):
// \intcon_inst|to_cpu~8_combout  = (\CPU_inst|reg_file0|ivr_reg [0] & ((\intcon_inst|control [2]))) # (!\CPU_inst|reg_file0|ivr_reg [0] & (\intcon_inst|status [2]))

	.dataa(gnd),
	.datab(\intcon_inst|status [2]),
	.datac(\CPU_inst|reg_file0|ivr_reg [0]),
	.datad(\intcon_inst|control [2]),
	.cin(gnd),
	.combout(\intcon_inst|to_cpu~8_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|to_cpu~8 .lut_mask = 16'hFC0C;
defparam \intcon_inst|to_cpu~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N18
cycloneive_lcell_comb \intcon_inst|to_cpu[7]~1 (
// Equation(s):
// \intcon_inst|to_cpu[7]~1_combout  = (\rst~q  & \intcon_en~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~q ),
	.datad(\intcon_en~combout ),
	.cin(gnd),
	.combout(\intcon_inst|to_cpu[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|to_cpu[7]~1 .lut_mask = 16'hF000;
defparam \intcon_inst|to_cpu[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N1
dffeas \intcon_inst|to_cpu[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\intcon_inst|to_cpu~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\intcon_inst|to_cpu[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|to_cpu [2]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|to_cpu[2] .is_wysiwyg = "true";
defparam \intcon_inst|to_cpu[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N12
cycloneive_lcell_comb \to_CPU_left[2]~30 (
// Equation(s):
// \to_CPU_left[2]~30_combout  = (\prev_i2c_en~q  & ((\i2c_ri_inst|to_CPU [2]) # ((\prev_intcon_en~q  & \intcon_inst|to_cpu [2])))) # (!\prev_i2c_en~q  & (((\prev_intcon_en~q  & \intcon_inst|to_cpu [2]))))

	.dataa(\prev_i2c_en~q ),
	.datab(\i2c_ri_inst|to_CPU [2]),
	.datac(\prev_intcon_en~q ),
	.datad(\intcon_inst|to_cpu [2]),
	.cin(gnd),
	.combout(\to_CPU_left[2]~30_combout ),
	.cout());
// synopsys translate_off
defparam \to_CPU_left[2]~30 .lut_mask = 16'hF888;
defparam \to_CPU_left[2]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N28
cycloneive_lcell_comb \WideAnd2~4 (
// Equation(s):
// \WideAnd2~4_combout  = (\WideAnd2~0_combout  & (\WideAnd2~1_combout  & \WideAnd2~2_combout ))

	.dataa(gnd),
	.datab(\WideAnd2~0_combout ),
	.datac(\WideAnd2~1_combout ),
	.datad(\WideAnd2~2_combout ),
	.cin(gnd),
	.combout(\WideAnd2~4_combout ),
	.cout());
// synopsys translate_off
defparam \WideAnd2~4 .lut_mask = 16'hC000;
defparam \WideAnd2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N0
cycloneive_lcell_comb timer_en(
// Equation(s):
// \timer_en~combout  = (!\CPU_inst|reg_file0|ivr_reg [2] & (!\CPU_inst|reg_file0|ivr_reg [3] & (\CPU_inst|reg_file0|ivr_reg [4] & \WideAnd2~4_combout )))

	.dataa(\CPU_inst|reg_file0|ivr_reg [2]),
	.datab(\CPU_inst|reg_file0|ivr_reg [3]),
	.datac(\CPU_inst|reg_file0|ivr_reg [4]),
	.datad(\WideAnd2~4_combout ),
	.cin(gnd),
	.combout(\timer_en~combout ),
	.cout());
// synopsys translate_off
defparam timer_en.lut_mask = 16'h1000;
defparam timer_en.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N14
cycloneive_lcell_comb \timer_inst|counter~20 (
// Equation(s):
// \timer_inst|counter~20_combout  = (\IO_wren~combout  & (\CPU_inst|reg_file0|ivr_reg [0] & (!\CPU_inst|reg_file0|ivr_reg [1] & \timer_en~combout )))

	.dataa(\IO_wren~combout ),
	.datab(\CPU_inst|reg_file0|ivr_reg [0]),
	.datac(\CPU_inst|reg_file0|ivr_reg [1]),
	.datad(\timer_en~combout ),
	.cin(gnd),
	.combout(\timer_inst|counter~20_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|counter~20 .lut_mask = 16'h0800;
defparam \timer_inst|counter~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N23
dffeas \CPU_inst|shift_merge0|RBD_reg[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|Mux0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|shift_merge0|RBD_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|RBD_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|RBD_reg[7] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|RBD_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N18
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_in~6 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_in~6_combout  = (\CPU_inst|latch_address_w4~q  & ((\CPU_inst|shift_merge0|RBD_reg [7]))) # (!\CPU_inst|latch_address_w4~q  & (\CPU_inst|shift_merge0|LBD_reg [7]))

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|LBD_reg [7]),
	.datac(\CPU_inst|latch_address_w4~q ),
	.datad(\CPU_inst|shift_merge0|RBD_reg [7]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_in~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_in~6 .lut_mask = 16'hFC0C;
defparam \CPU_inst|shift_merge0|merge_in~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N19
dffeas \CPU_inst|shift_merge0|merge_in[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|merge_in~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|merge_in [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_in[7] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|merge_in[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N18
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~23 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~23_combout  = (\CPU_inst|shift_merge0|shift_reg [4]) # ((\CPU_inst|shift_merge0|merge_mask [4] & \CPU_inst|shift_merge0|merge_in [7]))

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|merge_mask [4]),
	.datac(\CPU_inst|shift_merge0|shift_reg [4]),
	.datad(\CPU_inst|shift_merge0|merge_in [7]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~23_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~23 .lut_mask = 16'hFCF0;
defparam \CPU_inst|shift_merge0|merge_result~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N2
cycloneive_lcell_comb \CPU_inst|shift_merge0|shift_reg~6 (
// Equation(s):
// \CPU_inst|shift_merge0|shift_reg~6_combout  = (!\CPU_inst|shift_L4 [2] & (\CPU_inst|ALU0|alu_reg [7] & (!\CPU_inst|shift_L4 [0] & !\CPU_inst|shift_L4 [1])))

	.dataa(\CPU_inst|shift_L4 [2]),
	.datab(\CPU_inst|ALU0|alu_reg [7]),
	.datac(\CPU_inst|shift_L4 [0]),
	.datad(\CPU_inst|shift_L4 [1]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|shift_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|shift_reg~6 .lut_mask = 16'h0004;
defparam \CPU_inst|shift_merge0|shift_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N3
dffeas \CPU_inst|shift_merge0|shift_reg[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|shift_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|shift_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|shift_reg[7] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|shift_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N14
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~22 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~22_combout  = (\CPU_inst|shift_merge0|shift_reg [7]) # ((\CPU_inst|shift_merge0|merge_mask [7] & \CPU_inst|shift_merge0|merge_in [7]))

	.dataa(\CPU_inst|shift_merge0|shift_reg [7]),
	.datab(\CPU_inst|shift_merge0|merge_mask [7]),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|merge_in [7]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~22 .lut_mask = 16'hEEAA;
defparam \CPU_inst|shift_merge0|merge_result~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N12
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~21 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~21_combout  = (\CPU_inst|shift_merge0|shift_reg [6]) # ((\CPU_inst|shift_merge0|merge_mask [6] & \CPU_inst|shift_merge0|merge_in [7]))

	.dataa(\CPU_inst|shift_merge0|merge_mask [6]),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|shift_reg [6]),
	.datad(\CPU_inst|shift_merge0|merge_in [7]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~21 .lut_mask = 16'hFAF0;
defparam \CPU_inst|shift_merge0|merge_result~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N8
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux0~2 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux0~2_combout  = (\CPU_inst|merge_D05 [1] & (\CPU_inst|merge_D05 [0])) # (!\CPU_inst|merge_D05 [1] & ((\CPU_inst|merge_D05 [0] & ((\CPU_inst|shift_merge0|merge_result~21_combout ))) # (!\CPU_inst|merge_D05 [0] & 
// (\CPU_inst|shift_merge0|merge_result~22_combout ))))

	.dataa(\CPU_inst|merge_D05 [1]),
	.datab(\CPU_inst|merge_D05 [0]),
	.datac(\CPU_inst|shift_merge0|merge_result~22_combout ),
	.datad(\CPU_inst|shift_merge0|merge_result~21_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux0~2 .lut_mask = 16'hDC98;
defparam \CPU_inst|shift_merge0|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N10
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~20 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~20_combout  = (\CPU_inst|shift_merge0|shift_reg [5]) # ((\CPU_inst|shift_merge0|merge_mask [5] & \CPU_inst|shift_merge0|merge_in [7]))

	.dataa(\CPU_inst|shift_merge0|merge_mask [5]),
	.datab(\CPU_inst|shift_merge0|merge_in [7]),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|shift_reg [5]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~20 .lut_mask = 16'hFF88;
defparam \CPU_inst|shift_merge0|merge_result~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N20
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux0~3 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux0~3_combout  = (\CPU_inst|merge_D05 [1] & ((\CPU_inst|shift_merge0|Mux0~2_combout  & (\CPU_inst|shift_merge0|merge_result~23_combout )) # (!\CPU_inst|shift_merge0|Mux0~2_combout  & ((\CPU_inst|shift_merge0|merge_result~20_combout 
// ))))) # (!\CPU_inst|merge_D05 [1] & (((\CPU_inst|shift_merge0|Mux0~2_combout ))))

	.dataa(\CPU_inst|merge_D05 [1]),
	.datab(\CPU_inst|shift_merge0|merge_result~23_combout ),
	.datac(\CPU_inst|shift_merge0|Mux0~2_combout ),
	.datad(\CPU_inst|shift_merge0|merge_result~20_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux0~3 .lut_mask = 16'hDAD0;
defparam \CPU_inst|shift_merge0|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N4
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~19 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~19_combout  = (\CPU_inst|shift_merge0|shift_reg [3]) # ((\CPU_inst|shift_merge0|merge_mask [3] & \CPU_inst|shift_merge0|merge_in [7]))

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|shift_reg [3]),
	.datac(\CPU_inst|shift_merge0|merge_mask [3]),
	.datad(\CPU_inst|shift_merge0|merge_in [7]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~19 .lut_mask = 16'hFCCC;
defparam \CPU_inst|shift_merge0|merge_result~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N2
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~18 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~18_combout  = (\CPU_inst|shift_merge0|shift_reg [1]) # ((\CPU_inst|shift_merge0|merge_mask [1] & \CPU_inst|shift_merge0|merge_in [7]))

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|merge_mask [1]),
	.datac(\CPU_inst|shift_merge0|shift_reg [1]),
	.datad(\CPU_inst|shift_merge0|merge_in [7]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~18 .lut_mask = 16'hFCF0;
defparam \CPU_inst|shift_merge0|merge_result~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N6
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux0~0 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux0~0_combout  = (\CPU_inst|merge_D05 [1] & ((\CPU_inst|merge_D05 [0]) # ((\CPU_inst|shift_merge0|merge_result~18_combout )))) # (!\CPU_inst|merge_D05 [1] & (!\CPU_inst|merge_D05 [0] & 
// (\CPU_inst|shift_merge0|merge_result~19_combout )))

	.dataa(\CPU_inst|merge_D05 [1]),
	.datab(\CPU_inst|merge_D05 [0]),
	.datac(\CPU_inst|shift_merge0|merge_result~19_combout ),
	.datad(\CPU_inst|shift_merge0|merge_result~18_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux0~0 .lut_mask = 16'hBA98;
defparam \CPU_inst|shift_merge0|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N24
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~17 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~17_combout  = (\CPU_inst|shift_merge0|shift_reg [2]) # ((\CPU_inst|shift_merge0|merge_mask [2] & \CPU_inst|shift_merge0|merge_in [7]))

	.dataa(\CPU_inst|shift_merge0|shift_reg [2]),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|merge_mask [2]),
	.datad(\CPU_inst|shift_merge0|merge_in [7]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~17 .lut_mask = 16'hFAAA;
defparam \CPU_inst|shift_merge0|merge_result~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N0
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux0~1 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux0~1_combout  = (\CPU_inst|shift_merge0|Mux0~0_combout  & (((\CPU_inst|shift_merge0|shift_reg [0])) # (!\CPU_inst|merge_D05 [0]))) # (!\CPU_inst|shift_merge0|Mux0~0_combout  & (\CPU_inst|merge_D05 [0] & 
// ((\CPU_inst|shift_merge0|merge_result~17_combout ))))

	.dataa(\CPU_inst|shift_merge0|Mux0~0_combout ),
	.datab(\CPU_inst|merge_D05 [0]),
	.datac(\CPU_inst|shift_merge0|shift_reg [0]),
	.datad(\CPU_inst|shift_merge0|merge_result~17_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux0~1 .lut_mask = 16'hE6A2;
defparam \CPU_inst|shift_merge0|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N22
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux0~4 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux0~4_combout  = (\CPU_inst|merge_D05 [2] & ((\CPU_inst|shift_merge0|Mux0~1_combout ))) # (!\CPU_inst|merge_D05 [2] & (\CPU_inst|shift_merge0|Mux0~3_combout ))

	.dataa(\CPU_inst|merge_D05 [2]),
	.datab(\CPU_inst|shift_merge0|Mux0~3_combout ),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|Mux0~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux0~4 .lut_mask = 16'hEE44;
defparam \CPU_inst|shift_merge0|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N17
dffeas \CPU_inst|shift_merge0|LBD_reg[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|Mux0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|shift_merge0|LBD_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|LBD_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|LBD_reg[7] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|LBD_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N28
cycloneive_lcell_comb \timer_inst|counter~0 (
// Equation(s):
// \timer_inst|counter~0_combout  = (\timer_en~combout  & (\always1~5_combout  & !\CPU_inst|reg_file0|ivr_reg [1]))

	.dataa(\timer_en~combout ),
	.datab(gnd),
	.datac(\always1~5_combout ),
	.datad(\CPU_inst|reg_file0|ivr_reg [1]),
	.cin(gnd),
	.combout(\timer_inst|counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|counter~0 .lut_mask = 16'h00A0;
defparam \timer_inst|counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y11_N8
cycloneive_lcell_comb \timer_inst|Add0~0 (
// Equation(s):
// \timer_inst|Add0~0_combout  = \timer_inst|counter [0] $ (VCC)
// \timer_inst|Add0~1  = CARRY(\timer_inst|counter [0])

	.dataa(gnd),
	.datab(\timer_inst|counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\timer_inst|Add0~0_combout ),
	.cout(\timer_inst|Add0~1 ));
// synopsys translate_off
defparam \timer_inst|Add0~0 .lut_mask = 16'h33CC;
defparam \timer_inst|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N8
cycloneive_lcell_comb \timer_inst|counter~1 (
// Equation(s):
// \timer_inst|counter~1_combout  = (\timer_inst|counter~0_combout  & ((\CPU_inst|shift_merge0|LBD_reg [0]))) # (!\timer_inst|counter~0_combout  & (\timer_inst|Add0~0_combout ))

	.dataa(\timer_inst|Add0~0_combout ),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|LBD_reg [0]),
	.datad(\timer_inst|counter~0_combout ),
	.cin(gnd),
	.combout(\timer_inst|counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|counter~1 .lut_mask = 16'hF0AA;
defparam \timer_inst|counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y11_N0
cycloneive_lcell_comb \timer_inst|WideOr2~1 (
// Equation(s):
// \timer_inst|WideOr2~1_combout  = (\timer_inst|counter [5]) # ((\timer_inst|counter [6]) # ((\timer_inst|counter [7]) # (\timer_inst|counter [4])))

	.dataa(\timer_inst|counter [5]),
	.datab(\timer_inst|counter [6]),
	.datac(\timer_inst|counter [7]),
	.datad(\timer_inst|counter [4]),
	.cin(gnd),
	.combout(\timer_inst|WideOr2~1_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|WideOr2~1 .lut_mask = 16'hFFFE;
defparam \timer_inst|WideOr2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y11_N8
cycloneive_lcell_comb \timer_inst|WideOr2~0 (
// Equation(s):
// \timer_inst|WideOr2~0_combout  = (\timer_inst|counter [3]) # ((\timer_inst|counter [1]) # ((\timer_inst|counter [2]) # (\timer_inst|counter [0])))

	.dataa(\timer_inst|counter [3]),
	.datab(\timer_inst|counter [1]),
	.datac(\timer_inst|counter [2]),
	.datad(\timer_inst|counter [0]),
	.cin(gnd),
	.combout(\timer_inst|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|WideOr2~0 .lut_mask = 16'hFFFE;
defparam \timer_inst|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y11_N10
cycloneive_lcell_comb \timer_inst|WideOr2 (
// Equation(s):
// \timer_inst|WideOr2~combout  = (\timer_inst|WideOr2~1_combout ) # (\timer_inst|WideOr2~0_combout )

	.dataa(gnd),
	.datab(\timer_inst|WideOr2~1_combout ),
	.datac(\timer_inst|WideOr2~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\timer_inst|WideOr2~combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|WideOr2 .lut_mask = 16'hFCFC;
defparam \timer_inst|WideOr2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N26
cycloneive_lcell_comb \timer_inst|WideOr1~1 (
// Equation(s):
// \timer_inst|WideOr1~1_combout  = (\timer_inst|counter [13]) # ((\timer_inst|counter [15]) # ((\timer_inst|counter [14]) # (\timer_inst|counter [12])))

	.dataa(\timer_inst|counter [13]),
	.datab(\timer_inst|counter [15]),
	.datac(\timer_inst|counter [14]),
	.datad(\timer_inst|counter [12]),
	.cin(gnd),
	.combout(\timer_inst|WideOr1~1_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|WideOr1~1 .lut_mask = 16'hFFFE;
defparam \timer_inst|WideOr1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y11_N20
cycloneive_lcell_comb \timer_inst|WideOr1~0 (
// Equation(s):
// \timer_inst|WideOr1~0_combout  = (\timer_inst|counter [9]) # ((\timer_inst|counter [10]) # ((\timer_inst|counter [8]) # (\timer_inst|counter [11])))

	.dataa(\timer_inst|counter [9]),
	.datab(\timer_inst|counter [10]),
	.datac(\timer_inst|counter [8]),
	.datad(\timer_inst|counter [11]),
	.cin(gnd),
	.combout(\timer_inst|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|WideOr1~0 .lut_mask = 16'hFFFE;
defparam \timer_inst|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N12
cycloneive_lcell_comb \timer_inst|Add0~36 (
// Equation(s):
// \timer_inst|Add0~36_combout  = (\timer_inst|counter [18] & ((GND) # (!\timer_inst|Add0~35 ))) # (!\timer_inst|counter [18] & (\timer_inst|Add0~35  $ (GND)))
// \timer_inst|Add0~37  = CARRY((\timer_inst|counter [18]) # (!\timer_inst|Add0~35 ))

	.dataa(gnd),
	.datab(\timer_inst|counter [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\timer_inst|Add0~35 ),
	.combout(\timer_inst|Add0~36_combout ),
	.cout(\timer_inst|Add0~37 ));
// synopsys translate_off
defparam \timer_inst|Add0~36 .lut_mask = 16'h3CCF;
defparam \timer_inst|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N14
cycloneive_lcell_comb \timer_inst|Add0~38 (
// Equation(s):
// \timer_inst|Add0~38_combout  = (\timer_inst|counter [19] & (\timer_inst|Add0~37  & VCC)) # (!\timer_inst|counter [19] & (!\timer_inst|Add0~37 ))
// \timer_inst|Add0~39  = CARRY((!\timer_inst|counter [19] & !\timer_inst|Add0~37 ))

	.dataa(\timer_inst|counter [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\timer_inst|Add0~37 ),
	.combout(\timer_inst|Add0~38_combout ),
	.cout(\timer_inst|Add0~39 ));
// synopsys translate_off
defparam \timer_inst|Add0~38 .lut_mask = 16'hA505;
defparam \timer_inst|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N30
cycloneive_lcell_comb \timer_inst|counter~10 (
// Equation(s):
// \timer_inst|counter~10_combout  = (\timer_en~combout  & (\always1~5_combout  & \CPU_inst|reg_file0|ivr_reg [1]))

	.dataa(\timer_en~combout ),
	.datab(gnd),
	.datac(\always1~5_combout ),
	.datad(\CPU_inst|reg_file0|ivr_reg [1]),
	.cin(gnd),
	.combout(\timer_inst|counter~10_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|counter~10 .lut_mask = 16'hA000;
defparam \timer_inst|counter~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N0
cycloneive_lcell_comb \timer_inst|counter~15 (
// Equation(s):
// \timer_inst|counter~15_combout  = (\timer_inst|counter~10_combout  & ((\CPU_inst|shift_merge0|LBD_reg [3]))) # (!\timer_inst|counter~10_combout  & (\timer_inst|Add0~38_combout ))

	.dataa(\timer_inst|Add0~38_combout ),
	.datab(\CPU_inst|shift_merge0|LBD_reg [3]),
	.datac(gnd),
	.datad(\timer_inst|counter~10_combout ),
	.cin(gnd),
	.combout(\timer_inst|counter~15_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|counter~15 .lut_mask = 16'hCCAA;
defparam \timer_inst|counter~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N8
cycloneive_lcell_comb \timer_inst|counter[21]~12 (
// Equation(s):
// \timer_inst|counter[21]~12_combout  = ((\timer_inst|counter~10_combout ) # ((\timer_inst|count_active~q  & \timer_inst|WideOr3~combout ))) # (!\rst~q )

	.dataa(\rst~q ),
	.datab(\timer_inst|count_active~q ),
	.datac(\timer_inst|WideOr3~combout ),
	.datad(\timer_inst|counter~10_combout ),
	.cin(gnd),
	.combout(\timer_inst|counter[21]~12_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|counter[21]~12 .lut_mask = 16'hFFD5;
defparam \timer_inst|counter[21]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y10_N1
dffeas \timer_inst|counter[19] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\timer_inst|counter~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(\timer_inst|counter[21]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|counter[19] .is_wysiwyg = "true";
defparam \timer_inst|counter[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N18
cycloneive_lcell_comb \timer_inst|WideOr0~0 (
// Equation(s):
// \timer_inst|WideOr0~0_combout  = (\timer_inst|counter [16]) # ((\timer_inst|counter [19]) # ((\timer_inst|counter [18]) # (\timer_inst|counter [17])))

	.dataa(\timer_inst|counter [16]),
	.datab(\timer_inst|counter [19]),
	.datac(\timer_inst|counter [18]),
	.datad(\timer_inst|counter [17]),
	.cin(gnd),
	.combout(\timer_inst|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|WideOr0~0 .lut_mask = 16'hFFFE;
defparam \timer_inst|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N16
cycloneive_lcell_comb \timer_inst|Add0~40 (
// Equation(s):
// \timer_inst|Add0~40_combout  = (\timer_inst|counter [20] & ((GND) # (!\timer_inst|Add0~39 ))) # (!\timer_inst|counter [20] & (\timer_inst|Add0~39  $ (GND)))
// \timer_inst|Add0~41  = CARRY((\timer_inst|counter [20]) # (!\timer_inst|Add0~39 ))

	.dataa(gnd),
	.datab(\timer_inst|counter [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\timer_inst|Add0~39 ),
	.combout(\timer_inst|Add0~40_combout ),
	.cout(\timer_inst|Add0~41 ));
// synopsys translate_off
defparam \timer_inst|Add0~40 .lut_mask = 16'h3CCF;
defparam \timer_inst|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N26
cycloneive_lcell_comb \timer_inst|counter~16 (
// Equation(s):
// \timer_inst|counter~16_combout  = (\timer_inst|counter~10_combout  & (\CPU_inst|shift_merge0|LBD_reg [4])) # (!\timer_inst|counter~10_combout  & ((\timer_inst|Add0~40_combout )))

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|LBD_reg [4]),
	.datac(\timer_inst|Add0~40_combout ),
	.datad(\timer_inst|counter~10_combout ),
	.cin(gnd),
	.combout(\timer_inst|counter~16_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|counter~16 .lut_mask = 16'hCCF0;
defparam \timer_inst|counter~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y10_N27
dffeas \timer_inst|counter[20] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\timer_inst|counter~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(\timer_inst|counter[21]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|counter[20] .is_wysiwyg = "true";
defparam \timer_inst|counter[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N18
cycloneive_lcell_comb \timer_inst|Add0~42 (
// Equation(s):
// \timer_inst|Add0~42_combout  = (\timer_inst|counter [21] & (\timer_inst|Add0~41  & VCC)) # (!\timer_inst|counter [21] & (!\timer_inst|Add0~41 ))
// \timer_inst|Add0~43  = CARRY((!\timer_inst|counter [21] & !\timer_inst|Add0~41 ))

	.dataa(gnd),
	.datab(\timer_inst|counter [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\timer_inst|Add0~41 ),
	.combout(\timer_inst|Add0~42_combout ),
	.cout(\timer_inst|Add0~43 ));
// synopsys translate_off
defparam \timer_inst|Add0~42 .lut_mask = 16'hC303;
defparam \timer_inst|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N28
cycloneive_lcell_comb \timer_inst|counter~17 (
// Equation(s):
// \timer_inst|counter~17_combout  = (\timer_inst|counter~10_combout  & (\CPU_inst|shift_merge0|LBD_reg [5])) # (!\timer_inst|counter~10_combout  & ((\timer_inst|Add0~42_combout )))

	.dataa(\timer_inst|counter~10_combout ),
	.datab(\CPU_inst|shift_merge0|LBD_reg [5]),
	.datac(gnd),
	.datad(\timer_inst|Add0~42_combout ),
	.cin(gnd),
	.combout(\timer_inst|counter~17_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|counter~17 .lut_mask = 16'hDD88;
defparam \timer_inst|counter~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y10_N29
dffeas \timer_inst|counter[21] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\timer_inst|counter~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(\timer_inst|counter[21]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|counter[21] .is_wysiwyg = "true";
defparam \timer_inst|counter[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N20
cycloneive_lcell_comb \timer_inst|Add0~44 (
// Equation(s):
// \timer_inst|Add0~44_combout  = (\timer_inst|counter [22] & ((GND) # (!\timer_inst|Add0~43 ))) # (!\timer_inst|counter [22] & (\timer_inst|Add0~43  $ (GND)))
// \timer_inst|Add0~45  = CARRY((\timer_inst|counter [22]) # (!\timer_inst|Add0~43 ))

	.dataa(\timer_inst|counter [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\timer_inst|Add0~43 ),
	.combout(\timer_inst|Add0~44_combout ),
	.cout(\timer_inst|Add0~45 ));
// synopsys translate_off
defparam \timer_inst|Add0~44 .lut_mask = 16'h5AAF;
defparam \timer_inst|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N30
cycloneive_lcell_comb \timer_inst|counter~18 (
// Equation(s):
// \timer_inst|counter~18_combout  = (\timer_inst|counter~10_combout  & ((\CPU_inst|shift_merge0|LBD_reg [6]))) # (!\timer_inst|counter~10_combout  & (\timer_inst|Add0~44_combout ))

	.dataa(gnd),
	.datab(\timer_inst|Add0~44_combout ),
	.datac(\CPU_inst|shift_merge0|LBD_reg [6]),
	.datad(\timer_inst|counter~10_combout ),
	.cin(gnd),
	.combout(\timer_inst|counter~18_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|counter~18 .lut_mask = 16'hF0CC;
defparam \timer_inst|counter~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y10_N31
dffeas \timer_inst|counter[22] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\timer_inst|counter~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(\timer_inst|counter[21]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|counter[22] .is_wysiwyg = "true";
defparam \timer_inst|counter[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N22
cycloneive_lcell_comb \timer_inst|Add0~46 (
// Equation(s):
// \timer_inst|Add0~46_combout  = \timer_inst|Add0~45  $ (!\timer_inst|counter [23])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\timer_inst|counter [23]),
	.cin(\timer_inst|Add0~45 ),
	.combout(\timer_inst|Add0~46_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|Add0~46 .lut_mask = 16'hF00F;
defparam \timer_inst|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N16
cycloneive_lcell_comb \timer_inst|counter~19 (
// Equation(s):
// \timer_inst|counter~19_combout  = (\timer_inst|counter~10_combout  & ((\CPU_inst|shift_merge0|LBD_reg [7]))) # (!\timer_inst|counter~10_combout  & (\timer_inst|Add0~46_combout ))

	.dataa(\timer_inst|Add0~46_combout ),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|LBD_reg [7]),
	.datad(\timer_inst|counter~10_combout ),
	.cin(gnd),
	.combout(\timer_inst|counter~19_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|counter~19 .lut_mask = 16'hF0AA;
defparam \timer_inst|counter~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y10_N17
dffeas \timer_inst|counter[23] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\timer_inst|counter~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(\timer_inst|counter[21]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|counter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|counter[23] .is_wysiwyg = "true";
defparam \timer_inst|counter[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N12
cycloneive_lcell_comb \timer_inst|WideOr0~1 (
// Equation(s):
// \timer_inst|WideOr0~1_combout  = (\timer_inst|counter [22]) # ((\timer_inst|counter [23]) # ((\timer_inst|counter [20]) # (\timer_inst|counter [21])))

	.dataa(\timer_inst|counter [22]),
	.datab(\timer_inst|counter [23]),
	.datac(\timer_inst|counter [20]),
	.datad(\timer_inst|counter [21]),
	.cin(gnd),
	.combout(\timer_inst|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|WideOr0~1 .lut_mask = 16'hFFFE;
defparam \timer_inst|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N24
cycloneive_lcell_comb \timer_inst|WideOr0 (
// Equation(s):
// \timer_inst|WideOr0~combout  = (\timer_inst|WideOr0~0_combout ) # (\timer_inst|WideOr0~1_combout )

	.dataa(gnd),
	.datab(\timer_inst|WideOr0~0_combout ),
	.datac(\timer_inst|WideOr0~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\timer_inst|WideOr0~combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|WideOr0 .lut_mask = 16'hFCFC;
defparam \timer_inst|WideOr0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y11_N30
cycloneive_lcell_comb \timer_inst|WideOr3 (
// Equation(s):
// \timer_inst|WideOr3~combout  = (\timer_inst|WideOr2~combout ) # ((\timer_inst|WideOr1~1_combout ) # ((\timer_inst|WideOr1~0_combout ) # (\timer_inst|WideOr0~combout )))

	.dataa(\timer_inst|WideOr2~combout ),
	.datab(\timer_inst|WideOr1~1_combout ),
	.datac(\timer_inst|WideOr1~0_combout ),
	.datad(\timer_inst|WideOr0~combout ),
	.cin(gnd),
	.combout(\timer_inst|WideOr3~combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|WideOr3 .lut_mask = 16'hFFFE;
defparam \timer_inst|WideOr3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N18
cycloneive_lcell_comb \timer_inst|Mux0~0 (
// Equation(s):
// \timer_inst|Mux0~0_combout  = (\IO_wren~combout  & (\timer_en~combout  & (\CPU_inst|reg_file0|ivr_reg [1] $ (!\CPU_inst|reg_file0|ivr_reg [0]))))

	.dataa(\IO_wren~combout ),
	.datab(\CPU_inst|reg_file0|ivr_reg [1]),
	.datac(\timer_en~combout ),
	.datad(\CPU_inst|reg_file0|ivr_reg [0]),
	.cin(gnd),
	.combout(\timer_inst|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|Mux0~0 .lut_mask = 16'h8020;
defparam \timer_inst|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N24
cycloneive_lcell_comb \timer_inst|Mux0~1 (
// Equation(s):
// \timer_inst|Mux0~1_combout  = (\timer_inst|Mux0~0_combout  & (!\CPU_inst|reg_file0|ivr_reg [1])) # (!\timer_inst|Mux0~0_combout  & (((\timer_inst|WideOr3~combout  & \timer_inst|count_active~q ))))

	.dataa(\CPU_inst|reg_file0|ivr_reg [1]),
	.datab(\timer_inst|WideOr3~combout ),
	.datac(\timer_inst|count_active~q ),
	.datad(\timer_inst|Mux0~0_combout ),
	.cin(gnd),
	.combout(\timer_inst|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|Mux0~1 .lut_mask = 16'h55C0;
defparam \timer_inst|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y10_N25
dffeas \timer_inst|count_active (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\timer_inst|Mux0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|count_active~q ),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|count_active .is_wysiwyg = "true";
defparam \timer_inst|count_active .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N14
cycloneive_lcell_comb \timer_inst|counter[1]~2 (
// Equation(s):
// \timer_inst|counter[1]~2_combout  = ((\timer_inst|counter~0_combout ) # ((\timer_inst|count_active~q  & \timer_inst|WideOr3~combout ))) # (!\rst~q )

	.dataa(\rst~q ),
	.datab(\timer_inst|count_active~q ),
	.datac(\timer_inst|WideOr3~combout ),
	.datad(\timer_inst|counter~0_combout ),
	.cin(gnd),
	.combout(\timer_inst|counter[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|counter[1]~2 .lut_mask = 16'hFFD5;
defparam \timer_inst|counter[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y11_N9
dffeas \timer_inst|counter[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\timer_inst|counter~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(\timer_inst|counter[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|counter[0] .is_wysiwyg = "true";
defparam \timer_inst|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y11_N10
cycloneive_lcell_comb \timer_inst|Add0~2 (
// Equation(s):
// \timer_inst|Add0~2_combout  = (\timer_inst|counter [1] & (\timer_inst|Add0~1  & VCC)) # (!\timer_inst|counter [1] & (!\timer_inst|Add0~1 ))
// \timer_inst|Add0~3  = CARRY((!\timer_inst|counter [1] & !\timer_inst|Add0~1 ))

	.dataa(gnd),
	.datab(\timer_inst|counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\timer_inst|Add0~1 ),
	.combout(\timer_inst|Add0~2_combout ),
	.cout(\timer_inst|Add0~3 ));
// synopsys translate_off
defparam \timer_inst|Add0~2 .lut_mask = 16'hC303;
defparam \timer_inst|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N10
cycloneive_lcell_comb \timer_inst|counter~3 (
// Equation(s):
// \timer_inst|counter~3_combout  = (\timer_inst|counter~0_combout  & (\CPU_inst|shift_merge0|LBD_reg [1])) # (!\timer_inst|counter~0_combout  & ((\timer_inst|Add0~2_combout )))

	.dataa(\CPU_inst|shift_merge0|LBD_reg [1]),
	.datab(\timer_inst|counter~0_combout ),
	.datac(gnd),
	.datad(\timer_inst|Add0~2_combout ),
	.cin(gnd),
	.combout(\timer_inst|counter~3_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|counter~3 .lut_mask = 16'hBB88;
defparam \timer_inst|counter~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y11_N11
dffeas \timer_inst|counter[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\timer_inst|counter~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(\timer_inst|counter[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|counter[1] .is_wysiwyg = "true";
defparam \timer_inst|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y11_N12
cycloneive_lcell_comb \timer_inst|Add0~4 (
// Equation(s):
// \timer_inst|Add0~4_combout  = (\timer_inst|counter [2] & ((GND) # (!\timer_inst|Add0~3 ))) # (!\timer_inst|counter [2] & (\timer_inst|Add0~3  $ (GND)))
// \timer_inst|Add0~5  = CARRY((\timer_inst|counter [2]) # (!\timer_inst|Add0~3 ))

	.dataa(gnd),
	.datab(\timer_inst|counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\timer_inst|Add0~3 ),
	.combout(\timer_inst|Add0~4_combout ),
	.cout(\timer_inst|Add0~5 ));
// synopsys translate_off
defparam \timer_inst|Add0~4 .lut_mask = 16'h3CCF;
defparam \timer_inst|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N28
cycloneive_lcell_comb \timer_inst|counter~4 (
// Equation(s):
// \timer_inst|counter~4_combout  = (\timer_inst|counter~0_combout  & ((\CPU_inst|shift_merge0|LBD_reg [2]))) # (!\timer_inst|counter~0_combout  & (\timer_inst|Add0~4_combout ))

	.dataa(\timer_inst|Add0~4_combout ),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|LBD_reg [2]),
	.datad(\timer_inst|counter~0_combout ),
	.cin(gnd),
	.combout(\timer_inst|counter~4_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|counter~4 .lut_mask = 16'hF0AA;
defparam \timer_inst|counter~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y11_N29
dffeas \timer_inst|counter[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\timer_inst|counter~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(\timer_inst|counter[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|counter[2] .is_wysiwyg = "true";
defparam \timer_inst|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y11_N14
cycloneive_lcell_comb \timer_inst|Add0~6 (
// Equation(s):
// \timer_inst|Add0~6_combout  = (\timer_inst|counter [3] & (\timer_inst|Add0~5  & VCC)) # (!\timer_inst|counter [3] & (!\timer_inst|Add0~5 ))
// \timer_inst|Add0~7  = CARRY((!\timer_inst|counter [3] & !\timer_inst|Add0~5 ))

	.dataa(\timer_inst|counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\timer_inst|Add0~5 ),
	.combout(\timer_inst|Add0~6_combout ),
	.cout(\timer_inst|Add0~7 ));
// synopsys translate_off
defparam \timer_inst|Add0~6 .lut_mask = 16'hA505;
defparam \timer_inst|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N6
cycloneive_lcell_comb \timer_inst|counter~5 (
// Equation(s):
// \timer_inst|counter~5_combout  = (\timer_inst|counter~0_combout  & ((\CPU_inst|shift_merge0|LBD_reg [3]))) # (!\timer_inst|counter~0_combout  & (\timer_inst|Add0~6_combout ))

	.dataa(\timer_inst|Add0~6_combout ),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|LBD_reg [3]),
	.datad(\timer_inst|counter~0_combout ),
	.cin(gnd),
	.combout(\timer_inst|counter~5_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|counter~5 .lut_mask = 16'hF0AA;
defparam \timer_inst|counter~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y11_N7
dffeas \timer_inst|counter[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\timer_inst|counter~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(\timer_inst|counter[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|counter[3] .is_wysiwyg = "true";
defparam \timer_inst|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y11_N16
cycloneive_lcell_comb \timer_inst|Add0~8 (
// Equation(s):
// \timer_inst|Add0~8_combout  = (\timer_inst|counter [4] & ((GND) # (!\timer_inst|Add0~7 ))) # (!\timer_inst|counter [4] & (\timer_inst|Add0~7  $ (GND)))
// \timer_inst|Add0~9  = CARRY((\timer_inst|counter [4]) # (!\timer_inst|Add0~7 ))

	.dataa(gnd),
	.datab(\timer_inst|counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\timer_inst|Add0~7 ),
	.combout(\timer_inst|Add0~8_combout ),
	.cout(\timer_inst|Add0~9 ));
// synopsys translate_off
defparam \timer_inst|Add0~8 .lut_mask = 16'h3CCF;
defparam \timer_inst|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N24
cycloneive_lcell_comb \timer_inst|counter~6 (
// Equation(s):
// \timer_inst|counter~6_combout  = (\timer_inst|counter~0_combout  & (\CPU_inst|shift_merge0|LBD_reg [4])) # (!\timer_inst|counter~0_combout  & ((\timer_inst|Add0~8_combout )))

	.dataa(\CPU_inst|shift_merge0|LBD_reg [4]),
	.datab(gnd),
	.datac(\timer_inst|Add0~8_combout ),
	.datad(\timer_inst|counter~0_combout ),
	.cin(gnd),
	.combout(\timer_inst|counter~6_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|counter~6 .lut_mask = 16'hAAF0;
defparam \timer_inst|counter~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y11_N25
dffeas \timer_inst|counter[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\timer_inst|counter~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(\timer_inst|counter[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|counter[4] .is_wysiwyg = "true";
defparam \timer_inst|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y11_N18
cycloneive_lcell_comb \timer_inst|Add0~10 (
// Equation(s):
// \timer_inst|Add0~10_combout  = (\timer_inst|counter [5] & (\timer_inst|Add0~9  & VCC)) # (!\timer_inst|counter [5] & (!\timer_inst|Add0~9 ))
// \timer_inst|Add0~11  = CARRY((!\timer_inst|counter [5] & !\timer_inst|Add0~9 ))

	.dataa(\timer_inst|counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\timer_inst|Add0~9 ),
	.combout(\timer_inst|Add0~10_combout ),
	.cout(\timer_inst|Add0~11 ));
// synopsys translate_off
defparam \timer_inst|Add0~10 .lut_mask = 16'hA505;
defparam \timer_inst|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N26
cycloneive_lcell_comb \timer_inst|counter~7 (
// Equation(s):
// \timer_inst|counter~7_combout  = (\timer_inst|counter~0_combout  & ((\CPU_inst|shift_merge0|LBD_reg [5]))) # (!\timer_inst|counter~0_combout  & (\timer_inst|Add0~10_combout ))

	.dataa(gnd),
	.datab(\timer_inst|Add0~10_combout ),
	.datac(\CPU_inst|shift_merge0|LBD_reg [5]),
	.datad(\timer_inst|counter~0_combout ),
	.cin(gnd),
	.combout(\timer_inst|counter~7_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|counter~7 .lut_mask = 16'hF0CC;
defparam \timer_inst|counter~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y11_N27
dffeas \timer_inst|counter[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\timer_inst|counter~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(\timer_inst|counter[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|counter[5] .is_wysiwyg = "true";
defparam \timer_inst|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y11_N20
cycloneive_lcell_comb \timer_inst|Add0~12 (
// Equation(s):
// \timer_inst|Add0~12_combout  = (\timer_inst|counter [6] & ((GND) # (!\timer_inst|Add0~11 ))) # (!\timer_inst|counter [6] & (\timer_inst|Add0~11  $ (GND)))
// \timer_inst|Add0~13  = CARRY((\timer_inst|counter [6]) # (!\timer_inst|Add0~11 ))

	.dataa(gnd),
	.datab(\timer_inst|counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\timer_inst|Add0~11 ),
	.combout(\timer_inst|Add0~12_combout ),
	.cout(\timer_inst|Add0~13 ));
// synopsys translate_off
defparam \timer_inst|Add0~12 .lut_mask = 16'h3CCF;
defparam \timer_inst|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N12
cycloneive_lcell_comb \timer_inst|counter~8 (
// Equation(s):
// \timer_inst|counter~8_combout  = (\timer_inst|counter~0_combout  & ((\CPU_inst|shift_merge0|LBD_reg [6]))) # (!\timer_inst|counter~0_combout  & (\timer_inst|Add0~12_combout ))

	.dataa(gnd),
	.datab(\timer_inst|Add0~12_combout ),
	.datac(\CPU_inst|shift_merge0|LBD_reg [6]),
	.datad(\timer_inst|counter~0_combout ),
	.cin(gnd),
	.combout(\timer_inst|counter~8_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|counter~8 .lut_mask = 16'hF0CC;
defparam \timer_inst|counter~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y11_N13
dffeas \timer_inst|counter[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\timer_inst|counter~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(\timer_inst|counter[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|counter[6] .is_wysiwyg = "true";
defparam \timer_inst|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y11_N22
cycloneive_lcell_comb \timer_inst|Add0~14 (
// Equation(s):
// \timer_inst|Add0~14_combout  = (\timer_inst|counter [7] & (\timer_inst|Add0~13  & VCC)) # (!\timer_inst|counter [7] & (!\timer_inst|Add0~13 ))
// \timer_inst|Add0~15  = CARRY((!\timer_inst|counter [7] & !\timer_inst|Add0~13 ))

	.dataa(gnd),
	.datab(\timer_inst|counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\timer_inst|Add0~13 ),
	.combout(\timer_inst|Add0~14_combout ),
	.cout(\timer_inst|Add0~15 ));
// synopsys translate_off
defparam \timer_inst|Add0~14 .lut_mask = 16'hC303;
defparam \timer_inst|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N14
cycloneive_lcell_comb \timer_inst|counter~9 (
// Equation(s):
// \timer_inst|counter~9_combout  = (\timer_inst|counter~0_combout  & ((\CPU_inst|shift_merge0|LBD_reg [7]))) # (!\timer_inst|counter~0_combout  & (\timer_inst|Add0~14_combout ))

	.dataa(gnd),
	.datab(\timer_inst|Add0~14_combout ),
	.datac(\CPU_inst|shift_merge0|LBD_reg [7]),
	.datad(\timer_inst|counter~0_combout ),
	.cin(gnd),
	.combout(\timer_inst|counter~9_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|counter~9 .lut_mask = 16'hF0CC;
defparam \timer_inst|counter~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y11_N15
dffeas \timer_inst|counter[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\timer_inst|counter~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(\timer_inst|counter[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|counter[7] .is_wysiwyg = "true";
defparam \timer_inst|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y11_N24
cycloneive_lcell_comb \timer_inst|Add0~16 (
// Equation(s):
// \timer_inst|Add0~16_combout  = (\timer_inst|counter [8] & ((GND) # (!\timer_inst|Add0~15 ))) # (!\timer_inst|counter [8] & (\timer_inst|Add0~15  $ (GND)))
// \timer_inst|Add0~17  = CARRY((\timer_inst|counter [8]) # (!\timer_inst|Add0~15 ))

	.dataa(gnd),
	.datab(\timer_inst|counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\timer_inst|Add0~15 ),
	.combout(\timer_inst|Add0~16_combout ),
	.cout(\timer_inst|Add0~17 ));
// synopsys translate_off
defparam \timer_inst|Add0~16 .lut_mask = 16'h3CCF;
defparam \timer_inst|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N16
cycloneive_lcell_comb \timer_inst|counter~21 (
// Equation(s):
// \timer_inst|counter~21_combout  = (\timer_inst|counter~20_combout  & (\CPU_inst|shift_merge0|LBD_reg [0])) # (!\timer_inst|counter~20_combout  & ((\timer_inst|Add0~16_combout )))

	.dataa(\timer_inst|counter~20_combout ),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|LBD_reg [0]),
	.datad(\timer_inst|Add0~16_combout ),
	.cin(gnd),
	.combout(\timer_inst|counter~21_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|counter~21 .lut_mask = 16'hF5A0;
defparam \timer_inst|counter~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N2
cycloneive_lcell_comb \timer_inst|counter[12]~22 (
// Equation(s):
// \timer_inst|counter[12]~22_combout  = ((\timer_inst|counter~20_combout ) # ((\timer_inst|WideOr3~combout  & \timer_inst|count_active~q ))) # (!\rst~q )

	.dataa(\rst~q ),
	.datab(\timer_inst|counter~20_combout ),
	.datac(\timer_inst|WideOr3~combout ),
	.datad(\timer_inst|count_active~q ),
	.cin(gnd),
	.combout(\timer_inst|counter[12]~22_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|counter[12]~22 .lut_mask = 16'hFDDD;
defparam \timer_inst|counter[12]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y11_N17
dffeas \timer_inst|counter[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\timer_inst|counter~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(\timer_inst|counter[12]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|counter[8] .is_wysiwyg = "true";
defparam \timer_inst|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y11_N26
cycloneive_lcell_comb \timer_inst|Add0~18 (
// Equation(s):
// \timer_inst|Add0~18_combout  = (\timer_inst|counter [9] & (\timer_inst|Add0~17  & VCC)) # (!\timer_inst|counter [9] & (!\timer_inst|Add0~17 ))
// \timer_inst|Add0~19  = CARRY((!\timer_inst|counter [9] & !\timer_inst|Add0~17 ))

	.dataa(\timer_inst|counter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\timer_inst|Add0~17 ),
	.combout(\timer_inst|Add0~18_combout ),
	.cout(\timer_inst|Add0~19 ));
// synopsys translate_off
defparam \timer_inst|Add0~18 .lut_mask = 16'hA505;
defparam \timer_inst|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N2
cycloneive_lcell_comb \timer_inst|counter~23 (
// Equation(s):
// \timer_inst|counter~23_combout  = (\timer_inst|counter~20_combout  & ((\CPU_inst|shift_merge0|LBD_reg [1]))) # (!\timer_inst|counter~20_combout  & (\timer_inst|Add0~18_combout ))

	.dataa(\timer_inst|counter~20_combout ),
	.datab(\timer_inst|Add0~18_combout ),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|LBD_reg [1]),
	.cin(gnd),
	.combout(\timer_inst|counter~23_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|counter~23 .lut_mask = 16'hEE44;
defparam \timer_inst|counter~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y11_N3
dffeas \timer_inst|counter[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\timer_inst|counter~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(\timer_inst|counter[12]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|counter[9] .is_wysiwyg = "true";
defparam \timer_inst|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y11_N28
cycloneive_lcell_comb \timer_inst|Add0~20 (
// Equation(s):
// \timer_inst|Add0~20_combout  = (\timer_inst|counter [10] & ((GND) # (!\timer_inst|Add0~19 ))) # (!\timer_inst|counter [10] & (\timer_inst|Add0~19  $ (GND)))
// \timer_inst|Add0~21  = CARRY((\timer_inst|counter [10]) # (!\timer_inst|Add0~19 ))

	.dataa(gnd),
	.datab(\timer_inst|counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\timer_inst|Add0~19 ),
	.combout(\timer_inst|Add0~20_combout ),
	.cout(\timer_inst|Add0~21 ));
// synopsys translate_off
defparam \timer_inst|Add0~20 .lut_mask = 16'h3CCF;
defparam \timer_inst|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N4
cycloneive_lcell_comb \timer_inst|counter~24 (
// Equation(s):
// \timer_inst|counter~24_combout  = (\timer_inst|counter~20_combout  & (\CPU_inst|shift_merge0|LBD_reg [2])) # (!\timer_inst|counter~20_combout  & ((\timer_inst|Add0~20_combout )))

	.dataa(\timer_inst|counter~20_combout ),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|LBD_reg [2]),
	.datad(\timer_inst|Add0~20_combout ),
	.cin(gnd),
	.combout(\timer_inst|counter~24_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|counter~24 .lut_mask = 16'hF5A0;
defparam \timer_inst|counter~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y11_N5
dffeas \timer_inst|counter[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\timer_inst|counter~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(\timer_inst|counter[12]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|counter[10] .is_wysiwyg = "true";
defparam \timer_inst|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y11_N30
cycloneive_lcell_comb \timer_inst|Add0~22 (
// Equation(s):
// \timer_inst|Add0~22_combout  = (\timer_inst|counter [11] & (\timer_inst|Add0~21  & VCC)) # (!\timer_inst|counter [11] & (!\timer_inst|Add0~21 ))
// \timer_inst|Add0~23  = CARRY((!\timer_inst|counter [11] & !\timer_inst|Add0~21 ))

	.dataa(gnd),
	.datab(\timer_inst|counter [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\timer_inst|Add0~21 ),
	.combout(\timer_inst|Add0~22_combout ),
	.cout(\timer_inst|Add0~23 ));
// synopsys translate_off
defparam \timer_inst|Add0~22 .lut_mask = 16'hC303;
defparam \timer_inst|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N22
cycloneive_lcell_comb \timer_inst|counter~25 (
// Equation(s):
// \timer_inst|counter~25_combout  = (\timer_inst|counter~20_combout  & (\CPU_inst|shift_merge0|LBD_reg [3])) # (!\timer_inst|counter~20_combout  & ((\timer_inst|Add0~22_combout )))

	.dataa(\CPU_inst|shift_merge0|LBD_reg [3]),
	.datab(gnd),
	.datac(\timer_inst|counter~20_combout ),
	.datad(\timer_inst|Add0~22_combout ),
	.cin(gnd),
	.combout(\timer_inst|counter~25_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|counter~25 .lut_mask = 16'hAFA0;
defparam \timer_inst|counter~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y11_N23
dffeas \timer_inst|counter[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\timer_inst|counter~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(\timer_inst|counter[12]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|counter[11] .is_wysiwyg = "true";
defparam \timer_inst|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N0
cycloneive_lcell_comb \timer_inst|Add0~24 (
// Equation(s):
// \timer_inst|Add0~24_combout  = (\timer_inst|counter [12] & ((GND) # (!\timer_inst|Add0~23 ))) # (!\timer_inst|counter [12] & (\timer_inst|Add0~23  $ (GND)))
// \timer_inst|Add0~25  = CARRY((\timer_inst|counter [12]) # (!\timer_inst|Add0~23 ))

	.dataa(gnd),
	.datab(\timer_inst|counter [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\timer_inst|Add0~23 ),
	.combout(\timer_inst|Add0~24_combout ),
	.cout(\timer_inst|Add0~25 ));
// synopsys translate_off
defparam \timer_inst|Add0~24 .lut_mask = 16'h3CCF;
defparam \timer_inst|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N0
cycloneive_lcell_comb \timer_inst|counter~26 (
// Equation(s):
// \timer_inst|counter~26_combout  = (\timer_inst|counter~20_combout  & ((\CPU_inst|shift_merge0|LBD_reg [4]))) # (!\timer_inst|counter~20_combout  & (\timer_inst|Add0~24_combout ))

	.dataa(\timer_inst|counter~20_combout ),
	.datab(gnd),
	.datac(\timer_inst|Add0~24_combout ),
	.datad(\CPU_inst|shift_merge0|LBD_reg [4]),
	.cin(gnd),
	.combout(\timer_inst|counter~26_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|counter~26 .lut_mask = 16'hFA50;
defparam \timer_inst|counter~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y11_N1
dffeas \timer_inst|counter[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\timer_inst|counter~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(\timer_inst|counter[12]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|counter[12] .is_wysiwyg = "true";
defparam \timer_inst|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N2
cycloneive_lcell_comb \timer_inst|Add0~26 (
// Equation(s):
// \timer_inst|Add0~26_combout  = (\timer_inst|counter [13] & (\timer_inst|Add0~25  & VCC)) # (!\timer_inst|counter [13] & (!\timer_inst|Add0~25 ))
// \timer_inst|Add0~27  = CARRY((!\timer_inst|counter [13] & !\timer_inst|Add0~25 ))

	.dataa(\timer_inst|counter [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\timer_inst|Add0~25 ),
	.combout(\timer_inst|Add0~26_combout ),
	.cout(\timer_inst|Add0~27 ));
// synopsys translate_off
defparam \timer_inst|Add0~26 .lut_mask = 16'hA505;
defparam \timer_inst|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N18
cycloneive_lcell_comb \timer_inst|counter~27 (
// Equation(s):
// \timer_inst|counter~27_combout  = (\timer_inst|counter~20_combout  & (\CPU_inst|shift_merge0|LBD_reg [5])) # (!\timer_inst|counter~20_combout  & ((\timer_inst|Add0~26_combout )))

	.dataa(\timer_inst|counter~20_combout ),
	.datab(\CPU_inst|shift_merge0|LBD_reg [5]),
	.datac(\timer_inst|Add0~26_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\timer_inst|counter~27_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|counter~27 .lut_mask = 16'hD8D8;
defparam \timer_inst|counter~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y11_N19
dffeas \timer_inst|counter[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\timer_inst|counter~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(\timer_inst|counter[12]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|counter[13] .is_wysiwyg = "true";
defparam \timer_inst|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N4
cycloneive_lcell_comb \timer_inst|Add0~28 (
// Equation(s):
// \timer_inst|Add0~28_combout  = (\timer_inst|counter [14] & ((GND) # (!\timer_inst|Add0~27 ))) # (!\timer_inst|counter [14] & (\timer_inst|Add0~27  $ (GND)))
// \timer_inst|Add0~29  = CARRY((\timer_inst|counter [14]) # (!\timer_inst|Add0~27 ))

	.dataa(gnd),
	.datab(\timer_inst|counter [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\timer_inst|Add0~27 ),
	.combout(\timer_inst|Add0~28_combout ),
	.cout(\timer_inst|Add0~29 ));
// synopsys translate_off
defparam \timer_inst|Add0~28 .lut_mask = 16'h3CCF;
defparam \timer_inst|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N20
cycloneive_lcell_comb \timer_inst|counter~28 (
// Equation(s):
// \timer_inst|counter~28_combout  = (\timer_inst|counter~20_combout  & ((\CPU_inst|shift_merge0|LBD_reg [6]))) # (!\timer_inst|counter~20_combout  & (\timer_inst|Add0~28_combout ))

	.dataa(\timer_inst|counter~20_combout ),
	.datab(gnd),
	.datac(\timer_inst|Add0~28_combout ),
	.datad(\CPU_inst|shift_merge0|LBD_reg [6]),
	.cin(gnd),
	.combout(\timer_inst|counter~28_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|counter~28 .lut_mask = 16'hFA50;
defparam \timer_inst|counter~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y11_N21
dffeas \timer_inst|counter[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\timer_inst|counter~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(\timer_inst|counter[12]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|counter[14] .is_wysiwyg = "true";
defparam \timer_inst|counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N6
cycloneive_lcell_comb \timer_inst|Add0~30 (
// Equation(s):
// \timer_inst|Add0~30_combout  = (\timer_inst|counter [15] & (\timer_inst|Add0~29  & VCC)) # (!\timer_inst|counter [15] & (!\timer_inst|Add0~29 ))
// \timer_inst|Add0~31  = CARRY((!\timer_inst|counter [15] & !\timer_inst|Add0~29 ))

	.dataa(gnd),
	.datab(\timer_inst|counter [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\timer_inst|Add0~29 ),
	.combout(\timer_inst|Add0~30_combout ),
	.cout(\timer_inst|Add0~31 ));
// synopsys translate_off
defparam \timer_inst|Add0~30 .lut_mask = 16'hC303;
defparam \timer_inst|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N30
cycloneive_lcell_comb \timer_inst|counter~29 (
// Equation(s):
// \timer_inst|counter~29_combout  = (\timer_inst|counter~20_combout  & (\CPU_inst|shift_merge0|LBD_reg [7])) # (!\timer_inst|counter~20_combout  & ((\timer_inst|Add0~30_combout )))

	.dataa(\timer_inst|counter~20_combout ),
	.datab(\CPU_inst|shift_merge0|LBD_reg [7]),
	.datac(\timer_inst|Add0~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\timer_inst|counter~29_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|counter~29 .lut_mask = 16'hD8D8;
defparam \timer_inst|counter~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y11_N31
dffeas \timer_inst|counter[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\timer_inst|counter~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(\timer_inst|counter[12]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|counter[15] .is_wysiwyg = "true";
defparam \timer_inst|counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N8
cycloneive_lcell_comb \timer_inst|Add0~32 (
// Equation(s):
// \timer_inst|Add0~32_combout  = (\timer_inst|counter [16] & ((GND) # (!\timer_inst|Add0~31 ))) # (!\timer_inst|counter [16] & (\timer_inst|Add0~31  $ (GND)))
// \timer_inst|Add0~33  = CARRY((\timer_inst|counter [16]) # (!\timer_inst|Add0~31 ))

	.dataa(gnd),
	.datab(\timer_inst|counter [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\timer_inst|Add0~31 ),
	.combout(\timer_inst|Add0~32_combout ),
	.cout(\timer_inst|Add0~33 ));
// synopsys translate_off
defparam \timer_inst|Add0~32 .lut_mask = 16'h3CCF;
defparam \timer_inst|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N10
cycloneive_lcell_comb \timer_inst|counter~11 (
// Equation(s):
// \timer_inst|counter~11_combout  = (\timer_inst|counter~10_combout  & ((\CPU_inst|shift_merge0|LBD_reg [0]))) # (!\timer_inst|counter~10_combout  & (\timer_inst|Add0~32_combout ))

	.dataa(\timer_inst|Add0~32_combout ),
	.datab(\CPU_inst|shift_merge0|LBD_reg [0]),
	.datac(gnd),
	.datad(\timer_inst|counter~10_combout ),
	.cin(gnd),
	.combout(\timer_inst|counter~11_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|counter~11 .lut_mask = 16'hCCAA;
defparam \timer_inst|counter~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y10_N11
dffeas \timer_inst|counter[16] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\timer_inst|counter~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(\timer_inst|counter[21]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|counter[16] .is_wysiwyg = "true";
defparam \timer_inst|counter[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N10
cycloneive_lcell_comb \timer_inst|Add0~34 (
// Equation(s):
// \timer_inst|Add0~34_combout  = (\timer_inst|counter [17] & (\timer_inst|Add0~33  & VCC)) # (!\timer_inst|counter [17] & (!\timer_inst|Add0~33 ))
// \timer_inst|Add0~35  = CARRY((!\timer_inst|counter [17] & !\timer_inst|Add0~33 ))

	.dataa(\timer_inst|counter [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\timer_inst|Add0~33 ),
	.combout(\timer_inst|Add0~34_combout ),
	.cout(\timer_inst|Add0~35 ));
// synopsys translate_off
defparam \timer_inst|Add0~34 .lut_mask = 16'hA505;
defparam \timer_inst|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N20
cycloneive_lcell_comb \timer_inst|counter~13 (
// Equation(s):
// \timer_inst|counter~13_combout  = (\timer_inst|counter~10_combout  & ((\CPU_inst|shift_merge0|LBD_reg [1]))) # (!\timer_inst|counter~10_combout  & (\timer_inst|Add0~34_combout ))

	.dataa(\timer_inst|Add0~34_combout ),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|LBD_reg [1]),
	.datad(\timer_inst|counter~10_combout ),
	.cin(gnd),
	.combout(\timer_inst|counter~13_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|counter~13 .lut_mask = 16'hF0AA;
defparam \timer_inst|counter~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y10_N21
dffeas \timer_inst|counter[17] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\timer_inst|counter~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(\timer_inst|counter[21]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|counter[17] .is_wysiwyg = "true";
defparam \timer_inst|counter[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N22
cycloneive_lcell_comb \timer_inst|counter~14 (
// Equation(s):
// \timer_inst|counter~14_combout  = (\timer_inst|counter~10_combout  & ((\CPU_inst|shift_merge0|LBD_reg [2]))) # (!\timer_inst|counter~10_combout  & (\timer_inst|Add0~36_combout ))

	.dataa(\timer_inst|Add0~36_combout ),
	.datab(\CPU_inst|shift_merge0|LBD_reg [2]),
	.datac(gnd),
	.datad(\timer_inst|counter~10_combout ),
	.cin(gnd),
	.combout(\timer_inst|counter~14_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|counter~14 .lut_mask = 16'hCCAA;
defparam \timer_inst|counter~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y10_N23
dffeas \timer_inst|counter[18] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\timer_inst|counter~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(\timer_inst|counter[21]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|counter[18] .is_wysiwyg = "true";
defparam \timer_inst|counter[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y11_N24
cycloneive_lcell_comb \timer_inst|Mux6~0 (
// Equation(s):
// \timer_inst|Mux6~0_combout  = (\CPU_inst|reg_file0|ivr_reg [0] & (((\timer_inst|counter [10]) # (\CPU_inst|reg_file0|ivr_reg [1])))) # (!\CPU_inst|reg_file0|ivr_reg [0] & (\timer_inst|counter [2] & ((!\CPU_inst|reg_file0|ivr_reg [1]))))

	.dataa(\timer_inst|counter [2]),
	.datab(\CPU_inst|reg_file0|ivr_reg [0]),
	.datac(\timer_inst|counter [10]),
	.datad(\CPU_inst|reg_file0|ivr_reg [1]),
	.cin(gnd),
	.combout(\timer_inst|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|Mux6~0 .lut_mask = 16'hCCE2;
defparam \timer_inst|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y11_N22
cycloneive_lcell_comb \timer_inst|Mux6~1 (
// Equation(s):
// \timer_inst|Mux6~1_combout  = (\timer_inst|Mux6~0_combout  & (((\timer_inst|WideOr0~combout ) # (!\CPU_inst|reg_file0|ivr_reg [1])))) # (!\timer_inst|Mux6~0_combout  & (\timer_inst|counter [18] & (\CPU_inst|reg_file0|ivr_reg [1])))

	.dataa(\timer_inst|counter [18]),
	.datab(\timer_inst|Mux6~0_combout ),
	.datac(\CPU_inst|reg_file0|ivr_reg [1]),
	.datad(\timer_inst|WideOr0~combout ),
	.cin(gnd),
	.combout(\timer_inst|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|Mux6~1 .lut_mask = 16'hEC2C;
defparam \timer_inst|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N20
cycloneive_lcell_comb \IO_ren~1 (
// Equation(s):
// \IO_ren~1_combout  = (!\CPU_inst|decode_unit0|PC_I_field_reg [11] & (\IO_ren~0_combout  & (\CPU_inst|decode_unit0|RC_reg~q  & !\CPU_inst|SC5~q )))

	.dataa(\CPU_inst|decode_unit0|PC_I_field_reg [11]),
	.datab(\IO_ren~0_combout ),
	.datac(\CPU_inst|decode_unit0|RC_reg~q ),
	.datad(\CPU_inst|SC5~q ),
	.cin(gnd),
	.combout(\IO_ren~1_combout ),
	.cout());
// synopsys translate_off
defparam \IO_ren~1 .lut_mask = 16'h0040;
defparam \IO_ren~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N26
cycloneive_lcell_comb \timer_inst|to_cpu[7]~0 (
// Equation(s):
// \timer_inst|to_cpu[7]~0_combout  = (\timer_en~combout  & (\rst~q  & \IO_ren~1_combout ))

	.dataa(\timer_en~combout ),
	.datab(\rst~q ),
	.datac(\IO_ren~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\timer_inst|to_cpu[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|to_cpu[7]~0 .lut_mask = 16'h8080;
defparam \timer_inst|to_cpu[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y11_N23
dffeas \timer_inst|to_cpu[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\timer_inst|Mux6~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\timer_inst|to_cpu[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|to_cpu [2]),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|to_cpu[2] .is_wysiwyg = "true";
defparam \timer_inst|to_cpu[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N18
cycloneive_lcell_comb \serial_inst|rx_queue|read_addr~1 (
// Equation(s):
// \serial_inst|rx_queue|read_addr~1_combout  = (\rst~q  & !\serial_inst|rx_queue|read_addr [0])

	.dataa(\rst~q ),
	.datab(gnd),
	.datac(\serial_inst|rx_queue|read_addr [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|read_addr~1_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|read_addr~1 .lut_mask = 16'h0A0A;
defparam \serial_inst|rx_queue|read_addr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N16
cycloneive_lcell_comb WideAnd2(
// Equation(s):
// \WideAnd2~combout  = (\WideAnd2~3_combout  & (\CPU_inst|reg_file0|ivr_reg [2] & (\CPU_inst|reg_file0|ivr_reg [1] & \CPU_inst|reg_file0|ivr_reg [4])))

	.dataa(\WideAnd2~3_combout ),
	.datab(\CPU_inst|reg_file0|ivr_reg [2]),
	.datac(\CPU_inst|reg_file0|ivr_reg [1]),
	.datad(\CPU_inst|reg_file0|ivr_reg [4]),
	.cin(gnd),
	.combout(\WideAnd2~combout ),
	.cout());
// synopsys translate_off
defparam WideAnd2.lut_mask = 16'h8000;
defparam WideAnd2.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N6
cycloneive_lcell_comb \serial_inst|rx_queue|read_addr[2]~0 (
// Equation(s):
// \serial_inst|rx_queue|read_addr[2]~0_combout  = ((\IO_ren~1_combout  & (!\CPU_inst|reg_file0|ivr_reg [0] & \WideAnd2~combout ))) # (!\rst~q )

	.dataa(\IO_ren~1_combout ),
	.datab(\CPU_inst|reg_file0|ivr_reg [0]),
	.datac(\rst~q ),
	.datad(\WideAnd2~combout ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|read_addr[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|read_addr[2]~0 .lut_mask = 16'h2F0F;
defparam \serial_inst|rx_queue|read_addr[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N19
dffeas \serial_inst|rx_queue|read_addr[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|read_addr~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|rx_queue|read_addr[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|read_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|read_addr[0] .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|read_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N16
cycloneive_lcell_comb \serial_inst|rx_queue|Add1~0 (
// Equation(s):
// \serial_inst|rx_queue|Add1~0_combout  = \serial_inst|rx_queue|read_addr [0] $ (\serial_inst|rx_queue|read_addr [1])

	.dataa(\serial_inst|rx_queue|read_addr [0]),
	.datab(gnd),
	.datac(\serial_inst|rx_queue|read_addr [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|Add1~0 .lut_mask = 16'h5A5A;
defparam \serial_inst|rx_queue|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N17
dffeas \serial_inst|rx_queue|read_addr[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|Add1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(\serial_inst|rx_queue|read_addr[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|read_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|read_addr[1] .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|read_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N18
cycloneive_lcell_comb \serial_inst|rx_queue|Add1~1 (
// Equation(s):
// \serial_inst|rx_queue|Add1~1_combout  = \serial_inst|rx_queue|read_addr [2] $ (((\serial_inst|rx_queue|read_addr [0] & \serial_inst|rx_queue|read_addr [1])))

	.dataa(\serial_inst|rx_queue|read_addr [0]),
	.datab(\serial_inst|rx_queue|read_addr [1]),
	.datac(\serial_inst|rx_queue|read_addr [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|Add1~1_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|Add1~1 .lut_mask = 16'h7878;
defparam \serial_inst|rx_queue|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N19
dffeas \serial_inst|rx_queue|read_addr[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|Add1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(\serial_inst|rx_queue|read_addr[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|read_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|read_addr[2] .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|read_addr[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N1
cycloneive_io_ibuf \RXD~input (
	.i(RXD),
	.ibar(gnd),
	.o(\RXD~input_o ));
// synopsys translate_off
defparam \RXD~input .bus_hold = "false";
defparam \RXD~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X5_Y11_N12
cycloneive_lcell_comb \serial_inst|UART_inst|rx_s~0 (
// Equation(s):
// \serial_inst|UART_inst|rx_s~0_combout  = !\RXD~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RXD~input_o ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_s~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_s~0 .lut_mask = 16'h00FF;
defparam \serial_inst|UART_inst|rx_s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y11_N13
dffeas \serial_inst|UART_inst|rx_s (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_s~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_s~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_s .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_s .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y10_N0
cycloneive_lcell_comb \serial_inst|UART_inst|rx_frame~4 (
// Equation(s):
// \serial_inst|UART_inst|rx_frame~4_combout  = (\serial_inst|UART_inst|rx_frame [3] & (\rst~q  & \serial_inst|UART_inst|rx_active~q ))

	.dataa(gnd),
	.datab(\serial_inst|UART_inst|rx_frame [3]),
	.datac(\rst~q ),
	.datad(\serial_inst|UART_inst|rx_active~q ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_frame~4_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_frame~4 .lut_mask = 16'hC000;
defparam \serial_inst|UART_inst|rx_frame~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y10_N12
cycloneive_lcell_comb \serial_inst|UART_inst|rx_frame[2]~1 (
// Equation(s):
// \serial_inst|UART_inst|rx_frame[2]~1_combout  = (\rst~q  & \serial_inst|UART_inst|rx_active~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~q ),
	.datad(\serial_inst|UART_inst|rx_active~q ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_frame[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_frame[2]~1 .lut_mask = 16'hF000;
defparam \serial_inst|UART_inst|rx_frame[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y9_N12
cycloneive_lcell_comb \serial_inst|UART_inst|Add0~0 (
// Equation(s):
// \serial_inst|UART_inst|Add0~0_combout  = \serial_inst|UART_inst|rx_timer [0] $ (VCC)
// \serial_inst|UART_inst|Add0~1  = CARRY(\serial_inst|UART_inst|rx_timer [0])

	.dataa(\serial_inst|UART_inst|rx_timer [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|Add0~0_combout ),
	.cout(\serial_inst|UART_inst|Add0~1 ));
// synopsys translate_off
defparam \serial_inst|UART_inst|Add0~0 .lut_mask = 16'h55AA;
defparam \serial_inst|UART_inst|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y10_N30
cycloneive_lcell_comb \serial_inst|UART_inst|rx_timer~0 (
// Equation(s):
// \serial_inst|UART_inst|rx_timer~0_combout  = (\serial_inst|UART_inst|rx_frame[2]~2_combout  & (((\rst~q  & !\serial_inst|UART_inst|rx_active~q )))) # (!\serial_inst|UART_inst|rx_frame[2]~2_combout  & ((\serial_inst|UART_inst|Add0~0_combout ) # ((\rst~q  & 
// !\serial_inst|UART_inst|rx_active~q ))))

	.dataa(\serial_inst|UART_inst|rx_frame[2]~2_combout ),
	.datab(\serial_inst|UART_inst|Add0~0_combout ),
	.datac(\rst~q ),
	.datad(\serial_inst|UART_inst|rx_active~q ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_timer~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_timer~0 .lut_mask = 16'h44F4;
defparam \serial_inst|UART_inst|rx_timer~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y10_N31
dffeas \serial_inst|UART_inst|rx_timer[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_timer~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_timer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_timer[0] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_timer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y9_N14
cycloneive_lcell_comb \serial_inst|UART_inst|Add0~2 (
// Equation(s):
// \serial_inst|UART_inst|Add0~2_combout  = (\serial_inst|UART_inst|rx_timer [1] & (!\serial_inst|UART_inst|Add0~1 )) # (!\serial_inst|UART_inst|rx_timer [1] & ((\serial_inst|UART_inst|Add0~1 ) # (GND)))
// \serial_inst|UART_inst|Add0~3  = CARRY((!\serial_inst|UART_inst|Add0~1 ) # (!\serial_inst|UART_inst|rx_timer [1]))

	.dataa(\serial_inst|UART_inst|rx_timer [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serial_inst|UART_inst|Add0~1 ),
	.combout(\serial_inst|UART_inst|Add0~2_combout ),
	.cout(\serial_inst|UART_inst|Add0~3 ));
// synopsys translate_off
defparam \serial_inst|UART_inst|Add0~2 .lut_mask = 16'h5A5F;
defparam \serial_inst|UART_inst|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y9_N10
cycloneive_lcell_comb \serial_inst|UART_inst|Add0~9 (
// Equation(s):
// \serial_inst|UART_inst|Add0~9_combout  = (\serial_inst|UART_inst|Add0~2_combout  & !\serial_inst|UART_inst|rx_frame[2]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\serial_inst|UART_inst|Add0~2_combout ),
	.datad(\serial_inst|UART_inst|rx_frame[2]~2_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|Add0~9_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|Add0~9 .lut_mask = 16'h00F0;
defparam \serial_inst|UART_inst|Add0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y9_N11
dffeas \serial_inst|UART_inst|rx_timer[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|Add0~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_timer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_timer[1] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_timer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y9_N16
cycloneive_lcell_comb \serial_inst|UART_inst|Add0~4 (
// Equation(s):
// \serial_inst|UART_inst|Add0~4_combout  = (\serial_inst|UART_inst|rx_timer [2] & (\serial_inst|UART_inst|Add0~3  $ (GND))) # (!\serial_inst|UART_inst|rx_timer [2] & (!\serial_inst|UART_inst|Add0~3  & VCC))
// \serial_inst|UART_inst|Add0~5  = CARRY((\serial_inst|UART_inst|rx_timer [2] & !\serial_inst|UART_inst|Add0~3 ))

	.dataa(gnd),
	.datab(\serial_inst|UART_inst|rx_timer [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serial_inst|UART_inst|Add0~3 ),
	.combout(\serial_inst|UART_inst|Add0~4_combout ),
	.cout(\serial_inst|UART_inst|Add0~5 ));
// synopsys translate_off
defparam \serial_inst|UART_inst|Add0~4 .lut_mask = 16'hC30C;
defparam \serial_inst|UART_inst|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y9_N8
cycloneive_lcell_comb \serial_inst|UART_inst|Add0~6 (
// Equation(s):
// \serial_inst|UART_inst|Add0~6_combout  = (\serial_inst|UART_inst|Add0~4_combout  & !\serial_inst|UART_inst|rx_frame[2]~2_combout )

	.dataa(gnd),
	.datab(\serial_inst|UART_inst|Add0~4_combout ),
	.datac(gnd),
	.datad(\serial_inst|UART_inst|rx_frame[2]~2_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|Add0~6 .lut_mask = 16'h00CC;
defparam \serial_inst|UART_inst|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y9_N9
dffeas \serial_inst|UART_inst|rx_timer[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_timer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_timer[2] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_timer[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y9_N18
cycloneive_lcell_comb \serial_inst|UART_inst|Add0~7 (
// Equation(s):
// \serial_inst|UART_inst|Add0~7_combout  = (\serial_inst|UART_inst|rx_timer [3] & (!\serial_inst|UART_inst|Add0~5 )) # (!\serial_inst|UART_inst|rx_timer [3] & ((\serial_inst|UART_inst|Add0~5 ) # (GND)))
// \serial_inst|UART_inst|Add0~8  = CARRY((!\serial_inst|UART_inst|Add0~5 ) # (!\serial_inst|UART_inst|rx_timer [3]))

	.dataa(gnd),
	.datab(\serial_inst|UART_inst|rx_timer [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serial_inst|UART_inst|Add0~5 ),
	.combout(\serial_inst|UART_inst|Add0~7_combout ),
	.cout(\serial_inst|UART_inst|Add0~8 ));
// synopsys translate_off
defparam \serial_inst|UART_inst|Add0~7 .lut_mask = 16'h3C3F;
defparam \serial_inst|UART_inst|Add0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y10_N16
cycloneive_lcell_comb \serial_inst|UART_inst|rx_timer~1 (
// Equation(s):
// \serial_inst|UART_inst|rx_timer~1_combout  = (\serial_inst|UART_inst|rx_frame[2]~2_combout  & (((\rst~q  & !\serial_inst|UART_inst|rx_active~q )))) # (!\serial_inst|UART_inst|rx_frame[2]~2_combout  & ((\serial_inst|UART_inst|Add0~7_combout ) # ((\rst~q  & 
// !\serial_inst|UART_inst|rx_active~q ))))

	.dataa(\serial_inst|UART_inst|rx_frame[2]~2_combout ),
	.datab(\serial_inst|UART_inst|Add0~7_combout ),
	.datac(\rst~q ),
	.datad(\serial_inst|UART_inst|rx_active~q ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_timer~1_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_timer~1 .lut_mask = 16'h44F4;
defparam \serial_inst|UART_inst|rx_timer~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y10_N17
dffeas \serial_inst|UART_inst|rx_timer[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_timer~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_timer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_timer[3] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_timer[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y9_N20
cycloneive_lcell_comb \serial_inst|UART_inst|Add0~10 (
// Equation(s):
// \serial_inst|UART_inst|Add0~10_combout  = (\serial_inst|UART_inst|rx_timer [4] & (\serial_inst|UART_inst|Add0~8  $ (GND))) # (!\serial_inst|UART_inst|rx_timer [4] & (!\serial_inst|UART_inst|Add0~8  & VCC))
// \serial_inst|UART_inst|Add0~11  = CARRY((\serial_inst|UART_inst|rx_timer [4] & !\serial_inst|UART_inst|Add0~8 ))

	.dataa(gnd),
	.datab(\serial_inst|UART_inst|rx_timer [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serial_inst|UART_inst|Add0~8 ),
	.combout(\serial_inst|UART_inst|Add0~10_combout ),
	.cout(\serial_inst|UART_inst|Add0~11 ));
// synopsys translate_off
defparam \serial_inst|UART_inst|Add0~10 .lut_mask = 16'hC30C;
defparam \serial_inst|UART_inst|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y10_N28
cycloneive_lcell_comb \serial_inst|UART_inst|rx_timer~3 (
// Equation(s):
// \serial_inst|UART_inst|rx_timer~3_combout  = (\serial_inst|UART_inst|rx_frame[2]~2_combout  & (((\rst~q  & !\serial_inst|UART_inst|rx_active~q )))) # (!\serial_inst|UART_inst|rx_frame[2]~2_combout  & ((\serial_inst|UART_inst|Add0~10_combout ) # ((\rst~q  
// & !\serial_inst|UART_inst|rx_active~q ))))

	.dataa(\serial_inst|UART_inst|rx_frame[2]~2_combout ),
	.datab(\serial_inst|UART_inst|Add0~10_combout ),
	.datac(\rst~q ),
	.datad(\serial_inst|UART_inst|rx_active~q ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_timer~3_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_timer~3 .lut_mask = 16'h44F4;
defparam \serial_inst|UART_inst|rx_timer~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y10_N29
dffeas \serial_inst|UART_inst|rx_timer[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_timer~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_timer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_timer[4] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_timer[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y9_N22
cycloneive_lcell_comb \serial_inst|UART_inst|Add0~12 (
// Equation(s):
// \serial_inst|UART_inst|Add0~12_combout  = (\serial_inst|UART_inst|rx_timer [5] & (!\serial_inst|UART_inst|Add0~11 )) # (!\serial_inst|UART_inst|rx_timer [5] & ((\serial_inst|UART_inst|Add0~11 ) # (GND)))
// \serial_inst|UART_inst|Add0~13  = CARRY((!\serial_inst|UART_inst|Add0~11 ) # (!\serial_inst|UART_inst|rx_timer [5]))

	.dataa(\serial_inst|UART_inst|rx_timer [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serial_inst|UART_inst|Add0~11 ),
	.combout(\serial_inst|UART_inst|Add0~12_combout ),
	.cout(\serial_inst|UART_inst|Add0~13 ));
// synopsys translate_off
defparam \serial_inst|UART_inst|Add0~12 .lut_mask = 16'h5A5F;
defparam \serial_inst|UART_inst|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y9_N30
cycloneive_lcell_comb \serial_inst|UART_inst|Add0~16 (
// Equation(s):
// \serial_inst|UART_inst|Add0~16_combout  = (\serial_inst|UART_inst|Add0~12_combout  & !\serial_inst|UART_inst|rx_frame[2]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\serial_inst|UART_inst|Add0~12_combout ),
	.datad(\serial_inst|UART_inst|rx_frame[2]~2_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|Add0~16 .lut_mask = 16'h00F0;
defparam \serial_inst|UART_inst|Add0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y9_N31
dffeas \serial_inst|UART_inst|rx_timer[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|Add0~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_timer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_timer[5] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_timer[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y9_N24
cycloneive_lcell_comb \serial_inst|UART_inst|Add0~14 (
// Equation(s):
// \serial_inst|UART_inst|Add0~14_combout  = (\serial_inst|UART_inst|rx_timer [6] & (\serial_inst|UART_inst|Add0~13  $ (GND))) # (!\serial_inst|UART_inst|rx_timer [6] & (!\serial_inst|UART_inst|Add0~13  & VCC))
// \serial_inst|UART_inst|Add0~15  = CARRY((\serial_inst|UART_inst|rx_timer [6] & !\serial_inst|UART_inst|Add0~13 ))

	.dataa(gnd),
	.datab(\serial_inst|UART_inst|rx_timer [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serial_inst|UART_inst|Add0~13 ),
	.combout(\serial_inst|UART_inst|Add0~14_combout ),
	.cout(\serial_inst|UART_inst|Add0~15 ));
// synopsys translate_off
defparam \serial_inst|UART_inst|Add0~14 .lut_mask = 16'hC30C;
defparam \serial_inst|UART_inst|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y10_N26
cycloneive_lcell_comb \serial_inst|UART_inst|rx_timer~2 (
// Equation(s):
// \serial_inst|UART_inst|rx_timer~2_combout  = (\serial_inst|UART_inst|rx_frame[2]~2_combout  & (((\rst~q  & !\serial_inst|UART_inst|rx_active~q )))) # (!\serial_inst|UART_inst|rx_frame[2]~2_combout  & ((\serial_inst|UART_inst|Add0~14_combout ) # ((\rst~q  
// & !\serial_inst|UART_inst|rx_active~q ))))

	.dataa(\serial_inst|UART_inst|rx_frame[2]~2_combout ),
	.datab(\serial_inst|UART_inst|Add0~14_combout ),
	.datac(\rst~q ),
	.datad(\serial_inst|UART_inst|rx_active~q ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_timer~2_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_timer~2 .lut_mask = 16'h44F4;
defparam \serial_inst|UART_inst|rx_timer~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y10_N27
dffeas \serial_inst|UART_inst|rx_timer[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_timer~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_timer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_timer[6] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_timer[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y9_N26
cycloneive_lcell_comb \serial_inst|UART_inst|Add0~17 (
// Equation(s):
// \serial_inst|UART_inst|Add0~17_combout  = (\serial_inst|UART_inst|rx_timer [7] & (!\serial_inst|UART_inst|Add0~15 )) # (!\serial_inst|UART_inst|rx_timer [7] & ((\serial_inst|UART_inst|Add0~15 ) # (GND)))
// \serial_inst|UART_inst|Add0~18  = CARRY((!\serial_inst|UART_inst|Add0~15 ) # (!\serial_inst|UART_inst|rx_timer [7]))

	.dataa(\serial_inst|UART_inst|rx_timer [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serial_inst|UART_inst|Add0~15 ),
	.combout(\serial_inst|UART_inst|Add0~17_combout ),
	.cout(\serial_inst|UART_inst|Add0~18 ));
// synopsys translate_off
defparam \serial_inst|UART_inst|Add0~17 .lut_mask = 16'h5A5F;
defparam \serial_inst|UART_inst|Add0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y10_N14
cycloneive_lcell_comb \serial_inst|UART_inst|rx_timer~4 (
// Equation(s):
// \serial_inst|UART_inst|rx_timer~4_combout  = (\serial_inst|UART_inst|Add0~17_combout  & (((!\serial_inst|UART_inst|rx_active~q  & \rst~q )) # (!\serial_inst|UART_inst|rx_frame[2]~2_combout ))) # (!\serial_inst|UART_inst|Add0~17_combout  & 
// (!\serial_inst|UART_inst|rx_active~q  & (\rst~q )))

	.dataa(\serial_inst|UART_inst|Add0~17_combout ),
	.datab(\serial_inst|UART_inst|rx_active~q ),
	.datac(\rst~q ),
	.datad(\serial_inst|UART_inst|rx_frame[2]~2_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_timer~4_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_timer~4 .lut_mask = 16'h30BA;
defparam \serial_inst|UART_inst|rx_timer~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y10_N15
dffeas \serial_inst|UART_inst|rx_timer[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_timer~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_timer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_timer[7] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_timer[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y9_N28
cycloneive_lcell_comb \serial_inst|UART_inst|Add0~19 (
// Equation(s):
// \serial_inst|UART_inst|Add0~19_combout  = \serial_inst|UART_inst|Add0~18  $ (!\serial_inst|UART_inst|rx_timer [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serial_inst|UART_inst|rx_timer [8]),
	.cin(\serial_inst|UART_inst|Add0~18 ),
	.combout(\serial_inst|UART_inst|Add0~19_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|Add0~19 .lut_mask = 16'hF00F;
defparam \serial_inst|UART_inst|Add0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y9_N2
cycloneive_lcell_comb \serial_inst|UART_inst|Add0~21 (
// Equation(s):
// \serial_inst|UART_inst|Add0~21_combout  = (\serial_inst|UART_inst|Add0~19_combout  & !\serial_inst|UART_inst|rx_frame[2]~2_combout )

	.dataa(gnd),
	.datab(\serial_inst|UART_inst|Add0~19_combout ),
	.datac(gnd),
	.datad(\serial_inst|UART_inst|rx_frame[2]~2_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|Add0~21_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|Add0~21 .lut_mask = 16'h00CC;
defparam \serial_inst|UART_inst|Add0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y9_N3
dffeas \serial_inst|UART_inst|rx_timer[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|Add0~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_timer [8]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_timer[8] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_timer[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y9_N4
cycloneive_lcell_comb \serial_inst|UART_inst|Equal1~0 (
// Equation(s):
// \serial_inst|UART_inst|Equal1~0_combout  = ((\serial_inst|UART_inst|rx_timer [3]) # ((\serial_inst|UART_inst|rx_timer [0]) # (\serial_inst|UART_inst|rx_timer [2]))) # (!\serial_inst|UART_inst|rx_timer [1])

	.dataa(\serial_inst|UART_inst|rx_timer [1]),
	.datab(\serial_inst|UART_inst|rx_timer [3]),
	.datac(\serial_inst|UART_inst|rx_timer [0]),
	.datad(\serial_inst|UART_inst|rx_timer [2]),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|Equal1~0 .lut_mask = 16'hFFFD;
defparam \serial_inst|UART_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y9_N0
cycloneive_lcell_comb \serial_inst|UART_inst|Equal1~1 (
// Equation(s):
// \serial_inst|UART_inst|Equal1~1_combout  = ((\serial_inst|UART_inst|rx_timer [6]) # ((!\serial_inst|UART_inst|rx_timer [5]) # (!\serial_inst|UART_inst|rx_timer [4]))) # (!\serial_inst|UART_inst|rx_timer [7])

	.dataa(\serial_inst|UART_inst|rx_timer [7]),
	.datab(\serial_inst|UART_inst|rx_timer [6]),
	.datac(\serial_inst|UART_inst|rx_timer [4]),
	.datad(\serial_inst|UART_inst|rx_timer [5]),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|Equal1~1 .lut_mask = 16'hDFFF;
defparam \serial_inst|UART_inst|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y9_N6
cycloneive_lcell_comb \serial_inst|UART_inst|rx_frame[2]~2 (
// Equation(s):
// \serial_inst|UART_inst|rx_frame[2]~2_combout  = ((\serial_inst|UART_inst|rx_timer [8] & (!\serial_inst|UART_inst|Equal1~0_combout  & !\serial_inst|UART_inst|Equal1~1_combout ))) # (!\serial_inst|UART_inst|rx_frame[2]~1_combout )

	.dataa(\serial_inst|UART_inst|rx_frame[2]~1_combout ),
	.datab(\serial_inst|UART_inst|rx_timer [8]),
	.datac(\serial_inst|UART_inst|Equal1~0_combout ),
	.datad(\serial_inst|UART_inst|Equal1~1_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_frame[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_frame[2]~2 .lut_mask = 16'h555D;
defparam \serial_inst|UART_inst|rx_frame[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y10_N1
dffeas \serial_inst|UART_inst|rx_frame[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_frame~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|UART_inst|rx_frame[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_frame [2]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_frame[2] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_frame[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y10_N10
cycloneive_lcell_comb \serial_inst|UART_inst|rx_frame~3 (
// Equation(s):
// \serial_inst|UART_inst|rx_frame~3_combout  = (\serial_inst|UART_inst|rx_frame [2] & (\rst~q  & \serial_inst|UART_inst|rx_active~q ))

	.dataa(gnd),
	.datab(\serial_inst|UART_inst|rx_frame [2]),
	.datac(\rst~q ),
	.datad(\serial_inst|UART_inst|rx_active~q ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_frame~3_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_frame~3 .lut_mask = 16'hC000;
defparam \serial_inst|UART_inst|rx_frame~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y10_N11
dffeas \serial_inst|UART_inst|rx_frame[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_frame~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|UART_inst|rx_frame[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_frame [1]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_frame[1] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_frame[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y10_N24
cycloneive_lcell_comb \serial_inst|UART_inst|rx_frame~0 (
// Equation(s):
// \serial_inst|UART_inst|rx_frame~0_combout  = (\serial_inst|UART_inst|rx_frame [1] & (\rst~q  & \serial_inst|UART_inst|rx_active~q ))

	.dataa(\serial_inst|UART_inst|rx_frame [1]),
	.datab(gnd),
	.datac(\rst~q ),
	.datad(\serial_inst|UART_inst|rx_active~q ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_frame~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_frame~0 .lut_mask = 16'hA000;
defparam \serial_inst|UART_inst|rx_frame~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y10_N25
dffeas \serial_inst|UART_inst|rx_frame[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_frame~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|UART_inst|rx_frame[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_frame [0]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_frame[0] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_frame[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y11_N16
cycloneive_lcell_comb \serial_inst|UART_inst|rx_active~0 (
// Equation(s):
// \serial_inst|UART_inst|rx_active~0_combout  = (\serial_inst|UART_inst|rx_active~q  & ((!\serial_inst|UART_inst|rx_frame [0]))) # (!\serial_inst|UART_inst|rx_active~q  & (\serial_inst|UART_inst|rx_s~q ))

	.dataa(\serial_inst|UART_inst|rx_s~q ),
	.datab(\serial_inst|UART_inst|rx_frame [0]),
	.datac(\serial_inst|UART_inst|rx_active~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_active~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_active~0 .lut_mask = 16'h3A3A;
defparam \serial_inst|UART_inst|rx_active~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y11_N17
dffeas \serial_inst|UART_inst|rx_active (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_active~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_active~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_active .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_active .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y10_N22
cycloneive_lcell_comb \serial_inst|UART_inst|rx_frame~11 (
// Equation(s):
// \serial_inst|UART_inst|rx_frame~11_combout  = (\serial_inst|UART_inst|rx_s~q  & (\rst~q  & \serial_inst|UART_inst|rx_active~q ))

	.dataa(gnd),
	.datab(\serial_inst|UART_inst|rx_s~q ),
	.datac(\rst~q ),
	.datad(\serial_inst|UART_inst|rx_active~q ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_frame~11_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_frame~11 .lut_mask = 16'hC000;
defparam \serial_inst|UART_inst|rx_frame~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y10_N23
dffeas \serial_inst|UART_inst|rx_frame[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_frame~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|UART_inst|rx_frame[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_frame [9]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_frame[9] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_frame[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y10_N6
cycloneive_lcell_comb \serial_inst|UART_inst|rx_frame~7 (
// Equation(s):
// \serial_inst|UART_inst|rx_frame~7_combout  = (\serial_inst|UART_inst|rx_frame [9] & (\rst~q  & \serial_inst|UART_inst|rx_active~q ))

	.dataa(\serial_inst|UART_inst|rx_frame [9]),
	.datab(gnd),
	.datac(\rst~q ),
	.datad(\serial_inst|UART_inst|rx_active~q ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_frame~7_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_frame~7 .lut_mask = 16'hA000;
defparam \serial_inst|UART_inst|rx_frame~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y10_N7
dffeas \serial_inst|UART_inst|rx_frame[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_frame~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|UART_inst|rx_frame[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_frame [8]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_frame[8] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_frame[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y10_N8
cycloneive_lcell_comb \serial_inst|UART_inst|rx_frame~8 (
// Equation(s):
// \serial_inst|UART_inst|rx_frame~8_combout  = (\serial_inst|UART_inst|rx_frame [8] & (\rst~q  & \serial_inst|UART_inst|rx_active~q ))

	.dataa(\serial_inst|UART_inst|rx_frame [8]),
	.datab(gnd),
	.datac(\rst~q ),
	.datad(\serial_inst|UART_inst|rx_active~q ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_frame~8_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_frame~8 .lut_mask = 16'hA000;
defparam \serial_inst|UART_inst|rx_frame~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y10_N9
dffeas \serial_inst|UART_inst|rx_frame[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_frame~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|UART_inst|rx_frame[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_frame [7]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_frame[7] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_frame[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y10_N18
cycloneive_lcell_comb \serial_inst|UART_inst|rx_frame~5 (
// Equation(s):
// \serial_inst|UART_inst|rx_frame~5_combout  = (\serial_inst|UART_inst|rx_frame [7] & (\rst~q  & \serial_inst|UART_inst|rx_active~q ))

	.dataa(gnd),
	.datab(\serial_inst|UART_inst|rx_frame [7]),
	.datac(\rst~q ),
	.datad(\serial_inst|UART_inst|rx_active~q ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_frame~5_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_frame~5 .lut_mask = 16'hC000;
defparam \serial_inst|UART_inst|rx_frame~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y10_N19
dffeas \serial_inst|UART_inst|rx_frame[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_frame~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|UART_inst|rx_frame[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_frame [6]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_frame[6] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_frame[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y10_N4
cycloneive_lcell_comb \serial_inst|UART_inst|rx_frame~6 (
// Equation(s):
// \serial_inst|UART_inst|rx_frame~6_combout  = (\serial_inst|UART_inst|rx_frame [6] & (\rst~q  & \serial_inst|UART_inst|rx_active~q ))

	.dataa(gnd),
	.datab(\serial_inst|UART_inst|rx_frame [6]),
	.datac(\rst~q ),
	.datad(\serial_inst|UART_inst|rx_active~q ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_frame~6_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_frame~6 .lut_mask = 16'hC000;
defparam \serial_inst|UART_inst|rx_frame~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y10_N5
dffeas \serial_inst|UART_inst|rx_frame[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_frame~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|UART_inst|rx_frame[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_frame [5]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_frame[5] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_frame[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y10_N2
cycloneive_lcell_comb \serial_inst|UART_inst|rx_frame~9 (
// Equation(s):
// \serial_inst|UART_inst|rx_frame~9_combout  = (\serial_inst|UART_inst|rx_frame [5] & (\rst~q  & \serial_inst|UART_inst|rx_active~q ))

	.dataa(gnd),
	.datab(\serial_inst|UART_inst|rx_frame [5]),
	.datac(\rst~q ),
	.datad(\serial_inst|UART_inst|rx_active~q ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_frame~9_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_frame~9 .lut_mask = 16'hC000;
defparam \serial_inst|UART_inst|rx_frame~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y10_N3
dffeas \serial_inst|UART_inst|rx_frame[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_frame~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|UART_inst|rx_frame[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_frame [4]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_frame[4] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_frame[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y10_N20
cycloneive_lcell_comb \serial_inst|UART_inst|rx_frame~10 (
// Equation(s):
// \serial_inst|UART_inst|rx_frame~10_combout  = (\serial_inst|UART_inst|rx_frame [4] & (\rst~q  & \serial_inst|UART_inst|rx_active~q ))

	.dataa(gnd),
	.datab(\serial_inst|UART_inst|rx_frame [4]),
	.datac(\rst~q ),
	.datad(\serial_inst|UART_inst|rx_active~q ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_frame~10_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_frame~10 .lut_mask = 16'hC000;
defparam \serial_inst|UART_inst|rx_frame~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y10_N21
dffeas \serial_inst|UART_inst|rx_frame[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_frame~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|UART_inst|rx_frame[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_frame [3]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_frame[3] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_frame[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y10_N24
cycloneive_lcell_comb \serial_inst|UART_inst|rx_data~8 (
// Equation(s):
// \serial_inst|UART_inst|rx_data~8_combout  = (\rst~q  & !\serial_inst|UART_inst|rx_frame [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~q ),
	.datad(\serial_inst|UART_inst|rx_frame [3]),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_data~8_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_data~8 .lut_mask = 16'h00F0;
defparam \serial_inst|UART_inst|rx_data~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y11_N4
cycloneive_lcell_comb \serial_inst|UART_inst|rx_data[6]~1 (
// Equation(s):
// \serial_inst|UART_inst|rx_data[6]~1_combout  = ((\serial_inst|UART_inst|rx_frame [0] & \serial_inst|UART_inst|rx_active~q )) # (!\rst~q )

	.dataa(\rst~q ),
	.datab(\serial_inst|UART_inst|rx_frame [0]),
	.datac(gnd),
	.datad(\serial_inst|UART_inst|rx_active~q ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_data[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_data[6]~1 .lut_mask = 16'hDD55;
defparam \serial_inst|UART_inst|rx_data[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y10_N25
dffeas \serial_inst|UART_inst|rx_data[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_data~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|UART_inst|rx_data[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_data[2] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y11_N10
cycloneive_lcell_comb \serial_inst|UART_inst|rx_ready~0 (
// Equation(s):
// \serial_inst|UART_inst|rx_ready~0_combout  = (\rst~q  & (\serial_inst|UART_inst|rx_frame [0] & \serial_inst|UART_inst|rx_active~q ))

	.dataa(\rst~q ),
	.datab(\serial_inst|UART_inst|rx_frame [0]),
	.datac(gnd),
	.datad(\serial_inst|UART_inst|rx_active~q ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_ready~0 .lut_mask = 16'h8800;
defparam \serial_inst|UART_inst|rx_ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y11_N11
dffeas \serial_inst|UART_inst|rx_ready (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_ready~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_ready .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_ready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N22
cycloneive_lcell_comb \serial_inst|rx_queue|write_addr[0]~4 (
// Equation(s):
// \serial_inst|rx_queue|write_addr[0]~4_combout  = (\serial_inst|rx_queue|write_addr [0] & (\serial_inst|UART_inst|rx_ready~q  $ (VCC))) # (!\serial_inst|rx_queue|write_addr [0] & (\serial_inst|UART_inst|rx_ready~q  & VCC))
// \serial_inst|rx_queue|write_addr[0]~5  = CARRY((\serial_inst|rx_queue|write_addr [0] & \serial_inst|UART_inst|rx_ready~q ))

	.dataa(\serial_inst|rx_queue|write_addr [0]),
	.datab(\serial_inst|UART_inst|rx_ready~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|write_addr[0]~4_combout ),
	.cout(\serial_inst|rx_queue|write_addr[0]~5 ));
// synopsys translate_off
defparam \serial_inst|rx_queue|write_addr[0]~4 .lut_mask = 16'h6688;
defparam \serial_inst|rx_queue|write_addr[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y13_N23
dffeas \serial_inst|rx_queue|write_addr[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|write_addr[0]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|write_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|write_addr[0] .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|write_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N24
cycloneive_lcell_comb \serial_inst|rx_queue|write_addr[1]~6 (
// Equation(s):
// \serial_inst|rx_queue|write_addr[1]~6_combout  = (\serial_inst|rx_queue|write_addr [1] & (!\serial_inst|rx_queue|write_addr[0]~5 )) # (!\serial_inst|rx_queue|write_addr [1] & ((\serial_inst|rx_queue|write_addr[0]~5 ) # (GND)))
// \serial_inst|rx_queue|write_addr[1]~7  = CARRY((!\serial_inst|rx_queue|write_addr[0]~5 ) # (!\serial_inst|rx_queue|write_addr [1]))

	.dataa(gnd),
	.datab(\serial_inst|rx_queue|write_addr [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serial_inst|rx_queue|write_addr[0]~5 ),
	.combout(\serial_inst|rx_queue|write_addr[1]~6_combout ),
	.cout(\serial_inst|rx_queue|write_addr[1]~7 ));
// synopsys translate_off
defparam \serial_inst|rx_queue|write_addr[1]~6 .lut_mask = 16'h3C3F;
defparam \serial_inst|rx_queue|write_addr[1]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y13_N25
dffeas \serial_inst|rx_queue|write_addr[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|write_addr[1]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|write_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|write_addr[1] .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|write_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N26
cycloneive_lcell_comb \serial_inst|rx_queue|write_addr[2]~8 (
// Equation(s):
// \serial_inst|rx_queue|write_addr[2]~8_combout  = (\serial_inst|rx_queue|write_addr [2] & (\serial_inst|rx_queue|write_addr[1]~7  $ (GND))) # (!\serial_inst|rx_queue|write_addr [2] & (!\serial_inst|rx_queue|write_addr[1]~7  & VCC))
// \serial_inst|rx_queue|write_addr[2]~9  = CARRY((\serial_inst|rx_queue|write_addr [2] & !\serial_inst|rx_queue|write_addr[1]~7 ))

	.dataa(\serial_inst|rx_queue|write_addr [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serial_inst|rx_queue|write_addr[1]~7 ),
	.combout(\serial_inst|rx_queue|write_addr[2]~8_combout ),
	.cout(\serial_inst|rx_queue|write_addr[2]~9 ));
// synopsys translate_off
defparam \serial_inst|rx_queue|write_addr[2]~8 .lut_mask = 16'hA50A;
defparam \serial_inst|rx_queue|write_addr[2]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y13_N27
dffeas \serial_inst|rx_queue|write_addr[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|write_addr[2]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|write_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|write_addr[2] .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|write_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N10
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~99 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~99_combout  = (\serial_inst|UART_inst|rx_ready~q  & (\rst~q  & !\serial_inst|rx_queue|write_addr [0]))

	.dataa(\serial_inst|UART_inst|rx_ready~q ),
	.datab(\rst~q ),
	.datac(\serial_inst|rx_queue|write_addr [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~99_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~99 .lut_mask = 16'h0808;
defparam \serial_inst|rx_queue|queue_mem~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N2
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~103 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~103_combout  = (!\serial_inst|rx_queue|write_addr [1] & (!\serial_inst|rx_queue|write_addr [2] & \serial_inst|rx_queue|queue_mem~99_combout ))

	.dataa(gnd),
	.datab(\serial_inst|rx_queue|write_addr [1]),
	.datac(\serial_inst|rx_queue|write_addr [2]),
	.datad(\serial_inst|rx_queue|queue_mem~99_combout ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~103_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~103 .lut_mask = 16'h0300;
defparam \serial_inst|rx_queue|queue_mem~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y9_N31
dffeas \serial_inst|rx_queue|queue_mem~2 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~2 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N12
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~10feeder (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~10feeder_combout  = \serial_inst|UART_inst|rx_data [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serial_inst|UART_inst|rx_data [2]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~10feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~10feeder .lut_mask = 16'hFF00;
defparam \serial_inst|rx_queue|queue_mem~10feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N30
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~101 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~101_combout  = (\serial_inst|UART_inst|rx_ready~q  & (\rst~q  & \serial_inst|rx_queue|write_addr [0]))

	.dataa(\serial_inst|UART_inst|rx_ready~q ),
	.datab(\rst~q ),
	.datac(\serial_inst|rx_queue|write_addr [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~101_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~101 .lut_mask = 16'h8080;
defparam \serial_inst|rx_queue|queue_mem~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N8
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~102 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~102_combout  = (\serial_inst|rx_queue|queue_mem~101_combout  & (!\serial_inst|rx_queue|write_addr [2] & !\serial_inst|rx_queue|write_addr [1]))

	.dataa(\serial_inst|rx_queue|queue_mem~101_combout ),
	.datab(gnd),
	.datac(\serial_inst|rx_queue|write_addr [2]),
	.datad(\serial_inst|rx_queue|write_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~102_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~102 .lut_mask = 16'h000A;
defparam \serial_inst|rx_queue|queue_mem~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y9_N13
dffeas \serial_inst|rx_queue|queue_mem~10 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|queue_mem~10feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|rx_queue|queue_mem~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~10 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N30
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~95 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~95_combout  = (\serial_inst|rx_queue|read_addr [0] & ((\serial_inst|rx_queue|read_addr [1]) # ((\serial_inst|rx_queue|queue_mem~10_q )))) # (!\serial_inst|rx_queue|read_addr [0] & (!\serial_inst|rx_queue|read_addr [1] & 
// (\serial_inst|rx_queue|queue_mem~2_q )))

	.dataa(\serial_inst|rx_queue|read_addr [0]),
	.datab(\serial_inst|rx_queue|read_addr [1]),
	.datac(\serial_inst|rx_queue|queue_mem~2_q ),
	.datad(\serial_inst|rx_queue|queue_mem~10_q ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~95_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~95 .lut_mask = 16'hBA98;
defparam \serial_inst|rx_queue|queue_mem~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N20
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~104 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~104_combout  = (\serial_inst|rx_queue|queue_mem~101_combout  & (!\serial_inst|rx_queue|write_addr [2] & \serial_inst|rx_queue|write_addr [1]))

	.dataa(\serial_inst|rx_queue|queue_mem~101_combout ),
	.datab(gnd),
	.datac(\serial_inst|rx_queue|write_addr [2]),
	.datad(\serial_inst|rx_queue|write_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~104_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~104 .lut_mask = 16'h0A00;
defparam \serial_inst|rx_queue|queue_mem~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N23
dffeas \serial_inst|rx_queue|queue_mem~26 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~26 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~26 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N20
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~18feeder (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~18feeder_combout  = \serial_inst|UART_inst|rx_data [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serial_inst|UART_inst|rx_data [2]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~18feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~18feeder .lut_mask = 16'hFF00;
defparam \serial_inst|rx_queue|queue_mem~18feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N4
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~100 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~100_combout  = (\serial_inst|rx_queue|write_addr [1] & (!\serial_inst|rx_queue|write_addr [2] & \serial_inst|rx_queue|queue_mem~99_combout ))

	.dataa(gnd),
	.datab(\serial_inst|rx_queue|write_addr [1]),
	.datac(\serial_inst|rx_queue|write_addr [2]),
	.datad(\serial_inst|rx_queue|queue_mem~99_combout ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~100_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~100 .lut_mask = 16'h0C00;
defparam \serial_inst|rx_queue|queue_mem~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N21
dffeas \serial_inst|rx_queue|queue_mem~18 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|queue_mem~18feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|rx_queue|queue_mem~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~18 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N22
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~96 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~96_combout  = (\serial_inst|rx_queue|read_addr [1] & ((\serial_inst|rx_queue|queue_mem~95_combout  & (\serial_inst|rx_queue|queue_mem~26_q )) # (!\serial_inst|rx_queue|queue_mem~95_combout  & 
// ((\serial_inst|rx_queue|queue_mem~18_q ))))) # (!\serial_inst|rx_queue|read_addr [1] & (\serial_inst|rx_queue|queue_mem~95_combout ))

	.dataa(\serial_inst|rx_queue|read_addr [1]),
	.datab(\serial_inst|rx_queue|queue_mem~95_combout ),
	.datac(\serial_inst|rx_queue|queue_mem~26_q ),
	.datad(\serial_inst|rx_queue|queue_mem~18_q ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~96_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~96 .lut_mask = 16'hE6C4;
defparam \serial_inst|rx_queue|queue_mem~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N18
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~107 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~107_combout  = (!\serial_inst|rx_queue|write_addr [1] & (\serial_inst|rx_queue|write_addr [2] & \serial_inst|rx_queue|queue_mem~99_combout ))

	.dataa(gnd),
	.datab(\serial_inst|rx_queue|write_addr [1]),
	.datac(\serial_inst|rx_queue|write_addr [2]),
	.datad(\serial_inst|rx_queue|queue_mem~99_combout ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~107_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~107 .lut_mask = 16'h3000;
defparam \serial_inst|rx_queue|queue_mem~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y10_N23
dffeas \serial_inst|rx_queue|queue_mem~34 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~34 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N0
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~106 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~106_combout  = (\serial_inst|rx_queue|write_addr [1] & (\serial_inst|rx_queue|write_addr [2] & \serial_inst|rx_queue|queue_mem~99_combout ))

	.dataa(gnd),
	.datab(\serial_inst|rx_queue|write_addr [1]),
	.datac(\serial_inst|rx_queue|write_addr [2]),
	.datad(\serial_inst|rx_queue|queue_mem~99_combout ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~106_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~106 .lut_mask = 16'hC000;
defparam \serial_inst|rx_queue|queue_mem~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y10_N29
dffeas \serial_inst|rx_queue|queue_mem~50 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~50 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~50 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N22
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~97 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~97_combout  = (\serial_inst|rx_queue|read_addr [1] & ((\serial_inst|rx_queue|read_addr [0]) # ((\serial_inst|rx_queue|queue_mem~50_q )))) # (!\serial_inst|rx_queue|read_addr [1] & (!\serial_inst|rx_queue|read_addr [0] & 
// (\serial_inst|rx_queue|queue_mem~34_q )))

	.dataa(\serial_inst|rx_queue|read_addr [1]),
	.datab(\serial_inst|rx_queue|read_addr [0]),
	.datac(\serial_inst|rx_queue|queue_mem~34_q ),
	.datad(\serial_inst|rx_queue|queue_mem~50_q ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~97_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~97 .lut_mask = 16'hBA98;
defparam \serial_inst|rx_queue|queue_mem~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N12
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~108 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~108_combout  = (\serial_inst|rx_queue|queue_mem~101_combout  & (\serial_inst|rx_queue|write_addr [2] & \serial_inst|rx_queue|write_addr [1]))

	.dataa(\serial_inst|rx_queue|queue_mem~101_combout ),
	.datab(gnd),
	.datac(\serial_inst|rx_queue|write_addr [2]),
	.datad(\serial_inst|rx_queue|write_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~108_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~108 .lut_mask = 16'hA000;
defparam \serial_inst|rx_queue|queue_mem~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N23
dffeas \serial_inst|rx_queue|queue_mem~58 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~58 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~58 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N6
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~105 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~105_combout  = (\serial_inst|rx_queue|queue_mem~101_combout  & (\serial_inst|rx_queue|write_addr [2] & !\serial_inst|rx_queue|write_addr [1]))

	.dataa(\serial_inst|rx_queue|queue_mem~101_combout ),
	.datab(gnd),
	.datac(\serial_inst|rx_queue|write_addr [2]),
	.datad(\serial_inst|rx_queue|write_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~105_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~105 .lut_mask = 16'h00A0;
defparam \serial_inst|rx_queue|queue_mem~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N29
dffeas \serial_inst|rx_queue|queue_mem~42 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~42 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~42 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N22
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~98 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~98_combout  = (\serial_inst|rx_queue|read_addr [0] & ((\serial_inst|rx_queue|queue_mem~97_combout  & (\serial_inst|rx_queue|queue_mem~58_q )) # (!\serial_inst|rx_queue|queue_mem~97_combout  & 
// ((\serial_inst|rx_queue|queue_mem~42_q ))))) # (!\serial_inst|rx_queue|read_addr [0] & (\serial_inst|rx_queue|queue_mem~97_combout ))

	.dataa(\serial_inst|rx_queue|read_addr [0]),
	.datab(\serial_inst|rx_queue|queue_mem~97_combout ),
	.datac(\serial_inst|rx_queue|queue_mem~58_q ),
	.datad(\serial_inst|rx_queue|queue_mem~42_q ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~98_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~98 .lut_mask = 16'hE6C4;
defparam \serial_inst|rx_queue|queue_mem~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N24
cycloneive_lcell_comb \serial_inst|to_CPU[2]~2 (
// Equation(s):
// \serial_inst|to_CPU[2]~2_combout  = (\serial_inst|rx_queue|read_addr [2] & ((\serial_inst|rx_queue|queue_mem~98_combout ))) # (!\serial_inst|rx_queue|read_addr [2] & (\serial_inst|rx_queue|queue_mem~96_combout ))

	.dataa(\serial_inst|rx_queue|read_addr [2]),
	.datab(\serial_inst|rx_queue|queue_mem~96_combout ),
	.datac(gnd),
	.datad(\serial_inst|rx_queue|queue_mem~98_combout ),
	.cin(gnd),
	.combout(\serial_inst|to_CPU[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|to_CPU[2]~2 .lut_mask = 16'hEE44;
defparam \serial_inst|to_CPU[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N12
cycloneive_lcell_comb \serial_inst|tx_queue|read_addr~2 (
// Equation(s):
// \serial_inst|tx_queue|read_addr~2_combout  = (!\serial_inst|tx_queue|read_addr [0] & \rst~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\serial_inst|tx_queue|read_addr [0]),
	.datad(\rst~q ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|read_addr~2_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|read_addr~2 .lut_mask = 16'h0F00;
defparam \serial_inst|tx_queue|read_addr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N22
cycloneive_lcell_comb \serial_inst|tx_queue|write_addr~1 (
// Equation(s):
// \serial_inst|tx_queue|write_addr~1_combout  = (\rst~q  & !\serial_inst|tx_queue|write_addr [0])

	.dataa(gnd),
	.datab(\rst~q ),
	.datac(\serial_inst|tx_queue|write_addr [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|write_addr~1_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|write_addr~1 .lut_mask = 16'h0C0C;
defparam \serial_inst|tx_queue|write_addr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N10
cycloneive_lcell_comb \serial_inst|tx_queue|write_addr[0]~0 (
// Equation(s):
// \serial_inst|tx_queue|write_addr[0]~0_combout  = ((\WideAnd2~combout  & \always1~5_combout )) # (!\rst~q )

	.dataa(\WideAnd2~combout ),
	.datab(\rst~q ),
	.datac(\always1~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|write_addr[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|write_addr[0]~0 .lut_mask = 16'hB3B3;
defparam \serial_inst|tx_queue|write_addr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N23
dffeas \serial_inst|tx_queue|write_addr[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|tx_queue|write_addr~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|tx_queue|write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|write_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|write_addr[0] .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|write_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N20
cycloneive_lcell_comb \serial_inst|tx_queue|Add0~2 (
// Equation(s):
// \serial_inst|tx_queue|Add0~2_combout  = \serial_inst|tx_queue|write_addr [0] $ (\serial_inst|tx_queue|write_addr [1])

	.dataa(\serial_inst|tx_queue|write_addr [0]),
	.datab(gnd),
	.datac(\serial_inst|tx_queue|write_addr [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|Add0~2 .lut_mask = 16'h5A5A;
defparam \serial_inst|tx_queue|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N21
dffeas \serial_inst|tx_queue|write_addr[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|tx_queue|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(\serial_inst|tx_queue|write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|write_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|write_addr[1] .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|write_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N18
cycloneive_lcell_comb \serial_inst|tx_queue|Add0~1 (
// Equation(s):
// \serial_inst|tx_queue|Add0~1_combout  = \serial_inst|tx_queue|write_addr [2] $ (((\serial_inst|tx_queue|write_addr [0] & \serial_inst|tx_queue|write_addr [1])))

	.dataa(\serial_inst|tx_queue|write_addr [0]),
	.datab(\serial_inst|tx_queue|write_addr [1]),
	.datac(\serial_inst|tx_queue|write_addr [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|Add0~1 .lut_mask = 16'h7878;
defparam \serial_inst|tx_queue|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N19
dffeas \serial_inst|tx_queue|write_addr[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|tx_queue|Add0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(\serial_inst|tx_queue|write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|write_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|write_addr[2] .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|write_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N24
cycloneive_lcell_comb \serial_inst|tx_queue|Add0~0 (
// Equation(s):
// \serial_inst|tx_queue|Add0~0_combout  = \serial_inst|tx_queue|write_addr [3] $ (((\serial_inst|tx_queue|write_addr [0] & (\serial_inst|tx_queue|write_addr [2] & \serial_inst|tx_queue|write_addr [1]))))

	.dataa(\serial_inst|tx_queue|write_addr [0]),
	.datab(\serial_inst|tx_queue|write_addr [2]),
	.datac(\serial_inst|tx_queue|write_addr [3]),
	.datad(\serial_inst|tx_queue|write_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|Add0~0 .lut_mask = 16'h78F0;
defparam \serial_inst|tx_queue|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N25
dffeas \serial_inst|tx_queue|write_addr[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|tx_queue|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(\serial_inst|tx_queue|write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|write_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|write_addr[3] .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|write_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N8
cycloneive_lcell_comb \serial_inst|UART_inst|tx_timer[0]~10 (
// Equation(s):
// \serial_inst|UART_inst|tx_timer[0]~10_combout  = \serial_inst|UART_inst|tx_timer [0] $ (VCC)
// \serial_inst|UART_inst|tx_timer[0]~11  = CARRY(\serial_inst|UART_inst|tx_timer [0])

	.dataa(gnd),
	.datab(\serial_inst|UART_inst|tx_timer [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_timer[0]~10_combout ),
	.cout(\serial_inst|UART_inst|tx_timer[0]~11 ));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_timer[0]~10 .lut_mask = 16'h33CC;
defparam \serial_inst|UART_inst|tx_timer[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N8
cycloneive_lcell_comb \serial_inst|UART_inst|prev_tx_req~feeder (
// Equation(s):
// \serial_inst|UART_inst|prev_tx_req~feeder_combout  = \serial_inst|tx_req~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\serial_inst|tx_req~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|prev_tx_req~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|prev_tx_req~feeder .lut_mask = 16'hF0F0;
defparam \serial_inst|UART_inst|prev_tx_req~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N9
dffeas \serial_inst|UART_inst|prev_tx_req (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|prev_tx_req~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|prev_tx_req~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|prev_tx_req .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|prev_tx_req .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N0
cycloneive_lcell_comb \serial_inst|UART_inst|tx_active~0 (
// Equation(s):
// \serial_inst|UART_inst|tx_active~0_combout  = (!\serial_inst|UART_inst|always0~2_combout  & ((\serial_inst|UART_inst|tx_active~q ) # ((!\serial_inst|UART_inst|prev_tx_req~q  & \serial_inst|tx_req~combout ))))

	.dataa(\serial_inst|UART_inst|prev_tx_req~q ),
	.datab(\serial_inst|tx_req~combout ),
	.datac(\serial_inst|UART_inst|tx_active~q ),
	.datad(\serial_inst|UART_inst|always0~2_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_active~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_active~0 .lut_mask = 16'h00F4;
defparam \serial_inst|UART_inst|tx_active~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N1
dffeas \serial_inst|UART_inst|tx_active (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|tx_active~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|tx_active~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_active .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|tx_active .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N26
cycloneive_lcell_comb \serial_inst|UART_inst|tx_timer[4]~9 (
// Equation(s):
// \serial_inst|UART_inst|tx_timer[4]~9_combout  = ((!\serial_inst|UART_inst|tx_active~q ) # (!\serial_inst|UART_inst|Equal0~2_combout )) # (!\rst~q )

	.dataa(\rst~q ),
	.datab(gnd),
	.datac(\serial_inst|UART_inst|Equal0~2_combout ),
	.datad(\serial_inst|UART_inst|tx_active~q ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_timer[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_timer[4]~9 .lut_mask = 16'h5FFF;
defparam \serial_inst|UART_inst|tx_timer[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N9
dffeas \serial_inst|UART_inst|tx_timer[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|tx_timer[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\serial_inst|UART_inst|tx_timer[4]~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|tx_timer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_timer[0] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|tx_timer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N10
cycloneive_lcell_comb \serial_inst|UART_inst|tx_timer[1]~12 (
// Equation(s):
// \serial_inst|UART_inst|tx_timer[1]~12_combout  = (\serial_inst|UART_inst|tx_timer [1] & (!\serial_inst|UART_inst|tx_timer[0]~11 )) # (!\serial_inst|UART_inst|tx_timer [1] & ((\serial_inst|UART_inst|tx_timer[0]~11 ) # (GND)))
// \serial_inst|UART_inst|tx_timer[1]~13  = CARRY((!\serial_inst|UART_inst|tx_timer[0]~11 ) # (!\serial_inst|UART_inst|tx_timer [1]))

	.dataa(\serial_inst|UART_inst|tx_timer [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serial_inst|UART_inst|tx_timer[0]~11 ),
	.combout(\serial_inst|UART_inst|tx_timer[1]~12_combout ),
	.cout(\serial_inst|UART_inst|tx_timer[1]~13 ));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_timer[1]~12 .lut_mask = 16'h5A5F;
defparam \serial_inst|UART_inst|tx_timer[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y15_N11
dffeas \serial_inst|UART_inst|tx_timer[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|tx_timer[1]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\serial_inst|UART_inst|tx_timer[4]~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|tx_timer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_timer[1] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|tx_timer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N12
cycloneive_lcell_comb \serial_inst|UART_inst|tx_timer[2]~14 (
// Equation(s):
// \serial_inst|UART_inst|tx_timer[2]~14_combout  = (\serial_inst|UART_inst|tx_timer [2] & (\serial_inst|UART_inst|tx_timer[1]~13  $ (GND))) # (!\serial_inst|UART_inst|tx_timer [2] & (!\serial_inst|UART_inst|tx_timer[1]~13  & VCC))
// \serial_inst|UART_inst|tx_timer[2]~15  = CARRY((\serial_inst|UART_inst|tx_timer [2] & !\serial_inst|UART_inst|tx_timer[1]~13 ))

	.dataa(\serial_inst|UART_inst|tx_timer [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serial_inst|UART_inst|tx_timer[1]~13 ),
	.combout(\serial_inst|UART_inst|tx_timer[2]~14_combout ),
	.cout(\serial_inst|UART_inst|tx_timer[2]~15 ));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_timer[2]~14 .lut_mask = 16'hA50A;
defparam \serial_inst|UART_inst|tx_timer[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y15_N13
dffeas \serial_inst|UART_inst|tx_timer[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|tx_timer[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\serial_inst|UART_inst|tx_timer[4]~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|tx_timer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_timer[2] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|tx_timer[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N14
cycloneive_lcell_comb \serial_inst|UART_inst|tx_timer[3]~16 (
// Equation(s):
// \serial_inst|UART_inst|tx_timer[3]~16_combout  = (\serial_inst|UART_inst|tx_timer [3] & (!\serial_inst|UART_inst|tx_timer[2]~15 )) # (!\serial_inst|UART_inst|tx_timer [3] & ((\serial_inst|UART_inst|tx_timer[2]~15 ) # (GND)))
// \serial_inst|UART_inst|tx_timer[3]~17  = CARRY((!\serial_inst|UART_inst|tx_timer[2]~15 ) # (!\serial_inst|UART_inst|tx_timer [3]))

	.dataa(gnd),
	.datab(\serial_inst|UART_inst|tx_timer [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serial_inst|UART_inst|tx_timer[2]~15 ),
	.combout(\serial_inst|UART_inst|tx_timer[3]~16_combout ),
	.cout(\serial_inst|UART_inst|tx_timer[3]~17 ));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_timer[3]~16 .lut_mask = 16'h3C3F;
defparam \serial_inst|UART_inst|tx_timer[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y15_N15
dffeas \serial_inst|UART_inst|tx_timer[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|tx_timer[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\serial_inst|UART_inst|tx_timer[4]~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|tx_timer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_timer[3] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|tx_timer[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N16
cycloneive_lcell_comb \serial_inst|UART_inst|tx_timer[4]~18 (
// Equation(s):
// \serial_inst|UART_inst|tx_timer[4]~18_combout  = (\serial_inst|UART_inst|tx_timer [4] & (\serial_inst|UART_inst|tx_timer[3]~17  $ (GND))) # (!\serial_inst|UART_inst|tx_timer [4] & (!\serial_inst|UART_inst|tx_timer[3]~17  & VCC))
// \serial_inst|UART_inst|tx_timer[4]~19  = CARRY((\serial_inst|UART_inst|tx_timer [4] & !\serial_inst|UART_inst|tx_timer[3]~17 ))

	.dataa(gnd),
	.datab(\serial_inst|UART_inst|tx_timer [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serial_inst|UART_inst|tx_timer[3]~17 ),
	.combout(\serial_inst|UART_inst|tx_timer[4]~18_combout ),
	.cout(\serial_inst|UART_inst|tx_timer[4]~19 ));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_timer[4]~18 .lut_mask = 16'hC30C;
defparam \serial_inst|UART_inst|tx_timer[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y15_N17
dffeas \serial_inst|UART_inst|tx_timer[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|tx_timer[4]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\serial_inst|UART_inst|tx_timer[4]~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|tx_timer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_timer[4] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|tx_timer[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N18
cycloneive_lcell_comb \serial_inst|UART_inst|tx_timer[5]~20 (
// Equation(s):
// \serial_inst|UART_inst|tx_timer[5]~20_combout  = (\serial_inst|UART_inst|tx_timer [5] & (!\serial_inst|UART_inst|tx_timer[4]~19 )) # (!\serial_inst|UART_inst|tx_timer [5] & ((\serial_inst|UART_inst|tx_timer[4]~19 ) # (GND)))
// \serial_inst|UART_inst|tx_timer[5]~21  = CARRY((!\serial_inst|UART_inst|tx_timer[4]~19 ) # (!\serial_inst|UART_inst|tx_timer [5]))

	.dataa(gnd),
	.datab(\serial_inst|UART_inst|tx_timer [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serial_inst|UART_inst|tx_timer[4]~19 ),
	.combout(\serial_inst|UART_inst|tx_timer[5]~20_combout ),
	.cout(\serial_inst|UART_inst|tx_timer[5]~21 ));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_timer[5]~20 .lut_mask = 16'h3C3F;
defparam \serial_inst|UART_inst|tx_timer[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y15_N19
dffeas \serial_inst|UART_inst|tx_timer[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|tx_timer[5]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\serial_inst|UART_inst|tx_timer[4]~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|tx_timer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_timer[5] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|tx_timer[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N20
cycloneive_lcell_comb \serial_inst|UART_inst|tx_timer[6]~22 (
// Equation(s):
// \serial_inst|UART_inst|tx_timer[6]~22_combout  = (\serial_inst|UART_inst|tx_timer [6] & (\serial_inst|UART_inst|tx_timer[5]~21  $ (GND))) # (!\serial_inst|UART_inst|tx_timer [6] & (!\serial_inst|UART_inst|tx_timer[5]~21  & VCC))
// \serial_inst|UART_inst|tx_timer[6]~23  = CARRY((\serial_inst|UART_inst|tx_timer [6] & !\serial_inst|UART_inst|tx_timer[5]~21 ))

	.dataa(gnd),
	.datab(\serial_inst|UART_inst|tx_timer [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serial_inst|UART_inst|tx_timer[5]~21 ),
	.combout(\serial_inst|UART_inst|tx_timer[6]~22_combout ),
	.cout(\serial_inst|UART_inst|tx_timer[6]~23 ));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_timer[6]~22 .lut_mask = 16'hC30C;
defparam \serial_inst|UART_inst|tx_timer[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y15_N21
dffeas \serial_inst|UART_inst|tx_timer[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|tx_timer[6]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\serial_inst|UART_inst|tx_timer[4]~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|tx_timer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_timer[6] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|tx_timer[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N22
cycloneive_lcell_comb \serial_inst|UART_inst|tx_timer[7]~24 (
// Equation(s):
// \serial_inst|UART_inst|tx_timer[7]~24_combout  = (\serial_inst|UART_inst|tx_timer [7] & (!\serial_inst|UART_inst|tx_timer[6]~23 )) # (!\serial_inst|UART_inst|tx_timer [7] & ((\serial_inst|UART_inst|tx_timer[6]~23 ) # (GND)))
// \serial_inst|UART_inst|tx_timer[7]~25  = CARRY((!\serial_inst|UART_inst|tx_timer[6]~23 ) # (!\serial_inst|UART_inst|tx_timer [7]))

	.dataa(\serial_inst|UART_inst|tx_timer [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serial_inst|UART_inst|tx_timer[6]~23 ),
	.combout(\serial_inst|UART_inst|tx_timer[7]~24_combout ),
	.cout(\serial_inst|UART_inst|tx_timer[7]~25 ));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_timer[7]~24 .lut_mask = 16'h5A5F;
defparam \serial_inst|UART_inst|tx_timer[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y15_N23
dffeas \serial_inst|UART_inst|tx_timer[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|tx_timer[7]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\serial_inst|UART_inst|tx_timer[4]~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|tx_timer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_timer[7] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|tx_timer[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N24
cycloneive_lcell_comb \serial_inst|UART_inst|tx_timer[8]~26 (
// Equation(s):
// \serial_inst|UART_inst|tx_timer[8]~26_combout  = \serial_inst|UART_inst|tx_timer [8] $ (!\serial_inst|UART_inst|tx_timer[7]~25 )

	.dataa(gnd),
	.datab(\serial_inst|UART_inst|tx_timer [8]),
	.datac(gnd),
	.datad(gnd),
	.cin(\serial_inst|UART_inst|tx_timer[7]~25 ),
	.combout(\serial_inst|UART_inst|tx_timer[8]~26_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_timer[8]~26 .lut_mask = 16'hC3C3;
defparam \serial_inst|UART_inst|tx_timer[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y15_N25
dffeas \serial_inst|UART_inst|tx_timer[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|tx_timer[8]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\serial_inst|UART_inst|tx_timer[4]~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|tx_timer [8]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_timer[8] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|tx_timer[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N2
cycloneive_lcell_comb \serial_inst|UART_inst|Equal0~1 (
// Equation(s):
// \serial_inst|UART_inst|Equal0~1_combout  = (((\serial_inst|UART_inst|tx_timer [6]) # (!\serial_inst|UART_inst|tx_timer [7])) # (!\serial_inst|UART_inst|tx_timer [4])) # (!\serial_inst|UART_inst|tx_timer [5])

	.dataa(\serial_inst|UART_inst|tx_timer [5]),
	.datab(\serial_inst|UART_inst|tx_timer [4]),
	.datac(\serial_inst|UART_inst|tx_timer [7]),
	.datad(\serial_inst|UART_inst|tx_timer [6]),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|Equal0~1 .lut_mask = 16'hFF7F;
defparam \serial_inst|UART_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N0
cycloneive_lcell_comb \serial_inst|UART_inst|Equal0~0 (
// Equation(s):
// \serial_inst|UART_inst|Equal0~0_combout  = (\serial_inst|UART_inst|tx_timer [2]) # ((\serial_inst|UART_inst|tx_timer [3]) # ((\serial_inst|UART_inst|tx_timer [0]) # (!\serial_inst|UART_inst|tx_timer [1])))

	.dataa(\serial_inst|UART_inst|tx_timer [2]),
	.datab(\serial_inst|UART_inst|tx_timer [3]),
	.datac(\serial_inst|UART_inst|tx_timer [0]),
	.datad(\serial_inst|UART_inst|tx_timer [1]),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|Equal0~0 .lut_mask = 16'hFEFF;
defparam \serial_inst|UART_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N4
cycloneive_lcell_comb \serial_inst|UART_inst|Equal0~2 (
// Equation(s):
// \serial_inst|UART_inst|Equal0~2_combout  = ((\serial_inst|UART_inst|Equal0~1_combout ) # (\serial_inst|UART_inst|Equal0~0_combout )) # (!\serial_inst|UART_inst|tx_timer [8])

	.dataa(gnd),
	.datab(\serial_inst|UART_inst|tx_timer [8]),
	.datac(\serial_inst|UART_inst|Equal0~1_combout ),
	.datad(\serial_inst|UART_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|Equal0~2 .lut_mask = 16'hFFF3;
defparam \serial_inst|UART_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N20
cycloneive_lcell_comb \serial_inst|UART_inst|always0~3 (
// Equation(s):
// \serial_inst|UART_inst|always0~3_combout  = (\serial_inst|tx_queue|empty~1_combout ) # ((\serial_inst|UART_inst|prev_tx_req~q ) # (\serial_inst|tx_active~q ))

	.dataa(gnd),
	.datab(\serial_inst|tx_queue|empty~1_combout ),
	.datac(\serial_inst|UART_inst|prev_tx_req~q ),
	.datad(\serial_inst|tx_active~q ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|always0~3 .lut_mask = 16'hFFFC;
defparam \serial_inst|UART_inst|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N12
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~96 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~96_combout  = (\WideAnd2~combout  & (\always1~5_combout  & (\serial_inst|tx_queue|write_addr [0] & \rst~q )))

	.dataa(\WideAnd2~combout ),
	.datab(\always1~5_combout ),
	.datac(\serial_inst|tx_queue|write_addr [0]),
	.datad(\rst~q ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~96_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~96 .lut_mask = 16'h8000;
defparam \serial_inst|tx_queue|queue_mem~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N26
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~103 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~103_combout  = (\serial_inst|tx_queue|queue_mem~96_combout  & (!\serial_inst|tx_queue|write_addr [2] & !\serial_inst|tx_queue|write_addr [1]))

	.dataa(\serial_inst|tx_queue|queue_mem~96_combout ),
	.datab(\serial_inst|tx_queue|write_addr [2]),
	.datac(gnd),
	.datad(\serial_inst|tx_queue|write_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~103_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~103 .lut_mask = 16'h0022;
defparam \serial_inst|tx_queue|queue_mem~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N29
dffeas \serial_inst|tx_queue|queue_mem~15 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~15 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N8
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~98 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~98_combout  = (\WideAnd2~combout  & (\always1~5_combout  & (!\serial_inst|tx_queue|write_addr [0] & \rst~q )))

	.dataa(\WideAnd2~combout ),
	.datab(\always1~5_combout ),
	.datac(\serial_inst|tx_queue|write_addr [0]),
	.datad(\rst~q ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~98_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~98 .lut_mask = 16'h0800;
defparam \serial_inst|tx_queue|queue_mem~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N28
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~104 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~104_combout  = (!\serial_inst|tx_queue|write_addr [2] & (\serial_inst|tx_queue|queue_mem~98_combout  & !\serial_inst|tx_queue|write_addr [1]))

	.dataa(gnd),
	.datab(\serial_inst|tx_queue|write_addr [2]),
	.datac(\serial_inst|tx_queue|queue_mem~98_combout ),
	.datad(\serial_inst|tx_queue|write_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~104_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~104 .lut_mask = 16'h0030;
defparam \serial_inst|tx_queue|queue_mem~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N31
dffeas \serial_inst|tx_queue|queue_mem~7 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~7 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N4
cycloneive_lcell_comb \serial_inst|tx_queue|Add1~2 (
// Equation(s):
// \serial_inst|tx_queue|Add1~2_combout  = \serial_inst|tx_queue|read_addr [1] $ (\serial_inst|tx_queue|read_addr [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\serial_inst|tx_queue|read_addr [1]),
	.datad(\serial_inst|tx_queue|read_addr [0]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|Add1~2_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|Add1~2 .lut_mask = 16'h0FF0;
defparam \serial_inst|tx_queue|Add1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N5
dffeas \serial_inst|tx_queue|read_addr[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|tx_queue|Add1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(\serial_inst|tx_queue|read_addr[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|read_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|read_addr[1] .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|read_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N30
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~94 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~94_combout  = (\serial_inst|tx_queue|read_addr [0] & ((\serial_inst|tx_queue|queue_mem~15_q ) # ((\serial_inst|tx_queue|read_addr [1])))) # (!\serial_inst|tx_queue|read_addr [0] & (((\serial_inst|tx_queue|queue_mem~7_q  & 
// !\serial_inst|tx_queue|read_addr [1]))))

	.dataa(\serial_inst|tx_queue|read_addr [0]),
	.datab(\serial_inst|tx_queue|queue_mem~15_q ),
	.datac(\serial_inst|tx_queue|queue_mem~7_q ),
	.datad(\serial_inst|tx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~94_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~94 .lut_mask = 16'hAAD8;
defparam \serial_inst|tx_queue|queue_mem~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N0
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~102 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~102_combout  = (!\serial_inst|tx_queue|write_addr [2] & (\serial_inst|tx_queue|queue_mem~98_combout  & \serial_inst|tx_queue|write_addr [1]))

	.dataa(gnd),
	.datab(\serial_inst|tx_queue|write_addr [2]),
	.datac(\serial_inst|tx_queue|queue_mem~98_combout ),
	.datad(\serial_inst|tx_queue|write_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~102_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~102 .lut_mask = 16'h3000;
defparam \serial_inst|tx_queue|queue_mem~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N29
dffeas \serial_inst|tx_queue|queue_mem~23 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~23 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~23 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N30
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~105 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~105_combout  = (\serial_inst|tx_queue|queue_mem~96_combout  & (!\serial_inst|tx_queue|write_addr [2] & \serial_inst|tx_queue|write_addr [1]))

	.dataa(\serial_inst|tx_queue|queue_mem~96_combout ),
	.datab(\serial_inst|tx_queue|write_addr [2]),
	.datac(gnd),
	.datad(\serial_inst|tx_queue|write_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~105_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~105 .lut_mask = 16'h2200;
defparam \serial_inst|tx_queue|queue_mem~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N23
dffeas \serial_inst|tx_queue|queue_mem~31 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~31 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~31 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N22
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~95 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~95_combout  = (\serial_inst|tx_queue|queue_mem~94_combout  & (((\serial_inst|tx_queue|queue_mem~31_q ) # (!\serial_inst|tx_queue|read_addr [1])))) # (!\serial_inst|tx_queue|queue_mem~94_combout  & 
// (\serial_inst|tx_queue|queue_mem~23_q  & ((\serial_inst|tx_queue|read_addr [1]))))

	.dataa(\serial_inst|tx_queue|queue_mem~94_combout ),
	.datab(\serial_inst|tx_queue|queue_mem~23_q ),
	.datac(\serial_inst|tx_queue|queue_mem~31_q ),
	.datad(\serial_inst|tx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~95_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~95 .lut_mask = 16'hE4AA;
defparam \serial_inst|tx_queue|queue_mem~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N26
cycloneive_lcell_comb \serial_inst|tx_queue|Add1~1 (
// Equation(s):
// \serial_inst|tx_queue|Add1~1_combout  = \serial_inst|tx_queue|read_addr [2] $ (((\serial_inst|tx_queue|read_addr [0] & \serial_inst|tx_queue|read_addr [1])))

	.dataa(\serial_inst|tx_queue|read_addr [0]),
	.datab(gnd),
	.datac(\serial_inst|tx_queue|read_addr [2]),
	.datad(\serial_inst|tx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|Add1~1_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|Add1~1 .lut_mask = 16'h5AF0;
defparam \serial_inst|tx_queue|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N27
dffeas \serial_inst|tx_queue|read_addr[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|tx_queue|Add1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(\serial_inst|tx_queue|read_addr[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|read_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|read_addr[2] .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|read_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N2
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~99 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~99_combout  = (\serial_inst|tx_queue|write_addr [2] & (\serial_inst|tx_queue|queue_mem~98_combout  & \serial_inst|tx_queue|write_addr [1]))

	.dataa(gnd),
	.datab(\serial_inst|tx_queue|write_addr [2]),
	.datac(\serial_inst|tx_queue|queue_mem~98_combout ),
	.datad(\serial_inst|tx_queue|write_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~99_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~99 .lut_mask = 16'hC000;
defparam \serial_inst|tx_queue|queue_mem~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N29
dffeas \serial_inst|tx_queue|queue_mem~55 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~55 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~55 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N4
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~100 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~100_combout  = (\serial_inst|tx_queue|write_addr [2] & (\serial_inst|tx_queue|queue_mem~98_combout  & !\serial_inst|tx_queue|write_addr [1]))

	.dataa(gnd),
	.datab(\serial_inst|tx_queue|write_addr [2]),
	.datac(\serial_inst|tx_queue|queue_mem~98_combout ),
	.datad(\serial_inst|tx_queue|write_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~100_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~100 .lut_mask = 16'h00C0;
defparam \serial_inst|tx_queue|queue_mem~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N23
dffeas \serial_inst|tx_queue|queue_mem~39 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~39 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~39 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N22
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~92 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~92_combout  = (\serial_inst|tx_queue|read_addr [1] & ((\serial_inst|tx_queue|queue_mem~55_q ) # ((\serial_inst|tx_queue|read_addr [0])))) # (!\serial_inst|tx_queue|read_addr [1] & (((\serial_inst|tx_queue|queue_mem~39_q  & 
// !\serial_inst|tx_queue|read_addr [0]))))

	.dataa(\serial_inst|tx_queue|read_addr [1]),
	.datab(\serial_inst|tx_queue|queue_mem~55_q ),
	.datac(\serial_inst|tx_queue|queue_mem~39_q ),
	.datad(\serial_inst|tx_queue|read_addr [0]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~92_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~92 .lut_mask = 16'hAAD8;
defparam \serial_inst|tx_queue|queue_mem~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N14
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~97 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~97_combout  = (\serial_inst|tx_queue|queue_mem~96_combout  & (\serial_inst|tx_queue|write_addr [2] & !\serial_inst|tx_queue|write_addr [1]))

	.dataa(\serial_inst|tx_queue|queue_mem~96_combout ),
	.datab(\serial_inst|tx_queue|write_addr [2]),
	.datac(gnd),
	.datad(\serial_inst|tx_queue|write_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~97_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~97 .lut_mask = 16'h0088;
defparam \serial_inst|tx_queue|queue_mem~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N9
dffeas \serial_inst|tx_queue|queue_mem~47 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~47 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~47 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N6
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~101 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~101_combout  = (\serial_inst|tx_queue|queue_mem~96_combout  & (\serial_inst|tx_queue|write_addr [2] & \serial_inst|tx_queue|write_addr [1]))

	.dataa(\serial_inst|tx_queue|queue_mem~96_combout ),
	.datab(\serial_inst|tx_queue|write_addr [2]),
	.datac(gnd),
	.datad(\serial_inst|tx_queue|write_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~101_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~101 .lut_mask = 16'h8800;
defparam \serial_inst|tx_queue|queue_mem~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N27
dffeas \serial_inst|tx_queue|queue_mem~63 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~101_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~63 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~63 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N26
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~93 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~93_combout  = (\serial_inst|tx_queue|queue_mem~92_combout  & (((\serial_inst|tx_queue|queue_mem~63_q ) # (!\serial_inst|tx_queue|read_addr [0])))) # (!\serial_inst|tx_queue|queue_mem~92_combout  & 
// (\serial_inst|tx_queue|queue_mem~47_q  & ((\serial_inst|tx_queue|read_addr [0]))))

	.dataa(\serial_inst|tx_queue|queue_mem~92_combout ),
	.datab(\serial_inst|tx_queue|queue_mem~47_q ),
	.datac(\serial_inst|tx_queue|queue_mem~63_q ),
	.datad(\serial_inst|tx_queue|read_addr [0]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~93_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~93 .lut_mask = 16'hE4AA;
defparam \serial_inst|tx_queue|queue_mem~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N28
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame[8]~25 (
// Equation(s):
// \serial_inst|UART_inst|tx_frame[8]~25_combout  = (\serial_inst|tx_queue|read_addr [2] & ((\serial_inst|tx_queue|queue_mem~93_combout ))) # (!\serial_inst|tx_queue|read_addr [2] & (\serial_inst|tx_queue|queue_mem~95_combout ))

	.dataa(\serial_inst|tx_queue|queue_mem~95_combout ),
	.datab(\serial_inst|tx_queue|read_addr [2]),
	.datac(gnd),
	.datad(\serial_inst|tx_queue|queue_mem~93_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame[8]~25_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[8]~25 .lut_mask = 16'hEE22;
defparam \serial_inst|UART_inst|tx_frame[8]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N24
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame[1]~5 (
// Equation(s):
// \serial_inst|UART_inst|tx_frame[1]~5_combout  = (\rst~q  & !\serial_inst|UART_inst|always0~2_combout )

	.dataa(\rst~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\serial_inst|UART_inst|always0~2_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[1]~5 .lut_mask = 16'h00AA;
defparam \serial_inst|UART_inst|tx_frame[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N6
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame[9]~28 (
// Equation(s):
// \serial_inst|UART_inst|tx_frame[9]~28_combout  = (\serial_inst|UART_inst|tx_frame [9] & ((\serial_inst|UART_inst|Equal0~1_combout ) # ((\serial_inst|UART_inst|Equal0~0_combout ) # (!\serial_inst|UART_inst|tx_timer [8]))))

	.dataa(\serial_inst|UART_inst|Equal0~1_combout ),
	.datab(\serial_inst|UART_inst|tx_timer [8]),
	.datac(\serial_inst|UART_inst|tx_frame [9]),
	.datad(\serial_inst|UART_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[9]~28 .lut_mask = 16'hF0B0;
defparam \serial_inst|UART_inst|tx_frame[9]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N30
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame[9]~29 (
// Equation(s):
// \serial_inst|UART_inst|tx_frame[9]~29_combout  = (((\serial_inst|UART_inst|tx_frame[9]~28_combout ) # (!\serial_inst|UART_inst|tx_frame[1]~5_combout )) # (!\serial_inst|UART_inst|tx_active~q )) # (!\serial_inst|UART_inst|always0~3_combout )

	.dataa(\serial_inst|UART_inst|always0~3_combout ),
	.datab(\serial_inst|UART_inst|tx_active~q ),
	.datac(\serial_inst|UART_inst|tx_frame[1]~5_combout ),
	.datad(\serial_inst|UART_inst|tx_frame[9]~28_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame[9]~29_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[9]~29 .lut_mask = 16'hFF7F;
defparam \serial_inst|UART_inst|tx_frame[9]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N31
dffeas \serial_inst|UART_inst|tx_frame[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|tx_frame[9]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|tx_frame [9]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[9] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|tx_frame[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N28
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame[8]~26 (
// Equation(s):
// \serial_inst|UART_inst|tx_frame[8]~26_combout  = (\serial_inst|UART_inst|always0~3_combout  & (((\serial_inst|UART_inst|tx_frame [9]) # (!\serial_inst|UART_inst|tx_active~q )))) # (!\serial_inst|UART_inst|always0~3_combout  & 
// (\serial_inst|UART_inst|tx_frame[8]~25_combout ))

	.dataa(\serial_inst|UART_inst|always0~3_combout ),
	.datab(\serial_inst|UART_inst|tx_frame[8]~25_combout ),
	.datac(\serial_inst|UART_inst|tx_frame [9]),
	.datad(\serial_inst|UART_inst|tx_active~q ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame[8]~26_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[8]~26 .lut_mask = 16'hE4EE;
defparam \serial_inst|UART_inst|tx_frame[8]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N22
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame[1]~4 (
// Equation(s):
// \serial_inst|UART_inst|tx_frame[1]~4_combout  = (\serial_inst|UART_inst|tx_timer[4]~9_combout ) # ((!\serial_inst|tx_queue|empty~1_combout  & (!\serial_inst|UART_inst|prev_tx_req~q  & !\serial_inst|tx_active~q )))

	.dataa(\serial_inst|UART_inst|tx_timer[4]~9_combout ),
	.datab(\serial_inst|tx_queue|empty~1_combout ),
	.datac(\serial_inst|UART_inst|prev_tx_req~q ),
	.datad(\serial_inst|tx_active~q ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[1]~4 .lut_mask = 16'hAAAB;
defparam \serial_inst|UART_inst|tx_frame[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N2
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame[8]~27 (
// Equation(s):
// \serial_inst|UART_inst|tx_frame[8]~27_combout  = (\serial_inst|UART_inst|tx_frame[1]~4_combout  & ((\serial_inst|UART_inst|tx_frame[8]~26_combout ) # ((!\serial_inst|UART_inst|tx_frame[1]~5_combout )))) # (!\serial_inst|UART_inst|tx_frame[1]~4_combout  & 
// (((\serial_inst|UART_inst|tx_frame [8]))))

	.dataa(\serial_inst|UART_inst|tx_frame[8]~26_combout ),
	.datab(\serial_inst|UART_inst|tx_frame[1]~5_combout ),
	.datac(\serial_inst|UART_inst|tx_frame [8]),
	.datad(\serial_inst|UART_inst|tx_frame[1]~4_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame[8]~27_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[8]~27 .lut_mask = 16'hBBF0;
defparam \serial_inst|UART_inst|tx_frame[8]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N3
dffeas \serial_inst|UART_inst|tx_frame[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|tx_frame[8]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|tx_frame [8]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[8] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|tx_frame[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N1
dffeas \serial_inst|tx_queue|queue_mem~22 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~22 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~22 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N17
dffeas \serial_inst|tx_queue|queue_mem~14 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~14 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~14 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N19
dffeas \serial_inst|tx_queue|queue_mem~6 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~6 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N18
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~90 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~90_combout  = (\serial_inst|tx_queue|read_addr [0] & ((\serial_inst|tx_queue|queue_mem~14_q ) # ((\serial_inst|tx_queue|read_addr [1])))) # (!\serial_inst|tx_queue|read_addr [0] & (((\serial_inst|tx_queue|queue_mem~6_q  & 
// !\serial_inst|tx_queue|read_addr [1]))))

	.dataa(\serial_inst|tx_queue|read_addr [0]),
	.datab(\serial_inst|tx_queue|queue_mem~14_q ),
	.datac(\serial_inst|tx_queue|queue_mem~6_q ),
	.datad(\serial_inst|tx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~90_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~90 .lut_mask = 16'hAAD8;
defparam \serial_inst|tx_queue|queue_mem~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N19
dffeas \serial_inst|tx_queue|queue_mem~30 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~30 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N18
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~91 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~91_combout  = (\serial_inst|tx_queue|queue_mem~90_combout  & (((\serial_inst|tx_queue|queue_mem~30_q ) # (!\serial_inst|tx_queue|read_addr [1])))) # (!\serial_inst|tx_queue|queue_mem~90_combout  & 
// (\serial_inst|tx_queue|queue_mem~22_q  & ((\serial_inst|tx_queue|read_addr [1]))))

	.dataa(\serial_inst|tx_queue|queue_mem~22_q ),
	.datab(\serial_inst|tx_queue|queue_mem~90_combout ),
	.datac(\serial_inst|tx_queue|queue_mem~30_q ),
	.datad(\serial_inst|tx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~91_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~91 .lut_mask = 16'hE2CC;
defparam \serial_inst|tx_queue|queue_mem~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N17
dffeas \serial_inst|tx_queue|queue_mem~54 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~54 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~54 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N11
dffeas \serial_inst|tx_queue|queue_mem~38 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~38 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~38 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N10
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~88 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~88_combout  = (\serial_inst|tx_queue|read_addr [1] & ((\serial_inst|tx_queue|queue_mem~54_q ) # ((\serial_inst|tx_queue|read_addr [0])))) # (!\serial_inst|tx_queue|read_addr [1] & (((\serial_inst|tx_queue|queue_mem~38_q  & 
// !\serial_inst|tx_queue|read_addr [0]))))

	.dataa(\serial_inst|tx_queue|read_addr [1]),
	.datab(\serial_inst|tx_queue|queue_mem~54_q ),
	.datac(\serial_inst|tx_queue|queue_mem~38_q ),
	.datad(\serial_inst|tx_queue|read_addr [0]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~88_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~88 .lut_mask = 16'hAAD8;
defparam \serial_inst|tx_queue|queue_mem~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N17
dffeas \serial_inst|tx_queue|queue_mem~46 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~46 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~46 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N19
dffeas \serial_inst|tx_queue|queue_mem~62 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~101_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~62 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~62 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N18
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~89 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~89_combout  = (\serial_inst|tx_queue|queue_mem~88_combout  & (((\serial_inst|tx_queue|queue_mem~62_q ) # (!\serial_inst|tx_queue|read_addr [0])))) # (!\serial_inst|tx_queue|queue_mem~88_combout  & 
// (\serial_inst|tx_queue|queue_mem~46_q  & ((\serial_inst|tx_queue|read_addr [0]))))

	.dataa(\serial_inst|tx_queue|queue_mem~88_combout ),
	.datab(\serial_inst|tx_queue|queue_mem~46_q ),
	.datac(\serial_inst|tx_queue|queue_mem~62_q ),
	.datad(\serial_inst|tx_queue|read_addr [0]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~89_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~89 .lut_mask = 16'hE4AA;
defparam \serial_inst|tx_queue|queue_mem~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N4
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame[7]~22 (
// Equation(s):
// \serial_inst|UART_inst|tx_frame[7]~22_combout  = (\serial_inst|tx_queue|read_addr [2] & ((\serial_inst|tx_queue|queue_mem~89_combout ))) # (!\serial_inst|tx_queue|read_addr [2] & (\serial_inst|tx_queue|queue_mem~91_combout ))

	.dataa(\serial_inst|tx_queue|read_addr [2]),
	.datab(gnd),
	.datac(\serial_inst|tx_queue|queue_mem~91_combout ),
	.datad(\serial_inst|tx_queue|queue_mem~89_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[7]~22 .lut_mask = 16'hFA50;
defparam \serial_inst|UART_inst|tx_frame[7]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N22
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame[7]~23 (
// Equation(s):
// \serial_inst|UART_inst|tx_frame[7]~23_combout  = (\serial_inst|UART_inst|always0~3_combout  & ((\serial_inst|UART_inst|tx_frame [8]) # ((!\serial_inst|UART_inst|tx_active~q )))) # (!\serial_inst|UART_inst|always0~3_combout  & 
// (((\serial_inst|UART_inst|tx_frame[7]~22_combout ))))

	.dataa(\serial_inst|UART_inst|tx_frame [8]),
	.datab(\serial_inst|UART_inst|tx_frame[7]~22_combout ),
	.datac(\serial_inst|UART_inst|always0~3_combout ),
	.datad(\serial_inst|UART_inst|tx_active~q ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame[7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[7]~23 .lut_mask = 16'hACFC;
defparam \serial_inst|UART_inst|tx_frame[7]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N0
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame[7]~24 (
// Equation(s):
// \serial_inst|UART_inst|tx_frame[7]~24_combout  = (\serial_inst|UART_inst|tx_frame[1]~4_combout  & ((\serial_inst|UART_inst|tx_frame[7]~23_combout ) # ((!\serial_inst|UART_inst|tx_frame[1]~5_combout )))) # (!\serial_inst|UART_inst|tx_frame[1]~4_combout  & 
// (((\serial_inst|UART_inst|tx_frame [7]))))

	.dataa(\serial_inst|UART_inst|tx_frame[7]~23_combout ),
	.datab(\serial_inst|UART_inst|tx_frame[1]~5_combout ),
	.datac(\serial_inst|UART_inst|tx_frame [7]),
	.datad(\serial_inst|UART_inst|tx_frame[1]~4_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[7]~24 .lut_mask = 16'hBBF0;
defparam \serial_inst|UART_inst|tx_frame[7]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N1
dffeas \serial_inst|UART_inst|tx_frame[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|tx_frame[7]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|tx_frame [7]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[7] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|tx_frame[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N21
dffeas \serial_inst|tx_queue|queue_mem~13 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~13 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~13 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N15
dffeas \serial_inst|tx_queue|queue_mem~5 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~5 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N14
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~86 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~86_combout  = (\serial_inst|tx_queue|read_addr [0] & ((\serial_inst|tx_queue|queue_mem~13_q ) # ((\serial_inst|tx_queue|read_addr [1])))) # (!\serial_inst|tx_queue|read_addr [0] & (((\serial_inst|tx_queue|queue_mem~5_q  & 
// !\serial_inst|tx_queue|read_addr [1]))))

	.dataa(\serial_inst|tx_queue|read_addr [0]),
	.datab(\serial_inst|tx_queue|queue_mem~13_q ),
	.datac(\serial_inst|tx_queue|queue_mem~5_q ),
	.datad(\serial_inst|tx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~86_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~86 .lut_mask = 16'hAAD8;
defparam \serial_inst|tx_queue|queue_mem~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N21
dffeas \serial_inst|tx_queue|queue_mem~21 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~21 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~21 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N31
dffeas \serial_inst|tx_queue|queue_mem~29 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~29 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~29 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N30
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~87 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~87_combout  = (\serial_inst|tx_queue|queue_mem~86_combout  & (((\serial_inst|tx_queue|queue_mem~29_q ) # (!\serial_inst|tx_queue|read_addr [1])))) # (!\serial_inst|tx_queue|queue_mem~86_combout  & 
// (\serial_inst|tx_queue|queue_mem~21_q  & ((\serial_inst|tx_queue|read_addr [1]))))

	.dataa(\serial_inst|tx_queue|queue_mem~86_combout ),
	.datab(\serial_inst|tx_queue|queue_mem~21_q ),
	.datac(\serial_inst|tx_queue|queue_mem~29_q ),
	.datad(\serial_inst|tx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~87_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~87 .lut_mask = 16'hE4AA;
defparam \serial_inst|tx_queue|queue_mem~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N21
dffeas \serial_inst|tx_queue|queue_mem~53 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~53 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~53 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N31
dffeas \serial_inst|tx_queue|queue_mem~37 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~37 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~37 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N30
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~84 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~84_combout  = (\serial_inst|tx_queue|read_addr [1] & ((\serial_inst|tx_queue|queue_mem~53_q ) # ((\serial_inst|tx_queue|read_addr [0])))) # (!\serial_inst|tx_queue|read_addr [1] & (((\serial_inst|tx_queue|queue_mem~37_q  & 
// !\serial_inst|tx_queue|read_addr [0]))))

	.dataa(\serial_inst|tx_queue|read_addr [1]),
	.datab(\serial_inst|tx_queue|queue_mem~53_q ),
	.datac(\serial_inst|tx_queue|queue_mem~37_q ),
	.datad(\serial_inst|tx_queue|read_addr [0]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~84_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~84 .lut_mask = 16'hAAD8;
defparam \serial_inst|tx_queue|queue_mem~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N9
dffeas \serial_inst|tx_queue|queue_mem~45 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~45 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~45 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N27
dffeas \serial_inst|tx_queue|queue_mem~61 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~101_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~61 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~61 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N26
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~85 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~85_combout  = (\serial_inst|tx_queue|queue_mem~84_combout  & (((\serial_inst|tx_queue|queue_mem~61_q ) # (!\serial_inst|tx_queue|read_addr [0])))) # (!\serial_inst|tx_queue|queue_mem~84_combout  & 
// (\serial_inst|tx_queue|queue_mem~45_q  & ((\serial_inst|tx_queue|read_addr [0]))))

	.dataa(\serial_inst|tx_queue|queue_mem~84_combout ),
	.datab(\serial_inst|tx_queue|queue_mem~45_q ),
	.datac(\serial_inst|tx_queue|queue_mem~61_q ),
	.datad(\serial_inst|tx_queue|read_addr [0]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~85_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~85 .lut_mask = 16'hE4AA;
defparam \serial_inst|tx_queue|queue_mem~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N28
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame[6]~19 (
// Equation(s):
// \serial_inst|UART_inst|tx_frame[6]~19_combout  = (\serial_inst|tx_queue|read_addr [2] & ((\serial_inst|tx_queue|queue_mem~85_combout ))) # (!\serial_inst|tx_queue|read_addr [2] & (\serial_inst|tx_queue|queue_mem~87_combout ))

	.dataa(\serial_inst|tx_queue|read_addr [2]),
	.datab(gnd),
	.datac(\serial_inst|tx_queue|queue_mem~87_combout ),
	.datad(\serial_inst|tx_queue|queue_mem~85_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame[6]~19_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[6]~19 .lut_mask = 16'hFA50;
defparam \serial_inst|UART_inst|tx_frame[6]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N14
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame[6]~20 (
// Equation(s):
// \serial_inst|UART_inst|tx_frame[6]~20_combout  = (\serial_inst|UART_inst|always0~3_combout  & ((\serial_inst|UART_inst|tx_frame [7]) # ((!\serial_inst|UART_inst|tx_active~q )))) # (!\serial_inst|UART_inst|always0~3_combout  & 
// (((\serial_inst|UART_inst|tx_frame[6]~19_combout ))))

	.dataa(\serial_inst|UART_inst|tx_frame [7]),
	.datab(\serial_inst|UART_inst|tx_frame[6]~19_combout ),
	.datac(\serial_inst|UART_inst|always0~3_combout ),
	.datad(\serial_inst|UART_inst|tx_active~q ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame[6]~20_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[6]~20 .lut_mask = 16'hACFC;
defparam \serial_inst|UART_inst|tx_frame[6]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N22
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame[6]~21 (
// Equation(s):
// \serial_inst|UART_inst|tx_frame[6]~21_combout  = (\serial_inst|UART_inst|tx_frame[1]~4_combout  & ((\serial_inst|UART_inst|tx_frame[6]~20_combout ) # ((!\serial_inst|UART_inst|tx_frame[1]~5_combout )))) # (!\serial_inst|UART_inst|tx_frame[1]~4_combout  & 
// (((\serial_inst|UART_inst|tx_frame [6]))))

	.dataa(\serial_inst|UART_inst|tx_frame[6]~20_combout ),
	.datab(\serial_inst|UART_inst|tx_frame[1]~5_combout ),
	.datac(\serial_inst|UART_inst|tx_frame [6]),
	.datad(\serial_inst|UART_inst|tx_frame[1]~4_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame[6]~21_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[6]~21 .lut_mask = 16'hBBF0;
defparam \serial_inst|UART_inst|tx_frame[6]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N23
dffeas \serial_inst|UART_inst|tx_frame[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|tx_frame[6]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|tx_frame [6]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[6] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|tx_frame[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N1
dffeas \serial_inst|tx_queue|queue_mem~52 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~52 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~52 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N27
dffeas \serial_inst|tx_queue|queue_mem~36 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~36 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~36 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N26
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~80 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~80_combout  = (\serial_inst|tx_queue|read_addr [1] & ((\serial_inst|tx_queue|queue_mem~52_q ) # ((\serial_inst|tx_queue|read_addr [0])))) # (!\serial_inst|tx_queue|read_addr [1] & (((\serial_inst|tx_queue|queue_mem~36_q  & 
// !\serial_inst|tx_queue|read_addr [0]))))

	.dataa(\serial_inst|tx_queue|read_addr [1]),
	.datab(\serial_inst|tx_queue|queue_mem~52_q ),
	.datac(\serial_inst|tx_queue|queue_mem~36_q ),
	.datad(\serial_inst|tx_queue|read_addr [0]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~80_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~80 .lut_mask = 16'hAAD8;
defparam \serial_inst|tx_queue|queue_mem~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N23
dffeas \serial_inst|tx_queue|queue_mem~60 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~101_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~60 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~60 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N21
dffeas \serial_inst|tx_queue|queue_mem~44 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~44 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~44 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N22
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~81 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~81_combout  = (\serial_inst|tx_queue|read_addr [0] & ((\serial_inst|tx_queue|queue_mem~80_combout  & (\serial_inst|tx_queue|queue_mem~60_q )) # (!\serial_inst|tx_queue|queue_mem~80_combout  & 
// ((\serial_inst|tx_queue|queue_mem~44_q ))))) # (!\serial_inst|tx_queue|read_addr [0] & (\serial_inst|tx_queue|queue_mem~80_combout ))

	.dataa(\serial_inst|tx_queue|read_addr [0]),
	.datab(\serial_inst|tx_queue|queue_mem~80_combout ),
	.datac(\serial_inst|tx_queue|queue_mem~60_q ),
	.datad(\serial_inst|tx_queue|queue_mem~44_q ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~81_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~81 .lut_mask = 16'hE6C4;
defparam \serial_inst|tx_queue|queue_mem~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N1
dffeas \serial_inst|tx_queue|queue_mem~12 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~12 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~12 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N11
dffeas \serial_inst|tx_queue|queue_mem~4 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~4 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N10
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~82 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~82_combout  = (\serial_inst|tx_queue|read_addr [0] & ((\serial_inst|tx_queue|queue_mem~12_q ) # ((\serial_inst|tx_queue|read_addr [1])))) # (!\serial_inst|tx_queue|read_addr [0] & (((\serial_inst|tx_queue|queue_mem~4_q  & 
// !\serial_inst|tx_queue|read_addr [1]))))

	.dataa(\serial_inst|tx_queue|read_addr [0]),
	.datab(\serial_inst|tx_queue|queue_mem~12_q ),
	.datac(\serial_inst|tx_queue|queue_mem~4_q ),
	.datad(\serial_inst|tx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~82_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~82 .lut_mask = 16'hAAD8;
defparam \serial_inst|tx_queue|queue_mem~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N3
dffeas \serial_inst|tx_queue|queue_mem~20 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~20 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~20 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N5
dffeas \serial_inst|tx_queue|queue_mem~28 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~28 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~28 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N4
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~83 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~83_combout  = (\serial_inst|tx_queue|queue_mem~82_combout  & (((\serial_inst|tx_queue|queue_mem~28_q ) # (!\serial_inst|tx_queue|read_addr [1])))) # (!\serial_inst|tx_queue|queue_mem~82_combout  & 
// (\serial_inst|tx_queue|queue_mem~20_q  & ((\serial_inst|tx_queue|read_addr [1]))))

	.dataa(\serial_inst|tx_queue|queue_mem~82_combout ),
	.datab(\serial_inst|tx_queue|queue_mem~20_q ),
	.datac(\serial_inst|tx_queue|queue_mem~28_q ),
	.datad(\serial_inst|tx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~83_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~83 .lut_mask = 16'hE4AA;
defparam \serial_inst|tx_queue|queue_mem~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N6
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame[5]~16 (
// Equation(s):
// \serial_inst|UART_inst|tx_frame[5]~16_combout  = (\serial_inst|tx_queue|read_addr [2] & (\serial_inst|tx_queue|queue_mem~81_combout )) # (!\serial_inst|tx_queue|read_addr [2] & ((\serial_inst|tx_queue|queue_mem~83_combout )))

	.dataa(\serial_inst|tx_queue|queue_mem~81_combout ),
	.datab(\serial_inst|tx_queue|queue_mem~83_combout ),
	.datac(gnd),
	.datad(\serial_inst|tx_queue|read_addr [2]),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame[5]~16_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[5]~16 .lut_mask = 16'hAACC;
defparam \serial_inst|UART_inst|tx_frame[5]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N30
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame[5]~17 (
// Equation(s):
// \serial_inst|UART_inst|tx_frame[5]~17_combout  = (\serial_inst|UART_inst|always0~3_combout  & ((\serial_inst|UART_inst|tx_frame [6]) # ((!\serial_inst|UART_inst|tx_active~q )))) # (!\serial_inst|UART_inst|always0~3_combout  & 
// (((\serial_inst|UART_inst|tx_frame[5]~16_combout ))))

	.dataa(\serial_inst|UART_inst|tx_frame [6]),
	.datab(\serial_inst|UART_inst|tx_active~q ),
	.datac(\serial_inst|UART_inst|always0~3_combout ),
	.datad(\serial_inst|UART_inst|tx_frame[5]~16_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame[5]~17_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[5]~17 .lut_mask = 16'hBFB0;
defparam \serial_inst|UART_inst|tx_frame[5]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N4
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame[5]~18 (
// Equation(s):
// \serial_inst|UART_inst|tx_frame[5]~18_combout  = (\serial_inst|UART_inst|tx_frame[1]~4_combout  & ((\serial_inst|UART_inst|tx_frame[5]~17_combout ) # ((!\serial_inst|UART_inst|tx_frame[1]~5_combout )))) # (!\serial_inst|UART_inst|tx_frame[1]~4_combout  & 
// (((\serial_inst|UART_inst|tx_frame [5]))))

	.dataa(\serial_inst|UART_inst|tx_frame[5]~17_combout ),
	.datab(\serial_inst|UART_inst|tx_frame[1]~5_combout ),
	.datac(\serial_inst|UART_inst|tx_frame [5]),
	.datad(\serial_inst|UART_inst|tx_frame[1]~4_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame[5]~18_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[5]~18 .lut_mask = 16'hBBF0;
defparam \serial_inst|UART_inst|tx_frame[5]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N5
dffeas \serial_inst|UART_inst|tx_frame[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|tx_frame[5]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|tx_frame [5]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[5] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|tx_frame[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N12
cycloneive_lcell_comb \serial_inst|UART_inst|always0~1 (
// Equation(s):
// \serial_inst|UART_inst|always0~1_combout  = (!\serial_inst|UART_inst|tx_frame [5] & (!\serial_inst|UART_inst|tx_frame [8] & (!\serial_inst|UART_inst|tx_frame [6] & !\serial_inst|UART_inst|tx_frame [7])))

	.dataa(\serial_inst|UART_inst|tx_frame [5]),
	.datab(\serial_inst|UART_inst|tx_frame [8]),
	.datac(\serial_inst|UART_inst|tx_frame [6]),
	.datad(\serial_inst|UART_inst|tx_frame [7]),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|always0~1 .lut_mask = 16'h0001;
defparam \serial_inst|UART_inst|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N5
dffeas \serial_inst|tx_queue|queue_mem~11 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~11 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~11 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N23
dffeas \serial_inst|tx_queue|queue_mem~3 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~3 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N22
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~78 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~78_combout  = (\serial_inst|tx_queue|read_addr [0] & ((\serial_inst|tx_queue|queue_mem~11_q ) # ((\serial_inst|tx_queue|read_addr [1])))) # (!\serial_inst|tx_queue|read_addr [0] & (((\serial_inst|tx_queue|queue_mem~3_q  & 
// !\serial_inst|tx_queue|read_addr [1]))))

	.dataa(\serial_inst|tx_queue|read_addr [0]),
	.datab(\serial_inst|tx_queue|queue_mem~11_q ),
	.datac(\serial_inst|tx_queue|queue_mem~3_q ),
	.datad(\serial_inst|tx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~78_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~78 .lut_mask = 16'hAAD8;
defparam \serial_inst|tx_queue|queue_mem~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N9
dffeas \serial_inst|tx_queue|queue_mem~19 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~19 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~19 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N27
dffeas \serial_inst|tx_queue|queue_mem~27 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~27 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~27 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N26
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~79 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~79_combout  = (\serial_inst|tx_queue|queue_mem~78_combout  & (((\serial_inst|tx_queue|queue_mem~27_q ) # (!\serial_inst|tx_queue|read_addr [1])))) # (!\serial_inst|tx_queue|queue_mem~78_combout  & 
// (\serial_inst|tx_queue|queue_mem~19_q  & ((\serial_inst|tx_queue|read_addr [1]))))

	.dataa(\serial_inst|tx_queue|queue_mem~78_combout ),
	.datab(\serial_inst|tx_queue|queue_mem~19_q ),
	.datac(\serial_inst|tx_queue|queue_mem~27_q ),
	.datad(\serial_inst|tx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~79_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~79 .lut_mask = 16'hE4AA;
defparam \serial_inst|tx_queue|queue_mem~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N5
dffeas \serial_inst|tx_queue|queue_mem~51 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~51 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~51 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N15
dffeas \serial_inst|tx_queue|queue_mem~35 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~35 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~35 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N14
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~76 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~76_combout  = (\serial_inst|tx_queue|read_addr [1] & ((\serial_inst|tx_queue|queue_mem~51_q ) # ((\serial_inst|tx_queue|read_addr [0])))) # (!\serial_inst|tx_queue|read_addr [1] & (((\serial_inst|tx_queue|queue_mem~35_q  & 
// !\serial_inst|tx_queue|read_addr [0]))))

	.dataa(\serial_inst|tx_queue|read_addr [1]),
	.datab(\serial_inst|tx_queue|queue_mem~51_q ),
	.datac(\serial_inst|tx_queue|queue_mem~35_q ),
	.datad(\serial_inst|tx_queue|read_addr [0]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~76_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~76 .lut_mask = 16'hAAD8;
defparam \serial_inst|tx_queue|queue_mem~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N25
dffeas \serial_inst|tx_queue|queue_mem~43 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~43 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~43 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N11
dffeas \serial_inst|tx_queue|queue_mem~59 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~101_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~59 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~59 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N10
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~77 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~77_combout  = (\serial_inst|tx_queue|queue_mem~76_combout  & (((\serial_inst|tx_queue|queue_mem~59_q ) # (!\serial_inst|tx_queue|read_addr [0])))) # (!\serial_inst|tx_queue|queue_mem~76_combout  & 
// (\serial_inst|tx_queue|queue_mem~43_q  & ((\serial_inst|tx_queue|read_addr [0]))))

	.dataa(\serial_inst|tx_queue|queue_mem~76_combout ),
	.datab(\serial_inst|tx_queue|queue_mem~43_q ),
	.datac(\serial_inst|tx_queue|queue_mem~59_q ),
	.datad(\serial_inst|tx_queue|read_addr [0]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~77_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~77 .lut_mask = 16'hE4AA;
defparam \serial_inst|tx_queue|queue_mem~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N20
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame[4]~13 (
// Equation(s):
// \serial_inst|UART_inst|tx_frame[4]~13_combout  = (\serial_inst|tx_queue|read_addr [2] & ((\serial_inst|tx_queue|queue_mem~77_combout ))) # (!\serial_inst|tx_queue|read_addr [2] & (\serial_inst|tx_queue|queue_mem~79_combout ))

	.dataa(\serial_inst|tx_queue|queue_mem~79_combout ),
	.datab(gnd),
	.datac(\serial_inst|tx_queue|read_addr [2]),
	.datad(\serial_inst|tx_queue|queue_mem~77_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[4]~13 .lut_mask = 16'hFA0A;
defparam \serial_inst|UART_inst|tx_frame[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N30
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame[4]~14 (
// Equation(s):
// \serial_inst|UART_inst|tx_frame[4]~14_combout  = (\serial_inst|UART_inst|always0~3_combout  & ((\serial_inst|UART_inst|tx_frame [5]) # ((!\serial_inst|UART_inst|tx_active~q )))) # (!\serial_inst|UART_inst|always0~3_combout  & 
// (((\serial_inst|UART_inst|tx_frame[4]~13_combout ))))

	.dataa(\serial_inst|UART_inst|tx_frame [5]),
	.datab(\serial_inst|UART_inst|tx_frame[4]~13_combout ),
	.datac(\serial_inst|UART_inst|always0~3_combout ),
	.datad(\serial_inst|UART_inst|tx_active~q ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[4]~14 .lut_mask = 16'hACFC;
defparam \serial_inst|UART_inst|tx_frame[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N24
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame[4]~15 (
// Equation(s):
// \serial_inst|UART_inst|tx_frame[4]~15_combout  = (\serial_inst|UART_inst|tx_frame[1]~4_combout  & ((\serial_inst|UART_inst|tx_frame[4]~14_combout ) # ((!\serial_inst|UART_inst|tx_frame[1]~5_combout )))) # (!\serial_inst|UART_inst|tx_frame[1]~4_combout  & 
// (((\serial_inst|UART_inst|tx_frame [4]))))

	.dataa(\serial_inst|UART_inst|tx_frame[4]~14_combout ),
	.datab(\serial_inst|UART_inst|tx_frame[1]~5_combout ),
	.datac(\serial_inst|UART_inst|tx_frame [4]),
	.datad(\serial_inst|UART_inst|tx_frame[1]~4_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[4]~15 .lut_mask = 16'hBBF0;
defparam \serial_inst|UART_inst|tx_frame[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N25
dffeas \serial_inst|UART_inst|tx_frame[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|tx_frame[4]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|tx_frame [4]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[4] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|tx_frame[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N13
dffeas \serial_inst|tx_queue|queue_mem~18 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~18 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~18 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N9
dffeas \serial_inst|tx_queue|queue_mem~10 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~10 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~10 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N3
dffeas \serial_inst|tx_queue|queue_mem~2 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~2 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N2
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~74 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~74_combout  = (\serial_inst|tx_queue|read_addr [0] & ((\serial_inst|tx_queue|queue_mem~10_q ) # ((\serial_inst|tx_queue|read_addr [1])))) # (!\serial_inst|tx_queue|read_addr [0] & (((\serial_inst|tx_queue|queue_mem~2_q  & 
// !\serial_inst|tx_queue|read_addr [1]))))

	.dataa(\serial_inst|tx_queue|read_addr [0]),
	.datab(\serial_inst|tx_queue|queue_mem~10_q ),
	.datac(\serial_inst|tx_queue|queue_mem~2_q ),
	.datad(\serial_inst|tx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~74_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~74 .lut_mask = 16'hAAD8;
defparam \serial_inst|tx_queue|queue_mem~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N15
dffeas \serial_inst|tx_queue|queue_mem~26 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~26 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~26 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N14
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~75 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~75_combout  = (\serial_inst|tx_queue|queue_mem~74_combout  & (((\serial_inst|tx_queue|queue_mem~26_q ) # (!\serial_inst|tx_queue|read_addr [1])))) # (!\serial_inst|tx_queue|queue_mem~74_combout  & 
// (\serial_inst|tx_queue|queue_mem~18_q  & ((\serial_inst|tx_queue|read_addr [1]))))

	.dataa(\serial_inst|tx_queue|queue_mem~18_q ),
	.datab(\serial_inst|tx_queue|queue_mem~74_combout ),
	.datac(\serial_inst|tx_queue|queue_mem~26_q ),
	.datad(\serial_inst|tx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~75_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~75 .lut_mask = 16'hE2CC;
defparam \serial_inst|tx_queue|queue_mem~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N9
dffeas \serial_inst|tx_queue|queue_mem~50 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~50 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~50 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N19
dffeas \serial_inst|tx_queue|queue_mem~34 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~34 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N18
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~72 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~72_combout  = (\serial_inst|tx_queue|read_addr [1] & ((\serial_inst|tx_queue|queue_mem~50_q ) # ((\serial_inst|tx_queue|read_addr [0])))) # (!\serial_inst|tx_queue|read_addr [1] & (((\serial_inst|tx_queue|queue_mem~34_q  & 
// !\serial_inst|tx_queue|read_addr [0]))))

	.dataa(\serial_inst|tx_queue|read_addr [1]),
	.datab(\serial_inst|tx_queue|queue_mem~50_q ),
	.datac(\serial_inst|tx_queue|queue_mem~34_q ),
	.datad(\serial_inst|tx_queue|read_addr [0]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~72_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~72 .lut_mask = 16'hAAD8;
defparam \serial_inst|tx_queue|queue_mem~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N1
dffeas \serial_inst|tx_queue|queue_mem~42 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~42 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~42 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N11
dffeas \serial_inst|tx_queue|queue_mem~58 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~101_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~58 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~58 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N10
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~73 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~73_combout  = (\serial_inst|tx_queue|queue_mem~72_combout  & (((\serial_inst|tx_queue|queue_mem~58_q ) # (!\serial_inst|tx_queue|read_addr [0])))) # (!\serial_inst|tx_queue|queue_mem~72_combout  & 
// (\serial_inst|tx_queue|queue_mem~42_q  & ((\serial_inst|tx_queue|read_addr [0]))))

	.dataa(\serial_inst|tx_queue|queue_mem~72_combout ),
	.datab(\serial_inst|tx_queue|queue_mem~42_q ),
	.datac(\serial_inst|tx_queue|queue_mem~58_q ),
	.datad(\serial_inst|tx_queue|read_addr [0]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~73_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~73 .lut_mask = 16'hE4AA;
defparam \serial_inst|tx_queue|queue_mem~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N24
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame[3]~10 (
// Equation(s):
// \serial_inst|UART_inst|tx_frame[3]~10_combout  = (\serial_inst|tx_queue|read_addr [2] & ((\serial_inst|tx_queue|queue_mem~73_combout ))) # (!\serial_inst|tx_queue|read_addr [2] & (\serial_inst|tx_queue|queue_mem~75_combout ))

	.dataa(\serial_inst|tx_queue|read_addr [2]),
	.datab(\serial_inst|tx_queue|queue_mem~75_combout ),
	.datac(gnd),
	.datad(\serial_inst|tx_queue|queue_mem~73_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[3]~10 .lut_mask = 16'hEE44;
defparam \serial_inst|UART_inst|tx_frame[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N28
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame[3]~11 (
// Equation(s):
// \serial_inst|UART_inst|tx_frame[3]~11_combout  = (\serial_inst|UART_inst|always0~3_combout  & ((\serial_inst|UART_inst|tx_frame [4]) # ((!\serial_inst|UART_inst|tx_active~q )))) # (!\serial_inst|UART_inst|always0~3_combout  & 
// (((\serial_inst|UART_inst|tx_frame[3]~10_combout ))))

	.dataa(\serial_inst|UART_inst|always0~3_combout ),
	.datab(\serial_inst|UART_inst|tx_frame [4]),
	.datac(\serial_inst|UART_inst|tx_active~q ),
	.datad(\serial_inst|UART_inst|tx_frame[3]~10_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[3]~11 .lut_mask = 16'hDF8A;
defparam \serial_inst|UART_inst|tx_frame[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N6
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame[3]~12 (
// Equation(s):
// \serial_inst|UART_inst|tx_frame[3]~12_combout  = (\serial_inst|UART_inst|tx_frame[1]~4_combout  & ((\serial_inst|UART_inst|tx_frame[3]~11_combout ) # ((!\serial_inst|UART_inst|tx_frame[1]~5_combout )))) # (!\serial_inst|UART_inst|tx_frame[1]~4_combout  & 
// (((\serial_inst|UART_inst|tx_frame [3]))))

	.dataa(\serial_inst|UART_inst|tx_frame[3]~11_combout ),
	.datab(\serial_inst|UART_inst|tx_frame[1]~5_combout ),
	.datac(\serial_inst|UART_inst|tx_frame [3]),
	.datad(\serial_inst|UART_inst|tx_frame[1]~4_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[3]~12 .lut_mask = 16'hBBF0;
defparam \serial_inst|UART_inst|tx_frame[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N7
dffeas \serial_inst|UART_inst|tx_frame[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|tx_frame[3]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|tx_frame [3]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[3] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|tx_frame[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N13
dffeas \serial_inst|tx_queue|queue_mem~41 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~41 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~41 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N13
dffeas \serial_inst|tx_queue|queue_mem~49 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~49 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~49 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N7
dffeas \serial_inst|tx_queue|queue_mem~33 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~33 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N6
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~68 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~68_combout  = (\serial_inst|tx_queue|read_addr [1] & ((\serial_inst|tx_queue|queue_mem~49_q ) # ((\serial_inst|tx_queue|read_addr [0])))) # (!\serial_inst|tx_queue|read_addr [1] & (((\serial_inst|tx_queue|queue_mem~33_q  & 
// !\serial_inst|tx_queue|read_addr [0]))))

	.dataa(\serial_inst|tx_queue|read_addr [1]),
	.datab(\serial_inst|tx_queue|queue_mem~49_q ),
	.datac(\serial_inst|tx_queue|queue_mem~33_q ),
	.datad(\serial_inst|tx_queue|read_addr [0]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~68_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~68 .lut_mask = 16'hAAD8;
defparam \serial_inst|tx_queue|queue_mem~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N7
dffeas \serial_inst|tx_queue|queue_mem~57 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~101_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~57 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~57 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N6
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~69 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~69_combout  = (\serial_inst|tx_queue|queue_mem~68_combout  & (((\serial_inst|tx_queue|queue_mem~57_q ) # (!\serial_inst|tx_queue|read_addr [0])))) # (!\serial_inst|tx_queue|queue_mem~68_combout  & 
// (\serial_inst|tx_queue|queue_mem~41_q  & ((\serial_inst|tx_queue|read_addr [0]))))

	.dataa(\serial_inst|tx_queue|queue_mem~41_q ),
	.datab(\serial_inst|tx_queue|queue_mem~68_combout ),
	.datac(\serial_inst|tx_queue|queue_mem~57_q ),
	.datad(\serial_inst|tx_queue|read_addr [0]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~69_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~69 .lut_mask = 16'hE2CC;
defparam \serial_inst|tx_queue|queue_mem~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N7
dffeas \serial_inst|tx_queue|queue_mem~17 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~17 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~17 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N17
dffeas \serial_inst|tx_queue|queue_mem~25 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~25 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~25 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N13
dffeas \serial_inst|tx_queue|queue_mem~9 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~9 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~9 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N7
dffeas \serial_inst|tx_queue|queue_mem~1 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~1 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N6
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~70 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~70_combout  = (\serial_inst|tx_queue|read_addr [1] & (((\serial_inst|tx_queue|read_addr [0])))) # (!\serial_inst|tx_queue|read_addr [1] & ((\serial_inst|tx_queue|read_addr [0] & (\serial_inst|tx_queue|queue_mem~9_q )) # 
// (!\serial_inst|tx_queue|read_addr [0] & ((\serial_inst|tx_queue|queue_mem~1_q )))))

	.dataa(\serial_inst|tx_queue|queue_mem~9_q ),
	.datab(\serial_inst|tx_queue|read_addr [1]),
	.datac(\serial_inst|tx_queue|queue_mem~1_q ),
	.datad(\serial_inst|tx_queue|read_addr [0]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~70_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~70 .lut_mask = 16'hEE30;
defparam \serial_inst|tx_queue|queue_mem~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N16
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~71 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~71_combout  = (\serial_inst|tx_queue|read_addr [1] & ((\serial_inst|tx_queue|queue_mem~70_combout  & ((\serial_inst|tx_queue|queue_mem~25_q ))) # (!\serial_inst|tx_queue|queue_mem~70_combout  & 
// (\serial_inst|tx_queue|queue_mem~17_q )))) # (!\serial_inst|tx_queue|read_addr [1] & (((\serial_inst|tx_queue|queue_mem~70_combout ))))

	.dataa(\serial_inst|tx_queue|queue_mem~17_q ),
	.datab(\serial_inst|tx_queue|read_addr [1]),
	.datac(\serial_inst|tx_queue|queue_mem~25_q ),
	.datad(\serial_inst|tx_queue|queue_mem~70_combout ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~71_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~71 .lut_mask = 16'hF388;
defparam \serial_inst|tx_queue|queue_mem~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N2
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame[2]~7 (
// Equation(s):
// \serial_inst|UART_inst|tx_frame[2]~7_combout  = (\serial_inst|tx_queue|read_addr [2] & (\serial_inst|tx_queue|queue_mem~69_combout )) # (!\serial_inst|tx_queue|read_addr [2] & ((\serial_inst|tx_queue|queue_mem~71_combout )))

	.dataa(\serial_inst|tx_queue|queue_mem~69_combout ),
	.datab(\serial_inst|tx_queue|read_addr [2]),
	.datac(gnd),
	.datad(\serial_inst|tx_queue|queue_mem~71_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[2]~7 .lut_mask = 16'hBB88;
defparam \serial_inst|UART_inst|tx_frame[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N10
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame[2]~8 (
// Equation(s):
// \serial_inst|UART_inst|tx_frame[2]~8_combout  = (\serial_inst|UART_inst|always0~3_combout  & ((\serial_inst|UART_inst|tx_frame [3]) # ((!\serial_inst|UART_inst|tx_active~q )))) # (!\serial_inst|UART_inst|always0~3_combout  & 
// (((\serial_inst|UART_inst|tx_frame[2]~7_combout ))))

	.dataa(\serial_inst|UART_inst|tx_frame [3]),
	.datab(\serial_inst|UART_inst|tx_active~q ),
	.datac(\serial_inst|UART_inst|always0~3_combout ),
	.datad(\serial_inst|UART_inst|tx_frame[2]~7_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[2]~8 .lut_mask = 16'hBFB0;
defparam \serial_inst|UART_inst|tx_frame[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N20
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame[2]~9 (
// Equation(s):
// \serial_inst|UART_inst|tx_frame[2]~9_combout  = (\serial_inst|UART_inst|tx_frame[1]~4_combout  & ((\serial_inst|UART_inst|tx_frame[2]~8_combout ) # ((!\serial_inst|UART_inst|tx_frame[1]~5_combout )))) # (!\serial_inst|UART_inst|tx_frame[1]~4_combout  & 
// (((\serial_inst|UART_inst|tx_frame [2]))))

	.dataa(\serial_inst|UART_inst|tx_frame[2]~8_combout ),
	.datab(\serial_inst|UART_inst|tx_frame[1]~5_combout ),
	.datac(\serial_inst|UART_inst|tx_frame [2]),
	.datad(\serial_inst|UART_inst|tx_frame[1]~4_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[2]~9 .lut_mask = 16'hBBF0;
defparam \serial_inst|UART_inst|tx_frame[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N21
dffeas \serial_inst|UART_inst|tx_frame[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|tx_frame[2]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|tx_frame [2]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[2] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|tx_frame[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N25
dffeas \serial_inst|tx_queue|queue_mem~8 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~8 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~8 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N27
dffeas \serial_inst|tx_queue|queue_mem~0 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~0 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N26
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~66 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~66_combout  = (\serial_inst|tx_queue|read_addr [0] & ((\serial_inst|tx_queue|queue_mem~8_q ) # ((\serial_inst|tx_queue|read_addr [1])))) # (!\serial_inst|tx_queue|read_addr [0] & (((\serial_inst|tx_queue|queue_mem~0_q  & 
// !\serial_inst|tx_queue|read_addr [1]))))

	.dataa(\serial_inst|tx_queue|read_addr [0]),
	.datab(\serial_inst|tx_queue|queue_mem~8_q ),
	.datac(\serial_inst|tx_queue|queue_mem~0_q ),
	.datad(\serial_inst|tx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~66_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~66 .lut_mask = 16'hAAD8;
defparam \serial_inst|tx_queue|queue_mem~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N25
dffeas \serial_inst|tx_queue|queue_mem~16 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~16 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~16 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N11
dffeas \serial_inst|tx_queue|queue_mem~24 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~24 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~24 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N10
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~67 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~67_combout  = (\serial_inst|tx_queue|queue_mem~66_combout  & (((\serial_inst|tx_queue|queue_mem~24_q ) # (!\serial_inst|tx_queue|read_addr [1])))) # (!\serial_inst|tx_queue|queue_mem~66_combout  & 
// (\serial_inst|tx_queue|queue_mem~16_q  & ((\serial_inst|tx_queue|read_addr [1]))))

	.dataa(\serial_inst|tx_queue|queue_mem~66_combout ),
	.datab(\serial_inst|tx_queue|queue_mem~16_q ),
	.datac(\serial_inst|tx_queue|queue_mem~24_q ),
	.datad(\serial_inst|tx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~67_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~67 .lut_mask = 16'hE4AA;
defparam \serial_inst|tx_queue|queue_mem~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N25
dffeas \serial_inst|tx_queue|queue_mem~48 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~48 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~48 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N3
dffeas \serial_inst|tx_queue|queue_mem~32 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~32 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N2
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~64 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~64_combout  = (\serial_inst|tx_queue|read_addr [1] & ((\serial_inst|tx_queue|queue_mem~48_q ) # ((\serial_inst|tx_queue|read_addr [0])))) # (!\serial_inst|tx_queue|read_addr [1] & (((\serial_inst|tx_queue|queue_mem~32_q  & 
// !\serial_inst|tx_queue|read_addr [0]))))

	.dataa(\serial_inst|tx_queue|read_addr [1]),
	.datab(\serial_inst|tx_queue|queue_mem~48_q ),
	.datac(\serial_inst|tx_queue|queue_mem~32_q ),
	.datad(\serial_inst|tx_queue|read_addr [0]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~64_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~64 .lut_mask = 16'hAAD8;
defparam \serial_inst|tx_queue|queue_mem~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N19
dffeas \serial_inst|tx_queue|queue_mem~56 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~101_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~56 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~56 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N25
dffeas \serial_inst|tx_queue|queue_mem~40 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~40 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~40 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N18
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~65 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~65_combout  = (\serial_inst|tx_queue|read_addr [0] & ((\serial_inst|tx_queue|queue_mem~64_combout  & (\serial_inst|tx_queue|queue_mem~56_q )) # (!\serial_inst|tx_queue|queue_mem~64_combout  & 
// ((\serial_inst|tx_queue|queue_mem~40_q ))))) # (!\serial_inst|tx_queue|read_addr [0] & (\serial_inst|tx_queue|queue_mem~64_combout ))

	.dataa(\serial_inst|tx_queue|read_addr [0]),
	.datab(\serial_inst|tx_queue|queue_mem~64_combout ),
	.datac(\serial_inst|tx_queue|queue_mem~56_q ),
	.datad(\serial_inst|tx_queue|queue_mem~40_q ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~65_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~65 .lut_mask = 16'hE6C4;
defparam \serial_inst|tx_queue|queue_mem~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N20
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame[1]~2 (
// Equation(s):
// \serial_inst|UART_inst|tx_frame[1]~2_combout  = (\serial_inst|tx_queue|read_addr [2] & ((\serial_inst|tx_queue|queue_mem~65_combout ))) # (!\serial_inst|tx_queue|read_addr [2] & (\serial_inst|tx_queue|queue_mem~67_combout ))

	.dataa(\serial_inst|tx_queue|queue_mem~67_combout ),
	.datab(\serial_inst|tx_queue|queue_mem~65_combout ),
	.datac(gnd),
	.datad(\serial_inst|tx_queue|read_addr [2]),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[1]~2 .lut_mask = 16'hCCAA;
defparam \serial_inst|UART_inst|tx_frame[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N8
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame[1]~3 (
// Equation(s):
// \serial_inst|UART_inst|tx_frame[1]~3_combout  = (\serial_inst|UART_inst|always0~3_combout  & ((\serial_inst|UART_inst|tx_frame [2]) # ((!\serial_inst|UART_inst|tx_active~q )))) # (!\serial_inst|UART_inst|always0~3_combout  & 
// (((\serial_inst|UART_inst|tx_frame[1]~2_combout ))))

	.dataa(\serial_inst|UART_inst|always0~3_combout ),
	.datab(\serial_inst|UART_inst|tx_frame [2]),
	.datac(\serial_inst|UART_inst|tx_active~q ),
	.datad(\serial_inst|UART_inst|tx_frame[1]~2_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[1]~3 .lut_mask = 16'hDF8A;
defparam \serial_inst|UART_inst|tx_frame[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N26
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame[1]~6 (
// Equation(s):
// \serial_inst|UART_inst|tx_frame[1]~6_combout  = (\serial_inst|UART_inst|tx_frame[1]~4_combout  & ((\serial_inst|UART_inst|tx_frame[1]~3_combout ) # ((!\serial_inst|UART_inst|tx_frame[1]~5_combout )))) # (!\serial_inst|UART_inst|tx_frame[1]~4_combout  & 
// (((\serial_inst|UART_inst|tx_frame [1]))))

	.dataa(\serial_inst|UART_inst|tx_frame[1]~3_combout ),
	.datab(\serial_inst|UART_inst|tx_frame[1]~5_combout ),
	.datac(\serial_inst|UART_inst|tx_frame [1]),
	.datad(\serial_inst|UART_inst|tx_frame[1]~4_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[1]~6 .lut_mask = 16'hBBF0;
defparam \serial_inst|UART_inst|tx_frame[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N27
dffeas \serial_inst|UART_inst|tx_frame[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|tx_frame[1]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|tx_frame [1]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[1] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|tx_frame[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N18
cycloneive_lcell_comb \serial_inst|UART_inst|always0~0 (
// Equation(s):
// \serial_inst|UART_inst|always0~0_combout  = (!\serial_inst|UART_inst|tx_frame [3] & (!\serial_inst|UART_inst|tx_frame [4] & (!\serial_inst|UART_inst|tx_frame [1] & !\serial_inst|UART_inst|tx_frame [2])))

	.dataa(\serial_inst|UART_inst|tx_frame [3]),
	.datab(\serial_inst|UART_inst|tx_frame [4]),
	.datac(\serial_inst|UART_inst|tx_frame [1]),
	.datad(\serial_inst|UART_inst|tx_frame [2]),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|always0~0 .lut_mask = 16'h0001;
defparam \serial_inst|UART_inst|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N6
cycloneive_lcell_comb \serial_inst|UART_inst|always0~2 (
// Equation(s):
// \serial_inst|UART_inst|always0~2_combout  = (!\serial_inst|UART_inst|Equal0~2_combout  & (\serial_inst|UART_inst|always0~1_combout  & (!\serial_inst|UART_inst|tx_frame [9] & \serial_inst|UART_inst|always0~0_combout )))

	.dataa(\serial_inst|UART_inst|Equal0~2_combout ),
	.datab(\serial_inst|UART_inst|always0~1_combout ),
	.datac(\serial_inst|UART_inst|tx_frame [9]),
	.datad(\serial_inst|UART_inst|always0~0_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|always0~2 .lut_mask = 16'h0400;
defparam \serial_inst|UART_inst|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N10
cycloneive_lcell_comb \serial_inst|UART_inst|tx_ready~0 (
// Equation(s):
// \serial_inst|UART_inst|tx_ready~0_combout  = (\rst~q  & \serial_inst|UART_inst|always0~2_combout )

	.dataa(\rst~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\serial_inst|UART_inst|always0~2_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_ready~0 .lut_mask = 16'hAA00;
defparam \serial_inst|UART_inst|tx_ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N11
dffeas \serial_inst|UART_inst|tx_ready (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|tx_ready~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|tx_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_ready .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|tx_ready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N16
cycloneive_lcell_comb \serial_inst|tx_active~0 (
// Equation(s):
// \serial_inst|tx_active~0_combout  = (!\serial_inst|UART_inst|tx_ready~q  & ((\serial_inst|tx_active~q ) # (!\serial_inst|tx_queue|empty~1_combout )))

	.dataa(gnd),
	.datab(\serial_inst|tx_queue|empty~1_combout ),
	.datac(\serial_inst|tx_active~q ),
	.datad(\serial_inst|UART_inst|tx_ready~q ),
	.cin(gnd),
	.combout(\serial_inst|tx_active~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_active~0 .lut_mask = 16'h00F3;
defparam \serial_inst|tx_active~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N17
dffeas \serial_inst|tx_active (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|tx_active~0_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_active~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_active .is_wysiwyg = "true";
defparam \serial_inst|tx_active .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N14
cycloneive_lcell_comb \serial_inst|tx_req (
// Equation(s):
// \serial_inst|tx_req~combout  = (!\serial_inst|tx_queue|empty~1_combout  & !\serial_inst|tx_active~q )

	.dataa(gnd),
	.datab(\serial_inst|tx_queue|empty~1_combout ),
	.datac(gnd),
	.datad(\serial_inst|tx_active~q ),
	.cin(gnd),
	.combout(\serial_inst|tx_req~combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_req .lut_mask = 16'h0033;
defparam \serial_inst|tx_req .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N28
cycloneive_lcell_comb \serial_inst|tx_queue|Add1~0 (
// Equation(s):
// \serial_inst|tx_queue|Add1~0_combout  = \serial_inst|tx_queue|read_addr [3] $ (((\serial_inst|tx_queue|read_addr [0] & (\serial_inst|tx_queue|read_addr [2] & \serial_inst|tx_queue|read_addr [1]))))

	.dataa(\serial_inst|tx_queue|read_addr [0]),
	.datab(\serial_inst|tx_queue|read_addr [3]),
	.datac(\serial_inst|tx_queue|read_addr [2]),
	.datad(\serial_inst|tx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|Add1~0 .lut_mask = 16'h6CCC;
defparam \serial_inst|tx_queue|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N2
cycloneive_lcell_comb \serial_inst|tx_queue|read_addr[3]~0 (
// Equation(s):
// \serial_inst|tx_queue|read_addr[3]~0_combout  = (\rst~q  & ((\serial_inst|tx_req~combout  & ((\serial_inst|tx_queue|Add1~0_combout ))) # (!\serial_inst|tx_req~combout  & (\serial_inst|tx_queue|read_addr [3]))))

	.dataa(\rst~q ),
	.datab(\serial_inst|tx_req~combout ),
	.datac(\serial_inst|tx_queue|read_addr [3]),
	.datad(\serial_inst|tx_queue|Add1~0_combout ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|read_addr[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|read_addr[3]~0 .lut_mask = 16'hA820;
defparam \serial_inst|tx_queue|read_addr[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N3
dffeas \serial_inst|tx_queue|read_addr[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|tx_queue|read_addr[3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|read_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|read_addr[3] .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|read_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N0
cycloneive_lcell_comb \serial_inst|tx_queue|full~0 (
// Equation(s):
// \serial_inst|tx_queue|full~0_combout  = \serial_inst|tx_queue|write_addr [3] $ (\serial_inst|tx_queue|read_addr [3])

	.dataa(\serial_inst|tx_queue|write_addr [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\serial_inst|tx_queue|read_addr [3]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|full~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|full~0 .lut_mask = 16'h55AA;
defparam \serial_inst|tx_queue|full~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N0
cycloneive_lcell_comb \serial_inst|tx_queue|empty~1 (
// Equation(s):
// \serial_inst|tx_queue|empty~1_combout  = (\serial_inst|tx_queue|empty~0_combout  & (!\serial_inst|tx_queue|full~0_combout  & (\serial_inst|tx_queue|write_addr [2] $ (!\serial_inst|tx_queue|read_addr [2]))))

	.dataa(\serial_inst|tx_queue|empty~0_combout ),
	.datab(\serial_inst|tx_queue|full~0_combout ),
	.datac(\serial_inst|tx_queue|write_addr [2]),
	.datad(\serial_inst|tx_queue|read_addr [2]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|empty~1_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|empty~1 .lut_mask = 16'h2002;
defparam \serial_inst|tx_queue|empty~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N30
cycloneive_lcell_comb \serial_inst|tx_queue|read_addr[3]~1 (
// Equation(s):
// \serial_inst|tx_queue|read_addr[3]~1_combout  = ((!\serial_inst|tx_queue|empty~1_combout  & !\serial_inst|tx_active~q )) # (!\rst~q )

	.dataa(\rst~q ),
	.datab(\serial_inst|tx_queue|empty~1_combout ),
	.datac(gnd),
	.datad(\serial_inst|tx_active~q ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|read_addr[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|read_addr[3]~1 .lut_mask = 16'h5577;
defparam \serial_inst|tx_queue|read_addr[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N13
dffeas \serial_inst|tx_queue|read_addr[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|tx_queue|read_addr~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|tx_queue|read_addr[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|read_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|read_addr[0] .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|read_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N16
cycloneive_lcell_comb \serial_inst|tx_queue|empty~0 (
// Equation(s):
// \serial_inst|tx_queue|empty~0_combout  = (\serial_inst|tx_queue|read_addr [0] & (\serial_inst|tx_queue|write_addr [0] & (\serial_inst|tx_queue|write_addr [1] $ (!\serial_inst|tx_queue|read_addr [1])))) # (!\serial_inst|tx_queue|read_addr [0] & 
// (!\serial_inst|tx_queue|write_addr [0] & (\serial_inst|tx_queue|write_addr [1] $ (!\serial_inst|tx_queue|read_addr [1]))))

	.dataa(\serial_inst|tx_queue|read_addr [0]),
	.datab(\serial_inst|tx_queue|write_addr [1]),
	.datac(\serial_inst|tx_queue|write_addr [0]),
	.datad(\serial_inst|tx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|empty~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|empty~0 .lut_mask = 16'h8421;
defparam \serial_inst|tx_queue|empty~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N18
cycloneive_lcell_comb \serial_inst|tx_queue|full (
// Equation(s):
// \serial_inst|tx_queue|full~combout  = ((\serial_inst|tx_queue|write_addr [2] $ (\serial_inst|tx_queue|read_addr [2])) # (!\serial_inst|tx_queue|full~0_combout )) # (!\serial_inst|tx_queue|empty~0_combout )

	.dataa(\serial_inst|tx_queue|empty~0_combout ),
	.datab(\serial_inst|tx_queue|full~0_combout ),
	.datac(\serial_inst|tx_queue|write_addr [2]),
	.datad(\serial_inst|tx_queue|read_addr [2]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|full~combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|full .lut_mask = 16'h7FF7;
defparam \serial_inst|tx_queue|full .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N25
dffeas \serial_inst|to_CPU[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|to_CPU[2]~2_combout ),
	.asdata(\serial_inst|tx_queue|full~combout ),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|reg_file0|ivr_reg [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|to_CPU [2]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|to_CPU[2] .is_wysiwyg = "true";
defparam \serial_inst|to_CPU[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N1
dffeas prev_timer_en(
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\timer_en~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prev_timer_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam prev_timer_en.is_wysiwyg = "true";
defparam prev_timer_en.power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N17
dffeas prev_serial_en(
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\WideAnd2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prev_serial_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam prev_serial_en.is_wysiwyg = "true";
defparam prev_serial_en.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N24
cycloneive_lcell_comb \to_CPU_left[2]~29 (
// Equation(s):
// \to_CPU_left[2]~29_combout  = (\timer_inst|to_cpu [2] & ((\prev_timer_en~q ) # ((\serial_inst|to_CPU [2] & \prev_serial_en~q )))) # (!\timer_inst|to_cpu [2] & (\serial_inst|to_CPU [2] & ((\prev_serial_en~q ))))

	.dataa(\timer_inst|to_cpu [2]),
	.datab(\serial_inst|to_CPU [2]),
	.datac(\prev_timer_en~q ),
	.datad(\prev_serial_en~q ),
	.cin(gnd),
	.combout(\to_CPU_left[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \to_CPU_left[2]~29 .lut_mask = 16'hECA0;
defparam \to_CPU_left[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N22
cycloneive_lcell_comb \WideOr0~0 (
// Equation(s):
// \WideOr0~0_combout  = (!\CPU_inst|reg_file0|ivl_reg [7] & (!\CPU_inst|reg_file0|ivl_reg [6] & (!\CPU_inst|reg_file0|ivl_reg [5] & !\CPU_inst|reg_file0|ivl_reg [4])))

	.dataa(\CPU_inst|reg_file0|ivl_reg [7]),
	.datab(\CPU_inst|reg_file0|ivl_reg [6]),
	.datac(\CPU_inst|reg_file0|ivl_reg [5]),
	.datad(\CPU_inst|reg_file0|ivl_reg [4]),
	.cin(gnd),
	.combout(\WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr0~0 .lut_mask = 16'h0001;
defparam \WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N30
cycloneive_lcell_comb VGA_WrEn(
// Equation(s):
// \VGA_WrEn~combout  = (\CPU_inst|WC6~q  & (\WideOr0~0_combout  & !\CPU_inst|n_LB_w6~q ))

	.dataa(\CPU_inst|WC6~q ),
	.datab(gnd),
	.datac(\WideOr0~0_combout ),
	.datad(\CPU_inst|n_LB_w6~q ),
	.cin(gnd),
	.combout(\VGA_WrEn~combout ),
	.cout());
// synopsys translate_off
defparam VGA_WrEn.lut_mask = 16'h00A0;
defparam VGA_WrEn.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N6
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N12
cycloneive_lcell_comb \VGA_inst|VDG|col_count[0]~8 (
// Equation(s):
// \VGA_inst|VDG|col_count[0]~8_combout  = \VGA_inst|VDG|col_count [0] $ (VCC)
// \VGA_inst|VDG|col_count[0]~9  = CARRY(\VGA_inst|VDG|col_count [0])

	.dataa(\VGA_inst|VDG|col_count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_inst|VDG|col_count[0]~8_combout ),
	.cout(\VGA_inst|VDG|col_count[0]~9 ));
// synopsys translate_off
defparam \VGA_inst|VDG|col_count[0]~8 .lut_mask = 16'h55AA;
defparam \VGA_inst|VDG|col_count[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N30
cycloneive_lcell_comb \VGA_inst|VDG|Equal10~2 (
// Equation(s):
// \VGA_inst|VDG|Equal10~2_combout  = (\VGA_inst|VDG|pixel_count [6] & (\VGA_inst|VDG|pixel_count [5] & (!\VGA_inst|VDG|pixel_count [8] & !\VGA_inst|VDG|pixel_count [0])))

	.dataa(\VGA_inst|VDG|pixel_count [6]),
	.datab(\VGA_inst|VDG|pixel_count [5]),
	.datac(\VGA_inst|VDG|pixel_count [8]),
	.datad(\VGA_inst|VDG|pixel_count [0]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|Equal10~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|Equal10~2 .lut_mask = 16'h0008;
defparam \VGA_inst|VDG|Equal10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N6
cycloneive_lcell_comb \VGA_inst|VDG|next_active_area~0 (
// Equation(s):
// \VGA_inst|VDG|next_active_area~0_combout  = (\VGA_inst|VDG|active_area~q  & ((!\VGA_inst|VDG|Equal10~1_combout ) # (!\VGA_inst|VDG|Equal10~2_combout )))

	.dataa(\VGA_inst|VDG|Equal10~2_combout ),
	.datab(\VGA_inst|VDG|active_area~q ),
	.datac(gnd),
	.datad(\VGA_inst|VDG|Equal10~1_combout ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|next_active_area~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|next_active_area~0 .lut_mask = 16'h44CC;
defparam \VGA_inst|VDG|next_active_area~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N12
cycloneive_lcell_comb \VGA_inst|VDG|Equal7~2 (
// Equation(s):
// \VGA_inst|VDG|Equal7~2_combout  = (!\VGA_inst|VDG|line_count [3] & (\VGA_inst|VDG|Equal7~1_combout  & (!\VGA_inst|VDG|line_count [2] & !\VGA_inst|VDG|line_count [9])))

	.dataa(\VGA_inst|VDG|line_count [3]),
	.datab(\VGA_inst|VDG|Equal7~1_combout ),
	.datac(\VGA_inst|VDG|line_count [2]),
	.datad(\VGA_inst|VDG|line_count [9]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|Equal7~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|Equal7~2 .lut_mask = 16'h0004;
defparam \VGA_inst|VDG|Equal7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N22
cycloneive_lcell_comb \VGA_inst|VDG|Equal8~2 (
// Equation(s):
// \VGA_inst|VDG|Equal8~2_combout  = (!\VGA_inst|VDG|line_count [3] & (!\VGA_inst|VDG|line_count [1] & (!\VGA_inst|VDG|line_count [2] & !\VGA_inst|VDG|line_count [0])))

	.dataa(\VGA_inst|VDG|line_count [3]),
	.datab(\VGA_inst|VDG|line_count [1]),
	.datac(\VGA_inst|VDG|line_count [2]),
	.datad(\VGA_inst|VDG|line_count [0]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|Equal8~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|Equal8~2 .lut_mask = 16'h0001;
defparam \VGA_inst|VDG|Equal8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N2
cycloneive_lcell_comb \VGA_inst|VDG|next_active_rows~0 (
// Equation(s):
// \VGA_inst|VDG|next_active_rows~0_combout  = (\VGA_inst|VDG|Equal7~2_combout ) # ((\VGA_inst|VDG|active_rows~q  & ((!\VGA_inst|VDG|Equal8~1_combout ) # (!\VGA_inst|VDG|Equal8~2_combout ))))

	.dataa(\VGA_inst|VDG|Equal7~2_combout ),
	.datab(\VGA_inst|VDG|Equal8~2_combout ),
	.datac(\VGA_inst|VDG|active_rows~q ),
	.datad(\VGA_inst|VDG|Equal8~1_combout ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|next_active_rows~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|next_active_rows~0 .lut_mask = 16'hBAFA;
defparam \VGA_inst|VDG|next_active_rows~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N3
dffeas \VGA_inst|VDG|active_rows (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|next_active_rows~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|active_rows~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|active_rows .is_wysiwyg = "true";
defparam \VGA_inst|VDG|active_rows .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N0
cycloneive_lcell_comb \VGA_inst|VDG|next_active_area~1 (
// Equation(s):
// \VGA_inst|VDG|next_active_area~1_combout  = (\VGA_inst|VDG|next_active_area~0_combout ) # ((\VGA_inst|VDG|always1~4_combout  & (!\VGA_inst|VDG|pixel_count [0] & \VGA_inst|VDG|active_rows~q )))

	.dataa(\VGA_inst|VDG|next_active_area~0_combout ),
	.datab(\VGA_inst|VDG|always1~4_combout ),
	.datac(\VGA_inst|VDG|pixel_count [0]),
	.datad(\VGA_inst|VDG|active_rows~q ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|next_active_area~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|next_active_area~1 .lut_mask = 16'hAEAA;
defparam \VGA_inst|VDG|next_active_area~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N1
dffeas \VGA_inst|VDG|active_area (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|next_active_area~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|active_area~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|active_area .is_wysiwyg = "true";
defparam \VGA_inst|VDG|active_area .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N8
cycloneive_lcell_comb \VGA_inst|VDG|col_count[3]~14 (
// Equation(s):
// \VGA_inst|VDG|col_count[3]~14_combout  = (!\VGA_inst|VDG|active_area~q ) # (!\rst~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~q ),
	.datad(\VGA_inst|VDG|active_area~q ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|col_count[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|col_count[3]~14 .lut_mask = 16'h0FFF;
defparam \VGA_inst|VDG|col_count[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N28
cycloneive_lcell_comb \VGA_inst|VDG|horiz_scaler~2 (
// Equation(s):
// \VGA_inst|VDG|horiz_scaler~2_combout  = \VGA_inst|VDG|horiz_scaler [1] $ (\VGA_inst|VDG|horiz_scaler [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA_inst|VDG|horiz_scaler [1]),
	.datad(\VGA_inst|VDG|horiz_scaler [0]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|horiz_scaler~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|horiz_scaler~2 .lut_mask = 16'h0FF0;
defparam \VGA_inst|VDG|horiz_scaler~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N29
dffeas \VGA_inst|VDG|horiz_scaler[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|horiz_scaler~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|horiz_scaler [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|horiz_scaler[1] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|horiz_scaler[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N10
cycloneive_lcell_comb \VGA_inst|VDG|horiz_scaler~1 (
// Equation(s):
// \VGA_inst|VDG|horiz_scaler~1_combout  = (\rst~q  & ((\VGA_inst|VDG|horiz_scaler [1] & (\VGA_inst|VDG|horiz_scaler [2] $ (\VGA_inst|VDG|horiz_scaler [0]))) # (!\VGA_inst|VDG|horiz_scaler [1] & (\VGA_inst|VDG|horiz_scaler [2] & \VGA_inst|VDG|horiz_scaler 
// [0]))))

	.dataa(\VGA_inst|VDG|horiz_scaler [1]),
	.datab(\rst~q ),
	.datac(\VGA_inst|VDG|horiz_scaler [2]),
	.datad(\VGA_inst|VDG|horiz_scaler [0]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|horiz_scaler~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|horiz_scaler~1 .lut_mask = 16'h4880;
defparam \VGA_inst|VDG|horiz_scaler~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N11
dffeas \VGA_inst|VDG|horiz_scaler[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|horiz_scaler~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|horiz_scaler [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|horiz_scaler[2] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|horiz_scaler[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N8
cycloneive_lcell_comb \VGA_inst|VDG|horiz_scaler~0 (
// Equation(s):
// \VGA_inst|VDG|horiz_scaler~0_combout  = (\rst~q  & (!\VGA_inst|VDG|horiz_scaler [0] & ((\VGA_inst|VDG|horiz_scaler [1]) # (!\VGA_inst|VDG|horiz_scaler [2]))))

	.dataa(\VGA_inst|VDG|horiz_scaler [2]),
	.datab(\rst~q ),
	.datac(\VGA_inst|VDG|horiz_scaler [0]),
	.datad(\VGA_inst|VDG|horiz_scaler [1]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|horiz_scaler~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|horiz_scaler~0 .lut_mask = 16'h0C04;
defparam \VGA_inst|VDG|horiz_scaler~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N9
dffeas \VGA_inst|VDG|horiz_scaler[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|horiz_scaler~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|horiz_scaler [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|horiz_scaler[0] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|horiz_scaler[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N4
cycloneive_lcell_comb \VGA_inst|VDG|horiz_advance~0 (
// Equation(s):
// \VGA_inst|VDG|horiz_advance~0_combout  = (!\VGA_inst|VDG|horiz_scaler [0] & !\VGA_inst|VDG|horiz_scaler [2])

	.dataa(\VGA_inst|VDG|horiz_scaler [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA_inst|VDG|horiz_scaler [2]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|horiz_advance~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|horiz_advance~0 .lut_mask = 16'h0055;
defparam \VGA_inst|VDG|horiz_advance~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N10
cycloneive_lcell_comb \VGA_inst|VDG|col_count[3]~15 (
// Equation(s):
// \VGA_inst|VDG|col_count[3]~15_combout  = ((\VGA_inst|VDG|horiz_advance~0_combout  & ((\VGA_inst|VDG|active_area~q ) # (!\VGA_inst|VDG|active_rows~q )))) # (!\rst~q )

	.dataa(\VGA_inst|VDG|active_rows~q ),
	.datab(\VGA_inst|VDG|horiz_advance~0_combout ),
	.datac(\rst~q ),
	.datad(\VGA_inst|VDG|active_area~q ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|col_count[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|col_count[3]~15 .lut_mask = 16'hCF4F;
defparam \VGA_inst|VDG|col_count[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y7_N13
dffeas \VGA_inst|VDG|col_count[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|col_count[0]~8_combout ),
	.asdata(\rst~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VGA_inst|VDG|col_count[3]~14_combout ),
	.ena(\VGA_inst|VDG|col_count[3]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|col_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|col_count[0] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|col_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N14
cycloneive_lcell_comb \VGA_inst|VDG|col_count[1]~10 (
// Equation(s):
// \VGA_inst|VDG|col_count[1]~10_combout  = (\VGA_inst|VDG|col_count [1] & (!\VGA_inst|VDG|col_count[0]~9 )) # (!\VGA_inst|VDG|col_count [1] & ((\VGA_inst|VDG|col_count[0]~9 ) # (GND)))
// \VGA_inst|VDG|col_count[1]~11  = CARRY((!\VGA_inst|VDG|col_count[0]~9 ) # (!\VGA_inst|VDG|col_count [1]))

	.dataa(gnd),
	.datab(\VGA_inst|VDG|col_count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_inst|VDG|col_count[0]~9 ),
	.combout(\VGA_inst|VDG|col_count[1]~10_combout ),
	.cout(\VGA_inst|VDG|col_count[1]~11 ));
// synopsys translate_off
defparam \VGA_inst|VDG|col_count[1]~10 .lut_mask = 16'h3C3F;
defparam \VGA_inst|VDG|col_count[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y7_N15
dffeas \VGA_inst|VDG|col_count[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|col_count[1]~10_combout ),
	.asdata(\rst~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VGA_inst|VDG|col_count[3]~14_combout ),
	.ena(\VGA_inst|VDG|col_count[3]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|col_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|col_count[1] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|col_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N16
cycloneive_lcell_comb \VGA_inst|VDG|col_count[2]~12 (
// Equation(s):
// \VGA_inst|VDG|col_count[2]~12_combout  = (\VGA_inst|VDG|col_count [2] & (\VGA_inst|VDG|col_count[1]~11  $ (GND))) # (!\VGA_inst|VDG|col_count [2] & (!\VGA_inst|VDG|col_count[1]~11  & VCC))
// \VGA_inst|VDG|col_count[2]~13  = CARRY((\VGA_inst|VDG|col_count [2] & !\VGA_inst|VDG|col_count[1]~11 ))

	.dataa(gnd),
	.datab(\VGA_inst|VDG|col_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_inst|VDG|col_count[1]~11 ),
	.combout(\VGA_inst|VDG|col_count[2]~12_combout ),
	.cout(\VGA_inst|VDG|col_count[2]~13 ));
// synopsys translate_off
defparam \VGA_inst|VDG|col_count[2]~12 .lut_mask = 16'hC30C;
defparam \VGA_inst|VDG|col_count[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y7_N17
dffeas \VGA_inst|VDG|col_count[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|col_count[2]~12_combout ),
	.asdata(\rst~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VGA_inst|VDG|col_count[3]~14_combout ),
	.ena(\VGA_inst|VDG|col_count[3]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|col_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|col_count[2] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|col_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N18
cycloneive_lcell_comb \VGA_inst|VDG|col_count[3]~16 (
// Equation(s):
// \VGA_inst|VDG|col_count[3]~16_combout  = (\VGA_inst|VDG|col_count [3] & (!\VGA_inst|VDG|col_count[2]~13 )) # (!\VGA_inst|VDG|col_count [3] & ((\VGA_inst|VDG|col_count[2]~13 ) # (GND)))
// \VGA_inst|VDG|col_count[3]~17  = CARRY((!\VGA_inst|VDG|col_count[2]~13 ) # (!\VGA_inst|VDG|col_count [3]))

	.dataa(gnd),
	.datab(\VGA_inst|VDG|col_count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_inst|VDG|col_count[2]~13 ),
	.combout(\VGA_inst|VDG|col_count[3]~16_combout ),
	.cout(\VGA_inst|VDG|col_count[3]~17 ));
// synopsys translate_off
defparam \VGA_inst|VDG|col_count[3]~16 .lut_mask = 16'h3C3F;
defparam \VGA_inst|VDG|col_count[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y7_N19
dffeas \VGA_inst|VDG|col_count[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|col_count[3]~16_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VGA_inst|VDG|col_count[3]~14_combout ),
	.ena(\VGA_inst|VDG|col_count[3]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|col_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|col_count[3] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|col_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N4
cycloneive_lcell_comb \VGA_inst|VDG|DA[0]~feeder (
// Equation(s):
// \VGA_inst|VDG|DA[0]~feeder_combout  = \VGA_inst|VDG|col_count [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA_inst|VDG|col_count [3]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|DA[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|DA[0]~feeder .lut_mask = 16'hFF00;
defparam \VGA_inst|VDG|DA[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y7_N5
dffeas \VGA_inst|VDG|DA[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|DA[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_inst|VDG|horiz_advance~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|DA [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|DA[0] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|DA[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N20
cycloneive_lcell_comb \VGA_inst|VDG|col_count[4]~18 (
// Equation(s):
// \VGA_inst|VDG|col_count[4]~18_combout  = (\VGA_inst|VDG|col_count [4] & (\VGA_inst|VDG|col_count[3]~17  $ (GND))) # (!\VGA_inst|VDG|col_count [4] & (!\VGA_inst|VDG|col_count[3]~17  & VCC))
// \VGA_inst|VDG|col_count[4]~19  = CARRY((\VGA_inst|VDG|col_count [4] & !\VGA_inst|VDG|col_count[3]~17 ))

	.dataa(gnd),
	.datab(\VGA_inst|VDG|col_count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_inst|VDG|col_count[3]~17 ),
	.combout(\VGA_inst|VDG|col_count[4]~18_combout ),
	.cout(\VGA_inst|VDG|col_count[4]~19 ));
// synopsys translate_off
defparam \VGA_inst|VDG|col_count[4]~18 .lut_mask = 16'hC30C;
defparam \VGA_inst|VDG|col_count[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y7_N21
dffeas \VGA_inst|VDG|col_count[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|col_count[4]~18_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VGA_inst|VDG|col_count[3]~14_combout ),
	.ena(\VGA_inst|VDG|col_count[3]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|col_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|col_count[4] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|col_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N30
cycloneive_lcell_comb \VGA_inst|VDG|DA[1]~feeder (
// Equation(s):
// \VGA_inst|VDG|DA[1]~feeder_combout  = \VGA_inst|VDG|col_count [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA_inst|VDG|col_count [4]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|DA[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|DA[1]~feeder .lut_mask = 16'hFF00;
defparam \VGA_inst|VDG|DA[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y7_N31
dffeas \VGA_inst|VDG|DA[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|DA[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_inst|VDG|horiz_advance~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|DA [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|DA[1] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|DA[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N22
cycloneive_lcell_comb \VGA_inst|VDG|col_count[5]~20 (
// Equation(s):
// \VGA_inst|VDG|col_count[5]~20_combout  = (\VGA_inst|VDG|col_count [5] & (!\VGA_inst|VDG|col_count[4]~19 )) # (!\VGA_inst|VDG|col_count [5] & ((\VGA_inst|VDG|col_count[4]~19 ) # (GND)))
// \VGA_inst|VDG|col_count[5]~21  = CARRY((!\VGA_inst|VDG|col_count[4]~19 ) # (!\VGA_inst|VDG|col_count [5]))

	.dataa(\VGA_inst|VDG|col_count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_inst|VDG|col_count[4]~19 ),
	.combout(\VGA_inst|VDG|col_count[5]~20_combout ),
	.cout(\VGA_inst|VDG|col_count[5]~21 ));
// synopsys translate_off
defparam \VGA_inst|VDG|col_count[5]~20 .lut_mask = 16'h5A5F;
defparam \VGA_inst|VDG|col_count[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y7_N23
dffeas \VGA_inst|VDG|col_count[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|col_count[5]~20_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VGA_inst|VDG|col_count[3]~14_combout ),
	.ena(\VGA_inst|VDG|col_count[3]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|col_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|col_count[5] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|col_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N0
cycloneive_lcell_comb \VGA_inst|VDG|DA[2]~feeder (
// Equation(s):
// \VGA_inst|VDG|DA[2]~feeder_combout  = \VGA_inst|VDG|col_count [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA_inst|VDG|col_count [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA_inst|VDG|DA[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|DA[2]~feeder .lut_mask = 16'hF0F0;
defparam \VGA_inst|VDG|DA[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y7_N1
dffeas \VGA_inst|VDG|DA[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|DA[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_inst|VDG|horiz_advance~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|DA [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|DA[2] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|DA[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N24
cycloneive_lcell_comb \VGA_inst|VDG|col_count[6]~22 (
// Equation(s):
// \VGA_inst|VDG|col_count[6]~22_combout  = (\VGA_inst|VDG|col_count [6] & (\VGA_inst|VDG|col_count[5]~21  $ (GND))) # (!\VGA_inst|VDG|col_count [6] & (!\VGA_inst|VDG|col_count[5]~21  & VCC))
// \VGA_inst|VDG|col_count[6]~23  = CARRY((\VGA_inst|VDG|col_count [6] & !\VGA_inst|VDG|col_count[5]~21 ))

	.dataa(gnd),
	.datab(\VGA_inst|VDG|col_count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_inst|VDG|col_count[5]~21 ),
	.combout(\VGA_inst|VDG|col_count[6]~22_combout ),
	.cout(\VGA_inst|VDG|col_count[6]~23 ));
// synopsys translate_off
defparam \VGA_inst|VDG|col_count[6]~22 .lut_mask = 16'hC30C;
defparam \VGA_inst|VDG|col_count[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y7_N25
dffeas \VGA_inst|VDG|col_count[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|col_count[6]~22_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VGA_inst|VDG|col_count[3]~14_combout ),
	.ena(\VGA_inst|VDG|col_count[3]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|col_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|col_count[6] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|col_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N2
cycloneive_lcell_comb \VGA_inst|VDG|DA[3]~feeder (
// Equation(s):
// \VGA_inst|VDG|DA[3]~feeder_combout  = \VGA_inst|VDG|col_count [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA_inst|VDG|col_count [6]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|DA[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|DA[3]~feeder .lut_mask = 16'hFF00;
defparam \VGA_inst|VDG|DA[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y7_N3
dffeas \VGA_inst|VDG|DA[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|DA[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_inst|VDG|horiz_advance~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|DA [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|DA[3] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|DA[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N26
cycloneive_lcell_comb \VGA_inst|VDG|col_count[7]~24 (
// Equation(s):
// \VGA_inst|VDG|col_count[7]~24_combout  = \VGA_inst|VDG|col_count [7] $ (\VGA_inst|VDG|col_count[6]~23 )

	.dataa(\VGA_inst|VDG|col_count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\VGA_inst|VDG|col_count[6]~23 ),
	.combout(\VGA_inst|VDG|col_count[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|col_count[7]~24 .lut_mask = 16'h5A5A;
defparam \VGA_inst|VDG|col_count[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y7_N27
dffeas \VGA_inst|VDG|col_count[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|col_count[7]~24_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VGA_inst|VDG|col_count[3]~14_combout ),
	.ena(\VGA_inst|VDG|col_count[3]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|col_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|col_count[7] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|col_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N28
cycloneive_lcell_comb \VGA_inst|VDG|DA[4]~feeder (
// Equation(s):
// \VGA_inst|VDG|DA[4]~feeder_combout  = \VGA_inst|VDG|col_count [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA_inst|VDG|col_count [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA_inst|VDG|DA[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|DA[4]~feeder .lut_mask = 16'hF0F0;
defparam \VGA_inst|VDG|DA[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y7_N29
dffeas \VGA_inst|VDG|DA[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|DA[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_inst|VDG|horiz_advance~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|DA [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|DA[4] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|DA[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N4
cycloneive_lcell_comb \VGA_MS~0 (
// Equation(s):
// \VGA_MS~0_combout  = (\CPU_inst|reg_file0|ivr_reg [4] & (!\CPU_inst|reg_file0|ivr_reg [3] & \CPU_inst|reg_file0|ivr_reg [2]))

	.dataa(gnd),
	.datab(\CPU_inst|reg_file0|ivr_reg [4]),
	.datac(\CPU_inst|reg_file0|ivr_reg [3]),
	.datad(\CPU_inst|reg_file0|ivr_reg [2]),
	.cin(gnd),
	.combout(\VGA_MS~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_MS~0 .lut_mask = 16'h0C00;
defparam \VGA_MS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N26
cycloneive_lcell_comb \VGA_MS~1 (
// Equation(s):
// \VGA_MS~1_combout  = (\WideAnd2~2_combout  & (\WideAnd2~1_combout  & (\VGA_MS~0_combout  & \WideAnd2~0_combout )))

	.dataa(\WideAnd2~2_combout ),
	.datab(\WideAnd2~1_combout ),
	.datac(\VGA_MS~0_combout ),
	.datad(\WideAnd2~0_combout ),
	.cin(gnd),
	.combout(\VGA_MS~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_MS~1 .lut_mask = 16'h8000;
defparam \VGA_MS~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N24
cycloneive_lcell_comb \VGA_MS~2 (
// Equation(s):
// \VGA_MS~2_combout  = (\CPU_inst|WC6~q  & (\CPU_inst|reg_file0|ivr_reg [1] & !\CPU_inst|n_LB_w6~q ))

	.dataa(\CPU_inst|WC6~q ),
	.datab(gnd),
	.datac(\CPU_inst|reg_file0|ivr_reg [1]),
	.datad(\CPU_inst|n_LB_w6~q ),
	.cin(gnd),
	.combout(\VGA_MS~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_MS~2 .lut_mask = 16'h00A0;
defparam \VGA_MS~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N16
cycloneive_lcell_comb \VGA_inst|VGA_mode~0 (
// Equation(s):
// \VGA_inst|VGA_mode~0_combout  = (\VGA_MS~1_combout  & ((\VGA_MS~2_combout  & (\CPU_inst|shift_merge0|LBD_reg [0])) # (!\VGA_MS~2_combout  & ((\VGA_inst|VGA_mode~q ))))) # (!\VGA_MS~1_combout  & (((\VGA_inst|VGA_mode~q ))))

	.dataa(\VGA_MS~1_combout ),
	.datab(\CPU_inst|shift_merge0|LBD_reg [0]),
	.datac(\VGA_inst|VGA_mode~q ),
	.datad(\VGA_MS~2_combout ),
	.cin(gnd),
	.combout(\VGA_inst|VGA_mode~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VGA_mode~0 .lut_mask = 16'hD8F0;
defparam \VGA_inst|VGA_mode~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N17
dffeas \VGA_inst|VGA_mode (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VGA_inst|VGA_mode~0_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VGA_mode~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VGA_mode .is_wysiwyg = "true";
defparam \VGA_inst|VGA_mode .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N12
cycloneive_lcell_comb \VGA_inst|VDG|AG_s~feeder (
// Equation(s):
// \VGA_inst|VDG|AG_s~feeder_combout  = \VGA_inst|VGA_mode~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA_inst|VGA_mode~q ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|AG_s~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|AG_s~feeder .lut_mask = 16'hFF00;
defparam \VGA_inst|VDG|AG_s~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N12
cycloneive_lcell_comb \VGA_inst|VDG|DD_s[3]~0 (
// Equation(s):
// \VGA_inst|VDG|DD_s[3]~0_combout  = (\VGA_inst|VDG|col_count [0] & (\VGA_inst|VDG|col_count [1] & (\VGA_inst|VDG|col_count [2] & \VGA_inst|VDG|horiz_advance~0_combout )))

	.dataa(\VGA_inst|VDG|col_count [0]),
	.datab(\VGA_inst|VDG|col_count [1]),
	.datac(\VGA_inst|VDG|col_count [2]),
	.datad(\VGA_inst|VDG|horiz_advance~0_combout ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|DD_s[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|DD_s[3]~0 .lut_mask = 16'h8000;
defparam \VGA_inst|VDG|DD_s[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N13
dffeas \VGA_inst|VDG|AG_s (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|AG_s~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_inst|VDG|DD_s[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|AG_s~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|AG_s .is_wysiwyg = "true";
defparam \VGA_inst|VDG|AG_s .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N16
cycloneive_lcell_comb \VGA_inst|VDG|row_count[0]~10 (
// Equation(s):
// \VGA_inst|VDG|row_count[0]~10_combout  = \VGA_inst|VDG|row_count [0] $ (VCC)
// \VGA_inst|VDG|row_count[0]~11  = CARRY(\VGA_inst|VDG|row_count [0])

	.dataa(gnd),
	.datab(\VGA_inst|VDG|row_count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_inst|VDG|row_count[0]~10_combout ),
	.cout(\VGA_inst|VDG|row_count[0]~11 ));
// synopsys translate_off
defparam \VGA_inst|VDG|row_count[0]~10 .lut_mask = 16'h33CC;
defparam \VGA_inst|VDG|row_count[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N18
cycloneive_lcell_comb \VGA_inst|VDG|row_count[1]~12 (
// Equation(s):
// \VGA_inst|VDG|row_count[1]~12_combout  = (\VGA_inst|VDG|row_count [1] & (!\VGA_inst|VDG|row_count[0]~11 )) # (!\VGA_inst|VDG|row_count [1] & ((\VGA_inst|VDG|row_count[0]~11 ) # (GND)))
// \VGA_inst|VDG|row_count[1]~13  = CARRY((!\VGA_inst|VDG|row_count[0]~11 ) # (!\VGA_inst|VDG|row_count [1]))

	.dataa(gnd),
	.datab(\VGA_inst|VDG|row_count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_inst|VDG|row_count[0]~11 ),
	.combout(\VGA_inst|VDG|row_count[1]~12_combout ),
	.cout(\VGA_inst|VDG|row_count[1]~13 ));
// synopsys translate_off
defparam \VGA_inst|VDG|row_count[1]~12 .lut_mask = 16'h3C3F;
defparam \VGA_inst|VDG|row_count[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N20
cycloneive_lcell_comb \VGA_inst|VDG|row_count[2]~14 (
// Equation(s):
// \VGA_inst|VDG|row_count[2]~14_combout  = (\VGA_inst|VDG|row_count [2] & (\VGA_inst|VDG|row_count[1]~13  $ (GND))) # (!\VGA_inst|VDG|row_count [2] & (!\VGA_inst|VDG|row_count[1]~13  & VCC))
// \VGA_inst|VDG|row_count[2]~15  = CARRY((\VGA_inst|VDG|row_count [2] & !\VGA_inst|VDG|row_count[1]~13 ))

	.dataa(gnd),
	.datab(\VGA_inst|VDG|row_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_inst|VDG|row_count[1]~13 ),
	.combout(\VGA_inst|VDG|row_count[2]~14_combout ),
	.cout(\VGA_inst|VDG|row_count[2]~15 ));
// synopsys translate_off
defparam \VGA_inst|VDG|row_count[2]~14 .lut_mask = 16'hC30C;
defparam \VGA_inst|VDG|row_count[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N30
cycloneive_lcell_comb \VGA_inst|VDG|cell_count[3]~4 (
// Equation(s):
// \VGA_inst|VDG|cell_count[3]~4_combout  = (!\VGA_inst|VDG|horiz_scaler [0] & (!\VGA_inst|VDG|active_area~q  & !\VGA_inst|VDG|horiz_scaler [2]))

	.dataa(\VGA_inst|VDG|horiz_scaler [0]),
	.datab(\VGA_inst|VDG|active_area~q ),
	.datac(gnd),
	.datad(\VGA_inst|VDG|horiz_scaler [2]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|cell_count[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|cell_count[3]~4 .lut_mask = 16'h0011;
defparam \VGA_inst|VDG|cell_count[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N10
cycloneive_lcell_comb \VGA_inst|VDG|vert_scaler~5 (
// Equation(s):
// \VGA_inst|VDG|vert_scaler~5_combout  = (\rst~q  & (\VGA_inst|VDG|active_rows~q  & (\VGA_inst|VDG|vert_scaler [1] $ (\VGA_inst|VDG|vert_scaler [0]))))

	.dataa(\rst~q ),
	.datab(\VGA_inst|VDG|active_rows~q ),
	.datac(\VGA_inst|VDG|vert_scaler [1]),
	.datad(\VGA_inst|VDG|vert_scaler [0]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|vert_scaler~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|vert_scaler~5 .lut_mask = 16'h0880;
defparam \VGA_inst|VDG|vert_scaler~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N1
dffeas \VGA_inst|VDG|active_area_s (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA_inst|VDG|active_area~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_inst|VDG|horiz_advance~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|active_area_s~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|active_area_s .is_wysiwyg = "true";
defparam \VGA_inst|VDG|active_area_s .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N2
cycloneive_lcell_comb \VGA_inst|VDG|vert_scaler[0]~2 (
// Equation(s):
// \VGA_inst|VDG|vert_scaler[0]~2_combout  = ((\VGA_inst|VDG|cell_count[3]~4_combout  & ((\VGA_inst|VDG|active_area_s~q ) # (!\VGA_inst|VDG|active_rows~q )))) # (!\rst~q )

	.dataa(\rst~q ),
	.datab(\VGA_inst|VDG|active_area_s~q ),
	.datac(\VGA_inst|VDG|cell_count[3]~4_combout ),
	.datad(\VGA_inst|VDG|active_rows~q ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|vert_scaler[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|vert_scaler[0]~2 .lut_mask = 16'hD5F5;
defparam \VGA_inst|VDG|vert_scaler[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N11
dffeas \VGA_inst|VDG|vert_scaler[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|vert_scaler~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_inst|VDG|vert_scaler[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|vert_scaler [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|vert_scaler[1] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|vert_scaler[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N8
cycloneive_lcell_comb \VGA_inst|VDG|cell_line[3]~0 (
// Equation(s):
// \VGA_inst|VDG|cell_line[3]~0_combout  = (\rst~q  & \VGA_inst|VDG|active_rows~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~q ),
	.datad(\VGA_inst|VDG|active_rows~q ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|cell_line[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|cell_line[3]~0 .lut_mask = 16'hF000;
defparam \VGA_inst|VDG|cell_line[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N12
cycloneive_lcell_comb \VGA_inst|VDG|vert_scaler~3 (
// Equation(s):
// \VGA_inst|VDG|vert_scaler~3_combout  = (\VGA_inst|VDG|cell_line[3]~0_combout  & ((\VGA_inst|VDG|vert_scaler [1] & (\VGA_inst|VDG|vert_scaler [0] $ (\VGA_inst|VDG|vert_scaler [2]))) # (!\VGA_inst|VDG|vert_scaler [1] & (\VGA_inst|VDG|vert_scaler [0] & 
// \VGA_inst|VDG|vert_scaler [2]))))

	.dataa(\VGA_inst|VDG|vert_scaler [1]),
	.datab(\VGA_inst|VDG|vert_scaler [0]),
	.datac(\VGA_inst|VDG|vert_scaler [2]),
	.datad(\VGA_inst|VDG|cell_line[3]~0_combout ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|vert_scaler~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|vert_scaler~3 .lut_mask = 16'h6800;
defparam \VGA_inst|VDG|vert_scaler~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N13
dffeas \VGA_inst|VDG|vert_scaler[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|vert_scaler~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_inst|VDG|vert_scaler[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|vert_scaler [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|vert_scaler[2] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|vert_scaler[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N6
cycloneive_lcell_comb \VGA_inst|VDG|vert_scaler~4 (
// Equation(s):
// \VGA_inst|VDG|vert_scaler~4_combout  = (!\VGA_inst|VDG|vert_scaler [0] & (\VGA_inst|VDG|cell_line[3]~0_combout  & ((\VGA_inst|VDG|vert_scaler [1]) # (!\VGA_inst|VDG|vert_scaler [2]))))

	.dataa(\VGA_inst|VDG|vert_scaler [1]),
	.datab(\VGA_inst|VDG|vert_scaler [2]),
	.datac(\VGA_inst|VDG|vert_scaler [0]),
	.datad(\VGA_inst|VDG|cell_line[3]~0_combout ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|vert_scaler~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|vert_scaler~4 .lut_mask = 16'h0B00;
defparam \VGA_inst|VDG|vert_scaler~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N7
dffeas \VGA_inst|VDG|vert_scaler[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|vert_scaler~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_inst|VDG|vert_scaler[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|vert_scaler [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|vert_scaler[0] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|vert_scaler[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N24
cycloneive_lcell_comb \VGA_inst|VDG|cell_line[3]~2 (
// Equation(s):
// \VGA_inst|VDG|cell_line[3]~2_combout  = (!\VGA_inst|VDG|vert_scaler [0] & (\VGA_inst|VDG|active_area_s~q  & (\VGA_inst|VDG|vert_scaler [2] $ (\VGA_inst|VDG|vert_scaler [1]))))

	.dataa(\VGA_inst|VDG|vert_scaler [0]),
	.datab(\VGA_inst|VDG|active_area_s~q ),
	.datac(\VGA_inst|VDG|vert_scaler [2]),
	.datad(\VGA_inst|VDG|vert_scaler [1]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|cell_line[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|cell_line[3]~2 .lut_mask = 16'h0440;
defparam \VGA_inst|VDG|cell_line[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N6
cycloneive_lcell_comb \VGA_inst|VDG|cell_line[3]~3 (
// Equation(s):
// \VGA_inst|VDG|cell_line[3]~3_combout  = ((\VGA_inst|VDG|cell_count[3]~4_combout  & ((\VGA_inst|VDG|cell_line[3]~2_combout ) # (!\VGA_inst|VDG|active_rows~q )))) # (!\rst~q )

	.dataa(\VGA_inst|VDG|cell_count[3]~4_combout ),
	.datab(\VGA_inst|VDG|cell_line[3]~2_combout ),
	.datac(\rst~q ),
	.datad(\VGA_inst|VDG|active_rows~q ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|cell_line[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|cell_line[3]~3 .lut_mask = 16'h8FAF;
defparam \VGA_inst|VDG|cell_line[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y6_N21
dffeas \VGA_inst|VDG|row_count[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|row_count[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_inst|VDG|row_count[2]~26_combout ),
	.sload(gnd),
	.ena(\VGA_inst|VDG|cell_line[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|row_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|row_count[2] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|row_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N22
cycloneive_lcell_comb \VGA_inst|VDG|row_count[3]~16 (
// Equation(s):
// \VGA_inst|VDG|row_count[3]~16_combout  = (\VGA_inst|VDG|row_count [3] & (!\VGA_inst|VDG|row_count[2]~15 )) # (!\VGA_inst|VDG|row_count [3] & ((\VGA_inst|VDG|row_count[2]~15 ) # (GND)))
// \VGA_inst|VDG|row_count[3]~17  = CARRY((!\VGA_inst|VDG|row_count[2]~15 ) # (!\VGA_inst|VDG|row_count [3]))

	.dataa(\VGA_inst|VDG|row_count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_inst|VDG|row_count[2]~15 ),
	.combout(\VGA_inst|VDG|row_count[3]~16_combout ),
	.cout(\VGA_inst|VDG|row_count[3]~17 ));
// synopsys translate_off
defparam \VGA_inst|VDG|row_count[3]~16 .lut_mask = 16'h5A5F;
defparam \VGA_inst|VDG|row_count[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y6_N23
dffeas \VGA_inst|VDG|row_count[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|row_count[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_inst|VDG|row_count[2]~26_combout ),
	.sload(gnd),
	.ena(\VGA_inst|VDG|cell_line[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|row_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|row_count[3] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|row_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N24
cycloneive_lcell_comb \VGA_inst|VDG|row_count[4]~18 (
// Equation(s):
// \VGA_inst|VDG|row_count[4]~18_combout  = (\VGA_inst|VDG|row_count [4] & (\VGA_inst|VDG|row_count[3]~17  $ (GND))) # (!\VGA_inst|VDG|row_count [4] & (!\VGA_inst|VDG|row_count[3]~17  & VCC))
// \VGA_inst|VDG|row_count[4]~19  = CARRY((\VGA_inst|VDG|row_count [4] & !\VGA_inst|VDG|row_count[3]~17 ))

	.dataa(gnd),
	.datab(\VGA_inst|VDG|row_count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_inst|VDG|row_count[3]~17 ),
	.combout(\VGA_inst|VDG|row_count[4]~18_combout ),
	.cout(\VGA_inst|VDG|row_count[4]~19 ));
// synopsys translate_off
defparam \VGA_inst|VDG|row_count[4]~18 .lut_mask = 16'hC30C;
defparam \VGA_inst|VDG|row_count[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y6_N25
dffeas \VGA_inst|VDG|row_count[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|row_count[4]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_inst|VDG|row_count[2]~26_combout ),
	.sload(gnd),
	.ena(\VGA_inst|VDG|cell_line[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|row_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|row_count[4] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|row_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N26
cycloneive_lcell_comb \VGA_inst|VDG|row_count[5]~20 (
// Equation(s):
// \VGA_inst|VDG|row_count[5]~20_combout  = (\VGA_inst|VDG|row_count [5] & (!\VGA_inst|VDG|row_count[4]~19 )) # (!\VGA_inst|VDG|row_count [5] & ((\VGA_inst|VDG|row_count[4]~19 ) # (GND)))
// \VGA_inst|VDG|row_count[5]~21  = CARRY((!\VGA_inst|VDG|row_count[4]~19 ) # (!\VGA_inst|VDG|row_count [5]))

	.dataa(\VGA_inst|VDG|row_count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_inst|VDG|row_count[4]~19 ),
	.combout(\VGA_inst|VDG|row_count[5]~20_combout ),
	.cout(\VGA_inst|VDG|row_count[5]~21 ));
// synopsys translate_off
defparam \VGA_inst|VDG|row_count[5]~20 .lut_mask = 16'h5A5F;
defparam \VGA_inst|VDG|row_count[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y6_N27
dffeas \VGA_inst|VDG|row_count[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|row_count[5]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_inst|VDG|row_count[2]~26_combout ),
	.sload(gnd),
	.ena(\VGA_inst|VDG|cell_line[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|row_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|row_count[5] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|row_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N28
cycloneive_lcell_comb \VGA_inst|VDG|row_count[6]~22 (
// Equation(s):
// \VGA_inst|VDG|row_count[6]~22_combout  = (\VGA_inst|VDG|row_count [6] & (\VGA_inst|VDG|row_count[5]~21  $ (GND))) # (!\VGA_inst|VDG|row_count [6] & (!\VGA_inst|VDG|row_count[5]~21  & VCC))
// \VGA_inst|VDG|row_count[6]~23  = CARRY((\VGA_inst|VDG|row_count [6] & !\VGA_inst|VDG|row_count[5]~21 ))

	.dataa(gnd),
	.datab(\VGA_inst|VDG|row_count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_inst|VDG|row_count[5]~21 ),
	.combout(\VGA_inst|VDG|row_count[6]~22_combout ),
	.cout(\VGA_inst|VDG|row_count[6]~23 ));
// synopsys translate_off
defparam \VGA_inst|VDG|row_count[6]~22 .lut_mask = 16'hC30C;
defparam \VGA_inst|VDG|row_count[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y6_N29
dffeas \VGA_inst|VDG|row_count[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|row_count[6]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_inst|VDG|row_count[2]~26_combout ),
	.sload(gnd),
	.ena(\VGA_inst|VDG|cell_line[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|row_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|row_count[6] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|row_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N30
cycloneive_lcell_comb \VGA_inst|VDG|row_count[7]~24 (
// Equation(s):
// \VGA_inst|VDG|row_count[7]~24_combout  = \VGA_inst|VDG|row_count [7] $ (\VGA_inst|VDG|row_count[6]~23 )

	.dataa(\VGA_inst|VDG|row_count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\VGA_inst|VDG|row_count[6]~23 ),
	.combout(\VGA_inst|VDG|row_count[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|row_count[7]~24 .lut_mask = 16'h5A5A;
defparam \VGA_inst|VDG|row_count[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y6_N31
dffeas \VGA_inst|VDG|row_count[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|row_count[7]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_inst|VDG|row_count[2]~26_combout ),
	.sload(gnd),
	.ena(\VGA_inst|VDG|cell_line[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|row_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|row_count[7] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|row_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N12
cycloneive_lcell_comb \VGA_inst|VDG|Equal14~1 (
// Equation(s):
// \VGA_inst|VDG|Equal14~1_combout  = (((\VGA_inst|VDG|row_count [6]) # (!\VGA_inst|VDG|row_count [5])) # (!\VGA_inst|VDG|row_count [0])) # (!\VGA_inst|VDG|row_count [7])

	.dataa(\VGA_inst|VDG|row_count [7]),
	.datab(\VGA_inst|VDG|row_count [0]),
	.datac(\VGA_inst|VDG|row_count [5]),
	.datad(\VGA_inst|VDG|row_count [6]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|Equal14~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|Equal14~1 .lut_mask = 16'hFF7F;
defparam \VGA_inst|VDG|Equal14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N10
cycloneive_lcell_comb \VGA_inst|VDG|Equal14~0 (
// Equation(s):
// \VGA_inst|VDG|Equal14~0_combout  = (((!\VGA_inst|VDG|row_count [1]) # (!\VGA_inst|VDG|row_count [3])) # (!\VGA_inst|VDG|row_count [2])) # (!\VGA_inst|VDG|row_count [4])

	.dataa(\VGA_inst|VDG|row_count [4]),
	.datab(\VGA_inst|VDG|row_count [2]),
	.datac(\VGA_inst|VDG|row_count [3]),
	.datad(\VGA_inst|VDG|row_count [1]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|Equal14~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|Equal14~0 .lut_mask = 16'h7FFF;
defparam \VGA_inst|VDG|Equal14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N14
cycloneive_lcell_comb \VGA_inst|VDG|row_count[2]~26 (
// Equation(s):
// \VGA_inst|VDG|row_count[2]~26_combout  = (((!\VGA_inst|VDG|Equal14~1_combout  & !\VGA_inst|VDG|Equal14~0_combout )) # (!\VGA_inst|VDG|active_rows~q )) # (!\rst~q )

	.dataa(\VGA_inst|VDG|Equal14~1_combout ),
	.datab(\rst~q ),
	.datac(\VGA_inst|VDG|active_rows~q ),
	.datad(\VGA_inst|VDG|Equal14~0_combout ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|row_count[2]~26_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|row_count[2]~26 .lut_mask = 16'h3F7F;
defparam \VGA_inst|VDG|row_count[2]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y6_N17
dffeas \VGA_inst|VDG|row_count[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|row_count[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_inst|VDG|row_count[2]~26_combout ),
	.sload(gnd),
	.ena(\VGA_inst|VDG|cell_line[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|row_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|row_count[0] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|row_count[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N19
dffeas \VGA_inst|VDG|row_count[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|row_count[1]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_inst|VDG|row_count[2]~26_combout ),
	.sload(gnd),
	.ena(\VGA_inst|VDG|cell_line[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|row_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|row_count[1] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|row_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N2
cycloneive_lcell_comb \VGA_inst|VDG|cell_count~5 (
// Equation(s):
// \VGA_inst|VDG|cell_count~5_combout  = (\rst~q  & (!\VGA_inst|VDG|cell_count [0] & \VGA_inst|VDG|active_rows~q ))

	.dataa(gnd),
	.datab(\rst~q ),
	.datac(\VGA_inst|VDG|cell_count [0]),
	.datad(\VGA_inst|VDG|active_rows~q ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|cell_count~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|cell_count~5 .lut_mask = 16'h0C00;
defparam \VGA_inst|VDG|cell_count~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N0
cycloneive_lcell_comb \VGA_inst|VDG|cell_line~1 (
// Equation(s):
// \VGA_inst|VDG|cell_line~1_combout  = (\VGA_inst|VDG|cell_line[3]~0_combout  & ((\VGA_inst|VDG|cell_line [3] & ((!\VGA_inst|VDG|Add7~0_combout ))) # (!\VGA_inst|VDG|cell_line [3] & (\VGA_inst|VDG|cell_line [2] & \VGA_inst|VDG|Add7~0_combout ))))

	.dataa(\VGA_inst|VDG|cell_line[3]~0_combout ),
	.datab(\VGA_inst|VDG|cell_line [2]),
	.datac(\VGA_inst|VDG|cell_line [3]),
	.datad(\VGA_inst|VDG|Add7~0_combout ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|cell_line~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|cell_line~1 .lut_mask = 16'h08A0;
defparam \VGA_inst|VDG|cell_line~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y5_N1
dffeas \VGA_inst|VDG|cell_line[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|cell_line~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_inst|VDG|cell_line[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|cell_line [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|cell_line[3] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|cell_line[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N28
cycloneive_lcell_comb \VGA_inst|VDG|cell_line~6 (
// Equation(s):
// \VGA_inst|VDG|cell_line~6_combout  = (\VGA_inst|VDG|cell_line[3]~0_combout  & ((\VGA_inst|VDG|Add7~0_combout  & (!\VGA_inst|VDG|cell_line [3] & !\VGA_inst|VDG|cell_line [2])) # (!\VGA_inst|VDG|Add7~0_combout  & ((\VGA_inst|VDG|cell_line [2])))))

	.dataa(\VGA_inst|VDG|cell_line [3]),
	.datab(\VGA_inst|VDG|Add7~0_combout ),
	.datac(\VGA_inst|VDG|cell_line [2]),
	.datad(\VGA_inst|VDG|cell_line[3]~0_combout ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|cell_line~6_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|cell_line~6 .lut_mask = 16'h3400;
defparam \VGA_inst|VDG|cell_line~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y5_N29
dffeas \VGA_inst|VDG|cell_line[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|cell_line~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_inst|VDG|cell_line[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|cell_line [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|cell_line[2] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|cell_line[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N24
cycloneive_lcell_comb \VGA_inst|VDG|cell_line[3]~4 (
// Equation(s):
// \VGA_inst|VDG|cell_line[3]~4_combout  = (\VGA_inst|VDG|cell_line[3]~0_combout  & ((\VGA_inst|VDG|cell_line [2]) # ((!\VGA_inst|VDG|Add7~0_combout ) # (!\VGA_inst|VDG|cell_line [3]))))

	.dataa(\VGA_inst|VDG|cell_line[3]~0_combout ),
	.datab(\VGA_inst|VDG|cell_line [2]),
	.datac(\VGA_inst|VDG|cell_line [3]),
	.datad(\VGA_inst|VDG|Add7~0_combout ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|cell_line[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|cell_line[3]~4 .lut_mask = 16'h8AAA;
defparam \VGA_inst|VDG|cell_line[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N18
cycloneive_lcell_comb \VGA_inst|VDG|cell_line~7 (
// Equation(s):
// \VGA_inst|VDG|cell_line~7_combout  = (!\VGA_inst|VDG|cell_line [0] & \VGA_inst|VDG|cell_line[3]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA_inst|VDG|cell_line [0]),
	.datad(\VGA_inst|VDG|cell_line[3]~4_combout ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|cell_line~7_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|cell_line~7 .lut_mask = 16'h0F00;
defparam \VGA_inst|VDG|cell_line~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y5_N19
dffeas \VGA_inst|VDG|cell_line[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|cell_line~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_inst|VDG|cell_line[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|cell_line [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|cell_line[0] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|cell_line[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N26
cycloneive_lcell_comb \VGA_inst|VDG|cell_line~5 (
// Equation(s):
// \VGA_inst|VDG|cell_line~5_combout  = (\VGA_inst|VDG|cell_line[3]~4_combout  & (\VGA_inst|VDG|cell_line [1] $ (\VGA_inst|VDG|cell_line [0])))

	.dataa(gnd),
	.datab(\VGA_inst|VDG|cell_line[3]~4_combout ),
	.datac(\VGA_inst|VDG|cell_line [1]),
	.datad(\VGA_inst|VDG|cell_line [0]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|cell_line~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|cell_line~5 .lut_mask = 16'h0CC0;
defparam \VGA_inst|VDG|cell_line~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y5_N27
dffeas \VGA_inst|VDG|cell_line[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|cell_line~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_inst|VDG|cell_line[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|cell_line [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|cell_line[1] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|cell_line[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N20
cycloneive_lcell_comb \VGA_inst|VDG|Add7~0 (
// Equation(s):
// \VGA_inst|VDG|Add7~0_combout  = (\VGA_inst|VDG|cell_line [1] & \VGA_inst|VDG|cell_line [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA_inst|VDG|cell_line [1]),
	.datad(\VGA_inst|VDG|cell_line [0]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|Add7~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|Add7~0 .lut_mask = 16'hF000;
defparam \VGA_inst|VDG|Add7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N10
cycloneive_lcell_comb \VGA_inst|VDG|cell_count[3]~6 (
// Equation(s):
// \VGA_inst|VDG|cell_count[3]~6_combout  = (((\VGA_inst|VDG|cell_line [2]) # (!\VGA_inst|VDG|cell_line [3])) # (!\VGA_inst|VDG|Add7~0_combout )) # (!\VGA_inst|VDG|cell_line[3]~2_combout )

	.dataa(\VGA_inst|VDG|cell_line[3]~2_combout ),
	.datab(\VGA_inst|VDG|Add7~0_combout ),
	.datac(\VGA_inst|VDG|cell_line [3]),
	.datad(\VGA_inst|VDG|cell_line [2]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|cell_count[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|cell_count[3]~6 .lut_mask = 16'hFF7F;
defparam \VGA_inst|VDG|cell_count[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N4
cycloneive_lcell_comb \VGA_inst|VDG|cell_count[3]~7 (
// Equation(s):
// \VGA_inst|VDG|cell_count[3]~7_combout  = ((\VGA_inst|VDG|cell_count[3]~4_combout  & ((!\VGA_inst|VDG|cell_count[3]~6_combout ) # (!\VGA_inst|VDG|active_rows~q )))) # (!\rst~q )

	.dataa(\VGA_inst|VDG|cell_count[3]~4_combout ),
	.datab(\VGA_inst|VDG|active_rows~q ),
	.datac(\rst~q ),
	.datad(\VGA_inst|VDG|cell_count[3]~6_combout ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|cell_count[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|cell_count[3]~7 .lut_mask = 16'h2FAF;
defparam \VGA_inst|VDG|cell_count[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y5_N3
dffeas \VGA_inst|VDG|cell_count[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|cell_count~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_inst|VDG|cell_count[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|cell_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|cell_count[0] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|cell_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N0
cycloneive_lcell_comb \VGA_inst|VDG|next_DA[5]~0 (
// Equation(s):
// \VGA_inst|VDG|next_DA[5]~0_combout  = (\VGA_inst|VDG|AG_s~q  & (\VGA_inst|VDG|row_count [1])) # (!\VGA_inst|VDG|AG_s~q  & ((\VGA_inst|VDG|cell_count [0])))

	.dataa(\VGA_inst|VDG|AG_s~q ),
	.datab(\VGA_inst|VDG|row_count [1]),
	.datac(gnd),
	.datad(\VGA_inst|VDG|cell_count [0]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|next_DA[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|next_DA[5]~0 .lut_mask = 16'hDD88;
defparam \VGA_inst|VDG|next_DA[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y6_N1
dffeas \VGA_inst|VDG|DA[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|next_DA[5]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_inst|VDG|horiz_advance~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|DA [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|DA[5] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|DA[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N12
cycloneive_lcell_comb \VGA_inst|VDG|cell_count~8 (
// Equation(s):
// \VGA_inst|VDG|cell_count~8_combout  = (\rst~q  & (\VGA_inst|VDG|active_rows~q  & (\VGA_inst|VDG|cell_count [1] $ (\VGA_inst|VDG|cell_count [0]))))

	.dataa(\rst~q ),
	.datab(\VGA_inst|VDG|active_rows~q ),
	.datac(\VGA_inst|VDG|cell_count [1]),
	.datad(\VGA_inst|VDG|cell_count [0]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|cell_count~8_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|cell_count~8 .lut_mask = 16'h0880;
defparam \VGA_inst|VDG|cell_count~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y5_N13
dffeas \VGA_inst|VDG|cell_count[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|cell_count~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_inst|VDG|cell_count[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|cell_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|cell_count[1] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|cell_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N2
cycloneive_lcell_comb \VGA_inst|VDG|next_DA[6]~1 (
// Equation(s):
// \VGA_inst|VDG|next_DA[6]~1_combout  = (\VGA_inst|VDG|AG_s~q  & (\VGA_inst|VDG|row_count [2])) # (!\VGA_inst|VDG|AG_s~q  & ((\VGA_inst|VDG|cell_count [1])))

	.dataa(\VGA_inst|VDG|AG_s~q ),
	.datab(\VGA_inst|VDG|row_count [2]),
	.datac(gnd),
	.datad(\VGA_inst|VDG|cell_count [1]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|next_DA[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|next_DA[6]~1 .lut_mask = 16'hDD88;
defparam \VGA_inst|VDG|next_DA[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y6_N3
dffeas \VGA_inst|VDG|DA[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|next_DA[6]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_inst|VDG|horiz_advance~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|DA [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|DA[6] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|DA[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N30
cycloneive_lcell_comb \VGA_inst|VDG|Add6~0 (
// Equation(s):
// \VGA_inst|VDG|Add6~0_combout  = (\VGA_inst|VDG|cell_count [1] & \VGA_inst|VDG|cell_count [0])

	.dataa(\VGA_inst|VDG|cell_count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA_inst|VDG|cell_count [0]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|Add6~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|Add6~0 .lut_mask = 16'hAA00;
defparam \VGA_inst|VDG|Add6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N22
cycloneive_lcell_comb \VGA_inst|VDG|cell_count~10 (
// Equation(s):
// \VGA_inst|VDG|cell_count~10_combout  = (\rst~q  & (\VGA_inst|VDG|active_rows~q  & (\VGA_inst|VDG|Add6~0_combout  $ (\VGA_inst|VDG|cell_count [2]))))

	.dataa(\VGA_inst|VDG|Add6~0_combout ),
	.datab(\rst~q ),
	.datac(\VGA_inst|VDG|cell_count [2]),
	.datad(\VGA_inst|VDG|active_rows~q ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|cell_count~10_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|cell_count~10 .lut_mask = 16'h4800;
defparam \VGA_inst|VDG|cell_count~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y5_N23
dffeas \VGA_inst|VDG|cell_count[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|cell_count~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_inst|VDG|cell_count[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|cell_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|cell_count[2] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|cell_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N4
cycloneive_lcell_comb \VGA_inst|VDG|next_DA[7]~2 (
// Equation(s):
// \VGA_inst|VDG|next_DA[7]~2_combout  = (\VGA_inst|VDG|AG_s~q  & (\VGA_inst|VDG|row_count [3])) # (!\VGA_inst|VDG|AG_s~q  & ((\VGA_inst|VDG|cell_count [2])))

	.dataa(\VGA_inst|VDG|AG_s~q ),
	.datab(gnd),
	.datac(\VGA_inst|VDG|row_count [3]),
	.datad(\VGA_inst|VDG|cell_count [2]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|next_DA[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|next_DA[7]~2 .lut_mask = 16'hF5A0;
defparam \VGA_inst|VDG|next_DA[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y6_N5
dffeas \VGA_inst|VDG|DA[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|next_DA[7]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_inst|VDG|horiz_advance~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|DA [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|DA[7] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|DA[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N16
cycloneive_lcell_comb \VGA_inst|VDG|cell_count~9 (
// Equation(s):
// \VGA_inst|VDG|cell_count~9_combout  = (\VGA_inst|VDG|cell_line[3]~0_combout  & (\VGA_inst|VDG|cell_count [3] $ (((\VGA_inst|VDG|Add6~0_combout  & \VGA_inst|VDG|cell_count [2])))))

	.dataa(\VGA_inst|VDG|Add6~0_combout ),
	.datab(\VGA_inst|VDG|cell_count [2]),
	.datac(\VGA_inst|VDG|cell_count [3]),
	.datad(\VGA_inst|VDG|cell_line[3]~0_combout ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|cell_count~9_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|cell_count~9 .lut_mask = 16'h7800;
defparam \VGA_inst|VDG|cell_count~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y5_N17
dffeas \VGA_inst|VDG|cell_count[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|cell_count~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_inst|VDG|cell_count[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|cell_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|cell_count[3] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|cell_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N6
cycloneive_lcell_comb \VGA_inst|VDG|next_DA[8]~3 (
// Equation(s):
// \VGA_inst|VDG|next_DA[8]~3_combout  = (\VGA_inst|VDG|AG_s~q  & (\VGA_inst|VDG|row_count [4])) # (!\VGA_inst|VDG|AG_s~q  & ((\VGA_inst|VDG|cell_count [3])))

	.dataa(\VGA_inst|VDG|AG_s~q ),
	.datab(\VGA_inst|VDG|row_count [4]),
	.datac(gnd),
	.datad(\VGA_inst|VDG|cell_count [3]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|next_DA[8]~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|next_DA[8]~3 .lut_mask = 16'hDD88;
defparam \VGA_inst|VDG|next_DA[8]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y6_N7
dffeas \VGA_inst|VDG|DA[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|next_DA[8]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_inst|VDG|horiz_advance~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|DA [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|DA[8] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|DA[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N24
cycloneive_lcell_comb \VGA_inst|VDG|next_DA[9]~4 (
// Equation(s):
// \VGA_inst|VDG|next_DA[9]~4_combout  = (\VGA_inst|VDG|AG_s~q  & \VGA_inst|VDG|row_count [5])

	.dataa(\VGA_inst|VDG|AG_s~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA_inst|VDG|row_count [5]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|next_DA[9]~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|next_DA[9]~4 .lut_mask = 16'hAA00;
defparam \VGA_inst|VDG|next_DA[9]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N25
dffeas \VGA_inst|VDG|DA[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|next_DA[9]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_inst|VDG|horiz_advance~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|DA [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|DA[9] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|DA[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N18
cycloneive_lcell_comb \VGA_inst|VDG|next_DA[10]~5 (
// Equation(s):
// \VGA_inst|VDG|next_DA[10]~5_combout  = (\VGA_inst|VDG|row_count [6] & \VGA_inst|VDG|AG_s~q )

	.dataa(\VGA_inst|VDG|row_count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA_inst|VDG|AG_s~q ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|next_DA[10]~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|next_DA[10]~5 .lut_mask = 16'hAA00;
defparam \VGA_inst|VDG|next_DA[10]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N19
dffeas \VGA_inst|VDG|DA[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|next_DA[10]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_inst|VDG|horiz_advance~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|DA [10]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|DA[10] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|DA[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N8
cycloneive_lcell_comb \VGA_inst|VDG|next_DA[11]~6 (
// Equation(s):
// \VGA_inst|VDG|next_DA[11]~6_combout  = (\VGA_inst|VDG|row_count [7] & \VGA_inst|VDG|AG_s~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA_inst|VDG|row_count [7]),
	.datad(\VGA_inst|VDG|AG_s~q ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|next_DA[11]~6_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|next_DA[11]~6 .lut_mask = 16'hF000;
defparam \VGA_inst|VDG|next_DA[11]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y6_N9
dffeas \VGA_inst|VDG|DA[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|next_DA[11]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_inst|VDG|horiz_advance~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|DA [11]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|DA[11] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|DA[11] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y8_N0
cycloneive_ram_block \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\VGA_WrEn~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\CPU_inst|shift_merge0|LBD_reg [3],\CPU_inst|shift_merge0|LBD_reg [2]}),
	.portaaddr({\CPU_inst|reg_file0|ivl_reg [3],\CPU_inst|reg_file0|ivl_reg [2],\CPU_inst|reg_file0|ivl_reg [1],\CPU_inst|reg_file0|ivl_reg [0],\CPU_inst|reg_file0|ivr_reg [7],\CPU_inst|reg_file0|ivr_reg [6],\CPU_inst|reg_file0|ivr_reg [5],\CPU_inst|reg_file0|ivr_reg [4],\CPU_inst|reg_file0|ivr_reg [3],
\CPU_inst|reg_file0|ivr_reg [2],\CPU_inst|reg_file0|ivr_reg [1],\CPU_inst|reg_file0|ivr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout ,\~GND~combout }),
	.portbaddr({\VGA_inst|VDG|DA [11],\VGA_inst|VDG|DA [10],\VGA_inst|VDG|DA [9],\VGA_inst|VDG|DA [8],\VGA_inst|VDG|DA [7],\VGA_inst|VDG|DA [6],\VGA_inst|VDG|DA [5],\VGA_inst|VDG|DA [4],\VGA_inst|VDG|DA [3],\VGA_inst|VDG|DA [2],\VGA_inst|VDG|DA [1],\VGA_inst|VDG|DA [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ALTSYNCRAM";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "bidir_dual_port";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 2;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_in_clock = "clock0";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 2;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 4095;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 4096;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 8;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .port_b_write_enable_clock = "clock0";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X18_Y17_N23
dffeas prev_VGA_en(
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prev_VGA_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam prev_VGA_en.is_wysiwyg = "true";
defparam prev_VGA_en.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N4
cycloneive_lcell_comb keyboard_en(
// Equation(s):
// \keyboard_en~combout  = (!\CPU_inst|reg_file0|ivr_reg [1] & \VGA_MS~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|reg_file0|ivr_reg [1]),
	.datad(\VGA_MS~1_combout ),
	.cin(gnd),
	.combout(\keyboard_en~combout ),
	.cout());
// synopsys translate_off
defparam keyboard_en.lut_mask = 16'h0F00;
defparam keyboard_en.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N6
cycloneive_lcell_comb \prev_keyboard_en~feeder (
// Equation(s):
// \prev_keyboard_en~feeder_combout  = \keyboard_en~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\keyboard_en~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\prev_keyboard_en~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \prev_keyboard_en~feeder .lut_mask = 16'hF0F0;
defparam \prev_keyboard_en~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N7
dffeas prev_keyboard_en(
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\prev_keyboard_en~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prev_keyboard_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam prev_keyboard_en.is_wysiwyg = "true";
defparam prev_keyboard_en.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N22
cycloneive_lcell_comb \keyboard_inst|rx_queue|read_addr~1 (
// Equation(s):
// \keyboard_inst|rx_queue|read_addr~1_combout  = (!\keyboard_inst|rx_queue|read_addr [0] & \rst~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\keyboard_inst|rx_queue|read_addr [0]),
	.datad(\rst~q ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|read_addr~1_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|read_addr~1 .lut_mask = 16'h0F00;
defparam \keyboard_inst|rx_queue|read_addr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N30
cycloneive_lcell_comb \keyboard_inst|rx_queue|read_addr[2]~0 (
// Equation(s):
// \keyboard_inst|rx_queue|read_addr[2]~0_combout  = ((\IO_ren~1_combout  & (!\CPU_inst|reg_file0|ivr_reg [0] & \keyboard_en~combout ))) # (!\rst~q )

	.dataa(\rst~q ),
	.datab(\IO_ren~1_combout ),
	.datac(\CPU_inst|reg_file0|ivr_reg [0]),
	.datad(\keyboard_en~combout ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|read_addr[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|read_addr[2]~0 .lut_mask = 16'h5D55;
defparam \keyboard_inst|rx_queue|read_addr[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y9_N23
dffeas \keyboard_inst|rx_queue|read_addr[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|rx_queue|read_addr~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard_inst|rx_queue|read_addr[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|read_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|read_addr[0] .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|read_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N0
cycloneive_lcell_comb \keyboard_inst|rx_queue|Add1~0 (
// Equation(s):
// \keyboard_inst|rx_queue|Add1~0_combout  = \keyboard_inst|rx_queue|read_addr [0] $ (\keyboard_inst|rx_queue|read_addr [1])

	.dataa(\keyboard_inst|rx_queue|read_addr [0]),
	.datab(gnd),
	.datac(\keyboard_inst|rx_queue|read_addr [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|Add1~0 .lut_mask = 16'h5A5A;
defparam \keyboard_inst|rx_queue|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y9_N1
dffeas \keyboard_inst|rx_queue|read_addr[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|rx_queue|Add1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(\keyboard_inst|rx_queue|read_addr[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|read_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|read_addr[1] .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|read_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N2
cycloneive_lcell_comb \keyboard_inst|rx_queue|Add1~1 (
// Equation(s):
// \keyboard_inst|rx_queue|Add1~1_combout  = \keyboard_inst|rx_queue|read_addr [2] $ (((\keyboard_inst|rx_queue|read_addr [0] & \keyboard_inst|rx_queue|read_addr [1])))

	.dataa(\keyboard_inst|rx_queue|read_addr [0]),
	.datab(gnd),
	.datac(\keyboard_inst|rx_queue|read_addr [2]),
	.datad(\keyboard_inst|rx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|Add1~1_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|Add1~1 .lut_mask = 16'h5AF0;
defparam \keyboard_inst|rx_queue|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y9_N3
dffeas \keyboard_inst|rx_queue|read_addr[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|rx_queue|Add1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(\keyboard_inst|rx_queue|read_addr[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|read_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|read_addr[2] .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|read_addr[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X23_Y24_N8
cycloneive_io_ibuf \ps2_clk_d~input (
	.i(ps2_clk_d),
	.ibar(gnd),
	.o(\ps2_clk_d~input_o ));
// synopsys translate_off
defparam \ps2_clk_d~input .bus_hold = "false";
defparam \ps2_clk_d~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N24
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|ps2_clk_s~feeder (
// Equation(s):
// \keyboard_inst|ps2_host_inst|ps2_clk_s~feeder_combout  = \ps2_clk_d~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ps2_clk_d~input_o ),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|ps2_clk_s~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|ps2_clk_s~feeder .lut_mask = 16'hFF00;
defparam \keyboard_inst|ps2_host_inst|ps2_clk_s~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N25
dffeas \keyboard_inst|ps2_host_inst|ps2_clk_s (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|ps2_clk_s~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|ps2_clk_s~q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|ps2_clk_s .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|ps2_clk_s .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y8_N25
dffeas \keyboard_inst|ps2_host_inst|prev_ps2_clk (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|ps2_clk_s~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|prev_ps2_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|prev_ps2_clk .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|prev_ps2_clk .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N10
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|tx_ready~0 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|tx_ready~0_combout  = (\keyboard_inst|ps2_host_inst|prev_ps2_clk~q  & !\keyboard_inst|ps2_host_inst|ps2_clk_s~q )

	.dataa(gnd),
	.datab(\keyboard_inst|ps2_host_inst|prev_ps2_clk~q ),
	.datac(\keyboard_inst|ps2_host_inst|ps2_clk_s~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|tx_ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|tx_ready~0 .lut_mask = 16'h0C0C;
defparam \keyboard_inst|ps2_host_inst|tx_ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N10
cycloneive_lcell_comb \keyboard_inst|tx_queue|read_addr~2 (
// Equation(s):
// \keyboard_inst|tx_queue|read_addr~2_combout  = (!\keyboard_inst|tx_queue|read_addr [0] & \rst~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\keyboard_inst|tx_queue|read_addr [0]),
	.datad(\rst~q ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|read_addr~2_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|read_addr~2 .lut_mask = 16'h0F00;
defparam \keyboard_inst|tx_queue|read_addr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N28
cycloneive_lcell_comb \keyboard_inst|tx_queue|read_addr[0]~1 (
// Equation(s):
// \keyboard_inst|tx_queue|read_addr[0]~1_combout  = ((!\keyboard_inst|tx_active~q  & !\keyboard_inst|tx_queue|empty~1_combout )) # (!\rst~q )

	.dataa(\rst~q ),
	.datab(\keyboard_inst|tx_active~q ),
	.datac(gnd),
	.datad(\keyboard_inst|tx_queue|empty~1_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|read_addr[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|read_addr[0]~1 .lut_mask = 16'h5577;
defparam \keyboard_inst|tx_queue|read_addr[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N11
dffeas \keyboard_inst|tx_queue|read_addr[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|tx_queue|read_addr~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard_inst|tx_queue|read_addr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|read_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|read_addr[0] .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|read_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N22
cycloneive_lcell_comb \keyboard_inst|tx_queue|write_addr~1 (
// Equation(s):
// \keyboard_inst|tx_queue|write_addr~1_combout  = (\rst~q  & !\keyboard_inst|tx_queue|write_addr [0])

	.dataa(gnd),
	.datab(\rst~q ),
	.datac(\keyboard_inst|tx_queue|write_addr [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|write_addr~1_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|write_addr~1 .lut_mask = 16'h0C0C;
defparam \keyboard_inst|tx_queue|write_addr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N2
cycloneive_lcell_comb \keyboard_inst|tx_queue|write_addr[0]~0 (
// Equation(s):
// \keyboard_inst|tx_queue|write_addr[0]~0_combout  = ((!\CPU_inst|reg_file0|ivr_reg [1] & (\always1~5_combout  & \VGA_MS~1_combout ))) # (!\rst~q )

	.dataa(\CPU_inst|reg_file0|ivr_reg [1]),
	.datab(\rst~q ),
	.datac(\always1~5_combout ),
	.datad(\VGA_MS~1_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|write_addr[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|write_addr[0]~0 .lut_mask = 16'h7333;
defparam \keyboard_inst|tx_queue|write_addr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N23
dffeas \keyboard_inst|tx_queue|write_addr[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|tx_queue|write_addr~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard_inst|tx_queue|write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|write_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|write_addr[0] .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|write_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N20
cycloneive_lcell_comb \keyboard_inst|tx_queue|Add0~2 (
// Equation(s):
// \keyboard_inst|tx_queue|Add0~2_combout  = \keyboard_inst|tx_queue|write_addr [0] $ (\keyboard_inst|tx_queue|write_addr [1])

	.dataa(\keyboard_inst|tx_queue|write_addr [0]),
	.datab(gnd),
	.datac(\keyboard_inst|tx_queue|write_addr [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|Add0~2 .lut_mask = 16'h5A5A;
defparam \keyboard_inst|tx_queue|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N21
dffeas \keyboard_inst|tx_queue|write_addr[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|tx_queue|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(\keyboard_inst|tx_queue|write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|write_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|write_addr[1] .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|write_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N26
cycloneive_lcell_comb \keyboard_inst|tx_queue|Add1~2 (
// Equation(s):
// \keyboard_inst|tx_queue|Add1~2_combout  = \keyboard_inst|tx_queue|read_addr [1] $ (\keyboard_inst|tx_queue|read_addr [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\keyboard_inst|tx_queue|read_addr [1]),
	.datad(\keyboard_inst|tx_queue|read_addr [0]),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|Add1~2_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|Add1~2 .lut_mask = 16'h0FF0;
defparam \keyboard_inst|tx_queue|Add1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N27
dffeas \keyboard_inst|tx_queue|read_addr[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|tx_queue|Add1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(\keyboard_inst|tx_queue|read_addr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|read_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|read_addr[1] .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|read_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N8
cycloneive_lcell_comb \keyboard_inst|tx_queue|empty~0 (
// Equation(s):
// \keyboard_inst|tx_queue|empty~0_combout  = (\keyboard_inst|tx_queue|read_addr [0] & (\keyboard_inst|tx_queue|write_addr [0] & (\keyboard_inst|tx_queue|write_addr [1] $ (!\keyboard_inst|tx_queue|read_addr [1])))) # (!\keyboard_inst|tx_queue|read_addr [0] & 
// (!\keyboard_inst|tx_queue|write_addr [0] & (\keyboard_inst|tx_queue|write_addr [1] $ (!\keyboard_inst|tx_queue|read_addr [1]))))

	.dataa(\keyboard_inst|tx_queue|read_addr [0]),
	.datab(\keyboard_inst|tx_queue|write_addr [1]),
	.datac(\keyboard_inst|tx_queue|write_addr [0]),
	.datad(\keyboard_inst|tx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|empty~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|empty~0 .lut_mask = 16'h8421;
defparam \keyboard_inst|tx_queue|empty~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N24
cycloneive_lcell_comb \keyboard_inst|tx_queue|Add1~1 (
// Equation(s):
// \keyboard_inst|tx_queue|Add1~1_combout  = \keyboard_inst|tx_queue|read_addr [2] $ (((\keyboard_inst|tx_queue|read_addr [1] & \keyboard_inst|tx_queue|read_addr [0])))

	.dataa(\keyboard_inst|tx_queue|read_addr [1]),
	.datab(gnd),
	.datac(\keyboard_inst|tx_queue|read_addr [2]),
	.datad(\keyboard_inst|tx_queue|read_addr [0]),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|Add1~1_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|Add1~1 .lut_mask = 16'h5AF0;
defparam \keyboard_inst|tx_queue|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N25
dffeas \keyboard_inst|tx_queue|read_addr[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|tx_queue|Add1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(\keyboard_inst|tx_queue|read_addr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|read_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|read_addr[2] .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|read_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N18
cycloneive_lcell_comb \keyboard_inst|tx_queue|Add1~0 (
// Equation(s):
// \keyboard_inst|tx_queue|Add1~0_combout  = \keyboard_inst|tx_queue|read_addr [3] $ (((\keyboard_inst|tx_queue|read_addr [2] & (\keyboard_inst|tx_queue|read_addr [1] & \keyboard_inst|tx_queue|read_addr [0]))))

	.dataa(\keyboard_inst|tx_queue|read_addr [3]),
	.datab(\keyboard_inst|tx_queue|read_addr [2]),
	.datac(\keyboard_inst|tx_queue|read_addr [1]),
	.datad(\keyboard_inst|tx_queue|read_addr [0]),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|Add1~0 .lut_mask = 16'h6AAA;
defparam \keyboard_inst|tx_queue|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N6
cycloneive_lcell_comb \keyboard_inst|tx_queue|read_addr[3]~0 (
// Equation(s):
// \keyboard_inst|tx_queue|read_addr[3]~0_combout  = (\rst~q  & ((\keyboard_inst|tx_req~combout  & ((\keyboard_inst|tx_queue|Add1~0_combout ))) # (!\keyboard_inst|tx_req~combout  & (\keyboard_inst|tx_queue|read_addr [3]))))

	.dataa(\rst~q ),
	.datab(\keyboard_inst|tx_req~combout ),
	.datac(\keyboard_inst|tx_queue|read_addr [3]),
	.datad(\keyboard_inst|tx_queue|Add1~0_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|read_addr[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|read_addr[3]~0 .lut_mask = 16'hA820;
defparam \keyboard_inst|tx_queue|read_addr[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N7
dffeas \keyboard_inst|tx_queue|read_addr[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|tx_queue|read_addr[3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|read_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|read_addr[3] .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|read_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N2
cycloneive_lcell_comb \keyboard_inst|tx_queue|Add0~1 (
// Equation(s):
// \keyboard_inst|tx_queue|Add0~1_combout  = \keyboard_inst|tx_queue|write_addr [2] $ (((\keyboard_inst|tx_queue|write_addr [0] & \keyboard_inst|tx_queue|write_addr [1])))

	.dataa(\keyboard_inst|tx_queue|write_addr [0]),
	.datab(\keyboard_inst|tx_queue|write_addr [1]),
	.datac(\keyboard_inst|tx_queue|write_addr [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|Add0~1 .lut_mask = 16'h7878;
defparam \keyboard_inst|tx_queue|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N3
dffeas \keyboard_inst|tx_queue|write_addr[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|tx_queue|Add0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(\keyboard_inst|tx_queue|write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|write_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|write_addr[2] .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|write_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N24
cycloneive_lcell_comb \keyboard_inst|tx_queue|Add0~0 (
// Equation(s):
// \keyboard_inst|tx_queue|Add0~0_combout  = \keyboard_inst|tx_queue|write_addr [3] $ (((\keyboard_inst|tx_queue|write_addr [0] & (\keyboard_inst|tx_queue|write_addr [2] & \keyboard_inst|tx_queue|write_addr [1]))))

	.dataa(\keyboard_inst|tx_queue|write_addr [0]),
	.datab(\keyboard_inst|tx_queue|write_addr [2]),
	.datac(\keyboard_inst|tx_queue|write_addr [3]),
	.datad(\keyboard_inst|tx_queue|write_addr [1]),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|Add0~0 .lut_mask = 16'h78F0;
defparam \keyboard_inst|tx_queue|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N25
dffeas \keyboard_inst|tx_queue|write_addr[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|tx_queue|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(\keyboard_inst|tx_queue|write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|write_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|write_addr[3] .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|write_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N8
cycloneive_lcell_comb \keyboard_inst|tx_queue|full~0 (
// Equation(s):
// \keyboard_inst|tx_queue|full~0_combout  = \keyboard_inst|tx_queue|read_addr [3] $ (\keyboard_inst|tx_queue|write_addr [3])

	.dataa(\keyboard_inst|tx_queue|read_addr [3]),
	.datab(gnd),
	.datac(\keyboard_inst|tx_queue|write_addr [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|full~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|full~0 .lut_mask = 16'h5A5A;
defparam \keyboard_inst|tx_queue|full~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N12
cycloneive_lcell_comb \keyboard_inst|tx_queue|empty~1 (
// Equation(s):
// \keyboard_inst|tx_queue|empty~1_combout  = (\keyboard_inst|tx_queue|empty~0_combout  & (!\keyboard_inst|tx_queue|full~0_combout  & (\keyboard_inst|tx_queue|read_addr [2] $ (!\keyboard_inst|tx_queue|write_addr [2]))))

	.dataa(\keyboard_inst|tx_queue|empty~0_combout ),
	.datab(\keyboard_inst|tx_queue|read_addr [2]),
	.datac(\keyboard_inst|tx_queue|full~0_combout ),
	.datad(\keyboard_inst|tx_queue|write_addr [2]),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|empty~1_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|empty~1 .lut_mask = 16'h0802;
defparam \keyboard_inst|tx_queue|empty~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X23_Y24_N1
cycloneive_io_ibuf \ps2_data_d~input (
	.i(ps2_data_d),
	.ibar(gnd),
	.o(\ps2_data_d~input_o ));
// synopsys translate_off
defparam \ps2_data_d~input .bus_hold = "false";
defparam \ps2_data_d~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y11_N19
dffeas \keyboard_inst|ps2_host_inst|ps2_data_s (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ps2_data_d~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|ps2_data_s~q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|ps2_data_s .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|ps2_data_s .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N30
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~76 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~76_combout  = (\keyboard_en~combout  & (\rst~q  & (!\keyboard_inst|tx_queue|write_addr [0] & \always1~5_combout )))

	.dataa(\keyboard_en~combout ),
	.datab(\rst~q ),
	.datac(\keyboard_inst|tx_queue|write_addr [0]),
	.datad(\always1~5_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~76_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~76 .lut_mask = 16'h0800;
defparam \keyboard_inst|tx_queue|queue_mem~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N14
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~80 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~80_combout  = (\keyboard_inst|tx_queue|write_addr [1] & (\keyboard_inst|tx_queue|queue_mem~76_combout  & !\keyboard_inst|tx_queue|write_addr [2]))

	.dataa(gnd),
	.datab(\keyboard_inst|tx_queue|write_addr [1]),
	.datac(\keyboard_inst|tx_queue|queue_mem~76_combout ),
	.datad(\keyboard_inst|tx_queue|write_addr [2]),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~80_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~80 .lut_mask = 16'h00C0;
defparam \keyboard_inst|tx_queue|queue_mem~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N1
dffeas \keyboard_inst|tx_queue|queue_mem~22 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~22 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~22 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N10
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~74 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~74_combout  = (\keyboard_en~combout  & (\rst~q  & (\keyboard_inst|tx_queue|write_addr [0] & \always1~5_combout )))

	.dataa(\keyboard_en~combout ),
	.datab(\rst~q ),
	.datac(\keyboard_inst|tx_queue|write_addr [0]),
	.datad(\always1~5_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~74_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~74 .lut_mask = 16'h8000;
defparam \keyboard_inst|tx_queue|queue_mem~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N0
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~81 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~81_combout  = (\keyboard_inst|tx_queue|queue_mem~74_combout  & (!\keyboard_inst|tx_queue|write_addr [1] & !\keyboard_inst|tx_queue|write_addr [2]))

	.dataa(\keyboard_inst|tx_queue|queue_mem~74_combout ),
	.datab(\keyboard_inst|tx_queue|write_addr [1]),
	.datac(gnd),
	.datad(\keyboard_inst|tx_queue|write_addr [2]),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~81_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~81 .lut_mask = 16'h0022;
defparam \keyboard_inst|tx_queue|queue_mem~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N17
dffeas \keyboard_inst|tx_queue|queue_mem~14 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~14 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N18
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~82 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~82_combout  = (!\keyboard_inst|tx_queue|write_addr [1] & (\keyboard_inst|tx_queue|queue_mem~76_combout  & !\keyboard_inst|tx_queue|write_addr [2]))

	.dataa(gnd),
	.datab(\keyboard_inst|tx_queue|write_addr [1]),
	.datac(\keyboard_inst|tx_queue|queue_mem~76_combout ),
	.datad(\keyboard_inst|tx_queue|write_addr [2]),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~82_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~82 .lut_mask = 16'h0030;
defparam \keyboard_inst|tx_queue|queue_mem~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N11
dffeas \keyboard_inst|tx_queue|queue_mem~6 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~6 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N10
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~106 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~106_combout  = (\keyboard_inst|tx_queue|read_addr [1] & (((\keyboard_inst|tx_queue|read_addr [0])))) # (!\keyboard_inst|tx_queue|read_addr [1] & ((\keyboard_inst|tx_queue|read_addr [0] & 
// (\keyboard_inst|tx_queue|queue_mem~14_q )) # (!\keyboard_inst|tx_queue|read_addr [0] & ((\keyboard_inst|tx_queue|queue_mem~6_q )))))

	.dataa(\keyboard_inst|tx_queue|read_addr [1]),
	.datab(\keyboard_inst|tx_queue|queue_mem~14_q ),
	.datac(\keyboard_inst|tx_queue|queue_mem~6_q ),
	.datad(\keyboard_inst|tx_queue|read_addr [0]),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~106_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~106 .lut_mask = 16'hEE50;
defparam \keyboard_inst|tx_queue|queue_mem~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N4
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~83 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~83_combout  = (\keyboard_inst|tx_queue|queue_mem~74_combout  & (\keyboard_inst|tx_queue|write_addr [1] & !\keyboard_inst|tx_queue|write_addr [2]))

	.dataa(\keyboard_inst|tx_queue|queue_mem~74_combout ),
	.datab(\keyboard_inst|tx_queue|write_addr [1]),
	.datac(gnd),
	.datad(\keyboard_inst|tx_queue|write_addr [2]),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~83_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~83 .lut_mask = 16'h0088;
defparam \keyboard_inst|tx_queue|queue_mem~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N11
dffeas \keyboard_inst|tx_queue|queue_mem~30 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~30 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N10
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~107 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~107_combout  = (\keyboard_inst|tx_queue|queue_mem~106_combout  & (((\keyboard_inst|tx_queue|queue_mem~30_q ) # (!\keyboard_inst|tx_queue|read_addr [1])))) # (!\keyboard_inst|tx_queue|queue_mem~106_combout  & 
// (\keyboard_inst|tx_queue|queue_mem~22_q  & ((\keyboard_inst|tx_queue|read_addr [1]))))

	.dataa(\keyboard_inst|tx_queue|queue_mem~22_q ),
	.datab(\keyboard_inst|tx_queue|queue_mem~106_combout ),
	.datac(\keyboard_inst|tx_queue|queue_mem~30_q ),
	.datad(\keyboard_inst|tx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~107_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~107 .lut_mask = 16'hE2CC;
defparam \keyboard_inst|tx_queue|queue_mem~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N26
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~78 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~78_combout  = (!\keyboard_inst|tx_queue|write_addr [1] & (\keyboard_inst|tx_queue|queue_mem~76_combout  & \keyboard_inst|tx_queue|write_addr [2]))

	.dataa(gnd),
	.datab(\keyboard_inst|tx_queue|write_addr [1]),
	.datac(\keyboard_inst|tx_queue|queue_mem~76_combout ),
	.datad(\keyboard_inst|tx_queue|write_addr [2]),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~78_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~78 .lut_mask = 16'h3000;
defparam \keyboard_inst|tx_queue|queue_mem~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y7_N3
dffeas \keyboard_inst|tx_queue|queue_mem~38 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~38 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~38 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N16
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~77 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~77_combout  = (\keyboard_inst|tx_queue|write_addr [1] & (\keyboard_inst|tx_queue|queue_mem~76_combout  & \keyboard_inst|tx_queue|write_addr [2]))

	.dataa(gnd),
	.datab(\keyboard_inst|tx_queue|write_addr [1]),
	.datac(\keyboard_inst|tx_queue|queue_mem~76_combout ),
	.datad(\keyboard_inst|tx_queue|write_addr [2]),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~77_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~77 .lut_mask = 16'hC000;
defparam \keyboard_inst|tx_queue|queue_mem~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y7_N17
dffeas \keyboard_inst|tx_queue|queue_mem~54 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~54 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~54 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N2
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~104 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~104_combout  = (\keyboard_inst|tx_queue|read_addr [1] & ((\keyboard_inst|tx_queue|read_addr [0]) # ((\keyboard_inst|tx_queue|queue_mem~54_q )))) # (!\keyboard_inst|tx_queue|read_addr [1] & 
// (!\keyboard_inst|tx_queue|read_addr [0] & (\keyboard_inst|tx_queue|queue_mem~38_q )))

	.dataa(\keyboard_inst|tx_queue|read_addr [1]),
	.datab(\keyboard_inst|tx_queue|read_addr [0]),
	.datac(\keyboard_inst|tx_queue|queue_mem~38_q ),
	.datad(\keyboard_inst|tx_queue|queue_mem~54_q ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~104_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~104 .lut_mask = 16'hBA98;
defparam \keyboard_inst|tx_queue|queue_mem~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N12
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~79 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~79_combout  = (\keyboard_inst|tx_queue|queue_mem~74_combout  & (\keyboard_inst|tx_queue|write_addr [1] & \keyboard_inst|tx_queue|write_addr [2]))

	.dataa(\keyboard_inst|tx_queue|queue_mem~74_combout ),
	.datab(\keyboard_inst|tx_queue|write_addr [1]),
	.datac(gnd),
	.datad(\keyboard_inst|tx_queue|write_addr [2]),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~79_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~79 .lut_mask = 16'h8800;
defparam \keyboard_inst|tx_queue|queue_mem~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N3
dffeas \keyboard_inst|tx_queue|queue_mem~62 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~62 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~62 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N28
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~75 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~75_combout  = (\keyboard_inst|tx_queue|queue_mem~74_combout  & (!\keyboard_inst|tx_queue|write_addr [1] & \keyboard_inst|tx_queue|write_addr [2]))

	.dataa(\keyboard_inst|tx_queue|queue_mem~74_combout ),
	.datab(\keyboard_inst|tx_queue|write_addr [1]),
	.datac(gnd),
	.datad(\keyboard_inst|tx_queue|write_addr [2]),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~75_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~75 .lut_mask = 16'h2200;
defparam \keyboard_inst|tx_queue|queue_mem~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N17
dffeas \keyboard_inst|tx_queue|queue_mem~46 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~46 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~46 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N2
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~105 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~105_combout  = (\keyboard_inst|tx_queue|queue_mem~104_combout  & (((\keyboard_inst|tx_queue|queue_mem~62_q )) # (!\keyboard_inst|tx_queue|read_addr [0]))) # (!\keyboard_inst|tx_queue|queue_mem~104_combout  & 
// (\keyboard_inst|tx_queue|read_addr [0] & ((\keyboard_inst|tx_queue|queue_mem~46_q ))))

	.dataa(\keyboard_inst|tx_queue|queue_mem~104_combout ),
	.datab(\keyboard_inst|tx_queue|read_addr [0]),
	.datac(\keyboard_inst|tx_queue|queue_mem~62_q ),
	.datad(\keyboard_inst|tx_queue|queue_mem~46_q ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~105_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~105 .lut_mask = 16'hE6A2;
defparam \keyboard_inst|tx_queue|queue_mem~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N24
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~108 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~108_combout  = (\keyboard_inst|tx_queue|read_addr [2] & ((\keyboard_inst|tx_queue|queue_mem~105_combout ))) # (!\keyboard_inst|tx_queue|read_addr [2] & (\keyboard_inst|tx_queue|queue_mem~107_combout ))

	.dataa(\keyboard_inst|tx_queue|queue_mem~107_combout ),
	.datab(\keyboard_inst|tx_queue|queue_mem~105_combout ),
	.datac(\keyboard_inst|tx_queue|read_addr [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~108_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~108 .lut_mask = 16'hCACA;
defparam \keyboard_inst|tx_queue|queue_mem~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N30
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|timer[1]~15 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|timer[1]~15_combout  = ((!\keyboard_inst|tx_active~q  & (!\keyboard_inst|ps2_host_inst|prev_tx_req~q  & !\keyboard_inst|tx_queue|empty~1_combout ))) # (!\rst~q )

	.dataa(\rst~q ),
	.datab(\keyboard_inst|tx_active~q ),
	.datac(\keyboard_inst|ps2_host_inst|prev_tx_req~q ),
	.datad(\keyboard_inst|tx_queue|empty~1_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|timer[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|timer[1]~15 .lut_mask = 16'h5557;
defparam \keyboard_inst|ps2_host_inst|timer[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N25
dffeas \keyboard_inst|ps2_host_inst|tx_hold[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|tx_queue|queue_mem~108_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(\keyboard_inst|ps2_host_inst|timer[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|tx_hold [6]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|tx_hold[6] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|tx_hold[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N20
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~13feeder (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~13feeder_combout  = \CPU_inst|shift_merge0|LBD_reg [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|LBD_reg [5]),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~13feeder_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~13feeder .lut_mask = 16'hFF00;
defparam \keyboard_inst|tx_queue|queue_mem~13feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N21
dffeas \keyboard_inst|tx_queue|queue_mem~13 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|tx_queue|queue_mem~13feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard_inst|tx_queue|queue_mem~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~13 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~13 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N15
dffeas \keyboard_inst|tx_queue|queue_mem~5 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~5 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N14
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~101 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~101_combout  = (\keyboard_inst|tx_queue|read_addr [1] & (((\keyboard_inst|tx_queue|read_addr [0])))) # (!\keyboard_inst|tx_queue|read_addr [1] & ((\keyboard_inst|tx_queue|read_addr [0] & 
// (\keyboard_inst|tx_queue|queue_mem~13_q )) # (!\keyboard_inst|tx_queue|read_addr [0] & ((\keyboard_inst|tx_queue|queue_mem~5_q )))))

	.dataa(\keyboard_inst|tx_queue|read_addr [1]),
	.datab(\keyboard_inst|tx_queue|queue_mem~13_q ),
	.datac(\keyboard_inst|tx_queue|queue_mem~5_q ),
	.datad(\keyboard_inst|tx_queue|read_addr [0]),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~101_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~101 .lut_mask = 16'hEE50;
defparam \keyboard_inst|tx_queue|queue_mem~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N7
dffeas \keyboard_inst|tx_queue|queue_mem~29 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~29 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~29 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y8_N21
dffeas \keyboard_inst|tx_queue|queue_mem~21 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~21 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~21 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N6
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~102 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~102_combout  = (\keyboard_inst|tx_queue|queue_mem~101_combout  & (((\keyboard_inst|tx_queue|queue_mem~29_q )) # (!\keyboard_inst|tx_queue|read_addr [1]))) # (!\keyboard_inst|tx_queue|queue_mem~101_combout  & 
// (\keyboard_inst|tx_queue|read_addr [1] & ((\keyboard_inst|tx_queue|queue_mem~21_q ))))

	.dataa(\keyboard_inst|tx_queue|queue_mem~101_combout ),
	.datab(\keyboard_inst|tx_queue|read_addr [1]),
	.datac(\keyboard_inst|tx_queue|queue_mem~29_q ),
	.datad(\keyboard_inst|tx_queue|queue_mem~21_q ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~102_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~102 .lut_mask = 16'hE6A2;
defparam \keyboard_inst|tx_queue|queue_mem~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y7_N31
dffeas \keyboard_inst|tx_queue|queue_mem~37 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~37 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~37 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y7_N21
dffeas \keyboard_inst|tx_queue|queue_mem~53 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~53 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~53 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N30
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~99 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~99_combout  = (\keyboard_inst|tx_queue|read_addr [1] & ((\keyboard_inst|tx_queue|read_addr [0]) # ((\keyboard_inst|tx_queue|queue_mem~53_q )))) # (!\keyboard_inst|tx_queue|read_addr [1] & 
// (!\keyboard_inst|tx_queue|read_addr [0] & (\keyboard_inst|tx_queue|queue_mem~37_q )))

	.dataa(\keyboard_inst|tx_queue|read_addr [1]),
	.datab(\keyboard_inst|tx_queue|read_addr [0]),
	.datac(\keyboard_inst|tx_queue|queue_mem~37_q ),
	.datad(\keyboard_inst|tx_queue|queue_mem~53_q ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~99_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~99 .lut_mask = 16'hBA98;
defparam \keyboard_inst|tx_queue|queue_mem~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N5
dffeas \keyboard_inst|tx_queue|queue_mem~45 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~45 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~45 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N31
dffeas \keyboard_inst|tx_queue|queue_mem~61 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~61 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~61 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N30
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~100 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~100_combout  = (\keyboard_inst|tx_queue|queue_mem~99_combout  & (((\keyboard_inst|tx_queue|queue_mem~61_q ) # (!\keyboard_inst|tx_queue|read_addr [0])))) # (!\keyboard_inst|tx_queue|queue_mem~99_combout  & 
// (\keyboard_inst|tx_queue|queue_mem~45_q  & ((\keyboard_inst|tx_queue|read_addr [0]))))

	.dataa(\keyboard_inst|tx_queue|queue_mem~99_combout ),
	.datab(\keyboard_inst|tx_queue|queue_mem~45_q ),
	.datac(\keyboard_inst|tx_queue|queue_mem~61_q ),
	.datad(\keyboard_inst|tx_queue|read_addr [0]),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~100_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~100 .lut_mask = 16'hE4AA;
defparam \keyboard_inst|tx_queue|queue_mem~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N14
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~103 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~103_combout  = (\keyboard_inst|tx_queue|read_addr [2] & ((\keyboard_inst|tx_queue|queue_mem~100_combout ))) # (!\keyboard_inst|tx_queue|read_addr [2] & (\keyboard_inst|tx_queue|queue_mem~102_combout ))

	.dataa(gnd),
	.datab(\keyboard_inst|tx_queue|queue_mem~102_combout ),
	.datac(\keyboard_inst|tx_queue|read_addr [2]),
	.datad(\keyboard_inst|tx_queue|queue_mem~100_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~103_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~103 .lut_mask = 16'hFC0C;
defparam \keyboard_inst|tx_queue|queue_mem~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N15
dffeas \keyboard_inst|ps2_host_inst|tx_hold[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|tx_queue|queue_mem~103_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(\keyboard_inst|ps2_host_inst|timer[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|tx_hold [5]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|tx_hold[5] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|tx_hold[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N29
dffeas \keyboard_inst|tx_queue|queue_mem~15 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~15 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~15 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N7
dffeas \keyboard_inst|tx_queue|queue_mem~7 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~7 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N6
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~111 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~111_combout  = (\keyboard_inst|tx_queue|read_addr [1] & (((\keyboard_inst|tx_queue|read_addr [0])))) # (!\keyboard_inst|tx_queue|read_addr [1] & ((\keyboard_inst|tx_queue|read_addr [0] & 
// (\keyboard_inst|tx_queue|queue_mem~15_q )) # (!\keyboard_inst|tx_queue|read_addr [0] & ((\keyboard_inst|tx_queue|queue_mem~7_q )))))

	.dataa(\keyboard_inst|tx_queue|read_addr [1]),
	.datab(\keyboard_inst|tx_queue|queue_mem~15_q ),
	.datac(\keyboard_inst|tx_queue|queue_mem~7_q ),
	.datad(\keyboard_inst|tx_queue|read_addr [0]),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~111_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~111 .lut_mask = 16'hEE50;
defparam \keyboard_inst|tx_queue|queue_mem~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N31
dffeas \keyboard_inst|tx_queue|queue_mem~31 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~31 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~31 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y8_N29
dffeas \keyboard_inst|tx_queue|queue_mem~23 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~23 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~23 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N30
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~112 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~112_combout  = (\keyboard_inst|tx_queue|queue_mem~111_combout  & (((\keyboard_inst|tx_queue|queue_mem~31_q )) # (!\keyboard_inst|tx_queue|read_addr [1]))) # (!\keyboard_inst|tx_queue|queue_mem~111_combout  & 
// (\keyboard_inst|tx_queue|read_addr [1] & ((\keyboard_inst|tx_queue|queue_mem~23_q ))))

	.dataa(\keyboard_inst|tx_queue|queue_mem~111_combout ),
	.datab(\keyboard_inst|tx_queue|read_addr [1]),
	.datac(\keyboard_inst|tx_queue|queue_mem~31_q ),
	.datad(\keyboard_inst|tx_queue|queue_mem~23_q ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~112_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~112 .lut_mask = 16'hE6A2;
defparam \keyboard_inst|tx_queue|queue_mem~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y7_N7
dffeas \keyboard_inst|tx_queue|queue_mem~39 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~39 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~39 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y7_N29
dffeas \keyboard_inst|tx_queue|queue_mem~55 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~55 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~55 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N6
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~109 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~109_combout  = (\keyboard_inst|tx_queue|read_addr [1] & ((\keyboard_inst|tx_queue|read_addr [0]) # ((\keyboard_inst|tx_queue|queue_mem~55_q )))) # (!\keyboard_inst|tx_queue|read_addr [1] & 
// (!\keyboard_inst|tx_queue|read_addr [0] & (\keyboard_inst|tx_queue|queue_mem~39_q )))

	.dataa(\keyboard_inst|tx_queue|read_addr [1]),
	.datab(\keyboard_inst|tx_queue|read_addr [0]),
	.datac(\keyboard_inst|tx_queue|queue_mem~39_q ),
	.datad(\keyboard_inst|tx_queue|queue_mem~55_q ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~109_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~109 .lut_mask = 16'hBA98;
defparam \keyboard_inst|tx_queue|queue_mem~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N7
dffeas \keyboard_inst|tx_queue|queue_mem~63 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~63 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~63 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N29
dffeas \keyboard_inst|tx_queue|queue_mem~47 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~47 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~47 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N6
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~110 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~110_combout  = (\keyboard_inst|tx_queue|queue_mem~109_combout  & (((\keyboard_inst|tx_queue|queue_mem~63_q )) # (!\keyboard_inst|tx_queue|read_addr [0]))) # (!\keyboard_inst|tx_queue|queue_mem~109_combout  & 
// (\keyboard_inst|tx_queue|read_addr [0] & ((\keyboard_inst|tx_queue|queue_mem~47_q ))))

	.dataa(\keyboard_inst|tx_queue|queue_mem~109_combout ),
	.datab(\keyboard_inst|tx_queue|read_addr [0]),
	.datac(\keyboard_inst|tx_queue|queue_mem~63_q ),
	.datad(\keyboard_inst|tx_queue|queue_mem~47_q ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~110_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~110 .lut_mask = 16'hE6A2;
defparam \keyboard_inst|tx_queue|queue_mem~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N10
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~113 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~113_combout  = (\keyboard_inst|tx_queue|read_addr [2] & ((\keyboard_inst|tx_queue|queue_mem~110_combout ))) # (!\keyboard_inst|tx_queue|read_addr [2] & (\keyboard_inst|tx_queue|queue_mem~112_combout ))

	.dataa(gnd),
	.datab(\keyboard_inst|tx_queue|queue_mem~112_combout ),
	.datac(\keyboard_inst|tx_queue|read_addr [2]),
	.datad(\keyboard_inst|tx_queue|queue_mem~110_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~113_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~113 .lut_mask = 16'hFC0C;
defparam \keyboard_inst|tx_queue|queue_mem~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N11
dffeas \keyboard_inst|ps2_host_inst|tx_hold[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|tx_queue|queue_mem~113_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(\keyboard_inst|ps2_host_inst|timer[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|tx_hold [7]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|tx_hold[7] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|tx_hold[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N9
dffeas \keyboard_inst|tx_queue|queue_mem~44 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~44 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~44 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N27
dffeas \keyboard_inst|tx_queue|queue_mem~60 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~60 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~60 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y7_N27
dffeas \keyboard_inst|tx_queue|queue_mem~36 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~36 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~36 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y7_N1
dffeas \keyboard_inst|tx_queue|queue_mem~52 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~52 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~52 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N26
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~94 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~94_combout  = (\keyboard_inst|tx_queue|read_addr [1] & ((\keyboard_inst|tx_queue|read_addr [0]) # ((\keyboard_inst|tx_queue|queue_mem~52_q )))) # (!\keyboard_inst|tx_queue|read_addr [1] & 
// (!\keyboard_inst|tx_queue|read_addr [0] & (\keyboard_inst|tx_queue|queue_mem~36_q )))

	.dataa(\keyboard_inst|tx_queue|read_addr [1]),
	.datab(\keyboard_inst|tx_queue|read_addr [0]),
	.datac(\keyboard_inst|tx_queue|queue_mem~36_q ),
	.datad(\keyboard_inst|tx_queue|queue_mem~52_q ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~94_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~94 .lut_mask = 16'hBA98;
defparam \keyboard_inst|tx_queue|queue_mem~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N26
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~95 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~95_combout  = (\keyboard_inst|tx_queue|read_addr [0] & ((\keyboard_inst|tx_queue|queue_mem~94_combout  & ((\keyboard_inst|tx_queue|queue_mem~60_q ))) # (!\keyboard_inst|tx_queue|queue_mem~94_combout  & 
// (\keyboard_inst|tx_queue|queue_mem~44_q )))) # (!\keyboard_inst|tx_queue|read_addr [0] & (((\keyboard_inst|tx_queue|queue_mem~94_combout ))))

	.dataa(\keyboard_inst|tx_queue|queue_mem~44_q ),
	.datab(\keyboard_inst|tx_queue|read_addr [0]),
	.datac(\keyboard_inst|tx_queue|queue_mem~60_q ),
	.datad(\keyboard_inst|tx_queue|queue_mem~94_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~95_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~95 .lut_mask = 16'hF388;
defparam \keyboard_inst|tx_queue|queue_mem~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N1
dffeas \keyboard_inst|tx_queue|queue_mem~12 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~12 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~12 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N27
dffeas \keyboard_inst|tx_queue|queue_mem~4 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~4 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N26
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~96 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~96_combout  = (\keyboard_inst|tx_queue|read_addr [1] & (((\keyboard_inst|tx_queue|read_addr [0])))) # (!\keyboard_inst|tx_queue|read_addr [1] & ((\keyboard_inst|tx_queue|read_addr [0] & 
// (\keyboard_inst|tx_queue|queue_mem~12_q )) # (!\keyboard_inst|tx_queue|read_addr [0] & ((\keyboard_inst|tx_queue|queue_mem~4_q )))))

	.dataa(\keyboard_inst|tx_queue|read_addr [1]),
	.datab(\keyboard_inst|tx_queue|queue_mem~12_q ),
	.datac(\keyboard_inst|tx_queue|queue_mem~4_q ),
	.datad(\keyboard_inst|tx_queue|read_addr [0]),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~96_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~96 .lut_mask = 16'hEE50;
defparam \keyboard_inst|tx_queue|queue_mem~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N19
dffeas \keyboard_inst|tx_queue|queue_mem~28 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~28 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~28 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y8_N17
dffeas \keyboard_inst|tx_queue|queue_mem~20 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~20 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~20 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N18
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~97 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~97_combout  = (\keyboard_inst|tx_queue|queue_mem~96_combout  & (((\keyboard_inst|tx_queue|queue_mem~28_q )) # (!\keyboard_inst|tx_queue|read_addr [1]))) # (!\keyboard_inst|tx_queue|queue_mem~96_combout  & 
// (\keyboard_inst|tx_queue|read_addr [1] & ((\keyboard_inst|tx_queue|queue_mem~20_q ))))

	.dataa(\keyboard_inst|tx_queue|queue_mem~96_combout ),
	.datab(\keyboard_inst|tx_queue|read_addr [1]),
	.datac(\keyboard_inst|tx_queue|queue_mem~28_q ),
	.datad(\keyboard_inst|tx_queue|queue_mem~20_q ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~97_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~97 .lut_mask = 16'hE6A2;
defparam \keyboard_inst|tx_queue|queue_mem~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N28
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~98 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~98_combout  = (\keyboard_inst|tx_queue|read_addr [2] & (\keyboard_inst|tx_queue|queue_mem~95_combout )) # (!\keyboard_inst|tx_queue|read_addr [2] & ((\keyboard_inst|tx_queue|queue_mem~97_combout )))

	.dataa(\keyboard_inst|tx_queue|queue_mem~95_combout ),
	.datab(\keyboard_inst|tx_queue|queue_mem~97_combout ),
	.datac(\keyboard_inst|tx_queue|read_addr [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~98_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~98 .lut_mask = 16'hACAC;
defparam \keyboard_inst|tx_queue|queue_mem~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N29
dffeas \keyboard_inst|ps2_host_inst|tx_hold[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|tx_queue|queue_mem~98_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(\keyboard_inst|ps2_host_inst|timer[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|tx_hold [4]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|tx_hold[4] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|tx_hold[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N30
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|WideXnor0~1 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|WideXnor0~1_combout  = \keyboard_inst|ps2_host_inst|tx_hold [6] $ (\keyboard_inst|ps2_host_inst|tx_hold [5] $ (\keyboard_inst|ps2_host_inst|tx_hold [7] $ (\keyboard_inst|ps2_host_inst|tx_hold [4])))

	.dataa(\keyboard_inst|ps2_host_inst|tx_hold [6]),
	.datab(\keyboard_inst|ps2_host_inst|tx_hold [5]),
	.datac(\keyboard_inst|ps2_host_inst|tx_hold [7]),
	.datad(\keyboard_inst|ps2_host_inst|tx_hold [4]),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|WideXnor0~1_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|WideXnor0~1 .lut_mask = 16'h6996;
defparam \keyboard_inst|ps2_host_inst|WideXnor0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N9
dffeas \keyboard_inst|tx_queue|queue_mem~10 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~10 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~10 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N19
dffeas \keyboard_inst|tx_queue|queue_mem~2 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~2 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N18
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~86 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~86_combout  = (\keyboard_inst|tx_queue|read_addr [1] & (((\keyboard_inst|tx_queue|read_addr [0])))) # (!\keyboard_inst|tx_queue|read_addr [1] & ((\keyboard_inst|tx_queue|read_addr [0] & 
// (\keyboard_inst|tx_queue|queue_mem~10_q )) # (!\keyboard_inst|tx_queue|read_addr [0] & ((\keyboard_inst|tx_queue|queue_mem~2_q )))))

	.dataa(\keyboard_inst|tx_queue|read_addr [1]),
	.datab(\keyboard_inst|tx_queue|queue_mem~10_q ),
	.datac(\keyboard_inst|tx_queue|queue_mem~2_q ),
	.datad(\keyboard_inst|tx_queue|read_addr [0]),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~86_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~86 .lut_mask = 16'hEE50;
defparam \keyboard_inst|tx_queue|queue_mem~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N9
dffeas \keyboard_inst|tx_queue|queue_mem~18 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~18 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~18 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y8_N27
dffeas \keyboard_inst|tx_queue|queue_mem~26 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~26 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~26 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N26
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~87 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~87_combout  = (\keyboard_inst|tx_queue|queue_mem~86_combout  & (((\keyboard_inst|tx_queue|queue_mem~26_q ) # (!\keyboard_inst|tx_queue|read_addr [1])))) # (!\keyboard_inst|tx_queue|queue_mem~86_combout  & 
// (\keyboard_inst|tx_queue|queue_mem~18_q  & ((\keyboard_inst|tx_queue|read_addr [1]))))

	.dataa(\keyboard_inst|tx_queue|queue_mem~86_combout ),
	.datab(\keyboard_inst|tx_queue|queue_mem~18_q ),
	.datac(\keyboard_inst|tx_queue|queue_mem~26_q ),
	.datad(\keyboard_inst|tx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~87_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~87 .lut_mask = 16'hE4AA;
defparam \keyboard_inst|tx_queue|queue_mem~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N25
dffeas \keyboard_inst|tx_queue|queue_mem~42 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~42 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~42 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y7_N9
dffeas \keyboard_inst|tx_queue|queue_mem~50 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~50 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~50 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y7_N11
dffeas \keyboard_inst|tx_queue|queue_mem~34 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~34 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N10
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~84 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~84_combout  = (\keyboard_inst|tx_queue|read_addr [1] & ((\keyboard_inst|tx_queue|queue_mem~50_q ) # ((\keyboard_inst|tx_queue|read_addr [0])))) # (!\keyboard_inst|tx_queue|read_addr [1] & 
// (((\keyboard_inst|tx_queue|queue_mem~34_q  & !\keyboard_inst|tx_queue|read_addr [0]))))

	.dataa(\keyboard_inst|tx_queue|read_addr [1]),
	.datab(\keyboard_inst|tx_queue|queue_mem~50_q ),
	.datac(\keyboard_inst|tx_queue|queue_mem~34_q ),
	.datad(\keyboard_inst|tx_queue|read_addr [0]),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~84_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~84 .lut_mask = 16'hAAD8;
defparam \keyboard_inst|tx_queue|queue_mem~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N19
dffeas \keyboard_inst|tx_queue|queue_mem~58 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~58 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~58 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N18
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~85 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~85_combout  = (\keyboard_inst|tx_queue|queue_mem~84_combout  & (((\keyboard_inst|tx_queue|queue_mem~58_q ) # (!\keyboard_inst|tx_queue|read_addr [0])))) # (!\keyboard_inst|tx_queue|queue_mem~84_combout  & 
// (\keyboard_inst|tx_queue|queue_mem~42_q  & ((\keyboard_inst|tx_queue|read_addr [0]))))

	.dataa(\keyboard_inst|tx_queue|queue_mem~42_q ),
	.datab(\keyboard_inst|tx_queue|queue_mem~84_combout ),
	.datac(\keyboard_inst|tx_queue|queue_mem~58_q ),
	.datad(\keyboard_inst|tx_queue|read_addr [0]),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~85_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~85 .lut_mask = 16'hE2CC;
defparam \keyboard_inst|tx_queue|queue_mem~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N8
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~88 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~88_combout  = (\keyboard_inst|tx_queue|read_addr [2] & ((\keyboard_inst|tx_queue|queue_mem~85_combout ))) # (!\keyboard_inst|tx_queue|read_addr [2] & (\keyboard_inst|tx_queue|queue_mem~87_combout ))

	.dataa(\keyboard_inst|tx_queue|queue_mem~87_combout ),
	.datab(\keyboard_inst|tx_queue|queue_mem~85_combout ),
	.datac(\keyboard_inst|tx_queue|read_addr [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~88_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~88 .lut_mask = 16'hCACA;
defparam \keyboard_inst|tx_queue|queue_mem~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N9
dffeas \keyboard_inst|ps2_host_inst|tx_hold[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|tx_queue|queue_mem~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(\keyboard_inst|ps2_host_inst|timer[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|tx_hold [2]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|tx_hold[2] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|tx_hold[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N13
dffeas \keyboard_inst|tx_queue|queue_mem~9 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~9 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~9 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N31
dffeas \keyboard_inst|tx_queue|queue_mem~1 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~1 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N30
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~71 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~71_combout  = (\keyboard_inst|tx_queue|read_addr [1] & (((\keyboard_inst|tx_queue|read_addr [0])))) # (!\keyboard_inst|tx_queue|read_addr [1] & ((\keyboard_inst|tx_queue|read_addr [0] & 
// (\keyboard_inst|tx_queue|queue_mem~9_q )) # (!\keyboard_inst|tx_queue|read_addr [0] & ((\keyboard_inst|tx_queue|queue_mem~1_q )))))

	.dataa(\keyboard_inst|tx_queue|read_addr [1]),
	.datab(\keyboard_inst|tx_queue|queue_mem~9_q ),
	.datac(\keyboard_inst|tx_queue|queue_mem~1_q ),
	.datad(\keyboard_inst|tx_queue|read_addr [0]),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~71_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~71 .lut_mask = 16'hEE50;
defparam \keyboard_inst|tx_queue|queue_mem~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N15
dffeas \keyboard_inst|tx_queue|queue_mem~25 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~25 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~25 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y8_N13
dffeas \keyboard_inst|tx_queue|queue_mem~17 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~17 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N14
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~72 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~72_combout  = (\keyboard_inst|tx_queue|queue_mem~71_combout  & (((\keyboard_inst|tx_queue|queue_mem~25_q )) # (!\keyboard_inst|tx_queue|read_addr [1]))) # (!\keyboard_inst|tx_queue|queue_mem~71_combout  & 
// (\keyboard_inst|tx_queue|read_addr [1] & ((\keyboard_inst|tx_queue|queue_mem~17_q ))))

	.dataa(\keyboard_inst|tx_queue|queue_mem~71_combout ),
	.datab(\keyboard_inst|tx_queue|read_addr [1]),
	.datac(\keyboard_inst|tx_queue|queue_mem~25_q ),
	.datad(\keyboard_inst|tx_queue|queue_mem~17_q ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~72_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~72 .lut_mask = 16'hE6A2;
defparam \keyboard_inst|tx_queue|queue_mem~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y7_N23
dffeas \keyboard_inst|tx_queue|queue_mem~33 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~33 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~33 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y7_N13
dffeas \keyboard_inst|tx_queue|queue_mem~49 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~49 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~49 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N22
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~69 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~69_combout  = (\keyboard_inst|tx_queue|read_addr [1] & ((\keyboard_inst|tx_queue|read_addr [0]) # ((\keyboard_inst|tx_queue|queue_mem~49_q )))) # (!\keyboard_inst|tx_queue|read_addr [1] & 
// (!\keyboard_inst|tx_queue|read_addr [0] & (\keyboard_inst|tx_queue|queue_mem~33_q )))

	.dataa(\keyboard_inst|tx_queue|read_addr [1]),
	.datab(\keyboard_inst|tx_queue|read_addr [0]),
	.datac(\keyboard_inst|tx_queue|queue_mem~33_q ),
	.datad(\keyboard_inst|tx_queue|queue_mem~49_q ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~69_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~69 .lut_mask = 16'hBA98;
defparam \keyboard_inst|tx_queue|queue_mem~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N21
dffeas \keyboard_inst|tx_queue|queue_mem~41 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~41 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~41 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N15
dffeas \keyboard_inst|tx_queue|queue_mem~57 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~57 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~57 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N14
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~70 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~70_combout  = (\keyboard_inst|tx_queue|queue_mem~69_combout  & (((\keyboard_inst|tx_queue|queue_mem~57_q ) # (!\keyboard_inst|tx_queue|read_addr [0])))) # (!\keyboard_inst|tx_queue|queue_mem~69_combout  & 
// (\keyboard_inst|tx_queue|queue_mem~41_q  & ((\keyboard_inst|tx_queue|read_addr [0]))))

	.dataa(\keyboard_inst|tx_queue|queue_mem~69_combout ),
	.datab(\keyboard_inst|tx_queue|queue_mem~41_q ),
	.datac(\keyboard_inst|tx_queue|queue_mem~57_q ),
	.datad(\keyboard_inst|tx_queue|read_addr [0]),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~70_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~70 .lut_mask = 16'hE4AA;
defparam \keyboard_inst|tx_queue|queue_mem~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N22
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~73 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~73_combout  = (\keyboard_inst|tx_queue|read_addr [2] & ((\keyboard_inst|tx_queue|queue_mem~70_combout ))) # (!\keyboard_inst|tx_queue|read_addr [2] & (\keyboard_inst|tx_queue|queue_mem~72_combout ))

	.dataa(\keyboard_inst|tx_queue|queue_mem~72_combout ),
	.datab(gnd),
	.datac(\keyboard_inst|tx_queue|read_addr [2]),
	.datad(\keyboard_inst|tx_queue|queue_mem~70_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~73_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~73 .lut_mask = 16'hFA0A;
defparam \keyboard_inst|tx_queue|queue_mem~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N23
dffeas \keyboard_inst|ps2_host_inst|tx_hold[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|tx_queue|queue_mem~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(\keyboard_inst|ps2_host_inst|timer[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|tx_hold [1]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|tx_hold[1] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|tx_hold[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N5
dffeas \keyboard_inst|tx_queue|queue_mem~11 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~11 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~11 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N23
dffeas \keyboard_inst|tx_queue|queue_mem~3 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~3 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N22
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~91 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~91_combout  = (\keyboard_inst|tx_queue|read_addr [1] & (((\keyboard_inst|tx_queue|read_addr [0])))) # (!\keyboard_inst|tx_queue|read_addr [1] & ((\keyboard_inst|tx_queue|read_addr [0] & 
// (\keyboard_inst|tx_queue|queue_mem~11_q )) # (!\keyboard_inst|tx_queue|read_addr [0] & ((\keyboard_inst|tx_queue|queue_mem~3_q )))))

	.dataa(\keyboard_inst|tx_queue|read_addr [1]),
	.datab(\keyboard_inst|tx_queue|queue_mem~11_q ),
	.datac(\keyboard_inst|tx_queue|queue_mem~3_q ),
	.datad(\keyboard_inst|tx_queue|read_addr [0]),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~91_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~91 .lut_mask = 16'hEE50;
defparam \keyboard_inst|tx_queue|queue_mem~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N5
dffeas \keyboard_inst|tx_queue|queue_mem~19 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~19 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~19 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y8_N23
dffeas \keyboard_inst|tx_queue|queue_mem~27 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~27 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~27 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N22
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~92 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~92_combout  = (\keyboard_inst|tx_queue|queue_mem~91_combout  & (((\keyboard_inst|tx_queue|queue_mem~27_q ) # (!\keyboard_inst|tx_queue|read_addr [1])))) # (!\keyboard_inst|tx_queue|queue_mem~91_combout  & 
// (\keyboard_inst|tx_queue|queue_mem~19_q  & ((\keyboard_inst|tx_queue|read_addr [1]))))

	.dataa(\keyboard_inst|tx_queue|queue_mem~91_combout ),
	.datab(\keyboard_inst|tx_queue|queue_mem~19_q ),
	.datac(\keyboard_inst|tx_queue|queue_mem~27_q ),
	.datad(\keyboard_inst|tx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~92_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~92 .lut_mask = 16'hE4AA;
defparam \keyboard_inst|tx_queue|queue_mem~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N13
dffeas \keyboard_inst|tx_queue|queue_mem~43 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~43 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~43 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N23
dffeas \keyboard_inst|tx_queue|queue_mem~59 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~59 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~59 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y7_N5
dffeas \keyboard_inst|tx_queue|queue_mem~51 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~51 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~51 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y7_N15
dffeas \keyboard_inst|tx_queue|queue_mem~35 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~35 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~35 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N14
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~89 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~89_combout  = (\keyboard_inst|tx_queue|read_addr [1] & ((\keyboard_inst|tx_queue|queue_mem~51_q ) # ((\keyboard_inst|tx_queue|read_addr [0])))) # (!\keyboard_inst|tx_queue|read_addr [1] & 
// (((\keyboard_inst|tx_queue|queue_mem~35_q  & !\keyboard_inst|tx_queue|read_addr [0]))))

	.dataa(\keyboard_inst|tx_queue|read_addr [1]),
	.datab(\keyboard_inst|tx_queue|queue_mem~51_q ),
	.datac(\keyboard_inst|tx_queue|queue_mem~35_q ),
	.datad(\keyboard_inst|tx_queue|read_addr [0]),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~89_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~89 .lut_mask = 16'hAAD8;
defparam \keyboard_inst|tx_queue|queue_mem~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N22
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~90 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~90_combout  = (\keyboard_inst|tx_queue|read_addr [0] & ((\keyboard_inst|tx_queue|queue_mem~89_combout  & ((\keyboard_inst|tx_queue|queue_mem~59_q ))) # (!\keyboard_inst|tx_queue|queue_mem~89_combout  & 
// (\keyboard_inst|tx_queue|queue_mem~43_q )))) # (!\keyboard_inst|tx_queue|read_addr [0] & (((\keyboard_inst|tx_queue|queue_mem~89_combout ))))

	.dataa(\keyboard_inst|tx_queue|queue_mem~43_q ),
	.datab(\keyboard_inst|tx_queue|read_addr [0]),
	.datac(\keyboard_inst|tx_queue|queue_mem~59_q ),
	.datad(\keyboard_inst|tx_queue|queue_mem~89_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~90_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~90 .lut_mask = 16'hF388;
defparam \keyboard_inst|tx_queue|queue_mem~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N2
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~93 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~93_combout  = (\keyboard_inst|tx_queue|read_addr [2] & ((\keyboard_inst|tx_queue|queue_mem~90_combout ))) # (!\keyboard_inst|tx_queue|read_addr [2] & (\keyboard_inst|tx_queue|queue_mem~92_combout ))

	.dataa(\keyboard_inst|tx_queue|read_addr [2]),
	.datab(\keyboard_inst|tx_queue|queue_mem~92_combout ),
	.datac(\keyboard_inst|tx_queue|queue_mem~90_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~93_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~93 .lut_mask = 16'hE4E4;
defparam \keyboard_inst|tx_queue|queue_mem~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N3
dffeas \keyboard_inst|ps2_host_inst|tx_hold[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|tx_queue|queue_mem~93_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(\keyboard_inst|ps2_host_inst|timer[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|tx_hold [3]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|tx_hold[3] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|tx_hold[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N25
dffeas \keyboard_inst|tx_queue|queue_mem~8 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~8 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~8 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N3
dffeas \keyboard_inst|tx_queue|queue_mem~0 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~0 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N2
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~66 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~66_combout  = (\keyboard_inst|tx_queue|read_addr [1] & (((\keyboard_inst|tx_queue|read_addr [0])))) # (!\keyboard_inst|tx_queue|read_addr [1] & ((\keyboard_inst|tx_queue|read_addr [0] & 
// (\keyboard_inst|tx_queue|queue_mem~8_q )) # (!\keyboard_inst|tx_queue|read_addr [0] & ((\keyboard_inst|tx_queue|queue_mem~0_q )))))

	.dataa(\keyboard_inst|tx_queue|read_addr [1]),
	.datab(\keyboard_inst|tx_queue|queue_mem~8_q ),
	.datac(\keyboard_inst|tx_queue|queue_mem~0_q ),
	.datad(\keyboard_inst|tx_queue|read_addr [0]),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~66_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~66 .lut_mask = 16'hEE50;
defparam \keyboard_inst|tx_queue|queue_mem~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N3
dffeas \keyboard_inst|tx_queue|queue_mem~24 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~24 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~24 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y8_N25
dffeas \keyboard_inst|tx_queue|queue_mem~16 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~16 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N2
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~67 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~67_combout  = (\keyboard_inst|tx_queue|queue_mem~66_combout  & (((\keyboard_inst|tx_queue|queue_mem~24_q )) # (!\keyboard_inst|tx_queue|read_addr [1]))) # (!\keyboard_inst|tx_queue|queue_mem~66_combout  & 
// (\keyboard_inst|tx_queue|read_addr [1] & ((\keyboard_inst|tx_queue|queue_mem~16_q ))))

	.dataa(\keyboard_inst|tx_queue|queue_mem~66_combout ),
	.datab(\keyboard_inst|tx_queue|read_addr [1]),
	.datac(\keyboard_inst|tx_queue|queue_mem~24_q ),
	.datad(\keyboard_inst|tx_queue|queue_mem~16_q ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~67_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~67 .lut_mask = 16'hE6A2;
defparam \keyboard_inst|tx_queue|queue_mem~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N1
dffeas \keyboard_inst|tx_queue|queue_mem~40 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~40 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~40 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N11
dffeas \keyboard_inst|tx_queue|queue_mem~56 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~56 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~56 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y7_N19
dffeas \keyboard_inst|tx_queue|queue_mem~32 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~32 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~32 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y7_N25
dffeas \keyboard_inst|tx_queue|queue_mem~48 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~48 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~48 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N18
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~64 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~64_combout  = (\keyboard_inst|tx_queue|read_addr [1] & ((\keyboard_inst|tx_queue|read_addr [0]) # ((\keyboard_inst|tx_queue|queue_mem~48_q )))) # (!\keyboard_inst|tx_queue|read_addr [1] & 
// (!\keyboard_inst|tx_queue|read_addr [0] & (\keyboard_inst|tx_queue|queue_mem~32_q )))

	.dataa(\keyboard_inst|tx_queue|read_addr [1]),
	.datab(\keyboard_inst|tx_queue|read_addr [0]),
	.datac(\keyboard_inst|tx_queue|queue_mem~32_q ),
	.datad(\keyboard_inst|tx_queue|queue_mem~48_q ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~64_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~64 .lut_mask = 16'hBA98;
defparam \keyboard_inst|tx_queue|queue_mem~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N10
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~65 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~65_combout  = (\keyboard_inst|tx_queue|read_addr [0] & ((\keyboard_inst|tx_queue|queue_mem~64_combout  & ((\keyboard_inst|tx_queue|queue_mem~56_q ))) # (!\keyboard_inst|tx_queue|queue_mem~64_combout  & 
// (\keyboard_inst|tx_queue|queue_mem~40_q )))) # (!\keyboard_inst|tx_queue|read_addr [0] & (((\keyboard_inst|tx_queue|queue_mem~64_combout ))))

	.dataa(\keyboard_inst|tx_queue|read_addr [0]),
	.datab(\keyboard_inst|tx_queue|queue_mem~40_q ),
	.datac(\keyboard_inst|tx_queue|queue_mem~56_q ),
	.datad(\keyboard_inst|tx_queue|queue_mem~64_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~65_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~65 .lut_mask = 16'hF588;
defparam \keyboard_inst|tx_queue|queue_mem~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N26
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~68 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~68_combout  = (\keyboard_inst|tx_queue|read_addr [2] & ((\keyboard_inst|tx_queue|queue_mem~65_combout ))) # (!\keyboard_inst|tx_queue|read_addr [2] & (\keyboard_inst|tx_queue|queue_mem~67_combout ))

	.dataa(\keyboard_inst|tx_queue|queue_mem~67_combout ),
	.datab(gnd),
	.datac(\keyboard_inst|tx_queue|read_addr [2]),
	.datad(\keyboard_inst|tx_queue|queue_mem~65_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~68_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~68 .lut_mask = 16'hFA0A;
defparam \keyboard_inst|tx_queue|queue_mem~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N27
dffeas \keyboard_inst|ps2_host_inst|tx_hold[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|tx_queue|queue_mem~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(\keyboard_inst|ps2_host_inst|timer[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|tx_hold [0]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|tx_hold[0] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|tx_hold[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N28
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|WideXnor0~0 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|WideXnor0~0_combout  = \keyboard_inst|ps2_host_inst|tx_hold [2] $ (\keyboard_inst|ps2_host_inst|tx_hold [1] $ (\keyboard_inst|ps2_host_inst|tx_hold [3] $ (\keyboard_inst|ps2_host_inst|tx_hold [0])))

	.dataa(\keyboard_inst|ps2_host_inst|tx_hold [2]),
	.datab(\keyboard_inst|ps2_host_inst|tx_hold [1]),
	.datac(\keyboard_inst|ps2_host_inst|tx_hold [3]),
	.datad(\keyboard_inst|ps2_host_inst|tx_hold [0]),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|WideXnor0~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|WideXnor0~0 .lut_mask = 16'h6996;
defparam \keyboard_inst|ps2_host_inst|WideXnor0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N2
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|timer[0]~13 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|timer[0]~13_combout  = \keyboard_inst|ps2_host_inst|timer [0] $ (VCC)
// \keyboard_inst|ps2_host_inst|timer[0]~14  = CARRY(\keyboard_inst|ps2_host_inst|timer [0])

	.dataa(gnd),
	.datab(\keyboard_inst|ps2_host_inst|timer [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|timer[0]~13_combout ),
	.cout(\keyboard_inst|ps2_host_inst|timer[0]~14 ));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|timer[0]~13 .lut_mask = 16'h33CC;
defparam \keyboard_inst|ps2_host_inst|timer[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N0
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|timer[1]~16 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|timer[1]~16_combout  = ((\keyboard_inst|ps2_host_inst|WideNor0~3_combout ) # ((!\keyboard_inst|ps2_host_inst|prev_tx_req~q  & \keyboard_inst|tx_req~combout ))) # (!\rst~q )

	.dataa(\rst~q ),
	.datab(\keyboard_inst|ps2_host_inst|prev_tx_req~q ),
	.datac(\keyboard_inst|tx_req~combout ),
	.datad(\keyboard_inst|ps2_host_inst|WideNor0~3_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|timer[1]~16_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|timer[1]~16 .lut_mask = 16'hFF75;
defparam \keyboard_inst|ps2_host_inst|timer[1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y9_N3
dffeas \keyboard_inst|ps2_host_inst|timer[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|timer[0]~13_combout ),
	.asdata(\rst~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\keyboard_inst|ps2_host_inst|timer[1]~15_combout ),
	.ena(\keyboard_inst|ps2_host_inst|timer[1]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|timer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|timer[0] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|timer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N4
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|timer[1]~17 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|timer[1]~17_combout  = (\keyboard_inst|ps2_host_inst|timer [1] & (\keyboard_inst|ps2_host_inst|timer[0]~14  & VCC)) # (!\keyboard_inst|ps2_host_inst|timer [1] & (!\keyboard_inst|ps2_host_inst|timer[0]~14 ))
// \keyboard_inst|ps2_host_inst|timer[1]~18  = CARRY((!\keyboard_inst|ps2_host_inst|timer [1] & !\keyboard_inst|ps2_host_inst|timer[0]~14 ))

	.dataa(gnd),
	.datab(\keyboard_inst|ps2_host_inst|timer [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\keyboard_inst|ps2_host_inst|timer[0]~14 ),
	.combout(\keyboard_inst|ps2_host_inst|timer[1]~17_combout ),
	.cout(\keyboard_inst|ps2_host_inst|timer[1]~18 ));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|timer[1]~17 .lut_mask = 16'hC303;
defparam \keyboard_inst|ps2_host_inst|timer[1]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y9_N5
dffeas \keyboard_inst|ps2_host_inst|timer[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|timer[1]~17_combout ),
	.asdata(\rst~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\keyboard_inst|ps2_host_inst|timer[1]~15_combout ),
	.ena(\keyboard_inst|ps2_host_inst|timer[1]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|timer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|timer[1] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|timer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N6
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|timer[2]~19 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|timer[2]~19_combout  = (\keyboard_inst|ps2_host_inst|timer [2] & ((GND) # (!\keyboard_inst|ps2_host_inst|timer[1]~18 ))) # (!\keyboard_inst|ps2_host_inst|timer [2] & (\keyboard_inst|ps2_host_inst|timer[1]~18  $ (GND)))
// \keyboard_inst|ps2_host_inst|timer[2]~20  = CARRY((\keyboard_inst|ps2_host_inst|timer [2]) # (!\keyboard_inst|ps2_host_inst|timer[1]~18 ))

	.dataa(\keyboard_inst|ps2_host_inst|timer [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\keyboard_inst|ps2_host_inst|timer[1]~18 ),
	.combout(\keyboard_inst|ps2_host_inst|timer[2]~19_combout ),
	.cout(\keyboard_inst|ps2_host_inst|timer[2]~20 ));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|timer[2]~19 .lut_mask = 16'h5AAF;
defparam \keyboard_inst|ps2_host_inst|timer[2]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y9_N7
dffeas \keyboard_inst|ps2_host_inst|timer[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|timer[2]~19_combout ),
	.asdata(\rst~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\keyboard_inst|ps2_host_inst|timer[1]~15_combout ),
	.ena(\keyboard_inst|ps2_host_inst|timer[1]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|timer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|timer[2] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|timer[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N8
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|timer[3]~21 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|timer[3]~21_combout  = (\keyboard_inst|ps2_host_inst|timer [3] & (\keyboard_inst|ps2_host_inst|timer[2]~20  & VCC)) # (!\keyboard_inst|ps2_host_inst|timer [3] & (!\keyboard_inst|ps2_host_inst|timer[2]~20 ))
// \keyboard_inst|ps2_host_inst|timer[3]~22  = CARRY((!\keyboard_inst|ps2_host_inst|timer [3] & !\keyboard_inst|ps2_host_inst|timer[2]~20 ))

	.dataa(gnd),
	.datab(\keyboard_inst|ps2_host_inst|timer [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\keyboard_inst|ps2_host_inst|timer[2]~20 ),
	.combout(\keyboard_inst|ps2_host_inst|timer[3]~21_combout ),
	.cout(\keyboard_inst|ps2_host_inst|timer[3]~22 ));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|timer[3]~21 .lut_mask = 16'hC303;
defparam \keyboard_inst|ps2_host_inst|timer[3]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y9_N9
dffeas \keyboard_inst|ps2_host_inst|timer[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|timer[3]~21_combout ),
	.asdata(\rst~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\keyboard_inst|ps2_host_inst|timer[1]~15_combout ),
	.ena(\keyboard_inst|ps2_host_inst|timer[1]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|timer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|timer[3] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|timer[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N0
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|WideNor0~0 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|WideNor0~0_combout  = (!\keyboard_inst|ps2_host_inst|timer [2] & (!\keyboard_inst|ps2_host_inst|timer [3] & (!\keyboard_inst|ps2_host_inst|timer [1] & !\keyboard_inst|ps2_host_inst|timer [0])))

	.dataa(\keyboard_inst|ps2_host_inst|timer [2]),
	.datab(\keyboard_inst|ps2_host_inst|timer [3]),
	.datac(\keyboard_inst|ps2_host_inst|timer [1]),
	.datad(\keyboard_inst|ps2_host_inst|timer [0]),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|WideNor0~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|WideNor0~0 .lut_mask = 16'h0001;
defparam \keyboard_inst|ps2_host_inst|WideNor0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N10
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|timer[4]~23 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|timer[4]~23_combout  = (\keyboard_inst|ps2_host_inst|timer [4] & ((GND) # (!\keyboard_inst|ps2_host_inst|timer[3]~22 ))) # (!\keyboard_inst|ps2_host_inst|timer [4] & (\keyboard_inst|ps2_host_inst|timer[3]~22  $ (GND)))
// \keyboard_inst|ps2_host_inst|timer[4]~24  = CARRY((\keyboard_inst|ps2_host_inst|timer [4]) # (!\keyboard_inst|ps2_host_inst|timer[3]~22 ))

	.dataa(\keyboard_inst|ps2_host_inst|timer [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\keyboard_inst|ps2_host_inst|timer[3]~22 ),
	.combout(\keyboard_inst|ps2_host_inst|timer[4]~23_combout ),
	.cout(\keyboard_inst|ps2_host_inst|timer[4]~24 ));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|timer[4]~23 .lut_mask = 16'h5AAF;
defparam \keyboard_inst|ps2_host_inst|timer[4]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y9_N11
dffeas \keyboard_inst|ps2_host_inst|timer[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|timer[4]~23_combout ),
	.asdata(\rst~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\keyboard_inst|ps2_host_inst|timer[1]~15_combout ),
	.ena(\keyboard_inst|ps2_host_inst|timer[1]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|timer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|timer[4] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|timer[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N12
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|timer[5]~25 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|timer[5]~25_combout  = (\keyboard_inst|ps2_host_inst|timer [5] & (\keyboard_inst|ps2_host_inst|timer[4]~24  & VCC)) # (!\keyboard_inst|ps2_host_inst|timer [5] & (!\keyboard_inst|ps2_host_inst|timer[4]~24 ))
// \keyboard_inst|ps2_host_inst|timer[5]~26  = CARRY((!\keyboard_inst|ps2_host_inst|timer [5] & !\keyboard_inst|ps2_host_inst|timer[4]~24 ))

	.dataa(\keyboard_inst|ps2_host_inst|timer [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\keyboard_inst|ps2_host_inst|timer[4]~24 ),
	.combout(\keyboard_inst|ps2_host_inst|timer[5]~25_combout ),
	.cout(\keyboard_inst|ps2_host_inst|timer[5]~26 ));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|timer[5]~25 .lut_mask = 16'hA505;
defparam \keyboard_inst|ps2_host_inst|timer[5]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y9_N13
dffeas \keyboard_inst|ps2_host_inst|timer[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|timer[5]~25_combout ),
	.asdata(\rst~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\keyboard_inst|ps2_host_inst|timer[1]~15_combout ),
	.ena(\keyboard_inst|ps2_host_inst|timer[1]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|timer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|timer[5] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|timer[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N14
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|timer[6]~27 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|timer[6]~27_combout  = (\keyboard_inst|ps2_host_inst|timer [6] & ((GND) # (!\keyboard_inst|ps2_host_inst|timer[5]~26 ))) # (!\keyboard_inst|ps2_host_inst|timer [6] & (\keyboard_inst|ps2_host_inst|timer[5]~26  $ (GND)))
// \keyboard_inst|ps2_host_inst|timer[6]~28  = CARRY((\keyboard_inst|ps2_host_inst|timer [6]) # (!\keyboard_inst|ps2_host_inst|timer[5]~26 ))

	.dataa(gnd),
	.datab(\keyboard_inst|ps2_host_inst|timer [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\keyboard_inst|ps2_host_inst|timer[5]~26 ),
	.combout(\keyboard_inst|ps2_host_inst|timer[6]~27_combout ),
	.cout(\keyboard_inst|ps2_host_inst|timer[6]~28 ));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|timer[6]~27 .lut_mask = 16'h3CCF;
defparam \keyboard_inst|ps2_host_inst|timer[6]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y9_N15
dffeas \keyboard_inst|ps2_host_inst|timer[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|timer[6]~27_combout ),
	.asdata(\rst~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\keyboard_inst|ps2_host_inst|timer[1]~15_combout ),
	.ena(\keyboard_inst|ps2_host_inst|timer[1]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|timer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|timer[6] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|timer[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N16
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|timer[7]~29 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|timer[7]~29_combout  = (\keyboard_inst|ps2_host_inst|timer [7] & (\keyboard_inst|ps2_host_inst|timer[6]~28  & VCC)) # (!\keyboard_inst|ps2_host_inst|timer [7] & (!\keyboard_inst|ps2_host_inst|timer[6]~28 ))
// \keyboard_inst|ps2_host_inst|timer[7]~30  = CARRY((!\keyboard_inst|ps2_host_inst|timer [7] & !\keyboard_inst|ps2_host_inst|timer[6]~28 ))

	.dataa(gnd),
	.datab(\keyboard_inst|ps2_host_inst|timer [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\keyboard_inst|ps2_host_inst|timer[6]~28 ),
	.combout(\keyboard_inst|ps2_host_inst|timer[7]~29_combout ),
	.cout(\keyboard_inst|ps2_host_inst|timer[7]~30 ));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|timer[7]~29 .lut_mask = 16'hC303;
defparam \keyboard_inst|ps2_host_inst|timer[7]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y9_N17
dffeas \keyboard_inst|ps2_host_inst|timer[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|timer[7]~29_combout ),
	.asdata(\rst~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\keyboard_inst|ps2_host_inst|timer[1]~15_combout ),
	.ena(\keyboard_inst|ps2_host_inst|timer[1]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|timer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|timer[7] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|timer[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N18
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|timer[8]~31 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|timer[8]~31_combout  = (\keyboard_inst|ps2_host_inst|timer [8] & ((GND) # (!\keyboard_inst|ps2_host_inst|timer[7]~30 ))) # (!\keyboard_inst|ps2_host_inst|timer [8] & (\keyboard_inst|ps2_host_inst|timer[7]~30  $ (GND)))
// \keyboard_inst|ps2_host_inst|timer[8]~32  = CARRY((\keyboard_inst|ps2_host_inst|timer [8]) # (!\keyboard_inst|ps2_host_inst|timer[7]~30 ))

	.dataa(gnd),
	.datab(\keyboard_inst|ps2_host_inst|timer [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\keyboard_inst|ps2_host_inst|timer[7]~30 ),
	.combout(\keyboard_inst|ps2_host_inst|timer[8]~31_combout ),
	.cout(\keyboard_inst|ps2_host_inst|timer[8]~32 ));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|timer[8]~31 .lut_mask = 16'h3CCF;
defparam \keyboard_inst|ps2_host_inst|timer[8]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y9_N19
dffeas \keyboard_inst|ps2_host_inst|timer[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|timer[8]~31_combout ),
	.asdata(\rst~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\keyboard_inst|ps2_host_inst|timer[1]~15_combout ),
	.ena(\keyboard_inst|ps2_host_inst|timer[1]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|timer [8]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|timer[8] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|timer[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N20
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|timer[9]~33 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|timer[9]~33_combout  = (\keyboard_inst|ps2_host_inst|timer [9] & (\keyboard_inst|ps2_host_inst|timer[8]~32  & VCC)) # (!\keyboard_inst|ps2_host_inst|timer [9] & (!\keyboard_inst|ps2_host_inst|timer[8]~32 ))
// \keyboard_inst|ps2_host_inst|timer[9]~34  = CARRY((!\keyboard_inst|ps2_host_inst|timer [9] & !\keyboard_inst|ps2_host_inst|timer[8]~32 ))

	.dataa(gnd),
	.datab(\keyboard_inst|ps2_host_inst|timer [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\keyboard_inst|ps2_host_inst|timer[8]~32 ),
	.combout(\keyboard_inst|ps2_host_inst|timer[9]~33_combout ),
	.cout(\keyboard_inst|ps2_host_inst|timer[9]~34 ));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|timer[9]~33 .lut_mask = 16'hC303;
defparam \keyboard_inst|ps2_host_inst|timer[9]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y9_N21
dffeas \keyboard_inst|ps2_host_inst|timer[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|timer[9]~33_combout ),
	.asdata(\rst~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\keyboard_inst|ps2_host_inst|timer[1]~15_combout ),
	.ena(\keyboard_inst|ps2_host_inst|timer[1]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|timer [9]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|timer[9] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|timer[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N22
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|timer[10]~35 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|timer[10]~35_combout  = (\keyboard_inst|ps2_host_inst|timer [10] & ((GND) # (!\keyboard_inst|ps2_host_inst|timer[9]~34 ))) # (!\keyboard_inst|ps2_host_inst|timer [10] & (\keyboard_inst|ps2_host_inst|timer[9]~34  $ (GND)))
// \keyboard_inst|ps2_host_inst|timer[10]~36  = CARRY((\keyboard_inst|ps2_host_inst|timer [10]) # (!\keyboard_inst|ps2_host_inst|timer[9]~34 ))

	.dataa(\keyboard_inst|ps2_host_inst|timer [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\keyboard_inst|ps2_host_inst|timer[9]~34 ),
	.combout(\keyboard_inst|ps2_host_inst|timer[10]~35_combout ),
	.cout(\keyboard_inst|ps2_host_inst|timer[10]~36 ));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|timer[10]~35 .lut_mask = 16'h5AAF;
defparam \keyboard_inst|ps2_host_inst|timer[10]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y9_N23
dffeas \keyboard_inst|ps2_host_inst|timer[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|timer[10]~35_combout ),
	.asdata(\rst~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\keyboard_inst|ps2_host_inst|timer[1]~15_combout ),
	.ena(\keyboard_inst|ps2_host_inst|timer[1]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|timer [10]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|timer[10] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|timer[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N24
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|timer[11]~37 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|timer[11]~37_combout  = (\keyboard_inst|ps2_host_inst|timer [11] & (\keyboard_inst|ps2_host_inst|timer[10]~36  & VCC)) # (!\keyboard_inst|ps2_host_inst|timer [11] & (!\keyboard_inst|ps2_host_inst|timer[10]~36 ))
// \keyboard_inst|ps2_host_inst|timer[11]~38  = CARRY((!\keyboard_inst|ps2_host_inst|timer [11] & !\keyboard_inst|ps2_host_inst|timer[10]~36 ))

	.dataa(gnd),
	.datab(\keyboard_inst|ps2_host_inst|timer [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\keyboard_inst|ps2_host_inst|timer[10]~36 ),
	.combout(\keyboard_inst|ps2_host_inst|timer[11]~37_combout ),
	.cout(\keyboard_inst|ps2_host_inst|timer[11]~38 ));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|timer[11]~37 .lut_mask = 16'hC303;
defparam \keyboard_inst|ps2_host_inst|timer[11]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y9_N25
dffeas \keyboard_inst|ps2_host_inst|timer[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|timer[11]~37_combout ),
	.asdata(\rst~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\keyboard_inst|ps2_host_inst|timer[1]~15_combout ),
	.ena(\keyboard_inst|ps2_host_inst|timer[1]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|timer [11]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|timer[11] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|timer[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N30
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|WideNor0~2 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|WideNor0~2_combout  = (!\keyboard_inst|ps2_host_inst|timer [11] & (!\keyboard_inst|ps2_host_inst|timer [9] & (!\keyboard_inst|ps2_host_inst|timer [10] & !\keyboard_inst|ps2_host_inst|timer [8])))

	.dataa(\keyboard_inst|ps2_host_inst|timer [11]),
	.datab(\keyboard_inst|ps2_host_inst|timer [9]),
	.datac(\keyboard_inst|ps2_host_inst|timer [10]),
	.datad(\keyboard_inst|ps2_host_inst|timer [8]),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|WideNor0~2_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|WideNor0~2 .lut_mask = 16'h0001;
defparam \keyboard_inst|ps2_host_inst|WideNor0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N26
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|timer[12]~39 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|timer[12]~39_combout  = \keyboard_inst|ps2_host_inst|timer [12] $ (\keyboard_inst|ps2_host_inst|timer[11]~38 )

	.dataa(\keyboard_inst|ps2_host_inst|timer [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\keyboard_inst|ps2_host_inst|timer[11]~38 ),
	.combout(\keyboard_inst|ps2_host_inst|timer[12]~39_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|timer[12]~39 .lut_mask = 16'h5A5A;
defparam \keyboard_inst|ps2_host_inst|timer[12]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y9_N27
dffeas \keyboard_inst|ps2_host_inst|timer[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|timer[12]~39_combout ),
	.asdata(\rst~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\keyboard_inst|ps2_host_inst|timer[1]~15_combout ),
	.ena(\keyboard_inst|ps2_host_inst|timer[1]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|timer [12]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|timer[12] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|timer[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N28
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|WideNor0~1 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|WideNor0~1_combout  = (!\keyboard_inst|ps2_host_inst|timer [5] & (!\keyboard_inst|ps2_host_inst|timer [7] & (!\keyboard_inst|ps2_host_inst|timer [6] & !\keyboard_inst|ps2_host_inst|timer [4])))

	.dataa(\keyboard_inst|ps2_host_inst|timer [5]),
	.datab(\keyboard_inst|ps2_host_inst|timer [7]),
	.datac(\keyboard_inst|ps2_host_inst|timer [6]),
	.datad(\keyboard_inst|ps2_host_inst|timer [4]),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|WideNor0~1_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|WideNor0~1 .lut_mask = 16'h0001;
defparam \keyboard_inst|ps2_host_inst|WideNor0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N16
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|WideNor0~3 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|WideNor0~3_combout  = (((\keyboard_inst|ps2_host_inst|timer [12]) # (!\keyboard_inst|ps2_host_inst|WideNor0~1_combout )) # (!\keyboard_inst|ps2_host_inst|WideNor0~2_combout )) # 
// (!\keyboard_inst|ps2_host_inst|WideNor0~0_combout )

	.dataa(\keyboard_inst|ps2_host_inst|WideNor0~0_combout ),
	.datab(\keyboard_inst|ps2_host_inst|WideNor0~2_combout ),
	.datac(\keyboard_inst|ps2_host_inst|timer [12]),
	.datad(\keyboard_inst|ps2_host_inst|WideNor0~1_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|WideNor0~3_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|WideNor0~3 .lut_mask = 16'hF7FF;
defparam \keyboard_inst|ps2_host_inst|WideNor0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N12
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|tx_shift_reg~6 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|tx_shift_reg~6_combout  = ((\keyboard_inst|ps2_host_inst|WideXnor0~1_combout  $ (!\keyboard_inst|ps2_host_inst|WideXnor0~0_combout )) # (!\rst~q )) # (!\keyboard_inst|ps2_host_inst|WideNor0~3_combout )

	.dataa(\keyboard_inst|ps2_host_inst|WideXnor0~1_combout ),
	.datab(\keyboard_inst|ps2_host_inst|WideXnor0~0_combout ),
	.datac(\keyboard_inst|ps2_host_inst|WideNor0~3_combout ),
	.datad(\rst~q ),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|tx_shift_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg~6 .lut_mask = 16'h9FFF;
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N10
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|tx_shift_reg~12 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|tx_shift_reg~12_combout  = (\keyboard_inst|ps2_host_inst|WideNor0~3_combout ) # (((\keyboard_inst|ps2_host_inst|prev_ps2_clk~q  & !\keyboard_inst|ps2_host_inst|ps2_clk_s~q )) # (!\rst~q ))

	.dataa(\keyboard_inst|ps2_host_inst|WideNor0~3_combout ),
	.datab(\keyboard_inst|ps2_host_inst|prev_ps2_clk~q ),
	.datac(\rst~q ),
	.datad(\keyboard_inst|ps2_host_inst|ps2_clk_s~q ),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|tx_shift_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg~12 .lut_mask = 16'hAFEF;
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N13
dffeas \keyboard_inst|ps2_host_inst|tx_shift_reg[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|tx_shift_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard_inst|ps2_host_inst|tx_shift_reg~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|tx_shift_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg[9] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N14
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|tx_shift_reg~11 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|tx_shift_reg~11_combout  = (\keyboard_inst|ps2_host_inst|WideNor0~3_combout  & ((\keyboard_inst|ps2_host_inst|tx_hold [7]))) # (!\keyboard_inst|ps2_host_inst|WideNor0~3_combout  & (\keyboard_inst|ps2_host_inst|tx_shift_reg 
// [9]))

	.dataa(\keyboard_inst|ps2_host_inst|tx_shift_reg [9]),
	.datab(\keyboard_inst|ps2_host_inst|WideNor0~3_combout ),
	.datac(gnd),
	.datad(\keyboard_inst|ps2_host_inst|tx_hold [7]),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|tx_shift_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg~11 .lut_mask = 16'hEE22;
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N15
dffeas \keyboard_inst|ps2_host_inst|tx_shift_reg[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|tx_shift_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\rst~q ),
	.ena(\keyboard_inst|ps2_host_inst|tx_shift_reg~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|tx_shift_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg[8] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N4
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|tx_shift_reg~10 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|tx_shift_reg~10_combout  = (\keyboard_inst|ps2_host_inst|WideNor0~3_combout  & (\keyboard_inst|ps2_host_inst|tx_hold [6])) # (!\keyboard_inst|ps2_host_inst|WideNor0~3_combout  & ((\keyboard_inst|ps2_host_inst|tx_shift_reg 
// [8])))

	.dataa(\keyboard_inst|ps2_host_inst|tx_hold [6]),
	.datab(\keyboard_inst|ps2_host_inst|WideNor0~3_combout ),
	.datac(gnd),
	.datad(\keyboard_inst|ps2_host_inst|tx_shift_reg [8]),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|tx_shift_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg~10 .lut_mask = 16'hBB88;
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N5
dffeas \keyboard_inst|ps2_host_inst|tx_shift_reg[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|tx_shift_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\rst~q ),
	.ena(\keyboard_inst|ps2_host_inst|tx_shift_reg~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|tx_shift_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg[7] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N10
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|tx_shift_reg~9 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|tx_shift_reg~9_combout  = (\keyboard_inst|ps2_host_inst|WideNor0~3_combout  & ((\keyboard_inst|ps2_host_inst|tx_hold [5]))) # (!\keyboard_inst|ps2_host_inst|WideNor0~3_combout  & (\keyboard_inst|ps2_host_inst|tx_shift_reg 
// [7]))

	.dataa(\keyboard_inst|ps2_host_inst|tx_shift_reg [7]),
	.datab(\keyboard_inst|ps2_host_inst|WideNor0~3_combout ),
	.datac(gnd),
	.datad(\keyboard_inst|ps2_host_inst|tx_hold [5]),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|tx_shift_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg~9 .lut_mask = 16'hEE22;
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N11
dffeas \keyboard_inst|ps2_host_inst|tx_shift_reg[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|tx_shift_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\rst~q ),
	.ena(\keyboard_inst|ps2_host_inst|tx_shift_reg~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|tx_shift_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg[6] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N24
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|tx_shift_reg~8 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|tx_shift_reg~8_combout  = (\keyboard_inst|ps2_host_inst|WideNor0~3_combout  & ((\keyboard_inst|ps2_host_inst|tx_hold [4]))) # (!\keyboard_inst|ps2_host_inst|WideNor0~3_combout  & (\keyboard_inst|ps2_host_inst|tx_shift_reg 
// [6]))

	.dataa(\keyboard_inst|ps2_host_inst|tx_shift_reg [6]),
	.datab(\keyboard_inst|ps2_host_inst|WideNor0~3_combout ),
	.datac(gnd),
	.datad(\keyboard_inst|ps2_host_inst|tx_hold [4]),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|tx_shift_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg~8 .lut_mask = 16'hEE22;
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N25
dffeas \keyboard_inst|ps2_host_inst|tx_shift_reg[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|tx_shift_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\rst~q ),
	.ena(\keyboard_inst|ps2_host_inst|tx_shift_reg~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|tx_shift_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg[5] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N6
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|tx_shift_reg~7 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|tx_shift_reg~7_combout  = (\keyboard_inst|ps2_host_inst|WideNor0~3_combout  & (\keyboard_inst|ps2_host_inst|tx_hold [3])) # (!\keyboard_inst|ps2_host_inst|WideNor0~3_combout  & ((\keyboard_inst|ps2_host_inst|tx_shift_reg 
// [5])))

	.dataa(\keyboard_inst|ps2_host_inst|tx_hold [3]),
	.datab(\keyboard_inst|ps2_host_inst|WideNor0~3_combout ),
	.datac(gnd),
	.datad(\keyboard_inst|ps2_host_inst|tx_shift_reg [5]),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|tx_shift_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg~7 .lut_mask = 16'hBB88;
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N7
dffeas \keyboard_inst|ps2_host_inst|tx_shift_reg[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|tx_shift_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\rst~q ),
	.ena(\keyboard_inst|ps2_host_inst|tx_shift_reg~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|tx_shift_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg[4] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N20
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|tx_shift_reg~5 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|tx_shift_reg~5_combout  = (\keyboard_inst|ps2_host_inst|WideNor0~3_combout  & ((\keyboard_inst|ps2_host_inst|tx_hold [2]))) # (!\keyboard_inst|ps2_host_inst|WideNor0~3_combout  & (\keyboard_inst|ps2_host_inst|tx_shift_reg 
// [4]))

	.dataa(\keyboard_inst|ps2_host_inst|tx_shift_reg [4]),
	.datab(\keyboard_inst|ps2_host_inst|WideNor0~3_combout ),
	.datac(gnd),
	.datad(\keyboard_inst|ps2_host_inst|tx_hold [2]),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|tx_shift_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg~5 .lut_mask = 16'hEE22;
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N21
dffeas \keyboard_inst|ps2_host_inst|tx_shift_reg[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|tx_shift_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\rst~q ),
	.ena(\keyboard_inst|ps2_host_inst|tx_shift_reg~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|tx_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg[3] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N2
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|tx_shift_reg~4 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|tx_shift_reg~4_combout  = (\keyboard_inst|ps2_host_inst|WideNor0~3_combout  & ((\keyboard_inst|ps2_host_inst|tx_hold [1]))) # (!\keyboard_inst|ps2_host_inst|WideNor0~3_combout  & (\keyboard_inst|ps2_host_inst|tx_shift_reg 
// [3]))

	.dataa(\keyboard_inst|ps2_host_inst|tx_shift_reg [3]),
	.datab(\keyboard_inst|ps2_host_inst|WideNor0~3_combout ),
	.datac(gnd),
	.datad(\keyboard_inst|ps2_host_inst|tx_hold [1]),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|tx_shift_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg~4 .lut_mask = 16'hEE22;
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N3
dffeas \keyboard_inst|ps2_host_inst|tx_shift_reg[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|tx_shift_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\rst~q ),
	.ena(\keyboard_inst|ps2_host_inst|tx_shift_reg~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|tx_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg[2] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N8
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|tx_shift_reg~3 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|tx_shift_reg~3_combout  = (\keyboard_inst|ps2_host_inst|WideNor0~3_combout  & (\keyboard_inst|ps2_host_inst|tx_hold [0])) # (!\keyboard_inst|ps2_host_inst|WideNor0~3_combout  & ((\keyboard_inst|ps2_host_inst|tx_shift_reg 
// [2])))

	.dataa(\keyboard_inst|ps2_host_inst|tx_hold [0]),
	.datab(\keyboard_inst|ps2_host_inst|WideNor0~3_combout ),
	.datac(gnd),
	.datad(\keyboard_inst|ps2_host_inst|tx_shift_reg [2]),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|tx_shift_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg~3 .lut_mask = 16'hBB88;
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N9
dffeas \keyboard_inst|ps2_host_inst|tx_shift_reg[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|tx_shift_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\rst~q ),
	.ena(\keyboard_inst|ps2_host_inst|tx_shift_reg~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|tx_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg[1] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N18
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|tx_shift_reg~2 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|tx_shift_reg~2_combout  = ((!\keyboard_inst|ps2_host_inst|WideNor0~3_combout  & \keyboard_inst|ps2_host_inst|tx_shift_reg [1])) # (!\rst~q )

	.dataa(\rst~q ),
	.datab(\keyboard_inst|ps2_host_inst|WideNor0~3_combout ),
	.datac(\keyboard_inst|ps2_host_inst|tx_shift_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|tx_shift_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg~2 .lut_mask = 16'h7575;
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N19
dffeas \keyboard_inst|ps2_host_inst|tx_shift_reg[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|tx_shift_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard_inst|ps2_host_inst|tx_shift_reg~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|tx_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg[0] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N22
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|WideAnd0~0 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|WideAnd0~0_combout  = (\keyboard_inst|ps2_host_inst|tx_shift_reg [9] & (\keyboard_inst|ps2_host_inst|tx_shift_reg [0] & (\keyboard_inst|ps2_host_inst|tx_shift_reg [1] & \keyboard_inst|ps2_host_inst|tx_shift_reg [2])))

	.dataa(\keyboard_inst|ps2_host_inst|tx_shift_reg [9]),
	.datab(\keyboard_inst|ps2_host_inst|tx_shift_reg [0]),
	.datac(\keyboard_inst|ps2_host_inst|tx_shift_reg [1]),
	.datad(\keyboard_inst|ps2_host_inst|tx_shift_reg [2]),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|WideAnd0~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|WideAnd0~0 .lut_mask = 16'h8000;
defparam \keyboard_inst|ps2_host_inst|WideAnd0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N16
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|WideAnd0~1 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|WideAnd0~1_combout  = (\keyboard_inst|ps2_host_inst|tx_shift_reg [4] & (\keyboard_inst|ps2_host_inst|tx_shift_reg [5] & (\keyboard_inst|ps2_host_inst|tx_shift_reg [3] & \keyboard_inst|ps2_host_inst|tx_shift_reg [6])))

	.dataa(\keyboard_inst|ps2_host_inst|tx_shift_reg [4]),
	.datab(\keyboard_inst|ps2_host_inst|tx_shift_reg [5]),
	.datac(\keyboard_inst|ps2_host_inst|tx_shift_reg [3]),
	.datad(\keyboard_inst|ps2_host_inst|tx_shift_reg [6]),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|WideAnd0~1_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|WideAnd0~1 .lut_mask = 16'h8000;
defparam \keyboard_inst|ps2_host_inst|WideAnd0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N26
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|WideAnd0~2 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|WideAnd0~2_combout  = (\keyboard_inst|ps2_host_inst|WideAnd0~0_combout  & (\keyboard_inst|ps2_host_inst|tx_shift_reg [7] & (\keyboard_inst|ps2_host_inst|tx_shift_reg [8] & \keyboard_inst|ps2_host_inst|WideAnd0~1_combout )))

	.dataa(\keyboard_inst|ps2_host_inst|WideAnd0~0_combout ),
	.datab(\keyboard_inst|ps2_host_inst|tx_shift_reg [7]),
	.datac(\keyboard_inst|ps2_host_inst|tx_shift_reg [8]),
	.datad(\keyboard_inst|ps2_host_inst|WideAnd0~1_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|WideAnd0~2_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|WideAnd0~2 .lut_mask = 16'h8000;
defparam \keyboard_inst|ps2_host_inst|WideAnd0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N27
dffeas \keyboard_inst|ps2_host_inst|prev_tx_last (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|WideAnd0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|prev_tx_last~q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|prev_tx_last .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|prev_tx_last .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N12
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|tx_done~0 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|tx_done~0_combout  = (!\keyboard_inst|ps2_host_inst|tx_ready~q  & ((\keyboard_inst|ps2_host_inst|tx_done~q ) # ((!\keyboard_inst|ps2_host_inst|prev_tx_last~q  & \keyboard_inst|ps2_host_inst|WideAnd0~2_combout ))))

	.dataa(\keyboard_inst|ps2_host_inst|prev_tx_last~q ),
	.datab(\keyboard_inst|ps2_host_inst|WideAnd0~2_combout ),
	.datac(\keyboard_inst|ps2_host_inst|tx_done~q ),
	.datad(\keyboard_inst|ps2_host_inst|tx_ready~q ),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|tx_done~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|tx_done~0 .lut_mask = 16'h00F4;
defparam \keyboard_inst|ps2_host_inst|tx_done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N13
dffeas \keyboard_inst|ps2_host_inst|tx_done (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|tx_done~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|tx_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|tx_done .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|tx_done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N0
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|tx_ready~1 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|tx_ready~1_combout  = (\keyboard_inst|ps2_host_inst|prev_ps2_clk~q  & (!\keyboard_inst|ps2_host_inst|ps2_clk_s~q  & (!\keyboard_inst|ps2_host_inst|ps2_data_s~q  & \keyboard_inst|ps2_host_inst|tx_done~q )))

	.dataa(\keyboard_inst|ps2_host_inst|prev_ps2_clk~q ),
	.datab(\keyboard_inst|ps2_host_inst|ps2_clk_s~q ),
	.datac(\keyboard_inst|ps2_host_inst|ps2_data_s~q ),
	.datad(\keyboard_inst|ps2_host_inst|tx_done~q ),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|tx_ready~1_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|tx_ready~1 .lut_mask = 16'h0200;
defparam \keyboard_inst|ps2_host_inst|tx_ready~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N1
dffeas \keyboard_inst|ps2_host_inst|tx_ready (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|tx_ready~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|tx_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|tx_ready .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|tx_ready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N2
cycloneive_lcell_comb \keyboard_inst|tx_active~0 (
// Equation(s):
// \keyboard_inst|tx_active~0_combout  = (!\keyboard_inst|ps2_host_inst|tx_ready~q  & ((\keyboard_inst|tx_active~q ) # (!\keyboard_inst|tx_queue|empty~1_combout )))

	.dataa(\keyboard_inst|tx_queue|empty~1_combout ),
	.datab(gnd),
	.datac(\keyboard_inst|tx_active~q ),
	.datad(\keyboard_inst|ps2_host_inst|tx_ready~q ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_active~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_active~0 .lut_mask = 16'h00F5;
defparam \keyboard_inst|tx_active~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N3
dffeas \keyboard_inst|tx_active (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|tx_active~0_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_active~q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_active .is_wysiwyg = "true";
defparam \keyboard_inst|tx_active .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N4
cycloneive_lcell_comb \keyboard_inst|tx_req (
// Equation(s):
// \keyboard_inst|tx_req~combout  = (!\keyboard_inst|tx_active~q  & !\keyboard_inst|tx_queue|empty~1_combout )

	.dataa(gnd),
	.datab(\keyboard_inst|tx_active~q ),
	.datac(gnd),
	.datad(\keyboard_inst|tx_queue|empty~1_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_req~combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_req .lut_mask = 16'h0033;
defparam \keyboard_inst|tx_req .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N5
dffeas \keyboard_inst|ps2_host_inst|prev_tx_req (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|tx_req~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|prev_tx_req~q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|prev_tx_req .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|prev_tx_req .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N20
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|rx_inhibit~0 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|rx_inhibit~0_combout  = (!\keyboard_inst|ps2_host_inst|tx_ready~q  & ((\keyboard_inst|ps2_host_inst|rx_inhibit~q ) # ((!\keyboard_inst|ps2_host_inst|prev_tx_req~q  & \keyboard_inst|tx_req~combout ))))

	.dataa(\keyboard_inst|ps2_host_inst|prev_tx_req~q ),
	.datab(\keyboard_inst|tx_req~combout ),
	.datac(\keyboard_inst|ps2_host_inst|rx_inhibit~q ),
	.datad(\keyboard_inst|ps2_host_inst|tx_ready~q ),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|rx_inhibit~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_inhibit~0 .lut_mask = 16'h00F4;
defparam \keyboard_inst|ps2_host_inst|rx_inhibit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N21
dffeas \keyboard_inst|ps2_host_inst|rx_inhibit (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|rx_inhibit~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|rx_inhibit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_inhibit .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|rx_inhibit .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N30
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|rx_data[0]~0 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|rx_data[0]~0_combout  = (\keyboard_inst|ps2_host_inst|rx_shift_reg [0]) # (!\rst~q )

	.dataa(gnd),
	.datab(\rst~q ),
	.datac(gnd),
	.datad(\keyboard_inst|ps2_host_inst|rx_shift_reg [0]),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|rx_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_data[0]~0 .lut_mask = 16'hFF33;
defparam \keyboard_inst|ps2_host_inst|rx_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N18
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|rx_shift_reg~11 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|rx_shift_reg~11_combout  = (\keyboard_inst|ps2_host_inst|rx_shift_reg [4] & (\rst~q  & (!\keyboard_inst|ps2_host_inst|rx_inhibit~q  & !\keyboard_inst|ps2_host_inst|rx_shift_reg [0])))

	.dataa(\keyboard_inst|ps2_host_inst|rx_shift_reg [4]),
	.datab(\rst~q ),
	.datac(\keyboard_inst|ps2_host_inst|rx_inhibit~q ),
	.datad(\keyboard_inst|ps2_host_inst|rx_shift_reg [0]),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|rx_shift_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg~11 .lut_mask = 16'h0008;
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N16
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|rx_shift_reg[6]~16 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|rx_shift_reg[6]~16_combout  = (\keyboard_inst|ps2_host_inst|tx_ready~0_combout ) # (((\keyboard_inst|ps2_host_inst|rx_inhibit~q ) # (\keyboard_inst|ps2_host_inst|rx_shift_reg [0])) # (!\rst~q ))

	.dataa(\keyboard_inst|ps2_host_inst|tx_ready~0_combout ),
	.datab(\rst~q ),
	.datac(\keyboard_inst|ps2_host_inst|rx_inhibit~q ),
	.datad(\keyboard_inst|ps2_host_inst|rx_shift_reg [0]),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|rx_shift_reg[6]~16_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg[6]~16 .lut_mask = 16'hFFFB;
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg[6]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N19
dffeas \keyboard_inst|ps2_host_inst|rx_shift_reg[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|rx_shift_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard_inst|ps2_host_inst|rx_shift_reg[6]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|rx_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg[3] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N8
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|rx_shift_reg~6 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|rx_shift_reg~6_combout  = (\keyboard_inst|ps2_host_inst|rx_shift_reg [3] & (\rst~q  & (!\keyboard_inst|ps2_host_inst|rx_inhibit~q  & !\keyboard_inst|ps2_host_inst|rx_shift_reg [0])))

	.dataa(\keyboard_inst|ps2_host_inst|rx_shift_reg [3]),
	.datab(\rst~q ),
	.datac(\keyboard_inst|ps2_host_inst|rx_inhibit~q ),
	.datad(\keyboard_inst|ps2_host_inst|rx_shift_reg [0]),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|rx_shift_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg~6 .lut_mask = 16'h0008;
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N9
dffeas \keyboard_inst|ps2_host_inst|rx_shift_reg[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|rx_shift_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard_inst|ps2_host_inst|rx_shift_reg[6]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|rx_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg[2] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N6
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|rx_shift_reg~5 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|rx_shift_reg~5_combout  = (\keyboard_inst|ps2_host_inst|rx_shift_reg [2] & (\rst~q  & (!\keyboard_inst|ps2_host_inst|rx_inhibit~q  & !\keyboard_inst|ps2_host_inst|rx_shift_reg [0])))

	.dataa(\keyboard_inst|ps2_host_inst|rx_shift_reg [2]),
	.datab(\rst~q ),
	.datac(\keyboard_inst|ps2_host_inst|rx_inhibit~q ),
	.datad(\keyboard_inst|ps2_host_inst|rx_shift_reg [0]),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|rx_shift_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg~5 .lut_mask = 16'h0008;
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N7
dffeas \keyboard_inst|ps2_host_inst|rx_shift_reg[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|rx_shift_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard_inst|ps2_host_inst|rx_shift_reg[6]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|rx_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg[1] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N4
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|rx_shift_reg[0]~4 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|rx_shift_reg[0]~4_combout  = (\keyboard_inst|ps2_host_inst|tx_ready~0_combout  & (!\keyboard_inst|ps2_host_inst|rx_inhibit~q  & (!\keyboard_inst|ps2_host_inst|rx_data[0]~0_combout  & \keyboard_inst|ps2_host_inst|rx_shift_reg 
// [1])))

	.dataa(\keyboard_inst|ps2_host_inst|tx_ready~0_combout ),
	.datab(\keyboard_inst|ps2_host_inst|rx_inhibit~q ),
	.datac(\keyboard_inst|ps2_host_inst|rx_data[0]~0_combout ),
	.datad(\keyboard_inst|ps2_host_inst|rx_shift_reg [1]),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|rx_shift_reg[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg[0]~4 .lut_mask = 16'h0200;
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N5
dffeas \keyboard_inst|ps2_host_inst|rx_shift_reg[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|rx_shift_reg[0]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|rx_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg[0] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N10
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|rx_shift_reg~15 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|rx_shift_reg~15_combout  = (\keyboard_inst|ps2_host_inst|rx_inhibit~q ) # (((\keyboard_inst|ps2_host_inst|ps2_data_s~q ) # (\keyboard_inst|ps2_host_inst|rx_shift_reg [0])) # (!\rst~q ))

	.dataa(\keyboard_inst|ps2_host_inst|rx_inhibit~q ),
	.datab(\rst~q ),
	.datac(\keyboard_inst|ps2_host_inst|ps2_data_s~q ),
	.datad(\keyboard_inst|ps2_host_inst|rx_shift_reg [0]),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|rx_shift_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg~15 .lut_mask = 16'hFFFB;
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N11
dffeas \keyboard_inst|ps2_host_inst|rx_shift_reg[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|rx_shift_reg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard_inst|ps2_host_inst|rx_shift_reg[6]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|rx_shift_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg[11] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N24
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|rx_shift_reg~14 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|rx_shift_reg~14_combout  = (\keyboard_inst|ps2_host_inst|rx_shift_reg [11] & (\rst~q  & (!\keyboard_inst|ps2_host_inst|rx_inhibit~q  & !\keyboard_inst|ps2_host_inst|rx_shift_reg [0])))

	.dataa(\keyboard_inst|ps2_host_inst|rx_shift_reg [11]),
	.datab(\rst~q ),
	.datac(\keyboard_inst|ps2_host_inst|rx_inhibit~q ),
	.datad(\keyboard_inst|ps2_host_inst|rx_shift_reg [0]),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|rx_shift_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg~14 .lut_mask = 16'h0008;
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N25
dffeas \keyboard_inst|ps2_host_inst|rx_shift_reg[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|rx_shift_reg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard_inst|ps2_host_inst|rx_shift_reg[6]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|rx_shift_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg[10] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N30
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|rx_shift_reg~9 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|rx_shift_reg~9_combout  = (!\keyboard_inst|ps2_host_inst|rx_shift_reg [0] & (\rst~q  & (!\keyboard_inst|ps2_host_inst|rx_inhibit~q  & \keyboard_inst|ps2_host_inst|rx_shift_reg [10])))

	.dataa(\keyboard_inst|ps2_host_inst|rx_shift_reg [0]),
	.datab(\rst~q ),
	.datac(\keyboard_inst|ps2_host_inst|rx_inhibit~q ),
	.datad(\keyboard_inst|ps2_host_inst|rx_shift_reg [10]),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|rx_shift_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg~9 .lut_mask = 16'h0400;
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N31
dffeas \keyboard_inst|ps2_host_inst|rx_shift_reg[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|rx_shift_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard_inst|ps2_host_inst|rx_shift_reg[6]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|rx_shift_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg[9] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N16
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|rx_shift_reg~10 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|rx_shift_reg~10_combout  = (\keyboard_inst|ps2_host_inst|rx_shift_reg [9] & (\rst~q  & (!\keyboard_inst|ps2_host_inst|rx_inhibit~q  & !\keyboard_inst|ps2_host_inst|rx_shift_reg [0])))

	.dataa(\keyboard_inst|ps2_host_inst|rx_shift_reg [9]),
	.datab(\rst~q ),
	.datac(\keyboard_inst|ps2_host_inst|rx_inhibit~q ),
	.datad(\keyboard_inst|ps2_host_inst|rx_shift_reg [0]),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|rx_shift_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg~10 .lut_mask = 16'h0008;
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N17
dffeas \keyboard_inst|ps2_host_inst|rx_shift_reg[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|rx_shift_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard_inst|ps2_host_inst|rx_shift_reg[6]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|rx_shift_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg[8] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N26
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|rx_shift_reg~7 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|rx_shift_reg~7_combout  = (\keyboard_inst|ps2_host_inst|rx_shift_reg [8] & (\rst~q  & (!\keyboard_inst|ps2_host_inst|rx_inhibit~q  & !\keyboard_inst|ps2_host_inst|rx_shift_reg [0])))

	.dataa(\keyboard_inst|ps2_host_inst|rx_shift_reg [8]),
	.datab(\rst~q ),
	.datac(\keyboard_inst|ps2_host_inst|rx_inhibit~q ),
	.datad(\keyboard_inst|ps2_host_inst|rx_shift_reg [0]),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|rx_shift_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg~7 .lut_mask = 16'h0008;
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N27
dffeas \keyboard_inst|ps2_host_inst|rx_shift_reg[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|rx_shift_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard_inst|ps2_host_inst|rx_shift_reg[6]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|rx_shift_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg[7] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N28
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|rx_shift_reg~8 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|rx_shift_reg~8_combout  = (\keyboard_inst|ps2_host_inst|rx_shift_reg [7] & (\rst~q  & (!\keyboard_inst|ps2_host_inst|rx_inhibit~q  & !\keyboard_inst|ps2_host_inst|rx_shift_reg [0])))

	.dataa(\keyboard_inst|ps2_host_inst|rx_shift_reg [7]),
	.datab(\rst~q ),
	.datac(\keyboard_inst|ps2_host_inst|rx_inhibit~q ),
	.datad(\keyboard_inst|ps2_host_inst|rx_shift_reg [0]),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|rx_shift_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg~8 .lut_mask = 16'h0008;
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N29
dffeas \keyboard_inst|ps2_host_inst|rx_shift_reg[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|rx_shift_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard_inst|ps2_host_inst|rx_shift_reg[6]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|rx_shift_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg[6] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N20
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|rx_shift_reg~12 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|rx_shift_reg~12_combout  = (\keyboard_inst|ps2_host_inst|rx_shift_reg [6] & (\rst~q  & (!\keyboard_inst|ps2_host_inst|rx_inhibit~q  & !\keyboard_inst|ps2_host_inst|rx_shift_reg [0])))

	.dataa(\keyboard_inst|ps2_host_inst|rx_shift_reg [6]),
	.datab(\rst~q ),
	.datac(\keyboard_inst|ps2_host_inst|rx_inhibit~q ),
	.datad(\keyboard_inst|ps2_host_inst|rx_shift_reg [0]),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|rx_shift_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg~12 .lut_mask = 16'h0008;
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N21
dffeas \keyboard_inst|ps2_host_inst|rx_shift_reg[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|rx_shift_reg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard_inst|ps2_host_inst|rx_shift_reg[6]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|rx_shift_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg[5] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N22
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|rx_shift_reg~13 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|rx_shift_reg~13_combout  = (!\keyboard_inst|ps2_host_inst|rx_shift_reg [0] & (\rst~q  & (\keyboard_inst|ps2_host_inst|rx_shift_reg [5] & !\keyboard_inst|ps2_host_inst|rx_inhibit~q )))

	.dataa(\keyboard_inst|ps2_host_inst|rx_shift_reg [0]),
	.datab(\rst~q ),
	.datac(\keyboard_inst|ps2_host_inst|rx_shift_reg [5]),
	.datad(\keyboard_inst|ps2_host_inst|rx_inhibit~q ),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|rx_shift_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg~13 .lut_mask = 16'h0040;
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N23
dffeas \keyboard_inst|ps2_host_inst|rx_shift_reg[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|rx_shift_reg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard_inst|ps2_host_inst|rx_shift_reg[6]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|rx_shift_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg[4] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N14
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|rx_data~8 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|rx_data~8_combout  = (\rst~q  & \keyboard_inst|ps2_host_inst|rx_shift_reg [4])

	.dataa(gnd),
	.datab(\rst~q ),
	.datac(gnd),
	.datad(\keyboard_inst|ps2_host_inst|rx_shift_reg [4]),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|rx_data~8_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_data~8 .lut_mask = 16'hCC00;
defparam \keyboard_inst|ps2_host_inst|rx_data~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N15
dffeas \keyboard_inst|ps2_host_inst|rx_data[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|rx_data~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard_inst|ps2_host_inst|rx_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|rx_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_data[2] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|rx_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N2
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|rx_ready~0 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|rx_ready~0_combout  = (\rst~q  & \keyboard_inst|ps2_host_inst|rx_shift_reg [0])

	.dataa(gnd),
	.datab(\rst~q ),
	.datac(gnd),
	.datad(\keyboard_inst|ps2_host_inst|rx_shift_reg [0]),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|rx_ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_ready~0 .lut_mask = 16'hCC00;
defparam \keyboard_inst|ps2_host_inst|rx_ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N3
dffeas \keyboard_inst|ps2_host_inst|rx_ready (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|rx_ready~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|rx_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_ready .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|rx_ready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N12
cycloneive_lcell_comb \keyboard_inst|rx_queue|write_addr[0]~4 (
// Equation(s):
// \keyboard_inst|rx_queue|write_addr[0]~4_combout  = (\keyboard_inst|rx_queue|write_addr [0] & (\keyboard_inst|ps2_host_inst|rx_ready~q  $ (VCC))) # (!\keyboard_inst|rx_queue|write_addr [0] & (\keyboard_inst|ps2_host_inst|rx_ready~q  & VCC))
// \keyboard_inst|rx_queue|write_addr[0]~5  = CARRY((\keyboard_inst|rx_queue|write_addr [0] & \keyboard_inst|ps2_host_inst|rx_ready~q ))

	.dataa(\keyboard_inst|rx_queue|write_addr [0]),
	.datab(\keyboard_inst|ps2_host_inst|rx_ready~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|write_addr[0]~4_combout ),
	.cout(\keyboard_inst|rx_queue|write_addr[0]~5 ));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|write_addr[0]~4 .lut_mask = 16'h6688;
defparam \keyboard_inst|rx_queue|write_addr[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N13
dffeas \keyboard_inst|rx_queue|write_addr[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|rx_queue|write_addr[0]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|write_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|write_addr[0] .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|write_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N14
cycloneive_lcell_comb \keyboard_inst|rx_queue|write_addr[1]~6 (
// Equation(s):
// \keyboard_inst|rx_queue|write_addr[1]~6_combout  = (\keyboard_inst|rx_queue|write_addr [1] & (!\keyboard_inst|rx_queue|write_addr[0]~5 )) # (!\keyboard_inst|rx_queue|write_addr [1] & ((\keyboard_inst|rx_queue|write_addr[0]~5 ) # (GND)))
// \keyboard_inst|rx_queue|write_addr[1]~7  = CARRY((!\keyboard_inst|rx_queue|write_addr[0]~5 ) # (!\keyboard_inst|rx_queue|write_addr [1]))

	.dataa(gnd),
	.datab(\keyboard_inst|rx_queue|write_addr [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\keyboard_inst|rx_queue|write_addr[0]~5 ),
	.combout(\keyboard_inst|rx_queue|write_addr[1]~6_combout ),
	.cout(\keyboard_inst|rx_queue|write_addr[1]~7 ));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|write_addr[1]~6 .lut_mask = 16'h3C3F;
defparam \keyboard_inst|rx_queue|write_addr[1]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y9_N15
dffeas \keyboard_inst|rx_queue|write_addr[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|rx_queue|write_addr[1]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|write_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|write_addr[1] .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|write_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N16
cycloneive_lcell_comb \keyboard_inst|rx_queue|write_addr[2]~8 (
// Equation(s):
// \keyboard_inst|rx_queue|write_addr[2]~8_combout  = (\keyboard_inst|rx_queue|write_addr [2] & (\keyboard_inst|rx_queue|write_addr[1]~7  $ (GND))) # (!\keyboard_inst|rx_queue|write_addr [2] & (!\keyboard_inst|rx_queue|write_addr[1]~7  & VCC))
// \keyboard_inst|rx_queue|write_addr[2]~9  = CARRY((\keyboard_inst|rx_queue|write_addr [2] & !\keyboard_inst|rx_queue|write_addr[1]~7 ))

	.dataa(gnd),
	.datab(\keyboard_inst|rx_queue|write_addr [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\keyboard_inst|rx_queue|write_addr[1]~7 ),
	.combout(\keyboard_inst|rx_queue|write_addr[2]~8_combout ),
	.cout(\keyboard_inst|rx_queue|write_addr[2]~9 ));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|write_addr[2]~8 .lut_mask = 16'hC30C;
defparam \keyboard_inst|rx_queue|write_addr[2]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y9_N17
dffeas \keyboard_inst|rx_queue|write_addr[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|rx_queue|write_addr[2]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|write_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|write_addr[2] .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|write_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N20
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~99 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~99_combout  = (\rst~q  & (\keyboard_inst|ps2_host_inst|rx_ready~q  & !\keyboard_inst|rx_queue|write_addr [0]))

	.dataa(\rst~q ),
	.datab(gnd),
	.datac(\keyboard_inst|ps2_host_inst|rx_ready~q ),
	.datad(\keyboard_inst|rx_queue|write_addr [0]),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~99_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~99 .lut_mask = 16'h00A0;
defparam \keyboard_inst|rx_queue|queue_mem~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N28
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~103 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~103_combout  = (!\keyboard_inst|rx_queue|write_addr [2] & (!\keyboard_inst|rx_queue|write_addr [1] & \keyboard_inst|rx_queue|queue_mem~99_combout ))

	.dataa(gnd),
	.datab(\keyboard_inst|rx_queue|write_addr [2]),
	.datac(\keyboard_inst|rx_queue|write_addr [1]),
	.datad(\keyboard_inst|rx_queue|queue_mem~99_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~103_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~103 .lut_mask = 16'h0300;
defparam \keyboard_inst|rx_queue|queue_mem~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N15
dffeas \keyboard_inst|rx_queue|queue_mem~2 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~2 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N28
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~10feeder (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~10feeder_combout  = \keyboard_inst|ps2_host_inst|rx_data [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyboard_inst|ps2_host_inst|rx_data [2]),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~10feeder_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~10feeder .lut_mask = 16'hFF00;
defparam \keyboard_inst|rx_queue|queue_mem~10feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N24
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~101 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~101_combout  = (\rst~q  & (\keyboard_inst|ps2_host_inst|rx_ready~q  & \keyboard_inst|rx_queue|write_addr [0]))

	.dataa(\rst~q ),
	.datab(gnd),
	.datac(\keyboard_inst|ps2_host_inst|rx_ready~q ),
	.datad(\keyboard_inst|rx_queue|write_addr [0]),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~101_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~101 .lut_mask = 16'hA000;
defparam \keyboard_inst|rx_queue|queue_mem~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N26
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~102 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~102_combout  = (!\keyboard_inst|rx_queue|write_addr [2] & (!\keyboard_inst|rx_queue|write_addr [1] & \keyboard_inst|rx_queue|queue_mem~101_combout ))

	.dataa(gnd),
	.datab(\keyboard_inst|rx_queue|write_addr [2]),
	.datac(\keyboard_inst|rx_queue|write_addr [1]),
	.datad(\keyboard_inst|rx_queue|queue_mem~101_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~102_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~102 .lut_mask = 16'h0300;
defparam \keyboard_inst|rx_queue|queue_mem~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N29
dffeas \keyboard_inst|rx_queue|queue_mem~10 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|rx_queue|queue_mem~10feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard_inst|rx_queue|queue_mem~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~10 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N14
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~95 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~95_combout  = (\keyboard_inst|rx_queue|read_addr [1] & (\keyboard_inst|rx_queue|read_addr [0])) # (!\keyboard_inst|rx_queue|read_addr [1] & ((\keyboard_inst|rx_queue|read_addr [0] & 
// ((\keyboard_inst|rx_queue|queue_mem~10_q ))) # (!\keyboard_inst|rx_queue|read_addr [0] & (\keyboard_inst|rx_queue|queue_mem~2_q ))))

	.dataa(\keyboard_inst|rx_queue|read_addr [1]),
	.datab(\keyboard_inst|rx_queue|read_addr [0]),
	.datac(\keyboard_inst|rx_queue|queue_mem~2_q ),
	.datad(\keyboard_inst|rx_queue|queue_mem~10_q ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~95_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~95 .lut_mask = 16'hDC98;
defparam \keyboard_inst|rx_queue|queue_mem~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N6
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~100 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~100_combout  = (!\keyboard_inst|rx_queue|write_addr [2] & (\keyboard_inst|rx_queue|write_addr [1] & \keyboard_inst|rx_queue|queue_mem~99_combout ))

	.dataa(gnd),
	.datab(\keyboard_inst|rx_queue|write_addr [2]),
	.datac(\keyboard_inst|rx_queue|write_addr [1]),
	.datad(\keyboard_inst|rx_queue|queue_mem~99_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~100_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~100 .lut_mask = 16'h3000;
defparam \keyboard_inst|rx_queue|queue_mem~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N13
dffeas \keyboard_inst|rx_queue|queue_mem~18 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~18 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N30
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~104 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~104_combout  = (!\keyboard_inst|rx_queue|write_addr [2] & (\keyboard_inst|rx_queue|write_addr [1] & \keyboard_inst|rx_queue|queue_mem~101_combout ))

	.dataa(gnd),
	.datab(\keyboard_inst|rx_queue|write_addr [2]),
	.datac(\keyboard_inst|rx_queue|write_addr [1]),
	.datad(\keyboard_inst|rx_queue|queue_mem~101_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~104_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~104 .lut_mask = 16'h3000;
defparam \keyboard_inst|rx_queue|queue_mem~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N31
dffeas \keyboard_inst|rx_queue|queue_mem~26 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~26 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~26 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N30
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~96 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~96_combout  = (\keyboard_inst|rx_queue|queue_mem~95_combout  & (((\keyboard_inst|rx_queue|queue_mem~26_q ) # (!\keyboard_inst|rx_queue|read_addr [1])))) # (!\keyboard_inst|rx_queue|queue_mem~95_combout  & 
// (\keyboard_inst|rx_queue|queue_mem~18_q  & ((\keyboard_inst|rx_queue|read_addr [1]))))

	.dataa(\keyboard_inst|rx_queue|queue_mem~95_combout ),
	.datab(\keyboard_inst|rx_queue|queue_mem~18_q ),
	.datac(\keyboard_inst|rx_queue|queue_mem~26_q ),
	.datad(\keyboard_inst|rx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~96_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~96 .lut_mask = 16'hE4AA;
defparam \keyboard_inst|rx_queue|queue_mem~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N4
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~107 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~107_combout  = (\keyboard_inst|rx_queue|write_addr [2] & (!\keyboard_inst|rx_queue|write_addr [1] & \keyboard_inst|rx_queue|queue_mem~99_combout ))

	.dataa(gnd),
	.datab(\keyboard_inst|rx_queue|write_addr [2]),
	.datac(\keyboard_inst|rx_queue|write_addr [1]),
	.datad(\keyboard_inst|rx_queue|queue_mem~99_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~107_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~107 .lut_mask = 16'h0C00;
defparam \keyboard_inst|rx_queue|queue_mem~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N15
dffeas \keyboard_inst|rx_queue|queue_mem~34 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~34 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N10
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~106 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~106_combout  = (\keyboard_inst|rx_queue|write_addr [2] & (\keyboard_inst|rx_queue|write_addr [1] & \keyboard_inst|rx_queue|queue_mem~99_combout ))

	.dataa(gnd),
	.datab(\keyboard_inst|rx_queue|write_addr [2]),
	.datac(\keyboard_inst|rx_queue|write_addr [1]),
	.datad(\keyboard_inst|rx_queue|queue_mem~99_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~106_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~106 .lut_mask = 16'hC000;
defparam \keyboard_inst|rx_queue|queue_mem~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N29
dffeas \keyboard_inst|rx_queue|queue_mem~50 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~50 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~50 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N14
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~97 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~97_combout  = (\keyboard_inst|rx_queue|read_addr [1] & ((\keyboard_inst|rx_queue|read_addr [0]) # ((\keyboard_inst|rx_queue|queue_mem~50_q )))) # (!\keyboard_inst|rx_queue|read_addr [1] & 
// (!\keyboard_inst|rx_queue|read_addr [0] & (\keyboard_inst|rx_queue|queue_mem~34_q )))

	.dataa(\keyboard_inst|rx_queue|read_addr [1]),
	.datab(\keyboard_inst|rx_queue|read_addr [0]),
	.datac(\keyboard_inst|rx_queue|queue_mem~34_q ),
	.datad(\keyboard_inst|rx_queue|queue_mem~50_q ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~97_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~97 .lut_mask = 16'hBA98;
defparam \keyboard_inst|rx_queue|queue_mem~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N22
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~108 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~108_combout  = (\keyboard_inst|rx_queue|write_addr [2] & (\keyboard_inst|rx_queue|write_addr [1] & \keyboard_inst|rx_queue|queue_mem~101_combout ))

	.dataa(gnd),
	.datab(\keyboard_inst|rx_queue|write_addr [2]),
	.datac(\keyboard_inst|rx_queue|write_addr [1]),
	.datad(\keyboard_inst|rx_queue|queue_mem~101_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~108_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~108 .lut_mask = 16'hC000;
defparam \keyboard_inst|rx_queue|queue_mem~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N23
dffeas \keyboard_inst|rx_queue|queue_mem~58 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~58 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~58 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N8
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~105 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~105_combout  = (\keyboard_inst|rx_queue|write_addr [2] & (!\keyboard_inst|rx_queue|write_addr [1] & \keyboard_inst|rx_queue|queue_mem~101_combout ))

	.dataa(gnd),
	.datab(\keyboard_inst|rx_queue|write_addr [2]),
	.datac(\keyboard_inst|rx_queue|write_addr [1]),
	.datad(\keyboard_inst|rx_queue|queue_mem~101_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~105_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~105 .lut_mask = 16'h0C00;
defparam \keyboard_inst|rx_queue|queue_mem~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N29
dffeas \keyboard_inst|rx_queue|queue_mem~42 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~42 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~42 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N22
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~98 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~98_combout  = (\keyboard_inst|rx_queue|queue_mem~97_combout  & (((\keyboard_inst|rx_queue|queue_mem~58_q )) # (!\keyboard_inst|rx_queue|read_addr [0]))) # (!\keyboard_inst|rx_queue|queue_mem~97_combout  & 
// (\keyboard_inst|rx_queue|read_addr [0] & ((\keyboard_inst|rx_queue|queue_mem~42_q ))))

	.dataa(\keyboard_inst|rx_queue|queue_mem~97_combout ),
	.datab(\keyboard_inst|rx_queue|read_addr [0]),
	.datac(\keyboard_inst|rx_queue|queue_mem~58_q ),
	.datad(\keyboard_inst|rx_queue|queue_mem~42_q ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~98_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~98 .lut_mask = 16'hE6A2;
defparam \keyboard_inst|rx_queue|queue_mem~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N0
cycloneive_lcell_comb \keyboard_inst|to_CPU[2]~2 (
// Equation(s):
// \keyboard_inst|to_CPU[2]~2_combout  = (\keyboard_inst|rx_queue|read_addr [2] & ((\keyboard_inst|rx_queue|queue_mem~98_combout ))) # (!\keyboard_inst|rx_queue|read_addr [2] & (\keyboard_inst|rx_queue|queue_mem~96_combout ))

	.dataa(\keyboard_inst|rx_queue|read_addr [2]),
	.datab(\keyboard_inst|rx_queue|queue_mem~96_combout ),
	.datac(gnd),
	.datad(\keyboard_inst|rx_queue|queue_mem~98_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|to_CPU[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|to_CPU[2]~2 .lut_mask = 16'hEE44;
defparam \keyboard_inst|to_CPU[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N22
cycloneive_lcell_comb \keyboard_inst|tx_queue|full (
// Equation(s):
// \keyboard_inst|tx_queue|full~combout  = ((\keyboard_inst|tx_queue|read_addr [2] $ (\keyboard_inst|tx_queue|write_addr [2])) # (!\keyboard_inst|tx_queue|full~0_combout )) # (!\keyboard_inst|tx_queue|empty~0_combout )

	.dataa(\keyboard_inst|tx_queue|empty~0_combout ),
	.datab(\keyboard_inst|tx_queue|read_addr [2]),
	.datac(\keyboard_inst|tx_queue|full~0_combout ),
	.datad(\keyboard_inst|tx_queue|write_addr [2]),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|full~combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|full .lut_mask = 16'h7FDF;
defparam \keyboard_inst|tx_queue|full .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N1
dffeas \keyboard_inst|to_CPU[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|to_CPU[2]~2_combout ),
	.asdata(\keyboard_inst|tx_queue|full~combout ),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|reg_file0|ivr_reg [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|to_CPU [2]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|to_CPU[2] .is_wysiwyg = "true";
defparam \keyboard_inst|to_CPU[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N2
cycloneive_lcell_comb \to_CPU_left[2]~28 (
// Equation(s):
// \to_CPU_left[2]~28_combout  = (\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_a [2] & ((\prev_VGA_en~q ) # ((\prev_keyboard_en~q  & \keyboard_inst|to_CPU [2])))) # (!\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_a [2] & 
// (((\prev_keyboard_en~q  & \keyboard_inst|to_CPU [2]))))

	.dataa(\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_a [2]),
	.datab(\prev_VGA_en~q ),
	.datac(\prev_keyboard_en~q ),
	.datad(\keyboard_inst|to_CPU [2]),
	.cin(gnd),
	.combout(\to_CPU_left[2]~28_combout ),
	.cout());
// synopsys translate_off
defparam \to_CPU_left[2]~28 .lut_mask = 16'hF888;
defparam \to_CPU_left[2]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X34_Y3_N22
cycloneive_io_ibuf \jp_data_d[0]~input (
	.i(jp_data_d[0]),
	.ibar(gnd),
	.o(\jp_data_d[0]~input_o ));
// synopsys translate_off
defparam \jp_data_d[0]~input .bus_hold = "false";
defparam \jp_data_d[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N16
cycloneive_lcell_comb \nes_joypad_inst|Add1~0 (
// Equation(s):
// \nes_joypad_inst|Add1~0_combout  = \nes_joypad_inst|cntr_200 [0] $ (VCC)
// \nes_joypad_inst|Add1~1  = CARRY(\nes_joypad_inst|cntr_200 [0])

	.dataa(gnd),
	.datab(\nes_joypad_inst|cntr_200 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\nes_joypad_inst|Add1~0_combout ),
	.cout(\nes_joypad_inst|Add1~1 ));
// synopsys translate_off
defparam \nes_joypad_inst|Add1~0 .lut_mask = 16'h33CC;
defparam \nes_joypad_inst|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N17
dffeas \nes_joypad_inst|cntr_200[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\nes_joypad_inst|Add1~0_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nes_joypad_inst|cntr_200 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nes_joypad_inst|cntr_200[0] .is_wysiwyg = "true";
defparam \nes_joypad_inst|cntr_200[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N18
cycloneive_lcell_comb \nes_joypad_inst|Add1~2 (
// Equation(s):
// \nes_joypad_inst|Add1~2_combout  = (\nes_joypad_inst|cntr_200 [1] & (!\nes_joypad_inst|Add1~1 )) # (!\nes_joypad_inst|cntr_200 [1] & ((\nes_joypad_inst|Add1~1 ) # (GND)))
// \nes_joypad_inst|Add1~3  = CARRY((!\nes_joypad_inst|Add1~1 ) # (!\nes_joypad_inst|cntr_200 [1]))

	.dataa(gnd),
	.datab(\nes_joypad_inst|cntr_200 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\nes_joypad_inst|Add1~1 ),
	.combout(\nes_joypad_inst|Add1~2_combout ),
	.cout(\nes_joypad_inst|Add1~3 ));
// synopsys translate_off
defparam \nes_joypad_inst|Add1~2 .lut_mask = 16'h3C3F;
defparam \nes_joypad_inst|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y14_N19
dffeas \nes_joypad_inst|cntr_200[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\nes_joypad_inst|Add1~2_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nes_joypad_inst|cntr_200 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nes_joypad_inst|cntr_200[1] .is_wysiwyg = "true";
defparam \nes_joypad_inst|cntr_200[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N20
cycloneive_lcell_comb \nes_joypad_inst|Add1~4 (
// Equation(s):
// \nes_joypad_inst|Add1~4_combout  = (\nes_joypad_inst|cntr_200 [2] & (\nes_joypad_inst|Add1~3  $ (GND))) # (!\nes_joypad_inst|cntr_200 [2] & (!\nes_joypad_inst|Add1~3  & VCC))
// \nes_joypad_inst|Add1~5  = CARRY((\nes_joypad_inst|cntr_200 [2] & !\nes_joypad_inst|Add1~3 ))

	.dataa(gnd),
	.datab(\nes_joypad_inst|cntr_200 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\nes_joypad_inst|Add1~3 ),
	.combout(\nes_joypad_inst|Add1~4_combout ),
	.cout(\nes_joypad_inst|Add1~5 ));
// synopsys translate_off
defparam \nes_joypad_inst|Add1~4 .lut_mask = 16'hC30C;
defparam \nes_joypad_inst|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y14_N21
dffeas \nes_joypad_inst|cntr_200[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\nes_joypad_inst|Add1~4_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nes_joypad_inst|cntr_200 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nes_joypad_inst|cntr_200[2] .is_wysiwyg = "true";
defparam \nes_joypad_inst|cntr_200[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N22
cycloneive_lcell_comb \nes_joypad_inst|Add1~6 (
// Equation(s):
// \nes_joypad_inst|Add1~6_combout  = (\nes_joypad_inst|cntr_200 [3] & (!\nes_joypad_inst|Add1~5 )) # (!\nes_joypad_inst|cntr_200 [3] & ((\nes_joypad_inst|Add1~5 ) # (GND)))
// \nes_joypad_inst|Add1~7  = CARRY((!\nes_joypad_inst|Add1~5 ) # (!\nes_joypad_inst|cntr_200 [3]))

	.dataa(gnd),
	.datab(\nes_joypad_inst|cntr_200 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\nes_joypad_inst|Add1~5 ),
	.combout(\nes_joypad_inst|Add1~6_combout ),
	.cout(\nes_joypad_inst|Add1~7 ));
// synopsys translate_off
defparam \nes_joypad_inst|Add1~6 .lut_mask = 16'h3C3F;
defparam \nes_joypad_inst|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N8
cycloneive_lcell_comb \nes_joypad_inst|cntr_200~2 (
// Equation(s):
// \nes_joypad_inst|cntr_200~2_combout  = (\nes_joypad_inst|Add1~6_combout  & ((!\nes_joypad_inst|Equal0~0_combout ) # (!\nes_joypad_inst|Equal0~1_combout )))

	.dataa(\nes_joypad_inst|Add1~6_combout ),
	.datab(\nes_joypad_inst|Equal0~1_combout ),
	.datac(\nes_joypad_inst|Equal0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\nes_joypad_inst|cntr_200~2_combout ),
	.cout());
// synopsys translate_off
defparam \nes_joypad_inst|cntr_200~2 .lut_mask = 16'h2A2A;
defparam \nes_joypad_inst|cntr_200~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N9
dffeas \nes_joypad_inst|cntr_200[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\nes_joypad_inst|cntr_200~2_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nes_joypad_inst|cntr_200 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nes_joypad_inst|cntr_200[3] .is_wysiwyg = "true";
defparam \nes_joypad_inst|cntr_200[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N2
cycloneive_lcell_comb \nes_joypad_inst|Equal0~1 (
// Equation(s):
// \nes_joypad_inst|Equal0~1_combout  = (\nes_joypad_inst|cntr_200 [2] & (\nes_joypad_inst|cntr_200 [1] & (!\nes_joypad_inst|cntr_200 [3] & \nes_joypad_inst|cntr_200 [0])))

	.dataa(\nes_joypad_inst|cntr_200 [2]),
	.datab(\nes_joypad_inst|cntr_200 [1]),
	.datac(\nes_joypad_inst|cntr_200 [3]),
	.datad(\nes_joypad_inst|cntr_200 [0]),
	.cin(gnd),
	.combout(\nes_joypad_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \nes_joypad_inst|Equal0~1 .lut_mask = 16'h0800;
defparam \nes_joypad_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N24
cycloneive_lcell_comb \nes_joypad_inst|Add1~8 (
// Equation(s):
// \nes_joypad_inst|Add1~8_combout  = (\nes_joypad_inst|cntr_200 [4] & (\nes_joypad_inst|Add1~7  $ (GND))) # (!\nes_joypad_inst|cntr_200 [4] & (!\nes_joypad_inst|Add1~7  & VCC))
// \nes_joypad_inst|Add1~9  = CARRY((\nes_joypad_inst|cntr_200 [4] & !\nes_joypad_inst|Add1~7 ))

	.dataa(gnd),
	.datab(\nes_joypad_inst|cntr_200 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\nes_joypad_inst|Add1~7 ),
	.combout(\nes_joypad_inst|Add1~8_combout ),
	.cout(\nes_joypad_inst|Add1~9 ));
// synopsys translate_off
defparam \nes_joypad_inst|Add1~8 .lut_mask = 16'hC30C;
defparam \nes_joypad_inst|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y14_N25
dffeas \nes_joypad_inst|cntr_200[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\nes_joypad_inst|Add1~8_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nes_joypad_inst|cntr_200 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nes_joypad_inst|cntr_200[4] .is_wysiwyg = "true";
defparam \nes_joypad_inst|cntr_200[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N26
cycloneive_lcell_comb \nes_joypad_inst|Add1~10 (
// Equation(s):
// \nes_joypad_inst|Add1~10_combout  = (\nes_joypad_inst|cntr_200 [5] & (!\nes_joypad_inst|Add1~9 )) # (!\nes_joypad_inst|cntr_200 [5] & ((\nes_joypad_inst|Add1~9 ) # (GND)))
// \nes_joypad_inst|Add1~11  = CARRY((!\nes_joypad_inst|Add1~9 ) # (!\nes_joypad_inst|cntr_200 [5]))

	.dataa(\nes_joypad_inst|cntr_200 [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\nes_joypad_inst|Add1~9 ),
	.combout(\nes_joypad_inst|Add1~10_combout ),
	.cout(\nes_joypad_inst|Add1~11 ));
// synopsys translate_off
defparam \nes_joypad_inst|Add1~10 .lut_mask = 16'h5A5F;
defparam \nes_joypad_inst|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y14_N27
dffeas \nes_joypad_inst|cntr_200[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\nes_joypad_inst|Add1~10_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nes_joypad_inst|cntr_200 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nes_joypad_inst|cntr_200[5] .is_wysiwyg = "true";
defparam \nes_joypad_inst|cntr_200[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N28
cycloneive_lcell_comb \nes_joypad_inst|Add1~12 (
// Equation(s):
// \nes_joypad_inst|Add1~12_combout  = (\nes_joypad_inst|cntr_200 [6] & (\nes_joypad_inst|Add1~11  $ (GND))) # (!\nes_joypad_inst|cntr_200 [6] & (!\nes_joypad_inst|Add1~11  & VCC))
// \nes_joypad_inst|Add1~13  = CARRY((\nes_joypad_inst|cntr_200 [6] & !\nes_joypad_inst|Add1~11 ))

	.dataa(\nes_joypad_inst|cntr_200 [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\nes_joypad_inst|Add1~11 ),
	.combout(\nes_joypad_inst|Add1~12_combout ),
	.cout(\nes_joypad_inst|Add1~13 ));
// synopsys translate_off
defparam \nes_joypad_inst|Add1~12 .lut_mask = 16'hA50A;
defparam \nes_joypad_inst|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N12
cycloneive_lcell_comb \nes_joypad_inst|cntr_200~1 (
// Equation(s):
// \nes_joypad_inst|cntr_200~1_combout  = (\nes_joypad_inst|Add1~12_combout  & ((!\nes_joypad_inst|Equal0~0_combout ) # (!\nes_joypad_inst|Equal0~1_combout )))

	.dataa(gnd),
	.datab(\nes_joypad_inst|Equal0~1_combout ),
	.datac(\nes_joypad_inst|Equal0~0_combout ),
	.datad(\nes_joypad_inst|Add1~12_combout ),
	.cin(gnd),
	.combout(\nes_joypad_inst|cntr_200~1_combout ),
	.cout());
// synopsys translate_off
defparam \nes_joypad_inst|cntr_200~1 .lut_mask = 16'h3F00;
defparam \nes_joypad_inst|cntr_200~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N13
dffeas \nes_joypad_inst|cntr_200[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\nes_joypad_inst|cntr_200~1_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nes_joypad_inst|cntr_200 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nes_joypad_inst|cntr_200[6] .is_wysiwyg = "true";
defparam \nes_joypad_inst|cntr_200[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N30
cycloneive_lcell_comb \nes_joypad_inst|Add1~14 (
// Equation(s):
// \nes_joypad_inst|Add1~14_combout  = \nes_joypad_inst|Add1~13  $ (\nes_joypad_inst|cntr_200 [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nes_joypad_inst|cntr_200 [7]),
	.cin(\nes_joypad_inst|Add1~13 ),
	.combout(\nes_joypad_inst|Add1~14_combout ),
	.cout());
// synopsys translate_off
defparam \nes_joypad_inst|Add1~14 .lut_mask = 16'h0FF0;
defparam \nes_joypad_inst|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N10
cycloneive_lcell_comb \nes_joypad_inst|cntr_200~0 (
// Equation(s):
// \nes_joypad_inst|cntr_200~0_combout  = (\nes_joypad_inst|Add1~14_combout  & ((!\nes_joypad_inst|Equal0~0_combout ) # (!\nes_joypad_inst|Equal0~1_combout )))

	.dataa(\nes_joypad_inst|Add1~14_combout ),
	.datab(\nes_joypad_inst|Equal0~1_combout ),
	.datac(\nes_joypad_inst|Equal0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\nes_joypad_inst|cntr_200~0_combout ),
	.cout());
// synopsys translate_off
defparam \nes_joypad_inst|cntr_200~0 .lut_mask = 16'h2A2A;
defparam \nes_joypad_inst|cntr_200~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N11
dffeas \nes_joypad_inst|cntr_200[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\nes_joypad_inst|cntr_200~0_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nes_joypad_inst|cntr_200 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nes_joypad_inst|cntr_200[7] .is_wysiwyg = "true";
defparam \nes_joypad_inst|cntr_200[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N14
cycloneive_lcell_comb \nes_joypad_inst|Equal0~0 (
// Equation(s):
// \nes_joypad_inst|Equal0~0_combout  = (\nes_joypad_inst|cntr_200 [6] & (!\nes_joypad_inst|cntr_200 [4] & (!\nes_joypad_inst|cntr_200 [5] & \nes_joypad_inst|cntr_200 [7])))

	.dataa(\nes_joypad_inst|cntr_200 [6]),
	.datab(\nes_joypad_inst|cntr_200 [4]),
	.datac(\nes_joypad_inst|cntr_200 [5]),
	.datad(\nes_joypad_inst|cntr_200 [7]),
	.cin(gnd),
	.combout(\nes_joypad_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \nes_joypad_inst|Equal0~0 .lut_mask = 16'h0200;
defparam \nes_joypad_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N0
cycloneive_lcell_comb \nes_joypad_inst|clk_8us~0 (
// Equation(s):
// \nes_joypad_inst|clk_8us~0_combout  = \nes_joypad_inst|clk_8us~q  $ (((\nes_joypad_inst|Equal0~0_combout  & \nes_joypad_inst|Equal0~1_combout )))

	.dataa(gnd),
	.datab(\nes_joypad_inst|Equal0~0_combout ),
	.datac(\nes_joypad_inst|clk_8us~q ),
	.datad(\nes_joypad_inst|Equal0~1_combout ),
	.cin(gnd),
	.combout(\nes_joypad_inst|clk_8us~0_combout ),
	.cout());
// synopsys translate_off
defparam \nes_joypad_inst|clk_8us~0 .lut_mask = 16'h3CF0;
defparam \nes_joypad_inst|clk_8us~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N1
dffeas \nes_joypad_inst|clk_8us (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\nes_joypad_inst|clk_8us~0_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nes_joypad_inst|clk_8us~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nes_joypad_inst|clk_8us .is_wysiwyg = "true";
defparam \nes_joypad_inst|clk_8us .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N4
cycloneive_lcell_comb \nes_joypad_inst|pulse_count[1]~1 (
// Equation(s):
// \nes_joypad_inst|pulse_count[1]~1_combout  = (!\nes_joypad_inst|clk_8us~q  & (\nes_joypad_inst|Equal0~0_combout  & \nes_joypad_inst|Equal0~1_combout ))

	.dataa(gnd),
	.datab(\nes_joypad_inst|clk_8us~q ),
	.datac(\nes_joypad_inst|Equal0~0_combout ),
	.datad(\nes_joypad_inst|Equal0~1_combout ),
	.cin(gnd),
	.combout(\nes_joypad_inst|pulse_count[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \nes_joypad_inst|pulse_count[1]~1 .lut_mask = 16'h3000;
defparam \nes_joypad_inst|pulse_count[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N15
dffeas \nes_joypad_inst|data_shift[0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\jp_data_d[0]~input_o ),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nes_joypad_inst|pulse_count[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nes_joypad_inst|data_shift[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nes_joypad_inst|data_shift[0][0] .is_wysiwyg = "true";
defparam \nes_joypad_inst|data_shift[0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N31
dffeas \nes_joypad_inst|data_shift[0][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nes_joypad_inst|data_shift[0][0]~q ),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nes_joypad_inst|pulse_count[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nes_joypad_inst|data_shift[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nes_joypad_inst|data_shift[0][1] .is_wysiwyg = "true";
defparam \nes_joypad_inst|data_shift[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N5
dffeas \nes_joypad_inst|data_shift[0][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nes_joypad_inst|data_shift[0][1]~q ),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nes_joypad_inst|pulse_count[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nes_joypad_inst|data_shift[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nes_joypad_inst|data_shift[0][2] .is_wysiwyg = "true";
defparam \nes_joypad_inst|data_shift[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N24
cycloneive_lcell_comb \nes_joypad_inst|pulse_count[1]~3 (
// Equation(s):
// \nes_joypad_inst|pulse_count[1]~3_combout  = \nes_joypad_inst|pulse_count [1] $ (((\nes_joypad_inst|pulse_count[1]~1_combout  & \nes_joypad_inst|pulse_count [0])))

	.dataa(gnd),
	.datab(\nes_joypad_inst|pulse_count[1]~1_combout ),
	.datac(\nes_joypad_inst|pulse_count [1]),
	.datad(\nes_joypad_inst|pulse_count [0]),
	.cin(gnd),
	.combout(\nes_joypad_inst|pulse_count[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \nes_joypad_inst|pulse_count[1]~3 .lut_mask = 16'h3CF0;
defparam \nes_joypad_inst|pulse_count[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N25
dffeas \nes_joypad_inst|pulse_count[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\nes_joypad_inst|pulse_count[1]~3_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nes_joypad_inst|pulse_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nes_joypad_inst|pulse_count[1] .is_wysiwyg = "true";
defparam \nes_joypad_inst|pulse_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N4
cycloneive_lcell_comb \nes_joypad_inst|pulse_count~0 (
// Equation(s):
// \nes_joypad_inst|pulse_count~0_combout  = (\nes_joypad_inst|pulse_count [2] & (\nes_joypad_inst|pulse_count [3] $ (((\nes_joypad_inst|pulse_count [1] & \nes_joypad_inst|pulse_count [0]))))) # (!\nes_joypad_inst|pulse_count [2] & 
// (\nes_joypad_inst|pulse_count [3] & ((\nes_joypad_inst|pulse_count [1]) # (\nes_joypad_inst|pulse_count [0]))))

	.dataa(\nes_joypad_inst|pulse_count [2]),
	.datab(\nes_joypad_inst|pulse_count [1]),
	.datac(\nes_joypad_inst|pulse_count [3]),
	.datad(\nes_joypad_inst|pulse_count [0]),
	.cin(gnd),
	.combout(\nes_joypad_inst|pulse_count~0_combout ),
	.cout());
// synopsys translate_off
defparam \nes_joypad_inst|pulse_count~0 .lut_mask = 16'h78E0;
defparam \nes_joypad_inst|pulse_count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N5
dffeas \nes_joypad_inst|pulse_count[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\nes_joypad_inst|pulse_count~0_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nes_joypad_inst|pulse_count[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nes_joypad_inst|pulse_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nes_joypad_inst|pulse_count[3] .is_wysiwyg = "true";
defparam \nes_joypad_inst|pulse_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N10
cycloneive_lcell_comb \nes_joypad_inst|pulse_count~4 (
// Equation(s):
// \nes_joypad_inst|pulse_count~4_combout  = (!\nes_joypad_inst|pulse_count [0] & ((\nes_joypad_inst|pulse_count [2]) # ((\nes_joypad_inst|pulse_count [1]) # (!\nes_joypad_inst|pulse_count [3]))))

	.dataa(\nes_joypad_inst|pulse_count [2]),
	.datab(\nes_joypad_inst|pulse_count [3]),
	.datac(\nes_joypad_inst|pulse_count [0]),
	.datad(\nes_joypad_inst|pulse_count [1]),
	.cin(gnd),
	.combout(\nes_joypad_inst|pulse_count~4_combout ),
	.cout());
// synopsys translate_off
defparam \nes_joypad_inst|pulse_count~4 .lut_mask = 16'h0F0B;
defparam \nes_joypad_inst|pulse_count~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N11
dffeas \nes_joypad_inst|pulse_count[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\nes_joypad_inst|pulse_count~4_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nes_joypad_inst|pulse_count[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nes_joypad_inst|pulse_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nes_joypad_inst|pulse_count[0] .is_wysiwyg = "true";
defparam \nes_joypad_inst|pulse_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N6
cycloneive_lcell_comb \nes_joypad_inst|pulse_count[2]~2 (
// Equation(s):
// \nes_joypad_inst|pulse_count[2]~2_combout  = \nes_joypad_inst|pulse_count [2] $ (((\nes_joypad_inst|pulse_count [0] & (\nes_joypad_inst|pulse_count[1]~1_combout  & \nes_joypad_inst|pulse_count [1]))))

	.dataa(\nes_joypad_inst|pulse_count [0]),
	.datab(\nes_joypad_inst|pulse_count[1]~1_combout ),
	.datac(\nes_joypad_inst|pulse_count [2]),
	.datad(\nes_joypad_inst|pulse_count [1]),
	.cin(gnd),
	.combout(\nes_joypad_inst|pulse_count[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \nes_joypad_inst|pulse_count[2]~2 .lut_mask = 16'h78F0;
defparam \nes_joypad_inst|pulse_count[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N7
dffeas \nes_joypad_inst|pulse_count[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\nes_joypad_inst|pulse_count[2]~2_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nes_joypad_inst|pulse_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nes_joypad_inst|pulse_count[2] .is_wysiwyg = "true";
defparam \nes_joypad_inst|pulse_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N14
cycloneive_lcell_comb \nes_joypad_inst|Equal1~0 (
// Equation(s):
// \nes_joypad_inst|Equal1~0_combout  = (!\nes_joypad_inst|pulse_count [2] & (!\nes_joypad_inst|pulse_count [1] & (\nes_joypad_inst|pulse_count [3] & !\nes_joypad_inst|pulse_count [0])))

	.dataa(\nes_joypad_inst|pulse_count [2]),
	.datab(\nes_joypad_inst|pulse_count [1]),
	.datac(\nes_joypad_inst|pulse_count [3]),
	.datad(\nes_joypad_inst|pulse_count [0]),
	.cin(gnd),
	.combout(\nes_joypad_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \nes_joypad_inst|Equal1~0 .lut_mask = 16'h0010;
defparam \nes_joypad_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N6
cycloneive_lcell_comb \nes_joypad_inst|joypad_buttons[0][7]~0 (
// Equation(s):
// \nes_joypad_inst|joypad_buttons[0][7]~0_combout  = (\nes_joypad_inst|Equal1~0_combout  & (!\nes_joypad_inst|clk_8us~q  & (\nes_joypad_inst|Equal0~0_combout  & \nes_joypad_inst|Equal0~1_combout )))

	.dataa(\nes_joypad_inst|Equal1~0_combout ),
	.datab(\nes_joypad_inst|clk_8us~q ),
	.datac(\nes_joypad_inst|Equal0~0_combout ),
	.datad(\nes_joypad_inst|Equal0~1_combout ),
	.cin(gnd),
	.combout(\nes_joypad_inst|joypad_buttons[0][7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \nes_joypad_inst|joypad_buttons[0][7]~0 .lut_mask = 16'h2000;
defparam \nes_joypad_inst|joypad_buttons[0][7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N1
dffeas \nes_joypad_inst|joypad_buttons[0][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nes_joypad_inst|data_shift[0][2]~q ),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nes_joypad_inst|joypad_buttons[0][7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nes_joypad_inst|joypad_buttons[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nes_joypad_inst|joypad_buttons[0][2] .is_wysiwyg = "true";
defparam \nes_joypad_inst|joypad_buttons[0][2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y2_N15
cycloneive_io_ibuf \jp_data_d[1]~input (
	.i(jp_data_d[1]),
	.ibar(gnd),
	.o(\jp_data_d[1]~input_o ));
// synopsys translate_off
defparam \jp_data_d[1]~input .bus_hold = "false";
defparam \jp_data_d[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X23_Y14_N13
dffeas \nes_joypad_inst|data_shift[1][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\jp_data_d[1]~input_o ),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nes_joypad_inst|pulse_count[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nes_joypad_inst|data_shift[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nes_joypad_inst|data_shift[1][0] .is_wysiwyg = "true";
defparam \nes_joypad_inst|data_shift[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N16
cycloneive_lcell_comb \nes_joypad_inst|data_shift[1][1]~feeder (
// Equation(s):
// \nes_joypad_inst|data_shift[1][1]~feeder_combout  = \nes_joypad_inst|data_shift[1][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nes_joypad_inst|data_shift[1][0]~q ),
	.cin(gnd),
	.combout(\nes_joypad_inst|data_shift[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nes_joypad_inst|data_shift[1][1]~feeder .lut_mask = 16'hFF00;
defparam \nes_joypad_inst|data_shift[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N17
dffeas \nes_joypad_inst|data_shift[1][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\nes_joypad_inst|data_shift[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nes_joypad_inst|pulse_count[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nes_joypad_inst|data_shift[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nes_joypad_inst|data_shift[1][1] .is_wysiwyg = "true";
defparam \nes_joypad_inst|data_shift[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N10
cycloneive_lcell_comb \nes_joypad_inst|data_shift[1][2]~feeder (
// Equation(s):
// \nes_joypad_inst|data_shift[1][2]~feeder_combout  = \nes_joypad_inst|data_shift[1][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nes_joypad_inst|data_shift[1][1]~q ),
	.cin(gnd),
	.combout(\nes_joypad_inst|data_shift[1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nes_joypad_inst|data_shift[1][2]~feeder .lut_mask = 16'hFF00;
defparam \nes_joypad_inst|data_shift[1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N11
dffeas \nes_joypad_inst|data_shift[1][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\nes_joypad_inst|data_shift[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nes_joypad_inst|pulse_count[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nes_joypad_inst|data_shift[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nes_joypad_inst|data_shift[1][2] .is_wysiwyg = "true";
defparam \nes_joypad_inst|data_shift[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N8
cycloneive_lcell_comb \nes_joypad_inst|joypad_buttons[1][2]~feeder (
// Equation(s):
// \nes_joypad_inst|joypad_buttons[1][2]~feeder_combout  = \nes_joypad_inst|data_shift[1][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nes_joypad_inst|data_shift[1][2]~q ),
	.cin(gnd),
	.combout(\nes_joypad_inst|joypad_buttons[1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nes_joypad_inst|joypad_buttons[1][2]~feeder .lut_mask = 16'hFF00;
defparam \nes_joypad_inst|joypad_buttons[1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N9
dffeas \nes_joypad_inst|joypad_buttons[1][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\nes_joypad_inst|joypad_buttons[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nes_joypad_inst|joypad_buttons[0][7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nes_joypad_inst|joypad_buttons[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nes_joypad_inst|joypad_buttons[1][2] .is_wysiwyg = "true";
defparam \nes_joypad_inst|joypad_buttons[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N0
cycloneive_lcell_comb \nes_joypad_inst|to_cpu~7 (
// Equation(s):
// \nes_joypad_inst|to_cpu~7_combout  = (\CPU_inst|reg_file0|ivr_reg [0] & ((!\nes_joypad_inst|joypad_buttons[1][2]~q ))) # (!\CPU_inst|reg_file0|ivr_reg [0] & (!\nes_joypad_inst|joypad_buttons[0][2]~q ))

	.dataa(\CPU_inst|reg_file0|ivr_reg [0]),
	.datab(gnd),
	.datac(\nes_joypad_inst|joypad_buttons[0][2]~q ),
	.datad(\nes_joypad_inst|joypad_buttons[1][2]~q ),
	.cin(gnd),
	.combout(\nes_joypad_inst|to_cpu~7_combout ),
	.cout());
// synopsys translate_off
defparam \nes_joypad_inst|to_cpu~7 .lut_mask = 16'h05AF;
defparam \nes_joypad_inst|to_cpu~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N19
dffeas \nes_joypad_inst|to_cpu[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nes_joypad_inst|to_cpu~7_combout ),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nes_joypad_inst|to_cpu [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nes_joypad_inst|to_cpu[2] .is_wysiwyg = "true";
defparam \nes_joypad_inst|to_cpu[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N18
cycloneive_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (!\CPU_inst|reg_file0|ivr_reg [4] & (!\CPU_inst|reg_file0|ivr_reg [2] & (\CPU_inst|reg_file0|ivr_reg [1] & \WideAnd2~3_combout )))

	.dataa(\CPU_inst|reg_file0|ivr_reg [4]),
	.datab(\CPU_inst|reg_file0|ivr_reg [2]),
	.datac(\CPU_inst|reg_file0|ivr_reg [1]),
	.datad(\WideAnd2~3_combout ),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h1000;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N19
dffeas prev_jp_en(
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Equal0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prev_jp_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam prev_jp_en.is_wysiwyg = "true";
defparam prev_jp_en.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N18
cycloneive_lcell_comb \m_from_jp[2] (
// Equation(s):
// m_from_jp[2] = (\nes_joypad_inst|to_cpu [2] & \prev_jp_en~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\nes_joypad_inst|to_cpu [2]),
	.datad(\prev_jp_en~q ),
	.cin(gnd),
	.combout(m_from_jp[2]),
	.cout());
// synopsys translate_off
defparam \m_from_jp[2] .lut_mask = 16'hF000;
defparam \m_from_jp[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N14
cycloneive_lcell_comb \to_CPU_left[2]~31 (
// Equation(s):
// \to_CPU_left[2]~31_combout  = (\to_CPU_left[2]~30_combout ) # ((\to_CPU_left[2]~29_combout ) # ((\to_CPU_left[2]~28_combout ) # (m_from_jp[2])))

	.dataa(\to_CPU_left[2]~30_combout ),
	.datab(\to_CPU_left[2]~29_combout ),
	.datac(\to_CPU_left[2]~28_combout ),
	.datad(m_from_jp[2]),
	.cin(gnd),
	.combout(\to_CPU_left[2]~31_combout ),
	.cout());
// synopsys translate_off
defparam \to_CPU_left[2]~31 .lut_mask = 16'hFFFE;
defparam \to_CPU_left[2]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N15
dffeas \CPU_inst|IV_in[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|IV_in[2]~2_combout ),
	.asdata(\to_CPU_left[2]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CPU_inst|decode_unit0|PC_I_field_reg [11]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|IV_in [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|IV_in[2] .is_wysiwyg = "true";
defparam \CPU_inst|IV_in[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y17_N27
dffeas \CPU_inst|decode_unit0|PC_I_field_reg[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|decode_unit0|I_reg [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|decode_unit0|PC_I_field_reg[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|PC_I_field_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|PC_I_field_reg[8] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|PC_I_field_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N6
cycloneive_lcell_comb \CPU_inst|rotate_S01~0 (
// Equation(s):
// \CPU_inst|rotate_S01~0_combout  = (\CPU_inst|hazard_unit0|hazard~12_combout  & (\CPU_inst|PC0|stack_pop~2_combout  & (\CPU_inst|decode_unit0|PC_I_field_reg [8] & !\CPU_inst|PC0|take_branch~3_combout )))

	.dataa(\CPU_inst|hazard_unit0|hazard~12_combout ),
	.datab(\CPU_inst|PC0|stack_pop~2_combout ),
	.datac(\CPU_inst|decode_unit0|PC_I_field_reg [8]),
	.datad(\CPU_inst|PC0|take_branch~3_combout ),
	.cin(gnd),
	.combout(\CPU_inst|rotate_S01~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|rotate_S01~0 .lut_mask = 16'h0080;
defparam \CPU_inst|rotate_S01~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N7
dffeas \CPU_inst|rotate_S01[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|rotate_S01~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|rotate_S01 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|rotate_S01[0] .is_wysiwyg = "true";
defparam \CPU_inst|rotate_S01[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N14
cycloneive_lcell_comb \CPU_inst|right_rotate1|Mux0~7 (
// Equation(s):
// \CPU_inst|right_rotate1|Mux0~7_combout  = (\CPU_inst|rotate_S01 [0] & ((\CPU_inst|IV_in [2]))) # (!\CPU_inst|rotate_S01 [0] & (\CPU_inst|IV_in [1]))

	.dataa(gnd),
	.datab(\CPU_inst|IV_in [1]),
	.datac(\CPU_inst|IV_in [2]),
	.datad(\CPU_inst|rotate_S01 [0]),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate1|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate1|Mux0~7 .lut_mask = 16'hF0CC;
defparam \CPU_inst|right_rotate1|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N10
cycloneive_lcell_comb \CPU_inst|IV_in~34 (
// Equation(s):
// \CPU_inst|IV_in~34_combout  = (\d_cache_inst|byte_address [0] & (\d_cache_inst|byte_address [1])) # (!\d_cache_inst|byte_address [0] & ((\d_cache_inst|byte_address [1] & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [51]))) # 
// (!\d_cache_inst|byte_address [1] & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [35]))))

	.dataa(\d_cache_inst|byte_address [0]),
	.datab(\d_cache_inst|byte_address [1]),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [35]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [51]),
	.cin(gnd),
	.combout(\CPU_inst|IV_in~34_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in~34 .lut_mask = 16'hDC98;
defparam \CPU_inst|IV_in~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N20
cycloneive_lcell_comb \CPU_inst|IV_in~35 (
// Equation(s):
// \CPU_inst|IV_in~35_combout  = (\d_cache_inst|byte_address [0] & ((\CPU_inst|IV_in~34_combout  & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [59])) # (!\CPU_inst|IV_in~34_combout  & 
// ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [43]))))) # (!\d_cache_inst|byte_address [0] & (((\CPU_inst|IV_in~34_combout ))))

	.dataa(\d_cache_inst|byte_address [0]),
	.datab(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [59]),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [43]),
	.datad(\CPU_inst|IV_in~34_combout ),
	.cin(gnd),
	.combout(\CPU_inst|IV_in~35_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in~35 .lut_mask = 16'hDDA0;
defparam \CPU_inst|IV_in~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N30
cycloneive_lcell_comb \CPU_inst|IV_in~32 (
// Equation(s):
// \CPU_inst|IV_in~32_combout  = (\d_cache_inst|byte_address [1] & (((\d_cache_inst|byte_address [0])))) # (!\d_cache_inst|byte_address [1] & ((\d_cache_inst|byte_address [0] & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [11]))) # 
// (!\d_cache_inst|byte_address [0] & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [3]))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [3]),
	.datab(\d_cache_inst|byte_address [1]),
	.datac(\d_cache_inst|byte_address [0]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\CPU_inst|IV_in~32_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in~32 .lut_mask = 16'hF2C2;
defparam \CPU_inst|IV_in~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N9
dffeas \arbiter_inst|port2_from_mem[0][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_controller|from_mem [4]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|port2_from_mem[0][0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_from_mem[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_from_mem[0][4] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_from_mem[0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y9_N5
dffeas \arbiter_inst|port2_from_mem[0][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_controller|from_mem [5]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|port2_from_mem[0][0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_from_mem[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_from_mem[0][5] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_from_mem[0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N9
dffeas \d_cache_inst|CPU_data_hold[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|RBD_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d_cache_inst|CPU_data_hold[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|CPU_data_hold [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|CPU_data_hold[5] .is_wysiwyg = "true";
defparam \d_cache_inst|CPU_data_hold[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y11_N3
dffeas \arbiter_inst|port2_from_mem[1][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_controller|from_mem [4]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|port2_from_mem[1][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_from_mem[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_from_mem[1][4] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_from_mem[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y9_N31
dffeas \arbiter_inst|port2_from_mem[3][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_controller|from_mem [3]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|port2_from_mem[3][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_from_mem[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_from_mem[3][3] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_from_mem[3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N28
cycloneive_lcell_comb \d_cache_inst|cache_d[27]~159 (
// Equation(s):
// \d_cache_inst|cache_d[27]~159_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~7_combout  & (\d_cache_inst|CPU_data_hold [3])) # (!\d_cache_inst|Decoder62~7_combout  & 
// ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [27])))))

	.dataa(\d_cache_inst|Decoder62~7_combout ),
	.datab(\d_cache_inst|always1~1_combout ),
	.datac(\d_cache_inst|CPU_data_hold [3]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [27]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[27]~159_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[27]~159 .lut_mask = 16'hC480;
defparam \d_cache_inst|cache_d[27]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N30
cycloneive_lcell_comb \d_cache_inst|cache_d[27]~223 (
// Equation(s):
// \d_cache_inst|cache_d[27]~223_combout  = (\d_cache_inst|cache_d[27]~159_combout ) # ((\arbiter_inst|arbiter_p2_ready~q  & (\d_cache_inst|fetch_active~q  & \arbiter_inst|port2_from_mem[3][3]~q )))

	.dataa(\arbiter_inst|arbiter_p2_ready~q ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\arbiter_inst|port2_from_mem[3][3]~q ),
	.datad(\d_cache_inst|cache_d[27]~159_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[27]~223_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[27]~223 .lut_mask = 16'hFF80;
defparam \d_cache_inst|cache_d[27]~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N19
dffeas \arbiter_inst|port2_from_mem[3][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_controller|from_mem [4]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|port2_from_mem[3][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_from_mem[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_from_mem[3][4] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_from_mem[3][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y9_N23
dffeas \arbiter_inst|port2_from_mem[3][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_controller|from_mem [5]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|port2_from_mem[3][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_from_mem[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_from_mem[3][5] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_from_mem[3][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y9_N9
dffeas \d_cache_inst|CPU_data_hold[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|RBD_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d_cache_inst|CPU_data_hold[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|CPU_data_hold [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|CPU_data_hold[6] .is_wysiwyg = "true";
defparam \d_cache_inst|CPU_data_hold[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N27
dffeas \arbiter_inst|port2_from_mem[6][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_controller|from_mem [4]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|port2_from_mem[6][0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_from_mem[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_from_mem[6][4] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_from_mem[6][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y12_N1
dffeas \d_cache_inst|CPU_data_hold[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|RBD_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d_cache_inst|CPU_data_hold[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|CPU_data_hold [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|CPU_data_hold[4] .is_wysiwyg = "true";
defparam \d_cache_inst|CPU_data_hold[4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y8_N0
cycloneive_ram_block \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\d_cache_inst|cache_wren~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d_cache_inst|cache_d[61]~235_combout ,\d_cache_inst|cache_d[60]~227_combout ,\d_cache_inst|cache_d[53]~233_combout ,\d_cache_inst|cache_d[52]~225_combout ,\d_cache_inst|cache_d[46]~240_combout ,\d_cache_inst|cache_d[45]~232_combout ,
\d_cache_inst|cache_d[44]~224_combout ,\d_cache_inst|cache_d[37]~234_combout ,\d_cache_inst|cache_d[36]~226_combout ,\d_cache_inst|cache_d[29]~239_combout ,\d_cache_inst|cache_d[28]~231_combout ,\d_cache_inst|cache_d[27]~223_combout ,
\d_cache_inst|cache_d[21]~236_combout ,\d_cache_inst|cache_d[20]~228_combout ,\d_cache_inst|cache_d[13]~237_combout ,\d_cache_inst|cache_d[12]~229_combout ,\d_cache_inst|cache_d[5]~238_combout ,\d_cache_inst|cache_d[4]~230_combout }),
	.portaaddr({\d_cache_inst|cache_address[8]~8_combout ,\d_cache_inst|cache_address[7]~7_combout ,\d_cache_inst|cache_address[6]~6_combout ,\d_cache_inst|cache_address[5]~5_combout ,\d_cache_inst|cache_address[4]~4_combout ,\d_cache_inst|cache_address[3]~3_combout ,
\d_cache_inst|cache_address[2]~2_combout ,\d_cache_inst|cache_address[1]~1_combout ,\d_cache_inst|cache_address[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ALTSYNCRAM";
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 9;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 18;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 511;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 512;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 72;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 9;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 18;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N6
cycloneive_lcell_comb \d_cache_inst|cache_d[61]~171 (
// Equation(s):
// \d_cache_inst|cache_d[61]~171_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~3_combout  & (\d_cache_inst|CPU_data_hold [5])) # (!\d_cache_inst|Decoder62~3_combout  & 
// ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [61])))))

	.dataa(\d_cache_inst|CPU_data_hold [5]),
	.datab(\d_cache_inst|Decoder62~3_combout ),
	.datac(\d_cache_inst|always1~1_combout ),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [61]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[61]~171_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[61]~171 .lut_mask = 16'hB080;
defparam \d_cache_inst|cache_d[61]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N19
dffeas \arbiter_inst|port2_from_mem[7][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_controller|from_mem [5]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|port2_from_mem[7][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_from_mem[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_from_mem[7][5] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_from_mem[7][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N18
cycloneive_lcell_comb \d_cache_inst|cache_d[61]~235 (
// Equation(s):
// \d_cache_inst|cache_d[61]~235_combout  = (\d_cache_inst|cache_d[61]~171_combout ) # ((\d_cache_inst|fetch_active~q  & (\arbiter_inst|port2_from_mem[7][5]~q  & \arbiter_inst|arbiter_p2_ready~q )))

	.dataa(\d_cache_inst|cache_d[61]~171_combout ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\arbiter_inst|port2_from_mem[7][5]~q ),
	.datad(\arbiter_inst|arbiter_p2_ready~q ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[61]~235_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[61]~235 .lut_mask = 16'hEAAA;
defparam \d_cache_inst|cache_d[61]~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N26
cycloneive_lcell_comb \d_cache_inst|cache_d[60]~163 (
// Equation(s):
// \d_cache_inst|cache_d[60]~163_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~3_combout  & (\d_cache_inst|CPU_data_hold [4])) # (!\d_cache_inst|Decoder62~3_combout  & 
// ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [60])))))

	.dataa(\d_cache_inst|CPU_data_hold [4]),
	.datab(\d_cache_inst|always1~1_combout ),
	.datac(\d_cache_inst|Decoder62~3_combout ),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [60]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[60]~163_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[60]~163 .lut_mask = 16'h8C80;
defparam \d_cache_inst|cache_d[60]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N15
dffeas \arbiter_inst|port2_from_mem[7][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_controller|from_mem [4]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|port2_from_mem[7][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_from_mem[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_from_mem[7][4] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_from_mem[7][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N14
cycloneive_lcell_comb \d_cache_inst|cache_d[60]~227 (
// Equation(s):
// \d_cache_inst|cache_d[60]~227_combout  = (\d_cache_inst|cache_d[60]~163_combout ) # ((\d_cache_inst|fetch_active~q  & (\arbiter_inst|port2_from_mem[7][4]~q  & \arbiter_inst|arbiter_p2_ready~q )))

	.dataa(\d_cache_inst|cache_d[60]~163_combout ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\arbiter_inst|port2_from_mem[7][4]~q ),
	.datad(\arbiter_inst|arbiter_p2_ready~q ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[60]~227_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[60]~227 .lut_mask = 16'hEAAA;
defparam \d_cache_inst|cache_d[60]~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N2
cycloneive_lcell_comb \d_cache_inst|cache_d[53]~169 (
// Equation(s):
// \d_cache_inst|cache_d[53]~169_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~1_combout  & (\d_cache_inst|CPU_data_hold [5])) # (!\d_cache_inst|Decoder62~1_combout  & 
// ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [53])))))

	.dataa(\d_cache_inst|always1~1_combout ),
	.datab(\d_cache_inst|CPU_data_hold [5]),
	.datac(\d_cache_inst|Decoder62~1_combout ),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [53]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[53]~169_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[53]~169 .lut_mask = 16'h8A80;
defparam \d_cache_inst|cache_d[53]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N29
dffeas \arbiter_inst|port2_from_mem[6][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_controller|from_mem [5]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|port2_from_mem[6][0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_from_mem[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_from_mem[6][5] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_from_mem[6][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N28
cycloneive_lcell_comb \d_cache_inst|cache_d[53]~233 (
// Equation(s):
// \d_cache_inst|cache_d[53]~233_combout  = (\d_cache_inst|cache_d[53]~169_combout ) # ((\arbiter_inst|arbiter_p2_ready~q  & (\arbiter_inst|port2_from_mem[6][5]~q  & \d_cache_inst|fetch_active~q )))

	.dataa(\arbiter_inst|arbiter_p2_ready~q ),
	.datab(\d_cache_inst|cache_d[53]~169_combout ),
	.datac(\arbiter_inst|port2_from_mem[6][5]~q ),
	.datad(\d_cache_inst|fetch_active~q ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[53]~233_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[53]~233 .lut_mask = 16'hECCC;
defparam \d_cache_inst|cache_d[53]~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N24
cycloneive_lcell_comb \d_cache_inst|cache_d[52]~161 (
// Equation(s):
// \d_cache_inst|cache_d[52]~161_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~1_combout  & ((\d_cache_inst|CPU_data_hold [4]))) # (!\d_cache_inst|Decoder62~1_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [52]))))

	.dataa(\d_cache_inst|Decoder62~1_combout ),
	.datab(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [52]),
	.datac(\d_cache_inst|CPU_data_hold [4]),
	.datad(\d_cache_inst|always1~1_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[52]~161_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[52]~161 .lut_mask = 16'hE400;
defparam \d_cache_inst|cache_d[52]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N26
cycloneive_lcell_comb \d_cache_inst|cache_d[52]~225 (
// Equation(s):
// \d_cache_inst|cache_d[52]~225_combout  = (\d_cache_inst|cache_d[52]~161_combout ) # ((\arbiter_inst|arbiter_p2_ready~q  & (\d_cache_inst|fetch_active~q  & \arbiter_inst|port2_from_mem[6][4]~q )))

	.dataa(\arbiter_inst|arbiter_p2_ready~q ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\arbiter_inst|port2_from_mem[6][4]~q ),
	.datad(\d_cache_inst|cache_d[52]~161_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[52]~225_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[52]~225 .lut_mask = 16'hFF80;
defparam \d_cache_inst|cache_d[52]~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N2
cycloneive_lcell_comb \d_cache_inst|cache_d[46]~176 (
// Equation(s):
// \d_cache_inst|cache_d[46]~176_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~0_combout  & (\d_cache_inst|CPU_data_hold [6])) # (!\d_cache_inst|Decoder62~0_combout  & 
// ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [46])))))

	.dataa(\d_cache_inst|CPU_data_hold [6]),
	.datab(\d_cache_inst|always1~1_combout ),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [46]),
	.datad(\d_cache_inst|Decoder62~0_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[46]~176_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[46]~176 .lut_mask = 16'h88C0;
defparam \d_cache_inst|cache_d[46]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y8_N25
dffeas \arbiter_inst|port2_from_mem[5][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_controller|from_mem [6]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|port2_from_mem[5][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_from_mem[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_from_mem[5][6] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_from_mem[5][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N24
cycloneive_lcell_comb \d_cache_inst|cache_d[46]~240 (
// Equation(s):
// \d_cache_inst|cache_d[46]~240_combout  = (\d_cache_inst|cache_d[46]~176_combout ) # ((\arbiter_inst|arbiter_p2_ready~q  & (\arbiter_inst|port2_from_mem[5][6]~q  & \d_cache_inst|fetch_active~q )))

	.dataa(\arbiter_inst|arbiter_p2_ready~q ),
	.datab(\d_cache_inst|cache_d[46]~176_combout ),
	.datac(\arbiter_inst|port2_from_mem[5][6]~q ),
	.datad(\d_cache_inst|fetch_active~q ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[46]~240_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[46]~240 .lut_mask = 16'hECCC;
defparam \d_cache_inst|cache_d[46]~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N18
cycloneive_lcell_comb \d_cache_inst|cache_d[45]~168 (
// Equation(s):
// \d_cache_inst|cache_d[45]~168_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~0_combout  & (\d_cache_inst|CPU_data_hold [5])) # (!\d_cache_inst|Decoder62~0_combout  & 
// ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [45])))))

	.dataa(\d_cache_inst|Decoder62~0_combout ),
	.datab(\d_cache_inst|always1~1_combout ),
	.datac(\d_cache_inst|CPU_data_hold [5]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [45]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[45]~168_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[45]~168 .lut_mask = 16'hC480;
defparam \d_cache_inst|cache_d[45]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y8_N13
dffeas \arbiter_inst|port2_from_mem[5][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_controller|from_mem [5]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|port2_from_mem[5][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_from_mem[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_from_mem[5][5] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_from_mem[5][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N12
cycloneive_lcell_comb \d_cache_inst|cache_d[45]~232 (
// Equation(s):
// \d_cache_inst|cache_d[45]~232_combout  = (\d_cache_inst|cache_d[45]~168_combout ) # ((\arbiter_inst|arbiter_p2_ready~q  & (\arbiter_inst|port2_from_mem[5][5]~q  & \d_cache_inst|fetch_active~q )))

	.dataa(\arbiter_inst|arbiter_p2_ready~q ),
	.datab(\d_cache_inst|cache_d[45]~168_combout ),
	.datac(\arbiter_inst|port2_from_mem[5][5]~q ),
	.datad(\d_cache_inst|fetch_active~q ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[45]~232_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[45]~232 .lut_mask = 16'hECCC;
defparam \d_cache_inst|cache_d[45]~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N14
cycloneive_lcell_comb \d_cache_inst|cache_d[44]~160 (
// Equation(s):
// \d_cache_inst|cache_d[44]~160_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~0_combout  & ((\d_cache_inst|CPU_data_hold [4]))) # (!\d_cache_inst|Decoder62~0_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [44]))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [44]),
	.datab(\d_cache_inst|always1~1_combout ),
	.datac(\d_cache_inst|CPU_data_hold [4]),
	.datad(\d_cache_inst|Decoder62~0_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[44]~160_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[44]~160 .lut_mask = 16'hC088;
defparam \d_cache_inst|cache_d[44]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y8_N17
dffeas \arbiter_inst|port2_from_mem[5][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_controller|from_mem [4]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|port2_from_mem[5][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_from_mem[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_from_mem[5][4] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_from_mem[5][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N16
cycloneive_lcell_comb \d_cache_inst|cache_d[44]~224 (
// Equation(s):
// \d_cache_inst|cache_d[44]~224_combout  = (\d_cache_inst|cache_d[44]~160_combout ) # ((\arbiter_inst|arbiter_p2_ready~q  & (\arbiter_inst|port2_from_mem[5][4]~q  & \d_cache_inst|fetch_active~q )))

	.dataa(\arbiter_inst|arbiter_p2_ready~q ),
	.datab(\d_cache_inst|cache_d[44]~160_combout ),
	.datac(\arbiter_inst|port2_from_mem[5][4]~q ),
	.datad(\d_cache_inst|fetch_active~q ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[44]~224_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[44]~224 .lut_mask = 16'hECCC;
defparam \d_cache_inst|cache_d[44]~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N4
cycloneive_lcell_comb \d_cache_inst|cache_d[37]~170 (
// Equation(s):
// \d_cache_inst|cache_d[37]~170_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~2_combout  & (\d_cache_inst|CPU_data_hold [5])) # (!\d_cache_inst|Decoder62~2_combout  & 
// ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [37])))))

	.dataa(\d_cache_inst|CPU_data_hold [5]),
	.datab(\d_cache_inst|always1~1_combout ),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [37]),
	.datad(\d_cache_inst|Decoder62~2_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[37]~170_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[37]~170 .lut_mask = 16'h88C0;
defparam \d_cache_inst|cache_d[37]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y8_N31
dffeas \arbiter_inst|port2_from_mem[4][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_controller|from_mem [5]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|port2_from_mem[4][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_from_mem[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_from_mem[4][5] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_from_mem[4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N30
cycloneive_lcell_comb \d_cache_inst|cache_d[37]~234 (
// Equation(s):
// \d_cache_inst|cache_d[37]~234_combout  = (\d_cache_inst|cache_d[37]~170_combout ) # ((\arbiter_inst|arbiter_p2_ready~q  & (\arbiter_inst|port2_from_mem[4][5]~q  & \d_cache_inst|fetch_active~q )))

	.dataa(\arbiter_inst|arbiter_p2_ready~q ),
	.datab(\d_cache_inst|cache_d[37]~170_combout ),
	.datac(\arbiter_inst|port2_from_mem[4][5]~q ),
	.datad(\d_cache_inst|fetch_active~q ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[37]~234_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[37]~234 .lut_mask = 16'hECCC;
defparam \d_cache_inst|cache_d[37]~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N8
cycloneive_lcell_comb \d_cache_inst|cache_d[36]~162 (
// Equation(s):
// \d_cache_inst|cache_d[36]~162_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~2_combout  & ((\d_cache_inst|CPU_data_hold [4]))) # (!\d_cache_inst|Decoder62~2_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [36]))))

	.dataa(\d_cache_inst|Decoder62~2_combout ),
	.datab(\d_cache_inst|always1~1_combout ),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [36]),
	.datad(\d_cache_inst|CPU_data_hold [4]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[36]~162_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[36]~162 .lut_mask = 16'hC840;
defparam \d_cache_inst|cache_d[36]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N31
dffeas \arbiter_inst|port2_from_mem[4][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_controller|from_mem [4]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|port2_from_mem[4][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_from_mem[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_from_mem[4][4] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_from_mem[4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N30
cycloneive_lcell_comb \d_cache_inst|cache_d[36]~226 (
// Equation(s):
// \d_cache_inst|cache_d[36]~226_combout  = (\d_cache_inst|cache_d[36]~162_combout ) # ((\arbiter_inst|arbiter_p2_ready~q  & (\arbiter_inst|port2_from_mem[4][4]~q  & \d_cache_inst|fetch_active~q )))

	.dataa(\arbiter_inst|arbiter_p2_ready~q ),
	.datab(\d_cache_inst|cache_d[36]~162_combout ),
	.datac(\arbiter_inst|port2_from_mem[4][4]~q ),
	.datad(\d_cache_inst|fetch_active~q ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[36]~226_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[36]~226 .lut_mask = 16'hECCC;
defparam \d_cache_inst|cache_d[36]~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N8
cycloneive_lcell_comb \d_cache_inst|cache_d[29]~175 (
// Equation(s):
// \d_cache_inst|cache_d[29]~175_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~7_combout  & (\d_cache_inst|CPU_data_hold [5])) # (!\d_cache_inst|Decoder62~7_combout  & 
// ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [29])))))

	.dataa(\d_cache_inst|always1~1_combout ),
	.datab(\d_cache_inst|Decoder62~7_combout ),
	.datac(\d_cache_inst|CPU_data_hold [5]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [29]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[29]~175_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[29]~175 .lut_mask = 16'hA280;
defparam \d_cache_inst|cache_d[29]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N22
cycloneive_lcell_comb \d_cache_inst|cache_d[29]~239 (
// Equation(s):
// \d_cache_inst|cache_d[29]~239_combout  = (\d_cache_inst|cache_d[29]~175_combout ) # ((\arbiter_inst|arbiter_p2_ready~q  & (\d_cache_inst|fetch_active~q  & \arbiter_inst|port2_from_mem[3][5]~q )))

	.dataa(\arbiter_inst|arbiter_p2_ready~q ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\arbiter_inst|port2_from_mem[3][5]~q ),
	.datad(\d_cache_inst|cache_d[29]~175_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[29]~239_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[29]~239 .lut_mask = 16'hFF80;
defparam \d_cache_inst|cache_d[29]~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N0
cycloneive_lcell_comb \d_cache_inst|cache_d[28]~167 (
// Equation(s):
// \d_cache_inst|cache_d[28]~167_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~7_combout  & ((\d_cache_inst|CPU_data_hold [4]))) # (!\d_cache_inst|Decoder62~7_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [28]))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [28]),
	.datab(\d_cache_inst|always1~1_combout ),
	.datac(\d_cache_inst|CPU_data_hold [4]),
	.datad(\d_cache_inst|Decoder62~7_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[28]~167_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[28]~167 .lut_mask = 16'hC088;
defparam \d_cache_inst|cache_d[28]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N18
cycloneive_lcell_comb \d_cache_inst|cache_d[28]~231 (
// Equation(s):
// \d_cache_inst|cache_d[28]~231_combout  = (\d_cache_inst|cache_d[28]~167_combout ) # ((\arbiter_inst|arbiter_p2_ready~q  & (\d_cache_inst|fetch_active~q  & \arbiter_inst|port2_from_mem[3][4]~q )))

	.dataa(\arbiter_inst|arbiter_p2_ready~q ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\arbiter_inst|port2_from_mem[3][4]~q ),
	.datad(\d_cache_inst|cache_d[28]~167_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[28]~231_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[28]~231 .lut_mask = 16'hFF80;
defparam \d_cache_inst|cache_d[28]~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N14
cycloneive_lcell_comb \d_cache_inst|cache_d[21]~172 (
// Equation(s):
// \d_cache_inst|cache_d[21]~172_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~4_combout  & (\d_cache_inst|CPU_data_hold [5])) # (!\d_cache_inst|Decoder62~4_combout  & 
// ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [21])))))

	.dataa(\d_cache_inst|CPU_data_hold [5]),
	.datab(\d_cache_inst|Decoder62~4_combout ),
	.datac(\d_cache_inst|always1~1_combout ),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[21]~172_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[21]~172 .lut_mask = 16'hB080;
defparam \d_cache_inst|cache_d[21]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N13
dffeas \arbiter_inst|port2_from_mem[2][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_controller|from_mem [5]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|port2_from_mem[2][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_from_mem[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_from_mem[2][5] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_from_mem[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N12
cycloneive_lcell_comb \d_cache_inst|cache_d[21]~236 (
// Equation(s):
// \d_cache_inst|cache_d[21]~236_combout  = (\d_cache_inst|cache_d[21]~172_combout ) # ((\arbiter_inst|arbiter_p2_ready~q  & (\arbiter_inst|port2_from_mem[2][5]~q  & \d_cache_inst|fetch_active~q )))

	.dataa(\d_cache_inst|cache_d[21]~172_combout ),
	.datab(\arbiter_inst|arbiter_p2_ready~q ),
	.datac(\arbiter_inst|port2_from_mem[2][5]~q ),
	.datad(\d_cache_inst|fetch_active~q ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[21]~236_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[21]~236 .lut_mask = 16'hEAAA;
defparam \d_cache_inst|cache_d[21]~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N18
cycloneive_lcell_comb \d_cache_inst|cache_d[20]~164 (
// Equation(s):
// \d_cache_inst|cache_d[20]~164_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~4_combout  & ((\d_cache_inst|CPU_data_hold [4]))) # (!\d_cache_inst|Decoder62~4_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [20]),
	.datab(\d_cache_inst|Decoder62~4_combout ),
	.datac(\d_cache_inst|always1~1_combout ),
	.datad(\d_cache_inst|CPU_data_hold [4]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[20]~164_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[20]~164 .lut_mask = 16'hE020;
defparam \d_cache_inst|cache_d[20]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N17
dffeas \arbiter_inst|port2_from_mem[2][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_controller|from_mem [4]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|port2_from_mem[2][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_from_mem[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_from_mem[2][4] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_from_mem[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N16
cycloneive_lcell_comb \d_cache_inst|cache_d[20]~228 (
// Equation(s):
// \d_cache_inst|cache_d[20]~228_combout  = (\d_cache_inst|cache_d[20]~164_combout ) # ((\arbiter_inst|arbiter_p2_ready~q  & (\arbiter_inst|port2_from_mem[2][4]~q  & \d_cache_inst|fetch_active~q )))

	.dataa(\d_cache_inst|cache_d[20]~164_combout ),
	.datab(\arbiter_inst|arbiter_p2_ready~q ),
	.datac(\arbiter_inst|port2_from_mem[2][4]~q ),
	.datad(\d_cache_inst|fetch_active~q ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[20]~228_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[20]~228 .lut_mask = 16'hEAAA;
defparam \d_cache_inst|cache_d[20]~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N28
cycloneive_lcell_comb \d_cache_inst|cache_d[13]~173 (
// Equation(s):
// \d_cache_inst|cache_d[13]~173_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~5_combout  & (\d_cache_inst|CPU_data_hold [5])) # (!\d_cache_inst|Decoder62~5_combout  & 
// ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [13])))))

	.dataa(\d_cache_inst|always1~1_combout ),
	.datab(\d_cache_inst|CPU_data_hold [5]),
	.datac(\d_cache_inst|Decoder62~5_combout ),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[13]~173_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[13]~173 .lut_mask = 16'h8A80;
defparam \d_cache_inst|cache_d[13]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N21
dffeas \arbiter_inst|port2_from_mem[1][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_controller|from_mem [5]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|port2_from_mem[1][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_from_mem[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_from_mem[1][5] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_from_mem[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N20
cycloneive_lcell_comb \d_cache_inst|cache_d[13]~237 (
// Equation(s):
// \d_cache_inst|cache_d[13]~237_combout  = (\d_cache_inst|cache_d[13]~173_combout ) # ((\arbiter_inst|arbiter_p2_ready~q  & (\arbiter_inst|port2_from_mem[1][5]~q  & \d_cache_inst|fetch_active~q )))

	.dataa(\d_cache_inst|cache_d[13]~173_combout ),
	.datab(\arbiter_inst|arbiter_p2_ready~q ),
	.datac(\arbiter_inst|port2_from_mem[1][5]~q ),
	.datad(\d_cache_inst|fetch_active~q ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[13]~237_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[13]~237 .lut_mask = 16'hEAAA;
defparam \d_cache_inst|cache_d[13]~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N10
cycloneive_lcell_comb \d_cache_inst|cache_d[12]~165 (
// Equation(s):
// \d_cache_inst|cache_d[12]~165_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~5_combout  & ((\d_cache_inst|CPU_data_hold [4]))) # (!\d_cache_inst|Decoder62~5_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [12]))))

	.dataa(\d_cache_inst|always1~1_combout ),
	.datab(\d_cache_inst|Decoder62~5_combout ),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [12]),
	.datad(\d_cache_inst|CPU_data_hold [4]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[12]~165_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[12]~165 .lut_mask = 16'hA820;
defparam \d_cache_inst|cache_d[12]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N2
cycloneive_lcell_comb \d_cache_inst|cache_d[12]~229 (
// Equation(s):
// \d_cache_inst|cache_d[12]~229_combout  = (\d_cache_inst|cache_d[12]~165_combout ) # ((\d_cache_inst|fetch_active~q  & (\arbiter_inst|arbiter_p2_ready~q  & \arbiter_inst|port2_from_mem[1][4]~q )))

	.dataa(\d_cache_inst|fetch_active~q ),
	.datab(\arbiter_inst|arbiter_p2_ready~q ),
	.datac(\arbiter_inst|port2_from_mem[1][4]~q ),
	.datad(\d_cache_inst|cache_d[12]~165_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[12]~229_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[12]~229 .lut_mask = 16'hFF80;
defparam \d_cache_inst|cache_d[12]~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N16
cycloneive_lcell_comb \d_cache_inst|cache_d[5]~174 (
// Equation(s):
// \d_cache_inst|cache_d[5]~174_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~6_combout  & (\d_cache_inst|CPU_data_hold [5])) # (!\d_cache_inst|Decoder62~6_combout  & 
// ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [5])))))

	.dataa(\d_cache_inst|CPU_data_hold [5]),
	.datab(\d_cache_inst|always1~1_combout ),
	.datac(\d_cache_inst|Decoder62~6_combout ),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[5]~174_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[5]~174 .lut_mask = 16'h8C80;
defparam \d_cache_inst|cache_d[5]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N4
cycloneive_lcell_comb \d_cache_inst|cache_d[5]~238 (
// Equation(s):
// \d_cache_inst|cache_d[5]~238_combout  = (\d_cache_inst|cache_d[5]~174_combout ) # ((\arbiter_inst|arbiter_p2_ready~q  & (\d_cache_inst|fetch_active~q  & \arbiter_inst|port2_from_mem[0][5]~q )))

	.dataa(\arbiter_inst|arbiter_p2_ready~q ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\arbiter_inst|port2_from_mem[0][5]~q ),
	.datad(\d_cache_inst|cache_d[5]~174_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[5]~238_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[5]~238 .lut_mask = 16'hFF80;
defparam \d_cache_inst|cache_d[5]~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N28
cycloneive_lcell_comb \d_cache_inst|cache_d[4]~166 (
// Equation(s):
// \d_cache_inst|cache_d[4]~166_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~6_combout  & ((\d_cache_inst|CPU_data_hold [4]))) # (!\d_cache_inst|Decoder62~6_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [4]))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [4]),
	.datab(\d_cache_inst|always1~1_combout ),
	.datac(\d_cache_inst|Decoder62~6_combout ),
	.datad(\d_cache_inst|CPU_data_hold [4]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[4]~166_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[4]~166 .lut_mask = 16'hC808;
defparam \d_cache_inst|cache_d[4]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N8
cycloneive_lcell_comb \d_cache_inst|cache_d[4]~230 (
// Equation(s):
// \d_cache_inst|cache_d[4]~230_combout  = (\d_cache_inst|cache_d[4]~166_combout ) # ((\arbiter_inst|arbiter_p2_ready~q  & (\d_cache_inst|fetch_active~q  & \arbiter_inst|port2_from_mem[0][4]~q )))

	.dataa(\arbiter_inst|arbiter_p2_ready~q ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\arbiter_inst|port2_from_mem[0][4]~q ),
	.datad(\d_cache_inst|cache_d[4]~166_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[4]~230_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[4]~230 .lut_mask = 16'hFF80;
defparam \d_cache_inst|cache_d[4]~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N24
cycloneive_lcell_comb \CPU_inst|IV_in~33 (
// Equation(s):
// \CPU_inst|IV_in~33_combout  = (\d_cache_inst|byte_address [1] & ((\CPU_inst|IV_in~32_combout  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [27]))) # (!\CPU_inst|IV_in~32_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [19])))) # (!\d_cache_inst|byte_address [1] & (((\CPU_inst|IV_in~32_combout ))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [19]),
	.datab(\d_cache_inst|byte_address [1]),
	.datac(\CPU_inst|IV_in~32_combout ),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [27]),
	.cin(gnd),
	.combout(\CPU_inst|IV_in~33_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in~33 .lut_mask = 16'hF838;
defparam \CPU_inst|IV_in~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N28
cycloneive_lcell_comb \CPU_inst|IV_in[3]~3 (
// Equation(s):
// \CPU_inst|IV_in[3]~3_combout  = (\d_cache_inst|byte_address [2] & (\CPU_inst|IV_in~35_combout )) # (!\d_cache_inst|byte_address [2] & ((\CPU_inst|IV_in~33_combout )))

	.dataa(\CPU_inst|IV_in~35_combout ),
	.datab(\d_cache_inst|byte_address [2]),
	.datac(gnd),
	.datad(\CPU_inst|IV_in~33_combout ),
	.cin(gnd),
	.combout(\CPU_inst|IV_in[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in[3]~3 .lut_mask = 16'hBB88;
defparam \CPU_inst|IV_in[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N23
dffeas \nes_joypad_inst|data_shift[0][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nes_joypad_inst|data_shift[0][2]~q ),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nes_joypad_inst|pulse_count[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nes_joypad_inst|data_shift[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nes_joypad_inst|data_shift[0][3] .is_wysiwyg = "true";
defparam \nes_joypad_inst|data_shift[0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N7
dffeas \nes_joypad_inst|joypad_buttons[0][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nes_joypad_inst|data_shift[0][3]~q ),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nes_joypad_inst|joypad_buttons[0][7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nes_joypad_inst|joypad_buttons[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nes_joypad_inst|joypad_buttons[0][3] .is_wysiwyg = "true";
defparam \nes_joypad_inst|joypad_buttons[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N28
cycloneive_lcell_comb \nes_joypad_inst|data_shift[1][3]~feeder (
// Equation(s):
// \nes_joypad_inst|data_shift[1][3]~feeder_combout  = \nes_joypad_inst|data_shift[1][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nes_joypad_inst|data_shift[1][2]~q ),
	.cin(gnd),
	.combout(\nes_joypad_inst|data_shift[1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nes_joypad_inst|data_shift[1][3]~feeder .lut_mask = 16'hFF00;
defparam \nes_joypad_inst|data_shift[1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N29
dffeas \nes_joypad_inst|data_shift[1][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\nes_joypad_inst|data_shift[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nes_joypad_inst|pulse_count[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nes_joypad_inst|data_shift[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nes_joypad_inst|data_shift[1][3] .is_wysiwyg = "true";
defparam \nes_joypad_inst|data_shift[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N18
cycloneive_lcell_comb \nes_joypad_inst|joypad_buttons[1][3]~feeder (
// Equation(s):
// \nes_joypad_inst|joypad_buttons[1][3]~feeder_combout  = \nes_joypad_inst|data_shift[1][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nes_joypad_inst|data_shift[1][3]~q ),
	.cin(gnd),
	.combout(\nes_joypad_inst|joypad_buttons[1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nes_joypad_inst|joypad_buttons[1][3]~feeder .lut_mask = 16'hFF00;
defparam \nes_joypad_inst|joypad_buttons[1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N19
dffeas \nes_joypad_inst|joypad_buttons[1][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\nes_joypad_inst|joypad_buttons[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nes_joypad_inst|joypad_buttons[0][7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nes_joypad_inst|joypad_buttons[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nes_joypad_inst|joypad_buttons[1][3] .is_wysiwyg = "true";
defparam \nes_joypad_inst|joypad_buttons[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N6
cycloneive_lcell_comb \nes_joypad_inst|to_cpu~6 (
// Equation(s):
// \nes_joypad_inst|to_cpu~6_combout  = (\CPU_inst|reg_file0|ivr_reg [0] & ((!\nes_joypad_inst|joypad_buttons[1][3]~q ))) # (!\CPU_inst|reg_file0|ivr_reg [0] & (!\nes_joypad_inst|joypad_buttons[0][3]~q ))

	.dataa(\CPU_inst|reg_file0|ivr_reg [0]),
	.datab(gnd),
	.datac(\nes_joypad_inst|joypad_buttons[0][3]~q ),
	.datad(\nes_joypad_inst|joypad_buttons[1][3]~q ),
	.cin(gnd),
	.combout(\nes_joypad_inst|to_cpu~6_combout ),
	.cout());
// synopsys translate_off
defparam \nes_joypad_inst|to_cpu~6 .lut_mask = 16'h05AF;
defparam \nes_joypad_inst|to_cpu~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N11
dffeas \nes_joypad_inst|to_cpu[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nes_joypad_inst|to_cpu~6_combout ),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nes_joypad_inst|to_cpu [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nes_joypad_inst|to_cpu[3] .is_wysiwyg = "true";
defparam \nes_joypad_inst|to_cpu[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N10
cycloneive_lcell_comb \m_from_jp[3] (
// Equation(s):
// m_from_jp[3] = (\nes_joypad_inst|to_cpu [3] & \prev_jp_en~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\nes_joypad_inst|to_cpu [3]),
	.datad(\prev_jp_en~q ),
	.cin(gnd),
	.combout(m_from_jp[3]),
	.cout());
// synopsys translate_off
defparam \m_from_jp[3] .lut_mask = 16'hF000;
defparam \m_from_jp[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y11_N6
cycloneive_lcell_comb \timer_inst|Mux5~0 (
// Equation(s):
// \timer_inst|Mux5~0_combout  = (\CPU_inst|reg_file0|ivr_reg [0] & (((\CPU_inst|reg_file0|ivr_reg [1]) # (\timer_inst|counter [11])))) # (!\CPU_inst|reg_file0|ivr_reg [0] & (\timer_inst|counter [3] & (!\CPU_inst|reg_file0|ivr_reg [1])))

	.dataa(\timer_inst|counter [3]),
	.datab(\CPU_inst|reg_file0|ivr_reg [0]),
	.datac(\CPU_inst|reg_file0|ivr_reg [1]),
	.datad(\timer_inst|counter [11]),
	.cin(gnd),
	.combout(\timer_inst|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|Mux5~0 .lut_mask = 16'hCEC2;
defparam \timer_inst|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y11_N4
cycloneive_lcell_comb \timer_inst|Mux5~1 (
// Equation(s):
// \timer_inst|Mux5~1_combout  = (\CPU_inst|reg_file0|ivr_reg [1] & ((\timer_inst|Mux5~0_combout  & ((\timer_inst|WideOr3~combout ))) # (!\timer_inst|Mux5~0_combout  & (\timer_inst|counter [19])))) # (!\CPU_inst|reg_file0|ivr_reg [1] & 
// (((\timer_inst|Mux5~0_combout ))))

	.dataa(\CPU_inst|reg_file0|ivr_reg [1]),
	.datab(\timer_inst|counter [19]),
	.datac(\timer_inst|WideOr3~combout ),
	.datad(\timer_inst|Mux5~0_combout ),
	.cin(gnd),
	.combout(\timer_inst|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|Mux5~1 .lut_mask = 16'hF588;
defparam \timer_inst|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y11_N5
dffeas \timer_inst|to_cpu[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\timer_inst|Mux5~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\timer_inst|to_cpu[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|to_cpu [3]),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|to_cpu[3] .is_wysiwyg = "true";
defparam \timer_inst|to_cpu[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N16
cycloneive_lcell_comb \serial_inst|rx_queue|full~1 (
// Equation(s):
// \serial_inst|rx_queue|full~1_combout  = (\serial_inst|rx_queue|read_addr [1] & (\serial_inst|rx_queue|write_addr [1] & (\serial_inst|rx_queue|write_addr [0] $ (!\serial_inst|rx_queue|read_addr [0])))) # (!\serial_inst|rx_queue|read_addr [1] & 
// (!\serial_inst|rx_queue|write_addr [1] & (\serial_inst|rx_queue|write_addr [0] $ (!\serial_inst|rx_queue|read_addr [0]))))

	.dataa(\serial_inst|rx_queue|read_addr [1]),
	.datab(\serial_inst|rx_queue|write_addr [1]),
	.datac(\serial_inst|rx_queue|write_addr [0]),
	.datad(\serial_inst|rx_queue|read_addr [0]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|full~1_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|full~1 .lut_mask = 16'h9009;
defparam \serial_inst|rx_queue|full~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N28
cycloneive_lcell_comb \serial_inst|rx_queue|write_addr[3]~10 (
// Equation(s):
// \serial_inst|rx_queue|write_addr[3]~10_combout  = \serial_inst|rx_queue|write_addr[2]~9  $ (\serial_inst|rx_queue|write_addr [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serial_inst|rx_queue|write_addr [3]),
	.cin(\serial_inst|rx_queue|write_addr[2]~9 ),
	.combout(\serial_inst|rx_queue|write_addr[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|write_addr[3]~10 .lut_mask = 16'h0FF0;
defparam \serial_inst|rx_queue|write_addr[3]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y13_N29
dffeas \serial_inst|rx_queue|write_addr[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|write_addr[3]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|write_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|write_addr[3] .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|write_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N4
cycloneive_lcell_comb \serial_inst|rx_queue|Add1~2 (
// Equation(s):
// \serial_inst|rx_queue|Add1~2_combout  = \serial_inst|rx_queue|read_addr [3] $ (((\serial_inst|rx_queue|read_addr [0] & (\serial_inst|rx_queue|read_addr [1] & \serial_inst|rx_queue|read_addr [2]))))

	.dataa(\serial_inst|rx_queue|read_addr [0]),
	.datab(\serial_inst|rx_queue|read_addr [1]),
	.datac(\serial_inst|rx_queue|read_addr [3]),
	.datad(\serial_inst|rx_queue|read_addr [2]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|Add1~2_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|Add1~2 .lut_mask = 16'h78F0;
defparam \serial_inst|rx_queue|Add1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N5
dffeas \serial_inst|rx_queue|read_addr[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|Add1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(\serial_inst|rx_queue|read_addr[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|read_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|read_addr[3] .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|read_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N12
cycloneive_lcell_comb \serial_inst|rx_queue|full~0 (
// Equation(s):
// \serial_inst|rx_queue|full~0_combout  = \serial_inst|rx_queue|write_addr [3] $ (\serial_inst|rx_queue|read_addr [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\serial_inst|rx_queue|write_addr [3]),
	.datad(\serial_inst|rx_queue|read_addr [3]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|full~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|full~0 .lut_mask = 16'h0FF0;
defparam \serial_inst|rx_queue|full~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N20
cycloneive_lcell_comb \serial_inst|rx_queue|empty~0 (
// Equation(s):
// \serial_inst|rx_queue|empty~0_combout  = ((\serial_inst|rx_queue|full~0_combout ) # (\serial_inst|rx_queue|write_addr [2] $ (\serial_inst|rx_queue|read_addr [2]))) # (!\serial_inst|rx_queue|full~1_combout )

	.dataa(\serial_inst|rx_queue|full~1_combout ),
	.datab(\serial_inst|rx_queue|write_addr [2]),
	.datac(\serial_inst|rx_queue|read_addr [2]),
	.datad(\serial_inst|rx_queue|full~0_combout ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|empty~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|empty~0 .lut_mask = 16'hFF7D;
defparam \serial_inst|rx_queue|empty~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N8
cycloneive_lcell_comb \serial_inst|to_CPU[3]~feeder (
// Equation(s):
// \serial_inst|to_CPU[3]~feeder_combout  = \serial_inst|rx_queue|empty~0_combout 

	.dataa(\serial_inst|rx_queue|empty~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|to_CPU[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|to_CPU[3]~feeder .lut_mask = 16'hAAAA;
defparam \serial_inst|to_CPU[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y11_N26
cycloneive_lcell_comb \serial_inst|UART_inst|rx_data~7 (
// Equation(s):
// \serial_inst|UART_inst|rx_data~7_combout  = (\rst~q  & !\serial_inst|UART_inst|rx_frame [4])

	.dataa(\rst~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\serial_inst|UART_inst|rx_frame [4]),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_data~7_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_data~7 .lut_mask = 16'h00AA;
defparam \serial_inst|UART_inst|rx_data~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y11_N27
dffeas \serial_inst|UART_inst|rx_data[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_data~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|UART_inst|rx_data[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_data[3] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_data[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y9_N25
dffeas \serial_inst|rx_queue|queue_mem~19 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~19 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~19 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y9_N27
dffeas \serial_inst|rx_queue|queue_mem~27 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~27 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~27 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y9_N11
dffeas \serial_inst|rx_queue|queue_mem~3 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~3 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N0
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~11feeder (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~11feeder_combout  = \serial_inst|UART_inst|rx_data [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serial_inst|UART_inst|rx_data [3]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~11feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~11feeder .lut_mask = 16'hFF00;
defparam \serial_inst|rx_queue|queue_mem~11feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y9_N1
dffeas \serial_inst|rx_queue|queue_mem~11 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|queue_mem~11feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|rx_queue|queue_mem~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~11 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N10
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~92 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~92_combout  = (\serial_inst|rx_queue|read_addr [0] & ((\serial_inst|rx_queue|read_addr [1]) # ((\serial_inst|rx_queue|queue_mem~11_q )))) # (!\serial_inst|rx_queue|read_addr [0] & (!\serial_inst|rx_queue|read_addr [1] & 
// (\serial_inst|rx_queue|queue_mem~3_q )))

	.dataa(\serial_inst|rx_queue|read_addr [0]),
	.datab(\serial_inst|rx_queue|read_addr [1]),
	.datac(\serial_inst|rx_queue|queue_mem~3_q ),
	.datad(\serial_inst|rx_queue|queue_mem~11_q ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~92_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~92 .lut_mask = 16'hBA98;
defparam \serial_inst|rx_queue|queue_mem~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N26
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~93 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~93_combout  = (\serial_inst|rx_queue|read_addr [1] & ((\serial_inst|rx_queue|queue_mem~92_combout  & ((\serial_inst|rx_queue|queue_mem~27_q ))) # (!\serial_inst|rx_queue|queue_mem~92_combout  & 
// (\serial_inst|rx_queue|queue_mem~19_q )))) # (!\serial_inst|rx_queue|read_addr [1] & (((\serial_inst|rx_queue|queue_mem~92_combout ))))

	.dataa(\serial_inst|rx_queue|read_addr [1]),
	.datab(\serial_inst|rx_queue|queue_mem~19_q ),
	.datac(\serial_inst|rx_queue|queue_mem~27_q ),
	.datad(\serial_inst|rx_queue|queue_mem~92_combout ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~93_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~93 .lut_mask = 16'hF588;
defparam \serial_inst|rx_queue|queue_mem~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y10_N19
dffeas \serial_inst|rx_queue|queue_mem~35 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~35 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~35 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y10_N25
dffeas \serial_inst|rx_queue|queue_mem~51 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~51 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~51 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N18
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~90 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~90_combout  = (\serial_inst|rx_queue|read_addr [1] & ((\serial_inst|rx_queue|read_addr [0]) # ((\serial_inst|rx_queue|queue_mem~51_q )))) # (!\serial_inst|rx_queue|read_addr [1] & (!\serial_inst|rx_queue|read_addr [0] & 
// (\serial_inst|rx_queue|queue_mem~35_q )))

	.dataa(\serial_inst|rx_queue|read_addr [1]),
	.datab(\serial_inst|rx_queue|read_addr [0]),
	.datac(\serial_inst|rx_queue|queue_mem~35_q ),
	.datad(\serial_inst|rx_queue|queue_mem~51_q ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~90_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~90 .lut_mask = 16'hBA98;
defparam \serial_inst|rx_queue|queue_mem~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N19
dffeas \serial_inst|rx_queue|queue_mem~59 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~59 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~59 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y10_N1
dffeas \serial_inst|rx_queue|queue_mem~43 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~43 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~43 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N18
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~91 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~91_combout  = (\serial_inst|rx_queue|read_addr [0] & ((\serial_inst|rx_queue|queue_mem~90_combout  & (\serial_inst|rx_queue|queue_mem~59_q )) # (!\serial_inst|rx_queue|queue_mem~90_combout  & 
// ((\serial_inst|rx_queue|queue_mem~43_q ))))) # (!\serial_inst|rx_queue|read_addr [0] & (\serial_inst|rx_queue|queue_mem~90_combout ))

	.dataa(\serial_inst|rx_queue|read_addr [0]),
	.datab(\serial_inst|rx_queue|queue_mem~90_combout ),
	.datac(\serial_inst|rx_queue|queue_mem~59_q ),
	.datad(\serial_inst|rx_queue|queue_mem~43_q ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~91_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~91 .lut_mask = 16'hE6C4;
defparam \serial_inst|rx_queue|queue_mem~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N24
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~94 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~94_combout  = (\serial_inst|rx_queue|read_addr [2] & ((\serial_inst|rx_queue|queue_mem~91_combout ))) # (!\serial_inst|rx_queue|read_addr [2] & (\serial_inst|rx_queue|queue_mem~93_combout ))

	.dataa(\serial_inst|rx_queue|queue_mem~93_combout ),
	.datab(\serial_inst|rx_queue|read_addr [2]),
	.datac(gnd),
	.datad(\serial_inst|rx_queue|queue_mem~91_combout ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~94_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~94 .lut_mask = 16'hEE22;
defparam \serial_inst|rx_queue|queue_mem~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N9
dffeas \serial_inst|to_CPU[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|to_CPU[3]~feeder_combout ),
	.asdata(\serial_inst|rx_queue|queue_mem~94_combout ),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CPU_inst|reg_file0|ivr_reg [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|to_CPU [3]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|to_CPU[3] .is_wysiwyg = "true";
defparam \serial_inst|to_CPU[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N0
cycloneive_lcell_comb \to_CPU_left[3]~25 (
// Equation(s):
// \to_CPU_left[3]~25_combout  = (\timer_inst|to_cpu [3] & ((\prev_timer_en~q ) # ((\serial_inst|to_CPU [3] & \prev_serial_en~q )))) # (!\timer_inst|to_cpu [3] & (((\serial_inst|to_CPU [3] & \prev_serial_en~q ))))

	.dataa(\timer_inst|to_cpu [3]),
	.datab(\prev_timer_en~q ),
	.datac(\serial_inst|to_CPU [3]),
	.datad(\prev_serial_en~q ),
	.cin(gnd),
	.combout(\to_CPU_left[3]~25_combout ),
	.cout());
// synopsys translate_off
defparam \to_CPU_left[3]~25 .lut_mask = 16'hF888;
defparam \to_CPU_left[3]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N16
cycloneive_lcell_comb \intcon_inst|prev_in~6 (
// Equation(s):
// \intcon_inst|prev_in~6_combout  = (\serial_inst|UART_inst|rx_ready~q ) # (!\rst~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\serial_inst|UART_inst|rx_ready~q ),
	.datad(\rst~q ),
	.cin(gnd),
	.combout(\intcon_inst|prev_in~6_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|prev_in~6 .lut_mask = 16'hF0FF;
defparam \intcon_inst|prev_in~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N17
dffeas \intcon_inst|prev_in[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\intcon_inst|prev_in~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|prev_in [3]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|prev_in[3] .is_wysiwyg = "true";
defparam \intcon_inst|prev_in[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N18
cycloneive_lcell_comb \intcon_inst|status~12 (
// Equation(s):
// \intcon_inst|status~12_combout  = (\serial_inst|UART_inst|rx_ready~q  & !\intcon_inst|prev_in [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\serial_inst|UART_inst|rx_ready~q ),
	.datad(\intcon_inst|prev_in [3]),
	.cin(gnd),
	.combout(\intcon_inst|status~12_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|status~12 .lut_mask = 16'h00F0;
defparam \intcon_inst|status~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N12
cycloneive_lcell_comb \intcon_inst|status~13 (
// Equation(s):
// \intcon_inst|status~13_combout  = (\intcon_inst|always0~2_combout  & (((\intcon_inst|status [3]) # (\intcon_inst|status~12_combout )))) # (!\intcon_inst|always0~2_combout  & (\CPU_inst|shift_merge0|LBD_reg [3] & (\intcon_inst|status [3])))

	.dataa(\CPU_inst|shift_merge0|LBD_reg [3]),
	.datab(\intcon_inst|always0~2_combout ),
	.datac(\intcon_inst|status [3]),
	.datad(\intcon_inst|status~12_combout ),
	.cin(gnd),
	.combout(\intcon_inst|status~13_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|status~13 .lut_mask = 16'hECE0;
defparam \intcon_inst|status~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N13
dffeas \intcon_inst|status[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\intcon_inst|status~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|status [3]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|status[3] .is_wysiwyg = "true";
defparam \intcon_inst|status[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N28
cycloneive_lcell_comb \intcon_inst|control~7 (
// Equation(s):
// \intcon_inst|control~7_combout  = (\rst~q  & \CPU_inst|shift_merge0|LBD_reg [3])

	.dataa(gnd),
	.datab(\rst~q ),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|LBD_reg [3]),
	.cin(gnd),
	.combout(\intcon_inst|control~7_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|control~7 .lut_mask = 16'hCC00;
defparam \intcon_inst|control~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N29
dffeas \intcon_inst|control[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\intcon_inst|control~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\intcon_inst|control[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|control [3]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|control[3] .is_wysiwyg = "true";
defparam \intcon_inst|control[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N14
cycloneive_lcell_comb \intcon_inst|to_cpu~7 (
// Equation(s):
// \intcon_inst|to_cpu~7_combout  = (\CPU_inst|reg_file0|ivr_reg [0] & ((\intcon_inst|control [3]))) # (!\CPU_inst|reg_file0|ivr_reg [0] & (\intcon_inst|status [3]))

	.dataa(gnd),
	.datab(\intcon_inst|status [3]),
	.datac(\CPU_inst|reg_file0|ivr_reg [0]),
	.datad(\intcon_inst|control [3]),
	.cin(gnd),
	.combout(\intcon_inst|to_cpu~7_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|to_cpu~7 .lut_mask = 16'hFC0C;
defparam \intcon_inst|to_cpu~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N15
dffeas \intcon_inst|to_cpu[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\intcon_inst|to_cpu~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\intcon_inst|to_cpu[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|to_cpu [3]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|to_cpu[3] .is_wysiwyg = "true";
defparam \intcon_inst|to_cpu[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N16
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|rx_frame[4]~feeder (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|rx_frame[4]~feeder_combout  = \i2c_ri_inst|i2c_phy_inst|rx_frame [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i2c_ri_inst|i2c_phy_inst|rx_frame [3]),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|rx_frame[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|rx_frame[4]~feeder .lut_mask = 16'hFF00;
defparam \i2c_ri_inst|i2c_phy_inst|rx_frame[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N17
dffeas \i2c_ri_inst|i2c_phy_inst|rx_frame[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\i2c_ri_inst|i2c_phy_inst|rx_frame[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_ri_inst|i2c_phy_inst|rx_frame[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|i2c_phy_inst|rx_frame [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|rx_frame[4] .is_wysiwyg = "true";
defparam \i2c_ri_inst|i2c_phy_inst|rx_frame[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N24
cycloneive_lcell_comb \i2c_ri_inst|to_CPU~6 (
// Equation(s):
// \i2c_ri_inst|to_CPU~6_combout  = (!\CPU_inst|reg_file0|ivr_reg [0] & (\rst~q  & \i2c_ri_inst|i2c_phy_inst|rx_frame [4]))

	.dataa(gnd),
	.datab(\CPU_inst|reg_file0|ivr_reg [0]),
	.datac(\rst~q ),
	.datad(\i2c_ri_inst|i2c_phy_inst|rx_frame [4]),
	.cin(gnd),
	.combout(\i2c_ri_inst|to_CPU~6_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|to_CPU~6 .lut_mask = 16'h3000;
defparam \i2c_ri_inst|to_CPU~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N25
dffeas \i2c_ri_inst|to_CPU[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\i2c_ri_inst|to_CPU~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|to_CPU [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|to_CPU[3] .is_wysiwyg = "true";
defparam \i2c_ri_inst|to_CPU[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N4
cycloneive_lcell_comb \to_CPU_left[3]~26 (
// Equation(s):
// \to_CPU_left[3]~26_combout  = (\prev_i2c_en~q  & ((\i2c_ri_inst|to_CPU [3]) # ((\intcon_inst|to_cpu [3] & \prev_intcon_en~q )))) # (!\prev_i2c_en~q  & (\intcon_inst|to_cpu [3] & (\prev_intcon_en~q )))

	.dataa(\prev_i2c_en~q ),
	.datab(\intcon_inst|to_cpu [3]),
	.datac(\prev_intcon_en~q ),
	.datad(\i2c_ri_inst|to_CPU [3]),
	.cin(gnd),
	.combout(\to_CPU_left[3]~26_combout ),
	.cout());
// synopsys translate_off
defparam \to_CPU_left[3]~26 .lut_mask = 16'hEAC0;
defparam \to_CPU_left[3]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N18
cycloneive_lcell_comb \keyboard_inst|rx_queue|write_addr[3]~10 (
// Equation(s):
// \keyboard_inst|rx_queue|write_addr[3]~10_combout  = \keyboard_inst|rx_queue|write_addr [3] $ (\keyboard_inst|rx_queue|write_addr[2]~9 )

	.dataa(gnd),
	.datab(\keyboard_inst|rx_queue|write_addr [3]),
	.datac(gnd),
	.datad(gnd),
	.cin(\keyboard_inst|rx_queue|write_addr[2]~9 ),
	.combout(\keyboard_inst|rx_queue|write_addr[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|write_addr[3]~10 .lut_mask = 16'h3C3C;
defparam \keyboard_inst|rx_queue|write_addr[3]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y9_N19
dffeas \keyboard_inst|rx_queue|write_addr[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|rx_queue|write_addr[3]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|write_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|write_addr[3] .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|write_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N12
cycloneive_lcell_comb \keyboard_inst|rx_queue|Add1~2 (
// Equation(s):
// \keyboard_inst|rx_queue|Add1~2_combout  = \keyboard_inst|rx_queue|read_addr [3] $ (((\keyboard_inst|rx_queue|read_addr [0] & (\keyboard_inst|rx_queue|read_addr [1] & \keyboard_inst|rx_queue|read_addr [2]))))

	.dataa(\keyboard_inst|rx_queue|read_addr [0]),
	.datab(\keyboard_inst|rx_queue|read_addr [1]),
	.datac(\keyboard_inst|rx_queue|read_addr [3]),
	.datad(\keyboard_inst|rx_queue|read_addr [2]),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|Add1~2_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|Add1~2 .lut_mask = 16'h78F0;
defparam \keyboard_inst|rx_queue|Add1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y9_N13
dffeas \keyboard_inst|rx_queue|read_addr[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|rx_queue|Add1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(\keyboard_inst|rx_queue|read_addr[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|read_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|read_addr[3] .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|read_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N8
cycloneive_lcell_comb \keyboard_inst|rx_queue|full~0 (
// Equation(s):
// \keyboard_inst|rx_queue|full~0_combout  = \keyboard_inst|rx_queue|write_addr [3] $ (\keyboard_inst|rx_queue|read_addr [3])

	.dataa(gnd),
	.datab(\keyboard_inst|rx_queue|write_addr [3]),
	.datac(gnd),
	.datad(\keyboard_inst|rx_queue|read_addr [3]),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|full~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|full~0 .lut_mask = 16'h33CC;
defparam \keyboard_inst|rx_queue|full~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N0
cycloneive_lcell_comb \keyboard_inst|rx_queue|full~1 (
// Equation(s):
// \keyboard_inst|rx_queue|full~1_combout  = (\keyboard_inst|rx_queue|read_addr [0] & (\keyboard_inst|rx_queue|write_addr [0] & (\keyboard_inst|rx_queue|read_addr [1] $ (!\keyboard_inst|rx_queue|write_addr [1])))) # (!\keyboard_inst|rx_queue|read_addr [0] & 
// (!\keyboard_inst|rx_queue|write_addr [0] & (\keyboard_inst|rx_queue|read_addr [1] $ (!\keyboard_inst|rx_queue|write_addr [1]))))

	.dataa(\keyboard_inst|rx_queue|read_addr [0]),
	.datab(\keyboard_inst|rx_queue|read_addr [1]),
	.datac(\keyboard_inst|rx_queue|write_addr [1]),
	.datad(\keyboard_inst|rx_queue|write_addr [0]),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|full~1_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|full~1 .lut_mask = 16'h8241;
defparam \keyboard_inst|rx_queue|full~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N2
cycloneive_lcell_comb \keyboard_inst|rx_queue|empty~0 (
// Equation(s):
// \keyboard_inst|rx_queue|empty~0_combout  = (\keyboard_inst|rx_queue|full~0_combout ) # ((\keyboard_inst|rx_queue|read_addr [2] $ (\keyboard_inst|rx_queue|write_addr [2])) # (!\keyboard_inst|rx_queue|full~1_combout ))

	.dataa(\keyboard_inst|rx_queue|read_addr [2]),
	.datab(\keyboard_inst|rx_queue|write_addr [2]),
	.datac(\keyboard_inst|rx_queue|full~0_combout ),
	.datad(\keyboard_inst|rx_queue|full~1_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|empty~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|empty~0 .lut_mask = 16'hF6FF;
defparam \keyboard_inst|rx_queue|empty~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N0
cycloneive_lcell_comb \keyboard_inst|to_CPU[3]~feeder (
// Equation(s):
// \keyboard_inst|to_CPU[3]~feeder_combout  = \keyboard_inst|rx_queue|empty~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyboard_inst|rx_queue|empty~0_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|to_CPU[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|to_CPU[3]~feeder .lut_mask = 16'hFF00;
defparam \keyboard_inst|to_CPU[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N12
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|rx_data~7 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|rx_data~7_combout  = (\rst~q  & \keyboard_inst|ps2_host_inst|rx_shift_reg [5])

	.dataa(gnd),
	.datab(\rst~q ),
	.datac(\keyboard_inst|ps2_host_inst|rx_shift_reg [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|rx_data~7_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_data~7 .lut_mask = 16'hC0C0;
defparam \keyboard_inst|ps2_host_inst|rx_data~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N13
dffeas \keyboard_inst|ps2_host_inst|rx_data[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|rx_data~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard_inst|ps2_host_inst|rx_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|rx_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_data[3] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|rx_data[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N25
dffeas \keyboard_inst|rx_queue|queue_mem~19 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~19 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~19 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N27
dffeas \keyboard_inst|rx_queue|queue_mem~27 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~27 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~27 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N11
dffeas \keyboard_inst|rx_queue|queue_mem~3 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~3 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N0
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~11feeder (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~11feeder_combout  = \keyboard_inst|ps2_host_inst|rx_data [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyboard_inst|ps2_host_inst|rx_data [3]),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~11feeder_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~11feeder .lut_mask = 16'hFF00;
defparam \keyboard_inst|rx_queue|queue_mem~11feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N1
dffeas \keyboard_inst|rx_queue|queue_mem~11 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|rx_queue|queue_mem~11feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard_inst|rx_queue|queue_mem~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~11 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N10
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~92 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~92_combout  = (\keyboard_inst|rx_queue|read_addr [1] & (\keyboard_inst|rx_queue|read_addr [0])) # (!\keyboard_inst|rx_queue|read_addr [1] & ((\keyboard_inst|rx_queue|read_addr [0] & 
// ((\keyboard_inst|rx_queue|queue_mem~11_q ))) # (!\keyboard_inst|rx_queue|read_addr [0] & (\keyboard_inst|rx_queue|queue_mem~3_q ))))

	.dataa(\keyboard_inst|rx_queue|read_addr [1]),
	.datab(\keyboard_inst|rx_queue|read_addr [0]),
	.datac(\keyboard_inst|rx_queue|queue_mem~3_q ),
	.datad(\keyboard_inst|rx_queue|queue_mem~11_q ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~92_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~92 .lut_mask = 16'hDC98;
defparam \keyboard_inst|rx_queue|queue_mem~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N26
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~93 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~93_combout  = (\keyboard_inst|rx_queue|read_addr [1] & ((\keyboard_inst|rx_queue|queue_mem~92_combout  & ((\keyboard_inst|rx_queue|queue_mem~27_q ))) # (!\keyboard_inst|rx_queue|queue_mem~92_combout  & 
// (\keyboard_inst|rx_queue|queue_mem~19_q )))) # (!\keyboard_inst|rx_queue|read_addr [1] & (((\keyboard_inst|rx_queue|queue_mem~92_combout ))))

	.dataa(\keyboard_inst|rx_queue|read_addr [1]),
	.datab(\keyboard_inst|rx_queue|queue_mem~19_q ),
	.datac(\keyboard_inst|rx_queue|queue_mem~27_q ),
	.datad(\keyboard_inst|rx_queue|queue_mem~92_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~93_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~93 .lut_mask = 16'hF588;
defparam \keyboard_inst|rx_queue|queue_mem~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N11
dffeas \keyboard_inst|rx_queue|queue_mem~35 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~35 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~35 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y9_N17
dffeas \keyboard_inst|rx_queue|queue_mem~51 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~51 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~51 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N10
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~90 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~90_combout  = (\keyboard_inst|rx_queue|read_addr [1] & ((\keyboard_inst|rx_queue|read_addr [0]) # ((\keyboard_inst|rx_queue|queue_mem~51_q )))) # (!\keyboard_inst|rx_queue|read_addr [1] & 
// (!\keyboard_inst|rx_queue|read_addr [0] & (\keyboard_inst|rx_queue|queue_mem~35_q )))

	.dataa(\keyboard_inst|rx_queue|read_addr [1]),
	.datab(\keyboard_inst|rx_queue|read_addr [0]),
	.datac(\keyboard_inst|rx_queue|queue_mem~35_q ),
	.datad(\keyboard_inst|rx_queue|queue_mem~51_q ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~90_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~90 .lut_mask = 16'hBA98;
defparam \keyboard_inst|rx_queue|queue_mem~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N11
dffeas \keyboard_inst|rx_queue|queue_mem~59 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~59 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~59 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y9_N25
dffeas \keyboard_inst|rx_queue|queue_mem~43 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~43 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~43 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N10
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~91 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~91_combout  = (\keyboard_inst|rx_queue|queue_mem~90_combout  & (((\keyboard_inst|rx_queue|queue_mem~59_q )) # (!\keyboard_inst|rx_queue|read_addr [0]))) # (!\keyboard_inst|rx_queue|queue_mem~90_combout  & 
// (\keyboard_inst|rx_queue|read_addr [0] & ((\keyboard_inst|rx_queue|queue_mem~43_q ))))

	.dataa(\keyboard_inst|rx_queue|queue_mem~90_combout ),
	.datab(\keyboard_inst|rx_queue|read_addr [0]),
	.datac(\keyboard_inst|rx_queue|queue_mem~59_q ),
	.datad(\keyboard_inst|rx_queue|queue_mem~43_q ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~91_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~91 .lut_mask = 16'hE6A2;
defparam \keyboard_inst|rx_queue|queue_mem~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N0
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~94 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~94_combout  = (\keyboard_inst|rx_queue|read_addr [2] & ((\keyboard_inst|rx_queue|queue_mem~91_combout ))) # (!\keyboard_inst|rx_queue|read_addr [2] & (\keyboard_inst|rx_queue|queue_mem~93_combout ))

	.dataa(\keyboard_inst|rx_queue|queue_mem~93_combout ),
	.datab(\keyboard_inst|rx_queue|read_addr [2]),
	.datac(gnd),
	.datad(\keyboard_inst|rx_queue|queue_mem~91_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~94_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~94 .lut_mask = 16'hEE22;
defparam \keyboard_inst|rx_queue|queue_mem~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N1
dffeas \keyboard_inst|to_CPU[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|to_CPU[3]~feeder_combout ),
	.asdata(\keyboard_inst|rx_queue|queue_mem~94_combout ),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CPU_inst|reg_file0|ivr_reg [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|to_CPU [3]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|to_CPU[3] .is_wysiwyg = "true";
defparam \keyboard_inst|to_CPU[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N16
cycloneive_lcell_comb \to_CPU_left[3]~24 (
// Equation(s):
// \to_CPU_left[3]~24_combout  = (\keyboard_inst|to_CPU [3] & ((\prev_keyboard_en~q ) # ((\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_a [3] & \prev_VGA_en~q )))) # (!\keyboard_inst|to_CPU [3] & 
// (\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_a [3] & (\prev_VGA_en~q )))

	.dataa(\keyboard_inst|to_CPU [3]),
	.datab(\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_a [3]),
	.datac(\prev_VGA_en~q ),
	.datad(\prev_keyboard_en~q ),
	.cin(gnd),
	.combout(\to_CPU_left[3]~24_combout ),
	.cout());
// synopsys translate_off
defparam \to_CPU_left[3]~24 .lut_mask = 16'hEAC0;
defparam \to_CPU_left[3]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N22
cycloneive_lcell_comb \to_CPU_left[3]~27 (
// Equation(s):
// \to_CPU_left[3]~27_combout  = (m_from_jp[3]) # ((\to_CPU_left[3]~25_combout ) # ((\to_CPU_left[3]~26_combout ) # (\to_CPU_left[3]~24_combout )))

	.dataa(m_from_jp[3]),
	.datab(\to_CPU_left[3]~25_combout ),
	.datac(\to_CPU_left[3]~26_combout ),
	.datad(\to_CPU_left[3]~24_combout ),
	.cin(gnd),
	.combout(\to_CPU_left[3]~27_combout ),
	.cout());
// synopsys translate_off
defparam \to_CPU_left[3]~27 .lut_mask = 16'hFFFE;
defparam \to_CPU_left[3]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N29
dffeas \CPU_inst|IV_in[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|IV_in[3]~3_combout ),
	.asdata(\to_CPU_left[3]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CPU_inst|decode_unit0|PC_I_field_reg [11]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|IV_in [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|IV_in[3] .is_wysiwyg = "true";
defparam \CPU_inst|IV_in[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N4
cycloneive_lcell_comb \CPU_inst|IV_in~12 (
// Equation(s):
// \CPU_inst|IV_in~12_combout  = (\d_cache_inst|byte_address [1] & (\d_cache_inst|byte_address [0])) # (!\d_cache_inst|byte_address [1] & ((\d_cache_inst|byte_address [0] & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [12])) # 
// (!\d_cache_inst|byte_address [0] & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [4])))))

	.dataa(\d_cache_inst|byte_address [1]),
	.datab(\d_cache_inst|byte_address [0]),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [12]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\CPU_inst|IV_in~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in~12 .lut_mask = 16'hD9C8;
defparam \CPU_inst|IV_in~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N30
cycloneive_lcell_comb \CPU_inst|IV_in~13 (
// Equation(s):
// \CPU_inst|IV_in~13_combout  = (\CPU_inst|IV_in~12_combout  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [28]) # ((!\d_cache_inst|byte_address [1])))) # (!\CPU_inst|IV_in~12_combout  & 
// (((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [20] & \d_cache_inst|byte_address [1]))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [28]),
	.datab(\CPU_inst|IV_in~12_combout ),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [20]),
	.datad(\d_cache_inst|byte_address [1]),
	.cin(gnd),
	.combout(\CPU_inst|IV_in~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in~13 .lut_mask = 16'hB8CC;
defparam \CPU_inst|IV_in~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N20
cycloneive_lcell_comb \CPU_inst|IV_in~14 (
// Equation(s):
// \CPU_inst|IV_in~14_combout  = (\d_cache_inst|byte_address [1] & ((\d_cache_inst|byte_address [0]) # ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [52])))) # (!\d_cache_inst|byte_address [1] & (!\d_cache_inst|byte_address [0] & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [36])))

	.dataa(\d_cache_inst|byte_address [1]),
	.datab(\d_cache_inst|byte_address [0]),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [36]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [52]),
	.cin(gnd),
	.combout(\CPU_inst|IV_in~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in~14 .lut_mask = 16'hBA98;
defparam \CPU_inst|IV_in~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N22
cycloneive_lcell_comb \CPU_inst|IV_in~15 (
// Equation(s):
// \CPU_inst|IV_in~15_combout  = (\d_cache_inst|byte_address [0] & ((\CPU_inst|IV_in~14_combout  & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [60])) # (!\CPU_inst|IV_in~14_combout  & 
// ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [44]))))) # (!\d_cache_inst|byte_address [0] & (((\CPU_inst|IV_in~14_combout ))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [60]),
	.datab(\d_cache_inst|byte_address [0]),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [44]),
	.datad(\CPU_inst|IV_in~14_combout ),
	.cin(gnd),
	.combout(\CPU_inst|IV_in~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in~15 .lut_mask = 16'hBBC0;
defparam \CPU_inst|IV_in~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N2
cycloneive_lcell_comb \CPU_inst|IV_in[4]~4 (
// Equation(s):
// \CPU_inst|IV_in[4]~4_combout  = (\d_cache_inst|byte_address [2] & ((\CPU_inst|IV_in~15_combout ))) # (!\d_cache_inst|byte_address [2] & (\CPU_inst|IV_in~13_combout ))

	.dataa(\CPU_inst|IV_in~13_combout ),
	.datab(\d_cache_inst|byte_address [2]),
	.datac(gnd),
	.datad(\CPU_inst|IV_in~15_combout ),
	.cin(gnd),
	.combout(\CPU_inst|IV_in[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in[4]~4 .lut_mask = 16'hEE22;
defparam \CPU_inst|IV_in[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y10_N0
cycloneive_ram_block \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\VGA_WrEn~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\CPU_inst|shift_merge0|LBD_reg [6],\CPU_inst|shift_merge0|LBD_reg [4]}),
	.portaaddr({\CPU_inst|reg_file0|ivl_reg [3],\CPU_inst|reg_file0|ivl_reg [2],\CPU_inst|reg_file0|ivl_reg [1],\CPU_inst|reg_file0|ivl_reg [0],\CPU_inst|reg_file0|ivr_reg [7],\CPU_inst|reg_file0|ivr_reg [6],\CPU_inst|reg_file0|ivr_reg [5],\CPU_inst|reg_file0|ivr_reg [4],\CPU_inst|reg_file0|ivr_reg [3],
\CPU_inst|reg_file0|ivr_reg [2],\CPU_inst|reg_file0|ivr_reg [1],\CPU_inst|reg_file0|ivr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout ,\~GND~combout }),
	.portbaddr({\VGA_inst|VDG|DA [11],\VGA_inst|VDG|DA [10],\VGA_inst|VDG|DA [9],\VGA_inst|VDG|DA [8],\VGA_inst|VDG|DA [7],\VGA_inst|VDG|DA [6],\VGA_inst|VDG|DA [5],\VGA_inst|VDG|DA [4],\VGA_inst|VDG|DA [3],\VGA_inst|VDG|DA [2],\VGA_inst|VDG|DA [1],\VGA_inst|VDG|DA [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ALTSYNCRAM";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "bidir_dual_port";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 2;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_in_clock = "clock0";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 2;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 4095;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 4096;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock0";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .port_b_write_enable_clock = "clock0";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N2
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|rx_data~2 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|rx_data~2_combout  = (\rst~q  & \keyboard_inst|ps2_host_inst|rx_shift_reg [6])

	.dataa(gnd),
	.datab(\rst~q ),
	.datac(\keyboard_inst|ps2_host_inst|rx_shift_reg [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|rx_data~2_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_data~2 .lut_mask = 16'hC0C0;
defparam \keyboard_inst|ps2_host_inst|rx_data~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N3
dffeas \keyboard_inst|ps2_host_inst|rx_data[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|rx_data~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard_inst|ps2_host_inst|rx_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|rx_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_data[4] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|rx_data[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N23
dffeas \keyboard_inst|rx_queue|queue_mem~4 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~4 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~4 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N13
dffeas \keyboard_inst|rx_queue|queue_mem~12 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~12 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N22
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~68 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~68_combout  = (\keyboard_inst|rx_queue|read_addr [1] & (\keyboard_inst|rx_queue|read_addr [0])) # (!\keyboard_inst|rx_queue|read_addr [1] & ((\keyboard_inst|rx_queue|read_addr [0] & 
// ((\keyboard_inst|rx_queue|queue_mem~12_q ))) # (!\keyboard_inst|rx_queue|read_addr [0] & (\keyboard_inst|rx_queue|queue_mem~4_q ))))

	.dataa(\keyboard_inst|rx_queue|read_addr [1]),
	.datab(\keyboard_inst|rx_queue|read_addr [0]),
	.datac(\keyboard_inst|rx_queue|queue_mem~4_q ),
	.datad(\keyboard_inst|rx_queue|queue_mem~12_q ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~68_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~68 .lut_mask = 16'hDC98;
defparam \keyboard_inst|rx_queue|queue_mem~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N15
dffeas \keyboard_inst|rx_queue|queue_mem~28 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~28 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~28 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N21
dffeas \keyboard_inst|rx_queue|queue_mem~20 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~20 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~20 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N14
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~69 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~69_combout  = (\keyboard_inst|rx_queue|read_addr [1] & ((\keyboard_inst|rx_queue|queue_mem~68_combout  & (\keyboard_inst|rx_queue|queue_mem~28_q )) # (!\keyboard_inst|rx_queue|queue_mem~68_combout  & 
// ((\keyboard_inst|rx_queue|queue_mem~20_q ))))) # (!\keyboard_inst|rx_queue|read_addr [1] & (\keyboard_inst|rx_queue|queue_mem~68_combout ))

	.dataa(\keyboard_inst|rx_queue|read_addr [1]),
	.datab(\keyboard_inst|rx_queue|queue_mem~68_combout ),
	.datac(\keyboard_inst|rx_queue|queue_mem~28_q ),
	.datad(\keyboard_inst|rx_queue|queue_mem~20_q ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~69_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~69 .lut_mask = 16'hE6C4;
defparam \keyboard_inst|rx_queue|queue_mem~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N31
dffeas \keyboard_inst|rx_queue|queue_mem~36 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~36 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~36 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y9_N13
dffeas \keyboard_inst|rx_queue|queue_mem~52 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~52 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~52 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N30
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~70 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~70_combout  = (\keyboard_inst|rx_queue|read_addr [1] & ((\keyboard_inst|rx_queue|read_addr [0]) # ((\keyboard_inst|rx_queue|queue_mem~52_q )))) # (!\keyboard_inst|rx_queue|read_addr [1] & 
// (!\keyboard_inst|rx_queue|read_addr [0] & (\keyboard_inst|rx_queue|queue_mem~36_q )))

	.dataa(\keyboard_inst|rx_queue|read_addr [1]),
	.datab(\keyboard_inst|rx_queue|read_addr [0]),
	.datac(\keyboard_inst|rx_queue|queue_mem~36_q ),
	.datad(\keyboard_inst|rx_queue|queue_mem~52_q ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~70_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~70 .lut_mask = 16'hBA98;
defparam \keyboard_inst|rx_queue|queue_mem~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N5
dffeas \keyboard_inst|rx_queue|queue_mem~44 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~44 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~44 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y9_N31
dffeas \keyboard_inst|rx_queue|queue_mem~60 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~60 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~60 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N30
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~71 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~71_combout  = (\keyboard_inst|rx_queue|queue_mem~70_combout  & (((\keyboard_inst|rx_queue|queue_mem~60_q ) # (!\keyboard_inst|rx_queue|read_addr [0])))) # (!\keyboard_inst|rx_queue|queue_mem~70_combout  & 
// (\keyboard_inst|rx_queue|queue_mem~44_q  & ((\keyboard_inst|rx_queue|read_addr [0]))))

	.dataa(\keyboard_inst|rx_queue|queue_mem~70_combout ),
	.datab(\keyboard_inst|rx_queue|queue_mem~44_q ),
	.datac(\keyboard_inst|rx_queue|queue_mem~60_q ),
	.datad(\keyboard_inst|rx_queue|read_addr [0]),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~71_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~71 .lut_mask = 16'hE4AA;
defparam \keyboard_inst|rx_queue|queue_mem~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N14
cycloneive_lcell_comb \keyboard_inst|to_CPU[4]~3 (
// Equation(s):
// \keyboard_inst|to_CPU[4]~3_combout  = (\keyboard_inst|rx_queue|read_addr [2] & ((\keyboard_inst|rx_queue|queue_mem~71_combout ))) # (!\keyboard_inst|rx_queue|read_addr [2] & (\keyboard_inst|rx_queue|queue_mem~69_combout ))

	.dataa(\keyboard_inst|rx_queue|queue_mem~69_combout ),
	.datab(\keyboard_inst|rx_queue|queue_mem~71_combout ),
	.datac(gnd),
	.datad(\keyboard_inst|rx_queue|read_addr [2]),
	.cin(gnd),
	.combout(\keyboard_inst|to_CPU[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|to_CPU[4]~3 .lut_mask = 16'hCCAA;
defparam \keyboard_inst|to_CPU[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N15
dffeas \keyboard_inst|to_CPU[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|to_CPU[4]~3_combout ),
	.asdata(\keyboard_inst|tx_queue|empty~1_combout ),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|reg_file0|ivr_reg [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|to_CPU [4]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|to_CPU[4] .is_wysiwyg = "true";
defparam \keyboard_inst|to_CPU[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N26
cycloneive_lcell_comb \to_CPU_left[4]~4 (
// Equation(s):
// \to_CPU_left[4]~4_combout  = (\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_a [4] & ((\prev_VGA_en~q ) # ((\keyboard_inst|to_CPU [4] & \prev_keyboard_en~q )))) # (!\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_a [4] & 
// (\keyboard_inst|to_CPU [4] & (\prev_keyboard_en~q )))

	.dataa(\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_a [4]),
	.datab(\keyboard_inst|to_CPU [4]),
	.datac(\prev_keyboard_en~q ),
	.datad(\prev_VGA_en~q ),
	.cin(gnd),
	.combout(\to_CPU_left[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \to_CPU_left[4]~4 .lut_mask = 16'hEAC0;
defparam \to_CPU_left[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N4
cycloneive_lcell_comb \intcon_inst|status~2 (
// Equation(s):
// \intcon_inst|status~2_combout  = (\intcon_inst|status [4] & (((\CPU_inst|shift_merge0|LBD_reg [4]) # (!\intcon_en~combout )) # (!\always1~5_combout )))

	.dataa(\always1~5_combout ),
	.datab(\intcon_inst|status [4]),
	.datac(\CPU_inst|shift_merge0|LBD_reg [4]),
	.datad(\intcon_en~combout ),
	.cin(gnd),
	.combout(\intcon_inst|status~2_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|status~2 .lut_mask = 16'hC4CC;
defparam \intcon_inst|status~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N6
cycloneive_lcell_comb \intcon_inst|prev_in~1 (
// Equation(s):
// \intcon_inst|prev_in~1_combout  = (\serial_inst|tx_queue|empty~1_combout ) # (!\rst~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~q ),
	.datad(\serial_inst|tx_queue|empty~1_combout ),
	.cin(gnd),
	.combout(\intcon_inst|prev_in~1_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|prev_in~1 .lut_mask = 16'hFF0F;
defparam \intcon_inst|prev_in~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N7
dffeas \intcon_inst|prev_in[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\intcon_inst|prev_in~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|prev_in [4]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|prev_in[4] .is_wysiwyg = "true";
defparam \intcon_inst|prev_in[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N18
cycloneive_lcell_comb \intcon_inst|status~3 (
// Equation(s):
// \intcon_inst|status~3_combout  = (\intcon_inst|status~2_combout ) # ((\intcon_inst|always0~2_combout  & (\serial_inst|tx_queue|empty~1_combout  & !\intcon_inst|prev_in [4])))

	.dataa(\intcon_inst|always0~2_combout ),
	.datab(\serial_inst|tx_queue|empty~1_combout ),
	.datac(\intcon_inst|status~2_combout ),
	.datad(\intcon_inst|prev_in [4]),
	.cin(gnd),
	.combout(\intcon_inst|status~3_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|status~3 .lut_mask = 16'hF0F8;
defparam \intcon_inst|status~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N19
dffeas \intcon_inst|status[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\intcon_inst|status~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|status [4]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|status[4] .is_wysiwyg = "true";
defparam \intcon_inst|status[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N22
cycloneive_lcell_comb \intcon_inst|control~2 (
// Equation(s):
// \intcon_inst|control~2_combout  = (\CPU_inst|shift_merge0|LBD_reg [4] & \rst~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|LBD_reg [4]),
	.datad(\rst~q ),
	.cin(gnd),
	.combout(\intcon_inst|control~2_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|control~2 .lut_mask = 16'hF000;
defparam \intcon_inst|control~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N23
dffeas \intcon_inst|control[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\intcon_inst|control~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\intcon_inst|control[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|control [4]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|control[4] .is_wysiwyg = "true";
defparam \intcon_inst|control[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N30
cycloneive_lcell_comb \intcon_inst|to_cpu~2 (
// Equation(s):
// \intcon_inst|to_cpu~2_combout  = (\CPU_inst|reg_file0|ivr_reg [0] & ((\intcon_inst|control [4]))) # (!\CPU_inst|reg_file0|ivr_reg [0] & (\intcon_inst|status [4]))

	.dataa(gnd),
	.datab(\intcon_inst|status [4]),
	.datac(\CPU_inst|reg_file0|ivr_reg [0]),
	.datad(\intcon_inst|control [4]),
	.cin(gnd),
	.combout(\intcon_inst|to_cpu~2_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|to_cpu~2 .lut_mask = 16'hFC0C;
defparam \intcon_inst|to_cpu~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N31
dffeas \intcon_inst|to_cpu[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\intcon_inst|to_cpu~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\intcon_inst|to_cpu[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|to_cpu [4]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|to_cpu[4] .is_wysiwyg = "true";
defparam \intcon_inst|to_cpu[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N0
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|rx_frame[5]~feeder (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|rx_frame[5]~feeder_combout  = \i2c_ri_inst|i2c_phy_inst|rx_frame [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i2c_ri_inst|i2c_phy_inst|rx_frame [4]),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|rx_frame[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|rx_frame[5]~feeder .lut_mask = 16'hFF00;
defparam \i2c_ri_inst|i2c_phy_inst|rx_frame[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N1
dffeas \i2c_ri_inst|i2c_phy_inst|rx_frame[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\i2c_ri_inst|i2c_phy_inst|rx_frame[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_ri_inst|i2c_phy_inst|rx_frame[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|i2c_phy_inst|rx_frame [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|rx_frame[5] .is_wysiwyg = "true";
defparam \i2c_ri_inst|i2c_phy_inst|rx_frame[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N2
cycloneive_lcell_comb \i2c_ri_inst|to_CPU~1 (
// Equation(s):
// \i2c_ri_inst|to_CPU~1_combout  = (\CPU_inst|reg_file0|ivr_reg [0] & (\i2c_ri_inst|master_ack~q )) # (!\CPU_inst|reg_file0|ivr_reg [0] & ((\i2c_ri_inst|i2c_phy_inst|rx_frame [5])))

	.dataa(gnd),
	.datab(\CPU_inst|reg_file0|ivr_reg [0]),
	.datac(\i2c_ri_inst|master_ack~q ),
	.datad(\i2c_ri_inst|i2c_phy_inst|rx_frame [5]),
	.cin(gnd),
	.combout(\i2c_ri_inst|to_CPU~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|to_CPU~1 .lut_mask = 16'hF3C0;
defparam \i2c_ri_inst|to_CPU~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N3
dffeas \i2c_ri_inst|to_CPU[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\i2c_ri_inst|to_CPU~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|to_CPU [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|to_CPU[4] .is_wysiwyg = "true";
defparam \i2c_ri_inst|to_CPU[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N2
cycloneive_lcell_comb \to_CPU_left[4]~6 (
// Equation(s):
// \to_CPU_left[4]~6_combout  = (\intcon_inst|to_cpu [4] & ((\prev_intcon_en~q ) # ((\prev_i2c_en~q  & \i2c_ri_inst|to_CPU [4])))) # (!\intcon_inst|to_cpu [4] & (\prev_i2c_en~q  & ((\i2c_ri_inst|to_CPU [4]))))

	.dataa(\intcon_inst|to_cpu [4]),
	.datab(\prev_i2c_en~q ),
	.datac(\prev_intcon_en~q ),
	.datad(\i2c_ri_inst|to_CPU [4]),
	.cin(gnd),
	.combout(\to_CPU_left[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \to_CPU_left[4]~6 .lut_mask = 16'hECA0;
defparam \to_CPU_left[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N12
cycloneive_lcell_comb \timer_inst|Mux4~0 (
// Equation(s):
// \timer_inst|Mux4~0_combout  = (\CPU_inst|reg_file0|ivr_reg [0] & ((\CPU_inst|reg_file0|ivr_reg [1]) # ((\timer_inst|counter [12])))) # (!\CPU_inst|reg_file0|ivr_reg [0] & (!\CPU_inst|reg_file0|ivr_reg [1] & ((\timer_inst|counter [4]))))

	.dataa(\CPU_inst|reg_file0|ivr_reg [0]),
	.datab(\CPU_inst|reg_file0|ivr_reg [1]),
	.datac(\timer_inst|counter [12]),
	.datad(\timer_inst|counter [4]),
	.cin(gnd),
	.combout(\timer_inst|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|Mux4~0 .lut_mask = 16'hB9A8;
defparam \timer_inst|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N20
cycloneive_lcell_comb \timer_inst|Mux4~1 (
// Equation(s):
// \timer_inst|Mux4~1_combout  = (\timer_inst|Mux4~0_combout  & (((!\CPU_inst|reg_file0|ivr_reg [1]) # (!\VGA_inst|VDG|VSYNC~q )))) # (!\timer_inst|Mux4~0_combout  & (\timer_inst|counter [20] & ((\CPU_inst|reg_file0|ivr_reg [1]))))

	.dataa(\timer_inst|counter [20]),
	.datab(\VGA_inst|VDG|VSYNC~q ),
	.datac(\timer_inst|Mux4~0_combout ),
	.datad(\CPU_inst|reg_file0|ivr_reg [1]),
	.cin(gnd),
	.combout(\timer_inst|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|Mux4~1 .lut_mask = 16'h3AF0;
defparam \timer_inst|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y11_N21
dffeas \timer_inst|to_cpu[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\timer_inst|Mux4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\timer_inst|to_cpu[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|to_cpu [4]),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|to_cpu[4] .is_wysiwyg = "true";
defparam \timer_inst|to_cpu[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y11_N8
cycloneive_lcell_comb \serial_inst|UART_inst|rx_data~2 (
// Equation(s):
// \serial_inst|UART_inst|rx_data~2_combout  = (\rst~q  & !\serial_inst|UART_inst|rx_frame [5])

	.dataa(\rst~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\serial_inst|UART_inst|rx_frame [5]),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_data~2_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_data~2 .lut_mask = 16'h00AA;
defparam \serial_inst|UART_inst|rx_data~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y11_N9
dffeas \serial_inst|UART_inst|rx_data[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_data~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|UART_inst|rx_data[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_data[4] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_data[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y9_N7
dffeas \serial_inst|rx_queue|queue_mem~4 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~4 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N20
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~12feeder (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~12feeder_combout  = \serial_inst|UART_inst|rx_data [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serial_inst|UART_inst|rx_data [4]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~12feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~12feeder .lut_mask = 16'hFF00;
defparam \serial_inst|rx_queue|queue_mem~12feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y9_N21
dffeas \serial_inst|rx_queue|queue_mem~12 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|queue_mem~12feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|rx_queue|queue_mem~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~12 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N6
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~68 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~68_combout  = (\serial_inst|rx_queue|read_addr [0] & ((\serial_inst|rx_queue|read_addr [1]) # ((\serial_inst|rx_queue|queue_mem~12_q )))) # (!\serial_inst|rx_queue|read_addr [0] & (!\serial_inst|rx_queue|read_addr [1] & 
// (\serial_inst|rx_queue|queue_mem~4_q )))

	.dataa(\serial_inst|rx_queue|read_addr [0]),
	.datab(\serial_inst|rx_queue|read_addr [1]),
	.datac(\serial_inst|rx_queue|queue_mem~4_q ),
	.datad(\serial_inst|rx_queue|queue_mem~12_q ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~68_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~68 .lut_mask = 16'hBA98;
defparam \serial_inst|rx_queue|queue_mem~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N15
dffeas \serial_inst|rx_queue|queue_mem~28 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~28 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~28 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y9_N29
dffeas \serial_inst|rx_queue|queue_mem~20 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~20 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~20 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N14
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~69 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~69_combout  = (\serial_inst|rx_queue|read_addr [1] & ((\serial_inst|rx_queue|queue_mem~68_combout  & (\serial_inst|rx_queue|queue_mem~28_q )) # (!\serial_inst|rx_queue|queue_mem~68_combout  & 
// ((\serial_inst|rx_queue|queue_mem~20_q ))))) # (!\serial_inst|rx_queue|read_addr [1] & (\serial_inst|rx_queue|queue_mem~68_combout ))

	.dataa(\serial_inst|rx_queue|read_addr [1]),
	.datab(\serial_inst|rx_queue|queue_mem~68_combout ),
	.datac(\serial_inst|rx_queue|queue_mem~28_q ),
	.datad(\serial_inst|rx_queue|queue_mem~20_q ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~69_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~69 .lut_mask = 16'hE6C4;
defparam \serial_inst|rx_queue|queue_mem~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y10_N15
dffeas \serial_inst|rx_queue|queue_mem~36 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~36 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~36 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y10_N13
dffeas \serial_inst|rx_queue|queue_mem~52 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~52 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~52 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N14
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~70 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~70_combout  = (\serial_inst|rx_queue|read_addr [1] & ((\serial_inst|rx_queue|read_addr [0]) # ((\serial_inst|rx_queue|queue_mem~52_q )))) # (!\serial_inst|rx_queue|read_addr [1] & (!\serial_inst|rx_queue|read_addr [0] & 
// (\serial_inst|rx_queue|queue_mem~36_q )))

	.dataa(\serial_inst|rx_queue|read_addr [1]),
	.datab(\serial_inst|rx_queue|read_addr [0]),
	.datac(\serial_inst|rx_queue|queue_mem~36_q ),
	.datad(\serial_inst|rx_queue|queue_mem~52_q ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~70_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~70 .lut_mask = 16'hBA98;
defparam \serial_inst|rx_queue|queue_mem~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N5
dffeas \serial_inst|rx_queue|queue_mem~44 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~44 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~44 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y10_N31
dffeas \serial_inst|rx_queue|queue_mem~60 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~60 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~60 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N30
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~71 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~71_combout  = (\serial_inst|rx_queue|queue_mem~70_combout  & (((\serial_inst|rx_queue|queue_mem~60_q ) # (!\serial_inst|rx_queue|read_addr [0])))) # (!\serial_inst|rx_queue|queue_mem~70_combout  & 
// (\serial_inst|rx_queue|queue_mem~44_q  & ((\serial_inst|rx_queue|read_addr [0]))))

	.dataa(\serial_inst|rx_queue|queue_mem~70_combout ),
	.datab(\serial_inst|rx_queue|queue_mem~44_q ),
	.datac(\serial_inst|rx_queue|queue_mem~60_q ),
	.datad(\serial_inst|rx_queue|read_addr [0]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~71_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~71 .lut_mask = 16'hE4AA;
defparam \serial_inst|rx_queue|queue_mem~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N2
cycloneive_lcell_comb \serial_inst|to_CPU[4]~3 (
// Equation(s):
// \serial_inst|to_CPU[4]~3_combout  = (\serial_inst|rx_queue|read_addr [2] & ((\serial_inst|rx_queue|queue_mem~71_combout ))) # (!\serial_inst|rx_queue|read_addr [2] & (\serial_inst|rx_queue|queue_mem~69_combout ))

	.dataa(\serial_inst|rx_queue|read_addr [2]),
	.datab(\serial_inst|rx_queue|queue_mem~69_combout ),
	.datac(gnd),
	.datad(\serial_inst|rx_queue|queue_mem~71_combout ),
	.cin(gnd),
	.combout(\serial_inst|to_CPU[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|to_CPU[4]~3 .lut_mask = 16'hEE44;
defparam \serial_inst|to_CPU[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N3
dffeas \serial_inst|to_CPU[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|to_CPU[4]~3_combout ),
	.asdata(\serial_inst|tx_queue|empty~1_combout ),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|reg_file0|ivr_reg [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|to_CPU [4]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|to_CPU[4] .is_wysiwyg = "true";
defparam \serial_inst|to_CPU[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N14
cycloneive_lcell_comb \to_CPU_left[4]~5 (
// Equation(s):
// \to_CPU_left[4]~5_combout  = (\timer_inst|to_cpu [4] & ((\prev_timer_en~q ) # ((\serial_inst|to_CPU [4] & \prev_serial_en~q )))) # (!\timer_inst|to_cpu [4] & (\serial_inst|to_CPU [4] & (\prev_serial_en~q )))

	.dataa(\timer_inst|to_cpu [4]),
	.datab(\serial_inst|to_CPU [4]),
	.datac(\prev_serial_en~q ),
	.datad(\prev_timer_en~q ),
	.cin(gnd),
	.combout(\to_CPU_left[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \to_CPU_left[4]~5 .lut_mask = 16'hEAC0;
defparam \to_CPU_left[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N10
cycloneive_lcell_comb \nes_joypad_inst|data_shift[0][4]~feeder (
// Equation(s):
// \nes_joypad_inst|data_shift[0][4]~feeder_combout  = \nes_joypad_inst|data_shift[0][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nes_joypad_inst|data_shift[0][3]~q ),
	.cin(gnd),
	.combout(\nes_joypad_inst|data_shift[0][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nes_joypad_inst|data_shift[0][4]~feeder .lut_mask = 16'hFF00;
defparam \nes_joypad_inst|data_shift[0][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N11
dffeas \nes_joypad_inst|data_shift[0][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\nes_joypad_inst|data_shift[0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nes_joypad_inst|pulse_count[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nes_joypad_inst|data_shift[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nes_joypad_inst|data_shift[0][4] .is_wysiwyg = "true";
defparam \nes_joypad_inst|data_shift[0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N23
dffeas \nes_joypad_inst|joypad_buttons[0][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nes_joypad_inst|data_shift[0][4]~q ),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nes_joypad_inst|joypad_buttons[0][7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nes_joypad_inst|joypad_buttons[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nes_joypad_inst|joypad_buttons[0][4] .is_wysiwyg = "true";
defparam \nes_joypad_inst|joypad_buttons[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N2
cycloneive_lcell_comb \nes_joypad_inst|data_shift[1][4]~feeder (
// Equation(s):
// \nes_joypad_inst|data_shift[1][4]~feeder_combout  = \nes_joypad_inst|data_shift[1][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nes_joypad_inst|data_shift[1][3]~q ),
	.cin(gnd),
	.combout(\nes_joypad_inst|data_shift[1][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nes_joypad_inst|data_shift[1][4]~feeder .lut_mask = 16'hFF00;
defparam \nes_joypad_inst|data_shift[1][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N3
dffeas \nes_joypad_inst|data_shift[1][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\nes_joypad_inst|data_shift[1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nes_joypad_inst|pulse_count[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nes_joypad_inst|data_shift[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nes_joypad_inst|data_shift[1][4] .is_wysiwyg = "true";
defparam \nes_joypad_inst|data_shift[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N28
cycloneive_lcell_comb \nes_joypad_inst|joypad_buttons[1][4]~feeder (
// Equation(s):
// \nes_joypad_inst|joypad_buttons[1][4]~feeder_combout  = \nes_joypad_inst|data_shift[1][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nes_joypad_inst|data_shift[1][4]~q ),
	.cin(gnd),
	.combout(\nes_joypad_inst|joypad_buttons[1][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nes_joypad_inst|joypad_buttons[1][4]~feeder .lut_mask = 16'hFF00;
defparam \nes_joypad_inst|joypad_buttons[1][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N29
dffeas \nes_joypad_inst|joypad_buttons[1][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\nes_joypad_inst|joypad_buttons[1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nes_joypad_inst|joypad_buttons[0][7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nes_joypad_inst|joypad_buttons[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nes_joypad_inst|joypad_buttons[1][4] .is_wysiwyg = "true";
defparam \nes_joypad_inst|joypad_buttons[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N22
cycloneive_lcell_comb \nes_joypad_inst|to_cpu~1 (
// Equation(s):
// \nes_joypad_inst|to_cpu~1_combout  = (\CPU_inst|reg_file0|ivr_reg [0] & ((!\nes_joypad_inst|joypad_buttons[1][4]~q ))) # (!\CPU_inst|reg_file0|ivr_reg [0] & (!\nes_joypad_inst|joypad_buttons[0][4]~q ))

	.dataa(\CPU_inst|reg_file0|ivr_reg [0]),
	.datab(gnd),
	.datac(\nes_joypad_inst|joypad_buttons[0][4]~q ),
	.datad(\nes_joypad_inst|joypad_buttons[1][4]~q ),
	.cin(gnd),
	.combout(\nes_joypad_inst|to_cpu~1_combout ),
	.cout());
// synopsys translate_off
defparam \nes_joypad_inst|to_cpu~1 .lut_mask = 16'h05AF;
defparam \nes_joypad_inst|to_cpu~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N25
dffeas \nes_joypad_inst|to_cpu[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nes_joypad_inst|to_cpu~1_combout ),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nes_joypad_inst|to_cpu [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nes_joypad_inst|to_cpu[4] .is_wysiwyg = "true";
defparam \nes_joypad_inst|to_cpu[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N24
cycloneive_lcell_comb \m_from_jp[4] (
// Equation(s):
// m_from_jp[4] = (\nes_joypad_inst|to_cpu [4] & \prev_jp_en~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\nes_joypad_inst|to_cpu [4]),
	.datad(\prev_jp_en~q ),
	.cin(gnd),
	.combout(m_from_jp[4]),
	.cout());
// synopsys translate_off
defparam \m_from_jp[4] .lut_mask = 16'hF000;
defparam \m_from_jp[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N12
cycloneive_lcell_comb \to_CPU_left[4]~7 (
// Equation(s):
// \to_CPU_left[4]~7_combout  = (\to_CPU_left[4]~4_combout ) # ((\to_CPU_left[4]~6_combout ) # ((\to_CPU_left[4]~5_combout ) # (m_from_jp[4])))

	.dataa(\to_CPU_left[4]~4_combout ),
	.datab(\to_CPU_left[4]~6_combout ),
	.datac(\to_CPU_left[4]~5_combout ),
	.datad(m_from_jp[4]),
	.cin(gnd),
	.combout(\to_CPU_left[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \to_CPU_left[4]~7 .lut_mask = 16'hFFFE;
defparam \to_CPU_left[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N3
dffeas \CPU_inst|IV_in[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|IV_in[4]~4_combout ),
	.asdata(\to_CPU_left[4]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CPU_inst|decode_unit0|PC_I_field_reg [11]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|IV_in [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|IV_in[4] .is_wysiwyg = "true";
defparam \CPU_inst|IV_in[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N16
cycloneive_lcell_comb \CPU_inst|right_rotate1|Mux0~4 (
// Equation(s):
// \CPU_inst|right_rotate1|Mux0~4_combout  = (\CPU_inst|rotate_S01 [0] & ((\CPU_inst|IV_in [4]))) # (!\CPU_inst|rotate_S01 [0] & (\CPU_inst|IV_in [3]))

	.dataa(\CPU_inst|IV_in [3]),
	.datab(gnd),
	.datac(\CPU_inst|IV_in [4]),
	.datad(\CPU_inst|rotate_S01 [0]),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate1|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate1|Mux0~4 .lut_mask = 16'hF0AA;
defparam \CPU_inst|right_rotate1|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N22
cycloneive_lcell_comb \CPU_inst|right_rotate1|rotate_reg[1]~1 (
// Equation(s):
// \CPU_inst|right_rotate1|rotate_reg[1]~1_combout  = (\CPU_inst|rotate_S01 [1] & ((\CPU_inst|right_rotate1|Mux0~4_combout ))) # (!\CPU_inst|rotate_S01 [1] & (\CPU_inst|right_rotate1|Mux0~7_combout ))

	.dataa(\CPU_inst|rotate_S01 [1]),
	.datab(\CPU_inst|right_rotate1|Mux0~7_combout ),
	.datac(gnd),
	.datad(\CPU_inst|right_rotate1|Mux0~4_combout ),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate1|rotate_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate1|rotate_reg[1]~1 .lut_mask = 16'hEE44;
defparam \CPU_inst|right_rotate1|rotate_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N0
cycloneive_lcell_comb \d_cache_inst|cache_d[17]~140 (
// Equation(s):
// \d_cache_inst|cache_d[17]~140_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~4_combout  & ((\d_cache_inst|CPU_data_hold [1]))) # (!\d_cache_inst|Decoder62~4_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [17]),
	.datab(\d_cache_inst|Decoder62~4_combout ),
	.datac(\d_cache_inst|CPU_data_hold [1]),
	.datad(\d_cache_inst|always1~1_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[17]~140_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[17]~140 .lut_mask = 16'hE200;
defparam \d_cache_inst|cache_d[17]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N19
dffeas \arbiter_inst|port2_from_mem[2][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_controller|from_mem [1]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|port2_from_mem[2][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_from_mem[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_from_mem[2][1] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_from_mem[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N18
cycloneive_lcell_comb \d_cache_inst|cache_d[17]~204 (
// Equation(s):
// \d_cache_inst|cache_d[17]~204_combout  = (\d_cache_inst|cache_d[17]~140_combout ) # ((\arbiter_inst|arbiter_p2_ready~q  & (\arbiter_inst|port2_from_mem[2][1]~q  & \d_cache_inst|fetch_active~q )))

	.dataa(\arbiter_inst|arbiter_p2_ready~q ),
	.datab(\d_cache_inst|cache_d[17]~140_combout ),
	.datac(\arbiter_inst|port2_from_mem[2][1]~q ),
	.datad(\d_cache_inst|fetch_active~q ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[17]~204_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[17]~204 .lut_mask = 16'hECCC;
defparam \d_cache_inst|cache_d[17]~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N11
dffeas \arbiter_inst|port2_from_mem[3][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_controller|from_mem [0]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|port2_from_mem[3][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_from_mem[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_from_mem[3][0] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_from_mem[3][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N19
dffeas \arbiter_inst|port2_from_mem[4][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_controller|from_mem [0]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|port2_from_mem[4][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_from_mem[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_from_mem[4][0] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_from_mem[4][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N23
dffeas \arbiter_inst|port2_from_mem[4][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_controller|from_mem [1]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|port2_from_mem[4][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_from_mem[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_from_mem[4][1] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_from_mem[4][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N27
dffeas \CPU_inst|shift_merge0|RBD_reg[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|Mux7~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|shift_merge0|RBD_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|RBD_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|RBD_reg[0] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|RBD_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N25
dffeas \d_cache_inst|CPU_data_hold[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|RBD_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d_cache_inst|CPU_data_hold[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|CPU_data_hold [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|CPU_data_hold[0] .is_wysiwyg = "true";
defparam \d_cache_inst|CPU_data_hold[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N20
cycloneive_lcell_comb \d_cache_inst|cache_d[40]~128 (
// Equation(s):
// \d_cache_inst|cache_d[40]~128_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~0_combout  & ((\d_cache_inst|CPU_data_hold [0]))) # (!\d_cache_inst|Decoder62~0_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [40]))))

	.dataa(\d_cache_inst|always1~1_combout ),
	.datab(\d_cache_inst|Decoder62~0_combout ),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [40]),
	.datad(\d_cache_inst|CPU_data_hold [0]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[40]~128_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[40]~128 .lut_mask = 16'hA820;
defparam \d_cache_inst|cache_d[40]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y8_N3
dffeas \arbiter_inst|port2_from_mem[5][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_controller|from_mem [0]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|port2_from_mem[5][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_from_mem[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_from_mem[5][0] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_from_mem[5][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N2
cycloneive_lcell_comb \d_cache_inst|cache_d[40]~192 (
// Equation(s):
// \d_cache_inst|cache_d[40]~192_combout  = (\d_cache_inst|cache_d[40]~128_combout ) # ((\arbiter_inst|arbiter_p2_ready~q  & (\arbiter_inst|port2_from_mem[5][0]~q  & \d_cache_inst|fetch_active~q )))

	.dataa(\arbiter_inst|arbiter_p2_ready~q ),
	.datab(\d_cache_inst|cache_d[40]~128_combout ),
	.datac(\arbiter_inst|port2_from_mem[5][0]~q ),
	.datad(\d_cache_inst|fetch_active~q ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[40]~192_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[40]~192 .lut_mask = 16'hECCC;
defparam \d_cache_inst|cache_d[40]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N9
dffeas \arbiter_inst|port2_from_mem[6][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_controller|from_mem [0]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|port2_from_mem[6][0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_from_mem[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_from_mem[6][0] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_from_mem[6][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N13
dffeas \arbiter_inst|port2_from_mem[6][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_controller|from_mem [1]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|port2_from_mem[6][0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_from_mem[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_from_mem[6][1] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_from_mem[6][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N20
cycloneive_lcell_comb \d_cache_inst|CPU_address_hold[11]~37 (
// Equation(s):
// \d_cache_inst|CPU_address_hold[11]~37_combout  = (\d_cache_inst|CPU_address_hold [11] & (\d_cache_inst|CPU_address_hold[10]~31  $ (GND))) # (!\d_cache_inst|CPU_address_hold [11] & (!\d_cache_inst|CPU_address_hold[10]~31  & VCC))
// \d_cache_inst|CPU_address_hold[11]~38  = CARRY((\d_cache_inst|CPU_address_hold [11] & !\d_cache_inst|CPU_address_hold[10]~31 ))

	.dataa(gnd),
	.datab(\d_cache_inst|CPU_address_hold [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d_cache_inst|CPU_address_hold[10]~31 ),
	.combout(\d_cache_inst|CPU_address_hold[11]~37_combout ),
	.cout(\d_cache_inst|CPU_address_hold[11]~38 ));
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold[11]~37 .lut_mask = 16'hC30C;
defparam \d_cache_inst|CPU_address_hold[11]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N22
cycloneive_lcell_comb \d_cache_inst|CPU_address_hold[12]~39 (
// Equation(s):
// \d_cache_inst|CPU_address_hold[12]~39_combout  = (\d_cache_inst|CPU_address_hold [12] & (!\d_cache_inst|CPU_address_hold[11]~38 )) # (!\d_cache_inst|CPU_address_hold [12] & ((\d_cache_inst|CPU_address_hold[11]~38 ) # (GND)))
// \d_cache_inst|CPU_address_hold[12]~40  = CARRY((!\d_cache_inst|CPU_address_hold[11]~38 ) # (!\d_cache_inst|CPU_address_hold [12]))

	.dataa(\d_cache_inst|CPU_address_hold [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d_cache_inst|CPU_address_hold[11]~38 ),
	.combout(\d_cache_inst|CPU_address_hold[12]~39_combout ),
	.cout(\d_cache_inst|CPU_address_hold[12]~40 ));
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold[12]~39 .lut_mask = 16'h5A5F;
defparam \d_cache_inst|CPU_address_hold[12]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y12_N23
dffeas \d_cache_inst|CPU_address_hold[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\d_cache_inst|CPU_address_hold[12]~39_combout ),
	.asdata(\CPU_inst|reg_file0|ivl_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d_cache_inst|CPU_address_hold[12]~35_combout ),
	.sload(\d_cache_inst|always0~0_combout ),
	.ena(\d_cache_inst|CPU_address_hold[12]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|CPU_address_hold [12]),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold[12] .is_wysiwyg = "true";
defparam \d_cache_inst|CPU_address_hold[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N24
cycloneive_lcell_comb \d_cache_inst|CPU_address_hold[13]~41 (
// Equation(s):
// \d_cache_inst|CPU_address_hold[13]~41_combout  = (\d_cache_inst|CPU_address_hold [13] & (\d_cache_inst|CPU_address_hold[12]~40  $ (GND))) # (!\d_cache_inst|CPU_address_hold [13] & (!\d_cache_inst|CPU_address_hold[12]~40  & VCC))
// \d_cache_inst|CPU_address_hold[13]~42  = CARRY((\d_cache_inst|CPU_address_hold [13] & !\d_cache_inst|CPU_address_hold[12]~40 ))

	.dataa(gnd),
	.datab(\d_cache_inst|CPU_address_hold [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d_cache_inst|CPU_address_hold[12]~40 ),
	.combout(\d_cache_inst|CPU_address_hold[13]~41_combout ),
	.cout(\d_cache_inst|CPU_address_hold[13]~42 ));
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold[13]~41 .lut_mask = 16'hC30C;
defparam \d_cache_inst|CPU_address_hold[13]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y12_N25
dffeas \d_cache_inst|CPU_address_hold[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\d_cache_inst|CPU_address_hold[13]~41_combout ),
	.asdata(\CPU_inst|reg_file0|ivl_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d_cache_inst|CPU_address_hold[12]~35_combout ),
	.sload(\d_cache_inst|always0~0_combout ),
	.ena(\d_cache_inst|CPU_address_hold[12]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|CPU_address_hold [13]),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold[13] .is_wysiwyg = "true";
defparam \d_cache_inst|CPU_address_hold[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N26
cycloneive_lcell_comb \d_cache_inst|CPU_address_hold[14]~43 (
// Equation(s):
// \d_cache_inst|CPU_address_hold[14]~43_combout  = (\d_cache_inst|CPU_address_hold [14] & (!\d_cache_inst|CPU_address_hold[13]~42 )) # (!\d_cache_inst|CPU_address_hold [14] & ((\d_cache_inst|CPU_address_hold[13]~42 ) # (GND)))
// \d_cache_inst|CPU_address_hold[14]~44  = CARRY((!\d_cache_inst|CPU_address_hold[13]~42 ) # (!\d_cache_inst|CPU_address_hold [14]))

	.dataa(\d_cache_inst|CPU_address_hold [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d_cache_inst|CPU_address_hold[13]~42 ),
	.combout(\d_cache_inst|CPU_address_hold[14]~43_combout ),
	.cout(\d_cache_inst|CPU_address_hold[14]~44 ));
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold[14]~43 .lut_mask = 16'h5A5F;
defparam \d_cache_inst|CPU_address_hold[14]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y12_N27
dffeas \d_cache_inst|CPU_address_hold[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\d_cache_inst|CPU_address_hold[14]~43_combout ),
	.asdata(\CPU_inst|reg_file0|ivl_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d_cache_inst|CPU_address_hold[12]~35_combout ),
	.sload(\d_cache_inst|always0~0_combout ),
	.ena(\d_cache_inst|CPU_address_hold[12]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|CPU_address_hold [14]),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold[14] .is_wysiwyg = "true";
defparam \d_cache_inst|CPU_address_hold[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N28
cycloneive_lcell_comb \d_cache_inst|CPU_address_hold[15]~45 (
// Equation(s):
// \d_cache_inst|CPU_address_hold[15]~45_combout  = \d_cache_inst|CPU_address_hold[14]~44  $ (!\d_cache_inst|CPU_address_hold [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d_cache_inst|CPU_address_hold [15]),
	.cin(\d_cache_inst|CPU_address_hold[14]~44 ),
	.combout(\d_cache_inst|CPU_address_hold[15]~45_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold[15]~45 .lut_mask = 16'hF00F;
defparam \d_cache_inst|CPU_address_hold[15]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y12_N29
dffeas \d_cache_inst|CPU_address_hold[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\d_cache_inst|CPU_address_hold[15]~45_combout ),
	.asdata(\CPU_inst|reg_file0|ivl_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d_cache_inst|CPU_address_hold[12]~35_combout ),
	.sload(\d_cache_inst|always0~0_combout ),
	.ena(\d_cache_inst|CPU_address_hold[12]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|CPU_address_hold [15]),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold[15] .is_wysiwyg = "true";
defparam \d_cache_inst|CPU_address_hold[15] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y10_N0
cycloneive_ram_block \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\d_cache_inst|cache_wren~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d_cache_inst|always1~1_combout ,\d_cache_inst|CPU_address_hold [15],\d_cache_inst|CPU_address_hold [14],\d_cache_inst|CPU_address_hold [13],\d_cache_inst|CPU_address_hold [12],\d_cache_inst|cache_d[57]~203_combout ,\d_cache_inst|cache_d[56]~195_combout ,
\d_cache_inst|cache_d[49]~201_combout ,\d_cache_inst|cache_d[48]~193_combout ,\d_cache_inst|cache_d[41]~200_combout ,\d_cache_inst|cache_d[40]~192_combout ,\d_cache_inst|cache_d[33]~202_combout ,\d_cache_inst|cache_d[32]~194_combout ,
\d_cache_inst|cache_d[24]~199_combout ,\d_cache_inst|cache_d[17]~204_combout ,\d_cache_inst|cache_d[16]~196_combout ,\d_cache_inst|cache_d[8]~197_combout ,\d_cache_inst|cache_d[0]~198_combout }),
	.portaaddr({\d_cache_inst|cache_address[8]~8_combout ,\d_cache_inst|cache_address[7]~7_combout ,\d_cache_inst|cache_address[6]~6_combout ,\d_cache_inst|cache_address[5]~5_combout ,\d_cache_inst|cache_address[4]~4_combout ,\d_cache_inst|cache_address[3]~3_combout ,
\d_cache_inst|cache_address[2]~2_combout ,\d_cache_inst|cache_address[1]~1_combout ,\d_cache_inst|cache_address[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ALTSYNCRAM";
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 9;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 511;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 512;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 72;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 9;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N30
cycloneive_lcell_comb \d_cache_inst|cache_d[57]~139 (
// Equation(s):
// \d_cache_inst|cache_d[57]~139_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~3_combout  & (\d_cache_inst|CPU_data_hold [1])) # (!\d_cache_inst|Decoder62~3_combout  & 
// ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [57])))))

	.dataa(\d_cache_inst|always1~1_combout ),
	.datab(\d_cache_inst|CPU_data_hold [1]),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [57]),
	.datad(\d_cache_inst|Decoder62~3_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[57]~139_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[57]~139 .lut_mask = 16'h88A0;
defparam \d_cache_inst|cache_d[57]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N21
dffeas \arbiter_inst|port2_from_mem[7][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_controller|from_mem [1]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|port2_from_mem[7][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_from_mem[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_from_mem[7][1] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_from_mem[7][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N20
cycloneive_lcell_comb \d_cache_inst|cache_d[57]~203 (
// Equation(s):
// \d_cache_inst|cache_d[57]~203_combout  = (\d_cache_inst|cache_d[57]~139_combout ) # ((\arbiter_inst|arbiter_p2_ready~q  & (\arbiter_inst|port2_from_mem[7][1]~q  & \d_cache_inst|fetch_active~q )))

	.dataa(\d_cache_inst|cache_d[57]~139_combout ),
	.datab(\arbiter_inst|arbiter_p2_ready~q ),
	.datac(\arbiter_inst|port2_from_mem[7][1]~q ),
	.datad(\d_cache_inst|fetch_active~q ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[57]~203_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[57]~203 .lut_mask = 16'hEAAA;
defparam \d_cache_inst|cache_d[57]~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N26
cycloneive_lcell_comb \d_cache_inst|cache_d[56]~131 (
// Equation(s):
// \d_cache_inst|cache_d[56]~131_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~3_combout  & ((\d_cache_inst|CPU_data_hold [0]))) # (!\d_cache_inst|Decoder62~3_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [56]))))

	.dataa(\d_cache_inst|Decoder62~3_combout ),
	.datab(\d_cache_inst|always1~1_combout ),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [56]),
	.datad(\d_cache_inst|CPU_data_hold [0]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[56]~131_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[56]~131 .lut_mask = 16'hC840;
defparam \d_cache_inst|cache_d[56]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N1
dffeas \arbiter_inst|port2_from_mem[7][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_controller|from_mem [0]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|port2_from_mem[7][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_from_mem[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_from_mem[7][0] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_from_mem[7][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N0
cycloneive_lcell_comb \d_cache_inst|cache_d[56]~195 (
// Equation(s):
// \d_cache_inst|cache_d[56]~195_combout  = (\d_cache_inst|cache_d[56]~131_combout ) # ((\arbiter_inst|arbiter_p2_ready~q  & (\arbiter_inst|port2_from_mem[7][0]~q  & \d_cache_inst|fetch_active~q )))

	.dataa(\d_cache_inst|cache_d[56]~131_combout ),
	.datab(\arbiter_inst|arbiter_p2_ready~q ),
	.datac(\arbiter_inst|port2_from_mem[7][0]~q ),
	.datad(\d_cache_inst|fetch_active~q ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[56]~195_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[56]~195 .lut_mask = 16'hEAAA;
defparam \d_cache_inst|cache_d[56]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N2
cycloneive_lcell_comb \d_cache_inst|cache_d[49]~137 (
// Equation(s):
// \d_cache_inst|cache_d[49]~137_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~1_combout  & ((\d_cache_inst|CPU_data_hold [1]))) # (!\d_cache_inst|Decoder62~1_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [49]))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [49]),
	.datab(\d_cache_inst|CPU_data_hold [1]),
	.datac(\d_cache_inst|Decoder62~1_combout ),
	.datad(\d_cache_inst|always1~1_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[49]~137_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[49]~137 .lut_mask = 16'hCA00;
defparam \d_cache_inst|cache_d[49]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N12
cycloneive_lcell_comb \d_cache_inst|cache_d[49]~201 (
// Equation(s):
// \d_cache_inst|cache_d[49]~201_combout  = (\d_cache_inst|cache_d[49]~137_combout ) # ((\arbiter_inst|arbiter_p2_ready~q  & (\d_cache_inst|fetch_active~q  & \arbiter_inst|port2_from_mem[6][1]~q )))

	.dataa(\arbiter_inst|arbiter_p2_ready~q ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\arbiter_inst|port2_from_mem[6][1]~q ),
	.datad(\d_cache_inst|cache_d[49]~137_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[49]~201_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[49]~201 .lut_mask = 16'hFF80;
defparam \d_cache_inst|cache_d[49]~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N6
cycloneive_lcell_comb \d_cache_inst|cache_d[48]~129 (
// Equation(s):
// \d_cache_inst|cache_d[48]~129_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~1_combout  & ((\d_cache_inst|CPU_data_hold [0]))) # (!\d_cache_inst|Decoder62~1_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [48]))))

	.dataa(\d_cache_inst|Decoder62~1_combout ),
	.datab(\d_cache_inst|always1~1_combout ),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [48]),
	.datad(\d_cache_inst|CPU_data_hold [0]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[48]~129_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[48]~129 .lut_mask = 16'hC840;
defparam \d_cache_inst|cache_d[48]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N8
cycloneive_lcell_comb \d_cache_inst|cache_d[48]~193 (
// Equation(s):
// \d_cache_inst|cache_d[48]~193_combout  = (\d_cache_inst|cache_d[48]~129_combout ) # ((\arbiter_inst|arbiter_p2_ready~q  & (\d_cache_inst|fetch_active~q  & \arbiter_inst|port2_from_mem[6][0]~q )))

	.dataa(\arbiter_inst|arbiter_p2_ready~q ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\arbiter_inst|port2_from_mem[6][0]~q ),
	.datad(\d_cache_inst|cache_d[48]~129_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[48]~193_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[48]~193 .lut_mask = 16'hFF80;
defparam \d_cache_inst|cache_d[48]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N8
cycloneive_lcell_comb \d_cache_inst|cache_d[41]~136 (
// Equation(s):
// \d_cache_inst|cache_d[41]~136_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~0_combout  & ((\d_cache_inst|CPU_data_hold [1]))) # (!\d_cache_inst|Decoder62~0_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [41]))))

	.dataa(\d_cache_inst|Decoder62~0_combout ),
	.datab(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [41]),
	.datac(\d_cache_inst|CPU_data_hold [1]),
	.datad(\d_cache_inst|always1~1_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[41]~136_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[41]~136 .lut_mask = 16'hE400;
defparam \d_cache_inst|cache_d[41]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y8_N21
dffeas \arbiter_inst|port2_from_mem[5][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_controller|from_mem [1]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|port2_from_mem[5][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_from_mem[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_from_mem[5][1] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_from_mem[5][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N20
cycloneive_lcell_comb \d_cache_inst|cache_d[41]~200 (
// Equation(s):
// \d_cache_inst|cache_d[41]~200_combout  = (\d_cache_inst|cache_d[41]~136_combout ) # ((\arbiter_inst|arbiter_p2_ready~q  & (\arbiter_inst|port2_from_mem[5][1]~q  & \d_cache_inst|fetch_active~q )))

	.dataa(\arbiter_inst|arbiter_p2_ready~q ),
	.datab(\d_cache_inst|cache_d[41]~136_combout ),
	.datac(\arbiter_inst|port2_from_mem[5][1]~q ),
	.datad(\d_cache_inst|fetch_active~q ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[41]~200_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[41]~200 .lut_mask = 16'hECCC;
defparam \d_cache_inst|cache_d[41]~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N28
cycloneive_lcell_comb \d_cache_inst|cache_d[33]~138 (
// Equation(s):
// \d_cache_inst|cache_d[33]~138_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~2_combout  & ((\d_cache_inst|CPU_data_hold [1]))) # (!\d_cache_inst|Decoder62~2_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [33]))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [33]),
	.datab(\d_cache_inst|CPU_data_hold [1]),
	.datac(\d_cache_inst|Decoder62~2_combout ),
	.datad(\d_cache_inst|always1~1_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[33]~138_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[33]~138 .lut_mask = 16'hCA00;
defparam \d_cache_inst|cache_d[33]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N22
cycloneive_lcell_comb \d_cache_inst|cache_d[33]~202 (
// Equation(s):
// \d_cache_inst|cache_d[33]~202_combout  = (\d_cache_inst|cache_d[33]~138_combout ) # ((\arbiter_inst|arbiter_p2_ready~q  & (\d_cache_inst|fetch_active~q  & \arbiter_inst|port2_from_mem[4][1]~q )))

	.dataa(\arbiter_inst|arbiter_p2_ready~q ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\arbiter_inst|port2_from_mem[4][1]~q ),
	.datad(\d_cache_inst|cache_d[33]~138_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[33]~202_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[33]~202 .lut_mask = 16'hFF80;
defparam \d_cache_inst|cache_d[33]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N10
cycloneive_lcell_comb \d_cache_inst|cache_d[32]~130 (
// Equation(s):
// \d_cache_inst|cache_d[32]~130_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~2_combout  & ((\d_cache_inst|CPU_data_hold [0]))) # (!\d_cache_inst|Decoder62~2_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [32]))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [32]),
	.datab(\d_cache_inst|always1~1_combout ),
	.datac(\d_cache_inst|Decoder62~2_combout ),
	.datad(\d_cache_inst|CPU_data_hold [0]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[32]~130_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[32]~130 .lut_mask = 16'hC808;
defparam \d_cache_inst|cache_d[32]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N18
cycloneive_lcell_comb \d_cache_inst|cache_d[32]~194 (
// Equation(s):
// \d_cache_inst|cache_d[32]~194_combout  = (\d_cache_inst|cache_d[32]~130_combout ) # ((\arbiter_inst|arbiter_p2_ready~q  & (\d_cache_inst|fetch_active~q  & \arbiter_inst|port2_from_mem[4][0]~q )))

	.dataa(\arbiter_inst|arbiter_p2_ready~q ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\arbiter_inst|port2_from_mem[4][0]~q ),
	.datad(\d_cache_inst|cache_d[32]~130_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[32]~194_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[32]~194 .lut_mask = 16'hFF80;
defparam \d_cache_inst|cache_d[32]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N18
cycloneive_lcell_comb \d_cache_inst|cache_d[24]~135 (
// Equation(s):
// \d_cache_inst|cache_d[24]~135_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~7_combout  & ((\d_cache_inst|CPU_data_hold [0]))) # (!\d_cache_inst|Decoder62~7_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [24]))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [24]),
	.datab(\d_cache_inst|always1~1_combout ),
	.datac(\d_cache_inst|Decoder62~7_combout ),
	.datad(\d_cache_inst|CPU_data_hold [0]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[24]~135_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[24]~135 .lut_mask = 16'hC808;
defparam \d_cache_inst|cache_d[24]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N10
cycloneive_lcell_comb \d_cache_inst|cache_d[24]~199 (
// Equation(s):
// \d_cache_inst|cache_d[24]~199_combout  = (\d_cache_inst|cache_d[24]~135_combout ) # ((\arbiter_inst|arbiter_p2_ready~q  & (\d_cache_inst|fetch_active~q  & \arbiter_inst|port2_from_mem[3][0]~q )))

	.dataa(\arbiter_inst|arbiter_p2_ready~q ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\arbiter_inst|port2_from_mem[3][0]~q ),
	.datad(\d_cache_inst|cache_d[24]~135_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[24]~199_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[24]~199 .lut_mask = 16'hFF80;
defparam \d_cache_inst|cache_d[24]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N4
cycloneive_lcell_comb \d_cache_inst|cache_d[16]~132 (
// Equation(s):
// \d_cache_inst|cache_d[16]~132_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~4_combout  & ((\d_cache_inst|CPU_data_hold [0]))) # (!\d_cache_inst|Decoder62~4_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [16]),
	.datab(\d_cache_inst|always1~1_combout ),
	.datac(\d_cache_inst|Decoder62~4_combout ),
	.datad(\d_cache_inst|CPU_data_hold [0]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[16]~132_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[16]~132 .lut_mask = 16'hC808;
defparam \d_cache_inst|cache_d[16]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N27
dffeas \arbiter_inst|port2_from_mem[2][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_controller|from_mem [0]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|port2_from_mem[2][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_from_mem[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_from_mem[2][0] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_from_mem[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N26
cycloneive_lcell_comb \d_cache_inst|cache_d[16]~196 (
// Equation(s):
// \d_cache_inst|cache_d[16]~196_combout  = (\d_cache_inst|cache_d[16]~132_combout ) # ((\arbiter_inst|arbiter_p2_ready~q  & (\arbiter_inst|port2_from_mem[2][0]~q  & \d_cache_inst|fetch_active~q )))

	.dataa(\d_cache_inst|cache_d[16]~132_combout ),
	.datab(\arbiter_inst|arbiter_p2_ready~q ),
	.datac(\arbiter_inst|port2_from_mem[2][0]~q ),
	.datad(\d_cache_inst|fetch_active~q ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[16]~196_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[16]~196 .lut_mask = 16'hEAAA;
defparam \d_cache_inst|cache_d[16]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N30
cycloneive_lcell_comb \d_cache_inst|cache_d[8]~133 (
// Equation(s):
// \d_cache_inst|cache_d[8]~133_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~5_combout  & ((\d_cache_inst|CPU_data_hold [0]))) # (!\d_cache_inst|Decoder62~5_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [8]))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [8]),
	.datab(\d_cache_inst|always1~1_combout ),
	.datac(\d_cache_inst|Decoder62~5_combout ),
	.datad(\d_cache_inst|CPU_data_hold [0]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[8]~133_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[8]~133 .lut_mask = 16'hC808;
defparam \d_cache_inst|cache_d[8]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N9
dffeas \arbiter_inst|port2_from_mem[1][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_controller|from_mem [0]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|port2_from_mem[1][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_from_mem[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_from_mem[1][0] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_from_mem[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N8
cycloneive_lcell_comb \d_cache_inst|cache_d[8]~197 (
// Equation(s):
// \d_cache_inst|cache_d[8]~197_combout  = (\d_cache_inst|cache_d[8]~133_combout ) # ((\arbiter_inst|arbiter_p2_ready~q  & (\arbiter_inst|port2_from_mem[1][0]~q  & \d_cache_inst|fetch_active~q )))

	.dataa(\arbiter_inst|arbiter_p2_ready~q ),
	.datab(\d_cache_inst|cache_d[8]~133_combout ),
	.datac(\arbiter_inst|port2_from_mem[1][0]~q ),
	.datad(\d_cache_inst|fetch_active~q ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[8]~197_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[8]~197 .lut_mask = 16'hECCC;
defparam \d_cache_inst|cache_d[8]~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N0
cycloneive_lcell_comb \CPU_inst|IV_in~30 (
// Equation(s):
// \CPU_inst|IV_in~30_combout  = (\d_cache_inst|byte_address [0] & (\d_cache_inst|byte_address [1])) # (!\d_cache_inst|byte_address [0] & ((\d_cache_inst|byte_address [1] & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [48])) # 
// (!\d_cache_inst|byte_address [1] & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [32])))))

	.dataa(\d_cache_inst|byte_address [0]),
	.datab(\d_cache_inst|byte_address [1]),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [48]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [32]),
	.cin(gnd),
	.combout(\CPU_inst|IV_in~30_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in~30 .lut_mask = 16'hD9C8;
defparam \CPU_inst|IV_in~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N22
cycloneive_lcell_comb \CPU_inst|IV_in~31 (
// Equation(s):
// \CPU_inst|IV_in~31_combout  = (\d_cache_inst|byte_address [0] & ((\CPU_inst|IV_in~30_combout  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [56]))) # (!\CPU_inst|IV_in~30_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [40])))) # (!\d_cache_inst|byte_address [0] & (((\CPU_inst|IV_in~30_combout ))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [40]),
	.datab(\d_cache_inst|byte_address [0]),
	.datac(\CPU_inst|IV_in~30_combout ),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [56]),
	.cin(gnd),
	.combout(\CPU_inst|IV_in~31_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in~31 .lut_mask = 16'hF838;
defparam \CPU_inst|IV_in~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N12
cycloneive_lcell_comb \CPU_inst|IV_in~28 (
// Equation(s):
// \CPU_inst|IV_in~28_combout  = (\d_cache_inst|byte_address [1] & (((\d_cache_inst|byte_address [0])))) # (!\d_cache_inst|byte_address [1] & ((\d_cache_inst|byte_address [0] & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [8])) # 
// (!\d_cache_inst|byte_address [0] & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [0])))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [8]),
	.datab(\d_cache_inst|byte_address [1]),
	.datac(\d_cache_inst|byte_address [0]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\CPU_inst|IV_in~28_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in~28 .lut_mask = 16'hE3E0;
defparam \CPU_inst|IV_in~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N14
cycloneive_lcell_comb \CPU_inst|IV_in~29 (
// Equation(s):
// \CPU_inst|IV_in~29_combout  = (\d_cache_inst|byte_address [1] & ((\CPU_inst|IV_in~28_combout  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [24]))) # (!\CPU_inst|IV_in~28_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [16])))) # (!\d_cache_inst|byte_address [1] & (((\CPU_inst|IV_in~28_combout ))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [16]),
	.datab(\d_cache_inst|byte_address [1]),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [24]),
	.datad(\CPU_inst|IV_in~28_combout ),
	.cin(gnd),
	.combout(\CPU_inst|IV_in~29_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in~29 .lut_mask = 16'hF388;
defparam \CPU_inst|IV_in~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N26
cycloneive_lcell_comb \CPU_inst|IV_in[0]~0 (
// Equation(s):
// \CPU_inst|IV_in[0]~0_combout  = (\d_cache_inst|byte_address [2] & (\CPU_inst|IV_in~31_combout )) # (!\d_cache_inst|byte_address [2] & ((\CPU_inst|IV_in~29_combout )))

	.dataa(\CPU_inst|IV_in~31_combout ),
	.datab(\d_cache_inst|byte_address [2]),
	.datac(gnd),
	.datad(\CPU_inst|IV_in~29_combout ),
	.cin(gnd),
	.combout(\CPU_inst|IV_in[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in[0]~0 .lut_mask = 16'hBB88;
defparam \CPU_inst|IV_in[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N30
cycloneive_lcell_comb \i2c_ri_inst|to_CPU~5 (
// Equation(s):
// \i2c_ri_inst|to_CPU~5_combout  = (\i2c_ri_inst|i2c_phy_inst|rx_frame [1] & (!\CPU_inst|reg_file0|ivr_reg [0] & \rst~q ))

	.dataa(\i2c_ri_inst|i2c_phy_inst|rx_frame [1]),
	.datab(\CPU_inst|reg_file0|ivr_reg [0]),
	.datac(\rst~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\i2c_ri_inst|to_CPU~5_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|to_CPU~5 .lut_mask = 16'h2020;
defparam \i2c_ri_inst|to_CPU~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N31
dffeas \i2c_ri_inst|to_CPU[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\i2c_ri_inst|to_CPU~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|to_CPU [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|to_CPU[0] .is_wysiwyg = "true";
defparam \i2c_ri_inst|to_CPU[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y8_N15
cycloneive_io_ibuf \button[2]~input (
	.i(button[2]),
	.ibar(gnd),
	.o(\button[2]~input_o ));
// synopsys translate_off
defparam \button[2]~input .bus_hold = "false";
defparam \button[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N8
cycloneive_lcell_comb \debounce_inst|button_s[2]~3 (
// Equation(s):
// \debounce_inst|button_s[2]~3_combout  = !\button[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\button[2]~input_o ),
	.cin(gnd),
	.combout(\debounce_inst|button_s[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \debounce_inst|button_s[2]~3 .lut_mask = 16'h00FF;
defparam \debounce_inst|button_s[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y8_N9
dffeas \debounce_inst|button_s[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\debounce_inst|button_s[2]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_inst|button_s [2]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_inst|button_s[2] .is_wysiwyg = "true";
defparam \debounce_inst|button_s[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y8_N0
cycloneive_lcell_comb \debounce_inst|always1~3 (
// Equation(s):
// \debounce_inst|always1~3_combout  = (!\debounce_inst|button_s [2] & \debounce_inst|WideNor2~0_combout )

	.dataa(\debounce_inst|button_s [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\debounce_inst|WideNor2~0_combout ),
	.cin(gnd),
	.combout(\debounce_inst|always1~3_combout ),
	.cout());
// synopsys translate_off
defparam \debounce_inst|always1~3 .lut_mask = 16'h5500;
defparam \debounce_inst|always1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y8_N6
cycloneive_lcell_comb \debounce_inst|button_2_count[2]~9 (
// Equation(s):
// \debounce_inst|button_2_count[2]~9_combout  = ((\debounce_inst|button_2_count [2] $ (\debounce_inst|always1~3_combout  $ (!\debounce_inst|button_2_count[1]~8 )))) # (GND)
// \debounce_inst|button_2_count[2]~10  = CARRY((\debounce_inst|button_2_count [2] & ((\debounce_inst|always1~3_combout ) # (!\debounce_inst|button_2_count[1]~8 ))) # (!\debounce_inst|button_2_count [2] & (\debounce_inst|always1~3_combout  & 
// !\debounce_inst|button_2_count[1]~8 )))

	.dataa(\debounce_inst|button_2_count [2]),
	.datab(\debounce_inst|always1~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\debounce_inst|button_2_count[1]~8 ),
	.combout(\debounce_inst|button_2_count[2]~9_combout ),
	.cout(\debounce_inst|button_2_count[2]~10 ));
// synopsys translate_off
defparam \debounce_inst|button_2_count[2]~9 .lut_mask = 16'h698E;
defparam \debounce_inst|button_2_count[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y8_N8
cycloneive_lcell_comb \debounce_inst|button_2_count[3]~11 (
// Equation(s):
// \debounce_inst|button_2_count[3]~11_combout  = \debounce_inst|button_2_count [3] $ (\debounce_inst|button_2_count[2]~10  $ (\debounce_inst|always1~3_combout ))

	.dataa(gnd),
	.datab(\debounce_inst|button_2_count [3]),
	.datac(gnd),
	.datad(\debounce_inst|always1~3_combout ),
	.cin(\debounce_inst|button_2_count[2]~10 ),
	.combout(\debounce_inst|button_2_count[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \debounce_inst|button_2_count[3]~11 .lut_mask = 16'hC33C;
defparam \debounce_inst|button_2_count[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y8_N9
dffeas \debounce_inst|button_2_count[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\debounce_inst|button_2_count[3]~11_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\debounce_inst|button_2_count[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_inst|button_2_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_inst|button_2_count[3] .is_wysiwyg = "true";
defparam \debounce_inst|button_2_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y8_N12
cycloneive_lcell_comb \debounce_inst|button_out~6 (
// Equation(s):
// \debounce_inst|button_out~6_combout  = (\debounce_inst|button_2_count [2] & (\debounce_inst|button_2_count [1] & (\debounce_inst|button_2_count [3] & \debounce_inst|button_2_count [0])))

	.dataa(\debounce_inst|button_2_count [2]),
	.datab(\debounce_inst|button_2_count [1]),
	.datac(\debounce_inst|button_2_count [3]),
	.datad(\debounce_inst|button_2_count [0]),
	.cin(gnd),
	.combout(\debounce_inst|button_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \debounce_inst|button_out~6 .lut_mask = 16'h8000;
defparam \debounce_inst|button_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y8_N22
cycloneive_lcell_comb \debounce_inst|button_2_count[3]~3 (
// Equation(s):
// \debounce_inst|button_2_count[3]~3_combout  = (\debounce_inst|WideAnd0~4_combout  & ((\debounce_inst|button_s [2] & (!\debounce_inst|button_out~6_combout )) # (!\debounce_inst|button_s [2] & ((\debounce_inst|WideNor2~0_combout )))))

	.dataa(\debounce_inst|button_s [2]),
	.datab(\debounce_inst|button_out~6_combout ),
	.datac(\debounce_inst|WideAnd0~4_combout ),
	.datad(\debounce_inst|WideNor2~0_combout ),
	.cin(gnd),
	.combout(\debounce_inst|button_2_count[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \debounce_inst|button_2_count[3]~3 .lut_mask = 16'h7020;
defparam \debounce_inst|button_2_count[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y8_N24
cycloneive_lcell_comb \debounce_inst|button_2_count[0]~4 (
// Equation(s):
// \debounce_inst|button_2_count[0]~4_combout  = \debounce_inst|button_2_count[3]~3_combout  $ (\debounce_inst|button_2_count [0])

	.dataa(\debounce_inst|button_2_count[3]~3_combout ),
	.datab(gnd),
	.datac(\debounce_inst|button_2_count [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\debounce_inst|button_2_count[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \debounce_inst|button_2_count[0]~4 .lut_mask = 16'h5A5A;
defparam \debounce_inst|button_2_count[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y8_N25
dffeas \debounce_inst|button_2_count[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\debounce_inst|button_2_count[0]~4_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_inst|button_2_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_inst|button_2_count[0] .is_wysiwyg = "true";
defparam \debounce_inst|button_2_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y8_N2
cycloneive_lcell_comb \debounce_inst|button_2_count[1]~6 (
// Equation(s):
// \debounce_inst|button_2_count[1]~6_cout  = CARRY(\debounce_inst|button_2_count [0])

	.dataa(gnd),
	.datab(\debounce_inst|button_2_count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\debounce_inst|button_2_count[1]~6_cout ));
// synopsys translate_off
defparam \debounce_inst|button_2_count[1]~6 .lut_mask = 16'h00CC;
defparam \debounce_inst|button_2_count[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y8_N4
cycloneive_lcell_comb \debounce_inst|button_2_count[1]~7 (
// Equation(s):
// \debounce_inst|button_2_count[1]~7_combout  = (\debounce_inst|always1~3_combout  & ((\debounce_inst|button_2_count [1] & (\debounce_inst|button_2_count[1]~6_cout  & VCC)) # (!\debounce_inst|button_2_count [1] & (!\debounce_inst|button_2_count[1]~6_cout 
// )))) # (!\debounce_inst|always1~3_combout  & ((\debounce_inst|button_2_count [1] & (!\debounce_inst|button_2_count[1]~6_cout )) # (!\debounce_inst|button_2_count [1] & ((\debounce_inst|button_2_count[1]~6_cout ) # (GND)))))
// \debounce_inst|button_2_count[1]~8  = CARRY((\debounce_inst|always1~3_combout  & (!\debounce_inst|button_2_count [1] & !\debounce_inst|button_2_count[1]~6_cout )) # (!\debounce_inst|always1~3_combout  & ((!\debounce_inst|button_2_count[1]~6_cout ) # 
// (!\debounce_inst|button_2_count [1]))))

	.dataa(\debounce_inst|always1~3_combout ),
	.datab(\debounce_inst|button_2_count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\debounce_inst|button_2_count[1]~6_cout ),
	.combout(\debounce_inst|button_2_count[1]~7_combout ),
	.cout(\debounce_inst|button_2_count[1]~8 ));
// synopsys translate_off
defparam \debounce_inst|button_2_count[1]~7 .lut_mask = 16'h9617;
defparam \debounce_inst|button_2_count[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y8_N5
dffeas \debounce_inst|button_2_count[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\debounce_inst|button_2_count[1]~7_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\debounce_inst|button_2_count[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_inst|button_2_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_inst|button_2_count[1] .is_wysiwyg = "true";
defparam \debounce_inst|button_2_count[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y8_N7
dffeas \debounce_inst|button_2_count[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\debounce_inst|button_2_count[2]~9_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\debounce_inst|button_2_count[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_inst|button_2_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_inst|button_2_count[2] .is_wysiwyg = "true";
defparam \debounce_inst|button_2_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y8_N10
cycloneive_lcell_comb \debounce_inst|WideNor2~0 (
// Equation(s):
// \debounce_inst|WideNor2~0_combout  = (\debounce_inst|button_2_count [2]) # ((\debounce_inst|button_2_count [1]) # ((\debounce_inst|button_2_count [3]) # (\debounce_inst|button_2_count [0])))

	.dataa(\debounce_inst|button_2_count [2]),
	.datab(\debounce_inst|button_2_count [1]),
	.datac(\debounce_inst|button_2_count [3]),
	.datad(\debounce_inst|button_2_count [0]),
	.cin(gnd),
	.combout(\debounce_inst|WideNor2~0_combout ),
	.cout());
// synopsys translate_off
defparam \debounce_inst|WideNor2~0 .lut_mask = 16'hFFFE;
defparam \debounce_inst|WideNor2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y8_N6
cycloneive_lcell_comb \debounce_inst|button_out~7 (
// Equation(s):
// \debounce_inst|button_out~7_combout  = (\debounce_inst|WideNor2~0_combout  & ((\debounce_inst|button_out [2]) # (\debounce_inst|button_out~6_combout )))

	.dataa(\debounce_inst|WideNor2~0_combout ),
	.datab(gnd),
	.datac(\debounce_inst|button_out [2]),
	.datad(\debounce_inst|button_out~6_combout ),
	.cin(gnd),
	.combout(\debounce_inst|button_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \debounce_inst|button_out~7 .lut_mask = 16'hAAA0;
defparam \debounce_inst|button_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y8_N7
dffeas \debounce_inst|button_out[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\debounce_inst|button_out~7_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\debounce_inst|WideAnd0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_inst|button_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_inst|button_out[2] .is_wysiwyg = "true";
defparam \debounce_inst|button_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N0
cycloneive_lcell_comb \intcon_inst|prev_in~7 (
// Equation(s):
// \intcon_inst|prev_in~7_combout  = (\debounce_inst|button_out [2]) # (!\rst~q )

	.dataa(\debounce_inst|button_out [2]),
	.datab(gnd),
	.datac(\rst~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\intcon_inst|prev_in~7_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|prev_in~7 .lut_mask = 16'hAFAF;
defparam \intcon_inst|prev_in~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N1
dffeas \intcon_inst|prev_in[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\intcon_inst|prev_in~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|prev_in [0]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|prev_in[0] .is_wysiwyg = "true";
defparam \intcon_inst|prev_in[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N2
cycloneive_lcell_comb \intcon_inst|status~14 (
// Equation(s):
// \intcon_inst|status~14_combout  = (\debounce_inst|button_out [2] & !\intcon_inst|prev_in [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\debounce_inst|button_out [2]),
	.datad(\intcon_inst|prev_in [0]),
	.cin(gnd),
	.combout(\intcon_inst|status~14_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|status~14 .lut_mask = 16'h00F0;
defparam \intcon_inst|status~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N20
cycloneive_lcell_comb \intcon_inst|status~15 (
// Equation(s):
// \intcon_inst|status~15_combout  = (\intcon_inst|always0~2_combout  & (((\intcon_inst|status [0]) # (\intcon_inst|status~14_combout )))) # (!\intcon_inst|always0~2_combout  & (\CPU_inst|shift_merge0|LBD_reg [0] & (\intcon_inst|status [0])))

	.dataa(\intcon_inst|always0~2_combout ),
	.datab(\CPU_inst|shift_merge0|LBD_reg [0]),
	.datac(\intcon_inst|status [0]),
	.datad(\intcon_inst|status~14_combout ),
	.cin(gnd),
	.combout(\intcon_inst|status~15_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|status~15 .lut_mask = 16'hEAE0;
defparam \intcon_inst|status~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N21
dffeas \intcon_inst|status[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\intcon_inst|status~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|status [0]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|status[0] .is_wysiwyg = "true";
defparam \intcon_inst|status[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N6
cycloneive_lcell_comb \intcon_inst|control~8 (
// Equation(s):
// \intcon_inst|control~8_combout  = (\CPU_inst|shift_merge0|LBD_reg [0] & \rst~q )

	.dataa(\CPU_inst|shift_merge0|LBD_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\rst~q ),
	.cin(gnd),
	.combout(\intcon_inst|control~8_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|control~8 .lut_mask = 16'hAA00;
defparam \intcon_inst|control~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N7
dffeas \intcon_inst|control[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\intcon_inst|control~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\intcon_inst|control[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|control [0]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|control[0] .is_wysiwyg = "true";
defparam \intcon_inst|control[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N8
cycloneive_lcell_comb \intcon_inst|to_cpu~6 (
// Equation(s):
// \intcon_inst|to_cpu~6_combout  = (\CPU_inst|reg_file0|ivr_reg [0] & ((\intcon_inst|control [0]))) # (!\CPU_inst|reg_file0|ivr_reg [0] & (\intcon_inst|status [0]))

	.dataa(gnd),
	.datab(\intcon_inst|status [0]),
	.datac(\intcon_inst|control [0]),
	.datad(\CPU_inst|reg_file0|ivr_reg [0]),
	.cin(gnd),
	.combout(\intcon_inst|to_cpu~6_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|to_cpu~6 .lut_mask = 16'hF0CC;
defparam \intcon_inst|to_cpu~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N9
dffeas \intcon_inst|to_cpu[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\intcon_inst|to_cpu~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\intcon_inst|to_cpu[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|to_cpu [0]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|to_cpu[0] .is_wysiwyg = "true";
defparam \intcon_inst|to_cpu[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N6
cycloneive_lcell_comb \to_CPU_left[0]~22 (
// Equation(s):
// \to_CPU_left[0]~22_combout  = (\i2c_ri_inst|to_CPU [0] & ((\prev_i2c_en~q ) # ((\prev_intcon_en~q  & \intcon_inst|to_cpu [0])))) # (!\i2c_ri_inst|to_CPU [0] & (((\prev_intcon_en~q  & \intcon_inst|to_cpu [0]))))

	.dataa(\i2c_ri_inst|to_CPU [0]),
	.datab(\prev_i2c_en~q ),
	.datac(\prev_intcon_en~q ),
	.datad(\intcon_inst|to_cpu [0]),
	.cin(gnd),
	.combout(\to_CPU_left[0]~22_combout ),
	.cout());
// synopsys translate_off
defparam \to_CPU_left[0]~22 .lut_mask = 16'hF888;
defparam \to_CPU_left[0]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y11_N0
cycloneive_lcell_comb \serial_inst|UART_inst|rx_data~6 (
// Equation(s):
// \serial_inst|UART_inst|rx_data~6_combout  = (\rst~q  & !\serial_inst|UART_inst|rx_frame [1])

	.dataa(\rst~q ),
	.datab(gnd),
	.datac(\serial_inst|UART_inst|rx_frame [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_data~6_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_data~6 .lut_mask = 16'h0A0A;
defparam \serial_inst|UART_inst|rx_data~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y11_N1
dffeas \serial_inst|UART_inst|rx_data[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_data~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|UART_inst|rx_data[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_data[0] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N4
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~8feeder (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~8feeder_combout  = \serial_inst|UART_inst|rx_data [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serial_inst|UART_inst|rx_data [0]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~8feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~8feeder .lut_mask = 16'hFF00;
defparam \serial_inst|rx_queue|queue_mem~8feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y9_N5
dffeas \serial_inst|rx_queue|queue_mem~8 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|queue_mem~8feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|rx_queue|queue_mem~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~8 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~8 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y9_N15
dffeas \serial_inst|rx_queue|queue_mem~0 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~0 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N14
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~86 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~86_combout  = (\serial_inst|rx_queue|read_addr [0] & ((\serial_inst|rx_queue|queue_mem~8_q ) # ((\serial_inst|rx_queue|read_addr [1])))) # (!\serial_inst|rx_queue|read_addr [0] & (((\serial_inst|rx_queue|queue_mem~0_q  & 
// !\serial_inst|rx_queue|read_addr [1]))))

	.dataa(\serial_inst|rx_queue|read_addr [0]),
	.datab(\serial_inst|rx_queue|queue_mem~8_q ),
	.datac(\serial_inst|rx_queue|queue_mem~0_q ),
	.datad(\serial_inst|rx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~86_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~86 .lut_mask = 16'hAAD8;
defparam \serial_inst|rx_queue|queue_mem~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N7
dffeas \serial_inst|rx_queue|queue_mem~24 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~24 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~24 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N12
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~16feeder (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~16feeder_combout  = \serial_inst|UART_inst|rx_data [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serial_inst|UART_inst|rx_data [0]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~16feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~16feeder .lut_mask = 16'hFF00;
defparam \serial_inst|rx_queue|queue_mem~16feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N13
dffeas \serial_inst|rx_queue|queue_mem~16 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|queue_mem~16feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|rx_queue|queue_mem~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~16 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N6
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~87 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~87_combout  = (\serial_inst|rx_queue|read_addr [1] & ((\serial_inst|rx_queue|queue_mem~86_combout  & (\serial_inst|rx_queue|queue_mem~24_q )) # (!\serial_inst|rx_queue|queue_mem~86_combout  & 
// ((\serial_inst|rx_queue|queue_mem~16_q ))))) # (!\serial_inst|rx_queue|read_addr [1] & (\serial_inst|rx_queue|queue_mem~86_combout ))

	.dataa(\serial_inst|rx_queue|read_addr [1]),
	.datab(\serial_inst|rx_queue|queue_mem~86_combout ),
	.datac(\serial_inst|rx_queue|queue_mem~24_q ),
	.datad(\serial_inst|rx_queue|queue_mem~16_q ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~87_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~87 .lut_mask = 16'hE6C4;
defparam \serial_inst|rx_queue|queue_mem~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y10_N7
dffeas \serial_inst|rx_queue|queue_mem~32 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~32 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~32 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y10_N21
dffeas \serial_inst|rx_queue|queue_mem~48 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~48 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~48 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N6
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~88 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~88_combout  = (\serial_inst|rx_queue|read_addr [1] & ((\serial_inst|rx_queue|read_addr [0]) # ((\serial_inst|rx_queue|queue_mem~48_q )))) # (!\serial_inst|rx_queue|read_addr [1] & (!\serial_inst|rx_queue|read_addr [0] & 
// (\serial_inst|rx_queue|queue_mem~32_q )))

	.dataa(\serial_inst|rx_queue|read_addr [1]),
	.datab(\serial_inst|rx_queue|read_addr [0]),
	.datac(\serial_inst|rx_queue|queue_mem~32_q ),
	.datad(\serial_inst|rx_queue|queue_mem~48_q ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~88_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~88 .lut_mask = 16'hBA98;
defparam \serial_inst|rx_queue|queue_mem~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N7
dffeas \serial_inst|rx_queue|queue_mem~56 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~56 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~56 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y10_N21
dffeas \serial_inst|rx_queue|queue_mem~40 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~40 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~40 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N6
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~89 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~89_combout  = (\serial_inst|rx_queue|queue_mem~88_combout  & (((\serial_inst|rx_queue|queue_mem~56_q )) # (!\serial_inst|rx_queue|read_addr [0]))) # (!\serial_inst|rx_queue|queue_mem~88_combout  & 
// (\serial_inst|rx_queue|read_addr [0] & ((\serial_inst|rx_queue|queue_mem~40_q ))))

	.dataa(\serial_inst|rx_queue|queue_mem~88_combout ),
	.datab(\serial_inst|rx_queue|read_addr [0]),
	.datac(\serial_inst|rx_queue|queue_mem~56_q ),
	.datad(\serial_inst|rx_queue|queue_mem~40_q ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~89_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~89 .lut_mask = 16'hE6A2;
defparam \serial_inst|rx_queue|queue_mem~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N22
cycloneive_lcell_comb \serial_inst|to_CPU[0]~0 (
// Equation(s):
// \serial_inst|to_CPU[0]~0_combout  = (\serial_inst|rx_queue|read_addr [2] & ((\serial_inst|rx_queue|queue_mem~89_combout ))) # (!\serial_inst|rx_queue|read_addr [2] & (\serial_inst|rx_queue|queue_mem~87_combout ))

	.dataa(\serial_inst|rx_queue|read_addr [2]),
	.datab(\serial_inst|rx_queue|queue_mem~87_combout ),
	.datac(gnd),
	.datad(\serial_inst|rx_queue|queue_mem~89_combout ),
	.cin(gnd),
	.combout(\serial_inst|to_CPU[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|to_CPU[0]~0 .lut_mask = 16'hEE44;
defparam \serial_inst|to_CPU[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N10
cycloneive_lcell_comb \serial_inst|tx_overwrite~0 (
// Equation(s):
// \serial_inst|tx_overwrite~0_combout  = (\serial_inst|tx_overwrite~q ) # ((!\serial_inst|tx_queue|full~combout  & (\WideAnd2~combout  & \always1~5_combout )))

	.dataa(\serial_inst|tx_queue|full~combout ),
	.datab(\WideAnd2~combout ),
	.datac(\serial_inst|tx_overwrite~q ),
	.datad(\always1~5_combout ),
	.cin(gnd),
	.combout(\serial_inst|tx_overwrite~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_overwrite~0 .lut_mask = 16'hF4F0;
defparam \serial_inst|tx_overwrite~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N26
cycloneive_lcell_comb \serial_inst|tx_overwrite~1 (
// Equation(s):
// \serial_inst|tx_overwrite~1_combout  = (\serial_inst|tx_overwrite~0_combout  & (((!\WideAnd2~combout ) # (!\IO_ren~1_combout )) # (!\CPU_inst|reg_file0|ivr_reg [0])))

	.dataa(\serial_inst|tx_overwrite~0_combout ),
	.datab(\CPU_inst|reg_file0|ivr_reg [0]),
	.datac(\IO_ren~1_combout ),
	.datad(\WideAnd2~combout ),
	.cin(gnd),
	.combout(\serial_inst|tx_overwrite~1_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_overwrite~1 .lut_mask = 16'h2AAA;
defparam \serial_inst|tx_overwrite~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N27
dffeas \serial_inst|tx_overwrite (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|tx_overwrite~1_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_overwrite~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_overwrite .is_wysiwyg = "true";
defparam \serial_inst|tx_overwrite .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y13_N23
dffeas \serial_inst|to_CPU[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|to_CPU[0]~0_combout ),
	.asdata(\serial_inst|tx_overwrite~q ),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|reg_file0|ivr_reg [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|to_CPU [0]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|to_CPU[0] .is_wysiwyg = "true";
defparam \serial_inst|to_CPU[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y11_N28
cycloneive_lcell_comb \timer_inst|Mux8~0 (
// Equation(s):
// \timer_inst|Mux8~0_combout  = (\CPU_inst|reg_file0|ivr_reg [1] & (\CPU_inst|reg_file0|ivr_reg [0])) # (!\CPU_inst|reg_file0|ivr_reg [1] & ((\CPU_inst|reg_file0|ivr_reg [0] & (\timer_inst|counter [8])) # (!\CPU_inst|reg_file0|ivr_reg [0] & 
// ((\timer_inst|counter [0])))))

	.dataa(\CPU_inst|reg_file0|ivr_reg [1]),
	.datab(\CPU_inst|reg_file0|ivr_reg [0]),
	.datac(\timer_inst|counter [8]),
	.datad(\timer_inst|counter [0]),
	.cin(gnd),
	.combout(\timer_inst|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|Mux8~0 .lut_mask = 16'hD9C8;
defparam \timer_inst|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y11_N26
cycloneive_lcell_comb \timer_inst|Mux8~1 (
// Equation(s):
// \timer_inst|Mux8~1_combout  = (\timer_inst|Mux8~0_combout  & ((\timer_inst|WideOr2~combout ) # ((!\CPU_inst|reg_file0|ivr_reg [1])))) # (!\timer_inst|Mux8~0_combout  & (((\CPU_inst|reg_file0|ivr_reg [1] & \timer_inst|counter [16]))))

	.dataa(\timer_inst|WideOr2~combout ),
	.datab(\timer_inst|Mux8~0_combout ),
	.datac(\CPU_inst|reg_file0|ivr_reg [1]),
	.datad(\timer_inst|counter [16]),
	.cin(gnd),
	.combout(\timer_inst|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|Mux8~1 .lut_mask = 16'hBC8C;
defparam \timer_inst|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y11_N27
dffeas \timer_inst|to_cpu[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\timer_inst|Mux8~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\timer_inst|to_cpu[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|to_cpu [0]),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|to_cpu[0] .is_wysiwyg = "true";
defparam \timer_inst|to_cpu[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N2
cycloneive_lcell_comb \to_CPU_left[0]~21 (
// Equation(s):
// \to_CPU_left[0]~21_combout  = (\serial_inst|to_CPU [0] & ((\prev_serial_en~q ) # ((\prev_timer_en~q  & \timer_inst|to_cpu [0])))) # (!\serial_inst|to_CPU [0] & (\prev_timer_en~q  & (\timer_inst|to_cpu [0])))

	.dataa(\serial_inst|to_CPU [0]),
	.datab(\prev_timer_en~q ),
	.datac(\timer_inst|to_cpu [0]),
	.datad(\prev_serial_en~q ),
	.cin(gnd),
	.combout(\to_CPU_left[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \to_CPU_left[0]~21 .lut_mask = 16'hEAC0;
defparam \to_CPU_left[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N18
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|rx_data~6 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|rx_data~6_combout  = (\rst~q  & \keyboard_inst|ps2_host_inst|rx_shift_reg [2])

	.dataa(gnd),
	.datab(\rst~q ),
	.datac(\keyboard_inst|ps2_host_inst|rx_shift_reg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|rx_data~6_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_data~6 .lut_mask = 16'hC0C0;
defparam \keyboard_inst|ps2_host_inst|rx_data~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N19
dffeas \keyboard_inst|ps2_host_inst|rx_data[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|rx_data~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard_inst|ps2_host_inst|rx_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|rx_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_data[0] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|rx_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N4
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~8feeder (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~8feeder_combout  = \keyboard_inst|ps2_host_inst|rx_data [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyboard_inst|ps2_host_inst|rx_data [0]),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~8feeder_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~8feeder .lut_mask = 16'hFF00;
defparam \keyboard_inst|rx_queue|queue_mem~8feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N5
dffeas \keyboard_inst|rx_queue|queue_mem~8 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|rx_queue|queue_mem~8feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard_inst|rx_queue|queue_mem~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~8 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~8 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N7
dffeas \keyboard_inst|rx_queue|queue_mem~0 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~0 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N6
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~86 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~86_combout  = (\keyboard_inst|rx_queue|read_addr [1] & (((\keyboard_inst|rx_queue|read_addr [0])))) # (!\keyboard_inst|rx_queue|read_addr [1] & ((\keyboard_inst|rx_queue|read_addr [0] & 
// (\keyboard_inst|rx_queue|queue_mem~8_q )) # (!\keyboard_inst|rx_queue|read_addr [0] & ((\keyboard_inst|rx_queue|queue_mem~0_q )))))

	.dataa(\keyboard_inst|rx_queue|read_addr [1]),
	.datab(\keyboard_inst|rx_queue|queue_mem~8_q ),
	.datac(\keyboard_inst|rx_queue|queue_mem~0_q ),
	.datad(\keyboard_inst|rx_queue|read_addr [0]),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~86_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~86 .lut_mask = 16'hEE50;
defparam \keyboard_inst|rx_queue|queue_mem~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N7
dffeas \keyboard_inst|rx_queue|queue_mem~24 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~24 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~24 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N29
dffeas \keyboard_inst|rx_queue|queue_mem~16 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~16 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N6
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~87 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~87_combout  = (\keyboard_inst|rx_queue|read_addr [1] & ((\keyboard_inst|rx_queue|queue_mem~86_combout  & (\keyboard_inst|rx_queue|queue_mem~24_q )) # (!\keyboard_inst|rx_queue|queue_mem~86_combout  & 
// ((\keyboard_inst|rx_queue|queue_mem~16_q ))))) # (!\keyboard_inst|rx_queue|read_addr [1] & (\keyboard_inst|rx_queue|queue_mem~86_combout ))

	.dataa(\keyboard_inst|rx_queue|read_addr [1]),
	.datab(\keyboard_inst|rx_queue|queue_mem~86_combout ),
	.datac(\keyboard_inst|rx_queue|queue_mem~24_q ),
	.datad(\keyboard_inst|rx_queue|queue_mem~16_q ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~87_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~87 .lut_mask = 16'hE6C4;
defparam \keyboard_inst|rx_queue|queue_mem~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N5
dffeas \keyboard_inst|rx_queue|queue_mem~48 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~48 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~48 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y9_N7
dffeas \keyboard_inst|rx_queue|queue_mem~32 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~32 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N6
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~88 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~88_combout  = (\keyboard_inst|rx_queue|read_addr [1] & ((\keyboard_inst|rx_queue|queue_mem~48_q ) # ((\keyboard_inst|rx_queue|read_addr [0])))) # (!\keyboard_inst|rx_queue|read_addr [1] & 
// (((\keyboard_inst|rx_queue|queue_mem~32_q  & !\keyboard_inst|rx_queue|read_addr [0]))))

	.dataa(\keyboard_inst|rx_queue|read_addr [1]),
	.datab(\keyboard_inst|rx_queue|queue_mem~48_q ),
	.datac(\keyboard_inst|rx_queue|queue_mem~32_q ),
	.datad(\keyboard_inst|rx_queue|read_addr [0]),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~88_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~88 .lut_mask = 16'hAAD8;
defparam \keyboard_inst|rx_queue|queue_mem~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N15
dffeas \keyboard_inst|rx_queue|queue_mem~56 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~56 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~56 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y9_N13
dffeas \keyboard_inst|rx_queue|queue_mem~40 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~40 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~40 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N14
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~89 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~89_combout  = (\keyboard_inst|rx_queue|queue_mem~88_combout  & (((\keyboard_inst|rx_queue|queue_mem~56_q )) # (!\keyboard_inst|rx_queue|read_addr [0]))) # (!\keyboard_inst|rx_queue|queue_mem~88_combout  & 
// (\keyboard_inst|rx_queue|read_addr [0] & ((\keyboard_inst|rx_queue|queue_mem~40_q ))))

	.dataa(\keyboard_inst|rx_queue|queue_mem~88_combout ),
	.datab(\keyboard_inst|rx_queue|read_addr [0]),
	.datac(\keyboard_inst|rx_queue|queue_mem~56_q ),
	.datad(\keyboard_inst|rx_queue|queue_mem~40_q ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~89_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~89 .lut_mask = 16'hE6A2;
defparam \keyboard_inst|rx_queue|queue_mem~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N6
cycloneive_lcell_comb \keyboard_inst|to_CPU[0]~0 (
// Equation(s):
// \keyboard_inst|to_CPU[0]~0_combout  = (\keyboard_inst|rx_queue|read_addr [2] & ((\keyboard_inst|rx_queue|queue_mem~89_combout ))) # (!\keyboard_inst|rx_queue|read_addr [2] & (\keyboard_inst|rx_queue|queue_mem~87_combout ))

	.dataa(\keyboard_inst|rx_queue|queue_mem~87_combout ),
	.datab(\keyboard_inst|rx_queue|queue_mem~89_combout ),
	.datac(gnd),
	.datad(\keyboard_inst|rx_queue|read_addr [2]),
	.cin(gnd),
	.combout(\keyboard_inst|to_CPU[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|to_CPU[0]~0 .lut_mask = 16'hCCAA;
defparam \keyboard_inst|to_CPU[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N10
cycloneive_lcell_comb \keyboard_inst|tx_overwrite~0 (
// Equation(s):
// \keyboard_inst|tx_overwrite~0_combout  = (\keyboard_inst|tx_overwrite~q ) # ((\always1~5_combout  & (\keyboard_en~combout  & !\keyboard_inst|tx_queue|full~combout )))

	.dataa(\always1~5_combout ),
	.datab(\keyboard_en~combout ),
	.datac(\keyboard_inst|tx_overwrite~q ),
	.datad(\keyboard_inst|tx_queue|full~combout ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_overwrite~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_overwrite~0 .lut_mask = 16'hF0F8;
defparam \keyboard_inst|tx_overwrite~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N4
cycloneive_lcell_comb \keyboard_inst|tx_overwrite~1 (
// Equation(s):
// \keyboard_inst|tx_overwrite~1_combout  = (\keyboard_inst|tx_overwrite~0_combout  & (((!\keyboard_en~combout ) # (!\IO_ren~1_combout )) # (!\CPU_inst|reg_file0|ivr_reg [0])))

	.dataa(\CPU_inst|reg_file0|ivr_reg [0]),
	.datab(\IO_ren~1_combout ),
	.datac(\keyboard_en~combout ),
	.datad(\keyboard_inst|tx_overwrite~0_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_overwrite~1_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_overwrite~1 .lut_mask = 16'h7F00;
defparam \keyboard_inst|tx_overwrite~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N5
dffeas \keyboard_inst|tx_overwrite (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|tx_overwrite~1_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_overwrite~q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_overwrite .is_wysiwyg = "true";
defparam \keyboard_inst|tx_overwrite .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y9_N7
dffeas \keyboard_inst|to_CPU[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|to_CPU[0]~0_combout ),
	.asdata(\keyboard_inst|tx_overwrite~q ),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|reg_file0|ivr_reg [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|to_CPU [0]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|to_CPU[0] .is_wysiwyg = "true";
defparam \keyboard_inst|to_CPU[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y7_N0
cycloneive_ram_block \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\VGA_WrEn~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\CPU_inst|shift_merge0|LBD_reg [5],\CPU_inst|shift_merge0|LBD_reg [0]}),
	.portaaddr({\CPU_inst|reg_file0|ivl_reg [3],\CPU_inst|reg_file0|ivl_reg [2],\CPU_inst|reg_file0|ivl_reg [1],\CPU_inst|reg_file0|ivl_reg [0],\CPU_inst|reg_file0|ivr_reg [7],\CPU_inst|reg_file0|ivr_reg [6],\CPU_inst|reg_file0|ivr_reg [5],\CPU_inst|reg_file0|ivr_reg [4],\CPU_inst|reg_file0|ivr_reg [3],
\CPU_inst|reg_file0|ivr_reg [2],\CPU_inst|reg_file0|ivr_reg [1],\CPU_inst|reg_file0|ivr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout ,\~GND~combout }),
	.portbaddr({\VGA_inst|VDG|DA [11],\VGA_inst|VDG|DA [10],\VGA_inst|VDG|DA [9],\VGA_inst|VDG|DA [8],\VGA_inst|VDG|DA [7],\VGA_inst|VDG|DA [6],\VGA_inst|VDG|DA [5],\VGA_inst|VDG|DA [4],\VGA_inst|VDG|DA [3],\VGA_inst|VDG|DA [2],\VGA_inst|VDG|DA [1],\VGA_inst|VDG|DA [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ALTSYNCRAM";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "bidir_dual_port";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_in_clock = "clock0";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 4095;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 4096;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .port_b_write_enable_clock = "clock0";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N12
cycloneive_lcell_comb \to_CPU_left[0]~20 (
// Equation(s):
// \to_CPU_left[0]~20_combout  = (\keyboard_inst|to_CPU [0] & ((\prev_keyboard_en~q ) # ((\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_a [0] & \prev_VGA_en~q )))) # (!\keyboard_inst|to_CPU [0] & 
// (\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_a [0] & ((\prev_VGA_en~q ))))

	.dataa(\keyboard_inst|to_CPU [0]),
	.datab(\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_a [0]),
	.datac(\prev_keyboard_en~q ),
	.datad(\prev_VGA_en~q ),
	.cin(gnd),
	.combout(\to_CPU_left[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \to_CPU_left[0]~20 .lut_mask = 16'hECA0;
defparam \to_CPU_left[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N27
dffeas \nes_joypad_inst|joypad_buttons[0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nes_joypad_inst|data_shift[0][0]~q ),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nes_joypad_inst|joypad_buttons[0][7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nes_joypad_inst|joypad_buttons[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nes_joypad_inst|joypad_buttons[0][0] .is_wysiwyg = "true";
defparam \nes_joypad_inst|joypad_buttons[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N20
cycloneive_lcell_comb \nes_joypad_inst|joypad_buttons[1][0]~feeder (
// Equation(s):
// \nes_joypad_inst|joypad_buttons[1][0]~feeder_combout  = \nes_joypad_inst|data_shift[1][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nes_joypad_inst|data_shift[1][0]~q ),
	.cin(gnd),
	.combout(\nes_joypad_inst|joypad_buttons[1][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nes_joypad_inst|joypad_buttons[1][0]~feeder .lut_mask = 16'hFF00;
defparam \nes_joypad_inst|joypad_buttons[1][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N21
dffeas \nes_joypad_inst|joypad_buttons[1][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\nes_joypad_inst|joypad_buttons[1][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nes_joypad_inst|joypad_buttons[0][7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nes_joypad_inst|joypad_buttons[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nes_joypad_inst|joypad_buttons[1][0] .is_wysiwyg = "true";
defparam \nes_joypad_inst|joypad_buttons[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N26
cycloneive_lcell_comb \nes_joypad_inst|to_cpu~5 (
// Equation(s):
// \nes_joypad_inst|to_cpu~5_combout  = (\CPU_inst|reg_file0|ivr_reg [0] & ((!\nes_joypad_inst|joypad_buttons[1][0]~q ))) # (!\CPU_inst|reg_file0|ivr_reg [0] & (!\nes_joypad_inst|joypad_buttons[0][0]~q ))

	.dataa(\CPU_inst|reg_file0|ivr_reg [0]),
	.datab(gnd),
	.datac(\nes_joypad_inst|joypad_buttons[0][0]~q ),
	.datad(\nes_joypad_inst|joypad_buttons[1][0]~q ),
	.cin(gnd),
	.combout(\nes_joypad_inst|to_cpu~5_combout ),
	.cout());
// synopsys translate_off
defparam \nes_joypad_inst|to_cpu~5 .lut_mask = 16'h05AF;
defparam \nes_joypad_inst|to_cpu~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N21
dffeas \nes_joypad_inst|to_cpu[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nes_joypad_inst|to_cpu~5_combout ),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nes_joypad_inst|to_cpu [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nes_joypad_inst|to_cpu[0] .is_wysiwyg = "true";
defparam \nes_joypad_inst|to_cpu[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N20
cycloneive_lcell_comb \m_from_jp[0] (
// Equation(s):
// m_from_jp[0] = (\nes_joypad_inst|to_cpu [0] & \prev_jp_en~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\nes_joypad_inst|to_cpu [0]),
	.datad(\prev_jp_en~q ),
	.cin(gnd),
	.combout(m_from_jp[0]),
	.cout());
// synopsys translate_off
defparam \m_from_jp[0] .lut_mask = 16'hF000;
defparam \m_from_jp[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N6
cycloneive_lcell_comb \to_CPU_left[0]~23 (
// Equation(s):
// \to_CPU_left[0]~23_combout  = (\to_CPU_left[0]~22_combout ) # ((\to_CPU_left[0]~21_combout ) # ((\to_CPU_left[0]~20_combout ) # (m_from_jp[0])))

	.dataa(\to_CPU_left[0]~22_combout ),
	.datab(\to_CPU_left[0]~21_combout ),
	.datac(\to_CPU_left[0]~20_combout ),
	.datad(m_from_jp[0]),
	.cin(gnd),
	.combout(\to_CPU_left[0]~23_combout ),
	.cout());
// synopsys translate_off
defparam \to_CPU_left[0]~23 .lut_mask = 16'hFFFE;
defparam \to_CPU_left[0]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N27
dffeas \CPU_inst|IV_in[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|IV_in[0]~0_combout ),
	.asdata(\to_CPU_left[0]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CPU_inst|decode_unit0|PC_I_field_reg [11]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|IV_in [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|IV_in[0] .is_wysiwyg = "true";
defparam \CPU_inst|IV_in[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N20
cycloneive_lcell_comb \CPU_inst|right_rotate1|Mux0~6 (
// Equation(s):
// \CPU_inst|right_rotate1|Mux0~6_combout  = (\CPU_inst|rotate_S01 [0] & ((\CPU_inst|IV_in [0]))) # (!\CPU_inst|rotate_S01 [0] & (\CPU_inst|IV_in [7]))

	.dataa(\CPU_inst|IV_in [7]),
	.datab(gnd),
	.datac(\CPU_inst|IV_in [0]),
	.datad(\CPU_inst|rotate_S01 [0]),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate1|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate1|Mux0~6 .lut_mask = 16'hF0AA;
defparam \CPU_inst|right_rotate1|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N17
dffeas \arbiter_inst|port2_from_mem[0][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_controller|from_mem [6]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|port2_from_mem[0][0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_from_mem[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_from_mem[0][6] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_from_mem[0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y9_N13
dffeas \arbiter_inst|port2_from_mem[0][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_controller|from_mem [7]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|port2_from_mem[0][0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_from_mem[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_from_mem[0][7] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_from_mem[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N16
cycloneive_lcell_comb \d_cache_inst|CPU_data_hold[7]~feeder (
// Equation(s):
// \d_cache_inst|CPU_data_hold[7]~feeder_combout  = \CPU_inst|shift_merge0|RBD_reg [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|RBD_reg [7]),
	.cin(gnd),
	.combout(\d_cache_inst|CPU_data_hold[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|CPU_data_hold[7]~feeder .lut_mask = 16'hFF00;
defparam \d_cache_inst|CPU_data_hold[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N17
dffeas \d_cache_inst|CPU_data_hold[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\d_cache_inst|CPU_data_hold[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d_cache_inst|CPU_data_hold[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|CPU_data_hold [7]),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|CPU_data_hold[7] .is_wysiwyg = "true";
defparam \d_cache_inst|CPU_data_hold[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N8
cycloneive_lcell_comb \d_cache_inst|cache_d[23]~188 (
// Equation(s):
// \d_cache_inst|cache_d[23]~188_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~4_combout  & ((\d_cache_inst|CPU_data_hold [7]))) # (!\d_cache_inst|Decoder62~4_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\d_cache_inst|Decoder62~4_combout ),
	.datac(\d_cache_inst|always1~1_combout ),
	.datad(\d_cache_inst|CPU_data_hold [7]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[23]~188_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[23]~188 .lut_mask = 16'hE020;
defparam \d_cache_inst|cache_d[23]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N11
dffeas \arbiter_inst|port2_from_mem[2][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_controller|from_mem [7]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|port2_from_mem[2][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_from_mem[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_from_mem[2][7] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_from_mem[2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N10
cycloneive_lcell_comb \d_cache_inst|cache_d[23]~252 (
// Equation(s):
// \d_cache_inst|cache_d[23]~252_combout  = (\d_cache_inst|cache_d[23]~188_combout ) # ((\arbiter_inst|arbiter_p2_ready~q  & (\arbiter_inst|port2_from_mem[2][7]~q  & \d_cache_inst|fetch_active~q )))

	.dataa(\d_cache_inst|cache_d[23]~188_combout ),
	.datab(\arbiter_inst|arbiter_p2_ready~q ),
	.datac(\arbiter_inst|port2_from_mem[2][7]~q ),
	.datad(\d_cache_inst|fetch_active~q ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[23]~252_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[23]~252 .lut_mask = 16'hEAAA;
defparam \d_cache_inst|cache_d[23]~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N27
dffeas \arbiter_inst|port2_from_mem[3][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_controller|from_mem [6]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|port2_from_mem[3][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_from_mem[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_from_mem[3][6] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_from_mem[3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N8
cycloneive_lcell_comb \d_cache_inst|cache_d[30]~183 (
// Equation(s):
// \d_cache_inst|cache_d[30]~183_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~7_combout  & ((\d_cache_inst|CPU_data_hold [6]))) # (!\d_cache_inst|Decoder62~7_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [30]))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [30]),
	.datab(\d_cache_inst|Decoder62~7_combout ),
	.datac(\d_cache_inst|CPU_data_hold [6]),
	.datad(\d_cache_inst|always1~1_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[30]~183_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[30]~183 .lut_mask = 16'hE200;
defparam \d_cache_inst|cache_d[30]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N26
cycloneive_lcell_comb \d_cache_inst|cache_d[30]~247 (
// Equation(s):
// \d_cache_inst|cache_d[30]~247_combout  = (\d_cache_inst|cache_d[30]~183_combout ) # ((\arbiter_inst|arbiter_p2_ready~q  & (\d_cache_inst|fetch_active~q  & \arbiter_inst|port2_from_mem[3][6]~q )))

	.dataa(\arbiter_inst|arbiter_p2_ready~q ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\arbiter_inst|port2_from_mem[3][6]~q ),
	.datad(\d_cache_inst|cache_d[30]~183_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[30]~247_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[30]~247 .lut_mask = 16'hFF80;
defparam \d_cache_inst|cache_d[30]~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N15
dffeas \arbiter_inst|port2_from_mem[3][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_controller|from_mem [7]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|port2_from_mem[3][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_from_mem[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_from_mem[3][7] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_from_mem[3][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N31
dffeas \arbiter_inst|port2_from_mem[6][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_controller|from_mem [6]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|port2_from_mem[6][0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_from_mem[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_from_mem[6][6] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_from_mem[6][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N17
dffeas \arbiter_inst|port2_from_mem[6][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_controller|from_mem [7]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|port2_from_mem[6][0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_from_mem[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_from_mem[6][7] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_from_mem[6][7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y9_N0
cycloneive_ram_block \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\d_cache_inst|cache_wren~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,\d_cache_inst|cache_d[63]~251_combout ,\d_cache_inst|cache_d[62]~243_combout ,\d_cache_inst|cache_d[55]~249_combout ,\d_cache_inst|cache_d[54]~241_combout ,\d_cache_inst|cache_d[47]~248_combout ,\d_cache_inst|cache_d[39]~250_combout ,
\d_cache_inst|cache_d[38]~242_combout ,\d_cache_inst|cache_d[31]~255_combout ,\d_cache_inst|cache_d[30]~247_combout ,\d_cache_inst|cache_d[23]~252_combout ,\d_cache_inst|cache_d[22]~244_combout ,\d_cache_inst|cache_d[15]~253_combout ,
\d_cache_inst|cache_d[14]~245_combout ,\d_cache_inst|cache_d[7]~254_combout ,\d_cache_inst|cache_d[6]~246_combout }),
	.portaaddr({\d_cache_inst|cache_address[8]~8_combout ,\d_cache_inst|cache_address[7]~7_combout ,\d_cache_inst|cache_address[6]~6_combout ,\d_cache_inst|cache_address[5]~5_combout ,\d_cache_inst|cache_address[4]~4_combout ,\d_cache_inst|cache_address[3]~3_combout ,
\d_cache_inst|cache_address[2]~2_combout ,\d_cache_inst|cache_address[1]~1_combout ,\d_cache_inst|cache_address[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ALTSYNCRAM";
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 9;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 18;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 511;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 512;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 72;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 9;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 18;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N14
cycloneive_lcell_comb \d_cache_inst|cache_d[63]~187 (
// Equation(s):
// \d_cache_inst|cache_d[63]~187_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~3_combout  & ((\d_cache_inst|CPU_data_hold [7]))) # (!\d_cache_inst|Decoder62~3_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [63]))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [63]),
	.datab(\d_cache_inst|Decoder62~3_combout ),
	.datac(\d_cache_inst|always1~1_combout ),
	.datad(\d_cache_inst|CPU_data_hold [7]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[63]~187_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[63]~187 .lut_mask = 16'hE020;
defparam \d_cache_inst|cache_d[63]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N9
dffeas \arbiter_inst|port2_from_mem[7][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_controller|from_mem [7]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|port2_from_mem[7][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_from_mem[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_from_mem[7][7] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_from_mem[7][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N8
cycloneive_lcell_comb \d_cache_inst|cache_d[63]~251 (
// Equation(s):
// \d_cache_inst|cache_d[63]~251_combout  = (\d_cache_inst|cache_d[63]~187_combout ) # ((\d_cache_inst|fetch_active~q  & (\arbiter_inst|port2_from_mem[7][7]~q  & \arbiter_inst|arbiter_p2_ready~q )))

	.dataa(\d_cache_inst|fetch_active~q ),
	.datab(\d_cache_inst|cache_d[63]~187_combout ),
	.datac(\arbiter_inst|port2_from_mem[7][7]~q ),
	.datad(\arbiter_inst|arbiter_p2_ready~q ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[63]~251_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[63]~251 .lut_mask = 16'hECCC;
defparam \d_cache_inst|cache_d[63]~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N0
cycloneive_lcell_comb \d_cache_inst|cache_d[62]~179 (
// Equation(s):
// \d_cache_inst|cache_d[62]~179_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~3_combout  & ((\d_cache_inst|CPU_data_hold [6]))) # (!\d_cache_inst|Decoder62~3_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [62]))))

	.dataa(\d_cache_inst|Decoder62~3_combout ),
	.datab(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [62]),
	.datac(\d_cache_inst|CPU_data_hold [6]),
	.datad(\d_cache_inst|always1~1_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[62]~179_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[62]~179 .lut_mask = 16'hE400;
defparam \d_cache_inst|cache_d[62]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N31
dffeas \arbiter_inst|port2_from_mem[7][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_controller|from_mem [6]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|port2_from_mem[7][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_from_mem[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_from_mem[7][6] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_from_mem[7][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N30
cycloneive_lcell_comb \d_cache_inst|cache_d[62]~243 (
// Equation(s):
// \d_cache_inst|cache_d[62]~243_combout  = (\d_cache_inst|cache_d[62]~179_combout ) # ((\arbiter_inst|arbiter_p2_ready~q  & (\arbiter_inst|port2_from_mem[7][6]~q  & \d_cache_inst|fetch_active~q )))

	.dataa(\d_cache_inst|cache_d[62]~179_combout ),
	.datab(\arbiter_inst|arbiter_p2_ready~q ),
	.datac(\arbiter_inst|port2_from_mem[7][6]~q ),
	.datad(\d_cache_inst|fetch_active~q ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[62]~243_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[62]~243 .lut_mask = 16'hEAAA;
defparam \d_cache_inst|cache_d[62]~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N26
cycloneive_lcell_comb \d_cache_inst|cache_d[55]~185 (
// Equation(s):
// \d_cache_inst|cache_d[55]~185_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~1_combout  & ((\d_cache_inst|CPU_data_hold [7]))) # (!\d_cache_inst|Decoder62~1_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [55]))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [55]),
	.datab(\d_cache_inst|CPU_data_hold [7]),
	.datac(\d_cache_inst|always1~1_combout ),
	.datad(\d_cache_inst|Decoder62~1_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[55]~185_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[55]~185 .lut_mask = 16'hC0A0;
defparam \d_cache_inst|cache_d[55]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N16
cycloneive_lcell_comb \d_cache_inst|cache_d[55]~249 (
// Equation(s):
// \d_cache_inst|cache_d[55]~249_combout  = (\d_cache_inst|cache_d[55]~185_combout ) # ((\arbiter_inst|arbiter_p2_ready~q  & (\d_cache_inst|fetch_active~q  & \arbiter_inst|port2_from_mem[6][7]~q )))

	.dataa(\arbiter_inst|arbiter_p2_ready~q ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\arbiter_inst|port2_from_mem[6][7]~q ),
	.datad(\d_cache_inst|cache_d[55]~185_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[55]~249_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[55]~249 .lut_mask = 16'hFF80;
defparam \d_cache_inst|cache_d[55]~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N20
cycloneive_lcell_comb \d_cache_inst|cache_d[54]~177 (
// Equation(s):
// \d_cache_inst|cache_d[54]~177_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~1_combout  & (\d_cache_inst|CPU_data_hold [6])) # (!\d_cache_inst|Decoder62~1_combout  & 
// ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [54])))))

	.dataa(\d_cache_inst|Decoder62~1_combout ),
	.datab(\d_cache_inst|always1~1_combout ),
	.datac(\d_cache_inst|CPU_data_hold [6]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [54]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[54]~177_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[54]~177 .lut_mask = 16'hC480;
defparam \d_cache_inst|cache_d[54]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N30
cycloneive_lcell_comb \d_cache_inst|cache_d[54]~241 (
// Equation(s):
// \d_cache_inst|cache_d[54]~241_combout  = (\d_cache_inst|cache_d[54]~177_combout ) # ((\arbiter_inst|arbiter_p2_ready~q  & (\d_cache_inst|fetch_active~q  & \arbiter_inst|port2_from_mem[6][6]~q )))

	.dataa(\arbiter_inst|arbiter_p2_ready~q ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\arbiter_inst|port2_from_mem[6][6]~q ),
	.datad(\d_cache_inst|cache_d[54]~177_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[54]~241_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[54]~241 .lut_mask = 16'hFF80;
defparam \d_cache_inst|cache_d[54]~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N28
cycloneive_lcell_comb \d_cache_inst|cache_d[47]~184 (
// Equation(s):
// \d_cache_inst|cache_d[47]~184_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~0_combout  & ((\d_cache_inst|CPU_data_hold [7]))) # (!\d_cache_inst|Decoder62~0_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [47]))))

	.dataa(\d_cache_inst|Decoder62~0_combout ),
	.datab(\d_cache_inst|always1~1_combout ),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [47]),
	.datad(\d_cache_inst|CPU_data_hold [7]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[47]~184_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[47]~184 .lut_mask = 16'hC840;
defparam \d_cache_inst|cache_d[47]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y8_N23
dffeas \arbiter_inst|port2_from_mem[5][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_controller|from_mem [7]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|port2_from_mem[5][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_from_mem[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_from_mem[5][7] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_from_mem[5][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N22
cycloneive_lcell_comb \d_cache_inst|cache_d[47]~248 (
// Equation(s):
// \d_cache_inst|cache_d[47]~248_combout  = (\d_cache_inst|cache_d[47]~184_combout ) # ((\arbiter_inst|arbiter_p2_ready~q  & (\arbiter_inst|port2_from_mem[5][7]~q  & \d_cache_inst|fetch_active~q )))

	.dataa(\arbiter_inst|arbiter_p2_ready~q ),
	.datab(\d_cache_inst|cache_d[47]~184_combout ),
	.datac(\arbiter_inst|port2_from_mem[5][7]~q ),
	.datad(\d_cache_inst|fetch_active~q ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[47]~248_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[47]~248 .lut_mask = 16'hECCC;
defparam \d_cache_inst|cache_d[47]~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N20
cycloneive_lcell_comb \d_cache_inst|cache_d[39]~186 (
// Equation(s):
// \d_cache_inst|cache_d[39]~186_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~2_combout  & ((\d_cache_inst|CPU_data_hold [7]))) # (!\d_cache_inst|Decoder62~2_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [39]))))

	.dataa(\d_cache_inst|Decoder62~2_combout ),
	.datab(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [39]),
	.datac(\d_cache_inst|always1~1_combout ),
	.datad(\d_cache_inst|CPU_data_hold [7]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[39]~186_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[39]~186 .lut_mask = 16'hE040;
defparam \d_cache_inst|cache_d[39]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N3
dffeas \arbiter_inst|port2_from_mem[4][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_controller|from_mem [7]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|port2_from_mem[4][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_from_mem[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_from_mem[4][7] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_from_mem[4][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N2
cycloneive_lcell_comb \d_cache_inst|cache_d[39]~250 (
// Equation(s):
// \d_cache_inst|cache_d[39]~250_combout  = (\d_cache_inst|cache_d[39]~186_combout ) # ((\arbiter_inst|arbiter_p2_ready~q  & (\arbiter_inst|port2_from_mem[4][7]~q  & \d_cache_inst|fetch_active~q )))

	.dataa(\arbiter_inst|arbiter_p2_ready~q ),
	.datab(\d_cache_inst|cache_d[39]~186_combout ),
	.datac(\arbiter_inst|port2_from_mem[4][7]~q ),
	.datad(\d_cache_inst|fetch_active~q ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[39]~250_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[39]~250 .lut_mask = 16'hECCC;
defparam \d_cache_inst|cache_d[39]~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N6
cycloneive_lcell_comb \d_cache_inst|cache_d[38]~178 (
// Equation(s):
// \d_cache_inst|cache_d[38]~178_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~2_combout  & ((\d_cache_inst|CPU_data_hold [6]))) # (!\d_cache_inst|Decoder62~2_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [38]))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [38]),
	.datab(\d_cache_inst|always1~1_combout ),
	.datac(\d_cache_inst|CPU_data_hold [6]),
	.datad(\d_cache_inst|Decoder62~2_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[38]~178_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[38]~178 .lut_mask = 16'hC088;
defparam \d_cache_inst|cache_d[38]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y8_N11
dffeas \arbiter_inst|port2_from_mem[4][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_controller|from_mem [6]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|port2_from_mem[4][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_from_mem[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_from_mem[4][6] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_from_mem[4][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N10
cycloneive_lcell_comb \d_cache_inst|cache_d[38]~242 (
// Equation(s):
// \d_cache_inst|cache_d[38]~242_combout  = (\d_cache_inst|cache_d[38]~178_combout ) # ((\arbiter_inst|arbiter_p2_ready~q  & (\arbiter_inst|port2_from_mem[4][6]~q  & \d_cache_inst|fetch_active~q )))

	.dataa(\arbiter_inst|arbiter_p2_ready~q ),
	.datab(\d_cache_inst|cache_d[38]~178_combout ),
	.datac(\arbiter_inst|port2_from_mem[4][6]~q ),
	.datad(\d_cache_inst|fetch_active~q ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[38]~242_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[38]~242 .lut_mask = 16'hECCC;
defparam \d_cache_inst|cache_d[38]~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N6
cycloneive_lcell_comb \d_cache_inst|cache_d[31]~191 (
// Equation(s):
// \d_cache_inst|cache_d[31]~191_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~7_combout  & ((\d_cache_inst|CPU_data_hold [7]))) # (!\d_cache_inst|Decoder62~7_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [31]))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [31]),
	.datab(\d_cache_inst|Decoder62~7_combout ),
	.datac(\d_cache_inst|always1~1_combout ),
	.datad(\d_cache_inst|CPU_data_hold [7]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[31]~191_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[31]~191 .lut_mask = 16'hE020;
defparam \d_cache_inst|cache_d[31]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N14
cycloneive_lcell_comb \d_cache_inst|cache_d[31]~255 (
// Equation(s):
// \d_cache_inst|cache_d[31]~255_combout  = (\d_cache_inst|cache_d[31]~191_combout ) # ((\arbiter_inst|arbiter_p2_ready~q  & (\d_cache_inst|fetch_active~q  & \arbiter_inst|port2_from_mem[3][7]~q )))

	.dataa(\arbiter_inst|arbiter_p2_ready~q ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\arbiter_inst|port2_from_mem[3][7]~q ),
	.datad(\d_cache_inst|cache_d[31]~191_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[31]~255_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[31]~255 .lut_mask = 16'hFF80;
defparam \d_cache_inst|cache_d[31]~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N26
cycloneive_lcell_comb \d_cache_inst|cache_d[22]~180 (
// Equation(s):
// \d_cache_inst|cache_d[22]~180_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~4_combout  & (\d_cache_inst|CPU_data_hold [6])) # (!\d_cache_inst|Decoder62~4_combout  & 
// ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [22])))))

	.dataa(\d_cache_inst|CPU_data_hold [6]),
	.datab(\d_cache_inst|Decoder62~4_combout ),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [22]),
	.datad(\d_cache_inst|always1~1_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[22]~180_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[22]~180 .lut_mask = 16'hB800;
defparam \d_cache_inst|cache_d[22]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N31
dffeas \arbiter_inst|port2_from_mem[2][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_controller|from_mem [6]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|port2_from_mem[2][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_from_mem[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_from_mem[2][6] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_from_mem[2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N30
cycloneive_lcell_comb \d_cache_inst|cache_d[22]~244 (
// Equation(s):
// \d_cache_inst|cache_d[22]~244_combout  = (\d_cache_inst|cache_d[22]~180_combout ) # ((\arbiter_inst|arbiter_p2_ready~q  & (\arbiter_inst|port2_from_mem[2][6]~q  & \d_cache_inst|fetch_active~q )))

	.dataa(\d_cache_inst|cache_d[22]~180_combout ),
	.datab(\arbiter_inst|arbiter_p2_ready~q ),
	.datac(\arbiter_inst|port2_from_mem[2][6]~q ),
	.datad(\d_cache_inst|fetch_active~q ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[22]~244_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[22]~244 .lut_mask = 16'hEAAA;
defparam \d_cache_inst|cache_d[22]~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N2
cycloneive_lcell_comb \d_cache_inst|cache_d[15]~189 (
// Equation(s):
// \d_cache_inst|cache_d[15]~189_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~5_combout  & ((\d_cache_inst|CPU_data_hold [7]))) # (!\d_cache_inst|Decoder62~5_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [15]))))

	.dataa(\d_cache_inst|Decoder62~5_combout ),
	.datab(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\d_cache_inst|always1~1_combout ),
	.datad(\d_cache_inst|CPU_data_hold [7]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[15]~189_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[15]~189 .lut_mask = 16'hE040;
defparam \d_cache_inst|cache_d[15]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N27
dffeas \arbiter_inst|port2_from_mem[1][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_controller|from_mem [7]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|port2_from_mem[1][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_from_mem[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_from_mem[1][7] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_from_mem[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N26
cycloneive_lcell_comb \d_cache_inst|cache_d[15]~253 (
// Equation(s):
// \d_cache_inst|cache_d[15]~253_combout  = (\d_cache_inst|cache_d[15]~189_combout ) # ((\arbiter_inst|arbiter_p2_ready~q  & (\arbiter_inst|port2_from_mem[1][7]~q  & \d_cache_inst|fetch_active~q )))

	.dataa(\d_cache_inst|cache_d[15]~189_combout ),
	.datab(\arbiter_inst|arbiter_p2_ready~q ),
	.datac(\arbiter_inst|port2_from_mem[1][7]~q ),
	.datad(\d_cache_inst|fetch_active~q ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[15]~253_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[15]~253 .lut_mask = 16'hEAAA;
defparam \d_cache_inst|cache_d[15]~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N28
cycloneive_lcell_comb \d_cache_inst|cache_d[14]~181 (
// Equation(s):
// \d_cache_inst|cache_d[14]~181_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~5_combout  & ((\d_cache_inst|CPU_data_hold [6]))) # (!\d_cache_inst|Decoder62~5_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [14]))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [14]),
	.datab(\d_cache_inst|CPU_data_hold [6]),
	.datac(\d_cache_inst|Decoder62~5_combout ),
	.datad(\d_cache_inst|always1~1_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[14]~181_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[14]~181 .lut_mask = 16'hCA00;
defparam \d_cache_inst|cache_d[14]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N25
dffeas \arbiter_inst|port2_from_mem[1][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_controller|from_mem [6]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|port2_from_mem[1][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_from_mem[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_from_mem[1][6] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_from_mem[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N24
cycloneive_lcell_comb \d_cache_inst|cache_d[14]~245 (
// Equation(s):
// \d_cache_inst|cache_d[14]~245_combout  = (\d_cache_inst|cache_d[14]~181_combout ) # ((\arbiter_inst|arbiter_p2_ready~q  & (\arbiter_inst|port2_from_mem[1][6]~q  & \d_cache_inst|fetch_active~q )))

	.dataa(\d_cache_inst|cache_d[14]~181_combout ),
	.datab(\arbiter_inst|arbiter_p2_ready~q ),
	.datac(\arbiter_inst|port2_from_mem[1][6]~q ),
	.datad(\d_cache_inst|fetch_active~q ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[14]~245_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[14]~245 .lut_mask = 16'hEAAA;
defparam \d_cache_inst|cache_d[14]~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N4
cycloneive_lcell_comb \d_cache_inst|cache_d[7]~190 (
// Equation(s):
// \d_cache_inst|cache_d[7]~190_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~6_combout  & ((\d_cache_inst|CPU_data_hold [7]))) # (!\d_cache_inst|Decoder62~6_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [7]))))

	.dataa(\d_cache_inst|Decoder62~6_combout ),
	.datab(\d_cache_inst|always1~1_combout ),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [7]),
	.datad(\d_cache_inst|CPU_data_hold [7]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[7]~190_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[7]~190 .lut_mask = 16'hC840;
defparam \d_cache_inst|cache_d[7]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N12
cycloneive_lcell_comb \d_cache_inst|cache_d[7]~254 (
// Equation(s):
// \d_cache_inst|cache_d[7]~254_combout  = (\d_cache_inst|cache_d[7]~190_combout ) # ((\arbiter_inst|arbiter_p2_ready~q  & (\d_cache_inst|fetch_active~q  & \arbiter_inst|port2_from_mem[0][7]~q )))

	.dataa(\arbiter_inst|arbiter_p2_ready~q ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\arbiter_inst|port2_from_mem[0][7]~q ),
	.datad(\d_cache_inst|cache_d[7]~190_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[7]~254_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[7]~254 .lut_mask = 16'hFF80;
defparam \d_cache_inst|cache_d[7]~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N14
cycloneive_lcell_comb \d_cache_inst|cache_d[6]~182 (
// Equation(s):
// \d_cache_inst|cache_d[6]~182_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~6_combout  & ((\d_cache_inst|CPU_data_hold [6]))) # (!\d_cache_inst|Decoder62~6_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [6]))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [6]),
	.datab(\d_cache_inst|always1~1_combout ),
	.datac(\d_cache_inst|CPU_data_hold [6]),
	.datad(\d_cache_inst|Decoder62~6_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[6]~182_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[6]~182 .lut_mask = 16'hC088;
defparam \d_cache_inst|cache_d[6]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N16
cycloneive_lcell_comb \d_cache_inst|cache_d[6]~246 (
// Equation(s):
// \d_cache_inst|cache_d[6]~246_combout  = (\d_cache_inst|cache_d[6]~182_combout ) # ((\arbiter_inst|arbiter_p2_ready~q  & (\d_cache_inst|fetch_active~q  & \arbiter_inst|port2_from_mem[0][6]~q )))

	.dataa(\arbiter_inst|arbiter_p2_ready~q ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\arbiter_inst|port2_from_mem[0][6]~q ),
	.datad(\d_cache_inst|cache_d[6]~182_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[6]~246_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[6]~246 .lut_mask = 16'hFF80;
defparam \d_cache_inst|cache_d[6]~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N16
cycloneive_lcell_comb \CPU_inst|IV_in~20 (
// Equation(s):
// \CPU_inst|IV_in~20_combout  = (\d_cache_inst|byte_address [1] & (((\d_cache_inst|byte_address [0])))) # (!\d_cache_inst|byte_address [1] & ((\d_cache_inst|byte_address [0] & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [14]))) # 
// (!\d_cache_inst|byte_address [0] & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [6]))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [6]),
	.datab(\d_cache_inst|byte_address [1]),
	.datac(\d_cache_inst|byte_address [0]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\CPU_inst|IV_in~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in~20 .lut_mask = 16'hF2C2;
defparam \CPU_inst|IV_in~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N18
cycloneive_lcell_comb \CPU_inst|IV_in~21 (
// Equation(s):
// \CPU_inst|IV_in~21_combout  = (\d_cache_inst|byte_address [1] & ((\CPU_inst|IV_in~20_combout  & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [30])) # (!\CPU_inst|IV_in~20_combout  & 
// ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [22]))))) # (!\d_cache_inst|byte_address [1] & (((\CPU_inst|IV_in~20_combout ))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [30]),
	.datab(\d_cache_inst|byte_address [1]),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [22]),
	.datad(\CPU_inst|IV_in~20_combout ),
	.cin(gnd),
	.combout(\CPU_inst|IV_in~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in~21 .lut_mask = 16'hBBC0;
defparam \CPU_inst|IV_in~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N12
cycloneive_lcell_comb \CPU_inst|IV_in~22 (
// Equation(s):
// \CPU_inst|IV_in~22_combout  = (\d_cache_inst|byte_address [1] & (((\d_cache_inst|byte_address [0]) # (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [54])))) # (!\d_cache_inst|byte_address [1] & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [38] & (!\d_cache_inst|byte_address [0])))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [38]),
	.datab(\d_cache_inst|byte_address [1]),
	.datac(\d_cache_inst|byte_address [0]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [54]),
	.cin(gnd),
	.combout(\CPU_inst|IV_in~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in~22 .lut_mask = 16'hCEC2;
defparam \CPU_inst|IV_in~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N22
cycloneive_lcell_comb \CPU_inst|IV_in~23 (
// Equation(s):
// \CPU_inst|IV_in~23_combout  = (\CPU_inst|IV_in~22_combout  & (((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [62])) # (!\d_cache_inst|byte_address [0]))) # (!\CPU_inst|IV_in~22_combout  & (\d_cache_inst|byte_address [0] & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [46])))

	.dataa(\CPU_inst|IV_in~22_combout ),
	.datab(\d_cache_inst|byte_address [0]),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [46]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [62]),
	.cin(gnd),
	.combout(\CPU_inst|IV_in~23_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in~23 .lut_mask = 16'hEA62;
defparam \CPU_inst|IV_in~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N22
cycloneive_lcell_comb \CPU_inst|IV_in[6]~6 (
// Equation(s):
// \CPU_inst|IV_in[6]~6_combout  = (\d_cache_inst|byte_address [2] & ((\CPU_inst|IV_in~23_combout ))) # (!\d_cache_inst|byte_address [2] & (\CPU_inst|IV_in~21_combout ))

	.dataa(\CPU_inst|IV_in~21_combout ),
	.datab(\CPU_inst|IV_in~23_combout ),
	.datac(gnd),
	.datad(\d_cache_inst|byte_address [2]),
	.cin(gnd),
	.combout(\CPU_inst|IV_in[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in[6]~6 .lut_mask = 16'hCCAA;
defparam \CPU_inst|IV_in[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y11_N20
cycloneive_lcell_comb \serial_inst|UART_inst|rx_data~4 (
// Equation(s):
// \serial_inst|UART_inst|rx_data~4_combout  = (\rst~q  & !\serial_inst|UART_inst|rx_frame [7])

	.dataa(\rst~q ),
	.datab(gnd),
	.datac(\serial_inst|UART_inst|rx_frame [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_data~4_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_data~4 .lut_mask = 16'h0A0A;
defparam \serial_inst|UART_inst|rx_data~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y11_N21
dffeas \serial_inst|UART_inst|rx_data[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_data~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|UART_inst|rx_data[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_data[6] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N4
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~22feeder (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~22feeder_combout  = \serial_inst|UART_inst|rx_data [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serial_inst|UART_inst|rx_data [6]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~22feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~22feeder .lut_mask = 16'hFF00;
defparam \serial_inst|rx_queue|queue_mem~22feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N5
dffeas \serial_inst|rx_queue|queue_mem~22 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|queue_mem~22feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|rx_queue|queue_mem~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~22 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~22 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y9_N31
dffeas \serial_inst|rx_queue|queue_mem~30 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~30 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~30 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y9_N23
dffeas \serial_inst|rx_queue|queue_mem~6 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~6 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N28
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~14feeder (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~14feeder_combout  = \serial_inst|UART_inst|rx_data [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serial_inst|UART_inst|rx_data [6]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~14feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~14feeder .lut_mask = 16'hFF00;
defparam \serial_inst|rx_queue|queue_mem~14feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y9_N29
dffeas \serial_inst|rx_queue|queue_mem~14 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|queue_mem~14feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|rx_queue|queue_mem~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~14 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N22
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~79 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~79_combout  = (\serial_inst|rx_queue|read_addr [0] & ((\serial_inst|rx_queue|read_addr [1]) # ((\serial_inst|rx_queue|queue_mem~14_q )))) # (!\serial_inst|rx_queue|read_addr [0] & (!\serial_inst|rx_queue|read_addr [1] & 
// (\serial_inst|rx_queue|queue_mem~6_q )))

	.dataa(\serial_inst|rx_queue|read_addr [0]),
	.datab(\serial_inst|rx_queue|read_addr [1]),
	.datac(\serial_inst|rx_queue|queue_mem~6_q ),
	.datad(\serial_inst|rx_queue|queue_mem~14_q ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~79_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~79 .lut_mask = 16'hBA98;
defparam \serial_inst|rx_queue|queue_mem~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N30
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~80 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~80_combout  = (\serial_inst|rx_queue|read_addr [1] & ((\serial_inst|rx_queue|queue_mem~79_combout  & ((\serial_inst|rx_queue|queue_mem~30_q ))) # (!\serial_inst|rx_queue|queue_mem~79_combout  & 
// (\serial_inst|rx_queue|queue_mem~22_q )))) # (!\serial_inst|rx_queue|read_addr [1] & (((\serial_inst|rx_queue|queue_mem~79_combout ))))

	.dataa(\serial_inst|rx_queue|read_addr [1]),
	.datab(\serial_inst|rx_queue|queue_mem~22_q ),
	.datac(\serial_inst|rx_queue|queue_mem~30_q ),
	.datad(\serial_inst|rx_queue|queue_mem~79_combout ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~80_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~80 .lut_mask = 16'hF588;
defparam \serial_inst|rx_queue|queue_mem~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N13
dffeas \serial_inst|rx_queue|queue_mem~46 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~46 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~46 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y10_N15
dffeas \serial_inst|rx_queue|queue_mem~62 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~62 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~62 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y10_N5
dffeas \serial_inst|rx_queue|queue_mem~54 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~54 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~54 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y10_N31
dffeas \serial_inst|rx_queue|queue_mem~38 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~38 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~38 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N30
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~77 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~77_combout  = (\serial_inst|rx_queue|read_addr [1] & ((\serial_inst|rx_queue|queue_mem~54_q ) # ((\serial_inst|rx_queue|read_addr [0])))) # (!\serial_inst|rx_queue|read_addr [1] & (((\serial_inst|rx_queue|queue_mem~38_q  & 
// !\serial_inst|rx_queue|read_addr [0]))))

	.dataa(\serial_inst|rx_queue|read_addr [1]),
	.datab(\serial_inst|rx_queue|queue_mem~54_q ),
	.datac(\serial_inst|rx_queue|queue_mem~38_q ),
	.datad(\serial_inst|rx_queue|read_addr [0]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~77_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~77 .lut_mask = 16'hAAD8;
defparam \serial_inst|rx_queue|queue_mem~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N14
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~78 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~78_combout  = (\serial_inst|rx_queue|read_addr [0] & ((\serial_inst|rx_queue|queue_mem~77_combout  & ((\serial_inst|rx_queue|queue_mem~62_q ))) # (!\serial_inst|rx_queue|queue_mem~77_combout  & 
// (\serial_inst|rx_queue|queue_mem~46_q )))) # (!\serial_inst|rx_queue|read_addr [0] & (((\serial_inst|rx_queue|queue_mem~77_combout ))))

	.dataa(\serial_inst|rx_queue|queue_mem~46_q ),
	.datab(\serial_inst|rx_queue|read_addr [0]),
	.datac(\serial_inst|rx_queue|queue_mem~62_q ),
	.datad(\serial_inst|rx_queue|queue_mem~77_combout ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~78_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~78 .lut_mask = 16'hF388;
defparam \serial_inst|rx_queue|queue_mem~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N0
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~81 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~81_combout  = (\serial_inst|rx_queue|read_addr [2] & ((\serial_inst|rx_queue|queue_mem~78_combout ))) # (!\serial_inst|rx_queue|read_addr [2] & (\serial_inst|rx_queue|queue_mem~80_combout ))

	.dataa(\serial_inst|rx_queue|queue_mem~80_combout ),
	.datab(gnd),
	.datac(\serial_inst|rx_queue|queue_mem~78_combout ),
	.datad(\serial_inst|rx_queue|read_addr [2]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~81_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~81 .lut_mask = 16'hF0AA;
defparam \serial_inst|rx_queue|queue_mem~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N1
dffeas \serial_inst|to_CPU[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|queue_mem~81_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\CPU_inst|reg_file0|ivr_reg [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|to_CPU [6]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|to_CPU[6] .is_wysiwyg = "true";
defparam \serial_inst|to_CPU[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N8
cycloneive_lcell_comb \timer_inst|Mux2~0 (
// Equation(s):
// \timer_inst|Mux2~0_combout  = (!\CPU_inst|reg_file0|ivr_reg [0] & ((\CPU_inst|reg_file0|ivr_reg [1] & (\timer_inst|counter [22])) # (!\CPU_inst|reg_file0|ivr_reg [1] & ((\timer_inst|counter [6])))))

	.dataa(\CPU_inst|reg_file0|ivr_reg [0]),
	.datab(\CPU_inst|reg_file0|ivr_reg [1]),
	.datac(\timer_inst|counter [22]),
	.datad(\timer_inst|counter [6]),
	.cin(gnd),
	.combout(\timer_inst|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|Mux2~0 .lut_mask = 16'h5140;
defparam \timer_inst|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N24
cycloneive_lcell_comb \timer_inst|Mux2~1 (
// Equation(s):
// \timer_inst|Mux2~1_combout  = (\timer_inst|Mux2~0_combout ) # ((\CPU_inst|reg_file0|ivr_reg [0] & (!\CPU_inst|reg_file0|ivr_reg [1] & \timer_inst|counter [14])))

	.dataa(\CPU_inst|reg_file0|ivr_reg [0]),
	.datab(\CPU_inst|reg_file0|ivr_reg [1]),
	.datac(\timer_inst|Mux2~0_combout ),
	.datad(\timer_inst|counter [14]),
	.cin(gnd),
	.combout(\timer_inst|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|Mux2~1 .lut_mask = 16'hF2F0;
defparam \timer_inst|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y11_N25
dffeas \timer_inst|to_cpu[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\timer_inst|Mux2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\timer_inst|to_cpu[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|to_cpu [6]),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|to_cpu[6] .is_wysiwyg = "true";
defparam \timer_inst|to_cpu[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N22
cycloneive_lcell_comb \to_CPU_left[6]~13 (
// Equation(s):
// \to_CPU_left[6]~13_combout  = (\prev_timer_en~q  & ((\timer_inst|to_cpu [6]) # ((\serial_inst|to_CPU [6] & \prev_serial_en~q )))) # (!\prev_timer_en~q  & (\serial_inst|to_CPU [6] & (\prev_serial_en~q )))

	.dataa(\prev_timer_en~q ),
	.datab(\serial_inst|to_CPU [6]),
	.datac(\prev_serial_en~q ),
	.datad(\timer_inst|to_cpu [6]),
	.cin(gnd),
	.combout(\to_CPU_left[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \to_CPU_left[6]~13 .lut_mask = 16'hEAC0;
defparam \to_CPU_left[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N12
cycloneive_lcell_comb \nes_joypad_inst|data_shift[0][5]~feeder (
// Equation(s):
// \nes_joypad_inst|data_shift[0][5]~feeder_combout  = \nes_joypad_inst|data_shift[0][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nes_joypad_inst|data_shift[0][4]~q ),
	.cin(gnd),
	.combout(\nes_joypad_inst|data_shift[0][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nes_joypad_inst|data_shift[0][5]~feeder .lut_mask = 16'hFF00;
defparam \nes_joypad_inst|data_shift[0][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N13
dffeas \nes_joypad_inst|data_shift[0][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\nes_joypad_inst|data_shift[0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nes_joypad_inst|pulse_count[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nes_joypad_inst|data_shift[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nes_joypad_inst|data_shift[0][5] .is_wysiwyg = "true";
defparam \nes_joypad_inst|data_shift[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N4
cycloneive_lcell_comb \nes_joypad_inst|data_shift[0][6]~feeder (
// Equation(s):
// \nes_joypad_inst|data_shift[0][6]~feeder_combout  = \nes_joypad_inst|data_shift[0][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nes_joypad_inst|data_shift[0][5]~q ),
	.cin(gnd),
	.combout(\nes_joypad_inst|data_shift[0][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nes_joypad_inst|data_shift[0][6]~feeder .lut_mask = 16'hFF00;
defparam \nes_joypad_inst|data_shift[0][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N5
dffeas \nes_joypad_inst|data_shift[0][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\nes_joypad_inst|data_shift[0][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nes_joypad_inst|pulse_count[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nes_joypad_inst|data_shift[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nes_joypad_inst|data_shift[0][6] .is_wysiwyg = "true";
defparam \nes_joypad_inst|data_shift[0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N1
dffeas \nes_joypad_inst|joypad_buttons[0][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nes_joypad_inst|data_shift[0][6]~q ),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nes_joypad_inst|joypad_buttons[0][7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nes_joypad_inst|joypad_buttons[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nes_joypad_inst|joypad_buttons[0][6] .is_wysiwyg = "true";
defparam \nes_joypad_inst|joypad_buttons[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N18
cycloneive_lcell_comb \nes_joypad_inst|data_shift[1][5]~feeder (
// Equation(s):
// \nes_joypad_inst|data_shift[1][5]~feeder_combout  = \nes_joypad_inst|data_shift[1][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nes_joypad_inst|data_shift[1][4]~q ),
	.cin(gnd),
	.combout(\nes_joypad_inst|data_shift[1][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nes_joypad_inst|data_shift[1][5]~feeder .lut_mask = 16'hFF00;
defparam \nes_joypad_inst|data_shift[1][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N19
dffeas \nes_joypad_inst|data_shift[1][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\nes_joypad_inst|data_shift[1][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nes_joypad_inst|pulse_count[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nes_joypad_inst|data_shift[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nes_joypad_inst|data_shift[1][5] .is_wysiwyg = "true";
defparam \nes_joypad_inst|data_shift[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N14
cycloneive_lcell_comb \nes_joypad_inst|data_shift[1][6]~feeder (
// Equation(s):
// \nes_joypad_inst|data_shift[1][6]~feeder_combout  = \nes_joypad_inst|data_shift[1][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nes_joypad_inst|data_shift[1][5]~q ),
	.cin(gnd),
	.combout(\nes_joypad_inst|data_shift[1][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nes_joypad_inst|data_shift[1][6]~feeder .lut_mask = 16'hFF00;
defparam \nes_joypad_inst|data_shift[1][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N15
dffeas \nes_joypad_inst|data_shift[1][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\nes_joypad_inst|data_shift[1][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nes_joypad_inst|pulse_count[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nes_joypad_inst|data_shift[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nes_joypad_inst|data_shift[1][6] .is_wysiwyg = "true";
defparam \nes_joypad_inst|data_shift[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N16
cycloneive_lcell_comb \nes_joypad_inst|joypad_buttons[1][6]~feeder (
// Equation(s):
// \nes_joypad_inst|joypad_buttons[1][6]~feeder_combout  = \nes_joypad_inst|data_shift[1][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nes_joypad_inst|data_shift[1][6]~q ),
	.cin(gnd),
	.combout(\nes_joypad_inst|joypad_buttons[1][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nes_joypad_inst|joypad_buttons[1][6]~feeder .lut_mask = 16'hFF00;
defparam \nes_joypad_inst|joypad_buttons[1][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N17
dffeas \nes_joypad_inst|joypad_buttons[1][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\nes_joypad_inst|joypad_buttons[1][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nes_joypad_inst|joypad_buttons[0][7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nes_joypad_inst|joypad_buttons[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nes_joypad_inst|joypad_buttons[1][6] .is_wysiwyg = "true";
defparam \nes_joypad_inst|joypad_buttons[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N0
cycloneive_lcell_comb \nes_joypad_inst|to_cpu~3 (
// Equation(s):
// \nes_joypad_inst|to_cpu~3_combout  = (\CPU_inst|reg_file0|ivr_reg [0] & ((!\nes_joypad_inst|joypad_buttons[1][6]~q ))) # (!\CPU_inst|reg_file0|ivr_reg [0] & (!\nes_joypad_inst|joypad_buttons[0][6]~q ))

	.dataa(\CPU_inst|reg_file0|ivr_reg [0]),
	.datab(gnd),
	.datac(\nes_joypad_inst|joypad_buttons[0][6]~q ),
	.datad(\nes_joypad_inst|joypad_buttons[1][6]~q ),
	.cin(gnd),
	.combout(\nes_joypad_inst|to_cpu~3_combout ),
	.cout());
// synopsys translate_off
defparam \nes_joypad_inst|to_cpu~3 .lut_mask = 16'h05AF;
defparam \nes_joypad_inst|to_cpu~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N1
dffeas \nes_joypad_inst|to_cpu[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nes_joypad_inst|to_cpu~3_combout ),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nes_joypad_inst|to_cpu [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nes_joypad_inst|to_cpu[6] .is_wysiwyg = "true";
defparam \nes_joypad_inst|to_cpu[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N0
cycloneive_lcell_comb \m_from_jp[6] (
// Equation(s):
// m_from_jp[6] = (\nes_joypad_inst|to_cpu [6] & \prev_jp_en~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\nes_joypad_inst|to_cpu [6]),
	.datad(\prev_jp_en~q ),
	.cin(gnd),
	.combout(m_from_jp[6]),
	.cout());
// synopsys translate_off
defparam \m_from_jp[6] .lut_mask = 16'hF000;
defparam \m_from_jp[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N26
cycloneive_lcell_comb \intcon_inst|control~4 (
// Equation(s):
// \intcon_inst|control~4_combout  = (\rst~q  & \CPU_inst|shift_merge0|LBD_reg [6])

	.dataa(gnd),
	.datab(\rst~q ),
	.datac(\CPU_inst|shift_merge0|LBD_reg [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\intcon_inst|control~4_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|control~4 .lut_mask = 16'hC0C0;
defparam \intcon_inst|control~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N27
dffeas \intcon_inst|control[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\intcon_inst|control~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\intcon_inst|control[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|control [6]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|control[6] .is_wysiwyg = "true";
defparam \intcon_inst|control[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N24
cycloneive_lcell_comb \intcon_inst|prev_in~2 (
// Equation(s):
// \intcon_inst|prev_in~2_combout  = ((!\timer_inst|WideOr3~combout  & \timer_inst|count_active~q )) # (!\rst~q )

	.dataa(\timer_inst|WideOr3~combout ),
	.datab(\rst~q ),
	.datac(\timer_inst|count_active~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\intcon_inst|prev_in~2_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|prev_in~2 .lut_mask = 16'h7373;
defparam \intcon_inst|prev_in~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N25
dffeas \intcon_inst|prev_in[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\intcon_inst|prev_in~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|prev_in [6]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|prev_in[6] .is_wysiwyg = "true";
defparam \intcon_inst|prev_in[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N10
cycloneive_lcell_comb \intcon_inst|status~4 (
// Equation(s):
// \intcon_inst|status~4_combout  = (!\timer_inst|WideOr3~combout  & (\timer_inst|count_active~q  & !\intcon_inst|prev_in [6]))

	.dataa(\timer_inst|WideOr3~combout ),
	.datab(gnd),
	.datac(\timer_inst|count_active~q ),
	.datad(\intcon_inst|prev_in [6]),
	.cin(gnd),
	.combout(\intcon_inst|status~4_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|status~4 .lut_mask = 16'h0050;
defparam \intcon_inst|status~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N16
cycloneive_lcell_comb \intcon_inst|status~5 (
// Equation(s):
// \intcon_inst|status~5_combout  = (\intcon_inst|status [6] & (((\CPU_inst|shift_merge0|LBD_reg [6]) # (\intcon_inst|always0~2_combout )))) # (!\intcon_inst|status [6] & (\intcon_inst|status~4_combout  & ((\intcon_inst|always0~2_combout ))))

	.dataa(\intcon_inst|status~4_combout ),
	.datab(\CPU_inst|shift_merge0|LBD_reg [6]),
	.datac(\intcon_inst|status [6]),
	.datad(\intcon_inst|always0~2_combout ),
	.cin(gnd),
	.combout(\intcon_inst|status~5_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|status~5 .lut_mask = 16'hFAC0;
defparam \intcon_inst|status~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N17
dffeas \intcon_inst|status[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\intcon_inst|status~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|status [6]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|status[6] .is_wysiwyg = "true";
defparam \intcon_inst|status[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N26
cycloneive_lcell_comb \intcon_inst|to_cpu~4 (
// Equation(s):
// \intcon_inst|to_cpu~4_combout  = (\CPU_inst|reg_file0|ivr_reg [0] & (\intcon_inst|control [6])) # (!\CPU_inst|reg_file0|ivr_reg [0] & ((\intcon_inst|status [6])))

	.dataa(gnd),
	.datab(\intcon_inst|control [6]),
	.datac(\CPU_inst|reg_file0|ivr_reg [0]),
	.datad(\intcon_inst|status [6]),
	.cin(gnd),
	.combout(\intcon_inst|to_cpu~4_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|to_cpu~4 .lut_mask = 16'hCFC0;
defparam \intcon_inst|to_cpu~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N27
dffeas \intcon_inst|to_cpu[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\intcon_inst|to_cpu~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\intcon_inst|to_cpu[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|to_cpu [6]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|to_cpu[6] .is_wysiwyg = "true";
defparam \intcon_inst|to_cpu[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N8
cycloneive_lcell_comb \i2c_ri_inst|ready_flag~3 (
// Equation(s):
// \i2c_ri_inst|ready_flag~3_combout  = (\CPU_inst|WC6~q  & (\CPU_inst|n_LB_w6~q  & ((\CPU_inst|reg_file0|ivr_reg [0]) # (!\IO_ren~1_combout )))) # (!\CPU_inst|WC6~q  & (((\CPU_inst|reg_file0|ivr_reg [0]) # (!\IO_ren~1_combout ))))

	.dataa(\CPU_inst|WC6~q ),
	.datab(\CPU_inst|n_LB_w6~q ),
	.datac(\IO_ren~1_combout ),
	.datad(\CPU_inst|reg_file0|ivr_reg [0]),
	.cin(gnd),
	.combout(\i2c_ri_inst|ready_flag~3_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|ready_flag~3 .lut_mask = 16'hDD0D;
defparam \i2c_ri_inst|ready_flag~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N14
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|ready~0 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|ready~0_combout  = (\i2c_ri_inst|i2c_phy_inst|always0~2_combout  & (\i2c_ri_inst|i2c_phy_inst|clk_active~q  & ((\i2c_ri_inst|i2c_phy_inst|stop_req_flag~q ) # (\i2c_ri_inst|i2c_phy_inst|start_req_flag~q ))))

	.dataa(\i2c_ri_inst|i2c_phy_inst|stop_req_flag~q ),
	.datab(\i2c_ri_inst|i2c_phy_inst|start_req_flag~q ),
	.datac(\i2c_ri_inst|i2c_phy_inst|always0~2_combout ),
	.datad(\i2c_ri_inst|i2c_phy_inst|clk_active~q ),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|ready~0 .lut_mask = 16'hE000;
defparam \i2c_ri_inst|i2c_phy_inst|ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N20
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|ready~1 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|ready~1_combout  = (\i2c_ri_inst|i2c_phy_inst|ready~0_combout ) # ((\i2c_ri_inst|i2c_phy_inst|always0~10_combout  & ((\i2c_ri_inst|i2c_phy_inst|rx_active~q ) # (\i2c_ri_inst|i2c_phy_inst|tx_active~q ))))

	.dataa(\i2c_ri_inst|i2c_phy_inst|always0~10_combout ),
	.datab(\i2c_ri_inst|i2c_phy_inst|rx_active~q ),
	.datac(\i2c_ri_inst|i2c_phy_inst|ready~0_combout ),
	.datad(\i2c_ri_inst|i2c_phy_inst|tx_active~q ),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|ready~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|ready~1 .lut_mask = 16'hFAF8;
defparam \i2c_ri_inst|i2c_phy_inst|ready~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N21
dffeas \i2c_ri_inst|i2c_phy_inst|ready (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\i2c_ri_inst|i2c_phy_inst|ready~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|i2c_phy_inst|ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|ready .is_wysiwyg = "true";
defparam \i2c_ri_inst|i2c_phy_inst|ready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N8
cycloneive_lcell_comb \i2c_ri_inst|ready_flag~2 (
// Equation(s):
// \i2c_ri_inst|ready_flag~2_combout  = (\i2c_ri_inst|i2c_phy_inst|ready~q ) # ((\i2c_ri_inst|ready_flag~q  & ((\i2c_ri_inst|ready_flag~3_combout ) # (!\i2c_en~combout ))))

	.dataa(\i2c_ri_inst|ready_flag~3_combout ),
	.datab(\i2c_ri_inst|i2c_phy_inst|ready~q ),
	.datac(\i2c_ri_inst|ready_flag~q ),
	.datad(\i2c_en~combout ),
	.cin(gnd),
	.combout(\i2c_ri_inst|ready_flag~2_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|ready_flag~2 .lut_mask = 16'hECFC;
defparam \i2c_ri_inst|ready_flag~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N9
dffeas \i2c_ri_inst|ready_flag (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\i2c_ri_inst|ready_flag~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|ready_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|ready_flag .is_wysiwyg = "true";
defparam \i2c_ri_inst|ready_flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N4
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|rx_frame[6]~feeder (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|rx_frame[6]~feeder_combout  = \i2c_ri_inst|i2c_phy_inst|rx_frame [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i2c_ri_inst|i2c_phy_inst|rx_frame [5]),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|rx_frame[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|rx_frame[6]~feeder .lut_mask = 16'hFF00;
defparam \i2c_ri_inst|i2c_phy_inst|rx_frame[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N5
dffeas \i2c_ri_inst|i2c_phy_inst|rx_frame[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\i2c_ri_inst|i2c_phy_inst|rx_frame[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_ri_inst|i2c_phy_inst|rx_frame[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|i2c_phy_inst|rx_frame [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|rx_frame[6] .is_wysiwyg = "true";
defparam \i2c_ri_inst|i2c_phy_inst|rx_frame[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N26
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|rx_frame[7]~feeder (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|rx_frame[7]~feeder_combout  = \i2c_ri_inst|i2c_phy_inst|rx_frame [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\i2c_ri_inst|i2c_phy_inst|rx_frame [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|rx_frame[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|rx_frame[7]~feeder .lut_mask = 16'hF0F0;
defparam \i2c_ri_inst|i2c_phy_inst|rx_frame[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N27
dffeas \i2c_ri_inst|i2c_phy_inst|rx_frame[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\i2c_ri_inst|i2c_phy_inst|rx_frame[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_ri_inst|i2c_phy_inst|rx_frame[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|i2c_phy_inst|rx_frame [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|rx_frame[7] .is_wysiwyg = "true";
defparam \i2c_ri_inst|i2c_phy_inst|rx_frame[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N22
cycloneive_lcell_comb \i2c_ri_inst|to_CPU~3 (
// Equation(s):
// \i2c_ri_inst|to_CPU~3_combout  = (\CPU_inst|reg_file0|ivr_reg [0] & (\i2c_ri_inst|ready_flag~q )) # (!\CPU_inst|reg_file0|ivr_reg [0] & ((\i2c_ri_inst|i2c_phy_inst|rx_frame [7])))

	.dataa(\CPU_inst|reg_file0|ivr_reg [0]),
	.datab(gnd),
	.datac(\i2c_ri_inst|ready_flag~q ),
	.datad(\i2c_ri_inst|i2c_phy_inst|rx_frame [7]),
	.cin(gnd),
	.combout(\i2c_ri_inst|to_CPU~3_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|to_CPU~3 .lut_mask = 16'hF5A0;
defparam \i2c_ri_inst|to_CPU~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N23
dffeas \i2c_ri_inst|to_CPU[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\i2c_ri_inst|to_CPU~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|to_CPU [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|to_CPU[6] .is_wysiwyg = "true";
defparam \i2c_ri_inst|to_CPU[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N26
cycloneive_lcell_comb \to_CPU_left[6]~14 (
// Equation(s):
// \to_CPU_left[6]~14_combout  = (\intcon_inst|to_cpu [6] & ((\prev_intcon_en~q ) # ((\prev_i2c_en~q  & \i2c_ri_inst|to_CPU [6])))) # (!\intcon_inst|to_cpu [6] & (\prev_i2c_en~q  & ((\i2c_ri_inst|to_CPU [6]))))

	.dataa(\intcon_inst|to_cpu [6]),
	.datab(\prev_i2c_en~q ),
	.datac(\prev_intcon_en~q ),
	.datad(\i2c_ri_inst|to_CPU [6]),
	.cin(gnd),
	.combout(\to_CPU_left[6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \to_CPU_left[6]~14 .lut_mask = 16'hECA0;
defparam \to_CPU_left[6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N6
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|rx_data~4 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|rx_data~4_combout  = (\rst~q  & \keyboard_inst|ps2_host_inst|rx_shift_reg [8])

	.dataa(gnd),
	.datab(\rst~q ),
	.datac(gnd),
	.datad(\keyboard_inst|ps2_host_inst|rx_shift_reg [8]),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|rx_data~4_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_data~4 .lut_mask = 16'hCC00;
defparam \keyboard_inst|ps2_host_inst|rx_data~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N7
dffeas \keyboard_inst|ps2_host_inst|rx_data[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|rx_data~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard_inst|ps2_host_inst|rx_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|rx_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_data[6] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|rx_data[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N5
dffeas \keyboard_inst|rx_queue|queue_mem~22 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~22 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~22 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N23
dffeas \keyboard_inst|rx_queue|queue_mem~30 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~30 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~30 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N31
dffeas \keyboard_inst|rx_queue|queue_mem~6 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~6 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N20
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~14feeder (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~14feeder_combout  = \keyboard_inst|ps2_host_inst|rx_data [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyboard_inst|ps2_host_inst|rx_data [6]),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~14feeder_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~14feeder .lut_mask = 16'hFF00;
defparam \keyboard_inst|rx_queue|queue_mem~14feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N21
dffeas \keyboard_inst|rx_queue|queue_mem~14 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|rx_queue|queue_mem~14feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard_inst|rx_queue|queue_mem~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~14 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N30
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~79 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~79_combout  = (\keyboard_inst|rx_queue|read_addr [1] & (\keyboard_inst|rx_queue|read_addr [0])) # (!\keyboard_inst|rx_queue|read_addr [1] & ((\keyboard_inst|rx_queue|read_addr [0] & 
// ((\keyboard_inst|rx_queue|queue_mem~14_q ))) # (!\keyboard_inst|rx_queue|read_addr [0] & (\keyboard_inst|rx_queue|queue_mem~6_q ))))

	.dataa(\keyboard_inst|rx_queue|read_addr [1]),
	.datab(\keyboard_inst|rx_queue|read_addr [0]),
	.datac(\keyboard_inst|rx_queue|queue_mem~6_q ),
	.datad(\keyboard_inst|rx_queue|queue_mem~14_q ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~79_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~79 .lut_mask = 16'hDC98;
defparam \keyboard_inst|rx_queue|queue_mem~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N22
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~80 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~80_combout  = (\keyboard_inst|rx_queue|read_addr [1] & ((\keyboard_inst|rx_queue|queue_mem~79_combout  & ((\keyboard_inst|rx_queue|queue_mem~30_q ))) # (!\keyboard_inst|rx_queue|queue_mem~79_combout  & 
// (\keyboard_inst|rx_queue|queue_mem~22_q )))) # (!\keyboard_inst|rx_queue|read_addr [1] & (((\keyboard_inst|rx_queue|queue_mem~79_combout ))))

	.dataa(\keyboard_inst|rx_queue|read_addr [1]),
	.datab(\keyboard_inst|rx_queue|queue_mem~22_q ),
	.datac(\keyboard_inst|rx_queue|queue_mem~30_q ),
	.datad(\keyboard_inst|rx_queue|queue_mem~79_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~80_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~80 .lut_mask = 16'hF588;
defparam \keyboard_inst|rx_queue|queue_mem~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N21
dffeas \keyboard_inst|rx_queue|queue_mem~46 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~46 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~46 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y9_N23
dffeas \keyboard_inst|rx_queue|queue_mem~38 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~38 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~38 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y9_N21
dffeas \keyboard_inst|rx_queue|queue_mem~54 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~54 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~54 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N22
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~77 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~77_combout  = (\keyboard_inst|rx_queue|read_addr [1] & ((\keyboard_inst|rx_queue|read_addr [0]) # ((\keyboard_inst|rx_queue|queue_mem~54_q )))) # (!\keyboard_inst|rx_queue|read_addr [1] & 
// (!\keyboard_inst|rx_queue|read_addr [0] & (\keyboard_inst|rx_queue|queue_mem~38_q )))

	.dataa(\keyboard_inst|rx_queue|read_addr [1]),
	.datab(\keyboard_inst|rx_queue|read_addr [0]),
	.datac(\keyboard_inst|rx_queue|queue_mem~38_q ),
	.datad(\keyboard_inst|rx_queue|queue_mem~54_q ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~77_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~77 .lut_mask = 16'hBA98;
defparam \keyboard_inst|rx_queue|queue_mem~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N7
dffeas \keyboard_inst|rx_queue|queue_mem~62 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~62 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~62 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N6
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~78 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~78_combout  = (\keyboard_inst|rx_queue|queue_mem~77_combout  & (((\keyboard_inst|rx_queue|queue_mem~62_q ) # (!\keyboard_inst|rx_queue|read_addr [0])))) # (!\keyboard_inst|rx_queue|queue_mem~77_combout  & 
// (\keyboard_inst|rx_queue|queue_mem~46_q  & ((\keyboard_inst|rx_queue|read_addr [0]))))

	.dataa(\keyboard_inst|rx_queue|queue_mem~46_q ),
	.datab(\keyboard_inst|rx_queue|queue_mem~77_combout ),
	.datac(\keyboard_inst|rx_queue|queue_mem~62_q ),
	.datad(\keyboard_inst|rx_queue|read_addr [0]),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~78_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~78 .lut_mask = 16'hE2CC;
defparam \keyboard_inst|rx_queue|queue_mem~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N26
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~81 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~81_combout  = (\keyboard_inst|rx_queue|read_addr [2] & ((\keyboard_inst|rx_queue|queue_mem~78_combout ))) # (!\keyboard_inst|rx_queue|read_addr [2] & (\keyboard_inst|rx_queue|queue_mem~80_combout ))

	.dataa(\keyboard_inst|rx_queue|read_addr [2]),
	.datab(\keyboard_inst|rx_queue|queue_mem~80_combout ),
	.datac(\keyboard_inst|rx_queue|queue_mem~78_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~81_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~81 .lut_mask = 16'hE4E4;
defparam \keyboard_inst|rx_queue|queue_mem~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y7_N27
dffeas \keyboard_inst|to_CPU[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|rx_queue|queue_mem~81_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\CPU_inst|reg_file0|ivr_reg [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|to_CPU [6]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|to_CPU[6] .is_wysiwyg = "true";
defparam \keyboard_inst|to_CPU[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N24
cycloneive_lcell_comb \to_CPU_left[6]~12 (
// Equation(s):
// \to_CPU_left[6]~12_combout  = (\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_a [6] & ((\prev_VGA_en~q ) # ((\keyboard_inst|to_CPU [6] & \prev_keyboard_en~q )))) # (!\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_a [6] & 
// (\keyboard_inst|to_CPU [6] & (\prev_keyboard_en~q )))

	.dataa(\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_a [6]),
	.datab(\keyboard_inst|to_CPU [6]),
	.datac(\prev_keyboard_en~q ),
	.datad(\prev_VGA_en~q ),
	.cin(gnd),
	.combout(\to_CPU_left[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \to_CPU_left[6]~12 .lut_mask = 16'hEAC0;
defparam \to_CPU_left[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N20
cycloneive_lcell_comb \to_CPU_left[6]~15 (
// Equation(s):
// \to_CPU_left[6]~15_combout  = (\to_CPU_left[6]~13_combout ) # ((m_from_jp[6]) # ((\to_CPU_left[6]~14_combout ) # (\to_CPU_left[6]~12_combout )))

	.dataa(\to_CPU_left[6]~13_combout ),
	.datab(m_from_jp[6]),
	.datac(\to_CPU_left[6]~14_combout ),
	.datad(\to_CPU_left[6]~12_combout ),
	.cin(gnd),
	.combout(\to_CPU_left[6]~15_combout ),
	.cout());
// synopsys translate_off
defparam \to_CPU_left[6]~15 .lut_mask = 16'hFFFE;
defparam \to_CPU_left[6]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N23
dffeas \CPU_inst|IV_in[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|IV_in[6]~6_combout ),
	.asdata(\to_CPU_left[6]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CPU_inst|decode_unit0|PC_I_field_reg [11]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|IV_in [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|IV_in[6] .is_wysiwyg = "true";
defparam \CPU_inst|IV_in[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N24
cycloneive_lcell_comb \CPU_inst|IV_in~10 (
// Equation(s):
// \CPU_inst|IV_in~10_combout  = (\d_cache_inst|byte_address [0] & (((\d_cache_inst|byte_address [1])))) # (!\d_cache_inst|byte_address [0] & ((\d_cache_inst|byte_address [1] & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [53])) # 
// (!\d_cache_inst|byte_address [1] & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [37])))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [53]),
	.datab(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [37]),
	.datac(\d_cache_inst|byte_address [0]),
	.datad(\d_cache_inst|byte_address [1]),
	.cin(gnd),
	.combout(\CPU_inst|IV_in~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in~10 .lut_mask = 16'hFA0C;
defparam \CPU_inst|IV_in~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N18
cycloneive_lcell_comb \CPU_inst|IV_in~11 (
// Equation(s):
// \CPU_inst|IV_in~11_combout  = (\d_cache_inst|byte_address [0] & ((\CPU_inst|IV_in~10_combout  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [61]))) # (!\CPU_inst|IV_in~10_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [45])))) # (!\d_cache_inst|byte_address [0] & (((\CPU_inst|IV_in~10_combout ))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [45]),
	.datab(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [61]),
	.datac(\d_cache_inst|byte_address [0]),
	.datad(\CPU_inst|IV_in~10_combout ),
	.cin(gnd),
	.combout(\CPU_inst|IV_in~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in~11 .lut_mask = 16'hCFA0;
defparam \CPU_inst|IV_in~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N26
cycloneive_lcell_comb \CPU_inst|IV_in~8 (
// Equation(s):
// \CPU_inst|IV_in~8_combout  = (\d_cache_inst|byte_address [1] & (((\d_cache_inst|byte_address [0])))) # (!\d_cache_inst|byte_address [1] & ((\d_cache_inst|byte_address [0] & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [13])) # 
// (!\d_cache_inst|byte_address [0] & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [5])))))

	.dataa(\d_cache_inst|byte_address [1]),
	.datab(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [13]),
	.datac(\d_cache_inst|byte_address [0]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\CPU_inst|IV_in~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in~8 .lut_mask = 16'hE5E0;
defparam \CPU_inst|IV_in~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N16
cycloneive_lcell_comb \CPU_inst|IV_in~9 (
// Equation(s):
// \CPU_inst|IV_in~9_combout  = (\CPU_inst|IV_in~8_combout  & (((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [29])) # (!\d_cache_inst|byte_address [1]))) # (!\CPU_inst|IV_in~8_combout  & (\d_cache_inst|byte_address [1] & 
// ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\CPU_inst|IV_in~8_combout ),
	.datab(\d_cache_inst|byte_address [1]),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [29]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\CPU_inst|IV_in~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in~9 .lut_mask = 16'hE6A2;
defparam \CPU_inst|IV_in~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N0
cycloneive_lcell_comb \CPU_inst|IV_in[5]~5 (
// Equation(s):
// \CPU_inst|IV_in[5]~5_combout  = (\d_cache_inst|byte_address [2] & (\CPU_inst|IV_in~11_combout )) # (!\d_cache_inst|byte_address [2] & ((\CPU_inst|IV_in~9_combout )))

	.dataa(\CPU_inst|IV_in~11_combout ),
	.datab(\d_cache_inst|byte_address [2]),
	.datac(gnd),
	.datad(\CPU_inst|IV_in~9_combout ),
	.cin(gnd),
	.combout(\CPU_inst|IV_in[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in[5]~5 .lut_mask = 16'hBB88;
defparam \CPU_inst|IV_in[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N2
cycloneive_lcell_comb \VGA_inst|VDG|always1~0 (
// Equation(s):
// \VGA_inst|VDG|always1~0_combout  = ((\VGA_inst|VDG|pixel_count [5] & (\VGA_inst|VDG|pixel_count [6] & \VGA_inst|VDG|pixel_count [4])) # (!\VGA_inst|VDG|pixel_count [5] & (!\VGA_inst|VDG|pixel_count [6] & !\VGA_inst|VDG|pixel_count [4]))) # 
// (!\VGA_inst|VDG|pixel_count [7])

	.dataa(\VGA_inst|VDG|pixel_count [7]),
	.datab(\VGA_inst|VDG|pixel_count [5]),
	.datac(\VGA_inst|VDG|pixel_count [6]),
	.datad(\VGA_inst|VDG|pixel_count [4]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|always1~0 .lut_mask = 16'hD557;
defparam \VGA_inst|VDG|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N0
cycloneive_lcell_comb \VGA_inst|VDG|always1~1 (
// Equation(s):
// \VGA_inst|VDG|always1~1_combout  = ((\VGA_inst|VDG|pixel_count [8]) # (\VGA_inst|VDG|always1~0_combout )) # (!\VGA_inst|VDG|pixel_count [9])

	.dataa(gnd),
	.datab(\VGA_inst|VDG|pixel_count [9]),
	.datac(\VGA_inst|VDG|pixel_count [8]),
	.datad(\VGA_inst|VDG|always1~0_combout ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|always1~1 .lut_mask = 16'hFFF3;
defparam \VGA_inst|VDG|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N1
dffeas \VGA_inst|VDG|HSYNC (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|always1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|HSYNC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|HSYNC .is_wysiwyg = "true";
defparam \VGA_inst|VDG|HSYNC .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N0
cycloneive_lcell_comb \timer_inst|Mux3~0 (
// Equation(s):
// \timer_inst|Mux3~0_combout  = (\CPU_inst|reg_file0|ivr_reg [0] & ((\CPU_inst|reg_file0|ivr_reg [1]) # ((\timer_inst|counter [13])))) # (!\CPU_inst|reg_file0|ivr_reg [0] & (!\CPU_inst|reg_file0|ivr_reg [1] & (\timer_inst|counter [5])))

	.dataa(\CPU_inst|reg_file0|ivr_reg [0]),
	.datab(\CPU_inst|reg_file0|ivr_reg [1]),
	.datac(\timer_inst|counter [5]),
	.datad(\timer_inst|counter [13]),
	.cin(gnd),
	.combout(\timer_inst|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|Mux3~0 .lut_mask = 16'hBA98;
defparam \timer_inst|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N10
cycloneive_lcell_comb \timer_inst|Mux3~1 (
// Equation(s):
// \timer_inst|Mux3~1_combout  = (\CPU_inst|reg_file0|ivr_reg [1] & ((\timer_inst|Mux3~0_combout  & ((!\VGA_inst|VDG|HSYNC~q ))) # (!\timer_inst|Mux3~0_combout  & (\timer_inst|counter [21])))) # (!\CPU_inst|reg_file0|ivr_reg [1] & 
// (((\timer_inst|Mux3~0_combout ))))

	.dataa(\timer_inst|counter [21]),
	.datab(\CPU_inst|reg_file0|ivr_reg [1]),
	.datac(\VGA_inst|VDG|HSYNC~q ),
	.datad(\timer_inst|Mux3~0_combout ),
	.cin(gnd),
	.combout(\timer_inst|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|Mux3~1 .lut_mask = 16'h3F88;
defparam \timer_inst|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y11_N11
dffeas \timer_inst|to_cpu[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\timer_inst|Mux3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\timer_inst|to_cpu[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|to_cpu [5]),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|to_cpu[5] .is_wysiwyg = "true";
defparam \timer_inst|to_cpu[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y11_N14
cycloneive_lcell_comb \serial_inst|UART_inst|rx_data~0 (
// Equation(s):
// \serial_inst|UART_inst|rx_data~0_combout  = (\rst~q  & !\serial_inst|UART_inst|rx_frame [6])

	.dataa(\rst~q ),
	.datab(gnd),
	.datac(\serial_inst|UART_inst|rx_frame [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_data~0 .lut_mask = 16'h0A0A;
defparam \serial_inst|UART_inst|rx_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y11_N15
dffeas \serial_inst|UART_inst|rx_data[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_data~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|UART_inst|rx_data[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_data[5] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y9_N9
dffeas \serial_inst|rx_queue|queue_mem~21 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~21 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~21 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y9_N11
dffeas \serial_inst|rx_queue|queue_mem~29 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~29 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~29 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y9_N27
dffeas \serial_inst|rx_queue|queue_mem~5 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~5 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N16
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~13feeder (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~13feeder_combout  = \serial_inst|UART_inst|rx_data [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serial_inst|UART_inst|rx_data [5]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~13feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~13feeder .lut_mask = 16'hFF00;
defparam \serial_inst|rx_queue|queue_mem~13feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y9_N17
dffeas \serial_inst|rx_queue|queue_mem~13 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|queue_mem~13feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|rx_queue|queue_mem~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~13 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N26
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~64 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~64_combout  = (\serial_inst|rx_queue|read_addr [0] & ((\serial_inst|rx_queue|read_addr [1]) # ((\serial_inst|rx_queue|queue_mem~13_q )))) # (!\serial_inst|rx_queue|read_addr [0] & (!\serial_inst|rx_queue|read_addr [1] & 
// (\serial_inst|rx_queue|queue_mem~5_q )))

	.dataa(\serial_inst|rx_queue|read_addr [0]),
	.datab(\serial_inst|rx_queue|read_addr [1]),
	.datac(\serial_inst|rx_queue|queue_mem~5_q ),
	.datad(\serial_inst|rx_queue|queue_mem~13_q ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~64_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~64 .lut_mask = 16'hBA98;
defparam \serial_inst|rx_queue|queue_mem~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N10
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~65 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~65_combout  = (\serial_inst|rx_queue|read_addr [1] & ((\serial_inst|rx_queue|queue_mem~64_combout  & ((\serial_inst|rx_queue|queue_mem~29_q ))) # (!\serial_inst|rx_queue|queue_mem~64_combout  & 
// (\serial_inst|rx_queue|queue_mem~21_q )))) # (!\serial_inst|rx_queue|read_addr [1] & (((\serial_inst|rx_queue|queue_mem~64_combout ))))

	.dataa(\serial_inst|rx_queue|read_addr [1]),
	.datab(\serial_inst|rx_queue|queue_mem~21_q ),
	.datac(\serial_inst|rx_queue|queue_mem~29_q ),
	.datad(\serial_inst|rx_queue|queue_mem~64_combout ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~65_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~65 .lut_mask = 16'hF588;
defparam \serial_inst|rx_queue|queue_mem~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y10_N3
dffeas \serial_inst|rx_queue|queue_mem~37 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~37 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~37 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y10_N17
dffeas \serial_inst|rx_queue|queue_mem~53 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~53 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~53 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N2
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~66 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~66_combout  = (\serial_inst|rx_queue|read_addr [1] & ((\serial_inst|rx_queue|read_addr [0]) # ((\serial_inst|rx_queue|queue_mem~53_q )))) # (!\serial_inst|rx_queue|read_addr [1] & (!\serial_inst|rx_queue|read_addr [0] & 
// (\serial_inst|rx_queue|queue_mem~37_q )))

	.dataa(\serial_inst|rx_queue|read_addr [1]),
	.datab(\serial_inst|rx_queue|read_addr [0]),
	.datac(\serial_inst|rx_queue|queue_mem~37_q ),
	.datad(\serial_inst|rx_queue|queue_mem~53_q ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~66_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~66 .lut_mask = 16'hBA98;
defparam \serial_inst|rx_queue|queue_mem~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N27
dffeas \serial_inst|rx_queue|queue_mem~61 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~61 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~61 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y10_N25
dffeas \serial_inst|rx_queue|queue_mem~45 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~45 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~45 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N26
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~67 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~67_combout  = (\serial_inst|rx_queue|queue_mem~66_combout  & (((\serial_inst|rx_queue|queue_mem~61_q )) # (!\serial_inst|rx_queue|read_addr [0]))) # (!\serial_inst|rx_queue|queue_mem~66_combout  & 
// (\serial_inst|rx_queue|read_addr [0] & ((\serial_inst|rx_queue|queue_mem~45_q ))))

	.dataa(\serial_inst|rx_queue|queue_mem~66_combout ),
	.datab(\serial_inst|rx_queue|read_addr [0]),
	.datac(\serial_inst|rx_queue|queue_mem~61_q ),
	.datad(\serial_inst|rx_queue|queue_mem~45_q ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~67_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~67 .lut_mask = 16'hE6A2;
defparam \serial_inst|rx_queue|queue_mem~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N16
cycloneive_lcell_comb \serial_inst|to_CPU[5]~4 (
// Equation(s):
// \serial_inst|to_CPU[5]~4_combout  = (\serial_inst|rx_queue|read_addr [2] & ((\serial_inst|rx_queue|queue_mem~67_combout ))) # (!\serial_inst|rx_queue|read_addr [2] & (\serial_inst|rx_queue|queue_mem~65_combout ))

	.dataa(\serial_inst|rx_queue|read_addr [2]),
	.datab(\serial_inst|rx_queue|queue_mem~65_combout ),
	.datac(gnd),
	.datad(\serial_inst|rx_queue|queue_mem~67_combout ),
	.cin(gnd),
	.combout(\serial_inst|to_CPU[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|to_CPU[5]~4 .lut_mask = 16'hEE44;
defparam \serial_inst|to_CPU[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N30
cycloneive_lcell_comb \serial_inst|rx_queue|full~2 (
// Equation(s):
// \serial_inst|rx_queue|full~2_combout  = (\serial_inst|rx_queue|full~1_combout  & (\serial_inst|rx_queue|full~0_combout  & (\serial_inst|rx_queue|write_addr [2] $ (!\serial_inst|rx_queue|read_addr [2]))))

	.dataa(\serial_inst|rx_queue|full~1_combout ),
	.datab(\serial_inst|rx_queue|write_addr [2]),
	.datac(\serial_inst|rx_queue|read_addr [2]),
	.datad(\serial_inst|rx_queue|full~0_combout ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|full~2_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|full~2 .lut_mask = 16'h8200;
defparam \serial_inst|rx_queue|full~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N17
dffeas \serial_inst|to_CPU[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|to_CPU[5]~4_combout ),
	.asdata(\serial_inst|rx_queue|full~2_combout ),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|reg_file0|ivr_reg [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|to_CPU [5]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|to_CPU[5] .is_wysiwyg = "true";
defparam \serial_inst|to_CPU[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N8
cycloneive_lcell_comb \to_CPU_left[5]~1 (
// Equation(s):
// \to_CPU_left[5]~1_combout  = (\timer_inst|to_cpu [5] & ((\prev_timer_en~q ) # ((\serial_inst|to_CPU [5] & \prev_serial_en~q )))) # (!\timer_inst|to_cpu [5] & (((\serial_inst|to_CPU [5] & \prev_serial_en~q ))))

	.dataa(\timer_inst|to_cpu [5]),
	.datab(\prev_timer_en~q ),
	.datac(\serial_inst|to_CPU [5]),
	.datad(\prev_serial_en~q ),
	.cin(gnd),
	.combout(\to_CPU_left[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \to_CPU_left[5]~1 .lut_mask = 16'hF888;
defparam \to_CPU_left[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N8
cycloneive_lcell_comb \i2c_ri_inst|to_CPU~0 (
// Equation(s):
// \i2c_ri_inst|to_CPU~0_combout  = (\CPU_inst|reg_file0|ivr_reg [0] & ((!\i2c_ri_inst|i2c_phy_inst|rx_frame [0]))) # (!\CPU_inst|reg_file0|ivr_reg [0] & (\i2c_ri_inst|i2c_phy_inst|rx_frame [6]))

	.dataa(gnd),
	.datab(\CPU_inst|reg_file0|ivr_reg [0]),
	.datac(\i2c_ri_inst|i2c_phy_inst|rx_frame [6]),
	.datad(\i2c_ri_inst|i2c_phy_inst|rx_frame [0]),
	.cin(gnd),
	.combout(\i2c_ri_inst|to_CPU~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|to_CPU~0 .lut_mask = 16'h30FC;
defparam \i2c_ri_inst|to_CPU~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N9
dffeas \i2c_ri_inst|to_CPU[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\i2c_ri_inst|to_CPU~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|to_CPU [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|to_CPU[5] .is_wysiwyg = "true";
defparam \i2c_ri_inst|to_CPU[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N24
cycloneive_lcell_comb \intcon_inst|prev_in~0 (
// Equation(s):
// \intcon_inst|prev_in~0_combout  = (\keyboard_inst|ps2_host_inst|rx_ready~q ) # (!\rst~q )

	.dataa(\keyboard_inst|ps2_host_inst|rx_ready~q ),
	.datab(gnd),
	.datac(\rst~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\intcon_inst|prev_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|prev_in~0 .lut_mask = 16'hAFAF;
defparam \intcon_inst|prev_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N25
dffeas \intcon_inst|prev_in[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\intcon_inst|prev_in~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|prev_in [5]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|prev_in[5] .is_wysiwyg = "true";
defparam \intcon_inst|prev_in[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N10
cycloneive_lcell_comb \intcon_inst|status~0 (
// Equation(s):
// \intcon_inst|status~0_combout  = (\keyboard_inst|ps2_host_inst|rx_ready~q  & !\intcon_inst|prev_in [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\keyboard_inst|ps2_host_inst|rx_ready~q ),
	.datad(\intcon_inst|prev_in [5]),
	.cin(gnd),
	.combout(\intcon_inst|status~0_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|status~0 .lut_mask = 16'h00F0;
defparam \intcon_inst|status~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N16
cycloneive_lcell_comb \intcon_inst|status~1 (
// Equation(s):
// \intcon_inst|status~1_combout  = (\intcon_inst|always0~2_combout  & (((\intcon_inst|status [5]) # (\intcon_inst|status~0_combout )))) # (!\intcon_inst|always0~2_combout  & (\CPU_inst|shift_merge0|LBD_reg [5] & (\intcon_inst|status [5])))

	.dataa(\intcon_inst|always0~2_combout ),
	.datab(\CPU_inst|shift_merge0|LBD_reg [5]),
	.datac(\intcon_inst|status [5]),
	.datad(\intcon_inst|status~0_combout ),
	.cin(gnd),
	.combout(\intcon_inst|status~1_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|status~1 .lut_mask = 16'hEAE0;
defparam \intcon_inst|status~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N17
dffeas \intcon_inst|status[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\intcon_inst|status~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|status [5]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|status[5] .is_wysiwyg = "true";
defparam \intcon_inst|status[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N18
cycloneive_lcell_comb \intcon_inst|control~0 (
// Equation(s):
// \intcon_inst|control~0_combout  = (\rst~q  & \CPU_inst|shift_merge0|LBD_reg [5])

	.dataa(gnd),
	.datab(\rst~q ),
	.datac(\CPU_inst|shift_merge0|LBD_reg [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\intcon_inst|control~0_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|control~0 .lut_mask = 16'hC0C0;
defparam \intcon_inst|control~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N19
dffeas \intcon_inst|control[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\intcon_inst|control~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\intcon_inst|control[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|control [5]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|control[5] .is_wysiwyg = "true";
defparam \intcon_inst|control[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N28
cycloneive_lcell_comb \intcon_inst|to_cpu~0 (
// Equation(s):
// \intcon_inst|to_cpu~0_combout  = (\CPU_inst|reg_file0|ivr_reg [0] & ((\intcon_inst|control [5]))) # (!\CPU_inst|reg_file0|ivr_reg [0] & (\intcon_inst|status [5]))

	.dataa(gnd),
	.datab(\intcon_inst|status [5]),
	.datac(\intcon_inst|control [5]),
	.datad(\CPU_inst|reg_file0|ivr_reg [0]),
	.cin(gnd),
	.combout(\intcon_inst|to_cpu~0_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|to_cpu~0 .lut_mask = 16'hF0CC;
defparam \intcon_inst|to_cpu~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N29
dffeas \intcon_inst|to_cpu[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\intcon_inst|to_cpu~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\intcon_inst|to_cpu[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|to_cpu [5]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|to_cpu[5] .is_wysiwyg = "true";
defparam \intcon_inst|to_cpu[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N18
cycloneive_lcell_comb \to_CPU_left[5]~2 (
// Equation(s):
// \to_CPU_left[5]~2_combout  = (\prev_intcon_en~q  & ((\intcon_inst|to_cpu [5]) # ((\i2c_ri_inst|to_CPU [5] & \prev_i2c_en~q )))) # (!\prev_intcon_en~q  & (\i2c_ri_inst|to_CPU [5] & (\prev_i2c_en~q )))

	.dataa(\prev_intcon_en~q ),
	.datab(\i2c_ri_inst|to_CPU [5]),
	.datac(\prev_i2c_en~q ),
	.datad(\intcon_inst|to_cpu [5]),
	.cin(gnd),
	.combout(\to_CPU_left[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \to_CPU_left[5]~2 .lut_mask = 16'hEAC0;
defparam \to_CPU_left[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N0
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|rx_data~1 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|rx_data~1_combout  = (\rst~q  & \keyboard_inst|ps2_host_inst|rx_shift_reg [7])

	.dataa(gnd),
	.datab(\rst~q ),
	.datac(gnd),
	.datad(\keyboard_inst|ps2_host_inst|rx_shift_reg [7]),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|rx_data~1_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_data~1 .lut_mask = 16'hCC00;
defparam \keyboard_inst|ps2_host_inst|rx_data~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N1
dffeas \keyboard_inst|ps2_host_inst|rx_data[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|rx_data~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard_inst|ps2_host_inst|rx_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|rx_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_data[5] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|rx_data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y9_N3
dffeas \keyboard_inst|rx_queue|queue_mem~37 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~37 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~37 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y9_N25
dffeas \keyboard_inst|rx_queue|queue_mem~53 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~53 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~53 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N2
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~66 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~66_combout  = (\keyboard_inst|rx_queue|read_addr [1] & ((\keyboard_inst|rx_queue|read_addr [0]) # ((\keyboard_inst|rx_queue|queue_mem~53_q )))) # (!\keyboard_inst|rx_queue|read_addr [1] & 
// (!\keyboard_inst|rx_queue|read_addr [0] & (\keyboard_inst|rx_queue|queue_mem~37_q )))

	.dataa(\keyboard_inst|rx_queue|read_addr [1]),
	.datab(\keyboard_inst|rx_queue|read_addr [0]),
	.datac(\keyboard_inst|rx_queue|queue_mem~37_q ),
	.datad(\keyboard_inst|rx_queue|queue_mem~53_q ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~66_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~66 .lut_mask = 16'hBA98;
defparam \keyboard_inst|rx_queue|queue_mem~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N9
dffeas \keyboard_inst|rx_queue|queue_mem~45 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~45 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~45 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y9_N3
dffeas \keyboard_inst|rx_queue|queue_mem~61 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~61 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~61 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N2
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~67 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~67_combout  = (\keyboard_inst|rx_queue|queue_mem~66_combout  & (((\keyboard_inst|rx_queue|queue_mem~61_q ) # (!\keyboard_inst|rx_queue|read_addr [0])))) # (!\keyboard_inst|rx_queue|queue_mem~66_combout  & 
// (\keyboard_inst|rx_queue|queue_mem~45_q  & ((\keyboard_inst|rx_queue|read_addr [0]))))

	.dataa(\keyboard_inst|rx_queue|queue_mem~66_combout ),
	.datab(\keyboard_inst|rx_queue|queue_mem~45_q ),
	.datac(\keyboard_inst|rx_queue|queue_mem~61_q ),
	.datad(\keyboard_inst|rx_queue|read_addr [0]),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~67_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~67 .lut_mask = 16'hE4AA;
defparam \keyboard_inst|rx_queue|queue_mem~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N27
dffeas \keyboard_inst|rx_queue|queue_mem~5 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~5 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N24
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~13feeder (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~13feeder_combout  = \keyboard_inst|ps2_host_inst|rx_data [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyboard_inst|ps2_host_inst|rx_data [5]),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~13feeder_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~13feeder .lut_mask = 16'hFF00;
defparam \keyboard_inst|rx_queue|queue_mem~13feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N25
dffeas \keyboard_inst|rx_queue|queue_mem~13 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|rx_queue|queue_mem~13feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard_inst|rx_queue|queue_mem~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~13 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N26
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~64 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~64_combout  = (\keyboard_inst|rx_queue|read_addr [1] & (\keyboard_inst|rx_queue|read_addr [0])) # (!\keyboard_inst|rx_queue|read_addr [1] & ((\keyboard_inst|rx_queue|read_addr [0] & 
// ((\keyboard_inst|rx_queue|queue_mem~13_q ))) # (!\keyboard_inst|rx_queue|read_addr [0] & (\keyboard_inst|rx_queue|queue_mem~5_q ))))

	.dataa(\keyboard_inst|rx_queue|read_addr [1]),
	.datab(\keyboard_inst|rx_queue|read_addr [0]),
	.datac(\keyboard_inst|rx_queue|queue_mem~5_q ),
	.datad(\keyboard_inst|rx_queue|queue_mem~13_q ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~64_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~64 .lut_mask = 16'hDC98;
defparam \keyboard_inst|rx_queue|queue_mem~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N9
dffeas \keyboard_inst|rx_queue|queue_mem~21 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~21 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~21 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N3
dffeas \keyboard_inst|rx_queue|queue_mem~29 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~29 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~29 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N2
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~65 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~65_combout  = (\keyboard_inst|rx_queue|queue_mem~64_combout  & (((\keyboard_inst|rx_queue|queue_mem~29_q ) # (!\keyboard_inst|rx_queue|read_addr [1])))) # (!\keyboard_inst|rx_queue|queue_mem~64_combout  & 
// (\keyboard_inst|rx_queue|queue_mem~21_q  & ((\keyboard_inst|rx_queue|read_addr [1]))))

	.dataa(\keyboard_inst|rx_queue|queue_mem~64_combout ),
	.datab(\keyboard_inst|rx_queue|queue_mem~21_q ),
	.datac(\keyboard_inst|rx_queue|queue_mem~29_q ),
	.datad(\keyboard_inst|rx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~65_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~65 .lut_mask = 16'hE4AA;
defparam \keyboard_inst|rx_queue|queue_mem~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N18
cycloneive_lcell_comb \keyboard_inst|to_CPU[5]~4 (
// Equation(s):
// \keyboard_inst|to_CPU[5]~4_combout  = (\keyboard_inst|rx_queue|read_addr [2] & (\keyboard_inst|rx_queue|queue_mem~67_combout )) # (!\keyboard_inst|rx_queue|read_addr [2] & ((\keyboard_inst|rx_queue|queue_mem~65_combout )))

	.dataa(\keyboard_inst|rx_queue|queue_mem~67_combout ),
	.datab(\keyboard_inst|rx_queue|queue_mem~65_combout ),
	.datac(gnd),
	.datad(\keyboard_inst|rx_queue|read_addr [2]),
	.cin(gnd),
	.combout(\keyboard_inst|to_CPU[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|to_CPU[5]~4 .lut_mask = 16'hAACC;
defparam \keyboard_inst|to_CPU[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N26
cycloneive_lcell_comb \keyboard_inst|rx_queue|full~2 (
// Equation(s):
// \keyboard_inst|rx_queue|full~2_combout  = (\keyboard_inst|rx_queue|full~1_combout  & (\keyboard_inst|rx_queue|full~0_combout  & (\keyboard_inst|rx_queue|write_addr [2] $ (!\keyboard_inst|rx_queue|read_addr [2]))))

	.dataa(\keyboard_inst|rx_queue|full~1_combout ),
	.datab(\keyboard_inst|rx_queue|full~0_combout ),
	.datac(\keyboard_inst|rx_queue|write_addr [2]),
	.datad(\keyboard_inst|rx_queue|read_addr [2]),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|full~2_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|full~2 .lut_mask = 16'h8008;
defparam \keyboard_inst|rx_queue|full~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N19
dffeas \keyboard_inst|to_CPU[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|to_CPU[5]~4_combout ),
	.asdata(\keyboard_inst|rx_queue|full~2_combout ),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|reg_file0|ivr_reg [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|to_CPU [5]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|to_CPU[5] .is_wysiwyg = "true";
defparam \keyboard_inst|to_CPU[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N16
cycloneive_lcell_comb \to_CPU_left[5]~0 (
// Equation(s):
// \to_CPU_left[5]~0_combout  = (\keyboard_inst|to_CPU [5] & ((\prev_keyboard_en~q ) # ((\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_a [5] & \prev_VGA_en~q )))) # (!\keyboard_inst|to_CPU [5] & 
// (\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_a [5] & ((\prev_VGA_en~q ))))

	.dataa(\keyboard_inst|to_CPU [5]),
	.datab(\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_a [5]),
	.datac(\prev_keyboard_en~q ),
	.datad(\prev_VGA_en~q ),
	.cin(gnd),
	.combout(\to_CPU_left[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \to_CPU_left[5]~0 .lut_mask = 16'hECA0;
defparam \to_CPU_left[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N8
cycloneive_lcell_comb \nes_joypad_inst|joypad_buttons[1][5]~feeder (
// Equation(s):
// \nes_joypad_inst|joypad_buttons[1][5]~feeder_combout  = \nes_joypad_inst|data_shift[1][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nes_joypad_inst|data_shift[1][5]~q ),
	.cin(gnd),
	.combout(\nes_joypad_inst|joypad_buttons[1][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nes_joypad_inst|joypad_buttons[1][5]~feeder .lut_mask = 16'hFF00;
defparam \nes_joypad_inst|joypad_buttons[1][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N9
dffeas \nes_joypad_inst|joypad_buttons[1][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\nes_joypad_inst|joypad_buttons[1][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nes_joypad_inst|joypad_buttons[0][7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nes_joypad_inst|joypad_buttons[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nes_joypad_inst|joypad_buttons[1][5] .is_wysiwyg = "true";
defparam \nes_joypad_inst|joypad_buttons[1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N31
dffeas \nes_joypad_inst|joypad_buttons[0][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nes_joypad_inst|data_shift[0][5]~q ),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nes_joypad_inst|joypad_buttons[0][7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nes_joypad_inst|joypad_buttons[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nes_joypad_inst|joypad_buttons[0][5] .is_wysiwyg = "true";
defparam \nes_joypad_inst|joypad_buttons[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N30
cycloneive_lcell_comb \nes_joypad_inst|to_cpu~0 (
// Equation(s):
// \nes_joypad_inst|to_cpu~0_combout  = (\CPU_inst|reg_file0|ivr_reg [0] & (!\nes_joypad_inst|joypad_buttons[1][5]~q )) # (!\CPU_inst|reg_file0|ivr_reg [0] & ((!\nes_joypad_inst|joypad_buttons[0][5]~q )))

	.dataa(\CPU_inst|reg_file0|ivr_reg [0]),
	.datab(\nes_joypad_inst|joypad_buttons[1][5]~q ),
	.datac(\nes_joypad_inst|joypad_buttons[0][5]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\nes_joypad_inst|to_cpu~0_combout ),
	.cout());
// synopsys translate_off
defparam \nes_joypad_inst|to_cpu~0 .lut_mask = 16'h2727;
defparam \nes_joypad_inst|to_cpu~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N17
dffeas \nes_joypad_inst|to_cpu[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nes_joypad_inst|to_cpu~0_combout ),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nes_joypad_inst|to_cpu [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nes_joypad_inst|to_cpu[5] .is_wysiwyg = "true";
defparam \nes_joypad_inst|to_cpu[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N16
cycloneive_lcell_comb \m_from_jp[5] (
// Equation(s):
// m_from_jp[5] = (\nes_joypad_inst|to_cpu [5] & \prev_jp_en~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\nes_joypad_inst|to_cpu [5]),
	.datad(\prev_jp_en~q ),
	.cin(gnd),
	.combout(m_from_jp[5]),
	.cout());
// synopsys translate_off
defparam \m_from_jp[5] .lut_mask = 16'hF000;
defparam \m_from_jp[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N28
cycloneive_lcell_comb \to_CPU_left[5]~3 (
// Equation(s):
// \to_CPU_left[5]~3_combout  = (\to_CPU_left[5]~1_combout ) # ((\to_CPU_left[5]~2_combout ) # ((\to_CPU_left[5]~0_combout ) # (m_from_jp[5])))

	.dataa(\to_CPU_left[5]~1_combout ),
	.datab(\to_CPU_left[5]~2_combout ),
	.datac(\to_CPU_left[5]~0_combout ),
	.datad(m_from_jp[5]),
	.cin(gnd),
	.combout(\to_CPU_left[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \to_CPU_left[5]~3 .lut_mask = 16'hFFFE;
defparam \to_CPU_left[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N1
dffeas \CPU_inst|IV_in[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|IV_in[5]~5_combout ),
	.asdata(\to_CPU_left[5]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CPU_inst|decode_unit0|PC_I_field_reg [11]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|IV_in [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|IV_in[5] .is_wysiwyg = "true";
defparam \CPU_inst|IV_in[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N10
cycloneive_lcell_comb \CPU_inst|right_rotate1|Mux0~5 (
// Equation(s):
// \CPU_inst|right_rotate1|Mux0~5_combout  = (\CPU_inst|rotate_S01 [0] & (\CPU_inst|IV_in [6])) # (!\CPU_inst|rotate_S01 [0] & ((\CPU_inst|IV_in [5])))

	.dataa(\CPU_inst|IV_in [6]),
	.datab(\CPU_inst|IV_in [5]),
	.datac(gnd),
	.datad(\CPU_inst|rotate_S01 [0]),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate1|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate1|Mux0~5 .lut_mask = 16'hAACC;
defparam \CPU_inst|right_rotate1|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N2
cycloneive_lcell_comb \CPU_inst|right_rotate1|rotate_reg[5]~5 (
// Equation(s):
// \CPU_inst|right_rotate1|rotate_reg[5]~5_combout  = (\CPU_inst|rotate_S01 [1] & (\CPU_inst|right_rotate1|Mux0~6_combout )) # (!\CPU_inst|rotate_S01 [1] & ((\CPU_inst|right_rotate1|Mux0~5_combout )))

	.dataa(\CPU_inst|rotate_S01 [1]),
	.datab(\CPU_inst|right_rotate1|Mux0~6_combout ),
	.datac(gnd),
	.datad(\CPU_inst|right_rotate1|Mux0~5_combout ),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate1|rotate_reg[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate1|rotate_reg[5]~5 .lut_mask = 16'hDD88;
defparam \CPU_inst|right_rotate1|rotate_reg[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N11
dffeas \CPU_inst|decode_unit0|PC_I_field_reg[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|decode_unit0|I_reg [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|decode_unit0|PC_I_field_reg[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|PC_I_field_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|PC_I_field_reg[10] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|PC_I_field_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N4
cycloneive_lcell_comb \CPU_inst|rotate_S01~2 (
// Equation(s):
// \CPU_inst|rotate_S01~2_combout  = (!\CPU_inst|PC0|take_branch~3_combout  & (\CPU_inst|PC0|stack_pop~2_combout  & (\CPU_inst|hazard_unit0|hazard~12_combout  & \CPU_inst|decode_unit0|PC_I_field_reg [10])))

	.dataa(\CPU_inst|PC0|take_branch~3_combout ),
	.datab(\CPU_inst|PC0|stack_pop~2_combout ),
	.datac(\CPU_inst|hazard_unit0|hazard~12_combout ),
	.datad(\CPU_inst|decode_unit0|PC_I_field_reg [10]),
	.cin(gnd),
	.combout(\CPU_inst|rotate_S01~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|rotate_S01~2 .lut_mask = 16'h4000;
defparam \CPU_inst|rotate_S01~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N5
dffeas \CPU_inst|rotate_S01[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|rotate_S01~2_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|rotate_S01 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|rotate_S01[2] .is_wysiwyg = "true";
defparam \CPU_inst|rotate_S01[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y17_N23
dffeas \CPU_inst|right_rotate1|rotate_reg[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|right_rotate1|rotate_reg[1]~1_combout ),
	.asdata(\CPU_inst|right_rotate1|rotate_reg[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|rotate_S01 [2]),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|right_rotate1|rotate_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|right_rotate1|rotate_reg[1] .is_wysiwyg = "true";
defparam \CPU_inst|right_rotate1|rotate_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N22
cycloneive_lcell_comb \CPU_inst|mask0|mask_reg~3 (
// Equation(s):
// \CPU_inst|mask0|mask_reg~3_combout  = (\CPU_inst|right_rotate1|rotate_reg [1] & ((\CPU_inst|mask_L2 [1]) # ((\CPU_inst|mask_L2 [2]) # (!\CPU_inst|mask_L2 [0]))))

	.dataa(\CPU_inst|mask_L2 [1]),
	.datab(\CPU_inst|mask_L2 [0]),
	.datac(\CPU_inst|mask_L2 [2]),
	.datad(\CPU_inst|right_rotate1|rotate_reg [1]),
	.cin(gnd),
	.combout(\CPU_inst|mask0|mask_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|mask0|mask_reg~3 .lut_mask = 16'hFB00;
defparam \CPU_inst|mask0|mask_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N23
dffeas \CPU_inst|mask0|mask_reg[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|mask0|mask_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|mask0|mask_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|mask0|mask_reg[1] .is_wysiwyg = "true";
defparam \CPU_inst|mask0|mask_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N0
cycloneive_lcell_comb \CPU_inst|alu_a_mux_out[1]~3 (
// Equation(s):
// \CPU_inst|alu_a_mux_out[1]~3_combout  = (\CPU_inst|alu_a_source3~q  & ((\CPU_inst|mask0|mask_reg [1]))) # (!\CPU_inst|alu_a_source3~q  & (\CPU_inst|right_rotate0|rotate_reg [1]))

	.dataa(\CPU_inst|right_rotate0|rotate_reg [1]),
	.datab(gnd),
	.datac(\CPU_inst|alu_a_source3~q ),
	.datad(\CPU_inst|mask0|mask_reg [1]),
	.cin(gnd),
	.combout(\CPU_inst|alu_a_mux_out[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_a_mux_out[1]~3 .lut_mask = 16'hFA0A;
defparam \CPU_inst|alu_a_mux_out[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N24
cycloneive_lcell_comb \CPU_inst|decode_unit0|PC_I_field_reg[1]~feeder (
// Equation(s):
// \CPU_inst|decode_unit0|PC_I_field_reg[1]~feeder_combout  = \CPU_inst|decode_unit0|I_reg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|I_reg [1]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|PC_I_field_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|PC_I_field_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|decode_unit0|PC_I_field_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N25
dffeas \CPU_inst|decode_unit0|PC_I_field_reg[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|PC_I_field_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|PC_I_field_reg[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|PC_I_field_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|PC_I_field_reg[1] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|PC_I_field_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N12
cycloneive_lcell_comb \CPU_inst|alu_I_field1~3 (
// Equation(s):
// \CPU_inst|alu_I_field1~3_combout  = (!\CPU_inst|PC0|take_branch~3_combout  & (\CPU_inst|hazard_unit0|hazard~12_combout  & (\CPU_inst|decode_unit0|PC_I_field_reg [1] & \CPU_inst|PC0|stack_pop~2_combout )))

	.dataa(\CPU_inst|PC0|take_branch~3_combout ),
	.datab(\CPU_inst|hazard_unit0|hazard~12_combout ),
	.datac(\CPU_inst|decode_unit0|PC_I_field_reg [1]),
	.datad(\CPU_inst|PC0|stack_pop~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|alu_I_field1~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_I_field1~3 .lut_mask = 16'h4000;
defparam \CPU_inst|alu_I_field1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N13
dffeas \CPU_inst|alu_I_field1[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|alu_I_field1~3_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_I_field1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_I_field1[1] .is_wysiwyg = "true";
defparam \CPU_inst|alu_I_field1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N4
cycloneive_lcell_comb \CPU_inst|alu_I_field2~19 (
// Equation(s):
// \CPU_inst|alu_I_field2~19_combout  = (\CPU_inst|PC0|stack_pop~3_combout  & (!\CPU_inst|interrupt~q  & (!\CPU_inst|CALL2~q  & \CPU_inst|alu_I_field1 [1])))

	.dataa(\CPU_inst|PC0|stack_pop~3_combout ),
	.datab(\CPU_inst|interrupt~q ),
	.datac(\CPU_inst|CALL2~q ),
	.datad(\CPU_inst|alu_I_field1 [1]),
	.cin(gnd),
	.combout(\CPU_inst|alu_I_field2~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_I_field2~19 .lut_mask = 16'h0200;
defparam \CPU_inst|alu_I_field2~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N5
dffeas \CPU_inst|alu_I_field2[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|alu_I_field2~19_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_I_field2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_I_field2[1] .is_wysiwyg = "true";
defparam \CPU_inst|alu_I_field2[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y19_N15
dffeas \CPU_inst|alu_I_field3[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|alu_I_field2 [1]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_I_field3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_I_field3[1] .is_wysiwyg = "true";
defparam \CPU_inst|alu_I_field3[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y19_N17
dffeas \CPU_inst|reg_file0|aux[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|aux [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|aux[1] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|aux[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N14
cycloneive_lcell_comb \CPU_inst|alu_b_mux_out[1]~8 (
// Equation(s):
// \CPU_inst|alu_b_mux_out[1]~8_combout  = (\CPU_inst|alu_b_source3~q  & ((\CPU_inst|alu_I_field3 [1]) # ((\CPU_inst|alu_b_mux_out[0]~0_combout  & \CPU_inst|reg_file0|aux [1])))) # (!\CPU_inst|alu_b_source3~q  & (\CPU_inst|alu_b_mux_out[0]~0_combout  & 
// ((\CPU_inst|reg_file0|aux [1]))))

	.dataa(\CPU_inst|alu_b_source3~q ),
	.datab(\CPU_inst|alu_b_mux_out[0]~0_combout ),
	.datac(\CPU_inst|alu_I_field3 [1]),
	.datad(\CPU_inst|reg_file0|aux [1]),
	.cin(gnd),
	.combout(\CPU_inst|alu_b_mux_out[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_b_mux_out[1]~8 .lut_mask = 16'hECA0;
defparam \CPU_inst|alu_b_mux_out[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N26
cycloneive_lcell_comb \CPU_inst|alu_b_mux_out[1]~9 (
// Equation(s):
// \CPU_inst|alu_b_mux_out[1]~9_combout  = (\CPU_inst|alu_b_mux_out[1]~8_combout ) # ((\CPU_inst|ALU0|alu_reg [1] & \CPU_inst|alu_b_mux_out[0]~2_combout ))

	.dataa(gnd),
	.datab(\CPU_inst|ALU0|alu_reg [1]),
	.datac(\CPU_inst|alu_b_mux_out[0]~2_combout ),
	.datad(\CPU_inst|alu_b_mux_out[1]~8_combout ),
	.cin(gnd),
	.combout(\CPU_inst|alu_b_mux_out[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_b_mux_out[1]~9 .lut_mask = 16'hFFC0;
defparam \CPU_inst|alu_b_mux_out[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y18_N25
dffeas \CPU_inst|decode_unit0|PC_I_field_reg[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|decode_unit0|I_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|decode_unit0|PC_I_field_reg[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|PC_I_field_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|PC_I_field_reg[0] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|PC_I_field_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N16
cycloneive_lcell_comb \CPU_inst|alu_I_field1~4 (
// Equation(s):
// \CPU_inst|alu_I_field1~4_combout  = (\CPU_inst|hazard_unit0|hazard~12_combout  & (\CPU_inst|PC0|stack_pop~2_combout  & (\CPU_inst|decode_unit0|PC_I_field_reg [0] & !\CPU_inst|PC0|take_branch~3_combout )))

	.dataa(\CPU_inst|hazard_unit0|hazard~12_combout ),
	.datab(\CPU_inst|PC0|stack_pop~2_combout ),
	.datac(\CPU_inst|decode_unit0|PC_I_field_reg [0]),
	.datad(\CPU_inst|PC0|take_branch~3_combout ),
	.cin(gnd),
	.combout(\CPU_inst|alu_I_field1~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_I_field1~4 .lut_mask = 16'h0080;
defparam \CPU_inst|alu_I_field1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y18_N17
dffeas \CPU_inst|alu_I_field1[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|alu_I_field1~4_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_I_field1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_I_field1[0] .is_wysiwyg = "true";
defparam \CPU_inst|alu_I_field1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N30
cycloneive_lcell_comb \CPU_inst|alu_I_field2~20 (
// Equation(s):
// \CPU_inst|alu_I_field2~20_combout  = (\CPU_inst|PC0|stack_pop~3_combout  & (!\CPU_inst|CALL2~q  & (!\CPU_inst|interrupt~q  & \CPU_inst|alu_I_field1 [0])))

	.dataa(\CPU_inst|PC0|stack_pop~3_combout ),
	.datab(\CPU_inst|CALL2~q ),
	.datac(\CPU_inst|interrupt~q ),
	.datad(\CPU_inst|alu_I_field1 [0]),
	.cin(gnd),
	.combout(\CPU_inst|alu_I_field2~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_I_field2~20 .lut_mask = 16'h0200;
defparam \CPU_inst|alu_I_field2~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N31
dffeas \CPU_inst|alu_I_field2[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|alu_I_field2~20_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_I_field2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_I_field2[0] .is_wysiwyg = "true";
defparam \CPU_inst|alu_I_field2[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y18_N13
dffeas \CPU_inst|alu_I_field3[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|alu_I_field2 [0]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_I_field3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_I_field3[0] .is_wysiwyg = "true";
defparam \CPU_inst|alu_I_field3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N12
cycloneive_lcell_comb \CPU_inst|alu_b_mux_out[0]~10 (
// Equation(s):
// \CPU_inst|alu_b_mux_out[0]~10_combout  = (\CPU_inst|alu_b_source3~q  & ((\CPU_inst|alu_I_field3 [0]))) # (!\CPU_inst|alu_b_source3~q  & (!\CPU_inst|regf_wren4~q ))

	.dataa(\CPU_inst|regf_wren4~q ),
	.datab(gnd),
	.datac(\CPU_inst|alu_I_field3 [0]),
	.datad(\CPU_inst|alu_b_source3~q ),
	.cin(gnd),
	.combout(\CPU_inst|alu_b_mux_out[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_b_mux_out[0]~10 .lut_mask = 16'hF055;
defparam \CPU_inst|alu_b_mux_out[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N27
dffeas \CPU_inst|reg_file0|aux[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|aux [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|aux[0] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|aux[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N26
cycloneive_lcell_comb \CPU_inst|alu_b_mux_out[0]~11 (
// Equation(s):
// \CPU_inst|alu_b_mux_out[0]~11_combout  = (\CPU_inst|alu_b_source3~q  & (\CPU_inst|alu_b_mux_out[0]~10_combout )) # (!\CPU_inst|alu_b_source3~q  & (\CPU_inst|reg_file0|aux [0] & ((\CPU_inst|alu_b_mux_out[0]~10_combout ) # 
// (!\CPU_inst|reg_file0|aux_forward~0_combout ))))

	.dataa(\CPU_inst|alu_b_mux_out[0]~10_combout ),
	.datab(\CPU_inst|reg_file0|aux_forward~0_combout ),
	.datac(\CPU_inst|reg_file0|aux [0]),
	.datad(\CPU_inst|alu_b_source3~q ),
	.cin(gnd),
	.combout(\CPU_inst|alu_b_mux_out[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_b_mux_out[0]~11 .lut_mask = 16'hAAB0;
defparam \CPU_inst|alu_b_mux_out[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N16
cycloneive_lcell_comb \CPU_inst|alu_b_mux_out[0]~12 (
// Equation(s):
// \CPU_inst|alu_b_mux_out[0]~12_combout  = (\CPU_inst|alu_b_mux_out[0]~11_combout ) # ((\CPU_inst|ALU0|alu_reg [0] & \CPU_inst|alu_b_mux_out[0]~2_combout ))

	.dataa(\CPU_inst|ALU0|alu_reg [0]),
	.datab(\CPU_inst|alu_b_mux_out[0]~11_combout ),
	.datac(gnd),
	.datad(\CPU_inst|alu_b_mux_out[0]~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|alu_b_mux_out[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_b_mux_out[0]~12 .lut_mask = 16'hEECC;
defparam \CPU_inst|alu_b_mux_out[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N8
cycloneive_lcell_comb \CPU_inst|ALU0|add_result[0]~0 (
// Equation(s):
// \CPU_inst|ALU0|add_result[0]~0_combout  = (\CPU_inst|alu_a_mux_out[0]~4_combout  & (\CPU_inst|alu_b_mux_out[0]~12_combout  $ (VCC))) # (!\CPU_inst|alu_a_mux_out[0]~4_combout  & (\CPU_inst|alu_b_mux_out[0]~12_combout  & VCC))
// \CPU_inst|ALU0|add_result[0]~1  = CARRY((\CPU_inst|alu_a_mux_out[0]~4_combout  & \CPU_inst|alu_b_mux_out[0]~12_combout ))

	.dataa(\CPU_inst|alu_a_mux_out[0]~4_combout ),
	.datab(\CPU_inst|alu_b_mux_out[0]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|add_result[0]~0_combout ),
	.cout(\CPU_inst|ALU0|add_result[0]~1 ));
// synopsys translate_off
defparam \CPU_inst|ALU0|add_result[0]~0 .lut_mask = 16'h6688;
defparam \CPU_inst|ALU0|add_result[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N10
cycloneive_lcell_comb \CPU_inst|ALU0|add_result[1]~2 (
// Equation(s):
// \CPU_inst|ALU0|add_result[1]~2_combout  = (\CPU_inst|alu_b_mux_out[1]~9_combout  & ((\CPU_inst|alu_a_mux_out[1]~3_combout  & (\CPU_inst|ALU0|add_result[0]~1  & VCC)) # (!\CPU_inst|alu_a_mux_out[1]~3_combout  & (!\CPU_inst|ALU0|add_result[0]~1 )))) # 
// (!\CPU_inst|alu_b_mux_out[1]~9_combout  & ((\CPU_inst|alu_a_mux_out[1]~3_combout  & (!\CPU_inst|ALU0|add_result[0]~1 )) # (!\CPU_inst|alu_a_mux_out[1]~3_combout  & ((\CPU_inst|ALU0|add_result[0]~1 ) # (GND)))))
// \CPU_inst|ALU0|add_result[1]~3  = CARRY((\CPU_inst|alu_b_mux_out[1]~9_combout  & (!\CPU_inst|alu_a_mux_out[1]~3_combout  & !\CPU_inst|ALU0|add_result[0]~1 )) # (!\CPU_inst|alu_b_mux_out[1]~9_combout  & ((!\CPU_inst|ALU0|add_result[0]~1 ) # 
// (!\CPU_inst|alu_a_mux_out[1]~3_combout ))))

	.dataa(\CPU_inst|alu_b_mux_out[1]~9_combout ),
	.datab(\CPU_inst|alu_a_mux_out[1]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|ALU0|add_result[0]~1 ),
	.combout(\CPU_inst|ALU0|add_result[1]~2_combout ),
	.cout(\CPU_inst|ALU0|add_result[1]~3 ));
// synopsys translate_off
defparam \CPU_inst|ALU0|add_result[1]~2 .lut_mask = 16'h9617;
defparam \CPU_inst|ALU0|add_result[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N28
cycloneive_lcell_comb \CPU_inst|ALU0|Mux6~0 (
// Equation(s):
// \CPU_inst|ALU0|Mux6~0_combout  = (\CPU_inst|ALU0|alu_reg[7]~1_combout  & (((\CPU_inst|alu_b_mux_out[1]~9_combout ) # (\CPU_inst|ALU0|alu_reg[7]~2_combout )))) # (!\CPU_inst|ALU0|alu_reg[7]~1_combout  & (\CPU_inst|alu_a_mux_out[1]~3_combout  & 
// ((!\CPU_inst|ALU0|alu_reg[7]~2_combout ))))

	.dataa(\CPU_inst|ALU0|alu_reg[7]~1_combout ),
	.datab(\CPU_inst|alu_a_mux_out[1]~3_combout ),
	.datac(\CPU_inst|alu_b_mux_out[1]~9_combout ),
	.datad(\CPU_inst|ALU0|alu_reg[7]~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Mux6~0 .lut_mask = 16'hAAE4;
defparam \CPU_inst|ALU0|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N6
cycloneive_lcell_comb \CPU_inst|ALU0|alu_reg~4 (
// Equation(s):
// \CPU_inst|ALU0|alu_reg~4_combout  = (\CPU_inst|alu_a_mux_out[1]~3_combout  & ((\CPU_inst|alu_b_mux_out[1]~8_combout ) # ((\CPU_inst|ALU0|alu_reg [1] & \CPU_inst|alu_b_mux_out[0]~2_combout ))))

	.dataa(\CPU_inst|alu_b_mux_out[1]~8_combout ),
	.datab(\CPU_inst|ALU0|alu_reg [1]),
	.datac(\CPU_inst|alu_b_mux_out[0]~2_combout ),
	.datad(\CPU_inst|alu_a_mux_out[1]~3_combout ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|alu_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|alu_reg~4 .lut_mask = 16'hEA00;
defparam \CPU_inst|ALU0|alu_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N2
cycloneive_lcell_comb \CPU_inst|ALU0|Mux6~1 (
// Equation(s):
// \CPU_inst|ALU0|Mux6~1_combout  = (\CPU_inst|ALU0|Mux6~0_combout  & (((\CPU_inst|ALU0|alu_reg~4_combout ) # (!\CPU_inst|ALU0|alu_reg[7]~2_combout )))) # (!\CPU_inst|ALU0|Mux6~0_combout  & (\CPU_inst|ALU0|add_result[1]~2_combout  & 
// (\CPU_inst|ALU0|alu_reg[7]~2_combout )))

	.dataa(\CPU_inst|ALU0|add_result[1]~2_combout ),
	.datab(\CPU_inst|ALU0|Mux6~0_combout ),
	.datac(\CPU_inst|ALU0|alu_reg[7]~2_combout ),
	.datad(\CPU_inst|ALU0|alu_reg~4_combout ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Mux6~1 .lut_mask = 16'hEC2C;
defparam \CPU_inst|ALU0|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N0
cycloneive_lcell_comb \CPU_inst|ALU0|Mux6~2 (
// Equation(s):
// \CPU_inst|ALU0|Mux6~2_combout  = (\CPU_inst|ALU0|alu_reg[7]~0_combout  & (\CPU_inst|alu_a_mux_out[1]~3_combout  $ ((\CPU_inst|alu_b_mux_out[1]~9_combout )))) # (!\CPU_inst|ALU0|alu_reg[7]~0_combout  & (((\CPU_inst|ALU0|Mux6~1_combout ))))

	.dataa(\CPU_inst|ALU0|alu_reg[7]~0_combout ),
	.datab(\CPU_inst|alu_a_mux_out[1]~3_combout ),
	.datac(\CPU_inst|alu_b_mux_out[1]~9_combout ),
	.datad(\CPU_inst|ALU0|Mux6~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Mux6~2 .lut_mask = 16'h7D28;
defparam \CPU_inst|ALU0|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N1
dffeas \CPU_inst|ALU0|alu_reg[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|ALU0|Mux6~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|ALU0|alu_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|ALU0|alu_reg[1] .is_wysiwyg = "true";
defparam \CPU_inst|ALU0|alu_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y21_N11
dffeas \CPU_inst|reg_file0|ivl_reg[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|ivl_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|ivl_reg[1] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|ivl_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N16
cycloneive_lcell_comb \d_cache_inst|cache_address[6]~6 (
// Equation(s):
// \d_cache_inst|cache_address[6]~6_combout  = (\d_cache_inst|always1~0_combout  & (\d_cache_inst|CPU_address_hold [9])) # (!\d_cache_inst|always1~0_combout  & ((\CPU_inst|reg_file0|ivl_reg [1])))

	.dataa(\d_cache_inst|CPU_address_hold [9]),
	.datab(\CPU_inst|reg_file0|ivl_reg [1]),
	.datac(gnd),
	.datad(\d_cache_inst|always1~0_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_address[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_address[6]~6 .lut_mask = 16'hAACC;
defparam \d_cache_inst|cache_address[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N21
dffeas \d_cache_inst|CPU_tag[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|reg_file0|ivl_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|CPU_tag [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|CPU_tag[2] .is_wysiwyg = "true";
defparam \d_cache_inst|CPU_tag[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N20
cycloneive_lcell_comb \d_cache_inst|Equal0~1 (
// Equation(s):
// \d_cache_inst|Equal0~1_combout  = (\d_cache_inst|CPU_tag [3] & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [67] & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [66] $ (!\d_cache_inst|CPU_tag [2])))) # 
// (!\d_cache_inst|CPU_tag [3] & (!\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [67] & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [66] $ (!\d_cache_inst|CPU_tag [2]))))

	.dataa(\d_cache_inst|CPU_tag [3]),
	.datab(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [66]),
	.datac(\d_cache_inst|CPU_tag [2]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [67]),
	.cin(gnd),
	.combout(\d_cache_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|Equal0~1 .lut_mask = 16'h8241;
defparam \d_cache_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N18
cycloneive_lcell_comb \d_cache_inst|CPU_tag[1]~feeder (
// Equation(s):
// \d_cache_inst|CPU_tag[1]~feeder_combout  = \CPU_inst|reg_file0|ivl_reg [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|reg_file0|ivl_reg [5]),
	.cin(gnd),
	.combout(\d_cache_inst|CPU_tag[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|CPU_tag[1]~feeder .lut_mask = 16'hFF00;
defparam \d_cache_inst|CPU_tag[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N19
dffeas \d_cache_inst|CPU_tag[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\d_cache_inst|CPU_tag[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|CPU_tag [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|CPU_tag[1] .is_wysiwyg = "true";
defparam \d_cache_inst|CPU_tag[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y16_N11
dffeas \d_cache_inst|CPU_tag[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|reg_file0|ivl_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|CPU_tag [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|CPU_tag[0] .is_wysiwyg = "true";
defparam \d_cache_inst|CPU_tag[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N10
cycloneive_lcell_comb \d_cache_inst|Equal0~0 (
// Equation(s):
// \d_cache_inst|Equal0~0_combout  = (\d_cache_inst|CPU_tag [1] & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [65] & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [64] $ (!\d_cache_inst|CPU_tag [0])))) # 
// (!\d_cache_inst|CPU_tag [1] & (!\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [65] & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [64] $ (!\d_cache_inst|CPU_tag [0]))))

	.dataa(\d_cache_inst|CPU_tag [1]),
	.datab(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [64]),
	.datac(\d_cache_inst|CPU_tag [0]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [65]),
	.cin(gnd),
	.combout(\d_cache_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|Equal0~0 .lut_mask = 16'h8241;
defparam \d_cache_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N2
cycloneive_lcell_comb \d_cache_inst|d_miss~0 (
// Equation(s):
// \d_cache_inst|d_miss~0_combout  = (\d_cache_inst|d_cache_miss~4_combout  & (((!\d_cache_inst|Equal0~0_combout )) # (!\d_cache_inst|Equal0~1_combout ))) # (!\d_cache_inst|d_cache_miss~4_combout  & (\d_cache_inst|d_cache_miss~3_combout  & 
// ((!\d_cache_inst|Equal0~0_combout ) # (!\d_cache_inst|Equal0~1_combout ))))

	.dataa(\d_cache_inst|d_cache_miss~4_combout ),
	.datab(\d_cache_inst|Equal0~1_combout ),
	.datac(\d_cache_inst|d_cache_miss~3_combout ),
	.datad(\d_cache_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|d_miss~0_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|d_miss~0 .lut_mask = 16'h32FA;
defparam \d_cache_inst|d_miss~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N10
cycloneive_lcell_comb \d_cache_inst|CPU_address_hold~47 (
// Equation(s):
// \d_cache_inst|CPU_address_hold~47_combout  = (\d_cache_inst|flush_active~q ) # ((\d_cache_inst|fetch_active~q ) # ((\d_cache_inst|d_miss~0_combout ) # (\d_cache_inst|reset_active~q )))

	.dataa(\d_cache_inst|flush_active~q ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\d_cache_inst|d_miss~0_combout ),
	.datad(\d_cache_inst|reset_active~q ),
	.cin(gnd),
	.combout(\d_cache_inst|CPU_address_hold~47_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold~47 .lut_mask = 16'hFFFE;
defparam \d_cache_inst|CPU_address_hold~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N30
cycloneive_lcell_comb \d_cache_inst|CPU_address_hold[12]~36 (
// Equation(s):
// \d_cache_inst|CPU_address_hold[12]~36_combout  = (\arbiter_inst|arbiter_p2_ready~q ) # ((!\d_cache_inst|CPU_address_hold[12]~15_combout ) # (!\d_cache_inst|CPU_address_hold~47_combout ))

	.dataa(gnd),
	.datab(\arbiter_inst|arbiter_p2_ready~q ),
	.datac(\d_cache_inst|CPU_address_hold~47_combout ),
	.datad(\d_cache_inst|CPU_address_hold[12]~15_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|CPU_address_hold[12]~36_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold[12]~36 .lut_mask = 16'hCFFF;
defparam \d_cache_inst|CPU_address_hold[12]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N5
dffeas \d_cache_inst|CPU_address_hold[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\d_cache_inst|CPU_address_hold[3]~16_combout ),
	.asdata(\CPU_inst|reg_file0|ivr_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d_cache_inst|CPU_address_hold[12]~35_combout ),
	.sload(\d_cache_inst|always0~0_combout ),
	.ena(\d_cache_inst|CPU_address_hold[12]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|CPU_address_hold [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold[3] .is_wysiwyg = "true";
defparam \d_cache_inst|CPU_address_hold[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N6
cycloneive_lcell_comb \d_cache_inst|CPU_address_hold[4]~18 (
// Equation(s):
// \d_cache_inst|CPU_address_hold[4]~18_combout  = (\d_cache_inst|CPU_address_hold [4] & (!\d_cache_inst|CPU_address_hold[3]~17 )) # (!\d_cache_inst|CPU_address_hold [4] & ((\d_cache_inst|CPU_address_hold[3]~17 ) # (GND)))
// \d_cache_inst|CPU_address_hold[4]~19  = CARRY((!\d_cache_inst|CPU_address_hold[3]~17 ) # (!\d_cache_inst|CPU_address_hold [4]))

	.dataa(\d_cache_inst|CPU_address_hold [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d_cache_inst|CPU_address_hold[3]~17 ),
	.combout(\d_cache_inst|CPU_address_hold[4]~18_combout ),
	.cout(\d_cache_inst|CPU_address_hold[4]~19 ));
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold[4]~18 .lut_mask = 16'h5A5F;
defparam \d_cache_inst|CPU_address_hold[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y12_N7
dffeas \d_cache_inst|CPU_address_hold[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\d_cache_inst|CPU_address_hold[4]~18_combout ),
	.asdata(\CPU_inst|reg_file0|ivr_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d_cache_inst|CPU_address_hold[12]~35_combout ),
	.sload(\d_cache_inst|always0~0_combout ),
	.ena(\d_cache_inst|CPU_address_hold[12]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|CPU_address_hold [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold[4] .is_wysiwyg = "true";
defparam \d_cache_inst|CPU_address_hold[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N8
cycloneive_lcell_comb \d_cache_inst|CPU_address_hold[5]~20 (
// Equation(s):
// \d_cache_inst|CPU_address_hold[5]~20_combout  = (\d_cache_inst|CPU_address_hold [5] & (\d_cache_inst|CPU_address_hold[4]~19  $ (GND))) # (!\d_cache_inst|CPU_address_hold [5] & (!\d_cache_inst|CPU_address_hold[4]~19  & VCC))
// \d_cache_inst|CPU_address_hold[5]~21  = CARRY((\d_cache_inst|CPU_address_hold [5] & !\d_cache_inst|CPU_address_hold[4]~19 ))

	.dataa(gnd),
	.datab(\d_cache_inst|CPU_address_hold [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d_cache_inst|CPU_address_hold[4]~19 ),
	.combout(\d_cache_inst|CPU_address_hold[5]~20_combout ),
	.cout(\d_cache_inst|CPU_address_hold[5]~21 ));
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold[5]~20 .lut_mask = 16'hC30C;
defparam \d_cache_inst|CPU_address_hold[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y12_N9
dffeas \d_cache_inst|CPU_address_hold[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\d_cache_inst|CPU_address_hold[5]~20_combout ),
	.asdata(\CPU_inst|reg_file0|ivr_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d_cache_inst|CPU_address_hold[12]~35_combout ),
	.sload(\d_cache_inst|always0~0_combout ),
	.ena(\d_cache_inst|CPU_address_hold[12]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|CPU_address_hold [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold[5] .is_wysiwyg = "true";
defparam \d_cache_inst|CPU_address_hold[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N10
cycloneive_lcell_comb \d_cache_inst|CPU_address_hold[6]~22 (
// Equation(s):
// \d_cache_inst|CPU_address_hold[6]~22_combout  = (\d_cache_inst|CPU_address_hold [6] & (!\d_cache_inst|CPU_address_hold[5]~21 )) # (!\d_cache_inst|CPU_address_hold [6] & ((\d_cache_inst|CPU_address_hold[5]~21 ) # (GND)))
// \d_cache_inst|CPU_address_hold[6]~23  = CARRY((!\d_cache_inst|CPU_address_hold[5]~21 ) # (!\d_cache_inst|CPU_address_hold [6]))

	.dataa(\d_cache_inst|CPU_address_hold [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d_cache_inst|CPU_address_hold[5]~21 ),
	.combout(\d_cache_inst|CPU_address_hold[6]~22_combout ),
	.cout(\d_cache_inst|CPU_address_hold[6]~23 ));
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold[6]~22 .lut_mask = 16'h5A5F;
defparam \d_cache_inst|CPU_address_hold[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y12_N11
dffeas \d_cache_inst|CPU_address_hold[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\d_cache_inst|CPU_address_hold[6]~22_combout ),
	.asdata(\CPU_inst|reg_file0|ivr_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d_cache_inst|CPU_address_hold[12]~35_combout ),
	.sload(\d_cache_inst|always0~0_combout ),
	.ena(\d_cache_inst|CPU_address_hold[12]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|CPU_address_hold [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold[6] .is_wysiwyg = "true";
defparam \d_cache_inst|CPU_address_hold[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N12
cycloneive_lcell_comb \d_cache_inst|CPU_address_hold[7]~24 (
// Equation(s):
// \d_cache_inst|CPU_address_hold[7]~24_combout  = (\d_cache_inst|CPU_address_hold [7] & (\d_cache_inst|CPU_address_hold[6]~23  $ (GND))) # (!\d_cache_inst|CPU_address_hold [7] & (!\d_cache_inst|CPU_address_hold[6]~23  & VCC))
// \d_cache_inst|CPU_address_hold[7]~25  = CARRY((\d_cache_inst|CPU_address_hold [7] & !\d_cache_inst|CPU_address_hold[6]~23 ))

	.dataa(\d_cache_inst|CPU_address_hold [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d_cache_inst|CPU_address_hold[6]~23 ),
	.combout(\d_cache_inst|CPU_address_hold[7]~24_combout ),
	.cout(\d_cache_inst|CPU_address_hold[7]~25 ));
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold[7]~24 .lut_mask = 16'hA50A;
defparam \d_cache_inst|CPU_address_hold[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y12_N13
dffeas \d_cache_inst|CPU_address_hold[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\d_cache_inst|CPU_address_hold[7]~24_combout ),
	.asdata(\CPU_inst|reg_file0|ivr_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d_cache_inst|CPU_address_hold[12]~35_combout ),
	.sload(\d_cache_inst|always0~0_combout ),
	.ena(\d_cache_inst|CPU_address_hold[12]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|CPU_address_hold [7]),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold[7] .is_wysiwyg = "true";
defparam \d_cache_inst|CPU_address_hold[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N14
cycloneive_lcell_comb \d_cache_inst|CPU_address_hold[8]~26 (
// Equation(s):
// \d_cache_inst|CPU_address_hold[8]~26_combout  = (\d_cache_inst|CPU_address_hold [8] & (!\d_cache_inst|CPU_address_hold[7]~25 )) # (!\d_cache_inst|CPU_address_hold [8] & ((\d_cache_inst|CPU_address_hold[7]~25 ) # (GND)))
// \d_cache_inst|CPU_address_hold[8]~27  = CARRY((!\d_cache_inst|CPU_address_hold[7]~25 ) # (!\d_cache_inst|CPU_address_hold [8]))

	.dataa(\d_cache_inst|CPU_address_hold [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d_cache_inst|CPU_address_hold[7]~25 ),
	.combout(\d_cache_inst|CPU_address_hold[8]~26_combout ),
	.cout(\d_cache_inst|CPU_address_hold[8]~27 ));
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold[8]~26 .lut_mask = 16'h5A5F;
defparam \d_cache_inst|CPU_address_hold[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y12_N15
dffeas \d_cache_inst|CPU_address_hold[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\d_cache_inst|CPU_address_hold[8]~26_combout ),
	.asdata(\CPU_inst|reg_file0|ivl_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d_cache_inst|CPU_address_hold[12]~35_combout ),
	.sload(\d_cache_inst|always0~0_combout ),
	.ena(\d_cache_inst|CPU_address_hold[12]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|CPU_address_hold [8]),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold[8] .is_wysiwyg = "true";
defparam \d_cache_inst|CPU_address_hold[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N16
cycloneive_lcell_comb \d_cache_inst|CPU_address_hold[9]~28 (
// Equation(s):
// \d_cache_inst|CPU_address_hold[9]~28_combout  = (\d_cache_inst|CPU_address_hold [9] & (\d_cache_inst|CPU_address_hold[8]~27  $ (GND))) # (!\d_cache_inst|CPU_address_hold [9] & (!\d_cache_inst|CPU_address_hold[8]~27  & VCC))
// \d_cache_inst|CPU_address_hold[9]~29  = CARRY((\d_cache_inst|CPU_address_hold [9] & !\d_cache_inst|CPU_address_hold[8]~27 ))

	.dataa(gnd),
	.datab(\d_cache_inst|CPU_address_hold [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d_cache_inst|CPU_address_hold[8]~27 ),
	.combout(\d_cache_inst|CPU_address_hold[9]~28_combout ),
	.cout(\d_cache_inst|CPU_address_hold[9]~29 ));
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold[9]~28 .lut_mask = 16'hC30C;
defparam \d_cache_inst|CPU_address_hold[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y12_N17
dffeas \d_cache_inst|CPU_address_hold[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\d_cache_inst|CPU_address_hold[9]~28_combout ),
	.asdata(\CPU_inst|reg_file0|ivl_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d_cache_inst|CPU_address_hold[12]~35_combout ),
	.sload(\d_cache_inst|always0~0_combout ),
	.ena(\d_cache_inst|CPU_address_hold[12]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|CPU_address_hold [9]),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold[9] .is_wysiwyg = "true";
defparam \d_cache_inst|CPU_address_hold[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N18
cycloneive_lcell_comb \d_cache_inst|CPU_address_hold[10]~30 (
// Equation(s):
// \d_cache_inst|CPU_address_hold[10]~30_combout  = (\d_cache_inst|CPU_address_hold [10] & (!\d_cache_inst|CPU_address_hold[9]~29 )) # (!\d_cache_inst|CPU_address_hold [10] & ((\d_cache_inst|CPU_address_hold[9]~29 ) # (GND)))
// \d_cache_inst|CPU_address_hold[10]~31  = CARRY((!\d_cache_inst|CPU_address_hold[9]~29 ) # (!\d_cache_inst|CPU_address_hold [10]))

	.dataa(gnd),
	.datab(\d_cache_inst|CPU_address_hold [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d_cache_inst|CPU_address_hold[9]~29 ),
	.combout(\d_cache_inst|CPU_address_hold[10]~30_combout ),
	.cout(\d_cache_inst|CPU_address_hold[10]~31 ));
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold[10]~30 .lut_mask = 16'h3C3F;
defparam \d_cache_inst|CPU_address_hold[10]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y12_N19
dffeas \d_cache_inst|CPU_address_hold[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\d_cache_inst|CPU_address_hold[10]~30_combout ),
	.asdata(\CPU_inst|reg_file0|ivl_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d_cache_inst|CPU_address_hold[12]~35_combout ),
	.sload(\d_cache_inst|always0~0_combout ),
	.ena(\d_cache_inst|CPU_address_hold[12]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|CPU_address_hold [10]),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold[10] .is_wysiwyg = "true";
defparam \d_cache_inst|CPU_address_hold[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N21
dffeas \d_cache_inst|CPU_address_hold[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\d_cache_inst|CPU_address_hold[11]~37_combout ),
	.asdata(\CPU_inst|reg_file0|ivl_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d_cache_inst|CPU_address_hold[12]~35_combout ),
	.sload(\d_cache_inst|always0~0_combout ),
	.ena(\d_cache_inst|CPU_address_hold[12]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|CPU_address_hold [11]),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold[11] .is_wysiwyg = "true";
defparam \d_cache_inst|CPU_address_hold[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N0
cycloneive_lcell_comb \d_cache_inst|CPU_address_hold[12]~32 (
// Equation(s):
// \d_cache_inst|CPU_address_hold[12]~32_combout  = (\d_cache_inst|CPU_address_hold [7] & (\d_cache_inst|CPU_address_hold [6] & (\d_cache_inst|CPU_address_hold [5] & \d_cache_inst|CPU_address_hold [4])))

	.dataa(\d_cache_inst|CPU_address_hold [7]),
	.datab(\d_cache_inst|CPU_address_hold [6]),
	.datac(\d_cache_inst|CPU_address_hold [5]),
	.datad(\d_cache_inst|CPU_address_hold [4]),
	.cin(gnd),
	.combout(\d_cache_inst|CPU_address_hold[12]~32_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold[12]~32 .lut_mask = 16'h8000;
defparam \d_cache_inst|CPU_address_hold[12]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N0
cycloneive_lcell_comb \d_cache_inst|CPU_address_hold[12]~33 (
// Equation(s):
// \d_cache_inst|CPU_address_hold[12]~33_combout  = (\d_cache_inst|CPU_address_hold [8] & (\d_cache_inst|CPU_address_hold [9] & (\d_cache_inst|CPU_address_hold [3] & \d_cache_inst|CPU_address_hold[12]~32_combout )))

	.dataa(\d_cache_inst|CPU_address_hold [8]),
	.datab(\d_cache_inst|CPU_address_hold [9]),
	.datac(\d_cache_inst|CPU_address_hold [3]),
	.datad(\d_cache_inst|CPU_address_hold[12]~32_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|CPU_address_hold[12]~33_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold[12]~33 .lut_mask = 16'h8000;
defparam \d_cache_inst|CPU_address_hold[12]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N2
cycloneive_lcell_comb \d_cache_inst|CPU_address_hold[12]~34 (
// Equation(s):
// \d_cache_inst|CPU_address_hold[12]~34_combout  = (!\d_cache_inst|always0~0_combout  & (\d_cache_inst|CPU_address_hold [11] & (\d_cache_inst|CPU_address_hold[12]~33_combout  & \d_cache_inst|CPU_address_hold [10])))

	.dataa(\d_cache_inst|always0~0_combout ),
	.datab(\d_cache_inst|CPU_address_hold [11]),
	.datac(\d_cache_inst|CPU_address_hold[12]~33_combout ),
	.datad(\d_cache_inst|CPU_address_hold [10]),
	.cin(gnd),
	.combout(\d_cache_inst|CPU_address_hold[12]~34_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold[12]~34 .lut_mask = 16'h4000;
defparam \d_cache_inst|CPU_address_hold[12]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N14
cycloneive_lcell_comb \d_cache_inst|reset_active~0 (
// Equation(s):
// \d_cache_inst|reset_active~0_combout  = ((\d_cache_inst|CPU_address_hold[12]~34_combout  & \arbiter_inst|arbiter_p2_ready~q )) # (!\d_cache_inst|CPU_address_hold[12]~15_combout )

	.dataa(\d_cache_inst|CPU_address_hold[12]~15_combout ),
	.datab(\d_cache_inst|CPU_address_hold[12]~34_combout ),
	.datac(gnd),
	.datad(\arbiter_inst|arbiter_p2_ready~q ),
	.cin(gnd),
	.combout(\d_cache_inst|reset_active~0_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|reset_active~0 .lut_mask = 16'hDD55;
defparam \d_cache_inst|reset_active~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N17
dffeas \d_cache_inst|flush_active (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\MSC_inst|p2_flush~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d_cache_inst|reset_active~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|flush_active~q ),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|flush_active .is_wysiwyg = "true";
defparam \d_cache_inst|flush_active .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N6
cycloneive_lcell_comb \d_cache_inst|CPU_data_hold[0]~3 (
// Equation(s):
// \d_cache_inst|CPU_data_hold[0]~3_combout  = (!\d_cache_inst|flush_active~q  & (!\MSC_inst|p2_reset~combout  & (!\MSC_inst|p2_flush~combout  & !\d_cache_inst|reset_active~q )))

	.dataa(\d_cache_inst|flush_active~q ),
	.datab(\MSC_inst|p2_reset~combout ),
	.datac(\MSC_inst|p2_flush~combout ),
	.datad(\d_cache_inst|reset_active~q ),
	.cin(gnd),
	.combout(\d_cache_inst|CPU_data_hold[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|CPU_data_hold[0]~3 .lut_mask = 16'h0001;
defparam \d_cache_inst|CPU_data_hold[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N1
dffeas \d_cache_inst|byte_address[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|reg_file0|ivr_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d_cache_inst|CPU_data_hold[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|byte_address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|byte_address[0] .is_wysiwyg = "true";
defparam \d_cache_inst|byte_address[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N2
cycloneive_lcell_comb \d_cache_inst|Decoder62~6 (
// Equation(s):
// \d_cache_inst|Decoder62~6_combout  = (!\d_cache_inst|byte_address [0] & (!\d_cache_inst|byte_address [1] & !\d_cache_inst|byte_address [2]))

	.dataa(\d_cache_inst|byte_address [0]),
	.datab(\d_cache_inst|byte_address [1]),
	.datac(gnd),
	.datad(\d_cache_inst|byte_address [2]),
	.cin(gnd),
	.combout(\d_cache_inst|Decoder62~6_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|Decoder62~6 .lut_mask = 16'h0011;
defparam \d_cache_inst|Decoder62~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N16
cycloneive_lcell_comb \d_cache_inst|cache_d[0]~134 (
// Equation(s):
// \d_cache_inst|cache_d[0]~134_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~6_combout  & ((\d_cache_inst|CPU_data_hold [0]))) # (!\d_cache_inst|Decoder62~6_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [0]))))

	.dataa(\d_cache_inst|Decoder62~6_combout ),
	.datab(\d_cache_inst|always1~1_combout ),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [0]),
	.datad(\d_cache_inst|CPU_data_hold [0]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[0]~134_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[0]~134 .lut_mask = 16'hC840;
defparam \d_cache_inst|cache_d[0]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N0
cycloneive_lcell_comb \d_cache_inst|cache_d[0]~198 (
// Equation(s):
// \d_cache_inst|cache_d[0]~198_combout  = (\d_cache_inst|cache_d[0]~134_combout ) # ((\arbiter_inst|arbiter_p2_ready~q  & (\d_cache_inst|fetch_active~q  & \arbiter_inst|port2_from_mem[0][0]~q )))

	.dataa(\arbiter_inst|arbiter_p2_ready~q ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\arbiter_inst|port2_from_mem[0][0]~q ),
	.datad(\d_cache_inst|cache_d[0]~134_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[0]~198_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[0]~198 .lut_mask = 16'hFF80;
defparam \d_cache_inst|cache_d[0]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N16
cycloneive_lcell_comb \CPU_inst|IV_in~24 (
// Equation(s):
// \CPU_inst|IV_in~24_combout  = (\d_cache_inst|byte_address [1] & (((\d_cache_inst|byte_address [0])))) # (!\d_cache_inst|byte_address [1] & ((\d_cache_inst|byte_address [0] & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [9])) # 
// (!\d_cache_inst|byte_address [0] & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [1])))))

	.dataa(\d_cache_inst|byte_address [1]),
	.datab(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [9]),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [1]),
	.datad(\d_cache_inst|byte_address [0]),
	.cin(gnd),
	.combout(\CPU_inst|IV_in~24_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in~24 .lut_mask = 16'hEE50;
defparam \CPU_inst|IV_in~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N26
cycloneive_lcell_comb \CPU_inst|IV_in~25 (
// Equation(s):
// \CPU_inst|IV_in~25_combout  = (\d_cache_inst|byte_address [1] & ((\CPU_inst|IV_in~24_combout  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [25]))) # (!\CPU_inst|IV_in~24_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [17])))) # (!\d_cache_inst|byte_address [1] & (((\CPU_inst|IV_in~24_combout ))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [17]),
	.datab(\d_cache_inst|byte_address [1]),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [25]),
	.datad(\CPU_inst|IV_in~24_combout ),
	.cin(gnd),
	.combout(\CPU_inst|IV_in~25_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in~25 .lut_mask = 16'hF388;
defparam \CPU_inst|IV_in~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N12
cycloneive_lcell_comb \CPU_inst|IV_in~26 (
// Equation(s):
// \CPU_inst|IV_in~26_combout  = (\d_cache_inst|byte_address [0] & (((\d_cache_inst|byte_address [1])))) # (!\d_cache_inst|byte_address [0] & ((\d_cache_inst|byte_address [1] & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [49])) # 
// (!\d_cache_inst|byte_address [1] & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [33])))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [49]),
	.datab(\d_cache_inst|byte_address [0]),
	.datac(\d_cache_inst|byte_address [1]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [33]),
	.cin(gnd),
	.combout(\CPU_inst|IV_in~26_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in~26 .lut_mask = 16'hE3E0;
defparam \CPU_inst|IV_in~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N6
cycloneive_lcell_comb \CPU_inst|IV_in~27 (
// Equation(s):
// \CPU_inst|IV_in~27_combout  = (\CPU_inst|IV_in~26_combout  & (((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [57]) # (!\d_cache_inst|byte_address [0])))) # (!\CPU_inst|IV_in~26_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [41] & ((\d_cache_inst|byte_address [0]))))

	.dataa(\CPU_inst|IV_in~26_combout ),
	.datab(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [41]),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [57]),
	.datad(\d_cache_inst|byte_address [0]),
	.cin(gnd),
	.combout(\CPU_inst|IV_in~27_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in~27 .lut_mask = 16'hE4AA;
defparam \CPU_inst|IV_in~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N24
cycloneive_lcell_comb \CPU_inst|IV_in[1]~1 (
// Equation(s):
// \CPU_inst|IV_in[1]~1_combout  = (\d_cache_inst|byte_address [2] & ((\CPU_inst|IV_in~27_combout ))) # (!\d_cache_inst|byte_address [2] & (\CPU_inst|IV_in~25_combout ))

	.dataa(\CPU_inst|IV_in~25_combout ),
	.datab(\CPU_inst|IV_in~27_combout ),
	.datac(gnd),
	.datad(\d_cache_inst|byte_address [2]),
	.cin(gnd),
	.combout(\CPU_inst|IV_in[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in[1]~1 .lut_mask = 16'hCCAA;
defparam \CPU_inst|IV_in[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y11_N18
cycloneive_lcell_comb \timer_inst|WideOr1 (
// Equation(s):
// \timer_inst|WideOr1~combout  = (\timer_inst|WideOr1~0_combout ) # (\timer_inst|WideOr1~1_combout )

	.dataa(gnd),
	.datab(\timer_inst|WideOr1~0_combout ),
	.datac(\timer_inst|WideOr1~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\timer_inst|WideOr1~combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|WideOr1 .lut_mask = 16'hFCFC;
defparam \timer_inst|WideOr1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y11_N0
cycloneive_lcell_comb \timer_inst|Mux7~0 (
// Equation(s):
// \timer_inst|Mux7~0_combout  = (\CPU_inst|reg_file0|ivr_reg [0] & ((\timer_inst|counter [9]) # ((\CPU_inst|reg_file0|ivr_reg [1])))) # (!\CPU_inst|reg_file0|ivr_reg [0] & (((\timer_inst|counter [1] & !\CPU_inst|reg_file0|ivr_reg [1]))))

	.dataa(\timer_inst|counter [9]),
	.datab(\CPU_inst|reg_file0|ivr_reg [0]),
	.datac(\timer_inst|counter [1]),
	.datad(\CPU_inst|reg_file0|ivr_reg [1]),
	.cin(gnd),
	.combout(\timer_inst|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|Mux7~0 .lut_mask = 16'hCCB8;
defparam \timer_inst|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y11_N16
cycloneive_lcell_comb \timer_inst|Mux7~1 (
// Equation(s):
// \timer_inst|Mux7~1_combout  = (\CPU_inst|reg_file0|ivr_reg [1] & ((\timer_inst|Mux7~0_combout  & (\timer_inst|WideOr1~combout )) # (!\timer_inst|Mux7~0_combout  & ((\timer_inst|counter [17]))))) # (!\CPU_inst|reg_file0|ivr_reg [1] & 
// (((\timer_inst|Mux7~0_combout ))))

	.dataa(\CPU_inst|reg_file0|ivr_reg [1]),
	.datab(\timer_inst|WideOr1~combout ),
	.datac(\timer_inst|counter [17]),
	.datad(\timer_inst|Mux7~0_combout ),
	.cin(gnd),
	.combout(\timer_inst|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|Mux7~1 .lut_mask = 16'hDDA0;
defparam \timer_inst|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y11_N17
dffeas \timer_inst|to_cpu[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\timer_inst|Mux7~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\timer_inst|to_cpu[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|to_cpu [1]),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|to_cpu[1] .is_wysiwyg = "true";
defparam \timer_inst|to_cpu[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y11_N30
cycloneive_lcell_comb \serial_inst|UART_inst|rx_data~5 (
// Equation(s):
// \serial_inst|UART_inst|rx_data~5_combout  = (\rst~q  & !\serial_inst|UART_inst|rx_frame [2])

	.dataa(\rst~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\serial_inst|UART_inst|rx_frame [2]),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_data~5_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_data~5 .lut_mask = 16'h00AA;
defparam \serial_inst|UART_inst|rx_data~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y11_N31
dffeas \serial_inst|UART_inst|rx_data[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_data~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|UART_inst|rx_data[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_data[1] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_data[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y10_N9
dffeas \serial_inst|rx_queue|queue_mem~49 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~49 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~49 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y10_N11
dffeas \serial_inst|rx_queue|queue_mem~33 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~33 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N10
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~84 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~84_combout  = (\serial_inst|rx_queue|read_addr [1] & ((\serial_inst|rx_queue|queue_mem~49_q ) # ((\serial_inst|rx_queue|read_addr [0])))) # (!\serial_inst|rx_queue|read_addr [1] & (((\serial_inst|rx_queue|queue_mem~33_q  & 
// !\serial_inst|rx_queue|read_addr [0]))))

	.dataa(\serial_inst|rx_queue|read_addr [1]),
	.datab(\serial_inst|rx_queue|queue_mem~49_q ),
	.datac(\serial_inst|rx_queue|queue_mem~33_q ),
	.datad(\serial_inst|rx_queue|read_addr [0]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~84_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~84 .lut_mask = 16'hAAD8;
defparam \serial_inst|rx_queue|queue_mem~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N3
dffeas \serial_inst|rx_queue|queue_mem~57 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~57 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~57 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y10_N17
dffeas \serial_inst|rx_queue|queue_mem~41 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~41 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~41 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N2
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~85 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~85_combout  = (\serial_inst|rx_queue|queue_mem~84_combout  & (((\serial_inst|rx_queue|queue_mem~57_q )) # (!\serial_inst|rx_queue|read_addr [0]))) # (!\serial_inst|rx_queue|queue_mem~84_combout  & 
// (\serial_inst|rx_queue|read_addr [0] & ((\serial_inst|rx_queue|queue_mem~41_q ))))

	.dataa(\serial_inst|rx_queue|queue_mem~84_combout ),
	.datab(\serial_inst|rx_queue|read_addr [0]),
	.datac(\serial_inst|rx_queue|queue_mem~57_q ),
	.datad(\serial_inst|rx_queue|queue_mem~41_q ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~85_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~85 .lut_mask = 16'hE6A2;
defparam \serial_inst|rx_queue|queue_mem~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y9_N19
dffeas \serial_inst|rx_queue|queue_mem~1 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~1 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N24
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~9feeder (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~9feeder_combout  = \serial_inst|UART_inst|rx_data [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serial_inst|UART_inst|rx_data [1]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~9feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~9feeder .lut_mask = 16'hFF00;
defparam \serial_inst|rx_queue|queue_mem~9feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y9_N25
dffeas \serial_inst|rx_queue|queue_mem~9 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|queue_mem~9feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|rx_queue|queue_mem~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~9 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N18
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~82 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~82_combout  = (\serial_inst|rx_queue|read_addr [0] & ((\serial_inst|rx_queue|read_addr [1]) # ((\serial_inst|rx_queue|queue_mem~9_q )))) # (!\serial_inst|rx_queue|read_addr [0] & (!\serial_inst|rx_queue|read_addr [1] & 
// (\serial_inst|rx_queue|queue_mem~1_q )))

	.dataa(\serial_inst|rx_queue|read_addr [0]),
	.datab(\serial_inst|rx_queue|read_addr [1]),
	.datac(\serial_inst|rx_queue|queue_mem~1_q ),
	.datad(\serial_inst|rx_queue|queue_mem~9_q ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~82_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~82 .lut_mask = 16'hBA98;
defparam \serial_inst|rx_queue|queue_mem~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N19
dffeas \serial_inst|rx_queue|queue_mem~25 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~25 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~25 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y9_N1
dffeas \serial_inst|rx_queue|queue_mem~17 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~17 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N18
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~83 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~83_combout  = (\serial_inst|rx_queue|read_addr [1] & ((\serial_inst|rx_queue|queue_mem~82_combout  & (\serial_inst|rx_queue|queue_mem~25_q )) # (!\serial_inst|rx_queue|queue_mem~82_combout  & 
// ((\serial_inst|rx_queue|queue_mem~17_q ))))) # (!\serial_inst|rx_queue|read_addr [1] & (\serial_inst|rx_queue|queue_mem~82_combout ))

	.dataa(\serial_inst|rx_queue|read_addr [1]),
	.datab(\serial_inst|rx_queue|queue_mem~82_combout ),
	.datac(\serial_inst|rx_queue|queue_mem~25_q ),
	.datad(\serial_inst|rx_queue|queue_mem~17_q ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~83_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~83 .lut_mask = 16'hE6C4;
defparam \serial_inst|rx_queue|queue_mem~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N28
cycloneive_lcell_comb \serial_inst|to_CPU[1]~1 (
// Equation(s):
// \serial_inst|to_CPU[1]~1_combout  = (\serial_inst|rx_queue|read_addr [2] & (\serial_inst|rx_queue|queue_mem~85_combout )) # (!\serial_inst|rx_queue|read_addr [2] & ((\serial_inst|rx_queue|queue_mem~83_combout )))

	.dataa(\serial_inst|rx_queue|read_addr [2]),
	.datab(\serial_inst|rx_queue|queue_mem~85_combout ),
	.datac(gnd),
	.datad(\serial_inst|rx_queue|queue_mem~83_combout ),
	.cin(gnd),
	.combout(\serial_inst|to_CPU[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|to_CPU[1]~1 .lut_mask = 16'hDD88;
defparam \serial_inst|to_CPU[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N0
cycloneive_lcell_comb \serial_inst|rx_overwrite~0 (
// Equation(s):
// \serial_inst|rx_overwrite~0_combout  = (\serial_inst|rx_overwrite~q  & (((!\WideAnd2~combout ) # (!\CPU_inst|reg_file0|ivr_reg [0])) # (!\IO_ren~1_combout )))

	.dataa(\IO_ren~1_combout ),
	.datab(\CPU_inst|reg_file0|ivr_reg [0]),
	.datac(\serial_inst|rx_overwrite~q ),
	.datad(\WideAnd2~combout ),
	.cin(gnd),
	.combout(\serial_inst|rx_overwrite~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_overwrite~0 .lut_mask = 16'h70F0;
defparam \serial_inst|rx_overwrite~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N8
cycloneive_lcell_comb \serial_inst|rx_overwrite~1 (
// Equation(s):
// \serial_inst|rx_overwrite~1_combout  = (\serial_inst|rx_overwrite~0_combout ) # ((\serial_inst|rx_queue|full~2_combout  & \serial_inst|UART_inst|rx_ready~q ))

	.dataa(\serial_inst|rx_queue|full~2_combout ),
	.datab(gnd),
	.datac(\serial_inst|UART_inst|rx_ready~q ),
	.datad(\serial_inst|rx_overwrite~0_combout ),
	.cin(gnd),
	.combout(\serial_inst|rx_overwrite~1_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_overwrite~1 .lut_mask = 16'hFFA0;
defparam \serial_inst|rx_overwrite~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N9
dffeas \serial_inst|rx_overwrite (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|rx_overwrite~1_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_overwrite~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_overwrite .is_wysiwyg = "true";
defparam \serial_inst|rx_overwrite .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y13_N29
dffeas \serial_inst|to_CPU[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|to_CPU[1]~1_combout ),
	.asdata(\serial_inst|rx_overwrite~q ),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|reg_file0|ivr_reg [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|to_CPU [1]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|to_CPU[1] .is_wysiwyg = "true";
defparam \serial_inst|to_CPU[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N26
cycloneive_lcell_comb \to_CPU_left[1]~17 (
// Equation(s):
// \to_CPU_left[1]~17_combout  = (\timer_inst|to_cpu [1] & ((\prev_timer_en~q ) # ((\serial_inst|to_CPU [1] & \prev_serial_en~q )))) # (!\timer_inst|to_cpu [1] & (\serial_inst|to_CPU [1] & ((\prev_serial_en~q ))))

	.dataa(\timer_inst|to_cpu [1]),
	.datab(\serial_inst|to_CPU [1]),
	.datac(\prev_timer_en~q ),
	.datad(\prev_serial_en~q ),
	.cin(gnd),
	.combout(\to_CPU_left[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \to_CPU_left[1]~17 .lut_mask = 16'hECA0;
defparam \to_CPU_left[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N8
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|rx_data~5 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|rx_data~5_combout  = (\rst~q  & \keyboard_inst|ps2_host_inst|rx_shift_reg [3])

	.dataa(gnd),
	.datab(\rst~q ),
	.datac(\keyboard_inst|ps2_host_inst|rx_shift_reg [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|rx_data~5_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_data~5 .lut_mask = 16'hC0C0;
defparam \keyboard_inst|ps2_host_inst|rx_data~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N9
dffeas \keyboard_inst|ps2_host_inst|rx_data[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|rx_data~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard_inst|ps2_host_inst|rx_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|rx_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_data[1] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|rx_data[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N19
dffeas \keyboard_inst|rx_queue|queue_mem~1 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~1 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N8
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~9feeder (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~9feeder_combout  = \keyboard_inst|ps2_host_inst|rx_data [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyboard_inst|ps2_host_inst|rx_data [1]),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~9feeder_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~9feeder .lut_mask = 16'hFF00;
defparam \keyboard_inst|rx_queue|queue_mem~9feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N9
dffeas \keyboard_inst|rx_queue|queue_mem~9 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|rx_queue|queue_mem~9feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard_inst|rx_queue|queue_mem~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~9 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N18
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~82 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~82_combout  = (\keyboard_inst|rx_queue|read_addr [1] & (\keyboard_inst|rx_queue|read_addr [0])) # (!\keyboard_inst|rx_queue|read_addr [1] & ((\keyboard_inst|rx_queue|read_addr [0] & ((\keyboard_inst|rx_queue|queue_mem~9_q 
// ))) # (!\keyboard_inst|rx_queue|read_addr [0] & (\keyboard_inst|rx_queue|queue_mem~1_q ))))

	.dataa(\keyboard_inst|rx_queue|read_addr [1]),
	.datab(\keyboard_inst|rx_queue|read_addr [0]),
	.datac(\keyboard_inst|rx_queue|queue_mem~1_q ),
	.datad(\keyboard_inst|rx_queue|queue_mem~9_q ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~82_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~82 .lut_mask = 16'hDC98;
defparam \keyboard_inst|rx_queue|queue_mem~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N11
dffeas \keyboard_inst|rx_queue|queue_mem~25 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~25 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~25 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N1
dffeas \keyboard_inst|rx_queue|queue_mem~17 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~17 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N10
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~83 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~83_combout  = (\keyboard_inst|rx_queue|read_addr [1] & ((\keyboard_inst|rx_queue|queue_mem~82_combout  & (\keyboard_inst|rx_queue|queue_mem~25_q )) # (!\keyboard_inst|rx_queue|queue_mem~82_combout  & 
// ((\keyboard_inst|rx_queue|queue_mem~17_q ))))) # (!\keyboard_inst|rx_queue|read_addr [1] & (\keyboard_inst|rx_queue|queue_mem~82_combout ))

	.dataa(\keyboard_inst|rx_queue|read_addr [1]),
	.datab(\keyboard_inst|rx_queue|queue_mem~82_combout ),
	.datac(\keyboard_inst|rx_queue|queue_mem~25_q ),
	.datad(\keyboard_inst|rx_queue|queue_mem~17_q ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~83_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~83 .lut_mask = 16'hE6C4;
defparam \keyboard_inst|rx_queue|queue_mem~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N17
dffeas \keyboard_inst|rx_queue|queue_mem~41 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~41 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~41 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y9_N9
dffeas \keyboard_inst|rx_queue|queue_mem~49 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~49 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~49 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y9_N19
dffeas \keyboard_inst|rx_queue|queue_mem~33 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~33 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N18
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~84 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~84_combout  = (\keyboard_inst|rx_queue|read_addr [1] & ((\keyboard_inst|rx_queue|queue_mem~49_q ) # ((\keyboard_inst|rx_queue|read_addr [0])))) # (!\keyboard_inst|rx_queue|read_addr [1] & 
// (((\keyboard_inst|rx_queue|queue_mem~33_q  & !\keyboard_inst|rx_queue|read_addr [0]))))

	.dataa(\keyboard_inst|rx_queue|read_addr [1]),
	.datab(\keyboard_inst|rx_queue|queue_mem~49_q ),
	.datac(\keyboard_inst|rx_queue|queue_mem~33_q ),
	.datad(\keyboard_inst|rx_queue|read_addr [0]),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~84_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~84 .lut_mask = 16'hAAD8;
defparam \keyboard_inst|rx_queue|queue_mem~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N27
dffeas \keyboard_inst|rx_queue|queue_mem~57 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~57 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~57 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N26
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~85 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~85_combout  = (\keyboard_inst|rx_queue|queue_mem~84_combout  & (((\keyboard_inst|rx_queue|queue_mem~57_q ) # (!\keyboard_inst|rx_queue|read_addr [0])))) # (!\keyboard_inst|rx_queue|queue_mem~84_combout  & 
// (\keyboard_inst|rx_queue|queue_mem~41_q  & ((\keyboard_inst|rx_queue|read_addr [0]))))

	.dataa(\keyboard_inst|rx_queue|queue_mem~41_q ),
	.datab(\keyboard_inst|rx_queue|queue_mem~84_combout ),
	.datac(\keyboard_inst|rx_queue|queue_mem~57_q ),
	.datad(\keyboard_inst|rx_queue|read_addr [0]),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~85_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~85 .lut_mask = 16'hE2CC;
defparam \keyboard_inst|rx_queue|queue_mem~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N30
cycloneive_lcell_comb \keyboard_inst|to_CPU[1]~1 (
// Equation(s):
// \keyboard_inst|to_CPU[1]~1_combout  = (\keyboard_inst|rx_queue|read_addr [2] & ((\keyboard_inst|rx_queue|queue_mem~85_combout ))) # (!\keyboard_inst|rx_queue|read_addr [2] & (\keyboard_inst|rx_queue|queue_mem~83_combout ))

	.dataa(\keyboard_inst|rx_queue|read_addr [2]),
	.datab(\keyboard_inst|rx_queue|queue_mem~83_combout ),
	.datac(gnd),
	.datad(\keyboard_inst|rx_queue|queue_mem~85_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|to_CPU[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|to_CPU[1]~1 .lut_mask = 16'hEE44;
defparam \keyboard_inst|to_CPU[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N20
cycloneive_lcell_comb \keyboard_inst|rx_overwrite~0 (
// Equation(s):
// \keyboard_inst|rx_overwrite~0_combout  = (\keyboard_inst|rx_overwrite~q  & (((!\IO_ren~1_combout ) # (!\keyboard_en~combout )) # (!\CPU_inst|reg_file0|ivr_reg [0])))

	.dataa(\CPU_inst|reg_file0|ivr_reg [0]),
	.datab(\keyboard_en~combout ),
	.datac(\keyboard_inst|rx_overwrite~q ),
	.datad(\IO_ren~1_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_overwrite~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_overwrite~0 .lut_mask = 16'h70F0;
defparam \keyboard_inst|rx_overwrite~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N22
cycloneive_lcell_comb \keyboard_inst|rx_overwrite~1 (
// Equation(s):
// \keyboard_inst|rx_overwrite~1_combout  = (\keyboard_inst|rx_overwrite~0_combout ) # ((\keyboard_inst|ps2_host_inst|rx_ready~q  & \keyboard_inst|rx_queue|full~2_combout ))

	.dataa(\keyboard_inst|ps2_host_inst|rx_ready~q ),
	.datab(gnd),
	.datac(\keyboard_inst|rx_queue|full~2_combout ),
	.datad(\keyboard_inst|rx_overwrite~0_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_overwrite~1_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_overwrite~1 .lut_mask = 16'hFFA0;
defparam \keyboard_inst|rx_overwrite~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N23
dffeas \keyboard_inst|rx_overwrite (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|rx_overwrite~1_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_overwrite~q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_overwrite .is_wysiwyg = "true";
defparam \keyboard_inst|rx_overwrite .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y9_N31
dffeas \keyboard_inst|to_CPU[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|to_CPU[1]~1_combout ),
	.asdata(\keyboard_inst|rx_overwrite~q ),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|reg_file0|ivr_reg [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|to_CPU [1]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|to_CPU[1] .is_wysiwyg = "true";
defparam \keyboard_inst|to_CPU[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y9_N0
cycloneive_ram_block \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\VGA_WrEn~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\CPU_inst|shift_merge0|LBD_reg [7],\CPU_inst|shift_merge0|LBD_reg [1]}),
	.portaaddr({\CPU_inst|reg_file0|ivl_reg [3],\CPU_inst|reg_file0|ivl_reg [2],\CPU_inst|reg_file0|ivl_reg [1],\CPU_inst|reg_file0|ivl_reg [0],\CPU_inst|reg_file0|ivr_reg [7],\CPU_inst|reg_file0|ivr_reg [6],\CPU_inst|reg_file0|ivr_reg [5],\CPU_inst|reg_file0|ivr_reg [4],\CPU_inst|reg_file0|ivr_reg [3],
\CPU_inst|reg_file0|ivr_reg [2],\CPU_inst|reg_file0|ivr_reg [1],\CPU_inst|reg_file0|ivr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout ,\~GND~combout }),
	.portbaddr({\VGA_inst|VDG|DA [11],\VGA_inst|VDG|DA [10],\VGA_inst|VDG|DA [9],\VGA_inst|VDG|DA [8],\VGA_inst|VDG|DA [7],\VGA_inst|VDG|DA [6],\VGA_inst|VDG|DA [5],\VGA_inst|VDG|DA [4],\VGA_inst|VDG|DA [3],\VGA_inst|VDG|DA [2],\VGA_inst|VDG|DA [1],\VGA_inst|VDG|DA [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ALTSYNCRAM";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "bidir_dual_port";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 12;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 2;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 4095;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 4096;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 12;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_in_clock = "clock0";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 2;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 4095;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 4096;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 8;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .port_b_write_enable_clock = "clock0";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N8
cycloneive_lcell_comb \to_CPU_left[1]~16 (
// Equation(s):
// \to_CPU_left[1]~16_combout  = (\keyboard_inst|to_CPU [1] & ((\prev_keyboard_en~q ) # ((\prev_VGA_en~q  & \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_a [1])))) # (!\keyboard_inst|to_CPU [1] & (\prev_VGA_en~q  & 
// ((\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_a [1]))))

	.dataa(\keyboard_inst|to_CPU [1]),
	.datab(\prev_VGA_en~q ),
	.datac(\prev_keyboard_en~q ),
	.datad(\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\to_CPU_left[1]~16_combout ),
	.cout());
// synopsys translate_off
defparam \to_CPU_left[1]~16 .lut_mask = 16'hECA0;
defparam \to_CPU_left[1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N8
cycloneive_lcell_comb \intcon_inst|prev_in~4 (
// Equation(s):
// \intcon_inst|prev_in~4_combout  = (!\VGA_inst|VDG|HSYNC~q ) # (!\rst~q )

	.dataa(gnd),
	.datab(\rst~q ),
	.datac(\VGA_inst|VDG|HSYNC~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\intcon_inst|prev_in~4_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|prev_in~4 .lut_mask = 16'h3F3F;
defparam \intcon_inst|prev_in~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N9
dffeas \intcon_inst|prev_in[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\intcon_inst|prev_in~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|prev_in [1]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|prev_in[1] .is_wysiwyg = "true";
defparam \intcon_inst|prev_in[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N10
cycloneive_lcell_comb \intcon_inst|status~8 (
// Equation(s):
// \intcon_inst|status~8_combout  = (!\VGA_inst|VDG|HSYNC~q  & !\intcon_inst|prev_in [1])

	.dataa(\VGA_inst|VDG|HSYNC~q ),
	.datab(gnd),
	.datac(\intcon_inst|prev_in [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\intcon_inst|status~8_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|status~8 .lut_mask = 16'h0505;
defparam \intcon_inst|status~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N24
cycloneive_lcell_comb \intcon_inst|status~9 (
// Equation(s):
// \intcon_inst|status~9_combout  = (\intcon_inst|status [1] & (((\CPU_inst|shift_merge0|LBD_reg [1]) # (\intcon_inst|always0~2_combout )))) # (!\intcon_inst|status [1] & (\intcon_inst|status~8_combout  & ((\intcon_inst|always0~2_combout ))))

	.dataa(\intcon_inst|status~8_combout ),
	.datab(\CPU_inst|shift_merge0|LBD_reg [1]),
	.datac(\intcon_inst|status [1]),
	.datad(\intcon_inst|always0~2_combout ),
	.cin(gnd),
	.combout(\intcon_inst|status~9_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|status~9 .lut_mask = 16'hFAC0;
defparam \intcon_inst|status~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N25
dffeas \intcon_inst|status[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\intcon_inst|status~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|status [1]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|status[1] .is_wysiwyg = "true";
defparam \intcon_inst|status[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N6
cycloneive_lcell_comb \intcon_inst|control~5 (
// Equation(s):
// \intcon_inst|control~5_combout  = (\rst~q  & \CPU_inst|shift_merge0|LBD_reg [1])

	.dataa(gnd),
	.datab(\rst~q ),
	.datac(\CPU_inst|shift_merge0|LBD_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\intcon_inst|control~5_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|control~5 .lut_mask = 16'hC0C0;
defparam \intcon_inst|control~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N7
dffeas \intcon_inst|control[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\intcon_inst|control~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\intcon_inst|control[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|control [1]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|control[1] .is_wysiwyg = "true";
defparam \intcon_inst|control[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N20
cycloneive_lcell_comb \intcon_inst|to_cpu~5 (
// Equation(s):
// \intcon_inst|to_cpu~5_combout  = (\CPU_inst|reg_file0|ivr_reg [0] & ((\intcon_inst|control [1]))) # (!\CPU_inst|reg_file0|ivr_reg [0] & (\intcon_inst|status [1]))

	.dataa(gnd),
	.datab(\intcon_inst|status [1]),
	.datac(\CPU_inst|reg_file0|ivr_reg [0]),
	.datad(\intcon_inst|control [1]),
	.cin(gnd),
	.combout(\intcon_inst|to_cpu~5_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|to_cpu~5 .lut_mask = 16'hFC0C;
defparam \intcon_inst|to_cpu~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N21
dffeas \intcon_inst|to_cpu[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\intcon_inst|to_cpu~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\intcon_inst|to_cpu[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|to_cpu [1]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|to_cpu[1] .is_wysiwyg = "true";
defparam \intcon_inst|to_cpu[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N20
cycloneive_lcell_comb \i2c_ri_inst|to_CPU~4 (
// Equation(s):
// \i2c_ri_inst|to_CPU~4_combout  = (!\CPU_inst|reg_file0|ivr_reg [0] & (\rst~q  & \i2c_ri_inst|i2c_phy_inst|rx_frame [2]))

	.dataa(gnd),
	.datab(\CPU_inst|reg_file0|ivr_reg [0]),
	.datac(\rst~q ),
	.datad(\i2c_ri_inst|i2c_phy_inst|rx_frame [2]),
	.cin(gnd),
	.combout(\i2c_ri_inst|to_CPU~4_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|to_CPU~4 .lut_mask = 16'h3000;
defparam \i2c_ri_inst|to_CPU~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N21
dffeas \i2c_ri_inst|to_CPU[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\i2c_ri_inst|to_CPU~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|to_CPU [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|to_CPU[1] .is_wysiwyg = "true";
defparam \i2c_ri_inst|to_CPU[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N30
cycloneive_lcell_comb \to_CPU_left[1]~18 (
// Equation(s):
// \to_CPU_left[1]~18_combout  = (\prev_intcon_en~q  & ((\intcon_inst|to_cpu [1]) # ((\prev_i2c_en~q  & \i2c_ri_inst|to_CPU [1])))) # (!\prev_intcon_en~q  & (((\prev_i2c_en~q  & \i2c_ri_inst|to_CPU [1]))))

	.dataa(\prev_intcon_en~q ),
	.datab(\intcon_inst|to_cpu [1]),
	.datac(\prev_i2c_en~q ),
	.datad(\i2c_ri_inst|to_CPU [1]),
	.cin(gnd),
	.combout(\to_CPU_left[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \to_CPU_left[1]~18 .lut_mask = 16'hF888;
defparam \to_CPU_left[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N3
dffeas \nes_joypad_inst|joypad_buttons[0][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nes_joypad_inst|data_shift[0][1]~q ),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nes_joypad_inst|joypad_buttons[0][7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nes_joypad_inst|joypad_buttons[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nes_joypad_inst|joypad_buttons[0][1] .is_wysiwyg = "true";
defparam \nes_joypad_inst|joypad_buttons[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N24
cycloneive_lcell_comb \nes_joypad_inst|joypad_buttons[1][1]~feeder (
// Equation(s):
// \nes_joypad_inst|joypad_buttons[1][1]~feeder_combout  = \nes_joypad_inst|data_shift[1][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nes_joypad_inst|data_shift[1][1]~q ),
	.cin(gnd),
	.combout(\nes_joypad_inst|joypad_buttons[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nes_joypad_inst|joypad_buttons[1][1]~feeder .lut_mask = 16'hFF00;
defparam \nes_joypad_inst|joypad_buttons[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N25
dffeas \nes_joypad_inst|joypad_buttons[1][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\nes_joypad_inst|joypad_buttons[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nes_joypad_inst|joypad_buttons[0][7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nes_joypad_inst|joypad_buttons[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nes_joypad_inst|joypad_buttons[1][1] .is_wysiwyg = "true";
defparam \nes_joypad_inst|joypad_buttons[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N2
cycloneive_lcell_comb \nes_joypad_inst|to_cpu~4 (
// Equation(s):
// \nes_joypad_inst|to_cpu~4_combout  = (\CPU_inst|reg_file0|ivr_reg [0] & ((!\nes_joypad_inst|joypad_buttons[1][1]~q ))) # (!\CPU_inst|reg_file0|ivr_reg [0] & (!\nes_joypad_inst|joypad_buttons[0][1]~q ))

	.dataa(\CPU_inst|reg_file0|ivr_reg [0]),
	.datab(gnd),
	.datac(\nes_joypad_inst|joypad_buttons[0][1]~q ),
	.datad(\nes_joypad_inst|joypad_buttons[1][1]~q ),
	.cin(gnd),
	.combout(\nes_joypad_inst|to_cpu~4_combout ),
	.cout());
// synopsys translate_off
defparam \nes_joypad_inst|to_cpu~4 .lut_mask = 16'h05AF;
defparam \nes_joypad_inst|to_cpu~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N29
dffeas \nes_joypad_inst|to_cpu[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nes_joypad_inst|to_cpu~4_combout ),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nes_joypad_inst|to_cpu [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nes_joypad_inst|to_cpu[1] .is_wysiwyg = "true";
defparam \nes_joypad_inst|to_cpu[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N28
cycloneive_lcell_comb \m_from_jp[1] (
// Equation(s):
// m_from_jp[1] = (\nes_joypad_inst|to_cpu [1] & \prev_jp_en~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\nes_joypad_inst|to_cpu [1]),
	.datad(\prev_jp_en~q ),
	.cin(gnd),
	.combout(m_from_jp[1]),
	.cout());
// synopsys translate_off
defparam \m_from_jp[1] .lut_mask = 16'hF000;
defparam \m_from_jp[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N16
cycloneive_lcell_comb \to_CPU_left[1]~19 (
// Equation(s):
// \to_CPU_left[1]~19_combout  = (\to_CPU_left[1]~17_combout ) # ((\to_CPU_left[1]~16_combout ) # ((\to_CPU_left[1]~18_combout ) # (m_from_jp[1])))

	.dataa(\to_CPU_left[1]~17_combout ),
	.datab(\to_CPU_left[1]~16_combout ),
	.datac(\to_CPU_left[1]~18_combout ),
	.datad(m_from_jp[1]),
	.cin(gnd),
	.combout(\to_CPU_left[1]~19_combout ),
	.cout());
// synopsys translate_off
defparam \to_CPU_left[1]~19 .lut_mask = 16'hFFFE;
defparam \to_CPU_left[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N25
dffeas \CPU_inst|IV_in[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|IV_in[1]~1_combout ),
	.asdata(\to_CPU_left[1]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CPU_inst|decode_unit0|PC_I_field_reg [11]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|IV_in [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|IV_in[1] .is_wysiwyg = "true";
defparam \CPU_inst|IV_in[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N28
cycloneive_lcell_comb \CPU_inst|right_rotate1|Mux0~2 (
// Equation(s):
// \CPU_inst|right_rotate1|Mux0~2_combout  = (\CPU_inst|rotate_S01 [0] & (\CPU_inst|IV_in [1])) # (!\CPU_inst|rotate_S01 [0] & ((\CPU_inst|IV_in [0])))

	.dataa(gnd),
	.datab(\CPU_inst|IV_in [1]),
	.datac(\CPU_inst|IV_in [0]),
	.datad(\CPU_inst|rotate_S01 [0]),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate1|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate1|Mux0~2 .lut_mask = 16'hCCF0;
defparam \CPU_inst|right_rotate1|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N6
cycloneive_lcell_comb \CPU_inst|right_rotate1|Mux0~3 (
// Equation(s):
// \CPU_inst|right_rotate1|Mux0~3_combout  = (\CPU_inst|rotate_S01 [0] & (\CPU_inst|IV_in [3])) # (!\CPU_inst|rotate_S01 [0] & ((\CPU_inst|IV_in [2])))

	.dataa(\CPU_inst|IV_in [3]),
	.datab(gnd),
	.datac(\CPU_inst|IV_in [2]),
	.datad(\CPU_inst|rotate_S01 [0]),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate1|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate1|Mux0~3 .lut_mask = 16'hAAF0;
defparam \CPU_inst|right_rotate1|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N8
cycloneive_lcell_comb \CPU_inst|right_rotate1|rotate_reg[0]~0 (
// Equation(s):
// \CPU_inst|right_rotate1|rotate_reg[0]~0_combout  = (\CPU_inst|rotate_S01 [1] & ((\CPU_inst|right_rotate1|Mux0~3_combout ))) # (!\CPU_inst|rotate_S01 [1] & (\CPU_inst|right_rotate1|Mux0~2_combout ))

	.dataa(\CPU_inst|rotate_S01 [1]),
	.datab(\CPU_inst|right_rotate1|Mux0~2_combout ),
	.datac(gnd),
	.datad(\CPU_inst|right_rotate1|Mux0~3_combout ),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate1|rotate_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate1|rotate_reg[0]~0 .lut_mask = 16'hEE44;
defparam \CPU_inst|right_rotate1|rotate_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N24
cycloneive_lcell_comb \CPU_inst|right_rotate1|Mux0~0 (
// Equation(s):
// \CPU_inst|right_rotate1|Mux0~0_combout  = (\CPU_inst|rotate_S01 [0] & (\CPU_inst|IV_in [5])) # (!\CPU_inst|rotate_S01 [0] & ((\CPU_inst|IV_in [4])))

	.dataa(gnd),
	.datab(\CPU_inst|IV_in [5]),
	.datac(\CPU_inst|IV_in [4]),
	.datad(\CPU_inst|rotate_S01 [0]),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate1|Mux0~0 .lut_mask = 16'hCCF0;
defparam \CPU_inst|right_rotate1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N0
cycloneive_lcell_comb \CPU_inst|right_rotate1|rotate_reg[4]~4 (
// Equation(s):
// \CPU_inst|right_rotate1|rotate_reg[4]~4_combout  = (\CPU_inst|rotate_S01 [1] & (\CPU_inst|right_rotate1|Mux0~1_combout )) # (!\CPU_inst|rotate_S01 [1] & ((\CPU_inst|right_rotate1|Mux0~0_combout )))

	.dataa(\CPU_inst|rotate_S01 [1]),
	.datab(\CPU_inst|right_rotate1|Mux0~1_combout ),
	.datac(gnd),
	.datad(\CPU_inst|right_rotate1|Mux0~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate1|rotate_reg[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate1|rotate_reg[4]~4 .lut_mask = 16'hDD88;
defparam \CPU_inst|right_rotate1|rotate_reg[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N9
dffeas \CPU_inst|right_rotate1|rotate_reg[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|right_rotate1|rotate_reg[0]~0_combout ),
	.asdata(\CPU_inst|right_rotate1|rotate_reg[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|rotate_S01 [2]),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|right_rotate1|rotate_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|right_rotate1|rotate_reg[0] .is_wysiwyg = "true";
defparam \CPU_inst|right_rotate1|rotate_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y19_N15
dffeas \CPU_inst|mask0|mask_reg[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|right_rotate1|rotate_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|mask0|mask_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|mask0|mask_reg[0] .is_wysiwyg = "true";
defparam \CPU_inst|mask0|mask_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N10
cycloneive_lcell_comb \CPU_inst|right_rotate0|Mux0~2 (
// Equation(s):
// \CPU_inst|right_rotate0|Mux0~2_combout  = (!\CPU_inst|rotate_mux2~q  & ((\CPU_inst|rotate_R2 [0] & ((\CPU_inst|reg_file0|a_data[3]~11_combout ))) # (!\CPU_inst|rotate_R2 [0] & (\CPU_inst|reg_file0|a_data[2]~17_combout ))))

	.dataa(\CPU_inst|reg_file0|a_data[2]~17_combout ),
	.datab(\CPU_inst|rotate_mux2~q ),
	.datac(\CPU_inst|reg_file0|a_data[3]~11_combout ),
	.datad(\CPU_inst|rotate_R2 [0]),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|Mux0~2 .lut_mask = 16'h3022;
defparam \CPU_inst|right_rotate0|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N0
cycloneive_lcell_comb \CPU_inst|right_rotate0|rotate_reg[0]~0 (
// Equation(s):
// \CPU_inst|right_rotate0|rotate_reg[0]~0_combout  = (\CPU_inst|rotate_R2 [1] & (\CPU_inst|right_rotate0|Mux0~2_combout )) # (!\CPU_inst|rotate_R2 [1] & ((\CPU_inst|right_rotate0|Mux0~1_combout )))

	.dataa(\CPU_inst|right_rotate0|Mux0~2_combout ),
	.datab(\CPU_inst|rotate_R2 [1]),
	.datac(gnd),
	.datad(\CPU_inst|right_rotate0|Mux0~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|rotate_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|rotate_reg[0]~0 .lut_mask = 16'hBB88;
defparam \CPU_inst|right_rotate0|rotate_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N12
cycloneive_lcell_comb \CPU_inst|right_rotate0|Mux1~0 (
// Equation(s):
// \CPU_inst|right_rotate0|Mux1~0_combout  = (\CPU_inst|rotate_R2 [1] & ((\CPU_inst|rotate_R2 [0] & ((\CPU_inst|reg_file0|a_data[7]~20_combout ))) # (!\CPU_inst|rotate_R2 [0] & (\CPU_inst|reg_file0|a_data[6]~2_combout ))))

	.dataa(\CPU_inst|rotate_R2 [1]),
	.datab(\CPU_inst|reg_file0|a_data[6]~2_combout ),
	.datac(\CPU_inst|reg_file0|a_data[7]~20_combout ),
	.datad(\CPU_inst|rotate_R2 [0]),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|Mux1~0 .lut_mask = 16'hA088;
defparam \CPU_inst|right_rotate0|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N16
cycloneive_lcell_comb \CPU_inst|right_rotate0|Mux1~2 (
// Equation(s):
// \CPU_inst|right_rotate0|Mux1~2_combout  = (!\CPU_inst|rotate_mux2~q  & ((\CPU_inst|right_rotate0|Mux1~0_combout ) # ((\CPU_inst|right_rotate0|Mux1~1_combout  & !\CPU_inst|rotate_R2 [1]))))

	.dataa(\CPU_inst|right_rotate0|Mux1~1_combout ),
	.datab(\CPU_inst|rotate_mux2~q ),
	.datac(\CPU_inst|rotate_R2 [1]),
	.datad(\CPU_inst|right_rotate0|Mux1~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|Mux1~2 .lut_mask = 16'h3302;
defparam \CPU_inst|right_rotate0|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N1
dffeas \CPU_inst|right_rotate0|rotate_reg[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|right_rotate0|rotate_reg[0]~0_combout ),
	.asdata(\CPU_inst|right_rotate0|Mux1~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|rotate_R2 [2]),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|right_rotate0|rotate_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|right_rotate0|rotate_reg[0] .is_wysiwyg = "true";
defparam \CPU_inst|right_rotate0|rotate_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N14
cycloneive_lcell_comb \CPU_inst|alu_a_mux_out[0]~4 (
// Equation(s):
// \CPU_inst|alu_a_mux_out[0]~4_combout  = (\CPU_inst|alu_a_source3~q  & (\CPU_inst|mask0|mask_reg [0])) # (!\CPU_inst|alu_a_source3~q  & ((\CPU_inst|right_rotate0|rotate_reg [0])))

	.dataa(\CPU_inst|alu_a_source3~q ),
	.datab(gnd),
	.datac(\CPU_inst|mask0|mask_reg [0]),
	.datad(\CPU_inst|right_rotate0|rotate_reg [0]),
	.cin(gnd),
	.combout(\CPU_inst|alu_a_mux_out[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_a_mux_out[0]~4 .lut_mask = 16'hF5A0;
defparam \CPU_inst|alu_a_mux_out[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N6
cycloneive_lcell_comb \CPU_inst|ALU0|Mux7~0 (
// Equation(s):
// \CPU_inst|ALU0|Mux7~0_combout  = (\CPU_inst|alu_op3 [1] & (\CPU_inst|alu_a_mux_out[0]~4_combout  & (\CPU_inst|alu_b_mux_out[0]~12_combout ))) # (!\CPU_inst|alu_op3 [1] & ((\CPU_inst|alu_op3 [2] & ((\CPU_inst|alu_b_mux_out[0]~12_combout ))) # 
// (!\CPU_inst|alu_op3 [2] & (\CPU_inst|alu_a_mux_out[0]~4_combout ))))

	.dataa(\CPU_inst|alu_op3 [1]),
	.datab(\CPU_inst|alu_a_mux_out[0]~4_combout ),
	.datac(\CPU_inst|alu_b_mux_out[0]~12_combout ),
	.datad(\CPU_inst|alu_op3 [2]),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Mux7~0 .lut_mask = 16'hD0C4;
defparam \CPU_inst|ALU0|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N8
cycloneive_lcell_comb \CPU_inst|ALU0|Mux7~1 (
// Equation(s):
// \CPU_inst|ALU0|Mux7~1_combout  = (\CPU_inst|alu_op3 [0] & ((\CPU_inst|ALU0|add_result[0]~0_combout ))) # (!\CPU_inst|alu_op3 [0] & (\CPU_inst|ALU0|Mux7~0_combout ))

	.dataa(\CPU_inst|ALU0|Mux7~0_combout ),
	.datab(gnd),
	.datac(\CPU_inst|ALU0|add_result[0]~0_combout ),
	.datad(\CPU_inst|alu_op3 [0]),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Mux7~1 .lut_mask = 16'hF0AA;
defparam \CPU_inst|ALU0|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N9
dffeas \CPU_inst|ALU0|alu_reg[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|ALU0|Mux7~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|ALU0|alu_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|ALU0|alu_reg[0] .is_wysiwyg = "true";
defparam \CPU_inst|ALU0|alu_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y17_N19
dffeas \CPU_inst|reg_file0|ivr_reg[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|ivr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|ivr_reg[0] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|ivr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N20
cycloneive_lcell_comb \MSC_inst|p2_control_enable~0 (
// Equation(s):
// \MSC_inst|p2_control_enable~0_combout  = (!\CPU_inst|reg_file0|ivr_reg [0] & \MSC_en~combout )

	.dataa(\CPU_inst|reg_file0|ivr_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\MSC_en~combout ),
	.cin(gnd),
	.combout(\MSC_inst|p2_control_enable~0_combout ),
	.cout());
// synopsys translate_off
defparam \MSC_inst|p2_control_enable~0 .lut_mask = 16'h5500;
defparam \MSC_inst|p2_control_enable~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N28
cycloneive_lcell_comb \MSC_inst|p2_control_enable~1 (
// Equation(s):
// \MSC_inst|p2_control_enable~1_combout  = (\CPU_inst|reg_file0|ivr_reg [1] & ((\MSC_inst|p2_control_enable~0_combout  & (\CPU_inst|shift_merge0|LBD_reg [3])) # (!\MSC_inst|p2_control_enable~0_combout  & ((\MSC_inst|p2_control_enable~q ))))) # 
// (!\CPU_inst|reg_file0|ivr_reg [1] & (((\MSC_inst|p2_control_enable~q ))))

	.dataa(\CPU_inst|shift_merge0|LBD_reg [3]),
	.datab(\CPU_inst|reg_file0|ivr_reg [1]),
	.datac(\MSC_inst|p2_control_enable~q ),
	.datad(\MSC_inst|p2_control_enable~0_combout ),
	.cin(gnd),
	.combout(\MSC_inst|p2_control_enable~1_combout ),
	.cout());
// synopsys translate_off
defparam \MSC_inst|p2_control_enable~1 .lut_mask = 16'hB8F0;
defparam \MSC_inst|p2_control_enable~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N29
dffeas \MSC_inst|p2_control_enable (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\MSC_inst|p2_control_enable~1_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MSC_inst|p2_control_enable~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MSC_inst|p2_control_enable .is_wysiwyg = "true";
defparam \MSC_inst|p2_control_enable .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N12
cycloneive_lcell_comb \MSC_inst|p2_reset_reg~1 (
// Equation(s):
// \MSC_inst|p2_reset_reg~1_combout  = ((!\CPU_inst|reg_file0|ivr_reg [0] & (\CPU_inst|reg_file0|ivr_reg [1] & \MSC_inst|p2_control_enable~q ))) # (!\MSC_en~combout )

	.dataa(\CPU_inst|reg_file0|ivr_reg [0]),
	.datab(\CPU_inst|reg_file0|ivr_reg [1]),
	.datac(\MSC_inst|p2_control_enable~q ),
	.datad(\MSC_en~combout ),
	.cin(gnd),
	.combout(\MSC_inst|p2_reset_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \MSC_inst|p2_reset_reg~1 .lut_mask = 16'h40FF;
defparam \MSC_inst|p2_reset_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N5
dffeas \MSC_inst|p2_reset_reg (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\MSC_inst|p2_reset_reg~0_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MSC_inst|p2_reset_reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MSC_inst|p2_reset_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MSC_inst|p2_reset_reg .is_wysiwyg = "true";
defparam \MSC_inst|p2_reset_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N31
dffeas \MSC_inst|prev_p2_reset_reg (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\MSC_inst|p2_reset_reg~q ),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MSC_inst|prev_p2_reset_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MSC_inst|prev_p2_reset_reg .is_wysiwyg = "true";
defparam \MSC_inst|prev_p2_reset_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N2
cycloneive_lcell_comb \MSC_inst|p2_reset_req~0 (
// Equation(s):
// \MSC_inst|p2_reset_req~0_combout  = (\MSC_inst|p2_reset_req~q  & ((\MSC_inst|prev_p2_reset_reg~q ) # ((!\MSC_inst|p2_reset_reg~q )))) # (!\MSC_inst|p2_reset_req~q  & (((!\MSC_inst|p2_idle~0_combout ))))

	.dataa(\MSC_inst|prev_p2_reset_reg~q ),
	.datab(\MSC_inst|p2_idle~0_combout ),
	.datac(\MSC_inst|p2_reset_req~q ),
	.datad(\MSC_inst|p2_reset_reg~q ),
	.cin(gnd),
	.combout(\MSC_inst|p2_reset_req~0_combout ),
	.cout());
// synopsys translate_off
defparam \MSC_inst|p2_reset_req~0 .lut_mask = 16'hA3F3;
defparam \MSC_inst|p2_reset_req~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N3
dffeas \MSC_inst|p2_reset_req (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\MSC_inst|p2_reset_req~0_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MSC_inst|p2_reset_req~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MSC_inst|p2_reset_req .is_wysiwyg = "true";
defparam \MSC_inst|p2_reset_req .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N0
cycloneive_lcell_comb \d_cache_inst|CPU_address_hold[12]~15 (
// Equation(s):
// \d_cache_inst|CPU_address_hold[12]~15_combout  = (\rst~q  & (!\MSC_inst|p2_flush~combout  & ((\MSC_inst|p2_reset_req~q ) # (\MSC_inst|p2_idle~0_combout ))))

	.dataa(\MSC_inst|p2_reset_req~q ),
	.datab(\rst~q ),
	.datac(\MSC_inst|p2_flush~combout ),
	.datad(\MSC_inst|p2_idle~0_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|CPU_address_hold[12]~15_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold[12]~15 .lut_mask = 16'h0C08;
defparam \d_cache_inst|CPU_address_hold[12]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N26
cycloneive_lcell_comb \d_cache_inst|CPU_wren_hold~0 (
// Equation(s):
// \d_cache_inst|CPU_wren_hold~0_combout  = (\d_cache_inst|CPU_address_hold[12]~15_combout  & ((\d_cache_inst|CPU_address_hold~47_combout  & ((\d_cache_inst|CPU_wren_hold~q ))) # (!\d_cache_inst|CPU_address_hold~47_combout  & 
// (\d_cache_inst|d_cache_miss~3_combout ))))

	.dataa(\d_cache_inst|d_cache_miss~3_combout ),
	.datab(\d_cache_inst|CPU_address_hold[12]~15_combout ),
	.datac(\d_cache_inst|CPU_wren_hold~q ),
	.datad(\d_cache_inst|CPU_address_hold~47_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|CPU_wren_hold~0_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|CPU_wren_hold~0 .lut_mask = 16'hC088;
defparam \d_cache_inst|CPU_wren_hold~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N27
dffeas \d_cache_inst|CPU_wren_hold (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\d_cache_inst|CPU_wren_hold~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|CPU_wren_hold~q ),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|CPU_wren_hold .is_wysiwyg = "true";
defparam \d_cache_inst|CPU_wren_hold .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N0
cycloneive_lcell_comb \d_cache_inst|cache_wren~0 (
// Equation(s):
// \d_cache_inst|cache_wren~0_combout  = (\arbiter_inst|arbiter_p2_ready~q  & (\d_cache_inst|fetch_active~q  & !\d_cache_inst|write_active~q ))

	.dataa(gnd),
	.datab(\arbiter_inst|arbiter_p2_ready~q ),
	.datac(\d_cache_inst|fetch_active~q ),
	.datad(\d_cache_inst|write_active~q ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_wren~0_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_wren~0 .lut_mask = 16'h00C0;
defparam \d_cache_inst|cache_wren~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N28
cycloneive_lcell_comb \d_cache_inst|cache_wren~1 (
// Equation(s):
// \d_cache_inst|cache_wren~1_combout  = (\d_cache_inst|cache_wren~0_combout ) # ((\d_cache_inst|CPU_wren_hold~q  & ((\arbiter_inst|arbiter_p2_ready~q ) # (!\d_cache_inst|d_miss~0_combout ))))

	.dataa(\d_cache_inst|CPU_wren_hold~q ),
	.datab(\arbiter_inst|arbiter_p2_ready~q ),
	.datac(\d_cache_inst|d_miss~0_combout ),
	.datad(\d_cache_inst|cache_wren~0_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_wren~1_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_wren~1 .lut_mask = 16'hFF8A;
defparam \d_cache_inst|cache_wren~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N0
cycloneive_lcell_comb \CPU_inst|IV_in~16 (
// Equation(s):
// \CPU_inst|IV_in~16_combout  = (\d_cache_inst|byte_address [0] & ((\d_cache_inst|byte_address [1]) # ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [15])))) # (!\d_cache_inst|byte_address [0] & (!\d_cache_inst|byte_address [1] & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [7])))

	.dataa(\d_cache_inst|byte_address [0]),
	.datab(\d_cache_inst|byte_address [1]),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [7]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\CPU_inst|IV_in~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in~16 .lut_mask = 16'hBA98;
defparam \CPU_inst|IV_in~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N18
cycloneive_lcell_comb \CPU_inst|IV_in~17 (
// Equation(s):
// \CPU_inst|IV_in~17_combout  = (\d_cache_inst|byte_address [1] & ((\CPU_inst|IV_in~16_combout  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [31]))) # (!\CPU_inst|IV_in~16_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [23])))) # (!\d_cache_inst|byte_address [1] & (((\CPU_inst|IV_in~16_combout ))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [31]),
	.datac(\d_cache_inst|byte_address [1]),
	.datad(\CPU_inst|IV_in~16_combout ),
	.cin(gnd),
	.combout(\CPU_inst|IV_in~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in~17 .lut_mask = 16'hCFA0;
defparam \CPU_inst|IV_in~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N28
cycloneive_lcell_comb \CPU_inst|IV_in~18 (
// Equation(s):
// \CPU_inst|IV_in~18_combout  = (\d_cache_inst|byte_address [1] & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [55]) # ((\d_cache_inst|byte_address [0])))) # (!\d_cache_inst|byte_address [1] & 
// (((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [39] & !\d_cache_inst|byte_address [0]))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [55]),
	.datab(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [39]),
	.datac(\d_cache_inst|byte_address [1]),
	.datad(\d_cache_inst|byte_address [0]),
	.cin(gnd),
	.combout(\CPU_inst|IV_in~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in~18 .lut_mask = 16'hF0AC;
defparam \CPU_inst|IV_in~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N22
cycloneive_lcell_comb \CPU_inst|IV_in~19 (
// Equation(s):
// \CPU_inst|IV_in~19_combout  = (\CPU_inst|IV_in~18_combout  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [63]) # ((!\d_cache_inst|byte_address [0])))) # (!\CPU_inst|IV_in~18_combout  & 
// (((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [47] & \d_cache_inst|byte_address [0]))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [63]),
	.datab(\CPU_inst|IV_in~18_combout ),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [47]),
	.datad(\d_cache_inst|byte_address [0]),
	.cin(gnd),
	.combout(\CPU_inst|IV_in~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in~19 .lut_mask = 16'hB8CC;
defparam \CPU_inst|IV_in~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N4
cycloneive_lcell_comb \CPU_inst|IV_in[7]~7 (
// Equation(s):
// \CPU_inst|IV_in[7]~7_combout  = (\d_cache_inst|byte_address [2] & ((\CPU_inst|IV_in~19_combout ))) # (!\d_cache_inst|byte_address [2] & (\CPU_inst|IV_in~17_combout ))

	.dataa(\CPU_inst|IV_in~17_combout ),
	.datab(\d_cache_inst|byte_address [2]),
	.datac(gnd),
	.datad(\CPU_inst|IV_in~19_combout ),
	.cin(gnd),
	.combout(\CPU_inst|IV_in[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in[7]~7 .lut_mask = 16'hEE22;
defparam \CPU_inst|IV_in[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y11_N2
cycloneive_lcell_comb \serial_inst|UART_inst|rx_data~3 (
// Equation(s):
// \serial_inst|UART_inst|rx_data~3_combout  = (\rst~q  & !\serial_inst|UART_inst|rx_frame [8])

	.dataa(\rst~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\serial_inst|UART_inst|rx_frame [8]),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_data~3_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_data~3 .lut_mask = 16'h00AA;
defparam \serial_inst|UART_inst|rx_data~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y11_N3
dffeas \serial_inst|UART_inst|rx_data[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_data~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|UART_inst|rx_data[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_data[7] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N16
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~23feeder (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~23feeder_combout  = \serial_inst|UART_inst|rx_data [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serial_inst|UART_inst|rx_data [7]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~23feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~23feeder .lut_mask = 16'hFF00;
defparam \serial_inst|rx_queue|queue_mem~23feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N17
dffeas \serial_inst|rx_queue|queue_mem~23 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|queue_mem~23feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|rx_queue|queue_mem~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~23 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~23 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y9_N3
dffeas \serial_inst|rx_queue|queue_mem~31 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~31 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~31 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y9_N3
dffeas \serial_inst|rx_queue|queue_mem~7 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~7 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~7 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y9_N9
dffeas \serial_inst|rx_queue|queue_mem~15 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~15 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N2
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~74 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~74_combout  = (\serial_inst|rx_queue|read_addr [0] & ((\serial_inst|rx_queue|read_addr [1]) # ((\serial_inst|rx_queue|queue_mem~15_q )))) # (!\serial_inst|rx_queue|read_addr [0] & (!\serial_inst|rx_queue|read_addr [1] & 
// (\serial_inst|rx_queue|queue_mem~7_q )))

	.dataa(\serial_inst|rx_queue|read_addr [0]),
	.datab(\serial_inst|rx_queue|read_addr [1]),
	.datac(\serial_inst|rx_queue|queue_mem~7_q ),
	.datad(\serial_inst|rx_queue|queue_mem~15_q ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~74_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~74 .lut_mask = 16'hBA98;
defparam \serial_inst|rx_queue|queue_mem~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N2
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~75 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~75_combout  = (\serial_inst|rx_queue|read_addr [1] & ((\serial_inst|rx_queue|queue_mem~74_combout  & ((\serial_inst|rx_queue|queue_mem~31_q ))) # (!\serial_inst|rx_queue|queue_mem~74_combout  & 
// (\serial_inst|rx_queue|queue_mem~23_q )))) # (!\serial_inst|rx_queue|read_addr [1] & (((\serial_inst|rx_queue|queue_mem~74_combout ))))

	.dataa(\serial_inst|rx_queue|read_addr [1]),
	.datab(\serial_inst|rx_queue|queue_mem~23_q ),
	.datac(\serial_inst|rx_queue|queue_mem~31_q ),
	.datad(\serial_inst|rx_queue|queue_mem~74_combout ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~75_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~75 .lut_mask = 16'hF588;
defparam \serial_inst|rx_queue|queue_mem~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y10_N27
dffeas \serial_inst|rx_queue|queue_mem~39 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~39 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~39 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y10_N1
dffeas \serial_inst|rx_queue|queue_mem~55 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~55 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~55 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N26
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~72 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~72_combout  = (\serial_inst|rx_queue|read_addr [1] & ((\serial_inst|rx_queue|read_addr [0]) # ((\serial_inst|rx_queue|queue_mem~55_q )))) # (!\serial_inst|rx_queue|read_addr [1] & (!\serial_inst|rx_queue|read_addr [0] & 
// (\serial_inst|rx_queue|queue_mem~39_q )))

	.dataa(\serial_inst|rx_queue|read_addr [1]),
	.datab(\serial_inst|rx_queue|read_addr [0]),
	.datac(\serial_inst|rx_queue|queue_mem~39_q ),
	.datad(\serial_inst|rx_queue|queue_mem~55_q ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~72_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~72 .lut_mask = 16'hBA98;
defparam \serial_inst|rx_queue|queue_mem~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N9
dffeas \serial_inst|rx_queue|queue_mem~47 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~47 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~47 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y10_N11
dffeas \serial_inst|rx_queue|queue_mem~63 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~63 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~63 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N10
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~73 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~73_combout  = (\serial_inst|rx_queue|queue_mem~72_combout  & (((\serial_inst|rx_queue|queue_mem~63_q ) # (!\serial_inst|rx_queue|read_addr [0])))) # (!\serial_inst|rx_queue|queue_mem~72_combout  & 
// (\serial_inst|rx_queue|queue_mem~47_q  & ((\serial_inst|rx_queue|read_addr [0]))))

	.dataa(\serial_inst|rx_queue|queue_mem~72_combout ),
	.datab(\serial_inst|rx_queue|queue_mem~47_q ),
	.datac(\serial_inst|rx_queue|queue_mem~63_q ),
	.datad(\serial_inst|rx_queue|read_addr [0]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~73_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~73 .lut_mask = 16'hE4AA;
defparam \serial_inst|rx_queue|queue_mem~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N16
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~76 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~76_combout  = (\serial_inst|rx_queue|read_addr [2] & ((\serial_inst|rx_queue|queue_mem~73_combout ))) # (!\serial_inst|rx_queue|read_addr [2] & (\serial_inst|rx_queue|queue_mem~75_combout ))

	.dataa(\serial_inst|rx_queue|queue_mem~75_combout ),
	.datab(\serial_inst|rx_queue|read_addr [2]),
	.datac(gnd),
	.datad(\serial_inst|rx_queue|queue_mem~73_combout ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~76_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~76 .lut_mask = 16'hEE22;
defparam \serial_inst|rx_queue|queue_mem~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y11_N17
dffeas \serial_inst|to_CPU[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|queue_mem~76_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\CPU_inst|reg_file0|ivr_reg [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|to_CPU [7]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|to_CPU[7] .is_wysiwyg = "true";
defparam \serial_inst|to_CPU[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N6
cycloneive_lcell_comb \timer_inst|Mux1~0 (
// Equation(s):
// \timer_inst|Mux1~0_combout  = (!\CPU_inst|reg_file0|ivr_reg [0] & ((\CPU_inst|reg_file0|ivr_reg [1] & (\timer_inst|counter [23])) # (!\CPU_inst|reg_file0|ivr_reg [1] & ((\timer_inst|counter [7])))))

	.dataa(\CPU_inst|reg_file0|ivr_reg [0]),
	.datab(\CPU_inst|reg_file0|ivr_reg [1]),
	.datac(\timer_inst|counter [23]),
	.datad(\timer_inst|counter [7]),
	.cin(gnd),
	.combout(\timer_inst|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|Mux1~0 .lut_mask = 16'h5140;
defparam \timer_inst|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N22
cycloneive_lcell_comb \timer_inst|Mux1~1 (
// Equation(s):
// \timer_inst|Mux1~1_combout  = (\timer_inst|Mux1~0_combout ) # ((\timer_inst|counter [15] & (\CPU_inst|reg_file0|ivr_reg [0] & !\CPU_inst|reg_file0|ivr_reg [1])))

	.dataa(\timer_inst|Mux1~0_combout ),
	.datab(\timer_inst|counter [15]),
	.datac(\CPU_inst|reg_file0|ivr_reg [0]),
	.datad(\CPU_inst|reg_file0|ivr_reg [1]),
	.cin(gnd),
	.combout(\timer_inst|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|Mux1~1 .lut_mask = 16'hAAEA;
defparam \timer_inst|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y11_N23
dffeas \timer_inst|to_cpu[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\timer_inst|Mux1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\timer_inst|to_cpu[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|to_cpu [7]),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|to_cpu[7] .is_wysiwyg = "true";
defparam \timer_inst|to_cpu[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N30
cycloneive_lcell_comb \to_CPU_left[7]~9 (
// Equation(s):
// \to_CPU_left[7]~9_combout  = (\serial_inst|to_CPU [7] & ((\prev_serial_en~q ) # ((\timer_inst|to_cpu [7] & \prev_timer_en~q )))) # (!\serial_inst|to_CPU [7] & (\timer_inst|to_cpu [7] & ((\prev_timer_en~q ))))

	.dataa(\serial_inst|to_CPU [7]),
	.datab(\timer_inst|to_cpu [7]),
	.datac(\prev_serial_en~q ),
	.datad(\prev_timer_en~q ),
	.cin(gnd),
	.combout(\to_CPU_left[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \to_CPU_left[7]~9 .lut_mask = 16'hECA0;
defparam \to_CPU_left[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N25
dffeas \nes_joypad_inst|data_shift[0][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nes_joypad_inst|data_shift[0][6]~q ),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nes_joypad_inst|pulse_count[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nes_joypad_inst|data_shift[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nes_joypad_inst|data_shift[0][7] .is_wysiwyg = "true";
defparam \nes_joypad_inst|data_shift[0][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N7
dffeas \nes_joypad_inst|joypad_buttons[0][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nes_joypad_inst|data_shift[0][7]~q ),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nes_joypad_inst|joypad_buttons[0][7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nes_joypad_inst|joypad_buttons[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nes_joypad_inst|joypad_buttons[0][7] .is_wysiwyg = "true";
defparam \nes_joypad_inst|joypad_buttons[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N26
cycloneive_lcell_comb \nes_joypad_inst|data_shift[1][7]~feeder (
// Equation(s):
// \nes_joypad_inst|data_shift[1][7]~feeder_combout  = \nes_joypad_inst|data_shift[1][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nes_joypad_inst|data_shift[1][6]~q ),
	.cin(gnd),
	.combout(\nes_joypad_inst|data_shift[1][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nes_joypad_inst|data_shift[1][7]~feeder .lut_mask = 16'hFF00;
defparam \nes_joypad_inst|data_shift[1][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N27
dffeas \nes_joypad_inst|data_shift[1][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\nes_joypad_inst|data_shift[1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nes_joypad_inst|pulse_count[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nes_joypad_inst|data_shift[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nes_joypad_inst|data_shift[1][7] .is_wysiwyg = "true";
defparam \nes_joypad_inst|data_shift[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N21
dffeas \nes_joypad_inst|joypad_buttons[1][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nes_joypad_inst|data_shift[1][7]~q ),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nes_joypad_inst|joypad_buttons[0][7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nes_joypad_inst|joypad_buttons[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nes_joypad_inst|joypad_buttons[1][7] .is_wysiwyg = "true";
defparam \nes_joypad_inst|joypad_buttons[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N6
cycloneive_lcell_comb \nes_joypad_inst|to_cpu~2 (
// Equation(s):
// \nes_joypad_inst|to_cpu~2_combout  = (\CPU_inst|reg_file0|ivr_reg [0] & ((!\nes_joypad_inst|joypad_buttons[1][7]~q ))) # (!\CPU_inst|reg_file0|ivr_reg [0] & (!\nes_joypad_inst|joypad_buttons[0][7]~q ))

	.dataa(\CPU_inst|reg_file0|ivr_reg [0]),
	.datab(gnd),
	.datac(\nes_joypad_inst|joypad_buttons[0][7]~q ),
	.datad(\nes_joypad_inst|joypad_buttons[1][7]~q ),
	.cin(gnd),
	.combout(\nes_joypad_inst|to_cpu~2_combout ),
	.cout());
// synopsys translate_off
defparam \nes_joypad_inst|to_cpu~2 .lut_mask = 16'h05AF;
defparam \nes_joypad_inst|to_cpu~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N9
dffeas \nes_joypad_inst|to_cpu[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nes_joypad_inst|to_cpu~2_combout ),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nes_joypad_inst|to_cpu [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nes_joypad_inst|to_cpu[7] .is_wysiwyg = "true";
defparam \nes_joypad_inst|to_cpu[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N8
cycloneive_lcell_comb \m_from_jp[7] (
// Equation(s):
// m_from_jp[7] = (\nes_joypad_inst|to_cpu [7] & \prev_jp_en~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\nes_joypad_inst|to_cpu [7]),
	.datad(\prev_jp_en~q ),
	.cin(gnd),
	.combout(m_from_jp[7]),
	.cout());
// synopsys translate_off
defparam \m_from_jp[7] .lut_mask = 16'hF000;
defparam \m_from_jp[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N28
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|rx_data~3 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|rx_data~3_combout  = (\rst~q  & \keyboard_inst|ps2_host_inst|rx_shift_reg [9])

	.dataa(gnd),
	.datab(\rst~q ),
	.datac(gnd),
	.datad(\keyboard_inst|ps2_host_inst|rx_shift_reg [9]),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|rx_data~3_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_data~3 .lut_mask = 16'hCC00;
defparam \keyboard_inst|ps2_host_inst|rx_data~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N29
dffeas \keyboard_inst|ps2_host_inst|rx_data[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|rx_data~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard_inst|ps2_host_inst|rx_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|rx_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_data[7] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|rx_data[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y9_N1
dffeas \keyboard_inst|rx_queue|queue_mem~47 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~47 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~47 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y9_N27
dffeas \keyboard_inst|rx_queue|queue_mem~39 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~39 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~39 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y9_N1
dffeas \keyboard_inst|rx_queue|queue_mem~55 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~55 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~55 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N26
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~72 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~72_combout  = (\keyboard_inst|rx_queue|read_addr [1] & ((\keyboard_inst|rx_queue|read_addr [0]) # ((\keyboard_inst|rx_queue|queue_mem~55_q )))) # (!\keyboard_inst|rx_queue|read_addr [1] & 
// (!\keyboard_inst|rx_queue|read_addr [0] & (\keyboard_inst|rx_queue|queue_mem~39_q )))

	.dataa(\keyboard_inst|rx_queue|read_addr [1]),
	.datab(\keyboard_inst|rx_queue|read_addr [0]),
	.datac(\keyboard_inst|rx_queue|queue_mem~39_q ),
	.datad(\keyboard_inst|rx_queue|queue_mem~55_q ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~72_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~72 .lut_mask = 16'hBA98;
defparam \keyboard_inst|rx_queue|queue_mem~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N19
dffeas \keyboard_inst|rx_queue|queue_mem~63 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~63 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~63 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N18
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~73 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~73_combout  = (\keyboard_inst|rx_queue|queue_mem~72_combout  & (((\keyboard_inst|rx_queue|queue_mem~63_q ) # (!\keyboard_inst|rx_queue|read_addr [0])))) # (!\keyboard_inst|rx_queue|queue_mem~72_combout  & 
// (\keyboard_inst|rx_queue|queue_mem~47_q  & ((\keyboard_inst|rx_queue|read_addr [0]))))

	.dataa(\keyboard_inst|rx_queue|queue_mem~47_q ),
	.datab(\keyboard_inst|rx_queue|queue_mem~72_combout ),
	.datac(\keyboard_inst|rx_queue|queue_mem~63_q ),
	.datad(\keyboard_inst|rx_queue|read_addr [0]),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~73_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~73 .lut_mask = 16'hE2CC;
defparam \keyboard_inst|rx_queue|queue_mem~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N17
dffeas \keyboard_inst|rx_queue|queue_mem~23 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~23 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~23 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N19
dffeas \keyboard_inst|rx_queue|queue_mem~31 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~31 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~31 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N3
dffeas \keyboard_inst|rx_queue|queue_mem~7 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~7 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N16
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~15feeder (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~15feeder_combout  = \keyboard_inst|ps2_host_inst|rx_data [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyboard_inst|ps2_host_inst|rx_data [7]),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~15feeder_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~15feeder .lut_mask = 16'hFF00;
defparam \keyboard_inst|rx_queue|queue_mem~15feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N17
dffeas \keyboard_inst|rx_queue|queue_mem~15 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|rx_queue|queue_mem~15feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard_inst|rx_queue|queue_mem~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~15 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N2
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~74 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~74_combout  = (\keyboard_inst|rx_queue|read_addr [1] & (\keyboard_inst|rx_queue|read_addr [0])) # (!\keyboard_inst|rx_queue|read_addr [1] & ((\keyboard_inst|rx_queue|read_addr [0] & 
// ((\keyboard_inst|rx_queue|queue_mem~15_q ))) # (!\keyboard_inst|rx_queue|read_addr [0] & (\keyboard_inst|rx_queue|queue_mem~7_q ))))

	.dataa(\keyboard_inst|rx_queue|read_addr [1]),
	.datab(\keyboard_inst|rx_queue|read_addr [0]),
	.datac(\keyboard_inst|rx_queue|queue_mem~7_q ),
	.datad(\keyboard_inst|rx_queue|queue_mem~15_q ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~74_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~74 .lut_mask = 16'hDC98;
defparam \keyboard_inst|rx_queue|queue_mem~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N18
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~75 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~75_combout  = (\keyboard_inst|rx_queue|read_addr [1] & ((\keyboard_inst|rx_queue|queue_mem~74_combout  & ((\keyboard_inst|rx_queue|queue_mem~31_q ))) # (!\keyboard_inst|rx_queue|queue_mem~74_combout  & 
// (\keyboard_inst|rx_queue|queue_mem~23_q )))) # (!\keyboard_inst|rx_queue|read_addr [1] & (((\keyboard_inst|rx_queue|queue_mem~74_combout ))))

	.dataa(\keyboard_inst|rx_queue|read_addr [1]),
	.datab(\keyboard_inst|rx_queue|queue_mem~23_q ),
	.datac(\keyboard_inst|rx_queue|queue_mem~31_q ),
	.datad(\keyboard_inst|rx_queue|queue_mem~74_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~75_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~75 .lut_mask = 16'hF588;
defparam \keyboard_inst|rx_queue|queue_mem~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N16
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~76 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~76_combout  = (\keyboard_inst|rx_queue|read_addr [2] & (\keyboard_inst|rx_queue|queue_mem~73_combout )) # (!\keyboard_inst|rx_queue|read_addr [2] & ((\keyboard_inst|rx_queue|queue_mem~75_combout )))

	.dataa(\keyboard_inst|rx_queue|queue_mem~73_combout ),
	.datab(gnd),
	.datac(\keyboard_inst|rx_queue|read_addr [2]),
	.datad(\keyboard_inst|rx_queue|queue_mem~75_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~76_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~76 .lut_mask = 16'hAFA0;
defparam \keyboard_inst|rx_queue|queue_mem~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y7_N17
dffeas \keyboard_inst|to_CPU[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|rx_queue|queue_mem~76_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\CPU_inst|reg_file0|ivr_reg [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|to_CPU [7]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|to_CPU[7] .is_wysiwyg = "true";
defparam \keyboard_inst|to_CPU[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N28
cycloneive_lcell_comb \to_CPU_left[7]~8 (
// Equation(s):
// \to_CPU_left[7]~8_combout  = (\keyboard_inst|to_CPU [7] & ((\prev_keyboard_en~q ) # ((\prev_VGA_en~q  & \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_a [7])))) # (!\keyboard_inst|to_CPU [7] & (\prev_VGA_en~q  & 
// ((\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_a [7]))))

	.dataa(\keyboard_inst|to_CPU [7]),
	.datab(\prev_VGA_en~q ),
	.datac(\prev_keyboard_en~q ),
	.datad(\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\to_CPU_left[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \to_CPU_left[7]~8 .lut_mask = 16'hECA0;
defparam \to_CPU_left[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N12
cycloneive_lcell_comb \intcon_inst|prev_in~3 (
// Equation(s):
// \intcon_inst|prev_in~3_combout  = (\i2c_ri_inst|i2c_phy_inst|ready~q ) # (!\rst~q )

	.dataa(\i2c_ri_inst|i2c_phy_inst|ready~q ),
	.datab(gnd),
	.datac(\rst~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\intcon_inst|prev_in~3_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|prev_in~3 .lut_mask = 16'hAFAF;
defparam \intcon_inst|prev_in~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N13
dffeas \intcon_inst|prev_in[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\intcon_inst|prev_in~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|prev_in [7]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|prev_in[7] .is_wysiwyg = "true";
defparam \intcon_inst|prev_in[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N6
cycloneive_lcell_comb \intcon_inst|status~6 (
// Equation(s):
// \intcon_inst|status~6_combout  = (\i2c_ri_inst|i2c_phy_inst|ready~q  & !\intcon_inst|prev_in [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\i2c_ri_inst|i2c_phy_inst|ready~q ),
	.datad(\intcon_inst|prev_in [7]),
	.cin(gnd),
	.combout(\intcon_inst|status~6_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|status~6 .lut_mask = 16'h00F0;
defparam \intcon_inst|status~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N2
cycloneive_lcell_comb \intcon_inst|status~7 (
// Equation(s):
// \intcon_inst|status~7_combout  = (\intcon_inst|always0~2_combout  & (((\intcon_inst|status [7]) # (\intcon_inst|status~6_combout )))) # (!\intcon_inst|always0~2_combout  & (\CPU_inst|shift_merge0|LBD_reg [7] & (\intcon_inst|status [7])))

	.dataa(\CPU_inst|shift_merge0|LBD_reg [7]),
	.datab(\intcon_inst|always0~2_combout ),
	.datac(\intcon_inst|status [7]),
	.datad(\intcon_inst|status~6_combout ),
	.cin(gnd),
	.combout(\intcon_inst|status~7_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|status~7 .lut_mask = 16'hECE0;
defparam \intcon_inst|status~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N3
dffeas \intcon_inst|status[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\intcon_inst|status~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|status [7]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|status[7] .is_wysiwyg = "true";
defparam \intcon_inst|status[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N24
cycloneive_lcell_comb \intcon_inst|control~3 (
// Equation(s):
// \intcon_inst|control~3_combout  = (\rst~q  & \CPU_inst|shift_merge0|LBD_reg [7])

	.dataa(gnd),
	.datab(\rst~q ),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|LBD_reg [7]),
	.cin(gnd),
	.combout(\intcon_inst|control~3_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|control~3 .lut_mask = 16'hCC00;
defparam \intcon_inst|control~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N25
dffeas \intcon_inst|control[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\intcon_inst|control~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\intcon_inst|control[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|control [7]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|control[7] .is_wysiwyg = "true";
defparam \intcon_inst|control[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N8
cycloneive_lcell_comb \intcon_inst|to_cpu~3 (
// Equation(s):
// \intcon_inst|to_cpu~3_combout  = (\CPU_inst|reg_file0|ivr_reg [0] & ((\intcon_inst|control [7]))) # (!\CPU_inst|reg_file0|ivr_reg [0] & (\intcon_inst|status [7]))

	.dataa(gnd),
	.datab(\intcon_inst|status [7]),
	.datac(\CPU_inst|reg_file0|ivr_reg [0]),
	.datad(\intcon_inst|control [7]),
	.cin(gnd),
	.combout(\intcon_inst|to_cpu~3_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|to_cpu~3 .lut_mask = 16'hFC0C;
defparam \intcon_inst|to_cpu~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N9
dffeas \intcon_inst|to_cpu[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\intcon_inst|to_cpu~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\intcon_inst|to_cpu[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|to_cpu [7]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|to_cpu[7] .is_wysiwyg = "true";
defparam \intcon_inst|to_cpu[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N6
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|rx_frame[8]~feeder (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|rx_frame[8]~feeder_combout  = \i2c_ri_inst|i2c_phy_inst|rx_frame [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i2c_ri_inst|i2c_phy_inst|rx_frame [7]),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|rx_frame[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|rx_frame[8]~feeder .lut_mask = 16'hFF00;
defparam \i2c_ri_inst|i2c_phy_inst|rx_frame[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N7
dffeas \i2c_ri_inst|i2c_phy_inst|rx_frame[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\i2c_ri_inst|i2c_phy_inst|rx_frame[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_ri_inst|i2c_phy_inst|rx_frame[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|i2c_phy_inst|rx_frame [8]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|rx_frame[8] .is_wysiwyg = "true";
defparam \i2c_ri_inst|i2c_phy_inst|rx_frame[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N28
cycloneive_lcell_comb \i2c_ri_inst|to_CPU~2 (
// Equation(s):
// \i2c_ri_inst|to_CPU~2_combout  = (!\CPU_inst|reg_file0|ivr_reg [0] & (\rst~q  & \i2c_ri_inst|i2c_phy_inst|rx_frame [8]))

	.dataa(\CPU_inst|reg_file0|ivr_reg [0]),
	.datab(gnd),
	.datac(\rst~q ),
	.datad(\i2c_ri_inst|i2c_phy_inst|rx_frame [8]),
	.cin(gnd),
	.combout(\i2c_ri_inst|to_CPU~2_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|to_CPU~2 .lut_mask = 16'h5000;
defparam \i2c_ri_inst|to_CPU~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N29
dffeas \i2c_ri_inst|to_CPU[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\i2c_ri_inst|to_CPU~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|to_CPU [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|to_CPU[7] .is_wysiwyg = "true";
defparam \i2c_ri_inst|to_CPU[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N10
cycloneive_lcell_comb \to_CPU_left[7]~10 (
// Equation(s):
// \to_CPU_left[7]~10_combout  = (\intcon_inst|to_cpu [7] & ((\prev_intcon_en~q ) # ((\prev_i2c_en~q  & \i2c_ri_inst|to_CPU [7])))) # (!\intcon_inst|to_cpu [7] & (\prev_i2c_en~q  & ((\i2c_ri_inst|to_CPU [7]))))

	.dataa(\intcon_inst|to_cpu [7]),
	.datab(\prev_i2c_en~q ),
	.datac(\prev_intcon_en~q ),
	.datad(\i2c_ri_inst|to_CPU [7]),
	.cin(gnd),
	.combout(\to_CPU_left[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \to_CPU_left[7]~10 .lut_mask = 16'hECA0;
defparam \to_CPU_left[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N4
cycloneive_lcell_comb \to_CPU_left[7]~11 (
// Equation(s):
// \to_CPU_left[7]~11_combout  = (\to_CPU_left[7]~9_combout ) # ((m_from_jp[7]) # ((\to_CPU_left[7]~8_combout ) # (\to_CPU_left[7]~10_combout )))

	.dataa(\to_CPU_left[7]~9_combout ),
	.datab(m_from_jp[7]),
	.datac(\to_CPU_left[7]~8_combout ),
	.datad(\to_CPU_left[7]~10_combout ),
	.cin(gnd),
	.combout(\to_CPU_left[7]~11_combout ),
	.cout());
// synopsys translate_off
defparam \to_CPU_left[7]~11 .lut_mask = 16'hFFFE;
defparam \to_CPU_left[7]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N5
dffeas \CPU_inst|IV_in[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|IV_in[7]~7_combout ),
	.asdata(\to_CPU_left[7]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CPU_inst|decode_unit0|PC_I_field_reg [11]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|IV_in [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|IV_in[7] .is_wysiwyg = "true";
defparam \CPU_inst|IV_in[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N26
cycloneive_lcell_comb \CPU_inst|right_rotate1|Mux0~1 (
// Equation(s):
// \CPU_inst|right_rotate1|Mux0~1_combout  = (\CPU_inst|rotate_S01 [0] & (\CPU_inst|IV_in [7])) # (!\CPU_inst|rotate_S01 [0] & ((\CPU_inst|IV_in [6])))

	.dataa(\CPU_inst|IV_in [7]),
	.datab(gnd),
	.datac(\CPU_inst|IV_in [6]),
	.datad(\CPU_inst|rotate_S01 [0]),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate1|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate1|Mux0~1 .lut_mask = 16'hAAF0;
defparam \CPU_inst|right_rotate1|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N4
cycloneive_lcell_comb \CPU_inst|right_rotate1|rotate_reg[6]~6 (
// Equation(s):
// \CPU_inst|right_rotate1|rotate_reg[6]~6_combout  = (\CPU_inst|rotate_S01 [1] & ((\CPU_inst|right_rotate1|Mux0~2_combout ))) # (!\CPU_inst|rotate_S01 [1] & (\CPU_inst|right_rotate1|Mux0~1_combout ))

	.dataa(\CPU_inst|rotate_S01 [1]),
	.datab(\CPU_inst|right_rotate1|Mux0~1_combout ),
	.datac(gnd),
	.datad(\CPU_inst|right_rotate1|Mux0~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate1|rotate_reg[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate1|rotate_reg[6]~6 .lut_mask = 16'hEE44;
defparam \CPU_inst|right_rotate1|rotate_reg[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N12
cycloneive_lcell_comb \CPU_inst|right_rotate1|rotate_reg[2]~2 (
// Equation(s):
// \CPU_inst|right_rotate1|rotate_reg[2]~2_combout  = (\CPU_inst|rotate_S01 [1] & (\CPU_inst|right_rotate1|Mux0~0_combout )) # (!\CPU_inst|rotate_S01 [1] & ((\CPU_inst|right_rotate1|Mux0~3_combout )))

	.dataa(\CPU_inst|rotate_S01 [1]),
	.datab(\CPU_inst|right_rotate1|Mux0~0_combout ),
	.datac(gnd),
	.datad(\CPU_inst|right_rotate1|Mux0~3_combout ),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate1|rotate_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate1|rotate_reg[2]~2 .lut_mask = 16'hDD88;
defparam \CPU_inst|right_rotate1|rotate_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N5
dffeas \CPU_inst|right_rotate1|rotate_reg[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|right_rotate1|rotate_reg[6]~6_combout ),
	.asdata(\CPU_inst|right_rotate1|rotate_reg[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|rotate_S01 [2]),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|right_rotate1|rotate_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|right_rotate1|rotate_reg[6] .is_wysiwyg = "true";
defparam \CPU_inst|right_rotate1|rotate_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N28
cycloneive_lcell_comb \CPU_inst|mask0|mask_reg~5 (
// Equation(s):
// \CPU_inst|mask0|mask_reg~5_combout  = (\CPU_inst|right_rotate1|rotate_reg [6] & ((\CPU_inst|mask_L2 [1] & (\CPU_inst|mask_L2 [0] & \CPU_inst|mask_L2 [2])) # (!\CPU_inst|mask_L2 [1] & (!\CPU_inst|mask_L2 [0] & !\CPU_inst|mask_L2 [2]))))

	.dataa(\CPU_inst|mask_L2 [1]),
	.datab(\CPU_inst|right_rotate1|rotate_reg [6]),
	.datac(\CPU_inst|mask_L2 [0]),
	.datad(\CPU_inst|mask_L2 [2]),
	.cin(gnd),
	.combout(\CPU_inst|mask0|mask_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|mask0|mask_reg~5 .lut_mask = 16'h8004;
defparam \CPU_inst|mask0|mask_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N29
dffeas \CPU_inst|mask0|mask_reg[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|mask0|mask_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|mask0|mask_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|mask0|mask_reg[6] .is_wysiwyg = "true";
defparam \CPU_inst|mask0|mask_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N30
cycloneive_lcell_comb \CPU_inst|alu_a_mux_out[6]~6 (
// Equation(s):
// \CPU_inst|alu_a_mux_out[6]~6_combout  = (\CPU_inst|alu_a_source3~q  & ((\CPU_inst|mask0|mask_reg [6]))) # (!\CPU_inst|alu_a_source3~q  & (\CPU_inst|right_rotate0|rotate_reg [6]))

	.dataa(\CPU_inst|alu_a_source3~q ),
	.datab(\CPU_inst|right_rotate0|rotate_reg [6]),
	.datac(gnd),
	.datad(\CPU_inst|mask0|mask_reg [6]),
	.cin(gnd),
	.combout(\CPU_inst|alu_a_mux_out[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_a_mux_out[6]~6 .lut_mask = 16'hEE44;
defparam \CPU_inst|alu_a_mux_out[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N20
cycloneive_lcell_comb \CPU_inst|alu_b_mux_out[5]~14 (
// Equation(s):
// \CPU_inst|alu_b_mux_out[5]~14_combout  = (\CPU_inst|alu_b_mux_out[5]~13_combout ) # ((\CPU_inst|ALU0|alu_reg [5] & \CPU_inst|alu_b_mux_out[0]~2_combout ))

	.dataa(\CPU_inst|ALU0|alu_reg [5]),
	.datab(gnd),
	.datac(\CPU_inst|alu_b_mux_out[0]~2_combout ),
	.datad(\CPU_inst|alu_b_mux_out[5]~13_combout ),
	.cin(gnd),
	.combout(\CPU_inst|alu_b_mux_out[5]~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_b_mux_out[5]~14 .lut_mask = 16'hFFA0;
defparam \CPU_inst|alu_b_mux_out[5]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N10
cycloneive_lcell_comb \CPU_inst|alu_I_field1~0 (
// Equation(s):
// \CPU_inst|alu_I_field1~0_combout  = (!\CPU_inst|PC0|take_branch~3_combout  & (\CPU_inst|hazard_unit0|hazard~12_combout  & (\CPU_inst|decode_unit0|PC_I_field_reg [4] & \CPU_inst|PC0|stack_pop~2_combout )))

	.dataa(\CPU_inst|PC0|take_branch~3_combout ),
	.datab(\CPU_inst|hazard_unit0|hazard~12_combout ),
	.datac(\CPU_inst|decode_unit0|PC_I_field_reg [4]),
	.datad(\CPU_inst|PC0|stack_pop~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|alu_I_field1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_I_field1~0 .lut_mask = 16'h4000;
defparam \CPU_inst|alu_I_field1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N11
dffeas \CPU_inst|alu_I_field1[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|alu_I_field1~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_I_field1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_I_field1[4] .is_wysiwyg = "true";
defparam \CPU_inst|alu_I_field1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N28
cycloneive_lcell_comb \CPU_inst|alu_I_field2~16 (
// Equation(s):
// \CPU_inst|alu_I_field2~16_combout  = (!\CPU_inst|interrupt~q  & (\CPU_inst|PC0|stack_pop~3_combout  & (!\CPU_inst|CALL2~q  & \CPU_inst|alu_I_field1 [4])))

	.dataa(\CPU_inst|interrupt~q ),
	.datab(\CPU_inst|PC0|stack_pop~3_combout ),
	.datac(\CPU_inst|CALL2~q ),
	.datad(\CPU_inst|alu_I_field1 [4]),
	.cin(gnd),
	.combout(\CPU_inst|alu_I_field2~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_I_field2~16 .lut_mask = 16'h0400;
defparam \CPU_inst|alu_I_field2~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N29
dffeas \CPU_inst|alu_I_field2[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|alu_I_field2~16_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_I_field2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_I_field2[4] .is_wysiwyg = "true";
defparam \CPU_inst|alu_I_field2[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y19_N29
dffeas \CPU_inst|alu_I_field3[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|alu_I_field2 [4]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_I_field3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_I_field3[4] .is_wysiwyg = "true";
defparam \CPU_inst|alu_I_field3[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y21_N19
dffeas \CPU_inst|reg_file0|aux[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|aux [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|aux[4] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|aux[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N28
cycloneive_lcell_comb \CPU_inst|alu_b_mux_out[4]~1 (
// Equation(s):
// \CPU_inst|alu_b_mux_out[4]~1_combout  = (\CPU_inst|alu_b_source3~q  & ((\CPU_inst|alu_I_field3 [4]) # ((\CPU_inst|alu_b_mux_out[0]~0_combout  & \CPU_inst|reg_file0|aux [4])))) # (!\CPU_inst|alu_b_source3~q  & (\CPU_inst|alu_b_mux_out[0]~0_combout  & 
// ((\CPU_inst|reg_file0|aux [4]))))

	.dataa(\CPU_inst|alu_b_source3~q ),
	.datab(\CPU_inst|alu_b_mux_out[0]~0_combout ),
	.datac(\CPU_inst|alu_I_field3 [4]),
	.datad(\CPU_inst|reg_file0|aux [4]),
	.cin(gnd),
	.combout(\CPU_inst|alu_b_mux_out[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_b_mux_out[4]~1 .lut_mask = 16'hECA0;
defparam \CPU_inst|alu_b_mux_out[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N22
cycloneive_lcell_comb \CPU_inst|alu_b_mux_out[4]~3 (
// Equation(s):
// \CPU_inst|alu_b_mux_out[4]~3_combout  = (\CPU_inst|alu_b_mux_out[4]~1_combout ) # ((\CPU_inst|alu_b_mux_out[0]~2_combout  & \CPU_inst|ALU0|alu_reg [4]))

	.dataa(\CPU_inst|alu_b_mux_out[0]~2_combout ),
	.datab(gnd),
	.datac(\CPU_inst|ALU0|alu_reg [4]),
	.datad(\CPU_inst|alu_b_mux_out[4]~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|alu_b_mux_out[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_b_mux_out[4]~3 .lut_mask = 16'hFFA0;
defparam \CPU_inst|alu_b_mux_out[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N18
cycloneive_lcell_comb \CPU_inst|right_rotate1|rotate_reg[3]~3 (
// Equation(s):
// \CPU_inst|right_rotate1|rotate_reg[3]~3_combout  = (\CPU_inst|rotate_S01 [1] & ((\CPU_inst|right_rotate1|Mux0~5_combout ))) # (!\CPU_inst|rotate_S01 [1] & (\CPU_inst|right_rotate1|Mux0~4_combout ))

	.dataa(\CPU_inst|rotate_S01 [1]),
	.datab(\CPU_inst|right_rotate1|Mux0~4_combout ),
	.datac(gnd),
	.datad(\CPU_inst|right_rotate1|Mux0~5_combout ),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate1|rotate_reg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate1|rotate_reg[3]~3 .lut_mask = 16'hEE44;
defparam \CPU_inst|right_rotate1|rotate_reg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N30
cycloneive_lcell_comb \CPU_inst|right_rotate1|rotate_reg[7]~7 (
// Equation(s):
// \CPU_inst|right_rotate1|rotate_reg[7]~7_combout  = (\CPU_inst|rotate_S01 [1] & (\CPU_inst|right_rotate1|Mux0~7_combout )) # (!\CPU_inst|rotate_S01 [1] & ((\CPU_inst|right_rotate1|Mux0~6_combout )))

	.dataa(\CPU_inst|rotate_S01 [1]),
	.datab(\CPU_inst|right_rotate1|Mux0~7_combout ),
	.datac(gnd),
	.datad(\CPU_inst|right_rotate1|Mux0~6_combout ),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate1|rotate_reg[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate1|rotate_reg[7]~7 .lut_mask = 16'hDD88;
defparam \CPU_inst|right_rotate1|rotate_reg[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N19
dffeas \CPU_inst|right_rotate1|rotate_reg[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|right_rotate1|rotate_reg[3]~3_combout ),
	.asdata(\CPU_inst|right_rotate1|rotate_reg[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|rotate_S01 [2]),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|right_rotate1|rotate_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|right_rotate1|rotate_reg[3] .is_wysiwyg = "true";
defparam \CPU_inst|right_rotate1|rotate_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N8
cycloneive_lcell_comb \CPU_inst|mask0|mask_reg~1 (
// Equation(s):
// \CPU_inst|mask0|mask_reg~1_combout  = (\CPU_inst|right_rotate1|rotate_reg [3] & ((\CPU_inst|mask_L2 [2]) # ((!\CPU_inst|mask_L2 [1] & !\CPU_inst|mask_L2 [0]))))

	.dataa(\CPU_inst|mask_L2 [1]),
	.datab(\CPU_inst|mask_L2 [0]),
	.datac(\CPU_inst|mask_L2 [2]),
	.datad(\CPU_inst|right_rotate1|rotate_reg [3]),
	.cin(gnd),
	.combout(\CPU_inst|mask0|mask_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|mask0|mask_reg~1 .lut_mask = 16'hF100;
defparam \CPU_inst|mask0|mask_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N9
dffeas \CPU_inst|mask0|mask_reg[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|mask0|mask_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|mask0|mask_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|mask0|mask_reg[3] .is_wysiwyg = "true";
defparam \CPU_inst|mask0|mask_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N26
cycloneive_lcell_comb \CPU_inst|right_rotate0|Mux0~6 (
// Equation(s):
// \CPU_inst|right_rotate0|Mux0~6_combout  = (\CPU_inst|rotate_R2 [1] & ((\CPU_inst|rotate_R2 [0] & (\CPU_inst|reg_file0|a_data[6]~2_combout )) # (!\CPU_inst|rotate_R2 [0] & ((\CPU_inst|reg_file0|a_data[5]~5_combout )))))

	.dataa(\CPU_inst|rotate_R2 [1]),
	.datab(\CPU_inst|reg_file0|a_data[6]~2_combout ),
	.datac(\CPU_inst|reg_file0|a_data[5]~5_combout ),
	.datad(\CPU_inst|rotate_R2 [0]),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|Mux0~6 .lut_mask = 16'h88A0;
defparam \CPU_inst|right_rotate0|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N14
cycloneive_lcell_comb \CPU_inst|right_rotate0|Mux0~8 (
// Equation(s):
// \CPU_inst|right_rotate0|Mux0~8_combout  = (!\CPU_inst|rotate_mux2~q  & ((\CPU_inst|right_rotate0|Mux0~6_combout ) # ((!\CPU_inst|rotate_R2 [1] & \CPU_inst|right_rotate0|Mux0~7_combout ))))

	.dataa(\CPU_inst|right_rotate0|Mux0~6_combout ),
	.datab(\CPU_inst|rotate_mux2~q ),
	.datac(\CPU_inst|rotate_R2 [1]),
	.datad(\CPU_inst|right_rotate0|Mux0~7_combout ),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|Mux0~8 .lut_mask = 16'h2322;
defparam \CPU_inst|right_rotate0|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N1
dffeas \CPU_inst|right_rotate0|rotate_reg[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|right_rotate0|rotate_reg[3]~3_combout ),
	.asdata(\CPU_inst|right_rotate0|Mux0~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CPU_inst|rotate_R2 [2]),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|right_rotate0|rotate_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|right_rotate0|rotate_reg[3] .is_wysiwyg = "true";
defparam \CPU_inst|right_rotate0|rotate_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N10
cycloneive_lcell_comb \CPU_inst|alu_a_mux_out[3]~1 (
// Equation(s):
// \CPU_inst|alu_a_mux_out[3]~1_combout  = (\CPU_inst|alu_a_source3~q  & (\CPU_inst|mask0|mask_reg [3])) # (!\CPU_inst|alu_a_source3~q  & ((\CPU_inst|right_rotate0|rotate_reg [3])))

	.dataa(\CPU_inst|alu_a_source3~q ),
	.datab(\CPU_inst|mask0|mask_reg [3]),
	.datac(\CPU_inst|right_rotate0|rotate_reg [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|alu_a_mux_out[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_a_mux_out[3]~1 .lut_mask = 16'hD8D8;
defparam \CPU_inst|alu_a_mux_out[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N0
cycloneive_lcell_comb \CPU_inst|decode_unit0|PC_I_field_reg[2]~feeder (
// Equation(s):
// \CPU_inst|decode_unit0|PC_I_field_reg[2]~feeder_combout  = \CPU_inst|decode_unit0|I_reg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|I_reg [2]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|PC_I_field_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|PC_I_field_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|decode_unit0|PC_I_field_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N1
dffeas \CPU_inst|decode_unit0|PC_I_field_reg[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|PC_I_field_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|PC_I_field_reg[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|PC_I_field_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|PC_I_field_reg[2] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|PC_I_field_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N2
cycloneive_lcell_comb \CPU_inst|alu_I_field1~2 (
// Equation(s):
// \CPU_inst|alu_I_field1~2_combout  = (!\CPU_inst|PC0|take_branch~3_combout  & (\CPU_inst|hazard_unit0|hazard~12_combout  & (\CPU_inst|decode_unit0|PC_I_field_reg [2] & \CPU_inst|PC0|stack_pop~2_combout )))

	.dataa(\CPU_inst|PC0|take_branch~3_combout ),
	.datab(\CPU_inst|hazard_unit0|hazard~12_combout ),
	.datac(\CPU_inst|decode_unit0|PC_I_field_reg [2]),
	.datad(\CPU_inst|PC0|stack_pop~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|alu_I_field1~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_I_field1~2 .lut_mask = 16'h4000;
defparam \CPU_inst|alu_I_field1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N3
dffeas \CPU_inst|alu_I_field1[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|alu_I_field1~2_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_I_field1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_I_field1[2] .is_wysiwyg = "true";
defparam \CPU_inst|alu_I_field1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N26
cycloneive_lcell_comb \CPU_inst|alu_I_field2~18 (
// Equation(s):
// \CPU_inst|alu_I_field2~18_combout  = (\CPU_inst|PC0|stack_pop~3_combout  & (!\CPU_inst|interrupt~q  & (!\CPU_inst|CALL2~q  & \CPU_inst|alu_I_field1 [2])))

	.dataa(\CPU_inst|PC0|stack_pop~3_combout ),
	.datab(\CPU_inst|interrupt~q ),
	.datac(\CPU_inst|CALL2~q ),
	.datad(\CPU_inst|alu_I_field1 [2]),
	.cin(gnd),
	.combout(\CPU_inst|alu_I_field2~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_I_field2~18 .lut_mask = 16'h0200;
defparam \CPU_inst|alu_I_field2~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N27
dffeas \CPU_inst|alu_I_field2[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|alu_I_field2~18_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_I_field2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_I_field2[2] .is_wysiwyg = "true";
defparam \CPU_inst|alu_I_field2[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y19_N7
dffeas \CPU_inst|alu_I_field3[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|alu_I_field2 [2]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_I_field3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_I_field3[2] .is_wysiwyg = "true";
defparam \CPU_inst|alu_I_field3[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y19_N13
dffeas \CPU_inst|reg_file0|aux[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|aux [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|aux[2] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|aux[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N6
cycloneive_lcell_comb \CPU_inst|alu_b_mux_out[2]~6 (
// Equation(s):
// \CPU_inst|alu_b_mux_out[2]~6_combout  = (\CPU_inst|alu_b_source3~q  & ((\CPU_inst|alu_I_field3 [2]) # ((\CPU_inst|alu_b_mux_out[0]~0_combout  & \CPU_inst|reg_file0|aux [2])))) # (!\CPU_inst|alu_b_source3~q  & (\CPU_inst|alu_b_mux_out[0]~0_combout  & 
// ((\CPU_inst|reg_file0|aux [2]))))

	.dataa(\CPU_inst|alu_b_source3~q ),
	.datab(\CPU_inst|alu_b_mux_out[0]~0_combout ),
	.datac(\CPU_inst|alu_I_field3 [2]),
	.datad(\CPU_inst|reg_file0|aux [2]),
	.cin(gnd),
	.combout(\CPU_inst|alu_b_mux_out[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_b_mux_out[2]~6 .lut_mask = 16'hECA0;
defparam \CPU_inst|alu_b_mux_out[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N0
cycloneive_lcell_comb \CPU_inst|alu_b_mux_out[2]~7 (
// Equation(s):
// \CPU_inst|alu_b_mux_out[2]~7_combout  = (\CPU_inst|alu_b_mux_out[2]~6_combout ) # ((\CPU_inst|alu_b_mux_out[0]~2_combout  & \CPU_inst|ALU0|alu_reg [2]))

	.dataa(\CPU_inst|alu_b_mux_out[0]~2_combout ),
	.datab(gnd),
	.datac(\CPU_inst|ALU0|alu_reg [2]),
	.datad(\CPU_inst|alu_b_mux_out[2]~6_combout ),
	.cin(gnd),
	.combout(\CPU_inst|alu_b_mux_out[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_b_mux_out[2]~7 .lut_mask = 16'hFFA0;
defparam \CPU_inst|alu_b_mux_out[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N12
cycloneive_lcell_comb \CPU_inst|ALU0|add_result[2]~4 (
// Equation(s):
// \CPU_inst|ALU0|add_result[2]~4_combout  = ((\CPU_inst|alu_a_mux_out[2]~2_combout  $ (\CPU_inst|alu_b_mux_out[2]~7_combout  $ (!\CPU_inst|ALU0|add_result[1]~3 )))) # (GND)
// \CPU_inst|ALU0|add_result[2]~5  = CARRY((\CPU_inst|alu_a_mux_out[2]~2_combout  & ((\CPU_inst|alu_b_mux_out[2]~7_combout ) # (!\CPU_inst|ALU0|add_result[1]~3 ))) # (!\CPU_inst|alu_a_mux_out[2]~2_combout  & (\CPU_inst|alu_b_mux_out[2]~7_combout  & 
// !\CPU_inst|ALU0|add_result[1]~3 )))

	.dataa(\CPU_inst|alu_a_mux_out[2]~2_combout ),
	.datab(\CPU_inst|alu_b_mux_out[2]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|ALU0|add_result[1]~3 ),
	.combout(\CPU_inst|ALU0|add_result[2]~4_combout ),
	.cout(\CPU_inst|ALU0|add_result[2]~5 ));
// synopsys translate_off
defparam \CPU_inst|ALU0|add_result[2]~4 .lut_mask = 16'h698E;
defparam \CPU_inst|ALU0|add_result[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N14
cycloneive_lcell_comb \CPU_inst|ALU0|add_result[3]~6 (
// Equation(s):
// \CPU_inst|ALU0|add_result[3]~6_combout  = (\CPU_inst|alu_a_mux_out[3]~1_combout  & ((\CPU_inst|alu_b_mux_out[3]~5_combout  & (\CPU_inst|ALU0|add_result[2]~5  & VCC)) # (!\CPU_inst|alu_b_mux_out[3]~5_combout  & (!\CPU_inst|ALU0|add_result[2]~5 )))) # 
// (!\CPU_inst|alu_a_mux_out[3]~1_combout  & ((\CPU_inst|alu_b_mux_out[3]~5_combout  & (!\CPU_inst|ALU0|add_result[2]~5 )) # (!\CPU_inst|alu_b_mux_out[3]~5_combout  & ((\CPU_inst|ALU0|add_result[2]~5 ) # (GND)))))
// \CPU_inst|ALU0|add_result[3]~7  = CARRY((\CPU_inst|alu_a_mux_out[3]~1_combout  & (!\CPU_inst|alu_b_mux_out[3]~5_combout  & !\CPU_inst|ALU0|add_result[2]~5 )) # (!\CPU_inst|alu_a_mux_out[3]~1_combout  & ((!\CPU_inst|ALU0|add_result[2]~5 ) # 
// (!\CPU_inst|alu_b_mux_out[3]~5_combout ))))

	.dataa(\CPU_inst|alu_a_mux_out[3]~1_combout ),
	.datab(\CPU_inst|alu_b_mux_out[3]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|ALU0|add_result[2]~5 ),
	.combout(\CPU_inst|ALU0|add_result[3]~6_combout ),
	.cout(\CPU_inst|ALU0|add_result[3]~7 ));
// synopsys translate_off
defparam \CPU_inst|ALU0|add_result[3]~6 .lut_mask = 16'h9617;
defparam \CPU_inst|ALU0|add_result[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N16
cycloneive_lcell_comb \CPU_inst|ALU0|add_result[4]~8 (
// Equation(s):
// \CPU_inst|ALU0|add_result[4]~8_combout  = ((\CPU_inst|alu_a_mux_out[4]~0_combout  $ (\CPU_inst|alu_b_mux_out[4]~3_combout  $ (!\CPU_inst|ALU0|add_result[3]~7 )))) # (GND)
// \CPU_inst|ALU0|add_result[4]~9  = CARRY((\CPU_inst|alu_a_mux_out[4]~0_combout  & ((\CPU_inst|alu_b_mux_out[4]~3_combout ) # (!\CPU_inst|ALU0|add_result[3]~7 ))) # (!\CPU_inst|alu_a_mux_out[4]~0_combout  & (\CPU_inst|alu_b_mux_out[4]~3_combout  & 
// !\CPU_inst|ALU0|add_result[3]~7 )))

	.dataa(\CPU_inst|alu_a_mux_out[4]~0_combout ),
	.datab(\CPU_inst|alu_b_mux_out[4]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|ALU0|add_result[3]~7 ),
	.combout(\CPU_inst|ALU0|add_result[4]~8_combout ),
	.cout(\CPU_inst|ALU0|add_result[4]~9 ));
// synopsys translate_off
defparam \CPU_inst|ALU0|add_result[4]~8 .lut_mask = 16'h698E;
defparam \CPU_inst|ALU0|add_result[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N18
cycloneive_lcell_comb \CPU_inst|ALU0|add_result[5]~10 (
// Equation(s):
// \CPU_inst|ALU0|add_result[5]~10_combout  = (\CPU_inst|alu_b_mux_out[5]~14_combout  & ((\CPU_inst|alu_a_mux_out[5]~5_combout  & (\CPU_inst|ALU0|add_result[4]~9  & VCC)) # (!\CPU_inst|alu_a_mux_out[5]~5_combout  & (!\CPU_inst|ALU0|add_result[4]~9 )))) # 
// (!\CPU_inst|alu_b_mux_out[5]~14_combout  & ((\CPU_inst|alu_a_mux_out[5]~5_combout  & (!\CPU_inst|ALU0|add_result[4]~9 )) # (!\CPU_inst|alu_a_mux_out[5]~5_combout  & ((\CPU_inst|ALU0|add_result[4]~9 ) # (GND)))))
// \CPU_inst|ALU0|add_result[5]~11  = CARRY((\CPU_inst|alu_b_mux_out[5]~14_combout  & (!\CPU_inst|alu_a_mux_out[5]~5_combout  & !\CPU_inst|ALU0|add_result[4]~9 )) # (!\CPU_inst|alu_b_mux_out[5]~14_combout  & ((!\CPU_inst|ALU0|add_result[4]~9 ) # 
// (!\CPU_inst|alu_a_mux_out[5]~5_combout ))))

	.dataa(\CPU_inst|alu_b_mux_out[5]~14_combout ),
	.datab(\CPU_inst|alu_a_mux_out[5]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|ALU0|add_result[4]~9 ),
	.combout(\CPU_inst|ALU0|add_result[5]~10_combout ),
	.cout(\CPU_inst|ALU0|add_result[5]~11 ));
// synopsys translate_off
defparam \CPU_inst|ALU0|add_result[5]~10 .lut_mask = 16'h9617;
defparam \CPU_inst|ALU0|add_result[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N20
cycloneive_lcell_comb \CPU_inst|ALU0|add_result[6]~12 (
// Equation(s):
// \CPU_inst|ALU0|add_result[6]~12_combout  = ((\CPU_inst|alu_b_mux_out[6]~16_combout  $ (\CPU_inst|alu_a_mux_out[6]~6_combout  $ (!\CPU_inst|ALU0|add_result[5]~11 )))) # (GND)
// \CPU_inst|ALU0|add_result[6]~13  = CARRY((\CPU_inst|alu_b_mux_out[6]~16_combout  & ((\CPU_inst|alu_a_mux_out[6]~6_combout ) # (!\CPU_inst|ALU0|add_result[5]~11 ))) # (!\CPU_inst|alu_b_mux_out[6]~16_combout  & (\CPU_inst|alu_a_mux_out[6]~6_combout  & 
// !\CPU_inst|ALU0|add_result[5]~11 )))

	.dataa(\CPU_inst|alu_b_mux_out[6]~16_combout ),
	.datab(\CPU_inst|alu_a_mux_out[6]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|ALU0|add_result[5]~11 ),
	.combout(\CPU_inst|ALU0|add_result[6]~12_combout ),
	.cout(\CPU_inst|ALU0|add_result[6]~13 ));
// synopsys translate_off
defparam \CPU_inst|ALU0|add_result[6]~12 .lut_mask = 16'h698E;
defparam \CPU_inst|ALU0|add_result[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N16
cycloneive_lcell_comb \CPU_inst|ALU0|Mux3~11 (
// Equation(s):
// \CPU_inst|ALU0|Mux3~11_combout  = (\CPU_inst|alu_op3 [1]) # (!\CPU_inst|alu_op3 [0])

	.dataa(\CPU_inst|alu_op3 [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|alu_op3 [0]),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Mux3~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Mux3~11 .lut_mask = 16'hAAFF;
defparam \CPU_inst|ALU0|Mux3~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N16
cycloneive_lcell_comb \CPU_inst|ALU0|Mux1~8 (
// Equation(s):
// \CPU_inst|ALU0|Mux1~8_combout  = (\CPU_inst|ALU0|alu_reg[7]~1_combout  & (\CPU_inst|alu_b_mux_out[6]~16_combout  & ((\CPU_inst|alu_a_mux_out[6]~6_combout ) # (!\CPU_inst|ALU0|alu_reg[7]~2_combout )))) # (!\CPU_inst|ALU0|alu_reg[7]~1_combout  & 
// ((\CPU_inst|ALU0|alu_reg[7]~2_combout ) # ((\CPU_inst|alu_a_mux_out[6]~6_combout ))))

	.dataa(\CPU_inst|ALU0|alu_reg[7]~2_combout ),
	.datab(\CPU_inst|ALU0|alu_reg[7]~1_combout ),
	.datac(\CPU_inst|alu_a_mux_out[6]~6_combout ),
	.datad(\CPU_inst|alu_b_mux_out[6]~16_combout ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Mux1~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Mux1~8 .lut_mask = 16'hF632;
defparam \CPU_inst|ALU0|Mux1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N18
cycloneive_lcell_comb \CPU_inst|ALU0|Mux1~9 (
// Equation(s):
// \CPU_inst|ALU0|Mux1~9_combout  = (\CPU_inst|ALU0|alu_reg[7]~0_combout  & (\CPU_inst|alu_b_mux_out[6]~16_combout  $ ((\CPU_inst|alu_a_mux_out[6]~6_combout )))) # (!\CPU_inst|ALU0|alu_reg[7]~0_combout  & (((\CPU_inst|ALU0|Mux1~8_combout ))))

	.dataa(\CPU_inst|alu_b_mux_out[6]~16_combout ),
	.datab(\CPU_inst|ALU0|alu_reg[7]~0_combout ),
	.datac(\CPU_inst|alu_a_mux_out[6]~6_combout ),
	.datad(\CPU_inst|ALU0|Mux1~8_combout ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Mux1~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Mux1~9 .lut_mask = 16'h7B48;
defparam \CPU_inst|ALU0|Mux1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N20
cycloneive_lcell_comb \CPU_inst|ALU0|Mux1~10 (
// Equation(s):
// \CPU_inst|ALU0|Mux1~10_combout  = (\CPU_inst|ALU0|Mux1~9_combout  & ((\CPU_inst|ALU0|alu_reg[7]~0_combout ) # ((\CPU_inst|ALU0|add_result[6]~12_combout ) # (\CPU_inst|ALU0|Mux3~11_combout ))))

	.dataa(\CPU_inst|ALU0|alu_reg[7]~0_combout ),
	.datab(\CPU_inst|ALU0|add_result[6]~12_combout ),
	.datac(\CPU_inst|ALU0|Mux3~11_combout ),
	.datad(\CPU_inst|ALU0|Mux1~9_combout ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Mux1~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Mux1~10 .lut_mask = 16'hFE00;
defparam \CPU_inst|ALU0|Mux1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N21
dffeas \CPU_inst|ALU0|alu_reg[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|ALU0|Mux1~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|ALU0|alu_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|ALU0|alu_reg[6] .is_wysiwyg = "true";
defparam \CPU_inst|ALU0|alu_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N6
cycloneive_lcell_comb \CPU_inst|reg_file0|Decoder0~8 (
// Equation(s):
// \CPU_inst|reg_file0|Decoder0~8_combout  = (!\CPU_inst|dest_waddr4 [3] & (\CPU_inst|dest_waddr4 [0] & !\CPU_inst|dest_waddr4 [2]))

	.dataa(\CPU_inst|dest_waddr4 [3]),
	.datab(gnd),
	.datac(\CPU_inst|dest_waddr4 [0]),
	.datad(\CPU_inst|dest_waddr4 [2]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Decoder0~8 .lut_mask = 16'h0050;
defparam \CPU_inst|reg_file0|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N4
cycloneive_lcell_comb \CPU_inst|reg_file0|Decoder0~9 (
// Equation(s):
// \CPU_inst|reg_file0|Decoder0~9_combout  = (\CPU_inst|regf_wren4~q  & (\CPU_inst|hazard_unit0|data_hazard~combout  & (\CPU_inst|reg_file0|Decoder0~8_combout  & !\CPU_inst|dest_waddr4 [1])))

	.dataa(\CPU_inst|regf_wren4~q ),
	.datab(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.datac(\CPU_inst|reg_file0|Decoder0~8_combout ),
	.datad(\CPU_inst|dest_waddr4 [1]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Decoder0~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Decoder0~9 .lut_mask = 16'h0080;
defparam \CPU_inst|reg_file0|Decoder0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N17
dffeas \CPU_inst|reg_file0|r1[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r1[6] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N16
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux1~0 (
// Equation(s):
// \CPU_inst|reg_file0|Mux1~0_combout  = (\CPU_inst|src_raddr1 [1] & (\CPU_inst|src_raddr1 [0])) # (!\CPU_inst|src_raddr1 [1] & ((\CPU_inst|src_raddr1 [0] & (\CPU_inst|reg_file0|r1 [6])) # (!\CPU_inst|src_raddr1 [0] & ((\CPU_inst|reg_file0|aux [6])))))

	.dataa(\CPU_inst|src_raddr1 [1]),
	.datab(\CPU_inst|src_raddr1 [0]),
	.datac(\CPU_inst|reg_file0|r1 [6]),
	.datad(\CPU_inst|reg_file0|aux [6]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux1~0 .lut_mask = 16'hD9C8;
defparam \CPU_inst|reg_file0|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N4
cycloneive_lcell_comb \CPU_inst|reg_file0|Decoder0~10 (
// Equation(s):
// \CPU_inst|reg_file0|Decoder0~10_combout  = (\CPU_inst|dest_waddr4 [1] & (\CPU_inst|regf_wren4~q  & (\CPU_inst|reg_file0|Decoder0~8_combout  & \CPU_inst|hazard_unit0|data_hazard~combout )))

	.dataa(\CPU_inst|dest_waddr4 [1]),
	.datab(\CPU_inst|regf_wren4~q ),
	.datac(\CPU_inst|reg_file0|Decoder0~8_combout ),
	.datad(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Decoder0~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Decoder0~10 .lut_mask = 16'h8000;
defparam \CPU_inst|reg_file0|Decoder0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N15
dffeas \CPU_inst|reg_file0|r3[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r3[6] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r3[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N0
cycloneive_lcell_comb \CPU_inst|reg_file0|Decoder0~6 (
// Equation(s):
// \CPU_inst|reg_file0|Decoder0~6_combout  = (\CPU_inst|regf_wren4~q  & (!\CPU_inst|dest_waddr4 [3] & !\CPU_inst|dest_waddr4 [0]))

	.dataa(\CPU_inst|regf_wren4~q ),
	.datab(gnd),
	.datac(\CPU_inst|dest_waddr4 [3]),
	.datad(\CPU_inst|dest_waddr4 [0]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Decoder0~6 .lut_mask = 16'h000A;
defparam \CPU_inst|reg_file0|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N18
cycloneive_lcell_comb \CPU_inst|reg_file0|Decoder0~7 (
// Equation(s):
// \CPU_inst|reg_file0|Decoder0~7_combout  = (\CPU_inst|dest_waddr4 [1] & (\CPU_inst|reg_file0|Decoder0~6_combout  & (!\CPU_inst|dest_waddr4 [2] & \CPU_inst|hazard_unit0|data_hazard~combout )))

	.dataa(\CPU_inst|dest_waddr4 [1]),
	.datab(\CPU_inst|reg_file0|Decoder0~6_combout ),
	.datac(\CPU_inst|dest_waddr4 [2]),
	.datad(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Decoder0~7 .lut_mask = 16'h0800;
defparam \CPU_inst|reg_file0|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N29
dffeas \CPU_inst|reg_file0|r2[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r2[6] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N14
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux1~1 (
// Equation(s):
// \CPU_inst|reg_file0|Mux1~1_combout  = (\CPU_inst|src_raddr1 [1] & ((\CPU_inst|reg_file0|Mux1~0_combout  & (\CPU_inst|reg_file0|r3 [6])) # (!\CPU_inst|reg_file0|Mux1~0_combout  & ((\CPU_inst|reg_file0|r2 [6]))))) # (!\CPU_inst|src_raddr1 [1] & 
// (\CPU_inst|reg_file0|Mux1~0_combout ))

	.dataa(\CPU_inst|src_raddr1 [1]),
	.datab(\CPU_inst|reg_file0|Mux1~0_combout ),
	.datac(\CPU_inst|reg_file0|r3 [6]),
	.datad(\CPU_inst|reg_file0|r2 [6]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux1~1 .lut_mask = 16'hE6C4;
defparam \CPU_inst|reg_file0|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N30
cycloneive_lcell_comb \CPU_inst|reg_file0|Decoder0~14 (
// Equation(s):
// \CPU_inst|reg_file0|Decoder0~14_combout  = (!\CPU_inst|dest_waddr4 [1] & (\CPU_inst|dest_waddr4 [2] & \CPU_inst|regf_wren4~q ))

	.dataa(\CPU_inst|dest_waddr4 [1]),
	.datab(gnd),
	.datac(\CPU_inst|dest_waddr4 [2]),
	.datad(\CPU_inst|regf_wren4~q ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Decoder0~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Decoder0~14 .lut_mask = 16'h5000;
defparam \CPU_inst|reg_file0|Decoder0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N2
cycloneive_lcell_comb \d_cache_inst|d_miss_hold~0 (
// Equation(s):
// \d_cache_inst|d_miss_hold~0_combout  = ((\d_cache_inst|always0~0_combout  & ((\d_cache_inst|d_miss~0_combout ))) # (!\d_cache_inst|always0~0_combout  & (\d_cache_inst|d_miss_hold~q ))) # (!\d_cache_inst|CPU_address_hold[12]~15_combout )

	.dataa(\d_cache_inst|always0~0_combout ),
	.datab(\d_cache_inst|CPU_address_hold[12]~15_combout ),
	.datac(\d_cache_inst|d_miss_hold~q ),
	.datad(\d_cache_inst|d_miss~0_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|d_miss_hold~0_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|d_miss_hold~0 .lut_mask = 16'hFB73;
defparam \d_cache_inst|d_miss_hold~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N3
dffeas \d_cache_inst|d_miss_hold (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\d_cache_inst|d_miss_hold~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|d_miss_hold~q ),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|d_miss_hold .is_wysiwyg = "true";
defparam \d_cache_inst|d_miss_hold .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N22
cycloneive_lcell_comb \d_cache_inst|d_cache_miss~0 (
// Equation(s):
// \d_cache_inst|d_cache_miss~0_combout  = (\d_cache_inst|d_miss_hold~q ) # ((\CPU_inst|WC6~q  & (\CPU_inst|n_LB_w6~q  & \d_cache_inst|fetch_active~q )))

	.dataa(\CPU_inst|WC6~q ),
	.datab(\CPU_inst|n_LB_w6~q ),
	.datac(\d_cache_inst|fetch_active~q ),
	.datad(\d_cache_inst|d_miss_hold~q ),
	.cin(gnd),
	.combout(\d_cache_inst|d_cache_miss~0_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|d_cache_miss~0 .lut_mask = 16'hFF80;
defparam \d_cache_inst|d_cache_miss~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N28
cycloneive_lcell_comb \CPU_inst|reg_file0|Decoder0~15 (
// Equation(s):
// \CPU_inst|reg_file0|Decoder0~15_combout  = (\CPU_inst|WC6~q  & ((\d_cache_inst|d_cache_miss~2_combout ) # ((\d_cache_inst|d_cache_miss~0_combout ) # (\d_cache_inst|d_miss~0_combout ))))

	.dataa(\CPU_inst|WC6~q ),
	.datab(\d_cache_inst|d_cache_miss~2_combout ),
	.datac(\d_cache_inst|d_cache_miss~0_combout ),
	.datad(\d_cache_inst|d_miss~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Decoder0~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Decoder0~15 .lut_mask = 16'hAAA8;
defparam \CPU_inst|reg_file0|Decoder0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N0
cycloneive_lcell_comb \CPU_inst|reg_file0|Decoder0~16 (
// Equation(s):
// \CPU_inst|reg_file0|Decoder0~16_combout  = (!\CPU_inst|dest_waddr4 [3] & (!\CPU_inst|dest_waddr4 [0] & (\CPU_inst|reg_file0|Decoder0~14_combout  & !\CPU_inst|reg_file0|Decoder0~15_combout )))

	.dataa(\CPU_inst|dest_waddr4 [3]),
	.datab(\CPU_inst|dest_waddr4 [0]),
	.datac(\CPU_inst|reg_file0|Decoder0~14_combout ),
	.datad(\CPU_inst|reg_file0|Decoder0~15_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Decoder0~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Decoder0~16 .lut_mask = 16'h0010;
defparam \CPU_inst|reg_file0|Decoder0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N17
dffeas \CPU_inst|reg_file0|r4[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r4 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r4[6] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r4[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N16
cycloneive_lcell_comb \CPU_inst|reg_file0|Decoder0~12 (
// Equation(s):
// \CPU_inst|reg_file0|Decoder0~12_combout  = (\CPU_inst|dest_waddr4 [2] & (!\CPU_inst|dest_waddr4 [3] & !\CPU_inst|dest_waddr4 [0]))

	.dataa(\CPU_inst|dest_waddr4 [2]),
	.datab(\CPU_inst|dest_waddr4 [3]),
	.datac(gnd),
	.datad(\CPU_inst|dest_waddr4 [0]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Decoder0~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Decoder0~12 .lut_mask = 16'h0022;
defparam \CPU_inst|reg_file0|Decoder0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N26
cycloneive_lcell_comb \CPU_inst|reg_file0|Decoder0~13 (
// Equation(s):
// \CPU_inst|reg_file0|Decoder0~13_combout  = (\CPU_inst|regf_wren4~q  & (\CPU_inst|dest_waddr4 [1] & (\CPU_inst|hazard_unit0|data_hazard~combout  & \CPU_inst|reg_file0|Decoder0~12_combout )))

	.dataa(\CPU_inst|regf_wren4~q ),
	.datab(\CPU_inst|dest_waddr4 [1]),
	.datac(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.datad(\CPU_inst|reg_file0|Decoder0~12_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Decoder0~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Decoder0~13 .lut_mask = 16'h8000;
defparam \CPU_inst|reg_file0|Decoder0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N5
dffeas \CPU_inst|reg_file0|r6[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r6 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r6[6] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r6[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N16
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux1~2 (
// Equation(s):
// \CPU_inst|reg_file0|Mux1~2_combout  = (\CPU_inst|src_raddr1 [1] & ((\CPU_inst|src_raddr1 [0]) # ((\CPU_inst|reg_file0|r6 [6])))) # (!\CPU_inst|src_raddr1 [1] & (!\CPU_inst|src_raddr1 [0] & (\CPU_inst|reg_file0|r4 [6])))

	.dataa(\CPU_inst|src_raddr1 [1]),
	.datab(\CPU_inst|src_raddr1 [0]),
	.datac(\CPU_inst|reg_file0|r4 [6]),
	.datad(\CPU_inst|reg_file0|r6 [6]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux1~2 .lut_mask = 16'hBA98;
defparam \CPU_inst|reg_file0|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N30
cycloneive_lcell_comb \CPU_inst|reg_file0|Decoder0~11 (
// Equation(s):
// \CPU_inst|reg_file0|Decoder0~11_combout  = (\CPU_inst|reg_file0|Decoder0~2_combout  & (\CPU_inst|regf_wren4~q  & (\CPU_inst|hazard_unit0|data_hazard~combout  & !\CPU_inst|dest_waddr4 [1])))

	.dataa(\CPU_inst|reg_file0|Decoder0~2_combout ),
	.datab(\CPU_inst|regf_wren4~q ),
	.datac(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.datad(\CPU_inst|dest_waddr4 [1]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Decoder0~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Decoder0~11 .lut_mask = 16'h0080;
defparam \CPU_inst|reg_file0|Decoder0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y21_N3
dffeas \CPU_inst|reg_file0|r5[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r5 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r5[6] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r5[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N2
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux1~3 (
// Equation(s):
// \CPU_inst|reg_file0|Mux1~3_combout  = (\CPU_inst|reg_file0|Mux1~2_combout  & (((\CPU_inst|reg_file0|ivl_reg [6])) # (!\CPU_inst|src_raddr1 [0]))) # (!\CPU_inst|reg_file0|Mux1~2_combout  & (\CPU_inst|src_raddr1 [0] & (\CPU_inst|reg_file0|r5 [6])))

	.dataa(\CPU_inst|reg_file0|Mux1~2_combout ),
	.datab(\CPU_inst|src_raddr1 [0]),
	.datac(\CPU_inst|reg_file0|r5 [6]),
	.datad(\CPU_inst|reg_file0|ivl_reg [6]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux1~3 .lut_mask = 16'hEA62;
defparam \CPU_inst|reg_file0|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N8
cycloneive_lcell_comb \CPU_inst|decode_unit0|src_raddr_reg~4 (
// Equation(s):
// \CPU_inst|decode_unit0|src_raddr_reg~4_combout  = (\CPU_inst|decode_unit0|I_reg [10] & (((!\CPU_inst|decode_unit0|I_reg [15]) # (!\CPU_inst|decode_unit0|src_raddr_reg~0_combout )) # (!\CPU_inst|decode_unit0|WideAnd0~0_combout )))

	.dataa(\CPU_inst|decode_unit0|WideAnd0~0_combout ),
	.datab(\CPU_inst|decode_unit0|src_raddr_reg~0_combout ),
	.datac(\CPU_inst|decode_unit0|I_reg [10]),
	.datad(\CPU_inst|decode_unit0|I_reg [15]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|src_raddr_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|src_raddr_reg~4 .lut_mask = 16'h70F0;
defparam \CPU_inst|decode_unit0|src_raddr_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N9
dffeas \CPU_inst|decode_unit0|src_raddr_reg[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|src_raddr_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|PC_I_field_reg[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|src_raddr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|src_raddr_reg[2] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|src_raddr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N22
cycloneive_lcell_comb \CPU_inst|src_raddr1[2]~feeder (
// Equation(s):
// \CPU_inst|src_raddr1[2]~feeder_combout  = \CPU_inst|decode_unit0|src_raddr_reg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|src_raddr_reg [2]),
	.cin(gnd),
	.combout(\CPU_inst|src_raddr1[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|src_raddr1[2]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|src_raddr1[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N23
dffeas \CPU_inst|src_raddr1[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|src_raddr1[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|src_raddr1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|src_raddr1[2] .is_wysiwyg = "true";
defparam \CPU_inst|src_raddr1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N0
cycloneive_lcell_comb \CPU_inst|reg_file0|a_reg[6]~0 (
// Equation(s):
// \CPU_inst|reg_file0|a_reg[6]~0_combout  = (\CPU_inst|src_raddr1 [2] & ((\CPU_inst|reg_file0|Mux1~3_combout ))) # (!\CPU_inst|src_raddr1 [2] & (\CPU_inst|reg_file0|Mux1~1_combout ))

	.dataa(\CPU_inst|reg_file0|Mux1~1_combout ),
	.datab(\CPU_inst|reg_file0|Mux1~3_combout ),
	.datac(gnd),
	.datad(\CPU_inst|src_raddr1 [2]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_reg[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_reg[6]~0 .lut_mask = 16'hCCAA;
defparam \CPU_inst|reg_file0|a_reg[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N10
cycloneive_lcell_comb \CPU_inst|reg_file0|Decoder0~17 (
// Equation(s):
// \CPU_inst|reg_file0|Decoder0~17_combout  = (\CPU_inst|dest_waddr4 [3] & (\CPU_inst|regf_wren4~q  & !\CPU_inst|dest_waddr4 [0]))

	.dataa(\CPU_inst|dest_waddr4 [3]),
	.datab(gnd),
	.datac(\CPU_inst|regf_wren4~q ),
	.datad(\CPU_inst|dest_waddr4 [0]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Decoder0~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Decoder0~17 .lut_mask = 16'h00A0;
defparam \CPU_inst|reg_file0|Decoder0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N20
cycloneive_lcell_comb \CPU_inst|reg_file0|Decoder0~18 (
// Equation(s):
// \CPU_inst|reg_file0|Decoder0~18_combout  = (\CPU_inst|dest_waddr4 [1] & (\CPU_inst|hazard_unit0|data_hazard~combout  & (\CPU_inst|dest_waddr4 [2] & \CPU_inst|reg_file0|Decoder0~17_combout )))

	.dataa(\CPU_inst|dest_waddr4 [1]),
	.datab(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.datac(\CPU_inst|dest_waddr4 [2]),
	.datad(\CPU_inst|reg_file0|Decoder0~17_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Decoder0~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Decoder0~18 .lut_mask = 16'h8000;
defparam \CPU_inst|reg_file0|Decoder0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N9
dffeas \CPU_inst|reg_file0|r16[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r16 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r16[6] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r16[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N22
cycloneive_lcell_comb \CPU_inst|reg_file0|Decoder0~21 (
// Equation(s):
// \CPU_inst|reg_file0|Decoder0~21_combout  = (!\CPU_inst|dest_waddr4 [1] & (\CPU_inst|hazard_unit0|data_hazard~combout  & (\CPU_inst|dest_waddr4 [2] & \CPU_inst|reg_file0|Decoder0~17_combout )))

	.dataa(\CPU_inst|dest_waddr4 [1]),
	.datab(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.datac(\CPU_inst|dest_waddr4 [2]),
	.datad(\CPU_inst|reg_file0|Decoder0~17_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Decoder0~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Decoder0~21 .lut_mask = 16'h4000;
defparam \CPU_inst|reg_file0|Decoder0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N11
dffeas \CPU_inst|reg_file0|r14[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r14 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r14[6] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r14[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N30
cycloneive_lcell_comb \CPU_inst|reg_file0|Decoder0~19 (
// Equation(s):
// \CPU_inst|reg_file0|Decoder0~19_combout  = (\CPU_inst|dest_waddr4 [0] & (!\CPU_inst|dest_waddr4 [1] & \CPU_inst|regf_wren4~q ))

	.dataa(gnd),
	.datab(\CPU_inst|dest_waddr4 [0]),
	.datac(\CPU_inst|dest_waddr4 [1]),
	.datad(\CPU_inst|regf_wren4~q ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Decoder0~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Decoder0~19 .lut_mask = 16'h0C00;
defparam \CPU_inst|reg_file0|Decoder0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N28
cycloneive_lcell_comb \CPU_inst|reg_file0|Decoder0~20 (
// Equation(s):
// \CPU_inst|reg_file0|Decoder0~20_combout  = (\CPU_inst|dest_waddr4 [2] & (\CPU_inst|dest_waddr4 [3] & (\CPU_inst|hazard_unit0|data_hazard~combout  & \CPU_inst|reg_file0|Decoder0~19_combout )))

	.dataa(\CPU_inst|dest_waddr4 [2]),
	.datab(\CPU_inst|dest_waddr4 [3]),
	.datac(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.datad(\CPU_inst|reg_file0|Decoder0~19_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Decoder0~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Decoder0~20 .lut_mask = 16'h8000;
defparam \CPU_inst|reg_file0|Decoder0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y19_N17
dffeas \CPU_inst|reg_file0|r15[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r15 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r15[6] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r15[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N10
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux1~4 (
// Equation(s):
// \CPU_inst|reg_file0|Mux1~4_combout  = (\CPU_inst|src_raddr1 [1] & (\CPU_inst|src_raddr1 [0])) # (!\CPU_inst|src_raddr1 [1] & ((\CPU_inst|src_raddr1 [0] & ((\CPU_inst|reg_file0|r15 [6]))) # (!\CPU_inst|src_raddr1 [0] & (\CPU_inst|reg_file0|r14 [6]))))

	.dataa(\CPU_inst|src_raddr1 [1]),
	.datab(\CPU_inst|src_raddr1 [0]),
	.datac(\CPU_inst|reg_file0|r14 [6]),
	.datad(\CPU_inst|reg_file0|r15 [6]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux1~4 .lut_mask = 16'hDC98;
defparam \CPU_inst|reg_file0|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N8
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux1~5 (
// Equation(s):
// \CPU_inst|reg_file0|Mux1~5_combout  = (\CPU_inst|src_raddr1 [1] & ((\CPU_inst|reg_file0|Mux1~4_combout  & (\CPU_inst|reg_file0|ivr_reg [6])) # (!\CPU_inst|reg_file0|Mux1~4_combout  & ((\CPU_inst|reg_file0|r16 [6]))))) # (!\CPU_inst|src_raddr1 [1] & 
// (((\CPU_inst|reg_file0|Mux1~4_combout ))))

	.dataa(\CPU_inst|reg_file0|ivr_reg [6]),
	.datab(\CPU_inst|src_raddr1 [1]),
	.datac(\CPU_inst|reg_file0|r16 [6]),
	.datad(\CPU_inst|reg_file0|Mux1~4_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux1~5 .lut_mask = 16'hBBC0;
defparam \CPU_inst|reg_file0|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N4
cycloneive_lcell_comb \CPU_inst|reg_file0|a_reg[1]~8 (
// Equation(s):
// \CPU_inst|reg_file0|a_reg[1]~8_combout  = (\CPU_inst|src_raddr1 [2]) # ((\CPU_inst|src_raddr1 [0] & \CPU_inst|src_raddr1 [1]))

	.dataa(\CPU_inst|src_raddr1 [2]),
	.datab(\CPU_inst|src_raddr1 [0]),
	.datac(gnd),
	.datad(\CPU_inst|src_raddr1 [1]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_reg[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_reg[1]~8 .lut_mask = 16'hEEAA;
defparam \CPU_inst|reg_file0|a_reg[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N18
cycloneive_lcell_comb \CPU_inst|reg_file0|Decoder0~24 (
// Equation(s):
// \CPU_inst|reg_file0|Decoder0~24_combout  = (\CPU_inst|regf_wren4~q  & (!\CPU_inst|dest_waddr4 [2] & \CPU_inst|dest_waddr4 [0]))

	.dataa(\CPU_inst|regf_wren4~q ),
	.datab(gnd),
	.datac(\CPU_inst|dest_waddr4 [2]),
	.datad(\CPU_inst|dest_waddr4 [0]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Decoder0~24_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Decoder0~24 .lut_mask = 16'h0A00;
defparam \CPU_inst|reg_file0|Decoder0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N12
cycloneive_lcell_comb \CPU_inst|reg_file0|Decoder0~25 (
// Equation(s):
// \CPU_inst|reg_file0|Decoder0~25_combout  = (\CPU_inst|dest_waddr4 [3] & (\CPU_inst|reg_file0|Decoder0~24_combout  & (\CPU_inst|dest_waddr4 [1] & \CPU_inst|hazard_unit0|data_hazard~combout )))

	.dataa(\CPU_inst|dest_waddr4 [3]),
	.datab(\CPU_inst|reg_file0|Decoder0~24_combout ),
	.datac(\CPU_inst|dest_waddr4 [1]),
	.datad(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Decoder0~25_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Decoder0~25 .lut_mask = 16'h8000;
defparam \CPU_inst|reg_file0|Decoder0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N13
dffeas \CPU_inst|reg_file0|r13[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r13 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r13[6] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r13[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N8
cycloneive_lcell_comb \CPU_inst|reg_file0|Decoder0~22 (
// Equation(s):
// \CPU_inst|reg_file0|Decoder0~22_combout  = (\CPU_inst|dest_waddr4 [1] & (\CPU_inst|hazard_unit0|data_hazard~combout  & (!\CPU_inst|dest_waddr4 [2] & \CPU_inst|reg_file0|Decoder0~17_combout )))

	.dataa(\CPU_inst|dest_waddr4 [1]),
	.datab(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.datac(\CPU_inst|dest_waddr4 [2]),
	.datad(\CPU_inst|reg_file0|Decoder0~17_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Decoder0~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Decoder0~22 .lut_mask = 16'h0800;
defparam \CPU_inst|reg_file0|Decoder0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y21_N29
dffeas \CPU_inst|reg_file0|r12[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r12 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r12[6] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r12[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N14
cycloneive_lcell_comb \CPU_inst|reg_file0|Decoder0~23 (
// Equation(s):
// \CPU_inst|reg_file0|Decoder0~23_combout  = (!\CPU_inst|dest_waddr4 [2] & (\CPU_inst|dest_waddr4 [3] & (\CPU_inst|hazard_unit0|data_hazard~combout  & \CPU_inst|reg_file0|Decoder0~19_combout )))

	.dataa(\CPU_inst|dest_waddr4 [2]),
	.datab(\CPU_inst|dest_waddr4 [3]),
	.datac(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.datad(\CPU_inst|reg_file0|Decoder0~19_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Decoder0~23_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Decoder0~23 .lut_mask = 16'h4000;
defparam \CPU_inst|reg_file0|Decoder0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y19_N3
dffeas \CPU_inst|reg_file0|r11[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r11 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r11[6] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r11[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N2
cycloneive_lcell_comb \CPU_inst|reg_file0|a_reg[1]~9 (
// Equation(s):
// \CPU_inst|reg_file0|a_reg[1]~9_combout  = (\CPU_inst|src_raddr1 [1] & !\CPU_inst|src_raddr1 [2])

	.dataa(gnd),
	.datab(\CPU_inst|src_raddr1 [1]),
	.datac(gnd),
	.datad(\CPU_inst|src_raddr1 [2]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_reg[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_reg[1]~9 .lut_mask = 16'h00CC;
defparam \CPU_inst|reg_file0|a_reg[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N2
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux1~6 (
// Equation(s):
// \CPU_inst|reg_file0|Mux1~6_combout  = (\CPU_inst|reg_file0|a_reg[1]~8_combout  & (((\CPU_inst|reg_file0|a_reg[1]~9_combout )))) # (!\CPU_inst|reg_file0|a_reg[1]~8_combout  & ((\CPU_inst|reg_file0|a_reg[1]~9_combout  & (\CPU_inst|reg_file0|r12 [6])) # 
// (!\CPU_inst|reg_file0|a_reg[1]~9_combout  & ((\CPU_inst|reg_file0|r11 [6])))))

	.dataa(\CPU_inst|reg_file0|a_reg[1]~8_combout ),
	.datab(\CPU_inst|reg_file0|r12 [6]),
	.datac(\CPU_inst|reg_file0|r11 [6]),
	.datad(\CPU_inst|reg_file0|a_reg[1]~9_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux1~6 .lut_mask = 16'hEE50;
defparam \CPU_inst|reg_file0|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N12
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux1~7 (
// Equation(s):
// \CPU_inst|reg_file0|Mux1~7_combout  = (\CPU_inst|reg_file0|a_reg[1]~8_combout  & ((\CPU_inst|reg_file0|Mux1~6_combout  & ((\CPU_inst|reg_file0|r13 [6]))) # (!\CPU_inst|reg_file0|Mux1~6_combout  & (\CPU_inst|reg_file0|Mux1~5_combout )))) # 
// (!\CPU_inst|reg_file0|a_reg[1]~8_combout  & (((\CPU_inst|reg_file0|Mux1~6_combout ))))

	.dataa(\CPU_inst|reg_file0|Mux1~5_combout ),
	.datab(\CPU_inst|reg_file0|a_reg[1]~8_combout ),
	.datac(\CPU_inst|reg_file0|r13 [6]),
	.datad(\CPU_inst|reg_file0|Mux1~6_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux1~7 .lut_mask = 16'hF388;
defparam \CPU_inst|reg_file0|Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y21_N1
dffeas \CPU_inst|reg_file0|a_reg[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|reg_file0|a_reg[6]~0_combout ),
	.asdata(\CPU_inst|reg_file0|Mux1~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|src_raddr1 [3]),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|a_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_reg[6] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|a_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N18
cycloneive_lcell_comb \CPU_inst|reg_file0|a_data[6]~1 (
// Equation(s):
// \CPU_inst|reg_file0|a_data[6]~1_combout  = (\CPU_inst|reg_file0|a_reg [6] & (((!\CPU_inst|reg_file0|a_forward1~0_combout ) # (!\CPU_inst|reg_file0|prev_wren~q )) # (!\CPU_inst|reg_file0|a_forward1~1_combout )))

	.dataa(\CPU_inst|reg_file0|a_reg [6]),
	.datab(\CPU_inst|reg_file0|a_forward1~1_combout ),
	.datac(\CPU_inst|reg_file0|prev_wren~q ),
	.datad(\CPU_inst|reg_file0|a_forward1~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_data[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_data[6]~1 .lut_mask = 16'h2AAA;
defparam \CPU_inst|reg_file0|a_data[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y21_N25
dffeas \CPU_inst|reg_file0|prev_w_data[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|prev_w_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|prev_w_data[6] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|prev_w_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N24
cycloneive_lcell_comb \CPU_inst|reg_file0|a_data[6]~0 (
// Equation(s):
// \CPU_inst|reg_file0|a_data[6]~0_combout  = (\CPU_inst|reg_file0|prev_wren~q  & (\CPU_inst|reg_file0|a_forward1~1_combout  & (\CPU_inst|reg_file0|prev_w_data [6] & \CPU_inst|reg_file0|a_forward1~0_combout )))

	.dataa(\CPU_inst|reg_file0|prev_wren~q ),
	.datab(\CPU_inst|reg_file0|a_forward1~1_combout ),
	.datac(\CPU_inst|reg_file0|prev_w_data [6]),
	.datad(\CPU_inst|reg_file0|a_forward1~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_data[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_data[6]~0 .lut_mask = 16'h8000;
defparam \CPU_inst|reg_file0|a_data[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N0
cycloneive_lcell_comb \CPU_inst|reg_file0|a_data[6]~2 (
// Equation(s):
// \CPU_inst|reg_file0|a_data[6]~2_combout  = (\CPU_inst|reg_file0|a_forward0~2_combout  & (((\CPU_inst|ALU0|alu_reg [6])))) # (!\CPU_inst|reg_file0|a_forward0~2_combout  & ((\CPU_inst|reg_file0|a_data[6]~1_combout ) # 
// ((\CPU_inst|reg_file0|a_data[6]~0_combout ))))

	.dataa(\CPU_inst|reg_file0|a_data[6]~1_combout ),
	.datab(\CPU_inst|reg_file0|a_forward0~2_combout ),
	.datac(\CPU_inst|ALU0|alu_reg [6]),
	.datad(\CPU_inst|reg_file0|a_data[6]~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_data[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_data[6]~2 .lut_mask = 16'hF3E2;
defparam \CPU_inst|reg_file0|a_data[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N10
cycloneive_lcell_comb \CPU_inst|right_rotate0|Mux0~10 (
// Equation(s):
// \CPU_inst|right_rotate0|Mux0~10_combout  = (!\CPU_inst|rotate_mux2~q  & ((\CPU_inst|rotate_R2 [0] & ((\CPU_inst|reg_file0|a_data[6]~2_combout ))) # (!\CPU_inst|rotate_R2 [0] & (\CPU_inst|reg_file0|a_data[5]~5_combout ))))

	.dataa(\CPU_inst|rotate_mux2~q ),
	.datab(\CPU_inst|reg_file0|a_data[5]~5_combout ),
	.datac(\CPU_inst|reg_file0|a_data[6]~2_combout ),
	.datad(\CPU_inst|rotate_R2 [0]),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|Mux0~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|Mux0~10 .lut_mask = 16'h5044;
defparam \CPU_inst|right_rotate0|Mux0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N18
cycloneive_lcell_comb \CPU_inst|right_rotate0|Mux0~3 (
// Equation(s):
// \CPU_inst|right_rotate0|Mux0~3_combout  = (\CPU_inst|rotate_mux2~q  & (\CPU_inst|ALU0|OVF_reg~q  & \CPU_inst|rotate_R2 [0])) # (!\CPU_inst|rotate_mux2~q  & ((!\CPU_inst|rotate_R2 [0])))

	.dataa(\CPU_inst|rotate_mux2~q ),
	.datab(\CPU_inst|ALU0|OVF_reg~q ),
	.datac(gnd),
	.datad(\CPU_inst|rotate_R2 [0]),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|Mux0~3 .lut_mask = 16'h8855;
defparam \CPU_inst|right_rotate0|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N28
cycloneive_lcell_comb \CPU_inst|right_rotate0|Mux0~4 (
// Equation(s):
// \CPU_inst|right_rotate0|Mux0~4_combout  = (\CPU_inst|rotate_mux2~q  & (\CPU_inst|right_rotate0|Mux0~3_combout )) # (!\CPU_inst|rotate_mux2~q  & ((\CPU_inst|right_rotate0|Mux0~3_combout  & (\CPU_inst|reg_file0|a_data[7]~20_combout )) # 
// (!\CPU_inst|right_rotate0|Mux0~3_combout  & ((\CPU_inst|reg_file0|a_data[0]~14_combout )))))

	.dataa(\CPU_inst|rotate_mux2~q ),
	.datab(\CPU_inst|right_rotate0|Mux0~3_combout ),
	.datac(\CPU_inst|reg_file0|a_data[7]~20_combout ),
	.datad(\CPU_inst|reg_file0|a_data[0]~14_combout ),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|Mux0~4 .lut_mask = 16'hD9C8;
defparam \CPU_inst|right_rotate0|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N4
cycloneive_lcell_comb \CPU_inst|right_rotate0|rotate_reg[1]~1 (
// Equation(s):
// \CPU_inst|right_rotate0|rotate_reg[1]~1_combout  = (\CPU_inst|rotate_R2 [1] & ((\CPU_inst|right_rotate0|Mux0~4_combout ))) # (!\CPU_inst|rotate_R2 [1] & (\CPU_inst|right_rotate0|Mux0~10_combout ))

	.dataa(\CPU_inst|right_rotate0|Mux0~10_combout ),
	.datab(\CPU_inst|rotate_R2 [1]),
	.datac(gnd),
	.datad(\CPU_inst|right_rotate0|Mux0~4_combout ),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|rotate_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|rotate_reg[1]~1 .lut_mask = 16'hEE22;
defparam \CPU_inst|right_rotate0|rotate_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N8
cycloneive_lcell_comb \CPU_inst|right_rotate0|Mux2~0 (
// Equation(s):
// \CPU_inst|right_rotate0|Mux2~0_combout  = (\CPU_inst|rotate_R2 [2] & (\CPU_inst|right_rotate0|Mux0~12_combout )) # (!\CPU_inst|rotate_R2 [2] & ((\CPU_inst|right_rotate0|rotate_reg[1]~1_combout )))

	.dataa(\CPU_inst|right_rotate0|Mux0~12_combout ),
	.datab(gnd),
	.datac(\CPU_inst|right_rotate0|rotate_reg[1]~1_combout ),
	.datad(\CPU_inst|rotate_R2 [2]),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|Mux2~0 .lut_mask = 16'hAAF0;
defparam \CPU_inst|right_rotate0|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N9
dffeas \CPU_inst|right_rotate0|rotate_reg[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|right_rotate0|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|right_rotate0|rotate_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|right_rotate0|rotate_reg[5] .is_wysiwyg = "true";
defparam \CPU_inst|right_rotate0|rotate_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y17_N3
dffeas \CPU_inst|right_rotate1|rotate_reg[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|right_rotate1|rotate_reg[5]~5_combout ),
	.asdata(\CPU_inst|right_rotate1|rotate_reg[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|rotate_S01 [2]),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|right_rotate1|rotate_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|right_rotate1|rotate_reg[5] .is_wysiwyg = "true";
defparam \CPU_inst|right_rotate1|rotate_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N24
cycloneive_lcell_comb \CPU_inst|mask0|mask_reg~4 (
// Equation(s):
// \CPU_inst|mask0|mask_reg~4_combout  = (\CPU_inst|right_rotate1|rotate_reg [5] & ((\CPU_inst|mask_L2 [1] & ((\CPU_inst|mask_L2 [2]))) # (!\CPU_inst|mask_L2 [1] & (!\CPU_inst|mask_L2 [0] & !\CPU_inst|mask_L2 [2]))))

	.dataa(\CPU_inst|mask_L2 [1]),
	.datab(\CPU_inst|mask_L2 [0]),
	.datac(\CPU_inst|mask_L2 [2]),
	.datad(\CPU_inst|right_rotate1|rotate_reg [5]),
	.cin(gnd),
	.combout(\CPU_inst|mask0|mask_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|mask0|mask_reg~4 .lut_mask = 16'hA100;
defparam \CPU_inst|mask0|mask_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N25
dffeas \CPU_inst|mask0|mask_reg[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|mask0|mask_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|mask0|mask_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|mask0|mask_reg[5] .is_wysiwyg = "true";
defparam \CPU_inst|mask0|mask_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N18
cycloneive_lcell_comb \CPU_inst|alu_a_mux_out[5]~5 (
// Equation(s):
// \CPU_inst|alu_a_mux_out[5]~5_combout  = (\CPU_inst|alu_a_source3~q  & ((\CPU_inst|mask0|mask_reg [5]))) # (!\CPU_inst|alu_a_source3~q  & (\CPU_inst|right_rotate0|rotate_reg [5]))

	.dataa(\CPU_inst|right_rotate0|rotate_reg [5]),
	.datab(\CPU_inst|mask0|mask_reg [5]),
	.datac(gnd),
	.datad(\CPU_inst|alu_a_source3~q ),
	.cin(gnd),
	.combout(\CPU_inst|alu_a_mux_out[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_a_mux_out[5]~5 .lut_mask = 16'hCCAA;
defparam \CPU_inst|alu_a_mux_out[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N30
cycloneive_lcell_comb \CPU_inst|ALU0|Mux2~2 (
// Equation(s):
// \CPU_inst|ALU0|Mux2~2_combout  = (\CPU_inst|ALU0|alu_reg[7]~2_combout  & ((\CPU_inst|alu_a_mux_out[5]~5_combout ) # ((!\CPU_inst|ALU0|alu_reg[7]~1_combout )))) # (!\CPU_inst|ALU0|alu_reg[7]~2_combout  & ((\CPU_inst|ALU0|alu_reg[7]~1_combout  & 
// ((\CPU_inst|alu_b_mux_out[5]~14_combout ))) # (!\CPU_inst|ALU0|alu_reg[7]~1_combout  & (\CPU_inst|alu_a_mux_out[5]~5_combout ))))

	.dataa(\CPU_inst|alu_a_mux_out[5]~5_combout ),
	.datab(\CPU_inst|ALU0|alu_reg[7]~2_combout ),
	.datac(\CPU_inst|ALU0|alu_reg[7]~1_combout ),
	.datad(\CPU_inst|alu_b_mux_out[5]~14_combout ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Mux2~2 .lut_mask = 16'hBE8E;
defparam \CPU_inst|ALU0|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N24
cycloneive_lcell_comb \CPU_inst|ALU0|Mux2~3 (
// Equation(s):
// \CPU_inst|ALU0|Mux2~3_combout  = (\CPU_inst|ALU0|alu_reg[7]~0_combout  & ((\CPU_inst|alu_a_mux_out[5]~5_combout  $ (\CPU_inst|alu_b_mux_out[5]~14_combout )))) # (!\CPU_inst|ALU0|alu_reg[7]~0_combout  & (\CPU_inst|ALU0|Mux2~2_combout ))

	.dataa(\CPU_inst|ALU0|Mux2~2_combout ),
	.datab(\CPU_inst|ALU0|alu_reg[7]~0_combout ),
	.datac(\CPU_inst|alu_a_mux_out[5]~5_combout ),
	.datad(\CPU_inst|alu_b_mux_out[5]~14_combout ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Mux2~3 .lut_mask = 16'h2EE2;
defparam \CPU_inst|ALU0|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N10
cycloneive_lcell_comb \CPU_inst|ALU0|Mux2~5 (
// Equation(s):
// \CPU_inst|ALU0|Mux2~5_combout  = (\CPU_inst|ALU0|Mux2~3_combout  & ((\CPU_inst|ALU0|Mux2~4_combout ) # ((\CPU_inst|ALU0|add_result[5]~10_combout  & \CPU_inst|ALU0|Mux2~6_combout ))))

	.dataa(\CPU_inst|ALU0|Mux2~4_combout ),
	.datab(\CPU_inst|ALU0|Mux2~3_combout ),
	.datac(\CPU_inst|ALU0|add_result[5]~10_combout ),
	.datad(\CPU_inst|ALU0|Mux2~6_combout ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Mux2~5 .lut_mask = 16'hC888;
defparam \CPU_inst|ALU0|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N11
dffeas \CPU_inst|ALU0|alu_reg[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|ALU0|Mux2~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|ALU0|alu_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|ALU0|alu_reg[5] .is_wysiwyg = "true";
defparam \CPU_inst|ALU0|alu_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N10
cycloneive_lcell_comb \CPU_inst|reg_file0|aux[5]~feeder (
// Equation(s):
// \CPU_inst|reg_file0|aux[5]~feeder_combout  = \CPU_inst|ALU0|alu_reg [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|ALU0|alu_reg [5]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|aux[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|aux[5]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|reg_file0|aux[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N11
dffeas \CPU_inst|reg_file0|aux[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|reg_file0|aux[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|reg_file0|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|aux [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|aux[5] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|aux[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y20_N5
dffeas \CPU_inst|reg_file0|r1[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r1[5] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N4
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux2~0 (
// Equation(s):
// \CPU_inst|reg_file0|Mux2~0_combout  = (\CPU_inst|src_raddr1 [1] & (((\CPU_inst|src_raddr1 [0])))) # (!\CPU_inst|src_raddr1 [1] & ((\CPU_inst|src_raddr1 [0] & ((\CPU_inst|reg_file0|r1 [5]))) # (!\CPU_inst|src_raddr1 [0] & (\CPU_inst|reg_file0|aux [5]))))

	.dataa(\CPU_inst|src_raddr1 [1]),
	.datab(\CPU_inst|reg_file0|aux [5]),
	.datac(\CPU_inst|reg_file0|r1 [5]),
	.datad(\CPU_inst|src_raddr1 [0]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux2~0 .lut_mask = 16'hFA44;
defparam \CPU_inst|reg_file0|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y22_N13
dffeas \CPU_inst|reg_file0|r3[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r3[5] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r3[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y22_N11
dffeas \CPU_inst|reg_file0|r2[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r2[5] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N12
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux2~1 (
// Equation(s):
// \CPU_inst|reg_file0|Mux2~1_combout  = (\CPU_inst|reg_file0|Mux2~0_combout  & (((\CPU_inst|reg_file0|r3 [5])) # (!\CPU_inst|src_raddr1 [1]))) # (!\CPU_inst|reg_file0|Mux2~0_combout  & (\CPU_inst|src_raddr1 [1] & ((\CPU_inst|reg_file0|r2 [5]))))

	.dataa(\CPU_inst|reg_file0|Mux2~0_combout ),
	.datab(\CPU_inst|src_raddr1 [1]),
	.datac(\CPU_inst|reg_file0|r3 [5]),
	.datad(\CPU_inst|reg_file0|r2 [5]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux2~1 .lut_mask = 16'hE6A2;
defparam \CPU_inst|reg_file0|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y21_N5
dffeas \CPU_inst|reg_file0|r5[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r5 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r5[5] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r5[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y21_N27
dffeas \CPU_inst|reg_file0|r4[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r4 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r4[5] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r4[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y21_N31
dffeas \CPU_inst|reg_file0|r6[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r6 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r6[5] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r6[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N26
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux2~2 (
// Equation(s):
// \CPU_inst|reg_file0|Mux2~2_combout  = (\CPU_inst|src_raddr1 [1] & ((\CPU_inst|src_raddr1 [0]) # ((\CPU_inst|reg_file0|r6 [5])))) # (!\CPU_inst|src_raddr1 [1] & (!\CPU_inst|src_raddr1 [0] & (\CPU_inst|reg_file0|r4 [5])))

	.dataa(\CPU_inst|src_raddr1 [1]),
	.datab(\CPU_inst|src_raddr1 [0]),
	.datac(\CPU_inst|reg_file0|r4 [5]),
	.datad(\CPU_inst|reg_file0|r6 [5]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux2~2 .lut_mask = 16'hBA98;
defparam \CPU_inst|reg_file0|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N4
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux2~3 (
// Equation(s):
// \CPU_inst|reg_file0|Mux2~3_combout  = (\CPU_inst|src_raddr1 [0] & ((\CPU_inst|reg_file0|Mux2~2_combout  & (\CPU_inst|reg_file0|ivl_reg [5])) # (!\CPU_inst|reg_file0|Mux2~2_combout  & ((\CPU_inst|reg_file0|r5 [5]))))) # (!\CPU_inst|src_raddr1 [0] & 
// (((\CPU_inst|reg_file0|Mux2~2_combout ))))

	.dataa(\CPU_inst|reg_file0|ivl_reg [5]),
	.datab(\CPU_inst|src_raddr1 [0]),
	.datac(\CPU_inst|reg_file0|r5 [5]),
	.datad(\CPU_inst|reg_file0|Mux2~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux2~3 .lut_mask = 16'hBBC0;
defparam \CPU_inst|reg_file0|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N10
cycloneive_lcell_comb \CPU_inst|reg_file0|a_reg[5]~1 (
// Equation(s):
// \CPU_inst|reg_file0|a_reg[5]~1_combout  = (\CPU_inst|src_raddr1 [2] & ((\CPU_inst|reg_file0|Mux2~3_combout ))) # (!\CPU_inst|src_raddr1 [2] & (\CPU_inst|reg_file0|Mux2~1_combout ))

	.dataa(\CPU_inst|reg_file0|Mux2~1_combout ),
	.datab(\CPU_inst|reg_file0|Mux2~3_combout ),
	.datac(gnd),
	.datad(\CPU_inst|src_raddr1 [2]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_reg[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_reg[5]~1 .lut_mask = 16'hCCAA;
defparam \CPU_inst|reg_file0|a_reg[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N6
cycloneive_lcell_comb \CPU_inst|reg_file0|r12[5]~feeder (
// Equation(s):
// \CPU_inst|reg_file0|r12[5]~feeder_combout  = \CPU_inst|ALU0|alu_reg [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|ALU0|alu_reg [5]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|r12[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|r12[5]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|reg_file0|r12[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y21_N7
dffeas \CPU_inst|reg_file0|r12[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|reg_file0|r12[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|reg_file0|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r12 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r12[5] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r12[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y20_N25
dffeas \CPU_inst|reg_file0|r13[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r13 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r13[5] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r13[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y19_N7
dffeas \CPU_inst|reg_file0|r11[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r11 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r11[5] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r11[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y19_N21
dffeas \CPU_inst|reg_file0|r15[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r15 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r15[5] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r15[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y20_N23
dffeas \CPU_inst|reg_file0|r14[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r14 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r14[5] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r14[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y20_N31
dffeas \CPU_inst|reg_file0|r16[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r16 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r16[5] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r16[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N22
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux2~4 (
// Equation(s):
// \CPU_inst|reg_file0|Mux2~4_combout  = (\CPU_inst|src_raddr1 [1] & ((\CPU_inst|src_raddr1 [0]) # ((\CPU_inst|reg_file0|r16 [5])))) # (!\CPU_inst|src_raddr1 [1] & (!\CPU_inst|src_raddr1 [0] & (\CPU_inst|reg_file0|r14 [5])))

	.dataa(\CPU_inst|src_raddr1 [1]),
	.datab(\CPU_inst|src_raddr1 [0]),
	.datac(\CPU_inst|reg_file0|r14 [5]),
	.datad(\CPU_inst|reg_file0|r16 [5]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux2~4 .lut_mask = 16'hBA98;
defparam \CPU_inst|reg_file0|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N20
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux2~5 (
// Equation(s):
// \CPU_inst|reg_file0|Mux2~5_combout  = (\CPU_inst|src_raddr1 [0] & ((\CPU_inst|reg_file0|Mux2~4_combout  & (\CPU_inst|reg_file0|ivr_reg [5])) # (!\CPU_inst|reg_file0|Mux2~4_combout  & ((\CPU_inst|reg_file0|r15 [5]))))) # (!\CPU_inst|src_raddr1 [0] & 
// (((\CPU_inst|reg_file0|Mux2~4_combout ))))

	.dataa(\CPU_inst|reg_file0|ivr_reg [5]),
	.datab(\CPU_inst|src_raddr1 [0]),
	.datac(\CPU_inst|reg_file0|r15 [5]),
	.datad(\CPU_inst|reg_file0|Mux2~4_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux2~5 .lut_mask = 16'hBBC0;
defparam \CPU_inst|reg_file0|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N6
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux2~6 (
// Equation(s):
// \CPU_inst|reg_file0|Mux2~6_combout  = (\CPU_inst|reg_file0|a_reg[1]~8_combout  & ((\CPU_inst|reg_file0|a_reg[1]~9_combout ) # ((\CPU_inst|reg_file0|Mux2~5_combout )))) # (!\CPU_inst|reg_file0|a_reg[1]~8_combout  & (!\CPU_inst|reg_file0|a_reg[1]~9_combout  
// & (\CPU_inst|reg_file0|r11 [5])))

	.dataa(\CPU_inst|reg_file0|a_reg[1]~8_combout ),
	.datab(\CPU_inst|reg_file0|a_reg[1]~9_combout ),
	.datac(\CPU_inst|reg_file0|r11 [5]),
	.datad(\CPU_inst|reg_file0|Mux2~5_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux2~6 .lut_mask = 16'hBA98;
defparam \CPU_inst|reg_file0|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N24
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux2~7 (
// Equation(s):
// \CPU_inst|reg_file0|Mux2~7_combout  = (\CPU_inst|reg_file0|a_reg[1]~9_combout  & ((\CPU_inst|reg_file0|Mux2~6_combout  & ((\CPU_inst|reg_file0|r13 [5]))) # (!\CPU_inst|reg_file0|Mux2~6_combout  & (\CPU_inst|reg_file0|r12 [5])))) # 
// (!\CPU_inst|reg_file0|a_reg[1]~9_combout  & (((\CPU_inst|reg_file0|Mux2~6_combout ))))

	.dataa(\CPU_inst|reg_file0|a_reg[1]~9_combout ),
	.datab(\CPU_inst|reg_file0|r12 [5]),
	.datac(\CPU_inst|reg_file0|r13 [5]),
	.datad(\CPU_inst|reg_file0|Mux2~6_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux2~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux2~7 .lut_mask = 16'hF588;
defparam \CPU_inst|reg_file0|Mux2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y21_N11
dffeas \CPU_inst|reg_file0|a_reg[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|reg_file0|a_reg[5]~1_combout ),
	.asdata(\CPU_inst|reg_file0|Mux2~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|src_raddr1 [3]),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|a_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_reg[5] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|a_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N12
cycloneive_lcell_comb \CPU_inst|reg_file0|a_data[5]~4 (
// Equation(s):
// \CPU_inst|reg_file0|a_data[5]~4_combout  = (\CPU_inst|reg_file0|a_reg [5] & (((!\CPU_inst|reg_file0|prev_wren~q ) # (!\CPU_inst|reg_file0|a_forward1~0_combout )) # (!\CPU_inst|reg_file0|a_forward1~1_combout )))

	.dataa(\CPU_inst|reg_file0|a_forward1~1_combout ),
	.datab(\CPU_inst|reg_file0|a_forward1~0_combout ),
	.datac(\CPU_inst|reg_file0|prev_wren~q ),
	.datad(\CPU_inst|reg_file0|a_reg [5]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_data[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_data[5]~4 .lut_mask = 16'h7F00;
defparam \CPU_inst|reg_file0|a_data[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y21_N5
dffeas \CPU_inst|reg_file0|prev_w_data[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|prev_w_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|prev_w_data[5] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|prev_w_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N4
cycloneive_lcell_comb \CPU_inst|reg_file0|a_data[5]~3 (
// Equation(s):
// \CPU_inst|reg_file0|a_data[5]~3_combout  = (\CPU_inst|reg_file0|prev_wren~q  & (\CPU_inst|reg_file0|a_forward1~1_combout  & (\CPU_inst|reg_file0|prev_w_data [5] & \CPU_inst|reg_file0|a_forward1~0_combout )))

	.dataa(\CPU_inst|reg_file0|prev_wren~q ),
	.datab(\CPU_inst|reg_file0|a_forward1~1_combout ),
	.datac(\CPU_inst|reg_file0|prev_w_data [5]),
	.datad(\CPU_inst|reg_file0|a_forward1~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_data[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_data[5]~3 .lut_mask = 16'h8000;
defparam \CPU_inst|reg_file0|a_data[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N18
cycloneive_lcell_comb \CPU_inst|reg_file0|a_data[5]~5 (
// Equation(s):
// \CPU_inst|reg_file0|a_data[5]~5_combout  = (\CPU_inst|reg_file0|a_forward0~2_combout  & (((\CPU_inst|ALU0|alu_reg [5])))) # (!\CPU_inst|reg_file0|a_forward0~2_combout  & ((\CPU_inst|reg_file0|a_data[5]~4_combout ) # 
// ((\CPU_inst|reg_file0|a_data[5]~3_combout ))))

	.dataa(\CPU_inst|reg_file0|a_data[5]~4_combout ),
	.datab(\CPU_inst|ALU0|alu_reg [5]),
	.datac(\CPU_inst|reg_file0|a_forward0~2_combout ),
	.datad(\CPU_inst|reg_file0|a_data[5]~3_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_data[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_data[5]~5 .lut_mask = 16'hCFCA;
defparam \CPU_inst|reg_file0|a_data[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N9
dffeas \CPU_inst|PC0|A_next_I[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|PC_reg [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_next_I [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_next_I[13] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_next_I[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N4
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I_alternate~0 (
// Equation(s):
// \CPU_inst|PC0|A_current_I_alternate~0_combout  = (\CPU_inst|PC0|prev_branch_taken~q  & ((\CPU_inst|PC0|PC_reg [13]))) # (!\CPU_inst|PC0|prev_branch_taken~q  & (\CPU_inst|PC0|A_next_I [13]))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|A_next_I [13]),
	.datac(\CPU_inst|PC0|prev_branch_taken~q ),
	.datad(\CPU_inst|PC0|PC_reg [13]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I_alternate~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate~0 .lut_mask = 16'hFC0C;
defparam \CPU_inst|PC0|A_current_I_alternate~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N5
dffeas \CPU_inst|PC0|A_current_I_alternate[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I_alternate~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_current_I_alternate[15]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I_alternate [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate[13] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I_alternate[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N8
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I~0 (
// Equation(s):
// \CPU_inst|PC0|A_current_I~0_combout  = (\CPU_inst|PC0|prev_hazard~q  & ((\CPU_inst|PC0|A_current_I_alternate [13]))) # (!\CPU_inst|PC0|prev_hazard~q  & (\CPU_inst|PC0|A_next_I [13]))

	.dataa(\CPU_inst|PC0|A_next_I [13]),
	.datab(\CPU_inst|PC0|A_current_I_alternate [13]),
	.datac(gnd),
	.datad(\CPU_inst|PC0|prev_hazard~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I~0 .lut_mask = 16'hCCAA;
defparam \CPU_inst|PC0|A_current_I~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N9
dffeas \CPU_inst|PC0|A_current_I[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I~0_combout ),
	.asdata(\CPU_inst|PC0|PC_reg [13]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|prev_branch_taken~q ),
	.ena(\CPU_inst|PC0|A_pipe0[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I[13] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N2
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe0~0 (
// Equation(s):
// \CPU_inst|PC0|A_pipe0~0_combout  = (\CPU_inst|PC0|prev_branch_taken~q  & (\CPU_inst|PC0|PC_reg [13])) # (!\CPU_inst|PC0|prev_branch_taken~q  & ((\CPU_inst|PC0|A_current_I [13])))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|PC_reg [13]),
	.datac(\CPU_inst|PC0|A_current_I [13]),
	.datad(\CPU_inst|PC0|prev_branch_taken~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0~0 .lut_mask = 16'hCCF0;
defparam \CPU_inst|PC0|A_pipe0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N3
dffeas \CPU_inst|PC0|A_pipe0[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe0~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_pipe0[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe0 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0[13] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe0[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N14
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe1~6 (
// Equation(s):
// \CPU_inst|PC0|A_pipe1~6_combout  = (\CPU_inst|PC0|prev_branch_taken~q  & ((\CPU_inst|PC0|PC_reg [13]))) # (!\CPU_inst|PC0|prev_branch_taken~q  & (\CPU_inst|PC0|A_pipe0 [13]))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|A_pipe0 [13]),
	.datac(\CPU_inst|PC0|PC_reg [13]),
	.datad(\CPU_inst|PC0|prev_branch_taken~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe1~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1~6 .lut_mask = 16'hF0CC;
defparam \CPU_inst|PC0|A_pipe1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N15
dffeas \CPU_inst|PC0|A_pipe1[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe1~6_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_pipe2[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1[13] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe1[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y12_N29
dffeas \CPU_inst|PC0|xec_return_addr[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_pipe1 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|XEC2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|xec_return_addr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|xec_return_addr[13] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|xec_return_addr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N28
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~48 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~48_combout  = (\CPU_inst|PC0|PC_reg[12]~21_combout  & (((\CPU_inst|PC0|PC_reg[12]~22_combout )))) # (!\CPU_inst|PC0|PC_reg[12]~21_combout  & ((\CPU_inst|PC0|PC_reg[12]~22_combout  & (\CPU_inst|PC0|A_pipe0 [13])) # 
// (!\CPU_inst|PC0|PC_reg[12]~22_combout  & ((\CPU_inst|PC0|xec_return_addr [13])))))

	.dataa(\CPU_inst|PC0|PC_reg[12]~21_combout ),
	.datab(\CPU_inst|PC0|A_pipe0 [13]),
	.datac(\CPU_inst|PC0|xec_return_addr [13]),
	.datad(\CPU_inst|PC0|PC_reg[12]~22_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~48_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~48 .lut_mask = 16'hEE50;
defparam \CPU_inst|PC0|PC_reg~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N8
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe2~5 (
// Equation(s):
// \CPU_inst|PC0|A_pipe2~5_combout  = (\CPU_inst|PC0|prev_branch_taken~q  & ((\CPU_inst|PC0|PC_reg [13]))) # (!\CPU_inst|PC0|prev_branch_taken~q  & (\CPU_inst|PC0|A_pipe1 [13]))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|A_pipe1 [13]),
	.datac(\CPU_inst|PC0|PC_reg [13]),
	.datad(\CPU_inst|PC0|prev_branch_taken~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe2~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe2~5 .lut_mask = 16'hF0CC;
defparam \CPU_inst|PC0|A_pipe2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N9
dffeas \CPU_inst|PC0|A_pipe2[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe2~5_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_pipe2[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe2[13] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe2[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N10
cycloneive_lcell_comb \CPU_inst|PC0|stack_in[13]~6 (
// Equation(s):
// \CPU_inst|PC0|stack_in[13]~6_combout  = (\CPU_inst|interrupt~q  & ((\CPU_inst|PC0|A_pipe2 [13]))) # (!\CPU_inst|interrupt~q  & (\CPU_inst|PC0|A_pipe1 [13]))

	.dataa(\CPU_inst|interrupt~q ),
	.datab(gnd),
	.datac(\CPU_inst|PC0|A_pipe1 [13]),
	.datad(\CPU_inst|PC0|A_pipe2 [13]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|stack_in[13]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|stack_in[13]~6 .lut_mask = 16'hFA50;
defparam \CPU_inst|PC0|stack_in[13]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y8_N11
dffeas \CPU_inst|PC0|cstack0|input_buf[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|stack_in[13]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|input_buf [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|input_buf[13] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|input_buf[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N4
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~205feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~205feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [13]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~205feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~205feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~205feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y5_N5
dffeas \CPU_inst|PC0|cstack0|stack_mem~205 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~205feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~419_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~205_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~205 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~205 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y6_N31
dffeas \CPU_inst|PC0|cstack0|stack_mem~237 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~237_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~237 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~237 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y6_N13
dffeas \CPU_inst|PC0|cstack0|stack_mem~173 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~417_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~173_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~173 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~173 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y6_N21
dffeas \CPU_inst|PC0|cstack0|stack_mem~141 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~421_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~141_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~141 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~141 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N20
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~318 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~318_combout  = (\CPU_inst|PC0|cstack0|address [2] & (((\CPU_inst|PC0|cstack0|address [1])))) # (!\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|stack_mem~173_q )) # 
// (!\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~141_q )))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~173_q ),
	.datab(\CPU_inst|PC0|cstack0|address [2]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~141_q ),
	.datad(\CPU_inst|PC0|cstack0|address [1]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~318_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~318 .lut_mask = 16'hEE30;
defparam \CPU_inst|PC0|cstack0|stack_mem~318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N30
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~319 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~319_combout  = (\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|stack_mem~318_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~237_q ))) # (!\CPU_inst|PC0|cstack0|stack_mem~318_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~205_q )))) # (!\CPU_inst|PC0|cstack0|address [2] & (((\CPU_inst|PC0|cstack0|stack_mem~318_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~205_q ),
	.datab(\CPU_inst|PC0|cstack0|address [2]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~237_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~318_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~319_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~319 .lut_mask = 16'hF388;
defparam \CPU_inst|PC0|cstack0|stack_mem~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y7_N31
dffeas \CPU_inst|PC0|cstack0|stack_mem~45 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~435_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~45 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~45 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y7_N1
dffeas \CPU_inst|PC0|cstack0|stack_mem~13 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~437_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~13 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N0
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~320 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~320_combout  = (\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~45_q ) # ((\CPU_inst|PC0|cstack0|address [2])))) # (!\CPU_inst|PC0|cstack0|address [1] & (((\CPU_inst|PC0|cstack0|stack_mem~13_q  & 
// !\CPU_inst|PC0|cstack0|address [2]))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~45_q ),
	.datab(\CPU_inst|PC0|cstack0|address [1]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~13_q ),
	.datad(\CPU_inst|PC0|cstack0|address [2]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~320_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~320 .lut_mask = 16'hCCB8;
defparam \CPU_inst|PC0|cstack0|stack_mem~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y7_N31
dffeas \CPU_inst|PC0|cstack0|stack_mem~109 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~439_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~109 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~109 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N20
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~77feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~77feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [13]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~77feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~77feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~77feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y7_N21
dffeas \CPU_inst|PC0|cstack0|stack_mem~77 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~77feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~433_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~77 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~77 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N30
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~321 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~321_combout  = (\CPU_inst|PC0|cstack0|stack_mem~320_combout  & (((\CPU_inst|PC0|cstack0|stack_mem~109_q )) # (!\CPU_inst|PC0|cstack0|address [2]))) # (!\CPU_inst|PC0|cstack0|stack_mem~320_combout  & 
// (\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|stack_mem~77_q ))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~320_combout ),
	.datab(\CPU_inst|PC0|cstack0|address [2]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~109_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~77_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~321_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~321 .lut_mask = 16'hE6A2;
defparam \CPU_inst|PC0|cstack0|stack_mem~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N30
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~322 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~322_combout  = (\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|address [3])) # (!\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|address [3] & (\CPU_inst|PC0|cstack0|stack_mem~319_combout )) # 
// (!\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|stack_mem~321_combout )))))

	.dataa(\CPU_inst|PC0|cstack0|address [0]),
	.datab(\CPU_inst|PC0|cstack0|address [3]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~319_combout ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~321_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~322_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~322 .lut_mask = 16'hD9C8;
defparam \CPU_inst|PC0|cstack0|stack_mem~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y5_N15
dffeas \CPU_inst|PC0|cstack0|stack_mem~157 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~445_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~157_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~157 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~157 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N26
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~189feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~189feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [13]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~189feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~189feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~189feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y6_N27
dffeas \CPU_inst|PC0|cstack0|stack_mem~189 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~189feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~441_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~189_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~189 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~189 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N14
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~323 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~323_combout  = (\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|address [2]) # ((\CPU_inst|PC0|cstack0|stack_mem~189_q )))) # (!\CPU_inst|PC0|cstack0|address [1] & (!\CPU_inst|PC0|cstack0|address [2] & 
// (\CPU_inst|PC0|cstack0|stack_mem~157_q )))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|address [2]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~157_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~189_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~323_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~323 .lut_mask = 16'hBA98;
defparam \CPU_inst|PC0|cstack0|stack_mem~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y7_N25
dffeas \CPU_inst|PC0|cstack0|stack_mem~221 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~443_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~221_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~221 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~221 .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y9_N15
dffeas \CPU_inst|PC0|cstack0|stack_mem~253 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~447_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~253_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~253 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~253 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N14
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~324 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~324_combout  = (\CPU_inst|PC0|cstack0|stack_mem~323_combout  & (((\CPU_inst|PC0|cstack0|stack_mem~253_q ) # (!\CPU_inst|PC0|cstack0|address [2])))) # (!\CPU_inst|PC0|cstack0|stack_mem~323_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~221_q  & ((\CPU_inst|PC0|cstack0|address [2]))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~323_combout ),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~221_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~253_q ),
	.datad(\CPU_inst|PC0|cstack0|address [2]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~324_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~324 .lut_mask = 16'hE4AA;
defparam \CPU_inst|PC0|cstack0|stack_mem~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y5_N31
dffeas \CPU_inst|PC0|cstack0|stack_mem~93 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~93 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~93 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y9_N11
dffeas \CPU_inst|PC0|cstack0|stack_mem~29 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~429_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~29 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~29 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N10
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~316 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~316_combout  = (\CPU_inst|PC0|cstack0|address [1] & (((\CPU_inst|PC0|cstack0|address [2])))) # (!\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|address [2] & (\CPU_inst|PC0|cstack0|stack_mem~93_q )) # 
// (!\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|stack_mem~29_q )))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~93_q ),
	.datab(\CPU_inst|PC0|cstack0|address [1]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~29_q ),
	.datad(\CPU_inst|PC0|cstack0|address [2]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~316_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~316 .lut_mask = 16'hEE30;
defparam \CPU_inst|PC0|cstack0|stack_mem~316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y9_N1
dffeas \CPU_inst|PC0|cstack0|stack_mem~61 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~61 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~61 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N0
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~125feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~125feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [13]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~125feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~125feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~125feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y8_N1
dffeas \CPU_inst|PC0|cstack0|stack_mem~125 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~125feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~431_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~125 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~125 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N0
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~317 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~317_combout  = (\CPU_inst|PC0|cstack0|stack_mem~316_combout  & (((\CPU_inst|PC0|cstack0|stack_mem~125_q )) # (!\CPU_inst|PC0|cstack0|address [1]))) # (!\CPU_inst|PC0|cstack0|stack_mem~316_combout  & 
// (\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|stack_mem~61_q )))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~316_combout ),
	.datab(\CPU_inst|PC0|cstack0|address [1]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~61_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~125_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~317_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~317 .lut_mask = 16'hEA62;
defparam \CPU_inst|PC0|cstack0|stack_mem~317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N16
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~325 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~325_combout  = (\CPU_inst|PC0|cstack0|stack_mem~322_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~324_combout ) # ((!\CPU_inst|PC0|cstack0|address [0])))) # (!\CPU_inst|PC0|cstack0|stack_mem~322_combout  & 
// (((\CPU_inst|PC0|cstack0|address [0] & \CPU_inst|PC0|cstack0|stack_mem~317_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~322_combout ),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~324_combout ),
	.datac(\CPU_inst|PC0|cstack0|address [0]),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~317_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~325_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~325 .lut_mask = 16'hDA8A;
defparam \CPU_inst|PC0|cstack0|stack_mem~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y9_N17
dffeas \CPU_inst|PC0|cstack0|output_buf[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~325_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|output_buf [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|output_buf[13] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|output_buf[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N26
cycloneive_lcell_comb \CPU_inst|PC0|Add1~26 (
// Equation(s):
// \CPU_inst|PC0|Add1~26_combout  = (\CPU_inst|PC0|PC_reg [13] & (!\CPU_inst|PC0|Add1~25 )) # (!\CPU_inst|PC0|PC_reg [13] & ((\CPU_inst|PC0|Add1~25 ) # (GND)))
// \CPU_inst|PC0|Add1~27  = CARRY((!\CPU_inst|PC0|Add1~25 ) # (!\CPU_inst|PC0|PC_reg [13]))

	.dataa(\CPU_inst|PC0|PC_reg [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|PC0|Add1~25 ),
	.combout(\CPU_inst|PC0|Add1~26_combout ),
	.cout(\CPU_inst|PC0|Add1~27 ));
// synopsys translate_off
defparam \CPU_inst|PC0|Add1~26 .lut_mask = 16'h5A5F;
defparam \CPU_inst|PC0|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N6
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~49 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~49_combout  = (\CPU_inst|PC0|PC_reg[12]~21_combout  & ((\CPU_inst|PC0|PC_reg~48_combout  & (\CPU_inst|PC0|cstack0|output_buf [13])) # (!\CPU_inst|PC0|PC_reg~48_combout  & ((\CPU_inst|PC0|Add1~26_combout ))))) # 
// (!\CPU_inst|PC0|PC_reg[12]~21_combout  & (\CPU_inst|PC0|PC_reg~48_combout ))

	.dataa(\CPU_inst|PC0|PC_reg[12]~21_combout ),
	.datab(\CPU_inst|PC0|PC_reg~48_combout ),
	.datac(\CPU_inst|PC0|cstack0|output_buf [13]),
	.datad(\CPU_inst|PC0|Add1~26_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~49_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~49 .lut_mask = 16'hE6C4;
defparam \CPU_inst|PC0|PC_reg~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N26
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~50 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~50_combout  = (\CPU_inst|PC0|PC_reg[12]~20_combout  & (((\CPU_inst|PC0|always2~1_combout )))) # (!\CPU_inst|PC0|PC_reg[12]~20_combout  & ((\CPU_inst|PC0|always2~1_combout  & ((\CPU_inst|PC0|A_pipe2 [13]))) # 
// (!\CPU_inst|PC0|always2~1_combout  & (\CPU_inst|PC0|PC_reg~49_combout ))))

	.dataa(\CPU_inst|PC0|PC_reg~49_combout ),
	.datab(\CPU_inst|PC0|PC_reg[12]~20_combout ),
	.datac(\CPU_inst|PC0|always2~1_combout ),
	.datad(\CPU_inst|PC0|A_pipe2 [13]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~50_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~50 .lut_mask = 16'hF2C2;
defparam \CPU_inst|PC0|PC_reg~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N12
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~51 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~51_combout  = (\CPU_inst|PC0|PC_reg~50_combout  & ((\CPU_inst|reg_file0|a_data[5]~5_combout ) # ((!\CPU_inst|PC0|PC_reg[12]~20_combout )))) # (!\CPU_inst|PC0|PC_reg~50_combout  & (((\CPU_inst|PC0|A_miss_next [13] & 
// \CPU_inst|PC0|PC_reg[12]~20_combout ))))

	.dataa(\CPU_inst|reg_file0|a_data[5]~5_combout ),
	.datab(\CPU_inst|PC0|A_miss_next [13]),
	.datac(\CPU_inst|PC0|PC_reg~50_combout ),
	.datad(\CPU_inst|PC0|PC_reg[12]~20_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~51_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~51 .lut_mask = 16'hACF0;
defparam \CPU_inst|PC0|PC_reg~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N13
dffeas \CPU_inst|PC0|PC_reg[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|PC_reg~51_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\CPU_inst|interrupt~q ),
	.sload(gnd),
	.ena(\CPU_inst|PC0|always2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|PC_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg[13] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|PC_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N16
cycloneive_lcell_comb \CPU_inst|PC0|A_miss_next[13]~feeder (
// Equation(s):
// \CPU_inst|PC0|A_miss_next[13]~feeder_combout  = \CPU_inst|PC0|PC_reg [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|PC_reg [13]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_miss_next[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss_next[13]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|A_miss_next[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N17
dffeas \CPU_inst|PC0|A_miss_next[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_miss_next[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU_inst|PC0|p_miss~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_miss_next [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss_next[13] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_miss_next[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N2
cycloneive_lcell_comb \CPU_inst|PC0|A_miss[13]~feeder (
// Equation(s):
// \CPU_inst|PC0|A_miss[13]~feeder_combout  = \CPU_inst|PC0|A_miss_next [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|A_miss_next [13]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_miss[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss[13]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|A_miss[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N3
dffeas \CPU_inst|PC0|A_miss[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_miss[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU_inst|PC0|p_miss~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_miss [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss[13] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_miss[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N30
cycloneive_lcell_comb \CPU_inst|PC0|A[13]~6 (
// Equation(s):
// \CPU_inst|PC0|A[13]~6_combout  = (\CPU_inst|PC0|p_miss~q  & (\CPU_inst|PC0|A_miss [13])) # (!\CPU_inst|PC0|p_miss~q  & ((\CPU_inst|PC0|PC_reg [13])))

	.dataa(\CPU_inst|PC0|p_miss~q ),
	.datab(gnd),
	.datac(\CPU_inst|PC0|A_miss [13]),
	.datad(\CPU_inst|PC0|PC_reg [13]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A[13]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A[13]~6 .lut_mask = 16'hF5A0;
defparam \CPU_inst|PC0|A[13]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N23
dffeas \p_cache_inst|CPU_address_hold[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\p_cache_inst|CPU_address_hold[13]~38_combout ),
	.asdata(\CPU_inst|PC0|A[13]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MSC_inst|p1_reset~combout ),
	.sload(!\p_cache_inst|reset_active~q ),
	.ena(\p_cache_inst|CPU_address_hold[2]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_cache_inst|CPU_address_hold [13]),
	.prn(vcc));
// synopsys translate_off
defparam \p_cache_inst|CPU_address_hold[13] .is_wysiwyg = "true";
defparam \p_cache_inst|CPU_address_hold[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N24
cycloneive_lcell_comb \p_cache_inst|CPU_address_hold[14]~40 (
// Equation(s):
// \p_cache_inst|CPU_address_hold[14]~40_combout  = (\p_cache_inst|CPU_address_hold [14] & (\p_cache_inst|CPU_address_hold[13]~39  $ (GND))) # (!\p_cache_inst|CPU_address_hold [14] & (!\p_cache_inst|CPU_address_hold[13]~39  & VCC))
// \p_cache_inst|CPU_address_hold[14]~41  = CARRY((\p_cache_inst|CPU_address_hold [14] & !\p_cache_inst|CPU_address_hold[13]~39 ))

	.dataa(gnd),
	.datab(\p_cache_inst|CPU_address_hold [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p_cache_inst|CPU_address_hold[13]~39 ),
	.combout(\p_cache_inst|CPU_address_hold[14]~40_combout ),
	.cout(\p_cache_inst|CPU_address_hold[14]~41 ));
// synopsys translate_off
defparam \p_cache_inst|CPU_address_hold[14]~40 .lut_mask = 16'hC30C;
defparam \p_cache_inst|CPU_address_hold[14]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N22
cycloneive_lcell_comb \CPU_inst|PC0|A_next_I[14]~feeder (
// Equation(s):
// \CPU_inst|PC0|A_next_I[14]~feeder_combout  = \CPU_inst|PC0|PC_reg [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|PC0|PC_reg [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_next_I[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_next_I[14]~feeder .lut_mask = 16'hF0F0;
defparam \CPU_inst|PC0|A_next_I[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N23
dffeas \CPU_inst|PC0|A_next_I[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_next_I[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_next_I [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_next_I[14] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_next_I[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N30
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I_alternate~4 (
// Equation(s):
// \CPU_inst|PC0|A_current_I_alternate~4_combout  = (\CPU_inst|PC0|prev_branch_taken~q  & (\CPU_inst|PC0|PC_reg [14])) # (!\CPU_inst|PC0|prev_branch_taken~q  & ((\CPU_inst|PC0|A_next_I [14])))

	.dataa(\CPU_inst|PC0|prev_branch_taken~q ),
	.datab(gnd),
	.datac(\CPU_inst|PC0|PC_reg [14]),
	.datad(\CPU_inst|PC0|A_next_I [14]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I_alternate~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate~4 .lut_mask = 16'hF5A0;
defparam \CPU_inst|PC0|A_current_I_alternate~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N31
dffeas \CPU_inst|PC0|A_current_I_alternate[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I_alternate~4_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_current_I_alternate[15]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I_alternate [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate[14] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I_alternate[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N26
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I~1 (
// Equation(s):
// \CPU_inst|PC0|A_current_I~1_combout  = (\CPU_inst|PC0|prev_hazard~q  & (\CPU_inst|PC0|A_current_I_alternate [14])) # (!\CPU_inst|PC0|prev_hazard~q  & ((\CPU_inst|PC0|A_next_I [14])))

	.dataa(\CPU_inst|PC0|A_current_I_alternate [14]),
	.datab(\CPU_inst|PC0|A_next_I [14]),
	.datac(gnd),
	.datad(\CPU_inst|PC0|prev_hazard~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I~1 .lut_mask = 16'hAACC;
defparam \CPU_inst|PC0|A_current_I~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N27
dffeas \CPU_inst|PC0|A_current_I[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I~1_combout ),
	.asdata(\CPU_inst|PC0|PC_reg [14]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|prev_branch_taken~q ),
	.ena(\CPU_inst|PC0|A_pipe0[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I[14] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N28
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe0~3 (
// Equation(s):
// \CPU_inst|PC0|A_pipe0~3_combout  = (\CPU_inst|PC0|prev_branch_taken~q  & ((\CPU_inst|PC0|PC_reg [14]))) # (!\CPU_inst|PC0|prev_branch_taken~q  & (\CPU_inst|PC0|A_current_I [14]))

	.dataa(\CPU_inst|PC0|prev_branch_taken~q ),
	.datab(gnd),
	.datac(\CPU_inst|PC0|A_current_I [14]),
	.datad(\CPU_inst|PC0|PC_reg [14]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe0~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0~3 .lut_mask = 16'hFA50;
defparam \CPU_inst|PC0|A_pipe0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N29
dffeas \CPU_inst|PC0|A_pipe0[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe0~3_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_pipe0[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe0 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0[14] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe0[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N16
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe1~8 (
// Equation(s):
// \CPU_inst|PC0|A_pipe1~8_combout  = (\CPU_inst|PC0|prev_branch_taken~q  & (\CPU_inst|PC0|PC_reg [14])) # (!\CPU_inst|PC0|prev_branch_taken~q  & ((\CPU_inst|PC0|A_pipe0 [14])))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|prev_branch_taken~q ),
	.datac(\CPU_inst|PC0|PC_reg [14]),
	.datad(\CPU_inst|PC0|A_pipe0 [14]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe1~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1~8 .lut_mask = 16'hF3C0;
defparam \CPU_inst|PC0|A_pipe1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N17
dffeas \CPU_inst|PC0|A_pipe1[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe1~8_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_pipe2[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1[14] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe1[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N28
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe2~6 (
// Equation(s):
// \CPU_inst|PC0|A_pipe2~6_combout  = (\CPU_inst|PC0|prev_branch_taken~q  & (\CPU_inst|PC0|PC_reg [14])) # (!\CPU_inst|PC0|prev_branch_taken~q  & ((\CPU_inst|PC0|A_pipe1 [14])))

	.dataa(\CPU_inst|PC0|PC_reg [14]),
	.datab(\CPU_inst|PC0|A_pipe1 [14]),
	.datac(gnd),
	.datad(\CPU_inst|PC0|prev_branch_taken~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe2~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe2~6 .lut_mask = 16'hAACC;
defparam \CPU_inst|PC0|A_pipe2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N29
dffeas \CPU_inst|PC0|A_pipe2[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe2~6_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_pipe2[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe2[14] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe2[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N14
cycloneive_lcell_comb \CPU_inst|PC0|stack_in[14]~8 (
// Equation(s):
// \CPU_inst|PC0|stack_in[14]~8_combout  = (\CPU_inst|interrupt~q  & (\CPU_inst|PC0|A_pipe2 [14])) # (!\CPU_inst|interrupt~q  & ((\CPU_inst|PC0|A_pipe1 [14])))

	.dataa(\CPU_inst|interrupt~q ),
	.datab(\CPU_inst|PC0|A_pipe2 [14]),
	.datac(gnd),
	.datad(\CPU_inst|PC0|A_pipe1 [14]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|stack_in[14]~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|stack_in[14]~8 .lut_mask = 16'hDD88;
defparam \CPU_inst|PC0|stack_in[14]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N15
dffeas \CPU_inst|PC0|cstack0|input_buf[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|stack_in[14]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|input_buf [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|input_buf[14] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|input_buf[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y7_N7
dffeas \CPU_inst|PC0|cstack0|stack_mem~14 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~437_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~14 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~14 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y7_N21
dffeas \CPU_inst|PC0|cstack0|stack_mem~46 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~435_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~46 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~46 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N6
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~340 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~340_combout  = (\CPU_inst|PC0|cstack0|address [2] & (\CPU_inst|PC0|cstack0|address [1])) # (!\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~46_q ))) # 
// (!\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|stack_mem~14_q ))))

	.dataa(\CPU_inst|PC0|cstack0|address [2]),
	.datab(\CPU_inst|PC0|cstack0|address [1]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~14_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~46_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~340_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~340 .lut_mask = 16'hDC98;
defparam \CPU_inst|PC0|cstack0|stack_mem~340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y7_N11
dffeas \CPU_inst|PC0|cstack0|stack_mem~110 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~439_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~110 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~110 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N17
dffeas \CPU_inst|PC0|cstack0|stack_mem~78 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~433_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~78 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~78 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N10
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~341 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~341_combout  = (\CPU_inst|PC0|cstack0|stack_mem~340_combout  & (((\CPU_inst|PC0|cstack0|stack_mem~110_q )) # (!\CPU_inst|PC0|cstack0|address [2]))) # (!\CPU_inst|PC0|cstack0|stack_mem~340_combout  & 
// (\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|stack_mem~78_q ))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~340_combout ),
	.datab(\CPU_inst|PC0|cstack0|address [2]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~110_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~78_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~341_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~341 .lut_mask = 16'hE6A2;
defparam \CPU_inst|PC0|cstack0|stack_mem~341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y8_N15
dffeas \CPU_inst|PC0|cstack0|stack_mem~30 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~429_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~30 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N24
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~62feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~62feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [14]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~62feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~62feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~62feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y8_N25
dffeas \CPU_inst|PC0|cstack0|stack_mem~62 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~62feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~62 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~62 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N14
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~338 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~338_combout  = (\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|address [2]) # ((\CPU_inst|PC0|cstack0|stack_mem~62_q )))) # (!\CPU_inst|PC0|cstack0|address [1] & (!\CPU_inst|PC0|cstack0|address [2] & 
// (\CPU_inst|PC0|cstack0|stack_mem~30_q )))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|address [2]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~30_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~62_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~338_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~338 .lut_mask = 16'hBA98;
defparam \CPU_inst|PC0|cstack0|stack_mem~338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y5_N15
dffeas \CPU_inst|PC0|cstack0|stack_mem~126 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~431_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~126 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~126 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y5_N29
dffeas \CPU_inst|PC0|cstack0|stack_mem~94 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~94 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~94 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N14
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~339 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~339_combout  = (\CPU_inst|PC0|cstack0|stack_mem~338_combout  & (((\CPU_inst|PC0|cstack0|stack_mem~126_q )) # (!\CPU_inst|PC0|cstack0|address [2]))) # (!\CPU_inst|PC0|cstack0|stack_mem~338_combout  & 
// (\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|stack_mem~94_q ))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~338_combout ),
	.datab(\CPU_inst|PC0|cstack0|address [2]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~126_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~94_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~339_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~339 .lut_mask = 16'hE6A2;
defparam \CPU_inst|PC0|cstack0|stack_mem~339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N12
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~342 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~342_combout  = (\CPU_inst|PC0|cstack0|address [0] & (((\CPU_inst|PC0|cstack0|stack_mem~339_combout ) # (\CPU_inst|PC0|cstack0|address [3])))) # (!\CPU_inst|PC0|cstack0|address [0] & 
// (\CPU_inst|PC0|cstack0|stack_mem~341_combout  & ((!\CPU_inst|PC0|cstack0|address [3]))))

	.dataa(\CPU_inst|PC0|cstack0|address [0]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~341_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~339_combout ),
	.datad(\CPU_inst|PC0|cstack0|address [3]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~342_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~342 .lut_mask = 16'hAAE4;
defparam \CPU_inst|PC0|cstack0|stack_mem~342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N0
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~190feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~190feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [14]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~190feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~190feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~190feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y6_N1
dffeas \CPU_inst|PC0|cstack0|stack_mem~190 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~190feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~441_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~190_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~190 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~190 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y10_N15
dffeas \CPU_inst|PC0|cstack0|stack_mem~254 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~447_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~254_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~254 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~254 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y5_N17
dffeas \CPU_inst|PC0|cstack0|stack_mem~222 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~443_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~222_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~222 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~222 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y9_N13
dffeas \CPU_inst|PC0|cstack0|stack_mem~158 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~445_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~158_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~158 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~158 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N12
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~343 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~343_combout  = (\CPU_inst|PC0|cstack0|address [1] & (((\CPU_inst|PC0|cstack0|address [2])))) # (!\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|address [2] & (\CPU_inst|PC0|cstack0|stack_mem~222_q )) # 
// (!\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|stack_mem~158_q )))))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~222_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~158_q ),
	.datad(\CPU_inst|PC0|cstack0|address [2]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~343_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~343 .lut_mask = 16'hEE50;
defparam \CPU_inst|PC0|cstack0|stack_mem~343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N14
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~344 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~344_combout  = (\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~343_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~254_q ))) # (!\CPU_inst|PC0|cstack0|stack_mem~343_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~190_q )))) # (!\CPU_inst|PC0|cstack0|address [1] & (((\CPU_inst|PC0|cstack0|stack_mem~343_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~190_q ),
	.datab(\CPU_inst|PC0|cstack0|address [1]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~254_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~343_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~344_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~344 .lut_mask = 16'hF388;
defparam \CPU_inst|PC0|cstack0|stack_mem~344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y6_N15
dffeas \CPU_inst|PC0|cstack0|stack_mem~238 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~238_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~238 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~238 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y5_N15
dffeas \CPU_inst|PC0|cstack0|stack_mem~206 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~419_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~206_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~206 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~206 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y6_N29
dffeas \CPU_inst|PC0|cstack0|stack_mem~142 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~421_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~142_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~142 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~142 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N28
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~336 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~336_combout  = (\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|stack_mem~206_q ) # ((\CPU_inst|PC0|cstack0|address [1])))) # (!\CPU_inst|PC0|cstack0|address [2] & (((\CPU_inst|PC0|cstack0|stack_mem~142_q  & 
// !\CPU_inst|PC0|cstack0|address [1]))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~206_q ),
	.datab(\CPU_inst|PC0|cstack0|address [2]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~142_q ),
	.datad(\CPU_inst|PC0|cstack0|address [1]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~336_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~336 .lut_mask = 16'hCCB8;
defparam \CPU_inst|PC0|cstack0|stack_mem~336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y6_N27
dffeas \CPU_inst|PC0|cstack0|stack_mem~174 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~417_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~174_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~174 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~174 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N26
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~337 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~337_combout  = (\CPU_inst|PC0|cstack0|stack_mem~336_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~238_q ) # ((!\CPU_inst|PC0|cstack0|address [1])))) # (!\CPU_inst|PC0|cstack0|stack_mem~336_combout  & 
// (((\CPU_inst|PC0|cstack0|stack_mem~174_q  & \CPU_inst|PC0|cstack0|address [1]))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~238_q ),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~336_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~174_q ),
	.datad(\CPU_inst|PC0|cstack0|address [1]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~337_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~337 .lut_mask = 16'hB8CC;
defparam \CPU_inst|PC0|cstack0|stack_mem~337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N0
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~345 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~345_combout  = (\CPU_inst|PC0|cstack0|stack_mem~342_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~344_combout ) # ((!\CPU_inst|PC0|cstack0|address [3])))) # (!\CPU_inst|PC0|cstack0|stack_mem~342_combout  & 
// (((\CPU_inst|PC0|cstack0|stack_mem~337_combout  & \CPU_inst|PC0|cstack0|address [3]))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~342_combout ),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~344_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~337_combout ),
	.datad(\CPU_inst|PC0|cstack0|address [3]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~345_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~345 .lut_mask = 16'hD8AA;
defparam \CPU_inst|PC0|cstack0|stack_mem~345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N1
dffeas \CPU_inst|PC0|cstack0|output_buf[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~345_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|output_buf [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|output_buf[14] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|output_buf[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y14_N11
dffeas \CPU_inst|PC0|xec_return_addr[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_pipe1 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|XEC2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|xec_return_addr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|xec_return_addr[14] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|xec_return_addr[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N10
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~56 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~56_combout  = (\CPU_inst|PC0|PC_reg[12]~22_combout  & (!\CPU_inst|PC0|PC_reg[12]~21_combout  & ((\CPU_inst|PC0|A_pipe0 [14])))) # (!\CPU_inst|PC0|PC_reg[12]~22_combout  & ((\CPU_inst|PC0|PC_reg[12]~21_combout ) # 
// ((\CPU_inst|PC0|xec_return_addr [14]))))

	.dataa(\CPU_inst|PC0|PC_reg[12]~22_combout ),
	.datab(\CPU_inst|PC0|PC_reg[12]~21_combout ),
	.datac(\CPU_inst|PC0|xec_return_addr [14]),
	.datad(\CPU_inst|PC0|A_pipe0 [14]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~56_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~56 .lut_mask = 16'h7654;
defparam \CPU_inst|PC0|PC_reg~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N12
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~57 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~57_combout  = (\CPU_inst|PC0|PC_reg~56_combout ) # ((\CPU_inst|PC0|PC_reg[12]~21_combout  & \CPU_inst|PC0|cstack0|output_buf [14]))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|PC_reg[12]~21_combout ),
	.datac(\CPU_inst|PC0|cstack0|output_buf [14]),
	.datad(\CPU_inst|PC0|PC_reg~56_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~57_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~57 .lut_mask = 16'hFFC0;
defparam \CPU_inst|PC0|PC_reg~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N30
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~58 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~58_combout  = (\CPU_inst|PC0|PC_reg[12]~20_combout  & (((\CPU_inst|PC0|always2~1_combout )))) # (!\CPU_inst|PC0|PC_reg[12]~20_combout  & ((\CPU_inst|PC0|always2~1_combout  & (\CPU_inst|PC0|A_pipe2 [14])) # 
// (!\CPU_inst|PC0|always2~1_combout  & ((\CPU_inst|PC0|PC_reg~57_combout )))))

	.dataa(\CPU_inst|PC0|PC_reg[12]~20_combout ),
	.datab(\CPU_inst|PC0|A_pipe2 [14]),
	.datac(\CPU_inst|PC0|PC_reg~57_combout ),
	.datad(\CPU_inst|PC0|always2~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~58_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~58 .lut_mask = 16'hEE50;
defparam \CPU_inst|PC0|PC_reg~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N28
cycloneive_lcell_comb \CPU_inst|PC0|Add1~28 (
// Equation(s):
// \CPU_inst|PC0|Add1~28_combout  = (\CPU_inst|PC0|PC_reg [14] & (\CPU_inst|PC0|Add1~27  $ (GND))) # (!\CPU_inst|PC0|PC_reg [14] & (!\CPU_inst|PC0|Add1~27  & VCC))
// \CPU_inst|PC0|Add1~29  = CARRY((\CPU_inst|PC0|PC_reg [14] & !\CPU_inst|PC0|Add1~27 ))

	.dataa(\CPU_inst|PC0|PC_reg [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|PC0|Add1~27 ),
	.combout(\CPU_inst|PC0|Add1~28_combout ),
	.cout(\CPU_inst|PC0|Add1~29 ));
// synopsys translate_off
defparam \CPU_inst|PC0|Add1~28 .lut_mask = 16'hA50A;
defparam \CPU_inst|PC0|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N26
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~95 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~95_combout  = (\CPU_inst|PC0|always2~0_combout ) # ((\CPU_inst|PC0|prev_XEC~q ) # (\CPU_inst|decode_unit0|JMP~q ))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|always2~0_combout ),
	.datac(\CPU_inst|PC0|prev_XEC~q ),
	.datad(\CPU_inst|decode_unit0|JMP~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~95_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~95 .lut_mask = 16'hFFFC;
defparam \CPU_inst|PC0|PC_reg~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N24
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~59 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~59_combout  = (\CPU_inst|PC0|PC_reg~58_combout  & ((\CPU_inst|PC0|Add1~28_combout ) # ((\CPU_inst|PC0|always2~1_combout ) # (\CPU_inst|PC0|PC_reg~95_combout ))))

	.dataa(\CPU_inst|PC0|PC_reg~58_combout ),
	.datab(\CPU_inst|PC0|Add1~28_combout ),
	.datac(\CPU_inst|PC0|always2~1_combout ),
	.datad(\CPU_inst|PC0|PC_reg~95_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~59_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~59 .lut_mask = 16'hAAA8;
defparam \CPU_inst|PC0|PC_reg~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N20
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~60 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~60_combout  = (\CPU_inst|PC0|PC_reg[12]~20_combout  & ((\CPU_inst|PC0|PC_reg~59_combout  & (\CPU_inst|reg_file0|a_data[6]~2_combout )) # (!\CPU_inst|PC0|PC_reg~59_combout  & ((\CPU_inst|PC0|A_miss_next [14]))))) # 
// (!\CPU_inst|PC0|PC_reg[12]~20_combout  & (((\CPU_inst|PC0|PC_reg~59_combout ))))

	.dataa(\CPU_inst|PC0|PC_reg[12]~20_combout ),
	.datab(\CPU_inst|reg_file0|a_data[6]~2_combout ),
	.datac(\CPU_inst|PC0|A_miss_next [14]),
	.datad(\CPU_inst|PC0|PC_reg~59_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~60_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~60 .lut_mask = 16'hDDA0;
defparam \CPU_inst|PC0|PC_reg~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y14_N21
dffeas \CPU_inst|PC0|PC_reg[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|PC_reg~60_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\CPU_inst|interrupt~q ),
	.sload(gnd),
	.ena(\CPU_inst|PC0|always2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|PC_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg[14] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|PC_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N4
cycloneive_lcell_comb \CPU_inst|PC0|A_miss_next[14]~feeder (
// Equation(s):
// \CPU_inst|PC0|A_miss_next[14]~feeder_combout  = \CPU_inst|PC0|PC_reg [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|PC_reg [14]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_miss_next[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss_next[14]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|A_miss_next[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y14_N5
dffeas \CPU_inst|PC0|A_miss_next[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_miss_next[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU_inst|PC0|p_miss~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_miss_next [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss_next[14] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_miss_next[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N0
cycloneive_lcell_comb \CPU_inst|PC0|A_miss[14]~feeder (
// Equation(s):
// \CPU_inst|PC0|A_miss[14]~feeder_combout  = \CPU_inst|PC0|A_miss_next [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|PC0|A_miss_next [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_miss[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss[14]~feeder .lut_mask = 16'hF0F0;
defparam \CPU_inst|PC0|A_miss[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y14_N1
dffeas \CPU_inst|PC0|A_miss[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_miss[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU_inst|PC0|p_miss~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_miss [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss[14] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_miss[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N24
cycloneive_lcell_comb \CPU_inst|PC0|A[14]~8 (
// Equation(s):
// \CPU_inst|PC0|A[14]~8_combout  = (\CPU_inst|PC0|p_miss~q  & (\CPU_inst|PC0|A_miss [14])) # (!\CPU_inst|PC0|p_miss~q  & ((\CPU_inst|PC0|PC_reg [14])))

	.dataa(\CPU_inst|PC0|p_miss~q ),
	.datab(gnd),
	.datac(\CPU_inst|PC0|A_miss [14]),
	.datad(\CPU_inst|PC0|PC_reg [14]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A[14]~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A[14]~8 .lut_mask = 16'hF5A0;
defparam \CPU_inst|PC0|A[14]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N25
dffeas \p_cache_inst|CPU_address_hold[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\p_cache_inst|CPU_address_hold[14]~40_combout ),
	.asdata(\CPU_inst|PC0|A[14]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MSC_inst|p1_reset~combout ),
	.sload(!\p_cache_inst|reset_active~q ),
	.ena(\p_cache_inst|CPU_address_hold[2]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_cache_inst|CPU_address_hold [14]),
	.prn(vcc));
// synopsys translate_off
defparam \p_cache_inst|CPU_address_hold[14] .is_wysiwyg = "true";
defparam \p_cache_inst|CPU_address_hold[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N26
cycloneive_lcell_comb \p_cache_inst|CPU_address_hold[15]~42 (
// Equation(s):
// \p_cache_inst|CPU_address_hold[15]~42_combout  = \p_cache_inst|CPU_address_hold [15] $ (\p_cache_inst|CPU_address_hold[14]~41 )

	.dataa(\p_cache_inst|CPU_address_hold [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\p_cache_inst|CPU_address_hold[14]~41 ),
	.combout(\p_cache_inst|CPU_address_hold[15]~42_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|CPU_address_hold[15]~42 .lut_mask = 16'h5A5A;
defparam \p_cache_inst|CPU_address_hold[15]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y10_N27
dffeas \p_cache_inst|CPU_address_hold[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\p_cache_inst|CPU_address_hold[15]~42_combout ),
	.asdata(\CPU_inst|PC0|A[15]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MSC_inst|p1_reset~combout ),
	.sload(!\p_cache_inst|reset_active~q ),
	.ena(\p_cache_inst|CPU_address_hold[2]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_cache_inst|CPU_address_hold [15]),
	.prn(vcc));
// synopsys translate_off
defparam \p_cache_inst|CPU_address_hold[15] .is_wysiwyg = "true";
defparam \p_cache_inst|CPU_address_hold[15] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y11_N0
cycloneive_ram_block \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\arbiter_inst|arbiter_p1_ready~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\p_cache_inst|CPU_address_hold [15],\p_cache_inst|CPU_address_hold [14],\p_cache_inst|CPU_address_hold [13],\p_cache_inst|CPU_address_hold [12],\p_cache_inst|CPU_address_hold [11],\arbiter_inst|port1_from_mem[7][4]~q ,\arbiter_inst|port1_from_mem[7][3]~q ,
\arbiter_inst|port1_from_mem[6][4]~q ,\arbiter_inst|port1_from_mem[5][4]~q ,\arbiter_inst|port1_from_mem[5][3]~q ,\arbiter_inst|port1_from_mem[4][4]~q ,\arbiter_inst|port1_from_mem[4][0]~q ,\arbiter_inst|port1_from_mem[3][4]~q ,
\arbiter_inst|port1_from_mem[3][3]~q ,\arbiter_inst|port1_from_mem[2][4]~q ,\arbiter_inst|port1_from_mem[1][4]~q ,\arbiter_inst|port1_from_mem[1][3]~q ,\arbiter_inst|port1_from_mem[0][4]~q }),
	.portaaddr({\p_cache_inst|cache_address[8]~8_combout ,\p_cache_inst|cache_address[7]~7_combout ,\p_cache_inst|cache_address[6]~6_combout ,\p_cache_inst|cache_address[5]~5_combout ,\p_cache_inst|cache_address[4]~4_combout ,\p_cache_inst|cache_address[3]~3_combout ,
\p_cache_inst|cache_address[2]~2_combout ,\p_cache_inst|cache_address[1]~1_combout ,\p_cache_inst|cache_address[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ALTSYNCRAM";
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 9;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 18;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 511;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 512;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 72;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 9;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 18;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N26
cycloneive_lcell_comb \p_cache_inst|Mux3~0 (
// Equation(s):
// \p_cache_inst|Mux3~0_combout  = (\p_cache_inst|word_address [0] & ((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [28]) # ((\p_cache_inst|word_address [1])))) # (!\p_cache_inst|word_address [0] & (((!\p_cache_inst|word_address [1] & 
// \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [12]))))

	.dataa(\p_cache_inst|word_address [0]),
	.datab(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [28]),
	.datac(\p_cache_inst|word_address [1]),
	.datad(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\p_cache_inst|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Mux3~0 .lut_mask = 16'hADA8;
defparam \p_cache_inst|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N20
cycloneive_lcell_comb \p_cache_inst|Mux3~1 (
// Equation(s):
// \p_cache_inst|Mux3~1_combout  = (\p_cache_inst|Mux3~0_combout  & ((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [60]) # ((!\p_cache_inst|word_address [1])))) # (!\p_cache_inst|Mux3~0_combout  & (((\p_cache_inst|word_address [1] & 
// \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [44]))))

	.dataa(\p_cache_inst|Mux3~0_combout ),
	.datab(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [60]),
	.datac(\p_cache_inst|word_address [1]),
	.datad(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [44]),
	.cin(gnd),
	.combout(\p_cache_inst|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Mux3~1 .lut_mask = 16'hDA8A;
defparam \p_cache_inst|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N24
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_alternate~7 (
// Equation(s):
// \CPU_inst|decode_unit0|I_alternate~7_combout  = (!\CPU_inst|PC0|take_branch~3_combout  & (!\CPU_inst|RST~q  & (!\CPU_inst|PC0|prev_branch_taken~q  & \p_cache_inst|Mux3~1_combout )))

	.dataa(\CPU_inst|PC0|take_branch~3_combout ),
	.datab(\CPU_inst|RST~q ),
	.datac(\CPU_inst|PC0|prev_branch_taken~q ),
	.datad(\p_cache_inst|Mux3~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_alternate~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate~7 .lut_mask = 16'h0100;
defparam \CPU_inst|decode_unit0|I_alternate~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N25
dffeas \CPU_inst|decode_unit0|I_alternate[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_alternate~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|I_alternate[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_alternate [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate[12] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_alternate[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N16
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_reg~2 (
// Equation(s):
// \CPU_inst|decode_unit0|I_reg~2_combout  = (!\CPU_inst|decode_unit0|I_reg[11]~0_combout  & ((\CPU_inst|decode_unit0|prev_hazard~q  & ((\CPU_inst|decode_unit0|I_alternate [12]))) # (!\CPU_inst|decode_unit0|prev_hazard~q  & (\p_cache_inst|Mux3~1_combout ))))

	.dataa(\CPU_inst|decode_unit0|prev_hazard~q ),
	.datab(\p_cache_inst|Mux3~1_combout ),
	.datac(\CPU_inst|decode_unit0|I_reg[11]~0_combout ),
	.datad(\CPU_inst|decode_unit0|I_alternate [12]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg~2 .lut_mask = 16'h0E04;
defparam \CPU_inst|decode_unit0|I_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N17
dffeas \CPU_inst|decode_unit0|I_reg[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|rotate_source_reg~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg[12] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N2
cycloneive_lcell_comb \CPU_inst|decode_unit0|rotate_source_reg~9 (
// Equation(s):
// \CPU_inst|decode_unit0|rotate_source_reg~9_combout  = (\CPU_inst|PC0|decoder_rst~combout  & ((\CPU_inst|decode_unit0|I_reg [12]) # (!\CPU_inst|decode_unit0|rotate_source_reg~6_combout )))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|decoder_rst~combout ),
	.datac(\CPU_inst|decode_unit0|rotate_source_reg~6_combout ),
	.datad(\CPU_inst|decode_unit0|I_reg [12]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|rotate_source_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|rotate_source_reg~9 .lut_mask = 16'hCC0C;
defparam \CPU_inst|decode_unit0|rotate_source_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N3
dffeas \CPU_inst|decode_unit0|rotate_source_reg (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|rotate_source_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|rotate_source_reg~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|rotate_source_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|rotate_source_reg .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|rotate_source_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N4
cycloneive_lcell_comb \CPU_inst|alu_a_source1~0 (
// Equation(s):
// \CPU_inst|alu_a_source1~0_combout  = (\CPU_inst|hazard_unit0|hazard~12_combout  & (\CPU_inst|PC0|stack_pop~2_combout  & (!\CPU_inst|PC0|take_branch~3_combout  & \CPU_inst|decode_unit0|rotate_source_reg~q )))

	.dataa(\CPU_inst|hazard_unit0|hazard~12_combout ),
	.datab(\CPU_inst|PC0|stack_pop~2_combout ),
	.datac(\CPU_inst|PC0|take_branch~3_combout ),
	.datad(\CPU_inst|decode_unit0|rotate_source_reg~q ),
	.cin(gnd),
	.combout(\CPU_inst|alu_a_source1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_a_source1~0 .lut_mask = 16'h0800;
defparam \CPU_inst|alu_a_source1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y19_N5
dffeas \CPU_inst|alu_a_source1 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|alu_a_source1~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_a_source1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_a_source1 .is_wysiwyg = "true";
defparam \CPU_inst|alu_a_source1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N14
cycloneive_lcell_comb \CPU_inst|alu_a_source2~2 (
// Equation(s):
// \CPU_inst|alu_a_source2~2_combout  = (!\CPU_inst|interrupt~q  & (\CPU_inst|PC0|stack_pop~3_combout  & (\CPU_inst|alu_a_source1~q  & !\CPU_inst|CALL2~q )))

	.dataa(\CPU_inst|interrupt~q ),
	.datab(\CPU_inst|PC0|stack_pop~3_combout ),
	.datac(\CPU_inst|alu_a_source1~q ),
	.datad(\CPU_inst|CALL2~q ),
	.cin(gnd),
	.combout(\CPU_inst|alu_a_source2~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_a_source2~2 .lut_mask = 16'h0040;
defparam \CPU_inst|alu_a_source2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N15
dffeas \CPU_inst|alu_a_source2 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|alu_a_source2~2_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_a_source2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_a_source2 .is_wysiwyg = "true";
defparam \CPU_inst|alu_a_source2 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y18_N31
dffeas \CPU_inst|alu_a_source3 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|alu_a_source2~q ),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_a_source3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_a_source3 .is_wysiwyg = "true";
defparam \CPU_inst|alu_a_source3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N4
cycloneive_lcell_comb \CPU_inst|right_rotate0|Mux3~0 (
// Equation(s):
// \CPU_inst|right_rotate0|Mux3~0_combout  = (\CPU_inst|rotate_R2 [2] & ((\CPU_inst|right_rotate0|rotate_reg[0]~0_combout ))) # (!\CPU_inst|rotate_R2 [2] & (\CPU_inst|right_rotate0|Mux1~2_combout ))

	.dataa(\CPU_inst|rotate_R2 [2]),
	.datab(gnd),
	.datac(\CPU_inst|right_rotate0|Mux1~2_combout ),
	.datad(\CPU_inst|right_rotate0|rotate_reg[0]~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|Mux3~0 .lut_mask = 16'hFA50;
defparam \CPU_inst|right_rotate0|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N5
dffeas \CPU_inst|right_rotate0|rotate_reg[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|right_rotate0|Mux3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|right_rotate0|rotate_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|right_rotate0|rotate_reg[4] .is_wysiwyg = "true";
defparam \CPU_inst|right_rotate0|rotate_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y17_N1
dffeas \CPU_inst|right_rotate1|rotate_reg[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|right_rotate1|rotate_reg[4]~4_combout ),
	.asdata(\CPU_inst|right_rotate1|rotate_reg[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|rotate_S01 [2]),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|right_rotate1|rotate_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|right_rotate1|rotate_reg[4] .is_wysiwyg = "true";
defparam \CPU_inst|right_rotate1|rotate_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N26
cycloneive_lcell_comb \CPU_inst|mask0|mask_reg~0 (
// Equation(s):
// \CPU_inst|mask0|mask_reg~0_combout  = (\CPU_inst|right_rotate1|rotate_reg [4] & (\CPU_inst|mask_L2 [2] $ (((!\CPU_inst|mask_L2 [1] & !\CPU_inst|mask_L2 [0])))))

	.dataa(\CPU_inst|mask_L2 [1]),
	.datab(\CPU_inst|mask_L2 [0]),
	.datac(\CPU_inst|mask_L2 [2]),
	.datad(\CPU_inst|right_rotate1|rotate_reg [4]),
	.cin(gnd),
	.combout(\CPU_inst|mask0|mask_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|mask0|mask_reg~0 .lut_mask = 16'hE100;
defparam \CPU_inst|mask0|mask_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N27
dffeas \CPU_inst|mask0|mask_reg[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|mask0|mask_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|mask0|mask_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|mask0|mask_reg[4] .is_wysiwyg = "true";
defparam \CPU_inst|mask0|mask_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N14
cycloneive_lcell_comb \CPU_inst|alu_a_mux_out[4]~0 (
// Equation(s):
// \CPU_inst|alu_a_mux_out[4]~0_combout  = (\CPU_inst|alu_a_source3~q  & ((\CPU_inst|mask0|mask_reg [4]))) # (!\CPU_inst|alu_a_source3~q  & (\CPU_inst|right_rotate0|rotate_reg [4]))

	.dataa(\CPU_inst|alu_a_source3~q ),
	.datab(\CPU_inst|right_rotate0|rotate_reg [4]),
	.datac(\CPU_inst|mask0|mask_reg [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|alu_a_mux_out[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_a_mux_out[4]~0 .lut_mask = 16'hE4E4;
defparam \CPU_inst|alu_a_mux_out[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N28
cycloneive_lcell_comb \CPU_inst|ALU0|Mux3~8 (
// Equation(s):
// \CPU_inst|ALU0|Mux3~8_combout  = (\CPU_inst|ALU0|alu_reg[7]~1_combout  & (\CPU_inst|alu_b_mux_out[4]~3_combout  & ((\CPU_inst|alu_a_mux_out[4]~0_combout ) # (!\CPU_inst|ALU0|alu_reg[7]~2_combout )))) # (!\CPU_inst|ALU0|alu_reg[7]~1_combout  & 
// ((\CPU_inst|alu_a_mux_out[4]~0_combout ) # ((\CPU_inst|ALU0|alu_reg[7]~2_combout ))))

	.dataa(\CPU_inst|alu_a_mux_out[4]~0_combout ),
	.datab(\CPU_inst|ALU0|alu_reg[7]~1_combout ),
	.datac(\CPU_inst|ALU0|alu_reg[7]~2_combout ),
	.datad(\CPU_inst|alu_b_mux_out[4]~3_combout ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Mux3~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Mux3~8 .lut_mask = 16'hBE32;
defparam \CPU_inst|ALU0|Mux3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N6
cycloneive_lcell_comb \CPU_inst|ALU0|Mux3~9 (
// Equation(s):
// \CPU_inst|ALU0|Mux3~9_combout  = (\CPU_inst|ALU0|alu_reg[7]~0_combout  & (\CPU_inst|alu_b_mux_out[4]~3_combout  $ ((\CPU_inst|alu_a_mux_out[4]~0_combout )))) # (!\CPU_inst|ALU0|alu_reg[7]~0_combout  & (((\CPU_inst|ALU0|Mux3~8_combout ))))

	.dataa(\CPU_inst|alu_b_mux_out[4]~3_combout ),
	.datab(\CPU_inst|ALU0|alu_reg[7]~0_combout ),
	.datac(\CPU_inst|alu_a_mux_out[4]~0_combout ),
	.datad(\CPU_inst|ALU0|Mux3~8_combout ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Mux3~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Mux3~9 .lut_mask = 16'h7B48;
defparam \CPU_inst|ALU0|Mux3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N8
cycloneive_lcell_comb \CPU_inst|ALU0|Mux3~10 (
// Equation(s):
// \CPU_inst|ALU0|Mux3~10_combout  = (\CPU_inst|ALU0|Mux3~9_combout  & ((\CPU_inst|ALU0|add_result[4]~8_combout ) # ((\CPU_inst|ALU0|alu_reg[7]~0_combout ) # (\CPU_inst|ALU0|Mux3~11_combout ))))

	.dataa(\CPU_inst|ALU0|add_result[4]~8_combout ),
	.datab(\CPU_inst|ALU0|alu_reg[7]~0_combout ),
	.datac(\CPU_inst|ALU0|Mux3~11_combout ),
	.datad(\CPU_inst|ALU0|Mux3~9_combout ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Mux3~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Mux3~10 .lut_mask = 16'hFE00;
defparam \CPU_inst|ALU0|Mux3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N9
dffeas \CPU_inst|ALU0|alu_reg[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|ALU0|Mux3~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|ALU0|alu_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|ALU0|alu_reg[4] .is_wysiwyg = "true";
defparam \CPU_inst|ALU0|alu_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y21_N23
dffeas \CPU_inst|reg_file0|prev_w_data[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|prev_w_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|prev_w_data[4] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|prev_w_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N22
cycloneive_lcell_comb \CPU_inst|reg_file0|a_data[4]~6 (
// Equation(s):
// \CPU_inst|reg_file0|a_data[4]~6_combout  = (\CPU_inst|reg_file0|prev_wren~q  & (\CPU_inst|reg_file0|a_forward1~1_combout  & (\CPU_inst|reg_file0|prev_w_data [4] & \CPU_inst|reg_file0|a_forward1~0_combout )))

	.dataa(\CPU_inst|reg_file0|prev_wren~q ),
	.datab(\CPU_inst|reg_file0|a_forward1~1_combout ),
	.datac(\CPU_inst|reg_file0|prev_w_data [4]),
	.datad(\CPU_inst|reg_file0|a_forward1~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_data[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_data[4]~6 .lut_mask = 16'h8000;
defparam \CPU_inst|reg_file0|a_data[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N1
dffeas \CPU_inst|reg_file0|r1[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r1[4] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N0
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux3~0 (
// Equation(s):
// \CPU_inst|reg_file0|Mux3~0_combout  = (\CPU_inst|src_raddr1 [1] & (\CPU_inst|src_raddr1 [0])) # (!\CPU_inst|src_raddr1 [1] & ((\CPU_inst|src_raddr1 [0] & (\CPU_inst|reg_file0|r1 [4])) # (!\CPU_inst|src_raddr1 [0] & ((\CPU_inst|reg_file0|aux [4])))))

	.dataa(\CPU_inst|src_raddr1 [1]),
	.datab(\CPU_inst|src_raddr1 [0]),
	.datac(\CPU_inst|reg_file0|r1 [4]),
	.datad(\CPU_inst|reg_file0|aux [4]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux3~0 .lut_mask = 16'hD9C8;
defparam \CPU_inst|reg_file0|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y22_N9
dffeas \CPU_inst|reg_file0|r3[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r3[4] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r3[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y22_N7
dffeas \CPU_inst|reg_file0|r2[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r2[4] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N8
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux3~1 (
// Equation(s):
// \CPU_inst|reg_file0|Mux3~1_combout  = (\CPU_inst|src_raddr1 [1] & ((\CPU_inst|reg_file0|Mux3~0_combout  & (\CPU_inst|reg_file0|r3 [4])) # (!\CPU_inst|reg_file0|Mux3~0_combout  & ((\CPU_inst|reg_file0|r2 [4]))))) # (!\CPU_inst|src_raddr1 [1] & 
// (\CPU_inst|reg_file0|Mux3~0_combout ))

	.dataa(\CPU_inst|src_raddr1 [1]),
	.datab(\CPU_inst|reg_file0|Mux3~0_combout ),
	.datac(\CPU_inst|reg_file0|r3 [4]),
	.datad(\CPU_inst|reg_file0|r2 [4]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux3~1 .lut_mask = 16'hE6C4;
defparam \CPU_inst|reg_file0|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N13
dffeas \CPU_inst|reg_file0|r4[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r4 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r4[4] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r4[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y21_N25
dffeas \CPU_inst|reg_file0|r6[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r6 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r6[4] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r6[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N12
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux3~2 (
// Equation(s):
// \CPU_inst|reg_file0|Mux3~2_combout  = (\CPU_inst|src_raddr1 [1] & ((\CPU_inst|src_raddr1 [0]) # ((\CPU_inst|reg_file0|r6 [4])))) # (!\CPU_inst|src_raddr1 [1] & (!\CPU_inst|src_raddr1 [0] & (\CPU_inst|reg_file0|r4 [4])))

	.dataa(\CPU_inst|src_raddr1 [1]),
	.datab(\CPU_inst|src_raddr1 [0]),
	.datac(\CPU_inst|reg_file0|r4 [4]),
	.datad(\CPU_inst|reg_file0|r6 [4]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux3~2 .lut_mask = 16'hBA98;
defparam \CPU_inst|reg_file0|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y21_N15
dffeas \CPU_inst|reg_file0|r5[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r5 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r5[4] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r5[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N14
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux3~3 (
// Equation(s):
// \CPU_inst|reg_file0|Mux3~3_combout  = (\CPU_inst|reg_file0|Mux3~2_combout  & (((\CPU_inst|reg_file0|ivl_reg [4])) # (!\CPU_inst|src_raddr1 [0]))) # (!\CPU_inst|reg_file0|Mux3~2_combout  & (\CPU_inst|src_raddr1 [0] & (\CPU_inst|reg_file0|r5 [4])))

	.dataa(\CPU_inst|reg_file0|Mux3~2_combout ),
	.datab(\CPU_inst|src_raddr1 [0]),
	.datac(\CPU_inst|reg_file0|r5 [4]),
	.datad(\CPU_inst|reg_file0|ivl_reg [4]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux3~3 .lut_mask = 16'hEA62;
defparam \CPU_inst|reg_file0|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N4
cycloneive_lcell_comb \CPU_inst|reg_file0|a_reg[4]~2 (
// Equation(s):
// \CPU_inst|reg_file0|a_reg[4]~2_combout  = (\CPU_inst|src_raddr1 [2] & ((\CPU_inst|reg_file0|Mux3~3_combout ))) # (!\CPU_inst|src_raddr1 [2] & (\CPU_inst|reg_file0|Mux3~1_combout ))

	.dataa(\CPU_inst|reg_file0|Mux3~1_combout ),
	.datab(\CPU_inst|reg_file0|Mux3~3_combout ),
	.datac(gnd),
	.datad(\CPU_inst|src_raddr1 [2]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_reg[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_reg[4]~2 .lut_mask = 16'hCCAA;
defparam \CPU_inst|reg_file0|a_reg[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N27
dffeas \CPU_inst|reg_file0|r14[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r14 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r14[4] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r14[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y19_N1
dffeas \CPU_inst|reg_file0|r15[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r15 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r15[4] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r15[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N26
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux3~4 (
// Equation(s):
// \CPU_inst|reg_file0|Mux3~4_combout  = (\CPU_inst|src_raddr1 [1] & (\CPU_inst|src_raddr1 [0])) # (!\CPU_inst|src_raddr1 [1] & ((\CPU_inst|src_raddr1 [0] & ((\CPU_inst|reg_file0|r15 [4]))) # (!\CPU_inst|src_raddr1 [0] & (\CPU_inst|reg_file0|r14 [4]))))

	.dataa(\CPU_inst|src_raddr1 [1]),
	.datab(\CPU_inst|src_raddr1 [0]),
	.datac(\CPU_inst|reg_file0|r14 [4]),
	.datad(\CPU_inst|reg_file0|r15 [4]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux3~4 .lut_mask = 16'hDC98;
defparam \CPU_inst|reg_file0|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N11
dffeas \CPU_inst|reg_file0|r16[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r16 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r16[4] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r16[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N10
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux3~5 (
// Equation(s):
// \CPU_inst|reg_file0|Mux3~5_combout  = (\CPU_inst|reg_file0|Mux3~4_combout  & ((\CPU_inst|reg_file0|ivr_reg [4]) # ((!\CPU_inst|src_raddr1 [1])))) # (!\CPU_inst|reg_file0|Mux3~4_combout  & (((\CPU_inst|reg_file0|r16 [4] & \CPU_inst|src_raddr1 [1]))))

	.dataa(\CPU_inst|reg_file0|Mux3~4_combout ),
	.datab(\CPU_inst|reg_file0|ivr_reg [4]),
	.datac(\CPU_inst|reg_file0|r16 [4]),
	.datad(\CPU_inst|src_raddr1 [1]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux3~5 .lut_mask = 16'hD8AA;
defparam \CPU_inst|reg_file0|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N21
dffeas \CPU_inst|reg_file0|r13[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r13 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r13[4] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r13[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y21_N17
dffeas \CPU_inst|reg_file0|r12[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r12 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r12[4] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r12[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y19_N27
dffeas \CPU_inst|reg_file0|r11[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r11 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r11[4] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r11[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N26
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux3~6 (
// Equation(s):
// \CPU_inst|reg_file0|Mux3~6_combout  = (\CPU_inst|reg_file0|a_reg[1]~9_combout  & ((\CPU_inst|reg_file0|r12 [4]) # ((\CPU_inst|reg_file0|a_reg[1]~8_combout )))) # (!\CPU_inst|reg_file0|a_reg[1]~9_combout  & (((\CPU_inst|reg_file0|r11 [4] & 
// !\CPU_inst|reg_file0|a_reg[1]~8_combout ))))

	.dataa(\CPU_inst|reg_file0|r12 [4]),
	.datab(\CPU_inst|reg_file0|a_reg[1]~9_combout ),
	.datac(\CPU_inst|reg_file0|r11 [4]),
	.datad(\CPU_inst|reg_file0|a_reg[1]~8_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux3~6 .lut_mask = 16'hCCB8;
defparam \CPU_inst|reg_file0|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N20
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux3~7 (
// Equation(s):
// \CPU_inst|reg_file0|Mux3~7_combout  = (\CPU_inst|reg_file0|a_reg[1]~8_combout  & ((\CPU_inst|reg_file0|Mux3~6_combout  & ((\CPU_inst|reg_file0|r13 [4]))) # (!\CPU_inst|reg_file0|Mux3~6_combout  & (\CPU_inst|reg_file0|Mux3~5_combout )))) # 
// (!\CPU_inst|reg_file0|a_reg[1]~8_combout  & (((\CPU_inst|reg_file0|Mux3~6_combout ))))

	.dataa(\CPU_inst|reg_file0|Mux3~5_combout ),
	.datab(\CPU_inst|reg_file0|a_reg[1]~8_combout ),
	.datac(\CPU_inst|reg_file0|r13 [4]),
	.datad(\CPU_inst|reg_file0|Mux3~6_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux3~7 .lut_mask = 16'hF388;
defparam \CPU_inst|reg_file0|Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y21_N5
dffeas \CPU_inst|reg_file0|a_reg[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|reg_file0|a_reg[4]~2_combout ),
	.asdata(\CPU_inst|reg_file0|Mux3~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|src_raddr1 [3]),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|a_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_reg[4] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|a_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N22
cycloneive_lcell_comb \CPU_inst|reg_file0|a_data[4]~7 (
// Equation(s):
// \CPU_inst|reg_file0|a_data[4]~7_combout  = (\CPU_inst|reg_file0|a_reg [4] & (((!\CPU_inst|reg_file0|a_forward1~0_combout ) # (!\CPU_inst|reg_file0|prev_wren~q )) # (!\CPU_inst|reg_file0|a_forward1~1_combout )))

	.dataa(\CPU_inst|reg_file0|a_forward1~1_combout ),
	.datab(\CPU_inst|reg_file0|prev_wren~q ),
	.datac(\CPU_inst|reg_file0|a_reg [4]),
	.datad(\CPU_inst|reg_file0|a_forward1~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_data[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_data[4]~7 .lut_mask = 16'h70F0;
defparam \CPU_inst|reg_file0|a_data[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N28
cycloneive_lcell_comb \CPU_inst|reg_file0|a_data[4]~8 (
// Equation(s):
// \CPU_inst|reg_file0|a_data[4]~8_combout  = (\CPU_inst|reg_file0|a_forward0~2_combout  & (((\CPU_inst|ALU0|alu_reg [4])))) # (!\CPU_inst|reg_file0|a_forward0~2_combout  & ((\CPU_inst|reg_file0|a_data[4]~6_combout ) # 
// ((\CPU_inst|reg_file0|a_data[4]~7_combout ))))

	.dataa(\CPU_inst|reg_file0|a_data[4]~6_combout ),
	.datab(\CPU_inst|reg_file0|a_forward0~2_combout ),
	.datac(\CPU_inst|ALU0|alu_reg [4]),
	.datad(\CPU_inst|reg_file0|a_data[4]~7_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_data[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_data[4]~8 .lut_mask = 16'hF3E2;
defparam \CPU_inst|reg_file0|a_data[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N20
cycloneive_lcell_comb \CPU_inst|PC0|adder_out~12 (
// Equation(s):
// \CPU_inst|PC0|adder_out~12_combout  = (\CPU_inst|XEC2~q  & \CPU_inst|reg_file0|a_data[4]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|XEC2~q ),
	.datad(\CPU_inst|reg_file0|a_data[4]~8_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|adder_out~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|adder_out~12 .lut_mask = 16'hF000;
defparam \CPU_inst|PC0|adder_out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N28
cycloneive_lcell_comb \CPU_inst|PC0|adder_out~0 (
// Equation(s):
// \CPU_inst|PC0|adder_out~0_combout  = (\CPU_inst|XEC2~q  & \CPU_inst|reg_file0|a_data[3]~11_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|XEC2~q ),
	.datad(\CPU_inst|reg_file0|a_data[3]~11_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|adder_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|adder_out~0 .lut_mask = 16'hF000;
defparam \CPU_inst|PC0|adder_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N27
dffeas \CPU_inst|PC_I_field1[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|decode_unit0|PC_I_field_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC_I_field1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC_I_field1[2] .is_wysiwyg = "true";
defparam \CPU_inst|PC_I_field1[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N7
dffeas \CPU_inst|PC_I_field2[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC_I_field1 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC_I_field2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC_I_field2[2] .is_wysiwyg = "true";
defparam \CPU_inst|PC_I_field2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N0
cycloneive_lcell_comb \CPU_inst|PC0|adder_out~1 (
// Equation(s):
// \CPU_inst|PC0|adder_out~1_combout  = (\CPU_inst|reg_file0|a_data[2]~17_combout  & \CPU_inst|XEC2~q )

	.dataa(gnd),
	.datab(\CPU_inst|reg_file0|a_data[2]~17_combout ),
	.datac(\CPU_inst|XEC2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|adder_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|adder_out~1 .lut_mask = 16'hC0C0;
defparam \CPU_inst|PC0|adder_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N2
cycloneive_lcell_comb \CPU_inst|PC_I_field1[1]~feeder (
// Equation(s):
// \CPU_inst|PC_I_field1[1]~feeder_combout  = \CPU_inst|decode_unit0|PC_I_field_reg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|PC_I_field_reg [1]),
	.cin(gnd),
	.combout(\CPU_inst|PC_I_field1[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC_I_field1[1]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC_I_field1[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N3
dffeas \CPU_inst|PC_I_field1[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC_I_field1[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC_I_field1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC_I_field1[1] .is_wysiwyg = "true";
defparam \CPU_inst|PC_I_field1[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N5
dffeas \CPU_inst|PC_I_field2[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC_I_field1 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC_I_field2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC_I_field2[1] .is_wysiwyg = "true";
defparam \CPU_inst|PC_I_field2[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y18_N11
dffeas \CPU_inst|PC_I_field1[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|decode_unit0|PC_I_field_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC_I_field1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC_I_field1[0] .is_wysiwyg = "true";
defparam \CPU_inst|PC_I_field1[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N3
dffeas \CPU_inst|PC_I_field2[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC_I_field1 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC_I_field2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC_I_field2[0] .is_wysiwyg = "true";
defparam \CPU_inst|PC_I_field2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N2
cycloneive_lcell_comb \CPU_inst|PC0|adder_out[0]~4 (
// Equation(s):
// \CPU_inst|PC0|adder_out[0]~4_combout  = (\CPU_inst|PC0|adder_out~3_combout  & (\CPU_inst|PC_I_field2 [0] $ (VCC))) # (!\CPU_inst|PC0|adder_out~3_combout  & (\CPU_inst|PC_I_field2 [0] & VCC))
// \CPU_inst|PC0|adder_out[0]~5  = CARRY((\CPU_inst|PC0|adder_out~3_combout  & \CPU_inst|PC_I_field2 [0]))

	.dataa(\CPU_inst|PC0|adder_out~3_combout ),
	.datab(\CPU_inst|PC_I_field2 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU_inst|PC0|adder_out[0]~4_combout ),
	.cout(\CPU_inst|PC0|adder_out[0]~5 ));
// synopsys translate_off
defparam \CPU_inst|PC0|adder_out[0]~4 .lut_mask = 16'h6688;
defparam \CPU_inst|PC0|adder_out[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N4
cycloneive_lcell_comb \CPU_inst|PC0|adder_out[1]~6 (
// Equation(s):
// \CPU_inst|PC0|adder_out[1]~6_combout  = (\CPU_inst|PC0|adder_out~2_combout  & ((\CPU_inst|PC_I_field2 [1] & (\CPU_inst|PC0|adder_out[0]~5  & VCC)) # (!\CPU_inst|PC_I_field2 [1] & (!\CPU_inst|PC0|adder_out[0]~5 )))) # (!\CPU_inst|PC0|adder_out~2_combout  & 
// ((\CPU_inst|PC_I_field2 [1] & (!\CPU_inst|PC0|adder_out[0]~5 )) # (!\CPU_inst|PC_I_field2 [1] & ((\CPU_inst|PC0|adder_out[0]~5 ) # (GND)))))
// \CPU_inst|PC0|adder_out[1]~7  = CARRY((\CPU_inst|PC0|adder_out~2_combout  & (!\CPU_inst|PC_I_field2 [1] & !\CPU_inst|PC0|adder_out[0]~5 )) # (!\CPU_inst|PC0|adder_out~2_combout  & ((!\CPU_inst|PC0|adder_out[0]~5 ) # (!\CPU_inst|PC_I_field2 [1]))))

	.dataa(\CPU_inst|PC0|adder_out~2_combout ),
	.datab(\CPU_inst|PC_I_field2 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|PC0|adder_out[0]~5 ),
	.combout(\CPU_inst|PC0|adder_out[1]~6_combout ),
	.cout(\CPU_inst|PC0|adder_out[1]~7 ));
// synopsys translate_off
defparam \CPU_inst|PC0|adder_out[1]~6 .lut_mask = 16'h9617;
defparam \CPU_inst|PC0|adder_out[1]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N6
cycloneive_lcell_comb \CPU_inst|PC0|adder_out[2]~8 (
// Equation(s):
// \CPU_inst|PC0|adder_out[2]~8_combout  = ((\CPU_inst|PC_I_field2 [2] $ (\CPU_inst|PC0|adder_out~1_combout  $ (!\CPU_inst|PC0|adder_out[1]~7 )))) # (GND)
// \CPU_inst|PC0|adder_out[2]~9  = CARRY((\CPU_inst|PC_I_field2 [2] & ((\CPU_inst|PC0|adder_out~1_combout ) # (!\CPU_inst|PC0|adder_out[1]~7 ))) # (!\CPU_inst|PC_I_field2 [2] & (\CPU_inst|PC0|adder_out~1_combout  & !\CPU_inst|PC0|adder_out[1]~7 )))

	.dataa(\CPU_inst|PC_I_field2 [2]),
	.datab(\CPU_inst|PC0|adder_out~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|PC0|adder_out[1]~7 ),
	.combout(\CPU_inst|PC0|adder_out[2]~8_combout ),
	.cout(\CPU_inst|PC0|adder_out[2]~9 ));
// synopsys translate_off
defparam \CPU_inst|PC0|adder_out[2]~8 .lut_mask = 16'h698E;
defparam \CPU_inst|PC0|adder_out[2]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N8
cycloneive_lcell_comb \CPU_inst|PC0|adder_out[3]~10 (
// Equation(s):
// \CPU_inst|PC0|adder_out[3]~10_combout  = (\CPU_inst|PC_I_field2 [3] & ((\CPU_inst|PC0|adder_out~0_combout  & (\CPU_inst|PC0|adder_out[2]~9  & VCC)) # (!\CPU_inst|PC0|adder_out~0_combout  & (!\CPU_inst|PC0|adder_out[2]~9 )))) # (!\CPU_inst|PC_I_field2 [3] 
// & ((\CPU_inst|PC0|adder_out~0_combout  & (!\CPU_inst|PC0|adder_out[2]~9 )) # (!\CPU_inst|PC0|adder_out~0_combout  & ((\CPU_inst|PC0|adder_out[2]~9 ) # (GND)))))
// \CPU_inst|PC0|adder_out[3]~11  = CARRY((\CPU_inst|PC_I_field2 [3] & (!\CPU_inst|PC0|adder_out~0_combout  & !\CPU_inst|PC0|adder_out[2]~9 )) # (!\CPU_inst|PC_I_field2 [3] & ((!\CPU_inst|PC0|adder_out[2]~9 ) # (!\CPU_inst|PC0|adder_out~0_combout ))))

	.dataa(\CPU_inst|PC_I_field2 [3]),
	.datab(\CPU_inst|PC0|adder_out~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|PC0|adder_out[2]~9 ),
	.combout(\CPU_inst|PC0|adder_out[3]~10_combout ),
	.cout(\CPU_inst|PC0|adder_out[3]~11 ));
// synopsys translate_off
defparam \CPU_inst|PC0|adder_out[3]~10 .lut_mask = 16'h9617;
defparam \CPU_inst|PC0|adder_out[3]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N10
cycloneive_lcell_comb \CPU_inst|PC0|adder_out[4]~13 (
// Equation(s):
// \CPU_inst|PC0|adder_out[4]~13_combout  = ((\CPU_inst|PC_I_field2 [4] $ (\CPU_inst|PC0|adder_out~12_combout  $ (!\CPU_inst|PC0|adder_out[3]~11 )))) # (GND)
// \CPU_inst|PC0|adder_out[4]~14  = CARRY((\CPU_inst|PC_I_field2 [4] & ((\CPU_inst|PC0|adder_out~12_combout ) # (!\CPU_inst|PC0|adder_out[3]~11 ))) # (!\CPU_inst|PC_I_field2 [4] & (\CPU_inst|PC0|adder_out~12_combout  & !\CPU_inst|PC0|adder_out[3]~11 )))

	.dataa(\CPU_inst|PC_I_field2 [4]),
	.datab(\CPU_inst|PC0|adder_out~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|PC0|adder_out[3]~11 ),
	.combout(\CPU_inst|PC0|adder_out[4]~13_combout ),
	.cout(\CPU_inst|PC0|adder_out[4]~14 ));
// synopsys translate_off
defparam \CPU_inst|PC0|adder_out[4]~13 .lut_mask = 16'h698E;
defparam \CPU_inst|PC0|adder_out[4]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N4
cycloneive_lcell_comb \CPU_inst|PC0|A_next_I[4]~feeder (
// Equation(s):
// \CPU_inst|PC0|A_next_I[4]~feeder_combout  = \CPU_inst|PC0|PC_reg [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|PC_reg [4]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_next_I[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_next_I[4]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|A_next_I[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N5
dffeas \CPU_inst|PC0|A_next_I[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_next_I[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_next_I [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_next_I[4] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_next_I[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N2
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I_alternate~11 (
// Equation(s):
// \CPU_inst|PC0|A_current_I_alternate~11_combout  = (\CPU_inst|PC0|prev_branch_taken~q  & ((\CPU_inst|PC0|PC_reg [4]))) # (!\CPU_inst|PC0|prev_branch_taken~q  & (\CPU_inst|PC0|A_next_I [4]))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|A_next_I [4]),
	.datac(\CPU_inst|PC0|prev_branch_taken~q ),
	.datad(\CPU_inst|PC0|PC_reg [4]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I_alternate~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate~11 .lut_mask = 16'hFC0C;
defparam \CPU_inst|PC0|A_current_I_alternate~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N3
dffeas \CPU_inst|PC0|A_current_I_alternate[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I_alternate~11_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_current_I_alternate[15]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I_alternate [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate[4] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I_alternate[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N12
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I~8 (
// Equation(s):
// \CPU_inst|PC0|A_current_I~8_combout  = (\CPU_inst|PC0|prev_hazard~q  & ((\CPU_inst|PC0|A_current_I_alternate [4]))) # (!\CPU_inst|PC0|prev_hazard~q  & (\CPU_inst|PC0|A_next_I [4]))

	.dataa(\CPU_inst|PC0|A_next_I [4]),
	.datab(\CPU_inst|PC0|prev_hazard~q ),
	.datac(gnd),
	.datad(\CPU_inst|PC0|A_current_I_alternate [4]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I~8 .lut_mask = 16'hEE22;
defparam \CPU_inst|PC0|A_current_I~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N13
dffeas \CPU_inst|PC0|A_current_I[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I~8_combout ),
	.asdata(\CPU_inst|PC0|PC_reg [4]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|prev_branch_taken~q ),
	.ena(\CPU_inst|PC0|A_pipe0[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I[4] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N16
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe0~10 (
// Equation(s):
// \CPU_inst|PC0|A_pipe0~10_combout  = (\CPU_inst|PC0|prev_branch_taken~q  & (\CPU_inst|PC0|PC_reg [4])) # (!\CPU_inst|PC0|prev_branch_taken~q  & ((\CPU_inst|PC0|A_current_I [4])))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|prev_branch_taken~q ),
	.datac(\CPU_inst|PC0|PC_reg [4]),
	.datad(\CPU_inst|PC0|A_current_I [4]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe0~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0~10 .lut_mask = 16'hF3C0;
defparam \CPU_inst|PC0|A_pipe0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N17
dffeas \CPU_inst|PC0|A_pipe0[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe0~10_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_pipe0[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0[4] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe0[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N6
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe1~5 (
// Equation(s):
// \CPU_inst|PC0|A_pipe1~5_combout  = (\CPU_inst|PC0|prev_branch_taken~q  & (\CPU_inst|PC0|PC_reg [4])) # (!\CPU_inst|PC0|prev_branch_taken~q  & ((\CPU_inst|PC0|A_pipe0 [4])))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|PC_reg [4]),
	.datac(\CPU_inst|PC0|prev_branch_taken~q ),
	.datad(\CPU_inst|PC0|A_pipe0 [4]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe1~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1~5 .lut_mask = 16'hCFC0;
defparam \CPU_inst|PC0|A_pipe1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N7
dffeas \CPU_inst|PC0|A_pipe1[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe1~5_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_pipe2[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1[4] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N26
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe2~10 (
// Equation(s):
// \CPU_inst|PC0|A_pipe2~10_combout  = (\CPU_inst|PC0|prev_branch_taken~q  & (\CPU_inst|PC0|PC_reg [4])) # (!\CPU_inst|PC0|prev_branch_taken~q  & ((\CPU_inst|PC0|A_pipe1 [4])))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|PC_reg [4]),
	.datac(\CPU_inst|PC0|prev_branch_taken~q ),
	.datad(\CPU_inst|PC0|A_pipe1 [4]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe2~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe2~10 .lut_mask = 16'hCFC0;
defparam \CPU_inst|PC0|A_pipe2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N27
dffeas \CPU_inst|PC0|A_pipe2[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe2~10_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_pipe2[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe2[4] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N24
cycloneive_lcell_comb \CPU_inst|PC0|stack_in[4]~5 (
// Equation(s):
// \CPU_inst|PC0|stack_in[4]~5_combout  = (\CPU_inst|interrupt~q  & (\CPU_inst|PC0|A_pipe2 [4])) # (!\CPU_inst|interrupt~q  & ((\CPU_inst|PC0|A_pipe1 [4])))

	.dataa(gnd),
	.datab(\CPU_inst|interrupt~q ),
	.datac(\CPU_inst|PC0|A_pipe2 [4]),
	.datad(\CPU_inst|PC0|A_pipe1 [4]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|stack_in[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|stack_in[4]~5 .lut_mask = 16'hF3C0;
defparam \CPU_inst|PC0|stack_in[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N25
dffeas \CPU_inst|PC0|cstack0|input_buf[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|stack_in[4]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|input_buf [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|input_buf[4] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|input_buf[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y7_N13
dffeas \CPU_inst|PC0|cstack0|stack_mem~4 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~437_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~4 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~4 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y6_N1
dffeas \CPU_inst|PC0|cstack0|stack_mem~132 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~421_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~132_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~132 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~132 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N12
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~310 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~310_combout  = (\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|address [0]) # ((\CPU_inst|PC0|cstack0|stack_mem~132_q )))) # (!\CPU_inst|PC0|cstack0|address [3] & (!\CPU_inst|PC0|cstack0|address [0] & 
// (\CPU_inst|PC0|cstack0|stack_mem~4_q )))

	.dataa(\CPU_inst|PC0|cstack0|address [3]),
	.datab(\CPU_inst|PC0|cstack0|address [0]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~4_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~132_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~310_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~310 .lut_mask = 16'hBA98;
defparam \CPU_inst|PC0|cstack0|stack_mem~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y8_N9
dffeas \CPU_inst|PC0|cstack0|stack_mem~20 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~429_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~20 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~20 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y8_N3
dffeas \CPU_inst|PC0|cstack0|stack_mem~148 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~445_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~148_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~148 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~148 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N2
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~311 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~311_combout  = (\CPU_inst|PC0|cstack0|stack_mem~310_combout  & (((\CPU_inst|PC0|cstack0|stack_mem~148_q ) # (!\CPU_inst|PC0|cstack0|address [0])))) # (!\CPU_inst|PC0|cstack0|stack_mem~310_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~20_q  & ((\CPU_inst|PC0|cstack0|address [0]))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~310_combout ),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~20_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~148_q ),
	.datad(\CPU_inst|PC0|cstack0|address [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~311_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~311 .lut_mask = 16'hE4AA;
defparam \CPU_inst|PC0|cstack0|stack_mem~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N18
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~84feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~84feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [4]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~84feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~84feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~84feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y5_N19
dffeas \CPU_inst|PC0|cstack0|stack_mem~84 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~84feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~84 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~84 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y7_N9
dffeas \CPU_inst|PC0|cstack0|stack_mem~68 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~433_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~68 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~68 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N8
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~308 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~308_combout  = (\CPU_inst|PC0|cstack0|address [3] & (((\CPU_inst|PC0|cstack0|address [0])))) # (!\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|stack_mem~84_q )) # 
// (!\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~68_q )))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~84_q ),
	.datab(\CPU_inst|PC0|cstack0|address [3]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~68_q ),
	.datad(\CPU_inst|PC0|cstack0|address [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~308_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~308 .lut_mask = 16'hEE30;
defparam \CPU_inst|PC0|cstack0|stack_mem~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y7_N3
dffeas \CPU_inst|PC0|cstack0|stack_mem~212 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~443_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~212_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~212 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~212 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y7_N25
dffeas \CPU_inst|PC0|cstack0|stack_mem~196 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~419_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~196_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~196 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~196 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N2
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~309 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~309_combout  = (\CPU_inst|PC0|cstack0|stack_mem~308_combout  & (((\CPU_inst|PC0|cstack0|stack_mem~212_q )) # (!\CPU_inst|PC0|cstack0|address [3]))) # (!\CPU_inst|PC0|cstack0|stack_mem~308_combout  & 
// (\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|stack_mem~196_q ))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~308_combout ),
	.datab(\CPU_inst|PC0|cstack0|address [3]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~212_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~196_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~309_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~309 .lut_mask = 16'hE6A2;
defparam \CPU_inst|PC0|cstack0|stack_mem~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N26
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~312 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~312_combout  = (\CPU_inst|PC0|cstack0|address [1] & (((\CPU_inst|PC0|cstack0|address [2])))) # (!\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|stack_mem~309_combout ))) # 
// (!\CPU_inst|PC0|cstack0|address [2] & (\CPU_inst|PC0|cstack0|stack_mem~311_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~311_combout ),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~309_combout ),
	.datac(\CPU_inst|PC0|cstack0|address [1]),
	.datad(\CPU_inst|PC0|cstack0|address [2]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~312_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~312 .lut_mask = 16'hFC0A;
defparam \CPU_inst|PC0|cstack0|stack_mem~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y6_N25
dffeas \CPU_inst|PC0|cstack0|stack_mem~36 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~435_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~36 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~36 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y6_N23
dffeas \CPU_inst|PC0|cstack0|stack_mem~164 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~417_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~164_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~164 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~164 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N24
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~306 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~306_combout  = (\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|address [0]) # ((\CPU_inst|PC0|cstack0|stack_mem~164_q )))) # (!\CPU_inst|PC0|cstack0|address [3] & (!\CPU_inst|PC0|cstack0|address [0] & 
// (\CPU_inst|PC0|cstack0|stack_mem~36_q )))

	.dataa(\CPU_inst|PC0|cstack0|address [3]),
	.datab(\CPU_inst|PC0|cstack0|address [0]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~36_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~164_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~306_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~306 .lut_mask = 16'hBA98;
defparam \CPU_inst|PC0|cstack0|stack_mem~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y6_N3
dffeas \CPU_inst|PC0|cstack0|stack_mem~180 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~441_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~180_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~180 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~180 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y8_N25
dffeas \CPU_inst|PC0|cstack0|stack_mem~52 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~52 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~52 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N24
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~307 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~307_combout  = (\CPU_inst|PC0|cstack0|stack_mem~306_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~180_q ) # ((!\CPU_inst|PC0|cstack0|address [0])))) # (!\CPU_inst|PC0|cstack0|stack_mem~306_combout  & 
// (((\CPU_inst|PC0|cstack0|stack_mem~52_q  & \CPU_inst|PC0|cstack0|address [0]))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~306_combout ),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~180_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~52_q ),
	.datad(\CPU_inst|PC0|cstack0|address [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~307_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~307 .lut_mask = 16'hD8AA;
defparam \CPU_inst|PC0|cstack0|stack_mem~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y6_N11
dffeas \CPU_inst|PC0|cstack0|stack_mem~228 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~228_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~228 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~228 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y7_N27
dffeas \CPU_inst|PC0|cstack0|stack_mem~100 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~439_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~100 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N4
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~116feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~116feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [4]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~116feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~116feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~116feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y5_N5
dffeas \CPU_inst|PC0|cstack0|stack_mem~116 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~116feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~431_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~116 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~116 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N26
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~313 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~313_combout  = (\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|address [3]) # ((\CPU_inst|PC0|cstack0|stack_mem~116_q )))) # (!\CPU_inst|PC0|cstack0|address [0] & (!\CPU_inst|PC0|cstack0|address [3] & 
// (\CPU_inst|PC0|cstack0|stack_mem~100_q )))

	.dataa(\CPU_inst|PC0|cstack0|address [0]),
	.datab(\CPU_inst|PC0|cstack0|address [3]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~100_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~116_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~313_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~313 .lut_mask = 16'hBA98;
defparam \CPU_inst|PC0|cstack0|stack_mem~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y6_N7
dffeas \CPU_inst|PC0|cstack0|stack_mem~244 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~447_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~244_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~244 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~244 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N6
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~314 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~314_combout  = (\CPU_inst|PC0|cstack0|stack_mem~313_combout  & (((\CPU_inst|PC0|cstack0|stack_mem~244_q ) # (!\CPU_inst|PC0|cstack0|address [3])))) # (!\CPU_inst|PC0|cstack0|stack_mem~313_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~228_q  & ((\CPU_inst|PC0|cstack0|address [3]))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~228_q ),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~313_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~244_q ),
	.datad(\CPU_inst|PC0|cstack0|address [3]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~314_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~314 .lut_mask = 16'hE2CC;
defparam \CPU_inst|PC0|cstack0|stack_mem~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N4
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~315 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~315_combout  = (\CPU_inst|PC0|cstack0|stack_mem~312_combout  & (((\CPU_inst|PC0|cstack0|stack_mem~314_combout ) # (!\CPU_inst|PC0|cstack0|address [1])))) # (!\CPU_inst|PC0|cstack0|stack_mem~312_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~307_combout  & ((\CPU_inst|PC0|cstack0|address [1]))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~312_combout ),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~307_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~314_combout ),
	.datad(\CPU_inst|PC0|cstack0|address [1]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~315_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~315 .lut_mask = 16'hE4AA;
defparam \CPU_inst|PC0|cstack0|stack_mem~315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N5
dffeas \CPU_inst|PC0|cstack0|output_buf[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~315_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|output_buf [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|output_buf[4] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|output_buf[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y12_N17
dffeas \CPU_inst|PC0|xec_return_addr[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_pipe1 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|XEC2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|xec_return_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|xec_return_addr[4] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|xec_return_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N0
cycloneive_lcell_comb \CPU_inst|PC0|Add1~0 (
// Equation(s):
// \CPU_inst|PC0|Add1~0_combout  = \CPU_inst|PC0|PC_reg [0] $ (VCC)
// \CPU_inst|PC0|Add1~1  = CARRY(\CPU_inst|PC0|PC_reg [0])

	.dataa(\CPU_inst|PC0|PC_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU_inst|PC0|Add1~0_combout ),
	.cout(\CPU_inst|PC0|Add1~1 ));
// synopsys translate_off
defparam \CPU_inst|PC0|Add1~0 .lut_mask = 16'h55AA;
defparam \CPU_inst|PC0|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N2
cycloneive_lcell_comb \CPU_inst|PC0|Add1~2 (
// Equation(s):
// \CPU_inst|PC0|Add1~2_combout  = (\CPU_inst|PC0|PC_reg [1] & (!\CPU_inst|PC0|Add1~1 )) # (!\CPU_inst|PC0|PC_reg [1] & ((\CPU_inst|PC0|Add1~1 ) # (GND)))
// \CPU_inst|PC0|Add1~3  = CARRY((!\CPU_inst|PC0|Add1~1 ) # (!\CPU_inst|PC0|PC_reg [1]))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|PC_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|PC0|Add1~1 ),
	.combout(\CPU_inst|PC0|Add1~2_combout ),
	.cout(\CPU_inst|PC0|Add1~3 ));
// synopsys translate_off
defparam \CPU_inst|PC0|Add1~2 .lut_mask = 16'h3C3F;
defparam \CPU_inst|PC0|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N4
cycloneive_lcell_comb \CPU_inst|PC0|Add1~4 (
// Equation(s):
// \CPU_inst|PC0|Add1~4_combout  = (\CPU_inst|PC0|PC_reg [2] & (\CPU_inst|PC0|Add1~3  $ (GND))) # (!\CPU_inst|PC0|PC_reg [2] & (!\CPU_inst|PC0|Add1~3  & VCC))
// \CPU_inst|PC0|Add1~5  = CARRY((\CPU_inst|PC0|PC_reg [2] & !\CPU_inst|PC0|Add1~3 ))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|PC_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|PC0|Add1~3 ),
	.combout(\CPU_inst|PC0|Add1~4_combout ),
	.cout(\CPU_inst|PC0|Add1~5 ));
// synopsys translate_off
defparam \CPU_inst|PC0|Add1~4 .lut_mask = 16'hC30C;
defparam \CPU_inst|PC0|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N6
cycloneive_lcell_comb \CPU_inst|PC0|Add1~6 (
// Equation(s):
// \CPU_inst|PC0|Add1~6_combout  = (\CPU_inst|PC0|PC_reg [3] & (!\CPU_inst|PC0|Add1~5 )) # (!\CPU_inst|PC0|PC_reg [3] & ((\CPU_inst|PC0|Add1~5 ) # (GND)))
// \CPU_inst|PC0|Add1~7  = CARRY((!\CPU_inst|PC0|Add1~5 ) # (!\CPU_inst|PC0|PC_reg [3]))

	.dataa(\CPU_inst|PC0|PC_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|PC0|Add1~5 ),
	.combout(\CPU_inst|PC0|Add1~6_combout ),
	.cout(\CPU_inst|PC0|Add1~7 ));
// synopsys translate_off
defparam \CPU_inst|PC0|Add1~6 .lut_mask = 16'h5A5F;
defparam \CPU_inst|PC0|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N8
cycloneive_lcell_comb \CPU_inst|PC0|Add1~8 (
// Equation(s):
// \CPU_inst|PC0|Add1~8_combout  = (\CPU_inst|PC0|PC_reg [4] & (\CPU_inst|PC0|Add1~7  $ (GND))) # (!\CPU_inst|PC0|PC_reg [4] & (!\CPU_inst|PC0|Add1~7  & VCC))
// \CPU_inst|PC0|Add1~9  = CARRY((\CPU_inst|PC0|PC_reg [4] & !\CPU_inst|PC0|Add1~7 ))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|PC_reg [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|PC0|Add1~7 ),
	.combout(\CPU_inst|PC0|Add1~8_combout ),
	.cout(\CPU_inst|PC0|Add1~9 ));
// synopsys translate_off
defparam \CPU_inst|PC0|Add1~8 .lut_mask = 16'hC30C;
defparam \CPU_inst|PC0|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N16
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~44 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~44_combout  = (\CPU_inst|PC0|PC_reg[12]~21_combout  & ((\CPU_inst|PC0|PC_reg[12]~22_combout ) # ((\CPU_inst|PC0|Add1~8_combout )))) # (!\CPU_inst|PC0|PC_reg[12]~21_combout  & (!\CPU_inst|PC0|PC_reg[12]~22_combout  & 
// (\CPU_inst|PC0|xec_return_addr [4])))

	.dataa(\CPU_inst|PC0|PC_reg[12]~21_combout ),
	.datab(\CPU_inst|PC0|PC_reg[12]~22_combout ),
	.datac(\CPU_inst|PC0|xec_return_addr [4]),
	.datad(\CPU_inst|PC0|Add1~8_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~44_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~44 .lut_mask = 16'hBA98;
defparam \CPU_inst|PC0|PC_reg~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N26
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~45 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~45_combout  = (\CPU_inst|PC0|PC_reg[12]~22_combout  & ((\CPU_inst|PC0|PC_reg~44_combout  & (\CPU_inst|PC0|cstack0|output_buf [4])) # (!\CPU_inst|PC0|PC_reg~44_combout  & ((\CPU_inst|decode_unit0|PC_I_field_reg [4]))))) # 
// (!\CPU_inst|PC0|PC_reg[12]~22_combout  & (((\CPU_inst|PC0|PC_reg~44_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|output_buf [4]),
	.datab(\CPU_inst|PC0|PC_reg[12]~22_combout ),
	.datac(\CPU_inst|decode_unit0|PC_I_field_reg [4]),
	.datad(\CPU_inst|PC0|PC_reg~44_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~45_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~45 .lut_mask = 16'hBBC0;
defparam \CPU_inst|PC0|PC_reg~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N15
dffeas \CPU_inst|PC0|A_miss_next[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|PC_reg [4]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\CPU_inst|PC0|p_miss~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_miss_next [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss_next[4] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_miss_next[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N16
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg[12]~19 (
// Equation(s):
// \CPU_inst|PC0|PC_reg[12]~19_combout  = (\CPU_inst|PC0|PC_reg[2]~18_combout  & (\CPU_inst|PC0|p_miss~q  & (!\CPU_inst|PC0|prev_p_miss~q  & !\CPU_inst|PC0|always2~0_combout )))

	.dataa(\CPU_inst|PC0|PC_reg[2]~18_combout ),
	.datab(\CPU_inst|PC0|p_miss~q ),
	.datac(\CPU_inst|PC0|prev_p_miss~q ),
	.datad(\CPU_inst|PC0|always2~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg[12]~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg[12]~19 .lut_mask = 16'h0008;
defparam \CPU_inst|PC0|PC_reg[12]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N14
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~46 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~46_combout  = (\CPU_inst|PC0|stack_pop~2_combout  & ((\CPU_inst|PC0|PC_reg[12]~19_combout  & ((\CPU_inst|PC0|A_miss_next [4]))) # (!\CPU_inst|PC0|PC_reg[12]~19_combout  & (\CPU_inst|PC0|PC_reg~45_combout ))))

	.dataa(\CPU_inst|PC0|stack_pop~2_combout ),
	.datab(\CPU_inst|PC0|PC_reg~45_combout ),
	.datac(\CPU_inst|PC0|A_miss_next [4]),
	.datad(\CPU_inst|PC0|PC_reg[12]~19_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~46_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~46 .lut_mask = 16'hA088;
defparam \CPU_inst|PC0|PC_reg~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N30
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~47 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~47_combout  = (\CPU_inst|PC0|PC_reg~46_combout ) # ((\CPU_inst|PC0|always2~1_combout  & \CPU_inst|PC0|adder_out[4]~13_combout ))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|always2~1_combout ),
	.datac(\CPU_inst|PC0|adder_out[4]~13_combout ),
	.datad(\CPU_inst|PC0|PC_reg~46_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~47_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~47 .lut_mask = 16'hFFC0;
defparam \CPU_inst|PC0|PC_reg~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N31
dffeas \CPU_inst|PC0|PC_reg[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|PC_reg~47_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|always2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|PC_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg[4] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|PC_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N10
cycloneive_lcell_comb \CPU_inst|PC0|Add1~10 (
// Equation(s):
// \CPU_inst|PC0|Add1~10_combout  = (\CPU_inst|PC0|PC_reg [5] & (!\CPU_inst|PC0|Add1~9 )) # (!\CPU_inst|PC0|PC_reg [5] & ((\CPU_inst|PC0|Add1~9 ) # (GND)))
// \CPU_inst|PC0|Add1~11  = CARRY((!\CPU_inst|PC0|Add1~9 ) # (!\CPU_inst|PC0|PC_reg [5]))

	.dataa(\CPU_inst|PC0|PC_reg [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|PC0|Add1~9 ),
	.combout(\CPU_inst|PC0|Add1~10_combout ),
	.cout(\CPU_inst|PC0|Add1~11 ));
// synopsys translate_off
defparam \CPU_inst|PC0|Add1~10 .lut_mask = 16'h5A5F;
defparam \CPU_inst|PC0|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N12
cycloneive_lcell_comb \CPU_inst|PC0|Add1~12 (
// Equation(s):
// \CPU_inst|PC0|Add1~12_combout  = (\CPU_inst|PC0|PC_reg [6] & (\CPU_inst|PC0|Add1~11  $ (GND))) # (!\CPU_inst|PC0|PC_reg [6] & (!\CPU_inst|PC0|Add1~11  & VCC))
// \CPU_inst|PC0|Add1~13  = CARRY((\CPU_inst|PC0|PC_reg [6] & !\CPU_inst|PC0|Add1~11 ))

	.dataa(\CPU_inst|PC0|PC_reg [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|PC0|Add1~11 ),
	.combout(\CPU_inst|PC0|Add1~12_combout ),
	.cout(\CPU_inst|PC0|Add1~13 ));
// synopsys translate_off
defparam \CPU_inst|PC0|Add1~12 .lut_mask = 16'hA50A;
defparam \CPU_inst|PC0|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N14
cycloneive_lcell_comb \CPU_inst|PC0|Add1~14 (
// Equation(s):
// \CPU_inst|PC0|Add1~14_combout  = (\CPU_inst|PC0|PC_reg [7] & (!\CPU_inst|PC0|Add1~13 )) # (!\CPU_inst|PC0|PC_reg [7] & ((\CPU_inst|PC0|Add1~13 ) # (GND)))
// \CPU_inst|PC0|Add1~15  = CARRY((!\CPU_inst|PC0|Add1~13 ) # (!\CPU_inst|PC0|PC_reg [7]))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|PC_reg [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|PC0|Add1~13 ),
	.combout(\CPU_inst|PC0|Add1~14_combout ),
	.cout(\CPU_inst|PC0|Add1~15 ));
// synopsys translate_off
defparam \CPU_inst|PC0|Add1~14 .lut_mask = 16'h3C3F;
defparam \CPU_inst|PC0|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N16
cycloneive_lcell_comb \CPU_inst|PC0|Add1~16 (
// Equation(s):
// \CPU_inst|PC0|Add1~16_combout  = (\CPU_inst|PC0|PC_reg [8] & (\CPU_inst|PC0|Add1~15  $ (GND))) # (!\CPU_inst|PC0|PC_reg [8] & (!\CPU_inst|PC0|Add1~15  & VCC))
// \CPU_inst|PC0|Add1~17  = CARRY((\CPU_inst|PC0|PC_reg [8] & !\CPU_inst|PC0|Add1~15 ))

	.dataa(\CPU_inst|PC0|PC_reg [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|PC0|Add1~15 ),
	.combout(\CPU_inst|PC0|Add1~16_combout ),
	.cout(\CPU_inst|PC0|Add1~17 ));
// synopsys translate_off
defparam \CPU_inst|PC0|Add1~16 .lut_mask = 16'hA50A;
defparam \CPU_inst|PC0|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N18
cycloneive_lcell_comb \CPU_inst|PC0|Add1~18 (
// Equation(s):
// \CPU_inst|PC0|Add1~18_combout  = (\CPU_inst|PC0|PC_reg [9] & (!\CPU_inst|PC0|Add1~17 )) # (!\CPU_inst|PC0|PC_reg [9] & ((\CPU_inst|PC0|Add1~17 ) # (GND)))
// \CPU_inst|PC0|Add1~19  = CARRY((!\CPU_inst|PC0|Add1~17 ) # (!\CPU_inst|PC0|PC_reg [9]))

	.dataa(\CPU_inst|PC0|PC_reg [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|PC0|Add1~17 ),
	.combout(\CPU_inst|PC0|Add1~18_combout ),
	.cout(\CPU_inst|PC0|Add1~19 ));
// synopsys translate_off
defparam \CPU_inst|PC0|Add1~18 .lut_mask = 16'h5A5F;
defparam \CPU_inst|PC0|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N20
cycloneive_lcell_comb \CPU_inst|PC0|Add1~20 (
// Equation(s):
// \CPU_inst|PC0|Add1~20_combout  = (\CPU_inst|PC0|PC_reg [10] & (\CPU_inst|PC0|Add1~19  $ (GND))) # (!\CPU_inst|PC0|PC_reg [10] & (!\CPU_inst|PC0|Add1~19  & VCC))
// \CPU_inst|PC0|Add1~21  = CARRY((\CPU_inst|PC0|PC_reg [10] & !\CPU_inst|PC0|Add1~19 ))

	.dataa(\CPU_inst|PC0|PC_reg [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|PC0|Add1~19 ),
	.combout(\CPU_inst|PC0|Add1~20_combout ),
	.cout(\CPU_inst|PC0|Add1~21 ));
// synopsys translate_off
defparam \CPU_inst|PC0|Add1~20 .lut_mask = 16'hA50A;
defparam \CPU_inst|PC0|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N18
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~33 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~33_combout  = (\CPU_inst|PC0|PC_reg[12]~21_combout  & ((\CPU_inst|PC0|PC_reg~32_combout  & (\CPU_inst|PC0|cstack0|output_buf [11])) # (!\CPU_inst|PC0|PC_reg~32_combout  & ((\CPU_inst|PC0|Add1~22_combout ))))) # 
// (!\CPU_inst|PC0|PC_reg[12]~21_combout  & (((\CPU_inst|PC0|PC_reg~32_combout ))))

	.dataa(\CPU_inst|PC0|PC_reg[12]~21_combout ),
	.datab(\CPU_inst|PC0|cstack0|output_buf [11]),
	.datac(\CPU_inst|PC0|PC_reg~32_combout ),
	.datad(\CPU_inst|PC0|Add1~22_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~33_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~33 .lut_mask = 16'hDAD0;
defparam \CPU_inst|PC0|PC_reg~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N10
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~34 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~34_combout  = (\CPU_inst|PC0|PC_reg[12]~20_combout  & (((\CPU_inst|PC0|always2~1_combout )))) # (!\CPU_inst|PC0|PC_reg[12]~20_combout  & ((\CPU_inst|PC0|always2~1_combout  & ((\CPU_inst|PC0|A_pipe2 [11]))) # 
// (!\CPU_inst|PC0|always2~1_combout  & (\CPU_inst|PC0|PC_reg~33_combout ))))

	.dataa(\CPU_inst|PC0|PC_reg~33_combout ),
	.datab(\CPU_inst|PC0|PC_reg[12]~20_combout ),
	.datac(\CPU_inst|PC0|always2~1_combout ),
	.datad(\CPU_inst|PC0|A_pipe2 [11]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~34_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~34 .lut_mask = 16'hF2C2;
defparam \CPU_inst|PC0|PC_reg~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N8
cycloneive_lcell_comb \CPU_inst|PC0|A_miss_next[11]~feeder (
// Equation(s):
// \CPU_inst|PC0|A_miss_next[11]~feeder_combout  = \CPU_inst|PC0|PC_reg [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|PC_reg [11]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_miss_next[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss_next[11]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|A_miss_next[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N9
dffeas \CPU_inst|PC0|A_miss_next[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_miss_next[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU_inst|PC0|p_miss~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_miss_next [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss_next[11] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_miss_next[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N0
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~35 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~35_combout  = (\CPU_inst|PC0|PC_reg~34_combout  & (((\CPU_inst|reg_file0|a_data[3]~11_combout )) # (!\CPU_inst|PC0|PC_reg[12]~20_combout ))) # (!\CPU_inst|PC0|PC_reg~34_combout  & (\CPU_inst|PC0|PC_reg[12]~20_combout  & 
// (\CPU_inst|PC0|A_miss_next [11])))

	.dataa(\CPU_inst|PC0|PC_reg~34_combout ),
	.datab(\CPU_inst|PC0|PC_reg[12]~20_combout ),
	.datac(\CPU_inst|PC0|A_miss_next [11]),
	.datad(\CPU_inst|reg_file0|a_data[3]~11_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~35_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~35 .lut_mask = 16'hEA62;
defparam \CPU_inst|PC0|PC_reg~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N1
dffeas \CPU_inst|PC0|PC_reg[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|PC_reg~35_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\CPU_inst|interrupt~q ),
	.sload(gnd),
	.ena(\CPU_inst|PC0|always2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|PC_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg[11] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|PC_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N8
cycloneive_lcell_comb \CPU_inst|PC0|A_miss[11]~feeder (
// Equation(s):
// \CPU_inst|PC0|A_miss[11]~feeder_combout  = \CPU_inst|PC0|A_miss_next [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|A_miss_next [11]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_miss[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss[11]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|A_miss[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N9
dffeas \CPU_inst|PC0|A_miss[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_miss[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU_inst|PC0|p_miss~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_miss [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss[11] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_miss[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N16
cycloneive_lcell_comb \CPU_inst|PC0|A[11]~2 (
// Equation(s):
// \CPU_inst|PC0|A[11]~2_combout  = (\CPU_inst|PC0|p_miss~q  & ((\CPU_inst|PC0|A_miss [11]))) # (!\CPU_inst|PC0|p_miss~q  & (\CPU_inst|PC0|PC_reg [11]))

	.dataa(\CPU_inst|PC0|p_miss~q ),
	.datab(\CPU_inst|PC0|PC_reg [11]),
	.datac(\CPU_inst|PC0|A_miss [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A[11]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A[11]~2 .lut_mask = 16'hE4E4;
defparam \CPU_inst|PC0|A[11]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N19
dffeas \p_cache_inst|CPU_address_hold[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\p_cache_inst|CPU_address_hold[11]~34_combout ),
	.asdata(\CPU_inst|PC0|A[11]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MSC_inst|p1_reset~combout ),
	.sload(!\p_cache_inst|reset_active~q ),
	.ena(\p_cache_inst|CPU_address_hold[2]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_cache_inst|CPU_address_hold [11]),
	.prn(vcc));
// synopsys translate_off
defparam \p_cache_inst|CPU_address_hold[11] .is_wysiwyg = "true";
defparam \p_cache_inst|CPU_address_hold[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N0
cycloneive_lcell_comb \p_cache_inst|Mux11~0 (
// Equation(s):
// \p_cache_inst|Mux11~0_combout  = (\p_cache_inst|word_address [1] & (((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [36]) # (\p_cache_inst|word_address [0])))) # (!\p_cache_inst|word_address [1] & 
// (\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [4] & ((!\p_cache_inst|word_address [0]))))

	.dataa(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [4]),
	.datab(\p_cache_inst|word_address [1]),
	.datac(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [36]),
	.datad(\p_cache_inst|word_address [0]),
	.cin(gnd),
	.combout(\p_cache_inst|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Mux11~0 .lut_mask = 16'hCCE2;
defparam \p_cache_inst|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N18
cycloneive_lcell_comb \p_cache_inst|Mux11~1 (
// Equation(s):
// \p_cache_inst|Mux11~1_combout  = (\p_cache_inst|Mux11~0_combout  & (((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [52]) # (!\p_cache_inst|word_address [0])))) # (!\p_cache_inst|Mux11~0_combout  & 
// (\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [20] & ((\p_cache_inst|word_address [0]))))

	.dataa(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [20]),
	.datab(\p_cache_inst|Mux11~0_combout ),
	.datac(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [52]),
	.datad(\p_cache_inst|word_address [0]),
	.cin(gnd),
	.combout(\p_cache_inst|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Mux11~1 .lut_mask = 16'hE2CC;
defparam \p_cache_inst|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N6
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_alternate~8 (
// Equation(s):
// \CPU_inst|decode_unit0|I_alternate~8_combout  = (!\CPU_inst|PC0|take_branch~3_combout  & (!\CPU_inst|RST~q  & (!\CPU_inst|PC0|prev_branch_taken~q  & \p_cache_inst|Mux11~1_combout )))

	.dataa(\CPU_inst|PC0|take_branch~3_combout ),
	.datab(\CPU_inst|RST~q ),
	.datac(\CPU_inst|PC0|prev_branch_taken~q ),
	.datad(\p_cache_inst|Mux11~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_alternate~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate~8 .lut_mask = 16'h0100;
defparam \CPU_inst|decode_unit0|I_alternate~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N7
dffeas \CPU_inst|decode_unit0|I_alternate[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_alternate~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|I_alternate[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_alternate [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate[4] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_alternate[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N2
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_reg~3 (
// Equation(s):
// \CPU_inst|decode_unit0|I_reg~3_combout  = (!\CPU_inst|decode_unit0|I_reg[11]~0_combout  & ((\CPU_inst|decode_unit0|prev_hazard~q  & (\CPU_inst|decode_unit0|I_alternate [4])) # (!\CPU_inst|decode_unit0|prev_hazard~q  & ((\p_cache_inst|Mux11~1_combout )))))

	.dataa(\CPU_inst|decode_unit0|I_alternate [4]),
	.datab(\p_cache_inst|Mux11~1_combout ),
	.datac(\CPU_inst|decode_unit0|I_reg[11]~0_combout ),
	.datad(\CPU_inst|decode_unit0|prev_hazard~q ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg~3 .lut_mask = 16'h0A0C;
defparam \CPU_inst|decode_unit0|I_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N3
dffeas \CPU_inst|decode_unit0|I_reg[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|rotate_source_reg~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg[4] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N4
cycloneive_lcell_comb \CPU_inst|decode_unit0|rotate_R_reg~0 (
// Equation(s):
// \CPU_inst|decode_unit0|rotate_R_reg~0_combout  = (!\CPU_inst|decode_unit0|I_reg [4] & \CPU_inst|decode_unit0|I_reg [5])

	.dataa(gnd),
	.datab(\CPU_inst|decode_unit0|I_reg [4]),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|I_reg [5]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|rotate_R_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|rotate_R_reg~0 .lut_mask = 16'h3300;
defparam \CPU_inst|decode_unit0|rotate_R_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N5
dffeas \CPU_inst|decode_unit0|rotate_R_reg[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|rotate_R_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|PC_I_field_reg[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|rotate_R_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|rotate_R_reg[0] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|rotate_R_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N2
cycloneive_lcell_comb \CPU_inst|rotate_R1~0 (
// Equation(s):
// \CPU_inst|rotate_R1~0_combout  = (\CPU_inst|decode_unit0|rotate_R_reg [0] & (\CPU_inst|hazard_unit0|hazard~12_combout  & (!\CPU_inst|PC0|take_branch~3_combout  & \CPU_inst|PC0|stack_pop~2_combout )))

	.dataa(\CPU_inst|decode_unit0|rotate_R_reg [0]),
	.datab(\CPU_inst|hazard_unit0|hazard~12_combout ),
	.datac(\CPU_inst|PC0|take_branch~3_combout ),
	.datad(\CPU_inst|PC0|stack_pop~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|rotate_R1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|rotate_R1~0 .lut_mask = 16'h0800;
defparam \CPU_inst|rotate_R1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N3
dffeas \CPU_inst|rotate_R1[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|rotate_R1~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|rotate_R1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|rotate_R1[0] .is_wysiwyg = "true";
defparam \CPU_inst|rotate_R1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N30
cycloneive_lcell_comb \CPU_inst|rotate_R2~6 (
// Equation(s):
// \CPU_inst|rotate_R2~6_combout  = (!\CPU_inst|CALL2~q  & (!\CPU_inst|interrupt~q  & (\CPU_inst|PC0|stack_pop~3_combout  & \CPU_inst|rotate_R1 [0])))

	.dataa(\CPU_inst|CALL2~q ),
	.datab(\CPU_inst|interrupt~q ),
	.datac(\CPU_inst|PC0|stack_pop~3_combout ),
	.datad(\CPU_inst|rotate_R1 [0]),
	.cin(gnd),
	.combout(\CPU_inst|rotate_R2~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|rotate_R2~6 .lut_mask = 16'h1000;
defparam \CPU_inst|rotate_R2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N31
dffeas \CPU_inst|rotate_R2[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|rotate_R2~6_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|rotate_R2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|rotate_R2[0] .is_wysiwyg = "true";
defparam \CPU_inst|rotate_R2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N22
cycloneive_lcell_comb \CPU_inst|right_rotate0|Mux0~5 (
// Equation(s):
// \CPU_inst|right_rotate0|Mux0~5_combout  = (!\CPU_inst|rotate_mux2~q  & ((\CPU_inst|rotate_R2 [0] & (\CPU_inst|reg_file0|a_data[2]~17_combout )) # (!\CPU_inst|rotate_R2 [0] & ((\CPU_inst|reg_file0|a_data[1]~23_combout )))))

	.dataa(\CPU_inst|reg_file0|a_data[2]~17_combout ),
	.datab(\CPU_inst|reg_file0|a_data[1]~23_combout ),
	.datac(\CPU_inst|rotate_mux2~q ),
	.datad(\CPU_inst|rotate_R2 [0]),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|Mux0~5 .lut_mask = 16'h0A0C;
defparam \CPU_inst|right_rotate0|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N0
cycloneive_lcell_comb \CPU_inst|right_rotate0|rotate_reg[3]~3 (
// Equation(s):
// \CPU_inst|right_rotate0|rotate_reg[3]~3_combout  = (\CPU_inst|rotate_R2 [1] & (\CPU_inst|right_rotate0|Mux0~5_combout )) # (!\CPU_inst|rotate_R2 [1] & ((\CPU_inst|right_rotate0|Mux0~4_combout )))

	.dataa(\CPU_inst|right_rotate0|Mux0~5_combout ),
	.datab(\CPU_inst|right_rotate0|Mux0~4_combout ),
	.datac(gnd),
	.datad(\CPU_inst|rotate_R2 [1]),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|rotate_reg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|rotate_reg[3]~3 .lut_mask = 16'hAACC;
defparam \CPU_inst|right_rotate0|rotate_reg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N12
cycloneive_lcell_comb \CPU_inst|right_rotate0|Mux0~13 (
// Equation(s):
// \CPU_inst|right_rotate0|Mux0~13_combout  = (\CPU_inst|rotate_R2 [2] & ((\CPU_inst|right_rotate0|Mux0~8_combout ))) # (!\CPU_inst|rotate_R2 [2] & (\CPU_inst|right_rotate0|rotate_reg[3]~3_combout ))

	.dataa(gnd),
	.datab(\CPU_inst|right_rotate0|rotate_reg[3]~3_combout ),
	.datac(\CPU_inst|right_rotate0|Mux0~8_combout ),
	.datad(\CPU_inst|rotate_R2 [2]),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|Mux0~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|Mux0~13 .lut_mask = 16'hF0CC;
defparam \CPU_inst|right_rotate0|Mux0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N13
dffeas \CPU_inst|right_rotate0|rotate_reg[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|right_rotate0|Mux0~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|right_rotate0|rotate_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|right_rotate0|rotate_reg[7] .is_wysiwyg = "true";
defparam \CPU_inst|right_rotate0|rotate_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y17_N31
dffeas \CPU_inst|right_rotate1|rotate_reg[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|right_rotate1|rotate_reg[7]~7_combout ),
	.asdata(\CPU_inst|right_rotate1|rotate_reg[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|rotate_S01 [2]),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|right_rotate1|rotate_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|right_rotate1|rotate_reg[7] .is_wysiwyg = "true";
defparam \CPU_inst|right_rotate1|rotate_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N16
cycloneive_lcell_comb \CPU_inst|mask0|mask_reg~6 (
// Equation(s):
// \CPU_inst|mask0|mask_reg~6_combout  = (!\CPU_inst|mask_L2 [1] & (!\CPU_inst|mask_L2 [0] & (!\CPU_inst|mask_L2 [2] & \CPU_inst|right_rotate1|rotate_reg [7])))

	.dataa(\CPU_inst|mask_L2 [1]),
	.datab(\CPU_inst|mask_L2 [0]),
	.datac(\CPU_inst|mask_L2 [2]),
	.datad(\CPU_inst|right_rotate1|rotate_reg [7]),
	.cin(gnd),
	.combout(\CPU_inst|mask0|mask_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|mask0|mask_reg~6 .lut_mask = 16'h0100;
defparam \CPU_inst|mask0|mask_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N17
dffeas \CPU_inst|mask0|mask_reg[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|mask0|mask_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|mask0|mask_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|mask0|mask_reg[7] .is_wysiwyg = "true";
defparam \CPU_inst|mask0|mask_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N2
cycloneive_lcell_comb \CPU_inst|alu_a_mux_out[7]~7 (
// Equation(s):
// \CPU_inst|alu_a_mux_out[7]~7_combout  = (\CPU_inst|alu_a_source3~q  & ((\CPU_inst|mask0|mask_reg [7]))) # (!\CPU_inst|alu_a_source3~q  & (\CPU_inst|right_rotate0|rotate_reg [7]))

	.dataa(\CPU_inst|right_rotate0|rotate_reg [7]),
	.datab(\CPU_inst|mask0|mask_reg [7]),
	.datac(gnd),
	.datad(\CPU_inst|alu_a_source3~q ),
	.cin(gnd),
	.combout(\CPU_inst|alu_a_mux_out[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_a_mux_out[7]~7 .lut_mask = 16'hCCAA;
defparam \CPU_inst|alu_a_mux_out[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N2
cycloneive_lcell_comb \CPU_inst|decode_unit0|alu_I_field_reg~2 (
// Equation(s):
// \CPU_inst|decode_unit0|alu_I_field_reg~2_combout  = (!\CPU_inst|decode_unit0|I_reg [12] & \CPU_inst|decode_unit0|I_reg [7])

	.dataa(\CPU_inst|decode_unit0|I_reg [12]),
	.datab(gnd),
	.datac(\CPU_inst|decode_unit0|I_reg [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|alu_I_field_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|alu_I_field_reg~2 .lut_mask = 16'h5050;
defparam \CPU_inst|decode_unit0|alu_I_field_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N3
dffeas \CPU_inst|decode_unit0|alu_I_field_reg[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|alu_I_field_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|PC_I_field_reg[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|alu_I_field_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|alu_I_field_reg[7] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|alu_I_field_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N0
cycloneive_lcell_comb \CPU_inst|alu_I_field1~7 (
// Equation(s):
// \CPU_inst|alu_I_field1~7_combout  = (!\CPU_inst|PC0|take_branch~3_combout  & (\CPU_inst|hazard_unit0|hazard~12_combout  & (\CPU_inst|decode_unit0|alu_I_field_reg [7] & \CPU_inst|PC0|stack_pop~2_combout )))

	.dataa(\CPU_inst|PC0|take_branch~3_combout ),
	.datab(\CPU_inst|hazard_unit0|hazard~12_combout ),
	.datac(\CPU_inst|decode_unit0|alu_I_field_reg [7]),
	.datad(\CPU_inst|PC0|stack_pop~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|alu_I_field1~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_I_field1~7 .lut_mask = 16'h4000;
defparam \CPU_inst|alu_I_field1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N1
dffeas \CPU_inst|alu_I_field1[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|alu_I_field1~7_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_I_field1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_I_field1[7] .is_wysiwyg = "true";
defparam \CPU_inst|alu_I_field1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N8
cycloneive_lcell_comb \CPU_inst|alu_I_field2~23 (
// Equation(s):
// \CPU_inst|alu_I_field2~23_combout  = (\CPU_inst|PC0|stack_pop~3_combout  & (!\CPU_inst|CALL2~q  & (!\CPU_inst|interrupt~q  & \CPU_inst|alu_I_field1 [7])))

	.dataa(\CPU_inst|PC0|stack_pop~3_combout ),
	.datab(\CPU_inst|CALL2~q ),
	.datac(\CPU_inst|interrupt~q ),
	.datad(\CPU_inst|alu_I_field1 [7]),
	.cin(gnd),
	.combout(\CPU_inst|alu_I_field2~23_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_I_field2~23 .lut_mask = 16'h0200;
defparam \CPU_inst|alu_I_field2~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N9
dffeas \CPU_inst|alu_I_field2[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|alu_I_field2~23_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_I_field2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_I_field2[7] .is_wysiwyg = "true";
defparam \CPU_inst|alu_I_field2[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y18_N15
dffeas \CPU_inst|alu_I_field3[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|alu_I_field2 [7]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_I_field3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_I_field3[7] .is_wysiwyg = "true";
defparam \CPU_inst|alu_I_field3[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N14
cycloneive_lcell_comb \CPU_inst|ALU0|Mux0~13 (
// Equation(s):
// \CPU_inst|ALU0|Mux0~13_combout  = (\CPU_inst|alu_b_source3~q  & ((\CPU_inst|alu_I_field3 [7]))) # (!\CPU_inst|alu_b_source3~q  & (\CPU_inst|alu_b_mux_out[7]~17_combout ))

	.dataa(gnd),
	.datab(\CPU_inst|alu_b_mux_out[7]~17_combout ),
	.datac(\CPU_inst|alu_I_field3 [7]),
	.datad(\CPU_inst|alu_b_source3~q ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Mux0~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Mux0~13 .lut_mask = 16'hF0CC;
defparam \CPU_inst|ALU0|Mux0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N30
cycloneive_lcell_comb \CPU_inst|ALU0|Mux0~14 (
// Equation(s):
// \CPU_inst|ALU0|Mux0~14_combout  = (\CPU_inst|ALU0|alu_reg[7]~1_combout  & (\CPU_inst|ALU0|Mux0~13_combout  & ((\CPU_inst|alu_a_mux_out[7]~7_combout ) # (!\CPU_inst|ALU0|alu_reg[7]~2_combout )))) # (!\CPU_inst|ALU0|alu_reg[7]~1_combout  & 
// ((\CPU_inst|ALU0|alu_reg[7]~2_combout ) # ((\CPU_inst|alu_a_mux_out[7]~7_combout ))))

	.dataa(\CPU_inst|ALU0|alu_reg[7]~1_combout ),
	.datab(\CPU_inst|ALU0|alu_reg[7]~2_combout ),
	.datac(\CPU_inst|alu_a_mux_out[7]~7_combout ),
	.datad(\CPU_inst|ALU0|Mux0~13_combout ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Mux0~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Mux0~14 .lut_mask = 16'hF654;
defparam \CPU_inst|ALU0|Mux0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N4
cycloneive_lcell_comb \CPU_inst|ALU0|Mux0~10 (
// Equation(s):
// \CPU_inst|ALU0|Mux0~10_combout  = (\CPU_inst|ALU0|alu_reg[7]~0_combout  & (\CPU_inst|alu_b_mux_out[7]~18_combout  $ ((\CPU_inst|alu_a_mux_out[7]~7_combout )))) # (!\CPU_inst|ALU0|alu_reg[7]~0_combout  & (((\CPU_inst|ALU0|Mux0~14_combout ))))

	.dataa(\CPU_inst|alu_b_mux_out[7]~18_combout ),
	.datab(\CPU_inst|alu_a_mux_out[7]~7_combout ),
	.datac(\CPU_inst|ALU0|Mux0~14_combout ),
	.datad(\CPU_inst|ALU0|alu_reg[7]~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Mux0~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Mux0~10 .lut_mask = 16'h66F0;
defparam \CPU_inst|ALU0|Mux0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N4
cycloneive_lcell_comb \CPU_inst|ALU0|Mux0~12 (
// Equation(s):
// \CPU_inst|ALU0|Mux0~12_combout  = (\CPU_inst|alu_op3 [1]) # (!\CPU_inst|alu_op3 [0])

	.dataa(\CPU_inst|alu_op3 [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|alu_op3 [0]),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Mux0~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Mux0~12 .lut_mask = 16'hAAFF;
defparam \CPU_inst|ALU0|Mux0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N22
cycloneive_lcell_comb \CPU_inst|ALU0|add_result[7]~14 (
// Equation(s):
// \CPU_inst|ALU0|add_result[7]~14_combout  = (\CPU_inst|alu_b_mux_out[7]~18_combout  & ((\CPU_inst|alu_a_mux_out[7]~7_combout  & (\CPU_inst|ALU0|add_result[6]~13  & VCC)) # (!\CPU_inst|alu_a_mux_out[7]~7_combout  & (!\CPU_inst|ALU0|add_result[6]~13 )))) # 
// (!\CPU_inst|alu_b_mux_out[7]~18_combout  & ((\CPU_inst|alu_a_mux_out[7]~7_combout  & (!\CPU_inst|ALU0|add_result[6]~13 )) # (!\CPU_inst|alu_a_mux_out[7]~7_combout  & ((\CPU_inst|ALU0|add_result[6]~13 ) # (GND)))))
// \CPU_inst|ALU0|add_result[7]~15  = CARRY((\CPU_inst|alu_b_mux_out[7]~18_combout  & (!\CPU_inst|alu_a_mux_out[7]~7_combout  & !\CPU_inst|ALU0|add_result[6]~13 )) # (!\CPU_inst|alu_b_mux_out[7]~18_combout  & ((!\CPU_inst|ALU0|add_result[6]~13 ) # 
// (!\CPU_inst|alu_a_mux_out[7]~7_combout ))))

	.dataa(\CPU_inst|alu_b_mux_out[7]~18_combout ),
	.datab(\CPU_inst|alu_a_mux_out[7]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|ALU0|add_result[6]~13 ),
	.combout(\CPU_inst|ALU0|add_result[7]~14_combout ),
	.cout(\CPU_inst|ALU0|add_result[7]~15 ));
// synopsys translate_off
defparam \CPU_inst|ALU0|add_result[7]~14 .lut_mask = 16'h9617;
defparam \CPU_inst|ALU0|add_result[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N2
cycloneive_lcell_comb \CPU_inst|ALU0|Mux0~11 (
// Equation(s):
// \CPU_inst|ALU0|Mux0~11_combout  = (\CPU_inst|ALU0|Mux0~10_combout  & ((\CPU_inst|ALU0|alu_reg[7]~0_combout ) # ((\CPU_inst|ALU0|Mux0~12_combout ) # (\CPU_inst|ALU0|add_result[7]~14_combout ))))

	.dataa(\CPU_inst|ALU0|Mux0~10_combout ),
	.datab(\CPU_inst|ALU0|alu_reg[7]~0_combout ),
	.datac(\CPU_inst|ALU0|Mux0~12_combout ),
	.datad(\CPU_inst|ALU0|add_result[7]~14_combout ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Mux0~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Mux0~11 .lut_mask = 16'hAAA8;
defparam \CPU_inst|ALU0|Mux0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N3
dffeas \CPU_inst|ALU0|alu_reg[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|ALU0|Mux0~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|ALU0|alu_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|ALU0|alu_reg[7] .is_wysiwyg = "true";
defparam \CPU_inst|ALU0|alu_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y18_N25
dffeas \CPU_inst|reg_file0|aux[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|aux [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|aux[7] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|aux[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N24
cycloneive_lcell_comb \CPU_inst|alu_b_mux_out[7]~17 (
// Equation(s):
// \CPU_inst|alu_b_mux_out[7]~17_combout  = (\CPU_inst|reg_file0|aux_forward~0_combout  & ((\CPU_inst|regf_wren4~q  & (\CPU_inst|ALU0|alu_reg [7])) # (!\CPU_inst|regf_wren4~q  & ((\CPU_inst|reg_file0|aux [7]))))) # (!\CPU_inst|reg_file0|aux_forward~0_combout 
//  & (((\CPU_inst|reg_file0|aux [7]))))

	.dataa(\CPU_inst|ALU0|alu_reg [7]),
	.datab(\CPU_inst|reg_file0|aux_forward~0_combout ),
	.datac(\CPU_inst|reg_file0|aux [7]),
	.datad(\CPU_inst|regf_wren4~q ),
	.cin(gnd),
	.combout(\CPU_inst|alu_b_mux_out[7]~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_b_mux_out[7]~17 .lut_mask = 16'hB8F0;
defparam \CPU_inst|alu_b_mux_out[7]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N10
cycloneive_lcell_comb \CPU_inst|alu_b_mux_out[7]~18 (
// Equation(s):
// \CPU_inst|alu_b_mux_out[7]~18_combout  = (\CPU_inst|alu_b_source3~q  & ((\CPU_inst|alu_I_field3 [7]))) # (!\CPU_inst|alu_b_source3~q  & (\CPU_inst|alu_b_mux_out[7]~17_combout ))

	.dataa(gnd),
	.datab(\CPU_inst|alu_b_mux_out[7]~17_combout ),
	.datac(\CPU_inst|alu_I_field3 [7]),
	.datad(\CPU_inst|alu_b_source3~q ),
	.cin(gnd),
	.combout(\CPU_inst|alu_b_mux_out[7]~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_b_mux_out[7]~18 .lut_mask = 16'hF0CC;
defparam \CPU_inst|alu_b_mux_out[7]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N24
cycloneive_lcell_comb \CPU_inst|ALU0|Add0~0 (
// Equation(s):
// \CPU_inst|ALU0|Add0~0_combout  = !\CPU_inst|ALU0|add_result[7]~15 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\CPU_inst|ALU0|add_result[7]~15 ),
	.combout(\CPU_inst|ALU0|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Add0~0 .lut_mask = 16'h0F0F;
defparam \CPU_inst|ALU0|Add0~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N30
cycloneive_lcell_comb \CPU_inst|ALU0|OVF_reg~1 (
// Equation(s):
// \CPU_inst|ALU0|OVF_reg~1_combout  = (\CPU_inst|ALU0|OVF_reg~0_combout  & ((\CPU_inst|hazard_unit0|data_hazard~combout  & ((\CPU_inst|ALU0|Add0~0_combout ))) # (!\CPU_inst|hazard_unit0|data_hazard~combout  & (\CPU_inst|ALU0|OVF_reg~q )))) # 
// (!\CPU_inst|ALU0|OVF_reg~0_combout  & (((\CPU_inst|ALU0|OVF_reg~q ))))

	.dataa(\CPU_inst|ALU0|OVF_reg~0_combout ),
	.datab(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.datac(\CPU_inst|ALU0|OVF_reg~q ),
	.datad(\CPU_inst|ALU0|Add0~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|OVF_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|OVF_reg~1 .lut_mask = 16'hF870;
defparam \CPU_inst|ALU0|OVF_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N31
dffeas \CPU_inst|ALU0|OVF_reg (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|ALU0|OVF_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|ALU0|OVF_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|ALU0|OVF_reg .is_wysiwyg = "true";
defparam \CPU_inst|ALU0|OVF_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N14
cycloneive_lcell_comb \CPU_inst|right_rotate0|Mux0~0 (
// Equation(s):
// \CPU_inst|right_rotate0|Mux0~0_combout  = (!\CPU_inst|rotate_mux2~q  & ((\CPU_inst|rotate_R2 [0] & ((\CPU_inst|reg_file0|a_data[1]~23_combout ))) # (!\CPU_inst|rotate_R2 [0] & (\CPU_inst|reg_file0|a_data[0]~14_combout ))))

	.dataa(\CPU_inst|reg_file0|a_data[0]~14_combout ),
	.datab(\CPU_inst|reg_file0|a_data[1]~23_combout ),
	.datac(\CPU_inst|rotate_mux2~q ),
	.datad(\CPU_inst|rotate_R2 [0]),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|Mux0~0 .lut_mask = 16'h0C0A;
defparam \CPU_inst|right_rotate0|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N24
cycloneive_lcell_comb \CPU_inst|right_rotate0|Mux0~1 (
// Equation(s):
// \CPU_inst|right_rotate0|Mux0~1_combout  = (\CPU_inst|right_rotate0|Mux0~0_combout ) # ((\CPU_inst|rotate_mux2~q  & (\CPU_inst|ALU0|OVF_reg~q  & !\CPU_inst|rotate_R2 [0])))

	.dataa(\CPU_inst|rotate_mux2~q ),
	.datab(\CPU_inst|ALU0|OVF_reg~q ),
	.datac(\CPU_inst|right_rotate0|Mux0~0_combout ),
	.datad(\CPU_inst|rotate_R2 [0]),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|Mux0~1 .lut_mask = 16'hF0F8;
defparam \CPU_inst|right_rotate0|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N16
cycloneive_lcell_comb \CPU_inst|right_rotate0|Mux0~9 (
// Equation(s):
// \CPU_inst|right_rotate0|Mux0~9_combout  = (!\CPU_inst|rotate_mux2~q  & ((\CPU_inst|rotate_R2 [0] & ((\CPU_inst|reg_file0|a_data[7]~20_combout ))) # (!\CPU_inst|rotate_R2 [0] & (\CPU_inst|reg_file0|a_data[6]~2_combout ))))

	.dataa(\CPU_inst|reg_file0|a_data[6]~2_combout ),
	.datab(\CPU_inst|rotate_mux2~q ),
	.datac(\CPU_inst|reg_file0|a_data[7]~20_combout ),
	.datad(\CPU_inst|rotate_R2 [0]),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|Mux0~9 .lut_mask = 16'h3022;
defparam \CPU_inst|right_rotate0|Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N26
cycloneive_lcell_comb \CPU_inst|right_rotate0|rotate_reg[2]~2 (
// Equation(s):
// \CPU_inst|right_rotate0|rotate_reg[2]~2_combout  = (\CPU_inst|rotate_R2 [1] & (\CPU_inst|right_rotate0|Mux0~1_combout )) # (!\CPU_inst|rotate_R2 [1] & ((\CPU_inst|right_rotate0|Mux0~9_combout )))

	.dataa(\CPU_inst|right_rotate0|Mux0~1_combout ),
	.datab(\CPU_inst|right_rotate0|Mux0~9_combout ),
	.datac(gnd),
	.datad(\CPU_inst|rotate_R2 [1]),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|rotate_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|rotate_reg[2]~2 .lut_mask = 16'hAACC;
defparam \CPU_inst|right_rotate0|rotate_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N27
dffeas \CPU_inst|right_rotate0|rotate_reg[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|right_rotate0|rotate_reg[2]~2_combout ),
	.asdata(\CPU_inst|right_rotate0|Mux1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CPU_inst|rotate_R2 [2]),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|right_rotate0|rotate_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|right_rotate0|rotate_reg[2] .is_wysiwyg = "true";
defparam \CPU_inst|right_rotate0|rotate_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y17_N13
dffeas \CPU_inst|right_rotate1|rotate_reg[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|right_rotate1|rotate_reg[2]~2_combout ),
	.asdata(\CPU_inst|right_rotate1|rotate_reg[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|rotate_S01 [2]),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|right_rotate1|rotate_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|right_rotate1|rotate_reg[2] .is_wysiwyg = "true";
defparam \CPU_inst|right_rotate1|rotate_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N12
cycloneive_lcell_comb \CPU_inst|mask0|mask_reg~2 (
// Equation(s):
// \CPU_inst|mask0|mask_reg~2_combout  = (\CPU_inst|right_rotate1|rotate_reg [2] & ((\CPU_inst|mask_L2 [2]) # (\CPU_inst|mask_L2 [1] $ (!\CPU_inst|mask_L2 [0]))))

	.dataa(\CPU_inst|mask_L2 [1]),
	.datab(\CPU_inst|mask_L2 [0]),
	.datac(\CPU_inst|mask_L2 [2]),
	.datad(\CPU_inst|right_rotate1|rotate_reg [2]),
	.cin(gnd),
	.combout(\CPU_inst|mask0|mask_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|mask0|mask_reg~2 .lut_mask = 16'hF900;
defparam \CPU_inst|mask0|mask_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N13
dffeas \CPU_inst|mask0|mask_reg[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|mask0|mask_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|mask0|mask_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|mask0|mask_reg[2] .is_wysiwyg = "true";
defparam \CPU_inst|mask0|mask_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N2
cycloneive_lcell_comb \CPU_inst|alu_a_mux_out[2]~2 (
// Equation(s):
// \CPU_inst|alu_a_mux_out[2]~2_combout  = (\CPU_inst|alu_a_source3~q  & ((\CPU_inst|mask0|mask_reg [2]))) # (!\CPU_inst|alu_a_source3~q  & (\CPU_inst|right_rotate0|rotate_reg [2]))

	.dataa(gnd),
	.datab(\CPU_inst|right_rotate0|rotate_reg [2]),
	.datac(\CPU_inst|alu_a_source3~q ),
	.datad(\CPU_inst|mask0|mask_reg [2]),
	.cin(gnd),
	.combout(\CPU_inst|alu_a_mux_out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_a_mux_out[2]~2 .lut_mask = 16'hFC0C;
defparam \CPU_inst|alu_a_mux_out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N10
cycloneive_lcell_comb \CPU_inst|ALU0|Mux5~1 (
// Equation(s):
// \CPU_inst|ALU0|Mux5~1_combout  = (\CPU_inst|ALU0|alu_reg[7]~0_combout ) # ((\CPU_inst|ALU0|alu_reg[7]~1_combout  & ((\CPU_inst|alu_a_mux_out[2]~2_combout ) # (!\CPU_inst|ALU0|alu_reg[7]~2_combout ))))

	.dataa(\CPU_inst|ALU0|alu_reg[7]~2_combout ),
	.datab(\CPU_inst|ALU0|alu_reg[7]~0_combout ),
	.datac(\CPU_inst|ALU0|alu_reg[7]~1_combout ),
	.datad(\CPU_inst|alu_a_mux_out[2]~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Mux5~1 .lut_mask = 16'hFCDC;
defparam \CPU_inst|ALU0|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N4
cycloneive_lcell_comb \CPU_inst|ALU0|Mux5~2 (
// Equation(s):
// \CPU_inst|ALU0|Mux5~2_combout  = (\CPU_inst|ALU0|Mux5~1_combout  & ((\CPU_inst|alu_b_mux_out[2]~7_combout ))) # (!\CPU_inst|ALU0|Mux5~1_combout  & (\CPU_inst|ALU0|add_result[2]~4_combout ))

	.dataa(\CPU_inst|ALU0|add_result[2]~4_combout ),
	.datab(\CPU_inst|alu_b_mux_out[2]~7_combout ),
	.datac(gnd),
	.datad(\CPU_inst|ALU0|Mux5~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Mux5~2 .lut_mask = 16'hCCAA;
defparam \CPU_inst|ALU0|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N24
cycloneive_lcell_comb \CPU_inst|ALU0|Mux5~0 (
// Equation(s):
// \CPU_inst|ALU0|Mux5~0_combout  = (\CPU_inst|ALU0|alu_reg[7]~0_combout  & (((\CPU_inst|alu_a_mux_out[2]~2_combout )))) # (!\CPU_inst|ALU0|alu_reg[7]~0_combout  & (\CPU_inst|ALU0|alu_reg[7]~2_combout  & (!\CPU_inst|ALU0|alu_reg[7]~1_combout )))

	.dataa(\CPU_inst|ALU0|alu_reg[7]~2_combout ),
	.datab(\CPU_inst|ALU0|alu_reg[7]~0_combout ),
	.datac(\CPU_inst|ALU0|alu_reg[7]~1_combout ),
	.datad(\CPU_inst|alu_a_mux_out[2]~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Mux5~0 .lut_mask = 16'hCE02;
defparam \CPU_inst|ALU0|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N26
cycloneive_lcell_comb \CPU_inst|ALU0|Mux5~3 (
// Equation(s):
// \CPU_inst|ALU0|Mux5~3_combout  = (\CPU_inst|ALU0|Mux5~1_combout  & ((\CPU_inst|ALU0|Mux5~2_combout  & ((!\CPU_inst|ALU0|Mux5~0_combout ))) # (!\CPU_inst|ALU0|Mux5~2_combout  & (\CPU_inst|alu_a_mux_out[2]~2_combout  & \CPU_inst|ALU0|Mux5~0_combout )))) # 
// (!\CPU_inst|ALU0|Mux5~1_combout  & ((\CPU_inst|ALU0|Mux5~0_combout  & ((\CPU_inst|ALU0|Mux5~2_combout ))) # (!\CPU_inst|ALU0|Mux5~0_combout  & (\CPU_inst|alu_a_mux_out[2]~2_combout ))))

	.dataa(\CPU_inst|ALU0|Mux5~1_combout ),
	.datab(\CPU_inst|alu_a_mux_out[2]~2_combout ),
	.datac(\CPU_inst|ALU0|Mux5~2_combout ),
	.datad(\CPU_inst|ALU0|Mux5~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Mux5~3 .lut_mask = 16'h58E4;
defparam \CPU_inst|ALU0|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N27
dffeas \CPU_inst|ALU0|alu_reg[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|ALU0|Mux5~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|ALU0|alu_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|ALU0|alu_reg[2] .is_wysiwyg = "true";
defparam \CPU_inst|ALU0|alu_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y21_N21
dffeas \CPU_inst|reg_file0|prev_w_data[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|prev_w_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|prev_w_data[2] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|prev_w_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N20
cycloneive_lcell_comb \CPU_inst|reg_file0|a_data[2]~15 (
// Equation(s):
// \CPU_inst|reg_file0|a_data[2]~15_combout  = (\CPU_inst|reg_file0|prev_wren~q  & (\CPU_inst|reg_file0|a_forward1~1_combout  & (\CPU_inst|reg_file0|prev_w_data [2] & \CPU_inst|reg_file0|a_forward1~0_combout )))

	.dataa(\CPU_inst|reg_file0|prev_wren~q ),
	.datab(\CPU_inst|reg_file0|a_forward1~1_combout ),
	.datac(\CPU_inst|reg_file0|prev_w_data [2]),
	.datad(\CPU_inst|reg_file0|a_forward1~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_data[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_data[2]~15 .lut_mask = 16'h8000;
defparam \CPU_inst|reg_file0|a_data[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y22_N3
dffeas \CPU_inst|reg_file0|r2[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r2[2] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r2[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y22_N21
dffeas \CPU_inst|reg_file0|r3[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r3[2] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r3[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y20_N13
dffeas \CPU_inst|reg_file0|r1[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r1[2] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N12
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux5~0 (
// Equation(s):
// \CPU_inst|reg_file0|Mux5~0_combout  = (\CPU_inst|src_raddr1 [1] & (((\CPU_inst|src_raddr1 [0])))) # (!\CPU_inst|src_raddr1 [1] & ((\CPU_inst|src_raddr1 [0] & ((\CPU_inst|reg_file0|r1 [2]))) # (!\CPU_inst|src_raddr1 [0] & (\CPU_inst|reg_file0|aux [2]))))

	.dataa(\CPU_inst|src_raddr1 [1]),
	.datab(\CPU_inst|reg_file0|aux [2]),
	.datac(\CPU_inst|reg_file0|r1 [2]),
	.datad(\CPU_inst|src_raddr1 [0]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux5~0 .lut_mask = 16'hFA44;
defparam \CPU_inst|reg_file0|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N20
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux5~1 (
// Equation(s):
// \CPU_inst|reg_file0|Mux5~1_combout  = (\CPU_inst|src_raddr1 [1] & ((\CPU_inst|reg_file0|Mux5~0_combout  & ((\CPU_inst|reg_file0|r3 [2]))) # (!\CPU_inst|reg_file0|Mux5~0_combout  & (\CPU_inst|reg_file0|r2 [2])))) # (!\CPU_inst|src_raddr1 [1] & 
// (((\CPU_inst|reg_file0|Mux5~0_combout ))))

	.dataa(\CPU_inst|src_raddr1 [1]),
	.datab(\CPU_inst|reg_file0|r2 [2]),
	.datac(\CPU_inst|reg_file0|r3 [2]),
	.datad(\CPU_inst|reg_file0|Mux5~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux5~1 .lut_mask = 16'hF588;
defparam \CPU_inst|reg_file0|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N21
dffeas \CPU_inst|reg_file0|r5[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r5 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r5[2] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r5[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y21_N7
dffeas \CPU_inst|reg_file0|r4[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r4 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r4[2] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r4[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N22
cycloneive_lcell_comb \CPU_inst|reg_file0|r6[2]~feeder (
// Equation(s):
// \CPU_inst|reg_file0|r6[2]~feeder_combout  = \CPU_inst|ALU0|alu_reg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|ALU0|alu_reg [2]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|r6[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|r6[2]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|reg_file0|r6[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N23
dffeas \CPU_inst|reg_file0|r6[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|reg_file0|r6[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|reg_file0|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r6 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r6[2] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r6[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N6
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux5~2 (
// Equation(s):
// \CPU_inst|reg_file0|Mux5~2_combout  = (\CPU_inst|src_raddr1 [1] & ((\CPU_inst|src_raddr1 [0]) # ((\CPU_inst|reg_file0|r6 [2])))) # (!\CPU_inst|src_raddr1 [1] & (!\CPU_inst|src_raddr1 [0] & (\CPU_inst|reg_file0|r4 [2])))

	.dataa(\CPU_inst|src_raddr1 [1]),
	.datab(\CPU_inst|src_raddr1 [0]),
	.datac(\CPU_inst|reg_file0|r4 [2]),
	.datad(\CPU_inst|reg_file0|r6 [2]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux5~2 .lut_mask = 16'hBA98;
defparam \CPU_inst|reg_file0|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N20
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux5~3 (
// Equation(s):
// \CPU_inst|reg_file0|Mux5~3_combout  = (\CPU_inst|src_raddr1 [0] & ((\CPU_inst|reg_file0|Mux5~2_combout  & (\CPU_inst|reg_file0|ivl_reg [2])) # (!\CPU_inst|reg_file0|Mux5~2_combout  & ((\CPU_inst|reg_file0|r5 [2]))))) # (!\CPU_inst|src_raddr1 [0] & 
// (((\CPU_inst|reg_file0|Mux5~2_combout ))))

	.dataa(\CPU_inst|reg_file0|ivl_reg [2]),
	.datab(\CPU_inst|src_raddr1 [0]),
	.datac(\CPU_inst|reg_file0|r5 [2]),
	.datad(\CPU_inst|reg_file0|Mux5~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux5~3 .lut_mask = 16'hBBC0;
defparam \CPU_inst|reg_file0|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N2
cycloneive_lcell_comb \CPU_inst|reg_file0|a_reg[2]~5 (
// Equation(s):
// \CPU_inst|reg_file0|a_reg[2]~5_combout  = (\CPU_inst|src_raddr1 [2] & ((\CPU_inst|reg_file0|Mux5~3_combout ))) # (!\CPU_inst|src_raddr1 [2] & (\CPU_inst|reg_file0|Mux5~1_combout ))

	.dataa(\CPU_inst|reg_file0|Mux5~1_combout ),
	.datab(\CPU_inst|src_raddr1 [2]),
	.datac(gnd),
	.datad(\CPU_inst|reg_file0|Mux5~3_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_reg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_reg[2]~5 .lut_mask = 16'hEE22;
defparam \CPU_inst|reg_file0|a_reg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y21_N13
dffeas \CPU_inst|reg_file0|r12[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r12 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r12[2] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r12[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y20_N1
dffeas \CPU_inst|reg_file0|r13[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r13 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r13[2] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r13[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y19_N5
dffeas \CPU_inst|reg_file0|r15[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r15 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r15[2] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r15[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y20_N7
dffeas \CPU_inst|reg_file0|r14[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r14 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r14[2] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r14[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y20_N15
dffeas \CPU_inst|reg_file0|r16[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r16 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r16[2] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r16[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N6
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux5~4 (
// Equation(s):
// \CPU_inst|reg_file0|Mux5~4_combout  = (\CPU_inst|src_raddr1 [1] & ((\CPU_inst|src_raddr1 [0]) # ((\CPU_inst|reg_file0|r16 [2])))) # (!\CPU_inst|src_raddr1 [1] & (!\CPU_inst|src_raddr1 [0] & (\CPU_inst|reg_file0|r14 [2])))

	.dataa(\CPU_inst|src_raddr1 [1]),
	.datab(\CPU_inst|src_raddr1 [0]),
	.datac(\CPU_inst|reg_file0|r14 [2]),
	.datad(\CPU_inst|reg_file0|r16 [2]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux5~4 .lut_mask = 16'hBA98;
defparam \CPU_inst|reg_file0|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N4
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux5~5 (
// Equation(s):
// \CPU_inst|reg_file0|Mux5~5_combout  = (\CPU_inst|src_raddr1 [0] & ((\CPU_inst|reg_file0|Mux5~4_combout  & (\CPU_inst|reg_file0|ivr_reg [2])) # (!\CPU_inst|reg_file0|Mux5~4_combout  & ((\CPU_inst|reg_file0|r15 [2]))))) # (!\CPU_inst|src_raddr1 [0] & 
// (((\CPU_inst|reg_file0|Mux5~4_combout ))))

	.dataa(\CPU_inst|reg_file0|ivr_reg [2]),
	.datab(\CPU_inst|src_raddr1 [0]),
	.datac(\CPU_inst|reg_file0|r15 [2]),
	.datad(\CPU_inst|reg_file0|Mux5~4_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux5~5 .lut_mask = 16'hBBC0;
defparam \CPU_inst|reg_file0|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y19_N23
dffeas \CPU_inst|reg_file0|r11[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r11 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r11[2] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r11[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N22
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux5~6 (
// Equation(s):
// \CPU_inst|reg_file0|Mux5~6_combout  = (\CPU_inst|reg_file0|a_reg[1]~8_combout  & ((\CPU_inst|reg_file0|Mux5~5_combout ) # ((\CPU_inst|reg_file0|a_reg[1]~9_combout )))) # (!\CPU_inst|reg_file0|a_reg[1]~8_combout  & (((\CPU_inst|reg_file0|r11 [2] & 
// !\CPU_inst|reg_file0|a_reg[1]~9_combout ))))

	.dataa(\CPU_inst|reg_file0|a_reg[1]~8_combout ),
	.datab(\CPU_inst|reg_file0|Mux5~5_combout ),
	.datac(\CPU_inst|reg_file0|r11 [2]),
	.datad(\CPU_inst|reg_file0|a_reg[1]~9_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux5~6 .lut_mask = 16'hAAD8;
defparam \CPU_inst|reg_file0|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N0
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux5~7 (
// Equation(s):
// \CPU_inst|reg_file0|Mux5~7_combout  = (\CPU_inst|reg_file0|a_reg[1]~9_combout  & ((\CPU_inst|reg_file0|Mux5~6_combout  & ((\CPU_inst|reg_file0|r13 [2]))) # (!\CPU_inst|reg_file0|Mux5~6_combout  & (\CPU_inst|reg_file0|r12 [2])))) # 
// (!\CPU_inst|reg_file0|a_reg[1]~9_combout  & (((\CPU_inst|reg_file0|Mux5~6_combout ))))

	.dataa(\CPU_inst|reg_file0|a_reg[1]~9_combout ),
	.datab(\CPU_inst|reg_file0|r12 [2]),
	.datac(\CPU_inst|reg_file0|r13 [2]),
	.datad(\CPU_inst|reg_file0|Mux5~6_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux5~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux5~7 .lut_mask = 16'hF588;
defparam \CPU_inst|reg_file0|Mux5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y21_N3
dffeas \CPU_inst|reg_file0|a_reg[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|reg_file0|a_reg[2]~5_combout ),
	.asdata(\CPU_inst|reg_file0|Mux5~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|src_raddr1 [3]),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|a_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_reg[2] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|a_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N26
cycloneive_lcell_comb \CPU_inst|reg_file0|a_data[2]~16 (
// Equation(s):
// \CPU_inst|reg_file0|a_data[2]~16_combout  = (\CPU_inst|reg_file0|a_reg [2] & (((!\CPU_inst|reg_file0|prev_wren~q ) # (!\CPU_inst|reg_file0|a_forward1~0_combout )) # (!\CPU_inst|reg_file0|a_forward1~1_combout )))

	.dataa(\CPU_inst|reg_file0|a_forward1~1_combout ),
	.datab(\CPU_inst|reg_file0|a_forward1~0_combout ),
	.datac(\CPU_inst|reg_file0|prev_wren~q ),
	.datad(\CPU_inst|reg_file0|a_reg [2]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_data[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_data[2]~16 .lut_mask = 16'h7F00;
defparam \CPU_inst|reg_file0|a_data[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N14
cycloneive_lcell_comb \CPU_inst|reg_file0|a_data[2]~17 (
// Equation(s):
// \CPU_inst|reg_file0|a_data[2]~17_combout  = (\CPU_inst|reg_file0|a_forward0~2_combout  & (((\CPU_inst|ALU0|alu_reg [2])))) # (!\CPU_inst|reg_file0|a_forward0~2_combout  & ((\CPU_inst|reg_file0|a_data[2]~15_combout ) # 
// ((\CPU_inst|reg_file0|a_data[2]~16_combout ))))

	.dataa(\CPU_inst|reg_file0|a_forward0~2_combout ),
	.datab(\CPU_inst|reg_file0|a_data[2]~15_combout ),
	.datac(\CPU_inst|ALU0|alu_reg [2]),
	.datad(\CPU_inst|reg_file0|a_data[2]~16_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_data[2]~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_data[2]~17 .lut_mask = 16'hF5E4;
defparam \CPU_inst|reg_file0|a_data[2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N15
dffeas \CPU_inst|PC0|A_next_I[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|PC_reg [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_next_I [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_next_I[10] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_next_I[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N22
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I_alternate~7 (
// Equation(s):
// \CPU_inst|PC0|A_current_I_alternate~7_combout  = (\CPU_inst|PC0|prev_branch_taken~q  & (\CPU_inst|PC0|PC_reg [10])) # (!\CPU_inst|PC0|prev_branch_taken~q  & ((\CPU_inst|PC0|A_next_I [10])))

	.dataa(\CPU_inst|PC0|PC_reg [10]),
	.datab(gnd),
	.datac(\CPU_inst|PC0|prev_branch_taken~q ),
	.datad(\CPU_inst|PC0|A_next_I [10]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I_alternate~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate~7 .lut_mask = 16'hAFA0;
defparam \CPU_inst|PC0|A_current_I_alternate~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N23
dffeas \CPU_inst|PC0|A_current_I_alternate[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I_alternate~7_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_current_I_alternate[15]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I_alternate [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate[10] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I_alternate[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N0
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I~4 (
// Equation(s):
// \CPU_inst|PC0|A_current_I~4_combout  = (\CPU_inst|PC0|prev_hazard~q  & (\CPU_inst|PC0|A_current_I_alternate [10])) # (!\CPU_inst|PC0|prev_hazard~q  & ((\CPU_inst|PC0|A_next_I [10])))

	.dataa(\CPU_inst|PC0|A_current_I_alternate [10]),
	.datab(\CPU_inst|PC0|prev_hazard~q ),
	.datac(gnd),
	.datad(\CPU_inst|PC0|A_next_I [10]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I~4 .lut_mask = 16'hBB88;
defparam \CPU_inst|PC0|A_current_I~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N1
dffeas \CPU_inst|PC0|A_current_I[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I~4_combout ),
	.asdata(\CPU_inst|PC0|PC_reg [10]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|prev_branch_taken~q ),
	.ena(\CPU_inst|PC0|A_pipe0[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I[10] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N2
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe0~6 (
// Equation(s):
// \CPU_inst|PC0|A_pipe0~6_combout  = (\CPU_inst|PC0|prev_branch_taken~q  & (\CPU_inst|PC0|PC_reg [10])) # (!\CPU_inst|PC0|prev_branch_taken~q  & ((\CPU_inst|PC0|A_current_I [10])))

	.dataa(\CPU_inst|PC0|prev_branch_taken~q ),
	.datab(gnd),
	.datac(\CPU_inst|PC0|PC_reg [10]),
	.datad(\CPU_inst|PC0|A_current_I [10]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe0~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0~6 .lut_mask = 16'hF5A0;
defparam \CPU_inst|PC0|A_pipe0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N3
dffeas \CPU_inst|PC0|A_pipe0[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe0~6_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_pipe0[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe0 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0[10] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe0[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N0
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe1~1 (
// Equation(s):
// \CPU_inst|PC0|A_pipe1~1_combout  = (\CPU_inst|PC0|prev_branch_taken~q  & (\CPU_inst|PC0|PC_reg [10])) # (!\CPU_inst|PC0|prev_branch_taken~q  & ((\CPU_inst|PC0|A_pipe0 [10])))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|prev_branch_taken~q ),
	.datac(\CPU_inst|PC0|PC_reg [10]),
	.datad(\CPU_inst|PC0|A_pipe0 [10]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe1~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1~1 .lut_mask = 16'hF3C0;
defparam \CPU_inst|PC0|A_pipe1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N1
dffeas \CPU_inst|PC0|A_pipe1[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe1~1_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_pipe2[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1[10] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe1[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N10
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe2~2 (
// Equation(s):
// \CPU_inst|PC0|A_pipe2~2_combout  = (\CPU_inst|PC0|prev_branch_taken~q  & (\CPU_inst|PC0|PC_reg [10])) # (!\CPU_inst|PC0|prev_branch_taken~q  & ((\CPU_inst|PC0|A_pipe1 [10])))

	.dataa(\CPU_inst|PC0|PC_reg [10]),
	.datab(\CPU_inst|PC0|A_pipe1 [10]),
	.datac(gnd),
	.datad(\CPU_inst|PC0|prev_branch_taken~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe2~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe2~2 .lut_mask = 16'hAACC;
defparam \CPU_inst|PC0|A_pipe2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N11
dffeas \CPU_inst|PC0|A_pipe2[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe2~2_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_pipe2[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe2[10] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe2[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N26
cycloneive_lcell_comb \CPU_inst|PC0|stack_in[10]~1 (
// Equation(s):
// \CPU_inst|PC0|stack_in[10]~1_combout  = (\CPU_inst|interrupt~q  & ((\CPU_inst|PC0|A_pipe2 [10]))) # (!\CPU_inst|interrupt~q  & (\CPU_inst|PC0|A_pipe1 [10]))

	.dataa(\CPU_inst|interrupt~q ),
	.datab(\CPU_inst|PC0|A_pipe1 [10]),
	.datac(\CPU_inst|PC0|A_pipe2 [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|stack_in[10]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|stack_in[10]~1 .lut_mask = 16'hE4E4;
defparam \CPU_inst|PC0|stack_in[10]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N27
dffeas \CPU_inst|PC0|cstack0|input_buf[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|stack_in[10]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|input_buf [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|input_buf[10] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|input_buf[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y7_N11
dffeas \CPU_inst|PC0|cstack0|stack_mem~106 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~439_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~106 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~106 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y5_N21
dffeas \CPU_inst|PC0|cstack0|stack_mem~122 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~431_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~122 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~122 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N10
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~273 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~273_combout  = (\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|address [3]) # ((\CPU_inst|PC0|cstack0|stack_mem~122_q )))) # (!\CPU_inst|PC0|cstack0|address [0] & (!\CPU_inst|PC0|cstack0|address [3] & 
// (\CPU_inst|PC0|cstack0|stack_mem~106_q )))

	.dataa(\CPU_inst|PC0|cstack0|address [0]),
	.datab(\CPU_inst|PC0|cstack0|address [3]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~106_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~122_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~273_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~273 .lut_mask = 16'hBA98;
defparam \CPU_inst|PC0|cstack0|stack_mem~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N17
dffeas \CPU_inst|PC0|cstack0|stack_mem~250 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~447_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~250_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~250 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~250 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N2
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~234feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~234feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [10]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~234feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~234feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~234feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y8_N3
dffeas \CPU_inst|PC0|cstack0|stack_mem~234 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~234feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~234_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~234 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~234 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N16
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~274 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~274_combout  = (\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|stack_mem~273_combout  & (\CPU_inst|PC0|cstack0|stack_mem~250_q )) # (!\CPU_inst|PC0|cstack0|stack_mem~273_combout  & 
// ((\CPU_inst|PC0|cstack0|stack_mem~234_q ))))) # (!\CPU_inst|PC0|cstack0|address [3] & (\CPU_inst|PC0|cstack0|stack_mem~273_combout ))

	.dataa(\CPU_inst|PC0|cstack0|address [3]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~273_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~250_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~234_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~274_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~274 .lut_mask = 16'hE6C4;
defparam \CPU_inst|PC0|cstack0|stack_mem~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y7_N5
dffeas \CPU_inst|PC0|cstack0|stack_mem~42 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~435_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~42 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~42 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N6
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~170feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~170feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [10]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~170feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~170feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~170feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y6_N7
dffeas \CPU_inst|PC0|cstack0|stack_mem~170 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~170feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~417_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~170_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~170 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~170 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N4
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~266 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~266_combout  = (\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|address [0]) # ((\CPU_inst|PC0|cstack0|stack_mem~170_q )))) # (!\CPU_inst|PC0|cstack0|address [3] & (!\CPU_inst|PC0|cstack0|address [0] & 
// (\CPU_inst|PC0|cstack0|stack_mem~42_q )))

	.dataa(\CPU_inst|PC0|cstack0|address [3]),
	.datab(\CPU_inst|PC0|cstack0|address [0]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~42_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~170_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~266_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~266 .lut_mask = 16'hBA98;
defparam \CPU_inst|PC0|cstack0|stack_mem~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N1
dffeas \CPU_inst|PC0|cstack0|stack_mem~58 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~58 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~58 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y6_N11
dffeas \CPU_inst|PC0|cstack0|stack_mem~186 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~441_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~186_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~186 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~186 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N0
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~267 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~267_combout  = (\CPU_inst|PC0|cstack0|stack_mem~266_combout  & (((\CPU_inst|PC0|cstack0|stack_mem~186_q )) # (!\CPU_inst|PC0|cstack0|address [0]))) # (!\CPU_inst|PC0|cstack0|stack_mem~266_combout  & 
// (\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|stack_mem~58_q )))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~266_combout ),
	.datab(\CPU_inst|PC0|cstack0|address [0]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~58_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~186_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~267_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~267 .lut_mask = 16'hEA62;
defparam \CPU_inst|PC0|cstack0|stack_mem~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N8
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~202feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~202feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [10]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~202feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~202feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~202feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y7_N9
dffeas \CPU_inst|PC0|cstack0|stack_mem~202 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~202feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~419_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~202_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~202 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~202 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y7_N19
dffeas \CPU_inst|PC0|cstack0|stack_mem~218 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~443_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~218_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~218 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~218 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N16
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~90feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~90feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [10]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~90feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~90feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~90feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y8_N17
dffeas \CPU_inst|PC0|cstack0|stack_mem~90 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~90feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~90 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~90 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y7_N17
dffeas \CPU_inst|PC0|cstack0|stack_mem~74 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~433_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~74 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~74 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N16
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~268 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~268_combout  = (\CPU_inst|PC0|cstack0|address [3] & (((\CPU_inst|PC0|cstack0|address [0])))) # (!\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|stack_mem~90_q )) # 
// (!\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~74_q )))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~90_q ),
	.datab(\CPU_inst|PC0|cstack0|address [3]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~74_q ),
	.datad(\CPU_inst|PC0|cstack0|address [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~268_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~268 .lut_mask = 16'hEE30;
defparam \CPU_inst|PC0|cstack0|stack_mem~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N18
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~269 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~269_combout  = (\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|stack_mem~268_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~218_q ))) # (!\CPU_inst|PC0|cstack0|stack_mem~268_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~202_q )))) # (!\CPU_inst|PC0|cstack0|address [3] & (((\CPU_inst|PC0|cstack0|stack_mem~268_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~202_q ),
	.datab(\CPU_inst|PC0|cstack0|address [3]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~218_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~268_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~269_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~269 .lut_mask = 16'hF388;
defparam \CPU_inst|PC0|cstack0|stack_mem~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N2
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~138feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~138feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [10]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~138feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~138feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~138feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y6_N3
dffeas \CPU_inst|PC0|cstack0|stack_mem~138 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~138feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~421_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~138_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~138 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~138 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y7_N23
dffeas \CPU_inst|PC0|cstack0|stack_mem~10 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~437_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~10 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N22
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~270 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~270_combout  = (\CPU_inst|PC0|cstack0|address [0] & (((\CPU_inst|PC0|cstack0|address [3])))) # (!\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|address [3] & (\CPU_inst|PC0|cstack0|stack_mem~138_q )) # 
// (!\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|stack_mem~10_q )))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~138_q ),
	.datab(\CPU_inst|PC0|cstack0|address [0]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~10_q ),
	.datad(\CPU_inst|PC0|cstack0|address [3]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~270_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~270 .lut_mask = 16'hEE30;
defparam \CPU_inst|PC0|cstack0|stack_mem~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N0
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~26feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~26feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [10]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~26feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~26feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~26feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y8_N1
dffeas \CPU_inst|PC0|cstack0|stack_mem~26 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~26feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~429_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~26 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~26 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y8_N19
dffeas \CPU_inst|PC0|cstack0|stack_mem~154 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~445_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~154_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~154 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~154 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N18
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~271 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~271_combout  = (\CPU_inst|PC0|cstack0|stack_mem~270_combout  & (((\CPU_inst|PC0|cstack0|stack_mem~154_q ) # (!\CPU_inst|PC0|cstack0|address [0])))) # (!\CPU_inst|PC0|cstack0|stack_mem~270_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~26_q  & ((\CPU_inst|PC0|cstack0|address [0]))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~270_combout ),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~26_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~154_q ),
	.datad(\CPU_inst|PC0|cstack0|address [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~271_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~271 .lut_mask = 16'hE4AA;
defparam \CPU_inst|PC0|cstack0|stack_mem~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N10
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~272 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~272_combout  = (\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|stack_mem~269_combout ) # ((\CPU_inst|PC0|cstack0|address [1])))) # (!\CPU_inst|PC0|cstack0|address [2] & (((!\CPU_inst|PC0|cstack0|address [1] & 
// \CPU_inst|PC0|cstack0|stack_mem~271_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|address [2]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~269_combout ),
	.datac(\CPU_inst|PC0|cstack0|address [1]),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~271_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~272_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~272 .lut_mask = 16'hADA8;
defparam \CPU_inst|PC0|cstack0|stack_mem~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N16
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~275 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~275_combout  = (\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~272_combout  & (\CPU_inst|PC0|cstack0|stack_mem~274_combout )) # (!\CPU_inst|PC0|cstack0|stack_mem~272_combout  & 
// ((\CPU_inst|PC0|cstack0|stack_mem~267_combout ))))) # (!\CPU_inst|PC0|cstack0|address [1] & (((\CPU_inst|PC0|cstack0|stack_mem~272_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~274_combout ),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~267_combout ),
	.datac(\CPU_inst|PC0|cstack0|address [1]),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~272_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~275_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~275 .lut_mask = 16'hAFC0;
defparam \CPU_inst|PC0|cstack0|stack_mem~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N17
dffeas \CPU_inst|PC0|cstack0|output_buf[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~275_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|output_buf [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|output_buf[10] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|output_buf[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y12_N13
dffeas \CPU_inst|PC0|xec_return_addr[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_pipe1 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|XEC2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|xec_return_addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|xec_return_addr[10] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|xec_return_addr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N12
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~28 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~28_combout  = (\CPU_inst|PC0|PC_reg[12]~21_combout  & ((\CPU_inst|PC0|PC_reg[12]~22_combout ) # ((\CPU_inst|PC0|Add1~20_combout )))) # (!\CPU_inst|PC0|PC_reg[12]~21_combout  & (!\CPU_inst|PC0|PC_reg[12]~22_combout  & 
// (\CPU_inst|PC0|xec_return_addr [10])))

	.dataa(\CPU_inst|PC0|PC_reg[12]~21_combout ),
	.datab(\CPU_inst|PC0|PC_reg[12]~22_combout ),
	.datac(\CPU_inst|PC0|xec_return_addr [10]),
	.datad(\CPU_inst|PC0|Add1~20_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~28_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~28 .lut_mask = 16'hBA98;
defparam \CPU_inst|PC0|PC_reg~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N30
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~29 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~29_combout  = (\CPU_inst|PC0|PC_reg[12]~22_combout  & ((\CPU_inst|PC0|PC_reg~28_combout  & ((\CPU_inst|PC0|cstack0|output_buf [10]))) # (!\CPU_inst|PC0|PC_reg~28_combout  & (\CPU_inst|decode_unit0|PC_I_field_reg [10])))) # 
// (!\CPU_inst|PC0|PC_reg[12]~22_combout  & (((\CPU_inst|PC0|PC_reg~28_combout ))))

	.dataa(\CPU_inst|decode_unit0|PC_I_field_reg [10]),
	.datab(\CPU_inst|PC0|PC_reg[12]~22_combout ),
	.datac(\CPU_inst|PC0|cstack0|output_buf [10]),
	.datad(\CPU_inst|PC0|PC_reg~28_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~29_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~29 .lut_mask = 16'hF388;
defparam \CPU_inst|PC0|PC_reg~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N10
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~30 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~30_combout  = (\CPU_inst|PC0|always2~1_combout  & (((\CPU_inst|PC0|PC_reg[12]~20_combout ) # (\CPU_inst|PC0|A_pipe2 [10])))) # (!\CPU_inst|PC0|always2~1_combout  & (\CPU_inst|PC0|PC_reg~29_combout  & 
// (!\CPU_inst|PC0|PC_reg[12]~20_combout )))

	.dataa(\CPU_inst|PC0|always2~1_combout ),
	.datab(\CPU_inst|PC0|PC_reg~29_combout ),
	.datac(\CPU_inst|PC0|PC_reg[12]~20_combout ),
	.datad(\CPU_inst|PC0|A_pipe2 [10]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~30_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~30 .lut_mask = 16'hAEA4;
defparam \CPU_inst|PC0|PC_reg~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N18
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~31 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~31_combout  = (\CPU_inst|PC0|PC_reg[12]~20_combout  & ((\CPU_inst|PC0|PC_reg~30_combout  & ((\CPU_inst|reg_file0|a_data[2]~17_combout ))) # (!\CPU_inst|PC0|PC_reg~30_combout  & (\CPU_inst|PC0|A_miss_next [10])))) # 
// (!\CPU_inst|PC0|PC_reg[12]~20_combout  & (((\CPU_inst|PC0|PC_reg~30_combout ))))

	.dataa(\CPU_inst|PC0|PC_reg[12]~20_combout ),
	.datab(\CPU_inst|PC0|A_miss_next [10]),
	.datac(\CPU_inst|reg_file0|a_data[2]~17_combout ),
	.datad(\CPU_inst|PC0|PC_reg~30_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~31_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~31 .lut_mask = 16'hF588;
defparam \CPU_inst|PC0|PC_reg~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y14_N19
dffeas \CPU_inst|PC0|PC_reg[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|PC_reg~31_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\CPU_inst|interrupt~q ),
	.sload(gnd),
	.ena(\CPU_inst|PC0|always2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|PC_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg[10] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|PC_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y11_N19
dffeas \CPU_inst|PC0|A_miss[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_miss_next [10]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\CPU_inst|PC0|p_miss~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_miss [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss[10] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_miss[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N18
cycloneive_lcell_comb \CPU_inst|PC0|A[10]~1 (
// Equation(s):
// \CPU_inst|PC0|A[10]~1_combout  = (\CPU_inst|PC0|p_miss~q  & ((\CPU_inst|PC0|A_miss [10]))) # (!\CPU_inst|PC0|p_miss~q  & (\CPU_inst|PC0|PC_reg [10]))

	.dataa(\CPU_inst|PC0|p_miss~q ),
	.datab(\CPU_inst|PC0|PC_reg [10]),
	.datac(\CPU_inst|PC0|A_miss [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A[10]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A[10]~1 .lut_mask = 16'hE4E4;
defparam \CPU_inst|PC0|A[10]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N22
cycloneive_lcell_comb \p_cache_inst|cache_address[8]~8 (
// Equation(s):
// \p_cache_inst|cache_address[8]~8_combout  = (\arbiter_inst|arbiter_p1_ready~q  & ((\p_cache_inst|fetch_active~q  & ((\p_cache_inst|CPU_address_hold [10]))) # (!\p_cache_inst|fetch_active~q  & (\CPU_inst|PC0|A[10]~1_combout )))) # 
// (!\arbiter_inst|arbiter_p1_ready~q  & (\CPU_inst|PC0|A[10]~1_combout ))

	.dataa(\CPU_inst|PC0|A[10]~1_combout ),
	.datab(\arbiter_inst|arbiter_p1_ready~q ),
	.datac(\p_cache_inst|CPU_address_hold [10]),
	.datad(\p_cache_inst|fetch_active~q ),
	.cin(gnd),
	.combout(\p_cache_inst|cache_address[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|cache_address[8]~8 .lut_mask = 16'hE2AA;
defparam \p_cache_inst|cache_address[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N2
cycloneive_lcell_comb \arbiter_inst|port1_from_mem[0][1]~feeder (
// Equation(s):
// \arbiter_inst|port1_from_mem[0][1]~feeder_combout  = \SDRAM_controller|from_mem [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_controller|from_mem [1]),
	.cin(gnd),
	.combout(\arbiter_inst|port1_from_mem[0][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[0][1]~feeder .lut_mask = 16'hFF00;
defparam \arbiter_inst|port1_from_mem[0][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N3
dffeas \arbiter_inst|port1_from_mem[0][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|port1_from_mem[0][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arbiter_inst|port1_from_mem[0][0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port1_from_mem[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[0][1] .is_wysiwyg = "true";
defparam \arbiter_inst|port1_from_mem[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N22
cycloneive_lcell_comb \arbiter_inst|port1_from_mem[0][2]~feeder (
// Equation(s):
// \arbiter_inst|port1_from_mem[0][2]~feeder_combout  = \SDRAM_controller|from_mem [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_controller|from_mem [2]),
	.cin(gnd),
	.combout(\arbiter_inst|port1_from_mem[0][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[0][2]~feeder .lut_mask = 16'hFF00;
defparam \arbiter_inst|port1_from_mem[0][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N23
dffeas \arbiter_inst|port1_from_mem[0][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|port1_from_mem[0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arbiter_inst|port1_from_mem[0][0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port1_from_mem[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[0][2] .is_wysiwyg = "true";
defparam \arbiter_inst|port1_from_mem[0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N15
dffeas \arbiter_inst|port1_from_mem[1][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_controller|from_mem [0]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|port1_from_mem[1][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port1_from_mem[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[1][0] .is_wysiwyg = "true";
defparam \arbiter_inst|port1_from_mem[1][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N29
dffeas \arbiter_inst|port1_from_mem[1][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_controller|from_mem [1]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|port1_from_mem[1][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port1_from_mem[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[1][1] .is_wysiwyg = "true";
defparam \arbiter_inst|port1_from_mem[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N4
cycloneive_lcell_comb \arbiter_inst|port1_from_mem[2][0]~feeder (
// Equation(s):
// \arbiter_inst|port1_from_mem[2][0]~feeder_combout  = \SDRAM_controller|from_mem [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_controller|from_mem [0]),
	.cin(gnd),
	.combout(\arbiter_inst|port1_from_mem[2][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[2][0]~feeder .lut_mask = 16'hFF00;
defparam \arbiter_inst|port1_from_mem[2][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N5
dffeas \arbiter_inst|port1_from_mem[2][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|port1_from_mem[2][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arbiter_inst|port1_from_mem[2][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port1_from_mem[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[2][0] .is_wysiwyg = "true";
defparam \arbiter_inst|port1_from_mem[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N0
cycloneive_lcell_comb \arbiter_inst|port1_from_mem[2][1]~feeder (
// Equation(s):
// \arbiter_inst|port1_from_mem[2][1]~feeder_combout  = \SDRAM_controller|from_mem [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_controller|from_mem [1]),
	.cin(gnd),
	.combout(\arbiter_inst|port1_from_mem[2][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[2][1]~feeder .lut_mask = 16'hFF00;
defparam \arbiter_inst|port1_from_mem[2][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N1
dffeas \arbiter_inst|port1_from_mem[2][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|port1_from_mem[2][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arbiter_inst|port1_from_mem[2][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port1_from_mem[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[2][1] .is_wysiwyg = "true";
defparam \arbiter_inst|port1_from_mem[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N20
cycloneive_lcell_comb \arbiter_inst|port1_from_mem[2][2]~feeder (
// Equation(s):
// \arbiter_inst|port1_from_mem[2][2]~feeder_combout  = \SDRAM_controller|from_mem [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_controller|from_mem [2]),
	.cin(gnd),
	.combout(\arbiter_inst|port1_from_mem[2][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[2][2]~feeder .lut_mask = 16'hFF00;
defparam \arbiter_inst|port1_from_mem[2][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N21
dffeas \arbiter_inst|port1_from_mem[2][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|port1_from_mem[2][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arbiter_inst|port1_from_mem[2][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port1_from_mem[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[2][2] .is_wysiwyg = "true";
defparam \arbiter_inst|port1_from_mem[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N18
cycloneive_lcell_comb \arbiter_inst|port1_from_mem[3][0]~feeder (
// Equation(s):
// \arbiter_inst|port1_from_mem[3][0]~feeder_combout  = \SDRAM_controller|from_mem [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_controller|from_mem [0]),
	.cin(gnd),
	.combout(\arbiter_inst|port1_from_mem[3][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[3][0]~feeder .lut_mask = 16'hFF00;
defparam \arbiter_inst|port1_from_mem[3][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N19
dffeas \arbiter_inst|port1_from_mem[3][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|port1_from_mem[3][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arbiter_inst|port1_from_mem[3][4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port1_from_mem[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[3][0] .is_wysiwyg = "true";
defparam \arbiter_inst|port1_from_mem[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N20
cycloneive_lcell_comb \arbiter_inst|port1_from_mem[3][1]~feeder (
// Equation(s):
// \arbiter_inst|port1_from_mem[3][1]~feeder_combout  = \SDRAM_controller|from_mem [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_controller|from_mem [1]),
	.cin(gnd),
	.combout(\arbiter_inst|port1_from_mem[3][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[3][1]~feeder .lut_mask = 16'hFF00;
defparam \arbiter_inst|port1_from_mem[3][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N21
dffeas \arbiter_inst|port1_from_mem[3][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|port1_from_mem[3][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arbiter_inst|port1_from_mem[3][4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port1_from_mem[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[3][1] .is_wysiwyg = "true";
defparam \arbiter_inst|port1_from_mem[3][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y10_N13
dffeas \arbiter_inst|port1_from_mem[4][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_controller|from_mem [1]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|port1_from_mem[4][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port1_from_mem[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[4][1] .is_wysiwyg = "true";
defparam \arbiter_inst|port1_from_mem[4][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y10_N15
dffeas \arbiter_inst|port1_from_mem[4][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_controller|from_mem [2]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|port1_from_mem[4][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port1_from_mem[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[4][2] .is_wysiwyg = "true";
defparam \arbiter_inst|port1_from_mem[4][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N28
cycloneive_lcell_comb \arbiter_inst|port1_from_mem[5][0]~feeder (
// Equation(s):
// \arbiter_inst|port1_from_mem[5][0]~feeder_combout  = \SDRAM_controller|from_mem [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_controller|from_mem [0]),
	.cin(gnd),
	.combout(\arbiter_inst|port1_from_mem[5][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[5][0]~feeder .lut_mask = 16'hFF00;
defparam \arbiter_inst|port1_from_mem[5][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N29
dffeas \arbiter_inst|port1_from_mem[5][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|port1_from_mem[5][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arbiter_inst|port1_from_mem[5][4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port1_from_mem[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[5][0] .is_wysiwyg = "true";
defparam \arbiter_inst|port1_from_mem[5][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N0
cycloneive_lcell_comb \arbiter_inst|port1_from_mem[5][1]~feeder (
// Equation(s):
// \arbiter_inst|port1_from_mem[5][1]~feeder_combout  = \SDRAM_controller|from_mem [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_controller|from_mem [1]),
	.cin(gnd),
	.combout(\arbiter_inst|port1_from_mem[5][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[5][1]~feeder .lut_mask = 16'hFF00;
defparam \arbiter_inst|port1_from_mem[5][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N1
dffeas \arbiter_inst|port1_from_mem[5][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|port1_from_mem[5][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arbiter_inst|port1_from_mem[5][4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port1_from_mem[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[5][1] .is_wysiwyg = "true";
defparam \arbiter_inst|port1_from_mem[5][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N23
dffeas \arbiter_inst|port1_from_mem[6][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_controller|from_mem [0]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|port1_from_mem[6][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port1_from_mem[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[6][0] .is_wysiwyg = "true";
defparam \arbiter_inst|port1_from_mem[6][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N25
dffeas \arbiter_inst|port1_from_mem[6][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_controller|from_mem [1]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|port1_from_mem[6][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port1_from_mem[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[6][1] .is_wysiwyg = "true";
defparam \arbiter_inst|port1_from_mem[6][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N18
cycloneive_lcell_comb \arbiter_inst|port1_from_mem[6][2]~feeder (
// Equation(s):
// \arbiter_inst|port1_from_mem[6][2]~feeder_combout  = \SDRAM_controller|from_mem [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_controller|from_mem [2]),
	.cin(gnd),
	.combout(\arbiter_inst|port1_from_mem[6][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[6][2]~feeder .lut_mask = 16'hFF00;
defparam \arbiter_inst|port1_from_mem[6][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N19
dffeas \arbiter_inst|port1_from_mem[6][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|port1_from_mem[6][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arbiter_inst|port1_from_mem[6][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port1_from_mem[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[6][2] .is_wysiwyg = "true";
defparam \arbiter_inst|port1_from_mem[6][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N26
cycloneive_lcell_comb \arbiter_inst|port1_from_mem[7][1]~feeder (
// Equation(s):
// \arbiter_inst|port1_from_mem[7][1]~feeder_combout  = \SDRAM_controller|from_mem [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_controller|from_mem [1]),
	.cin(gnd),
	.combout(\arbiter_inst|port1_from_mem[7][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[7][1]~feeder .lut_mask = 16'hFF00;
defparam \arbiter_inst|port1_from_mem[7][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N27
dffeas \arbiter_inst|port1_from_mem[7][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|port1_from_mem[7][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arbiter_inst|port1_from_mem[7][4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port1_from_mem[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[7][1] .is_wysiwyg = "true";
defparam \arbiter_inst|port1_from_mem[7][1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y15_N0
cycloneive_ram_block \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\arbiter_inst|arbiter_p1_ready~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\arbiter_inst|port1_from_mem[7][1]~q ,\arbiter_inst|port1_from_mem[6][2]~q ,\arbiter_inst|port1_from_mem[6][1]~q ,\arbiter_inst|port1_from_mem[6][0]~q ,\arbiter_inst|port1_from_mem[5][1]~q ,\arbiter_inst|port1_from_mem[5][0]~q ,
\arbiter_inst|port1_from_mem[4][2]~q ,\arbiter_inst|port1_from_mem[4][1]~q ,\arbiter_inst|port1_from_mem[3][1]~q ,\arbiter_inst|port1_from_mem[3][0]~q ,\arbiter_inst|port1_from_mem[2][2]~q ,\arbiter_inst|port1_from_mem[2][1]~q ,
\arbiter_inst|port1_from_mem[2][0]~q ,\arbiter_inst|port1_from_mem[1][1]~q ,\arbiter_inst|port1_from_mem[1][0]~q ,\arbiter_inst|port1_from_mem[0][2]~q ,\arbiter_inst|port1_from_mem[0][1]~q ,\arbiter_inst|port1_from_mem[0][0]~q }),
	.portaaddr({\p_cache_inst|cache_address[8]~8_combout ,\p_cache_inst|cache_address[7]~7_combout ,\p_cache_inst|cache_address[6]~6_combout ,\p_cache_inst|cache_address[5]~5_combout ,\p_cache_inst|cache_address[4]~4_combout ,\p_cache_inst|cache_address[3]~3_combout ,
\p_cache_inst|cache_address[2]~2_combout ,\p_cache_inst|cache_address[1]~1_combout ,\p_cache_inst|cache_address[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ALTSYNCRAM";
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 9;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 511;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 512;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 72;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 9;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N12
cycloneive_lcell_comb \p_cache_inst|Mux6~0 (
// Equation(s):
// \p_cache_inst|Mux6~0_combout  = (\p_cache_inst|word_address [0] & (((\p_cache_inst|word_address [1])))) # (!\p_cache_inst|word_address [0] & ((\p_cache_inst|word_address [1] & ((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [41]))) # 
// (!\p_cache_inst|word_address [1] & (\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [9]))))

	.dataa(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [9]),
	.datab(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [41]),
	.datac(\p_cache_inst|word_address [0]),
	.datad(\p_cache_inst|word_address [1]),
	.cin(gnd),
	.combout(\p_cache_inst|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Mux6~0 .lut_mask = 16'hFC0A;
defparam \p_cache_inst|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N18
cycloneive_lcell_comb \p_cache_inst|Mux6~1 (
// Equation(s):
// \p_cache_inst|Mux6~1_combout  = (\p_cache_inst|Mux6~0_combout  & (((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [57]) # (!\p_cache_inst|word_address [0])))) # (!\p_cache_inst|Mux6~0_combout  & 
// (\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [25] & ((\p_cache_inst|word_address [0]))))

	.dataa(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [25]),
	.datab(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [57]),
	.datac(\p_cache_inst|Mux6~0_combout ),
	.datad(\p_cache_inst|word_address [0]),
	.cin(gnd),
	.combout(\p_cache_inst|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Mux6~1 .lut_mask = 16'hCAF0;
defparam \p_cache_inst|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N0
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_alternate~12 (
// Equation(s):
// \CPU_inst|decode_unit0|I_alternate~12_combout  = (!\CPU_inst|PC0|prev_branch_taken~q  & (!\CPU_inst|PC0|take_branch~3_combout  & (!\CPU_inst|RST~q  & \p_cache_inst|Mux6~1_combout )))

	.dataa(\CPU_inst|PC0|prev_branch_taken~q ),
	.datab(\CPU_inst|PC0|take_branch~3_combout ),
	.datac(\CPU_inst|RST~q ),
	.datad(\p_cache_inst|Mux6~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_alternate~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate~12 .lut_mask = 16'h0100;
defparam \CPU_inst|decode_unit0|I_alternate~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N1
dffeas \CPU_inst|decode_unit0|I_alternate[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_alternate~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|I_alternate[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_alternate [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate[9] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_alternate[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N20
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_reg~7 (
// Equation(s):
// \CPU_inst|decode_unit0|I_reg~7_combout  = (\CPU_inst|PC0|decoder_rst~0_combout  & ((\CPU_inst|decode_unit0|prev_hazard~q  & (\CPU_inst|decode_unit0|I_alternate [9])) # (!\CPU_inst|decode_unit0|prev_hazard~q  & ((\p_cache_inst|Mux6~1_combout )))))

	.dataa(\CPU_inst|decode_unit0|prev_hazard~q ),
	.datab(\CPU_inst|decode_unit0|I_alternate [9]),
	.datac(\p_cache_inst|Mux6~1_combout ),
	.datad(\CPU_inst|PC0|decoder_rst~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg~7 .lut_mask = 16'hD800;
defparam \CPU_inst|decode_unit0|I_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N24
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_reg~8 (
// Equation(s):
// \CPU_inst|decode_unit0|I_reg~8_combout  = (\CPU_inst|decode_unit0|I_reg~7_combout  & (!\CPU_inst|PC0|take_branch~3_combout  & ((\CPU_inst|decode_unit0|prev_hazard~q ) # (!\p_cache_inst|p_cache_miss~combout ))))

	.dataa(\CPU_inst|decode_unit0|prev_hazard~q ),
	.datab(\CPU_inst|decode_unit0|I_reg~7_combout ),
	.datac(\p_cache_inst|p_cache_miss~combout ),
	.datad(\CPU_inst|PC0|take_branch~3_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg~8 .lut_mask = 16'h008C;
defparam \CPU_inst|decode_unit0|I_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N25
dffeas \CPU_inst|decode_unit0|I_reg[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|rotate_source_reg~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg[9] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y18_N21
dffeas \CPU_inst|decode_unit0|PC_I_field_reg[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|decode_unit0|I_reg [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|decode_unit0|PC_I_field_reg[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|PC_I_field_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|PC_I_field_reg[9] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|PC_I_field_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y11_N5
dffeas \CPU_inst|PC0|A_next_I[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|PC_reg [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_next_I [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_next_I[9] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_next_I[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N12
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I_alternate~6 (
// Equation(s):
// \CPU_inst|PC0|A_current_I_alternate~6_combout  = (\CPU_inst|PC0|prev_branch_taken~q  & (\CPU_inst|PC0|PC_reg [9])) # (!\CPU_inst|PC0|prev_branch_taken~q  & ((\CPU_inst|PC0|A_next_I [9])))

	.dataa(\CPU_inst|PC0|PC_reg [9]),
	.datab(\CPU_inst|PC0|A_next_I [9]),
	.datac(\CPU_inst|PC0|prev_branch_taken~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I_alternate~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate~6 .lut_mask = 16'hACAC;
defparam \CPU_inst|PC0|A_current_I_alternate~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N13
dffeas \CPU_inst|PC0|A_current_I_alternate[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I_alternate~6_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_current_I_alternate[15]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I_alternate [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate[9] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I_alternate[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N14
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I~3 (
// Equation(s):
// \CPU_inst|PC0|A_current_I~3_combout  = (\CPU_inst|PC0|prev_hazard~q  & (\CPU_inst|PC0|A_current_I_alternate [9])) # (!\CPU_inst|PC0|prev_hazard~q  & ((\CPU_inst|PC0|A_next_I [9])))

	.dataa(\CPU_inst|PC0|A_current_I_alternate [9]),
	.datab(\CPU_inst|PC0|A_next_I [9]),
	.datac(gnd),
	.datad(\CPU_inst|PC0|prev_hazard~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I~3 .lut_mask = 16'hAACC;
defparam \CPU_inst|PC0|A_current_I~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N15
dffeas \CPU_inst|PC0|A_current_I[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I~3_combout ),
	.asdata(\CPU_inst|PC0|PC_reg [9]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|prev_branch_taken~q ),
	.ena(\CPU_inst|PC0|A_pipe0[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I[9] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N24
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe0~5 (
// Equation(s):
// \CPU_inst|PC0|A_pipe0~5_combout  = (\CPU_inst|PC0|prev_branch_taken~q  & (\CPU_inst|PC0|PC_reg [9])) # (!\CPU_inst|PC0|prev_branch_taken~q  & ((\CPU_inst|PC0|A_current_I [9])))

	.dataa(\CPU_inst|PC0|PC_reg [9]),
	.datab(\CPU_inst|PC0|A_current_I [9]),
	.datac(\CPU_inst|PC0|prev_branch_taken~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe0~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0~5 .lut_mask = 16'hACAC;
defparam \CPU_inst|PC0|A_pipe0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N25
dffeas \CPU_inst|PC0|A_pipe0[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe0~5_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_pipe0[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe0 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0[9] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe0[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N30
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe1~0 (
// Equation(s):
// \CPU_inst|PC0|A_pipe1~0_combout  = (\CPU_inst|PC0|prev_branch_taken~q  & (\CPU_inst|PC0|PC_reg [9])) # (!\CPU_inst|PC0|prev_branch_taken~q  & ((\CPU_inst|PC0|A_pipe0 [9])))

	.dataa(\CPU_inst|PC0|PC_reg [9]),
	.datab(\CPU_inst|PC0|prev_branch_taken~q ),
	.datac(gnd),
	.datad(\CPU_inst|PC0|A_pipe0 [9]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1~0 .lut_mask = 16'hBB88;
defparam \CPU_inst|PC0|A_pipe1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N31
dffeas \CPU_inst|PC0|A_pipe1[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe1~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_pipe2[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1[9] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe1[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y12_N25
dffeas \CPU_inst|PC0|xec_return_addr[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_pipe1 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|XEC2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|xec_return_addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|xec_return_addr[9] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|xec_return_addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N24
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~23 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~23_combout  = (\CPU_inst|PC0|PC_reg[12]~21_combout  & (((\CPU_inst|PC0|PC_reg[12]~22_combout )))) # (!\CPU_inst|PC0|PC_reg[12]~21_combout  & ((\CPU_inst|PC0|PC_reg[12]~22_combout  & (\CPU_inst|decode_unit0|PC_I_field_reg [9])) # 
// (!\CPU_inst|PC0|PC_reg[12]~22_combout  & ((\CPU_inst|PC0|xec_return_addr [9])))))

	.dataa(\CPU_inst|PC0|PC_reg[12]~21_combout ),
	.datab(\CPU_inst|decode_unit0|PC_I_field_reg [9]),
	.datac(\CPU_inst|PC0|xec_return_addr [9]),
	.datad(\CPU_inst|PC0|PC_reg[12]~22_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~23_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~23 .lut_mask = 16'hEE50;
defparam \CPU_inst|PC0|PC_reg~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N24
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe2~0 (
// Equation(s):
// \CPU_inst|PC0|A_pipe2~0_combout  = (\CPU_inst|PC0|prev_branch_taken~q  & (\CPU_inst|PC0|PC_reg [9])) # (!\CPU_inst|PC0|prev_branch_taken~q  & ((\CPU_inst|PC0|A_pipe1 [9])))

	.dataa(\CPU_inst|PC0|PC_reg [9]),
	.datab(gnd),
	.datac(\CPU_inst|PC0|A_pipe1 [9]),
	.datad(\CPU_inst|PC0|prev_branch_taken~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe2~0 .lut_mask = 16'hAAF0;
defparam \CPU_inst|PC0|A_pipe2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N25
dffeas \CPU_inst|PC0|A_pipe2[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe2~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_pipe2[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe2[9] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe2[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N4
cycloneive_lcell_comb \CPU_inst|PC0|stack_in[9]~0 (
// Equation(s):
// \CPU_inst|PC0|stack_in[9]~0_combout  = (\CPU_inst|interrupt~q  & (\CPU_inst|PC0|A_pipe2 [9])) # (!\CPU_inst|interrupt~q  & ((\CPU_inst|PC0|A_pipe1 [9])))

	.dataa(\CPU_inst|interrupt~q ),
	.datab(\CPU_inst|PC0|A_pipe2 [9]),
	.datac(\CPU_inst|PC0|A_pipe1 [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|stack_in[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|stack_in[9]~0 .lut_mask = 16'hD8D8;
defparam \CPU_inst|PC0|stack_in[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y8_N5
dffeas \CPU_inst|PC0|cstack0|input_buf[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|stack_in[9]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|input_buf [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|input_buf[9] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|input_buf[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y5_N17
dffeas \CPU_inst|PC0|cstack0|stack_mem~25 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~429_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~25 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~25 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y8_N9
dffeas \CPU_inst|PC0|cstack0|stack_mem~57 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~57 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~57 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N16
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~258 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~258_combout  = (\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|address [2]) # ((\CPU_inst|PC0|cstack0|stack_mem~57_q )))) # (!\CPU_inst|PC0|cstack0|address [1] & (!\CPU_inst|PC0|cstack0|address [2] & 
// (\CPU_inst|PC0|cstack0|stack_mem~25_q )))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|address [2]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~25_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~57_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~258_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~258 .lut_mask = 16'hBA98;
defparam \CPU_inst|PC0|cstack0|stack_mem~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y5_N11
dffeas \CPU_inst|PC0|cstack0|stack_mem~121 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~431_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~121 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~121 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N24
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~89feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~89feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [9]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~89feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~89feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~89feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y5_N25
dffeas \CPU_inst|PC0|cstack0|stack_mem~89 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~89feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~89 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~89 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N10
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~259 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~259_combout  = (\CPU_inst|PC0|cstack0|stack_mem~258_combout  & (((\CPU_inst|PC0|cstack0|stack_mem~121_q )) # (!\CPU_inst|PC0|cstack0|address [2]))) # (!\CPU_inst|PC0|cstack0|stack_mem~258_combout  & 
// (\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|stack_mem~89_q ))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~258_combout ),
	.datab(\CPU_inst|PC0|cstack0|address [2]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~121_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~89_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~259_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~259 .lut_mask = 16'hE6A2;
defparam \CPU_inst|PC0|cstack0|stack_mem~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y7_N11
dffeas \CPU_inst|PC0|cstack0|stack_mem~9 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~437_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~9 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N24
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~41feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~41feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [9]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~41feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~41feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~41feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y7_N25
dffeas \CPU_inst|PC0|cstack0|stack_mem~41 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~41feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~435_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~41 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~41 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N10
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~260 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~260_combout  = (\CPU_inst|PC0|cstack0|address [2] & (\CPU_inst|PC0|cstack0|address [1])) # (!\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~41_q ))) # 
// (!\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|stack_mem~9_q ))))

	.dataa(\CPU_inst|PC0|cstack0|address [2]),
	.datab(\CPU_inst|PC0|cstack0|address [1]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~9_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~41_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~260_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~260 .lut_mask = 16'hDC98;
defparam \CPU_inst|PC0|cstack0|stack_mem~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y7_N19
dffeas \CPU_inst|PC0|cstack0|stack_mem~105 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~439_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~105 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~105 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N25
dffeas \CPU_inst|PC0|cstack0|stack_mem~73 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~433_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~73 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~73 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N18
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~261 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~261_combout  = (\CPU_inst|PC0|cstack0|stack_mem~260_combout  & (((\CPU_inst|PC0|cstack0|stack_mem~105_q )) # (!\CPU_inst|PC0|cstack0|address [2]))) # (!\CPU_inst|PC0|cstack0|stack_mem~260_combout  & 
// (\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|stack_mem~73_q ))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~260_combout ),
	.datab(\CPU_inst|PC0|cstack0|address [2]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~105_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~73_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~261_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~261 .lut_mask = 16'hE6A2;
defparam \CPU_inst|PC0|cstack0|stack_mem~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N28
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~262 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~262_combout  = (\CPU_inst|PC0|cstack0|address [3] & (((\CPU_inst|PC0|cstack0|address [0])))) # (!\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|stack_mem~259_combout )) # 
// (!\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~261_combout )))))

	.dataa(\CPU_inst|PC0|cstack0|address [3]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~259_combout ),
	.datac(\CPU_inst|PC0|cstack0|address [0]),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~261_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~262_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~262 .lut_mask = 16'hE5E0;
defparam \CPU_inst|PC0|cstack0|stack_mem~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y6_N9
dffeas \CPU_inst|PC0|cstack0|stack_mem~233 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~233_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~233 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~233 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N8
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~201feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~201feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [9]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~201feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~201feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~201feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y5_N9
dffeas \CPU_inst|PC0|cstack0|stack_mem~201 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~201feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~419_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~201_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~201 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~201 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y5_N17
dffeas \CPU_inst|PC0|cstack0|stack_mem~137 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~421_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~137_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~137 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~137 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N16
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~256 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~256_combout  = (\CPU_inst|PC0|cstack0|address [1] & (((\CPU_inst|PC0|cstack0|address [2])))) # (!\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|address [2] & (\CPU_inst|PC0|cstack0|stack_mem~201_q )) # 
// (!\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|stack_mem~137_q )))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~201_q ),
	.datab(\CPU_inst|PC0|cstack0|address [1]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~137_q ),
	.datad(\CPU_inst|PC0|cstack0|address [2]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~256_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~256 .lut_mask = 16'hEE30;
defparam \CPU_inst|PC0|cstack0|stack_mem~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y6_N5
dffeas \CPU_inst|PC0|cstack0|stack_mem~169 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~417_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~169_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~169 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~169 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N4
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~257 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~257_combout  = (\CPU_inst|PC0|cstack0|stack_mem~256_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~233_q ) # ((!\CPU_inst|PC0|cstack0|address [1])))) # (!\CPU_inst|PC0|cstack0|stack_mem~256_combout  & 
// (((\CPU_inst|PC0|cstack0|stack_mem~169_q  & \CPU_inst|PC0|cstack0|address [1]))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~233_q ),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~256_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~169_q ),
	.datad(\CPU_inst|PC0|cstack0|address [1]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~257_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~257 .lut_mask = 16'hB8CC;
defparam \CPU_inst|PC0|cstack0|stack_mem~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y5_N3
dffeas \CPU_inst|PC0|cstack0|stack_mem~153 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~445_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~153_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~153 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~153 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N2
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~217feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~217feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [9]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~217feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~217feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~217feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y5_N3
dffeas \CPU_inst|PC0|cstack0|stack_mem~217 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~217feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~443_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~217_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~217 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~217 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N2
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~263 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~263_combout  = (\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|address [2])) # (!\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|stack_mem~217_q ))) # 
// (!\CPU_inst|PC0|cstack0|address [2] & (\CPU_inst|PC0|cstack0|stack_mem~153_q ))))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|address [2]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~153_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~217_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~263_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~263 .lut_mask = 16'hDC98;
defparam \CPU_inst|PC0|cstack0|stack_mem~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y6_N25
dffeas \CPU_inst|PC0|cstack0|stack_mem~249 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~447_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~249_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~249 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~249 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N24
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~185feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~185feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [9]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~185feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~185feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~185feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y6_N25
dffeas \CPU_inst|PC0|cstack0|stack_mem~185 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~185feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~441_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~185_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~185 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~185 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N24
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~264 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~264_combout  = (\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~263_combout  & (\CPU_inst|PC0|cstack0|stack_mem~249_q )) # (!\CPU_inst|PC0|cstack0|stack_mem~263_combout  & 
// ((\CPU_inst|PC0|cstack0|stack_mem~185_q ))))) # (!\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|stack_mem~263_combout ))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~263_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~249_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~185_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~264_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~264 .lut_mask = 16'hE6C4;
defparam \CPU_inst|PC0|cstack0|stack_mem~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N8
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~265 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~265_combout  = (\CPU_inst|PC0|cstack0|stack_mem~262_combout  & (((\CPU_inst|PC0|cstack0|stack_mem~264_combout )) # (!\CPU_inst|PC0|cstack0|address [3]))) # (!\CPU_inst|PC0|cstack0|stack_mem~262_combout  & 
// (\CPU_inst|PC0|cstack0|address [3] & (\CPU_inst|PC0|cstack0|stack_mem~257_combout )))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~262_combout ),
	.datab(\CPU_inst|PC0|cstack0|address [3]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~257_combout ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~264_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~265_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~265 .lut_mask = 16'hEA62;
defparam \CPU_inst|PC0|cstack0|stack_mem~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y6_N9
dffeas \CPU_inst|PC0|cstack0|output_buf[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~265_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|output_buf [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|output_buf[9] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|output_buf[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N10
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~24 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~24_combout  = (\CPU_inst|PC0|PC_reg[12]~21_combout  & ((\CPU_inst|PC0|PC_reg~23_combout  & (\CPU_inst|PC0|cstack0|output_buf [9])) # (!\CPU_inst|PC0|PC_reg~23_combout  & ((\CPU_inst|PC0|Add1~18_combout ))))) # 
// (!\CPU_inst|PC0|PC_reg[12]~21_combout  & (\CPU_inst|PC0|PC_reg~23_combout ))

	.dataa(\CPU_inst|PC0|PC_reg[12]~21_combout ),
	.datab(\CPU_inst|PC0|PC_reg~23_combout ),
	.datac(\CPU_inst|PC0|cstack0|output_buf [9]),
	.datad(\CPU_inst|PC0|Add1~18_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~24_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~24 .lut_mask = 16'hE6C4;
defparam \CPU_inst|PC0|PC_reg~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N6
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~25 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~25_combout  = (\CPU_inst|PC0|always2~1_combout  & (((\CPU_inst|PC0|PC_reg[12]~20_combout ) # (\CPU_inst|PC0|A_pipe2 [9])))) # (!\CPU_inst|PC0|always2~1_combout  & (\CPU_inst|PC0|PC_reg~24_combout  & 
// (!\CPU_inst|PC0|PC_reg[12]~20_combout )))

	.dataa(\CPU_inst|PC0|always2~1_combout ),
	.datab(\CPU_inst|PC0|PC_reg~24_combout ),
	.datac(\CPU_inst|PC0|PC_reg[12]~20_combout ),
	.datad(\CPU_inst|PC0|A_pipe2 [9]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~25_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~25 .lut_mask = 16'hAEA4;
defparam \CPU_inst|PC0|PC_reg~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N8
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~26 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~26_combout  = (\CPU_inst|PC0|PC_reg[12]~20_combout  & ((\CPU_inst|PC0|PC_reg~25_combout  & ((\CPU_inst|reg_file0|a_data[1]~23_combout ))) # (!\CPU_inst|PC0|PC_reg~25_combout  & (\CPU_inst|PC0|A_miss_next [9])))) # 
// (!\CPU_inst|PC0|PC_reg[12]~20_combout  & (((\CPU_inst|PC0|PC_reg~25_combout ))))

	.dataa(\CPU_inst|PC0|PC_reg[12]~20_combout ),
	.datab(\CPU_inst|PC0|A_miss_next [9]),
	.datac(\CPU_inst|reg_file0|a_data[1]~23_combout ),
	.datad(\CPU_inst|PC0|PC_reg~25_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~26_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~26 .lut_mask = 16'hF588;
defparam \CPU_inst|PC0|PC_reg~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y14_N9
dffeas \CPU_inst|PC0|PC_reg[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|PC_reg~26_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\CPU_inst|interrupt~q ),
	.sload(gnd),
	.ena(\CPU_inst|PC0|always2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|PC_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg[9] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|PC_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y11_N17
dffeas \CPU_inst|PC0|A_miss[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_miss_next [9]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\CPU_inst|PC0|p_miss~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_miss [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss[9] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_miss[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N16
cycloneive_lcell_comb \CPU_inst|PC0|A[9]~0 (
// Equation(s):
// \CPU_inst|PC0|A[9]~0_combout  = (\CPU_inst|PC0|p_miss~q  & ((\CPU_inst|PC0|A_miss [9]))) # (!\CPU_inst|PC0|p_miss~q  & (\CPU_inst|PC0|PC_reg [9]))

	.dataa(\CPU_inst|PC0|p_miss~q ),
	.datab(\CPU_inst|PC0|PC_reg [9]),
	.datac(\CPU_inst|PC0|A_miss [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A[9]~0 .lut_mask = 16'hE4E4;
defparam \CPU_inst|PC0|A[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N4
cycloneive_lcell_comb \p_cache_inst|cache_address[7]~7 (
// Equation(s):
// \p_cache_inst|cache_address[7]~7_combout  = (\p_cache_inst|fetch_active~q  & ((\arbiter_inst|arbiter_p1_ready~q  & ((\p_cache_inst|CPU_address_hold [9]))) # (!\arbiter_inst|arbiter_p1_ready~q  & (\CPU_inst|PC0|A[9]~0_combout )))) # 
// (!\p_cache_inst|fetch_active~q  & (\CPU_inst|PC0|A[9]~0_combout ))

	.dataa(\CPU_inst|PC0|A[9]~0_combout ),
	.datab(\p_cache_inst|fetch_active~q ),
	.datac(\arbiter_inst|arbiter_p1_ready~q ),
	.datad(\p_cache_inst|CPU_address_hold [9]),
	.cin(gnd),
	.combout(\p_cache_inst|cache_address[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|cache_address[7]~7 .lut_mask = 16'hEA2A;
defparam \p_cache_inst|cache_address[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N18
cycloneive_lcell_comb \p_cache_inst|Mux13~0 (
// Equation(s):
// \p_cache_inst|Mux13~0_combout  = (\p_cache_inst|word_address [1] & (((\p_cache_inst|word_address [0])))) # (!\p_cache_inst|word_address [1] & ((\p_cache_inst|word_address [0] & (\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [18])) # 
// (!\p_cache_inst|word_address [0] & ((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [2])))))

	.dataa(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\p_cache_inst|word_address [1]),
	.datac(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [2]),
	.datad(\p_cache_inst|word_address [0]),
	.cin(gnd),
	.combout(\p_cache_inst|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Mux13~0 .lut_mask = 16'hEE30;
defparam \p_cache_inst|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N28
cycloneive_lcell_comb \p_cache_inst|Mux13~1 (
// Equation(s):
// \p_cache_inst|Mux13~1_combout  = (\p_cache_inst|Mux13~0_combout  & (((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [50])) # (!\p_cache_inst|word_address [1]))) # (!\p_cache_inst|Mux13~0_combout  & (\p_cache_inst|word_address [1] & 
// ((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [34]))))

	.dataa(\p_cache_inst|Mux13~0_combout ),
	.datab(\p_cache_inst|word_address [1]),
	.datac(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [50]),
	.datad(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [34]),
	.cin(gnd),
	.combout(\p_cache_inst|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Mux13~1 .lut_mask = 16'hE6A2;
defparam \p_cache_inst|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N16
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_alternate~11 (
// Equation(s):
// \CPU_inst|decode_unit0|I_alternate~11_combout  = (!\CPU_inst|PC0|take_branch~3_combout  & (!\CPU_inst|RST~q  & (!\CPU_inst|PC0|prev_branch_taken~q  & \p_cache_inst|Mux13~1_combout )))

	.dataa(\CPU_inst|PC0|take_branch~3_combout ),
	.datab(\CPU_inst|RST~q ),
	.datac(\CPU_inst|PC0|prev_branch_taken~q ),
	.datad(\p_cache_inst|Mux13~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_alternate~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate~11 .lut_mask = 16'h0100;
defparam \CPU_inst|decode_unit0|I_alternate~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N17
dffeas \CPU_inst|decode_unit0|I_alternate[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_alternate~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|I_alternate[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_alternate [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate[2] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_alternate[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N2
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_reg~6 (
// Equation(s):
// \CPU_inst|decode_unit0|I_reg~6_combout  = (!\CPU_inst|decode_unit0|I_reg[11]~0_combout  & ((\CPU_inst|decode_unit0|prev_hazard~q  & (\CPU_inst|decode_unit0|I_alternate [2])) # (!\CPU_inst|decode_unit0|prev_hazard~q  & ((\p_cache_inst|Mux13~1_combout )))))

	.dataa(\CPU_inst|decode_unit0|I_alternate [2]),
	.datab(\CPU_inst|decode_unit0|I_reg[11]~0_combout ),
	.datac(\CPU_inst|decode_unit0|prev_hazard~q ),
	.datad(\p_cache_inst|Mux13~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg~6 .lut_mask = 16'h2320;
defparam \CPU_inst|decode_unit0|I_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N3
dffeas \CPU_inst|decode_unit0|I_reg[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|rotate_source_reg~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg[2] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N16
cycloneive_lcell_comb \CPU_inst|decode_unit0|rotate_source_reg~0 (
// Equation(s):
// \CPU_inst|decode_unit0|rotate_source_reg~0_combout  = (\CPU_inst|decode_unit0|I_reg [4]) # ((\CPU_inst|decode_unit0|I_reg [1] & (\CPU_inst|decode_unit0|I_reg [0] & \CPU_inst|decode_unit0|I_reg [2])))

	.dataa(\CPU_inst|decode_unit0|I_reg [1]),
	.datab(\CPU_inst|decode_unit0|I_reg [0]),
	.datac(\CPU_inst|decode_unit0|I_reg [2]),
	.datad(\CPU_inst|decode_unit0|I_reg [4]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|rotate_source_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|rotate_source_reg~0 .lut_mask = 16'hFF80;
defparam \CPU_inst|decode_unit0|rotate_source_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N12
cycloneive_lcell_comb \CPU_inst|decode_unit0|rotate_source_reg~2 (
// Equation(s):
// \CPU_inst|decode_unit0|rotate_source_reg~2_combout  = (\CPU_inst|decode_unit0|I_reg [10] & (\CPU_inst|decode_unit0|I_reg [2] & (\CPU_inst|decode_unit0|I_reg [11] $ (!\CPU_inst|decode_unit0|I_reg [3])))) # (!\CPU_inst|decode_unit0|I_reg [10] & 
// (!\CPU_inst|decode_unit0|I_reg [2] & (\CPU_inst|decode_unit0|I_reg [11] $ (!\CPU_inst|decode_unit0|I_reg [3]))))

	.dataa(\CPU_inst|decode_unit0|I_reg [10]),
	.datab(\CPU_inst|decode_unit0|I_reg [2]),
	.datac(\CPU_inst|decode_unit0|I_reg [11]),
	.datad(\CPU_inst|decode_unit0|I_reg [3]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|rotate_source_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|rotate_source_reg~2 .lut_mask = 16'h9009;
defparam \CPU_inst|decode_unit0|rotate_source_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N10
cycloneive_lcell_comb \CPU_inst|decode_unit0|rotate_source_reg~4 (
// Equation(s):
// \CPU_inst|decode_unit0|rotate_source_reg~4_combout  = (!\CPU_inst|decode_unit0|I_reg [7] & (!\CPU_inst|decode_unit0|I_reg [6] & !\CPU_inst|decode_unit0|I_reg [5]))

	.dataa(\CPU_inst|decode_unit0|I_reg [7]),
	.datab(\CPU_inst|decode_unit0|I_reg [6]),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|I_reg [5]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|rotate_source_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|rotate_source_reg~4 .lut_mask = 16'h0011;
defparam \CPU_inst|decode_unit0|rotate_source_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N30
cycloneive_lcell_comb \CPU_inst|decode_unit0|rotate_source_reg~3 (
// Equation(s):
// \CPU_inst|decode_unit0|rotate_source_reg~3_combout  = (!\CPU_inst|decode_unit0|I_reg [14] & (!\CPU_inst|decode_unit0|I_reg [13] & (\CPU_inst|decode_unit0|I_reg [4] $ (!\CPU_inst|decode_unit0|I_reg [12]))))

	.dataa(\CPU_inst|decode_unit0|I_reg [4]),
	.datab(\CPU_inst|decode_unit0|I_reg [12]),
	.datac(\CPU_inst|decode_unit0|I_reg [14]),
	.datad(\CPU_inst|decode_unit0|I_reg [13]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|rotate_source_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|rotate_source_reg~3 .lut_mask = 16'h0009;
defparam \CPU_inst|decode_unit0|rotate_source_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N10
cycloneive_lcell_comb \CPU_inst|decode_unit0|rotate_source_reg~1 (
// Equation(s):
// \CPU_inst|decode_unit0|rotate_source_reg~1_combout  = (\CPU_inst|decode_unit0|I_reg [1] & (\CPU_inst|decode_unit0|I_reg [9] & (\CPU_inst|decode_unit0|I_reg [8] $ (!\CPU_inst|decode_unit0|I_reg [0])))) # (!\CPU_inst|decode_unit0|I_reg [1] & 
// (!\CPU_inst|decode_unit0|I_reg [9] & (\CPU_inst|decode_unit0|I_reg [8] $ (!\CPU_inst|decode_unit0|I_reg [0]))))

	.dataa(\CPU_inst|decode_unit0|I_reg [1]),
	.datab(\CPU_inst|decode_unit0|I_reg [8]),
	.datac(\CPU_inst|decode_unit0|I_reg [0]),
	.datad(\CPU_inst|decode_unit0|I_reg [9]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|rotate_source_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|rotate_source_reg~1 .lut_mask = 16'h8241;
defparam \CPU_inst|decode_unit0|rotate_source_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N0
cycloneive_lcell_comb \CPU_inst|decode_unit0|rotate_source_reg~5 (
// Equation(s):
// \CPU_inst|decode_unit0|rotate_source_reg~5_combout  = (\CPU_inst|decode_unit0|rotate_source_reg~2_combout  & (\CPU_inst|decode_unit0|rotate_source_reg~4_combout  & (\CPU_inst|decode_unit0|rotate_source_reg~3_combout  & 
// \CPU_inst|decode_unit0|rotate_source_reg~1_combout )))

	.dataa(\CPU_inst|decode_unit0|rotate_source_reg~2_combout ),
	.datab(\CPU_inst|decode_unit0|rotate_source_reg~4_combout ),
	.datac(\CPU_inst|decode_unit0|rotate_source_reg~3_combout ),
	.datad(\CPU_inst|decode_unit0|rotate_source_reg~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|rotate_source_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|rotate_source_reg~5 .lut_mask = 16'h8000;
defparam \CPU_inst|decode_unit0|rotate_source_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N18
cycloneive_lcell_comb \CPU_inst|decode_unit0|rotate_source_reg~6 (
// Equation(s):
// \CPU_inst|decode_unit0|rotate_source_reg~6_combout  = (\CPU_inst|decode_unit0|I_reg [15] & (((!\CPU_inst|decode_unit0|I_reg [14])))) # (!\CPU_inst|decode_unit0|I_reg [15] & ((\CPU_inst|decode_unit0|rotate_source_reg~0_combout ) # 
// ((!\CPU_inst|decode_unit0|rotate_source_reg~5_combout ))))

	.dataa(\CPU_inst|decode_unit0|I_reg [15]),
	.datab(\CPU_inst|decode_unit0|rotate_source_reg~0_combout ),
	.datac(\CPU_inst|decode_unit0|I_reg [14]),
	.datad(\CPU_inst|decode_unit0|rotate_source_reg~5_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|rotate_source_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|rotate_source_reg~6 .lut_mask = 16'h4E5F;
defparam \CPU_inst|decode_unit0|rotate_source_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N8
cycloneive_lcell_comb \CPU_inst|decode_unit0|RC_reg~0 (
// Equation(s):
// \CPU_inst|decode_unit0|RC_reg~0_combout  = (\CPU_inst|PC0|decoder_rst~combout  & (\CPU_inst|decode_unit0|rotate_source_reg~6_combout  & \CPU_inst|decode_unit0|I_reg [12]))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|decoder_rst~combout ),
	.datac(\CPU_inst|decode_unit0|rotate_source_reg~6_combout ),
	.datad(\CPU_inst|decode_unit0|I_reg [12]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|RC_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|RC_reg~0 .lut_mask = 16'hC000;
defparam \CPU_inst|decode_unit0|RC_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N9
dffeas \CPU_inst|decode_unit0|RC_reg (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|RC_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|rotate_source_reg~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|RC_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|RC_reg .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|RC_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N20
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I_alternate[15]~2 (
// Equation(s):
// \CPU_inst|PC0|A_current_I_alternate[15]~2_combout  = (\CPU_inst|PC0|A_current_I_alternate[15]~1_combout  & ((\CPU_inst|PC0|prev_hazard~q ) # ((!\CPU_inst|hazard_unit0|hazard~11_combout ) # (!\CPU_inst|decode_unit0|RC_reg~q ))))

	.dataa(\CPU_inst|PC0|A_current_I_alternate[15]~1_combout ),
	.datab(\CPU_inst|PC0|prev_hazard~q ),
	.datac(\CPU_inst|decode_unit0|RC_reg~q ),
	.datad(\CPU_inst|hazard_unit0|hazard~11_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I_alternate[15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate[15]~2 .lut_mask = 16'h8AAA;
defparam \CPU_inst|PC0|A_current_I_alternate[15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N8
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I_alternate[15]~3 (
// Equation(s):
// \CPU_inst|PC0|A_current_I_alternate[15]~3_combout  = ((!\CPU_inst|PC0|prev_hazard~q  & ((!\CPU_inst|PC0|stack_pop~3_combout ) # (!\CPU_inst|hazard_unit0|hazard~5_combout )))) # (!\CPU_inst|PC0|A_current_I_alternate[15]~2_combout )

	.dataa(\CPU_inst|hazard_unit0|hazard~5_combout ),
	.datab(\CPU_inst|PC0|stack_pop~3_combout ),
	.datac(\CPU_inst|PC0|A_current_I_alternate[15]~2_combout ),
	.datad(\CPU_inst|PC0|prev_hazard~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I_alternate[15]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate[15]~3 .lut_mask = 16'h0F7F;
defparam \CPU_inst|PC0|A_current_I_alternate[15]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N27
dffeas \CPU_inst|PC0|A_current_I_alternate[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I_alternate~15_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_current_I_alternate[15]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I_alternate [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate[8] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I_alternate[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N12
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I~12 (
// Equation(s):
// \CPU_inst|PC0|A_current_I~12_combout  = (\CPU_inst|PC0|prev_hazard~q  & ((\CPU_inst|PC0|A_current_I_alternate [8]))) # (!\CPU_inst|PC0|prev_hazard~q  & (\CPU_inst|PC0|A_next_I [8]))

	.dataa(\CPU_inst|PC0|prev_hazard~q ),
	.datab(\CPU_inst|PC0|A_next_I [8]),
	.datac(gnd),
	.datad(\CPU_inst|PC0|A_current_I_alternate [8]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I~12 .lut_mask = 16'hEE44;
defparam \CPU_inst|PC0|A_current_I~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N13
dffeas \CPU_inst|PC0|A_current_I[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I~12_combout ),
	.asdata(\CPU_inst|PC0|PC_reg [8]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|prev_branch_taken~q ),
	.ena(\CPU_inst|PC0|A_pipe0[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I[8] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N16
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe0~14 (
// Equation(s):
// \CPU_inst|PC0|A_pipe0~14_combout  = (\CPU_inst|PC0|prev_branch_taken~q  & (\CPU_inst|PC0|PC_reg [8])) # (!\CPU_inst|PC0|prev_branch_taken~q  & ((\CPU_inst|PC0|A_current_I [8])))

	.dataa(\CPU_inst|PC0|prev_branch_taken~q ),
	.datab(gnd),
	.datac(\CPU_inst|PC0|PC_reg [8]),
	.datad(\CPU_inst|PC0|A_current_I [8]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe0~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0~14 .lut_mask = 16'hF5A0;
defparam \CPU_inst|PC0|A_pipe0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N17
dffeas \CPU_inst|PC0|A_pipe0[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe0~14_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_pipe0[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe0 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0[8] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe0[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N28
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe1~12 (
// Equation(s):
// \CPU_inst|PC0|A_pipe1~12_combout  = (\CPU_inst|PC0|prev_branch_taken~q  & (\CPU_inst|PC0|PC_reg [8])) # (!\CPU_inst|PC0|prev_branch_taken~q  & ((\CPU_inst|PC0|A_pipe0 [8])))

	.dataa(\CPU_inst|PC0|PC_reg [8]),
	.datab(gnd),
	.datac(\CPU_inst|PC0|prev_branch_taken~q ),
	.datad(\CPU_inst|PC0|A_pipe0 [8]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe1~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1~12 .lut_mask = 16'hAFA0;
defparam \CPU_inst|PC0|A_pipe1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N29
dffeas \CPU_inst|PC0|A_pipe1[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe1~12_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_pipe2[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1[8] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe1[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N10
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe2~8 (
// Equation(s):
// \CPU_inst|PC0|A_pipe2~8_combout  = (\CPU_inst|PC0|prev_branch_taken~q  & (\CPU_inst|PC0|PC_reg [8])) # (!\CPU_inst|PC0|prev_branch_taken~q  & ((\CPU_inst|PC0|A_pipe1 [8])))

	.dataa(\CPU_inst|PC0|PC_reg [8]),
	.datab(gnd),
	.datac(\CPU_inst|PC0|prev_branch_taken~q ),
	.datad(\CPU_inst|PC0|A_pipe1 [8]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe2~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe2~8 .lut_mask = 16'hAFA0;
defparam \CPU_inst|PC0|A_pipe2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N11
dffeas \CPU_inst|PC0|A_pipe2[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe2~8_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_pipe2[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe2[8] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe2[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N22
cycloneive_lcell_comb \CPU_inst|PC0|stack_in[8]~12 (
// Equation(s):
// \CPU_inst|PC0|stack_in[8]~12_combout  = (\CPU_inst|interrupt~q  & ((\CPU_inst|PC0|A_pipe2 [8]))) # (!\CPU_inst|interrupt~q  & (\CPU_inst|PC0|A_pipe1 [8]))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|A_pipe1 [8]),
	.datac(\CPU_inst|PC0|A_pipe2 [8]),
	.datad(\CPU_inst|interrupt~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|stack_in[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|stack_in[8]~12 .lut_mask = 16'hF0CC;
defparam \CPU_inst|PC0|stack_in[8]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N23
dffeas \CPU_inst|PC0|cstack0|input_buf[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|stack_in[8]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|input_buf [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|input_buf[8] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|input_buf[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y6_N19
dffeas \CPU_inst|PC0|cstack0|stack_mem~40 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~435_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~40 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~40 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y5_N9
dffeas \CPU_inst|PC0|cstack0|stack_mem~8 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~437_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~8 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N8
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~380 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~380_combout  = (\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~40_q ) # ((\CPU_inst|PC0|cstack0|address [2])))) # (!\CPU_inst|PC0|cstack0|address [1] & (((\CPU_inst|PC0|cstack0|stack_mem~8_q  & 
// !\CPU_inst|PC0|cstack0|address [2]))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~40_q ),
	.datab(\CPU_inst|PC0|cstack0|address [1]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~8_q ),
	.datad(\CPU_inst|PC0|cstack0|address [2]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~380_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~380 .lut_mask = 16'hCCB8;
defparam \CPU_inst|PC0|cstack0|stack_mem~380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y7_N9
dffeas \CPU_inst|PC0|cstack0|stack_mem~72 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~433_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~72 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~72 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N27
dffeas \CPU_inst|PC0|cstack0|stack_mem~104 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~439_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~104 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~104 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N26
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~381 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~381_combout  = (\CPU_inst|PC0|cstack0|stack_mem~380_combout  & (((\CPU_inst|PC0|cstack0|stack_mem~104_q ) # (!\CPU_inst|PC0|cstack0|address [2])))) # (!\CPU_inst|PC0|cstack0|stack_mem~380_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~72_q  & ((\CPU_inst|PC0|cstack0|address [2]))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~380_combout ),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~72_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~104_q ),
	.datad(\CPU_inst|PC0|cstack0|address [2]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~381_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~381 .lut_mask = 16'hE4AA;
defparam \CPU_inst|PC0|cstack0|stack_mem~381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N8
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~56feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~56feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [8]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~56feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~56feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~56feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y8_N9
dffeas \CPU_inst|PC0|cstack0|stack_mem~56 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~56feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~56 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~56 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y8_N7
dffeas \CPU_inst|PC0|cstack0|stack_mem~24 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~429_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~24 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~24 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N6
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~378 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~378_combout  = (\CPU_inst|PC0|cstack0|address [2] & (((\CPU_inst|PC0|cstack0|address [1])))) # (!\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|stack_mem~56_q )) # 
// (!\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~24_q )))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~56_q ),
	.datab(\CPU_inst|PC0|cstack0|address [2]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~24_q ),
	.datad(\CPU_inst|PC0|cstack0|address [1]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~378_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~378 .lut_mask = 16'hEE30;
defparam \CPU_inst|PC0|cstack0|stack_mem~378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N10
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~88feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~88feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [8]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~88feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~88feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~88feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y8_N11
dffeas \CPU_inst|PC0|cstack0|stack_mem~88 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~88feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~88 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~88 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y8_N19
dffeas \CPU_inst|PC0|cstack0|stack_mem~120 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~431_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~120 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~120 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N18
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~379 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~379_combout  = (\CPU_inst|PC0|cstack0|stack_mem~378_combout  & (((\CPU_inst|PC0|cstack0|stack_mem~120_q ) # (!\CPU_inst|PC0|cstack0|address [2])))) # (!\CPU_inst|PC0|cstack0|stack_mem~378_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~88_q  & ((\CPU_inst|PC0|cstack0|address [2]))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~378_combout ),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~88_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~120_q ),
	.datad(\CPU_inst|PC0|cstack0|address [2]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~379_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~379 .lut_mask = 16'hE4AA;
defparam \CPU_inst|PC0|cstack0|stack_mem~379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N2
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~382 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~382_combout  = (\CPU_inst|PC0|cstack0|address [0] & (((\CPU_inst|PC0|cstack0|stack_mem~379_combout ) # (\CPU_inst|PC0|cstack0|address [3])))) # (!\CPU_inst|PC0|cstack0|address [0] & 
// (\CPU_inst|PC0|cstack0|stack_mem~381_combout  & ((!\CPU_inst|PC0|cstack0|address [3]))))

	.dataa(\CPU_inst|PC0|cstack0|address [0]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~381_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~379_combout ),
	.datad(\CPU_inst|PC0|cstack0|address [3]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~382_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~382 .lut_mask = 16'hAAE4;
defparam \CPU_inst|PC0|cstack0|stack_mem~382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N24
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~200feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~200feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [8]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~200feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~200feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~200feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y5_N25
dffeas \CPU_inst|PC0|cstack0|stack_mem~200 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~200feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~419_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~200_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~200 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~200 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y5_N7
dffeas \CPU_inst|PC0|cstack0|stack_mem~136 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~421_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~136_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~136 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~136 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N6
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~376 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~376_combout  = (\CPU_inst|PC0|cstack0|address [1] & (((\CPU_inst|PC0|cstack0|address [2])))) # (!\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|address [2] & (\CPU_inst|PC0|cstack0|stack_mem~200_q )) # 
// (!\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|stack_mem~136_q )))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~200_q ),
	.datab(\CPU_inst|PC0|cstack0|address [1]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~136_q ),
	.datad(\CPU_inst|PC0|cstack0|address [2]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~376_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~376 .lut_mask = 16'hEE30;
defparam \CPU_inst|PC0|cstack0|stack_mem~376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y6_N9
dffeas \CPU_inst|PC0|cstack0|stack_mem~168 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~417_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~168_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~168 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~168 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N24
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~232feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~232feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [8]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~232feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~232feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~232feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y8_N25
dffeas \CPU_inst|PC0|cstack0|stack_mem~232 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~232feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~232_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~232 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~232 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N8
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~377 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~377_combout  = (\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~376_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~232_q ))) # (!\CPU_inst|PC0|cstack0|stack_mem~376_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~168_q )))) # (!\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|stack_mem~376_combout ))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~376_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~168_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~232_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~377_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~377 .lut_mask = 16'hEC64;
defparam \CPU_inst|PC0|cstack0|stack_mem~377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y6_N5
dffeas \CPU_inst|PC0|cstack0|stack_mem~184 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~441_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~184_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~184 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~184 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y6_N21
dffeas \CPU_inst|PC0|cstack0|stack_mem~248 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~447_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~248_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~248 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~248 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y9_N1
dffeas \CPU_inst|PC0|cstack0|stack_mem~216 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~443_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~216_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~216 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~216 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y9_N19
dffeas \CPU_inst|PC0|cstack0|stack_mem~152 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~445_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~152_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~152 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~152 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N18
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~383 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~383_combout  = (\CPU_inst|PC0|cstack0|address [1] & (((\CPU_inst|PC0|cstack0|address [2])))) # (!\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|address [2] & (\CPU_inst|PC0|cstack0|stack_mem~216_q )) # 
// (!\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|stack_mem~152_q )))))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~216_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~152_q ),
	.datad(\CPU_inst|PC0|cstack0|address [2]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~383_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~383 .lut_mask = 16'hEE50;
defparam \CPU_inst|PC0|cstack0|stack_mem~383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N20
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~384 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~384_combout  = (\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~383_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~248_q ))) # (!\CPU_inst|PC0|cstack0|stack_mem~383_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~184_q )))) # (!\CPU_inst|PC0|cstack0|address [1] & (((\CPU_inst|PC0|cstack0|stack_mem~383_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~184_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~248_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~383_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~384_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~384 .lut_mask = 16'hF588;
defparam \CPU_inst|PC0|cstack0|stack_mem~384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N26
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~385 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~385_combout  = (\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|stack_mem~382_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~384_combout ))) # (!\CPU_inst|PC0|cstack0|stack_mem~382_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~377_combout )))) # (!\CPU_inst|PC0|cstack0|address [3] & (\CPU_inst|PC0|cstack0|stack_mem~382_combout ))

	.dataa(\CPU_inst|PC0|cstack0|address [3]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~382_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~377_combout ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~384_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~385_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~385 .lut_mask = 16'hEC64;
defparam \CPU_inst|PC0|cstack0|stack_mem~385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y6_N27
dffeas \CPU_inst|PC0|cstack0|output_buf[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~385_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|output_buf [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|output_buf[8] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|output_buf[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y14_N29
dffeas \CPU_inst|PC0|xec_return_addr[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_pipe1 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|XEC2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|xec_return_addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|xec_return_addr[8] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|xec_return_addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N28
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~74 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~74_combout  = (\CPU_inst|PC0|PC_reg[12]~22_combout  & ((\CPU_inst|PC0|PC_reg[12]~21_combout ) # ((\CPU_inst|decode_unit0|PC_I_field_reg [8])))) # (!\CPU_inst|PC0|PC_reg[12]~22_combout  & (!\CPU_inst|PC0|PC_reg[12]~21_combout  & 
// (\CPU_inst|PC0|xec_return_addr [8])))

	.dataa(\CPU_inst|PC0|PC_reg[12]~22_combout ),
	.datab(\CPU_inst|PC0|PC_reg[12]~21_combout ),
	.datac(\CPU_inst|PC0|xec_return_addr [8]),
	.datad(\CPU_inst|decode_unit0|PC_I_field_reg [8]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~74_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~74 .lut_mask = 16'hBA98;
defparam \CPU_inst|PC0|PC_reg~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N4
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~75 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~75_combout  = (\CPU_inst|PC0|PC_reg[12]~21_combout  & ((\CPU_inst|PC0|PC_reg~74_combout  & (\CPU_inst|PC0|cstack0|output_buf [8])) # (!\CPU_inst|PC0|PC_reg~74_combout  & ((\CPU_inst|PC0|Add1~16_combout ))))) # 
// (!\CPU_inst|PC0|PC_reg[12]~21_combout  & (((\CPU_inst|PC0|PC_reg~74_combout ))))

	.dataa(\CPU_inst|PC0|PC_reg[12]~21_combout ),
	.datab(\CPU_inst|PC0|cstack0|output_buf [8]),
	.datac(\CPU_inst|PC0|Add1~16_combout ),
	.datad(\CPU_inst|PC0|PC_reg~74_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~75_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~75 .lut_mask = 16'hDDA0;
defparam \CPU_inst|PC0|PC_reg~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N6
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~76 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~76_combout  = (\CPU_inst|PC0|always2~1_combout  & ((\CPU_inst|PC0|PC_reg[12]~20_combout ) # ((\CPU_inst|PC0|A_pipe2 [8])))) # (!\CPU_inst|PC0|always2~1_combout  & (!\CPU_inst|PC0|PC_reg[12]~20_combout  & 
// (\CPU_inst|PC0|PC_reg~75_combout )))

	.dataa(\CPU_inst|PC0|always2~1_combout ),
	.datab(\CPU_inst|PC0|PC_reg[12]~20_combout ),
	.datac(\CPU_inst|PC0|PC_reg~75_combout ),
	.datad(\CPU_inst|PC0|A_pipe2 [8]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~76_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~76 .lut_mask = 16'hBA98;
defparam \CPU_inst|PC0|PC_reg~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N19
dffeas \CPU_inst|PC0|A_miss_next[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|PC_reg [8]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\CPU_inst|PC0|p_miss~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_miss_next [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss_next[8] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_miss_next[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N14
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~77 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~77_combout  = (\CPU_inst|PC0|PC_reg~76_combout  & (((\CPU_inst|reg_file0|a_data[0]~14_combout ) # (!\CPU_inst|PC0|PC_reg[12]~20_combout )))) # (!\CPU_inst|PC0|PC_reg~76_combout  & (\CPU_inst|PC0|A_miss_next [8] & 
// ((\CPU_inst|PC0|PC_reg[12]~20_combout ))))

	.dataa(\CPU_inst|PC0|PC_reg~76_combout ),
	.datab(\CPU_inst|PC0|A_miss_next [8]),
	.datac(\CPU_inst|reg_file0|a_data[0]~14_combout ),
	.datad(\CPU_inst|PC0|PC_reg[12]~20_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~77_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~77 .lut_mask = 16'hE4AA;
defparam \CPU_inst|PC0|PC_reg~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N15
dffeas \CPU_inst|PC0|PC_reg[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|PC_reg~77_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\CPU_inst|interrupt~q ),
	.sload(gnd),
	.ena(\CPU_inst|PC0|always2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|PC_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg[8] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|PC_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N23
dffeas \CPU_inst|PC0|A_miss[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_miss_next [8]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\CPU_inst|PC0|p_miss~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_miss [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss[8] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_miss[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N22
cycloneive_lcell_comb \CPU_inst|PC0|A[8]~12 (
// Equation(s):
// \CPU_inst|PC0|A[8]~12_combout  = (\CPU_inst|PC0|p_miss~q  & ((\CPU_inst|PC0|A_miss [8]))) # (!\CPU_inst|PC0|p_miss~q  & (\CPU_inst|PC0|PC_reg [8]))

	.dataa(\CPU_inst|PC0|PC_reg [8]),
	.datab(gnd),
	.datac(\CPU_inst|PC0|A_miss [8]),
	.datad(\CPU_inst|PC0|p_miss~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A[8]~12 .lut_mask = 16'hF0AA;
defparam \CPU_inst|PC0|A[8]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N13
dffeas \p_cache_inst|CPU_address_hold[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\p_cache_inst|CPU_address_hold[8]~26_combout ),
	.asdata(\CPU_inst|PC0|A[8]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MSC_inst|p1_reset~combout ),
	.sload(!\p_cache_inst|reset_active~q ),
	.ena(\p_cache_inst|CPU_address_hold[2]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_cache_inst|CPU_address_hold [8]),
	.prn(vcc));
// synopsys translate_off
defparam \p_cache_inst|CPU_address_hold[8] .is_wysiwyg = "true";
defparam \p_cache_inst|CPU_address_hold[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N10
cycloneive_lcell_comb \p_cache_inst|cache_address[6]~6 (
// Equation(s):
// \p_cache_inst|cache_address[6]~6_combout  = (\arbiter_inst|arbiter_p1_ready~q  & ((\p_cache_inst|fetch_active~q  & (\p_cache_inst|CPU_address_hold [8])) # (!\p_cache_inst|fetch_active~q  & ((\CPU_inst|PC0|A[8]~12_combout ))))) # 
// (!\arbiter_inst|arbiter_p1_ready~q  & (((\CPU_inst|PC0|A[8]~12_combout ))))

	.dataa(\arbiter_inst|arbiter_p1_ready~q ),
	.datab(\p_cache_inst|CPU_address_hold [8]),
	.datac(\CPU_inst|PC0|A[8]~12_combout ),
	.datad(\p_cache_inst|fetch_active~q ),
	.cin(gnd),
	.combout(\p_cache_inst|cache_address[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|cache_address[6]~6 .lut_mask = 16'hD8F0;
defparam \p_cache_inst|cache_address[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N22
cycloneive_lcell_comb \p_cache_inst|Mux15~0 (
// Equation(s):
// \p_cache_inst|Mux15~0_combout  = (\p_cache_inst|word_address [1] & (((\p_cache_inst|word_address [0])))) # (!\p_cache_inst|word_address [1] & ((\p_cache_inst|word_address [0] & ((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [16]))) # 
// (!\p_cache_inst|word_address [0] & (\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [0]))))

	.dataa(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [0]),
	.datab(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [16]),
	.datac(\p_cache_inst|word_address [1]),
	.datad(\p_cache_inst|word_address [0]),
	.cin(gnd),
	.combout(\p_cache_inst|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Mux15~0 .lut_mask = 16'hFC0A;
defparam \p_cache_inst|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N8
cycloneive_lcell_comb \p_cache_inst|Mux15~1 (
// Equation(s):
// \p_cache_inst|Mux15~1_combout  = (\p_cache_inst|Mux15~0_combout  & (((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [48])) # (!\p_cache_inst|word_address [1]))) # (!\p_cache_inst|Mux15~0_combout  & (\p_cache_inst|word_address [1] & 
// ((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [32]))))

	.dataa(\p_cache_inst|Mux15~0_combout ),
	.datab(\p_cache_inst|word_address [1]),
	.datac(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [48]),
	.datad(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [32]),
	.cin(gnd),
	.combout(\p_cache_inst|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Mux15~1 .lut_mask = 16'hE6A2;
defparam \p_cache_inst|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N28
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_alternate~9 (
// Equation(s):
// \CPU_inst|decode_unit0|I_alternate~9_combout  = (!\CPU_inst|PC0|prev_branch_taken~q  & (!\CPU_inst|RST~q  & (\p_cache_inst|Mux15~1_combout  & !\CPU_inst|PC0|take_branch~3_combout )))

	.dataa(\CPU_inst|PC0|prev_branch_taken~q ),
	.datab(\CPU_inst|RST~q ),
	.datac(\p_cache_inst|Mux15~1_combout ),
	.datad(\CPU_inst|PC0|take_branch~3_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_alternate~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate~9 .lut_mask = 16'h0010;
defparam \CPU_inst|decode_unit0|I_alternate~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N29
dffeas \CPU_inst|decode_unit0|I_alternate[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_alternate~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|I_alternate[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_alternate [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate[0] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_alternate[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N12
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_reg~4 (
// Equation(s):
// \CPU_inst|decode_unit0|I_reg~4_combout  = (!\CPU_inst|decode_unit0|I_reg[11]~0_combout  & ((\CPU_inst|decode_unit0|prev_hazard~q  & (\CPU_inst|decode_unit0|I_alternate [0])) # (!\CPU_inst|decode_unit0|prev_hazard~q  & ((\p_cache_inst|Mux15~1_combout )))))

	.dataa(\CPU_inst|decode_unit0|I_reg[11]~0_combout ),
	.datab(\CPU_inst|decode_unit0|I_alternate [0]),
	.datac(\p_cache_inst|Mux15~1_combout ),
	.datad(\CPU_inst|decode_unit0|prev_hazard~q ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg~4 .lut_mask = 16'h4450;
defparam \CPU_inst|decode_unit0|I_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N13
dffeas \CPU_inst|decode_unit0|I_reg[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|rotate_source_reg~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg[0] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N28
cycloneive_lcell_comb \CPU_inst|decode_unit0|dest_waddr_reg~0 (
// Equation(s):
// \CPU_inst|decode_unit0|dest_waddr_reg~0_combout  = (\CPU_inst|decode_unit0|I_reg [14] & ((\CPU_inst|decode_unit0|I_reg [15] & (\CPU_inst|decode_unit0|I_reg [8])) # (!\CPU_inst|decode_unit0|I_reg [15] & ((\CPU_inst|decode_unit0|I_reg [0]))))) # 
// (!\CPU_inst|decode_unit0|I_reg [14] & (((\CPU_inst|decode_unit0|I_reg [0]))))

	.dataa(\CPU_inst|decode_unit0|I_reg [14]),
	.datab(\CPU_inst|decode_unit0|I_reg [15]),
	.datac(\CPU_inst|decode_unit0|I_reg [8]),
	.datad(\CPU_inst|decode_unit0|I_reg [0]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|dest_waddr_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|dest_waddr_reg~0 .lut_mask = 16'hF780;
defparam \CPU_inst|decode_unit0|dest_waddr_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N29
dffeas \CPU_inst|decode_unit0|dest_waddr_reg[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|dest_waddr_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|PC_I_field_reg[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|dest_waddr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|dest_waddr_reg[0] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|dest_waddr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y17_N17
dffeas \CPU_inst|dest_waddr1[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|decode_unit0|dest_waddr_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|dest_waddr1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|dest_waddr1[0] .is_wysiwyg = "true";
defparam \CPU_inst|dest_waddr1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N26
cycloneive_lcell_comb \CPU_inst|dest_waddr2[0]~feeder (
// Equation(s):
// \CPU_inst|dest_waddr2[0]~feeder_combout  = \CPU_inst|dest_waddr1 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|dest_waddr1 [0]),
	.cin(gnd),
	.combout(\CPU_inst|dest_waddr2[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|dest_waddr2[0]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|dest_waddr2[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N27
dffeas \CPU_inst|dest_waddr2[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|dest_waddr2[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|dest_waddr2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|dest_waddr2[0] .is_wysiwyg = "true";
defparam \CPU_inst|dest_waddr2[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y17_N1
dffeas \CPU_inst|dest_waddr3[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|dest_waddr2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|dest_waddr3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|dest_waddr3[0] .is_wysiwyg = "true";
defparam \CPU_inst|dest_waddr3[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y21_N7
dffeas \CPU_inst|dest_waddr4[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|dest_waddr3 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|dest_waddr4 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|dest_waddr4[0] .is_wysiwyg = "true";
defparam \CPU_inst|dest_waddr4[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N12
cycloneive_lcell_comb \CPU_inst|reg_file0|aux_forward~0 (
// Equation(s):
// \CPU_inst|reg_file0|aux_forward~0_combout  = (!\CPU_inst|dest_waddr4 [3] & (!\CPU_inst|dest_waddr4 [1] & (!\CPU_inst|dest_waddr4 [0] & !\CPU_inst|dest_waddr4 [2])))

	.dataa(\CPU_inst|dest_waddr4 [3]),
	.datab(\CPU_inst|dest_waddr4 [1]),
	.datac(\CPU_inst|dest_waddr4 [0]),
	.datad(\CPU_inst|dest_waddr4 [2]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|aux_forward~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|aux_forward~0 .lut_mask = 16'h0001;
defparam \CPU_inst|reg_file0|aux_forward~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N22
cycloneive_lcell_comb \CPU_inst|alu_b_mux_out[0]~2 (
// Equation(s):
// \CPU_inst|alu_b_mux_out[0]~2_combout  = (\CPU_inst|regf_wren4~q  & (\CPU_inst|reg_file0|aux_forward~0_combout  & !\CPU_inst|alu_b_source3~q ))

	.dataa(\CPU_inst|regf_wren4~q ),
	.datab(gnd),
	.datac(\CPU_inst|reg_file0|aux_forward~0_combout ),
	.datad(\CPU_inst|alu_b_source3~q ),
	.cin(gnd),
	.combout(\CPU_inst|alu_b_mux_out[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_b_mux_out[0]~2 .lut_mask = 16'h00A0;
defparam \CPU_inst|alu_b_mux_out[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N0
cycloneive_lcell_comb \CPU_inst|alu_I_field1~1 (
// Equation(s):
// \CPU_inst|alu_I_field1~1_combout  = (\CPU_inst|PC0|stack_pop~2_combout  & (\CPU_inst|hazard_unit0|hazard~12_combout  & (!\CPU_inst|PC0|take_branch~3_combout  & \CPU_inst|decode_unit0|PC_I_field_reg [3])))

	.dataa(\CPU_inst|PC0|stack_pop~2_combout ),
	.datab(\CPU_inst|hazard_unit0|hazard~12_combout ),
	.datac(\CPU_inst|PC0|take_branch~3_combout ),
	.datad(\CPU_inst|decode_unit0|PC_I_field_reg [3]),
	.cin(gnd),
	.combout(\CPU_inst|alu_I_field1~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_I_field1~1 .lut_mask = 16'h0800;
defparam \CPU_inst|alu_I_field1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N1
dffeas \CPU_inst|alu_I_field1[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|alu_I_field1~1_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_I_field1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_I_field1[3] .is_wysiwyg = "true";
defparam \CPU_inst|alu_I_field1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N22
cycloneive_lcell_comb \CPU_inst|alu_I_field2~17 (
// Equation(s):
// \CPU_inst|alu_I_field2~17_combout  = (\CPU_inst|alu_I_field1 [3] & (!\CPU_inst|interrupt~q  & (!\CPU_inst|CALL2~q  & \CPU_inst|PC0|stack_pop~3_combout )))

	.dataa(\CPU_inst|alu_I_field1 [3]),
	.datab(\CPU_inst|interrupt~q ),
	.datac(\CPU_inst|CALL2~q ),
	.datad(\CPU_inst|PC0|stack_pop~3_combout ),
	.cin(gnd),
	.combout(\CPU_inst|alu_I_field2~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_I_field2~17 .lut_mask = 16'h0200;
defparam \CPU_inst|alu_I_field2~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N23
dffeas \CPU_inst|alu_I_field2[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|alu_I_field2~17_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_I_field2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_I_field2[3] .is_wysiwyg = "true";
defparam \CPU_inst|alu_I_field2[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y19_N1
dffeas \CPU_inst|alu_I_field3[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|alu_I_field2 [3]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_I_field3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_I_field3[3] .is_wysiwyg = "true";
defparam \CPU_inst|alu_I_field3[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y19_N25
dffeas \CPU_inst|reg_file0|aux[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|aux [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|aux[3] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|aux[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N0
cycloneive_lcell_comb \CPU_inst|alu_b_mux_out[3]~4 (
// Equation(s):
// \CPU_inst|alu_b_mux_out[3]~4_combout  = (\CPU_inst|alu_b_source3~q  & ((\CPU_inst|alu_I_field3 [3]) # ((\CPU_inst|alu_b_mux_out[0]~0_combout  & \CPU_inst|reg_file0|aux [3])))) # (!\CPU_inst|alu_b_source3~q  & (\CPU_inst|alu_b_mux_out[0]~0_combout  & 
// ((\CPU_inst|reg_file0|aux [3]))))

	.dataa(\CPU_inst|alu_b_source3~q ),
	.datab(\CPU_inst|alu_b_mux_out[0]~0_combout ),
	.datac(\CPU_inst|alu_I_field3 [3]),
	.datad(\CPU_inst|reg_file0|aux [3]),
	.cin(gnd),
	.combout(\CPU_inst|alu_b_mux_out[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_b_mux_out[3]~4 .lut_mask = 16'hECA0;
defparam \CPU_inst|alu_b_mux_out[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N12
cycloneive_lcell_comb \CPU_inst|alu_b_mux_out[3]~5 (
// Equation(s):
// \CPU_inst|alu_b_mux_out[3]~5_combout  = (\CPU_inst|alu_b_mux_out[3]~4_combout ) # ((\CPU_inst|ALU0|alu_reg [3] & \CPU_inst|alu_b_mux_out[0]~2_combout ))

	.dataa(gnd),
	.datab(\CPU_inst|ALU0|alu_reg [3]),
	.datac(\CPU_inst|alu_b_mux_out[0]~2_combout ),
	.datad(\CPU_inst|alu_b_mux_out[3]~4_combout ),
	.cin(gnd),
	.combout(\CPU_inst|alu_b_mux_out[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_b_mux_out[3]~5 .lut_mask = 16'hFFC0;
defparam \CPU_inst|alu_b_mux_out[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N8
cycloneive_lcell_comb \CPU_inst|ALU0|alu_reg~3 (
// Equation(s):
// \CPU_inst|ALU0|alu_reg~3_combout  = (\CPU_inst|alu_a_mux_out[3]~1_combout  & ((\CPU_inst|alu_b_mux_out[3]~4_combout ) # ((\CPU_inst|ALU0|alu_reg [3] & \CPU_inst|alu_b_mux_out[0]~2_combout ))))

	.dataa(\CPU_inst|ALU0|alu_reg [3]),
	.datab(\CPU_inst|alu_b_mux_out[0]~2_combout ),
	.datac(\CPU_inst|alu_a_mux_out[3]~1_combout ),
	.datad(\CPU_inst|alu_b_mux_out[3]~4_combout ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|alu_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|alu_reg~3 .lut_mask = 16'hF080;
defparam \CPU_inst|ALU0|alu_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N6
cycloneive_lcell_comb \CPU_inst|ALU0|Mux4~0 (
// Equation(s):
// \CPU_inst|ALU0|Mux4~0_combout  = (\CPU_inst|ALU0|alu_reg[7]~1_combout  & ((\CPU_inst|ALU0|alu_reg[7]~2_combout ) # ((\CPU_inst|alu_b_mux_out[3]~5_combout )))) # (!\CPU_inst|ALU0|alu_reg[7]~1_combout  & (!\CPU_inst|ALU0|alu_reg[7]~2_combout  & 
// (\CPU_inst|alu_a_mux_out[3]~1_combout )))

	.dataa(\CPU_inst|ALU0|alu_reg[7]~1_combout ),
	.datab(\CPU_inst|ALU0|alu_reg[7]~2_combout ),
	.datac(\CPU_inst|alu_a_mux_out[3]~1_combout ),
	.datad(\CPU_inst|alu_b_mux_out[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Mux4~0 .lut_mask = 16'hBA98;
defparam \CPU_inst|ALU0|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N18
cycloneive_lcell_comb \CPU_inst|ALU0|Mux4~1 (
// Equation(s):
// \CPU_inst|ALU0|Mux4~1_combout  = (\CPU_inst|ALU0|alu_reg[7]~2_combout  & ((\CPU_inst|ALU0|Mux4~0_combout  & ((\CPU_inst|ALU0|alu_reg~3_combout ))) # (!\CPU_inst|ALU0|Mux4~0_combout  & (\CPU_inst|ALU0|add_result[3]~6_combout )))) # 
// (!\CPU_inst|ALU0|alu_reg[7]~2_combout  & (((\CPU_inst|ALU0|Mux4~0_combout ))))

	.dataa(\CPU_inst|ALU0|add_result[3]~6_combout ),
	.datab(\CPU_inst|ALU0|alu_reg[7]~2_combout ),
	.datac(\CPU_inst|ALU0|alu_reg~3_combout ),
	.datad(\CPU_inst|ALU0|Mux4~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Mux4~1 .lut_mask = 16'hF388;
defparam \CPU_inst|ALU0|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N16
cycloneive_lcell_comb \CPU_inst|ALU0|Mux4~2 (
// Equation(s):
// \CPU_inst|ALU0|Mux4~2_combout  = (\CPU_inst|ALU0|alu_reg[7]~0_combout  & (\CPU_inst|alu_b_mux_out[3]~5_combout  $ ((\CPU_inst|alu_a_mux_out[3]~1_combout )))) # (!\CPU_inst|ALU0|alu_reg[7]~0_combout  & (((\CPU_inst|ALU0|Mux4~1_combout ))))

	.dataa(\CPU_inst|alu_b_mux_out[3]~5_combout ),
	.datab(\CPU_inst|ALU0|alu_reg[7]~0_combout ),
	.datac(\CPU_inst|alu_a_mux_out[3]~1_combout ),
	.datad(\CPU_inst|ALU0|Mux4~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Mux4~2 .lut_mask = 16'h7B48;
defparam \CPU_inst|ALU0|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N17
dffeas \CPU_inst|ALU0|alu_reg[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|ALU0|Mux4~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|ALU0|alu_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|ALU0|alu_reg[3] .is_wysiwyg = "true";
defparam \CPU_inst|ALU0|alu_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y21_N9
dffeas \CPU_inst|reg_file0|prev_w_data[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|prev_w_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|prev_w_data[3] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|prev_w_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N8
cycloneive_lcell_comb \CPU_inst|reg_file0|a_data[3]~9 (
// Equation(s):
// \CPU_inst|reg_file0|a_data[3]~9_combout  = (\CPU_inst|reg_file0|prev_wren~q  & (\CPU_inst|reg_file0|a_forward1~1_combout  & (\CPU_inst|reg_file0|prev_w_data [3] & \CPU_inst|reg_file0|a_forward1~0_combout )))

	.dataa(\CPU_inst|reg_file0|prev_wren~q ),
	.datab(\CPU_inst|reg_file0|a_forward1~1_combout ),
	.datac(\CPU_inst|reg_file0|prev_w_data [3]),
	.datad(\CPU_inst|reg_file0|a_forward1~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_data[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_data[3]~9 .lut_mask = 16'h8000;
defparam \CPU_inst|reg_file0|a_data[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y21_N25
dffeas \CPU_inst|reg_file0|r5[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r5 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r5[3] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r5[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y21_N15
dffeas \CPU_inst|reg_file0|r4[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r4 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r4[3] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r4[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N2
cycloneive_lcell_comb \CPU_inst|reg_file0|r6[3]~feeder (
// Equation(s):
// \CPU_inst|reg_file0|r6[3]~feeder_combout  = \CPU_inst|ALU0|alu_reg [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|ALU0|alu_reg [3]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|r6[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|r6[3]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|reg_file0|r6[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N3
dffeas \CPU_inst|reg_file0|r6[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|reg_file0|r6[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|reg_file0|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r6 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r6[3] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r6[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N14
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux4~2 (
// Equation(s):
// \CPU_inst|reg_file0|Mux4~2_combout  = (\CPU_inst|src_raddr1 [1] & ((\CPU_inst|src_raddr1 [0]) # ((\CPU_inst|reg_file0|r6 [3])))) # (!\CPU_inst|src_raddr1 [1] & (!\CPU_inst|src_raddr1 [0] & (\CPU_inst|reg_file0|r4 [3])))

	.dataa(\CPU_inst|src_raddr1 [1]),
	.datab(\CPU_inst|src_raddr1 [0]),
	.datac(\CPU_inst|reg_file0|r4 [3]),
	.datad(\CPU_inst|reg_file0|r6 [3]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux4~2 .lut_mask = 16'hBA98;
defparam \CPU_inst|reg_file0|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N24
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux4~3 (
// Equation(s):
// \CPU_inst|reg_file0|Mux4~3_combout  = (\CPU_inst|src_raddr1 [0] & ((\CPU_inst|reg_file0|Mux4~2_combout  & (\CPU_inst|reg_file0|ivl_reg [3])) # (!\CPU_inst|reg_file0|Mux4~2_combout  & ((\CPU_inst|reg_file0|r5 [3]))))) # (!\CPU_inst|src_raddr1 [0] & 
// (((\CPU_inst|reg_file0|Mux4~2_combout ))))

	.dataa(\CPU_inst|reg_file0|ivl_reg [3]),
	.datab(\CPU_inst|src_raddr1 [0]),
	.datac(\CPU_inst|reg_file0|r5 [3]),
	.datad(\CPU_inst|reg_file0|Mux4~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux4~3 .lut_mask = 16'hBBC0;
defparam \CPU_inst|reg_file0|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y22_N27
dffeas \CPU_inst|reg_file0|r2[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r2[3] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r2[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y20_N29
dffeas \CPU_inst|reg_file0|r1[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r1[3] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N28
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux4~0 (
// Equation(s):
// \CPU_inst|reg_file0|Mux4~0_combout  = (\CPU_inst|src_raddr1 [1] & (((\CPU_inst|src_raddr1 [0])))) # (!\CPU_inst|src_raddr1 [1] & ((\CPU_inst|src_raddr1 [0] & ((\CPU_inst|reg_file0|r1 [3]))) # (!\CPU_inst|src_raddr1 [0] & (\CPU_inst|reg_file0|aux [3]))))

	.dataa(\CPU_inst|src_raddr1 [1]),
	.datab(\CPU_inst|reg_file0|aux [3]),
	.datac(\CPU_inst|reg_file0|r1 [3]),
	.datad(\CPU_inst|src_raddr1 [0]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux4~0 .lut_mask = 16'hFA44;
defparam \CPU_inst|reg_file0|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y22_N29
dffeas \CPU_inst|reg_file0|r3[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r3[3] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N28
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux4~1 (
// Equation(s):
// \CPU_inst|reg_file0|Mux4~1_combout  = (\CPU_inst|reg_file0|Mux4~0_combout  & (((\CPU_inst|reg_file0|r3 [3]) # (!\CPU_inst|src_raddr1 [1])))) # (!\CPU_inst|reg_file0|Mux4~0_combout  & (\CPU_inst|reg_file0|r2 [3] & ((\CPU_inst|src_raddr1 [1]))))

	.dataa(\CPU_inst|reg_file0|r2 [3]),
	.datab(\CPU_inst|reg_file0|Mux4~0_combout ),
	.datac(\CPU_inst|reg_file0|r3 [3]),
	.datad(\CPU_inst|src_raddr1 [1]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux4~1 .lut_mask = 16'hE2CC;
defparam \CPU_inst|reg_file0|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N30
cycloneive_lcell_comb \CPU_inst|reg_file0|a_reg[3]~3 (
// Equation(s):
// \CPU_inst|reg_file0|a_reg[3]~3_combout  = (\CPU_inst|src_raddr1 [2] & (\CPU_inst|reg_file0|Mux4~3_combout )) # (!\CPU_inst|src_raddr1 [2] & ((\CPU_inst|reg_file0|Mux4~1_combout )))

	.dataa(\CPU_inst|reg_file0|Mux4~3_combout ),
	.datab(\CPU_inst|src_raddr1 [2]),
	.datac(gnd),
	.datad(\CPU_inst|reg_file0|Mux4~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_reg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_reg[3]~3 .lut_mask = 16'hBB88;
defparam \CPU_inst|reg_file0|a_reg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y19_N15
dffeas \CPU_inst|reg_file0|r11[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r11 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r11[3] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r11[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y19_N13
dffeas \CPU_inst|reg_file0|r15[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r15 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r15[3] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r15[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y20_N15
dffeas \CPU_inst|reg_file0|r14[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r14 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r14[3] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r14[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y20_N23
dffeas \CPU_inst|reg_file0|r16[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r16 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r16[3] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r16[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N14
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux4~4 (
// Equation(s):
// \CPU_inst|reg_file0|Mux4~4_combout  = (\CPU_inst|src_raddr1 [1] & ((\CPU_inst|src_raddr1 [0]) # ((\CPU_inst|reg_file0|r16 [3])))) # (!\CPU_inst|src_raddr1 [1] & (!\CPU_inst|src_raddr1 [0] & (\CPU_inst|reg_file0|r14 [3])))

	.dataa(\CPU_inst|src_raddr1 [1]),
	.datab(\CPU_inst|src_raddr1 [0]),
	.datac(\CPU_inst|reg_file0|r14 [3]),
	.datad(\CPU_inst|reg_file0|r16 [3]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux4~4 .lut_mask = 16'hBA98;
defparam \CPU_inst|reg_file0|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N12
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux4~5 (
// Equation(s):
// \CPU_inst|reg_file0|Mux4~5_combout  = (\CPU_inst|src_raddr1 [0] & ((\CPU_inst|reg_file0|Mux4~4_combout  & (\CPU_inst|reg_file0|ivr_reg [3])) # (!\CPU_inst|reg_file0|Mux4~4_combout  & ((\CPU_inst|reg_file0|r15 [3]))))) # (!\CPU_inst|src_raddr1 [0] & 
// (((\CPU_inst|reg_file0|Mux4~4_combout ))))

	.dataa(\CPU_inst|reg_file0|ivr_reg [3]),
	.datab(\CPU_inst|src_raddr1 [0]),
	.datac(\CPU_inst|reg_file0|r15 [3]),
	.datad(\CPU_inst|reg_file0|Mux4~4_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux4~5 .lut_mask = 16'hBBC0;
defparam \CPU_inst|reg_file0|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N14
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux4~6 (
// Equation(s):
// \CPU_inst|reg_file0|Mux4~6_combout  = (\CPU_inst|reg_file0|a_reg[1]~8_combout  & ((\CPU_inst|reg_file0|a_reg[1]~9_combout ) # ((\CPU_inst|reg_file0|Mux4~5_combout )))) # (!\CPU_inst|reg_file0|a_reg[1]~8_combout  & (!\CPU_inst|reg_file0|a_reg[1]~9_combout  
// & (\CPU_inst|reg_file0|r11 [3])))

	.dataa(\CPU_inst|reg_file0|a_reg[1]~8_combout ),
	.datab(\CPU_inst|reg_file0|a_reg[1]~9_combout ),
	.datac(\CPU_inst|reg_file0|r11 [3]),
	.datad(\CPU_inst|reg_file0|Mux4~5_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux4~6 .lut_mask = 16'hBA98;
defparam \CPU_inst|reg_file0|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N17
dffeas \CPU_inst|reg_file0|r13[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r13 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r13[3] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r13[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N2
cycloneive_lcell_comb \CPU_inst|reg_file0|r12[3]~feeder (
// Equation(s):
// \CPU_inst|reg_file0|r12[3]~feeder_combout  = \CPU_inst|ALU0|alu_reg [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|ALU0|alu_reg [3]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|r12[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|r12[3]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|reg_file0|r12[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y21_N3
dffeas \CPU_inst|reg_file0|r12[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|reg_file0|r12[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|reg_file0|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r12 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r12[3] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r12[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N16
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux4~7 (
// Equation(s):
// \CPU_inst|reg_file0|Mux4~7_combout  = (\CPU_inst|reg_file0|a_reg[1]~9_combout  & ((\CPU_inst|reg_file0|Mux4~6_combout  & (\CPU_inst|reg_file0|r13 [3])) # (!\CPU_inst|reg_file0|Mux4~6_combout  & ((\CPU_inst|reg_file0|r12 [3]))))) # 
// (!\CPU_inst|reg_file0|a_reg[1]~9_combout  & (\CPU_inst|reg_file0|Mux4~6_combout ))

	.dataa(\CPU_inst|reg_file0|a_reg[1]~9_combout ),
	.datab(\CPU_inst|reg_file0|Mux4~6_combout ),
	.datac(\CPU_inst|reg_file0|r13 [3]),
	.datad(\CPU_inst|reg_file0|r12 [3]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux4~7 .lut_mask = 16'hE6C4;
defparam \CPU_inst|reg_file0|Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y21_N31
dffeas \CPU_inst|reg_file0|a_reg[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|reg_file0|a_reg[3]~3_combout ),
	.asdata(\CPU_inst|reg_file0|Mux4~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|src_raddr1 [3]),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|a_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_reg[3] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|a_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N24
cycloneive_lcell_comb \CPU_inst|reg_file0|a_data[3]~10 (
// Equation(s):
// \CPU_inst|reg_file0|a_data[3]~10_combout  = (\CPU_inst|reg_file0|a_reg [3] & (((!\CPU_inst|reg_file0|a_forward1~1_combout ) # (!\CPU_inst|reg_file0|prev_wren~q )) # (!\CPU_inst|reg_file0|a_forward1~0_combout )))

	.dataa(\CPU_inst|reg_file0|a_reg [3]),
	.datab(\CPU_inst|reg_file0|a_forward1~0_combout ),
	.datac(\CPU_inst|reg_file0|prev_wren~q ),
	.datad(\CPU_inst|reg_file0|a_forward1~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_data[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_data[3]~10 .lut_mask = 16'h2AAA;
defparam \CPU_inst|reg_file0|a_data[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N18
cycloneive_lcell_comb \CPU_inst|reg_file0|a_data[3]~11 (
// Equation(s):
// \CPU_inst|reg_file0|a_data[3]~11_combout  = (\CPU_inst|reg_file0|a_forward0~2_combout  & (\CPU_inst|ALU0|alu_reg [3])) # (!\CPU_inst|reg_file0|a_forward0~2_combout  & (((\CPU_inst|reg_file0|a_data[3]~9_combout ) # (\CPU_inst|reg_file0|a_data[3]~10_combout 
// ))))

	.dataa(\CPU_inst|reg_file0|a_forward0~2_combout ),
	.datab(\CPU_inst|ALU0|alu_reg [3]),
	.datac(\CPU_inst|reg_file0|a_data[3]~9_combout ),
	.datad(\CPU_inst|reg_file0|a_data[3]~10_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_data[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_data[3]~11 .lut_mask = 16'hDDD8;
defparam \CPU_inst|reg_file0|a_data[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N0
cycloneive_lcell_comb \CPU_inst|PC0|WideOr0~0 (
// Equation(s):
// \CPU_inst|PC0|WideOr0~0_combout  = (\CPU_inst|reg_file0|a_data[3]~11_combout ) # ((\CPU_inst|reg_file0|a_data[6]~2_combout ) # ((\CPU_inst|reg_file0|a_data[5]~5_combout ) # (\CPU_inst|reg_file0|a_data[4]~8_combout )))

	.dataa(\CPU_inst|reg_file0|a_data[3]~11_combout ),
	.datab(\CPU_inst|reg_file0|a_data[6]~2_combout ),
	.datac(\CPU_inst|reg_file0|a_data[5]~5_combout ),
	.datad(\CPU_inst|reg_file0|a_data[4]~8_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|WideOr0~0 .lut_mask = 16'hFFFE;
defparam \CPU_inst|PC0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N14
cycloneive_lcell_comb \CPU_inst|PC0|decoder_rst~1 (
// Equation(s):
// \CPU_inst|PC0|decoder_rst~1_combout  = (!\CPU_inst|XEC2~q  & (\CPU_inst|PC0|decoder_rst~0_combout  & (!\CPU_inst|PC0|cstack0|address[1]~5_combout  & !\CPU_inst|PC0|take_branch~2_combout )))

	.dataa(\CPU_inst|XEC2~q ),
	.datab(\CPU_inst|PC0|decoder_rst~0_combout ),
	.datac(\CPU_inst|PC0|cstack0|address[1]~5_combout ),
	.datad(\CPU_inst|PC0|take_branch~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|decoder_rst~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|decoder_rst~1 .lut_mask = 16'h0004;
defparam \CPU_inst|PC0|decoder_rst~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N18
cycloneive_lcell_comb \CPU_inst|PC0|decoder_rst (
// Equation(s):
// \CPU_inst|PC0|decoder_rst~combout  = (\CPU_inst|PC0|decoder_rst~1_combout  & (((!\CPU_inst|PC0|WideOr0~1_combout  & !\CPU_inst|PC0|WideOr0~0_combout )) # (!\CPU_inst|NZT2~q )))

	.dataa(\CPU_inst|PC0|WideOr0~1_combout ),
	.datab(\CPU_inst|PC0|WideOr0~0_combout ),
	.datac(\CPU_inst|PC0|decoder_rst~1_combout ),
	.datad(\CPU_inst|NZT2~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|decoder_rst~combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|decoder_rst .lut_mask = 16'h10F0;
defparam \CPU_inst|PC0|decoder_rst .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N26
cycloneive_lcell_comb \CPU_inst|decode_unit0|JMP~0 (
// Equation(s):
// \CPU_inst|decode_unit0|JMP~0_combout  = (\CPU_inst|decode_unit0|I_reg [13] & (\CPU_inst|decode_unit0|I_reg [15] & (\CPU_inst|decode_unit0|I_reg [14] & \CPU_inst|PC0|decoder_rst~combout )))

	.dataa(\CPU_inst|decode_unit0|I_reg [13]),
	.datab(\CPU_inst|decode_unit0|I_reg [15]),
	.datac(\CPU_inst|decode_unit0|I_reg [14]),
	.datad(\CPU_inst|PC0|decoder_rst~combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|JMP~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|JMP~0 .lut_mask = 16'h8000;
defparam \CPU_inst|decode_unit0|JMP~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y18_N27
dffeas \CPU_inst|decode_unit0|JMP (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|JMP~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|rotate_source_reg~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|JMP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|JMP .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|JMP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N8
cycloneive_lcell_comb \CPU_inst|decode_unit0|PC_I_field_reg[3]~0 (
// Equation(s):
// \CPU_inst|decode_unit0|PC_I_field_reg[3]~0_combout  = (\CPU_inst|PC0|prev_branch_taken~q ) # ((\CPU_inst|decode_unit0|RET~q ) # ((\CPU_inst|decode_unit0|JMP~q ) # (\CPU_inst|RST~q )))

	.dataa(\CPU_inst|PC0|prev_branch_taken~q ),
	.datab(\CPU_inst|decode_unit0|RET~q ),
	.datac(\CPU_inst|decode_unit0|JMP~q ),
	.datad(\CPU_inst|RST~q ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|PC_I_field_reg[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|PC_I_field_reg[3]~0 .lut_mask = 16'hFFFE;
defparam \CPU_inst|decode_unit0|PC_I_field_reg[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N26
cycloneive_lcell_comb \CPU_inst|decode_unit0|PC_I_field_reg[3]~2 (
// Equation(s):
// \CPU_inst|decode_unit0|PC_I_field_reg[3]~2_combout  = (\CPU_inst|PC0|stack_pop~2_combout  & (!\CPU_inst|decode_unit0|PC_I_field_reg[3]~0_combout  & \CPU_inst|hazard_unit0|hazard~12_combout ))

	.dataa(\CPU_inst|PC0|stack_pop~2_combout ),
	.datab(\CPU_inst|decode_unit0|PC_I_field_reg[3]~0_combout ),
	.datac(gnd),
	.datad(\CPU_inst|hazard_unit0|hazard~12_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|PC_I_field_reg[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|PC_I_field_reg[3]~2 .lut_mask = 16'h2200;
defparam \CPU_inst|decode_unit0|PC_I_field_reg[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N7
dffeas \CPU_inst|decode_unit0|src_raddr_reg[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|src_raddr_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|PC_I_field_reg[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|src_raddr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|src_raddr_reg[3] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|src_raddr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N14
cycloneive_lcell_comb \CPU_inst|src_raddr1[3]~feeder (
// Equation(s):
// \CPU_inst|src_raddr1[3]~feeder_combout  = \CPU_inst|decode_unit0|src_raddr_reg [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|src_raddr_reg [3]),
	.cin(gnd),
	.combout(\CPU_inst|src_raddr1[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|src_raddr1[3]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|src_raddr1[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y21_N15
dffeas \CPU_inst|src_raddr1[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|src_raddr1[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|src_raddr1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|src_raddr1[3] .is_wysiwyg = "true";
defparam \CPU_inst|src_raddr1[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y21_N29
dffeas \CPU_inst|reg_file0|prev_a_address[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|src_raddr1 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|prev_a_address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|prev_a_address[3] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|prev_a_address[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N8
cycloneive_lcell_comb \CPU_inst|reg_file0|prev_a_address[2]~feeder (
// Equation(s):
// \CPU_inst|reg_file0|prev_a_address[2]~feeder_combout  = \CPU_inst|src_raddr1 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|src_raddr1 [2]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|prev_a_address[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|prev_a_address[2]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|reg_file0|prev_a_address[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y21_N9
dffeas \CPU_inst|reg_file0|prev_a_address[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|reg_file0|prev_a_address[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|prev_a_address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|prev_a_address[2] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|prev_a_address[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y21_N9
dffeas \CPU_inst|reg_file0|prev_w_address[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|dest_waddr4 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|prev_w_address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|prev_w_address[3] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|prev_w_address[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N2
cycloneive_lcell_comb \CPU_inst|reg_file0|prev_w_address[2]~feeder (
// Equation(s):
// \CPU_inst|reg_file0|prev_w_address[2]~feeder_combout  = \CPU_inst|dest_waddr4 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|dest_waddr4 [2]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|prev_w_address[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|prev_w_address[2]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|reg_file0|prev_w_address[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y21_N3
dffeas \CPU_inst|reg_file0|prev_w_address[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|reg_file0|prev_w_address[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|prev_w_address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|prev_w_address[2] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|prev_w_address[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N8
cycloneive_lcell_comb \CPU_inst|reg_file0|a_forward1~1 (
// Equation(s):
// \CPU_inst|reg_file0|a_forward1~1_combout  = (\CPU_inst|reg_file0|prev_a_address [3] & (\CPU_inst|reg_file0|prev_w_address [3] & (\CPU_inst|reg_file0|prev_a_address [2] $ (!\CPU_inst|reg_file0|prev_w_address [2])))) # (!\CPU_inst|reg_file0|prev_a_address 
// [3] & (!\CPU_inst|reg_file0|prev_w_address [3] & (\CPU_inst|reg_file0|prev_a_address [2] $ (!\CPU_inst|reg_file0|prev_w_address [2]))))

	.dataa(\CPU_inst|reg_file0|prev_a_address [3]),
	.datab(\CPU_inst|reg_file0|prev_a_address [2]),
	.datac(\CPU_inst|reg_file0|prev_w_address [3]),
	.datad(\CPU_inst|reg_file0|prev_w_address [2]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_forward1~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_forward1~1 .lut_mask = 16'h8421;
defparam \CPU_inst|reg_file0|a_forward1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y21_N15
dffeas \CPU_inst|reg_file0|prev_w_data[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|prev_w_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|prev_w_data[7] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|prev_w_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N14
cycloneive_lcell_comb \CPU_inst|reg_file0|a_data[7]~18 (
// Equation(s):
// \CPU_inst|reg_file0|a_data[7]~18_combout  = (\CPU_inst|reg_file0|prev_wren~q  & (\CPU_inst|reg_file0|a_forward1~1_combout  & (\CPU_inst|reg_file0|prev_w_data [7] & \CPU_inst|reg_file0|a_forward1~0_combout )))

	.dataa(\CPU_inst|reg_file0|prev_wren~q ),
	.datab(\CPU_inst|reg_file0|a_forward1~1_combout ),
	.datac(\CPU_inst|reg_file0|prev_w_data [7]),
	.datad(\CPU_inst|reg_file0|a_forward1~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_data[7]~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_data[7]~18 .lut_mask = 16'h8000;
defparam \CPU_inst|reg_file0|a_data[7]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N25
dffeas \CPU_inst|reg_file0|r4[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r4 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r4[7] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r4[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y21_N17
dffeas \CPU_inst|reg_file0|r6[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r6 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r6[7] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r6[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N24
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux0~2 (
// Equation(s):
// \CPU_inst|reg_file0|Mux0~2_combout  = (\CPU_inst|src_raddr1 [1] & ((\CPU_inst|src_raddr1 [0]) # ((\CPU_inst|reg_file0|r6 [7])))) # (!\CPU_inst|src_raddr1 [1] & (!\CPU_inst|src_raddr1 [0] & (\CPU_inst|reg_file0|r4 [7])))

	.dataa(\CPU_inst|src_raddr1 [1]),
	.datab(\CPU_inst|src_raddr1 [0]),
	.datac(\CPU_inst|reg_file0|r4 [7]),
	.datad(\CPU_inst|reg_file0|r6 [7]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux0~2 .lut_mask = 16'hBA98;
defparam \CPU_inst|reg_file0|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y21_N27
dffeas \CPU_inst|reg_file0|r5[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r5 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r5[7] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r5[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N26
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux0~3 (
// Equation(s):
// \CPU_inst|reg_file0|Mux0~3_combout  = (\CPU_inst|reg_file0|Mux0~2_combout  & (((\CPU_inst|reg_file0|ivl_reg [7])) # (!\CPU_inst|src_raddr1 [0]))) # (!\CPU_inst|reg_file0|Mux0~2_combout  & (\CPU_inst|src_raddr1 [0] & (\CPU_inst|reg_file0|r5 [7])))

	.dataa(\CPU_inst|reg_file0|Mux0~2_combout ),
	.datab(\CPU_inst|src_raddr1 [0]),
	.datac(\CPU_inst|reg_file0|r5 [7]),
	.datad(\CPU_inst|reg_file0|ivl_reg [7]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux0~3 .lut_mask = 16'hEA62;
defparam \CPU_inst|reg_file0|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y22_N15
dffeas \CPU_inst|reg_file0|r2[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r2[7] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r2[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y22_N1
dffeas \CPU_inst|reg_file0|r3[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r3[7] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r3[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y20_N9
dffeas \CPU_inst|reg_file0|r1[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r1[7] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N8
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux0~0 (
// Equation(s):
// \CPU_inst|reg_file0|Mux0~0_combout  = (\CPU_inst|src_raddr1 [1] & (\CPU_inst|src_raddr1 [0])) # (!\CPU_inst|src_raddr1 [1] & ((\CPU_inst|src_raddr1 [0] & (\CPU_inst|reg_file0|r1 [7])) # (!\CPU_inst|src_raddr1 [0] & ((\CPU_inst|reg_file0|aux [7])))))

	.dataa(\CPU_inst|src_raddr1 [1]),
	.datab(\CPU_inst|src_raddr1 [0]),
	.datac(\CPU_inst|reg_file0|r1 [7]),
	.datad(\CPU_inst|reg_file0|aux [7]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux0~0 .lut_mask = 16'hD9C8;
defparam \CPU_inst|reg_file0|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N0
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux0~1 (
// Equation(s):
// \CPU_inst|reg_file0|Mux0~1_combout  = (\CPU_inst|src_raddr1 [1] & ((\CPU_inst|reg_file0|Mux0~0_combout  & ((\CPU_inst|reg_file0|r3 [7]))) # (!\CPU_inst|reg_file0|Mux0~0_combout  & (\CPU_inst|reg_file0|r2 [7])))) # (!\CPU_inst|src_raddr1 [1] & 
// (((\CPU_inst|reg_file0|Mux0~0_combout ))))

	.dataa(\CPU_inst|src_raddr1 [1]),
	.datab(\CPU_inst|reg_file0|r2 [7]),
	.datac(\CPU_inst|reg_file0|r3 [7]),
	.datad(\CPU_inst|reg_file0|Mux0~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux0~1 .lut_mask = 16'hF588;
defparam \CPU_inst|reg_file0|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N28
cycloneive_lcell_comb \CPU_inst|reg_file0|a_reg[7]~6 (
// Equation(s):
// \CPU_inst|reg_file0|a_reg[7]~6_combout  = (\CPU_inst|src_raddr1 [2] & (\CPU_inst|reg_file0|Mux0~3_combout )) # (!\CPU_inst|src_raddr1 [2] & ((\CPU_inst|reg_file0|Mux0~1_combout )))

	.dataa(\CPU_inst|reg_file0|Mux0~3_combout ),
	.datab(\CPU_inst|src_raddr1 [2]),
	.datac(gnd),
	.datad(\CPU_inst|reg_file0|Mux0~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_reg[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_reg[7]~6 .lut_mask = 16'hBB88;
defparam \CPU_inst|reg_file0|a_reg[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N3
dffeas \CPU_inst|reg_file0|r14[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r14 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r14[7] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r14[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y19_N9
dffeas \CPU_inst|reg_file0|r15[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r15 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r15[7] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r15[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N2
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux0~4 (
// Equation(s):
// \CPU_inst|reg_file0|Mux0~4_combout  = (\CPU_inst|src_raddr1 [1] & (\CPU_inst|src_raddr1 [0])) # (!\CPU_inst|src_raddr1 [1] & ((\CPU_inst|src_raddr1 [0] & ((\CPU_inst|reg_file0|r15 [7]))) # (!\CPU_inst|src_raddr1 [0] & (\CPU_inst|reg_file0|r14 [7]))))

	.dataa(\CPU_inst|src_raddr1 [1]),
	.datab(\CPU_inst|src_raddr1 [0]),
	.datac(\CPU_inst|reg_file0|r14 [7]),
	.datad(\CPU_inst|reg_file0|r15 [7]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux0~4 .lut_mask = 16'hDC98;
defparam \CPU_inst|reg_file0|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N27
dffeas \CPU_inst|reg_file0|r16[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r16 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r16[7] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r16[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N26
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux0~5 (
// Equation(s):
// \CPU_inst|reg_file0|Mux0~5_combout  = (\CPU_inst|reg_file0|Mux0~4_combout  & ((\CPU_inst|reg_file0|ivr_reg [7]) # ((!\CPU_inst|src_raddr1 [1])))) # (!\CPU_inst|reg_file0|Mux0~4_combout  & (((\CPU_inst|reg_file0|r16 [7] & \CPU_inst|src_raddr1 [1]))))

	.dataa(\CPU_inst|reg_file0|Mux0~4_combout ),
	.datab(\CPU_inst|reg_file0|ivr_reg [7]),
	.datac(\CPU_inst|reg_file0|r16 [7]),
	.datad(\CPU_inst|src_raddr1 [1]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux0~5 .lut_mask = 16'hD8AA;
defparam \CPU_inst|reg_file0|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N5
dffeas \CPU_inst|reg_file0|r13[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r13 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r13[7] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r13[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N20
cycloneive_lcell_comb \CPU_inst|reg_file0|r12[7]~feeder (
// Equation(s):
// \CPU_inst|reg_file0|r12[7]~feeder_combout  = \CPU_inst|ALU0|alu_reg [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|ALU0|alu_reg [7]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|r12[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|r12[7]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|reg_file0|r12[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N21
dffeas \CPU_inst|reg_file0|r12[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|reg_file0|r12[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|reg_file0|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r12 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r12[7] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r12[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y19_N19
dffeas \CPU_inst|reg_file0|r11[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r11 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r11[7] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r11[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N18
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux0~6 (
// Equation(s):
// \CPU_inst|reg_file0|Mux0~6_combout  = (\CPU_inst|reg_file0|a_reg[1]~8_combout  & (((\CPU_inst|reg_file0|a_reg[1]~9_combout )))) # (!\CPU_inst|reg_file0|a_reg[1]~8_combout  & ((\CPU_inst|reg_file0|a_reg[1]~9_combout  & (\CPU_inst|reg_file0|r12 [7])) # 
// (!\CPU_inst|reg_file0|a_reg[1]~9_combout  & ((\CPU_inst|reg_file0|r11 [7])))))

	.dataa(\CPU_inst|reg_file0|a_reg[1]~8_combout ),
	.datab(\CPU_inst|reg_file0|r12 [7]),
	.datac(\CPU_inst|reg_file0|r11 [7]),
	.datad(\CPU_inst|reg_file0|a_reg[1]~9_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux0~6 .lut_mask = 16'hEE50;
defparam \CPU_inst|reg_file0|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N4
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux0~7 (
// Equation(s):
// \CPU_inst|reg_file0|Mux0~7_combout  = (\CPU_inst|reg_file0|a_reg[1]~8_combout  & ((\CPU_inst|reg_file0|Mux0~6_combout  & ((\CPU_inst|reg_file0|r13 [7]))) # (!\CPU_inst|reg_file0|Mux0~6_combout  & (\CPU_inst|reg_file0|Mux0~5_combout )))) # 
// (!\CPU_inst|reg_file0|a_reg[1]~8_combout  & (((\CPU_inst|reg_file0|Mux0~6_combout ))))

	.dataa(\CPU_inst|reg_file0|Mux0~5_combout ),
	.datab(\CPU_inst|reg_file0|a_reg[1]~8_combout ),
	.datac(\CPU_inst|reg_file0|r13 [7]),
	.datad(\CPU_inst|reg_file0|Mux0~6_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux0~7 .lut_mask = 16'hF388;
defparam \CPU_inst|reg_file0|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y21_N29
dffeas \CPU_inst|reg_file0|a_reg[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|reg_file0|a_reg[7]~6_combout ),
	.asdata(\CPU_inst|reg_file0|Mux0~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|src_raddr1 [3]),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|a_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_reg[7] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|a_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N20
cycloneive_lcell_comb \CPU_inst|reg_file0|a_data[7]~19 (
// Equation(s):
// \CPU_inst|reg_file0|a_data[7]~19_combout  = (\CPU_inst|reg_file0|a_reg [7] & (((!\CPU_inst|reg_file0|prev_wren~q ) # (!\CPU_inst|reg_file0|a_forward1~0_combout )) # (!\CPU_inst|reg_file0|a_forward1~1_combout )))

	.dataa(\CPU_inst|reg_file0|a_forward1~1_combout ),
	.datab(\CPU_inst|reg_file0|a_forward1~0_combout ),
	.datac(\CPU_inst|reg_file0|prev_wren~q ),
	.datad(\CPU_inst|reg_file0|a_reg [7]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_data[7]~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_data[7]~19 .lut_mask = 16'h7F00;
defparam \CPU_inst|reg_file0|a_data[7]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N22
cycloneive_lcell_comb \CPU_inst|reg_file0|a_data[7]~20 (
// Equation(s):
// \CPU_inst|reg_file0|a_data[7]~20_combout  = (\CPU_inst|reg_file0|a_forward0~2_combout  & (((\CPU_inst|ALU0|alu_reg [7])))) # (!\CPU_inst|reg_file0|a_forward0~2_combout  & ((\CPU_inst|reg_file0|a_data[7]~18_combout ) # 
// ((\CPU_inst|reg_file0|a_data[7]~19_combout ))))

	.dataa(\CPU_inst|reg_file0|a_data[7]~18_combout ),
	.datab(\CPU_inst|reg_file0|a_forward0~2_combout ),
	.datac(\CPU_inst|ALU0|alu_reg [7]),
	.datad(\CPU_inst|reg_file0|a_data[7]~19_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_data[7]~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_data[7]~20 .lut_mask = 16'hF3E2;
defparam \CPU_inst|reg_file0|a_data[7]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N18
cycloneive_lcell_comb \CPU_inst|PC0|adder_out~21 (
// Equation(s):
// \CPU_inst|PC0|adder_out~21_combout  = (\CPU_inst|XEC2~q  & \CPU_inst|reg_file0|a_data[7]~20_combout )

	.dataa(\CPU_inst|XEC2~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|reg_file0|a_data[7]~20_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|adder_out~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|adder_out~21 .lut_mask = 16'hAA00;
defparam \CPU_inst|PC0|adder_out~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N9
dffeas \CPU_inst|decode_unit0|PC_I_field_reg[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|decode_unit0|I_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|decode_unit0|PC_I_field_reg[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|PC_I_field_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|PC_I_field_reg[7] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|PC_I_field_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N31
dffeas \CPU_inst|PC_I_field1[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|decode_unit0|PC_I_field_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC_I_field1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC_I_field1[7] .is_wysiwyg = "true";
defparam \CPU_inst|PC_I_field1[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N17
dffeas \CPU_inst|PC_I_field2[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC_I_field1 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC_I_field2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC_I_field2[7] .is_wysiwyg = "true";
defparam \CPU_inst|PC_I_field2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N30
cycloneive_lcell_comb \CPU_inst|PC0|adder_out~18 (
// Equation(s):
// \CPU_inst|PC0|adder_out~18_combout  = (\CPU_inst|XEC2~q  & \CPU_inst|reg_file0|a_data[6]~2_combout )

	.dataa(\CPU_inst|XEC2~q ),
	.datab(\CPU_inst|reg_file0|a_data[6]~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|adder_out~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|adder_out~18 .lut_mask = 16'h8888;
defparam \CPU_inst|PC0|adder_out~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N26
cycloneive_lcell_comb \CPU_inst|PC0|adder_out~15 (
// Equation(s):
// \CPU_inst|PC0|adder_out~15_combout  = (\CPU_inst|XEC2~q  & \CPU_inst|reg_file0|a_data[5]~5_combout )

	.dataa(\CPU_inst|XEC2~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|reg_file0|a_data[5]~5_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|adder_out~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|adder_out~15 .lut_mask = 16'hAA00;
defparam \CPU_inst|PC0|adder_out~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N12
cycloneive_lcell_comb \CPU_inst|PC0|adder_out[5]~16 (
// Equation(s):
// \CPU_inst|PC0|adder_out[5]~16_combout  = (\CPU_inst|PC_I_field2 [5] & ((\CPU_inst|PC0|adder_out~15_combout  & (\CPU_inst|PC0|adder_out[4]~14  & VCC)) # (!\CPU_inst|PC0|adder_out~15_combout  & (!\CPU_inst|PC0|adder_out[4]~14 )))) # (!\CPU_inst|PC_I_field2 
// [5] & ((\CPU_inst|PC0|adder_out~15_combout  & (!\CPU_inst|PC0|adder_out[4]~14 )) # (!\CPU_inst|PC0|adder_out~15_combout  & ((\CPU_inst|PC0|adder_out[4]~14 ) # (GND)))))
// \CPU_inst|PC0|adder_out[5]~17  = CARRY((\CPU_inst|PC_I_field2 [5] & (!\CPU_inst|PC0|adder_out~15_combout  & !\CPU_inst|PC0|adder_out[4]~14 )) # (!\CPU_inst|PC_I_field2 [5] & ((!\CPU_inst|PC0|adder_out[4]~14 ) # (!\CPU_inst|PC0|adder_out~15_combout ))))

	.dataa(\CPU_inst|PC_I_field2 [5]),
	.datab(\CPU_inst|PC0|adder_out~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|PC0|adder_out[4]~14 ),
	.combout(\CPU_inst|PC0|adder_out[5]~16_combout ),
	.cout(\CPU_inst|PC0|adder_out[5]~17 ));
// synopsys translate_off
defparam \CPU_inst|PC0|adder_out[5]~16 .lut_mask = 16'h9617;
defparam \CPU_inst|PC0|adder_out[5]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N14
cycloneive_lcell_comb \CPU_inst|PC0|adder_out[6]~19 (
// Equation(s):
// \CPU_inst|PC0|adder_out[6]~19_combout  = ((\CPU_inst|PC_I_field2 [6] $ (\CPU_inst|PC0|adder_out~18_combout  $ (!\CPU_inst|PC0|adder_out[5]~17 )))) # (GND)
// \CPU_inst|PC0|adder_out[6]~20  = CARRY((\CPU_inst|PC_I_field2 [6] & ((\CPU_inst|PC0|adder_out~18_combout ) # (!\CPU_inst|PC0|adder_out[5]~17 ))) # (!\CPU_inst|PC_I_field2 [6] & (\CPU_inst|PC0|adder_out~18_combout  & !\CPU_inst|PC0|adder_out[5]~17 )))

	.dataa(\CPU_inst|PC_I_field2 [6]),
	.datab(\CPU_inst|PC0|adder_out~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|PC0|adder_out[5]~17 ),
	.combout(\CPU_inst|PC0|adder_out[6]~19_combout ),
	.cout(\CPU_inst|PC0|adder_out[6]~20 ));
// synopsys translate_off
defparam \CPU_inst|PC0|adder_out[6]~19 .lut_mask = 16'h698E;
defparam \CPU_inst|PC0|adder_out[6]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N16
cycloneive_lcell_comb \CPU_inst|PC0|adder_out[7]~22 (
// Equation(s):
// \CPU_inst|PC0|adder_out[7]~22_combout  = \CPU_inst|PC0|adder_out~21_combout  $ (\CPU_inst|PC0|adder_out[6]~20  $ (\CPU_inst|PC_I_field2 [7]))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|adder_out~21_combout ),
	.datac(gnd),
	.datad(\CPU_inst|PC_I_field2 [7]),
	.cin(\CPU_inst|PC0|adder_out[6]~20 ),
	.combout(\CPU_inst|PC0|adder_out[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|adder_out[7]~22 .lut_mask = 16'hC33C;
defparam \CPU_inst|PC0|adder_out[7]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y14_N17
dffeas \CPU_inst|PC0|A_next_I[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|PC_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_next_I [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_next_I[7] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_next_I[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N14
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I_alternate~14 (
// Equation(s):
// \CPU_inst|PC0|A_current_I_alternate~14_combout  = (\CPU_inst|PC0|prev_branch_taken~q  & (\CPU_inst|PC0|PC_reg [7])) # (!\CPU_inst|PC0|prev_branch_taken~q  & ((\CPU_inst|PC0|A_next_I [7])))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|prev_branch_taken~q ),
	.datac(\CPU_inst|PC0|PC_reg [7]),
	.datad(\CPU_inst|PC0|A_next_I [7]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I_alternate~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate~14 .lut_mask = 16'hF3C0;
defparam \CPU_inst|PC0|A_current_I_alternate~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N15
dffeas \CPU_inst|PC0|A_current_I_alternate[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I_alternate~14_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_current_I_alternate[15]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I_alternate [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate[7] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I_alternate[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N10
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I~11 (
// Equation(s):
// \CPU_inst|PC0|A_current_I~11_combout  = (\CPU_inst|PC0|prev_hazard~q  & ((\CPU_inst|PC0|A_current_I_alternate [7]))) # (!\CPU_inst|PC0|prev_hazard~q  & (\CPU_inst|PC0|A_next_I [7]))

	.dataa(\CPU_inst|PC0|prev_hazard~q ),
	.datab(\CPU_inst|PC0|A_next_I [7]),
	.datac(gnd),
	.datad(\CPU_inst|PC0|A_current_I_alternate [7]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I~11 .lut_mask = 16'hEE44;
defparam \CPU_inst|PC0|A_current_I~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N11
dffeas \CPU_inst|PC0|A_current_I[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I~11_combout ),
	.asdata(\CPU_inst|PC0|PC_reg [7]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|prev_branch_taken~q ),
	.ena(\CPU_inst|PC0|A_pipe0[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I[7] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N18
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe0~13 (
// Equation(s):
// \CPU_inst|PC0|A_pipe0~13_combout  = (\CPU_inst|PC0|prev_branch_taken~q  & (\CPU_inst|PC0|PC_reg [7])) # (!\CPU_inst|PC0|prev_branch_taken~q  & ((\CPU_inst|PC0|A_current_I [7])))

	.dataa(\CPU_inst|PC0|prev_branch_taken~q ),
	.datab(gnd),
	.datac(\CPU_inst|PC0|PC_reg [7]),
	.datad(\CPU_inst|PC0|A_current_I [7]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe0~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0~13 .lut_mask = 16'hF5A0;
defparam \CPU_inst|PC0|A_pipe0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N19
dffeas \CPU_inst|PC0|A_pipe0[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe0~13_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_pipe0[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe0 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0[7] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe0[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N18
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe1~11 (
// Equation(s):
// \CPU_inst|PC0|A_pipe1~11_combout  = (\CPU_inst|PC0|prev_branch_taken~q  & (\CPU_inst|PC0|PC_reg [7])) # (!\CPU_inst|PC0|prev_branch_taken~q  & ((\CPU_inst|PC0|A_pipe0 [7])))

	.dataa(\CPU_inst|PC0|PC_reg [7]),
	.datab(\CPU_inst|PC0|prev_branch_taken~q ),
	.datac(gnd),
	.datad(\CPU_inst|PC0|A_pipe0 [7]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe1~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1~11 .lut_mask = 16'hBB88;
defparam \CPU_inst|PC0|A_pipe1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N19
dffeas \CPU_inst|PC0|A_pipe1[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe1~11_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_pipe2[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1[7] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N22
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe2~13 (
// Equation(s):
// \CPU_inst|PC0|A_pipe2~13_combout  = (\CPU_inst|PC0|prev_branch_taken~q  & (\CPU_inst|PC0|PC_reg [7])) # (!\CPU_inst|PC0|prev_branch_taken~q  & ((\CPU_inst|PC0|A_pipe1 [7])))

	.dataa(\CPU_inst|PC0|PC_reg [7]),
	.datab(\CPU_inst|PC0|A_pipe1 [7]),
	.datac(gnd),
	.datad(\CPU_inst|PC0|prev_branch_taken~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe2~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe2~13 .lut_mask = 16'hAACC;
defparam \CPU_inst|PC0|A_pipe2~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N23
dffeas \CPU_inst|PC0|A_pipe2[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe2~13_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_pipe2[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe2[7] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N26
cycloneive_lcell_comb \CPU_inst|PC0|stack_in[7]~11 (
// Equation(s):
// \CPU_inst|PC0|stack_in[7]~11_combout  = (\CPU_inst|interrupt~q  & ((\CPU_inst|PC0|A_pipe2 [7]))) # (!\CPU_inst|interrupt~q  & (\CPU_inst|PC0|A_pipe1 [7]))

	.dataa(\CPU_inst|interrupt~q ),
	.datab(\CPU_inst|PC0|A_pipe1 [7]),
	.datac(\CPU_inst|PC0|A_pipe2 [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|stack_in[7]~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|stack_in[7]~11 .lut_mask = 16'hE4E4;
defparam \CPU_inst|PC0|stack_in[7]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N27
dffeas \CPU_inst|PC0|cstack0|input_buf[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|stack_in[7]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|input_buf [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|input_buf[7] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|input_buf[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N2
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~135feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~135feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [7]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~135feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~135feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~135feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y5_N3
dffeas \CPU_inst|PC0|cstack0|stack_mem~135 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~135feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~421_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~135_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~135 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~135 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y5_N19
dffeas \CPU_inst|PC0|cstack0|stack_mem~151 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~445_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~151_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~151 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~151 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y5_N25
dffeas \CPU_inst|PC0|cstack0|stack_mem~23 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~429_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~23 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~23 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y5_N5
dffeas \CPU_inst|PC0|cstack0|stack_mem~7 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~437_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~7 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N4
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~370 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~370_combout  = (\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~23_q ) # ((\CPU_inst|PC0|cstack0|address [3])))) # (!\CPU_inst|PC0|cstack0|address [0] & (((\CPU_inst|PC0|cstack0|stack_mem~7_q  & 
// !\CPU_inst|PC0|cstack0|address [3]))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~23_q ),
	.datab(\CPU_inst|PC0|cstack0|address [0]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~7_q ),
	.datad(\CPU_inst|PC0|cstack0|address [3]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~370_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~370 .lut_mask = 16'hCCB8;
defparam \CPU_inst|PC0|cstack0|stack_mem~370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N18
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~371 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~371_combout  = (\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|stack_mem~370_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~151_q ))) # (!\CPU_inst|PC0|cstack0|stack_mem~370_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~135_q )))) # (!\CPU_inst|PC0|cstack0|address [3] & (((\CPU_inst|PC0|cstack0|stack_mem~370_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~135_q ),
	.datab(\CPU_inst|PC0|cstack0|address [3]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~151_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~370_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~371_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~371 .lut_mask = 16'hF388;
defparam \CPU_inst|PC0|cstack0|stack_mem~371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y8_N5
dffeas \CPU_inst|PC0|cstack0|stack_mem~87 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~87 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~87 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y7_N13
dffeas \CPU_inst|PC0|cstack0|stack_mem~71 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~433_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~71 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~71 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y7_N29
dffeas \CPU_inst|PC0|cstack0|stack_mem~199 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~419_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~199_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~199 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~199 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N12
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~368 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~368_combout  = (\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|address [3])) # (!\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|stack_mem~199_q ))) # 
// (!\CPU_inst|PC0|cstack0|address [3] & (\CPU_inst|PC0|cstack0|stack_mem~71_q ))))

	.dataa(\CPU_inst|PC0|cstack0|address [0]),
	.datab(\CPU_inst|PC0|cstack0|address [3]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~71_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~199_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~368_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~368 .lut_mask = 16'hDC98;
defparam \CPU_inst|PC0|cstack0|stack_mem~368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y7_N15
dffeas \CPU_inst|PC0|cstack0|stack_mem~215 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~443_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~215_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~215 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~215 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N14
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~369 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~369_combout  = (\CPU_inst|PC0|cstack0|stack_mem~368_combout  & (((\CPU_inst|PC0|cstack0|stack_mem~215_q ) # (!\CPU_inst|PC0|cstack0|address [0])))) # (!\CPU_inst|PC0|cstack0|stack_mem~368_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~87_q  & ((\CPU_inst|PC0|cstack0|address [0]))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~87_q ),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~368_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~215_q ),
	.datad(\CPU_inst|PC0|cstack0|address [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~369_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~369 .lut_mask = 16'hE2CC;
defparam \CPU_inst|PC0|cstack0|stack_mem~369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N6
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~372 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~372_combout  = (\CPU_inst|PC0|cstack0|address [1] & (((\CPU_inst|PC0|cstack0|address [2])))) # (!\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|stack_mem~369_combout ))) # 
// (!\CPU_inst|PC0|cstack0|address [2] & (\CPU_inst|PC0|cstack0|stack_mem~371_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~371_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~369_combout ),
	.datad(\CPU_inst|PC0|cstack0|address [2]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~372_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~372 .lut_mask = 16'hFA44;
defparam \CPU_inst|PC0|cstack0|stack_mem~372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y8_N31
dffeas \CPU_inst|PC0|cstack0|stack_mem~231 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~231_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~231 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~231 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y7_N31
dffeas \CPU_inst|PC0|cstack0|stack_mem~103 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~439_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~103 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~103 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N30
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~373 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~373_combout  = (\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|stack_mem~231_q ) # ((\CPU_inst|PC0|cstack0|address [0])))) # (!\CPU_inst|PC0|cstack0|address [3] & (((\CPU_inst|PC0|cstack0|stack_mem~103_q  & 
// !\CPU_inst|PC0|cstack0|address [0]))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~231_q ),
	.datab(\CPU_inst|PC0|cstack0|address [3]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~103_q ),
	.datad(\CPU_inst|PC0|cstack0|address [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~373_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~373 .lut_mask = 16'hCCB8;
defparam \CPU_inst|PC0|cstack0|stack_mem~373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y7_N27
dffeas \CPU_inst|PC0|cstack0|stack_mem~119 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~431_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~119 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~119 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y5_N7
dffeas \CPU_inst|PC0|cstack0|stack_mem~247 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~447_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~247_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~247 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~247 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N6
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~374 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~374_combout  = (\CPU_inst|PC0|cstack0|stack_mem~373_combout  & (((\CPU_inst|PC0|cstack0|stack_mem~247_q ) # (!\CPU_inst|PC0|cstack0|address [0])))) # (!\CPU_inst|PC0|cstack0|stack_mem~373_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~119_q  & ((\CPU_inst|PC0|cstack0|address [0]))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~373_combout ),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~119_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~247_q ),
	.datad(\CPU_inst|PC0|cstack0|address [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~374_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~374 .lut_mask = 16'hE4AA;
defparam \CPU_inst|PC0|cstack0|stack_mem~374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y6_N7
dffeas \CPU_inst|PC0|cstack0|stack_mem~183 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~441_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~183_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~183 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~183 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y6_N5
dffeas \CPU_inst|PC0|cstack0|stack_mem~167 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~417_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~167_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~167 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~167 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y8_N17
dffeas \CPU_inst|PC0|cstack0|stack_mem~39 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~435_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~39 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~39 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y8_N7
dffeas \CPU_inst|PC0|cstack0|stack_mem~55 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~55 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~55 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N16
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~366 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~366_combout  = (\CPU_inst|PC0|cstack0|address [3] & (\CPU_inst|PC0|cstack0|address [0])) # (!\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~55_q ))) # 
// (!\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|stack_mem~39_q ))))

	.dataa(\CPU_inst|PC0|cstack0|address [3]),
	.datab(\CPU_inst|PC0|cstack0|address [0]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~39_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~55_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~366_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~366 .lut_mask = 16'hDC98;
defparam \CPU_inst|PC0|cstack0|stack_mem~366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N4
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~367 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~367_combout  = (\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|stack_mem~366_combout  & (\CPU_inst|PC0|cstack0|stack_mem~183_q )) # (!\CPU_inst|PC0|cstack0|stack_mem~366_combout  & 
// ((\CPU_inst|PC0|cstack0|stack_mem~167_q ))))) # (!\CPU_inst|PC0|cstack0|address [3] & (((\CPU_inst|PC0|cstack0|stack_mem~366_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~183_q ),
	.datab(\CPU_inst|PC0|cstack0|address [3]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~167_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~366_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~367_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~367 .lut_mask = 16'hBBC0;
defparam \CPU_inst|PC0|cstack0|stack_mem~367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N18
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~375 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~375_combout  = (\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~372_combout  & (\CPU_inst|PC0|cstack0|stack_mem~374_combout )) # (!\CPU_inst|PC0|cstack0|stack_mem~372_combout  & 
// ((\CPU_inst|PC0|cstack0|stack_mem~367_combout ))))) # (!\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|stack_mem~372_combout ))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~372_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~374_combout ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~367_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~375_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~375 .lut_mask = 16'hE6C4;
defparam \CPU_inst|PC0|cstack0|stack_mem~375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y6_N19
dffeas \CPU_inst|PC0|cstack0|output_buf[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~375_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|output_buf [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|output_buf[7] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|output_buf[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y14_N3
dffeas \CPU_inst|PC0|xec_return_addr[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_pipe1 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|XEC2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|xec_return_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|xec_return_addr[7] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|xec_return_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N2
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~70 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~70_combout  = (\CPU_inst|PC0|PC_reg[12]~22_combout  & (\CPU_inst|PC0|PC_reg[12]~21_combout )) # (!\CPU_inst|PC0|PC_reg[12]~22_combout  & ((\CPU_inst|PC0|PC_reg[12]~21_combout  & ((\CPU_inst|PC0|Add1~14_combout ))) # 
// (!\CPU_inst|PC0|PC_reg[12]~21_combout  & (\CPU_inst|PC0|xec_return_addr [7]))))

	.dataa(\CPU_inst|PC0|PC_reg[12]~22_combout ),
	.datab(\CPU_inst|PC0|PC_reg[12]~21_combout ),
	.datac(\CPU_inst|PC0|xec_return_addr [7]),
	.datad(\CPU_inst|PC0|Add1~14_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~70_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~70 .lut_mask = 16'hDC98;
defparam \CPU_inst|PC0|PC_reg~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N8
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~71 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~71_combout  = (\CPU_inst|PC0|PC_reg[12]~22_combout  & ((\CPU_inst|PC0|PC_reg~70_combout  & (\CPU_inst|PC0|cstack0|output_buf [7])) # (!\CPU_inst|PC0|PC_reg~70_combout  & ((\CPU_inst|decode_unit0|PC_I_field_reg [7]))))) # 
// (!\CPU_inst|PC0|PC_reg[12]~22_combout  & (((\CPU_inst|PC0|PC_reg~70_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|output_buf [7]),
	.datab(\CPU_inst|PC0|PC_reg[12]~22_combout ),
	.datac(\CPU_inst|decode_unit0|PC_I_field_reg [7]),
	.datad(\CPU_inst|PC0|PC_reg~70_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~71_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~71 .lut_mask = 16'hBBC0;
defparam \CPU_inst|PC0|PC_reg~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N4
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~72 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~72_combout  = (\CPU_inst|PC0|PC_reg[2]~94_combout  & ((\CPU_inst|PC0|PC_reg[2]~27_combout  & ((\CPU_inst|PC0|A_miss_next [7]))) # (!\CPU_inst|PC0|PC_reg[2]~27_combout  & (\CPU_inst|PC0|PC_reg~71_combout )))) # 
// (!\CPU_inst|PC0|PC_reg[2]~94_combout  & (\CPU_inst|PC0|PC_reg~71_combout ))

	.dataa(\CPU_inst|PC0|PC_reg~71_combout ),
	.datab(\CPU_inst|PC0|PC_reg[2]~94_combout ),
	.datac(\CPU_inst|PC0|A_miss_next [7]),
	.datad(\CPU_inst|PC0|PC_reg[2]~27_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~72_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~72 .lut_mask = 16'hE2AA;
defparam \CPU_inst|PC0|PC_reg~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N4
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~73 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~73_combout  = (\CPU_inst|PC0|stack_pop~2_combout  & ((\CPU_inst|PC0|PC_reg~72_combout ) # ((\CPU_inst|PC0|always2~1_combout  & \CPU_inst|PC0|adder_out[7]~22_combout )))) # (!\CPU_inst|PC0|stack_pop~2_combout  & 
// (\CPU_inst|PC0|always2~1_combout  & (\CPU_inst|PC0|adder_out[7]~22_combout )))

	.dataa(\CPU_inst|PC0|stack_pop~2_combout ),
	.datab(\CPU_inst|PC0|always2~1_combout ),
	.datac(\CPU_inst|PC0|adder_out[7]~22_combout ),
	.datad(\CPU_inst|PC0|PC_reg~72_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~73_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~73 .lut_mask = 16'hEAC0;
defparam \CPU_inst|PC0|PC_reg~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N5
dffeas \CPU_inst|PC0|PC_reg[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|PC_reg~73_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|always2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|PC_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg[7] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|PC_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y14_N5
dffeas \CPU_inst|PC0|A_miss_next[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|PC_reg [7]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\CPU_inst|PC0|p_miss~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_miss_next [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss_next[7] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_miss_next[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y14_N31
dffeas \CPU_inst|PC0|A_miss[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_miss_next [7]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\CPU_inst|PC0|p_miss~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_miss [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss[7] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_miss[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N30
cycloneive_lcell_comb \CPU_inst|PC0|A[7]~11 (
// Equation(s):
// \CPU_inst|PC0|A[7]~11_combout  = (\CPU_inst|PC0|p_miss~q  & (\CPU_inst|PC0|A_miss [7])) # (!\CPU_inst|PC0|p_miss~q  & ((\CPU_inst|PC0|PC_reg [7])))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|p_miss~q ),
	.datac(\CPU_inst|PC0|A_miss [7]),
	.datad(\CPU_inst|PC0|PC_reg [7]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A[7]~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A[7]~11 .lut_mask = 16'hF3C0;
defparam \CPU_inst|PC0|A[7]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N28
cycloneive_lcell_comb \p_cache_inst|cache_address[5]~5 (
// Equation(s):
// \p_cache_inst|cache_address[5]~5_combout  = (\arbiter_inst|arbiter_p1_ready~q  & ((\p_cache_inst|fetch_active~q  & (\p_cache_inst|CPU_address_hold [7])) # (!\p_cache_inst|fetch_active~q  & ((\CPU_inst|PC0|A[7]~11_combout ))))) # 
// (!\arbiter_inst|arbiter_p1_ready~q  & (((\CPU_inst|PC0|A[7]~11_combout ))))

	.dataa(\arbiter_inst|arbiter_p1_ready~q ),
	.datab(\p_cache_inst|fetch_active~q ),
	.datac(\p_cache_inst|CPU_address_hold [7]),
	.datad(\CPU_inst|PC0|A[7]~11_combout ),
	.cin(gnd),
	.combout(\p_cache_inst|cache_address[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|cache_address[5]~5 .lut_mask = 16'hF780;
defparam \p_cache_inst|cache_address[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N20
cycloneive_lcell_comb \p_cache_inst|Mux9~0 (
// Equation(s):
// \p_cache_inst|Mux9~0_combout  = (\p_cache_inst|word_address [1] & (((\p_cache_inst|word_address [0])))) # (!\p_cache_inst|word_address [1] & ((\p_cache_inst|word_address [0] & (\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [22])) # 
// (!\p_cache_inst|word_address [0] & ((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [6])))))

	.dataa(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [22]),
	.datab(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [6]),
	.datac(\p_cache_inst|word_address [1]),
	.datad(\p_cache_inst|word_address [0]),
	.cin(gnd),
	.combout(\p_cache_inst|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Mux9~0 .lut_mask = 16'hFA0C;
defparam \p_cache_inst|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N6
cycloneive_lcell_comb \p_cache_inst|Mux9~1 (
// Equation(s):
// \p_cache_inst|Mux9~1_combout  = (\p_cache_inst|Mux9~0_combout  & (((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [54]) # (!\p_cache_inst|word_address [1])))) # (!\p_cache_inst|Mux9~0_combout  & 
// (\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [38] & (\p_cache_inst|word_address [1])))

	.dataa(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [38]),
	.datab(\p_cache_inst|Mux9~0_combout ),
	.datac(\p_cache_inst|word_address [1]),
	.datad(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [54]),
	.cin(gnd),
	.combout(\p_cache_inst|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Mux9~1 .lut_mask = 16'hEC2C;
defparam \p_cache_inst|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N10
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_alternate~19 (
// Equation(s):
// \CPU_inst|decode_unit0|I_alternate~19_combout  = (!\CPU_inst|PC0|take_branch~3_combout  & (!\CPU_inst|RST~q  & (!\CPU_inst|PC0|prev_branch_taken~q  & \p_cache_inst|Mux9~1_combout )))

	.dataa(\CPU_inst|PC0|take_branch~3_combout ),
	.datab(\CPU_inst|RST~q ),
	.datac(\CPU_inst|PC0|prev_branch_taken~q ),
	.datad(\p_cache_inst|Mux9~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_alternate~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate~19 .lut_mask = 16'h0100;
defparam \CPU_inst|decode_unit0|I_alternate~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N11
dffeas \CPU_inst|decode_unit0|I_alternate[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_alternate~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|I_alternate[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_alternate [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate[6] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_alternate[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N14
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_reg~19 (
// Equation(s):
// \CPU_inst|decode_unit0|I_reg~19_combout  = (!\CPU_inst|decode_unit0|I_reg[11]~0_combout  & ((\CPU_inst|decode_unit0|prev_hazard~q  & ((\CPU_inst|decode_unit0|I_alternate [6]))) # (!\CPU_inst|decode_unit0|prev_hazard~q  & (\p_cache_inst|Mux9~1_combout ))))

	.dataa(\p_cache_inst|Mux9~1_combout ),
	.datab(\CPU_inst|decode_unit0|I_reg[11]~0_combout ),
	.datac(\CPU_inst|decode_unit0|prev_hazard~q ),
	.datad(\CPU_inst|decode_unit0|I_alternate [6]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_reg~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg~19 .lut_mask = 16'h3202;
defparam \CPU_inst|decode_unit0|I_reg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N15
dffeas \CPU_inst|decode_unit0|I_reg[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_reg~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|rotate_source_reg~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg[6] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y16_N25
dffeas \CPU_inst|decode_unit0|PC_I_field_reg[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|decode_unit0|I_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|decode_unit0|PC_I_field_reg[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|PC_I_field_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|PC_I_field_reg[6] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|PC_I_field_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N20
cycloneive_lcell_comb \CPU_inst|PC_I_field1[6]~feeder (
// Equation(s):
// \CPU_inst|PC_I_field1[6]~feeder_combout  = \CPU_inst|decode_unit0|PC_I_field_reg [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|PC_I_field_reg [6]),
	.cin(gnd),
	.combout(\CPU_inst|PC_I_field1[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC_I_field1[6]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC_I_field1[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N21
dffeas \CPU_inst|PC_I_field1[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC_I_field1[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC_I_field1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC_I_field1[6] .is_wysiwyg = "true";
defparam \CPU_inst|PC_I_field1[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N15
dffeas \CPU_inst|PC_I_field2[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC_I_field1 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC_I_field2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC_I_field2[6] .is_wysiwyg = "true";
defparam \CPU_inst|PC_I_field2[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y14_N21
dffeas \CPU_inst|PC0|A_next_I[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|PC_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_next_I [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_next_I[6] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_next_I[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N18
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I_alternate~13 (
// Equation(s):
// \CPU_inst|PC0|A_current_I_alternate~13_combout  = (\CPU_inst|PC0|prev_branch_taken~q  & (\CPU_inst|PC0|PC_reg [6])) # (!\CPU_inst|PC0|prev_branch_taken~q  & ((\CPU_inst|PC0|A_next_I [6])))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|prev_branch_taken~q ),
	.datac(\CPU_inst|PC0|PC_reg [6]),
	.datad(\CPU_inst|PC0|A_next_I [6]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I_alternate~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate~13 .lut_mask = 16'hF3C0;
defparam \CPU_inst|PC0|A_current_I_alternate~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N19
dffeas \CPU_inst|PC0|A_current_I_alternate[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I_alternate~13_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_current_I_alternate[15]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I_alternate [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate[6] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I_alternate[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N10
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I~10 (
// Equation(s):
// \CPU_inst|PC0|A_current_I~10_combout  = (\CPU_inst|PC0|prev_hazard~q  & ((\CPU_inst|PC0|A_current_I_alternate [6]))) # (!\CPU_inst|PC0|prev_hazard~q  & (\CPU_inst|PC0|A_next_I [6]))

	.dataa(\CPU_inst|PC0|A_next_I [6]),
	.datab(\CPU_inst|PC0|prev_hazard~q ),
	.datac(gnd),
	.datad(\CPU_inst|PC0|A_current_I_alternate [6]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I~10 .lut_mask = 16'hEE22;
defparam \CPU_inst|PC0|A_current_I~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N11
dffeas \CPU_inst|PC0|A_current_I[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I~10_combout ),
	.asdata(\CPU_inst|PC0|PC_reg [6]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|prev_branch_taken~q ),
	.ena(\CPU_inst|PC0|A_pipe0[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I[6] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N18
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe0~12 (
// Equation(s):
// \CPU_inst|PC0|A_pipe0~12_combout  = (\CPU_inst|PC0|prev_branch_taken~q  & (\CPU_inst|PC0|PC_reg [6])) # (!\CPU_inst|PC0|prev_branch_taken~q  & ((\CPU_inst|PC0|A_current_I [6])))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|prev_branch_taken~q ),
	.datac(\CPU_inst|PC0|PC_reg [6]),
	.datad(\CPU_inst|PC0|A_current_I [6]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe0~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0~12 .lut_mask = 16'hF3C0;
defparam \CPU_inst|PC0|A_pipe0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N19
dffeas \CPU_inst|PC0|A_pipe0[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe0~12_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_pipe0[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0[6] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe0[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N2
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe1~9 (
// Equation(s):
// \CPU_inst|PC0|A_pipe1~9_combout  = (\CPU_inst|PC0|prev_branch_taken~q  & (\CPU_inst|PC0|PC_reg [6])) # (!\CPU_inst|PC0|prev_branch_taken~q  & ((\CPU_inst|PC0|A_pipe0 [6])))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|prev_branch_taken~q ),
	.datac(\CPU_inst|PC0|PC_reg [6]),
	.datad(\CPU_inst|PC0|A_pipe0 [6]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe1~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1~9 .lut_mask = 16'hF3C0;
defparam \CPU_inst|PC0|A_pipe1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N3
dffeas \CPU_inst|PC0|A_pipe1[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe1~9_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_pipe2[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1[6] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe1[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y12_N5
dffeas \CPU_inst|PC0|xec_return_addr[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_pipe1 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|XEC2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|xec_return_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|xec_return_addr[6] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|xec_return_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N4
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~61 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~61_combout  = (\CPU_inst|PC0|PC_reg[12]~21_combout  & ((\CPU_inst|PC0|PC_reg[12]~22_combout ) # ((\CPU_inst|PC0|Add1~12_combout )))) # (!\CPU_inst|PC0|PC_reg[12]~21_combout  & (!\CPU_inst|PC0|PC_reg[12]~22_combout  & 
// (\CPU_inst|PC0|xec_return_addr [6])))

	.dataa(\CPU_inst|PC0|PC_reg[12]~21_combout ),
	.datab(\CPU_inst|PC0|PC_reg[12]~22_combout ),
	.datac(\CPU_inst|PC0|xec_return_addr [6]),
	.datad(\CPU_inst|PC0|Add1~12_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~61_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~61 .lut_mask = 16'hBA98;
defparam \CPU_inst|PC0|PC_reg~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N18
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe2~12 (
// Equation(s):
// \CPU_inst|PC0|A_pipe2~12_combout  = (\CPU_inst|PC0|prev_branch_taken~q  & (\CPU_inst|PC0|PC_reg [6])) # (!\CPU_inst|PC0|prev_branch_taken~q  & ((\CPU_inst|PC0|A_pipe1 [6])))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|prev_branch_taken~q ),
	.datac(\CPU_inst|PC0|PC_reg [6]),
	.datad(\CPU_inst|PC0|A_pipe1 [6]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe2~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe2~12 .lut_mask = 16'hF3C0;
defparam \CPU_inst|PC0|A_pipe2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N19
dffeas \CPU_inst|PC0|A_pipe2[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe2~12_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_pipe2[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe2[6] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N20
cycloneive_lcell_comb \CPU_inst|PC0|stack_in[6]~9 (
// Equation(s):
// \CPU_inst|PC0|stack_in[6]~9_combout  = (\CPU_inst|interrupt~q  & ((\CPU_inst|PC0|A_pipe2 [6]))) # (!\CPU_inst|interrupt~q  & (\CPU_inst|PC0|A_pipe1 [6]))

	.dataa(\CPU_inst|PC0|A_pipe1 [6]),
	.datab(gnd),
	.datac(\CPU_inst|interrupt~q ),
	.datad(\CPU_inst|PC0|A_pipe2 [6]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|stack_in[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|stack_in[6]~9 .lut_mask = 16'hFA0A;
defparam \CPU_inst|PC0|stack_in[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N21
dffeas \CPU_inst|PC0|cstack0|input_buf[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|stack_in[6]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|input_buf [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|input_buf[6] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|input_buf[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y7_N1
dffeas \CPU_inst|PC0|cstack0|stack_mem~70 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~433_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~70 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~70 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N12
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~86feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~86feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [6]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~86feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~86feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~86feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y8_N13
dffeas \CPU_inst|PC0|cstack0|stack_mem~86 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~86feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~86 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~86 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N0
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~348 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~348_combout  = (\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|address [3]) # ((\CPU_inst|PC0|cstack0|stack_mem~86_q )))) # (!\CPU_inst|PC0|cstack0|address [0] & (!\CPU_inst|PC0|cstack0|address [3] & 
// (\CPU_inst|PC0|cstack0|stack_mem~70_q )))

	.dataa(\CPU_inst|PC0|cstack0|address [0]),
	.datab(\CPU_inst|PC0|cstack0|address [3]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~70_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~86_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~348_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~348 .lut_mask = 16'hBA98;
defparam \CPU_inst|PC0|cstack0|stack_mem~348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y7_N27
dffeas \CPU_inst|PC0|cstack0|stack_mem~214 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~443_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~214_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~214 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~214 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y7_N17
dffeas \CPU_inst|PC0|cstack0|stack_mem~198 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~419_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~198_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~198 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~198 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N26
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~349 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~349_combout  = (\CPU_inst|PC0|cstack0|stack_mem~348_combout  & (((\CPU_inst|PC0|cstack0|stack_mem~214_q )) # (!\CPU_inst|PC0|cstack0|address [3]))) # (!\CPU_inst|PC0|cstack0|stack_mem~348_combout  & 
// (\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|stack_mem~198_q ))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~348_combout ),
	.datab(\CPU_inst|PC0|cstack0|address [3]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~214_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~198_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~349_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~349 .lut_mask = 16'hE6A2;
defparam \CPU_inst|PC0|cstack0|stack_mem~349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y5_N11
dffeas \CPU_inst|PC0|cstack0|stack_mem~134 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~421_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~134_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~134 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~134 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y5_N29
dffeas \CPU_inst|PC0|cstack0|stack_mem~6 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~437_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~6 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N28
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~350 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~350_combout  = (\CPU_inst|PC0|cstack0|address [0] & (((\CPU_inst|PC0|cstack0|address [3])))) # (!\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|address [3] & (\CPU_inst|PC0|cstack0|stack_mem~134_q )) # 
// (!\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|stack_mem~6_q )))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~134_q ),
	.datab(\CPU_inst|PC0|cstack0|address [0]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~6_q ),
	.datad(\CPU_inst|PC0|cstack0|address [3]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~350_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~350 .lut_mask = 16'hEE30;
defparam \CPU_inst|PC0|cstack0|stack_mem~350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y8_N11
dffeas \CPU_inst|PC0|cstack0|stack_mem~150 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~445_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~150_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~150 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~150 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y8_N25
dffeas \CPU_inst|PC0|cstack0|stack_mem~22 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~429_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~22 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~22 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N10
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~351 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~351_combout  = (\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~350_combout  & (\CPU_inst|PC0|cstack0|stack_mem~150_q )) # (!\CPU_inst|PC0|cstack0|stack_mem~350_combout  & 
// ((\CPU_inst|PC0|cstack0|stack_mem~22_q ))))) # (!\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|stack_mem~350_combout ))

	.dataa(\CPU_inst|PC0|cstack0|address [0]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~350_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~150_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~22_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~351_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~351 .lut_mask = 16'hE6C4;
defparam \CPU_inst|PC0|cstack0|stack_mem~351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N30
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~352 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~352_combout  = (\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|stack_mem~349_combout ) # ((\CPU_inst|PC0|cstack0|address [1])))) # (!\CPU_inst|PC0|cstack0|address [2] & (((!\CPU_inst|PC0|cstack0|address [1] & 
// \CPU_inst|PC0|cstack0|stack_mem~351_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|address [2]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~349_combout ),
	.datac(\CPU_inst|PC0|cstack0|address [1]),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~351_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~352_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~352 .lut_mask = 16'hADA8;
defparam \CPU_inst|PC0|cstack0|stack_mem~352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y6_N13
dffeas \CPU_inst|PC0|cstack0|stack_mem~182 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~441_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~182_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~182 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~182 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y6_N13
dffeas \CPU_inst|PC0|cstack0|stack_mem~166 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~417_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~166_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~166 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~166 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y6_N11
dffeas \CPU_inst|PC0|cstack0|stack_mem~38 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~435_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~38 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~38 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N10
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~346 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~346_combout  = (\CPU_inst|PC0|cstack0|address [0] & (((\CPU_inst|PC0|cstack0|address [3])))) # (!\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|address [3] & (\CPU_inst|PC0|cstack0|stack_mem~166_q )) # 
// (!\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|stack_mem~38_q )))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~166_q ),
	.datab(\CPU_inst|PC0|cstack0|address [0]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~38_q ),
	.datad(\CPU_inst|PC0|cstack0|address [3]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~346_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~346 .lut_mask = 16'hEE30;
defparam \CPU_inst|PC0|cstack0|stack_mem~346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N29
dffeas \CPU_inst|PC0|cstack0|stack_mem~54 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~54 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~54 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N28
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~347 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~347_combout  = (\CPU_inst|PC0|cstack0|stack_mem~346_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~182_q ) # ((!\CPU_inst|PC0|cstack0|address [0])))) # (!\CPU_inst|PC0|cstack0|stack_mem~346_combout  & 
// (((\CPU_inst|PC0|cstack0|stack_mem~54_q  & \CPU_inst|PC0|cstack0|address [0]))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~182_q ),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~346_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~54_q ),
	.datad(\CPU_inst|PC0|cstack0|address [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~347_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~347 .lut_mask = 16'hB8CC;
defparam \CPU_inst|PC0|cstack0|stack_mem~347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N6
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~230feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~230feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [6]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~230feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~230feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~230feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y8_N7
dffeas \CPU_inst|PC0|cstack0|stack_mem~230 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~230feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~230_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~230 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~230 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N26
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~118feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~118feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [6]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~118feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~118feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~118feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y8_N27
dffeas \CPU_inst|PC0|cstack0|stack_mem~118 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~118feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~431_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~118 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~118 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y7_N19
dffeas \CPU_inst|PC0|cstack0|stack_mem~102 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~439_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~102 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~102 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N18
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~353 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~353_combout  = (\CPU_inst|PC0|cstack0|address [3] & (((\CPU_inst|PC0|cstack0|address [0])))) # (!\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|stack_mem~118_q )) # 
// (!\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~102_q )))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~118_q ),
	.datab(\CPU_inst|PC0|cstack0|address [3]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~102_q ),
	.datad(\CPU_inst|PC0|cstack0|address [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~353_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~353 .lut_mask = 16'hEE30;
defparam \CPU_inst|PC0|cstack0|stack_mem~353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y6_N1
dffeas \CPU_inst|PC0|cstack0|stack_mem~246 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~447_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~246_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~246 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~246 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N0
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~354 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~354_combout  = (\CPU_inst|PC0|cstack0|stack_mem~353_combout  & (((\CPU_inst|PC0|cstack0|stack_mem~246_q ) # (!\CPU_inst|PC0|cstack0|address [3])))) # (!\CPU_inst|PC0|cstack0|stack_mem~353_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~230_q  & ((\CPU_inst|PC0|cstack0|address [3]))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~230_q ),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~353_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~246_q ),
	.datad(\CPU_inst|PC0|cstack0|address [3]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~354_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~354 .lut_mask = 16'hE2CC;
defparam \CPU_inst|PC0|cstack0|stack_mem~354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N22
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~355 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~355_combout  = (\CPU_inst|PC0|cstack0|stack_mem~352_combout  & (((\CPU_inst|PC0|cstack0|stack_mem~354_combout ) # (!\CPU_inst|PC0|cstack0|address [1])))) # (!\CPU_inst|PC0|cstack0|stack_mem~352_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~347_combout  & ((\CPU_inst|PC0|cstack0|address [1]))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~352_combout ),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~347_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~354_combout ),
	.datad(\CPU_inst|PC0|cstack0|address [1]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~355_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~355 .lut_mask = 16'hE4AA;
defparam \CPU_inst|PC0|cstack0|stack_mem~355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N23
dffeas \CPU_inst|PC0|cstack0|output_buf[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~355_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|output_buf [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|output_buf[6] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|output_buf[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N24
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~62 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~62_combout  = (\CPU_inst|PC0|PC_reg~61_combout  & (((\CPU_inst|PC0|cstack0|output_buf [6])) # (!\CPU_inst|PC0|PC_reg[12]~22_combout ))) # (!\CPU_inst|PC0|PC_reg~61_combout  & (\CPU_inst|PC0|PC_reg[12]~22_combout  & 
// (\CPU_inst|decode_unit0|PC_I_field_reg [6])))

	.dataa(\CPU_inst|PC0|PC_reg~61_combout ),
	.datab(\CPU_inst|PC0|PC_reg[12]~22_combout ),
	.datac(\CPU_inst|decode_unit0|PC_I_field_reg [6]),
	.datad(\CPU_inst|PC0|cstack0|output_buf [6]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~62_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~62 .lut_mask = 16'hEA62;
defparam \CPU_inst|PC0|PC_reg~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N23
dffeas \CPU_inst|PC0|A_miss_next[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|PC_reg [6]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\CPU_inst|PC0|p_miss~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_miss_next [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss_next[6] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_miss_next[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N22
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~63 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~63_combout  = (\CPU_inst|PC0|stack_pop~2_combout  & ((\CPU_inst|PC0|PC_reg[12]~19_combout  & ((\CPU_inst|PC0|A_miss_next [6]))) # (!\CPU_inst|PC0|PC_reg[12]~19_combout  & (\CPU_inst|PC0|PC_reg~62_combout ))))

	.dataa(\CPU_inst|PC0|stack_pop~2_combout ),
	.datab(\CPU_inst|PC0|PC_reg~62_combout ),
	.datac(\CPU_inst|PC0|A_miss_next [6]),
	.datad(\CPU_inst|PC0|PC_reg[12]~19_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~63_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~63 .lut_mask = 16'hA088;
defparam \CPU_inst|PC0|PC_reg~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N22
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~64 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~64_combout  = (\CPU_inst|PC0|PC_reg~63_combout ) # ((\CPU_inst|PC0|always2~1_combout  & \CPU_inst|PC0|adder_out[6]~19_combout ))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|always2~1_combout ),
	.datac(\CPU_inst|PC0|adder_out[6]~19_combout ),
	.datad(\CPU_inst|PC0|PC_reg~63_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~64_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~64 .lut_mask = 16'hFFC0;
defparam \CPU_inst|PC0|PC_reg~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N23
dffeas \CPU_inst|PC0|PC_reg[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|PC_reg~64_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|always2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|PC_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg[6] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|PC_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y14_N21
dffeas \CPU_inst|PC0|A_miss[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_miss_next [6]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\CPU_inst|PC0|p_miss~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_miss [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss[6] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_miss[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N20
cycloneive_lcell_comb \CPU_inst|PC0|A[6]~9 (
// Equation(s):
// \CPU_inst|PC0|A[6]~9_combout  = (\CPU_inst|PC0|p_miss~q  & ((\CPU_inst|PC0|A_miss [6]))) # (!\CPU_inst|PC0|p_miss~q  & (\CPU_inst|PC0|PC_reg [6]))

	.dataa(\CPU_inst|PC0|PC_reg [6]),
	.datab(\CPU_inst|PC0|p_miss~q ),
	.datac(\CPU_inst|PC0|A_miss [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A[6]~9 .lut_mask = 16'hE2E2;
defparam \CPU_inst|PC0|A[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N2
cycloneive_lcell_comb \p_cache_inst|cache_address[4]~4 (
// Equation(s):
// \p_cache_inst|cache_address[4]~4_combout  = (\arbiter_inst|arbiter_p1_ready~q  & ((\p_cache_inst|fetch_active~q  & ((\p_cache_inst|CPU_address_hold [6]))) # (!\p_cache_inst|fetch_active~q  & (\CPU_inst|PC0|A[6]~9_combout )))) # 
// (!\arbiter_inst|arbiter_p1_ready~q  & (\CPU_inst|PC0|A[6]~9_combout ))

	.dataa(\arbiter_inst|arbiter_p1_ready~q ),
	.datab(\CPU_inst|PC0|A[6]~9_combout ),
	.datac(\p_cache_inst|fetch_active~q ),
	.datad(\p_cache_inst|CPU_address_hold [6]),
	.cin(gnd),
	.combout(\p_cache_inst|cache_address[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|cache_address[4]~4 .lut_mask = 16'hEC4C;
defparam \p_cache_inst|cache_address[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N16
cycloneive_lcell_comb \arbiter_inst|port1_from_mem[1][2]~feeder (
// Equation(s):
// \arbiter_inst|port1_from_mem[1][2]~feeder_combout  = \SDRAM_controller|from_mem [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_controller|from_mem [2]),
	.cin(gnd),
	.combout(\arbiter_inst|port1_from_mem[1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[1][2]~feeder .lut_mask = 16'hFF00;
defparam \arbiter_inst|port1_from_mem[1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N17
dffeas \arbiter_inst|port1_from_mem[1][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|port1_from_mem[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arbiter_inst|port1_from_mem[1][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port1_from_mem[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[1][2] .is_wysiwyg = "true";
defparam \arbiter_inst|port1_from_mem[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N6
cycloneive_lcell_comb \arbiter_inst|port1_from_mem[1][5]~feeder (
// Equation(s):
// \arbiter_inst|port1_from_mem[1][5]~feeder_combout  = \SDRAM_controller|from_mem [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_controller|from_mem [5]),
	.cin(gnd),
	.combout(\arbiter_inst|port1_from_mem[1][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[1][5]~feeder .lut_mask = 16'hFF00;
defparam \arbiter_inst|port1_from_mem[1][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N7
dffeas \arbiter_inst|port1_from_mem[1][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|port1_from_mem[1][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arbiter_inst|port1_from_mem[1][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port1_from_mem[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[1][5] .is_wysiwyg = "true";
defparam \arbiter_inst|port1_from_mem[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N12
cycloneive_lcell_comb \arbiter_inst|port1_from_mem[1][6]~feeder (
// Equation(s):
// \arbiter_inst|port1_from_mem[1][6]~feeder_combout  = \SDRAM_controller|from_mem [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_controller|from_mem [6]),
	.cin(gnd),
	.combout(\arbiter_inst|port1_from_mem[1][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[1][6]~feeder .lut_mask = 16'hFF00;
defparam \arbiter_inst|port1_from_mem[1][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N13
dffeas \arbiter_inst|port1_from_mem[1][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|port1_from_mem[1][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arbiter_inst|port1_from_mem[1][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port1_from_mem[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[1][6] .is_wysiwyg = "true";
defparam \arbiter_inst|port1_from_mem[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N9
dffeas \arbiter_inst|port1_from_mem[2][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_controller|from_mem [3]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|port1_from_mem[2][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port1_from_mem[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[2][3] .is_wysiwyg = "true";
defparam \arbiter_inst|port1_from_mem[2][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N29
dffeas \arbiter_inst|port1_from_mem[2][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_controller|from_mem [5]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|port1_from_mem[2][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port1_from_mem[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[2][5] .is_wysiwyg = "true";
defparam \arbiter_inst|port1_from_mem[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N14
cycloneive_lcell_comb \arbiter_inst|port1_from_mem[3][2]~feeder (
// Equation(s):
// \arbiter_inst|port1_from_mem[3][2]~feeder_combout  = \SDRAM_controller|from_mem [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_controller|from_mem [2]),
	.cin(gnd),
	.combout(\arbiter_inst|port1_from_mem[3][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[3][2]~feeder .lut_mask = 16'hFF00;
defparam \arbiter_inst|port1_from_mem[3][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N15
dffeas \arbiter_inst|port1_from_mem[3][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|port1_from_mem[3][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arbiter_inst|port1_from_mem[3][4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port1_from_mem[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[3][2] .is_wysiwyg = "true";
defparam \arbiter_inst|port1_from_mem[3][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N19
dffeas \arbiter_inst|port1_from_mem[3][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_controller|from_mem [5]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|port1_from_mem[3][4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port1_from_mem[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[3][5] .is_wysiwyg = "true";
defparam \arbiter_inst|port1_from_mem[3][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N17
dffeas \arbiter_inst|port1_from_mem[3][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_controller|from_mem [6]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|port1_from_mem[3][4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port1_from_mem[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[3][6] .is_wysiwyg = "true";
defparam \arbiter_inst|port1_from_mem[3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N8
cycloneive_lcell_comb \arbiter_inst|port1_from_mem[4][3]~feeder (
// Equation(s):
// \arbiter_inst|port1_from_mem[4][3]~feeder_combout  = \SDRAM_controller|from_mem [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_controller|from_mem [3]),
	.cin(gnd),
	.combout(\arbiter_inst|port1_from_mem[4][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[4][3]~feeder .lut_mask = 16'hFF00;
defparam \arbiter_inst|port1_from_mem[4][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N9
dffeas \arbiter_inst|port1_from_mem[4][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|port1_from_mem[4][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arbiter_inst|port1_from_mem[4][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port1_from_mem[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[4][3] .is_wysiwyg = "true";
defparam \arbiter_inst|port1_from_mem[4][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y11_N17
dffeas \arbiter_inst|port1_from_mem[5][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_controller|from_mem [2]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|port1_from_mem[5][4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port1_from_mem[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[5][2] .is_wysiwyg = "true";
defparam \arbiter_inst|port1_from_mem[5][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N24
cycloneive_lcell_comb \arbiter_inst|port1_from_mem[5][5]~feeder (
// Equation(s):
// \arbiter_inst|port1_from_mem[5][5]~feeder_combout  = \SDRAM_controller|from_mem [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_controller|from_mem [5]),
	.cin(gnd),
	.combout(\arbiter_inst|port1_from_mem[5][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[5][5]~feeder .lut_mask = 16'hFF00;
defparam \arbiter_inst|port1_from_mem[5][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N25
dffeas \arbiter_inst|port1_from_mem[5][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|port1_from_mem[5][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arbiter_inst|port1_from_mem[5][4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port1_from_mem[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[5][5] .is_wysiwyg = "true";
defparam \arbiter_inst|port1_from_mem[5][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N4
cycloneive_lcell_comb \arbiter_inst|port1_from_mem[5][6]~feeder (
// Equation(s):
// \arbiter_inst|port1_from_mem[5][6]~feeder_combout  = \SDRAM_controller|from_mem [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_controller|from_mem [6]),
	.cin(gnd),
	.combout(\arbiter_inst|port1_from_mem[5][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[5][6]~feeder .lut_mask = 16'hFF00;
defparam \arbiter_inst|port1_from_mem[5][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N5
dffeas \arbiter_inst|port1_from_mem[5][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|port1_from_mem[5][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arbiter_inst|port1_from_mem[5][4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port1_from_mem[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[5][6] .is_wysiwyg = "true";
defparam \arbiter_inst|port1_from_mem[5][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N10
cycloneive_lcell_comb \arbiter_inst|port1_from_mem[6][3]~feeder (
// Equation(s):
// \arbiter_inst|port1_from_mem[6][3]~feeder_combout  = \SDRAM_controller|from_mem [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_controller|from_mem [3]),
	.cin(gnd),
	.combout(\arbiter_inst|port1_from_mem[6][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[6][3]~feeder .lut_mask = 16'hFF00;
defparam \arbiter_inst|port1_from_mem[6][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N11
dffeas \arbiter_inst|port1_from_mem[6][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|port1_from_mem[6][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arbiter_inst|port1_from_mem[6][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port1_from_mem[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[6][3] .is_wysiwyg = "true";
defparam \arbiter_inst|port1_from_mem[6][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N30
cycloneive_lcell_comb \arbiter_inst|port1_from_mem[7][0]~feeder (
// Equation(s):
// \arbiter_inst|port1_from_mem[7][0]~feeder_combout  = \SDRAM_controller|from_mem [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_controller|from_mem [0]),
	.cin(gnd),
	.combout(\arbiter_inst|port1_from_mem[7][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[7][0]~feeder .lut_mask = 16'hFF00;
defparam \arbiter_inst|port1_from_mem[7][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N31
dffeas \arbiter_inst|port1_from_mem[7][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|port1_from_mem[7][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arbiter_inst|port1_from_mem[7][4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port1_from_mem[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[7][0] .is_wysiwyg = "true";
defparam \arbiter_inst|port1_from_mem[7][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y11_N3
dffeas \arbiter_inst|port1_from_mem[7][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_controller|from_mem [2]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|port1_from_mem[7][4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port1_from_mem[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[7][2] .is_wysiwyg = "true";
defparam \arbiter_inst|port1_from_mem[7][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N10
cycloneive_lcell_comb \arbiter_inst|port1_from_mem[7][5]~feeder (
// Equation(s):
// \arbiter_inst|port1_from_mem[7][5]~feeder_combout  = \SDRAM_controller|from_mem [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_controller|from_mem [5]),
	.cin(gnd),
	.combout(\arbiter_inst|port1_from_mem[7][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[7][5]~feeder .lut_mask = 16'hFF00;
defparam \arbiter_inst|port1_from_mem[7][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N11
dffeas \arbiter_inst|port1_from_mem[7][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|port1_from_mem[7][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arbiter_inst|port1_from_mem[7][4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port1_from_mem[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[7][5] .is_wysiwyg = "true";
defparam \arbiter_inst|port1_from_mem[7][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N14
cycloneive_lcell_comb \arbiter_inst|port1_from_mem[7][6]~feeder (
// Equation(s):
// \arbiter_inst|port1_from_mem[7][6]~feeder_combout  = \SDRAM_controller|from_mem [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_controller|from_mem [6]),
	.cin(gnd),
	.combout(\arbiter_inst|port1_from_mem[7][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[7][6]~feeder .lut_mask = 16'hFF00;
defparam \arbiter_inst|port1_from_mem[7][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N15
dffeas \arbiter_inst|port1_from_mem[7][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|port1_from_mem[7][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arbiter_inst|port1_from_mem[7][4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port1_from_mem[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port1_from_mem[7][6] .is_wysiwyg = "true";
defparam \arbiter_inst|port1_from_mem[7][6] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y13_N0
cycloneive_ram_block \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\arbiter_inst|arbiter_p1_ready~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\arbiter_inst|port1_from_mem[7][6]~q ,\arbiter_inst|port1_from_mem[7][5]~q ,\arbiter_inst|port1_from_mem[7][2]~q ,\arbiter_inst|port1_from_mem[7][0]~q ,\arbiter_inst|port1_from_mem[6][3]~q ,\arbiter_inst|port1_from_mem[5][6]~q ,
\arbiter_inst|port1_from_mem[5][5]~q ,\arbiter_inst|port1_from_mem[5][2]~q ,\arbiter_inst|port1_from_mem[4][3]~q ,\arbiter_inst|port1_from_mem[3][6]~q ,\arbiter_inst|port1_from_mem[3][5]~q ,\arbiter_inst|port1_from_mem[3][2]~q ,
\arbiter_inst|port1_from_mem[2][5]~q ,\arbiter_inst|port1_from_mem[2][3]~q ,\arbiter_inst|port1_from_mem[1][6]~q ,\arbiter_inst|port1_from_mem[1][5]~q ,\arbiter_inst|port1_from_mem[1][2]~q ,\arbiter_inst|port1_from_mem[0][3]~q }),
	.portaaddr({\p_cache_inst|cache_address[8]~8_combout ,\p_cache_inst|cache_address[7]~7_combout ,\p_cache_inst|cache_address[6]~6_combout ,\p_cache_inst|cache_address[5]~5_combout ,\p_cache_inst|cache_address[4]~4_combout ,\p_cache_inst|cache_address[3]~3_combout ,
\p_cache_inst|cache_address[2]~2_combout ,\p_cache_inst|cache_address[1]~1_combout ,\p_cache_inst|cache_address[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ALTSYNCRAM";
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 9;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 18;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 511;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 512;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 72;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 9;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 18;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N30
cycloneive_lcell_comb \p_cache_inst|Mux10~0 (
// Equation(s):
// \p_cache_inst|Mux10~0_combout  = (\p_cache_inst|word_address [1] & (((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [37]) # (\p_cache_inst|word_address [0])))) # (!\p_cache_inst|word_address [1] & 
// (\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [5] & ((!\p_cache_inst|word_address [0]))))

	.dataa(\p_cache_inst|word_address [1]),
	.datab(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [5]),
	.datac(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [37]),
	.datad(\p_cache_inst|word_address [0]),
	.cin(gnd),
	.combout(\p_cache_inst|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Mux10~0 .lut_mask = 16'hAAE4;
defparam \p_cache_inst|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N24
cycloneive_lcell_comb \p_cache_inst|Mux10~1 (
// Equation(s):
// \p_cache_inst|Mux10~1_combout  = (\p_cache_inst|Mux10~0_combout  & (((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [53]) # (!\p_cache_inst|word_address [0])))) # (!\p_cache_inst|Mux10~0_combout  & 
// (\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [21] & ((\p_cache_inst|word_address [0]))))

	.dataa(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [53]),
	.datac(\p_cache_inst|Mux10~0_combout ),
	.datad(\p_cache_inst|word_address [0]),
	.cin(gnd),
	.combout(\p_cache_inst|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Mux10~1 .lut_mask = 16'hCAF0;
defparam \p_cache_inst|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N30
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_alternate~18 (
// Equation(s):
// \CPU_inst|decode_unit0|I_alternate~18_combout  = (!\CPU_inst|PC0|take_branch~3_combout  & (!\CPU_inst|RST~q  & (!\CPU_inst|PC0|prev_branch_taken~q  & \p_cache_inst|Mux10~1_combout )))

	.dataa(\CPU_inst|PC0|take_branch~3_combout ),
	.datab(\CPU_inst|RST~q ),
	.datac(\CPU_inst|PC0|prev_branch_taken~q ),
	.datad(\p_cache_inst|Mux10~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_alternate~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate~18 .lut_mask = 16'h0100;
defparam \CPU_inst|decode_unit0|I_alternate~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N31
dffeas \CPU_inst|decode_unit0|I_alternate[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_alternate~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|I_alternate[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_alternate [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate[5] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_alternate[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N4
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_reg~18 (
// Equation(s):
// \CPU_inst|decode_unit0|I_reg~18_combout  = (!\CPU_inst|decode_unit0|I_reg[11]~0_combout  & ((\CPU_inst|decode_unit0|prev_hazard~q  & (\CPU_inst|decode_unit0|I_alternate [5])) # (!\CPU_inst|decode_unit0|prev_hazard~q  & ((\p_cache_inst|Mux10~1_combout 
// )))))

	.dataa(\CPU_inst|decode_unit0|I_alternate [5]),
	.datab(\CPU_inst|decode_unit0|I_reg[11]~0_combout ),
	.datac(\CPU_inst|decode_unit0|prev_hazard~q ),
	.datad(\p_cache_inst|Mux10~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg~18 .lut_mask = 16'h2320;
defparam \CPU_inst|decode_unit0|I_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N5
dffeas \CPU_inst|decode_unit0|I_reg[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_reg~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|rotate_source_reg~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg[5] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N22
cycloneive_lcell_comb \CPU_inst|decode_unit0|PC_I_field_reg[5]~feeder (
// Equation(s):
// \CPU_inst|decode_unit0|PC_I_field_reg[5]~feeder_combout  = \CPU_inst|decode_unit0|I_reg [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|I_reg [5]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|PC_I_field_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|PC_I_field_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|decode_unit0|PC_I_field_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N23
dffeas \CPU_inst|decode_unit0|PC_I_field_reg[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|PC_I_field_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|PC_I_field_reg[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|PC_I_field_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|PC_I_field_reg[5] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|PC_I_field_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y16_N19
dffeas \CPU_inst|PC_I_field1[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|decode_unit0|PC_I_field_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC_I_field1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC_I_field1[5] .is_wysiwyg = "true";
defparam \CPU_inst|PC_I_field1[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N13
dffeas \CPU_inst|PC_I_field2[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC_I_field1 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC_I_field2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC_I_field2[5] .is_wysiwyg = "true";
defparam \CPU_inst|PC_I_field2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N24
cycloneive_lcell_comb \CPU_inst|PC0|A_next_I[5]~feeder (
// Equation(s):
// \CPU_inst|PC0|A_next_I[5]~feeder_combout  = \CPU_inst|PC0|PC_reg [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|PC_reg [5]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_next_I[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_next_I[5]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|A_next_I[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N25
dffeas \CPU_inst|PC0|A_next_I[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_next_I[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_next_I [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_next_I[5] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_next_I[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N22
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I_alternate~12 (
// Equation(s):
// \CPU_inst|PC0|A_current_I_alternate~12_combout  = (\CPU_inst|PC0|prev_branch_taken~q  & (\CPU_inst|PC0|PC_reg [5])) # (!\CPU_inst|PC0|prev_branch_taken~q  & ((\CPU_inst|PC0|A_next_I [5])))

	.dataa(\CPU_inst|PC0|PC_reg [5]),
	.datab(\CPU_inst|PC0|prev_branch_taken~q ),
	.datac(gnd),
	.datad(\CPU_inst|PC0|A_next_I [5]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I_alternate~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate~12 .lut_mask = 16'hBB88;
defparam \CPU_inst|PC0|A_current_I_alternate~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N23
dffeas \CPU_inst|PC0|A_current_I_alternate[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I_alternate~12_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_current_I_alternate[15]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I_alternate [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate[5] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I_alternate[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N2
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I~9 (
// Equation(s):
// \CPU_inst|PC0|A_current_I~9_combout  = (\CPU_inst|PC0|prev_hazard~q  & ((\CPU_inst|PC0|A_current_I_alternate [5]))) # (!\CPU_inst|PC0|prev_hazard~q  & (\CPU_inst|PC0|A_next_I [5]))

	.dataa(\CPU_inst|PC0|A_next_I [5]),
	.datab(\CPU_inst|PC0|prev_hazard~q ),
	.datac(gnd),
	.datad(\CPU_inst|PC0|A_current_I_alternate [5]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I~9 .lut_mask = 16'hEE22;
defparam \CPU_inst|PC0|A_current_I~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N3
dffeas \CPU_inst|PC0|A_current_I[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I~9_combout ),
	.asdata(\CPU_inst|PC0|PC_reg [5]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|prev_branch_taken~q ),
	.ena(\CPU_inst|PC0|A_pipe0[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I[5] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N6
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe0~11 (
// Equation(s):
// \CPU_inst|PC0|A_pipe0~11_combout  = (\CPU_inst|PC0|prev_branch_taken~q  & (\CPU_inst|PC0|PC_reg [5])) # (!\CPU_inst|PC0|prev_branch_taken~q  & ((\CPU_inst|PC0|A_current_I [5])))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|prev_branch_taken~q ),
	.datac(\CPU_inst|PC0|PC_reg [5]),
	.datad(\CPU_inst|PC0|A_current_I [5]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe0~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0~11 .lut_mask = 16'hF3C0;
defparam \CPU_inst|PC0|A_pipe0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N7
dffeas \CPU_inst|PC0|A_pipe0[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe0~11_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_pipe0[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0[5] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe0[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N0
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe1~7 (
// Equation(s):
// \CPU_inst|PC0|A_pipe1~7_combout  = (\CPU_inst|PC0|prev_branch_taken~q  & (\CPU_inst|PC0|PC_reg [5])) # (!\CPU_inst|PC0|prev_branch_taken~q  & ((\CPU_inst|PC0|A_pipe0 [5])))

	.dataa(\CPU_inst|PC0|prev_branch_taken~q ),
	.datab(gnd),
	.datac(\CPU_inst|PC0|PC_reg [5]),
	.datad(\CPU_inst|PC0|A_pipe0 [5]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe1~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1~7 .lut_mask = 16'hF5A0;
defparam \CPU_inst|PC0|A_pipe1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N1
dffeas \CPU_inst|PC0|A_pipe1[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe1~7_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_pipe2[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1[5] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N4
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe2~11 (
// Equation(s):
// \CPU_inst|PC0|A_pipe2~11_combout  = (\CPU_inst|PC0|prev_branch_taken~q  & (\CPU_inst|PC0|PC_reg [5])) # (!\CPU_inst|PC0|prev_branch_taken~q  & ((\CPU_inst|PC0|A_pipe1 [5])))

	.dataa(\CPU_inst|PC0|prev_branch_taken~q ),
	.datab(gnd),
	.datac(\CPU_inst|PC0|PC_reg [5]),
	.datad(\CPU_inst|PC0|A_pipe1 [5]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe2~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe2~11 .lut_mask = 16'hF5A0;
defparam \CPU_inst|PC0|A_pipe2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N5
dffeas \CPU_inst|PC0|A_pipe2[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe2~11_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_pipe2[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe2[5] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N18
cycloneive_lcell_comb \CPU_inst|PC0|stack_in[5]~7 (
// Equation(s):
// \CPU_inst|PC0|stack_in[5]~7_combout  = (\CPU_inst|interrupt~q  & ((\CPU_inst|PC0|A_pipe2 [5]))) # (!\CPU_inst|interrupt~q  & (\CPU_inst|PC0|A_pipe1 [5]))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|A_pipe1 [5]),
	.datac(\CPU_inst|PC0|A_pipe2 [5]),
	.datad(\CPU_inst|interrupt~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|stack_in[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|stack_in[5]~7 .lut_mask = 16'hF0CC;
defparam \CPU_inst|PC0|stack_in[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N19
dffeas \CPU_inst|PC0|cstack0|input_buf[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|stack_in[5]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|input_buf [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|input_buf[5] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|input_buf[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y6_N29
dffeas \CPU_inst|PC0|cstack0|stack_mem~37 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~435_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~37 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~37 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N20
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~53feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~53feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [5]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~53feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~53feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~53feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y9_N21
dffeas \CPU_inst|PC0|cstack0|stack_mem~53 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~53feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~53 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~53 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N28
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~326 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~326_combout  = (\CPU_inst|PC0|cstack0|address [3] & (\CPU_inst|PC0|cstack0|address [0])) # (!\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~53_q ))) # 
// (!\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|stack_mem~37_q ))))

	.dataa(\CPU_inst|PC0|cstack0|address [3]),
	.datab(\CPU_inst|PC0|cstack0|address [0]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~37_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~53_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~326_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~326 .lut_mask = 16'hDC98;
defparam \CPU_inst|PC0|cstack0|stack_mem~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y6_N1
dffeas \CPU_inst|PC0|cstack0|stack_mem~165 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~417_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~165_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~165 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~165 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y6_N23
dffeas \CPU_inst|PC0|cstack0|stack_mem~181 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~441_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~181_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~181 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~181 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N0
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~327 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~327_combout  = (\CPU_inst|PC0|cstack0|stack_mem~326_combout  & (((\CPU_inst|PC0|cstack0|stack_mem~181_q )) # (!\CPU_inst|PC0|cstack0|address [3]))) # (!\CPU_inst|PC0|cstack0|stack_mem~326_combout  & 
// (\CPU_inst|PC0|cstack0|address [3] & (\CPU_inst|PC0|cstack0|stack_mem~165_q )))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~326_combout ),
	.datab(\CPU_inst|PC0|cstack0|address [3]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~165_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~181_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~327_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~327 .lut_mask = 16'hEA62;
defparam \CPU_inst|PC0|cstack0|stack_mem~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y6_N17
dffeas \CPU_inst|PC0|cstack0|stack_mem~133 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~421_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~133_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~133 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~133 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y9_N25
dffeas \CPU_inst|PC0|cstack0|stack_mem~149 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~445_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~149_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~149 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~149 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N28
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~21feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~21feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [5]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~21feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~21feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~21feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y8_N29
dffeas \CPU_inst|PC0|cstack0|stack_mem~21 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~21feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~429_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~21 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~21 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y7_N3
dffeas \CPU_inst|PC0|cstack0|stack_mem~5 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~437_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~5 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N2
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~330 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~330_combout  = (\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~21_q ) # ((\CPU_inst|PC0|cstack0|address [3])))) # (!\CPU_inst|PC0|cstack0|address [0] & (((\CPU_inst|PC0|cstack0|stack_mem~5_q  & 
// !\CPU_inst|PC0|cstack0|address [3]))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~21_q ),
	.datab(\CPU_inst|PC0|cstack0|address [0]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~5_q ),
	.datad(\CPU_inst|PC0|cstack0|address [3]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~330_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~330 .lut_mask = 16'hCCB8;
defparam \CPU_inst|PC0|cstack0|stack_mem~330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N24
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~331 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~331_combout  = (\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|stack_mem~330_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~149_q ))) # (!\CPU_inst|PC0|cstack0|stack_mem~330_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~133_q )))) # (!\CPU_inst|PC0|cstack0|address [3] & (((\CPU_inst|PC0|cstack0|stack_mem~330_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|address [3]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~133_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~149_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~330_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~331_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~331 .lut_mask = 16'hF588;
defparam \CPU_inst|PC0|cstack0|stack_mem~331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N4
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~197feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~197feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [5]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~197feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~197feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~197feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y7_N5
dffeas \CPU_inst|PC0|cstack0|stack_mem~197 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~197feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~419_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~197_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~197 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~197 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y7_N29
dffeas \CPU_inst|PC0|cstack0|stack_mem~69 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~433_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~69 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~69 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N28
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~328 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~328_combout  = (\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|stack_mem~197_q ) # ((\CPU_inst|PC0|cstack0|address [0])))) # (!\CPU_inst|PC0|cstack0|address [3] & (((\CPU_inst|PC0|cstack0|stack_mem~69_q  & 
// !\CPU_inst|PC0|cstack0|address [0]))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~197_q ),
	.datab(\CPU_inst|PC0|cstack0|address [3]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~69_q ),
	.datad(\CPU_inst|PC0|cstack0|address [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~328_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~328 .lut_mask = 16'hCCB8;
defparam \CPU_inst|PC0|cstack0|stack_mem~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y7_N7
dffeas \CPU_inst|PC0|cstack0|stack_mem~213 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~443_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~213_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~213 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~213 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N8
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~85feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~85feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [5]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~85feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~85feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~85feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y5_N9
dffeas \CPU_inst|PC0|cstack0|stack_mem~85 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~85feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~85 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~85 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N6
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~329 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~329_combout  = (\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~328_combout  & (\CPU_inst|PC0|cstack0|stack_mem~213_q )) # (!\CPU_inst|PC0|cstack0|stack_mem~328_combout  & 
// ((\CPU_inst|PC0|cstack0|stack_mem~85_q ))))) # (!\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|stack_mem~328_combout ))

	.dataa(\CPU_inst|PC0|cstack0|address [0]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~328_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~213_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~85_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~329_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~329 .lut_mask = 16'hE6C4;
defparam \CPU_inst|PC0|cstack0|stack_mem~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N26
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~332 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~332_combout  = (\CPU_inst|PC0|cstack0|address [1] & (((\CPU_inst|PC0|cstack0|address [2])))) # (!\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|stack_mem~329_combout ))) # 
// (!\CPU_inst|PC0|cstack0|address [2] & (\CPU_inst|PC0|cstack0|stack_mem~331_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~331_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~329_combout ),
	.datad(\CPU_inst|PC0|cstack0|address [2]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~332_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~332 .lut_mask = 16'hFA44;
defparam \CPU_inst|PC0|cstack0|stack_mem~332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N2
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~117feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~117feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [5]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~117feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~117feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~117feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y5_N3
dffeas \CPU_inst|PC0|cstack0|stack_mem~117 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~117feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~431_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~117 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~117 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y5_N5
dffeas \CPU_inst|PC0|cstack0|stack_mem~245 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~447_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~245_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~245 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~245 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y6_N27
dffeas \CPU_inst|PC0|cstack0|stack_mem~229 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~229_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~229 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~229 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y7_N7
dffeas \CPU_inst|PC0|cstack0|stack_mem~101 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~439_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~101 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~101 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N6
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~333 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~333_combout  = (\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|stack_mem~229_q ) # ((\CPU_inst|PC0|cstack0|address [0])))) # (!\CPU_inst|PC0|cstack0|address [3] & (((\CPU_inst|PC0|cstack0|stack_mem~101_q  & 
// !\CPU_inst|PC0|cstack0|address [0]))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~229_q ),
	.datab(\CPU_inst|PC0|cstack0|address [3]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~101_q ),
	.datad(\CPU_inst|PC0|cstack0|address [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~333_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~333 .lut_mask = 16'hCCB8;
defparam \CPU_inst|PC0|cstack0|stack_mem~333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N4
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~334 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~334_combout  = (\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~333_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~245_q ))) # (!\CPU_inst|PC0|cstack0|stack_mem~333_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~117_q )))) # (!\CPU_inst|PC0|cstack0|address [0] & (((\CPU_inst|PC0|cstack0|stack_mem~333_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~117_q ),
	.datab(\CPU_inst|PC0|cstack0|address [0]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~245_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~333_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~334_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~334 .lut_mask = 16'hF388;
defparam \CPU_inst|PC0|cstack0|stack_mem~334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N18
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~335 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~335_combout  = (\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~332_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~334_combout ))) # (!\CPU_inst|PC0|cstack0|stack_mem~332_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~327_combout )))) # (!\CPU_inst|PC0|cstack0|address [1] & (((\CPU_inst|PC0|cstack0|stack_mem~332_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~327_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~332_combout ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~334_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~335_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~335 .lut_mask = 16'hF858;
defparam \CPU_inst|PC0|cstack0|stack_mem~335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y6_N19
dffeas \CPU_inst|PC0|cstack0|output_buf[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~335_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|output_buf [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|output_buf[5] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|output_buf[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N2
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~52 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~52_combout  = (\CPU_inst|PC0|PC_reg[12]~21_combout  & ((\CPU_inst|PC0|PC_reg[12]~22_combout  & (\CPU_inst|PC0|cstack0|output_buf [5])) # (!\CPU_inst|PC0|PC_reg[12]~22_combout  & ((\CPU_inst|PC0|Add1~10_combout ))))) # 
// (!\CPU_inst|PC0|PC_reg[12]~21_combout  & (((\CPU_inst|PC0|PC_reg[12]~22_combout ))))

	.dataa(\CPU_inst|PC0|PC_reg[12]~21_combout ),
	.datab(\CPU_inst|PC0|cstack0|output_buf [5]),
	.datac(\CPU_inst|PC0|Add1~10_combout ),
	.datad(\CPU_inst|PC0|PC_reg[12]~22_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~52_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~52 .lut_mask = 16'hDDA0;
defparam \CPU_inst|PC0|PC_reg~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N1
dffeas \CPU_inst|PC0|xec_return_addr[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_pipe1 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|XEC2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|xec_return_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|xec_return_addr[5] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|xec_return_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N0
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~53 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~53_combout  = (\CPU_inst|PC0|PC_reg~52_combout  & ((\CPU_inst|decode_unit0|PC_I_field_reg [5]) # ((\CPU_inst|PC0|PC_reg[12]~21_combout )))) # (!\CPU_inst|PC0|PC_reg~52_combout  & (((\CPU_inst|PC0|xec_return_addr [5] & 
// !\CPU_inst|PC0|PC_reg[12]~21_combout ))))

	.dataa(\CPU_inst|decode_unit0|PC_I_field_reg [5]),
	.datab(\CPU_inst|PC0|PC_reg~52_combout ),
	.datac(\CPU_inst|PC0|xec_return_addr [5]),
	.datad(\CPU_inst|PC0|PC_reg[12]~21_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~53_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~53 .lut_mask = 16'hCCB8;
defparam \CPU_inst|PC0|PC_reg~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N8
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~54 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~54_combout  = (\CPU_inst|PC0|PC_reg[12]~19_combout  & ((\CPU_inst|PC0|A_miss_next [5]))) # (!\CPU_inst|PC0|PC_reg[12]~19_combout  & (\CPU_inst|PC0|PC_reg~53_combout ))

	.dataa(\CPU_inst|PC0|PC_reg~53_combout ),
	.datab(gnd),
	.datac(\CPU_inst|PC0|A_miss_next [5]),
	.datad(\CPU_inst|PC0|PC_reg[12]~19_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~54_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~54 .lut_mask = 16'hF0AA;
defparam \CPU_inst|PC0|PC_reg~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N14
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~55 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~55_combout  = (\CPU_inst|PC0|adder_out[5]~16_combout  & ((\CPU_inst|PC0|always2~1_combout ) # ((\CPU_inst|PC0|stack_pop~2_combout  & \CPU_inst|PC0|PC_reg~54_combout )))) # (!\CPU_inst|PC0|adder_out[5]~16_combout  & 
// (((\CPU_inst|PC0|stack_pop~2_combout  & \CPU_inst|PC0|PC_reg~54_combout ))))

	.dataa(\CPU_inst|PC0|adder_out[5]~16_combout ),
	.datab(\CPU_inst|PC0|always2~1_combout ),
	.datac(\CPU_inst|PC0|stack_pop~2_combout ),
	.datad(\CPU_inst|PC0|PC_reg~54_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~55_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~55 .lut_mask = 16'hF888;
defparam \CPU_inst|PC0|PC_reg~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N15
dffeas \CPU_inst|PC0|PC_reg[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|PC_reg~55_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|always2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|PC_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg[5] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|PC_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y14_N9
dffeas \CPU_inst|PC0|A_miss_next[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|PC_reg [5]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\CPU_inst|PC0|p_miss~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_miss_next [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss_next[5] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_miss_next[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y14_N13
dffeas \CPU_inst|PC0|A_miss[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_miss_next [5]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\CPU_inst|PC0|p_miss~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_miss [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss[5] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_miss[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N12
cycloneive_lcell_comb \CPU_inst|PC0|A[5]~7 (
// Equation(s):
// \CPU_inst|PC0|A[5]~7_combout  = (\CPU_inst|PC0|p_miss~q  & (\CPU_inst|PC0|A_miss [5])) # (!\CPU_inst|PC0|p_miss~q  & ((\CPU_inst|PC0|PC_reg [5])))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|p_miss~q ),
	.datac(\CPU_inst|PC0|A_miss [5]),
	.datad(\CPU_inst|PC0|PC_reg [5]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A[5]~7 .lut_mask = 16'hF3C0;
defparam \CPU_inst|PC0|A[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N18
cycloneive_lcell_comb \p_cache_inst|cache_address[3]~3 (
// Equation(s):
// \p_cache_inst|cache_address[3]~3_combout  = (\arbiter_inst|arbiter_p1_ready~q  & ((\p_cache_inst|fetch_active~q  & ((\p_cache_inst|CPU_address_hold [5]))) # (!\p_cache_inst|fetch_active~q  & (\CPU_inst|PC0|A[5]~7_combout )))) # 
// (!\arbiter_inst|arbiter_p1_ready~q  & (\CPU_inst|PC0|A[5]~7_combout ))

	.dataa(\arbiter_inst|arbiter_p1_ready~q ),
	.datab(\CPU_inst|PC0|A[5]~7_combout ),
	.datac(\p_cache_inst|fetch_active~q ),
	.datad(\p_cache_inst|CPU_address_hold [5]),
	.cin(gnd),
	.combout(\p_cache_inst|cache_address[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|cache_address[3]~3 .lut_mask = 16'hEC4C;
defparam \p_cache_inst|cache_address[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N6
cycloneive_lcell_comb \p_cache_inst|Mux7~0 (
// Equation(s):
// \p_cache_inst|Mux7~0_combout  = (\p_cache_inst|word_address [0] & ((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [24]) # ((\p_cache_inst|word_address [1])))) # (!\p_cache_inst|word_address [0] & 
// (((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [8] & !\p_cache_inst|word_address [1]))))

	.dataa(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [24]),
	.datab(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [8]),
	.datac(\p_cache_inst|word_address [0]),
	.datad(\p_cache_inst|word_address [1]),
	.cin(gnd),
	.combout(\p_cache_inst|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Mux7~0 .lut_mask = 16'hF0AC;
defparam \p_cache_inst|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N8
cycloneive_lcell_comb \p_cache_inst|Mux7~1 (
// Equation(s):
// \p_cache_inst|Mux7~1_combout  = (\p_cache_inst|Mux7~0_combout  & (((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [56]) # (!\p_cache_inst|word_address [1])))) # (!\p_cache_inst|Mux7~0_combout  & 
// (\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [40] & (\p_cache_inst|word_address [1])))

	.dataa(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [40]),
	.datab(\p_cache_inst|Mux7~0_combout ),
	.datac(\p_cache_inst|word_address [1]),
	.datad(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [56]),
	.cin(gnd),
	.combout(\p_cache_inst|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Mux7~1 .lut_mask = 16'hEC2C;
defparam \p_cache_inst|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N6
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_alternate~13 (
// Equation(s):
// \CPU_inst|decode_unit0|I_alternate~13_combout  = (!\CPU_inst|PC0|prev_branch_taken~q  & (!\CPU_inst|RST~q  & (\p_cache_inst|Mux7~1_combout  & !\CPU_inst|PC0|take_branch~3_combout )))

	.dataa(\CPU_inst|PC0|prev_branch_taken~q ),
	.datab(\CPU_inst|RST~q ),
	.datac(\p_cache_inst|Mux7~1_combout ),
	.datad(\CPU_inst|PC0|take_branch~3_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_alternate~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate~13 .lut_mask = 16'h0010;
defparam \CPU_inst|decode_unit0|I_alternate~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N7
dffeas \CPU_inst|decode_unit0|I_alternate[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_alternate~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|I_alternate[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_alternate [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate[8] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_alternate[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N2
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_reg~9 (
// Equation(s):
// \CPU_inst|decode_unit0|I_reg~9_combout  = (\CPU_inst|PC0|decoder_rst~0_combout  & ((\CPU_inst|decode_unit0|prev_hazard~q  & ((\CPU_inst|decode_unit0|I_alternate [8]))) # (!\CPU_inst|decode_unit0|prev_hazard~q  & (\p_cache_inst|Mux7~1_combout ))))

	.dataa(\CPU_inst|decode_unit0|prev_hazard~q ),
	.datab(\CPU_inst|PC0|decoder_rst~0_combout ),
	.datac(\p_cache_inst|Mux7~1_combout ),
	.datad(\CPU_inst|decode_unit0|I_alternate [8]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg~9 .lut_mask = 16'hC840;
defparam \CPU_inst|decode_unit0|I_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N26
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_reg~10 (
// Equation(s):
// \CPU_inst|decode_unit0|I_reg~10_combout  = (\CPU_inst|decode_unit0|I_reg~9_combout  & (!\CPU_inst|PC0|take_branch~3_combout  & ((\CPU_inst|decode_unit0|prev_hazard~q ) # (!\p_cache_inst|p_cache_miss~combout ))))

	.dataa(\CPU_inst|decode_unit0|prev_hazard~q ),
	.datab(\CPU_inst|decode_unit0|I_reg~9_combout ),
	.datac(\p_cache_inst|p_cache_miss~combout ),
	.datad(\CPU_inst|PC0|take_branch~3_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg~10 .lut_mask = 16'h008C;
defparam \CPU_inst|decode_unit0|I_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N27
dffeas \CPU_inst|decode_unit0|I_reg[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|rotate_source_reg~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg[8] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N2
cycloneive_lcell_comb \CPU_inst|decode_unit0|WideAnd0~0 (
// Equation(s):
// \CPU_inst|decode_unit0|WideAnd0~0_combout  = (\CPU_inst|decode_unit0|I_reg [8] & (\CPU_inst|decode_unit0|I_reg [10] & \CPU_inst|decode_unit0|I_reg [9]))

	.dataa(gnd),
	.datab(\CPU_inst|decode_unit0|I_reg [8]),
	.datac(\CPU_inst|decode_unit0|I_reg [10]),
	.datad(\CPU_inst|decode_unit0|I_reg [9]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|WideAnd0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|WideAnd0~0 .lut_mask = 16'hC000;
defparam \CPU_inst|decode_unit0|WideAnd0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N6
cycloneive_lcell_comb \CPU_inst|decode_unit0|SC_reg~0 (
// Equation(s):
// \CPU_inst|decode_unit0|SC_reg~0_combout  = (!\CPU_inst|decode_unit0|I_reg [4] & !\CPU_inst|decode_unit0|I_reg [15])

	.dataa(\CPU_inst|decode_unit0|I_reg [4]),
	.datab(gnd),
	.datac(\CPU_inst|decode_unit0|I_reg [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|SC_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|SC_reg~0 .lut_mask = 16'h0505;
defparam \CPU_inst|decode_unit0|SC_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N24
cycloneive_lcell_comb \CPU_inst|decode_unit0|SC_reg~1 (
// Equation(s):
// \CPU_inst|decode_unit0|SC_reg~1_combout  = (\CPU_inst|decode_unit0|I_reg [1] & (\CPU_inst|decode_unit0|I_reg [0] & (\CPU_inst|decode_unit0|I_reg [2] & \CPU_inst|decode_unit0|SC_reg~0_combout )))

	.dataa(\CPU_inst|decode_unit0|I_reg [1]),
	.datab(\CPU_inst|decode_unit0|I_reg [0]),
	.datac(\CPU_inst|decode_unit0|I_reg [2]),
	.datad(\CPU_inst|decode_unit0|SC_reg~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|SC_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|SC_reg~1 .lut_mask = 16'h8000;
defparam \CPU_inst|decode_unit0|SC_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N24
cycloneive_lcell_comb \CPU_inst|decode_unit0|SC_reg~2 (
// Equation(s):
// \CPU_inst|decode_unit0|SC_reg~2_combout  = (\CPU_inst|decode_unit0|SC_reg~1_combout ) # ((\CPU_inst|decode_unit0|WideAnd0~0_combout  & (\CPU_inst|decode_unit0|Decoder1~0_combout  & !\CPU_inst|decode_unit0|I_reg [12])))

	.dataa(\CPU_inst|decode_unit0|WideAnd0~0_combout ),
	.datab(\CPU_inst|decode_unit0|SC_reg~1_combout ),
	.datac(\CPU_inst|decode_unit0|Decoder1~0_combout ),
	.datad(\CPU_inst|decode_unit0|I_reg [12]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|SC_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|SC_reg~2 .lut_mask = 16'hCCEC;
defparam \CPU_inst|decode_unit0|SC_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N28
cycloneive_lcell_comb \CPU_inst|decode_unit0|SC_reg~3 (
// Equation(s):
// \CPU_inst|decode_unit0|SC_reg~3_combout  = (\CPU_inst|PC0|decoder_rst~combout  & ((\CPU_inst|hazard_unit0|hazard~13_combout  & ((\CPU_inst|decode_unit0|SC_reg~q ))) # (!\CPU_inst|hazard_unit0|hazard~13_combout  & (\CPU_inst|decode_unit0|SC_reg~2_combout 
// ))))

	.dataa(\CPU_inst|hazard_unit0|hazard~13_combout ),
	.datab(\CPU_inst|decode_unit0|SC_reg~2_combout ),
	.datac(\CPU_inst|decode_unit0|SC_reg~q ),
	.datad(\CPU_inst|PC0|decoder_rst~combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|SC_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|SC_reg~3 .lut_mask = 16'hE400;
defparam \CPU_inst|decode_unit0|SC_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N29
dffeas \CPU_inst|decode_unit0|SC_reg (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|SC_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|SC_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|SC_reg .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|SC_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N24
cycloneive_lcell_comb \CPU_inst|SC1~0 (
// Equation(s):
// \CPU_inst|SC1~0_combout  = (!\CPU_inst|PC0|take_branch~3_combout  & (\CPU_inst|decode_unit0|SC_reg~q  & (\CPU_inst|hazard_unit0|hazard~12_combout  & \CPU_inst|PC0|stack_pop~2_combout )))

	.dataa(\CPU_inst|PC0|take_branch~3_combout ),
	.datab(\CPU_inst|decode_unit0|SC_reg~q ),
	.datac(\CPU_inst|hazard_unit0|hazard~12_combout ),
	.datad(\CPU_inst|PC0|stack_pop~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|SC1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|SC1~0 .lut_mask = 16'h4000;
defparam \CPU_inst|SC1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N25
dffeas \CPU_inst|SC1 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|SC1~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|SC1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|SC1 .is_wysiwyg = "true";
defparam \CPU_inst|SC1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N18
cycloneive_lcell_comb \CPU_inst|SC2~2 (
// Equation(s):
// \CPU_inst|SC2~2_combout  = (!\CPU_inst|CALL2~q  & (!\CPU_inst|interrupt~q  & (\CPU_inst|PC0|stack_pop~3_combout  & \CPU_inst|SC1~q )))

	.dataa(\CPU_inst|CALL2~q ),
	.datab(\CPU_inst|interrupt~q ),
	.datac(\CPU_inst|PC0|stack_pop~3_combout ),
	.datad(\CPU_inst|SC1~q ),
	.cin(gnd),
	.combout(\CPU_inst|SC2~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|SC2~2 .lut_mask = 16'h1000;
defparam \CPU_inst|SC2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N19
dffeas \CPU_inst|SC2 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|SC2~2_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|SC2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|SC2 .is_wysiwyg = "true";
defparam \CPU_inst|SC2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N14
cycloneive_lcell_comb \IO_ren~0 (
// Equation(s):
// \IO_ren~0_combout  = (!\CPU_inst|SC2~q  & (!\CPU_inst|SC3~q  & (!\CPU_inst|SC4~q  & !\CPU_inst|SC1~q )))

	.dataa(\CPU_inst|SC2~q ),
	.datab(\CPU_inst|SC3~q ),
	.datac(\CPU_inst|SC4~q ),
	.datad(\CPU_inst|SC1~q ),
	.cin(gnd),
	.combout(\IO_ren~0_combout ),
	.cout());
// synopsys translate_off
defparam \IO_ren~0 .lut_mask = 16'h0001;
defparam \IO_ren~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N16
cycloneive_lcell_comb \d_cache_inst|prev_cache_wren~feeder (
// Equation(s):
// \d_cache_inst|prev_cache_wren~feeder_combout  = \d_cache_inst|cache_wren~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d_cache_inst|cache_wren~1_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|prev_cache_wren~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|prev_cache_wren~feeder .lut_mask = 16'hFF00;
defparam \d_cache_inst|prev_cache_wren~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N17
dffeas \d_cache_inst|prev_cache_wren (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\d_cache_inst|prev_cache_wren~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|prev_cache_wren~q ),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|prev_cache_wren .is_wysiwyg = "true";
defparam \d_cache_inst|prev_cache_wren .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N28
cycloneive_lcell_comb \d_cache_inst|d_cache_miss~1 (
// Equation(s):
// \d_cache_inst|d_cache_miss~1_combout  = (\CPU_inst|decode_unit0|RC_reg~q  & !\CPU_inst|SC5~q )

	.dataa(gnd),
	.datab(\CPU_inst|decode_unit0|RC_reg~q ),
	.datac(gnd),
	.datad(\CPU_inst|SC5~q ),
	.cin(gnd),
	.combout(\d_cache_inst|d_cache_miss~1_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|d_cache_miss~1 .lut_mask = 16'h00CC;
defparam \d_cache_inst|d_cache_miss~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N6
cycloneive_lcell_comb \d_cache_inst|d_cache_miss~2 (
// Equation(s):
// \d_cache_inst|d_cache_miss~2_combout  = (\IO_ren~0_combout  & (\d_cache_inst|prev_cache_wren~q  & (\d_cache_inst|d_cache_miss~1_combout  & \CPU_inst|decode_unit0|PC_I_field_reg [11])))

	.dataa(\IO_ren~0_combout ),
	.datab(\d_cache_inst|prev_cache_wren~q ),
	.datac(\d_cache_inst|d_cache_miss~1_combout ),
	.datad(\CPU_inst|decode_unit0|PC_I_field_reg [11]),
	.cin(gnd),
	.combout(\d_cache_inst|d_cache_miss~2_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|d_cache_miss~2 .lut_mask = 16'h8000;
defparam \d_cache_inst|d_cache_miss~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N16
cycloneive_lcell_comb \CPU_inst|hazard_unit0|data_hazard (
// Equation(s):
// \CPU_inst|hazard_unit0|data_hazard~combout  = ((!\d_cache_inst|d_cache_miss~2_combout  & (!\d_cache_inst|d_cache_miss~0_combout  & !\d_cache_inst|d_miss~0_combout ))) # (!\CPU_inst|WC6~q )

	.dataa(\d_cache_inst|d_cache_miss~2_combout ),
	.datab(\CPU_inst|WC6~q ),
	.datac(\d_cache_inst|d_cache_miss~0_combout ),
	.datad(\d_cache_inst|d_miss~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|hazard_unit0|data_hazard .lut_mask = 16'h3337;
defparam \CPU_inst|hazard_unit0|data_hazard .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N20
cycloneive_lcell_comb \CPU_inst|hazard_unit0|hazard~1 (
// Equation(s):
// \CPU_inst|hazard_unit0|hazard~1_combout  = (\CPU_inst|decode_unit0|rotate_mux_reg~q  & (!\CPU_inst|alu_op1 [2] & (!\CPU_inst|alu_op1 [1] & \CPU_inst|alu_op1 [0])))

	.dataa(\CPU_inst|decode_unit0|rotate_mux_reg~q ),
	.datab(\CPU_inst|alu_op1 [2]),
	.datac(\CPU_inst|alu_op1 [1]),
	.datad(\CPU_inst|alu_op1 [0]),
	.cin(gnd),
	.combout(\CPU_inst|hazard_unit0|hazard~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|hazard_unit0|hazard~1 .lut_mask = 16'h0200;
defparam \CPU_inst|hazard_unit0|hazard~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N14
cycloneive_lcell_comb \CPU_inst|hazard_unit0|hazard~3 (
// Equation(s):
// \CPU_inst|hazard_unit0|hazard~3_combout  = (\CPU_inst|decode_unit0|src_raddr_reg [3] & (\CPU_inst|dest_waddr1 [3] & (\CPU_inst|decode_unit0|src_raddr_reg [2] $ (!\CPU_inst|dest_waddr1 [2])))) # (!\CPU_inst|decode_unit0|src_raddr_reg [3] & 
// (!\CPU_inst|dest_waddr1 [3] & (\CPU_inst|decode_unit0|src_raddr_reg [2] $ (!\CPU_inst|dest_waddr1 [2]))))

	.dataa(\CPU_inst|decode_unit0|src_raddr_reg [3]),
	.datab(\CPU_inst|decode_unit0|src_raddr_reg [2]),
	.datac(\CPU_inst|dest_waddr1 [2]),
	.datad(\CPU_inst|dest_waddr1 [3]),
	.cin(gnd),
	.combout(\CPU_inst|hazard_unit0|hazard~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|hazard_unit0|hazard~3 .lut_mask = 16'h8241;
defparam \CPU_inst|hazard_unit0|hazard~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N16
cycloneive_lcell_comb \CPU_inst|hazard_unit0|hazard~2 (
// Equation(s):
// \CPU_inst|hazard_unit0|hazard~2_combout  = (\CPU_inst|decode_unit0|src_raddr_reg [0] & (\CPU_inst|dest_waddr1 [0] & (\CPU_inst|decode_unit0|src_raddr_reg [1] $ (!\CPU_inst|dest_waddr1 [1])))) # (!\CPU_inst|decode_unit0|src_raddr_reg [0] & 
// (!\CPU_inst|dest_waddr1 [0] & (\CPU_inst|decode_unit0|src_raddr_reg [1] $ (!\CPU_inst|dest_waddr1 [1]))))

	.dataa(\CPU_inst|decode_unit0|src_raddr_reg [0]),
	.datab(\CPU_inst|decode_unit0|src_raddr_reg [1]),
	.datac(\CPU_inst|dest_waddr1 [0]),
	.datad(\CPU_inst|dest_waddr1 [1]),
	.cin(gnd),
	.combout(\CPU_inst|hazard_unit0|hazard~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|hazard_unit0|hazard~2 .lut_mask = 16'h8421;
defparam \CPU_inst|hazard_unit0|hazard~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N26
cycloneive_lcell_comb \CPU_inst|hazard_unit0|hazard~4 (
// Equation(s):
// \CPU_inst|hazard_unit0|hazard~4_combout  = (\CPU_inst|hazard_unit0|hazard~3_combout  & (\CPU_inst|hazard_unit0|hazard~2_combout  & (\CPU_inst|regf_wren1~q  & !\CPU_inst|decode_unit0|rotate_mux_reg~q )))

	.dataa(\CPU_inst|hazard_unit0|hazard~3_combout ),
	.datab(\CPU_inst|hazard_unit0|hazard~2_combout ),
	.datac(\CPU_inst|regf_wren1~q ),
	.datad(\CPU_inst|decode_unit0|rotate_mux_reg~q ),
	.cin(gnd),
	.combout(\CPU_inst|hazard_unit0|hazard~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|hazard_unit0|hazard~4 .lut_mask = 16'h0080;
defparam \CPU_inst|hazard_unit0|hazard~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N28
cycloneive_lcell_comb \CPU_inst|decode_unit0|PC_I_field_reg[3]~1 (
// Equation(s):
// \CPU_inst|decode_unit0|PC_I_field_reg[3]~1_combout  = (!\CPU_inst|decode_unit0|rotate_source_reg~q  & ((\CPU_inst|hazard_unit0|hazard~1_combout ) # (\CPU_inst|hazard_unit0|hazard~4_combout )))

	.dataa(gnd),
	.datab(\CPU_inst|hazard_unit0|hazard~1_combout ),
	.datac(\CPU_inst|hazard_unit0|hazard~4_combout ),
	.datad(\CPU_inst|decode_unit0|rotate_source_reg~q ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|PC_I_field_reg[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|PC_I_field_reg[3]~1 .lut_mask = 16'h00FC;
defparam \CPU_inst|decode_unit0|PC_I_field_reg[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N10
cycloneive_lcell_comb \CPU_inst|decode_unit0|shift_L_reg~2 (
// Equation(s):
// \CPU_inst|decode_unit0|shift_L_reg~2_combout  = (\CPU_inst|decode_unit0|I_reg [7] & ((\CPU_inst|decode_unit0|I_reg [12]) # (!\CPU_inst|decode_unit0|Decoder1~0_combout )))

	.dataa(\CPU_inst|decode_unit0|I_reg [7]),
	.datab(\CPU_inst|decode_unit0|I_reg [12]),
	.datac(\CPU_inst|decode_unit0|Decoder1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|shift_L_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|shift_L_reg~2 .lut_mask = 16'h8A8A;
defparam \CPU_inst|decode_unit0|shift_L_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N11
dffeas \CPU_inst|decode_unit0|shift_L_reg[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|shift_L_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|PC_I_field_reg[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|shift_L_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|shift_L_reg[2] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|shift_L_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N12
cycloneive_lcell_comb \CPU_inst|hazard_unit0|latch_hazard~0 (
// Equation(s):
// \CPU_inst|hazard_unit0|latch_hazard~0_combout  = (\CPU_inst|WC1~q  & ((\CPU_inst|decode_unit0|shift_L_reg [2]) # ((\CPU_inst|decode_unit0|shift_L_reg [0]) # (\CPU_inst|decode_unit0|shift_L_reg [1]))))

	.dataa(\CPU_inst|decode_unit0|shift_L_reg [2]),
	.datab(\CPU_inst|decode_unit0|shift_L_reg [0]),
	.datac(\CPU_inst|WC1~q ),
	.datad(\CPU_inst|decode_unit0|shift_L_reg [1]),
	.cin(gnd),
	.combout(\CPU_inst|hazard_unit0|latch_hazard~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|hazard_unit0|latch_hazard~0 .lut_mask = 16'hF0E0;
defparam \CPU_inst|hazard_unit0|latch_hazard~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N8
cycloneive_lcell_comb \CPU_inst|decode_unit0|WC_reg~0 (
// Equation(s):
// \CPU_inst|decode_unit0|WC_reg~0_combout  = (\CPU_inst|decode_unit0|I_reg [4] & (((\CPU_inst|decode_unit0|I_reg [12] & \CPU_inst|decode_unit0|Decoder1~0_combout )) # (!\CPU_inst|decode_unit0|I_reg [15]))) # (!\CPU_inst|decode_unit0|I_reg [4] & 
// (\CPU_inst|decode_unit0|I_reg [12] & ((\CPU_inst|decode_unit0|Decoder1~0_combout ))))

	.dataa(\CPU_inst|decode_unit0|I_reg [4]),
	.datab(\CPU_inst|decode_unit0|I_reg [12]),
	.datac(\CPU_inst|decode_unit0|I_reg [15]),
	.datad(\CPU_inst|decode_unit0|Decoder1~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|WC_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|WC_reg~0 .lut_mask = 16'hCE0A;
defparam \CPU_inst|decode_unit0|WC_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N22
cycloneive_lcell_comb \CPU_inst|decode_unit0|WC_reg~1 (
// Equation(s):
// \CPU_inst|decode_unit0|WC_reg~1_combout  = (!\CPU_inst|PC0|take_branch~3_combout  & (\CPU_inst|hazard_unit0|hazard~5_combout  & ((!\CPU_inst|hazard_unit0|hazard~11_combout ) # (!\CPU_inst|decode_unit0|RC_reg~q ))))

	.dataa(\CPU_inst|PC0|take_branch~3_combout ),
	.datab(\CPU_inst|hazard_unit0|hazard~5_combout ),
	.datac(\CPU_inst|decode_unit0|RC_reg~q ),
	.datad(\CPU_inst|hazard_unit0|hazard~11_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|WC_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|WC_reg~1 .lut_mask = 16'h0444;
defparam \CPU_inst|decode_unit0|WC_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N22
cycloneive_lcell_comb \CPU_inst|decode_unit0|WC_reg~2 (
// Equation(s):
// \CPU_inst|decode_unit0|WC_reg~2_combout  = (\CPU_inst|PC0|decoder_rst~combout  & ((\CPU_inst|decode_unit0|WC_reg~1_combout  & (\CPU_inst|decode_unit0|WC_reg~0_combout )) # (!\CPU_inst|decode_unit0|WC_reg~1_combout  & 
// ((\CPU_inst|decode_unit0|latch_wren_reg~q )))))

	.dataa(\CPU_inst|decode_unit0|WC_reg~0_combout ),
	.datab(\CPU_inst|PC0|decoder_rst~combout ),
	.datac(\CPU_inst|decode_unit0|latch_wren_reg~q ),
	.datad(\CPU_inst|decode_unit0|WC_reg~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|WC_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|WC_reg~2 .lut_mask = 16'h88C0;
defparam \CPU_inst|decode_unit0|WC_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y18_N23
dffeas \CPU_inst|decode_unit0|latch_wren_reg (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|WC_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|latch_wren_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|latch_wren_reg .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|latch_wren_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N30
cycloneive_lcell_comb \CPU_inst|hazard_unit0|latch_hazard~1 (
// Equation(s):
// \CPU_inst|hazard_unit0|latch_hazard~1_combout  = (\CPU_inst|hazard_unit0|latch_hazard~0_combout  & (\CPU_inst|decode_unit0|latch_wren_reg~q  & (\CPU_inst|decode_unit0|latch_address_w_reg~q  $ (!\CPU_inst|latch_address_w1~q ))))

	.dataa(\CPU_inst|hazard_unit0|latch_hazard~0_combout ),
	.datab(\CPU_inst|decode_unit0|latch_address_w_reg~q ),
	.datac(\CPU_inst|latch_address_w1~q ),
	.datad(\CPU_inst|decode_unit0|latch_wren_reg~q ),
	.cin(gnd),
	.combout(\CPU_inst|hazard_unit0|latch_hazard~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|hazard_unit0|latch_hazard~1 .lut_mask = 16'h8200;
defparam \CPU_inst|hazard_unit0|latch_hazard~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N1
cycloneive_io_ibuf \button[1]~input (
	.i(button[1]),
	.ibar(gnd),
	.o(\button[1]~input_o ));
// synopsys translate_off
defparam \button[1]~input .bus_hold = "false";
defparam \button[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N24
cycloneive_lcell_comb \debounce_inst|button_s[1]~2 (
// Equation(s):
// \debounce_inst|button_s[1]~2_combout  = !\button[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\button[1]~input_o ),
	.cin(gnd),
	.combout(\debounce_inst|button_s[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \debounce_inst|button_s[1]~2 .lut_mask = 16'h00FF;
defparam \debounce_inst|button_s[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y8_N25
dffeas \debounce_inst|button_s[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\debounce_inst|button_s[1]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_inst|button_s [1]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_inst|button_s[1] .is_wysiwyg = "true";
defparam \debounce_inst|button_s[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N28
cycloneive_lcell_comb \debounce_inst|always1~2 (
// Equation(s):
// \debounce_inst|always1~2_combout  = (!\debounce_inst|button_s [1] & \debounce_inst|WideNor1~0_combout )

	.dataa(gnd),
	.datab(\debounce_inst|button_s [1]),
	.datac(gnd),
	.datad(\debounce_inst|WideNor1~0_combout ),
	.cin(gnd),
	.combout(\debounce_inst|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \debounce_inst|always1~2 .lut_mask = 16'h3300;
defparam \debounce_inst|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N0
cycloneive_lcell_comb \debounce_inst|button_1_count[1]~6 (
// Equation(s):
// \debounce_inst|button_1_count[1]~6_cout  = CARRY(\debounce_inst|button_1_count [0])

	.dataa(\debounce_inst|button_1_count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\debounce_inst|button_1_count[1]~6_cout ));
// synopsys translate_off
defparam \debounce_inst|button_1_count[1]~6 .lut_mask = 16'h00AA;
defparam \debounce_inst|button_1_count[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N2
cycloneive_lcell_comb \debounce_inst|button_1_count[1]~7 (
// Equation(s):
// \debounce_inst|button_1_count[1]~7_combout  = (\debounce_inst|always1~2_combout  & ((\debounce_inst|button_1_count [1] & (\debounce_inst|button_1_count[1]~6_cout  & VCC)) # (!\debounce_inst|button_1_count [1] & (!\debounce_inst|button_1_count[1]~6_cout 
// )))) # (!\debounce_inst|always1~2_combout  & ((\debounce_inst|button_1_count [1] & (!\debounce_inst|button_1_count[1]~6_cout )) # (!\debounce_inst|button_1_count [1] & ((\debounce_inst|button_1_count[1]~6_cout ) # (GND)))))
// \debounce_inst|button_1_count[1]~8  = CARRY((\debounce_inst|always1~2_combout  & (!\debounce_inst|button_1_count [1] & !\debounce_inst|button_1_count[1]~6_cout )) # (!\debounce_inst|always1~2_combout  & ((!\debounce_inst|button_1_count[1]~6_cout ) # 
// (!\debounce_inst|button_1_count [1]))))

	.dataa(\debounce_inst|always1~2_combout ),
	.datab(\debounce_inst|button_1_count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\debounce_inst|button_1_count[1]~6_cout ),
	.combout(\debounce_inst|button_1_count[1]~7_combout ),
	.cout(\debounce_inst|button_1_count[1]~8 ));
// synopsys translate_off
defparam \debounce_inst|button_1_count[1]~7 .lut_mask = 16'h9617;
defparam \debounce_inst|button_1_count[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X4_Y8_N3
dffeas \debounce_inst|button_1_count[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\debounce_inst|button_1_count[1]~7_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\debounce_inst|button_1_count[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_inst|button_1_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_inst|button_1_count[1] .is_wysiwyg = "true";
defparam \debounce_inst|button_1_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N4
cycloneive_lcell_comb \debounce_inst|button_1_count[2]~9 (
// Equation(s):
// \debounce_inst|button_1_count[2]~9_combout  = ((\debounce_inst|always1~2_combout  $ (\debounce_inst|button_1_count [2] $ (!\debounce_inst|button_1_count[1]~8 )))) # (GND)
// \debounce_inst|button_1_count[2]~10  = CARRY((\debounce_inst|always1~2_combout  & ((\debounce_inst|button_1_count [2]) # (!\debounce_inst|button_1_count[1]~8 ))) # (!\debounce_inst|always1~2_combout  & (\debounce_inst|button_1_count [2] & 
// !\debounce_inst|button_1_count[1]~8 )))

	.dataa(\debounce_inst|always1~2_combout ),
	.datab(\debounce_inst|button_1_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\debounce_inst|button_1_count[1]~8 ),
	.combout(\debounce_inst|button_1_count[2]~9_combout ),
	.cout(\debounce_inst|button_1_count[2]~10 ));
// synopsys translate_off
defparam \debounce_inst|button_1_count[2]~9 .lut_mask = 16'h698E;
defparam \debounce_inst|button_1_count[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X4_Y8_N5
dffeas \debounce_inst|button_1_count[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\debounce_inst|button_1_count[2]~9_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\debounce_inst|button_1_count[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_inst|button_1_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_inst|button_1_count[2] .is_wysiwyg = "true";
defparam \debounce_inst|button_1_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N6
cycloneive_lcell_comb \debounce_inst|button_1_count[3]~11 (
// Equation(s):
// \debounce_inst|button_1_count[3]~11_combout  = \debounce_inst|button_1_count [3] $ (\debounce_inst|always1~2_combout  $ (\debounce_inst|button_1_count[2]~10 ))

	.dataa(\debounce_inst|button_1_count [3]),
	.datab(\debounce_inst|always1~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\debounce_inst|button_1_count[2]~10 ),
	.combout(\debounce_inst|button_1_count[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \debounce_inst|button_1_count[3]~11 .lut_mask = 16'h9696;
defparam \debounce_inst|button_1_count[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X4_Y8_N7
dffeas \debounce_inst|button_1_count[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\debounce_inst|button_1_count[3]~11_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\debounce_inst|button_1_count[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_inst|button_1_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_inst|button_1_count[3] .is_wysiwyg = "true";
defparam \debounce_inst|button_1_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N22
cycloneive_lcell_comb \debounce_inst|button_out~4 (
// Equation(s):
// \debounce_inst|button_out~4_combout  = (\debounce_inst|button_1_count [0] & (\debounce_inst|button_1_count [1] & (\debounce_inst|button_1_count [2] & \debounce_inst|button_1_count [3])))

	.dataa(\debounce_inst|button_1_count [0]),
	.datab(\debounce_inst|button_1_count [1]),
	.datac(\debounce_inst|button_1_count [2]),
	.datad(\debounce_inst|button_1_count [3]),
	.cin(gnd),
	.combout(\debounce_inst|button_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \debounce_inst|button_out~4 .lut_mask = 16'h8000;
defparam \debounce_inst|button_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N26
cycloneive_lcell_comb \debounce_inst|button_1_count[3]~3 (
// Equation(s):
// \debounce_inst|button_1_count[3]~3_combout  = (\debounce_inst|WideAnd0~4_combout  & ((\debounce_inst|button_s [1] & (!\debounce_inst|button_out~4_combout )) # (!\debounce_inst|button_s [1] & ((\debounce_inst|WideNor1~0_combout )))))

	.dataa(\debounce_inst|button_out~4_combout ),
	.datab(\debounce_inst|button_s [1]),
	.datac(\debounce_inst|WideAnd0~4_combout ),
	.datad(\debounce_inst|WideNor1~0_combout ),
	.cin(gnd),
	.combout(\debounce_inst|button_1_count[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \debounce_inst|button_1_count[3]~3 .lut_mask = 16'h7040;
defparam \debounce_inst|button_1_count[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N10
cycloneive_lcell_comb \debounce_inst|button_1_count[0]~4 (
// Equation(s):
// \debounce_inst|button_1_count[0]~4_combout  = \debounce_inst|button_1_count[3]~3_combout  $ (\debounce_inst|button_1_count [0])

	.dataa(\debounce_inst|button_1_count[3]~3_combout ),
	.datab(gnd),
	.datac(\debounce_inst|button_1_count [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\debounce_inst|button_1_count[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \debounce_inst|button_1_count[0]~4 .lut_mask = 16'h5A5A;
defparam \debounce_inst|button_1_count[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y8_N11
dffeas \debounce_inst|button_1_count[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\debounce_inst|button_1_count[0]~4_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_inst|button_1_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_inst|button_1_count[0] .is_wysiwyg = "true";
defparam \debounce_inst|button_1_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N12
cycloneive_lcell_comb \debounce_inst|WideNor1~0 (
// Equation(s):
// \debounce_inst|WideNor1~0_combout  = (\debounce_inst|button_1_count [0]) # ((\debounce_inst|button_1_count [1]) # ((\debounce_inst|button_1_count [2]) # (\debounce_inst|button_1_count [3])))

	.dataa(\debounce_inst|button_1_count [0]),
	.datab(\debounce_inst|button_1_count [1]),
	.datac(\debounce_inst|button_1_count [2]),
	.datad(\debounce_inst|button_1_count [3]),
	.cin(gnd),
	.combout(\debounce_inst|WideNor1~0_combout ),
	.cout());
// synopsys translate_off
defparam \debounce_inst|WideNor1~0 .lut_mask = 16'hFFFE;
defparam \debounce_inst|WideNor1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y8_N28
cycloneive_lcell_comb \debounce_inst|button_out~5 (
// Equation(s):
// \debounce_inst|button_out~5_combout  = (\debounce_inst|WideNor1~0_combout  & ((\debounce_inst|button_out [1]) # (\debounce_inst|button_out~4_combout )))

	.dataa(gnd),
	.datab(\debounce_inst|WideNor1~0_combout ),
	.datac(\debounce_inst|button_out [1]),
	.datad(\debounce_inst|button_out~4_combout ),
	.cin(gnd),
	.combout(\debounce_inst|button_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \debounce_inst|button_out~5 .lut_mask = 16'hCCC0;
defparam \debounce_inst|button_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y8_N29
dffeas \debounce_inst|button_out[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\debounce_inst|button_out~5_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\debounce_inst|WideAnd0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_inst|button_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_inst|button_out[1] .is_wysiwyg = "true";
defparam \debounce_inst|button_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y15_N11
dffeas \CPU_inst|HALT (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\debounce_inst|button_out [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|HALT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|HALT .is_wysiwyg = "true";
defparam \CPU_inst|HALT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N10
cycloneive_lcell_comb \CPU_inst|hazard_unit0|hazard~0 (
// Equation(s):
// \CPU_inst|hazard_unit0|hazard~0_combout  = (!\CPU_inst|hazard_unit0|branch_hazard~0_combout  & (!\CPU_inst|HALT~q  & ((!\CPU_inst|decode_unit0|SC_reg~q ) # (!\CPU_inst|WC1~q ))))

	.dataa(\CPU_inst|WC1~q ),
	.datab(\CPU_inst|hazard_unit0|branch_hazard~0_combout ),
	.datac(\CPU_inst|HALT~q ),
	.datad(\CPU_inst|decode_unit0|SC_reg~q ),
	.cin(gnd),
	.combout(\CPU_inst|hazard_unit0|hazard~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|hazard_unit0|hazard~0 .lut_mask = 16'h0103;
defparam \CPU_inst|hazard_unit0|hazard~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N12
cycloneive_lcell_comb \CPU_inst|hazard_unit0|hazard~5 (
// Equation(s):
// \CPU_inst|hazard_unit0|hazard~5_combout  = (\CPU_inst|hazard_unit0|data_hazard~combout  & (!\CPU_inst|decode_unit0|PC_I_field_reg[3]~1_combout  & (!\CPU_inst|hazard_unit0|latch_hazard~1_combout  & \CPU_inst|hazard_unit0|hazard~0_combout )))

	.dataa(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.datab(\CPU_inst|decode_unit0|PC_I_field_reg[3]~1_combout ),
	.datac(\CPU_inst|hazard_unit0|latch_hazard~1_combout ),
	.datad(\CPU_inst|hazard_unit0|hazard~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|hazard_unit0|hazard~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|hazard_unit0|hazard~5 .lut_mask = 16'h0200;
defparam \CPU_inst|hazard_unit0|hazard~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N4
cycloneive_lcell_comb \CPU_inst|hazard_unit0|hazard~13 (
// Equation(s):
// \CPU_inst|hazard_unit0|hazard~13_combout  = (\CPU_inst|PC0|take_branch~3_combout ) # (((\CPU_inst|decode_unit0|RC_reg~q  & \CPU_inst|hazard_unit0|hazard~11_combout )) # (!\CPU_inst|hazard_unit0|hazard~5_combout ))

	.dataa(\CPU_inst|PC0|take_branch~3_combout ),
	.datab(\CPU_inst|hazard_unit0|hazard~5_combout ),
	.datac(\CPU_inst|decode_unit0|RC_reg~q ),
	.datad(\CPU_inst|hazard_unit0|hazard~11_combout ),
	.cin(gnd),
	.combout(\CPU_inst|hazard_unit0|hazard~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|hazard_unit0|hazard~13 .lut_mask = 16'hFBBB;
defparam \CPU_inst|hazard_unit0|hazard~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N26
cycloneive_lcell_comb \CPU_inst|decode_unit0|regf_wren_reg~0 (
// Equation(s):
// \CPU_inst|decode_unit0|regf_wren_reg~0_combout  = (\CPU_inst|decode_unit0|SC_reg~0_combout  & (((\CPU_inst|decode_unit0|Decoder1~0_combout  & !\CPU_inst|decode_unit0|I_reg [12])) # (!\CPU_inst|decode_unit0|rotate_source_reg~5_combout ))) # 
// (!\CPU_inst|decode_unit0|SC_reg~0_combout  & (((\CPU_inst|decode_unit0|Decoder1~0_combout  & !\CPU_inst|decode_unit0|I_reg [12]))))

	.dataa(\CPU_inst|decode_unit0|SC_reg~0_combout ),
	.datab(\CPU_inst|decode_unit0|rotate_source_reg~5_combout ),
	.datac(\CPU_inst|decode_unit0|Decoder1~0_combout ),
	.datad(\CPU_inst|decode_unit0|I_reg [12]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|regf_wren_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|regf_wren_reg~0 .lut_mask = 16'h22F2;
defparam \CPU_inst|decode_unit0|regf_wren_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N24
cycloneive_lcell_comb \CPU_inst|decode_unit0|regf_wren_reg~1 (
// Equation(s):
// \CPU_inst|decode_unit0|regf_wren_reg~1_combout  = (\CPU_inst|PC0|decoder_rst~combout  & ((\CPU_inst|hazard_unit0|hazard~13_combout  & ((\CPU_inst|decode_unit0|regf_wren_reg~q ))) # (!\CPU_inst|hazard_unit0|hazard~13_combout  & 
// (\CPU_inst|decode_unit0|regf_wren_reg~0_combout ))))

	.dataa(\CPU_inst|hazard_unit0|hazard~13_combout ),
	.datab(\CPU_inst|decode_unit0|regf_wren_reg~0_combout ),
	.datac(\CPU_inst|decode_unit0|regf_wren_reg~q ),
	.datad(\CPU_inst|PC0|decoder_rst~combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|regf_wren_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|regf_wren_reg~1 .lut_mask = 16'hE400;
defparam \CPU_inst|decode_unit0|regf_wren_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y19_N25
dffeas \CPU_inst|decode_unit0|regf_wren_reg (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|regf_wren_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|regf_wren_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|regf_wren_reg .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|regf_wren_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N8
cycloneive_lcell_comb \CPU_inst|regf_wren1~0 (
// Equation(s):
// \CPU_inst|regf_wren1~0_combout  = (\CPU_inst|hazard_unit0|hazard~12_combout  & (\CPU_inst|PC0|stack_pop~2_combout  & (!\CPU_inst|PC0|take_branch~3_combout  & \CPU_inst|decode_unit0|regf_wren_reg~q )))

	.dataa(\CPU_inst|hazard_unit0|hazard~12_combout ),
	.datab(\CPU_inst|PC0|stack_pop~2_combout ),
	.datac(\CPU_inst|PC0|take_branch~3_combout ),
	.datad(\CPU_inst|decode_unit0|regf_wren_reg~q ),
	.cin(gnd),
	.combout(\CPU_inst|regf_wren1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|regf_wren1~0 .lut_mask = 16'h0800;
defparam \CPU_inst|regf_wren1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y19_N9
dffeas \CPU_inst|regf_wren1 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|regf_wren1~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|regf_wren1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|regf_wren1 .is_wysiwyg = "true";
defparam \CPU_inst|regf_wren1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N30
cycloneive_lcell_comb \CPU_inst|regf_wren2~2 (
// Equation(s):
// \CPU_inst|regf_wren2~2_combout  = (!\CPU_inst|CALL2~q  & (\CPU_inst|PC0|stack_pop~3_combout  & (\CPU_inst|regf_wren1~q  & !\CPU_inst|interrupt~q )))

	.dataa(\CPU_inst|CALL2~q ),
	.datab(\CPU_inst|PC0|stack_pop~3_combout ),
	.datac(\CPU_inst|regf_wren1~q ),
	.datad(\CPU_inst|interrupt~q ),
	.cin(gnd),
	.combout(\CPU_inst|regf_wren2~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|regf_wren2~2 .lut_mask = 16'h0040;
defparam \CPU_inst|regf_wren2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y19_N31
dffeas \CPU_inst|regf_wren2 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|regf_wren2~2_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|regf_wren2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|regf_wren2 .is_wysiwyg = "true";
defparam \CPU_inst|regf_wren2 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y19_N23
dffeas \CPU_inst|regf_wren3 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|regf_wren2~q ),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|regf_wren3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|regf_wren3 .is_wysiwyg = "true";
defparam \CPU_inst|regf_wren3 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y21_N17
dffeas \CPU_inst|regf_wren4 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|regf_wren3~q ),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|regf_wren4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|regf_wren4 .is_wysiwyg = "true";
defparam \CPU_inst|regf_wren4 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y21_N11
dffeas \CPU_inst|reg_file0|prev_wren (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|regf_wren4~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|prev_wren~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|prev_wren .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|prev_wren .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y21_N1
dffeas \CPU_inst|reg_file0|prev_w_data[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|prev_w_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|prev_w_data[1] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|prev_w_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N0
cycloneive_lcell_comb \CPU_inst|reg_file0|a_data[1]~21 (
// Equation(s):
// \CPU_inst|reg_file0|a_data[1]~21_combout  = (\CPU_inst|reg_file0|prev_wren~q  & (\CPU_inst|reg_file0|a_forward1~1_combout  & (\CPU_inst|reg_file0|prev_w_data [1] & \CPU_inst|reg_file0|a_forward1~0_combout )))

	.dataa(\CPU_inst|reg_file0|prev_wren~q ),
	.datab(\CPU_inst|reg_file0|a_forward1~1_combout ),
	.datac(\CPU_inst|reg_file0|prev_w_data [1]),
	.datad(\CPU_inst|reg_file0|a_forward1~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_data[1]~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_data[1]~21 .lut_mask = 16'h8000;
defparam \CPU_inst|reg_file0|a_data[1]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N21
dffeas \CPU_inst|reg_file0|r1[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r1[1] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N20
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux6~0 (
// Equation(s):
// \CPU_inst|reg_file0|Mux6~0_combout  = (\CPU_inst|src_raddr1 [1] & (((\CPU_inst|src_raddr1 [0])))) # (!\CPU_inst|src_raddr1 [1] & ((\CPU_inst|src_raddr1 [0] & ((\CPU_inst|reg_file0|r1 [1]))) # (!\CPU_inst|src_raddr1 [0] & (\CPU_inst|reg_file0|aux [1]))))

	.dataa(\CPU_inst|src_raddr1 [1]),
	.datab(\CPU_inst|reg_file0|aux [1]),
	.datac(\CPU_inst|reg_file0|r1 [1]),
	.datad(\CPU_inst|src_raddr1 [0]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux6~0 .lut_mask = 16'hFA44;
defparam \CPU_inst|reg_file0|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N3
dffeas \CPU_inst|reg_file0|r3[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r3[1] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r3[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y20_N25
dffeas \CPU_inst|reg_file0|r2[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r2[1] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N2
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux6~1 (
// Equation(s):
// \CPU_inst|reg_file0|Mux6~1_combout  = (\CPU_inst|src_raddr1 [1] & ((\CPU_inst|reg_file0|Mux6~0_combout  & (\CPU_inst|reg_file0|r3 [1])) # (!\CPU_inst|reg_file0|Mux6~0_combout  & ((\CPU_inst|reg_file0|r2 [1]))))) # (!\CPU_inst|src_raddr1 [1] & 
// (\CPU_inst|reg_file0|Mux6~0_combout ))

	.dataa(\CPU_inst|src_raddr1 [1]),
	.datab(\CPU_inst|reg_file0|Mux6~0_combout ),
	.datac(\CPU_inst|reg_file0|r3 [1]),
	.datad(\CPU_inst|reg_file0|r2 [1]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux6~1 .lut_mask = 16'hE6C4;
defparam \CPU_inst|reg_file0|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y21_N21
dffeas \CPU_inst|reg_file0|r5[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r5 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r5[1] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r5[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N10
cycloneive_lcell_comb \CPU_inst|reg_file0|r6[1]~feeder (
// Equation(s):
// \CPU_inst|reg_file0|r6[1]~feeder_combout  = \CPU_inst|ALU0|alu_reg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|ALU0|alu_reg [1]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|r6[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|r6[1]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|reg_file0|r6[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N11
dffeas \CPU_inst|reg_file0|r6[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|reg_file0|r6[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|reg_file0|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r6 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r6[1] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r6[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y21_N3
dffeas \CPU_inst|reg_file0|r4[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r4 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r4[1] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r4[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N2
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux6~2 (
// Equation(s):
// \CPU_inst|reg_file0|Mux6~2_combout  = (\CPU_inst|src_raddr1 [1] & ((\CPU_inst|reg_file0|r6 [1]) # ((\CPU_inst|src_raddr1 [0])))) # (!\CPU_inst|src_raddr1 [1] & (((\CPU_inst|reg_file0|r4 [1] & !\CPU_inst|src_raddr1 [0]))))

	.dataa(\CPU_inst|src_raddr1 [1]),
	.datab(\CPU_inst|reg_file0|r6 [1]),
	.datac(\CPU_inst|reg_file0|r4 [1]),
	.datad(\CPU_inst|src_raddr1 [0]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux6~2 .lut_mask = 16'hAAD8;
defparam \CPU_inst|reg_file0|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N20
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux6~3 (
// Equation(s):
// \CPU_inst|reg_file0|Mux6~3_combout  = (\CPU_inst|src_raddr1 [0] & ((\CPU_inst|reg_file0|Mux6~2_combout  & (\CPU_inst|reg_file0|ivl_reg [1])) # (!\CPU_inst|reg_file0|Mux6~2_combout  & ((\CPU_inst|reg_file0|r5 [1]))))) # (!\CPU_inst|src_raddr1 [0] & 
// (((\CPU_inst|reg_file0|Mux6~2_combout ))))

	.dataa(\CPU_inst|reg_file0|ivl_reg [1]),
	.datab(\CPU_inst|src_raddr1 [0]),
	.datac(\CPU_inst|reg_file0|r5 [1]),
	.datad(\CPU_inst|reg_file0|Mux6~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux6~3 .lut_mask = 16'hBBC0;
defparam \CPU_inst|reg_file0|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N6
cycloneive_lcell_comb \CPU_inst|reg_file0|a_reg[1]~7 (
// Equation(s):
// \CPU_inst|reg_file0|a_reg[1]~7_combout  = (\CPU_inst|src_raddr1 [2] & ((\CPU_inst|reg_file0|Mux6~3_combout ))) # (!\CPU_inst|src_raddr1 [2] & (\CPU_inst|reg_file0|Mux6~1_combout ))

	.dataa(\CPU_inst|reg_file0|Mux6~1_combout ),
	.datab(\CPU_inst|src_raddr1 [2]),
	.datac(gnd),
	.datad(\CPU_inst|reg_file0|Mux6~3_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_reg[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_reg[1]~7 .lut_mask = 16'hEE22;
defparam \CPU_inst|reg_file0|a_reg[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y21_N31
dffeas \CPU_inst|reg_file0|r12[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r12 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r12[1] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r12[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y20_N7
dffeas \CPU_inst|reg_file0|r13[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r13 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r13[1] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r13[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y19_N31
dffeas \CPU_inst|reg_file0|r11[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r11 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r11[1] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r11[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y20_N31
dffeas \CPU_inst|reg_file0|r14[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r14 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r14[1] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r14[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y20_N3
dffeas \CPU_inst|reg_file0|r16[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r16 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r16[1] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r16[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N30
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux6~4 (
// Equation(s):
// \CPU_inst|reg_file0|Mux6~4_combout  = (\CPU_inst|src_raddr1 [1] & ((\CPU_inst|src_raddr1 [0]) # ((\CPU_inst|reg_file0|r16 [1])))) # (!\CPU_inst|src_raddr1 [1] & (!\CPU_inst|src_raddr1 [0] & (\CPU_inst|reg_file0|r14 [1])))

	.dataa(\CPU_inst|src_raddr1 [1]),
	.datab(\CPU_inst|src_raddr1 [0]),
	.datac(\CPU_inst|reg_file0|r14 [1]),
	.datad(\CPU_inst|reg_file0|r16 [1]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux6~4 .lut_mask = 16'hBA98;
defparam \CPU_inst|reg_file0|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y19_N29
dffeas \CPU_inst|reg_file0|r15[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r15 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r15[1] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r15[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N28
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux6~5 (
// Equation(s):
// \CPU_inst|reg_file0|Mux6~5_combout  = (\CPU_inst|reg_file0|Mux6~4_combout  & (((\CPU_inst|reg_file0|ivr_reg [1])) # (!\CPU_inst|src_raddr1 [0]))) # (!\CPU_inst|reg_file0|Mux6~4_combout  & (\CPU_inst|src_raddr1 [0] & (\CPU_inst|reg_file0|r15 [1])))

	.dataa(\CPU_inst|reg_file0|Mux6~4_combout ),
	.datab(\CPU_inst|src_raddr1 [0]),
	.datac(\CPU_inst|reg_file0|r15 [1]),
	.datad(\CPU_inst|reg_file0|ivr_reg [1]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux6~5 .lut_mask = 16'hEA62;
defparam \CPU_inst|reg_file0|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N30
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux6~6 (
// Equation(s):
// \CPU_inst|reg_file0|Mux6~6_combout  = (\CPU_inst|reg_file0|a_reg[1]~8_combout  & ((\CPU_inst|reg_file0|a_reg[1]~9_combout ) # ((\CPU_inst|reg_file0|Mux6~5_combout )))) # (!\CPU_inst|reg_file0|a_reg[1]~8_combout  & (!\CPU_inst|reg_file0|a_reg[1]~9_combout  
// & (\CPU_inst|reg_file0|r11 [1])))

	.dataa(\CPU_inst|reg_file0|a_reg[1]~8_combout ),
	.datab(\CPU_inst|reg_file0|a_reg[1]~9_combout ),
	.datac(\CPU_inst|reg_file0|r11 [1]),
	.datad(\CPU_inst|reg_file0|Mux6~5_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux6~6 .lut_mask = 16'hBA98;
defparam \CPU_inst|reg_file0|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N6
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux6~7 (
// Equation(s):
// \CPU_inst|reg_file0|Mux6~7_combout  = (\CPU_inst|reg_file0|a_reg[1]~9_combout  & ((\CPU_inst|reg_file0|Mux6~6_combout  & ((\CPU_inst|reg_file0|r13 [1]))) # (!\CPU_inst|reg_file0|Mux6~6_combout  & (\CPU_inst|reg_file0|r12 [1])))) # 
// (!\CPU_inst|reg_file0|a_reg[1]~9_combout  & (((\CPU_inst|reg_file0|Mux6~6_combout ))))

	.dataa(\CPU_inst|reg_file0|a_reg[1]~9_combout ),
	.datab(\CPU_inst|reg_file0|r12 [1]),
	.datac(\CPU_inst|reg_file0|r13 [1]),
	.datad(\CPU_inst|reg_file0|Mux6~6_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux6~7 .lut_mask = 16'hF588;
defparam \CPU_inst|reg_file0|Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y21_N7
dffeas \CPU_inst|reg_file0|a_reg[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|reg_file0|a_reg[1]~7_combout ),
	.asdata(\CPU_inst|reg_file0|Mux6~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|src_raddr1 [3]),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|a_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_reg[1] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|a_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N10
cycloneive_lcell_comb \CPU_inst|reg_file0|a_data[1]~22 (
// Equation(s):
// \CPU_inst|reg_file0|a_data[1]~22_combout  = (\CPU_inst|reg_file0|a_reg [1] & (((!\CPU_inst|reg_file0|a_forward1~0_combout ) # (!\CPU_inst|reg_file0|prev_wren~q )) # (!\CPU_inst|reg_file0|a_forward1~1_combout )))

	.dataa(\CPU_inst|reg_file0|a_reg [1]),
	.datab(\CPU_inst|reg_file0|a_forward1~1_combout ),
	.datac(\CPU_inst|reg_file0|prev_wren~q ),
	.datad(\CPU_inst|reg_file0|a_forward1~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_data[1]~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_data[1]~22 .lut_mask = 16'h2AAA;
defparam \CPU_inst|reg_file0|a_data[1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N26
cycloneive_lcell_comb \CPU_inst|reg_file0|a_data[1]~23 (
// Equation(s):
// \CPU_inst|reg_file0|a_data[1]~23_combout  = (\CPU_inst|reg_file0|a_forward0~2_combout  & (((\CPU_inst|ALU0|alu_reg [1])))) # (!\CPU_inst|reg_file0|a_forward0~2_combout  & ((\CPU_inst|reg_file0|a_data[1]~21_combout ) # 
// ((\CPU_inst|reg_file0|a_data[1]~22_combout ))))

	.dataa(\CPU_inst|reg_file0|a_forward0~2_combout ),
	.datab(\CPU_inst|reg_file0|a_data[1]~21_combout ),
	.datac(\CPU_inst|ALU0|alu_reg [1]),
	.datad(\CPU_inst|reg_file0|a_data[1]~22_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_data[1]~23_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_data[1]~23 .lut_mask = 16'hF5E4;
defparam \CPU_inst|reg_file0|a_data[1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N24
cycloneive_lcell_comb \CPU_inst|PC0|adder_out~2 (
// Equation(s):
// \CPU_inst|PC0|adder_out~2_combout  = (\CPU_inst|XEC2~q  & \CPU_inst|reg_file0|a_data[1]~23_combout )

	.dataa(\CPU_inst|XEC2~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|reg_file0|a_data[1]~23_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|adder_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|adder_out~2 .lut_mask = 16'hAA00;
defparam \CPU_inst|PC0|adder_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N28
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg[2]~81 (
// Equation(s):
// \CPU_inst|PC0|PC_reg[2]~81_combout  = (\CPU_inst|interrupt~q ) # ((\CPU_inst|decode_unit0|JMP~q  & !\CPU_inst|PC0|always2~2_combout ))

	.dataa(\CPU_inst|interrupt~q ),
	.datab(gnd),
	.datac(\CPU_inst|decode_unit0|JMP~q ),
	.datad(\CPU_inst|PC0|always2~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg[2]~81_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg[2]~81 .lut_mask = 16'hAAFA;
defparam \CPU_inst|PC0|PC_reg[2]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N12
cycloneive_lcell_comb \intcon_inst|interrupt[5]~0 (
// Equation(s):
// \intcon_inst|interrupt[5]~0_combout  = (\intcon_inst|status [5] & \intcon_inst|control [5])

	.dataa(gnd),
	.datab(\intcon_inst|status [5]),
	.datac(gnd),
	.datad(\intcon_inst|control [5]),
	.cin(gnd),
	.combout(\intcon_inst|interrupt[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|interrupt[5]~0 .lut_mask = 16'hCC00;
defparam \intcon_inst|interrupt[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N28
cycloneive_lcell_comb \intcon_inst|interrupt[2] (
// Equation(s):
// \intcon_inst|interrupt [2] = (!\intcon_inst|control [2]) # (!\intcon_inst|status [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\intcon_inst|status [2]),
	.datad(\intcon_inst|control [2]),
	.cin(gnd),
	.combout(\intcon_inst|interrupt [2]),
	.cout());
// synopsys translate_off
defparam \intcon_inst|interrupt[2] .lut_mask = 16'h0FFF;
defparam \intcon_inst|interrupt[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N0
cycloneive_lcell_comb \intcon_inst|interrupt[1] (
// Equation(s):
// \intcon_inst|interrupt [1] = (!\intcon_inst|control [1]) # (!\intcon_inst|status [1])

	.dataa(gnd),
	.datab(\intcon_inst|status [1]),
	.datac(gnd),
	.datad(\intcon_inst|control [1]),
	.cin(gnd),
	.combout(\intcon_inst|interrupt [1]),
	.cout());
// synopsys translate_off
defparam \intcon_inst|interrupt[1] .lut_mask = 16'h33FF;
defparam \intcon_inst|interrupt[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N22
cycloneive_lcell_comb \intcon_inst|WideOr1~1 (
// Equation(s):
// \intcon_inst|WideOr1~1_combout  = (\intcon_inst|interrupt [2] & (\intcon_inst|interrupt [1] & ((!\intcon_inst|control [3]) # (!\intcon_inst|status [3]))))

	.dataa(\intcon_inst|status [3]),
	.datab(\intcon_inst|interrupt [2]),
	.datac(\intcon_inst|control [3]),
	.datad(\intcon_inst|interrupt [1]),
	.cin(gnd),
	.combout(\intcon_inst|WideOr1~1_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|WideOr1~1 .lut_mask = 16'h4C00;
defparam \intcon_inst|WideOr1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N0
cycloneive_lcell_comb \intcon_inst|WideOr1~2 (
// Equation(s):
// \intcon_inst|WideOr1~2_combout  = (\intcon_inst|WideOr1~1_combout  & ((!\intcon_inst|control [0]) # (!\intcon_inst|status [0])))

	.dataa(gnd),
	.datab(\intcon_inst|WideOr1~1_combout ),
	.datac(\intcon_inst|status [0]),
	.datad(\intcon_inst|control [0]),
	.cin(gnd),
	.combout(\intcon_inst|WideOr1~2_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|WideOr1~2 .lut_mask = 16'h0CCC;
defparam \intcon_inst|WideOr1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N22
cycloneive_lcell_comb \intcon_inst|interrupt[4]~1 (
// Equation(s):
// \intcon_inst|interrupt[4]~1_combout  = (\intcon_inst|status [4] & \intcon_inst|control [4])

	.dataa(gnd),
	.datab(\intcon_inst|status [4]),
	.datac(gnd),
	.datad(\intcon_inst|control [4]),
	.cin(gnd),
	.combout(\intcon_inst|interrupt[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|interrupt[4]~1 .lut_mask = 16'hCC00;
defparam \intcon_inst|interrupt[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N16
cycloneive_lcell_comb \intcon_inst|int_addr~0 (
// Equation(s):
// \intcon_inst|int_addr~0_combout  = (\intcon_inst|control [0] & ((\intcon_inst|status [0]) # ((\intcon_inst|WideOr1~1_combout  & \intcon_inst|interrupt[4]~1_combout )))) # (!\intcon_inst|control [0] & (\intcon_inst|WideOr1~1_combout  & 
// ((\intcon_inst|interrupt[4]~1_combout ))))

	.dataa(\intcon_inst|control [0]),
	.datab(\intcon_inst|WideOr1~1_combout ),
	.datac(\intcon_inst|status [0]),
	.datad(\intcon_inst|interrupt[4]~1_combout ),
	.cin(gnd),
	.combout(\intcon_inst|int_addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|int_addr~0 .lut_mask = 16'hECA0;
defparam \intcon_inst|int_addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N20
cycloneive_lcell_comb \intcon_inst|int_addr~1 (
// Equation(s):
// \intcon_inst|int_addr~1_combout  = (!\intcon_inst|int_addr~0_combout  & ((\intcon_inst|WideOr1~2_combout  & (!\intcon_inst|interrupt[5]~0_combout )) # (!\intcon_inst|WideOr1~2_combout  & ((\intcon_inst|interrupt [1])))))

	.dataa(\intcon_inst|interrupt[5]~0_combout ),
	.datab(\intcon_inst|WideOr1~2_combout ),
	.datac(\intcon_inst|interrupt [1]),
	.datad(\intcon_inst|int_addr~0_combout ),
	.cin(gnd),
	.combout(\intcon_inst|int_addr~1_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|int_addr~1 .lut_mask = 16'h0074;
defparam \intcon_inst|int_addr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N21
dffeas \intcon_inst|int_addr[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\intcon_inst|int_addr~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|int_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|int_addr[1] .is_wysiwyg = "true";
defparam \intcon_inst|int_addr[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y13_N29
dffeas \CPU_inst|PC0|A_next_I[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|PC_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_next_I [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_next_I[1] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_next_I[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N4
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I_alternate~17 (
// Equation(s):
// \CPU_inst|PC0|A_current_I_alternate~17_combout  = (\CPU_inst|PC0|prev_branch_taken~q  & ((\CPU_inst|PC0|PC_reg [1]))) # (!\CPU_inst|PC0|prev_branch_taken~q  & (\CPU_inst|PC0|A_next_I [1]))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|A_next_I [1]),
	.datac(\CPU_inst|PC0|PC_reg [1]),
	.datad(\CPU_inst|PC0|prev_branch_taken~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I_alternate~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate~17 .lut_mask = 16'hF0CC;
defparam \CPU_inst|PC0|A_current_I_alternate~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N5
dffeas \CPU_inst|PC0|A_current_I_alternate[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I_alternate~17_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_current_I_alternate[15]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I_alternate [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate[1] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I_alternate[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N24
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I~14 (
// Equation(s):
// \CPU_inst|PC0|A_current_I~14_combout  = (\CPU_inst|PC0|prev_hazard~q  & (\CPU_inst|PC0|A_current_I_alternate [1])) # (!\CPU_inst|PC0|prev_hazard~q  & ((\CPU_inst|PC0|A_next_I [1])))

	.dataa(\CPU_inst|PC0|prev_hazard~q ),
	.datab(\CPU_inst|PC0|A_current_I_alternate [1]),
	.datac(gnd),
	.datad(\CPU_inst|PC0|A_next_I [1]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I~14 .lut_mask = 16'hDD88;
defparam \CPU_inst|PC0|A_current_I~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N25
dffeas \CPU_inst|PC0|A_current_I[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I~14_combout ),
	.asdata(\CPU_inst|PC0|PC_reg [1]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|prev_branch_taken~q ),
	.ena(\CPU_inst|PC0|A_pipe0[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I[1] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N28
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe0~16 (
// Equation(s):
// \CPU_inst|PC0|A_pipe0~16_combout  = (\CPU_inst|PC0|prev_branch_taken~q  & (\CPU_inst|PC0|PC_reg [1])) # (!\CPU_inst|PC0|prev_branch_taken~q  & ((\CPU_inst|PC0|A_current_I [1])))

	.dataa(\CPU_inst|PC0|prev_branch_taken~q ),
	.datab(gnd),
	.datac(\CPU_inst|PC0|PC_reg [1]),
	.datad(\CPU_inst|PC0|A_current_I [1]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe0~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0~16 .lut_mask = 16'hF5A0;
defparam \CPU_inst|PC0|A_pipe0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N29
dffeas \CPU_inst|PC0|A_pipe0[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe0~16_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_pipe0[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0[1] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe0[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N30
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe1~14 (
// Equation(s):
// \CPU_inst|PC0|A_pipe1~14_combout  = (\CPU_inst|PC0|prev_branch_taken~q  & (\CPU_inst|PC0|PC_reg [1])) # (!\CPU_inst|PC0|prev_branch_taken~q  & ((\CPU_inst|PC0|A_pipe0 [1])))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|prev_branch_taken~q ),
	.datac(\CPU_inst|PC0|PC_reg [1]),
	.datad(\CPU_inst|PC0|A_pipe0 [1]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe1~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1~14 .lut_mask = 16'hF3C0;
defparam \CPU_inst|PC0|A_pipe1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N31
dffeas \CPU_inst|PC0|A_pipe1[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe1~14_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_pipe2[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1[1] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N14
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe2~15 (
// Equation(s):
// \CPU_inst|PC0|A_pipe2~15_combout  = (\CPU_inst|PC0|prev_branch_taken~q  & (\CPU_inst|PC0|PC_reg [1])) # (!\CPU_inst|PC0|prev_branch_taken~q  & ((\CPU_inst|PC0|A_pipe1 [1])))

	.dataa(\CPU_inst|PC0|PC_reg [1]),
	.datab(gnd),
	.datac(\CPU_inst|PC0|A_pipe1 [1]),
	.datad(\CPU_inst|PC0|prev_branch_taken~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe2~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe2~15 .lut_mask = 16'hAAF0;
defparam \CPU_inst|PC0|A_pipe2~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N15
dffeas \CPU_inst|PC0|A_pipe2[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe2~15_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_pipe2[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe2[1] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N22
cycloneive_lcell_comb \CPU_inst|PC0|stack_in[1]~14 (
// Equation(s):
// \CPU_inst|PC0|stack_in[1]~14_combout  = (\CPU_inst|interrupt~q  & ((\CPU_inst|PC0|A_pipe2 [1]))) # (!\CPU_inst|interrupt~q  & (\CPU_inst|PC0|A_pipe1 [1]))

	.dataa(\CPU_inst|PC0|A_pipe1 [1]),
	.datab(gnd),
	.datac(\CPU_inst|PC0|A_pipe2 [1]),
	.datad(\CPU_inst|interrupt~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|stack_in[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|stack_in[1]~14 .lut_mask = 16'hF0AA;
defparam \CPU_inst|PC0|stack_in[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N23
dffeas \CPU_inst|PC0|cstack0|input_buf[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|stack_in[1]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|input_buf [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|input_buf[1] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|input_buf[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y8_N1
dffeas \CPU_inst|PC0|cstack0|stack_mem~81 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~81 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~81 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y5_N29
dffeas \CPU_inst|PC0|cstack0|stack_mem~17 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~429_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~17 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N28
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~396 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~396_combout  = (\CPU_inst|PC0|cstack0|address [1] & (((\CPU_inst|PC0|cstack0|address [2])))) # (!\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|address [2] & (\CPU_inst|PC0|cstack0|stack_mem~81_q )) # 
// (!\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|stack_mem~17_q )))))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~81_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~17_q ),
	.datad(\CPU_inst|PC0|cstack0|address [2]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~396_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~396 .lut_mask = 16'hEE50;
defparam \CPU_inst|PC0|cstack0|stack_mem~396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y8_N15
dffeas \CPU_inst|PC0|cstack0|stack_mem~49 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~49 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~49 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y8_N17
dffeas \CPU_inst|PC0|cstack0|stack_mem~113 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~431_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~113 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~113 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N14
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~397 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~397_combout  = (\CPU_inst|PC0|cstack0|stack_mem~396_combout  & (((\CPU_inst|PC0|cstack0|stack_mem~113_q )) # (!\CPU_inst|PC0|cstack0|address [1]))) # (!\CPU_inst|PC0|cstack0|stack_mem~396_combout  & 
// (\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|stack_mem~49_q )))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~396_combout ),
	.datab(\CPU_inst|PC0|cstack0|address [1]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~49_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~113_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~397_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~397 .lut_mask = 16'hEA62;
defparam \CPU_inst|PC0|cstack0|stack_mem~397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y5_N31
dffeas \CPU_inst|PC0|cstack0|stack_mem~129 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~421_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~129_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~129 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~129 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y6_N9
dffeas \CPU_inst|PC0|cstack0|stack_mem~161 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~417_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~161_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~161 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~161 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N30
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~398 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~398_combout  = (\CPU_inst|PC0|cstack0|address [2] & (\CPU_inst|PC0|cstack0|address [1])) # (!\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~161_q ))) # 
// (!\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|stack_mem~129_q ))))

	.dataa(\CPU_inst|PC0|cstack0|address [2]),
	.datab(\CPU_inst|PC0|cstack0|address [1]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~129_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~161_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~398_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~398 .lut_mask = 16'hDC98;
defparam \CPU_inst|PC0|cstack0|stack_mem~398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y8_N19
dffeas \CPU_inst|PC0|cstack0|stack_mem~225 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~225_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~225 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~225 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y5_N11
dffeas \CPU_inst|PC0|cstack0|stack_mem~193 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~419_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~193_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~193 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~193 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N18
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~399 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~399_combout  = (\CPU_inst|PC0|cstack0|stack_mem~398_combout  & (((\CPU_inst|PC0|cstack0|stack_mem~225_q )) # (!\CPU_inst|PC0|cstack0|address [2]))) # (!\CPU_inst|PC0|cstack0|stack_mem~398_combout  & 
// (\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|stack_mem~193_q ))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~398_combout ),
	.datab(\CPU_inst|PC0|cstack0|address [2]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~225_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~193_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~399_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~399 .lut_mask = 16'hE6A2;
defparam \CPU_inst|PC0|cstack0|stack_mem~399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y7_N13
dffeas \CPU_inst|PC0|cstack0|stack_mem~65 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~433_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~65 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~65 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N23
dffeas \CPU_inst|PC0|cstack0|stack_mem~97 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~439_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~97 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~97 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y6_N27
dffeas \CPU_inst|PC0|cstack0|stack_mem~33 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~435_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~33 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~33 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y5_N1
dffeas \CPU_inst|PC0|cstack0|stack_mem~1 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~437_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~1 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N0
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~400 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~400_combout  = (\CPU_inst|PC0|cstack0|address [2] & (((\CPU_inst|PC0|cstack0|address [1])))) # (!\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|stack_mem~33_q )) # 
// (!\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~1_q )))))

	.dataa(\CPU_inst|PC0|cstack0|address [2]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~33_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~1_q ),
	.datad(\CPU_inst|PC0|cstack0|address [1]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~400_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~400 .lut_mask = 16'hEE50;
defparam \CPU_inst|PC0|cstack0|stack_mem~400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N22
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~401 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~401_combout  = (\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|stack_mem~400_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~97_q ))) # (!\CPU_inst|PC0|cstack0|stack_mem~400_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~65_q )))) # (!\CPU_inst|PC0|cstack0|address [2] & (((\CPU_inst|PC0|cstack0|stack_mem~400_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~65_q ),
	.datab(\CPU_inst|PC0|cstack0|address [2]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~97_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~400_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~401_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~401 .lut_mask = 16'hF388;
defparam \CPU_inst|PC0|cstack0|stack_mem~401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N30
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~402 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~402_combout  = (\CPU_inst|PC0|cstack0|address [0] & (((\CPU_inst|PC0|cstack0|address [3])))) # (!\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|address [3] & (\CPU_inst|PC0|cstack0|stack_mem~399_combout )) # 
// (!\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|stack_mem~401_combout )))))

	.dataa(\CPU_inst|PC0|cstack0|address [0]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~399_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~401_combout ),
	.datad(\CPU_inst|PC0|cstack0|address [3]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~402_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~402 .lut_mask = 16'hEE50;
defparam \CPU_inst|PC0|cstack0|stack_mem~402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y5_N29
dffeas \CPU_inst|PC0|cstack0|stack_mem~209 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~443_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~209_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~209 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~209 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y6_N21
dffeas \CPU_inst|PC0|cstack0|stack_mem~177 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~441_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~177_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~177 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~177 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y5_N23
dffeas \CPU_inst|PC0|cstack0|stack_mem~145 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~445_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~145_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~145 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~145 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N22
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~403 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~403_combout  = (\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~177_q ) # ((\CPU_inst|PC0|cstack0|address [2])))) # (!\CPU_inst|PC0|cstack0|address [1] & (((\CPU_inst|PC0|cstack0|stack_mem~145_q  & 
// !\CPU_inst|PC0|cstack0|address [2]))))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~177_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~145_q ),
	.datad(\CPU_inst|PC0|cstack0|address [2]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~403_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~403 .lut_mask = 16'hAAD8;
defparam \CPU_inst|PC0|cstack0|stack_mem~403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y5_N1
dffeas \CPU_inst|PC0|cstack0|stack_mem~241 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~447_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~241_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~241 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~241 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N0
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~404 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~404_combout  = (\CPU_inst|PC0|cstack0|stack_mem~403_combout  & (((\CPU_inst|PC0|cstack0|stack_mem~241_q ) # (!\CPU_inst|PC0|cstack0|address [2])))) # (!\CPU_inst|PC0|cstack0|stack_mem~403_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~209_q  & ((\CPU_inst|PC0|cstack0|address [2]))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~209_q ),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~403_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~241_q ),
	.datad(\CPU_inst|PC0|cstack0|address [2]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~404_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~404 .lut_mask = 16'hE2CC;
defparam \CPU_inst|PC0|cstack0|stack_mem~404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N4
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~405 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~405_combout  = (\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~402_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~404_combout ))) # (!\CPU_inst|PC0|cstack0|stack_mem~402_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~397_combout )))) # (!\CPU_inst|PC0|cstack0|address [0] & (((\CPU_inst|PC0|cstack0|stack_mem~402_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|address [0]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~397_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~402_combout ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~404_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~405_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~405 .lut_mask = 16'hF858;
defparam \CPU_inst|PC0|cstack0|stack_mem~405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y6_N5
dffeas \CPU_inst|PC0|cstack0|output_buf[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~405_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|output_buf [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|output_buf[1] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|output_buf[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y14_N19
dffeas \CPU_inst|PC0|xec_return_addr[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_pipe1 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|XEC2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|xec_return_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|xec_return_addr[1] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|xec_return_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N18
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~86 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~86_combout  = (\CPU_inst|PC0|PC_reg[2]~81_combout  & (((\CPU_inst|PC0|always2~0_combout )))) # (!\CPU_inst|PC0|PC_reg[2]~81_combout  & ((\CPU_inst|PC0|always2~0_combout  & (\CPU_inst|PC0|cstack0|output_buf [1])) # 
// (!\CPU_inst|PC0|always2~0_combout  & ((\CPU_inst|PC0|xec_return_addr [1])))))

	.dataa(\CPU_inst|PC0|PC_reg[2]~81_combout ),
	.datab(\CPU_inst|PC0|cstack0|output_buf [1]),
	.datac(\CPU_inst|PC0|xec_return_addr [1]),
	.datad(\CPU_inst|PC0|always2~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~86_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~86 .lut_mask = 16'hEE50;
defparam \CPU_inst|PC0|PC_reg~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N20
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~87 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~87_combout  = (\CPU_inst|PC0|PC_reg[2]~81_combout  & ((\CPU_inst|PC0|PC_reg~86_combout  & ((\intcon_inst|int_addr [1]))) # (!\CPU_inst|PC0|PC_reg~86_combout  & (\CPU_inst|decode_unit0|PC_I_field_reg [1])))) # 
// (!\CPU_inst|PC0|PC_reg[2]~81_combout  & (((\CPU_inst|PC0|PC_reg~86_combout ))))

	.dataa(\CPU_inst|PC0|PC_reg[2]~81_combout ),
	.datab(\CPU_inst|decode_unit0|PC_I_field_reg [1]),
	.datac(\intcon_inst|int_addr [1]),
	.datad(\CPU_inst|PC0|PC_reg~86_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~87_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~87 .lut_mask = 16'hF588;
defparam \CPU_inst|PC0|PC_reg~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N14
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~88 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~88_combout  = (\CPU_inst|PC0|PC_reg[2]~79_combout  & ((\CPU_inst|PC0|adder_out[1]~6_combout ) # ((\CPU_inst|PC0|PC_reg[2]~80_combout )))) # (!\CPU_inst|PC0|PC_reg[2]~79_combout  & (((\CPU_inst|PC0|PC_reg~87_combout  & 
// !\CPU_inst|PC0|PC_reg[2]~80_combout ))))

	.dataa(\CPU_inst|PC0|PC_reg[2]~79_combout ),
	.datab(\CPU_inst|PC0|adder_out[1]~6_combout ),
	.datac(\CPU_inst|PC0|PC_reg~87_combout ),
	.datad(\CPU_inst|PC0|PC_reg[2]~80_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~88_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~88 .lut_mask = 16'hAAD8;
defparam \CPU_inst|PC0|PC_reg~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N28
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~89 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~89_combout  = (\CPU_inst|PC0|PC_reg[2]~80_combout  & ((\CPU_inst|PC0|PC_reg~88_combout  & ((\CPU_inst|PC0|A_miss_next [1]))) # (!\CPU_inst|PC0|PC_reg~88_combout  & (\CPU_inst|PC0|Add1~2_combout )))) # 
// (!\CPU_inst|PC0|PC_reg[2]~80_combout  & (\CPU_inst|PC0|PC_reg~88_combout ))

	.dataa(\CPU_inst|PC0|PC_reg[2]~80_combout ),
	.datab(\CPU_inst|PC0|PC_reg~88_combout ),
	.datac(\CPU_inst|PC0|Add1~2_combout ),
	.datad(\CPU_inst|PC0|A_miss_next [1]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~89_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~89 .lut_mask = 16'hEC64;
defparam \CPU_inst|PC0|PC_reg~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N29
dffeas \CPU_inst|PC0|PC_reg[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|PC_reg~89_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|always2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|PC_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg[1] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|PC_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N6
cycloneive_lcell_comb \CPU_inst|PC0|A_miss_next[1]~feeder (
// Equation(s):
// \CPU_inst|PC0|A_miss_next[1]~feeder_combout  = \CPU_inst|PC0|PC_reg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|PC_reg [1]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_miss_next[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss_next[1]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|A_miss_next[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N7
dffeas \CPU_inst|PC0|A_miss_next[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_miss_next[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU_inst|PC0|p_miss~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_miss_next [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss_next[1] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_miss_next[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y15_N15
dffeas \CPU_inst|PC0|A_miss[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_miss_next [1]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\CPU_inst|PC0|p_miss~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_miss [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss[1] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_miss[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N2
cycloneive_lcell_comb \CPU_inst|PC0|A[1]~15 (
// Equation(s):
// \CPU_inst|PC0|A[1]~15_combout  = (\CPU_inst|PC0|p_miss~q  & (\CPU_inst|PC0|A_miss [1])) # (!\CPU_inst|PC0|p_miss~q  & ((\CPU_inst|PC0|PC_reg [1])))

	.dataa(\CPU_inst|PC0|p_miss~q ),
	.datab(gnd),
	.datac(\CPU_inst|PC0|A_miss [1]),
	.datad(\CPU_inst|PC0|PC_reg [1]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A[1]~15 .lut_mask = 16'hF5A0;
defparam \CPU_inst|PC0|A[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N3
dffeas \p_cache_inst|word_address[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A[1]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p_cache_inst|CPU_address_hold[2]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_cache_inst|word_address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \p_cache_inst|word_address[1] .is_wysiwyg = "true";
defparam \p_cache_inst|word_address[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N16
cycloneive_lcell_comb \p_cache_inst|Mux2~0 (
// Equation(s):
// \p_cache_inst|Mux2~0_combout  = (\p_cache_inst|word_address [1] & (((\p_cache_inst|word_address [0])))) # (!\p_cache_inst|word_address [1] & ((\p_cache_inst|word_address [0] & ((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [29]))) # 
// (!\p_cache_inst|word_address [0] & (\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [13]))))

	.dataa(\p_cache_inst|word_address [1]),
	.datab(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [13]),
	.datac(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [29]),
	.datad(\p_cache_inst|word_address [0]),
	.cin(gnd),
	.combout(\p_cache_inst|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Mux2~0 .lut_mask = 16'hFA44;
defparam \p_cache_inst|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N18
cycloneive_lcell_comb \p_cache_inst|Mux2~1 (
// Equation(s):
// \p_cache_inst|Mux2~1_combout  = (\p_cache_inst|word_address [1] & ((\p_cache_inst|Mux2~0_combout  & (\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [61])) # (!\p_cache_inst|Mux2~0_combout  & 
// ((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [45]))))) # (!\p_cache_inst|word_address [1] & (((\p_cache_inst|Mux2~0_combout ))))

	.dataa(\p_cache_inst|word_address [1]),
	.datab(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [61]),
	.datac(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [45]),
	.datad(\p_cache_inst|Mux2~0_combout ),
	.cin(gnd),
	.combout(\p_cache_inst|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Mux2~1 .lut_mask = 16'hDDA0;
defparam \p_cache_inst|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N14
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_alternate~17 (
// Equation(s):
// \CPU_inst|decode_unit0|I_alternate~17_combout  = (!\CPU_inst|PC0|prev_branch_taken~q  & (!\CPU_inst|PC0|take_branch~3_combout  & (!\CPU_inst|RST~q  & \p_cache_inst|Mux2~1_combout )))

	.dataa(\CPU_inst|PC0|prev_branch_taken~q ),
	.datab(\CPU_inst|PC0|take_branch~3_combout ),
	.datac(\CPU_inst|RST~q ),
	.datad(\p_cache_inst|Mux2~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_alternate~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate~17 .lut_mask = 16'h0100;
defparam \CPU_inst|decode_unit0|I_alternate~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N15
dffeas \CPU_inst|decode_unit0|I_alternate[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_alternate~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|I_alternate[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_alternate [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate[13] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_alternate[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N4
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_reg~16 (
// Equation(s):
// \CPU_inst|decode_unit0|I_reg~16_combout  = (\CPU_inst|PC0|decoder_rst~0_combout  & ((\CPU_inst|decode_unit0|prev_hazard~q  & (\CPU_inst|decode_unit0|I_alternate [13])) # (!\CPU_inst|decode_unit0|prev_hazard~q  & ((\p_cache_inst|Mux2~1_combout )))))

	.dataa(\CPU_inst|PC0|decoder_rst~0_combout ),
	.datab(\CPU_inst|decode_unit0|prev_hazard~q ),
	.datac(\CPU_inst|decode_unit0|I_alternate [13]),
	.datad(\p_cache_inst|Mux2~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg~16 .lut_mask = 16'hA280;
defparam \CPU_inst|decode_unit0|I_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N18
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_reg~17 (
// Equation(s):
// \CPU_inst|decode_unit0|I_reg~17_combout  = (!\CPU_inst|PC0|take_branch~3_combout  & (\CPU_inst|decode_unit0|I_reg~16_combout  & ((\CPU_inst|decode_unit0|prev_hazard~q ) # (!\p_cache_inst|p_cache_miss~combout ))))

	.dataa(\p_cache_inst|p_cache_miss~combout ),
	.datab(\CPU_inst|decode_unit0|prev_hazard~q ),
	.datac(\CPU_inst|PC0|take_branch~3_combout ),
	.datad(\CPU_inst|decode_unit0|I_reg~16_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg~17 .lut_mask = 16'h0D00;
defparam \CPU_inst|decode_unit0|I_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y18_N19
dffeas \CPU_inst|decode_unit0|I_reg[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_reg~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|rotate_source_reg~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg[13] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N4
cycloneive_lcell_comb \CPU_inst|decode_unit0|Decoder1~0 (
// Equation(s):
// \CPU_inst|decode_unit0|Decoder1~0_combout  = (\CPU_inst|decode_unit0|I_reg [14] & (\CPU_inst|decode_unit0|I_reg [15] & !\CPU_inst|decode_unit0|I_reg [13]))

	.dataa(gnd),
	.datab(\CPU_inst|decode_unit0|I_reg [14]),
	.datac(\CPU_inst|decode_unit0|I_reg [15]),
	.datad(\CPU_inst|decode_unit0|I_reg [13]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|Decoder1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|Decoder1~0 .lut_mask = 16'h00C0;
defparam \CPU_inst|decode_unit0|Decoder1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N30
cycloneive_lcell_comb \CPU_inst|decode_unit0|merge_D0_reg~2 (
// Equation(s):
// \CPU_inst|decode_unit0|merge_D0_reg~2_combout  = (\CPU_inst|decode_unit0|Decoder1~0_combout  & (\CPU_inst|decode_unit0|I_reg [10])) # (!\CPU_inst|decode_unit0|Decoder1~0_combout  & ((\CPU_inst|decode_unit0|I_reg [2])))

	.dataa(gnd),
	.datab(\CPU_inst|decode_unit0|Decoder1~0_combout ),
	.datac(\CPU_inst|decode_unit0|I_reg [10]),
	.datad(\CPU_inst|decode_unit0|I_reg [2]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|merge_D0_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|merge_D0_reg~2 .lut_mask = 16'hF3C0;
defparam \CPU_inst|decode_unit0|merge_D0_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N31
dffeas \CPU_inst|decode_unit0|merge_D0_reg[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|merge_D0_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|PC_I_field_reg[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|merge_D0_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|merge_D0_reg[2] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|merge_D0_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N22
cycloneive_lcell_comb \CPU_inst|merge_D01~2 (
// Equation(s):
// \CPU_inst|merge_D01~2_combout  = (!\CPU_inst|PC0|take_branch~3_combout  & (\CPU_inst|hazard_unit0|hazard~12_combout  & (\CPU_inst|decode_unit0|merge_D0_reg [2] & \CPU_inst|PC0|stack_pop~2_combout )))

	.dataa(\CPU_inst|PC0|take_branch~3_combout ),
	.datab(\CPU_inst|hazard_unit0|hazard~12_combout ),
	.datac(\CPU_inst|decode_unit0|merge_D0_reg [2]),
	.datad(\CPU_inst|PC0|stack_pop~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|merge_D01~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|merge_D01~2 .lut_mask = 16'h4000;
defparam \CPU_inst|merge_D01~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N23
dffeas \CPU_inst|merge_D01[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|merge_D01~2_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|merge_D01 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|merge_D01[2] .is_wysiwyg = "true";
defparam \CPU_inst|merge_D01[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N12
cycloneive_lcell_comb \CPU_inst|merge_D02~8 (
// Equation(s):
// \CPU_inst|merge_D02~8_combout  = (!\CPU_inst|CALL2~q  & (\CPU_inst|PC0|stack_pop~3_combout  & (!\CPU_inst|interrupt~q  & \CPU_inst|merge_D01 [2])))

	.dataa(\CPU_inst|CALL2~q ),
	.datab(\CPU_inst|PC0|stack_pop~3_combout ),
	.datac(\CPU_inst|interrupt~q ),
	.datad(\CPU_inst|merge_D01 [2]),
	.cin(gnd),
	.combout(\CPU_inst|merge_D02~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|merge_D02~8 .lut_mask = 16'h0400;
defparam \CPU_inst|merge_D02~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N13
dffeas \CPU_inst|merge_D02[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|merge_D02~8_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|merge_D02 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|merge_D02[2] .is_wysiwyg = "true";
defparam \CPU_inst|merge_D02[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N14
cycloneive_lcell_comb \CPU_inst|merge_D03[2]~feeder (
// Equation(s):
// \CPU_inst|merge_D03[2]~feeder_combout  = \CPU_inst|merge_D02 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|merge_D02 [2]),
	.cin(gnd),
	.combout(\CPU_inst|merge_D03[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|merge_D03[2]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|merge_D03[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N15
dffeas \CPU_inst|merge_D03[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|merge_D03[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|merge_D03 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|merge_D03[2] .is_wysiwyg = "true";
defparam \CPU_inst|merge_D03[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N29
dffeas \CPU_inst|merge_D04[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|merge_D03 [2]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|merge_D04 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|merge_D04[2] .is_wysiwyg = "true";
defparam \CPU_inst|merge_D04[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N8
cycloneive_lcell_comb \CPU_inst|merge_D05[2]~feeder (
// Equation(s):
// \CPU_inst|merge_D05[2]~feeder_combout  = \CPU_inst|merge_D04 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|merge_D04 [2]),
	.cin(gnd),
	.combout(\CPU_inst|merge_D05[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|merge_D05[2]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|merge_D05[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N9
dffeas \CPU_inst|merge_D05[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|merge_D05[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|merge_D05 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|merge_D05[2] .is_wysiwyg = "true";
defparam \CPU_inst|merge_D05[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N2
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux7~1 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux7~1_combout  = (\CPU_inst|merge_D05 [0] & ((\CPU_inst|shift_merge0|merge_mask [5]))) # (!\CPU_inst|merge_D05 [0] & (\CPU_inst|shift_merge0|merge_mask [6]))

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|merge_mask [6]),
	.datac(\CPU_inst|shift_merge0|merge_mask [5]),
	.datad(\CPU_inst|merge_D05 [0]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux7~1 .lut_mask = 16'hF0CC;
defparam \CPU_inst|shift_merge0|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N10
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_in~0 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_in~0_combout  = (\CPU_inst|latch_address_w4~q  & (\CPU_inst|shift_merge0|RBD_reg [0])) # (!\CPU_inst|latch_address_w4~q  & ((\CPU_inst|shift_merge0|LBD_reg [0])))

	.dataa(\CPU_inst|shift_merge0|RBD_reg [0]),
	.datab(gnd),
	.datac(\CPU_inst|latch_address_w4~q ),
	.datad(\CPU_inst|shift_merge0|LBD_reg [0]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_in~0 .lut_mask = 16'hAFA0;
defparam \CPU_inst|shift_merge0|merge_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N11
dffeas \CPU_inst|shift_merge0|merge_in[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|merge_in~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|merge_in [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_in[0] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|merge_in[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N30
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux7~2 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux7~2_combout  = (\CPU_inst|merge_D05 [0] & (\CPU_inst|shift_merge0|merge_mask [7] & ((\CPU_inst|shift_merge0|merge_in [0])))) # (!\CPU_inst|merge_D05 [0] & (((\CPU_inst|shift_merge0|shift_reg [0]))))

	.dataa(\CPU_inst|merge_D05 [0]),
	.datab(\CPU_inst|shift_merge0|merge_mask [7]),
	.datac(\CPU_inst|shift_merge0|shift_reg [0]),
	.datad(\CPU_inst|shift_merge0|merge_in [0]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux7~2 .lut_mask = 16'hD850;
defparam \CPU_inst|shift_merge0|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N8
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux7~3 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux7~3_combout  = (\CPU_inst|merge_D05 [1] & (\CPU_inst|shift_merge0|Mux7~1_combout  & ((\CPU_inst|shift_merge0|merge_in [0])))) # (!\CPU_inst|merge_D05 [1] & (((\CPU_inst|shift_merge0|Mux7~2_combout ))))

	.dataa(\CPU_inst|shift_merge0|Mux7~1_combout ),
	.datab(\CPU_inst|merge_D05 [1]),
	.datac(\CPU_inst|shift_merge0|Mux7~2_combout ),
	.datad(\CPU_inst|shift_merge0|merge_in [0]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux7~3 .lut_mask = 16'hB830;
defparam \CPU_inst|shift_merge0|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N12
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux7~0 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux7~0_combout  = (\CPU_inst|merge_D05 [1] & (\CPU_inst|shift_merge0|merge_mask [2])) # (!\CPU_inst|merge_D05 [1] & ((\CPU_inst|shift_merge0|merge_mask [4])))

	.dataa(gnd),
	.datab(\CPU_inst|merge_D05 [1]),
	.datac(\CPU_inst|shift_merge0|merge_mask [2]),
	.datad(\CPU_inst|shift_merge0|merge_mask [4]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux7~0 .lut_mask = 16'hF3C0;
defparam \CPU_inst|shift_merge0|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N20
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux7~5 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux7~5_combout  = (\CPU_inst|merge_D05 [1] & ((\CPU_inst|shift_merge0|merge_mask [1]))) # (!\CPU_inst|merge_D05 [1] & (\CPU_inst|shift_merge0|merge_mask [3]))

	.dataa(\CPU_inst|shift_merge0|merge_mask [3]),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|merge_mask [1]),
	.datad(\CPU_inst|merge_D05 [1]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux7~5 .lut_mask = 16'hF0AA;
defparam \CPU_inst|shift_merge0|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N6
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux7~6 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux7~6_combout  = (\CPU_inst|shift_merge0|merge_in [0] & ((\CPU_inst|merge_D05 [0] & ((\CPU_inst|shift_merge0|Mux7~5_combout ))) # (!\CPU_inst|merge_D05 [0] & (\CPU_inst|shift_merge0|Mux7~0_combout ))))

	.dataa(\CPU_inst|shift_merge0|Mux7~0_combout ),
	.datab(\CPU_inst|shift_merge0|Mux7~5_combout ),
	.datac(\CPU_inst|merge_D05 [0]),
	.datad(\CPU_inst|shift_merge0|merge_in [0]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux7~6 .lut_mask = 16'hCA00;
defparam \CPU_inst|shift_merge0|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N26
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux7~4 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux7~4_combout  = (\CPU_inst|merge_D05 [2] & ((\CPU_inst|shift_merge0|Mux7~6_combout ))) # (!\CPU_inst|merge_D05 [2] & (\CPU_inst|shift_merge0|Mux7~3_combout ))

	.dataa(\CPU_inst|merge_D05 [2]),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|Mux7~3_combout ),
	.datad(\CPU_inst|shift_merge0|Mux7~6_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux7~4 .lut_mask = 16'hFA50;
defparam \CPU_inst|shift_merge0|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N25
dffeas \CPU_inst|shift_merge0|LBD_reg[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|Mux7~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|shift_merge0|LBD_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|LBD_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|LBD_reg[0] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|LBD_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N26
cycloneive_lcell_comb \MSC_inst|p1_control_enable~0 (
// Equation(s):
// \MSC_inst|p1_control_enable~0_combout  = (\CPU_inst|reg_file0|ivr_reg [1] & (((\MSC_inst|p1_control_enable~q )))) # (!\CPU_inst|reg_file0|ivr_reg [1] & ((\MSC_inst|p2_control_enable~0_combout  & (\CPU_inst|shift_merge0|LBD_reg [3])) # 
// (!\MSC_inst|p2_control_enable~0_combout  & ((\MSC_inst|p1_control_enable~q )))))

	.dataa(\CPU_inst|shift_merge0|LBD_reg [3]),
	.datab(\CPU_inst|reg_file0|ivr_reg [1]),
	.datac(\MSC_inst|p1_control_enable~q ),
	.datad(\MSC_inst|p2_control_enable~0_combout ),
	.cin(gnd),
	.combout(\MSC_inst|p1_control_enable~0_combout ),
	.cout());
// synopsys translate_off
defparam \MSC_inst|p1_control_enable~0 .lut_mask = 16'hE2F0;
defparam \MSC_inst|p1_control_enable~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N27
dffeas \MSC_inst|p1_control_enable (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\MSC_inst|p1_control_enable~0_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MSC_inst|p1_control_enable~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MSC_inst|p1_control_enable .is_wysiwyg = "true";
defparam \MSC_inst|p1_control_enable .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N18
cycloneive_lcell_comb \MSC_inst|p1_reset_reg~0 (
// Equation(s):
// \MSC_inst|p1_reset_reg~0_combout  = (!\CPU_inst|reg_file0|ivr_reg [0] & (!\CPU_inst|reg_file0|ivr_reg [1] & \MSC_inst|p1_control_enable~q ))

	.dataa(\CPU_inst|reg_file0|ivr_reg [0]),
	.datab(\CPU_inst|reg_file0|ivr_reg [1]),
	.datac(\MSC_inst|p1_control_enable~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MSC_inst|p1_reset_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \MSC_inst|p1_reset_reg~0 .lut_mask = 16'h1010;
defparam \MSC_inst|p1_reset_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N24
cycloneive_lcell_comb \MSC_inst|p1_reset_reg~1 (
// Equation(s):
// \MSC_inst|p1_reset_reg~1_combout  = (\MSC_en~combout  & ((\MSC_inst|p1_reset_reg~0_combout  & (\CPU_inst|shift_merge0|LBD_reg [0])) # (!\MSC_inst|p1_reset_reg~0_combout  & ((\MSC_inst|p1_reset_reg~q )))))

	.dataa(\CPU_inst|shift_merge0|LBD_reg [0]),
	.datab(\MSC_en~combout ),
	.datac(\MSC_inst|p1_reset_reg~q ),
	.datad(\MSC_inst|p1_reset_reg~0_combout ),
	.cin(gnd),
	.combout(\MSC_inst|p1_reset_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \MSC_inst|p1_reset_reg~1 .lut_mask = 16'h88C0;
defparam \MSC_inst|p1_reset_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N25
dffeas \MSC_inst|p1_reset_reg (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\MSC_inst|p1_reset_reg~1_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MSC_inst|p1_reset_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MSC_inst|p1_reset_reg .is_wysiwyg = "true";
defparam \MSC_inst|p1_reset_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N10
cycloneive_lcell_comb \MSC_inst|prev_p1_reset_reg~feeder (
// Equation(s):
// \MSC_inst|prev_p1_reset_reg~feeder_combout  = \MSC_inst|p1_reset_reg~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MSC_inst|p1_reset_reg~q ),
	.cin(gnd),
	.combout(\MSC_inst|prev_p1_reset_reg~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MSC_inst|prev_p1_reset_reg~feeder .lut_mask = 16'hFF00;
defparam \MSC_inst|prev_p1_reset_reg~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N11
dffeas \MSC_inst|prev_p1_reset_reg (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\MSC_inst|prev_p1_reset_reg~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MSC_inst|prev_p1_reset_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MSC_inst|prev_p1_reset_reg .is_wysiwyg = "true";
defparam \MSC_inst|prev_p1_reset_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N0
cycloneive_lcell_comb \MSC_inst|p1_reset_req~0 (
// Equation(s):
// \MSC_inst|p1_reset_req~0_combout  = (\MSC_inst|p1_reset_req~q  & (((\MSC_inst|prev_p1_reset_reg~q ) # (!\MSC_inst|p1_reset_reg~q )))) # (!\MSC_inst|p1_reset_req~q  & (!\MSC_inst|p1_idle~0_combout ))

	.dataa(\MSC_inst|p1_idle~0_combout ),
	.datab(\MSC_inst|p1_reset_reg~q ),
	.datac(\MSC_inst|p1_reset_req~q ),
	.datad(\MSC_inst|prev_p1_reset_reg~q ),
	.cin(gnd),
	.combout(\MSC_inst|p1_reset_req~0_combout ),
	.cout());
// synopsys translate_off
defparam \MSC_inst|p1_reset_req~0 .lut_mask = 16'hF535;
defparam \MSC_inst|p1_reset_req~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N1
dffeas \MSC_inst|p1_reset_req (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\MSC_inst|p1_reset_req~0_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MSC_inst|p1_reset_req~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MSC_inst|p1_reset_req .is_wysiwyg = "true";
defparam \MSC_inst|p1_reset_req .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N2
cycloneive_lcell_comb \MSC_inst|p1_reset (
// Equation(s):
// \MSC_inst|p1_reset~combout  = ((!\MSC_inst|p1_idle~0_combout  & !\MSC_inst|p1_reset_req~q )) # (!\rst~q )

	.dataa(gnd),
	.datab(\MSC_inst|p1_idle~0_combout ),
	.datac(\MSC_inst|p1_reset_req~q ),
	.datad(\rst~q ),
	.cin(gnd),
	.combout(\MSC_inst|p1_reset~combout ),
	.cout());
// synopsys translate_off
defparam \MSC_inst|p1_reset .lut_mask = 16'h03FF;
defparam \MSC_inst|p1_reset .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N3
dffeas \p_cache_inst|CPU_address_hold[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\p_cache_inst|CPU_address_hold[3]~16_combout ),
	.asdata(\CPU_inst|PC0|A[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MSC_inst|p1_reset~combout ),
	.sload(!\p_cache_inst|reset_active~q ),
	.ena(\p_cache_inst|CPU_address_hold[2]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_cache_inst|CPU_address_hold [3]),
	.prn(vcc));
// synopsys translate_off
defparam \p_cache_inst|CPU_address_hold[3] .is_wysiwyg = "true";
defparam \p_cache_inst|CPU_address_hold[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N4
cycloneive_lcell_comb \p_cache_inst|CPU_address_hold[4]~18 (
// Equation(s):
// \p_cache_inst|CPU_address_hold[4]~18_combout  = (\p_cache_inst|CPU_address_hold [4] & (\p_cache_inst|CPU_address_hold[3]~17  $ (GND))) # (!\p_cache_inst|CPU_address_hold [4] & (!\p_cache_inst|CPU_address_hold[3]~17  & VCC))
// \p_cache_inst|CPU_address_hold[4]~19  = CARRY((\p_cache_inst|CPU_address_hold [4] & !\p_cache_inst|CPU_address_hold[3]~17 ))

	.dataa(gnd),
	.datab(\p_cache_inst|CPU_address_hold [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p_cache_inst|CPU_address_hold[3]~17 ),
	.combout(\p_cache_inst|CPU_address_hold[4]~18_combout ),
	.cout(\p_cache_inst|CPU_address_hold[4]~19 ));
// synopsys translate_off
defparam \p_cache_inst|CPU_address_hold[4]~18 .lut_mask = 16'hC30C;
defparam \p_cache_inst|CPU_address_hold[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y14_N7
dffeas \CPU_inst|PC0|A_miss[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_miss_next [4]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\CPU_inst|PC0|p_miss~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_miss [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss[4] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_miss[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N6
cycloneive_lcell_comb \CPU_inst|PC0|A[4]~5 (
// Equation(s):
// \CPU_inst|PC0|A[4]~5_combout  = (\CPU_inst|PC0|p_miss~q  & ((\CPU_inst|PC0|A_miss [4]))) # (!\CPU_inst|PC0|p_miss~q  & (\CPU_inst|PC0|PC_reg [4]))

	.dataa(\CPU_inst|PC0|PC_reg [4]),
	.datab(\CPU_inst|PC0|p_miss~q ),
	.datac(\CPU_inst|PC0|A_miss [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A[4]~5 .lut_mask = 16'hE2E2;
defparam \CPU_inst|PC0|A[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N5
dffeas \p_cache_inst|CPU_address_hold[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\p_cache_inst|CPU_address_hold[4]~18_combout ),
	.asdata(\CPU_inst|PC0|A[4]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MSC_inst|p1_reset~combout ),
	.sload(!\p_cache_inst|reset_active~q ),
	.ena(\p_cache_inst|CPU_address_hold[2]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_cache_inst|CPU_address_hold [4]),
	.prn(vcc));
// synopsys translate_off
defparam \p_cache_inst|CPU_address_hold[4] .is_wysiwyg = "true";
defparam \p_cache_inst|CPU_address_hold[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N6
cycloneive_lcell_comb \p_cache_inst|CPU_address_hold[5]~20 (
// Equation(s):
// \p_cache_inst|CPU_address_hold[5]~20_combout  = (\p_cache_inst|CPU_address_hold [5] & (!\p_cache_inst|CPU_address_hold[4]~19 )) # (!\p_cache_inst|CPU_address_hold [5] & ((\p_cache_inst|CPU_address_hold[4]~19 ) # (GND)))
// \p_cache_inst|CPU_address_hold[5]~21  = CARRY((!\p_cache_inst|CPU_address_hold[4]~19 ) # (!\p_cache_inst|CPU_address_hold [5]))

	.dataa(\p_cache_inst|CPU_address_hold [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\p_cache_inst|CPU_address_hold[4]~19 ),
	.combout(\p_cache_inst|CPU_address_hold[5]~20_combout ),
	.cout(\p_cache_inst|CPU_address_hold[5]~21 ));
// synopsys translate_off
defparam \p_cache_inst|CPU_address_hold[5]~20 .lut_mask = 16'h5A5F;
defparam \p_cache_inst|CPU_address_hold[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y10_N7
dffeas \p_cache_inst|CPU_address_hold[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\p_cache_inst|CPU_address_hold[5]~20_combout ),
	.asdata(\CPU_inst|PC0|A[5]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MSC_inst|p1_reset~combout ),
	.sload(!\p_cache_inst|reset_active~q ),
	.ena(\p_cache_inst|CPU_address_hold[2]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_cache_inst|CPU_address_hold [5]),
	.prn(vcc));
// synopsys translate_off
defparam \p_cache_inst|CPU_address_hold[5] .is_wysiwyg = "true";
defparam \p_cache_inst|CPU_address_hold[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N8
cycloneive_lcell_comb \p_cache_inst|CPU_address_hold[6]~22 (
// Equation(s):
// \p_cache_inst|CPU_address_hold[6]~22_combout  = (\p_cache_inst|CPU_address_hold [6] & (\p_cache_inst|CPU_address_hold[5]~21  $ (GND))) # (!\p_cache_inst|CPU_address_hold [6] & (!\p_cache_inst|CPU_address_hold[5]~21  & VCC))
// \p_cache_inst|CPU_address_hold[6]~23  = CARRY((\p_cache_inst|CPU_address_hold [6] & !\p_cache_inst|CPU_address_hold[5]~21 ))

	.dataa(gnd),
	.datab(\p_cache_inst|CPU_address_hold [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p_cache_inst|CPU_address_hold[5]~21 ),
	.combout(\p_cache_inst|CPU_address_hold[6]~22_combout ),
	.cout(\p_cache_inst|CPU_address_hold[6]~23 ));
// synopsys translate_off
defparam \p_cache_inst|CPU_address_hold[6]~22 .lut_mask = 16'hC30C;
defparam \p_cache_inst|CPU_address_hold[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y10_N9
dffeas \p_cache_inst|CPU_address_hold[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\p_cache_inst|CPU_address_hold[6]~22_combout ),
	.asdata(\CPU_inst|PC0|A[6]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MSC_inst|p1_reset~combout ),
	.sload(!\p_cache_inst|reset_active~q ),
	.ena(\p_cache_inst|CPU_address_hold[2]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_cache_inst|CPU_address_hold [6]),
	.prn(vcc));
// synopsys translate_off
defparam \p_cache_inst|CPU_address_hold[6] .is_wysiwyg = "true";
defparam \p_cache_inst|CPU_address_hold[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N11
dffeas \p_cache_inst|CPU_address_hold[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\p_cache_inst|CPU_address_hold[7]~24_combout ),
	.asdata(\CPU_inst|PC0|A[7]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MSC_inst|p1_reset~combout ),
	.sload(!\p_cache_inst|reset_active~q ),
	.ena(\p_cache_inst|CPU_address_hold[2]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_cache_inst|CPU_address_hold [7]),
	.prn(vcc));
// synopsys translate_off
defparam \p_cache_inst|CPU_address_hold[7] .is_wysiwyg = "true";
defparam \p_cache_inst|CPU_address_hold[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N28
cycloneive_lcell_comb \p_cache_inst|reset_active~1 (
// Equation(s):
// \p_cache_inst|reset_active~1_combout  = (\p_cache_inst|CPU_address_hold [7] & (\p_cache_inst|CPU_address_hold [6] & (\p_cache_inst|CPU_address_hold [4] & \p_cache_inst|CPU_address_hold [5])))

	.dataa(\p_cache_inst|CPU_address_hold [7]),
	.datab(\p_cache_inst|CPU_address_hold [6]),
	.datac(\p_cache_inst|CPU_address_hold [4]),
	.datad(\p_cache_inst|CPU_address_hold [5]),
	.cin(gnd),
	.combout(\p_cache_inst|reset_active~1_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|reset_active~1 .lut_mask = 16'h8000;
defparam \p_cache_inst|reset_active~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N6
cycloneive_lcell_comb \p_cache_inst|reset_active~2 (
// Equation(s):
// \p_cache_inst|reset_active~2_combout  = (\p_cache_inst|reset_active~1_combout  & (\p_cache_inst|CPU_address_hold [2] & \p_cache_inst|CPU_address_hold [8]))

	.dataa(\p_cache_inst|reset_active~1_combout ),
	.datab(\p_cache_inst|CPU_address_hold [2]),
	.datac(\p_cache_inst|CPU_address_hold [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\p_cache_inst|reset_active~2_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|reset_active~2 .lut_mask = 16'h8080;
defparam \p_cache_inst|reset_active~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N16
cycloneive_lcell_comb \p_cache_inst|reset_active~0 (
// Equation(s):
// \p_cache_inst|reset_active~0_combout  = (\p_cache_inst|CPU_address_hold [3] & (\arbiter_inst|arbiter_p1_ready~q  & (\p_cache_inst|CPU_address_hold [10] & \p_cache_inst|CPU_address_hold [9])))

	.dataa(\p_cache_inst|CPU_address_hold [3]),
	.datab(\arbiter_inst|arbiter_p1_ready~q ),
	.datac(\p_cache_inst|CPU_address_hold [10]),
	.datad(\p_cache_inst|CPU_address_hold [9]),
	.cin(gnd),
	.combout(\p_cache_inst|reset_active~0_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|reset_active~0 .lut_mask = 16'h8000;
defparam \p_cache_inst|reset_active~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N28
cycloneive_lcell_comb \p_cache_inst|reset_active~3 (
// Equation(s):
// \p_cache_inst|reset_active~3_combout  = (\MSC_inst|p1_reset~combout ) # ((\p_cache_inst|reset_active~q  & ((!\p_cache_inst|reset_active~0_combout ) # (!\p_cache_inst|reset_active~2_combout ))))

	.dataa(\p_cache_inst|reset_active~2_combout ),
	.datab(\p_cache_inst|reset_active~0_combout ),
	.datac(\p_cache_inst|reset_active~q ),
	.datad(\MSC_inst|p1_reset~combout ),
	.cin(gnd),
	.combout(\p_cache_inst|reset_active~3_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|reset_active~3 .lut_mask = 16'hFF70;
defparam \p_cache_inst|reset_active~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N29
dffeas \p_cache_inst|reset_active (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\p_cache_inst|reset_active~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_cache_inst|reset_active~q ),
	.prn(vcc));
// synopsys translate_off
defparam \p_cache_inst|reset_active .is_wysiwyg = "true";
defparam \p_cache_inst|reset_active .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N30
cycloneive_lcell_comb \p_cache_inst|fetch_active~0 (
// Equation(s):
// \p_cache_inst|fetch_active~0_combout  = ((\p_cache_inst|fetch_active~q ) # (\p_cache_inst|reset_active~q )) # (!\p_cache_inst|Equal0~2_combout )

	.dataa(\p_cache_inst|Equal0~2_combout ),
	.datab(\p_cache_inst|fetch_active~q ),
	.datac(gnd),
	.datad(\p_cache_inst|reset_active~q ),
	.cin(gnd),
	.combout(\p_cache_inst|fetch_active~0_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|fetch_active~0 .lut_mask = 16'hFFDD;
defparam \p_cache_inst|fetch_active~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N8
cycloneive_lcell_comb \p_cache_inst|fetch_active~1 (
// Equation(s):
// \p_cache_inst|fetch_active~1_combout  = (\p_cache_inst|fetch_active~0_combout  & (!\arbiter_inst|arbiter_p1_ready~q  & !\MSC_inst|p1_reset~combout ))

	.dataa(\p_cache_inst|fetch_active~0_combout ),
	.datab(gnd),
	.datac(\arbiter_inst|arbiter_p1_ready~q ),
	.datad(\MSC_inst|p1_reset~combout ),
	.cin(gnd),
	.combout(\p_cache_inst|fetch_active~1_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|fetch_active~1 .lut_mask = 16'h000A;
defparam \p_cache_inst|fetch_active~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N9
dffeas \p_cache_inst|fetch_active (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\p_cache_inst|fetch_active~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_cache_inst|fetch_active~q ),
	.prn(vcc));
// synopsys translate_off
defparam \p_cache_inst|fetch_active .is_wysiwyg = "true";
defparam \p_cache_inst|fetch_active .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N30
cycloneive_lcell_comb \p_cache_inst|cache_address[2]~2 (
// Equation(s):
// \p_cache_inst|cache_address[2]~2_combout  = (\p_cache_inst|fetch_active~q  & ((\arbiter_inst|arbiter_p1_ready~q  & (\p_cache_inst|CPU_address_hold [4])) # (!\arbiter_inst|arbiter_p1_ready~q  & ((\CPU_inst|PC0|A[4]~5_combout ))))) # 
// (!\p_cache_inst|fetch_active~q  & (((\CPU_inst|PC0|A[4]~5_combout ))))

	.dataa(\p_cache_inst|fetch_active~q ),
	.datab(\arbiter_inst|arbiter_p1_ready~q ),
	.datac(\p_cache_inst|CPU_address_hold [4]),
	.datad(\CPU_inst|PC0|A[4]~5_combout ),
	.cin(gnd),
	.combout(\p_cache_inst|cache_address[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|cache_address[2]~2 .lut_mask = 16'hF780;
defparam \p_cache_inst|cache_address[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N10
cycloneive_lcell_comb \p_cache_inst|Mux12~0 (
// Equation(s):
// \p_cache_inst|Mux12~0_combout  = (\p_cache_inst|word_address [0] & ((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [19]) # ((\p_cache_inst|word_address [1])))) # (!\p_cache_inst|word_address [0] & (((!\p_cache_inst|word_address [1] & 
// \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [3]))))

	.dataa(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [19]),
	.datab(\p_cache_inst|word_address [0]),
	.datac(\p_cache_inst|word_address [1]),
	.datad(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\p_cache_inst|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Mux12~0 .lut_mask = 16'hCBC8;
defparam \p_cache_inst|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N20
cycloneive_lcell_comb \p_cache_inst|Mux12~1 (
// Equation(s):
// \p_cache_inst|Mux12~1_combout  = (\p_cache_inst|word_address [1] & ((\p_cache_inst|Mux12~0_combout  & (\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [51])) # (!\p_cache_inst|Mux12~0_combout  & 
// ((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [35]))))) # (!\p_cache_inst|word_address [1] & (((\p_cache_inst|Mux12~0_combout ))))

	.dataa(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [51]),
	.datab(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [35]),
	.datac(\p_cache_inst|word_address [1]),
	.datad(\p_cache_inst|Mux12~0_combout ),
	.cin(gnd),
	.combout(\p_cache_inst|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Mux12~1 .lut_mask = 16'hAFC0;
defparam \p_cache_inst|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N24
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_alternate~15 (
// Equation(s):
// \CPU_inst|decode_unit0|I_alternate~15_combout  = (!\CPU_inst|PC0|prev_branch_taken~q  & (!\CPU_inst|PC0|take_branch~3_combout  & (!\CPU_inst|RST~q  & \p_cache_inst|Mux12~1_combout )))

	.dataa(\CPU_inst|PC0|prev_branch_taken~q ),
	.datab(\CPU_inst|PC0|take_branch~3_combout ),
	.datac(\CPU_inst|RST~q ),
	.datad(\p_cache_inst|Mux12~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_alternate~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate~15 .lut_mask = 16'h0100;
defparam \CPU_inst|decode_unit0|I_alternate~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N25
dffeas \CPU_inst|decode_unit0|I_alternate[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_alternate~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|I_alternate[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_alternate [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate[3] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_alternate[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N26
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_reg~13 (
// Equation(s):
// \CPU_inst|decode_unit0|I_reg~13_combout  = (!\CPU_inst|decode_unit0|I_reg[11]~0_combout  & ((\CPU_inst|decode_unit0|prev_hazard~q  & ((\CPU_inst|decode_unit0|I_alternate [3]))) # (!\CPU_inst|decode_unit0|prev_hazard~q  & (\p_cache_inst|Mux12~1_combout 
// ))))

	.dataa(\CPU_inst|decode_unit0|I_reg[11]~0_combout ),
	.datab(\p_cache_inst|Mux12~1_combout ),
	.datac(\CPU_inst|decode_unit0|prev_hazard~q ),
	.datad(\CPU_inst|decode_unit0|I_alternate [3]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg~13 .lut_mask = 16'h5404;
defparam \CPU_inst|decode_unit0|I_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N27
dffeas \CPU_inst|decode_unit0|I_reg[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_reg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|rotate_source_reg~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg[3] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y17_N27
dffeas \CPU_inst|decode_unit0|PC_I_field_reg[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|decode_unit0|I_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|decode_unit0|PC_I_field_reg[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|PC_I_field_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|PC_I_field_reg[3] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|PC_I_field_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y17_N13
dffeas \CPU_inst|PC_I_field1[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|decode_unit0|PC_I_field_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC_I_field1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC_I_field1[3] .is_wysiwyg = "true";
defparam \CPU_inst|PC_I_field1[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N9
dffeas \CPU_inst|PC_I_field2[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC_I_field1 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC_I_field2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC_I_field2[3] .is_wysiwyg = "true";
defparam \CPU_inst|PC_I_field2[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y14_N29
dffeas \CPU_inst|PC0|A_next_I[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|PC_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_next_I [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_next_I[3] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_next_I[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N10
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I_alternate~9 (
// Equation(s):
// \CPU_inst|PC0|A_current_I_alternate~9_combout  = (\CPU_inst|PC0|prev_branch_taken~q  & (\CPU_inst|PC0|PC_reg [3])) # (!\CPU_inst|PC0|prev_branch_taken~q  & ((\CPU_inst|PC0|A_next_I [3])))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|prev_branch_taken~q ),
	.datac(\CPU_inst|PC0|PC_reg [3]),
	.datad(\CPU_inst|PC0|A_next_I [3]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I_alternate~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate~9 .lut_mask = 16'hF3C0;
defparam \CPU_inst|PC0|A_current_I_alternate~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N11
dffeas \CPU_inst|PC0|A_current_I_alternate[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I_alternate~9_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_current_I_alternate[15]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I_alternate [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate[3] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I_alternate[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N0
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I~6 (
// Equation(s):
// \CPU_inst|PC0|A_current_I~6_combout  = (\CPU_inst|PC0|prev_hazard~q  & (\CPU_inst|PC0|A_current_I_alternate [3])) # (!\CPU_inst|PC0|prev_hazard~q  & ((\CPU_inst|PC0|A_next_I [3])))

	.dataa(\CPU_inst|PC0|A_current_I_alternate [3]),
	.datab(\CPU_inst|PC0|prev_hazard~q ),
	.datac(gnd),
	.datad(\CPU_inst|PC0|A_next_I [3]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I~6 .lut_mask = 16'hBB88;
defparam \CPU_inst|PC0|A_current_I~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N1
dffeas \CPU_inst|PC0|A_current_I[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I~6_combout ),
	.asdata(\CPU_inst|PC0|PC_reg [3]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|prev_branch_taken~q ),
	.ena(\CPU_inst|PC0|A_pipe0[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I[3] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N8
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe0~8 (
// Equation(s):
// \CPU_inst|PC0|A_pipe0~8_combout  = (\CPU_inst|PC0|prev_branch_taken~q  & (\CPU_inst|PC0|PC_reg [3])) # (!\CPU_inst|PC0|prev_branch_taken~q  & ((\CPU_inst|PC0|A_current_I [3])))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|prev_branch_taken~q ),
	.datac(\CPU_inst|PC0|PC_reg [3]),
	.datad(\CPU_inst|PC0|A_current_I [3]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe0~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0~8 .lut_mask = 16'hF3C0;
defparam \CPU_inst|PC0|A_pipe0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N9
dffeas \CPU_inst|PC0|A_pipe0[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe0~8_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_pipe0[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0[3] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N12
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe1~3 (
// Equation(s):
// \CPU_inst|PC0|A_pipe1~3_combout  = (\CPU_inst|PC0|prev_branch_taken~q  & (\CPU_inst|PC0|PC_reg [3])) # (!\CPU_inst|PC0|prev_branch_taken~q  & ((\CPU_inst|PC0|A_pipe0 [3])))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|PC_reg [3]),
	.datac(\CPU_inst|PC0|prev_branch_taken~q ),
	.datad(\CPU_inst|PC0|A_pipe0 [3]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe1~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1~3 .lut_mask = 16'hCFC0;
defparam \CPU_inst|PC0|A_pipe1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N13
dffeas \CPU_inst|PC0|A_pipe1[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe1~3_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_pipe2[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1[3] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe1[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y14_N25
dffeas \CPU_inst|PC0|xec_return_addr[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_pipe1 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|XEC2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|xec_return_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|xec_return_addr[3] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|xec_return_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N24
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~36 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~36_combout  = (\CPU_inst|PC0|PC_reg[12]~22_combout  & (((\CPU_inst|PC0|PC_reg[12]~21_combout )))) # (!\CPU_inst|PC0|PC_reg[12]~22_combout  & ((\CPU_inst|PC0|PC_reg[12]~21_combout  & (\CPU_inst|PC0|Add1~6_combout )) # 
// (!\CPU_inst|PC0|PC_reg[12]~21_combout  & ((\CPU_inst|PC0|xec_return_addr [3])))))

	.dataa(\CPU_inst|PC0|PC_reg[12]~22_combout ),
	.datab(\CPU_inst|PC0|Add1~6_combout ),
	.datac(\CPU_inst|PC0|xec_return_addr [3]),
	.datad(\CPU_inst|PC0|PC_reg[12]~21_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~36_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~36 .lut_mask = 16'hEE50;
defparam \CPU_inst|PC0|PC_reg~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N8
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe2~9 (
// Equation(s):
// \CPU_inst|PC0|A_pipe2~9_combout  = (\CPU_inst|PC0|prev_branch_taken~q  & (\CPU_inst|PC0|PC_reg [3])) # (!\CPU_inst|PC0|prev_branch_taken~q  & ((\CPU_inst|PC0|A_pipe1 [3])))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|PC_reg [3]),
	.datac(\CPU_inst|PC0|prev_branch_taken~q ),
	.datad(\CPU_inst|PC0|A_pipe1 [3]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe2~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe2~9 .lut_mask = 16'hCFC0;
defparam \CPU_inst|PC0|A_pipe2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N9
dffeas \CPU_inst|PC0|A_pipe2[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe2~9_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_pipe2[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe2[3] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N30
cycloneive_lcell_comb \CPU_inst|PC0|stack_in[3]~3 (
// Equation(s):
// \CPU_inst|PC0|stack_in[3]~3_combout  = (\CPU_inst|interrupt~q  & (\CPU_inst|PC0|A_pipe2 [3])) # (!\CPU_inst|interrupt~q  & ((\CPU_inst|PC0|A_pipe1 [3])))

	.dataa(gnd),
	.datab(\CPU_inst|interrupt~q ),
	.datac(\CPU_inst|PC0|A_pipe2 [3]),
	.datad(\CPU_inst|PC0|A_pipe1 [3]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|stack_in[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|stack_in[3]~3 .lut_mask = 16'hF3C0;
defparam \CPU_inst|PC0|stack_in[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N31
dffeas \CPU_inst|PC0|cstack0|input_buf[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|stack_in[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|input_buf [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|input_buf[3] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|input_buf[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y7_N29
dffeas \CPU_inst|PC0|cstack0|stack_mem~35 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~435_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~35 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~35 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y8_N19
dffeas \CPU_inst|PC0|cstack0|stack_mem~51 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~51 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~51 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N28
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~286 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~286_combout  = (\CPU_inst|PC0|cstack0|address [3] & (\CPU_inst|PC0|cstack0|address [0])) # (!\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~51_q ))) # 
// (!\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|stack_mem~35_q ))))

	.dataa(\CPU_inst|PC0|cstack0|address [3]),
	.datab(\CPU_inst|PC0|cstack0|address [0]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~35_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~51_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~286_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~286 .lut_mask = 16'hDC98;
defparam \CPU_inst|PC0|cstack0|stack_mem~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y6_N11
dffeas \CPU_inst|PC0|cstack0|stack_mem~163 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~417_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~163_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~163 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~163 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N22
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~179feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~179feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [3]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~179feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~179feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~179feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y6_N23
dffeas \CPU_inst|PC0|cstack0|stack_mem~179 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~179feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~441_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~179_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~179 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~179 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N10
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~287 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~287_combout  = (\CPU_inst|PC0|cstack0|stack_mem~286_combout  & (((\CPU_inst|PC0|cstack0|stack_mem~179_q )) # (!\CPU_inst|PC0|cstack0|address [3]))) # (!\CPU_inst|PC0|cstack0|stack_mem~286_combout  & 
// (\CPU_inst|PC0|cstack0|address [3] & (\CPU_inst|PC0|cstack0|stack_mem~163_q )))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~286_combout ),
	.datab(\CPU_inst|PC0|cstack0|address [3]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~163_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~179_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~287_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~287 .lut_mask = 16'hEA62;
defparam \CPU_inst|PC0|cstack0|stack_mem~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N26
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~83feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~83feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [3]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~83feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~83feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~83feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y5_N27
dffeas \CPU_inst|PC0|cstack0|stack_mem~83 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~83feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~83 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~83 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y7_N23
dffeas \CPU_inst|PC0|cstack0|stack_mem~211 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~443_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~211_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~211 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~211 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y7_N13
dffeas \CPU_inst|PC0|cstack0|stack_mem~195 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~419_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~195_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~195 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~195 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y7_N21
dffeas \CPU_inst|PC0|cstack0|stack_mem~67 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~433_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~67 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~67 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N20
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~288 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~288_combout  = (\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|stack_mem~195_q ) # ((\CPU_inst|PC0|cstack0|address [0])))) # (!\CPU_inst|PC0|cstack0|address [3] & (((\CPU_inst|PC0|cstack0|stack_mem~67_q  & 
// !\CPU_inst|PC0|cstack0|address [0]))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~195_q ),
	.datab(\CPU_inst|PC0|cstack0|address [3]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~67_q ),
	.datad(\CPU_inst|PC0|cstack0|address [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~288_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~288 .lut_mask = 16'hCCB8;
defparam \CPU_inst|PC0|cstack0|stack_mem~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N22
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~289 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~289_combout  = (\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~288_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~211_q ))) # (!\CPU_inst|PC0|cstack0|stack_mem~288_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~83_q )))) # (!\CPU_inst|PC0|cstack0|address [0] & (((\CPU_inst|PC0|cstack0|stack_mem~288_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|address [0]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~83_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~211_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~288_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~289_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~289 .lut_mask = 16'hF588;
defparam \CPU_inst|PC0|cstack0|stack_mem~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y6_N25
dffeas \CPU_inst|PC0|cstack0|stack_mem~131 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~421_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~131_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~131 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~131 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y7_N15
dffeas \CPU_inst|PC0|cstack0|stack_mem~3 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~437_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~3 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~3 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y5_N1
dffeas \CPU_inst|PC0|cstack0|stack_mem~19 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~429_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~19 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N14
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~290 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~290_combout  = (\CPU_inst|PC0|cstack0|address [3] & (\CPU_inst|PC0|cstack0|address [0])) # (!\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~19_q ))) # 
// (!\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|stack_mem~3_q ))))

	.dataa(\CPU_inst|PC0|cstack0|address [3]),
	.datab(\CPU_inst|PC0|cstack0|address [0]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~3_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~19_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~290_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~290 .lut_mask = 16'hDC98;
defparam \CPU_inst|PC0|cstack0|stack_mem~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y5_N27
dffeas \CPU_inst|PC0|cstack0|stack_mem~147 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~445_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~147_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~147 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~147 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N26
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~291 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~291_combout  = (\CPU_inst|PC0|cstack0|stack_mem~290_combout  & (((\CPU_inst|PC0|cstack0|stack_mem~147_q ) # (!\CPU_inst|PC0|cstack0|address [3])))) # (!\CPU_inst|PC0|cstack0|stack_mem~290_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~131_q  & ((\CPU_inst|PC0|cstack0|address [3]))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~131_q ),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~290_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~147_q ),
	.datad(\CPU_inst|PC0|cstack0|address [3]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~291_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~291 .lut_mask = 16'hE2CC;
defparam \CPU_inst|PC0|cstack0|stack_mem~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N12
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~292 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~292_combout  = (\CPU_inst|PC0|cstack0|address [1] & (((\CPU_inst|PC0|cstack0|address [2])))) # (!\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|address [2] & (\CPU_inst|PC0|cstack0|stack_mem~289_combout )) # 
// (!\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|stack_mem~291_combout )))))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~289_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~291_combout ),
	.datad(\CPU_inst|PC0|cstack0|address [2]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~292_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~292 .lut_mask = 16'hEE50;
defparam \CPU_inst|PC0|cstack0|stack_mem~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y6_N19
dffeas \CPU_inst|PC0|cstack0|stack_mem~227 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~227_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~227 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~227 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y7_N23
dffeas \CPU_inst|PC0|cstack0|stack_mem~99 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~439_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~99 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~99 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N22
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~293 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~293_combout  = (\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|stack_mem~227_q ) # ((\CPU_inst|PC0|cstack0|address [0])))) # (!\CPU_inst|PC0|cstack0|address [3] & (((\CPU_inst|PC0|cstack0|stack_mem~99_q  & 
// !\CPU_inst|PC0|cstack0|address [0]))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~227_q ),
	.datab(\CPU_inst|PC0|cstack0|address [3]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~99_q ),
	.datad(\CPU_inst|PC0|cstack0|address [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~293_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~293 .lut_mask = 16'hCCB8;
defparam \CPU_inst|PC0|cstack0|stack_mem~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y5_N3
dffeas \CPU_inst|PC0|cstack0|stack_mem~243 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~447_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~243_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~243 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~243 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N12
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~115feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~115feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [3]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~115feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~115feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~115feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y5_N13
dffeas \CPU_inst|PC0|cstack0|stack_mem~115 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~115feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~431_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~115 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~115 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N2
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~294 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~294_combout  = (\CPU_inst|PC0|cstack0|stack_mem~293_combout  & (((\CPU_inst|PC0|cstack0|stack_mem~243_q )) # (!\CPU_inst|PC0|cstack0|address [0]))) # (!\CPU_inst|PC0|cstack0|stack_mem~293_combout  & 
// (\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~115_q ))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~293_combout ),
	.datab(\CPU_inst|PC0|cstack0|address [0]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~243_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~115_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~294_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~294 .lut_mask = 16'hE6A2;
defparam \CPU_inst|PC0|cstack0|stack_mem~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N16
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~295 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~295_combout  = (\CPU_inst|PC0|cstack0|stack_mem~292_combout  & (((\CPU_inst|PC0|cstack0|stack_mem~294_combout ) # (!\CPU_inst|PC0|cstack0|address [1])))) # (!\CPU_inst|PC0|cstack0|stack_mem~292_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~287_combout  & ((\CPU_inst|PC0|cstack0|address [1]))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~287_combout ),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~292_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~294_combout ),
	.datad(\CPU_inst|PC0|cstack0|address [1]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~295_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~295 .lut_mask = 16'hE2CC;
defparam \CPU_inst|PC0|cstack0|stack_mem~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y6_N17
dffeas \CPU_inst|PC0|cstack0|output_buf[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~295_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|output_buf [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|output_buf[3] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|output_buf[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N22
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~37 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~37_combout  = (\CPU_inst|PC0|PC_reg~36_combout  & ((\CPU_inst|PC0|cstack0|output_buf [3]) # ((!\CPU_inst|PC0|PC_reg[12]~22_combout )))) # (!\CPU_inst|PC0|PC_reg~36_combout  & (((\CPU_inst|PC0|PC_reg[12]~22_combout  & 
// \CPU_inst|decode_unit0|PC_I_field_reg [3]))))

	.dataa(\CPU_inst|PC0|PC_reg~36_combout ),
	.datab(\CPU_inst|PC0|cstack0|output_buf [3]),
	.datac(\CPU_inst|PC0|PC_reg[12]~22_combout ),
	.datad(\CPU_inst|decode_unit0|PC_I_field_reg [3]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~37_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~37 .lut_mask = 16'hDA8A;
defparam \CPU_inst|PC0|PC_reg~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N27
dffeas \CPU_inst|PC0|A_miss_next[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|PC_reg [3]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\CPU_inst|PC0|p_miss~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_miss_next [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss_next[3] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_miss_next[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N26
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~38 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~38_combout  = (\CPU_inst|PC0|stack_pop~2_combout  & ((\CPU_inst|PC0|PC_reg[12]~19_combout  & ((\CPU_inst|PC0|A_miss_next [3]))) # (!\CPU_inst|PC0|PC_reg[12]~19_combout  & (\CPU_inst|PC0|PC_reg~37_combout ))))

	.dataa(\CPU_inst|PC0|stack_pop~2_combout ),
	.datab(\CPU_inst|PC0|PC_reg~37_combout ),
	.datac(\CPU_inst|PC0|A_miss_next [3]),
	.datad(\CPU_inst|PC0|PC_reg[12]~19_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~38_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~38 .lut_mask = 16'hA088;
defparam \CPU_inst|PC0|PC_reg~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N26
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~39 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~39_combout  = (\CPU_inst|PC0|PC_reg~38_combout ) # ((\CPU_inst|PC0|always2~1_combout  & \CPU_inst|PC0|adder_out[3]~10_combout ))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|always2~1_combout ),
	.datac(\CPU_inst|PC0|adder_out[3]~10_combout ),
	.datad(\CPU_inst|PC0|PC_reg~38_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~39_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~39 .lut_mask = 16'hFFC0;
defparam \CPU_inst|PC0|PC_reg~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N27
dffeas \CPU_inst|PC0|PC_reg[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|PC_reg~39_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|always2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|PC_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg[3] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|PC_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y14_N11
dffeas \CPU_inst|PC0|A_miss[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_miss_next [3]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\CPU_inst|PC0|p_miss~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_miss [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss[3] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_miss[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N10
cycloneive_lcell_comb \CPU_inst|PC0|A[3]~3 (
// Equation(s):
// \CPU_inst|PC0|A[3]~3_combout  = (\CPU_inst|PC0|p_miss~q  & ((\CPU_inst|PC0|A_miss [3]))) # (!\CPU_inst|PC0|p_miss~q  & (\CPU_inst|PC0|PC_reg [3]))

	.dataa(\CPU_inst|PC0|PC_reg [3]),
	.datab(\CPU_inst|PC0|p_miss~q ),
	.datac(\CPU_inst|PC0|A_miss [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A[3]~3 .lut_mask = 16'hE2E2;
defparam \CPU_inst|PC0|A[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N2
cycloneive_lcell_comb \p_cache_inst|cache_address[1]~1 (
// Equation(s):
// \p_cache_inst|cache_address[1]~1_combout  = (\p_cache_inst|fetch_active~q  & ((\arbiter_inst|arbiter_p1_ready~q  & ((\p_cache_inst|CPU_address_hold [3]))) # (!\arbiter_inst|arbiter_p1_ready~q  & (\CPU_inst|PC0|A[3]~3_combout )))) # 
// (!\p_cache_inst|fetch_active~q  & (\CPU_inst|PC0|A[3]~3_combout ))

	.dataa(\CPU_inst|PC0|A[3]~3_combout ),
	.datab(\p_cache_inst|fetch_active~q ),
	.datac(\arbiter_inst|arbiter_p1_ready~q ),
	.datad(\p_cache_inst|CPU_address_hold [3]),
	.cin(gnd),
	.combout(\p_cache_inst|cache_address[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|cache_address[1]~1 .lut_mask = 16'hEA2A;
defparam \p_cache_inst|cache_address[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N10
cycloneive_lcell_comb \p_cache_inst|Mux1~0 (
// Equation(s):
// \p_cache_inst|Mux1~0_combout  = (\p_cache_inst|word_address [0] & (((\p_cache_inst|word_address [1])))) # (!\p_cache_inst|word_address [0] & ((\p_cache_inst|word_address [1] & (\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [46])) # 
// (!\p_cache_inst|word_address [1] & ((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [14])))))

	.dataa(\p_cache_inst|word_address [0]),
	.datab(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [46]),
	.datac(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [14]),
	.datad(\p_cache_inst|word_address [1]),
	.cin(gnd),
	.combout(\p_cache_inst|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Mux1~0 .lut_mask = 16'hEE50;
defparam \p_cache_inst|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N4
cycloneive_lcell_comb \p_cache_inst|Mux1~1 (
// Equation(s):
// \p_cache_inst|Mux1~1_combout  = (\p_cache_inst|Mux1~0_combout  & (((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [62]) # (!\p_cache_inst|word_address [0])))) # (!\p_cache_inst|Mux1~0_combout  & 
// (\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [30] & ((\p_cache_inst|word_address [0]))))

	.dataa(\p_cache_inst|Mux1~0_combout ),
	.datab(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [30]),
	.datac(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [62]),
	.datad(\p_cache_inst|word_address [0]),
	.cin(gnd),
	.combout(\p_cache_inst|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Mux1~1 .lut_mask = 16'hE4AA;
defparam \p_cache_inst|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N16
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_alternate~16 (
// Equation(s):
// \CPU_inst|decode_unit0|I_alternate~16_combout  = (!\CPU_inst|PC0|prev_branch_taken~q  & (!\CPU_inst|RST~q  & (\p_cache_inst|Mux1~1_combout  & !\CPU_inst|PC0|take_branch~3_combout )))

	.dataa(\CPU_inst|PC0|prev_branch_taken~q ),
	.datab(\CPU_inst|RST~q ),
	.datac(\p_cache_inst|Mux1~1_combout ),
	.datad(\CPU_inst|PC0|take_branch~3_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_alternate~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate~16 .lut_mask = 16'h0010;
defparam \CPU_inst|decode_unit0|I_alternate~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N17
dffeas \CPU_inst|decode_unit0|I_alternate[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_alternate~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|I_alternate[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_alternate [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate[14] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_alternate[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N14
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_reg~14 (
// Equation(s):
// \CPU_inst|decode_unit0|I_reg~14_combout  = (\CPU_inst|PC0|decoder_rst~0_combout  & ((\CPU_inst|decode_unit0|prev_hazard~q  & (\CPU_inst|decode_unit0|I_alternate [14])) # (!\CPU_inst|decode_unit0|prev_hazard~q  & ((\p_cache_inst|Mux1~1_combout )))))

	.dataa(\CPU_inst|decode_unit0|prev_hazard~q ),
	.datab(\CPU_inst|decode_unit0|I_alternate [14]),
	.datac(\p_cache_inst|Mux1~1_combout ),
	.datad(\CPU_inst|PC0|decoder_rst~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg~14 .lut_mask = 16'hD800;
defparam \CPU_inst|decode_unit0|I_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N8
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_reg~15 (
// Equation(s):
// \CPU_inst|decode_unit0|I_reg~15_combout  = (!\CPU_inst|PC0|take_branch~3_combout  & (\CPU_inst|decode_unit0|I_reg~14_combout  & ((\CPU_inst|decode_unit0|prev_hazard~q ) # (!\p_cache_inst|p_cache_miss~combout ))))

	.dataa(\p_cache_inst|p_cache_miss~combout ),
	.datab(\CPU_inst|PC0|take_branch~3_combout ),
	.datac(\CPU_inst|decode_unit0|I_reg~14_combout ),
	.datad(\CPU_inst|decode_unit0|prev_hazard~q ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg~15 .lut_mask = 16'h3010;
defparam \CPU_inst|decode_unit0|I_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y18_N9
dffeas \CPU_inst|decode_unit0|I_reg[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_reg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|rotate_source_reg~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg[14] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N28
cycloneive_lcell_comb \CPU_inst|decode_unit0|src_raddr_reg~0 (
// Equation(s):
// \CPU_inst|decode_unit0|src_raddr_reg~0_combout  = (!\CPU_inst|decode_unit0|I_reg [14] & \CPU_inst|decode_unit0|I_reg [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|decode_unit0|I_reg [14]),
	.datad(\CPU_inst|decode_unit0|I_reg [13]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|src_raddr_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|src_raddr_reg~0 .lut_mask = 16'h0F00;
defparam \CPU_inst|decode_unit0|src_raddr_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N16
cycloneive_lcell_comb \CPU_inst|decode_unit0|RET~0 (
// Equation(s):
// \CPU_inst|decode_unit0|RET~0_combout  = (\CPU_inst|PC0|prev_branch_taken~q ) # (((\CPU_inst|RST~q ) # (!\CPU_inst|decode_unit0|CALL~0_combout )) # (!\CPU_inst|decode_unit0|I_reg [15]))

	.dataa(\CPU_inst|PC0|prev_branch_taken~q ),
	.datab(\CPU_inst|decode_unit0|I_reg [15]),
	.datac(\CPU_inst|RST~q ),
	.datad(\CPU_inst|decode_unit0|CALL~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|RET~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|RET~0 .lut_mask = 16'hFBFF;
defparam \CPU_inst|decode_unit0|RET~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N24
cycloneive_lcell_comb \CPU_inst|decode_unit0|RET~1 (
// Equation(s):
// \CPU_inst|decode_unit0|RET~1_combout  = (\CPU_inst|decode_unit0|src_raddr_reg~0_combout  & (!\CPU_inst|decode_unit0|RET~0_combout  & (!\CPU_inst|PC0|take_branch~3_combout  & \CPU_inst|decode_unit0|I_reg [11])))

	.dataa(\CPU_inst|decode_unit0|src_raddr_reg~0_combout ),
	.datab(\CPU_inst|decode_unit0|RET~0_combout ),
	.datac(\CPU_inst|PC0|take_branch~3_combout ),
	.datad(\CPU_inst|decode_unit0|I_reg [11]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|RET~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|RET~1 .lut_mask = 16'h0200;
defparam \CPU_inst|decode_unit0|RET~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y18_N25
dffeas \CPU_inst|decode_unit0|RET (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|RET~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|rotate_source_reg~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|RET~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|RET .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|RET .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N14
cycloneive_lcell_comb \CPU_inst|PC0|always2~0 (
// Equation(s):
// \CPU_inst|PC0|always2~0_combout  = (\CPU_inst|interrupt~q ) # ((\CPU_inst|decode_unit0|RET~q  & (!\CPU_inst|NZT1~q  & !\CPU_inst|XEC1~q )))

	.dataa(\CPU_inst|interrupt~q ),
	.datab(\CPU_inst|decode_unit0|RET~q ),
	.datac(\CPU_inst|NZT1~q ),
	.datad(\CPU_inst|XEC1~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|always2~0 .lut_mask = 16'hAAAE;
defparam \CPU_inst|PC0|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N0
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg[2]~94 (
// Equation(s):
// \CPU_inst|PC0|PC_reg[2]~94_combout  = (!\CPU_inst|PC0|always2~0_combout  & (!\CPU_inst|PC0|prev_XEC~q  & !\CPU_inst|decode_unit0|JMP~q ))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|always2~0_combout ),
	.datac(\CPU_inst|PC0|prev_XEC~q ),
	.datad(\CPU_inst|decode_unit0|JMP~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg[2]~94_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg[2]~94 .lut_mask = 16'h0003;
defparam \CPU_inst|PC0|PC_reg[2]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N10
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg[2]~78 (
// Equation(s):
// \CPU_inst|PC0|PC_reg[2]~78_combout  = (\CPU_inst|PC0|p_miss~q  & (\CPU_inst|PC0|PC_reg[2]~94_combout  & !\CPU_inst|PC0|prev_p_miss~q ))

	.dataa(\CPU_inst|PC0|p_miss~q ),
	.datab(gnd),
	.datac(\CPU_inst|PC0|PC_reg[2]~94_combout ),
	.datad(\CPU_inst|PC0|prev_p_miss~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg[2]~78_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg[2]~78 .lut_mask = 16'h00A0;
defparam \CPU_inst|PC0|PC_reg[2]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N12
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg[2]~79 (
// Equation(s):
// \CPU_inst|PC0|PC_reg[2]~79_combout  = (\CPU_inst|PC0|PC_reg[2]~78_combout ) # ((!\CPU_inst|interrupt~q  & ((\CPU_inst|CALL2~q ) # (!\CPU_inst|PC0|stack_pop~3_combout ))))

	.dataa(\CPU_inst|interrupt~q ),
	.datab(\CPU_inst|CALL2~q ),
	.datac(\CPU_inst|PC0|stack_pop~3_combout ),
	.datad(\CPU_inst|PC0|PC_reg[2]~78_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg[2]~79_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg[2]~79 .lut_mask = 16'hFF45;
defparam \CPU_inst|PC0|PC_reg[2]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N8
cycloneive_lcell_comb \intcon_inst|int_addr[2]~feeder (
// Equation(s):
// \intcon_inst|int_addr[2]~feeder_combout  = \intcon_inst|WideOr1~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\intcon_inst|WideOr1~2_combout ),
	.cin(gnd),
	.combout(\intcon_inst|int_addr[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|int_addr[2]~feeder .lut_mask = 16'hFF00;
defparam \intcon_inst|int_addr[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N9
dffeas \intcon_inst|int_addr[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\intcon_inst|int_addr[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|int_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|int_addr[2] .is_wysiwyg = "true";
defparam \intcon_inst|int_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N10
cycloneive_lcell_comb \CPU_inst|PC0|A_next_I[2]~feeder (
// Equation(s):
// \CPU_inst|PC0|A_next_I[2]~feeder_combout  = \CPU_inst|PC0|PC_reg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|PC_reg [2]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_next_I[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_next_I[2]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|A_next_I[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N11
dffeas \CPU_inst|PC0|A_next_I[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_next_I[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_next_I [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_next_I[2] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_next_I[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N26
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I_alternate~16 (
// Equation(s):
// \CPU_inst|PC0|A_current_I_alternate~16_combout  = (\CPU_inst|PC0|prev_branch_taken~q  & (\CPU_inst|PC0|PC_reg [2])) # (!\CPU_inst|PC0|prev_branch_taken~q  & ((\CPU_inst|PC0|A_next_I [2])))

	.dataa(\CPU_inst|PC0|prev_branch_taken~q ),
	.datab(gnd),
	.datac(\CPU_inst|PC0|PC_reg [2]),
	.datad(\CPU_inst|PC0|A_next_I [2]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I_alternate~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate~16 .lut_mask = 16'hF5A0;
defparam \CPU_inst|PC0|A_current_I_alternate~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N27
dffeas \CPU_inst|PC0|A_current_I_alternate[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I_alternate~16_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_current_I_alternate[15]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I_alternate [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate[2] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I_alternate[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N14
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I~13 (
// Equation(s):
// \CPU_inst|PC0|A_current_I~13_combout  = (\CPU_inst|PC0|prev_hazard~q  & ((\CPU_inst|PC0|A_current_I_alternate [2]))) # (!\CPU_inst|PC0|prev_hazard~q  & (\CPU_inst|PC0|A_next_I [2]))

	.dataa(\CPU_inst|PC0|prev_hazard~q ),
	.datab(\CPU_inst|PC0|A_next_I [2]),
	.datac(gnd),
	.datad(\CPU_inst|PC0|A_current_I_alternate [2]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I~13 .lut_mask = 16'hEE44;
defparam \CPU_inst|PC0|A_current_I~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N15
dffeas \CPU_inst|PC0|A_current_I[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I~13_combout ),
	.asdata(\CPU_inst|PC0|PC_reg [2]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|prev_branch_taken~q ),
	.ena(\CPU_inst|PC0|A_pipe0[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I[2] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N18
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe0~15 (
// Equation(s):
// \CPU_inst|PC0|A_pipe0~15_combout  = (\CPU_inst|PC0|prev_branch_taken~q  & (\CPU_inst|PC0|PC_reg [2])) # (!\CPU_inst|PC0|prev_branch_taken~q  & ((\CPU_inst|PC0|A_current_I [2])))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|PC_reg [2]),
	.datac(\CPU_inst|PC0|A_current_I [2]),
	.datad(\CPU_inst|PC0|prev_branch_taken~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe0~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0~15 .lut_mask = 16'hCCF0;
defparam \CPU_inst|PC0|A_pipe0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N19
dffeas \CPU_inst|PC0|A_pipe0[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe0~15_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_pipe0[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0[2] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe0[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N12
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe1~13 (
// Equation(s):
// \CPU_inst|PC0|A_pipe1~13_combout  = (\CPU_inst|PC0|prev_branch_taken~q  & (\CPU_inst|PC0|PC_reg [2])) # (!\CPU_inst|PC0|prev_branch_taken~q  & ((\CPU_inst|PC0|A_pipe0 [2])))

	.dataa(\CPU_inst|PC0|PC_reg [2]),
	.datab(gnd),
	.datac(\CPU_inst|PC0|A_pipe0 [2]),
	.datad(\CPU_inst|PC0|prev_branch_taken~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe1~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1~13 .lut_mask = 16'hAAF0;
defparam \CPU_inst|PC0|A_pipe1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N13
dffeas \CPU_inst|PC0|A_pipe1[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe1~13_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_pipe2[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1[2] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N4
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe2~14 (
// Equation(s):
// \CPU_inst|PC0|A_pipe2~14_combout  = (\CPU_inst|PC0|prev_branch_taken~q  & (\CPU_inst|PC0|PC_reg [2])) # (!\CPU_inst|PC0|prev_branch_taken~q  & ((\CPU_inst|PC0|A_pipe1 [2])))

	.dataa(\CPU_inst|PC0|PC_reg [2]),
	.datab(\CPU_inst|PC0|prev_branch_taken~q ),
	.datac(gnd),
	.datad(\CPU_inst|PC0|A_pipe1 [2]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe2~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe2~14 .lut_mask = 16'hBB88;
defparam \CPU_inst|PC0|A_pipe2~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N5
dffeas \CPU_inst|PC0|A_pipe2[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe2~14_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_pipe2[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe2[2] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N20
cycloneive_lcell_comb \CPU_inst|PC0|stack_in[2]~13 (
// Equation(s):
// \CPU_inst|PC0|stack_in[2]~13_combout  = (\CPU_inst|interrupt~q  & (\CPU_inst|PC0|A_pipe2 [2])) # (!\CPU_inst|interrupt~q  & ((\CPU_inst|PC0|A_pipe1 [2])))

	.dataa(\CPU_inst|interrupt~q ),
	.datab(gnd),
	.datac(\CPU_inst|PC0|A_pipe2 [2]),
	.datad(\CPU_inst|PC0|A_pipe1 [2]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|stack_in[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|stack_in[2]~13 .lut_mask = 16'hF5A0;
defparam \CPU_inst|PC0|stack_in[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N21
dffeas \CPU_inst|PC0|cstack0|input_buf[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|stack_in[2]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|input_buf [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|input_buf[2] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|input_buf[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N2
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~162feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~162feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [2]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~162feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~162feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~162feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y6_N3
dffeas \CPU_inst|PC0|cstack0|stack_mem~162 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~162feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~417_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~162_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~162 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~162 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y6_N15
dffeas \CPU_inst|PC0|cstack0|stack_mem~34 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~435_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~34 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N14
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~386 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~386_combout  = (\CPU_inst|PC0|cstack0|address [0] & (((\CPU_inst|PC0|cstack0|address [3])))) # (!\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|address [3] & (\CPU_inst|PC0|cstack0|stack_mem~162_q )) # 
// (!\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|stack_mem~34_q )))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~162_q ),
	.datab(\CPU_inst|PC0|cstack0|address [0]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~34_q ),
	.datad(\CPU_inst|PC0|cstack0|address [3]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~386_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~386 .lut_mask = 16'hEE30;
defparam \CPU_inst|PC0|cstack0|stack_mem~386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y6_N17
dffeas \CPU_inst|PC0|cstack0|stack_mem~178 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~441_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~178_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~178 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~178 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y9_N15
dffeas \CPU_inst|PC0|cstack0|stack_mem~50 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~50 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~50 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N14
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~387 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~387_combout  = (\CPU_inst|PC0|cstack0|stack_mem~386_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~178_q ) # ((!\CPU_inst|PC0|cstack0|address [0])))) # (!\CPU_inst|PC0|cstack0|stack_mem~386_combout  & 
// (((\CPU_inst|PC0|cstack0|stack_mem~50_q  & \CPU_inst|PC0|cstack0|address [0]))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~386_combout ),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~178_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~50_q ),
	.datad(\CPU_inst|PC0|cstack0|address [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~387_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~387 .lut_mask = 16'hD8AA;
defparam \CPU_inst|PC0|cstack0|stack_mem~387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y7_N1
dffeas \CPU_inst|PC0|cstack0|stack_mem~194 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~419_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~194_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~194 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~194 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y7_N11
dffeas \CPU_inst|PC0|cstack0|stack_mem~210 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~443_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~210_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~210 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~210 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y8_N29
dffeas \CPU_inst|PC0|cstack0|stack_mem~82 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~82 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~82 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y7_N25
dffeas \CPU_inst|PC0|cstack0|stack_mem~66 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~433_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~66 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~66 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N24
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~388 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~388_combout  = (\CPU_inst|PC0|cstack0|address [3] & (((\CPU_inst|PC0|cstack0|address [0])))) # (!\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|stack_mem~82_q )) # 
// (!\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~66_q )))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~82_q ),
	.datab(\CPU_inst|PC0|cstack0|address [3]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~66_q ),
	.datad(\CPU_inst|PC0|cstack0|address [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~388_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~388 .lut_mask = 16'hEE30;
defparam \CPU_inst|PC0|cstack0|stack_mem~388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N10
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~389 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~389_combout  = (\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|stack_mem~388_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~210_q ))) # (!\CPU_inst|PC0|cstack0|stack_mem~388_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~194_q )))) # (!\CPU_inst|PC0|cstack0|address [3] & (((\CPU_inst|PC0|cstack0|stack_mem~388_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|address [3]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~194_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~210_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~388_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~389_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~389 .lut_mask = 16'hF588;
defparam \CPU_inst|PC0|cstack0|stack_mem~389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N26
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~130feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~130feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [2]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~130feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~130feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~130feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y5_N27
dffeas \CPU_inst|PC0|cstack0|stack_mem~130 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~130feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~421_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~130_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~130 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~130 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y5_N21
dffeas \CPU_inst|PC0|cstack0|stack_mem~2 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~437_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~2 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N20
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~390 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~390_combout  = (\CPU_inst|PC0|cstack0|address [0] & (((\CPU_inst|PC0|cstack0|address [3])))) # (!\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|address [3] & (\CPU_inst|PC0|cstack0|stack_mem~130_q )) # 
// (!\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|stack_mem~2_q )))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~130_q ),
	.datab(\CPU_inst|PC0|cstack0|address [0]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~2_q ),
	.datad(\CPU_inst|PC0|cstack0|address [3]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~390_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~390 .lut_mask = 16'hEE30;
defparam \CPU_inst|PC0|cstack0|stack_mem~390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y8_N17
dffeas \CPU_inst|PC0|cstack0|stack_mem~18 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~429_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~18 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~18 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y8_N27
dffeas \CPU_inst|PC0|cstack0|stack_mem~146 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~445_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~146_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~146 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~146 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N26
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~391 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~391_combout  = (\CPU_inst|PC0|cstack0|stack_mem~390_combout  & (((\CPU_inst|PC0|cstack0|stack_mem~146_q ) # (!\CPU_inst|PC0|cstack0|address [0])))) # (!\CPU_inst|PC0|cstack0|stack_mem~390_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~18_q  & ((\CPU_inst|PC0|cstack0|address [0]))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~390_combout ),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~18_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~146_q ),
	.datad(\CPU_inst|PC0|cstack0|address [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~391_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~391 .lut_mask = 16'hE4AA;
defparam \CPU_inst|PC0|cstack0|stack_mem~391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N20
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~392 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~392_combout  = (\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|stack_mem~389_combout ) # ((\CPU_inst|PC0|cstack0|address [1])))) # (!\CPU_inst|PC0|cstack0|address [2] & 
// (((\CPU_inst|PC0|cstack0|stack_mem~391_combout  & !\CPU_inst|PC0|cstack0|address [1]))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~389_combout ),
	.datab(\CPU_inst|PC0|cstack0|address [2]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~391_combout ),
	.datad(\CPU_inst|PC0|cstack0|address [1]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~392_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~392 .lut_mask = 16'hCCB8;
defparam \CPU_inst|PC0|cstack0|stack_mem~392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N12
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~114feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~114feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [2]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~114feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~114feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~114feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y8_N13
dffeas \CPU_inst|PC0|cstack0|stack_mem~114 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~114feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~431_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~114 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~114 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y7_N3
dffeas \CPU_inst|PC0|cstack0|stack_mem~98 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~439_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~98 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~98 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N2
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~393 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~393_combout  = (\CPU_inst|PC0|cstack0|address [3] & (((\CPU_inst|PC0|cstack0|address [0])))) # (!\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|stack_mem~114_q )) # 
// (!\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~98_q )))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~114_q ),
	.datab(\CPU_inst|PC0|cstack0|address [3]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~98_q ),
	.datad(\CPU_inst|PC0|cstack0|address [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~393_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~393 .lut_mask = 16'hEE30;
defparam \CPU_inst|PC0|cstack0|stack_mem~393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y8_N23
dffeas \CPU_inst|PC0|cstack0|stack_mem~226 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~226_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~226 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~226 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y10_N25
dffeas \CPU_inst|PC0|cstack0|stack_mem~242 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~447_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~242_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~242 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~242 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N24
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~394 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~394_combout  = (\CPU_inst|PC0|cstack0|stack_mem~393_combout  & (((\CPU_inst|PC0|cstack0|stack_mem~242_q ) # (!\CPU_inst|PC0|cstack0|address [3])))) # (!\CPU_inst|PC0|cstack0|stack_mem~393_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~226_q  & ((\CPU_inst|PC0|cstack0|address [3]))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~393_combout ),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~226_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~242_q ),
	.datad(\CPU_inst|PC0|cstack0|address [3]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~394_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~394 .lut_mask = 16'hE4AA;
defparam \CPU_inst|PC0|cstack0|stack_mem~394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N26
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~395 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~395_combout  = (\CPU_inst|PC0|cstack0|stack_mem~392_combout  & (((\CPU_inst|PC0|cstack0|stack_mem~394_combout ) # (!\CPU_inst|PC0|cstack0|address [1])))) # (!\CPU_inst|PC0|cstack0|stack_mem~392_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~387_combout  & (\CPU_inst|PC0|cstack0|address [1])))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~387_combout ),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~392_combout ),
	.datac(\CPU_inst|PC0|cstack0|address [1]),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~394_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~395_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~395 .lut_mask = 16'hEC2C;
defparam \CPU_inst|PC0|cstack0|stack_mem~395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N27
dffeas \CPU_inst|PC0|cstack0|output_buf[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~395_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|output_buf [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|output_buf[2] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|output_buf[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y14_N27
dffeas \CPU_inst|PC0|xec_return_addr[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_pipe1 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|XEC2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|xec_return_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|xec_return_addr[2] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|xec_return_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N26
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~82 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~82_combout  = (\CPU_inst|PC0|PC_reg[2]~81_combout  & (((\CPU_inst|PC0|always2~0_combout )))) # (!\CPU_inst|PC0|PC_reg[2]~81_combout  & ((\CPU_inst|PC0|always2~0_combout  & (\CPU_inst|PC0|cstack0|output_buf [2])) # 
// (!\CPU_inst|PC0|always2~0_combout  & ((\CPU_inst|PC0|xec_return_addr [2])))))

	.dataa(\CPU_inst|PC0|PC_reg[2]~81_combout ),
	.datab(\CPU_inst|PC0|cstack0|output_buf [2]),
	.datac(\CPU_inst|PC0|xec_return_addr [2]),
	.datad(\CPU_inst|PC0|always2~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~82_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~82 .lut_mask = 16'hEE50;
defparam \CPU_inst|PC0|PC_reg~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N28
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~83 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~83_combout  = (\CPU_inst|PC0|PC_reg[2]~81_combout  & ((\CPU_inst|PC0|PC_reg~82_combout  & (\intcon_inst|int_addr [2])) # (!\CPU_inst|PC0|PC_reg~82_combout  & ((\CPU_inst|decode_unit0|PC_I_field_reg [2]))))) # 
// (!\CPU_inst|PC0|PC_reg[2]~81_combout  & (((\CPU_inst|PC0|PC_reg~82_combout ))))

	.dataa(\CPU_inst|PC0|PC_reg[2]~81_combout ),
	.datab(\intcon_inst|int_addr [2]),
	.datac(\CPU_inst|PC0|PC_reg~82_combout ),
	.datad(\CPU_inst|decode_unit0|PC_I_field_reg [2]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~83_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~83 .lut_mask = 16'hDAD0;
defparam \CPU_inst|PC0|PC_reg~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N30
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~84 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~84_combout  = (\CPU_inst|PC0|PC_reg[2]~79_combout  & (((\CPU_inst|PC0|PC_reg[2]~80_combout )))) # (!\CPU_inst|PC0|PC_reg[2]~79_combout  & ((\CPU_inst|PC0|PC_reg[2]~80_combout  & ((\CPU_inst|PC0|Add1~4_combout ))) # 
// (!\CPU_inst|PC0|PC_reg[2]~80_combout  & (\CPU_inst|PC0|PC_reg~83_combout ))))

	.dataa(\CPU_inst|PC0|PC_reg[2]~79_combout ),
	.datab(\CPU_inst|PC0|PC_reg~83_combout ),
	.datac(\CPU_inst|PC0|Add1~4_combout ),
	.datad(\CPU_inst|PC0|PC_reg[2]~80_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~84_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~84 .lut_mask = 16'hFA44;
defparam \CPU_inst|PC0|PC_reg~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N17
dffeas \CPU_inst|PC0|A_miss_next[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|PC_reg [2]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\CPU_inst|PC0|p_miss~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_miss_next [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss_next[2] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_miss_next[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N28
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~85 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~85_combout  = (\CPU_inst|PC0|PC_reg[2]~79_combout  & ((\CPU_inst|PC0|PC_reg~84_combout  & (\CPU_inst|PC0|A_miss_next [2])) # (!\CPU_inst|PC0|PC_reg~84_combout  & ((\CPU_inst|PC0|adder_out[2]~8_combout ))))) # 
// (!\CPU_inst|PC0|PC_reg[2]~79_combout  & (\CPU_inst|PC0|PC_reg~84_combout ))

	.dataa(\CPU_inst|PC0|PC_reg[2]~79_combout ),
	.datab(\CPU_inst|PC0|PC_reg~84_combout ),
	.datac(\CPU_inst|PC0|A_miss_next [2]),
	.datad(\CPU_inst|PC0|adder_out[2]~8_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~85_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~85 .lut_mask = 16'hE6C4;
defparam \CPU_inst|PC0|PC_reg~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N29
dffeas \CPU_inst|PC0|PC_reg[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|PC_reg~85_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|always2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|PC_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg[2] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|PC_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N15
dffeas \CPU_inst|PC0|A_miss[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_miss_next [2]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\CPU_inst|PC0|p_miss~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_miss [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss[2] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_miss[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N14
cycloneive_lcell_comb \CPU_inst|PC0|A[2]~13 (
// Equation(s):
// \CPU_inst|PC0|A[2]~13_combout  = (\CPU_inst|PC0|p_miss~q  & ((\CPU_inst|PC0|A_miss [2]))) # (!\CPU_inst|PC0|p_miss~q  & (\CPU_inst|PC0|PC_reg [2]))

	.dataa(\CPU_inst|PC0|PC_reg [2]),
	.datab(\CPU_inst|PC0|p_miss~q ),
	.datac(\CPU_inst|PC0|A_miss [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A[2]~13 .lut_mask = 16'hE2E2;
defparam \CPU_inst|PC0|A[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N1
dffeas \p_cache_inst|CPU_address_hold[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\p_cache_inst|CPU_address_hold[2]~14_combout ),
	.asdata(\CPU_inst|PC0|A[2]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MSC_inst|p1_reset~combout ),
	.sload(!\p_cache_inst|reset_active~q ),
	.ena(\p_cache_inst|CPU_address_hold[2]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_cache_inst|CPU_address_hold [2]),
	.prn(vcc));
// synopsys translate_off
defparam \p_cache_inst|CPU_address_hold[2] .is_wysiwyg = "true";
defparam \p_cache_inst|CPU_address_hold[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N24
cycloneive_lcell_comb \p_cache_inst|cache_address[0]~0 (
// Equation(s):
// \p_cache_inst|cache_address[0]~0_combout  = (\arbiter_inst|arbiter_p1_ready~q  & ((\p_cache_inst|fetch_active~q  & (\p_cache_inst|CPU_address_hold [2])) # (!\p_cache_inst|fetch_active~q  & ((\CPU_inst|PC0|A[2]~13_combout ))))) # 
// (!\arbiter_inst|arbiter_p1_ready~q  & (((\CPU_inst|PC0|A[2]~13_combout ))))

	.dataa(\arbiter_inst|arbiter_p1_ready~q ),
	.datab(\p_cache_inst|CPU_address_hold [2]),
	.datac(\CPU_inst|PC0|A[2]~13_combout ),
	.datad(\p_cache_inst|fetch_active~q ),
	.cin(gnd),
	.combout(\p_cache_inst|cache_address[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|cache_address[0]~0 .lut_mask = 16'hD8F0;
defparam \p_cache_inst|cache_address[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N2
cycloneive_lcell_comb \p_cache_inst|Mux0~0 (
// Equation(s):
// \p_cache_inst|Mux0~0_combout  = (\p_cache_inst|word_address [1] & ((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [47]) # ((\p_cache_inst|word_address [0])))) # (!\p_cache_inst|word_address [1] & 
// (((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [15] & !\p_cache_inst|word_address [0]))))

	.dataa(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [47]),
	.datab(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\p_cache_inst|word_address [1]),
	.datad(\p_cache_inst|word_address [0]),
	.cin(gnd),
	.combout(\p_cache_inst|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Mux0~0 .lut_mask = 16'hF0AC;
defparam \p_cache_inst|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N28
cycloneive_lcell_comb \p_cache_inst|Mux0~1 (
// Equation(s):
// \p_cache_inst|Mux0~1_combout  = (\p_cache_inst|Mux0~0_combout  & (((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [63]) # (!\p_cache_inst|word_address [0])))) # (!\p_cache_inst|Mux0~0_combout  & 
// (\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [31] & ((\p_cache_inst|word_address [0]))))

	.dataa(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [31]),
	.datab(\p_cache_inst|Mux0~0_combout ),
	.datac(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [63]),
	.datad(\p_cache_inst|word_address [0]),
	.cin(gnd),
	.combout(\p_cache_inst|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Mux0~1 .lut_mask = 16'hE2CC;
defparam \p_cache_inst|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N8
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_alternate~21 (
// Equation(s):
// \CPU_inst|decode_unit0|I_alternate~21_combout  = (!\CPU_inst|PC0|prev_branch_taken~q  & (!\CPU_inst|PC0|take_branch~3_combout  & (!\CPU_inst|RST~q  & \p_cache_inst|Mux0~1_combout )))

	.dataa(\CPU_inst|PC0|prev_branch_taken~q ),
	.datab(\CPU_inst|PC0|take_branch~3_combout ),
	.datac(\CPU_inst|RST~q ),
	.datad(\p_cache_inst|Mux0~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_alternate~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate~21 .lut_mask = 16'h0100;
defparam \CPU_inst|decode_unit0|I_alternate~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N9
dffeas \CPU_inst|decode_unit0|I_alternate[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_alternate~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|I_alternate[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_alternate [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate[15] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_alternate[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N6
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_reg~21 (
// Equation(s):
// \CPU_inst|decode_unit0|I_reg~21_combout  = (\CPU_inst|PC0|decoder_rst~0_combout  & ((\CPU_inst|decode_unit0|prev_hazard~q  & (\CPU_inst|decode_unit0|I_alternate [15])) # (!\CPU_inst|decode_unit0|prev_hazard~q  & ((\p_cache_inst|Mux0~1_combout )))))

	.dataa(\CPU_inst|PC0|decoder_rst~0_combout ),
	.datab(\CPU_inst|decode_unit0|prev_hazard~q ),
	.datac(\CPU_inst|decode_unit0|I_alternate [15]),
	.datad(\p_cache_inst|Mux0~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_reg~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg~21 .lut_mask = 16'hA280;
defparam \CPU_inst|decode_unit0|I_reg~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N20
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_reg~22 (
// Equation(s):
// \CPU_inst|decode_unit0|I_reg~22_combout  = (!\CPU_inst|PC0|take_branch~3_combout  & (\CPU_inst|decode_unit0|I_reg~21_combout  & ((\CPU_inst|decode_unit0|prev_hazard~q ) # (!\p_cache_inst|p_cache_miss~combout ))))

	.dataa(\p_cache_inst|p_cache_miss~combout ),
	.datab(\CPU_inst|decode_unit0|prev_hazard~q ),
	.datac(\CPU_inst|PC0|take_branch~3_combout ),
	.datad(\CPU_inst|decode_unit0|I_reg~21_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_reg~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg~22 .lut_mask = 16'h0D00;
defparam \CPU_inst|decode_unit0|I_reg~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y18_N21
dffeas \CPU_inst|decode_unit0|I_reg[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_reg~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|rotate_source_reg~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg[15] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N0
cycloneive_lcell_comb \CPU_inst|decode_unit0|alu_op_reg~0 (
// Equation(s):
// \CPU_inst|decode_unit0|alu_op_reg~0_combout  = (!\CPU_inst|PC0|prev_branch_taken~q  & (!\CPU_inst|PC0|take_branch~3_combout  & (!\CPU_inst|RST~q  & \CPU_inst|decode_unit0|I_reg [15])))

	.dataa(\CPU_inst|PC0|prev_branch_taken~q ),
	.datab(\CPU_inst|PC0|take_branch~3_combout ),
	.datac(\CPU_inst|RST~q ),
	.datad(\CPU_inst|decode_unit0|I_reg [15]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|alu_op_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|alu_op_reg~0 .lut_mask = 16'h0100;
defparam \CPU_inst|decode_unit0|alu_op_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N10
cycloneive_lcell_comb \CPU_inst|decode_unit0|NZT~0 (
// Equation(s):
// \CPU_inst|decode_unit0|NZT~0_combout  = (\CPU_inst|decode_unit0|alu_op_reg~0_combout  & (\CPU_inst|decode_unit0|src_raddr_reg~0_combout  & ((!\CPU_inst|decode_unit0|I_reg [11]) # (!\CPU_inst|decode_unit0|CALL~0_combout ))))

	.dataa(\CPU_inst|decode_unit0|CALL~0_combout ),
	.datab(\CPU_inst|decode_unit0|alu_op_reg~0_combout ),
	.datac(\CPU_inst|decode_unit0|src_raddr_reg~0_combout ),
	.datad(\CPU_inst|decode_unit0|I_reg [11]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|NZT~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|NZT~0 .lut_mask = 16'h40C0;
defparam \CPU_inst|decode_unit0|NZT~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y18_N11
dffeas \CPU_inst|decode_unit0|NZT (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|NZT~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|rotate_source_reg~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|NZT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|NZT .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|NZT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N26
cycloneive_lcell_comb \CPU_inst|NZT1~0 (
// Equation(s):
// \CPU_inst|NZT1~0_combout  = (\CPU_inst|hazard_unit0|hazard~12_combout  & (\CPU_inst|PC0|stack_pop~2_combout  & (\CPU_inst|decode_unit0|NZT~q  & !\CPU_inst|PC0|take_branch~3_combout )))

	.dataa(\CPU_inst|hazard_unit0|hazard~12_combout ),
	.datab(\CPU_inst|PC0|stack_pop~2_combout ),
	.datac(\CPU_inst|decode_unit0|NZT~q ),
	.datad(\CPU_inst|PC0|take_branch~3_combout ),
	.cin(gnd),
	.combout(\CPU_inst|NZT1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|NZT1~0 .lut_mask = 16'h0080;
defparam \CPU_inst|NZT1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y18_N27
dffeas \CPU_inst|NZT1 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|NZT1~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|NZT1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|NZT1 .is_wysiwyg = "true";
defparam \CPU_inst|NZT1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N10
cycloneive_lcell_comb \CPU_inst|NZT2~2 (
// Equation(s):
// \CPU_inst|NZT2~2_combout  = (!\CPU_inst|interrupt~q  & (!\CPU_inst|CALL2~q  & (\CPU_inst|PC0|stack_pop~3_combout  & \CPU_inst|NZT1~q )))

	.dataa(\CPU_inst|interrupt~q ),
	.datab(\CPU_inst|CALL2~q ),
	.datac(\CPU_inst|PC0|stack_pop~3_combout ),
	.datad(\CPU_inst|NZT1~q ),
	.cin(gnd),
	.combout(\CPU_inst|NZT2~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|NZT2~2 .lut_mask = 16'h1000;
defparam \CPU_inst|NZT2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N11
dffeas \CPU_inst|NZT2 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|NZT2~2_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|NZT2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|NZT2 .is_wysiwyg = "true";
defparam \CPU_inst|NZT2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N22
cycloneive_lcell_comb \CPU_inst|PC0|stack_pop~2 (
// Equation(s):
// \CPU_inst|PC0|stack_pop~2_combout  = (\CPU_inst|PC0|stack_pop~5_combout  & (((!\CPU_inst|PC0|WideOr0~0_combout  & !\CPU_inst|PC0|WideOr0~1_combout )) # (!\CPU_inst|NZT2~q )))

	.dataa(\CPU_inst|PC0|stack_pop~5_combout ),
	.datab(\CPU_inst|NZT2~q ),
	.datac(\CPU_inst|PC0|WideOr0~0_combout ),
	.datad(\CPU_inst|PC0|WideOr0~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|stack_pop~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|stack_pop~2 .lut_mask = 16'h222A;
defparam \CPU_inst|PC0|stack_pop~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N16
cycloneive_lcell_comb \CPU_inst|n_LB_w1~0 (
// Equation(s):
// \CPU_inst|n_LB_w1~0_combout  = (\CPU_inst|hazard_unit0|hazard~12_combout  & (\CPU_inst|PC0|stack_pop~2_combout  & (\CPU_inst|decode_unit0|latch_address_w_reg~q  & !\CPU_inst|PC0|take_branch~3_combout )))

	.dataa(\CPU_inst|hazard_unit0|hazard~12_combout ),
	.datab(\CPU_inst|PC0|stack_pop~2_combout ),
	.datac(\CPU_inst|decode_unit0|latch_address_w_reg~q ),
	.datad(\CPU_inst|PC0|take_branch~3_combout ),
	.cin(gnd),
	.combout(\CPU_inst|n_LB_w1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|n_LB_w1~0 .lut_mask = 16'h0080;
defparam \CPU_inst|n_LB_w1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N17
dffeas \CPU_inst|n_LB_w1 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|n_LB_w1~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|n_LB_w1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|n_LB_w1 .is_wysiwyg = "true";
defparam \CPU_inst|n_LB_w1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N22
cycloneive_lcell_comb \CPU_inst|n_LB_w2~2 (
// Equation(s):
// \CPU_inst|n_LB_w2~2_combout  = (\CPU_inst|n_LB_w1~q  & (!\CPU_inst|interrupt~q  & (\CPU_inst|PC0|stack_pop~3_combout  & !\CPU_inst|CALL2~q )))

	.dataa(\CPU_inst|n_LB_w1~q ),
	.datab(\CPU_inst|interrupt~q ),
	.datac(\CPU_inst|PC0|stack_pop~3_combout ),
	.datad(\CPU_inst|CALL2~q ),
	.cin(gnd),
	.combout(\CPU_inst|n_LB_w2~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|n_LB_w2~2 .lut_mask = 16'h0020;
defparam \CPU_inst|n_LB_w2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N23
dffeas \CPU_inst|n_LB_w2 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|n_LB_w2~2_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|n_LB_w2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|n_LB_w2 .is_wysiwyg = "true";
defparam \CPU_inst|n_LB_w2 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y16_N23
dffeas \CPU_inst|n_LB_w3 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|n_LB_w2~q ),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|n_LB_w3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|n_LB_w3 .is_wysiwyg = "true";
defparam \CPU_inst|n_LB_w3 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y16_N9
dffeas \CPU_inst|n_LB_w4 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|n_LB_w3~q ),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|n_LB_w4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|n_LB_w4 .is_wysiwyg = "true";
defparam \CPU_inst|n_LB_w4 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y16_N31
dffeas \CPU_inst|n_LB_w5 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|n_LB_w4~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|n_LB_w5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|n_LB_w5 .is_wysiwyg = "true";
defparam \CPU_inst|n_LB_w5 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y16_N29
dffeas \CPU_inst|n_LB_w6 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|n_LB_w5~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|n_LB_w6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|n_LB_w6 .is_wysiwyg = "true";
defparam \CPU_inst|n_LB_w6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N16
cycloneive_lcell_comb IO_wren(
// Equation(s):
// \IO_wren~combout  = (!\CPU_inst|n_LB_w6~q  & \CPU_inst|WC6~q )

	.dataa(\CPU_inst|n_LB_w6~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|WC6~q ),
	.cin(gnd),
	.combout(\IO_wren~combout ),
	.cout());
// synopsys translate_off
defparam IO_wren.lut_mask = 16'h5500;
defparam IO_wren.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N2
cycloneive_lcell_comb MSC_en(
// Equation(s):
// \MSC_en~combout  = (\IO_wren~combout  & (\CPU_inst|reg_file0|ivr_reg [4] & (!\CPU_inst|reg_file0|ivr_reg [2] & \WideAnd2~3_combout )))

	.dataa(\IO_wren~combout ),
	.datab(\CPU_inst|reg_file0|ivr_reg [4]),
	.datac(\CPU_inst|reg_file0|ivr_reg [2]),
	.datad(\WideAnd2~3_combout ),
	.cin(gnd),
	.combout(\MSC_en~combout ),
	.cout());
// synopsys translate_off
defparam MSC_en.lut_mask = 16'h0800;
defparam MSC_en.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N22
cycloneive_lcell_comb \MSC_inst|p2_flush_reg~0 (
// Equation(s):
// \MSC_inst|p2_flush_reg~0_combout  = (\CPU_inst|shift_merge0|LBD_reg [1] & \MSC_en~combout )

	.dataa(\CPU_inst|shift_merge0|LBD_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\MSC_en~combout ),
	.cin(gnd),
	.combout(\MSC_inst|p2_flush_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \MSC_inst|p2_flush_reg~0 .lut_mask = 16'hAA00;
defparam \MSC_inst|p2_flush_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N23
dffeas \MSC_inst|p2_flush_reg (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\MSC_inst|p2_flush_reg~0_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MSC_inst|p2_reset_reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MSC_inst|p2_flush_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MSC_inst|p2_flush_reg .is_wysiwyg = "true";
defparam \MSC_inst|p2_flush_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N17
dffeas \MSC_inst|prev_p2_flush_reg (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\MSC_inst|p2_flush_reg~q ),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MSC_inst|prev_p2_flush_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MSC_inst|prev_p2_flush_reg .is_wysiwyg = "true";
defparam \MSC_inst|prev_p2_flush_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N14
cycloneive_lcell_comb \MSC_inst|p2_flush_req~0 (
// Equation(s):
// \MSC_inst|p2_flush_req~0_combout  = (\MSC_inst|p2_flush_req~q  & (((\MSC_inst|p2_idle~0_combout )))) # (!\MSC_inst|p2_flush_req~q  & (\MSC_inst|p2_flush_reg~q  & ((!\MSC_inst|prev_p2_flush_reg~q ))))

	.dataa(\MSC_inst|p2_flush_reg~q ),
	.datab(\MSC_inst|p2_idle~0_combout ),
	.datac(\MSC_inst|p2_flush_req~q ),
	.datad(\MSC_inst|prev_p2_flush_reg~q ),
	.cin(gnd),
	.combout(\MSC_inst|p2_flush_req~0_combout ),
	.cout());
// synopsys translate_off
defparam \MSC_inst|p2_flush_req~0 .lut_mask = 16'hC0CA;
defparam \MSC_inst|p2_flush_req~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N15
dffeas \MSC_inst|p2_flush_req (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\MSC_inst|p2_flush_req~0_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MSC_inst|p2_flush_req~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MSC_inst|p2_flush_req .is_wysiwyg = "true";
defparam \MSC_inst|p2_flush_req .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N30
cycloneive_lcell_comb \MSC_inst|p2_flush (
// Equation(s):
// \MSC_inst|p2_flush~combout  = (\MSC_inst|p2_flush_req~q  & ((\arbiter_inst|arbiter_p2_ready~q ) # ((!\d_cache_inst|fetch_active~q  & !\MSC_inst|p2_active~q ))))

	.dataa(\MSC_inst|p2_flush_req~q ),
	.datab(\arbiter_inst|arbiter_p2_ready~q ),
	.datac(\d_cache_inst|fetch_active~q ),
	.datad(\MSC_inst|p2_active~q ),
	.cin(gnd),
	.combout(\MSC_inst|p2_flush~combout ),
	.cout());
// synopsys translate_off
defparam \MSC_inst|p2_flush .lut_mask = 16'h888A;
defparam \MSC_inst|p2_flush .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N18
cycloneive_lcell_comb \d_cache_inst|write_active~2 (
// Equation(s):
// \d_cache_inst|write_active~2_combout  = (!\MSC_inst|p2_reset~combout  & (((!\d_cache_inst|always0~0_combout  & !\d_cache_inst|CPU_address_hold[12]~34_combout )) # (!\arbiter_inst|arbiter_p2_ready~q )))

	.dataa(\d_cache_inst|always0~0_combout ),
	.datab(\d_cache_inst|CPU_address_hold[12]~34_combout ),
	.datac(\MSC_inst|p2_reset~combout ),
	.datad(\arbiter_inst|arbiter_p2_ready~q ),
	.cin(gnd),
	.combout(\d_cache_inst|write_active~2_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|write_active~2 .lut_mask = 16'h010F;
defparam \d_cache_inst|write_active~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N20
cycloneive_lcell_comb \d_cache_inst|write_active~0 (
// Equation(s):
// \d_cache_inst|write_active~0_combout  = (!\arbiter_inst|arbiter_p2_ready~q  & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [68] & !\d_cache_inst|fetch_active~q ))

	.dataa(gnd),
	.datab(\arbiter_inst|arbiter_p2_ready~q ),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [68]),
	.datad(\d_cache_inst|fetch_active~q ),
	.cin(gnd),
	.combout(\d_cache_inst|write_active~0_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|write_active~0 .lut_mask = 16'h0030;
defparam \d_cache_inst|write_active~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N22
cycloneive_lcell_comb \d_cache_inst|write_active~1 (
// Equation(s):
// \d_cache_inst|write_active~1_combout  = (\d_cache_inst|write_active~q ) # ((\d_cache_inst|always0~0_combout  & (\d_cache_inst|write_active~0_combout  & \d_cache_inst|d_miss~0_combout )))

	.dataa(\d_cache_inst|always0~0_combout ),
	.datab(\d_cache_inst|write_active~0_combout ),
	.datac(\d_cache_inst|d_miss~0_combout ),
	.datad(\d_cache_inst|write_active~q ),
	.cin(gnd),
	.combout(\d_cache_inst|write_active~1_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|write_active~1 .lut_mask = 16'hFF80;
defparam \d_cache_inst|write_active~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N4
cycloneive_lcell_comb \d_cache_inst|write_active~3 (
// Equation(s):
// \d_cache_inst|write_active~3_combout  = (\MSC_inst|p2_flush~combout ) # ((\d_cache_inst|write_active~2_combout  & \d_cache_inst|write_active~1_combout ))

	.dataa(\MSC_inst|p2_flush~combout ),
	.datab(\d_cache_inst|write_active~2_combout ),
	.datac(\d_cache_inst|write_active~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d_cache_inst|write_active~3_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|write_active~3 .lut_mask = 16'hEAEA;
defparam \d_cache_inst|write_active~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N5
dffeas \d_cache_inst|write_active (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\d_cache_inst|write_active~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|write_active~q ),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|write_active .is_wysiwyg = "true";
defparam \d_cache_inst|write_active .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N6
cycloneive_lcell_comb \d_cache_inst|fetch_active~0 (
// Equation(s):
// \d_cache_inst|fetch_active~0_combout  = (\d_cache_inst|write_active~q  & (\d_cache_inst|fetch_active~q  & (!\d_cache_inst|flush_active~q  & !\d_cache_inst|reset_active~q )))

	.dataa(\d_cache_inst|write_active~q ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\d_cache_inst|flush_active~q ),
	.datad(\d_cache_inst|reset_active~q ),
	.cin(gnd),
	.combout(\d_cache_inst|fetch_active~0_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|fetch_active~0 .lut_mask = 16'h0008;
defparam \d_cache_inst|fetch_active~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N4
cycloneive_lcell_comb \d_cache_inst|fetch_active~1 (
// Equation(s):
// \d_cache_inst|fetch_active~1_combout  = (\d_cache_inst|CPU_address_hold[12]~15_combout  & ((\d_cache_inst|fetch_active~0_combout ) # ((!\arbiter_inst|arbiter_p2_ready~q  & \d_cache_inst|CPU_address_hold~47_combout ))))

	.dataa(\d_cache_inst|fetch_active~0_combout ),
	.datab(\arbiter_inst|arbiter_p2_ready~q ),
	.datac(\d_cache_inst|CPU_address_hold[12]~15_combout ),
	.datad(\d_cache_inst|CPU_address_hold~47_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|fetch_active~1_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|fetch_active~1 .lut_mask = 16'hB0A0;
defparam \d_cache_inst|fetch_active~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N5
dffeas \d_cache_inst|fetch_active (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\d_cache_inst|fetch_active~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|fetch_active~q ),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|fetch_active .is_wysiwyg = "true";
defparam \d_cache_inst|fetch_active .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N28
cycloneive_lcell_comb \arbiter_inst|p2_req_flag~1 (
// Equation(s):
// \arbiter_inst|p2_req_flag~1_combout  = (\arbiter_inst|always0~1_combout  & ((\arbiter_inst|always0~0_combout ) # (\arbiter_inst|state.S_IDLE~q )))

	.dataa(\arbiter_inst|always0~0_combout ),
	.datab(gnd),
	.datac(\arbiter_inst|state.S_IDLE~q ),
	.datad(\arbiter_inst|always0~1_combout ),
	.cin(gnd),
	.combout(\arbiter_inst|p2_req_flag~1_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|p2_req_flag~1 .lut_mask = 16'hFA00;
defparam \arbiter_inst|p2_req_flag~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N29
dffeas \arbiter_inst|p2_req_flag (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|p2_req_flag~1_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|p2_req_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|p2_req_flag .is_wysiwyg = "true";
defparam \arbiter_inst|p2_req_flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N26
cycloneive_lcell_comb \arbiter_inst|always0~1 (
// Equation(s):
// \arbiter_inst|always0~1_combout  = (\arbiter_inst|p2_req_flag~q ) # ((\d_cache_inst|fetch_active~q  & (!\arbiter_inst|arbiter_p2_ready~q  & !\MSC_inst|prev_p2_req~q )))

	.dataa(\d_cache_inst|fetch_active~q ),
	.datab(\arbiter_inst|arbiter_p2_ready~q ),
	.datac(\arbiter_inst|p2_req_flag~q ),
	.datad(\MSC_inst|prev_p2_req~q ),
	.cin(gnd),
	.combout(\arbiter_inst|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|always0~1 .lut_mask = 16'hF0F2;
defparam \arbiter_inst|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N6
cycloneive_lcell_comb \arbiter_inst|mem_address_base[7]~5 (
// Equation(s):
// \arbiter_inst|mem_address_base[7]~5_combout  = (!\arbiter_inst|state.S_IDLE~q  & ((\arbiter_inst|always0~0_combout ) # (\arbiter_inst|always0~1_combout )))

	.dataa(\arbiter_inst|always0~0_combout ),
	.datab(gnd),
	.datac(\arbiter_inst|state.S_IDLE~q ),
	.datad(\arbiter_inst|always0~1_combout ),
	.cin(gnd),
	.combout(\arbiter_inst|mem_address_base[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|mem_address_base[7]~5 .lut_mask = 16'h0F0A;
defparam \arbiter_inst|mem_address_base[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N24
cycloneive_lcell_comb \arbiter_inst|p2_req_flag~0 (
// Equation(s):
// \arbiter_inst|p2_req_flag~0_combout  = (!\arbiter_inst|always0~0_combout  & (!\arbiter_inst|state.S_IDLE~q  & \arbiter_inst|always0~1_combout ))

	.dataa(\arbiter_inst|always0~0_combout ),
	.datab(gnd),
	.datac(\arbiter_inst|state.S_IDLE~q ),
	.datad(\arbiter_inst|always0~1_combout ),
	.cin(gnd),
	.combout(\arbiter_inst|p2_req_flag~0_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|p2_req_flag~0 .lut_mask = 16'h0500;
defparam \arbiter_inst|p2_req_flag~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N26
cycloneive_lcell_comb \arbiter_inst|memory_p1_wren~0 (
// Equation(s):
// \arbiter_inst|memory_p1_wren~0_combout  = (\arbiter_inst|mem_address_base[7]~5_combout  & (\arbiter_inst|p2_req_flag~0_combout  & ((\d_cache_inst|write_active~q )))) # (!\arbiter_inst|mem_address_base[7]~5_combout  & ((\arbiter_inst|memory_p1_wren~q ) # 
// ((\arbiter_inst|p2_req_flag~0_combout  & \d_cache_inst|write_active~q ))))

	.dataa(\arbiter_inst|mem_address_base[7]~5_combout ),
	.datab(\arbiter_inst|p2_req_flag~0_combout ),
	.datac(\arbiter_inst|memory_p1_wren~q ),
	.datad(\d_cache_inst|write_active~q ),
	.cin(gnd),
	.combout(\arbiter_inst|memory_p1_wren~0_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|memory_p1_wren~0 .lut_mask = 16'hDC50;
defparam \arbiter_inst|memory_p1_wren~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N27
dffeas \arbiter_inst|memory_p1_wren (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|memory_p1_wren~0_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|memory_p1_wren~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|memory_p1_wren .is_wysiwyg = "true";
defparam \arbiter_inst|memory_p1_wren .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N18
cycloneive_lcell_comb \SDRAM_controller|wren~0 (
// Equation(s):
// \SDRAM_controller|wren~0_combout  = (\rst~q  & ((\SDRAM_controller|state~87_combout  & ((\arbiter_inst|memory_p1_wren~q ))) # (!\SDRAM_controller|state~87_combout  & (\SDRAM_controller|wren~q )))) # (!\rst~q  & (((\SDRAM_controller|wren~q ))))

	.dataa(\rst~q ),
	.datab(\SDRAM_controller|state~87_combout ),
	.datac(\SDRAM_controller|wren~q ),
	.datad(\arbiter_inst|memory_p1_wren~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|wren~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|wren~0 .lut_mask = 16'hF870;
defparam \SDRAM_controller|wren~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N19
dffeas \SDRAM_controller|wren (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|wren~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|wren~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|wren .is_wysiwyg = "true";
defparam \SDRAM_controller|wren .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N2
cycloneive_lcell_comb \SDRAM_controller|state~96 (
// Equation(s):
// \SDRAM_controller|state~96_combout  = (\rst~q  & (\SDRAM_controller|state.S_ACTIVATE_NOP2~q  & \SDRAM_controller|wren~q ))

	.dataa(\rst~q ),
	.datab(gnd),
	.datac(\SDRAM_controller|state.S_ACTIVATE_NOP2~q ),
	.datad(\SDRAM_controller|wren~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|state~96_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~96 .lut_mask = 16'hA000;
defparam \SDRAM_controller|state~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y5_N3
dffeas \SDRAM_controller|state.S_WRITE (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~96_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_WRITE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_WRITE .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_WRITE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N0
cycloneive_lcell_comb \SDRAM_controller|Selector31~0 (
// Equation(s):
// \SDRAM_controller|Selector31~0_combout  = (\SDRAM_controller|state.S_WRITE~q ) # ((\SDRAM_controller|ready~q  & \SDRAM_controller|state.S_WRITE_DATA~q ))

	.dataa(\SDRAM_controller|ready~q ),
	.datab(\SDRAM_controller|state.S_WRITE~q ),
	.datac(\SDRAM_controller|state.S_WRITE_DATA~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector31~0 .lut_mask = 16'hECEC;
defparam \SDRAM_controller|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y5_N1
dffeas \SDRAM_controller|state.S_WRITE_DATA (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector31~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_WRITE_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_WRITE_DATA .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_WRITE_DATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N6
cycloneive_lcell_comb \SDRAM_controller|Selector36~0 (
// Equation(s):
// \SDRAM_controller|Selector36~0_combout  = (\SDRAM_controller|state.S_REFRESH~q ) # ((\SDRAM_controller|state.S_REFRESH_NOP~q  & ((!\SDRAM_controller|burst_count [2]) # (!\SDRAM_controller|burst_count [1]))))

	.dataa(\SDRAM_controller|burst_count [1]),
	.datab(\SDRAM_controller|state.S_REFRESH~q ),
	.datac(\SDRAM_controller|state.S_REFRESH_NOP~q ),
	.datad(\SDRAM_controller|burst_count [2]),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector36~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector36~0 .lut_mask = 16'hDCFC;
defparam \SDRAM_controller|Selector36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y4_N7
dffeas \SDRAM_controller|state.S_REFRESH_NOP (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector36~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_REFRESH_NOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_REFRESH_NOP .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_REFRESH_NOP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N26
cycloneive_lcell_comb \SDRAM_controller|init_refresh_count[2]~0 (
// Equation(s):
// \SDRAM_controller|init_refresh_count[2]~0_combout  = (\SDRAM_controller|burst_count [2] & (\SDRAM_controller|state.S_REFRESH_NOP~q  & \SDRAM_controller|burst_count [1]))

	.dataa(\SDRAM_controller|burst_count [2]),
	.datab(gnd),
	.datac(\SDRAM_controller|state.S_REFRESH_NOP~q ),
	.datad(\SDRAM_controller|burst_count [1]),
	.cin(gnd),
	.combout(\SDRAM_controller|init_refresh_count[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|init_refresh_count[2]~0 .lut_mask = 16'hA000;
defparam \SDRAM_controller|init_refresh_count[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N6
cycloneive_lcell_comb \SDRAM_controller|init_refresh_count[0]~3 (
// Equation(s):
// \SDRAM_controller|init_refresh_count[0]~3_combout  = (\SDRAM_controller|init_refresh_count [0] $ (((!\SDRAM_controller|refresh_flag~0_combout  & \SDRAM_controller|init_refresh_count[2]~0_combout )))) # (!\rst~q )

	.dataa(\SDRAM_controller|refresh_flag~0_combout ),
	.datab(\rst~q ),
	.datac(\SDRAM_controller|init_refresh_count [0]),
	.datad(\SDRAM_controller|init_refresh_count[2]~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|init_refresh_count[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|init_refresh_count[0]~3 .lut_mask = 16'hB7F3;
defparam \SDRAM_controller|init_refresh_count[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N7
dffeas \SDRAM_controller|init_refresh_count[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|init_refresh_count[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_refresh_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_refresh_count[0] .is_wysiwyg = "true";
defparam \SDRAM_controller|init_refresh_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N14
cycloneive_lcell_comb \SDRAM_controller|init_refresh_count~4 (
// Equation(s):
// \SDRAM_controller|init_refresh_count~4_combout  = (((\SDRAM_controller|refresh_flag~0_combout ) # (!\SDRAM_controller|burst_count [2])) # (!\SDRAM_controller|state.S_REFRESH_NOP~q )) # (!\SDRAM_controller|burst_count [1])

	.dataa(\SDRAM_controller|burst_count [1]),
	.datab(\SDRAM_controller|state.S_REFRESH_NOP~q ),
	.datac(\SDRAM_controller|burst_count [2]),
	.datad(\SDRAM_controller|refresh_flag~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|init_refresh_count~4_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|init_refresh_count~4 .lut_mask = 16'hFF7F;
defparam \SDRAM_controller|init_refresh_count~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N24
cycloneive_lcell_comb \SDRAM_controller|init_refresh_count[1]~5 (
// Equation(s):
// \SDRAM_controller|init_refresh_count[1]~5_combout  = (\SDRAM_controller|init_refresh_count [1] $ (((!\SDRAM_controller|init_refresh_count [0] & !\SDRAM_controller|init_refresh_count~4_combout )))) # (!\rst~q )

	.dataa(\SDRAM_controller|init_refresh_count [0]),
	.datab(\SDRAM_controller|init_refresh_count~4_combout ),
	.datac(\SDRAM_controller|init_refresh_count [1]),
	.datad(\rst~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|init_refresh_count[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|init_refresh_count[1]~5 .lut_mask = 16'hE1FF;
defparam \SDRAM_controller|init_refresh_count[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N25
dffeas \SDRAM_controller|init_refresh_count[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|init_refresh_count[1]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_refresh_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_refresh_count[1] .is_wysiwyg = "true";
defparam \SDRAM_controller|init_refresh_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N20
cycloneive_lcell_comb \SDRAM_controller|init_refresh_count[2]~1 (
// Equation(s):
// \SDRAM_controller|init_refresh_count[2]~1_combout  = (!\SDRAM_controller|init_refresh_count [1] & !\SDRAM_controller|init_refresh_count [0])

	.dataa(gnd),
	.datab(\SDRAM_controller|init_refresh_count [1]),
	.datac(gnd),
	.datad(\SDRAM_controller|init_refresh_count [0]),
	.cin(gnd),
	.combout(\SDRAM_controller|init_refresh_count[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|init_refresh_count[2]~1 .lut_mask = 16'h0033;
defparam \SDRAM_controller|init_refresh_count[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N28
cycloneive_lcell_comb \SDRAM_controller|init_refresh_count[2]~2 (
// Equation(s):
// \SDRAM_controller|init_refresh_count[2]~2_combout  = ((\SDRAM_controller|init_refresh_count [2] & ((!\SDRAM_controller|init_refresh_count[2]~0_combout ) # (!\SDRAM_controller|init_refresh_count[2]~1_combout )))) # (!\rst~q )

	.dataa(\rst~q ),
	.datab(\SDRAM_controller|init_refresh_count[2]~1_combout ),
	.datac(\SDRAM_controller|init_refresh_count [2]),
	.datad(\SDRAM_controller|init_refresh_count[2]~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|init_refresh_count[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|init_refresh_count[2]~2 .lut_mask = 16'h75F5;
defparam \SDRAM_controller|init_refresh_count[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N29
dffeas \SDRAM_controller|init_refresh_count[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|init_refresh_count[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_refresh_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_refresh_count[2] .is_wysiwyg = "true";
defparam \SDRAM_controller|init_refresh_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N10
cycloneive_lcell_comb \SDRAM_controller|refresh_flag~0 (
// Equation(s):
// \SDRAM_controller|refresh_flag~0_combout  = (!\SDRAM_controller|init_refresh_count [0] & (!\SDRAM_controller|init_refresh_count [1] & !\SDRAM_controller|init_refresh_count [2]))

	.dataa(\SDRAM_controller|init_refresh_count [0]),
	.datab(\SDRAM_controller|init_refresh_count [1]),
	.datac(gnd),
	.datad(\SDRAM_controller|init_refresh_count [2]),
	.cin(gnd),
	.combout(\SDRAM_controller|refresh_flag~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|refresh_flag~0 .lut_mask = 16'h0011;
defparam \SDRAM_controller|refresh_flag~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N2
cycloneive_lcell_comb \SDRAM_controller|refresh_timer[0]~11 (
// Equation(s):
// \SDRAM_controller|refresh_timer[0]~11_combout  = \SDRAM_controller|refresh_timer [0] $ (VCC)
// \SDRAM_controller|refresh_timer[0]~12  = CARRY(\SDRAM_controller|refresh_timer [0])

	.dataa(gnd),
	.datab(\SDRAM_controller|refresh_timer [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SDRAM_controller|refresh_timer[0]~11_combout ),
	.cout(\SDRAM_controller|refresh_timer[0]~12 ));
// synopsys translate_off
defparam \SDRAM_controller|refresh_timer[0]~11 .lut_mask = 16'h33CC;
defparam \SDRAM_controller|refresh_timer[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N6
cycloneive_lcell_comb \SDRAM_controller|refresh_timer[2]~15 (
// Equation(s):
// \SDRAM_controller|refresh_timer[2]~15_combout  = (\SDRAM_controller|refresh_timer [2] & (\SDRAM_controller|refresh_timer[1]~14  $ (GND))) # (!\SDRAM_controller|refresh_timer [2] & (!\SDRAM_controller|refresh_timer[1]~14  & VCC))
// \SDRAM_controller|refresh_timer[2]~16  = CARRY((\SDRAM_controller|refresh_timer [2] & !\SDRAM_controller|refresh_timer[1]~14 ))

	.dataa(\SDRAM_controller|refresh_timer [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|refresh_timer[1]~14 ),
	.combout(\SDRAM_controller|refresh_timer[2]~15_combout ),
	.cout(\SDRAM_controller|refresh_timer[2]~16 ));
// synopsys translate_off
defparam \SDRAM_controller|refresh_timer[2]~15 .lut_mask = 16'hA50A;
defparam \SDRAM_controller|refresh_timer[2]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N8
cycloneive_lcell_comb \SDRAM_controller|refresh_timer[3]~18 (
// Equation(s):
// \SDRAM_controller|refresh_timer[3]~18_combout  = (\SDRAM_controller|refresh_timer [3] & (!\SDRAM_controller|refresh_timer[2]~16 )) # (!\SDRAM_controller|refresh_timer [3] & ((\SDRAM_controller|refresh_timer[2]~16 ) # (GND)))
// \SDRAM_controller|refresh_timer[3]~19  = CARRY((!\SDRAM_controller|refresh_timer[2]~16 ) # (!\SDRAM_controller|refresh_timer [3]))

	.dataa(gnd),
	.datab(\SDRAM_controller|refresh_timer [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|refresh_timer[2]~16 ),
	.combout(\SDRAM_controller|refresh_timer[3]~18_combout ),
	.cout(\SDRAM_controller|refresh_timer[3]~19 ));
// synopsys translate_off
defparam \SDRAM_controller|refresh_timer[3]~18 .lut_mask = 16'h3C3F;
defparam \SDRAM_controller|refresh_timer[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y11_N9
dffeas \SDRAM_controller|refresh_timer[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|refresh_timer[3]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SDRAM_controller|refresh_timer[0]~17_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|refresh_timer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|refresh_timer[3] .is_wysiwyg = "true";
defparam \SDRAM_controller|refresh_timer[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N10
cycloneive_lcell_comb \SDRAM_controller|refresh_timer[4]~20 (
// Equation(s):
// \SDRAM_controller|refresh_timer[4]~20_combout  = (\SDRAM_controller|refresh_timer [4] & (\SDRAM_controller|refresh_timer[3]~19  $ (GND))) # (!\SDRAM_controller|refresh_timer [4] & (!\SDRAM_controller|refresh_timer[3]~19  & VCC))
// \SDRAM_controller|refresh_timer[4]~21  = CARRY((\SDRAM_controller|refresh_timer [4] & !\SDRAM_controller|refresh_timer[3]~19 ))

	.dataa(\SDRAM_controller|refresh_timer [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|refresh_timer[3]~19 ),
	.combout(\SDRAM_controller|refresh_timer[4]~20_combout ),
	.cout(\SDRAM_controller|refresh_timer[4]~21 ));
// synopsys translate_off
defparam \SDRAM_controller|refresh_timer[4]~20 .lut_mask = 16'hA50A;
defparam \SDRAM_controller|refresh_timer[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y11_N11
dffeas \SDRAM_controller|refresh_timer[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|refresh_timer[4]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SDRAM_controller|refresh_timer[0]~17_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|refresh_timer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|refresh_timer[4] .is_wysiwyg = "true";
defparam \SDRAM_controller|refresh_timer[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N12
cycloneive_lcell_comb \SDRAM_controller|refresh_timer[5]~22 (
// Equation(s):
// \SDRAM_controller|refresh_timer[5]~22_combout  = (\SDRAM_controller|refresh_timer [5] & (!\SDRAM_controller|refresh_timer[4]~21 )) # (!\SDRAM_controller|refresh_timer [5] & ((\SDRAM_controller|refresh_timer[4]~21 ) # (GND)))
// \SDRAM_controller|refresh_timer[5]~23  = CARRY((!\SDRAM_controller|refresh_timer[4]~21 ) # (!\SDRAM_controller|refresh_timer [5]))

	.dataa(\SDRAM_controller|refresh_timer [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|refresh_timer[4]~21 ),
	.combout(\SDRAM_controller|refresh_timer[5]~22_combout ),
	.cout(\SDRAM_controller|refresh_timer[5]~23 ));
// synopsys translate_off
defparam \SDRAM_controller|refresh_timer[5]~22 .lut_mask = 16'h5A5F;
defparam \SDRAM_controller|refresh_timer[5]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y11_N13
dffeas \SDRAM_controller|refresh_timer[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|refresh_timer[5]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SDRAM_controller|refresh_timer[0]~17_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|refresh_timer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|refresh_timer[5] .is_wysiwyg = "true";
defparam \SDRAM_controller|refresh_timer[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N14
cycloneive_lcell_comb \SDRAM_controller|refresh_timer[6]~24 (
// Equation(s):
// \SDRAM_controller|refresh_timer[6]~24_combout  = (\SDRAM_controller|refresh_timer [6] & (\SDRAM_controller|refresh_timer[5]~23  $ (GND))) # (!\SDRAM_controller|refresh_timer [6] & (!\SDRAM_controller|refresh_timer[5]~23  & VCC))
// \SDRAM_controller|refresh_timer[6]~25  = CARRY((\SDRAM_controller|refresh_timer [6] & !\SDRAM_controller|refresh_timer[5]~23 ))

	.dataa(gnd),
	.datab(\SDRAM_controller|refresh_timer [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|refresh_timer[5]~23 ),
	.combout(\SDRAM_controller|refresh_timer[6]~24_combout ),
	.cout(\SDRAM_controller|refresh_timer[6]~25 ));
// synopsys translate_off
defparam \SDRAM_controller|refresh_timer[6]~24 .lut_mask = 16'hC30C;
defparam \SDRAM_controller|refresh_timer[6]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y11_N15
dffeas \SDRAM_controller|refresh_timer[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|refresh_timer[6]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SDRAM_controller|refresh_timer[0]~17_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|refresh_timer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|refresh_timer[6] .is_wysiwyg = "true";
defparam \SDRAM_controller|refresh_timer[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N16
cycloneive_lcell_comb \SDRAM_controller|refresh_timer[7]~26 (
// Equation(s):
// \SDRAM_controller|refresh_timer[7]~26_combout  = (\SDRAM_controller|refresh_timer [7] & (!\SDRAM_controller|refresh_timer[6]~25 )) # (!\SDRAM_controller|refresh_timer [7] & ((\SDRAM_controller|refresh_timer[6]~25 ) # (GND)))
// \SDRAM_controller|refresh_timer[7]~27  = CARRY((!\SDRAM_controller|refresh_timer[6]~25 ) # (!\SDRAM_controller|refresh_timer [7]))

	.dataa(gnd),
	.datab(\SDRAM_controller|refresh_timer [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|refresh_timer[6]~25 ),
	.combout(\SDRAM_controller|refresh_timer[7]~26_combout ),
	.cout(\SDRAM_controller|refresh_timer[7]~27 ));
// synopsys translate_off
defparam \SDRAM_controller|refresh_timer[7]~26 .lut_mask = 16'h3C3F;
defparam \SDRAM_controller|refresh_timer[7]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y11_N17
dffeas \SDRAM_controller|refresh_timer[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|refresh_timer[7]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SDRAM_controller|refresh_timer[0]~17_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|refresh_timer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|refresh_timer[7] .is_wysiwyg = "true";
defparam \SDRAM_controller|refresh_timer[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N18
cycloneive_lcell_comb \SDRAM_controller|refresh_timer[8]~28 (
// Equation(s):
// \SDRAM_controller|refresh_timer[8]~28_combout  = (\SDRAM_controller|refresh_timer [8] & (\SDRAM_controller|refresh_timer[7]~27  $ (GND))) # (!\SDRAM_controller|refresh_timer [8] & (!\SDRAM_controller|refresh_timer[7]~27  & VCC))
// \SDRAM_controller|refresh_timer[8]~29  = CARRY((\SDRAM_controller|refresh_timer [8] & !\SDRAM_controller|refresh_timer[7]~27 ))

	.dataa(gnd),
	.datab(\SDRAM_controller|refresh_timer [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|refresh_timer[7]~27 ),
	.combout(\SDRAM_controller|refresh_timer[8]~28_combout ),
	.cout(\SDRAM_controller|refresh_timer[8]~29 ));
// synopsys translate_off
defparam \SDRAM_controller|refresh_timer[8]~28 .lut_mask = 16'hC30C;
defparam \SDRAM_controller|refresh_timer[8]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y11_N19
dffeas \SDRAM_controller|refresh_timer[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|refresh_timer[8]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SDRAM_controller|refresh_timer[0]~17_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|refresh_timer [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|refresh_timer[8] .is_wysiwyg = "true";
defparam \SDRAM_controller|refresh_timer[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N20
cycloneive_lcell_comb \SDRAM_controller|refresh_timer[9]~30 (
// Equation(s):
// \SDRAM_controller|refresh_timer[9]~30_combout  = (\SDRAM_controller|refresh_timer [9] & (!\SDRAM_controller|refresh_timer[8]~29 )) # (!\SDRAM_controller|refresh_timer [9] & ((\SDRAM_controller|refresh_timer[8]~29 ) # (GND)))
// \SDRAM_controller|refresh_timer[9]~31  = CARRY((!\SDRAM_controller|refresh_timer[8]~29 ) # (!\SDRAM_controller|refresh_timer [9]))

	.dataa(gnd),
	.datab(\SDRAM_controller|refresh_timer [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|refresh_timer[8]~29 ),
	.combout(\SDRAM_controller|refresh_timer[9]~30_combout ),
	.cout(\SDRAM_controller|refresh_timer[9]~31 ));
// synopsys translate_off
defparam \SDRAM_controller|refresh_timer[9]~30 .lut_mask = 16'h3C3F;
defparam \SDRAM_controller|refresh_timer[9]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y11_N21
dffeas \SDRAM_controller|refresh_timer[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|refresh_timer[9]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SDRAM_controller|refresh_timer[0]~17_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|refresh_timer [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|refresh_timer[9] .is_wysiwyg = "true";
defparam \SDRAM_controller|refresh_timer[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N22
cycloneive_lcell_comb \SDRAM_controller|refresh_timer[10]~32 (
// Equation(s):
// \SDRAM_controller|refresh_timer[10]~32_combout  = \SDRAM_controller|refresh_timer [10] $ (!\SDRAM_controller|refresh_timer[9]~31 )

	.dataa(\SDRAM_controller|refresh_timer [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\SDRAM_controller|refresh_timer[9]~31 ),
	.combout(\SDRAM_controller|refresh_timer[10]~32_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|refresh_timer[10]~32 .lut_mask = 16'hA5A5;
defparam \SDRAM_controller|refresh_timer[10]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y11_N23
dffeas \SDRAM_controller|refresh_timer[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|refresh_timer[10]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SDRAM_controller|refresh_timer[0]~17_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|refresh_timer [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|refresh_timer[10] .is_wysiwyg = "true";
defparam \SDRAM_controller|refresh_timer[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N26
cycloneive_lcell_comb \SDRAM_controller|Equal0~2 (
// Equation(s):
// \SDRAM_controller|Equal0~2_combout  = (\SDRAM_controller|refresh_timer [8]) # ((\SDRAM_controller|refresh_timer [9]) # (!\SDRAM_controller|refresh_timer [10]))

	.dataa(gnd),
	.datab(\SDRAM_controller|refresh_timer [8]),
	.datac(\SDRAM_controller|refresh_timer [10]),
	.datad(\SDRAM_controller|refresh_timer [9]),
	.cin(gnd),
	.combout(\SDRAM_controller|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Equal0~2 .lut_mask = 16'hFFCF;
defparam \SDRAM_controller|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N24
cycloneive_lcell_comb \SDRAM_controller|Equal0~1 (
// Equation(s):
// \SDRAM_controller|Equal0~1_combout  = (\SDRAM_controller|refresh_timer [5]) # (((\SDRAM_controller|refresh_timer [6]) # (!\SDRAM_controller|refresh_timer [4])) # (!\SDRAM_controller|refresh_timer [7]))

	.dataa(\SDRAM_controller|refresh_timer [5]),
	.datab(\SDRAM_controller|refresh_timer [7]),
	.datac(\SDRAM_controller|refresh_timer [6]),
	.datad(\SDRAM_controller|refresh_timer [4]),
	.cin(gnd),
	.combout(\SDRAM_controller|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Equal0~1 .lut_mask = 16'hFBFF;
defparam \SDRAM_controller|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N30
cycloneive_lcell_comb \SDRAM_controller|refresh_timer[0]~17 (
// Equation(s):
// \SDRAM_controller|refresh_timer[0]~17_combout  = ((!\SDRAM_controller|Equal0~0_combout  & (!\SDRAM_controller|Equal0~2_combout  & !\SDRAM_controller|Equal0~1_combout ))) # (!\rst~q )

	.dataa(\rst~q ),
	.datab(\SDRAM_controller|Equal0~0_combout ),
	.datac(\SDRAM_controller|Equal0~2_combout ),
	.datad(\SDRAM_controller|Equal0~1_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|refresh_timer[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|refresh_timer[0]~17 .lut_mask = 16'h5557;
defparam \SDRAM_controller|refresh_timer[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y11_N3
dffeas \SDRAM_controller|refresh_timer[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|refresh_timer[0]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SDRAM_controller|refresh_timer[0]~17_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|refresh_timer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|refresh_timer[0] .is_wysiwyg = "true";
defparam \SDRAM_controller|refresh_timer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N4
cycloneive_lcell_comb \SDRAM_controller|refresh_timer[1]~13 (
// Equation(s):
// \SDRAM_controller|refresh_timer[1]~13_combout  = (\SDRAM_controller|refresh_timer [1] & (!\SDRAM_controller|refresh_timer[0]~12 )) # (!\SDRAM_controller|refresh_timer [1] & ((\SDRAM_controller|refresh_timer[0]~12 ) # (GND)))
// \SDRAM_controller|refresh_timer[1]~14  = CARRY((!\SDRAM_controller|refresh_timer[0]~12 ) # (!\SDRAM_controller|refresh_timer [1]))

	.dataa(gnd),
	.datab(\SDRAM_controller|refresh_timer [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|refresh_timer[0]~12 ),
	.combout(\SDRAM_controller|refresh_timer[1]~13_combout ),
	.cout(\SDRAM_controller|refresh_timer[1]~14 ));
// synopsys translate_off
defparam \SDRAM_controller|refresh_timer[1]~13 .lut_mask = 16'h3C3F;
defparam \SDRAM_controller|refresh_timer[1]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y11_N5
dffeas \SDRAM_controller|refresh_timer[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|refresh_timer[1]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SDRAM_controller|refresh_timer[0]~17_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|refresh_timer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|refresh_timer[1] .is_wysiwyg = "true";
defparam \SDRAM_controller|refresh_timer[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y11_N7
dffeas \SDRAM_controller|refresh_timer[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|refresh_timer[2]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SDRAM_controller|refresh_timer[0]~17_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|refresh_timer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|refresh_timer[2] .is_wysiwyg = "true";
defparam \SDRAM_controller|refresh_timer[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N0
cycloneive_lcell_comb \SDRAM_controller|Equal0~0 (
// Equation(s):
// \SDRAM_controller|Equal0~0_combout  = (\SDRAM_controller|refresh_timer [2]) # (((\SDRAM_controller|refresh_timer [3]) # (!\SDRAM_controller|refresh_timer [0])) # (!\SDRAM_controller|refresh_timer [1]))

	.dataa(\SDRAM_controller|refresh_timer [2]),
	.datab(\SDRAM_controller|refresh_timer [1]),
	.datac(\SDRAM_controller|refresh_timer [3]),
	.datad(\SDRAM_controller|refresh_timer [0]),
	.cin(gnd),
	.combout(\SDRAM_controller|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Equal0~0 .lut_mask = 16'hFBFF;
defparam \SDRAM_controller|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N28
cycloneive_lcell_comb \SDRAM_controller|Equal0~3 (
// Equation(s):
// \SDRAM_controller|Equal0~3_combout  = (\SDRAM_controller|Equal0~0_combout ) # ((\SDRAM_controller|Equal0~2_combout ) # (\SDRAM_controller|Equal0~1_combout ))

	.dataa(gnd),
	.datab(\SDRAM_controller|Equal0~0_combout ),
	.datac(\SDRAM_controller|Equal0~2_combout ),
	.datad(\SDRAM_controller|Equal0~1_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Equal0~3 .lut_mask = 16'hFFFC;
defparam \SDRAM_controller|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N0
cycloneive_lcell_comb \SDRAM_controller|refresh_flag~1 (
// Equation(s):
// \SDRAM_controller|refresh_flag~1_combout  = (\SDRAM_controller|refresh_flag~0_combout  & (!\SDRAM_controller|init_refresh_count[2]~0_combout  & ((\SDRAM_controller|refresh_flag~q ) # (!\SDRAM_controller|Equal0~3_combout )))) # 
// (!\SDRAM_controller|refresh_flag~0_combout  & (((\SDRAM_controller|refresh_flag~q )) # (!\SDRAM_controller|Equal0~3_combout )))

	.dataa(\SDRAM_controller|refresh_flag~0_combout ),
	.datab(\SDRAM_controller|Equal0~3_combout ),
	.datac(\SDRAM_controller|refresh_flag~q ),
	.datad(\SDRAM_controller|init_refresh_count[2]~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|refresh_flag~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|refresh_flag~1 .lut_mask = 16'h51F3;
defparam \SDRAM_controller|refresh_flag~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N1
dffeas \SDRAM_controller|refresh_flag (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|refresh_flag~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\rst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|refresh_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|refresh_flag .is_wysiwyg = "true";
defparam \SDRAM_controller|refresh_flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N12
cycloneive_lcell_comb \SDRAM_controller|init_address[0]~21 (
// Equation(s):
// \SDRAM_controller|init_address[0]~21_combout  = \SDRAM_controller|init_address [0] $ (VCC)
// \SDRAM_controller|init_address[0]~22  = CARRY(\SDRAM_controller|init_address [0])

	.dataa(\SDRAM_controller|init_address [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SDRAM_controller|init_address[0]~21_combout ),
	.cout(\SDRAM_controller|init_address[0]~22 ));
// synopsys translate_off
defparam \SDRAM_controller|init_address[0]~21 .lut_mask = 16'h55AA;
defparam \SDRAM_controller|init_address[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N16
cycloneive_lcell_comb \SDRAM_controller|init_address[2]~26 (
// Equation(s):
// \SDRAM_controller|init_address[2]~26_combout  = (\SDRAM_controller|init_address [2] & (\SDRAM_controller|init_address[1]~25  $ (GND))) # (!\SDRAM_controller|init_address [2] & (!\SDRAM_controller|init_address[1]~25  & VCC))
// \SDRAM_controller|init_address[2]~27  = CARRY((\SDRAM_controller|init_address [2] & !\SDRAM_controller|init_address[1]~25 ))

	.dataa(gnd),
	.datab(\SDRAM_controller|init_address [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|init_address[1]~25 ),
	.combout(\SDRAM_controller|init_address[2]~26_combout ),
	.cout(\SDRAM_controller|init_address[2]~27 ));
// synopsys translate_off
defparam \SDRAM_controller|init_address[2]~26 .lut_mask = 16'hC30C;
defparam \SDRAM_controller|init_address[2]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N18
cycloneive_lcell_comb \SDRAM_controller|init_address[3]~28 (
// Equation(s):
// \SDRAM_controller|init_address[3]~28_combout  = (\SDRAM_controller|init_address [3] & (!\SDRAM_controller|init_address[2]~27 )) # (!\SDRAM_controller|init_address [3] & ((\SDRAM_controller|init_address[2]~27 ) # (GND)))
// \SDRAM_controller|init_address[3]~29  = CARRY((!\SDRAM_controller|init_address[2]~27 ) # (!\SDRAM_controller|init_address [3]))

	.dataa(gnd),
	.datab(\SDRAM_controller|init_address [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|init_address[2]~27 ),
	.combout(\SDRAM_controller|init_address[3]~28_combout ),
	.cout(\SDRAM_controller|init_address[3]~29 ));
// synopsys translate_off
defparam \SDRAM_controller|init_address[3]~28 .lut_mask = 16'h3C3F;
defparam \SDRAM_controller|init_address[3]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y13_N19
dffeas \SDRAM_controller|init_address[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|init_address[3]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(\SDRAM_controller|init_address[20]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_address[3] .is_wysiwyg = "true";
defparam \SDRAM_controller|init_address[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N20
cycloneive_lcell_comb \SDRAM_controller|init_address[4]~30 (
// Equation(s):
// \SDRAM_controller|init_address[4]~30_combout  = (\SDRAM_controller|init_address [4] & (\SDRAM_controller|init_address[3]~29  $ (GND))) # (!\SDRAM_controller|init_address [4] & (!\SDRAM_controller|init_address[3]~29  & VCC))
// \SDRAM_controller|init_address[4]~31  = CARRY((\SDRAM_controller|init_address [4] & !\SDRAM_controller|init_address[3]~29 ))

	.dataa(gnd),
	.datab(\SDRAM_controller|init_address [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|init_address[3]~29 ),
	.combout(\SDRAM_controller|init_address[4]~30_combout ),
	.cout(\SDRAM_controller|init_address[4]~31 ));
// synopsys translate_off
defparam \SDRAM_controller|init_address[4]~30 .lut_mask = 16'hC30C;
defparam \SDRAM_controller|init_address[4]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y13_N21
dffeas \SDRAM_controller|init_address[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|init_address[4]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(\SDRAM_controller|init_address[20]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_address[4] .is_wysiwyg = "true";
defparam \SDRAM_controller|init_address[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N22
cycloneive_lcell_comb \SDRAM_controller|init_address[5]~32 (
// Equation(s):
// \SDRAM_controller|init_address[5]~32_combout  = (\SDRAM_controller|init_address [5] & (!\SDRAM_controller|init_address[4]~31 )) # (!\SDRAM_controller|init_address [5] & ((\SDRAM_controller|init_address[4]~31 ) # (GND)))
// \SDRAM_controller|init_address[5]~33  = CARRY((!\SDRAM_controller|init_address[4]~31 ) # (!\SDRAM_controller|init_address [5]))

	.dataa(\SDRAM_controller|init_address [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|init_address[4]~31 ),
	.combout(\SDRAM_controller|init_address[5]~32_combout ),
	.cout(\SDRAM_controller|init_address[5]~33 ));
// synopsys translate_off
defparam \SDRAM_controller|init_address[5]~32 .lut_mask = 16'h5A5F;
defparam \SDRAM_controller|init_address[5]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y13_N23
dffeas \SDRAM_controller|init_address[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|init_address[5]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(\SDRAM_controller|init_address[20]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_address[5] .is_wysiwyg = "true";
defparam \SDRAM_controller|init_address[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N24
cycloneive_lcell_comb \SDRAM_controller|init_address[6]~34 (
// Equation(s):
// \SDRAM_controller|init_address[6]~34_combout  = (\SDRAM_controller|init_address [6] & (\SDRAM_controller|init_address[5]~33  $ (GND))) # (!\SDRAM_controller|init_address [6] & (!\SDRAM_controller|init_address[5]~33  & VCC))
// \SDRAM_controller|init_address[6]~35  = CARRY((\SDRAM_controller|init_address [6] & !\SDRAM_controller|init_address[5]~33 ))

	.dataa(gnd),
	.datab(\SDRAM_controller|init_address [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|init_address[5]~33 ),
	.combout(\SDRAM_controller|init_address[6]~34_combout ),
	.cout(\SDRAM_controller|init_address[6]~35 ));
// synopsys translate_off
defparam \SDRAM_controller|init_address[6]~34 .lut_mask = 16'hC30C;
defparam \SDRAM_controller|init_address[6]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y13_N25
dffeas \SDRAM_controller|init_address[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|init_address[6]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(\SDRAM_controller|init_address[20]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_address [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_address[6] .is_wysiwyg = "true";
defparam \SDRAM_controller|init_address[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N26
cycloneive_lcell_comb \SDRAM_controller|init_address[7]~36 (
// Equation(s):
// \SDRAM_controller|init_address[7]~36_combout  = (\SDRAM_controller|init_address [7] & (!\SDRAM_controller|init_address[6]~35 )) # (!\SDRAM_controller|init_address [7] & ((\SDRAM_controller|init_address[6]~35 ) # (GND)))
// \SDRAM_controller|init_address[7]~37  = CARRY((!\SDRAM_controller|init_address[6]~35 ) # (!\SDRAM_controller|init_address [7]))

	.dataa(\SDRAM_controller|init_address [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|init_address[6]~35 ),
	.combout(\SDRAM_controller|init_address[7]~36_combout ),
	.cout(\SDRAM_controller|init_address[7]~37 ));
// synopsys translate_off
defparam \SDRAM_controller|init_address[7]~36 .lut_mask = 16'h5A5F;
defparam \SDRAM_controller|init_address[7]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y13_N27
dffeas \SDRAM_controller|init_address[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|init_address[7]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(\SDRAM_controller|init_address[20]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_address [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_address[7] .is_wysiwyg = "true";
defparam \SDRAM_controller|init_address[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N10
cycloneive_lcell_comb \SDRAM_controller|WideOr0~1 (
// Equation(s):
// \SDRAM_controller|WideOr0~1_combout  = (((!\SDRAM_controller|init_address [4]) # (!\SDRAM_controller|init_address [5])) # (!\SDRAM_controller|init_address [6])) # (!\SDRAM_controller|init_address [7])

	.dataa(\SDRAM_controller|init_address [7]),
	.datab(\SDRAM_controller|init_address [6]),
	.datac(\SDRAM_controller|init_address [5]),
	.datad(\SDRAM_controller|init_address [4]),
	.cin(gnd),
	.combout(\SDRAM_controller|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|WideOr0~1 .lut_mask = 16'h7FFF;
defparam \SDRAM_controller|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N28
cycloneive_lcell_comb \SDRAM_controller|init_address[8]~38 (
// Equation(s):
// \SDRAM_controller|init_address[8]~38_combout  = (\SDRAM_controller|init_address [8] & (\SDRAM_controller|init_address[7]~37  $ (GND))) # (!\SDRAM_controller|init_address [8] & (!\SDRAM_controller|init_address[7]~37  & VCC))
// \SDRAM_controller|init_address[8]~39  = CARRY((\SDRAM_controller|init_address [8] & !\SDRAM_controller|init_address[7]~37 ))

	.dataa(gnd),
	.datab(\SDRAM_controller|init_address [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|init_address[7]~37 ),
	.combout(\SDRAM_controller|init_address[8]~38_combout ),
	.cout(\SDRAM_controller|init_address[8]~39 ));
// synopsys translate_off
defparam \SDRAM_controller|init_address[8]~38 .lut_mask = 16'hC30C;
defparam \SDRAM_controller|init_address[8]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y13_N29
dffeas \SDRAM_controller|init_address[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|init_address[8]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(\SDRAM_controller|init_address[20]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_address [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_address[8] .is_wysiwyg = "true";
defparam \SDRAM_controller|init_address[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N30
cycloneive_lcell_comb \SDRAM_controller|init_address[9]~40 (
// Equation(s):
// \SDRAM_controller|init_address[9]~40_combout  = (\SDRAM_controller|init_address [9] & (!\SDRAM_controller|init_address[8]~39 )) # (!\SDRAM_controller|init_address [9] & ((\SDRAM_controller|init_address[8]~39 ) # (GND)))
// \SDRAM_controller|init_address[9]~41  = CARRY((!\SDRAM_controller|init_address[8]~39 ) # (!\SDRAM_controller|init_address [9]))

	.dataa(\SDRAM_controller|init_address [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|init_address[8]~39 ),
	.combout(\SDRAM_controller|init_address[9]~40_combout ),
	.cout(\SDRAM_controller|init_address[9]~41 ));
// synopsys translate_off
defparam \SDRAM_controller|init_address[9]~40 .lut_mask = 16'h5A5F;
defparam \SDRAM_controller|init_address[9]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y13_N31
dffeas \SDRAM_controller|init_address[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|init_address[9]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(\SDRAM_controller|init_address[20]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_address [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_address[9] .is_wysiwyg = "true";
defparam \SDRAM_controller|init_address[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N0
cycloneive_lcell_comb \SDRAM_controller|init_address[10]~42 (
// Equation(s):
// \SDRAM_controller|init_address[10]~42_combout  = (\SDRAM_controller|init_address [10] & (\SDRAM_controller|init_address[9]~41  $ (GND))) # (!\SDRAM_controller|init_address [10] & (!\SDRAM_controller|init_address[9]~41  & VCC))
// \SDRAM_controller|init_address[10]~43  = CARRY((\SDRAM_controller|init_address [10] & !\SDRAM_controller|init_address[9]~41 ))

	.dataa(gnd),
	.datab(\SDRAM_controller|init_address [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|init_address[9]~41 ),
	.combout(\SDRAM_controller|init_address[10]~42_combout ),
	.cout(\SDRAM_controller|init_address[10]~43 ));
// synopsys translate_off
defparam \SDRAM_controller|init_address[10]~42 .lut_mask = 16'hC30C;
defparam \SDRAM_controller|init_address[10]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y12_N1
dffeas \SDRAM_controller|init_address[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|init_address[10]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(\SDRAM_controller|init_address[20]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_address [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_address[10] .is_wysiwyg = "true";
defparam \SDRAM_controller|init_address[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N2
cycloneive_lcell_comb \SDRAM_controller|init_address[11]~44 (
// Equation(s):
// \SDRAM_controller|init_address[11]~44_combout  = (\SDRAM_controller|init_address [11] & (!\SDRAM_controller|init_address[10]~43 )) # (!\SDRAM_controller|init_address [11] & ((\SDRAM_controller|init_address[10]~43 ) # (GND)))
// \SDRAM_controller|init_address[11]~45  = CARRY((!\SDRAM_controller|init_address[10]~43 ) # (!\SDRAM_controller|init_address [11]))

	.dataa(gnd),
	.datab(\SDRAM_controller|init_address [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|init_address[10]~43 ),
	.combout(\SDRAM_controller|init_address[11]~44_combout ),
	.cout(\SDRAM_controller|init_address[11]~45 ));
// synopsys translate_off
defparam \SDRAM_controller|init_address[11]~44 .lut_mask = 16'h3C3F;
defparam \SDRAM_controller|init_address[11]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y12_N3
dffeas \SDRAM_controller|init_address[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|init_address[11]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(\SDRAM_controller|init_address[20]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_address [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_address[11] .is_wysiwyg = "true";
defparam \SDRAM_controller|init_address[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N4
cycloneive_lcell_comb \SDRAM_controller|WideOr0~2 (
// Equation(s):
// \SDRAM_controller|WideOr0~2_combout  = (((!\SDRAM_controller|init_address [8]) # (!\SDRAM_controller|init_address [9])) # (!\SDRAM_controller|init_address [10])) # (!\SDRAM_controller|init_address [11])

	.dataa(\SDRAM_controller|init_address [11]),
	.datab(\SDRAM_controller|init_address [10]),
	.datac(\SDRAM_controller|init_address [9]),
	.datad(\SDRAM_controller|init_address [8]),
	.cin(gnd),
	.combout(\SDRAM_controller|WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|WideOr0~2 .lut_mask = 16'h7FFF;
defparam \SDRAM_controller|WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N8
cycloneive_lcell_comb \SDRAM_controller|WideOr0~0 (
// Equation(s):
// \SDRAM_controller|WideOr0~0_combout  = (((!\SDRAM_controller|init_address [2]) # (!\SDRAM_controller|init_address [1])) # (!\SDRAM_controller|init_address [3])) # (!\SDRAM_controller|init_address [0])

	.dataa(\SDRAM_controller|init_address [0]),
	.datab(\SDRAM_controller|init_address [3]),
	.datac(\SDRAM_controller|init_address [1]),
	.datad(\SDRAM_controller|init_address [2]),
	.cin(gnd),
	.combout(\SDRAM_controller|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|WideOr0~0 .lut_mask = 16'h7FFF;
defparam \SDRAM_controller|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N4
cycloneive_lcell_comb \SDRAM_controller|init_address[12]~46 (
// Equation(s):
// \SDRAM_controller|init_address[12]~46_combout  = (\SDRAM_controller|init_address [12] & (\SDRAM_controller|init_address[11]~45  $ (GND))) # (!\SDRAM_controller|init_address [12] & (!\SDRAM_controller|init_address[11]~45  & VCC))
// \SDRAM_controller|init_address[12]~47  = CARRY((\SDRAM_controller|init_address [12] & !\SDRAM_controller|init_address[11]~45 ))

	.dataa(gnd),
	.datab(\SDRAM_controller|init_address [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|init_address[11]~45 ),
	.combout(\SDRAM_controller|init_address[12]~46_combout ),
	.cout(\SDRAM_controller|init_address[12]~47 ));
// synopsys translate_off
defparam \SDRAM_controller|init_address[12]~46 .lut_mask = 16'hC30C;
defparam \SDRAM_controller|init_address[12]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y12_N5
dffeas \SDRAM_controller|init_address[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|init_address[12]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(\SDRAM_controller|init_address[20]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_address [12]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_address[12] .is_wysiwyg = "true";
defparam \SDRAM_controller|init_address[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N6
cycloneive_lcell_comb \SDRAM_controller|init_address[13]~48 (
// Equation(s):
// \SDRAM_controller|init_address[13]~48_combout  = (\SDRAM_controller|init_address [13] & (!\SDRAM_controller|init_address[12]~47 )) # (!\SDRAM_controller|init_address [13] & ((\SDRAM_controller|init_address[12]~47 ) # (GND)))
// \SDRAM_controller|init_address[13]~49  = CARRY((!\SDRAM_controller|init_address[12]~47 ) # (!\SDRAM_controller|init_address [13]))

	.dataa(\SDRAM_controller|init_address [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|init_address[12]~47 ),
	.combout(\SDRAM_controller|init_address[13]~48_combout ),
	.cout(\SDRAM_controller|init_address[13]~49 ));
// synopsys translate_off
defparam \SDRAM_controller|init_address[13]~48 .lut_mask = 16'h5A5F;
defparam \SDRAM_controller|init_address[13]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y12_N7
dffeas \SDRAM_controller|init_address[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|init_address[13]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(\SDRAM_controller|init_address[20]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_address [13]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_address[13] .is_wysiwyg = "true";
defparam \SDRAM_controller|init_address[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N8
cycloneive_lcell_comb \SDRAM_controller|init_address[14]~50 (
// Equation(s):
// \SDRAM_controller|init_address[14]~50_combout  = (\SDRAM_controller|init_address [14] & (\SDRAM_controller|init_address[13]~49  $ (GND))) # (!\SDRAM_controller|init_address [14] & (!\SDRAM_controller|init_address[13]~49  & VCC))
// \SDRAM_controller|init_address[14]~51  = CARRY((\SDRAM_controller|init_address [14] & !\SDRAM_controller|init_address[13]~49 ))

	.dataa(gnd),
	.datab(\SDRAM_controller|init_address [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|init_address[13]~49 ),
	.combout(\SDRAM_controller|init_address[14]~50_combout ),
	.cout(\SDRAM_controller|init_address[14]~51 ));
// synopsys translate_off
defparam \SDRAM_controller|init_address[14]~50 .lut_mask = 16'hC30C;
defparam \SDRAM_controller|init_address[14]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y12_N9
dffeas \SDRAM_controller|init_address[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|init_address[14]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(\SDRAM_controller|init_address[20]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_address [14]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_address[14] .is_wysiwyg = "true";
defparam \SDRAM_controller|init_address[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N10
cycloneive_lcell_comb \SDRAM_controller|init_address[15]~52 (
// Equation(s):
// \SDRAM_controller|init_address[15]~52_combout  = (\SDRAM_controller|init_address [15] & (!\SDRAM_controller|init_address[14]~51 )) # (!\SDRAM_controller|init_address [15] & ((\SDRAM_controller|init_address[14]~51 ) # (GND)))
// \SDRAM_controller|init_address[15]~53  = CARRY((!\SDRAM_controller|init_address[14]~51 ) # (!\SDRAM_controller|init_address [15]))

	.dataa(\SDRAM_controller|init_address [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|init_address[14]~51 ),
	.combout(\SDRAM_controller|init_address[15]~52_combout ),
	.cout(\SDRAM_controller|init_address[15]~53 ));
// synopsys translate_off
defparam \SDRAM_controller|init_address[15]~52 .lut_mask = 16'h5A5F;
defparam \SDRAM_controller|init_address[15]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y12_N11
dffeas \SDRAM_controller|init_address[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|init_address[15]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(\SDRAM_controller|init_address[20]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_address [15]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_address[15] .is_wysiwyg = "true";
defparam \SDRAM_controller|init_address[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N24
cycloneive_lcell_comb \SDRAM_controller|WideOr0~3 (
// Equation(s):
// \SDRAM_controller|WideOr0~3_combout  = (\SDRAM_controller|init_address [15]) # (((\SDRAM_controller|init_address [14]) # (\SDRAM_controller|init_address [13])) # (!\SDRAM_controller|init_address [12]))

	.dataa(\SDRAM_controller|init_address [15]),
	.datab(\SDRAM_controller|init_address [12]),
	.datac(\SDRAM_controller|init_address [14]),
	.datad(\SDRAM_controller|init_address [13]),
	.cin(gnd),
	.combout(\SDRAM_controller|WideOr0~3_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|WideOr0~3 .lut_mask = 16'hFFFB;
defparam \SDRAM_controller|WideOr0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N6
cycloneive_lcell_comb \SDRAM_controller|WideOr0~4 (
// Equation(s):
// \SDRAM_controller|WideOr0~4_combout  = (\SDRAM_controller|WideOr0~1_combout ) # ((\SDRAM_controller|WideOr0~2_combout ) # ((\SDRAM_controller|WideOr0~0_combout ) # (\SDRAM_controller|WideOr0~3_combout )))

	.dataa(\SDRAM_controller|WideOr0~1_combout ),
	.datab(\SDRAM_controller|WideOr0~2_combout ),
	.datac(\SDRAM_controller|WideOr0~0_combout ),
	.datad(\SDRAM_controller|WideOr0~3_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|WideOr0~4_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|WideOr0~4 .lut_mask = 16'hFFFE;
defparam \SDRAM_controller|WideOr0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N12
cycloneive_lcell_comb \SDRAM_controller|init_address[16]~54 (
// Equation(s):
// \SDRAM_controller|init_address[16]~54_combout  = (\SDRAM_controller|init_address [16] & (\SDRAM_controller|init_address[15]~53  $ (GND))) # (!\SDRAM_controller|init_address [16] & (!\SDRAM_controller|init_address[15]~53  & VCC))
// \SDRAM_controller|init_address[16]~55  = CARRY((\SDRAM_controller|init_address [16] & !\SDRAM_controller|init_address[15]~53 ))

	.dataa(\SDRAM_controller|init_address [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|init_address[15]~53 ),
	.combout(\SDRAM_controller|init_address[16]~54_combout ),
	.cout(\SDRAM_controller|init_address[16]~55 ));
// synopsys translate_off
defparam \SDRAM_controller|init_address[16]~54 .lut_mask = 16'hA50A;
defparam \SDRAM_controller|init_address[16]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y12_N13
dffeas \SDRAM_controller|init_address[16] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|init_address[16]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(\SDRAM_controller|init_address[20]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_address [16]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_address[16] .is_wysiwyg = "true";
defparam \SDRAM_controller|init_address[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N14
cycloneive_lcell_comb \SDRAM_controller|init_address[17]~56 (
// Equation(s):
// \SDRAM_controller|init_address[17]~56_combout  = (\SDRAM_controller|init_address [17] & (!\SDRAM_controller|init_address[16]~55 )) # (!\SDRAM_controller|init_address [17] & ((\SDRAM_controller|init_address[16]~55 ) # (GND)))
// \SDRAM_controller|init_address[17]~57  = CARRY((!\SDRAM_controller|init_address[16]~55 ) # (!\SDRAM_controller|init_address [17]))

	.dataa(gnd),
	.datab(\SDRAM_controller|init_address [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|init_address[16]~55 ),
	.combout(\SDRAM_controller|init_address[17]~56_combout ),
	.cout(\SDRAM_controller|init_address[17]~57 ));
// synopsys translate_off
defparam \SDRAM_controller|init_address[17]~56 .lut_mask = 16'h3C3F;
defparam \SDRAM_controller|init_address[17]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y12_N15
dffeas \SDRAM_controller|init_address[17] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|init_address[17]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(\SDRAM_controller|init_address[20]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_address [17]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_address[17] .is_wysiwyg = "true";
defparam \SDRAM_controller|init_address[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N16
cycloneive_lcell_comb \SDRAM_controller|init_address[18]~58 (
// Equation(s):
// \SDRAM_controller|init_address[18]~58_combout  = (\SDRAM_controller|init_address [18] & (\SDRAM_controller|init_address[17]~57  $ (GND))) # (!\SDRAM_controller|init_address [18] & (!\SDRAM_controller|init_address[17]~57  & VCC))
// \SDRAM_controller|init_address[18]~59  = CARRY((\SDRAM_controller|init_address [18] & !\SDRAM_controller|init_address[17]~57 ))

	.dataa(gnd),
	.datab(\SDRAM_controller|init_address [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|init_address[17]~57 ),
	.combout(\SDRAM_controller|init_address[18]~58_combout ),
	.cout(\SDRAM_controller|init_address[18]~59 ));
// synopsys translate_off
defparam \SDRAM_controller|init_address[18]~58 .lut_mask = 16'hC30C;
defparam \SDRAM_controller|init_address[18]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y12_N17
dffeas \SDRAM_controller|init_address[18] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|init_address[18]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(\SDRAM_controller|init_address[20]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_address [18]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_address[18] .is_wysiwyg = "true";
defparam \SDRAM_controller|init_address[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N18
cycloneive_lcell_comb \SDRAM_controller|init_address[19]~60 (
// Equation(s):
// \SDRAM_controller|init_address[19]~60_combout  = (\SDRAM_controller|init_address [19] & (!\SDRAM_controller|init_address[18]~59 )) # (!\SDRAM_controller|init_address [19] & ((\SDRAM_controller|init_address[18]~59 ) # (GND)))
// \SDRAM_controller|init_address[19]~61  = CARRY((!\SDRAM_controller|init_address[18]~59 ) # (!\SDRAM_controller|init_address [19]))

	.dataa(gnd),
	.datab(\SDRAM_controller|init_address [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|init_address[18]~59 ),
	.combout(\SDRAM_controller|init_address[19]~60_combout ),
	.cout(\SDRAM_controller|init_address[19]~61 ));
// synopsys translate_off
defparam \SDRAM_controller|init_address[19]~60 .lut_mask = 16'h3C3F;
defparam \SDRAM_controller|init_address[19]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y12_N19
dffeas \SDRAM_controller|init_address[19] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|init_address[19]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(\SDRAM_controller|init_address[20]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_address [19]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_address[19] .is_wysiwyg = "true";
defparam \SDRAM_controller|init_address[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N20
cycloneive_lcell_comb \SDRAM_controller|init_address[20]~62 (
// Equation(s):
// \SDRAM_controller|init_address[20]~62_combout  = \SDRAM_controller|init_address [20] $ (!\SDRAM_controller|init_address[19]~61 )

	.dataa(gnd),
	.datab(\SDRAM_controller|init_address [20]),
	.datac(gnd),
	.datad(gnd),
	.cin(\SDRAM_controller|init_address[19]~61 ),
	.combout(\SDRAM_controller|init_address[20]~62_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|init_address[20]~62 .lut_mask = 16'hC3C3;
defparam \SDRAM_controller|init_address[20]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y12_N21
dffeas \SDRAM_controller|init_address[20] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|init_address[20]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(\SDRAM_controller|init_address[20]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_address [20]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_address[20] .is_wysiwyg = "true";
defparam \SDRAM_controller|init_address[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N26
cycloneive_lcell_comb \SDRAM_controller|WideOr0~5 (
// Equation(s):
// \SDRAM_controller|WideOr0~5_combout  = (\SDRAM_controller|init_address [16]) # ((\SDRAM_controller|init_address [19]) # ((\SDRAM_controller|init_address [17]) # (\SDRAM_controller|init_address [18])))

	.dataa(\SDRAM_controller|init_address [16]),
	.datab(\SDRAM_controller|init_address [19]),
	.datac(\SDRAM_controller|init_address [17]),
	.datad(\SDRAM_controller|init_address [18]),
	.cin(gnd),
	.combout(\SDRAM_controller|WideOr0~5_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|WideOr0~5 .lut_mask = 16'hFFFE;
defparam \SDRAM_controller|WideOr0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N16
cycloneive_lcell_comb \SDRAM_controller|WideOr0 (
// Equation(s):
// \SDRAM_controller|WideOr0~combout  = (\SDRAM_controller|WideOr0~4_combout ) # ((\SDRAM_controller|init_address [20]) # (\SDRAM_controller|WideOr0~5_combout ))

	.dataa(\SDRAM_controller|WideOr0~4_combout ),
	.datab(\SDRAM_controller|init_address [20]),
	.datac(gnd),
	.datad(\SDRAM_controller|WideOr0~5_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|WideOr0~combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|WideOr0 .lut_mask = 16'hFFEE;
defparam \SDRAM_controller|WideOr0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N17
dffeas \SDRAM_controller|init_flag (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|WideOr0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\rst~q ),
	.ena(\SDRAM_controller|init_address[20]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_flag .is_wysiwyg = "true";
defparam \SDRAM_controller|init_flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N30
cycloneive_lcell_comb \SDRAM_controller|init_pending~0 (
// Equation(s):
// \SDRAM_controller|init_pending~0_combout  = (\SDRAM_controller|init_flag~q  & ((\SDRAM_controller|prev_init_ready~q ) # (!\ROM_ready~q )))

	.dataa(\SDRAM_controller|prev_init_ready~q ),
	.datab(\ROM_ready~q ),
	.datac(gnd),
	.datad(\SDRAM_controller|init_flag~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|init_pending~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|init_pending~0 .lut_mask = 16'hBB00;
defparam \SDRAM_controller|init_pending~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N2
cycloneive_lcell_comb \SDRAM_controller|Selector77~0 (
// Equation(s):
// \SDRAM_controller|Selector77~0_combout  = (\SDRAM_controller|fifo_pop~q  & (((!\SDRAM_controller|state.S_INIT_WRITE_DATA~q ) # (!\SDRAM_controller|WideAnd0~0_combout )))) # (!\SDRAM_controller|fifo_pop~q  & (\SDRAM_controller|state.S_INIT_ACTIVATE_NOP2~q  
// & ((!\SDRAM_controller|state.S_INIT_WRITE_DATA~q ))))

	.dataa(\SDRAM_controller|state.S_INIT_ACTIVATE_NOP2~q ),
	.datab(\SDRAM_controller|WideAnd0~0_combout ),
	.datac(\SDRAM_controller|fifo_pop~q ),
	.datad(\SDRAM_controller|state.S_INIT_WRITE_DATA~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector77~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector77~0 .lut_mask = 16'h30FA;
defparam \SDRAM_controller|Selector77~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y5_N3
dffeas \SDRAM_controller|fifo_pop (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector77~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|fifo_pop~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|fifo_pop .is_wysiwyg = "true";
defparam \SDRAM_controller|fifo_pop .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N6
cycloneive_lcell_comb \SDRAM_controller|init_fifo_inst|read_addr[0]~4 (
// Equation(s):
// \SDRAM_controller|init_fifo_inst|read_addr[0]~4_combout  = (\SDRAM_controller|init_fifo_inst|read_addr [0] & (\SDRAM_controller|fifo_pop~q  $ (VCC))) # (!\SDRAM_controller|init_fifo_inst|read_addr [0] & (\SDRAM_controller|fifo_pop~q  & VCC))
// \SDRAM_controller|init_fifo_inst|read_addr[0]~5  = CARRY((\SDRAM_controller|init_fifo_inst|read_addr [0] & \SDRAM_controller|fifo_pop~q ))

	.dataa(\SDRAM_controller|init_fifo_inst|read_addr [0]),
	.datab(\SDRAM_controller|fifo_pop~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SDRAM_controller|init_fifo_inst|read_addr[0]~4_combout ),
	.cout(\SDRAM_controller|init_fifo_inst|read_addr[0]~5 ));
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|read_addr[0]~4 .lut_mask = 16'h6688;
defparam \SDRAM_controller|init_fifo_inst|read_addr[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y5_N7
dffeas \SDRAM_controller|init_fifo_inst|read_addr[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|init_fifo_inst|read_addr[0]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_fifo_inst|read_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|read_addr[0] .is_wysiwyg = "true";
defparam \SDRAM_controller|init_fifo_inst|read_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N8
cycloneive_lcell_comb \SDRAM_controller|init_fifo_inst|read_addr[1]~6 (
// Equation(s):
// \SDRAM_controller|init_fifo_inst|read_addr[1]~6_combout  = (\SDRAM_controller|init_fifo_inst|read_addr [1] & (!\SDRAM_controller|init_fifo_inst|read_addr[0]~5 )) # (!\SDRAM_controller|init_fifo_inst|read_addr [1] & 
// ((\SDRAM_controller|init_fifo_inst|read_addr[0]~5 ) # (GND)))
// \SDRAM_controller|init_fifo_inst|read_addr[1]~7  = CARRY((!\SDRAM_controller|init_fifo_inst|read_addr[0]~5 ) # (!\SDRAM_controller|init_fifo_inst|read_addr [1]))

	.dataa(gnd),
	.datab(\SDRAM_controller|init_fifo_inst|read_addr [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|init_fifo_inst|read_addr[0]~5 ),
	.combout(\SDRAM_controller|init_fifo_inst|read_addr[1]~6_combout ),
	.cout(\SDRAM_controller|init_fifo_inst|read_addr[1]~7 ));
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|read_addr[1]~6 .lut_mask = 16'h3C3F;
defparam \SDRAM_controller|init_fifo_inst|read_addr[1]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y5_N9
dffeas \SDRAM_controller|init_fifo_inst|read_addr[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|init_fifo_inst|read_addr[1]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_fifo_inst|read_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|read_addr[1] .is_wysiwyg = "true";
defparam \SDRAM_controller|init_fifo_inst|read_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N26
cycloneive_lcell_comb \SDRAM_controller|init_fifo_inst|full~0 (
// Equation(s):
// \SDRAM_controller|init_fifo_inst|full~0_combout  = (\SDRAM_controller|init_fifo_inst|read_addr [1] & ((\SDRAM_controller|init_fifo_inst|read_addr [0] $ (\SDRAM_controller|init_address [0])) # (!\SDRAM_controller|init_address [1]))) # 
// (!\SDRAM_controller|init_fifo_inst|read_addr [1] & ((\SDRAM_controller|init_address [1]) # (\SDRAM_controller|init_fifo_inst|read_addr [0] $ (\SDRAM_controller|init_address [0]))))

	.dataa(\SDRAM_controller|init_fifo_inst|read_addr [1]),
	.datab(\SDRAM_controller|init_address [1]),
	.datac(\SDRAM_controller|init_fifo_inst|read_addr [0]),
	.datad(\SDRAM_controller|init_address [0]),
	.cin(gnd),
	.combout(\SDRAM_controller|init_fifo_inst|full~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|full~0 .lut_mask = 16'h6FF6;
defparam \SDRAM_controller|init_fifo_inst|full~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N22
cycloneive_lcell_comb \SDRAM_controller|init_pending~1 (
// Equation(s):
// \SDRAM_controller|init_pending~1_combout  = (\SDRAM_controller|init_pending~0_combout  & ((\SDRAM_controller|init_fifo_inst|full~1_combout ) # (\SDRAM_controller|init_fifo_inst|full~0_combout )))

	.dataa(\SDRAM_controller|init_pending~0_combout ),
	.datab(gnd),
	.datac(\SDRAM_controller|init_fifo_inst|full~1_combout ),
	.datad(\SDRAM_controller|init_fifo_inst|full~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|init_pending~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|init_pending~1 .lut_mask = 16'hAAA0;
defparam \SDRAM_controller|init_pending~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y5_N23
dffeas \SDRAM_controller|init_pending (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|init_pending~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_pending~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_pending .is_wysiwyg = "true";
defparam \SDRAM_controller|init_pending .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N24
cycloneive_lcell_comb \ROM_ready~feeder (
// Equation(s):
// \ROM_ready~feeder_combout  = \SDRAM_controller|init_pending~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_controller|init_pending~q ),
	.cin(gnd),
	.combout(\ROM_ready~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_ready~feeder .lut_mask = 16'hFF00;
defparam \ROM_ready~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N25
dffeas ROM_ready(
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ROM_ready~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam ROM_ready.is_wysiwyg = "true";
defparam ROM_ready.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N24
cycloneive_lcell_comb \SDRAM_controller|prev_init_ready~0 (
// Equation(s):
// \SDRAM_controller|prev_init_ready~0_combout  = (\rst~q  & \ROM_ready~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~q ),
	.datad(\ROM_ready~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|prev_init_ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|prev_init_ready~0 .lut_mask = 16'hF000;
defparam \SDRAM_controller|prev_init_ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N25
dffeas \SDRAM_controller|prev_init_ready (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|prev_init_ready~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|prev_init_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|prev_init_ready .is_wysiwyg = "true";
defparam \SDRAM_controller|prev_init_ready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N30
cycloneive_lcell_comb \SDRAM_controller|init_address[20]~23 (
// Equation(s):
// \SDRAM_controller|init_address[20]~23_combout  = ((!\SDRAM_controller|prev_init_ready~q  & \ROM_ready~q )) # (!\rst~q )

	.dataa(\rst~q ),
	.datab(\SDRAM_controller|prev_init_ready~q ),
	.datac(\ROM_ready~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|init_address[20]~23_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|init_address[20]~23 .lut_mask = 16'h7575;
defparam \SDRAM_controller|init_address[20]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N13
dffeas \SDRAM_controller|init_address[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|init_address[0]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(\SDRAM_controller|init_address[20]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_address[0] .is_wysiwyg = "true";
defparam \SDRAM_controller|init_address[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N14
cycloneive_lcell_comb \SDRAM_controller|init_address[1]~24 (
// Equation(s):
// \SDRAM_controller|init_address[1]~24_combout  = (\SDRAM_controller|init_address [1] & (!\SDRAM_controller|init_address[0]~22 )) # (!\SDRAM_controller|init_address [1] & ((\SDRAM_controller|init_address[0]~22 ) # (GND)))
// \SDRAM_controller|init_address[1]~25  = CARRY((!\SDRAM_controller|init_address[0]~22 ) # (!\SDRAM_controller|init_address [1]))

	.dataa(gnd),
	.datab(\SDRAM_controller|init_address [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|init_address[0]~22 ),
	.combout(\SDRAM_controller|init_address[1]~24_combout ),
	.cout(\SDRAM_controller|init_address[1]~25 ));
// synopsys translate_off
defparam \SDRAM_controller|init_address[1]~24 .lut_mask = 16'h3C3F;
defparam \SDRAM_controller|init_address[1]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y13_N15
dffeas \SDRAM_controller|init_address[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|init_address[1]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(\SDRAM_controller|init_address[20]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_address[1] .is_wysiwyg = "true";
defparam \SDRAM_controller|init_address[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N17
dffeas \SDRAM_controller|init_address[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|init_address[2]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(\SDRAM_controller|init_address[20]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_address[2] .is_wysiwyg = "true";
defparam \SDRAM_controller|init_address[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N10
cycloneive_lcell_comb \SDRAM_controller|init_fifo_inst|read_addr[2]~8 (
// Equation(s):
// \SDRAM_controller|init_fifo_inst|read_addr[2]~8_combout  = (\SDRAM_controller|init_fifo_inst|read_addr [2] & (\SDRAM_controller|init_fifo_inst|read_addr[1]~7  $ (GND))) # (!\SDRAM_controller|init_fifo_inst|read_addr [2] & 
// (!\SDRAM_controller|init_fifo_inst|read_addr[1]~7  & VCC))
// \SDRAM_controller|init_fifo_inst|read_addr[2]~9  = CARRY((\SDRAM_controller|init_fifo_inst|read_addr [2] & !\SDRAM_controller|init_fifo_inst|read_addr[1]~7 ))

	.dataa(\SDRAM_controller|init_fifo_inst|read_addr [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|init_fifo_inst|read_addr[1]~7 ),
	.combout(\SDRAM_controller|init_fifo_inst|read_addr[2]~8_combout ),
	.cout(\SDRAM_controller|init_fifo_inst|read_addr[2]~9 ));
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|read_addr[2]~8 .lut_mask = 16'hA50A;
defparam \SDRAM_controller|init_fifo_inst|read_addr[2]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y5_N11
dffeas \SDRAM_controller|init_fifo_inst|read_addr[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|init_fifo_inst|read_addr[2]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_fifo_inst|read_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|read_addr[2] .is_wysiwyg = "true";
defparam \SDRAM_controller|init_fifo_inst|read_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N12
cycloneive_lcell_comb \SDRAM_controller|init_fifo_inst|read_addr[3]~10 (
// Equation(s):
// \SDRAM_controller|init_fifo_inst|read_addr[3]~10_combout  = \SDRAM_controller|init_fifo_inst|read_addr [3] $ (\SDRAM_controller|init_fifo_inst|read_addr[2]~9 )

	.dataa(\SDRAM_controller|init_fifo_inst|read_addr [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\SDRAM_controller|init_fifo_inst|read_addr[2]~9 ),
	.combout(\SDRAM_controller|init_fifo_inst|read_addr[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|read_addr[3]~10 .lut_mask = 16'h5A5A;
defparam \SDRAM_controller|init_fifo_inst|read_addr[3]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y5_N13
dffeas \SDRAM_controller|init_fifo_inst|read_addr[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|init_fifo_inst|read_addr[3]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_fifo_inst|read_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|read_addr[3] .is_wysiwyg = "true";
defparam \SDRAM_controller|init_fifo_inst|read_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N8
cycloneive_lcell_comb \SDRAM_controller|init_fifo_inst|full~1 (
// Equation(s):
// \SDRAM_controller|init_fifo_inst|full~1_combout  = (\SDRAM_controller|init_address [2] & ((\SDRAM_controller|init_address [3] $ (!\SDRAM_controller|init_fifo_inst|read_addr [3])) # (!\SDRAM_controller|init_fifo_inst|read_addr [2]))) # 
// (!\SDRAM_controller|init_address [2] & ((\SDRAM_controller|init_fifo_inst|read_addr [2]) # (\SDRAM_controller|init_address [3] $ (!\SDRAM_controller|init_fifo_inst|read_addr [3]))))

	.dataa(\SDRAM_controller|init_address [2]),
	.datab(\SDRAM_controller|init_fifo_inst|read_addr [2]),
	.datac(\SDRAM_controller|init_address [3]),
	.datad(\SDRAM_controller|init_fifo_inst|read_addr [3]),
	.cin(gnd),
	.combout(\SDRAM_controller|init_fifo_inst|full~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|full~1 .lut_mask = 16'hF66F;
defparam \SDRAM_controller|init_fifo_inst|full~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N10
cycloneive_lcell_comb \SDRAM_controller|Selector37~0 (
// Equation(s):
// \SDRAM_controller|Selector37~0_combout  = (!\SDRAM_controller|refresh_flag~q  & (\SDRAM_controller|state.S_INIT_LOAD~q  & ((\SDRAM_controller|init_fifo_inst|full~1_combout ) # (\SDRAM_controller|init_fifo_inst|full~0_combout ))))

	.dataa(\SDRAM_controller|refresh_flag~q ),
	.datab(\SDRAM_controller|state.S_INIT_LOAD~q ),
	.datac(\SDRAM_controller|init_fifo_inst|full~1_combout ),
	.datad(\SDRAM_controller|init_fifo_inst|full~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector37~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector37~0 .lut_mask = 16'h4440;
defparam \SDRAM_controller|Selector37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N16
cycloneive_lcell_comb \SDRAM_controller|state~76 (
// Equation(s):
// \SDRAM_controller|state~76_combout  = (\SDRAM_controller|burst_count [0] & (\SDRAM_controller|burst_count [2] & (\SDRAM_controller|burst_count [1] & \SDRAM_controller|state.S_INIT_WRITE_DATA~q )))

	.dataa(\SDRAM_controller|burst_count [0]),
	.datab(\SDRAM_controller|burst_count [2]),
	.datac(\SDRAM_controller|burst_count [1]),
	.datad(\SDRAM_controller|state.S_INIT_WRITE_DATA~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|state~76_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~76 .lut_mask = 16'h8000;
defparam \SDRAM_controller|state~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N12
cycloneive_lcell_comb \SDRAM_controller|state~79 (
// Equation(s):
// \SDRAM_controller|state~79_combout  = (\rst~q  & ((\SDRAM_controller|state~76_combout ) # ((\SDRAM_controller|state.S_INIT_NOP1~q  & \SDRAM_controller|state~77_combout ))))

	.dataa(\SDRAM_controller|state~76_combout ),
	.datab(\rst~q ),
	.datac(\SDRAM_controller|state.S_INIT_NOP1~q ),
	.datad(\SDRAM_controller|state~77_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|state~79_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~79 .lut_mask = 16'hC888;
defparam \SDRAM_controller|state~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y4_N13
dffeas \SDRAM_controller|state.S_INIT_NOP1 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_INIT_NOP1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_INIT_NOP1 .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_INIT_NOP1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N10
cycloneive_lcell_comb \SDRAM_controller|state~85 (
// Equation(s):
// \SDRAM_controller|state~85_combout  = (\rst~q  & \SDRAM_controller|state.S_INIT_NOP1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~q ),
	.datad(\SDRAM_controller|state.S_INIT_NOP1~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|state~85_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~85 .lut_mask = 16'hF000;
defparam \SDRAM_controller|state~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y4_N11
dffeas \SDRAM_controller|state.S_INIT_NOP2 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_INIT_NOP2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_INIT_NOP2 .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_INIT_NOP2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N0
cycloneive_lcell_comb \SDRAM_controller|state~86 (
// Equation(s):
// \SDRAM_controller|state~86_combout  = (\rst~q  & \SDRAM_controller|state.S_INIT_NOP2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~q ),
	.datad(\SDRAM_controller|state.S_INIT_NOP2~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|state~86_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~86 .lut_mask = 16'hF000;
defparam \SDRAM_controller|state~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y4_N1
dffeas \SDRAM_controller|state.S_INIT_INC (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_INIT_INC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_INIT_INC .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_INIT_INC .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N4
cycloneive_lcell_comb \SDRAM_controller|init_done~0 (
// Equation(s):
// \SDRAM_controller|init_done~0_combout  = (\SDRAM_controller|init_done~q ) # ((!\SDRAM_controller|init_flag~q  & \SDRAM_controller|state.S_INIT_INC~q ))

	.dataa(\SDRAM_controller|init_flag~q ),
	.datab(gnd),
	.datac(\SDRAM_controller|init_done~q ),
	.datad(\SDRAM_controller|state.S_INIT_INC~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|init_done~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|init_done~0 .lut_mask = 16'hF5F0;
defparam \SDRAM_controller|init_done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y5_N5
dffeas \SDRAM_controller|init_done (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|init_done~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_done .is_wysiwyg = "true";
defparam \SDRAM_controller|init_done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N20
cycloneive_lcell_comb \SDRAM_controller|Selector37~1 (
// Equation(s):
// \SDRAM_controller|Selector37~1_combout  = (\SDRAM_controller|init_flag~q  & \SDRAM_controller|state.S_INIT_INC~q )

	.dataa(\SDRAM_controller|init_flag~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_controller|state.S_INIT_INC~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector37~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector37~1 .lut_mask = 16'hAA00;
defparam \SDRAM_controller|Selector37~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N16
cycloneive_lcell_comb \SDRAM_controller|Selector37~2 (
// Equation(s):
// \SDRAM_controller|Selector37~2_combout  = (\SDRAM_controller|Selector37~0_combout ) # ((\SDRAM_controller|Selector37~1_combout ) # ((\SDRAM_controller|init_refresh_count[2]~0_combout  & !\SDRAM_controller|init_done~q )))

	.dataa(\SDRAM_controller|Selector37~0_combout ),
	.datab(\SDRAM_controller|init_refresh_count[2]~0_combout ),
	.datac(\SDRAM_controller|init_done~q ),
	.datad(\SDRAM_controller|Selector37~1_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector37~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector37~2 .lut_mask = 16'hFFAE;
defparam \SDRAM_controller|Selector37~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y5_N17
dffeas \SDRAM_controller|state.S_INIT_LOAD (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector37~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_INIT_LOAD~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_INIT_LOAD .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_INIT_LOAD .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N0
cycloneive_lcell_comb \SDRAM_controller|state~89 (
// Equation(s):
// \SDRAM_controller|state~89_combout  = (!\SDRAM_controller|refresh_flag~q  & (\SDRAM_controller|state.S_INIT_LOAD~q  & (!\SDRAM_controller|init_fifo_inst|full~1_combout  & !\SDRAM_controller|init_fifo_inst|full~0_combout )))

	.dataa(\SDRAM_controller|refresh_flag~q ),
	.datab(\SDRAM_controller|state.S_INIT_LOAD~q ),
	.datac(\SDRAM_controller|init_fifo_inst|full~1_combout ),
	.datad(\SDRAM_controller|init_fifo_inst|full~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|state~89_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~89 .lut_mask = 16'h0004;
defparam \SDRAM_controller|state~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N14
cycloneive_lcell_comb \SDRAM_controller|state~90 (
// Equation(s):
// \SDRAM_controller|state~90_combout  = (\rst~q  & ((\SDRAM_controller|state~89_combout ) # ((\SDRAM_controller|state.S_INIT_ACTIVATE~q  & \SDRAM_controller|state~77_combout ))))

	.dataa(\SDRAM_controller|state~89_combout ),
	.datab(\rst~q ),
	.datac(\SDRAM_controller|state.S_INIT_ACTIVATE~q ),
	.datad(\SDRAM_controller|state~77_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|state~90_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~90 .lut_mask = 16'hC888;
defparam \SDRAM_controller|state~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y4_N15
dffeas \SDRAM_controller|state.S_INIT_ACTIVATE (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_INIT_ACTIVATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_INIT_ACTIVATE .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_INIT_ACTIVATE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N20
cycloneive_lcell_comb \SDRAM_controller|state~95 (
// Equation(s):
// \SDRAM_controller|state~95_combout  = (\rst~q  & \SDRAM_controller|state.S_INIT_ACTIVATE~q )

	.dataa(gnd),
	.datab(\rst~q ),
	.datac(\SDRAM_controller|state.S_INIT_ACTIVATE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|state~95_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~95 .lut_mask = 16'hC0C0;
defparam \SDRAM_controller|state~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y4_N21
dffeas \SDRAM_controller|state.S_INIT_ACTIVATE_NOP1 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~95_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_INIT_ACTIVATE_NOP1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_INIT_ACTIVATE_NOP1 .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_INIT_ACTIVATE_NOP1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N0
cycloneive_lcell_comb \SDRAM_controller|state~70 (
// Equation(s):
// \SDRAM_controller|state~70_combout  = (\SDRAM_controller|state.S_INIT_ACTIVATE_NOP1~q  & \rst~q )

	.dataa(gnd),
	.datab(\SDRAM_controller|state.S_INIT_ACTIVATE_NOP1~q ),
	.datac(\rst~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|state~70_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~70 .lut_mask = 16'hC0C0;
defparam \SDRAM_controller|state~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y4_N1
dffeas \SDRAM_controller|state.S_INIT_ACTIVATE_NOP2 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_INIT_ACTIVATE_NOP2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_INIT_ACTIVATE_NOP2 .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_INIT_ACTIVATE_NOP2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N30
cycloneive_lcell_comb \SDRAM_controller|state~97 (
// Equation(s):
// \SDRAM_controller|state~97_combout  = (\SDRAM_controller|state.S_INIT_ACTIVATE_NOP2~q  & \rst~q )

	.dataa(gnd),
	.datab(\SDRAM_controller|state.S_INIT_ACTIVATE_NOP2~q ),
	.datac(\rst~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|state~97_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~97 .lut_mask = 16'hC0C0;
defparam \SDRAM_controller|state~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y4_N31
dffeas \SDRAM_controller|state.S_INIT_WRITE (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~97_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_INIT_WRITE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_INIT_WRITE .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_INIT_WRITE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N24
cycloneive_lcell_comb \SDRAM_controller|Selector42~0 (
// Equation(s):
// \SDRAM_controller|Selector42~0_combout  = (\SDRAM_controller|state.S_INIT_WRITE~q ) # ((!\SDRAM_controller|WideAnd0~0_combout  & \SDRAM_controller|state.S_INIT_WRITE_DATA~q ))

	.dataa(\SDRAM_controller|state.S_INIT_WRITE~q ),
	.datab(\SDRAM_controller|WideAnd0~0_combout ),
	.datac(\SDRAM_controller|state.S_INIT_WRITE_DATA~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector42~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector42~0 .lut_mask = 16'hBABA;
defparam \SDRAM_controller|Selector42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y5_N25
dffeas \SDRAM_controller|state.S_INIT_WRITE_DATA (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector42~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_INIT_WRITE_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_INIT_WRITE_DATA .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_INIT_WRITE_DATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N4
cycloneive_lcell_comb \SDRAM_controller|Selector0~0 (
// Equation(s):
// \SDRAM_controller|Selector0~0_combout  = (!\SDRAM_controller|state.S_WRITE_DATA~q  & (!\SDRAM_controller|state.S_REFRESH_NOP~q  & !\SDRAM_controller|state.S_INIT_WRITE_DATA~q ))

	.dataa(\SDRAM_controller|state.S_WRITE_DATA~q ),
	.datab(gnd),
	.datac(\SDRAM_controller|state.S_REFRESH_NOP~q ),
	.datad(\SDRAM_controller|state.S_INIT_WRITE_DATA~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector0~0 .lut_mask = 16'h0005;
defparam \SDRAM_controller|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N6
cycloneive_lcell_comb \SDRAM_controller|WideOr39~2 (
// Equation(s):
// \SDRAM_controller|WideOr39~2_combout  = ((\SDRAM_controller|state.S_IDLE~q ) # ((\SDRAM_controller|state.S_READ_DATA~q ) # (\SDRAM_controller|state.S_INIT_LOAD~q ))) # (!\SDRAM_controller|Selector0~0_combout )

	.dataa(\SDRAM_controller|Selector0~0_combout ),
	.datab(\SDRAM_controller|state.S_IDLE~q ),
	.datac(\SDRAM_controller|state.S_READ_DATA~q ),
	.datad(\SDRAM_controller|state.S_INIT_LOAD~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|WideOr39~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|WideOr39~2 .lut_mask = 16'hFFFD;
defparam \SDRAM_controller|WideOr39~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N18
cycloneive_lcell_comb \SDRAM_controller|state~75 (
// Equation(s):
// \SDRAM_controller|state~75_combout  = (\SDRAM_controller|state.S_INIT_LOAD~q  & ((\SDRAM_controller|refresh_flag~q ) # ((!\SDRAM_controller|init_fifo_inst|full~1_combout  & !\SDRAM_controller|init_fifo_inst|full~0_combout ))))

	.dataa(\SDRAM_controller|refresh_flag~q ),
	.datab(\SDRAM_controller|state.S_INIT_LOAD~q ),
	.datac(\SDRAM_controller|init_fifo_inst|full~1_combout ),
	.datad(\SDRAM_controller|init_fifo_inst|full~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|state~75_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~75 .lut_mask = 16'h888C;
defparam \SDRAM_controller|state~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N24
cycloneive_lcell_comb \SDRAM_controller|state~72 (
// Equation(s):
// \SDRAM_controller|state~72_combout  = (\SDRAM_controller|state.S_IDLE~q  & ((\SDRAM_controller|req_flag~q ) # ((\arbiter_inst|memory_p1_req~q ) # (\SDRAM_controller|refresh_flag~q ))))

	.dataa(\SDRAM_controller|req_flag~q ),
	.datab(\SDRAM_controller|state.S_IDLE~q ),
	.datac(\arbiter_inst|memory_p1_req~q ),
	.datad(\SDRAM_controller|refresh_flag~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|state~72_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~72 .lut_mask = 16'hCCC8;
defparam \SDRAM_controller|state~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N14
cycloneive_lcell_comb \SDRAM_controller|state~73 (
// Equation(s):
// \SDRAM_controller|state~73_combout  = (\SDRAM_controller|burst_count [2] & (\SDRAM_controller|burst_count [1] & ((\SDRAM_controller|state.S_READ_DATA~q ) # (\SDRAM_controller|state.S_REFRESH_NOP~q ))))

	.dataa(\SDRAM_controller|burst_count [2]),
	.datab(\SDRAM_controller|state.S_READ_DATA~q ),
	.datac(\SDRAM_controller|burst_count [1]),
	.datad(\SDRAM_controller|state.S_REFRESH_NOP~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|state~73_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~73 .lut_mask = 16'hA080;
defparam \SDRAM_controller|state~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N30
cycloneive_lcell_comb \SDRAM_controller|state~74 (
// Equation(s):
// \SDRAM_controller|state~74_combout  = (!\SDRAM_controller|state~72_combout  & (!\SDRAM_controller|state~73_combout  & ((\SDRAM_controller|ready~q ) # (!\SDRAM_controller|state.S_WRITE_DATA~q ))))

	.dataa(\SDRAM_controller|ready~q ),
	.datab(\SDRAM_controller|state~72_combout ),
	.datac(\SDRAM_controller|state~73_combout ),
	.datad(\SDRAM_controller|state.S_WRITE_DATA~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|state~74_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~74 .lut_mask = 16'h0203;
defparam \SDRAM_controller|state~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N28
cycloneive_lcell_comb \SDRAM_controller|state~77 (
// Equation(s):
// \SDRAM_controller|state~77_combout  = (\SDRAM_controller|WideOr39~2_combout  & (!\SDRAM_controller|state~75_combout  & (\SDRAM_controller|state~74_combout  & !\SDRAM_controller|state~76_combout )))

	.dataa(\SDRAM_controller|WideOr39~2_combout ),
	.datab(\SDRAM_controller|state~75_combout ),
	.datac(\SDRAM_controller|state~74_combout ),
	.datad(\SDRAM_controller|state~76_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|state~77_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~77 .lut_mask = 16'h0020;
defparam \SDRAM_controller|state~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N22
cycloneive_lcell_comb \SDRAM_controller|state.S_INIT_DEVICE~0 (
// Equation(s):
// \SDRAM_controller|state.S_INIT_DEVICE~0_combout  = (\rst~q  & ((\SDRAM_controller|state.S_INIT_DEVICE~q ) # (!\SDRAM_controller|state~77_combout )))

	.dataa(gnd),
	.datab(\rst~q ),
	.datac(\SDRAM_controller|state.S_INIT_DEVICE~q ),
	.datad(\SDRAM_controller|state~77_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|state.S_INIT_DEVICE~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state.S_INIT_DEVICE~0 .lut_mask = 16'hC0CC;
defparam \SDRAM_controller|state.S_INIT_DEVICE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y4_N23
dffeas \SDRAM_controller|state.S_INIT_DEVICE (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state.S_INIT_DEVICE~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_INIT_DEVICE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_INIT_DEVICE .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_INIT_DEVICE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N16
cycloneive_lcell_comb \SDRAM_controller|state~91 (
// Equation(s):
// \SDRAM_controller|state~91_combout  = (!\SDRAM_controller|state.S_INIT_DEVICE~q  & \rst~q )

	.dataa(\SDRAM_controller|state.S_INIT_DEVICE~q ),
	.datab(gnd),
	.datac(\rst~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|state~91_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~91 .lut_mask = 16'h5050;
defparam \SDRAM_controller|state~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y4_N17
dffeas \SDRAM_controller|state.S_INIT_DEVICE_NOP1 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~91_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_INIT_DEVICE_NOP1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_INIT_DEVICE_NOP1 .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_INIT_DEVICE_NOP1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N8
cycloneive_lcell_comb \SDRAM_controller|state~80 (
// Equation(s):
// \SDRAM_controller|state~80_combout  = (\SDRAM_controller|state.S_INIT_DEVICE_NOP1~q  & \rst~q )

	.dataa(gnd),
	.datab(\SDRAM_controller|state.S_INIT_DEVICE_NOP1~q ),
	.datac(\rst~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|state~80_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~80 .lut_mask = 16'hC0C0;
defparam \SDRAM_controller|state~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y4_N9
dffeas \SDRAM_controller|state.S_INIT_DEVICE_NOP2 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_INIT_DEVICE_NOP2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_INIT_DEVICE_NOP2 .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_INIT_DEVICE_NOP2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N24
cycloneive_lcell_comb \SDRAM_controller|state~98 (
// Equation(s):
// \SDRAM_controller|state~98_combout  = (\rst~q  & \SDRAM_controller|state.S_INIT_DEVICE_NOP2~q )

	.dataa(gnd),
	.datab(\rst~q ),
	.datac(\SDRAM_controller|state.S_INIT_DEVICE_NOP2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|state~98_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~98 .lut_mask = 16'hC0C0;
defparam \SDRAM_controller|state~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y4_N25
dffeas \SDRAM_controller|state.S_MODE (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~98_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_MODE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_MODE .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_MODE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N12
cycloneive_lcell_comb \SDRAM_controller|state~92 (
// Equation(s):
// \SDRAM_controller|state~92_combout  = (\rst~q  & \SDRAM_controller|state.S_MODE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~q ),
	.datad(\SDRAM_controller|state.S_MODE~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|state~92_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~92 .lut_mask = 16'hF000;
defparam \SDRAM_controller|state~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y4_N13
dffeas \SDRAM_controller|state.S_MODE_NOP (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_MODE_NOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_MODE_NOP .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_MODE_NOP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N28
cycloneive_lcell_comb \SDRAM_controller|Selector35~0 (
// Equation(s):
// \SDRAM_controller|Selector35~0_combout  = (\SDRAM_controller|state.S_IDLE~q ) # ((\SDRAM_controller|burst_count [1] & (\SDRAM_controller|state.S_READ_DATA~q  & \SDRAM_controller|burst_count [2])))

	.dataa(\SDRAM_controller|burst_count [1]),
	.datab(\SDRAM_controller|state.S_READ_DATA~q ),
	.datac(\SDRAM_controller|burst_count [2]),
	.datad(\SDRAM_controller|state.S_IDLE~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector35~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector35~0 .lut_mask = 16'hFF80;
defparam \SDRAM_controller|Selector35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N0
cycloneive_lcell_comb \SDRAM_controller|Selector35~1 (
// Equation(s):
// \SDRAM_controller|Selector35~1_combout  = (\SDRAM_controller|state.S_MODE_NOP~q ) # ((\SDRAM_controller|refresh_flag~q  & ((\SDRAM_controller|Selector35~0_combout ) # (\SDRAM_controller|state.S_INIT_LOAD~q ))))

	.dataa(\SDRAM_controller|state.S_MODE_NOP~q ),
	.datab(\SDRAM_controller|Selector35~0_combout ),
	.datac(\SDRAM_controller|refresh_flag~q ),
	.datad(\SDRAM_controller|state.S_INIT_LOAD~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector35~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector35~1 .lut_mask = 16'hFAEA;
defparam \SDRAM_controller|Selector35~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y4_N1
dffeas \SDRAM_controller|state.S_REFRESH (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector35~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_REFRESH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_REFRESH .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_REFRESH .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N28
cycloneive_lcell_comb \SDRAM_controller|Selector47~0 (
// Equation(s):
// \SDRAM_controller|Selector47~0_combout  = (!\SDRAM_controller|state.S_IDLE~q  & (!\SDRAM_controller|state.S_REFRESH~q  & (!\SDRAM_controller|state.S_ACTIVATE_NOP1~q  & !\SDRAM_controller|state.S_WRITE_DATA~q )))

	.dataa(\SDRAM_controller|state.S_IDLE~q ),
	.datab(\SDRAM_controller|state.S_REFRESH~q ),
	.datac(\SDRAM_controller|state.S_ACTIVATE_NOP1~q ),
	.datad(\SDRAM_controller|state.S_WRITE_DATA~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector47~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector47~0 .lut_mask = 16'h0001;
defparam \SDRAM_controller|Selector47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N30
cycloneive_lcell_comb \SDRAM_controller|Selector47~1 (
// Equation(s):
// \SDRAM_controller|Selector47~1_combout  = (\SDRAM_controller|ready~q  & ((\SDRAM_controller|Selector47~0_combout ) # ((!\SDRAM_controller|WideAnd0~0_combout  & \SDRAM_controller|state.S_WRITE_DATA~q ))))

	.dataa(\SDRAM_controller|ready~q ),
	.datab(\SDRAM_controller|Selector47~0_combout ),
	.datac(\SDRAM_controller|WideAnd0~0_combout ),
	.datad(\SDRAM_controller|state.S_WRITE_DATA~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector47~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector47~1 .lut_mask = 16'h8A88;
defparam \SDRAM_controller|Selector47~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N10
cycloneive_lcell_comb \SDRAM_controller|Selector47~2 (
// Equation(s):
// \SDRAM_controller|Selector47~2_combout  = (\SDRAM_controller|Selector47~1_combout ) # ((\SDRAM_controller|state.S_READ_DATA~q ) # ((\SDRAM_controller|state.S_ACTIVATE_NOP1~q  & \SDRAM_controller|wren~q )))

	.dataa(\SDRAM_controller|Selector47~1_combout ),
	.datab(\SDRAM_controller|state.S_ACTIVATE_NOP1~q ),
	.datac(\SDRAM_controller|state.S_READ_DATA~q ),
	.datad(\SDRAM_controller|wren~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector47~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector47~2 .lut_mask = 16'hFEFA;
defparam \SDRAM_controller|Selector47~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y5_N11
dffeas \SDRAM_controller|ready (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector47~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|ready .is_wysiwyg = "true";
defparam \SDRAM_controller|ready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N28
cycloneive_lcell_comb \arbiter_inst|Selector7~2 (
// Equation(s):
// \arbiter_inst|Selector7~2_combout  = (\arbiter_inst|Selector7~1_combout ) # ((\SDRAM_controller|ready~q  & (!\arbiter_inst|burst_offset~0_combout  & \SDRAM_controller|WideAnd0~0_combout )))

	.dataa(\SDRAM_controller|ready~q ),
	.datab(\arbiter_inst|burst_offset~0_combout ),
	.datac(\arbiter_inst|Selector7~1_combout ),
	.datad(\SDRAM_controller|WideAnd0~0_combout ),
	.cin(gnd),
	.combout(\arbiter_inst|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|Selector7~2 .lut_mask = 16'hF2F0;
defparam \arbiter_inst|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N30
cycloneive_lcell_comb \arbiter_inst|Selector5~2 (
// Equation(s):
// \arbiter_inst|Selector5~2_combout  = (\arbiter_inst|state.S_IDLE~q  & (((!\arbiter_inst|Selector7~2_combout )))) # (!\arbiter_inst|state.S_IDLE~q  & ((\arbiter_inst|always0~0_combout ) # ((\arbiter_inst|always0~1_combout ))))

	.dataa(\arbiter_inst|always0~0_combout ),
	.datab(\arbiter_inst|Selector7~2_combout ),
	.datac(\arbiter_inst|state.S_IDLE~q ),
	.datad(\arbiter_inst|always0~1_combout ),
	.cin(gnd),
	.combout(\arbiter_inst|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|Selector5~2 .lut_mask = 16'h3F3A;
defparam \arbiter_inst|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N31
dffeas \arbiter_inst|state.S_IDLE (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|Selector5~2_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|state.S_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|state.S_IDLE .is_wysiwyg = "true";
defparam \arbiter_inst|state.S_IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N10
cycloneive_lcell_comb \arbiter_inst|p1_req_flag~0 (
// Equation(s):
// \arbiter_inst|p1_req_flag~0_combout  = (\arbiter_inst|state.S_IDLE~q  & \arbiter_inst|always0~0_combout )

	.dataa(\arbiter_inst|state.S_IDLE~q ),
	.datab(gnd),
	.datac(\arbiter_inst|always0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\arbiter_inst|p1_req_flag~0_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|p1_req_flag~0 .lut_mask = 16'hA0A0;
defparam \arbiter_inst|p1_req_flag~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N11
dffeas \arbiter_inst|p1_req_flag (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|p1_req_flag~0_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|p1_req_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|p1_req_flag .is_wysiwyg = "true";
defparam \arbiter_inst|p1_req_flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N14
cycloneive_lcell_comb \arbiter_inst|always0~0 (
// Equation(s):
// \arbiter_inst|always0~0_combout  = (\arbiter_inst|p1_req_flag~q ) # ((\p_cache_inst|fetch_active~q  & (!\arbiter_inst|arbiter_p1_ready~q  & !\MSC_inst|prev_p1_req~q )))

	.dataa(\arbiter_inst|p1_req_flag~q ),
	.datab(\p_cache_inst|fetch_active~q ),
	.datac(\arbiter_inst|arbiter_p1_ready~q ),
	.datad(\MSC_inst|prev_p1_req~q ),
	.cin(gnd),
	.combout(\arbiter_inst|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|always0~0 .lut_mask = 16'hAAAE;
defparam \arbiter_inst|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N0
cycloneive_lcell_comb \arbiter_inst|memory_p1_req~0 (
// Equation(s):
// \arbiter_inst|memory_p1_req~0_combout  = (!\arbiter_inst|state.S_IDLE~q  & ((\arbiter_inst|always0~0_combout ) # ((\arbiter_inst|always0~1_combout ) # (\arbiter_inst|memory_p1_req~q ))))

	.dataa(\arbiter_inst|always0~0_combout ),
	.datab(\arbiter_inst|always0~1_combout ),
	.datac(\arbiter_inst|memory_p1_req~q ),
	.datad(\arbiter_inst|state.S_IDLE~q ),
	.cin(gnd),
	.combout(\arbiter_inst|memory_p1_req~0_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|memory_p1_req~0 .lut_mask = 16'h00FE;
defparam \arbiter_inst|memory_p1_req~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N1
dffeas \arbiter_inst|memory_p1_req (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|memory_p1_req~0_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|memory_p1_req~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|memory_p1_req .is_wysiwyg = "true";
defparam \arbiter_inst|memory_p1_req .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N12
cycloneive_lcell_comb \SDRAM_controller|prev_req~0 (
// Equation(s):
// \SDRAM_controller|prev_req~0_combout  = (\arbiter_inst|memory_p1_req~q  & \rst~q )

	.dataa(gnd),
	.datab(\arbiter_inst|memory_p1_req~q ),
	.datac(\rst~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|prev_req~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|prev_req~0 .lut_mask = 16'hC0C0;
defparam \SDRAM_controller|prev_req~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y5_N13
dffeas \SDRAM_controller|prev_req (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|prev_req~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|prev_req~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|prev_req .is_wysiwyg = "true";
defparam \SDRAM_controller|prev_req .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N26
cycloneive_lcell_comb \SDRAM_controller|req_flag~0 (
// Equation(s):
// \SDRAM_controller|req_flag~0_combout  = (!\SDRAM_controller|state~87_combout  & ((\SDRAM_controller|req_flag~q ) # ((\arbiter_inst|memory_p1_req~q  & !\SDRAM_controller|prev_req~q ))))

	.dataa(\SDRAM_controller|state~87_combout ),
	.datab(\arbiter_inst|memory_p1_req~q ),
	.datac(\SDRAM_controller|req_flag~q ),
	.datad(\SDRAM_controller|prev_req~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|req_flag~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|req_flag~0 .lut_mask = 16'h5054;
defparam \SDRAM_controller|req_flag~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y5_N27
dffeas \SDRAM_controller|req_flag (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|req_flag~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|req_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|req_flag .is_wysiwyg = "true";
defparam \SDRAM_controller|req_flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N30
cycloneive_lcell_comb \SDRAM_controller|state~87 (
// Equation(s):
// \SDRAM_controller|state~87_combout  = (\SDRAM_controller|state.S_IDLE~q  & (!\SDRAM_controller|refresh_flag~q  & ((\SDRAM_controller|req_flag~q ) # (\arbiter_inst|memory_p1_req~q ))))

	.dataa(\SDRAM_controller|req_flag~q ),
	.datab(\SDRAM_controller|state.S_IDLE~q ),
	.datac(\arbiter_inst|memory_p1_req~q ),
	.datad(\SDRAM_controller|refresh_flag~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|state~87_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~87 .lut_mask = 16'h00C8;
defparam \SDRAM_controller|state~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N4
cycloneive_lcell_comb \SDRAM_controller|state~88 (
// Equation(s):
// \SDRAM_controller|state~88_combout  = (\rst~q  & ((\SDRAM_controller|state~87_combout ) # ((\SDRAM_controller|state.S_ACTIVATE~q  & \SDRAM_controller|state~77_combout ))))

	.dataa(\rst~q ),
	.datab(\SDRAM_controller|state~87_combout ),
	.datac(\SDRAM_controller|state.S_ACTIVATE~q ),
	.datad(\SDRAM_controller|state~77_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|state~88_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~88 .lut_mask = 16'hA888;
defparam \SDRAM_controller|state~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y4_N5
dffeas \SDRAM_controller|state.S_ACTIVATE (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_ACTIVATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_ACTIVATE .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_ACTIVATE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N12
cycloneive_lcell_comb \SDRAM_controller|state~93 (
// Equation(s):
// \SDRAM_controller|state~93_combout  = (\SDRAM_controller|state.S_ACTIVATE~q  & \rst~q )

	.dataa(\SDRAM_controller|state.S_ACTIVATE~q ),
	.datab(gnd),
	.datac(\rst~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|state~93_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~93 .lut_mask = 16'hA0A0;
defparam \SDRAM_controller|state~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y4_N13
dffeas \SDRAM_controller|state.S_ACTIVATE_NOP1 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~93_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_ACTIVATE_NOP1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_ACTIVATE_NOP1 .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_ACTIVATE_NOP1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N22
cycloneive_lcell_comb \SDRAM_controller|state~69 (
// Equation(s):
// \SDRAM_controller|state~69_combout  = (\SDRAM_controller|state.S_ACTIVATE_NOP1~q  & \rst~q )

	.dataa(gnd),
	.datab(\SDRAM_controller|state.S_ACTIVATE_NOP1~q ),
	.datac(\rst~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|state~69_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~69 .lut_mask = 16'hC0C0;
defparam \SDRAM_controller|state~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y5_N23
dffeas \SDRAM_controller|state.S_ACTIVATE_NOP2 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_ACTIVATE_NOP2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_ACTIVATE_NOP2 .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_ACTIVATE_NOP2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N14
cycloneive_lcell_comb \SDRAM_controller|burst_count[2]~1 (
// Equation(s):
// \SDRAM_controller|burst_count[2]~1_combout  = (!\SDRAM_controller|state.S_ACTIVATE_NOP2~q  & (!\SDRAM_controller|state.S_WRITE_DATA~q  & (!\SDRAM_controller|state.S_READ_DATA~q  & !\SDRAM_controller|state.S_WRITE~q )))

	.dataa(\SDRAM_controller|state.S_ACTIVATE_NOP2~q ),
	.datab(\SDRAM_controller|state.S_WRITE_DATA~q ),
	.datac(\SDRAM_controller|state.S_READ_DATA~q ),
	.datad(\SDRAM_controller|state.S_WRITE~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|burst_count[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|burst_count[2]~1 .lut_mask = 16'h0001;
defparam \SDRAM_controller|burst_count[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N8
cycloneive_lcell_comb \SDRAM_controller|burst_count[2]~2 (
// Equation(s):
// \SDRAM_controller|burst_count[2]~2_combout  = (\SDRAM_controller|burst_count[2]~0_combout ) # ((!\SDRAM_controller|burst_count[2]~1_combout  & !\SDRAM_controller|ready~q ))

	.dataa(\SDRAM_controller|burst_count[2]~0_combout ),
	.datab(gnd),
	.datac(\SDRAM_controller|burst_count[2]~1_combout ),
	.datad(\SDRAM_controller|ready~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|burst_count[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|burst_count[2]~2 .lut_mask = 16'hAAAF;
defparam \SDRAM_controller|burst_count[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N12
cycloneive_lcell_comb \SDRAM_controller|Selector49~0 (
// Equation(s):
// \SDRAM_controller|Selector49~0_combout  = (!\SDRAM_controller|burst_count[2]~2_combout  & (\SDRAM_controller|burst_count [0] $ (\SDRAM_controller|burst_count [1])))

	.dataa(\SDRAM_controller|burst_count [0]),
	.datab(\SDRAM_controller|burst_count[2]~2_combout ),
	.datac(\SDRAM_controller|burst_count [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector49~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector49~0 .lut_mask = 16'h1212;
defparam \SDRAM_controller|Selector49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N28
cycloneive_lcell_comb \SDRAM_controller|WideOr44~0 (
// Equation(s):
// \SDRAM_controller|WideOr44~0_combout  = (!\SDRAM_controller|state.S_INIT_WRITE~q  & !\SDRAM_controller|state.S_WRITE~q )

	.dataa(\SDRAM_controller|state.S_INIT_WRITE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_controller|state.S_WRITE~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|WideOr44~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|WideOr44~0 .lut_mask = 16'h0055;
defparam \SDRAM_controller|WideOr44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N14
cycloneive_lcell_comb \SDRAM_controller|WideOr44~1 (
// Equation(s):
// \SDRAM_controller|WideOr44~1_combout  = (\SDRAM_controller|state.S_REFRESH~q ) # ((\SDRAM_controller|state.S_ACTIVATE_NOP2~q ) # ((\SDRAM_controller|state.S_INIT_ACTIVATE_NOP2~q ) # (!\SDRAM_controller|WideOr44~0_combout )))

	.dataa(\SDRAM_controller|state.S_REFRESH~q ),
	.datab(\SDRAM_controller|state.S_ACTIVATE_NOP2~q ),
	.datac(\SDRAM_controller|state.S_INIT_ACTIVATE_NOP2~q ),
	.datad(\SDRAM_controller|WideOr44~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|WideOr44~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|WideOr44~1 .lut_mask = 16'hFEFF;
defparam \SDRAM_controller|WideOr44~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N16
cycloneive_lcell_comb \SDRAM_controller|WideOr7~1 (
// Equation(s):
// \SDRAM_controller|WideOr7~1_combout  = (!\SDRAM_controller|state.S_READ_DATA~q  & !\SDRAM_controller|state.S_IDLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SDRAM_controller|state.S_READ_DATA~q ),
	.datad(\SDRAM_controller|state.S_IDLE~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|WideOr7~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|WideOr7~1 .lut_mask = 16'h000F;
defparam \SDRAM_controller|WideOr7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N18
cycloneive_lcell_comb \SDRAM_controller|burst_count[0]~3 (
// Equation(s):
// \SDRAM_controller|burst_count[0]~3_combout  = (\rst~q  & ((\SDRAM_controller|WideOr44~1_combout ) # ((!\SDRAM_controller|Selector0~0_combout ) # (!\SDRAM_controller|WideOr7~1_combout ))))

	.dataa(\SDRAM_controller|WideOr44~1_combout ),
	.datab(\SDRAM_controller|WideOr7~1_combout ),
	.datac(\rst~q ),
	.datad(\SDRAM_controller|Selector0~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|burst_count[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|burst_count[0]~3 .lut_mask = 16'hB0F0;
defparam \SDRAM_controller|burst_count[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y5_N13
dffeas \SDRAM_controller|burst_count[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector49~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|burst_count[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|burst_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|burst_count[1] .is_wysiwyg = "true";
defparam \SDRAM_controller|burst_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N16
cycloneive_lcell_comb \SDRAM_controller|Selector21~2 (
// Equation(s):
// \SDRAM_controller|Selector21~2_combout  = (\SDRAM_controller|state.S_REFRESH_NOP~q  & ((\SDRAM_controller|init_done~q ) # ((!\SDRAM_controller|refresh_flag~q  & \SDRAM_controller|state.S_READ_DATA~q )))) # (!\SDRAM_controller|state.S_REFRESH_NOP~q  & 
// (!\SDRAM_controller|refresh_flag~q  & ((\SDRAM_controller|state.S_READ_DATA~q ))))

	.dataa(\SDRAM_controller|state.S_REFRESH_NOP~q ),
	.datab(\SDRAM_controller|refresh_flag~q ),
	.datac(\SDRAM_controller|init_done~q ),
	.datad(\SDRAM_controller|state.S_READ_DATA~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector21~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector21~2 .lut_mask = 16'hB3A0;
defparam \SDRAM_controller|Selector21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N24
cycloneive_lcell_comb \SDRAM_controller|state~71 (
// Equation(s):
// \SDRAM_controller|state~71_combout  = (!\SDRAM_controller|ready~q  & \SDRAM_controller|state.S_WRITE_DATA~q )

	.dataa(\SDRAM_controller|ready~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_controller|state.S_WRITE_DATA~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|state~71_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~71 .lut_mask = 16'h5500;
defparam \SDRAM_controller|state~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N26
cycloneive_lcell_comb \SDRAM_controller|state~78 (
// Equation(s):
// \SDRAM_controller|state~78_combout  = (\rst~q  & ((\SDRAM_controller|state~77_combout  & ((\SDRAM_controller|state.S_WRITE_NOP1~q ))) # (!\SDRAM_controller|state~77_combout  & (\SDRAM_controller|state~71_combout ))))

	.dataa(\SDRAM_controller|state~71_combout ),
	.datab(\rst~q ),
	.datac(\SDRAM_controller|state.S_WRITE_NOP1~q ),
	.datad(\SDRAM_controller|state~77_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|state~78_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~78 .lut_mask = 16'hC088;
defparam \SDRAM_controller|state~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y4_N27
dffeas \SDRAM_controller|state.S_WRITE_NOP1 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_WRITE_NOP1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_WRITE_NOP1 .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_WRITE_NOP1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N26
cycloneive_lcell_comb \SDRAM_controller|state~83 (
// Equation(s):
// \SDRAM_controller|state~83_combout  = (\rst~q  & \SDRAM_controller|state.S_WRITE_NOP1~q )

	.dataa(gnd),
	.datab(\rst~q ),
	.datac(\SDRAM_controller|state.S_WRITE_NOP1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|state~83_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~83 .lut_mask = 16'hC0C0;
defparam \SDRAM_controller|state~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y4_N27
dffeas \SDRAM_controller|state.S_WRITE_NOP2 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_WRITE_NOP2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_WRITE_NOP2 .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_WRITE_NOP2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N4
cycloneive_lcell_comb \SDRAM_controller|state~84 (
// Equation(s):
// \SDRAM_controller|state~84_combout  = (\rst~q  & \SDRAM_controller|state.S_WRITE_NOP2~q )

	.dataa(gnd),
	.datab(\rst~q ),
	.datac(\SDRAM_controller|state.S_WRITE_NOP2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|state~84_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~84 .lut_mask = 16'hC0C0;
defparam \SDRAM_controller|state~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y4_N5
dffeas \SDRAM_controller|state.S_WRITE_NOP3 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_WRITE_NOP3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_WRITE_NOP3 .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_WRITE_NOP3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N14
cycloneive_lcell_comb \SDRAM_controller|Selector21~0 (
// Equation(s):
// \SDRAM_controller|Selector21~0_combout  = (!\SDRAM_controller|req_flag~q  & (\SDRAM_controller|state.S_IDLE~q  & (!\arbiter_inst|memory_p1_req~q  & !\SDRAM_controller|refresh_flag~q )))

	.dataa(\SDRAM_controller|req_flag~q ),
	.datab(\SDRAM_controller|state.S_IDLE~q ),
	.datac(\arbiter_inst|memory_p1_req~q ),
	.datad(\SDRAM_controller|refresh_flag~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector21~0 .lut_mask = 16'h0004;
defparam \SDRAM_controller|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N8
cycloneive_lcell_comb \SDRAM_controller|Selector21~1 (
// Equation(s):
// \SDRAM_controller|Selector21~1_combout  = (\SDRAM_controller|state.S_WRITE_NOP3~q ) # ((\SDRAM_controller|Selector21~0_combout ) # ((\SDRAM_controller|state.S_INIT_INC~q  & !\SDRAM_controller|init_flag~q )))

	.dataa(\SDRAM_controller|state.S_WRITE_NOP3~q ),
	.datab(\SDRAM_controller|state.S_INIT_INC~q ),
	.datac(\SDRAM_controller|Selector21~0_combout ),
	.datad(\SDRAM_controller|init_flag~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector21~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector21~1 .lut_mask = 16'hFAFE;
defparam \SDRAM_controller|Selector21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N2
cycloneive_lcell_comb \SDRAM_controller|Selector21~3 (
// Equation(s):
// \SDRAM_controller|Selector21~3_combout  = (\SDRAM_controller|Selector21~1_combout ) # ((\SDRAM_controller|burst_count [1] & (\SDRAM_controller|Selector21~2_combout  & \SDRAM_controller|burst_count [2])))

	.dataa(\SDRAM_controller|burst_count [1]),
	.datab(\SDRAM_controller|Selector21~2_combout ),
	.datac(\SDRAM_controller|burst_count [2]),
	.datad(\SDRAM_controller|Selector21~1_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector21~3_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector21~3 .lut_mask = 16'hFF80;
defparam \SDRAM_controller|Selector21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y4_N3
dffeas \SDRAM_controller|state.S_IDLE (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector21~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_IDLE .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N26
cycloneive_lcell_comb \SDRAM_controller|burst_count[2]~0 (
// Equation(s):
// \SDRAM_controller|burst_count[2]~0_combout  = (\SDRAM_controller|state.S_IDLE~q ) # ((\SDRAM_controller|state.S_INIT_ACTIVATE_NOP2~q ) # (\SDRAM_controller|state.S_REFRESH~q ))

	.dataa(gnd),
	.datab(\SDRAM_controller|state.S_IDLE~q ),
	.datac(\SDRAM_controller|state.S_INIT_ACTIVATE_NOP2~q ),
	.datad(\SDRAM_controller|state.S_REFRESH~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|burst_count[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|burst_count[2]~0 .lut_mask = 16'hFFFC;
defparam \SDRAM_controller|burst_count[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N26
cycloneive_lcell_comb \SDRAM_controller|Selector50~0 (
// Equation(s):
// \SDRAM_controller|Selector50~0_combout  = (!\SDRAM_controller|burst_count[2]~0_combout  & (!\SDRAM_controller|burst_count [0] & ((\SDRAM_controller|burst_count[2]~1_combout ) # (\SDRAM_controller|ready~q ))))

	.dataa(\SDRAM_controller|burst_count[2]~0_combout ),
	.datab(\SDRAM_controller|burst_count[2]~1_combout ),
	.datac(\SDRAM_controller|burst_count [0]),
	.datad(\SDRAM_controller|ready~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector50~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector50~0 .lut_mask = 16'h0504;
defparam \SDRAM_controller|Selector50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y5_N27
dffeas \SDRAM_controller|burst_count[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector50~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|burst_count[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|burst_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|burst_count[0] .is_wysiwyg = "true";
defparam \SDRAM_controller|burst_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N6
cycloneive_lcell_comb \SDRAM_controller|Selector48~0 (
// Equation(s):
// \SDRAM_controller|Selector48~0_combout  = (!\SDRAM_controller|burst_count[2]~2_combout  & (\SDRAM_controller|burst_count [2] $ (((\SDRAM_controller|burst_count [0] & \SDRAM_controller|burst_count [1])))))

	.dataa(\SDRAM_controller|burst_count [0]),
	.datab(\SDRAM_controller|burst_count[2]~2_combout ),
	.datac(\SDRAM_controller|burst_count [2]),
	.datad(\SDRAM_controller|burst_count [1]),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector48~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector48~0 .lut_mask = 16'h1230;
defparam \SDRAM_controller|Selector48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y5_N7
dffeas \SDRAM_controller|burst_count[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector48~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|burst_count[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|burst_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|burst_count[2] .is_wysiwyg = "true";
defparam \SDRAM_controller|burst_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N4
cycloneive_lcell_comb \SDRAM_controller|WideAnd0~0 (
// Equation(s):
// \SDRAM_controller|WideAnd0~0_combout  = (\SDRAM_controller|burst_count [2] & (\SDRAM_controller|burst_count [0] & \SDRAM_controller|burst_count [1]))

	.dataa(\SDRAM_controller|burst_count [2]),
	.datab(gnd),
	.datac(\SDRAM_controller|burst_count [0]),
	.datad(\SDRAM_controller|burst_count [1]),
	.cin(gnd),
	.combout(\SDRAM_controller|WideAnd0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|WideAnd0~0 .lut_mask = 16'hA000;
defparam \SDRAM_controller|WideAnd0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N22
cycloneive_lcell_comb \arbiter_inst|Selector3~0 (
// Equation(s):
// \arbiter_inst|Selector3~0_combout  = (\SDRAM_controller|WideAnd0~0_combout  & (\arbiter_inst|state.S_PORT1_READ~q  & \SDRAM_controller|ready~q ))

	.dataa(\SDRAM_controller|WideAnd0~0_combout ),
	.datab(gnd),
	.datac(\arbiter_inst|state.S_PORT1_READ~q ),
	.datad(\SDRAM_controller|ready~q ),
	.cin(gnd),
	.combout(\arbiter_inst|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|Selector3~0 .lut_mask = 16'hA000;
defparam \arbiter_inst|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N16
cycloneive_lcell_comb \arbiter_inst|Selector3~1 (
// Equation(s):
// \arbiter_inst|Selector3~1_combout  = (\arbiter_inst|Selector3~0_combout ) # ((\arbiter_inst|arbiter_p1_ready~q  & ((\arbiter_inst|state.S_PORT2_WRITE~q ) # (!\arbiter_inst|burst_offset~0_combout ))))

	.dataa(\arbiter_inst|Selector3~0_combout ),
	.datab(\arbiter_inst|burst_offset~0_combout ),
	.datac(\arbiter_inst|arbiter_p1_ready~q ),
	.datad(\arbiter_inst|state.S_PORT2_WRITE~q ),
	.cin(gnd),
	.combout(\arbiter_inst|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|Selector3~1 .lut_mask = 16'hFABA;
defparam \arbiter_inst|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N17
dffeas \arbiter_inst|arbiter_p1_ready (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|arbiter_p1_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|arbiter_p1_ready .is_wysiwyg = "true";
defparam \arbiter_inst|arbiter_p1_ready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N0
cycloneive_lcell_comb \p_cache_inst|Mux4~0 (
// Equation(s):
// \p_cache_inst|Mux4~0_combout  = (\p_cache_inst|word_address [1] & ((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [43]) # ((\p_cache_inst|word_address [0])))) # (!\p_cache_inst|word_address [1] & 
// (((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [11] & !\p_cache_inst|word_address [0]))))

	.dataa(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [43]),
	.datab(\p_cache_inst|word_address [1]),
	.datac(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [11]),
	.datad(\p_cache_inst|word_address [0]),
	.cin(gnd),
	.combout(\p_cache_inst|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Mux4~0 .lut_mask = 16'hCCB8;
defparam \p_cache_inst|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N22
cycloneive_lcell_comb \p_cache_inst|Mux4~1 (
// Equation(s):
// \p_cache_inst|Mux4~1_combout  = (\p_cache_inst|Mux4~0_combout  & (((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [59]) # (!\p_cache_inst|word_address [0])))) # (!\p_cache_inst|Mux4~0_combout  & 
// (\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [27] & ((\p_cache_inst|word_address [0]))))

	.dataa(\p_cache_inst|Mux4~0_combout ),
	.datab(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [27]),
	.datac(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [59]),
	.datad(\p_cache_inst|word_address [0]),
	.cin(gnd),
	.combout(\p_cache_inst|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Mux4~1 .lut_mask = 16'hE4AA;
defparam \p_cache_inst|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N12
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_alternate~4 (
// Equation(s):
// \CPU_inst|decode_unit0|I_alternate~4_combout  = (\p_cache_inst|Mux4~1_combout  & (!\CPU_inst|PC0|take_branch~3_combout  & (!\CPU_inst|RST~q  & !\CPU_inst|PC0|prev_branch_taken~q )))

	.dataa(\p_cache_inst|Mux4~1_combout ),
	.datab(\CPU_inst|PC0|take_branch~3_combout ),
	.datac(\CPU_inst|RST~q ),
	.datad(\CPU_inst|PC0|prev_branch_taken~q ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_alternate~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate~4 .lut_mask = 16'h0002;
defparam \CPU_inst|decode_unit0|I_alternate~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N13
dffeas \CPU_inst|decode_unit0|I_alternate[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_alternate~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|I_alternate[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_alternate [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate[11] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_alternate[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N0
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_reg~1 (
// Equation(s):
// \CPU_inst|decode_unit0|I_reg~1_combout  = (!\CPU_inst|decode_unit0|I_reg[11]~0_combout  & ((\CPU_inst|decode_unit0|prev_hazard~q  & ((\CPU_inst|decode_unit0|I_alternate [11]))) # (!\CPU_inst|decode_unit0|prev_hazard~q  & (\p_cache_inst|Mux4~1_combout ))))

	.dataa(\CPU_inst|decode_unit0|I_reg[11]~0_combout ),
	.datab(\CPU_inst|decode_unit0|prev_hazard~q ),
	.datac(\p_cache_inst|Mux4~1_combout ),
	.datad(\CPU_inst|decode_unit0|I_alternate [11]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg~1 .lut_mask = 16'h5410;
defparam \CPU_inst|decode_unit0|I_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N1
dffeas \CPU_inst|decode_unit0|I_reg[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|rotate_source_reg~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg[11] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y17_N17
dffeas \CPU_inst|decode_unit0|PC_I_field_reg[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|decode_unit0|I_reg [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|decode_unit0|PC_I_field_reg[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|PC_I_field_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|PC_I_field_reg[11] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|PC_I_field_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N16
cycloneive_lcell_comb \CPU_inst|hazard_unit0|hazard~6 (
// Equation(s):
// \CPU_inst|hazard_unit0|hazard~6_combout  = (\CPU_inst|SC5~q ) # ((\CPU_inst|WC6~q  & (\CPU_inst|n_LB_w6~q  $ (!\CPU_inst|decode_unit0|PC_I_field_reg [11]))))

	.dataa(\CPU_inst|SC5~q ),
	.datab(\CPU_inst|n_LB_w6~q ),
	.datac(\CPU_inst|decode_unit0|PC_I_field_reg [11]),
	.datad(\CPU_inst|WC6~q ),
	.cin(gnd),
	.combout(\CPU_inst|hazard_unit0|hazard~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|hazard_unit0|hazard~6 .lut_mask = 16'hEBAA;
defparam \CPU_inst|hazard_unit0|hazard~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N0
cycloneive_lcell_comb \CPU_inst|hazard_unit0|hazard~7 (
// Equation(s):
// \CPU_inst|hazard_unit0|hazard~7_combout  = (\CPU_inst|hazard_unit0|hazard~6_combout ) # ((\CPU_inst|WC1~q  & (\CPU_inst|decode_unit0|PC_I_field_reg [11] $ (!\CPU_inst|n_LB_w1~q ))))

	.dataa(\CPU_inst|decode_unit0|PC_I_field_reg [11]),
	.datab(\CPU_inst|n_LB_w1~q ),
	.datac(\CPU_inst|WC1~q ),
	.datad(\CPU_inst|hazard_unit0|hazard~6_combout ),
	.cin(gnd),
	.combout(\CPU_inst|hazard_unit0|hazard~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|hazard_unit0|hazard~7 .lut_mask = 16'hFF90;
defparam \CPU_inst|hazard_unit0|hazard~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N8
cycloneive_lcell_comb \CPU_inst|hazard_unit0|hazard~8 (
// Equation(s):
// \CPU_inst|hazard_unit0|hazard~8_combout  = (\CPU_inst|hazard_unit0|hazard~7_combout ) # ((\CPU_inst|WC4~q  & (\CPU_inst|decode_unit0|PC_I_field_reg [11] $ (!\CPU_inst|n_LB_w4~q ))))

	.dataa(\CPU_inst|decode_unit0|PC_I_field_reg [11]),
	.datab(\CPU_inst|hazard_unit0|hazard~7_combout ),
	.datac(\CPU_inst|n_LB_w4~q ),
	.datad(\CPU_inst|WC4~q ),
	.cin(gnd),
	.combout(\CPU_inst|hazard_unit0|hazard~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|hazard_unit0|hazard~8 .lut_mask = 16'hEDCC;
defparam \CPU_inst|hazard_unit0|hazard~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N30
cycloneive_lcell_comb \CPU_inst|hazard_unit0|IO_hazard5~0 (
// Equation(s):
// \CPU_inst|hazard_unit0|IO_hazard5~0_combout  = (\CPU_inst|WC5~q  & (\CPU_inst|n_LB_w5~q  $ (!\CPU_inst|decode_unit0|PC_I_field_reg [11])))

	.dataa(\CPU_inst|WC5~q ),
	.datab(gnd),
	.datac(\CPU_inst|n_LB_w5~q ),
	.datad(\CPU_inst|decode_unit0|PC_I_field_reg [11]),
	.cin(gnd),
	.combout(\CPU_inst|hazard_unit0|IO_hazard5~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|hazard_unit0|IO_hazard5~0 .lut_mask = 16'hA00A;
defparam \CPU_inst|hazard_unit0|IO_hazard5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N22
cycloneive_lcell_comb \CPU_inst|hazard_unit0|IO_hazard3~0 (
// Equation(s):
// \CPU_inst|hazard_unit0|IO_hazard3~0_combout  = (\CPU_inst|WC3~q  & (\CPU_inst|decode_unit0|PC_I_field_reg [11] $ (!\CPU_inst|n_LB_w3~q )))

	.dataa(\CPU_inst|decode_unit0|PC_I_field_reg [11]),
	.datab(gnd),
	.datac(\CPU_inst|n_LB_w3~q ),
	.datad(\CPU_inst|WC3~q ),
	.cin(gnd),
	.combout(\CPU_inst|hazard_unit0|IO_hazard3~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|hazard_unit0|IO_hazard3~0 .lut_mask = 16'hA500;
defparam \CPU_inst|hazard_unit0|IO_hazard3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N24
cycloneive_lcell_comb \CPU_inst|hazard_unit0|hazard~9 (
// Equation(s):
// \CPU_inst|hazard_unit0|hazard~9_combout  = (\CPU_inst|hazard_unit0|IO_hazard5~0_combout ) # ((\CPU_inst|hazard_unit0|IO_hazard3~0_combout ) # ((\d_cache_inst|d_cache_miss~4_combout  & \d_cache_inst|prev_cache_wren~q )))

	.dataa(\d_cache_inst|d_cache_miss~4_combout ),
	.datab(\d_cache_inst|prev_cache_wren~q ),
	.datac(\CPU_inst|hazard_unit0|IO_hazard5~0_combout ),
	.datad(\CPU_inst|hazard_unit0|IO_hazard3~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|hazard_unit0|hazard~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|hazard_unit0|hazard~9 .lut_mask = 16'hFFF8;
defparam \CPU_inst|hazard_unit0|hazard~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N0
cycloneive_lcell_comb \CPU_inst|hazard_unit0|IO_hazard2~0 (
// Equation(s):
// \CPU_inst|hazard_unit0|IO_hazard2~0_combout  = (\CPU_inst|WC2~q  & (\CPU_inst|decode_unit0|PC_I_field_reg [11] $ (!\CPU_inst|n_LB_w2~q )))

	.dataa(gnd),
	.datab(\CPU_inst|decode_unit0|PC_I_field_reg [11]),
	.datac(\CPU_inst|n_LB_w2~q ),
	.datad(\CPU_inst|WC2~q ),
	.cin(gnd),
	.combout(\CPU_inst|hazard_unit0|IO_hazard2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|hazard_unit0|IO_hazard2~0 .lut_mask = 16'hC300;
defparam \CPU_inst|hazard_unit0|IO_hazard2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N4
cycloneive_lcell_comb \CPU_inst|hazard_unit0|hazard~10 (
// Equation(s):
// \CPU_inst|hazard_unit0|hazard~10_combout  = (\d_cache_inst|d_cache_miss~0_combout ) # ((\CPU_inst|hazard_unit0|IO_hazard2~0_combout ) # (!\IO_ren~0_combout ))

	.dataa(\d_cache_inst|d_cache_miss~0_combout ),
	.datab(\CPU_inst|hazard_unit0|IO_hazard2~0_combout ),
	.datac(gnd),
	.datad(\IO_ren~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|hazard_unit0|hazard~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|hazard_unit0|hazard~10 .lut_mask = 16'hEEFF;
defparam \CPU_inst|hazard_unit0|hazard~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N18
cycloneive_lcell_comb \CPU_inst|hazard_unit0|hazard~11 (
// Equation(s):
// \CPU_inst|hazard_unit0|hazard~11_combout  = (\CPU_inst|hazard_unit0|hazard~8_combout ) # ((\CPU_inst|hazard_unit0|hazard~9_combout ) # ((\CPU_inst|hazard_unit0|hazard~10_combout ) # (\d_cache_inst|d_miss~0_combout )))

	.dataa(\CPU_inst|hazard_unit0|hazard~8_combout ),
	.datab(\CPU_inst|hazard_unit0|hazard~9_combout ),
	.datac(\CPU_inst|hazard_unit0|hazard~10_combout ),
	.datad(\d_cache_inst|d_miss~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|hazard_unit0|hazard~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|hazard_unit0|hazard~11 .lut_mask = 16'hFFFE;
defparam \CPU_inst|hazard_unit0|hazard~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N18
cycloneive_lcell_comb \CPU_inst|hazard_unit0|hazard~12 (
// Equation(s):
// \CPU_inst|hazard_unit0|hazard~12_combout  = (\CPU_inst|hazard_unit0|hazard~5_combout  & ((!\CPU_inst|decode_unit0|RC_reg~q ) # (!\CPU_inst|hazard_unit0|hazard~11_combout )))

	.dataa(\CPU_inst|hazard_unit0|hazard~11_combout ),
	.datab(gnd),
	.datac(\CPU_inst|decode_unit0|RC_reg~q ),
	.datad(\CPU_inst|hazard_unit0|hazard~5_combout ),
	.cin(gnd),
	.combout(\CPU_inst|hazard_unit0|hazard~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|hazard_unit0|hazard~12 .lut_mask = 16'h5F00;
defparam \CPU_inst|hazard_unit0|hazard~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N12
cycloneive_lcell_comb \CPU_inst|decode_unit0|XEC~0 (
// Equation(s):
// \CPU_inst|decode_unit0|XEC~0_combout  = (!\CPU_inst|decode_unit0|I_reg [13] & (\CPU_inst|decode_unit0|I_reg [15] & (!\CPU_inst|decode_unit0|I_reg [14] & \CPU_inst|PC0|decoder_rst~combout )))

	.dataa(\CPU_inst|decode_unit0|I_reg [13]),
	.datab(\CPU_inst|decode_unit0|I_reg [15]),
	.datac(\CPU_inst|decode_unit0|I_reg [14]),
	.datad(\CPU_inst|PC0|decoder_rst~combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|XEC~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|XEC~0 .lut_mask = 16'h0400;
defparam \CPU_inst|decode_unit0|XEC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y18_N13
dffeas \CPU_inst|decode_unit0|XEC (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|XEC~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|rotate_source_reg~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|XEC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|XEC .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|XEC .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N12
cycloneive_lcell_comb \CPU_inst|XEC1~0 (
// Equation(s):
// \CPU_inst|XEC1~0_combout  = (\CPU_inst|hazard_unit0|hazard~12_combout  & (\CPU_inst|PC0|stack_pop~2_combout  & (\CPU_inst|decode_unit0|XEC~q  & !\CPU_inst|PC0|take_branch~3_combout )))

	.dataa(\CPU_inst|hazard_unit0|hazard~12_combout ),
	.datab(\CPU_inst|PC0|stack_pop~2_combout ),
	.datac(\CPU_inst|decode_unit0|XEC~q ),
	.datad(\CPU_inst|PC0|take_branch~3_combout ),
	.cin(gnd),
	.combout(\CPU_inst|XEC1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|XEC1~0 .lut_mask = 16'h0080;
defparam \CPU_inst|XEC1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y18_N13
dffeas \CPU_inst|XEC1 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|XEC1~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|XEC1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|XEC1 .is_wysiwyg = "true";
defparam \CPU_inst|XEC1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N20
cycloneive_lcell_comb \CPU_inst|XEC2~2 (
// Equation(s):
// \CPU_inst|XEC2~2_combout  = (!\CPU_inst|interrupt~q  & (\CPU_inst|PC0|stack_pop~3_combout  & (\CPU_inst|XEC1~q  & !\CPU_inst|CALL2~q )))

	.dataa(\CPU_inst|interrupt~q ),
	.datab(\CPU_inst|PC0|stack_pop~3_combout ),
	.datac(\CPU_inst|XEC1~q ),
	.datad(\CPU_inst|CALL2~q ),
	.cin(gnd),
	.combout(\CPU_inst|XEC2~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|XEC2~2 .lut_mask = 16'h0040;
defparam \CPU_inst|XEC2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N21
dffeas \CPU_inst|XEC2 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|XEC2~2_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|XEC2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|XEC2 .is_wysiwyg = "true";
defparam \CPU_inst|XEC2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N22
cycloneive_lcell_comb \CPU_inst|PC0|adder_out~3 (
// Equation(s):
// \CPU_inst|PC0|adder_out~3_combout  = (\CPU_inst|XEC2~q  & \CPU_inst|reg_file0|a_data[0]~14_combout )

	.dataa(\CPU_inst|XEC2~q ),
	.datab(gnd),
	.datac(\CPU_inst|reg_file0|a_data[0]~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|adder_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|adder_out~3 .lut_mask = 16'hA0A0;
defparam \CPU_inst|PC0|adder_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N10
cycloneive_lcell_comb \intcon_inst|int_addr~2 (
// Equation(s):
// \intcon_inst|int_addr~2_combout  = (\intcon_inst|WideOr1~2_combout  & (((!\intcon_inst|status [6]) # (!\intcon_inst|control [6])))) # (!\intcon_inst|WideOr1~2_combout  & (\intcon_inst|interrupt [2]))

	.dataa(\intcon_inst|interrupt [2]),
	.datab(\intcon_inst|WideOr1~2_combout ),
	.datac(\intcon_inst|control [6]),
	.datad(\intcon_inst|status [6]),
	.cin(gnd),
	.combout(\intcon_inst|int_addr~2_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|int_addr~2 .lut_mask = 16'h2EEE;
defparam \intcon_inst|int_addr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N4
cycloneive_lcell_comb \intcon_inst|int_addr~3 (
// Equation(s):
// \intcon_inst|int_addr~3_combout  = (\intcon_inst|WideOr1~2_combout  & (((!\intcon_inst|control [5]) # (!\intcon_inst|status [5])))) # (!\intcon_inst|WideOr1~2_combout  & (\intcon_inst|interrupt [1]))

	.dataa(\intcon_inst|interrupt [1]),
	.datab(\intcon_inst|status [5]),
	.datac(\intcon_inst|WideOr1~2_combout ),
	.datad(\intcon_inst|control [5]),
	.cin(gnd),
	.combout(\intcon_inst|int_addr~3_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|int_addr~3 .lut_mask = 16'h3AFA;
defparam \intcon_inst|int_addr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N14
cycloneive_lcell_comb \intcon_inst|int_addr~4 (
// Equation(s):
// \intcon_inst|int_addr~4_combout  = (!\intcon_inst|int_addr~0_combout  & ((\intcon_inst|int_addr~2_combout ) # (!\intcon_inst|int_addr~3_combout )))

	.dataa(\intcon_inst|int_addr~2_combout ),
	.datab(gnd),
	.datac(\intcon_inst|int_addr~3_combout ),
	.datad(\intcon_inst|int_addr~0_combout ),
	.cin(gnd),
	.combout(\intcon_inst|int_addr~4_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|int_addr~4 .lut_mask = 16'h00AF;
defparam \intcon_inst|int_addr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N15
dffeas \intcon_inst|int_addr[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\intcon_inst|int_addr~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|int_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|int_addr[0] .is_wysiwyg = "true";
defparam \intcon_inst|int_addr[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y13_N7
dffeas \CPU_inst|PC0|A_next_I[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|PC_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_next_I [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_next_I[0] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_next_I[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N22
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I_alternate~18 (
// Equation(s):
// \CPU_inst|PC0|A_current_I_alternate~18_combout  = (\CPU_inst|PC0|prev_branch_taken~q  & (\CPU_inst|PC0|PC_reg [0])) # (!\CPU_inst|PC0|prev_branch_taken~q  & ((\CPU_inst|PC0|A_next_I [0])))

	.dataa(\CPU_inst|PC0|prev_branch_taken~q ),
	.datab(gnd),
	.datac(\CPU_inst|PC0|PC_reg [0]),
	.datad(\CPU_inst|PC0|A_next_I [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I_alternate~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate~18 .lut_mask = 16'hF5A0;
defparam \CPU_inst|PC0|A_current_I_alternate~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N23
dffeas \CPU_inst|PC0|A_current_I_alternate[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I_alternate~18_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_current_I_alternate[15]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I_alternate [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate[0] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I_alternate[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N2
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I~15 (
// Equation(s):
// \CPU_inst|PC0|A_current_I~15_combout  = (\CPU_inst|PC0|prev_hazard~q  & (\CPU_inst|PC0|A_current_I_alternate [0])) # (!\CPU_inst|PC0|prev_hazard~q  & ((\CPU_inst|PC0|A_next_I [0])))

	.dataa(\CPU_inst|PC0|A_current_I_alternate [0]),
	.datab(\CPU_inst|PC0|A_next_I [0]),
	.datac(gnd),
	.datad(\CPU_inst|PC0|prev_hazard~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I~15 .lut_mask = 16'hAACC;
defparam \CPU_inst|PC0|A_current_I~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N3
dffeas \CPU_inst|PC0|A_current_I[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I~15_combout ),
	.asdata(\CPU_inst|PC0|PC_reg [0]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|prev_branch_taken~q ),
	.ena(\CPU_inst|PC0|A_pipe0[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I[0] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N6
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe0~17 (
// Equation(s):
// \CPU_inst|PC0|A_pipe0~17_combout  = (\CPU_inst|PC0|prev_branch_taken~q  & (\CPU_inst|PC0|PC_reg [0])) # (!\CPU_inst|PC0|prev_branch_taken~q  & ((\CPU_inst|PC0|A_current_I [0])))

	.dataa(\CPU_inst|PC0|prev_branch_taken~q ),
	.datab(gnd),
	.datac(\CPU_inst|PC0|PC_reg [0]),
	.datad(\CPU_inst|PC0|A_current_I [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe0~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0~17 .lut_mask = 16'hF5A0;
defparam \CPU_inst|PC0|A_pipe0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N7
dffeas \CPU_inst|PC0|A_pipe0[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe0~17_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_pipe0[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0[0] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe0[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N8
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe1~15 (
// Equation(s):
// \CPU_inst|PC0|A_pipe1~15_combout  = (\CPU_inst|PC0|prev_branch_taken~q  & (\CPU_inst|PC0|PC_reg [0])) # (!\CPU_inst|PC0|prev_branch_taken~q  & ((\CPU_inst|PC0|A_pipe0 [0])))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|prev_branch_taken~q ),
	.datac(\CPU_inst|PC0|PC_reg [0]),
	.datad(\CPU_inst|PC0|A_pipe0 [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe1~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1~15 .lut_mask = 16'hF3C0;
defparam \CPU_inst|PC0|A_pipe1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N9
dffeas \CPU_inst|PC0|A_pipe1[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe1~15_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_pipe2[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1[0] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N24
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe2~16 (
// Equation(s):
// \CPU_inst|PC0|A_pipe2~16_combout  = (\CPU_inst|PC0|prev_branch_taken~q  & (\CPU_inst|PC0|PC_reg [0])) # (!\CPU_inst|PC0|prev_branch_taken~q  & ((\CPU_inst|PC0|A_pipe1 [0])))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|prev_branch_taken~q ),
	.datac(\CPU_inst|PC0|PC_reg [0]),
	.datad(\CPU_inst|PC0|A_pipe1 [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe2~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe2~16 .lut_mask = 16'hF3C0;
defparam \CPU_inst|PC0|A_pipe2~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N25
dffeas \CPU_inst|PC0|A_pipe2[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe2~16_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_pipe2[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe2[0] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N16
cycloneive_lcell_comb \CPU_inst|PC0|stack_in[0]~15 (
// Equation(s):
// \CPU_inst|PC0|stack_in[0]~15_combout  = (\CPU_inst|interrupt~q  & (\CPU_inst|PC0|A_pipe2 [0])) # (!\CPU_inst|interrupt~q  & ((\CPU_inst|PC0|A_pipe1 [0])))

	.dataa(\CPU_inst|interrupt~q ),
	.datab(\CPU_inst|PC0|A_pipe2 [0]),
	.datac(gnd),
	.datad(\CPU_inst|PC0|A_pipe1 [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|stack_in[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|stack_in[0]~15 .lut_mask = 16'hDD88;
defparam \CPU_inst|PC0|stack_in[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N17
dffeas \CPU_inst|PC0|cstack0|input_buf[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|stack_in[0]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|input_buf [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|input_buf[0] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|input_buf[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y8_N15
dffeas \CPU_inst|PC0|cstack0|stack_mem~224 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~224_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~224 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~224 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y7_N15
dffeas \CPU_inst|PC0|cstack0|stack_mem~96 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~439_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~96 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~96 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N14
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~413 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~413_combout  = (\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|stack_mem~224_q ) # ((\CPU_inst|PC0|cstack0|address [0])))) # (!\CPU_inst|PC0|cstack0|address [3] & (((\CPU_inst|PC0|cstack0|stack_mem~96_q  & 
// !\CPU_inst|PC0|cstack0|address [0]))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~224_q ),
	.datab(\CPU_inst|PC0|cstack0|address [3]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~96_q ),
	.datad(\CPU_inst|PC0|cstack0|address [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~413_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~413 .lut_mask = 16'hCCB8;
defparam \CPU_inst|PC0|cstack0|stack_mem~413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N18
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~112feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~112feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~112feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~112feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~112feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y8_N19
dffeas \CPU_inst|PC0|cstack0|stack_mem~112 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~112feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~431_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~112 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~112 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y6_N17
dffeas \CPU_inst|PC0|cstack0|stack_mem~240 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~447_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~240_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~240 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~240 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N16
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~414 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~414_combout  = (\CPU_inst|PC0|cstack0|stack_mem~413_combout  & (((\CPU_inst|PC0|cstack0|stack_mem~240_q ) # (!\CPU_inst|PC0|cstack0|address [0])))) # (!\CPU_inst|PC0|cstack0|stack_mem~413_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~112_q  & ((\CPU_inst|PC0|cstack0|address [0]))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~413_combout ),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~112_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~240_q ),
	.datad(\CPU_inst|PC0|cstack0|address [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~414_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~414 .lut_mask = 16'hE4AA;
defparam \CPU_inst|PC0|cstack0|stack_mem~414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y5_N9
dffeas \CPU_inst|PC0|cstack0|stack_mem~16 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~429_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~16 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~16 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y5_N13
dffeas \CPU_inst|PC0|cstack0|stack_mem~0 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~437_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~0 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N12
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~410 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~410_combout  = (\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~16_q ) # ((\CPU_inst|PC0|cstack0|address [3])))) # (!\CPU_inst|PC0|cstack0|address [0] & (((\CPU_inst|PC0|cstack0|stack_mem~0_q  & 
// !\CPU_inst|PC0|cstack0|address [3]))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~16_q ),
	.datab(\CPU_inst|PC0|cstack0|address [0]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~0_q ),
	.datad(\CPU_inst|PC0|cstack0|address [3]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~410_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~410 .lut_mask = 16'hCCB8;
defparam \CPU_inst|PC0|cstack0|stack_mem~410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y5_N19
dffeas \CPU_inst|PC0|cstack0|stack_mem~128 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~421_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~128_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~128 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~128 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y5_N11
dffeas \CPU_inst|PC0|cstack0|stack_mem~144 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~445_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~144_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~144 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~144 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N10
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~411 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~411_combout  = (\CPU_inst|PC0|cstack0|stack_mem~410_combout  & (((\CPU_inst|PC0|cstack0|stack_mem~144_q ) # (!\CPU_inst|PC0|cstack0|address [3])))) # (!\CPU_inst|PC0|cstack0|stack_mem~410_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~128_q  & ((\CPU_inst|PC0|cstack0|address [3]))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~410_combout ),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~128_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~144_q ),
	.datad(\CPU_inst|PC0|cstack0|address [3]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~411_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~411 .lut_mask = 16'hE4AA;
defparam \CPU_inst|PC0|cstack0|stack_mem~411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y7_N5
dffeas \CPU_inst|PC0|cstack0|stack_mem~64 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~433_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~64 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~64 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y7_N21
dffeas \CPU_inst|PC0|cstack0|stack_mem~192 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~419_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~192_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~192 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~192 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N4
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~408 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~408_combout  = (\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|address [3])) # (!\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|stack_mem~192_q ))) # 
// (!\CPU_inst|PC0|cstack0|address [3] & (\CPU_inst|PC0|cstack0|stack_mem~64_q ))))

	.dataa(\CPU_inst|PC0|cstack0|address [0]),
	.datab(\CPU_inst|PC0|cstack0|address [3]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~64_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~192_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~408_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~408 .lut_mask = 16'hDC98;
defparam \CPU_inst|PC0|cstack0|stack_mem~408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y8_N21
dffeas \CPU_inst|PC0|cstack0|stack_mem~80 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~80 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~80 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y7_N31
dffeas \CPU_inst|PC0|cstack0|stack_mem~208 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~443_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~208_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~208 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~208 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N30
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~409 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~409_combout  = (\CPU_inst|PC0|cstack0|stack_mem~408_combout  & (((\CPU_inst|PC0|cstack0|stack_mem~208_q ) # (!\CPU_inst|PC0|cstack0|address [0])))) # (!\CPU_inst|PC0|cstack0|stack_mem~408_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~80_q  & ((\CPU_inst|PC0|cstack0|address [0]))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~408_combout ),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~80_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~208_q ),
	.datad(\CPU_inst|PC0|cstack0|address [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~409_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~409 .lut_mask = 16'hE4AA;
defparam \CPU_inst|PC0|cstack0|stack_mem~409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N20
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~412 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~412_combout  = (\CPU_inst|PC0|cstack0|address [1] & (((\CPU_inst|PC0|cstack0|address [2])))) # (!\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|stack_mem~409_combout ))) # 
// (!\CPU_inst|PC0|cstack0|address [2] & (\CPU_inst|PC0|cstack0|stack_mem~411_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~411_combout ),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~409_combout ),
	.datac(\CPU_inst|PC0|cstack0|address [1]),
	.datad(\CPU_inst|PC0|cstack0|address [2]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~412_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~412 .lut_mask = 16'hFC0A;
defparam \CPU_inst|PC0|cstack0|stack_mem~412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N2
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~48feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~48feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~48feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~48feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~48feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y8_N3
dffeas \CPU_inst|PC0|cstack0|stack_mem~48 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~48feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~48 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~48 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y6_N7
dffeas \CPU_inst|PC0|cstack0|stack_mem~32 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~435_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~32 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N6
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~406 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~406_combout  = (\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~48_q ) # ((\CPU_inst|PC0|cstack0|address [3])))) # (!\CPU_inst|PC0|cstack0|address [0] & (((\CPU_inst|PC0|cstack0|stack_mem~32_q  & 
// !\CPU_inst|PC0|cstack0|address [3]))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~48_q ),
	.datab(\CPU_inst|PC0|cstack0|address [0]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~32_q ),
	.datad(\CPU_inst|PC0|cstack0|address [3]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~406_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~406 .lut_mask = 16'hCCB8;
defparam \CPU_inst|PC0|cstack0|stack_mem~406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y6_N19
dffeas \CPU_inst|PC0|cstack0|stack_mem~160 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~417_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~160_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~160 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~160 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N28
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~176feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~176feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~176feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~176feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~176feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y6_N29
dffeas \CPU_inst|PC0|cstack0|stack_mem~176 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~176feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~441_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~176_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~176 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~176 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N18
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~407 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~407_combout  = (\CPU_inst|PC0|cstack0|stack_mem~406_combout  & (((\CPU_inst|PC0|cstack0|stack_mem~176_q )) # (!\CPU_inst|PC0|cstack0|address [3]))) # (!\CPU_inst|PC0|cstack0|stack_mem~406_combout  & 
// (\CPU_inst|PC0|cstack0|address [3] & (\CPU_inst|PC0|cstack0|stack_mem~160_q )))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~406_combout ),
	.datab(\CPU_inst|PC0|cstack0|address [3]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~160_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~176_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~407_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~407 .lut_mask = 16'hEA62;
defparam \CPU_inst|PC0|cstack0|stack_mem~407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N22
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~415 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~415_combout  = (\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~412_combout  & (\CPU_inst|PC0|cstack0|stack_mem~414_combout )) # (!\CPU_inst|PC0|cstack0|stack_mem~412_combout  & 
// ((\CPU_inst|PC0|cstack0|stack_mem~407_combout ))))) # (!\CPU_inst|PC0|cstack0|address [1] & (((\CPU_inst|PC0|cstack0|stack_mem~412_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~414_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~412_combout ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~407_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~415_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~415 .lut_mask = 16'hDAD0;
defparam \CPU_inst|PC0|cstack0|stack_mem~415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y6_N23
dffeas \CPU_inst|PC0|cstack0|output_buf[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~415_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|output_buf [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|output_buf[0] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|output_buf[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y14_N17
dffeas \CPU_inst|PC0|xec_return_addr[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_pipe1 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|XEC2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|xec_return_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|xec_return_addr[0] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|xec_return_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N16
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~90 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~90_combout  = (\CPU_inst|PC0|PC_reg[2]~81_combout  & (((\CPU_inst|PC0|always2~0_combout )))) # (!\CPU_inst|PC0|PC_reg[2]~81_combout  & ((\CPU_inst|PC0|always2~0_combout  & (\CPU_inst|PC0|cstack0|output_buf [0])) # 
// (!\CPU_inst|PC0|always2~0_combout  & ((\CPU_inst|PC0|xec_return_addr [0])))))

	.dataa(\CPU_inst|PC0|PC_reg[2]~81_combout ),
	.datab(\CPU_inst|PC0|cstack0|output_buf [0]),
	.datac(\CPU_inst|PC0|xec_return_addr [0]),
	.datad(\CPU_inst|PC0|always2~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~90_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~90 .lut_mask = 16'hEE50;
defparam \CPU_inst|PC0|PC_reg~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N2
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~91 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~91_combout  = (\CPU_inst|PC0|PC_reg[2]~81_combout  & ((\CPU_inst|PC0|PC_reg~90_combout  & (\intcon_inst|int_addr [0])) # (!\CPU_inst|PC0|PC_reg~90_combout  & ((\CPU_inst|decode_unit0|PC_I_field_reg [0]))))) # 
// (!\CPU_inst|PC0|PC_reg[2]~81_combout  & (((\CPU_inst|PC0|PC_reg~90_combout ))))

	.dataa(\intcon_inst|int_addr [0]),
	.datab(\CPU_inst|decode_unit0|PC_I_field_reg [0]),
	.datac(\CPU_inst|PC0|PC_reg[2]~81_combout ),
	.datad(\CPU_inst|PC0|PC_reg~90_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~91_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~91 .lut_mask = 16'hAFC0;
defparam \CPU_inst|PC0|PC_reg~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N4
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~92 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~92_combout  = (\CPU_inst|PC0|PC_reg[2]~79_combout  & (((\CPU_inst|PC0|PC_reg[2]~80_combout )))) # (!\CPU_inst|PC0|PC_reg[2]~79_combout  & ((\CPU_inst|PC0|PC_reg[2]~80_combout  & ((\CPU_inst|PC0|Add1~0_combout ))) # 
// (!\CPU_inst|PC0|PC_reg[2]~80_combout  & (\CPU_inst|PC0|PC_reg~91_combout ))))

	.dataa(\CPU_inst|PC0|PC_reg[2]~79_combout ),
	.datab(\CPU_inst|PC0|PC_reg~91_combout ),
	.datac(\CPU_inst|PC0|Add1~0_combout ),
	.datad(\CPU_inst|PC0|PC_reg[2]~80_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~92_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~92 .lut_mask = 16'hFA44;
defparam \CPU_inst|PC0|PC_reg~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N20
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~93 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~93_combout  = (\CPU_inst|PC0|PC_reg~92_combout  & ((\CPU_inst|PC0|A_miss_next [0]) # ((!\CPU_inst|PC0|PC_reg[2]~79_combout )))) # (!\CPU_inst|PC0|PC_reg~92_combout  & (((\CPU_inst|PC0|adder_out[0]~4_combout  & 
// \CPU_inst|PC0|PC_reg[2]~79_combout ))))

	.dataa(\CPU_inst|PC0|A_miss_next [0]),
	.datab(\CPU_inst|PC0|adder_out[0]~4_combout ),
	.datac(\CPU_inst|PC0|PC_reg~92_combout ),
	.datad(\CPU_inst|PC0|PC_reg[2]~79_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~93_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~93 .lut_mask = 16'hACF0;
defparam \CPU_inst|PC0|PC_reg~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N21
dffeas \CPU_inst|PC0|PC_reg[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|PC_reg~93_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|always2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|PC_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg[0] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|PC_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N16
cycloneive_lcell_comb \CPU_inst|PC0|A_miss_next[0]~feeder (
// Equation(s):
// \CPU_inst|PC0|A_miss_next[0]~feeder_combout  = \CPU_inst|PC0|PC_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|PC_reg [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_miss_next[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss_next[0]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|A_miss_next[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N17
dffeas \CPU_inst|PC0|A_miss_next[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_miss_next[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU_inst|PC0|p_miss~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_miss_next [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss_next[0] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_miss_next[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N4
cycloneive_lcell_comb \CPU_inst|PC0|A_miss[0]~feeder (
// Equation(s):
// \CPU_inst|PC0|A_miss[0]~feeder_combout  = \CPU_inst|PC0|A_miss_next [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|A_miss_next [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_miss[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss[0]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|A_miss[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N5
dffeas \CPU_inst|PC0|A_miss[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_miss[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU_inst|PC0|p_miss~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_miss [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss[0] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_miss[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N8
cycloneive_lcell_comb \CPU_inst|PC0|A[0]~14 (
// Equation(s):
// \CPU_inst|PC0|A[0]~14_combout  = (\CPU_inst|PC0|p_miss~q  & (\CPU_inst|PC0|A_miss [0])) # (!\CPU_inst|PC0|p_miss~q  & ((\CPU_inst|PC0|PC_reg [0])))

	.dataa(\CPU_inst|PC0|p_miss~q ),
	.datab(gnd),
	.datac(\CPU_inst|PC0|A_miss [0]),
	.datad(\CPU_inst|PC0|PC_reg [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A[0]~14 .lut_mask = 16'hF5A0;
defparam \CPU_inst|PC0|A[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N9
dffeas \p_cache_inst|word_address[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A[0]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p_cache_inst|CPU_address_hold[2]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_cache_inst|word_address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \p_cache_inst|word_address[0] .is_wysiwyg = "true";
defparam \p_cache_inst|word_address[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N12
cycloneive_lcell_comb \p_cache_inst|Mux14~0 (
// Equation(s):
// \p_cache_inst|Mux14~0_combout  = (\p_cache_inst|word_address [0] & (\p_cache_inst|word_address [1])) # (!\p_cache_inst|word_address [0] & ((\p_cache_inst|word_address [1] & (\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [33])) # 
// (!\p_cache_inst|word_address [1] & ((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [1])))))

	.dataa(\p_cache_inst|word_address [0]),
	.datab(\p_cache_inst|word_address [1]),
	.datac(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [33]),
	.datad(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\p_cache_inst|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Mux14~0 .lut_mask = 16'hD9C8;
defparam \p_cache_inst|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N22
cycloneive_lcell_comb \p_cache_inst|Mux14~1 (
// Equation(s):
// \p_cache_inst|Mux14~1_combout  = (\p_cache_inst|Mux14~0_combout  & (((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [49]) # (!\p_cache_inst|word_address [0])))) # (!\p_cache_inst|Mux14~0_combout  & 
// (\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [17] & ((\p_cache_inst|word_address [0]))))

	.dataa(\p_cache_inst|Mux14~0_combout ),
	.datab(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [17]),
	.datac(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [49]),
	.datad(\p_cache_inst|word_address [0]),
	.cin(gnd),
	.combout(\p_cache_inst|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Mux14~1 .lut_mask = 16'hE4AA;
defparam \p_cache_inst|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N26
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_alternate~10 (
// Equation(s):
// \CPU_inst|decode_unit0|I_alternate~10_combout  = (!\CPU_inst|PC0|prev_branch_taken~q  & (!\CPU_inst|RST~q  & (\p_cache_inst|Mux14~1_combout  & !\CPU_inst|PC0|take_branch~3_combout )))

	.dataa(\CPU_inst|PC0|prev_branch_taken~q ),
	.datab(\CPU_inst|RST~q ),
	.datac(\p_cache_inst|Mux14~1_combout ),
	.datad(\CPU_inst|PC0|take_branch~3_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_alternate~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate~10 .lut_mask = 16'h0010;
defparam \CPU_inst|decode_unit0|I_alternate~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N27
dffeas \CPU_inst|decode_unit0|I_alternate[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_alternate~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|I_alternate[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_alternate [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate[1] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_alternate[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N8
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_reg~5 (
// Equation(s):
// \CPU_inst|decode_unit0|I_reg~5_combout  = (!\CPU_inst|decode_unit0|I_reg[11]~0_combout  & ((\CPU_inst|decode_unit0|prev_hazard~q  & (\CPU_inst|decode_unit0|I_alternate [1])) # (!\CPU_inst|decode_unit0|prev_hazard~q  & ((\p_cache_inst|Mux14~1_combout )))))

	.dataa(\CPU_inst|decode_unit0|I_alternate [1]),
	.datab(\CPU_inst|decode_unit0|I_reg[11]~0_combout ),
	.datac(\p_cache_inst|Mux14~1_combout ),
	.datad(\CPU_inst|decode_unit0|prev_hazard~q ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg~5 .lut_mask = 16'h2230;
defparam \CPU_inst|decode_unit0|I_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N9
dffeas \CPU_inst|decode_unit0|I_reg[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|rotate_source_reg~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg[1] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N14
cycloneive_lcell_comb \CPU_inst|decode_unit0|dest_waddr_reg~1 (
// Equation(s):
// \CPU_inst|decode_unit0|dest_waddr_reg~1_combout  = (\CPU_inst|decode_unit0|I_reg [15] & ((\CPU_inst|decode_unit0|I_reg [14] & ((\CPU_inst|decode_unit0|I_reg [9]))) # (!\CPU_inst|decode_unit0|I_reg [14] & (\CPU_inst|decode_unit0|I_reg [1])))) # 
// (!\CPU_inst|decode_unit0|I_reg [15] & (\CPU_inst|decode_unit0|I_reg [1]))

	.dataa(\CPU_inst|decode_unit0|I_reg [1]),
	.datab(\CPU_inst|decode_unit0|I_reg [15]),
	.datac(\CPU_inst|decode_unit0|I_reg [14]),
	.datad(\CPU_inst|decode_unit0|I_reg [9]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|dest_waddr_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|dest_waddr_reg~1 .lut_mask = 16'hEA2A;
defparam \CPU_inst|decode_unit0|dest_waddr_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N15
dffeas \CPU_inst|decode_unit0|dest_waddr_reg[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|dest_waddr_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|PC_I_field_reg[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|dest_waddr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|dest_waddr_reg[1] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|dest_waddr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N10
cycloneive_lcell_comb \CPU_inst|dest_waddr1[1]~feeder (
// Equation(s):
// \CPU_inst|dest_waddr1[1]~feeder_combout  = \CPU_inst|decode_unit0|dest_waddr_reg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|dest_waddr_reg [1]),
	.cin(gnd),
	.combout(\CPU_inst|dest_waddr1[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|dest_waddr1[1]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|dest_waddr1[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N11
dffeas \CPU_inst|dest_waddr1[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|dest_waddr1[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|dest_waddr1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|dest_waddr1[1] .is_wysiwyg = "true";
defparam \CPU_inst|dest_waddr1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N24
cycloneive_lcell_comb \CPU_inst|dest_waddr2[1]~feeder (
// Equation(s):
// \CPU_inst|dest_waddr2[1]~feeder_combout  = \CPU_inst|dest_waddr1 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|dest_waddr1 [1]),
	.cin(gnd),
	.combout(\CPU_inst|dest_waddr2[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|dest_waddr2[1]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|dest_waddr2[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N25
dffeas \CPU_inst|dest_waddr2[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|dest_waddr2[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|dest_waddr2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|dest_waddr2[1] .is_wysiwyg = "true";
defparam \CPU_inst|dest_waddr2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N6
cycloneive_lcell_comb \CPU_inst|dest_waddr3[1]~feeder (
// Equation(s):
// \CPU_inst|dest_waddr3[1]~feeder_combout  = \CPU_inst|dest_waddr2 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|dest_waddr2 [1]),
	.cin(gnd),
	.combout(\CPU_inst|dest_waddr3[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|dest_waddr3[1]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|dest_waddr3[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N7
dffeas \CPU_inst|dest_waddr3[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|dest_waddr3[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|dest_waddr3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|dest_waddr3[1] .is_wysiwyg = "true";
defparam \CPU_inst|dest_waddr3[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y21_N31
dffeas \CPU_inst|dest_waddr4[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|dest_waddr3 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|dest_waddr4 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|dest_waddr4[1] .is_wysiwyg = "true";
defparam \CPU_inst|dest_waddr4[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N10
cycloneive_lcell_comb \CPU_inst|reg_file0|a_forward0~0 (
// Equation(s):
// \CPU_inst|reg_file0|a_forward0~0_combout  = (\CPU_inst|dest_waddr4 [1] & (\CPU_inst|reg_file0|prev_a_address [1] & (\CPU_inst|dest_waddr4 [0] $ (!\CPU_inst|reg_file0|prev_a_address [0])))) # (!\CPU_inst|dest_waddr4 [1] & 
// (!\CPU_inst|reg_file0|prev_a_address [1] & (\CPU_inst|dest_waddr4 [0] $ (!\CPU_inst|reg_file0|prev_a_address [0]))))

	.dataa(\CPU_inst|dest_waddr4 [1]),
	.datab(\CPU_inst|dest_waddr4 [0]),
	.datac(\CPU_inst|reg_file0|prev_a_address [1]),
	.datad(\CPU_inst|reg_file0|prev_a_address [0]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_forward0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_forward0~0 .lut_mask = 16'h8421;
defparam \CPU_inst|reg_file0|a_forward0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N28
cycloneive_lcell_comb \CPU_inst|reg_file0|a_forward0~1 (
// Equation(s):
// \CPU_inst|reg_file0|a_forward0~1_combout  = (\CPU_inst|dest_waddr4 [3] & (\CPU_inst|reg_file0|prev_a_address [3] & (\CPU_inst|reg_file0|prev_a_address [2] $ (!\CPU_inst|dest_waddr4 [2])))) # (!\CPU_inst|dest_waddr4 [3] & 
// (!\CPU_inst|reg_file0|prev_a_address [3] & (\CPU_inst|reg_file0|prev_a_address [2] $ (!\CPU_inst|dest_waddr4 [2]))))

	.dataa(\CPU_inst|dest_waddr4 [3]),
	.datab(\CPU_inst|reg_file0|prev_a_address [2]),
	.datac(\CPU_inst|reg_file0|prev_a_address [3]),
	.datad(\CPU_inst|dest_waddr4 [2]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_forward0~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_forward0~1 .lut_mask = 16'h8421;
defparam \CPU_inst|reg_file0|a_forward0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N16
cycloneive_lcell_comb \CPU_inst|reg_file0|a_forward0~2 (
// Equation(s):
// \CPU_inst|reg_file0|a_forward0~2_combout  = (\CPU_inst|reg_file0|a_forward0~0_combout  & (\CPU_inst|regf_wren4~q  & \CPU_inst|reg_file0|a_forward0~1_combout ))

	.dataa(\CPU_inst|reg_file0|a_forward0~0_combout ),
	.datab(gnd),
	.datac(\CPU_inst|regf_wren4~q ),
	.datad(\CPU_inst|reg_file0|a_forward0~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_forward0~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_forward0~2 .lut_mask = 16'hA000;
defparam \CPU_inst|reg_file0|a_forward0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N30
cycloneive_lcell_comb \CPU_inst|reg_file0|r2[0]~feeder (
// Equation(s):
// \CPU_inst|reg_file0|r2[0]~feeder_combout  = \CPU_inst|ALU0|alu_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|ALU0|alu_reg [0]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|r2[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|r2[0]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|reg_file0|r2[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y22_N31
dffeas \CPU_inst|reg_file0|r2[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|reg_file0|r2[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|reg_file0|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r2[0] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r2[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y20_N25
dffeas \CPU_inst|reg_file0|r1[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r1[0] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N24
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux7~0 (
// Equation(s):
// \CPU_inst|reg_file0|Mux7~0_combout  = (\CPU_inst|src_raddr1 [1] & (\CPU_inst|src_raddr1 [0])) # (!\CPU_inst|src_raddr1 [1] & ((\CPU_inst|src_raddr1 [0] & (\CPU_inst|reg_file0|r1 [0])) # (!\CPU_inst|src_raddr1 [0] & ((\CPU_inst|reg_file0|aux [0])))))

	.dataa(\CPU_inst|src_raddr1 [1]),
	.datab(\CPU_inst|src_raddr1 [0]),
	.datac(\CPU_inst|reg_file0|r1 [0]),
	.datad(\CPU_inst|reg_file0|aux [0]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux7~0 .lut_mask = 16'hD9C8;
defparam \CPU_inst|reg_file0|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y22_N25
dffeas \CPU_inst|reg_file0|r3[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r3[0] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N24
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux7~1 (
// Equation(s):
// \CPU_inst|reg_file0|Mux7~1_combout  = (\CPU_inst|reg_file0|Mux7~0_combout  & (((\CPU_inst|reg_file0|r3 [0]) # (!\CPU_inst|src_raddr1 [1])))) # (!\CPU_inst|reg_file0|Mux7~0_combout  & (\CPU_inst|reg_file0|r2 [0] & ((\CPU_inst|src_raddr1 [1]))))

	.dataa(\CPU_inst|reg_file0|r2 [0]),
	.datab(\CPU_inst|reg_file0|Mux7~0_combout ),
	.datac(\CPU_inst|reg_file0|r3 [0]),
	.datad(\CPU_inst|src_raddr1 [1]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux7~1 .lut_mask = 16'hE2CC;
defparam \CPU_inst|reg_file0|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N20
cycloneive_lcell_comb \CPU_inst|reg_file0|r6[0]~feeder (
// Equation(s):
// \CPU_inst|reg_file0|r6[0]~feeder_combout  = \CPU_inst|ALU0|alu_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|ALU0|alu_reg [0]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|r6[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|r6[0]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|reg_file0|r6[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N21
dffeas \CPU_inst|reg_file0|r6[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|reg_file0|r6[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|reg_file0|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r6 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r6[0] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r6[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y21_N11
dffeas \CPU_inst|reg_file0|r4[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r4 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r4[0] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r4[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N10
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux7~2 (
// Equation(s):
// \CPU_inst|reg_file0|Mux7~2_combout  = (\CPU_inst|src_raddr1 [0] & (((\CPU_inst|src_raddr1 [1])))) # (!\CPU_inst|src_raddr1 [0] & ((\CPU_inst|src_raddr1 [1] & (\CPU_inst|reg_file0|r6 [0])) # (!\CPU_inst|src_raddr1 [1] & ((\CPU_inst|reg_file0|r4 [0])))))

	.dataa(\CPU_inst|reg_file0|r6 [0]),
	.datab(\CPU_inst|src_raddr1 [0]),
	.datac(\CPU_inst|reg_file0|r4 [0]),
	.datad(\CPU_inst|src_raddr1 [1]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux7~2 .lut_mask = 16'hEE30;
defparam \CPU_inst|reg_file0|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N9
dffeas \CPU_inst|reg_file0|r5[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r5 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r5[0] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r5[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N8
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux7~3 (
// Equation(s):
// \CPU_inst|reg_file0|Mux7~3_combout  = (\CPU_inst|reg_file0|Mux7~2_combout  & ((\CPU_inst|reg_file0|ivl_reg [0]) # ((!\CPU_inst|src_raddr1 [0])))) # (!\CPU_inst|reg_file0|Mux7~2_combout  & (((\CPU_inst|reg_file0|r5 [0] & \CPU_inst|src_raddr1 [0]))))

	.dataa(\CPU_inst|reg_file0|Mux7~2_combout ),
	.datab(\CPU_inst|reg_file0|ivl_reg [0]),
	.datac(\CPU_inst|reg_file0|r5 [0]),
	.datad(\CPU_inst|src_raddr1 [0]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux7~3 .lut_mask = 16'hD8AA;
defparam \CPU_inst|reg_file0|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N16
cycloneive_lcell_comb \CPU_inst|reg_file0|a_reg[0]~4 (
// Equation(s):
// \CPU_inst|reg_file0|a_reg[0]~4_combout  = (\CPU_inst|src_raddr1 [2] & ((\CPU_inst|reg_file0|Mux7~3_combout ))) # (!\CPU_inst|src_raddr1 [2] & (\CPU_inst|reg_file0|Mux7~1_combout ))

	.dataa(\CPU_inst|reg_file0|Mux7~1_combout ),
	.datab(\CPU_inst|src_raddr1 [2]),
	.datac(gnd),
	.datad(\CPU_inst|reg_file0|Mux7~3_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_reg[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_reg[0]~4 .lut_mask = 16'hEE22;
defparam \CPU_inst|reg_file0|a_reg[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N24
cycloneive_lcell_comb \CPU_inst|reg_file0|r12[0]~feeder (
// Equation(s):
// \CPU_inst|reg_file0|r12[0]~feeder_combout  = \CPU_inst|ALU0|alu_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|ALU0|alu_reg [0]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|r12[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|r12[0]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|reg_file0|r12[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N25
dffeas \CPU_inst|reg_file0|r12[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|reg_file0|r12[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|reg_file0|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r12 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r12[0] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r12[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y19_N11
dffeas \CPU_inst|reg_file0|r11[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r11 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r11[0] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r11[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N10
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux7~6 (
// Equation(s):
// \CPU_inst|reg_file0|Mux7~6_combout  = (\CPU_inst|reg_file0|a_reg[1]~8_combout  & (((\CPU_inst|reg_file0|a_reg[1]~9_combout )))) # (!\CPU_inst|reg_file0|a_reg[1]~8_combout  & ((\CPU_inst|reg_file0|a_reg[1]~9_combout  & (\CPU_inst|reg_file0|r12 [0])) # 
// (!\CPU_inst|reg_file0|a_reg[1]~9_combout  & ((\CPU_inst|reg_file0|r11 [0])))))

	.dataa(\CPU_inst|reg_file0|a_reg[1]~8_combout ),
	.datab(\CPU_inst|reg_file0|r12 [0]),
	.datac(\CPU_inst|reg_file0|r11 [0]),
	.datad(\CPU_inst|reg_file0|a_reg[1]~9_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux7~6 .lut_mask = 16'hEE50;
defparam \CPU_inst|reg_file0|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N29
dffeas \CPU_inst|reg_file0|r13[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r13 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r13[0] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r13[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y20_N19
dffeas \CPU_inst|reg_file0|r16[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r16 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r16[0] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r16[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y20_N19
dffeas \CPU_inst|reg_file0|r14[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r14 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r14[0] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r14[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y19_N25
dffeas \CPU_inst|reg_file0|r15[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r15 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r15[0] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r15[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N18
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux7~4 (
// Equation(s):
// \CPU_inst|reg_file0|Mux7~4_combout  = (\CPU_inst|src_raddr1 [1] & (\CPU_inst|src_raddr1 [0])) # (!\CPU_inst|src_raddr1 [1] & ((\CPU_inst|src_raddr1 [0] & ((\CPU_inst|reg_file0|r15 [0]))) # (!\CPU_inst|src_raddr1 [0] & (\CPU_inst|reg_file0|r14 [0]))))

	.dataa(\CPU_inst|src_raddr1 [1]),
	.datab(\CPU_inst|src_raddr1 [0]),
	.datac(\CPU_inst|reg_file0|r14 [0]),
	.datad(\CPU_inst|reg_file0|r15 [0]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux7~4 .lut_mask = 16'hDC98;
defparam \CPU_inst|reg_file0|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N18
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux7~5 (
// Equation(s):
// \CPU_inst|reg_file0|Mux7~5_combout  = (\CPU_inst|src_raddr1 [1] & ((\CPU_inst|reg_file0|Mux7~4_combout  & (\CPU_inst|reg_file0|ivr_reg [0])) # (!\CPU_inst|reg_file0|Mux7~4_combout  & ((\CPU_inst|reg_file0|r16 [0]))))) # (!\CPU_inst|src_raddr1 [1] & 
// (((\CPU_inst|reg_file0|Mux7~4_combout ))))

	.dataa(\CPU_inst|reg_file0|ivr_reg [0]),
	.datab(\CPU_inst|src_raddr1 [1]),
	.datac(\CPU_inst|reg_file0|r16 [0]),
	.datad(\CPU_inst|reg_file0|Mux7~4_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux7~5 .lut_mask = 16'hBBC0;
defparam \CPU_inst|reg_file0|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N28
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux7~7 (
// Equation(s):
// \CPU_inst|reg_file0|Mux7~7_combout  = (\CPU_inst|reg_file0|Mux7~6_combout  & (((\CPU_inst|reg_file0|r13 [0])) # (!\CPU_inst|reg_file0|a_reg[1]~8_combout ))) # (!\CPU_inst|reg_file0|Mux7~6_combout  & (\CPU_inst|reg_file0|a_reg[1]~8_combout  & 
// ((\CPU_inst|reg_file0|Mux7~5_combout ))))

	.dataa(\CPU_inst|reg_file0|Mux7~6_combout ),
	.datab(\CPU_inst|reg_file0|a_reg[1]~8_combout ),
	.datac(\CPU_inst|reg_file0|r13 [0]),
	.datad(\CPU_inst|reg_file0|Mux7~5_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux7~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux7~7 .lut_mask = 16'hE6A2;
defparam \CPU_inst|reg_file0|Mux7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y21_N17
dffeas \CPU_inst|reg_file0|a_reg[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|reg_file0|a_reg[0]~4_combout ),
	.asdata(\CPU_inst|reg_file0|Mux7~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|src_raddr1 [3]),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|a_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_reg[0] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|a_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N18
cycloneive_lcell_comb \CPU_inst|reg_file0|a_data[0]~13 (
// Equation(s):
// \CPU_inst|reg_file0|a_data[0]~13_combout  = (\CPU_inst|reg_file0|a_reg [0] & (((!\CPU_inst|reg_file0|a_forward1~0_combout ) # (!\CPU_inst|reg_file0|a_forward1~1_combout )) # (!\CPU_inst|reg_file0|prev_wren~q )))

	.dataa(\CPU_inst|reg_file0|prev_wren~q ),
	.datab(\CPU_inst|reg_file0|a_forward1~1_combout ),
	.datac(\CPU_inst|reg_file0|a_forward1~0_combout ),
	.datad(\CPU_inst|reg_file0|a_reg [0]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_data[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_data[0]~13 .lut_mask = 16'h7F00;
defparam \CPU_inst|reg_file0|a_data[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N0
cycloneive_lcell_comb \CPU_inst|reg_file0|a_data[0]~12 (
// Equation(s):
// \CPU_inst|reg_file0|a_data[0]~12_combout  = (\CPU_inst|reg_file0|prev_wren~q  & (\CPU_inst|reg_file0|a_forward1~1_combout  & (\CPU_inst|shift_merge0|shift_reg [0] & \CPU_inst|reg_file0|a_forward1~0_combout )))

	.dataa(\CPU_inst|reg_file0|prev_wren~q ),
	.datab(\CPU_inst|reg_file0|a_forward1~1_combout ),
	.datac(\CPU_inst|shift_merge0|shift_reg [0]),
	.datad(\CPU_inst|reg_file0|a_forward1~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_data[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_data[0]~12 .lut_mask = 16'h8000;
defparam \CPU_inst|reg_file0|a_data[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N16
cycloneive_lcell_comb \CPU_inst|reg_file0|a_data[0]~14 (
// Equation(s):
// \CPU_inst|reg_file0|a_data[0]~14_combout  = (\CPU_inst|reg_file0|a_forward0~2_combout  & (((\CPU_inst|ALU0|alu_reg [0])))) # (!\CPU_inst|reg_file0|a_forward0~2_combout  & ((\CPU_inst|reg_file0|a_data[0]~13_combout ) # 
// ((\CPU_inst|reg_file0|a_data[0]~12_combout ))))

	.dataa(\CPU_inst|reg_file0|a_forward0~2_combout ),
	.datab(\CPU_inst|reg_file0|a_data[0]~13_combout ),
	.datac(\CPU_inst|reg_file0|a_data[0]~12_combout ),
	.datad(\CPU_inst|ALU0|alu_reg [0]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_data[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_data[0]~14 .lut_mask = 16'hFE54;
defparam \CPU_inst|reg_file0|a_data[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N6
cycloneive_lcell_comb \CPU_inst|PC0|WideOr0~1 (
// Equation(s):
// \CPU_inst|PC0|WideOr0~1_combout  = (\CPU_inst|reg_file0|a_data[0]~14_combout ) # ((\CPU_inst|reg_file0|a_data[2]~17_combout ) # ((\CPU_inst|reg_file0|a_data[7]~20_combout ) # (\CPU_inst|reg_file0|a_data[1]~23_combout )))

	.dataa(\CPU_inst|reg_file0|a_data[0]~14_combout ),
	.datab(\CPU_inst|reg_file0|a_data[2]~17_combout ),
	.datac(\CPU_inst|reg_file0|a_data[7]~20_combout ),
	.datad(\CPU_inst|reg_file0|a_data[1]~23_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|WideOr0~1 .lut_mask = 16'hFFFE;
defparam \CPU_inst|PC0|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N8
cycloneive_lcell_comb \CPU_inst|PC0|stack_pop~3 (
// Equation(s):
// \CPU_inst|PC0|stack_pop~3_combout  = (!\CPU_inst|XEC2~q  & (((!\CPU_inst|PC0|WideOr0~1_combout  & !\CPU_inst|PC0|WideOr0~0_combout )) # (!\CPU_inst|NZT2~q )))

	.dataa(\CPU_inst|PC0|WideOr0~1_combout ),
	.datab(\CPU_inst|XEC2~q ),
	.datac(\CPU_inst|PC0|WideOr0~0_combout ),
	.datad(\CPU_inst|NZT2~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|stack_pop~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|stack_pop~3 .lut_mask = 16'h0133;
defparam \CPU_inst|PC0|stack_pop~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N20
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg[12]~20 (
// Equation(s):
// \CPU_inst|PC0|PC_reg[12]~20_combout  = (\CPU_inst|interrupt~q  & (((\CPU_inst|PC0|PC_reg[12]~19_combout )))) # (!\CPU_inst|interrupt~q  & ((\CPU_inst|CALL2~q ) # ((\CPU_inst|PC0|stack_pop~3_combout  & \CPU_inst|PC0|PC_reg[12]~19_combout ))))

	.dataa(\CPU_inst|PC0|stack_pop~3_combout ),
	.datab(\CPU_inst|CALL2~q ),
	.datac(\CPU_inst|interrupt~q ),
	.datad(\CPU_inst|PC0|PC_reg[12]~19_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg[12]~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg[12]~20 .lut_mask = 16'hFE0C;
defparam \CPU_inst|PC0|PC_reg[12]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N30
cycloneive_lcell_comb \CPU_inst|PC0|Add1~30 (
// Equation(s):
// \CPU_inst|PC0|Add1~30_combout  = \CPU_inst|PC0|Add1~29  $ (\CPU_inst|PC0|PC_reg [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|PC_reg [15]),
	.cin(\CPU_inst|PC0|Add1~29 ),
	.combout(\CPU_inst|PC0|Add1~30_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|Add1~30 .lut_mask = 16'h0FF0;
defparam \CPU_inst|PC0|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N4
cycloneive_lcell_comb \CPU_inst|PC0|A_next_I[15]~feeder (
// Equation(s):
// \CPU_inst|PC0|A_next_I[15]~feeder_combout  = \CPU_inst|PC0|PC_reg [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|PC0|PC_reg [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_next_I[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_next_I[15]~feeder .lut_mask = 16'hF0F0;
defparam \CPU_inst|PC0|A_next_I[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N5
dffeas \CPU_inst|PC0|A_next_I[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_next_I[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_next_I [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_next_I[15] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_next_I[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N16
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I_alternate~5 (
// Equation(s):
// \CPU_inst|PC0|A_current_I_alternate~5_combout  = (\CPU_inst|PC0|prev_branch_taken~q  & (\CPU_inst|PC0|PC_reg [15])) # (!\CPU_inst|PC0|prev_branch_taken~q  & ((\CPU_inst|PC0|A_next_I [15])))

	.dataa(\CPU_inst|PC0|prev_branch_taken~q ),
	.datab(gnd),
	.datac(\CPU_inst|PC0|PC_reg [15]),
	.datad(\CPU_inst|PC0|A_next_I [15]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I_alternate~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate~5 .lut_mask = 16'hF5A0;
defparam \CPU_inst|PC0|A_current_I_alternate~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N17
dffeas \CPU_inst|PC0|A_current_I_alternate[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I_alternate~5_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_current_I_alternate[15]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I_alternate [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate[15] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I_alternate[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N20
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I~2 (
// Equation(s):
// \CPU_inst|PC0|A_current_I~2_combout  = (\CPU_inst|PC0|prev_hazard~q  & (\CPU_inst|PC0|A_current_I_alternate [15])) # (!\CPU_inst|PC0|prev_hazard~q  & ((\CPU_inst|PC0|A_next_I [15])))

	.dataa(\CPU_inst|PC0|prev_hazard~q ),
	.datab(\CPU_inst|PC0|A_current_I_alternate [15]),
	.datac(gnd),
	.datad(\CPU_inst|PC0|A_next_I [15]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I~2 .lut_mask = 16'hDD88;
defparam \CPU_inst|PC0|A_current_I~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N21
dffeas \CPU_inst|PC0|A_current_I[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I~2_combout ),
	.asdata(\CPU_inst|PC0|PC_reg [15]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|prev_branch_taken~q ),
	.ena(\CPU_inst|PC0|A_pipe0[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I[15] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N6
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe0~4 (
// Equation(s):
// \CPU_inst|PC0|A_pipe0~4_combout  = (\CPU_inst|PC0|prev_branch_taken~q  & (\CPU_inst|PC0|PC_reg [15])) # (!\CPU_inst|PC0|prev_branch_taken~q  & ((\CPU_inst|PC0|A_current_I [15])))

	.dataa(\CPU_inst|PC0|prev_branch_taken~q ),
	.datab(gnd),
	.datac(\CPU_inst|PC0|PC_reg [15]),
	.datad(\CPU_inst|PC0|A_current_I [15]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe0~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0~4 .lut_mask = 16'hF5A0;
defparam \CPU_inst|PC0|A_pipe0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N7
dffeas \CPU_inst|PC0|A_pipe0[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe0~4_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_pipe0[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe0 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0[15] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe0[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N2
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe1~10 (
// Equation(s):
// \CPU_inst|PC0|A_pipe1~10_combout  = (\CPU_inst|PC0|prev_branch_taken~q  & (\CPU_inst|PC0|PC_reg [15])) # (!\CPU_inst|PC0|prev_branch_taken~q  & ((\CPU_inst|PC0|A_pipe0 [15])))

	.dataa(\CPU_inst|PC0|PC_reg [15]),
	.datab(gnd),
	.datac(\CPU_inst|PC0|prev_branch_taken~q ),
	.datad(\CPU_inst|PC0|A_pipe0 [15]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe1~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1~10 .lut_mask = 16'hAFA0;
defparam \CPU_inst|PC0|A_pipe1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N3
dffeas \CPU_inst|PC0|A_pipe1[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe1~10_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_pipe2[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1[15] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe1[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N16
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe2~7 (
// Equation(s):
// \CPU_inst|PC0|A_pipe2~7_combout  = (\CPU_inst|PC0|prev_branch_taken~q  & (\CPU_inst|PC0|PC_reg [15])) # (!\CPU_inst|PC0|prev_branch_taken~q  & ((\CPU_inst|PC0|A_pipe1 [15])))

	.dataa(\CPU_inst|PC0|PC_reg [15]),
	.datab(gnd),
	.datac(\CPU_inst|PC0|prev_branch_taken~q ),
	.datad(\CPU_inst|PC0|A_pipe1 [15]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe2~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe2~7 .lut_mask = 16'hAFA0;
defparam \CPU_inst|PC0|A_pipe2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N17
dffeas \CPU_inst|PC0|A_pipe2[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe2~7_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_pipe2[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe2[15] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe2[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N20
cycloneive_lcell_comb \CPU_inst|PC0|stack_in[15]~10 (
// Equation(s):
// \CPU_inst|PC0|stack_in[15]~10_combout  = (\CPU_inst|interrupt~q  & (\CPU_inst|PC0|A_pipe2 [15])) # (!\CPU_inst|interrupt~q  & ((\CPU_inst|PC0|A_pipe1 [15])))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|A_pipe2 [15]),
	.datac(\CPU_inst|interrupt~q ),
	.datad(\CPU_inst|PC0|A_pipe1 [15]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|stack_in[15]~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|stack_in[15]~10 .lut_mask = 16'hCFC0;
defparam \CPU_inst|PC0|stack_in[15]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N21
dffeas \CPU_inst|PC0|cstack0|input_buf[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|stack_in[15]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|input_buf [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|input_buf[15] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|input_buf[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y6_N9
dffeas \CPU_inst|PC0|cstack0|stack_mem~191 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~441_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~191_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~191 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~191 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y9_N7
dffeas \CPU_inst|PC0|cstack0|stack_mem~159 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~445_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~159_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~159 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~159 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N6
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~363 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~363_combout  = (\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~191_q ) # ((\CPU_inst|PC0|cstack0|address [2])))) # (!\CPU_inst|PC0|cstack0|address [1] & (((\CPU_inst|PC0|cstack0|stack_mem~159_q  & 
// !\CPU_inst|PC0|cstack0|address [2]))))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~191_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~159_q ),
	.datad(\CPU_inst|PC0|cstack0|address [2]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~363_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~363 .lut_mask = 16'hAAD8;
defparam \CPU_inst|PC0|cstack0|stack_mem~363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y5_N21
dffeas \CPU_inst|PC0|cstack0|stack_mem~223 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~443_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~223_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~223 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~223 .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y9_N11
dffeas \CPU_inst|PC0|cstack0|stack_mem~255 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~447_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~255_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~255 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~255 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N10
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~364 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~364_combout  = (\CPU_inst|PC0|cstack0|stack_mem~363_combout  & (((\CPU_inst|PC0|cstack0|stack_mem~255_q ) # (!\CPU_inst|PC0|cstack0|address [2])))) # (!\CPU_inst|PC0|cstack0|stack_mem~363_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~223_q  & ((\CPU_inst|PC0|cstack0|address [2]))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~363_combout ),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~223_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~255_q ),
	.datad(\CPU_inst|PC0|cstack0|address [2]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~364_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~364 .lut_mask = 16'hE4AA;
defparam \CPU_inst|PC0|cstack0|stack_mem~364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y5_N27
dffeas \CPU_inst|PC0|cstack0|stack_mem~207 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~419_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~207_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~207 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~207 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y8_N27
dffeas \CPU_inst|PC0|cstack0|stack_mem~239 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~239_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~239 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~239 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N30
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~175feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~175feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [15]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~175feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~175feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~175feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y6_N31
dffeas \CPU_inst|PC0|cstack0|stack_mem~175 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~175feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~417_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~175_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~175 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~175 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y5_N23
dffeas \CPU_inst|PC0|cstack0|stack_mem~143 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~421_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~143_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~143 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~143 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N22
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~358 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~358_combout  = (\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~175_q ) # ((\CPU_inst|PC0|cstack0|address [2])))) # (!\CPU_inst|PC0|cstack0|address [1] & (((\CPU_inst|PC0|cstack0|stack_mem~143_q  & 
// !\CPU_inst|PC0|cstack0|address [2]))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~175_q ),
	.datab(\CPU_inst|PC0|cstack0|address [1]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~143_q ),
	.datad(\CPU_inst|PC0|cstack0|address [2]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~358_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~358 .lut_mask = 16'hCCB8;
defparam \CPU_inst|PC0|cstack0|stack_mem~358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N26
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~359 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~359_combout  = (\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|stack_mem~358_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~239_q ))) # (!\CPU_inst|PC0|cstack0|stack_mem~358_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~207_q )))) # (!\CPU_inst|PC0|cstack0|address [2] & (((\CPU_inst|PC0|cstack0|stack_mem~358_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~207_q ),
	.datab(\CPU_inst|PC0|cstack0|address [2]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~239_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~358_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~359_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~359 .lut_mask = 16'hF388;
defparam \CPU_inst|PC0|cstack0|stack_mem~359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y6_N31
dffeas \CPU_inst|PC0|cstack0|stack_mem~47 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~435_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~47 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~47 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y5_N25
dffeas \CPU_inst|PC0|cstack0|stack_mem~15 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~437_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~15 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N24
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~360 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~360_combout  = (\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~47_q ) # ((\CPU_inst|PC0|cstack0|address [2])))) # (!\CPU_inst|PC0|cstack0|address [1] & (((\CPU_inst|PC0|cstack0|stack_mem~15_q  & 
// !\CPU_inst|PC0|cstack0|address [2]))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~47_q ),
	.datab(\CPU_inst|PC0|cstack0|address [1]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~15_q ),
	.datad(\CPU_inst|PC0|cstack0|address [2]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~360_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~360 .lut_mask = 16'hCCB8;
defparam \CPU_inst|PC0|cstack0|stack_mem~360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y7_N7
dffeas \CPU_inst|PC0|cstack0|stack_mem~111 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~439_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~111 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~111 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N29
dffeas \CPU_inst|PC0|cstack0|stack_mem~79 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~433_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~79 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~79 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N6
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~361 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~361_combout  = (\CPU_inst|PC0|cstack0|stack_mem~360_combout  & (((\CPU_inst|PC0|cstack0|stack_mem~111_q )) # (!\CPU_inst|PC0|cstack0|address [2]))) # (!\CPU_inst|PC0|cstack0|stack_mem~360_combout  & 
// (\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|stack_mem~79_q ))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~360_combout ),
	.datab(\CPU_inst|PC0|cstack0|address [2]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~111_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~79_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~361_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~361 .lut_mask = 16'hE6A2;
defparam \CPU_inst|PC0|cstack0|stack_mem~361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N24
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~362 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~362_combout  = (\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|stack_mem~359_combout ) # ((\CPU_inst|PC0|cstack0|address [0])))) # (!\CPU_inst|PC0|cstack0|address [3] & 
// (((\CPU_inst|PC0|cstack0|stack_mem~361_combout  & !\CPU_inst|PC0|cstack0|address [0]))))

	.dataa(\CPU_inst|PC0|cstack0|address [3]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~359_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~361_combout ),
	.datad(\CPU_inst|PC0|cstack0|address [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~362_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~362 .lut_mask = 16'hAAD8;
defparam \CPU_inst|PC0|cstack0|stack_mem~362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y8_N7
dffeas \CPU_inst|PC0|cstack0|stack_mem~127 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~431_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~127 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~127 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y8_N5
dffeas \CPU_inst|PC0|cstack0|stack_mem~63 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~63 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~63 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y8_N5
dffeas \CPU_inst|PC0|cstack0|stack_mem~31 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~429_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~31 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~31 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y8_N9
dffeas \CPU_inst|PC0|cstack0|stack_mem~95 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~95 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~95 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N4
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~356 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~356_combout  = (\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|address [2])) # (!\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|stack_mem~95_q ))) # 
// (!\CPU_inst|PC0|cstack0|address [2] & (\CPU_inst|PC0|cstack0|stack_mem~31_q ))))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|address [2]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~31_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~95_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~356_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~356 .lut_mask = 16'hDC98;
defparam \CPU_inst|PC0|cstack0|stack_mem~356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N4
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~357 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~357_combout  = (\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~356_combout  & (\CPU_inst|PC0|cstack0|stack_mem~127_q )) # (!\CPU_inst|PC0|cstack0|stack_mem~356_combout  & 
// ((\CPU_inst|PC0|cstack0|stack_mem~63_q ))))) # (!\CPU_inst|PC0|cstack0|address [1] & (((\CPU_inst|PC0|cstack0|stack_mem~356_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~127_q ),
	.datab(\CPU_inst|PC0|cstack0|address [1]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~63_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~356_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~357_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~357 .lut_mask = 16'hBBC0;
defparam \CPU_inst|PC0|cstack0|stack_mem~357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N2
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~365 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~365_combout  = (\CPU_inst|PC0|cstack0|stack_mem~362_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~364_combout ) # ((!\CPU_inst|PC0|cstack0|address [0])))) # (!\CPU_inst|PC0|cstack0|stack_mem~362_combout  & 
// (((\CPU_inst|PC0|cstack0|address [0] & \CPU_inst|PC0|cstack0|stack_mem~357_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~364_combout ),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~362_combout ),
	.datac(\CPU_inst|PC0|cstack0|address [0]),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~357_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~365_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~365 .lut_mask = 16'hBC8C;
defparam \CPU_inst|PC0|cstack0|stack_mem~365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y9_N3
dffeas \CPU_inst|PC0|cstack0|output_buf[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~365_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|output_buf [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|output_buf[15] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|output_buf[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y14_N31
dffeas \CPU_inst|PC0|xec_return_addr[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_pipe1 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|XEC2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|xec_return_addr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|xec_return_addr[15] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|xec_return_addr[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N30
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~65 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~65_combout  = (\CPU_inst|PC0|PC_reg[12]~22_combout  & (\CPU_inst|PC0|A_pipe0 [15] & ((!\CPU_inst|PC0|PC_reg[12]~21_combout )))) # (!\CPU_inst|PC0|PC_reg[12]~22_combout  & (((\CPU_inst|PC0|xec_return_addr [15]) # 
// (\CPU_inst|PC0|PC_reg[12]~21_combout ))))

	.dataa(\CPU_inst|PC0|PC_reg[12]~22_combout ),
	.datab(\CPU_inst|PC0|A_pipe0 [15]),
	.datac(\CPU_inst|PC0|xec_return_addr [15]),
	.datad(\CPU_inst|PC0|PC_reg[12]~21_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~65_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~65 .lut_mask = 16'h55D8;
defparam \CPU_inst|PC0|PC_reg~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N16
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~66 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~66_combout  = (\CPU_inst|PC0|PC_reg~65_combout ) # ((\CPU_inst|PC0|cstack0|output_buf [15] & \CPU_inst|PC0|PC_reg[12]~21_combout ))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|cstack0|output_buf [15]),
	.datac(\CPU_inst|PC0|PC_reg~65_combout ),
	.datad(\CPU_inst|PC0|PC_reg[12]~21_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~66_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~66 .lut_mask = 16'hFCF0;
defparam \CPU_inst|PC0|PC_reg~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N12
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~67 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~67_combout  = (\CPU_inst|PC0|PC_reg[12]~20_combout  & (((\CPU_inst|PC0|always2~1_combout )))) # (!\CPU_inst|PC0|PC_reg[12]~20_combout  & ((\CPU_inst|PC0|always2~1_combout  & (\CPU_inst|PC0|A_pipe2 [15])) # 
// (!\CPU_inst|PC0|always2~1_combout  & ((\CPU_inst|PC0|PC_reg~66_combout )))))

	.dataa(\CPU_inst|PC0|PC_reg[12]~20_combout ),
	.datab(\CPU_inst|PC0|A_pipe2 [15]),
	.datac(\CPU_inst|PC0|always2~1_combout ),
	.datad(\CPU_inst|PC0|PC_reg~66_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~67_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~67 .lut_mask = 16'hE5E0;
defparam \CPU_inst|PC0|PC_reg~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N22
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~68 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~68_combout  = (\CPU_inst|PC0|PC_reg~67_combout  & ((\CPU_inst|PC0|Add1~30_combout ) # ((\CPU_inst|PC0|PC_reg~95_combout ) # (\CPU_inst|PC0|always2~1_combout ))))

	.dataa(\CPU_inst|PC0|Add1~30_combout ),
	.datab(\CPU_inst|PC0|PC_reg~95_combout ),
	.datac(\CPU_inst|PC0|PC_reg~67_combout ),
	.datad(\CPU_inst|PC0|always2~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~68_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~68 .lut_mask = 16'hF0E0;
defparam \CPU_inst|PC0|PC_reg~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N14
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~69 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~69_combout  = (\CPU_inst|PC0|PC_reg[12]~20_combout  & ((\CPU_inst|PC0|PC_reg~68_combout  & (\CPU_inst|reg_file0|a_data[7]~20_combout )) # (!\CPU_inst|PC0|PC_reg~68_combout  & ((\CPU_inst|PC0|A_miss_next [15]))))) # 
// (!\CPU_inst|PC0|PC_reg[12]~20_combout  & (((\CPU_inst|PC0|PC_reg~68_combout ))))

	.dataa(\CPU_inst|PC0|PC_reg[12]~20_combout ),
	.datab(\CPU_inst|reg_file0|a_data[7]~20_combout ),
	.datac(\CPU_inst|PC0|A_miss_next [15]),
	.datad(\CPU_inst|PC0|PC_reg~68_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~69_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~69 .lut_mask = 16'hDDA0;
defparam \CPU_inst|PC0|PC_reg~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y14_N15
dffeas \CPU_inst|PC0|PC_reg[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|PC_reg~69_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\CPU_inst|interrupt~q ),
	.sload(gnd),
	.ena(\CPU_inst|PC0|always2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|PC_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg[15] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|PC_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N26
cycloneive_lcell_comb \CPU_inst|PC0|A_miss_next[15]~feeder (
// Equation(s):
// \CPU_inst|PC0|A_miss_next[15]~feeder_combout  = \CPU_inst|PC0|PC_reg [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|PC0|PC_reg [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_miss_next[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss_next[15]~feeder .lut_mask = 16'hF0F0;
defparam \CPU_inst|PC0|A_miss_next[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y14_N27
dffeas \CPU_inst|PC0|A_miss_next[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_miss_next[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU_inst|PC0|p_miss~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_miss_next [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss_next[15] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_miss_next[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N2
cycloneive_lcell_comb \CPU_inst|PC0|A_miss[15]~feeder (
// Equation(s):
// \CPU_inst|PC0|A_miss[15]~feeder_combout  = \CPU_inst|PC0|A_miss_next [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|PC0|A_miss_next [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_miss[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss[15]~feeder .lut_mask = 16'hF0F0;
defparam \CPU_inst|PC0|A_miss[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y14_N3
dffeas \CPU_inst|PC0|A_miss[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_miss[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU_inst|PC0|p_miss~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_miss [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss[15] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_miss[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N20
cycloneive_lcell_comb \CPU_inst|PC0|A[15]~10 (
// Equation(s):
// \CPU_inst|PC0|A[15]~10_combout  = (\CPU_inst|PC0|p_miss~q  & (\CPU_inst|PC0|A_miss [15])) # (!\CPU_inst|PC0|p_miss~q  & ((\CPU_inst|PC0|PC_reg [15])))

	.dataa(\CPU_inst|PC0|p_miss~q ),
	.datab(\CPU_inst|PC0|A_miss [15]),
	.datac(gnd),
	.datad(\CPU_inst|PC0|PC_reg [15]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A[15]~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A[15]~10 .lut_mask = 16'hDD88;
defparam \CPU_inst|PC0|A[15]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N21
dffeas \p_cache_inst|CPU_tag[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A[15]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_cache_inst|CPU_tag [4]),
	.prn(vcc));
// synopsys translate_off
defparam \p_cache_inst|CPU_tag[4] .is_wysiwyg = "true";
defparam \p_cache_inst|CPU_tag[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y11_N17
dffeas \p_cache_inst|CPU_tag[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A[11]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_cache_inst|CPU_tag [0]),
	.prn(vcc));
// synopsys translate_off
defparam \p_cache_inst|CPU_tag[0] .is_wysiwyg = "true";
defparam \p_cache_inst|CPU_tag[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y11_N19
dffeas \p_cache_inst|CPU_tag[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A[12]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_cache_inst|CPU_tag [1]),
	.prn(vcc));
// synopsys translate_off
defparam \p_cache_inst|CPU_tag[1] .is_wysiwyg = "true";
defparam \p_cache_inst|CPU_tag[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N28
cycloneive_lcell_comb \p_cache_inst|Equal0~0 (
// Equation(s):
// \p_cache_inst|Equal0~0_combout  = (\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [64] & (\p_cache_inst|CPU_tag [0] & (\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [65] $ (!\p_cache_inst|CPU_tag [1])))) # 
// (!\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [64] & (!\p_cache_inst|CPU_tag [0] & (\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [65] $ (!\p_cache_inst|CPU_tag [1]))))

	.dataa(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [64]),
	.datab(\p_cache_inst|CPU_tag [0]),
	.datac(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [65]),
	.datad(\p_cache_inst|CPU_tag [1]),
	.cin(gnd),
	.combout(\p_cache_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Equal0~0 .lut_mask = 16'h9009;
defparam \p_cache_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N31
dffeas \p_cache_inst|CPU_tag[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A[13]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_cache_inst|CPU_tag [2]),
	.prn(vcc));
// synopsys translate_off
defparam \p_cache_inst|CPU_tag[2] .is_wysiwyg = "true";
defparam \p_cache_inst|CPU_tag[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y11_N25
dffeas \p_cache_inst|CPU_tag[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A[14]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_cache_inst|CPU_tag [3]),
	.prn(vcc));
// synopsys translate_off
defparam \p_cache_inst|CPU_tag[3] .is_wysiwyg = "true";
defparam \p_cache_inst|CPU_tag[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N26
cycloneive_lcell_comb \p_cache_inst|Equal0~1 (
// Equation(s):
// \p_cache_inst|Equal0~1_combout  = (\p_cache_inst|CPU_tag [2] & (\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [66] & (\p_cache_inst|CPU_tag [3] $ (!\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [67])))) # 
// (!\p_cache_inst|CPU_tag [2] & (!\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [66] & (\p_cache_inst|CPU_tag [3] $ (!\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [67]))))

	.dataa(\p_cache_inst|CPU_tag [2]),
	.datab(\p_cache_inst|CPU_tag [3]),
	.datac(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [67]),
	.datad(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [66]),
	.cin(gnd),
	.combout(\p_cache_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Equal0~1 .lut_mask = 16'h8241;
defparam \p_cache_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N22
cycloneive_lcell_comb \p_cache_inst|Equal0~2 (
// Equation(s):
// \p_cache_inst|Equal0~2_combout  = (\p_cache_inst|Equal0~0_combout  & (\p_cache_inst|Equal0~1_combout  & (\p_cache_inst|CPU_tag [4] $ (!\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [68]))))

	.dataa(\p_cache_inst|CPU_tag [4]),
	.datab(\p_cache_inst|Equal0~0_combout ),
	.datac(\p_cache_inst|Equal0~1_combout ),
	.datad(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [68]),
	.cin(gnd),
	.combout(\p_cache_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Equal0~2 .lut_mask = 16'h8040;
defparam \p_cache_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N0
cycloneive_lcell_comb \p_cache_inst|p_miss_hold~0 (
// Equation(s):
// \p_cache_inst|p_miss_hold~0_combout  = (\MSC_inst|p1_reset~combout ) # ((\p_cache_inst|reset_active~q  & ((\p_cache_inst|p_miss_hold~q ))) # (!\p_cache_inst|reset_active~q  & (!\p_cache_inst|Equal0~2_combout )))

	.dataa(\p_cache_inst|Equal0~2_combout ),
	.datab(\p_cache_inst|reset_active~q ),
	.datac(\p_cache_inst|p_miss_hold~q ),
	.datad(\MSC_inst|p1_reset~combout ),
	.cin(gnd),
	.combout(\p_cache_inst|p_miss_hold~0_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|p_miss_hold~0 .lut_mask = 16'hFFD1;
defparam \p_cache_inst|p_miss_hold~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N1
dffeas \p_cache_inst|p_miss_hold (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\p_cache_inst|p_miss_hold~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_cache_inst|p_miss_hold~q ),
	.prn(vcc));
// synopsys translate_off
defparam \p_cache_inst|p_miss_hold .is_wysiwyg = "true";
defparam \p_cache_inst|p_miss_hold .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N12
cycloneive_lcell_comb \p_cache_inst|p_cache_miss (
// Equation(s):
// \p_cache_inst|p_cache_miss~combout  = (\p_cache_inst|p_miss_hold~q ) # (!\p_cache_inst|Equal0~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\p_cache_inst|Equal0~2_combout ),
	.datad(\p_cache_inst|p_miss_hold~q ),
	.cin(gnd),
	.combout(\p_cache_inst|p_cache_miss~combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|p_cache_miss .lut_mask = 16'hFF0F;
defparam \p_cache_inst|p_cache_miss .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N6
cycloneive_lcell_comb \CPU_inst|decode_unit0|prev_hazard~0 (
// Equation(s):
// \CPU_inst|decode_unit0|prev_hazard~0_combout  = (\CPU_inst|PC0|decoder_rst~combout  & ((\p_cache_inst|p_cache_miss~combout  & (\CPU_inst|decode_unit0|prev_hazard~q )) # (!\p_cache_inst|p_cache_miss~combout  & ((!\CPU_inst|decode_unit0|WC_reg~1_combout 
// )))))

	.dataa(\p_cache_inst|p_cache_miss~combout ),
	.datab(\CPU_inst|PC0|decoder_rst~combout ),
	.datac(\CPU_inst|decode_unit0|prev_hazard~q ),
	.datad(\CPU_inst|decode_unit0|WC_reg~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|prev_hazard~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|prev_hazard~0 .lut_mask = 16'h80C4;
defparam \CPU_inst|decode_unit0|prev_hazard~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y18_N7
dffeas \CPU_inst|decode_unit0|prev_hazard (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|prev_hazard~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|prev_hazard~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|prev_hazard .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|prev_hazard .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N24
cycloneive_lcell_comb \p_cache_inst|Mux5~0 (
// Equation(s):
// \p_cache_inst|Mux5~0_combout  = (\p_cache_inst|word_address [0] & ((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [26]) # ((\p_cache_inst|word_address [1])))) # (!\p_cache_inst|word_address [0] & 
// (((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [10] & !\p_cache_inst|word_address [1]))))

	.dataa(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [26]),
	.datab(\p_cache_inst|word_address [0]),
	.datac(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [10]),
	.datad(\p_cache_inst|word_address [1]),
	.cin(gnd),
	.combout(\p_cache_inst|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Mux5~0 .lut_mask = 16'hCCB8;
defparam \p_cache_inst|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N10
cycloneive_lcell_comb \p_cache_inst|Mux5~1 (
// Equation(s):
// \p_cache_inst|Mux5~1_combout  = (\p_cache_inst|Mux5~0_combout  & (((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [58]) # (!\p_cache_inst|word_address [1])))) # (!\p_cache_inst|Mux5~0_combout  & 
// (\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [42] & ((\p_cache_inst|word_address [1]))))

	.dataa(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [42]),
	.datab(\p_cache_inst|Mux5~0_combout ),
	.datac(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [58]),
	.datad(\p_cache_inst|word_address [1]),
	.cin(gnd),
	.combout(\p_cache_inst|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Mux5~1 .lut_mask = 16'hE2CC;
defparam \p_cache_inst|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N12
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_alternate~14 (
// Equation(s):
// \CPU_inst|decode_unit0|I_alternate~14_combout  = (\p_cache_inst|Mux5~1_combout  & (!\CPU_inst|RST~q  & (!\CPU_inst|PC0|prev_branch_taken~q  & !\CPU_inst|PC0|take_branch~3_combout )))

	.dataa(\p_cache_inst|Mux5~1_combout ),
	.datab(\CPU_inst|RST~q ),
	.datac(\CPU_inst|PC0|prev_branch_taken~q ),
	.datad(\CPU_inst|PC0|take_branch~3_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_alternate~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate~14 .lut_mask = 16'h0002;
defparam \CPU_inst|decode_unit0|I_alternate~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N13
dffeas \CPU_inst|decode_unit0|I_alternate[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_alternate~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|I_alternate[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_alternate [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate[10] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_alternate[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N30
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_reg~11 (
// Equation(s):
// \CPU_inst|decode_unit0|I_reg~11_combout  = (\CPU_inst|PC0|decoder_rst~0_combout  & ((\CPU_inst|decode_unit0|prev_hazard~q  & (\CPU_inst|decode_unit0|I_alternate [10])) # (!\CPU_inst|decode_unit0|prev_hazard~q  & ((\p_cache_inst|Mux5~1_combout )))))

	.dataa(\CPU_inst|decode_unit0|I_alternate [10]),
	.datab(\CPU_inst|PC0|decoder_rst~0_combout ),
	.datac(\CPU_inst|decode_unit0|prev_hazard~q ),
	.datad(\p_cache_inst|Mux5~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg~11 .lut_mask = 16'h8C80;
defparam \CPU_inst|decode_unit0|I_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N28
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_reg~12 (
// Equation(s):
// \CPU_inst|decode_unit0|I_reg~12_combout  = (\CPU_inst|decode_unit0|I_reg~11_combout  & (!\CPU_inst|PC0|take_branch~3_combout  & ((\CPU_inst|decode_unit0|prev_hazard~q ) # (!\p_cache_inst|p_cache_miss~combout ))))

	.dataa(\CPU_inst|decode_unit0|prev_hazard~q ),
	.datab(\p_cache_inst|p_cache_miss~combout ),
	.datac(\CPU_inst|decode_unit0|I_reg~11_combout ),
	.datad(\CPU_inst|PC0|take_branch~3_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg~12 .lut_mask = 16'h00B0;
defparam \CPU_inst|decode_unit0|I_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N29
dffeas \CPU_inst|decode_unit0|I_reg[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_reg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|rotate_source_reg~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg[10] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N20
cycloneive_lcell_comb \CPU_inst|decode_unit0|CALL~0 (
// Equation(s):
// \CPU_inst|decode_unit0|CALL~0_combout  = (\CPU_inst|decode_unit0|I_reg [10] & (!\CPU_inst|decode_unit0|I_reg [12] & (\CPU_inst|decode_unit0|I_reg [9] & \CPU_inst|decode_unit0|I_reg [8])))

	.dataa(\CPU_inst|decode_unit0|I_reg [10]),
	.datab(\CPU_inst|decode_unit0|I_reg [12]),
	.datac(\CPU_inst|decode_unit0|I_reg [9]),
	.datad(\CPU_inst|decode_unit0|I_reg [8]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|CALL~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|CALL~0 .lut_mask = 16'h2000;
defparam \CPU_inst|decode_unit0|CALL~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N28
cycloneive_lcell_comb \CPU_inst|decode_unit0|CALL~1 (
// Equation(s):
// \CPU_inst|decode_unit0|CALL~1_combout  = (\CPU_inst|decode_unit0|CALL~0_combout  & (\CPU_inst|decode_unit0|alu_op_reg~0_combout  & (\CPU_inst|decode_unit0|src_raddr_reg~0_combout  & !\CPU_inst|decode_unit0|I_reg [11])))

	.dataa(\CPU_inst|decode_unit0|CALL~0_combout ),
	.datab(\CPU_inst|decode_unit0|alu_op_reg~0_combout ),
	.datac(\CPU_inst|decode_unit0|src_raddr_reg~0_combout ),
	.datad(\CPU_inst|decode_unit0|I_reg [11]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|CALL~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|CALL~1 .lut_mask = 16'h0080;
defparam \CPU_inst|decode_unit0|CALL~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y18_N29
dffeas \CPU_inst|decode_unit0|CALL (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|CALL~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|rotate_source_reg~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|CALL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|CALL .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|CALL .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N26
cycloneive_lcell_comb \CPU_inst|CALL1~0 (
// Equation(s):
// \CPU_inst|CALL1~0_combout  = (!\CPU_inst|PC0|take_branch~3_combout  & (\CPU_inst|decode_unit0|CALL~q  & (\CPU_inst|hazard_unit0|hazard~12_combout  & \CPU_inst|PC0|stack_pop~2_combout )))

	.dataa(\CPU_inst|PC0|take_branch~3_combout ),
	.datab(\CPU_inst|decode_unit0|CALL~q ),
	.datac(\CPU_inst|hazard_unit0|hazard~12_combout ),
	.datad(\CPU_inst|PC0|stack_pop~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|CALL1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|CALL1~0 .lut_mask = 16'h4000;
defparam \CPU_inst|CALL1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N27
dffeas \CPU_inst|CALL1 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|CALL1~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|CALL1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|CALL1 .is_wysiwyg = "true";
defparam \CPU_inst|CALL1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N8
cycloneive_lcell_comb \CPU_inst|CALL2~2 (
// Equation(s):
// \CPU_inst|CALL2~2_combout  = (\CPU_inst|CALL1~q  & (\CPU_inst|PC0|stack_pop~3_combout  & (!\CPU_inst|CALL2~q  & !\CPU_inst|interrupt~q )))

	.dataa(\CPU_inst|CALL1~q ),
	.datab(\CPU_inst|PC0|stack_pop~3_combout ),
	.datac(\CPU_inst|CALL2~q ),
	.datad(\CPU_inst|interrupt~q ),
	.cin(gnd),
	.combout(\CPU_inst|CALL2~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|CALL2~2 .lut_mask = 16'h0008;
defparam \CPU_inst|CALL2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N9
dffeas \CPU_inst|CALL2 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|CALL2~2_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|CALL2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|CALL2 .is_wysiwyg = "true";
defparam \CPU_inst|CALL2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N0
cycloneive_lcell_comb \CPU_inst|PC0|take_branch~3 (
// Equation(s):
// \CPU_inst|PC0|take_branch~3_combout  = (\CPU_inst|interrupt~q ) # ((\CPU_inst|CALL2~q ) # ((\CPU_inst|PC0|take_branch~2_combout ) # (!\CPU_inst|PC0|stack_pop~3_combout )))

	.dataa(\CPU_inst|interrupt~q ),
	.datab(\CPU_inst|CALL2~q ),
	.datac(\CPU_inst|PC0|stack_pop~3_combout ),
	.datad(\CPU_inst|PC0|take_branch~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|take_branch~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|take_branch~3 .lut_mask = 16'hFFEF;
defparam \CPU_inst|PC0|take_branch~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N8
cycloneive_lcell_comb \CPU_inst|WC1~0 (
// Equation(s):
// \CPU_inst|WC1~0_combout  = (!\CPU_inst|PC0|take_branch~3_combout  & (\CPU_inst|hazard_unit0|hazard~12_combout  & (\CPU_inst|decode_unit0|latch_wren_reg~q  & \CPU_inst|PC0|stack_pop~2_combout )))

	.dataa(\CPU_inst|PC0|take_branch~3_combout ),
	.datab(\CPU_inst|hazard_unit0|hazard~12_combout ),
	.datac(\CPU_inst|decode_unit0|latch_wren_reg~q ),
	.datad(\CPU_inst|PC0|stack_pop~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|WC1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|WC1~0 .lut_mask = 16'h4000;
defparam \CPU_inst|WC1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N9
dffeas \CPU_inst|WC1 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|WC1~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|WC1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|WC1 .is_wysiwyg = "true";
defparam \CPU_inst|WC1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N28
cycloneive_lcell_comb \CPU_inst|WC2~2 (
// Equation(s):
// \CPU_inst|WC2~2_combout  = (\CPU_inst|WC1~q  & (!\CPU_inst|interrupt~q  & (\CPU_inst|PC0|stack_pop~3_combout  & !\CPU_inst|CALL2~q )))

	.dataa(\CPU_inst|WC1~q ),
	.datab(\CPU_inst|interrupt~q ),
	.datac(\CPU_inst|PC0|stack_pop~3_combout ),
	.datad(\CPU_inst|CALL2~q ),
	.cin(gnd),
	.combout(\CPU_inst|WC2~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|WC2~2 .lut_mask = 16'h0020;
defparam \CPU_inst|WC2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N29
dffeas \CPU_inst|WC2 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|WC2~2_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|WC2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|WC2 .is_wysiwyg = "true";
defparam \CPU_inst|WC2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N0
cycloneive_lcell_comb \CPU_inst|WC3~feeder (
// Equation(s):
// \CPU_inst|WC3~feeder_combout  = \CPU_inst|WC2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|WC2~q ),
	.cin(gnd),
	.combout(\CPU_inst|WC3~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|WC3~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|WC3~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N1
dffeas \CPU_inst|WC3 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|WC3~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|WC3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|WC3 .is_wysiwyg = "true";
defparam \CPU_inst|WC3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N26
cycloneive_lcell_comb \CPU_inst|WC4~feeder (
// Equation(s):
// \CPU_inst|WC4~feeder_combout  = \CPU_inst|WC3~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|WC3~q ),
	.cin(gnd),
	.combout(\CPU_inst|WC4~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|WC4~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|WC4~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N27
dffeas \CPU_inst|WC4 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|WC4~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|WC4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|WC4 .is_wysiwyg = "true";
defparam \CPU_inst|WC4 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y16_N5
dffeas \CPU_inst|WC5 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|WC4~q ),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|WC5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|WC5 .is_wysiwyg = "true";
defparam \CPU_inst|WC5 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y16_N15
dffeas \CPU_inst|WC6 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|WC5~q ),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|WC6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|WC6 .is_wysiwyg = "true";
defparam \CPU_inst|WC6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N12
cycloneive_lcell_comb \always1~5 (
// Equation(s):
// \always1~5_combout  = (\CPU_inst|WC6~q  & (!\CPU_inst|n_LB_w6~q  & !\CPU_inst|reg_file0|ivr_reg [0]))

	.dataa(\CPU_inst|WC6~q ),
	.datab(\CPU_inst|n_LB_w6~q ),
	.datac(gnd),
	.datad(\CPU_inst|reg_file0|ivr_reg [0]),
	.cin(gnd),
	.combout(\always1~5_combout ),
	.cout());
// synopsys translate_off
defparam \always1~5 .lut_mask = 16'h0022;
defparam \always1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N28
cycloneive_lcell_comb \intcon_inst|timer[4]~7 (
// Equation(s):
// \intcon_inst|timer[4]~7_combout  = ((\always1~5_combout  & \intcon_en~combout )) # (!\rst~q )

	.dataa(\always1~5_combout ),
	.datab(gnd),
	.datac(\rst~q ),
	.datad(\intcon_en~combout ),
	.cin(gnd),
	.combout(\intcon_inst|timer[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|timer[4]~7 .lut_mask = 16'hAF0F;
defparam \intcon_inst|timer[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N12
cycloneive_lcell_comb \intcon_inst|timer[1]~9 (
// Equation(s):
// \intcon_inst|timer[1]~9_combout  = (\intcon_inst|timer [1] & (\intcon_inst|timer[0]~6  & VCC)) # (!\intcon_inst|timer [1] & (!\intcon_inst|timer[0]~6 ))
// \intcon_inst|timer[1]~10  = CARRY((!\intcon_inst|timer [1] & !\intcon_inst|timer[0]~6 ))

	.dataa(\intcon_inst|timer [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\intcon_inst|timer[0]~6 ),
	.combout(\intcon_inst|timer[1]~9_combout ),
	.cout(\intcon_inst|timer[1]~10 ));
// synopsys translate_off
defparam \intcon_inst|timer[1]~9 .lut_mask = 16'hA505;
defparam \intcon_inst|timer[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N14
cycloneive_lcell_comb \intcon_inst|timer[2]~11 (
// Equation(s):
// \intcon_inst|timer[2]~11_combout  = (\intcon_inst|timer [2] & ((GND) # (!\intcon_inst|timer[1]~10 ))) # (!\intcon_inst|timer [2] & (\intcon_inst|timer[1]~10  $ (GND)))
// \intcon_inst|timer[2]~12  = CARRY((\intcon_inst|timer [2]) # (!\intcon_inst|timer[1]~10 ))

	.dataa(gnd),
	.datab(\intcon_inst|timer [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\intcon_inst|timer[1]~10 ),
	.combout(\intcon_inst|timer[2]~11_combout ),
	.cout(\intcon_inst|timer[2]~12 ));
// synopsys translate_off
defparam \intcon_inst|timer[2]~11 .lut_mask = 16'h3CCF;
defparam \intcon_inst|timer[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y14_N15
dffeas \intcon_inst|timer[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\intcon_inst|timer[2]~11_combout ),
	.asdata(\rst~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\intcon_inst|timer[4]~7_combout ),
	.ena(\intcon_inst|timer[4]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|timer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|timer[2] .is_wysiwyg = "true";
defparam \intcon_inst|timer[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N16
cycloneive_lcell_comb \intcon_inst|timer[3]~13 (
// Equation(s):
// \intcon_inst|timer[3]~13_combout  = (\intcon_inst|timer [3] & (\intcon_inst|timer[2]~12  & VCC)) # (!\intcon_inst|timer [3] & (!\intcon_inst|timer[2]~12 ))
// \intcon_inst|timer[3]~14  = CARRY((!\intcon_inst|timer [3] & !\intcon_inst|timer[2]~12 ))

	.dataa(gnd),
	.datab(\intcon_inst|timer [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\intcon_inst|timer[2]~12 ),
	.combout(\intcon_inst|timer[3]~13_combout ),
	.cout(\intcon_inst|timer[3]~14 ));
// synopsys translate_off
defparam \intcon_inst|timer[3]~13 .lut_mask = 16'hC303;
defparam \intcon_inst|timer[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y14_N17
dffeas \intcon_inst|timer[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\intcon_inst|timer[3]~13_combout ),
	.asdata(\rst~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\intcon_inst|timer[4]~7_combout ),
	.ena(\intcon_inst|timer[4]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|timer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|timer[3] .is_wysiwyg = "true";
defparam \intcon_inst|timer[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N18
cycloneive_lcell_comb \intcon_inst|timer[4]~15 (
// Equation(s):
// \intcon_inst|timer[4]~15_combout  = \intcon_inst|timer [4] $ (\intcon_inst|timer[3]~14 )

	.dataa(gnd),
	.datab(\intcon_inst|timer [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(\intcon_inst|timer[3]~14 ),
	.combout(\intcon_inst|timer[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|timer[4]~15 .lut_mask = 16'h3C3C;
defparam \intcon_inst|timer[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y14_N19
dffeas \intcon_inst|timer[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\intcon_inst|timer[4]~15_combout ),
	.asdata(\rst~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\intcon_inst|timer[4]~7_combout ),
	.ena(\intcon_inst|timer[4]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|timer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|timer[4] .is_wysiwyg = "true";
defparam \intcon_inst|timer[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N22
cycloneive_lcell_comb \intcon_inst|timer[4]~8 (
// Equation(s):
// \intcon_inst|timer[4]~8_combout  = (((\intcon_inst|timer [4]) # (!\intcon_inst|int_rq~0_combout )) # (!\rst~q )) # (!\intcon_inst|always0~2_combout )

	.dataa(\intcon_inst|always0~2_combout ),
	.datab(\rst~q ),
	.datac(\intcon_inst|int_rq~0_combout ),
	.datad(\intcon_inst|timer [4]),
	.cin(gnd),
	.combout(\intcon_inst|timer[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|timer[4]~8 .lut_mask = 16'hFF7F;
defparam \intcon_inst|timer[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N11
dffeas \intcon_inst|timer[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\intcon_inst|timer[0]~5_combout ),
	.asdata(\rst~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\intcon_inst|timer[4]~7_combout ),
	.ena(\intcon_inst|timer[4]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|timer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|timer[0] .is_wysiwyg = "true";
defparam \intcon_inst|timer[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y14_N13
dffeas \intcon_inst|timer[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\intcon_inst|timer[1]~9_combout ),
	.asdata(\rst~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\intcon_inst|timer[4]~7_combout ),
	.ena(\intcon_inst|timer[4]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|timer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|timer[1] .is_wysiwyg = "true";
defparam \intcon_inst|timer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N26
cycloneive_lcell_comb \intcon_inst|int_rq~0 (
// Equation(s):
// \intcon_inst|int_rq~0_combout  = (!\intcon_inst|timer [1] & (!\intcon_inst|timer [3] & (!\intcon_inst|timer [2] & !\intcon_inst|timer [0])))

	.dataa(\intcon_inst|timer [1]),
	.datab(\intcon_inst|timer [3]),
	.datac(\intcon_inst|timer [2]),
	.datad(\intcon_inst|timer [0]),
	.cin(gnd),
	.combout(\intcon_inst|int_rq~0_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|int_rq~0 .lut_mask = 16'h0001;
defparam \intcon_inst|int_rq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N4
cycloneive_lcell_comb \intcon_inst|WideOr1~0 (
// Equation(s):
// \intcon_inst|WideOr1~0_combout  = (\intcon_inst|control [7] & ((\intcon_inst|status [7]) # ((\intcon_inst|status [6] & \intcon_inst|control [6])))) # (!\intcon_inst|control [7] & (\intcon_inst|status [6] & (\intcon_inst|control [6])))

	.dataa(\intcon_inst|control [7]),
	.datab(\intcon_inst|status [6]),
	.datac(\intcon_inst|control [6]),
	.datad(\intcon_inst|status [7]),
	.cin(gnd),
	.combout(\intcon_inst|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|WideOr1~0 .lut_mask = 16'hEAC0;
defparam \intcon_inst|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N2
cycloneive_lcell_comb \intcon_inst|WideOr1 (
// Equation(s):
// \intcon_inst|WideOr1~combout  = (\intcon_inst|WideOr1~0_combout ) # ((\intcon_inst|interrupt[4]~1_combout ) # ((\intcon_inst|interrupt[5]~0_combout ) # (!\intcon_inst|WideOr1~2_combout )))

	.dataa(\intcon_inst|WideOr1~0_combout ),
	.datab(\intcon_inst|interrupt[4]~1_combout ),
	.datac(\intcon_inst|WideOr1~2_combout ),
	.datad(\intcon_inst|interrupt[5]~0_combout ),
	.cin(gnd),
	.combout(\intcon_inst|WideOr1~combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|WideOr1 .lut_mask = 16'hFFEF;
defparam \intcon_inst|WideOr1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N0
cycloneive_lcell_comb \intcon_inst|int_rq~1 (
// Equation(s):
// \intcon_inst|int_rq~1_combout  = (\intcon_inst|int_rq~0_combout  & (!\intcon_inst|timer [4] & \intcon_inst|WideOr1~combout ))

	.dataa(\intcon_inst|int_rq~0_combout ),
	.datab(\intcon_inst|timer [4]),
	.datac(\intcon_inst|WideOr1~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\intcon_inst|int_rq~1_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|int_rq~1 .lut_mask = 16'h2020;
defparam \intcon_inst|int_rq~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N1
dffeas \intcon_inst|int_rq (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\intcon_inst|int_rq~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|int_rq~q ),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|int_rq .is_wysiwyg = "true";
defparam \intcon_inst|int_rq .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N0
cycloneive_lcell_comb \CPU_inst|prev_int_rq~0 (
// Equation(s):
// \CPU_inst|prev_int_rq~0_combout  = (\intcon_inst|int_rq~q  & ((\CPU_inst|prev_int_rq~q ) # (\CPU_inst|PC0|decoder_rst~combout )))

	.dataa(gnd),
	.datab(\intcon_inst|int_rq~q ),
	.datac(\CPU_inst|prev_int_rq~q ),
	.datad(\CPU_inst|PC0|decoder_rst~combout ),
	.cin(gnd),
	.combout(\CPU_inst|prev_int_rq~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|prev_int_rq~0 .lut_mask = 16'hCCC0;
defparam \CPU_inst|prev_int_rq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y19_N1
dffeas \CPU_inst|prev_int_rq (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|prev_int_rq~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|RST~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|prev_int_rq~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|prev_int_rq .is_wysiwyg = "true";
defparam \CPU_inst|prev_int_rq .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N16
cycloneive_lcell_comb \CPU_inst|interrupt~0 (
// Equation(s):
// \CPU_inst|interrupt~0_combout  = (!\CPU_inst|prev_int_rq~q  & (\intcon_inst|int_rq~q  & \CPU_inst|PC0|decoder_rst~combout ))

	.dataa(gnd),
	.datab(\CPU_inst|prev_int_rq~q ),
	.datac(\intcon_inst|int_rq~q ),
	.datad(\CPU_inst|PC0|decoder_rst~combout ),
	.cin(gnd),
	.combout(\CPU_inst|interrupt~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|interrupt~0 .lut_mask = 16'h3000;
defparam \CPU_inst|interrupt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N17
dffeas \CPU_inst|interrupt (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|interrupt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU_inst|RST~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|interrupt~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|interrupt .is_wysiwyg = "true";
defparam \CPU_inst|interrupt .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N0
cycloneive_lcell_comb \CPU_inst|shift_L1~2 (
// Equation(s):
// \CPU_inst|shift_L1~2_combout  = (!\CPU_inst|PC0|take_branch~3_combout  & (\CPU_inst|PC0|stack_pop~2_combout  & (\CPU_inst|hazard_unit0|hazard~12_combout  & \CPU_inst|decode_unit0|shift_L_reg [2])))

	.dataa(\CPU_inst|PC0|take_branch~3_combout ),
	.datab(\CPU_inst|PC0|stack_pop~2_combout ),
	.datac(\CPU_inst|hazard_unit0|hazard~12_combout ),
	.datad(\CPU_inst|decode_unit0|shift_L_reg [2]),
	.cin(gnd),
	.combout(\CPU_inst|shift_L1~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_L1~2 .lut_mask = 16'h4000;
defparam \CPU_inst|shift_L1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N1
dffeas \CPU_inst|shift_L1[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_L1~2_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_L1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_L1[2] .is_wysiwyg = "true";
defparam \CPU_inst|shift_L1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N2
cycloneive_lcell_comb \CPU_inst|shift_L2~8 (
// Equation(s):
// \CPU_inst|shift_L2~8_combout  = (!\CPU_inst|interrupt~q  & (\CPU_inst|PC0|stack_pop~3_combout  & (\CPU_inst|shift_L1 [2] & !\CPU_inst|CALL2~q )))

	.dataa(\CPU_inst|interrupt~q ),
	.datab(\CPU_inst|PC0|stack_pop~3_combout ),
	.datac(\CPU_inst|shift_L1 [2]),
	.datad(\CPU_inst|CALL2~q ),
	.cin(gnd),
	.combout(\CPU_inst|shift_L2~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_L2~8 .lut_mask = 16'h0040;
defparam \CPU_inst|shift_L2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N3
dffeas \CPU_inst|shift_L2[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_L2~8_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_L2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_L2[2] .is_wysiwyg = "true";
defparam \CPU_inst|shift_L2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N26
cycloneive_lcell_comb \CPU_inst|shift_L3[2]~feeder (
// Equation(s):
// \CPU_inst|shift_L3[2]~feeder_combout  = \CPU_inst|shift_L2 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|shift_L2 [2]),
	.cin(gnd),
	.combout(\CPU_inst|shift_L3[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_L3[2]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|shift_L3[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N27
dffeas \CPU_inst|shift_L3[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_L3[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_L3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_L3[2] .is_wysiwyg = "true";
defparam \CPU_inst|shift_L3[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y18_N17
dffeas \CPU_inst|shift_L4[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_L3 [2]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_L4 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_L4[2] .is_wysiwyg = "true";
defparam \CPU_inst|shift_L4[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N26
cycloneive_lcell_comb \CPU_inst|shift_merge0|WideOr0~0 (
// Equation(s):
// \CPU_inst|shift_merge0|WideOr0~0_combout  = (\CPU_inst|shift_L4 [2] & ((!\CPU_inst|shift_L4 [1]))) # (!\CPU_inst|shift_L4 [2] & ((\CPU_inst|shift_L4 [0]) # (\CPU_inst|shift_L4 [1])))

	.dataa(\CPU_inst|shift_L4 [2]),
	.datab(gnd),
	.datac(\CPU_inst|shift_L4 [0]),
	.datad(\CPU_inst|shift_L4 [1]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|WideOr0~0 .lut_mask = 16'h55FA;
defparam \CPU_inst|shift_merge0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N27
dffeas \CPU_inst|shift_merge0|merge_mask[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|merge_mask [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_mask[5] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|merge_mask[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N10
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux6~0 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux6~0_combout  = (\CPU_inst|merge_D05 [1] & ((\CPU_inst|shift_merge0|merge_mask [3]))) # (!\CPU_inst|merge_D05 [1] & (\CPU_inst|shift_merge0|merge_mask [5]))

	.dataa(\CPU_inst|shift_merge0|merge_mask [5]),
	.datab(\CPU_inst|shift_merge0|merge_mask [3]),
	.datac(\CPU_inst|merge_D05 [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux6~0 .lut_mask = 16'hCACA;
defparam \CPU_inst|shift_merge0|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N22
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux6~5 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux6~5_combout  = (\CPU_inst|merge_D05 [1] & (\CPU_inst|shift_merge0|merge_mask [2])) # (!\CPU_inst|merge_D05 [1] & ((\CPU_inst|shift_merge0|merge_mask [4])))

	.dataa(\CPU_inst|shift_merge0|merge_mask [2]),
	.datab(gnd),
	.datac(\CPU_inst|merge_D05 [1]),
	.datad(\CPU_inst|shift_merge0|merge_mask [4]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux6~5 .lut_mask = 16'hAFA0;
defparam \CPU_inst|shift_merge0|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N28
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_in~3 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_in~3_combout  = (\CPU_inst|latch_address_w4~q  & (\CPU_inst|shift_merge0|RBD_reg [1])) # (!\CPU_inst|latch_address_w4~q  & ((\CPU_inst|shift_merge0|LBD_reg [1])))

	.dataa(\CPU_inst|latch_address_w4~q ),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|RBD_reg [1]),
	.datad(\CPU_inst|shift_merge0|LBD_reg [1]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_in~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_in~3 .lut_mask = 16'hF5A0;
defparam \CPU_inst|shift_merge0|merge_in~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N29
dffeas \CPU_inst|shift_merge0|merge_in[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|merge_in~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|merge_in [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_in[1] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|merge_in[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N8
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux6~6 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux6~6_combout  = (\CPU_inst|shift_merge0|merge_in [1] & ((\CPU_inst|merge_D05 [0] & ((\CPU_inst|shift_merge0|Mux6~5_combout ))) # (!\CPU_inst|merge_D05 [0] & (\CPU_inst|shift_merge0|Mux6~0_combout ))))

	.dataa(\CPU_inst|shift_merge0|Mux6~0_combout ),
	.datab(\CPU_inst|merge_D05 [0]),
	.datac(\CPU_inst|shift_merge0|Mux6~5_combout ),
	.datad(\CPU_inst|shift_merge0|merge_in [1]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux6~6 .lut_mask = 16'hE200;
defparam \CPU_inst|shift_merge0|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N20
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux6~2 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux6~2_combout  = (\CPU_inst|merge_D05 [0] & (((\CPU_inst|shift_merge0|merge_mask [6]) # (!\CPU_inst|merge_D05 [1])))) # (!\CPU_inst|merge_D05 [0] & (\CPU_inst|shift_merge0|merge_mask [7] & (\CPU_inst|merge_D05 [1])))

	.dataa(\CPU_inst|merge_D05 [0]),
	.datab(\CPU_inst|shift_merge0|merge_mask [7]),
	.datac(\CPU_inst|merge_D05 [1]),
	.datad(\CPU_inst|shift_merge0|merge_mask [6]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux6~2 .lut_mask = 16'hEA4A;
defparam \CPU_inst|shift_merge0|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N12
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux6~1 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux6~1_combout  = (\CPU_inst|merge_D05 [1] & (((\CPU_inst|shift_merge0|merge_in [1])))) # (!\CPU_inst|merge_D05 [1] & ((\CPU_inst|shift_merge0|shift_reg [1]) # ((\CPU_inst|shift_merge0|merge_mask [1] & 
// \CPU_inst|shift_merge0|merge_in [1]))))

	.dataa(\CPU_inst|shift_merge0|shift_reg [1]),
	.datab(\CPU_inst|shift_merge0|merge_mask [1]),
	.datac(\CPU_inst|merge_D05 [1]),
	.datad(\CPU_inst|shift_merge0|merge_in [1]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux6~1 .lut_mask = 16'hFE0A;
defparam \CPU_inst|shift_merge0|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N6
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux6~3 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux6~3_combout  = (\CPU_inst|shift_merge0|Mux6~2_combout  & ((\CPU_inst|merge_D05 [1] & ((\CPU_inst|shift_merge0|Mux6~1_combout ))) # (!\CPU_inst|merge_D05 [1] & (\CPU_inst|shift_merge0|shift_reg [0])))) # 
// (!\CPU_inst|shift_merge0|Mux6~2_combout  & (((!\CPU_inst|merge_D05 [1] & \CPU_inst|shift_merge0|Mux6~1_combout ))))

	.dataa(\CPU_inst|shift_merge0|shift_reg [0]),
	.datab(\CPU_inst|shift_merge0|Mux6~2_combout ),
	.datac(\CPU_inst|merge_D05 [1]),
	.datad(\CPU_inst|shift_merge0|Mux6~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux6~3 .lut_mask = 16'hCB08;
defparam \CPU_inst|shift_merge0|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N8
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux6~4 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux6~4_combout  = (\CPU_inst|merge_D05 [2] & (\CPU_inst|shift_merge0|Mux6~6_combout )) # (!\CPU_inst|merge_D05 [2] & ((\CPU_inst|shift_merge0|Mux6~3_combout )))

	.dataa(\CPU_inst|shift_merge0|Mux6~6_combout ),
	.datab(gnd),
	.datac(\CPU_inst|merge_D05 [2]),
	.datad(\CPU_inst|shift_merge0|Mux6~3_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux6~4 .lut_mask = 16'hAFA0;
defparam \CPU_inst|shift_merge0|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N19
dffeas \CPU_inst|shift_merge0|LBD_reg[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|Mux6~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|shift_merge0|LBD_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|LBD_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|LBD_reg[1] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|LBD_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N10
cycloneive_lcell_comb \i2c_ri_inst|stop_req~0 (
// Equation(s):
// \i2c_ri_inst|stop_req~0_combout  = (\CPU_inst|shift_merge0|LBD_reg [1] & \i2c_ri_inst|write_req~0_combout )

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|LBD_reg [1]),
	.datac(\i2c_ri_inst|write_req~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\i2c_ri_inst|stop_req~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|stop_req~0 .lut_mask = 16'hC0C0;
defparam \i2c_ri_inst|stop_req~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N11
dffeas \i2c_ri_inst|stop_req (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\i2c_ri_inst|stop_req~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|stop_req~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|stop_req .is_wysiwyg = "true";
defparam \i2c_ri_inst|stop_req .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N28
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|prev_stop_req~0 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|prev_stop_req~0_combout  = (\i2c_ri_inst|stop_req~q  & \rst~q )

	.dataa(\i2c_ri_inst|stop_req~q ),
	.datab(\rst~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|prev_stop_req~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|prev_stop_req~0 .lut_mask = 16'h8888;
defparam \i2c_ri_inst|i2c_phy_inst|prev_stop_req~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N29
dffeas \i2c_ri_inst|i2c_phy_inst|prev_stop_req (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\i2c_ri_inst|i2c_phy_inst|prev_stop_req~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|i2c_phy_inst|prev_stop_req~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|prev_stop_req .is_wysiwyg = "true";
defparam \i2c_ri_inst|i2c_phy_inst|prev_stop_req .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N12
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|stop_req_flag~0 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|stop_req_flag~0_combout  = (!\i2c_ri_inst|i2c_phy_inst|always0~4_combout  & ((\i2c_ri_inst|i2c_phy_inst|stop_req_flag~q ) # ((\i2c_ri_inst|stop_req~q  & !\i2c_ri_inst|i2c_phy_inst|prev_stop_req~q ))))

	.dataa(\i2c_ri_inst|stop_req~q ),
	.datab(\i2c_ri_inst|i2c_phy_inst|prev_stop_req~q ),
	.datac(\i2c_ri_inst|i2c_phy_inst|stop_req_flag~q ),
	.datad(\i2c_ri_inst|i2c_phy_inst|always0~4_combout ),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|stop_req_flag~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|stop_req_flag~0 .lut_mask = 16'h00F2;
defparam \i2c_ri_inst|i2c_phy_inst|stop_req_flag~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N13
dffeas \i2c_ri_inst|i2c_phy_inst|stop_req_flag (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\i2c_ri_inst|i2c_phy_inst|stop_req_flag~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|i2c_phy_inst|stop_req_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|stop_req_flag .is_wysiwyg = "true";
defparam \i2c_ri_inst|i2c_phy_inst|stop_req_flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N16
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|always0~4 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|always0~4_combout  = (\i2c_ri_inst|i2c_phy_inst|stop_req_flag~q  & (\i2c_ri_inst|i2c_phy_inst|always0~2_combout  & \i2c_ri_inst|i2c_phy_inst|clk_active~q ))

	.dataa(\i2c_ri_inst|i2c_phy_inst|stop_req_flag~q ),
	.datab(gnd),
	.datac(\i2c_ri_inst|i2c_phy_inst|always0~2_combout ),
	.datad(\i2c_ri_inst|i2c_phy_inst|clk_active~q ),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|always0~4 .lut_mask = 16'hA000;
defparam \i2c_ri_inst|i2c_phy_inst|always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N8
cycloneive_lcell_comb \i2c_ri_inst|data_from_master[7]~feeder (
// Equation(s):
// \i2c_ri_inst|data_from_master[7]~feeder_combout  = \CPU_inst|shift_merge0|LBD_reg [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|LBD_reg [7]),
	.cin(gnd),
	.combout(\i2c_ri_inst|data_from_master[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|data_from_master[7]~feeder .lut_mask = 16'hFF00;
defparam \i2c_ri_inst|data_from_master[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N9
dffeas \i2c_ri_inst|data_from_master[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\i2c_ri_inst|data_from_master[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_ri_inst|data_from_master[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|data_from_master [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|data_from_master[7] .is_wysiwyg = "true";
defparam \i2c_ri_inst|data_from_master[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N24
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|tx_frame~3 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|tx_frame~3_combout  = (!\i2c_ri_inst|i2c_phy_inst|always0~7_combout  & ((\i2c_ri_inst|i2c_phy_inst|always0~11_combout  & ((!\i2c_ri_inst|data_from_master [7]))) # (!\i2c_ri_inst|i2c_phy_inst|always0~11_combout  & 
// (\i2c_ri_inst|i2c_phy_inst|tx_frame [8]))))

	.dataa(\i2c_ri_inst|i2c_phy_inst|tx_frame [8]),
	.datab(\i2c_ri_inst|data_from_master [7]),
	.datac(\i2c_ri_inst|i2c_phy_inst|always0~11_combout ),
	.datad(\i2c_ri_inst|i2c_phy_inst|always0~7_combout ),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|tx_frame~3_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame~3 .lut_mask = 16'h003A;
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N25
dffeas \i2c_ri_inst|i2c_phy_inst|tx_frame[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\i2c_ri_inst|i2c_phy_inst|tx_frame~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_ri_inst|i2c_phy_inst|tx_frame[9]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|i2c_phy_inst|tx_frame [9]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame[9] .is_wysiwyg = "true";
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N4
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|tx_frame~0 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|tx_frame~0_combout  = (!\i2c_ri_inst|i2c_phy_inst|always0~3_combout  & ((\i2c_ri_inst|i2c_phy_inst|always0~1_combout  & ((!\i2c_ri_inst|i2c_phy_inst|tx_frame [10]))) # (!\i2c_ri_inst|i2c_phy_inst|always0~1_combout  & 
// (!\i2c_ri_inst|i2c_phy_inst|tx_frame [9]))))

	.dataa(\i2c_ri_inst|i2c_phy_inst|tx_frame [9]),
	.datab(\i2c_ri_inst|i2c_phy_inst|always0~3_combout ),
	.datac(\i2c_ri_inst|i2c_phy_inst|tx_frame [10]),
	.datad(\i2c_ri_inst|i2c_phy_inst|always0~1_combout ),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|tx_frame~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame~0 .lut_mask = 16'h0311;
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N6
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|tx_frame~1 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|tx_frame~1_combout  = (\i2c_ri_inst|i2c_phy_inst|always0~0_combout  & (!\i2c_ri_inst|i2c_phy_inst|stop_req_flag~q  & ((\i2c_ri_inst|i2c_phy_inst|start_req_flag~q ) # (\i2c_ri_inst|i2c_phy_inst|tx_frame~0_combout )))) # 
// (!\i2c_ri_inst|i2c_phy_inst|always0~0_combout  & (((\i2c_ri_inst|i2c_phy_inst|tx_frame~0_combout ))))

	.dataa(\i2c_ri_inst|i2c_phy_inst|stop_req_flag~q ),
	.datab(\i2c_ri_inst|i2c_phy_inst|start_req_flag~q ),
	.datac(\i2c_ri_inst|i2c_phy_inst|tx_frame~0_combout ),
	.datad(\i2c_ri_inst|i2c_phy_inst|always0~0_combout ),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|tx_frame~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame~1 .lut_mask = 16'h54F0;
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N22
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|tx_frame~2 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|tx_frame~2_combout  = (!\i2c_ri_inst|i2c_phy_inst|always0~4_combout  & (\rst~q  & !\i2c_ri_inst|i2c_phy_inst|tx_frame~1_combout ))

	.dataa(gnd),
	.datab(\i2c_ri_inst|i2c_phy_inst|always0~4_combout ),
	.datac(\rst~q ),
	.datad(\i2c_ri_inst|i2c_phy_inst|tx_frame~1_combout ),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|tx_frame~2_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame~2 .lut_mask = 16'h0030;
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N23
dffeas \i2c_ri_inst|i2c_phy_inst|tx_frame[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\i2c_ri_inst|i2c_phy_inst|tx_frame~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|i2c_phy_inst|tx_frame [10]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame[10] .is_wysiwyg = "true";
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N26
cycloneive_lcell_comb \SDRAM_controller|data_out[0]~8 (
// Equation(s):
// \SDRAM_controller|data_out[0]~8_combout  = (!\SDRAM_controller|state.S_INIT_WRITE_DATA~q  & (!\SDRAM_controller|state.S_INIT_WRITE~q  & ((\SDRAM_controller|state.S_WRITE_DATA~q ) # (\SDRAM_controller|state.S_WRITE~q ))))

	.dataa(\SDRAM_controller|state.S_WRITE_DATA~q ),
	.datab(\SDRAM_controller|state.S_INIT_WRITE_DATA~q ),
	.datac(\SDRAM_controller|state.S_WRITE~q ),
	.datad(\SDRAM_controller|state.S_INIT_WRITE~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|data_out[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_out[0]~8 .lut_mask = 16'h0032;
defparam \SDRAM_controller|data_out[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N27
dffeas \arbiter_inst|port2_to_mem[7][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [56]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|p2_req_flag~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_to_mem[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_to_mem[7][0] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_to_mem[7][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N29
dffeas \arbiter_inst|port2_to_mem[5][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [40]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|p2_req_flag~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_to_mem[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_to_mem[5][0] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_to_mem[5][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N7
dffeas \arbiter_inst|port2_to_mem[6][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [48]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|p2_req_flag~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_to_mem[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_to_mem[6][0] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_to_mem[6][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N25
dffeas \arbiter_inst|port2_to_mem[4][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [32]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|p2_req_flag~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_to_mem[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_to_mem[4][0] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_to_mem[4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N24
cycloneive_lcell_comb \arbiter_inst|Selector17~0 (
// Equation(s):
// \arbiter_inst|Selector17~0_combout  = (\arbiter_inst|burst_offset [0] & (((\arbiter_inst|burst_offset [1])))) # (!\arbiter_inst|burst_offset [0] & ((\arbiter_inst|burst_offset [1] & (\arbiter_inst|port2_to_mem[6][0]~q )) # (!\arbiter_inst|burst_offset [1] 
// & ((\arbiter_inst|port2_to_mem[4][0]~q )))))

	.dataa(\arbiter_inst|port2_to_mem[6][0]~q ),
	.datab(\arbiter_inst|burst_offset [0]),
	.datac(\arbiter_inst|port2_to_mem[4][0]~q ),
	.datad(\arbiter_inst|burst_offset [1]),
	.cin(gnd),
	.combout(\arbiter_inst|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|Selector17~0 .lut_mask = 16'hEE30;
defparam \arbiter_inst|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N28
cycloneive_lcell_comb \arbiter_inst|Selector17~1 (
// Equation(s):
// \arbiter_inst|Selector17~1_combout  = (\arbiter_inst|burst_offset [0] & ((\arbiter_inst|Selector17~0_combout  & (\arbiter_inst|port2_to_mem[7][0]~q )) # (!\arbiter_inst|Selector17~0_combout  & ((\arbiter_inst|port2_to_mem[5][0]~q ))))) # 
// (!\arbiter_inst|burst_offset [0] & (((\arbiter_inst|Selector17~0_combout ))))

	.dataa(\arbiter_inst|port2_to_mem[7][0]~q ),
	.datab(\arbiter_inst|burst_offset [0]),
	.datac(\arbiter_inst|port2_to_mem[5][0]~q ),
	.datad(\arbiter_inst|Selector17~0_combout ),
	.cin(gnd),
	.combout(\arbiter_inst|Selector17~1_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|Selector17~1 .lut_mask = 16'hBBC0;
defparam \arbiter_inst|Selector17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N8
cycloneive_lcell_comb \arbiter_inst|port2_to_mem[2][0]~feeder (
// Equation(s):
// \arbiter_inst|port2_to_mem[2][0]~feeder_combout  = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\arbiter_inst|port2_to_mem[2][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|port2_to_mem[2][0]~feeder .lut_mask = 16'hFF00;
defparam \arbiter_inst|port2_to_mem[2][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y10_N9
dffeas \arbiter_inst|port2_to_mem[2][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|port2_to_mem[2][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arbiter_inst|p2_req_flag~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_to_mem[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_to_mem[2][0] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_to_mem[2][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N23
dffeas \arbiter_inst|port2_to_mem[3][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [24]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|p2_req_flag~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_to_mem[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_to_mem[3][0] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_to_mem[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N26
cycloneive_lcell_comb \arbiter_inst|port2_to_mem[1][0]~feeder (
// Equation(s):
// \arbiter_inst|port2_to_mem[1][0]~feeder_combout  = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\arbiter_inst|port2_to_mem[1][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|port2_to_mem[1][0]~feeder .lut_mask = 16'hF0F0;
defparam \arbiter_inst|port2_to_mem[1][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y10_N27
dffeas \arbiter_inst|port2_to_mem[1][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|port2_to_mem[1][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arbiter_inst|p2_req_flag~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_to_mem[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_to_mem[1][0] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_to_mem[1][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N29
dffeas \arbiter_inst|port2_to_mem[0][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [0]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|p2_req_flag~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_to_mem[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_to_mem[0][0] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_to_mem[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N28
cycloneive_lcell_comb \arbiter_inst|Selector17~2 (
// Equation(s):
// \arbiter_inst|Selector17~2_combout  = (\arbiter_inst|burst_offset [1] & (((\arbiter_inst|burst_offset [0])))) # (!\arbiter_inst|burst_offset [1] & ((\arbiter_inst|burst_offset [0] & (\arbiter_inst|port2_to_mem[1][0]~q )) # (!\arbiter_inst|burst_offset [0] 
// & ((\arbiter_inst|port2_to_mem[0][0]~q )))))

	.dataa(\arbiter_inst|port2_to_mem[1][0]~q ),
	.datab(\arbiter_inst|burst_offset [1]),
	.datac(\arbiter_inst|port2_to_mem[0][0]~q ),
	.datad(\arbiter_inst|burst_offset [0]),
	.cin(gnd),
	.combout(\arbiter_inst|Selector17~2_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|Selector17~2 .lut_mask = 16'hEE30;
defparam \arbiter_inst|Selector17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N22
cycloneive_lcell_comb \arbiter_inst|Selector17~3 (
// Equation(s):
// \arbiter_inst|Selector17~3_combout  = (\arbiter_inst|burst_offset [1] & ((\arbiter_inst|Selector17~2_combout  & ((\arbiter_inst|port2_to_mem[3][0]~q ))) # (!\arbiter_inst|Selector17~2_combout  & (\arbiter_inst|port2_to_mem[2][0]~q )))) # 
// (!\arbiter_inst|burst_offset [1] & (((\arbiter_inst|Selector17~2_combout ))))

	.dataa(\arbiter_inst|burst_offset [1]),
	.datab(\arbiter_inst|port2_to_mem[2][0]~q ),
	.datac(\arbiter_inst|port2_to_mem[3][0]~q ),
	.datad(\arbiter_inst|Selector17~2_combout ),
	.cin(gnd),
	.combout(\arbiter_inst|Selector17~3_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|Selector17~3 .lut_mask = 16'hF588;
defparam \arbiter_inst|Selector17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N16
cycloneive_lcell_comb \arbiter_inst|Selector17~4 (
// Equation(s):
// \arbiter_inst|Selector17~4_combout  = (\arbiter_inst|state.S_PORT2_WRITE~q  & ((\arbiter_inst|burst_offset [2] & (\arbiter_inst|Selector17~1_combout )) # (!\arbiter_inst|burst_offset [2] & ((\arbiter_inst|Selector17~3_combout )))))

	.dataa(\arbiter_inst|state.S_PORT2_WRITE~q ),
	.datab(\arbiter_inst|Selector17~1_combout ),
	.datac(\arbiter_inst|burst_offset [2]),
	.datad(\arbiter_inst|Selector17~3_combout ),
	.cin(gnd),
	.combout(\arbiter_inst|Selector17~4_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|Selector17~4 .lut_mask = 16'h8A80;
defparam \arbiter_inst|Selector17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N16
cycloneive_lcell_comb \arbiter_inst|memory_p1_to_mem[6]~0 (
// Equation(s):
// \arbiter_inst|memory_p1_to_mem[6]~0_combout  = (\SDRAM_controller|ready~q  & \arbiter_inst|state.S_PORT2_WRITE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SDRAM_controller|ready~q ),
	.datad(\arbiter_inst|state.S_PORT2_WRITE~q ),
	.cin(gnd),
	.combout(\arbiter_inst|memory_p1_to_mem[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|memory_p1_to_mem[6]~0 .lut_mask = 16'hF000;
defparam \arbiter_inst|memory_p1_to_mem[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N17
dffeas \arbiter_inst|memory_p1_to_mem[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|Selector17~4_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arbiter_inst|memory_p1_to_mem[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|memory_p1_to_mem [0]),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|memory_p1_to_mem[0] .is_wysiwyg = "true";
defparam \arbiter_inst|memory_p1_to_mem[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N0
cycloneive_lcell_comb \SDRAM_controller|data_out[0]~7 (
// Equation(s):
// \SDRAM_controller|data_out[0]~7_combout  = (\SDRAM_controller|state.S_INIT_WRITE~q ) # ((\arbiter_inst|memory_p1_to_mem [0]) # (\SDRAM_controller|state.S_INIT_WRITE_DATA~q ))

	.dataa(\SDRAM_controller|state.S_INIT_WRITE~q ),
	.datab(gnd),
	.datac(\arbiter_inst|memory_p1_to_mem [0]),
	.datad(\SDRAM_controller|state.S_INIT_WRITE_DATA~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|data_out[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_out[0]~7 .lut_mask = 16'hFFFA;
defparam \SDRAM_controller|data_out[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y15_N0
cycloneive_ram_block \PRG_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\SDRAM_controller|init_address [12],\SDRAM_controller|init_address [11],\SDRAM_controller|init_address [10],\SDRAM_controller|init_address [9],\SDRAM_controller|init_address [8],\SDRAM_controller|init_address [7],\SDRAM_controller|init_address [6],\SDRAM_controller|init_address [5],
\SDRAM_controller|init_address [4],\SDRAM_controller|init_address [3],\SDRAM_controller|init_address [2],\SDRAM_controller|init_address [1],\SDRAM_controller|init_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PRG_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "r3_rom_8_bit.mif";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "PRG_ROM:PRG_inst|altsyncram:altsyncram_component|altsyncram_vha1:auto_generated|ALTSYNCRAM";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 8192;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAEEFFAAFEBAAEEAFAFEAEAEFEBEAABBFAFEEFFBFBABBBEEEEEAE86A7B4E28A38E770A0CC28ED38A28E39A770E0CC68ED38A28E39E770A0CC28E6500D37323A3829412D9E994E68E9991A3A76538A990E68E26438A3A6DC5A97AFFFFFFFFF8D0F546D390C8E9224E3B38AB4E83EC2A0BB0E82EC8A0E815FAB12B4E28A38E283712A0CECD38A28E3AB4E28A38E437060CCE2A0BB0E82EC39D38A28E3A467A4DC4A833B1060281E815FA9BB712A0CEC7920DAA80498048AA1661629A228408804980488049AA0621661621669E21A62DE2E27BE7BD01B1F38A3B0A;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'hFFFFFBB9BB643D4323AA0F543D592AE318E4A77A08ADCD0E7A1ACE2B3AC6C74AC6392A29B47C88A1B47D8AEA9AB9E2AAAE78AAA2ACAEAE6ACECAE929B8E28EBFFFB0E0D0E0B0E0D2620DC81CDD38086A81802EE66A1EB9DA7602ED4AA01F9BF7E81A0E1A0EA4BB02FD7C729EC4D29E8F028B078CCF0A1B68A38E2822222632C8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1040EFFFFE7386C2C3C2CD8D87363636B24E8E8CE8E8E8EB9CE1B36361CD8D8DA38AB8DFFDFF6A24E8E8CE8E8E8EB9CE1B36361CD8D8DAC93A3A33A3A3A3AC7CB8298;
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N2
cycloneive_lcell_comb \SDRAM_controller|init_fifo_inst|queue_mem~8feeder (
// Equation(s):
// \SDRAM_controller|init_fifo_inst|queue_mem~8feeder_combout  = \PRG_inst|altsyncram_component|auto_generated|q_a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\PRG_inst|altsyncram_component|auto_generated|q_a [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|init_fifo_inst|queue_mem~8feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~8feeder .lut_mask = 16'hF0F0;
defparam \SDRAM_controller|init_fifo_inst|queue_mem~8feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N20
cycloneive_lcell_comb \SDRAM_controller|init_fifo_inst|queue_mem~97 (
// Equation(s):
// \SDRAM_controller|init_fifo_inst|queue_mem~97_combout  = (\rst~q  & (!\SDRAM_controller|prev_init_ready~q  & (\ROM_ready~q  & \SDRAM_controller|init_address [0])))

	.dataa(\rst~q ),
	.datab(\SDRAM_controller|prev_init_ready~q ),
	.datac(\ROM_ready~q ),
	.datad(\SDRAM_controller|init_address [0]),
	.cin(gnd),
	.combout(\SDRAM_controller|init_fifo_inst|queue_mem~97_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~97 .lut_mask = 16'h2000;
defparam \SDRAM_controller|init_fifo_inst|queue_mem~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N10
cycloneive_lcell_comb \SDRAM_controller|init_fifo_inst|queue_mem~104 (
// Equation(s):
// \SDRAM_controller|init_fifo_inst|queue_mem~104_combout  = (!\SDRAM_controller|init_address [1] & (!\SDRAM_controller|init_address [2] & \SDRAM_controller|init_fifo_inst|queue_mem~97_combout ))

	.dataa(gnd),
	.datab(\SDRAM_controller|init_address [1]),
	.datac(\SDRAM_controller|init_address [2]),
	.datad(\SDRAM_controller|init_fifo_inst|queue_mem~97_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|init_fifo_inst|queue_mem~104_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~104 .lut_mask = 16'h0300;
defparam \SDRAM_controller|init_fifo_inst|queue_mem~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N3
dffeas \SDRAM_controller|init_fifo_inst|queue_mem~8 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|init_fifo_inst|queue_mem~8feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|init_fifo_inst|queue_mem~104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_fifo_inst|queue_mem~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~8 .is_wysiwyg = "true";
defparam \SDRAM_controller|init_fifo_inst|queue_mem~8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N24
cycloneive_lcell_comb \SDRAM_controller|init_fifo_inst|queue_mem~99 (
// Equation(s):
// \SDRAM_controller|init_fifo_inst|queue_mem~99_combout  = (\rst~q  & (!\SDRAM_controller|prev_init_ready~q  & (\ROM_ready~q  & !\SDRAM_controller|init_address [0])))

	.dataa(\rst~q ),
	.datab(\SDRAM_controller|prev_init_ready~q ),
	.datac(\ROM_ready~q ),
	.datad(\SDRAM_controller|init_address [0]),
	.cin(gnd),
	.combout(\SDRAM_controller|init_fifo_inst|queue_mem~99_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~99 .lut_mask = 16'h0020;
defparam \SDRAM_controller|init_fifo_inst|queue_mem~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N4
cycloneive_lcell_comb \SDRAM_controller|init_fifo_inst|queue_mem~105 (
// Equation(s):
// \SDRAM_controller|init_fifo_inst|queue_mem~105_combout  = (!\SDRAM_controller|init_address [1] & (!\SDRAM_controller|init_address [2] & \SDRAM_controller|init_fifo_inst|queue_mem~99_combout ))

	.dataa(gnd),
	.datab(\SDRAM_controller|init_address [1]),
	.datac(\SDRAM_controller|init_address [2]),
	.datad(\SDRAM_controller|init_fifo_inst|queue_mem~99_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|init_fifo_inst|queue_mem~105_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~105 .lut_mask = 16'h0300;
defparam \SDRAM_controller|init_fifo_inst|queue_mem~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N5
dffeas \SDRAM_controller|init_fifo_inst|queue_mem~0 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PRG_inst|altsyncram_component|auto_generated|q_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|init_fifo_inst|queue_mem~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_fifo_inst|queue_mem~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~0 .is_wysiwyg = "true";
defparam \SDRAM_controller|init_fifo_inst|queue_mem~0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N4
cycloneive_lcell_comb \SDRAM_controller|init_fifo_inst|queue_mem~66 (
// Equation(s):
// \SDRAM_controller|init_fifo_inst|queue_mem~66_combout  = (\SDRAM_controller|init_fifo_inst|read_addr [0] & ((\SDRAM_controller|init_fifo_inst|queue_mem~8_q ) # ((\SDRAM_controller|init_fifo_inst|read_addr [1])))) # 
// (!\SDRAM_controller|init_fifo_inst|read_addr [0] & (((\SDRAM_controller|init_fifo_inst|queue_mem~0_q  & !\SDRAM_controller|init_fifo_inst|read_addr [1]))))

	.dataa(\SDRAM_controller|init_fifo_inst|read_addr [0]),
	.datab(\SDRAM_controller|init_fifo_inst|queue_mem~8_q ),
	.datac(\SDRAM_controller|init_fifo_inst|queue_mem~0_q ),
	.datad(\SDRAM_controller|init_fifo_inst|read_addr [1]),
	.cin(gnd),
	.combout(\SDRAM_controller|init_fifo_inst|queue_mem~66_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~66 .lut_mask = 16'hAAD8;
defparam \SDRAM_controller|init_fifo_inst|queue_mem~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N22
cycloneive_lcell_comb \SDRAM_controller|init_fifo_inst|queue_mem~106 (
// Equation(s):
// \SDRAM_controller|init_fifo_inst|queue_mem~106_combout  = (\SDRAM_controller|init_address [1] & (!\SDRAM_controller|init_address [2] & \SDRAM_controller|init_fifo_inst|queue_mem~97_combout ))

	.dataa(gnd),
	.datab(\SDRAM_controller|init_address [1]),
	.datac(\SDRAM_controller|init_address [2]),
	.datad(\SDRAM_controller|init_fifo_inst|queue_mem~97_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|init_fifo_inst|queue_mem~106_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~106 .lut_mask = 16'h0C00;
defparam \SDRAM_controller|init_fifo_inst|queue_mem~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N19
dffeas \SDRAM_controller|init_fifo_inst|queue_mem~24 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PRG_inst|altsyncram_component|auto_generated|q_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|init_fifo_inst|queue_mem~106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_fifo_inst|queue_mem~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~24 .is_wysiwyg = "true";
defparam \SDRAM_controller|init_fifo_inst|queue_mem~24 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N24
cycloneive_lcell_comb \SDRAM_controller|init_fifo_inst|queue_mem~16feeder (
// Equation(s):
// \SDRAM_controller|init_fifo_inst|queue_mem~16feeder_combout  = \PRG_inst|altsyncram_component|auto_generated|q_a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\PRG_inst|altsyncram_component|auto_generated|q_a [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|init_fifo_inst|queue_mem~16feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~16feeder .lut_mask = 16'hF0F0;
defparam \SDRAM_controller|init_fifo_inst|queue_mem~16feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N0
cycloneive_lcell_comb \SDRAM_controller|init_fifo_inst|queue_mem~103 (
// Equation(s):
// \SDRAM_controller|init_fifo_inst|queue_mem~103_combout  = (\SDRAM_controller|init_address [1] & (!\SDRAM_controller|init_address [2] & \SDRAM_controller|init_fifo_inst|queue_mem~99_combout ))

	.dataa(gnd),
	.datab(\SDRAM_controller|init_address [1]),
	.datac(\SDRAM_controller|init_address [2]),
	.datad(\SDRAM_controller|init_fifo_inst|queue_mem~99_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|init_fifo_inst|queue_mem~103_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~103 .lut_mask = 16'h0C00;
defparam \SDRAM_controller|init_fifo_inst|queue_mem~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N25
dffeas \SDRAM_controller|init_fifo_inst|queue_mem~16 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|init_fifo_inst|queue_mem~16feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|init_fifo_inst|queue_mem~103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_fifo_inst|queue_mem~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~16 .is_wysiwyg = "true";
defparam \SDRAM_controller|init_fifo_inst|queue_mem~16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N18
cycloneive_lcell_comb \SDRAM_controller|init_fifo_inst|queue_mem~67 (
// Equation(s):
// \SDRAM_controller|init_fifo_inst|queue_mem~67_combout  = (\SDRAM_controller|init_fifo_inst|read_addr [1] & ((\SDRAM_controller|init_fifo_inst|queue_mem~66_combout  & (\SDRAM_controller|init_fifo_inst|queue_mem~24_q )) # 
// (!\SDRAM_controller|init_fifo_inst|queue_mem~66_combout  & ((\SDRAM_controller|init_fifo_inst|queue_mem~16_q ))))) # (!\SDRAM_controller|init_fifo_inst|read_addr [1] & (\SDRAM_controller|init_fifo_inst|queue_mem~66_combout ))

	.dataa(\SDRAM_controller|init_fifo_inst|read_addr [1]),
	.datab(\SDRAM_controller|init_fifo_inst|queue_mem~66_combout ),
	.datac(\SDRAM_controller|init_fifo_inst|queue_mem~24_q ),
	.datad(\SDRAM_controller|init_fifo_inst|queue_mem~16_q ),
	.cin(gnd),
	.combout(\SDRAM_controller|init_fifo_inst|queue_mem~67_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~67 .lut_mask = 16'hE6C4;
defparam \SDRAM_controller|init_fifo_inst|queue_mem~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N24
cycloneive_lcell_comb \SDRAM_controller|init_fifo_inst|queue_mem~40feeder (
// Equation(s):
// \SDRAM_controller|init_fifo_inst|queue_mem~40feeder_combout  = \PRG_inst|altsyncram_component|auto_generated|q_a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\PRG_inst|altsyncram_component|auto_generated|q_a [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|init_fifo_inst|queue_mem~40feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~40feeder .lut_mask = 16'hF0F0;
defparam \SDRAM_controller|init_fifo_inst|queue_mem~40feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N14
cycloneive_lcell_comb \SDRAM_controller|init_fifo_inst|queue_mem~98 (
// Equation(s):
// \SDRAM_controller|init_fifo_inst|queue_mem~98_combout  = (!\SDRAM_controller|init_address [1] & (\SDRAM_controller|init_address [2] & \SDRAM_controller|init_fifo_inst|queue_mem~97_combout ))

	.dataa(gnd),
	.datab(\SDRAM_controller|init_address [1]),
	.datac(\SDRAM_controller|init_address [2]),
	.datad(\SDRAM_controller|init_fifo_inst|queue_mem~97_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|init_fifo_inst|queue_mem~98_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~98 .lut_mask = 16'h3000;
defparam \SDRAM_controller|init_fifo_inst|queue_mem~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N25
dffeas \SDRAM_controller|init_fifo_inst|queue_mem~40 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|init_fifo_inst|queue_mem~40feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|init_fifo_inst|queue_mem~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_fifo_inst|queue_mem~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~40 .is_wysiwyg = "true";
defparam \SDRAM_controller|init_fifo_inst|queue_mem~40 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N30
cycloneive_lcell_comb \SDRAM_controller|init_fifo_inst|queue_mem~102 (
// Equation(s):
// \SDRAM_controller|init_fifo_inst|queue_mem~102_combout  = (\SDRAM_controller|init_address [1] & (\SDRAM_controller|init_address [2] & \SDRAM_controller|init_fifo_inst|queue_mem~97_combout ))

	.dataa(gnd),
	.datab(\SDRAM_controller|init_address [1]),
	.datac(\SDRAM_controller|init_address [2]),
	.datad(\SDRAM_controller|init_fifo_inst|queue_mem~97_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|init_fifo_inst|queue_mem~102_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~102 .lut_mask = 16'hC000;
defparam \SDRAM_controller|init_fifo_inst|queue_mem~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N3
dffeas \SDRAM_controller|init_fifo_inst|queue_mem~56 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PRG_inst|altsyncram_component|auto_generated|q_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|init_fifo_inst|queue_mem~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_fifo_inst|queue_mem~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~56 .is_wysiwyg = "true";
defparam \SDRAM_controller|init_fifo_inst|queue_mem~56 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N28
cycloneive_lcell_comb \SDRAM_controller|init_fifo_inst|queue_mem~101 (
// Equation(s):
// \SDRAM_controller|init_fifo_inst|queue_mem~101_combout  = (!\SDRAM_controller|init_address [1] & (\SDRAM_controller|init_address [2] & \SDRAM_controller|init_fifo_inst|queue_mem~99_combout ))

	.dataa(gnd),
	.datab(\SDRAM_controller|init_address [1]),
	.datac(\SDRAM_controller|init_address [2]),
	.datad(\SDRAM_controller|init_fifo_inst|queue_mem~99_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|init_fifo_inst|queue_mem~101_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~101 .lut_mask = 16'h3000;
defparam \SDRAM_controller|init_fifo_inst|queue_mem~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N19
dffeas \SDRAM_controller|init_fifo_inst|queue_mem~32 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PRG_inst|altsyncram_component|auto_generated|q_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|init_fifo_inst|queue_mem~101_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_fifo_inst|queue_mem~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~32 .is_wysiwyg = "true";
defparam \SDRAM_controller|init_fifo_inst|queue_mem~32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N24
cycloneive_lcell_comb \SDRAM_controller|init_fifo_inst|queue_mem~48feeder (
// Equation(s):
// \SDRAM_controller|init_fifo_inst|queue_mem~48feeder_combout  = \PRG_inst|altsyncram_component|auto_generated|q_a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\PRG_inst|altsyncram_component|auto_generated|q_a [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|init_fifo_inst|queue_mem~48feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~48feeder .lut_mask = 16'hF0F0;
defparam \SDRAM_controller|init_fifo_inst|queue_mem~48feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N2
cycloneive_lcell_comb \SDRAM_controller|init_fifo_inst|queue_mem~100 (
// Equation(s):
// \SDRAM_controller|init_fifo_inst|queue_mem~100_combout  = (\SDRAM_controller|init_address [1] & (\SDRAM_controller|init_address [2] & \SDRAM_controller|init_fifo_inst|queue_mem~99_combout ))

	.dataa(gnd),
	.datab(\SDRAM_controller|init_address [1]),
	.datac(\SDRAM_controller|init_address [2]),
	.datad(\SDRAM_controller|init_fifo_inst|queue_mem~99_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|init_fifo_inst|queue_mem~100_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~100 .lut_mask = 16'hC000;
defparam \SDRAM_controller|init_fifo_inst|queue_mem~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N25
dffeas \SDRAM_controller|init_fifo_inst|queue_mem~48 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|init_fifo_inst|queue_mem~48feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|init_fifo_inst|queue_mem~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_fifo_inst|queue_mem~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~48 .is_wysiwyg = "true";
defparam \SDRAM_controller|init_fifo_inst|queue_mem~48 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N18
cycloneive_lcell_comb \SDRAM_controller|init_fifo_inst|queue_mem~64 (
// Equation(s):
// \SDRAM_controller|init_fifo_inst|queue_mem~64_combout  = (\SDRAM_controller|init_fifo_inst|read_addr [0] & (\SDRAM_controller|init_fifo_inst|read_addr [1])) # (!\SDRAM_controller|init_fifo_inst|read_addr [0] & ((\SDRAM_controller|init_fifo_inst|read_addr 
// [1] & ((\SDRAM_controller|init_fifo_inst|queue_mem~48_q ))) # (!\SDRAM_controller|init_fifo_inst|read_addr [1] & (\SDRAM_controller|init_fifo_inst|queue_mem~32_q ))))

	.dataa(\SDRAM_controller|init_fifo_inst|read_addr [0]),
	.datab(\SDRAM_controller|init_fifo_inst|read_addr [1]),
	.datac(\SDRAM_controller|init_fifo_inst|queue_mem~32_q ),
	.datad(\SDRAM_controller|init_fifo_inst|queue_mem~48_q ),
	.cin(gnd),
	.combout(\SDRAM_controller|init_fifo_inst|queue_mem~64_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~64 .lut_mask = 16'hDC98;
defparam \SDRAM_controller|init_fifo_inst|queue_mem~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N2
cycloneive_lcell_comb \SDRAM_controller|init_fifo_inst|queue_mem~65 (
// Equation(s):
// \SDRAM_controller|init_fifo_inst|queue_mem~65_combout  = (\SDRAM_controller|init_fifo_inst|read_addr [0] & ((\SDRAM_controller|init_fifo_inst|queue_mem~64_combout  & ((\SDRAM_controller|init_fifo_inst|queue_mem~56_q ))) # 
// (!\SDRAM_controller|init_fifo_inst|queue_mem~64_combout  & (\SDRAM_controller|init_fifo_inst|queue_mem~40_q )))) # (!\SDRAM_controller|init_fifo_inst|read_addr [0] & (((\SDRAM_controller|init_fifo_inst|queue_mem~64_combout ))))

	.dataa(\SDRAM_controller|init_fifo_inst|read_addr [0]),
	.datab(\SDRAM_controller|init_fifo_inst|queue_mem~40_q ),
	.datac(\SDRAM_controller|init_fifo_inst|queue_mem~56_q ),
	.datad(\SDRAM_controller|init_fifo_inst|queue_mem~64_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|init_fifo_inst|queue_mem~65_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~65 .lut_mask = 16'hF588;
defparam \SDRAM_controller|init_fifo_inst|queue_mem~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N16
cycloneive_lcell_comb \SDRAM_controller|init_fifo_inst|queue_mem~68 (
// Equation(s):
// \SDRAM_controller|init_fifo_inst|queue_mem~68_combout  = (\SDRAM_controller|init_fifo_inst|read_addr [2] & ((\SDRAM_controller|init_fifo_inst|queue_mem~65_combout ))) # (!\SDRAM_controller|init_fifo_inst|read_addr [2] & 
// (\SDRAM_controller|init_fifo_inst|queue_mem~67_combout ))

	.dataa(\SDRAM_controller|init_fifo_inst|queue_mem~67_combout ),
	.datab(\SDRAM_controller|init_fifo_inst|read_addr [2]),
	.datac(gnd),
	.datad(\SDRAM_controller|init_fifo_inst|queue_mem~65_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|init_fifo_inst|queue_mem~68_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~68 .lut_mask = 16'hEE22;
defparam \SDRAM_controller|init_fifo_inst|queue_mem~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N18
cycloneive_lcell_comb \SDRAM_controller|data_out[0]~9 (
// Equation(s):
// \SDRAM_controller|data_out[0]~9_combout  = (\SDRAM_controller|data_out[0]~8_combout  & ((\arbiter_inst|memory_p1_to_mem [0]) # ((\SDRAM_controller|data_out[0]~7_combout  & \SDRAM_controller|init_fifo_inst|queue_mem~68_combout )))) # 
// (!\SDRAM_controller|data_out[0]~8_combout  & (\SDRAM_controller|data_out[0]~7_combout  & ((\SDRAM_controller|init_fifo_inst|queue_mem~68_combout ))))

	.dataa(\SDRAM_controller|data_out[0]~8_combout ),
	.datab(\SDRAM_controller|data_out[0]~7_combout ),
	.datac(\arbiter_inst|memory_p1_to_mem [0]),
	.datad(\SDRAM_controller|init_fifo_inst|queue_mem~68_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|data_out[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_out[0]~9 .lut_mask = 16'hECA0;
defparam \SDRAM_controller|data_out[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N20
cycloneive_lcell_comb \SDRAM_controller|data_out[2]~10 (
// Equation(s):
// \SDRAM_controller|data_out[2]~10_combout  = (\rst~q  & ((\SDRAM_controller|state.S_WRITE_DATA~q ) # ((\SDRAM_controller|state.S_INIT_WRITE_DATA~q ) # (!\SDRAM_controller|WideOr44~0_combout ))))

	.dataa(\SDRAM_controller|state.S_WRITE_DATA~q ),
	.datab(\SDRAM_controller|WideOr44~0_combout ),
	.datac(\rst~q ),
	.datad(\SDRAM_controller|state.S_INIT_WRITE_DATA~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|data_out[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_out[2]~10 .lut_mask = 16'hF0B0;
defparam \SDRAM_controller|data_out[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y5_N19
dffeas \SDRAM_controller|data_out[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|data_out[0]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|data_out[2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_out[0] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N18
cycloneive_lcell_comb \SDRAM_controller|Selector15~0 (
// Equation(s):
// \SDRAM_controller|Selector15~0_combout  = (!\SDRAM_controller|state.S_INIT_DEVICE_NOP1~q  & !\SDRAM_controller|state.S_MODE_NOP~q )

	.dataa(gnd),
	.datab(\SDRAM_controller|state.S_INIT_DEVICE_NOP1~q ),
	.datac(\SDRAM_controller|state.S_MODE_NOP~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector15~0 .lut_mask = 16'h0303;
defparam \SDRAM_controller|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N28
cycloneive_lcell_comb \SDRAM_controller|Selector15~3 (
// Equation(s):
// \SDRAM_controller|Selector15~3_combout  = (!\SDRAM_controller|state.S_WRITE_NOP1~q  & (\SDRAM_controller|Selector15~0_combout  & (\SDRAM_controller|state.S_INIT_DEVICE~q  & !\SDRAM_controller|state.S_INIT_NOP1~q )))

	.dataa(\SDRAM_controller|state.S_WRITE_NOP1~q ),
	.datab(\SDRAM_controller|Selector15~0_combout ),
	.datac(\SDRAM_controller|state.S_INIT_DEVICE~q ),
	.datad(\SDRAM_controller|state.S_INIT_NOP1~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector15~3_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector15~3 .lut_mask = 16'h0040;
defparam \SDRAM_controller|Selector15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N8
cycloneive_lcell_comb \SDRAM_controller|Selector14~2 (
// Equation(s):
// \SDRAM_controller|Selector14~2_combout  = (!\SDRAM_controller|state.S_INIT_ACTIVATE_NOP1~q  & (!\SDRAM_controller|state.S_READ_NOP1~q  & !\SDRAM_controller|state.S_ACTIVATE_NOP1~q ))

	.dataa(gnd),
	.datab(\SDRAM_controller|state.S_INIT_ACTIVATE_NOP1~q ),
	.datac(\SDRAM_controller|state.S_READ_NOP1~q ),
	.datad(\SDRAM_controller|state.S_ACTIVATE_NOP1~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector14~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector14~2 .lut_mask = 16'h0003;
defparam \SDRAM_controller|Selector14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N20
cycloneive_lcell_comb \SDRAM_controller|Selector14~3 (
// Equation(s):
// \SDRAM_controller|Selector14~3_combout  = (\SDRAM_controller|gate_out~q  & (!\SDRAM_controller|state.S_MODE~q  & (\SDRAM_controller|Selector14~2_combout  & !\SDRAM_controller|state.S_READ~q )))

	.dataa(\SDRAM_controller|gate_out~q ),
	.datab(\SDRAM_controller|state.S_MODE~q ),
	.datac(\SDRAM_controller|Selector14~2_combout ),
	.datad(\SDRAM_controller|state.S_READ~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector14~3_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector14~3 .lut_mask = 16'h0020;
defparam \SDRAM_controller|Selector14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N8
cycloneive_lcell_comb \SDRAM_controller|Selector14~4 (
// Equation(s):
// \SDRAM_controller|Selector14~4_combout  = (\SDRAM_controller|state.S_INIT_WRITE~q ) # ((\SDRAM_controller|state.S_WRITE~q ) # ((\SDRAM_controller|Selector15~3_combout  & \SDRAM_controller|Selector14~3_combout )))

	.dataa(\SDRAM_controller|Selector15~3_combout ),
	.datab(\SDRAM_controller|Selector14~3_combout ),
	.datac(\SDRAM_controller|state.S_INIT_WRITE~q ),
	.datad(\SDRAM_controller|state.S_WRITE~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector14~4_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector14~4 .lut_mask = 16'hFFF8;
defparam \SDRAM_controller|Selector14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y4_N9
dffeas \SDRAM_controller|gate_out (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector14~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|gate_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|gate_out .is_wysiwyg = "true";
defparam \SDRAM_controller|gate_out .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y13_N0
cycloneive_ram_block \PRG_inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\SDRAM_controller|init_address [12],\SDRAM_controller|init_address [11],\SDRAM_controller|init_address [10],\SDRAM_controller|init_address [9],\SDRAM_controller|init_address [8],\SDRAM_controller|init_address [7],\SDRAM_controller|init_address [6],\SDRAM_controller|init_address [5],
\SDRAM_controller|init_address [4],\SDRAM_controller|init_address [3],\SDRAM_controller|init_address [2],\SDRAM_controller|init_address [1],\SDRAM_controller|init_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PRG_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file = "r3_rom_8_bit.mif";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "PRG_ROM:PRG_inst|altsyncram:altsyncram_component|altsyncram_vha1:auto_generated|ALTSYNCRAM";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 8192;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'hBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBBEAB8BBBBABAEAEEFBA6BBFEBA8AEFFBBA2ABAEF8414050509E92A2A5E38A28E1F42C0628E938E38A28A1F42C0638A938E28A38E1F42C0628E458C01DA62A2928403C9ADD4A68ADCD4A2B63428ADD0A68AF7428A282CE4786AFFFFFFFFF87C1DB4729C02A025DA2968EA4E90AD3A42B4A90AD8E8A2AF10012A4E38E28AA85F43AC0A6938E28A38A5E38A28E11F42C06E2A42B4E90AD28938E28A38022807D0AB03980002A0E2AF10011F42AC0E638244AA80408041AA1021468E428040840180418040AA1020461061428E40E024A4E504186040F0F28E2B4A;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'hFFFFFEFCB82707300A8AC1C405086AC350A2A0A902A5870E280ED438AA8681CAD438BA39B22C18E0B22C18E38A28E3A38A38E8A7908A8E38090FEE78B8E38A6BFFB000DC0CB000D20AB1280CC5838089BD9BA4A43A0A891646B827223FCF8C23E91A0A1E0EBED033FF3CD68A33178E8B028B038D9F4A1B78E28E2882882373E0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7EA0AFFFFED287C2C6C7C99CC6732673B60AACCACCAACCAEB4A1F267319CC99CE38A394106182B24AACCACCAACCAEB4A1F267319CC99CED82AB32B32AB32BA3CF9298;
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N14
cycloneive_lcell_comb \SDRAM_controller|init_fifo_inst|queue_mem~9feeder (
// Equation(s):
// \SDRAM_controller|init_fifo_inst|queue_mem~9feeder_combout  = \PRG_inst|altsyncram_component|auto_generated|q_a [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\PRG_inst|altsyncram_component|auto_generated|q_a [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|init_fifo_inst|queue_mem~9feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~9feeder .lut_mask = 16'hF0F0;
defparam \SDRAM_controller|init_fifo_inst|queue_mem~9feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N15
dffeas \SDRAM_controller|init_fifo_inst|queue_mem~9 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|init_fifo_inst|queue_mem~9feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|init_fifo_inst|queue_mem~104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_fifo_inst|queue_mem~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~9 .is_wysiwyg = "true";
defparam \SDRAM_controller|init_fifo_inst|queue_mem~9 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N9
dffeas \SDRAM_controller|init_fifo_inst|queue_mem~1 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PRG_inst|altsyncram_component|auto_generated|q_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|init_fifo_inst|queue_mem~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_fifo_inst|queue_mem~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~1 .is_wysiwyg = "true";
defparam \SDRAM_controller|init_fifo_inst|queue_mem~1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N8
cycloneive_lcell_comb \SDRAM_controller|init_fifo_inst|queue_mem~69 (
// Equation(s):
// \SDRAM_controller|init_fifo_inst|queue_mem~69_combout  = (\SDRAM_controller|init_fifo_inst|read_addr [1] & (((\SDRAM_controller|init_fifo_inst|read_addr [0])))) # (!\SDRAM_controller|init_fifo_inst|read_addr [1] & 
// ((\SDRAM_controller|init_fifo_inst|read_addr [0] & (\SDRAM_controller|init_fifo_inst|queue_mem~9_q )) # (!\SDRAM_controller|init_fifo_inst|read_addr [0] & ((\SDRAM_controller|init_fifo_inst|queue_mem~1_q )))))

	.dataa(\SDRAM_controller|init_fifo_inst|read_addr [1]),
	.datab(\SDRAM_controller|init_fifo_inst|queue_mem~9_q ),
	.datac(\SDRAM_controller|init_fifo_inst|queue_mem~1_q ),
	.datad(\SDRAM_controller|init_fifo_inst|read_addr [0]),
	.cin(gnd),
	.combout(\SDRAM_controller|init_fifo_inst|queue_mem~69_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~69 .lut_mask = 16'hEE50;
defparam \SDRAM_controller|init_fifo_inst|queue_mem~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N12
cycloneive_lcell_comb \SDRAM_controller|init_fifo_inst|queue_mem~17feeder (
// Equation(s):
// \SDRAM_controller|init_fifo_inst|queue_mem~17feeder_combout  = \PRG_inst|altsyncram_component|auto_generated|q_a [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\PRG_inst|altsyncram_component|auto_generated|q_a [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|init_fifo_inst|queue_mem~17feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~17feeder .lut_mask = 16'hF0F0;
defparam \SDRAM_controller|init_fifo_inst|queue_mem~17feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N13
dffeas \SDRAM_controller|init_fifo_inst|queue_mem~17 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|init_fifo_inst|queue_mem~17feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|init_fifo_inst|queue_mem~103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_fifo_inst|queue_mem~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~17 .is_wysiwyg = "true";
defparam \SDRAM_controller|init_fifo_inst|queue_mem~17 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N23
dffeas \SDRAM_controller|init_fifo_inst|queue_mem~25 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PRG_inst|altsyncram_component|auto_generated|q_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|init_fifo_inst|queue_mem~106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_fifo_inst|queue_mem~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~25 .is_wysiwyg = "true";
defparam \SDRAM_controller|init_fifo_inst|queue_mem~25 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N22
cycloneive_lcell_comb \SDRAM_controller|init_fifo_inst|queue_mem~70 (
// Equation(s):
// \SDRAM_controller|init_fifo_inst|queue_mem~70_combout  = (\SDRAM_controller|init_fifo_inst|queue_mem~69_combout  & (((\SDRAM_controller|init_fifo_inst|queue_mem~25_q ) # (!\SDRAM_controller|init_fifo_inst|read_addr [1])))) # 
// (!\SDRAM_controller|init_fifo_inst|queue_mem~69_combout  & (\SDRAM_controller|init_fifo_inst|queue_mem~17_q  & ((\SDRAM_controller|init_fifo_inst|read_addr [1]))))

	.dataa(\SDRAM_controller|init_fifo_inst|queue_mem~69_combout ),
	.datab(\SDRAM_controller|init_fifo_inst|queue_mem~17_q ),
	.datac(\SDRAM_controller|init_fifo_inst|queue_mem~25_q ),
	.datad(\SDRAM_controller|init_fifo_inst|read_addr [1]),
	.cin(gnd),
	.combout(\SDRAM_controller|init_fifo_inst|queue_mem~70_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~70 .lut_mask = 16'hE4AA;
defparam \SDRAM_controller|init_fifo_inst|queue_mem~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N23
dffeas \SDRAM_controller|init_fifo_inst|queue_mem~33 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PRG_inst|altsyncram_component|auto_generated|q_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|init_fifo_inst|queue_mem~101_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_fifo_inst|queue_mem~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~33 .is_wysiwyg = "true";
defparam \SDRAM_controller|init_fifo_inst|queue_mem~33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N20
cycloneive_lcell_comb \SDRAM_controller|init_fifo_inst|queue_mem~49feeder (
// Equation(s):
// \SDRAM_controller|init_fifo_inst|queue_mem~49feeder_combout  = \PRG_inst|altsyncram_component|auto_generated|q_a [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\PRG_inst|altsyncram_component|auto_generated|q_a [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|init_fifo_inst|queue_mem~49feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~49feeder .lut_mask = 16'hF0F0;
defparam \SDRAM_controller|init_fifo_inst|queue_mem~49feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N21
dffeas \SDRAM_controller|init_fifo_inst|queue_mem~49 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|init_fifo_inst|queue_mem~49feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|init_fifo_inst|queue_mem~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_fifo_inst|queue_mem~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~49 .is_wysiwyg = "true";
defparam \SDRAM_controller|init_fifo_inst|queue_mem~49 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N22
cycloneive_lcell_comb \SDRAM_controller|init_fifo_inst|queue_mem~71 (
// Equation(s):
// \SDRAM_controller|init_fifo_inst|queue_mem~71_combout  = (\SDRAM_controller|init_fifo_inst|read_addr [0] & (\SDRAM_controller|init_fifo_inst|read_addr [1])) # (!\SDRAM_controller|init_fifo_inst|read_addr [0] & ((\SDRAM_controller|init_fifo_inst|read_addr 
// [1] & ((\SDRAM_controller|init_fifo_inst|queue_mem~49_q ))) # (!\SDRAM_controller|init_fifo_inst|read_addr [1] & (\SDRAM_controller|init_fifo_inst|queue_mem~33_q ))))

	.dataa(\SDRAM_controller|init_fifo_inst|read_addr [0]),
	.datab(\SDRAM_controller|init_fifo_inst|read_addr [1]),
	.datac(\SDRAM_controller|init_fifo_inst|queue_mem~33_q ),
	.datad(\SDRAM_controller|init_fifo_inst|queue_mem~49_q ),
	.cin(gnd),
	.combout(\SDRAM_controller|init_fifo_inst|queue_mem~71_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~71 .lut_mask = 16'hDC98;
defparam \SDRAM_controller|init_fifo_inst|queue_mem~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N31
dffeas \SDRAM_controller|init_fifo_inst|queue_mem~57 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PRG_inst|altsyncram_component|auto_generated|q_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|init_fifo_inst|queue_mem~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_fifo_inst|queue_mem~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~57 .is_wysiwyg = "true";
defparam \SDRAM_controller|init_fifo_inst|queue_mem~57 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N12
cycloneive_lcell_comb \SDRAM_controller|init_fifo_inst|queue_mem~41feeder (
// Equation(s):
// \SDRAM_controller|init_fifo_inst|queue_mem~41feeder_combout  = \PRG_inst|altsyncram_component|auto_generated|q_a [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\PRG_inst|altsyncram_component|auto_generated|q_a [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|init_fifo_inst|queue_mem~41feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~41feeder .lut_mask = 16'hF0F0;
defparam \SDRAM_controller|init_fifo_inst|queue_mem~41feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N13
dffeas \SDRAM_controller|init_fifo_inst|queue_mem~41 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|init_fifo_inst|queue_mem~41feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|init_fifo_inst|queue_mem~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_fifo_inst|queue_mem~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~41 .is_wysiwyg = "true";
defparam \SDRAM_controller|init_fifo_inst|queue_mem~41 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N30
cycloneive_lcell_comb \SDRAM_controller|init_fifo_inst|queue_mem~72 (
// Equation(s):
// \SDRAM_controller|init_fifo_inst|queue_mem~72_combout  = (\SDRAM_controller|init_fifo_inst|read_addr [0] & ((\SDRAM_controller|init_fifo_inst|queue_mem~71_combout  & (\SDRAM_controller|init_fifo_inst|queue_mem~57_q )) # 
// (!\SDRAM_controller|init_fifo_inst|queue_mem~71_combout  & ((\SDRAM_controller|init_fifo_inst|queue_mem~41_q ))))) # (!\SDRAM_controller|init_fifo_inst|read_addr [0] & (\SDRAM_controller|init_fifo_inst|queue_mem~71_combout ))

	.dataa(\SDRAM_controller|init_fifo_inst|read_addr [0]),
	.datab(\SDRAM_controller|init_fifo_inst|queue_mem~71_combout ),
	.datac(\SDRAM_controller|init_fifo_inst|queue_mem~57_q ),
	.datad(\SDRAM_controller|init_fifo_inst|queue_mem~41_q ),
	.cin(gnd),
	.combout(\SDRAM_controller|init_fifo_inst|queue_mem~72_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~72 .lut_mask = 16'hE6C4;
defparam \SDRAM_controller|init_fifo_inst|queue_mem~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N2
cycloneive_lcell_comb \SDRAM_controller|data_out[1]~0 (
// Equation(s):
// \SDRAM_controller|data_out[1]~0_combout  = (\SDRAM_controller|init_fifo_inst|read_addr [2] & ((\SDRAM_controller|init_fifo_inst|queue_mem~72_combout ))) # (!\SDRAM_controller|init_fifo_inst|read_addr [2] & 
// (\SDRAM_controller|init_fifo_inst|queue_mem~70_combout ))

	.dataa(\SDRAM_controller|init_fifo_inst|read_addr [2]),
	.datab(\SDRAM_controller|init_fifo_inst|queue_mem~70_combout ),
	.datac(gnd),
	.datad(\SDRAM_controller|init_fifo_inst|queue_mem~72_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|data_out[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_out[1]~0 .lut_mask = 16'hEE44;
defparam \SDRAM_controller|data_out[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N28
cycloneive_lcell_comb \arbiter_inst|port2_to_mem[7][1]~feeder (
// Equation(s):
// \arbiter_inst|port2_to_mem[7][1]~feeder_combout  = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [57]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [57]),
	.cin(gnd),
	.combout(\arbiter_inst|port2_to_mem[7][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|port2_to_mem[7][1]~feeder .lut_mask = 16'hFF00;
defparam \arbiter_inst|port2_to_mem[7][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y10_N29
dffeas \arbiter_inst|port2_to_mem[7][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|port2_to_mem[7][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arbiter_inst|p2_req_flag~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_to_mem[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_to_mem[7][1] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_to_mem[7][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N7
dffeas \arbiter_inst|port2_to_mem[5][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [41]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|p2_req_flag~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_to_mem[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_to_mem[5][1] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_to_mem[5][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N11
dffeas \arbiter_inst|port2_to_mem[4][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [33]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|p2_req_flag~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_to_mem[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_to_mem[4][1] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_to_mem[4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N24
cycloneive_lcell_comb \arbiter_inst|port2_to_mem[6][1]~feeder (
// Equation(s):
// \arbiter_inst|port2_to_mem[6][1]~feeder_combout  = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [49]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [49]),
	.cin(gnd),
	.combout(\arbiter_inst|port2_to_mem[6][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|port2_to_mem[6][1]~feeder .lut_mask = 16'hFF00;
defparam \arbiter_inst|port2_to_mem[6][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y10_N25
dffeas \arbiter_inst|port2_to_mem[6][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|port2_to_mem[6][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arbiter_inst|p2_req_flag~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_to_mem[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_to_mem[6][1] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_to_mem[6][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N10
cycloneive_lcell_comb \arbiter_inst|Selector16~0 (
// Equation(s):
// \arbiter_inst|Selector16~0_combout  = (\arbiter_inst|burst_offset [0] & (\arbiter_inst|burst_offset [1])) # (!\arbiter_inst|burst_offset [0] & ((\arbiter_inst|burst_offset [1] & ((\arbiter_inst|port2_to_mem[6][1]~q ))) # (!\arbiter_inst|burst_offset [1] & 
// (\arbiter_inst|port2_to_mem[4][1]~q ))))

	.dataa(\arbiter_inst|burst_offset [0]),
	.datab(\arbiter_inst|burst_offset [1]),
	.datac(\arbiter_inst|port2_to_mem[4][1]~q ),
	.datad(\arbiter_inst|port2_to_mem[6][1]~q ),
	.cin(gnd),
	.combout(\arbiter_inst|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|Selector16~0 .lut_mask = 16'hDC98;
defparam \arbiter_inst|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N6
cycloneive_lcell_comb \arbiter_inst|Selector16~1 (
// Equation(s):
// \arbiter_inst|Selector16~1_combout  = (\arbiter_inst|burst_offset [0] & ((\arbiter_inst|Selector16~0_combout  & (\arbiter_inst|port2_to_mem[7][1]~q )) # (!\arbiter_inst|Selector16~0_combout  & ((\arbiter_inst|port2_to_mem[5][1]~q ))))) # 
// (!\arbiter_inst|burst_offset [0] & (((\arbiter_inst|Selector16~0_combout ))))

	.dataa(\arbiter_inst|burst_offset [0]),
	.datab(\arbiter_inst|port2_to_mem[7][1]~q ),
	.datac(\arbiter_inst|port2_to_mem[5][1]~q ),
	.datad(\arbiter_inst|Selector16~0_combout ),
	.cin(gnd),
	.combout(\arbiter_inst|Selector16~1_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|Selector16~1 .lut_mask = 16'hDDA0;
defparam \arbiter_inst|Selector16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y10_N5
dffeas \arbiter_inst|port2_to_mem[0][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [1]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|p2_req_flag~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_to_mem[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_to_mem[0][1] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_to_mem[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N10
cycloneive_lcell_comb \arbiter_inst|port2_to_mem[1][1]~feeder (
// Equation(s):
// \arbiter_inst|port2_to_mem[1][1]~feeder_combout  = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\arbiter_inst|port2_to_mem[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|port2_to_mem[1][1]~feeder .lut_mask = 16'hFF00;
defparam \arbiter_inst|port2_to_mem[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y10_N11
dffeas \arbiter_inst|port2_to_mem[1][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|port2_to_mem[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arbiter_inst|p2_req_flag~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_to_mem[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_to_mem[1][1] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_to_mem[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N4
cycloneive_lcell_comb \arbiter_inst|Selector16~2 (
// Equation(s):
// \arbiter_inst|Selector16~2_combout  = (\arbiter_inst|burst_offset [1] & (\arbiter_inst|burst_offset [0])) # (!\arbiter_inst|burst_offset [1] & ((\arbiter_inst|burst_offset [0] & ((\arbiter_inst|port2_to_mem[1][1]~q ))) # (!\arbiter_inst|burst_offset [0] & 
// (\arbiter_inst|port2_to_mem[0][1]~q ))))

	.dataa(\arbiter_inst|burst_offset [1]),
	.datab(\arbiter_inst|burst_offset [0]),
	.datac(\arbiter_inst|port2_to_mem[0][1]~q ),
	.datad(\arbiter_inst|port2_to_mem[1][1]~q ),
	.cin(gnd),
	.combout(\arbiter_inst|Selector16~2_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|Selector16~2 .lut_mask = 16'hDC98;
defparam \arbiter_inst|Selector16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y10_N23
dffeas \arbiter_inst|port2_to_mem[3][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [25]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|p2_req_flag~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_to_mem[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_to_mem[3][1] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_to_mem[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N24
cycloneive_lcell_comb \arbiter_inst|port2_to_mem[2][1]~feeder (
// Equation(s):
// \arbiter_inst|port2_to_mem[2][1]~feeder_combout  = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [17]),
	.datad(gnd),
	.cin(gnd),
	.combout(\arbiter_inst|port2_to_mem[2][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|port2_to_mem[2][1]~feeder .lut_mask = 16'hF0F0;
defparam \arbiter_inst|port2_to_mem[2][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y10_N25
dffeas \arbiter_inst|port2_to_mem[2][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|port2_to_mem[2][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arbiter_inst|p2_req_flag~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_to_mem[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_to_mem[2][1] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_to_mem[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N22
cycloneive_lcell_comb \arbiter_inst|Selector16~3 (
// Equation(s):
// \arbiter_inst|Selector16~3_combout  = (\arbiter_inst|burst_offset [1] & ((\arbiter_inst|Selector16~2_combout  & (\arbiter_inst|port2_to_mem[3][1]~q )) # (!\arbiter_inst|Selector16~2_combout  & ((\arbiter_inst|port2_to_mem[2][1]~q ))))) # 
// (!\arbiter_inst|burst_offset [1] & (\arbiter_inst|Selector16~2_combout ))

	.dataa(\arbiter_inst|burst_offset [1]),
	.datab(\arbiter_inst|Selector16~2_combout ),
	.datac(\arbiter_inst|port2_to_mem[3][1]~q ),
	.datad(\arbiter_inst|port2_to_mem[2][1]~q ),
	.cin(gnd),
	.combout(\arbiter_inst|Selector16~3_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|Selector16~3 .lut_mask = 16'hE6C4;
defparam \arbiter_inst|Selector16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N22
cycloneive_lcell_comb \arbiter_inst|Selector16~4 (
// Equation(s):
// \arbiter_inst|Selector16~4_combout  = (\arbiter_inst|state.S_PORT2_WRITE~q  & ((\arbiter_inst|burst_offset [2] & (\arbiter_inst|Selector16~1_combout )) # (!\arbiter_inst|burst_offset [2] & ((\arbiter_inst|Selector16~3_combout )))))

	.dataa(\arbiter_inst|Selector16~1_combout ),
	.datab(\arbiter_inst|state.S_PORT2_WRITE~q ),
	.datac(\arbiter_inst|burst_offset [2]),
	.datad(\arbiter_inst|Selector16~3_combout ),
	.cin(gnd),
	.combout(\arbiter_inst|Selector16~4_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|Selector16~4 .lut_mask = 16'h8C80;
defparam \arbiter_inst|Selector16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N23
dffeas \arbiter_inst|memory_p1_to_mem[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|Selector16~4_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arbiter_inst|memory_p1_to_mem[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|memory_p1_to_mem [1]),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|memory_p1_to_mem[1] .is_wysiwyg = "true";
defparam \arbiter_inst|memory_p1_to_mem[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N3
dffeas \SDRAM_controller|data_out[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|data_out[1]~0_combout ),
	.asdata(\arbiter_inst|memory_p1_to_mem [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SDRAM_controller|data_out[0]~8_combout ),
	.ena(\SDRAM_controller|data_out[2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_out[1] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y17_N0
cycloneive_ram_block \PRG_inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\SDRAM_controller|init_address [12],\SDRAM_controller|init_address [11],\SDRAM_controller|init_address [10],\SDRAM_controller|init_address [9],\SDRAM_controller|init_address [8],\SDRAM_controller|init_address [7],\SDRAM_controller|init_address [6],\SDRAM_controller|init_address [5],
\SDRAM_controller|init_address [4],\SDRAM_controller|init_address [3],\SDRAM_controller|init_address [2],\SDRAM_controller|init_address [1],\SDRAM_controller|init_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PRG_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file = "r3_rom_8_bit.mif";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "PRG_ROM:PRG_inst|altsyncram:altsyncram_component|altsyncram_vha1:auto_generated|ALTSYNCRAM";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 8192;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'h3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF05451B11414500440042C044010A0110052851104BFEAAFFAAAE82A7B0A28E28A5F28C0238AC28A38A38A1F2CC1279EC28A38A28E1F2CC1279A008C01CA02A78A8602C8EC89E38ACD88E2B36238EC89E38AF2379E280000286AFFFFFFFFF87C1C44729C02A6221A6A69AB2A86ACAA1AB2A86AC8E8E2AF10252B0A28E28E281F1B8C0E2C28A38A28B0A28E28A51F2CC02ABA1AB2A86AC28C28A38A28063A47C6E302888207A1A2AF10301F1B8C0A23AA1CAA80408040AA1421428E428041804084008041AA1461420021068E40E024E8E904104000B1F38A2A0A;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'hFFFFFBFA832307300AA9C1C33F10402B0AE2E00AC029871A6A1AC2A8AA9681CAC2B8BA29F03D09A1F03D08EB9EB9A2A3AE68A8E2B48E8A2A43451368F8E38E4FFF9CEE1C2E9CEE140AFD2402097B988AAD88A4A42A0AA95E564505023B4F8C03EC0A0A0A0A924B3BC03DF69A00128A8F038F02A8860A1F28A28A38A80A8222C0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAA4EFFFFEF387C2C2C6D88CC7666233A2288CCEAA88CCEFBCE1F62331D9988CE28E384104102A6288CCEAA88CCEFBCE0F62331D9988CE88A2333AAA2333BC3CF8298;
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N8
cycloneive_lcell_comb \SDRAM_controller|init_fifo_inst|queue_mem~18feeder (
// Equation(s):
// \SDRAM_controller|init_fifo_inst|queue_mem~18feeder_combout  = \PRG_inst|altsyncram_component|auto_generated|q_a [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\PRG_inst|altsyncram_component|auto_generated|q_a [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|init_fifo_inst|queue_mem~18feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~18feeder .lut_mask = 16'hF0F0;
defparam \SDRAM_controller|init_fifo_inst|queue_mem~18feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N9
dffeas \SDRAM_controller|init_fifo_inst|queue_mem~18 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|init_fifo_inst|queue_mem~18feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|init_fifo_inst|queue_mem~103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_fifo_inst|queue_mem~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~18 .is_wysiwyg = "true";
defparam \SDRAM_controller|init_fifo_inst|queue_mem~18 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N3
dffeas \SDRAM_controller|init_fifo_inst|queue_mem~26 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PRG_inst|altsyncram_component|auto_generated|q_a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|init_fifo_inst|queue_mem~106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_fifo_inst|queue_mem~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~26 .is_wysiwyg = "true";
defparam \SDRAM_controller|init_fifo_inst|queue_mem~26 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N13
dffeas \SDRAM_controller|init_fifo_inst|queue_mem~2 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PRG_inst|altsyncram_component|auto_generated|q_a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|init_fifo_inst|queue_mem~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_fifo_inst|queue_mem~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~2 .is_wysiwyg = "true";
defparam \SDRAM_controller|init_fifo_inst|queue_mem~2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N10
cycloneive_lcell_comb \SDRAM_controller|init_fifo_inst|queue_mem~10feeder (
// Equation(s):
// \SDRAM_controller|init_fifo_inst|queue_mem~10feeder_combout  = \PRG_inst|altsyncram_component|auto_generated|q_a [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\PRG_inst|altsyncram_component|auto_generated|q_a [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|init_fifo_inst|queue_mem~10feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~10feeder .lut_mask = 16'hF0F0;
defparam \SDRAM_controller|init_fifo_inst|queue_mem~10feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N11
dffeas \SDRAM_controller|init_fifo_inst|queue_mem~10 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|init_fifo_inst|queue_mem~10feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|init_fifo_inst|queue_mem~104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_fifo_inst|queue_mem~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~10 .is_wysiwyg = "true";
defparam \SDRAM_controller|init_fifo_inst|queue_mem~10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N12
cycloneive_lcell_comb \SDRAM_controller|init_fifo_inst|queue_mem~73 (
// Equation(s):
// \SDRAM_controller|init_fifo_inst|queue_mem~73_combout  = (\SDRAM_controller|init_fifo_inst|read_addr [1] & (\SDRAM_controller|init_fifo_inst|read_addr [0])) # (!\SDRAM_controller|init_fifo_inst|read_addr [1] & ((\SDRAM_controller|init_fifo_inst|read_addr 
// [0] & ((\SDRAM_controller|init_fifo_inst|queue_mem~10_q ))) # (!\SDRAM_controller|init_fifo_inst|read_addr [0] & (\SDRAM_controller|init_fifo_inst|queue_mem~2_q ))))

	.dataa(\SDRAM_controller|init_fifo_inst|read_addr [1]),
	.datab(\SDRAM_controller|init_fifo_inst|read_addr [0]),
	.datac(\SDRAM_controller|init_fifo_inst|queue_mem~2_q ),
	.datad(\SDRAM_controller|init_fifo_inst|queue_mem~10_q ),
	.cin(gnd),
	.combout(\SDRAM_controller|init_fifo_inst|queue_mem~73_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~73 .lut_mask = 16'hDC98;
defparam \SDRAM_controller|init_fifo_inst|queue_mem~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N2
cycloneive_lcell_comb \SDRAM_controller|init_fifo_inst|queue_mem~74 (
// Equation(s):
// \SDRAM_controller|init_fifo_inst|queue_mem~74_combout  = (\SDRAM_controller|init_fifo_inst|read_addr [1] & ((\SDRAM_controller|init_fifo_inst|queue_mem~73_combout  & ((\SDRAM_controller|init_fifo_inst|queue_mem~26_q ))) # 
// (!\SDRAM_controller|init_fifo_inst|queue_mem~73_combout  & (\SDRAM_controller|init_fifo_inst|queue_mem~18_q )))) # (!\SDRAM_controller|init_fifo_inst|read_addr [1] & (((\SDRAM_controller|init_fifo_inst|queue_mem~73_combout ))))

	.dataa(\SDRAM_controller|init_fifo_inst|read_addr [1]),
	.datab(\SDRAM_controller|init_fifo_inst|queue_mem~18_q ),
	.datac(\SDRAM_controller|init_fifo_inst|queue_mem~26_q ),
	.datad(\SDRAM_controller|init_fifo_inst|queue_mem~73_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|init_fifo_inst|queue_mem~74_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~74 .lut_mask = 16'hF588;
defparam \SDRAM_controller|init_fifo_inst|queue_mem~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N8
cycloneive_lcell_comb \SDRAM_controller|init_fifo_inst|queue_mem~50feeder (
// Equation(s):
// \SDRAM_controller|init_fifo_inst|queue_mem~50feeder_combout  = \PRG_inst|altsyncram_component|auto_generated|q_a [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\PRG_inst|altsyncram_component|auto_generated|q_a [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|init_fifo_inst|queue_mem~50feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~50feeder .lut_mask = 16'hF0F0;
defparam \SDRAM_controller|init_fifo_inst|queue_mem~50feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N9
dffeas \SDRAM_controller|init_fifo_inst|queue_mem~50 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|init_fifo_inst|queue_mem~50feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|init_fifo_inst|queue_mem~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_fifo_inst|queue_mem~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~50 .is_wysiwyg = "true";
defparam \SDRAM_controller|init_fifo_inst|queue_mem~50 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y13_N11
dffeas \SDRAM_controller|init_fifo_inst|queue_mem~34 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PRG_inst|altsyncram_component|auto_generated|q_a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|init_fifo_inst|queue_mem~101_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_fifo_inst|queue_mem~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~34 .is_wysiwyg = "true";
defparam \SDRAM_controller|init_fifo_inst|queue_mem~34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N10
cycloneive_lcell_comb \SDRAM_controller|init_fifo_inst|queue_mem~75 (
// Equation(s):
// \SDRAM_controller|init_fifo_inst|queue_mem~75_combout  = (\SDRAM_controller|init_fifo_inst|read_addr [0] & (((\SDRAM_controller|init_fifo_inst|read_addr [1])))) # (!\SDRAM_controller|init_fifo_inst|read_addr [0] & 
// ((\SDRAM_controller|init_fifo_inst|read_addr [1] & (\SDRAM_controller|init_fifo_inst|queue_mem~50_q )) # (!\SDRAM_controller|init_fifo_inst|read_addr [1] & ((\SDRAM_controller|init_fifo_inst|queue_mem~34_q )))))

	.dataa(\SDRAM_controller|init_fifo_inst|read_addr [0]),
	.datab(\SDRAM_controller|init_fifo_inst|queue_mem~50_q ),
	.datac(\SDRAM_controller|init_fifo_inst|queue_mem~34_q ),
	.datad(\SDRAM_controller|init_fifo_inst|read_addr [1]),
	.cin(gnd),
	.combout(\SDRAM_controller|init_fifo_inst|queue_mem~75_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~75 .lut_mask = 16'hEE50;
defparam \SDRAM_controller|init_fifo_inst|queue_mem~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N27
dffeas \SDRAM_controller|init_fifo_inst|queue_mem~58 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PRG_inst|altsyncram_component|auto_generated|q_a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|init_fifo_inst|queue_mem~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_fifo_inst|queue_mem~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~58 .is_wysiwyg = "true";
defparam \SDRAM_controller|init_fifo_inst|queue_mem~58 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N8
cycloneive_lcell_comb \SDRAM_controller|init_fifo_inst|queue_mem~42feeder (
// Equation(s):
// \SDRAM_controller|init_fifo_inst|queue_mem~42feeder_combout  = \PRG_inst|altsyncram_component|auto_generated|q_a [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\PRG_inst|altsyncram_component|auto_generated|q_a [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|init_fifo_inst|queue_mem~42feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~42feeder .lut_mask = 16'hF0F0;
defparam \SDRAM_controller|init_fifo_inst|queue_mem~42feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N9
dffeas \SDRAM_controller|init_fifo_inst|queue_mem~42 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|init_fifo_inst|queue_mem~42feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|init_fifo_inst|queue_mem~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_fifo_inst|queue_mem~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~42 .is_wysiwyg = "true";
defparam \SDRAM_controller|init_fifo_inst|queue_mem~42 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N26
cycloneive_lcell_comb \SDRAM_controller|init_fifo_inst|queue_mem~76 (
// Equation(s):
// \SDRAM_controller|init_fifo_inst|queue_mem~76_combout  = (\SDRAM_controller|init_fifo_inst|read_addr [0] & ((\SDRAM_controller|init_fifo_inst|queue_mem~75_combout  & (\SDRAM_controller|init_fifo_inst|queue_mem~58_q )) # 
// (!\SDRAM_controller|init_fifo_inst|queue_mem~75_combout  & ((\SDRAM_controller|init_fifo_inst|queue_mem~42_q ))))) # (!\SDRAM_controller|init_fifo_inst|read_addr [0] & (\SDRAM_controller|init_fifo_inst|queue_mem~75_combout ))

	.dataa(\SDRAM_controller|init_fifo_inst|read_addr [0]),
	.datab(\SDRAM_controller|init_fifo_inst|queue_mem~75_combout ),
	.datac(\SDRAM_controller|init_fifo_inst|queue_mem~58_q ),
	.datad(\SDRAM_controller|init_fifo_inst|queue_mem~42_q ),
	.cin(gnd),
	.combout(\SDRAM_controller|init_fifo_inst|queue_mem~76_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~76 .lut_mask = 16'hE6C4;
defparam \SDRAM_controller|init_fifo_inst|queue_mem~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N20
cycloneive_lcell_comb \SDRAM_controller|data_out[2]~1 (
// Equation(s):
// \SDRAM_controller|data_out[2]~1_combout  = (\SDRAM_controller|init_fifo_inst|read_addr [2] & ((\SDRAM_controller|init_fifo_inst|queue_mem~76_combout ))) # (!\SDRAM_controller|init_fifo_inst|read_addr [2] & 
// (\SDRAM_controller|init_fifo_inst|queue_mem~74_combout ))

	.dataa(\SDRAM_controller|init_fifo_inst|read_addr [2]),
	.datab(\SDRAM_controller|init_fifo_inst|queue_mem~74_combout ),
	.datac(gnd),
	.datad(\SDRAM_controller|init_fifo_inst|queue_mem~76_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|data_out[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_out[2]~1 .lut_mask = 16'hEE44;
defparam \SDRAM_controller|data_out[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N14
cycloneive_lcell_comb \arbiter_inst|port2_to_mem[6][2]~feeder (
// Equation(s):
// \arbiter_inst|port2_to_mem[6][2]~feeder_combout  = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [50]

	.dataa(gnd),
	.datab(gnd),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [50]),
	.datad(gnd),
	.cin(gnd),
	.combout(\arbiter_inst|port2_to_mem[6][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|port2_to_mem[6][2]~feeder .lut_mask = 16'hF0F0;
defparam \arbiter_inst|port2_to_mem[6][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N15
dffeas \arbiter_inst|port2_to_mem[6][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|port2_to_mem[6][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arbiter_inst|p2_req_flag~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_to_mem[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_to_mem[6][2] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_to_mem[6][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N9
dffeas \arbiter_inst|port2_to_mem[4][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [34]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|p2_req_flag~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_to_mem[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_to_mem[4][2] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_to_mem[4][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N8
cycloneive_lcell_comb \arbiter_inst|Selector15~0 (
// Equation(s):
// \arbiter_inst|Selector15~0_combout  = (\arbiter_inst|burst_offset [0] & (((\arbiter_inst|burst_offset [1])))) # (!\arbiter_inst|burst_offset [0] & ((\arbiter_inst|burst_offset [1] & (\arbiter_inst|port2_to_mem[6][2]~q )) # (!\arbiter_inst|burst_offset [1] 
// & ((\arbiter_inst|port2_to_mem[4][2]~q )))))

	.dataa(\arbiter_inst|burst_offset [0]),
	.datab(\arbiter_inst|port2_to_mem[6][2]~q ),
	.datac(\arbiter_inst|port2_to_mem[4][2]~q ),
	.datad(\arbiter_inst|burst_offset [1]),
	.cin(gnd),
	.combout(\arbiter_inst|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|Selector15~0 .lut_mask = 16'hEE50;
defparam \arbiter_inst|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N5
dffeas \arbiter_inst|port2_to_mem[5][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [42]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|p2_req_flag~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_to_mem[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_to_mem[5][2] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_to_mem[5][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N18
cycloneive_lcell_comb \arbiter_inst|port2_to_mem[7][2]~feeder (
// Equation(s):
// \arbiter_inst|port2_to_mem[7][2]~feeder_combout  = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [58]

	.dataa(gnd),
	.datab(gnd),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [58]),
	.datad(gnd),
	.cin(gnd),
	.combout(\arbiter_inst|port2_to_mem[7][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|port2_to_mem[7][2]~feeder .lut_mask = 16'hF0F0;
defparam \arbiter_inst|port2_to_mem[7][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N19
dffeas \arbiter_inst|port2_to_mem[7][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|port2_to_mem[7][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arbiter_inst|p2_req_flag~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_to_mem[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_to_mem[7][2] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_to_mem[7][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N4
cycloneive_lcell_comb \arbiter_inst|Selector15~1 (
// Equation(s):
// \arbiter_inst|Selector15~1_combout  = (\arbiter_inst|burst_offset [0] & ((\arbiter_inst|Selector15~0_combout  & ((\arbiter_inst|port2_to_mem[7][2]~q ))) # (!\arbiter_inst|Selector15~0_combout  & (\arbiter_inst|port2_to_mem[5][2]~q )))) # 
// (!\arbiter_inst|burst_offset [0] & (\arbiter_inst|Selector15~0_combout ))

	.dataa(\arbiter_inst|burst_offset [0]),
	.datab(\arbiter_inst|Selector15~0_combout ),
	.datac(\arbiter_inst|port2_to_mem[5][2]~q ),
	.datad(\arbiter_inst|port2_to_mem[7][2]~q ),
	.cin(gnd),
	.combout(\arbiter_inst|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|Selector15~1 .lut_mask = 16'hEC64;
defparam \arbiter_inst|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N12
cycloneive_lcell_comb \arbiter_inst|port2_to_mem[2][2]~feeder (
// Equation(s):
// \arbiter_inst|port2_to_mem[2][2]~feeder_combout  = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\arbiter_inst|port2_to_mem[2][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|port2_to_mem[2][2]~feeder .lut_mask = 16'hFF00;
defparam \arbiter_inst|port2_to_mem[2][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N13
dffeas \arbiter_inst|port2_to_mem[2][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|port2_to_mem[2][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arbiter_inst|p2_req_flag~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_to_mem[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_to_mem[2][2] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_to_mem[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N30
cycloneive_lcell_comb \arbiter_inst|port2_to_mem[1][2]~feeder (
// Equation(s):
// \arbiter_inst|port2_to_mem[1][2]~feeder_combout  = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\arbiter_inst|port2_to_mem[1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|port2_to_mem[1][2]~feeder .lut_mask = 16'hFF00;
defparam \arbiter_inst|port2_to_mem[1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N31
dffeas \arbiter_inst|port2_to_mem[1][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|port2_to_mem[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arbiter_inst|p2_req_flag~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_to_mem[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_to_mem[1][2] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_to_mem[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N1
dffeas \arbiter_inst|port2_to_mem[0][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [2]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|p2_req_flag~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_to_mem[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_to_mem[0][2] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_to_mem[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N0
cycloneive_lcell_comb \arbiter_inst|Selector15~2 (
// Equation(s):
// \arbiter_inst|Selector15~2_combout  = (\arbiter_inst|burst_offset [0] & ((\arbiter_inst|port2_to_mem[1][2]~q ) # ((\arbiter_inst|burst_offset [1])))) # (!\arbiter_inst|burst_offset [0] & (((\arbiter_inst|port2_to_mem[0][2]~q  & !\arbiter_inst|burst_offset 
// [1]))))

	.dataa(\arbiter_inst|port2_to_mem[1][2]~q ),
	.datab(\arbiter_inst|burst_offset [0]),
	.datac(\arbiter_inst|port2_to_mem[0][2]~q ),
	.datad(\arbiter_inst|burst_offset [1]),
	.cin(gnd),
	.combout(\arbiter_inst|Selector15~2_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|Selector15~2 .lut_mask = 16'hCCB8;
defparam \arbiter_inst|Selector15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N11
dffeas \arbiter_inst|port2_to_mem[3][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [26]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|p2_req_flag~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_to_mem[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_to_mem[3][2] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_to_mem[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N10
cycloneive_lcell_comb \arbiter_inst|Selector15~3 (
// Equation(s):
// \arbiter_inst|Selector15~3_combout  = (\arbiter_inst|Selector15~2_combout  & (((\arbiter_inst|port2_to_mem[3][2]~q ) # (!\arbiter_inst|burst_offset [1])))) # (!\arbiter_inst|Selector15~2_combout  & (\arbiter_inst|port2_to_mem[2][2]~q  & 
// ((\arbiter_inst|burst_offset [1]))))

	.dataa(\arbiter_inst|port2_to_mem[2][2]~q ),
	.datab(\arbiter_inst|Selector15~2_combout ),
	.datac(\arbiter_inst|port2_to_mem[3][2]~q ),
	.datad(\arbiter_inst|burst_offset [1]),
	.cin(gnd),
	.combout(\arbiter_inst|Selector15~3_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|Selector15~3 .lut_mask = 16'hE2CC;
defparam \arbiter_inst|Selector15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N2
cycloneive_lcell_comb \arbiter_inst|Selector15~4 (
// Equation(s):
// \arbiter_inst|Selector15~4_combout  = (\arbiter_inst|state.S_PORT2_WRITE~q  & ((\arbiter_inst|burst_offset [2] & (\arbiter_inst|Selector15~1_combout )) # (!\arbiter_inst|burst_offset [2] & ((\arbiter_inst|Selector15~3_combout )))))

	.dataa(\arbiter_inst|state.S_PORT2_WRITE~q ),
	.datab(\arbiter_inst|Selector15~1_combout ),
	.datac(\arbiter_inst|burst_offset [2]),
	.datad(\arbiter_inst|Selector15~3_combout ),
	.cin(gnd),
	.combout(\arbiter_inst|Selector15~4_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|Selector15~4 .lut_mask = 16'h8A80;
defparam \arbiter_inst|Selector15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N3
dffeas \arbiter_inst|memory_p1_to_mem[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|Selector15~4_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arbiter_inst|memory_p1_to_mem[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|memory_p1_to_mem [2]),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|memory_p1_to_mem[2] .is_wysiwyg = "true";
defparam \arbiter_inst|memory_p1_to_mem[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N21
dffeas \SDRAM_controller|data_out[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|data_out[2]~1_combout ),
	.asdata(\arbiter_inst|memory_p1_to_mem [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SDRAM_controller|data_out[0]~8_combout ),
	.ena(\SDRAM_controller|data_out[2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_out[2] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y16_N0
cycloneive_ram_block \PRG_inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\SDRAM_controller|init_address [12],\SDRAM_controller|init_address [11],\SDRAM_controller|init_address [10],\SDRAM_controller|init_address [9],\SDRAM_controller|init_address [8],\SDRAM_controller|init_address [7],\SDRAM_controller|init_address [6],\SDRAM_controller|init_address [5],
\SDRAM_controller|init_address [4],\SDRAM_controller|init_address [3],\SDRAM_controller|init_address [2],\SDRAM_controller|init_address [1],\SDRAM_controller|init_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PRG_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file = "r3_rom_8_bit.mif";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "PRG_ROM:PRG_inst|altsyncram:altsyncram_component|altsyncram_vha1:auto_generated|ALTSYNCRAM";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 8192;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'h3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF004109140100501100024104045804100160100448000500008E4F2A12C729729B1042CCE694F1CB5CB69B1042DCF7D4F1CB5CB6DB1042DCF7D2412CB300B2A1B00834A8043CB280442CA0010B2C042CF28410B3CA100083272FFFFFFFFFAC2F045CE12E8880138B1E2C91C0980702201C0880BD3D805BA84A52C72D72D66B12342EDC4F1CB5CB592C7297299B1002EC964220190880F04F1CB5CB522A12C48D0BB70003B4ED805BA94712342EDCB44248AB349B359CAD66D273862B358B349B358B708CAD22D66D62C233823862F81D249249020D0DA2CB028;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'hFFFFF5508400BC0BA2082F088400004120CCC00800250CACB0AC48333206072C482322A094249A8194249B8628628A2E18A28B8A08B8B8A1818014A19A8A28D9FF920012C09200142241C1800100102891416F87E288909026040402B40D9ED3605848585880008350364A28001A288D6A0D6200042C19A28A28A2AAA0033740FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF14028FFFFEEA474246427BBFE7BBBBAA403BBFFDDDDD999DBA91DEEFF9EEEEEA9A2874F3CF3C3103BBFFDDDDD999DBA91DEEFF9EEEEEA900EEFFF77776667434D9299;
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N4
cycloneive_lcell_comb \SDRAM_controller|init_fifo_inst|queue_mem~19feeder (
// Equation(s):
// \SDRAM_controller|init_fifo_inst|queue_mem~19feeder_combout  = \PRG_inst|altsyncram_component|auto_generated|q_a [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\PRG_inst|altsyncram_component|auto_generated|q_a [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|init_fifo_inst|queue_mem~19feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~19feeder .lut_mask = 16'hF0F0;
defparam \SDRAM_controller|init_fifo_inst|queue_mem~19feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N5
dffeas \SDRAM_controller|init_fifo_inst|queue_mem~19 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|init_fifo_inst|queue_mem~19feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|init_fifo_inst|queue_mem~103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_fifo_inst|queue_mem~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~19 .is_wysiwyg = "true";
defparam \SDRAM_controller|init_fifo_inst|queue_mem~19 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N7
dffeas \SDRAM_controller|init_fifo_inst|queue_mem~27 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PRG_inst|altsyncram_component|auto_generated|q_a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|init_fifo_inst|queue_mem~106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_fifo_inst|queue_mem~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~27 .is_wysiwyg = "true";
defparam \SDRAM_controller|init_fifo_inst|queue_mem~27 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N1
dffeas \SDRAM_controller|init_fifo_inst|queue_mem~11 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PRG_inst|altsyncram_component|auto_generated|q_a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|init_fifo_inst|queue_mem~104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_fifo_inst|queue_mem~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~11 .is_wysiwyg = "true";
defparam \SDRAM_controller|init_fifo_inst|queue_mem~11 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N7
dffeas \SDRAM_controller|init_fifo_inst|queue_mem~3 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PRG_inst|altsyncram_component|auto_generated|q_a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|init_fifo_inst|queue_mem~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_fifo_inst|queue_mem~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~3 .is_wysiwyg = "true";
defparam \SDRAM_controller|init_fifo_inst|queue_mem~3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N6
cycloneive_lcell_comb \SDRAM_controller|init_fifo_inst|queue_mem~77 (
// Equation(s):
// \SDRAM_controller|init_fifo_inst|queue_mem~77_combout  = (\SDRAM_controller|init_fifo_inst|read_addr [0] & ((\SDRAM_controller|init_fifo_inst|queue_mem~11_q ) # ((\SDRAM_controller|init_fifo_inst|read_addr [1])))) # 
// (!\SDRAM_controller|init_fifo_inst|read_addr [0] & (((\SDRAM_controller|init_fifo_inst|queue_mem~3_q  & !\SDRAM_controller|init_fifo_inst|read_addr [1]))))

	.dataa(\SDRAM_controller|init_fifo_inst|read_addr [0]),
	.datab(\SDRAM_controller|init_fifo_inst|queue_mem~11_q ),
	.datac(\SDRAM_controller|init_fifo_inst|queue_mem~3_q ),
	.datad(\SDRAM_controller|init_fifo_inst|read_addr [1]),
	.cin(gnd),
	.combout(\SDRAM_controller|init_fifo_inst|queue_mem~77_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~77 .lut_mask = 16'hAAD8;
defparam \SDRAM_controller|init_fifo_inst|queue_mem~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N6
cycloneive_lcell_comb \SDRAM_controller|init_fifo_inst|queue_mem~78 (
// Equation(s):
// \SDRAM_controller|init_fifo_inst|queue_mem~78_combout  = (\SDRAM_controller|init_fifo_inst|read_addr [1] & ((\SDRAM_controller|init_fifo_inst|queue_mem~77_combout  & ((\SDRAM_controller|init_fifo_inst|queue_mem~27_q ))) # 
// (!\SDRAM_controller|init_fifo_inst|queue_mem~77_combout  & (\SDRAM_controller|init_fifo_inst|queue_mem~19_q )))) # (!\SDRAM_controller|init_fifo_inst|read_addr [1] & (((\SDRAM_controller|init_fifo_inst|queue_mem~77_combout ))))

	.dataa(\SDRAM_controller|init_fifo_inst|read_addr [1]),
	.datab(\SDRAM_controller|init_fifo_inst|queue_mem~19_q ),
	.datac(\SDRAM_controller|init_fifo_inst|queue_mem~27_q ),
	.datad(\SDRAM_controller|init_fifo_inst|queue_mem~77_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|init_fifo_inst|queue_mem~78_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~78 .lut_mask = 16'hF588;
defparam \SDRAM_controller|init_fifo_inst|queue_mem~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N4
cycloneive_lcell_comb \SDRAM_controller|init_fifo_inst|queue_mem~43feeder (
// Equation(s):
// \SDRAM_controller|init_fifo_inst|queue_mem~43feeder_combout  = \PRG_inst|altsyncram_component|auto_generated|q_a [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\PRG_inst|altsyncram_component|auto_generated|q_a [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|init_fifo_inst|queue_mem~43feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~43feeder .lut_mask = 16'hF0F0;
defparam \SDRAM_controller|init_fifo_inst|queue_mem~43feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N5
dffeas \SDRAM_controller|init_fifo_inst|queue_mem~43 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|init_fifo_inst|queue_mem~43feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|init_fifo_inst|queue_mem~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_fifo_inst|queue_mem~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~43 .is_wysiwyg = "true";
defparam \SDRAM_controller|init_fifo_inst|queue_mem~43 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N7
dffeas \SDRAM_controller|init_fifo_inst|queue_mem~59 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PRG_inst|altsyncram_component|auto_generated|q_a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|init_fifo_inst|queue_mem~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_fifo_inst|queue_mem~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~59 .is_wysiwyg = "true";
defparam \SDRAM_controller|init_fifo_inst|queue_mem~59 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y13_N5
dffeas \SDRAM_controller|init_fifo_inst|queue_mem~51 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PRG_inst|altsyncram_component|auto_generated|q_a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|init_fifo_inst|queue_mem~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_fifo_inst|queue_mem~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~51 .is_wysiwyg = "true";
defparam \SDRAM_controller|init_fifo_inst|queue_mem~51 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y13_N31
dffeas \SDRAM_controller|init_fifo_inst|queue_mem~35 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PRG_inst|altsyncram_component|auto_generated|q_a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|init_fifo_inst|queue_mem~101_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_fifo_inst|queue_mem~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~35 .is_wysiwyg = "true";
defparam \SDRAM_controller|init_fifo_inst|queue_mem~35 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N30
cycloneive_lcell_comb \SDRAM_controller|init_fifo_inst|queue_mem~79 (
// Equation(s):
// \SDRAM_controller|init_fifo_inst|queue_mem~79_combout  = (\SDRAM_controller|init_fifo_inst|read_addr [0] & (((\SDRAM_controller|init_fifo_inst|read_addr [1])))) # (!\SDRAM_controller|init_fifo_inst|read_addr [0] & 
// ((\SDRAM_controller|init_fifo_inst|read_addr [1] & (\SDRAM_controller|init_fifo_inst|queue_mem~51_q )) # (!\SDRAM_controller|init_fifo_inst|read_addr [1] & ((\SDRAM_controller|init_fifo_inst|queue_mem~35_q )))))

	.dataa(\SDRAM_controller|init_fifo_inst|read_addr [0]),
	.datab(\SDRAM_controller|init_fifo_inst|queue_mem~51_q ),
	.datac(\SDRAM_controller|init_fifo_inst|queue_mem~35_q ),
	.datad(\SDRAM_controller|init_fifo_inst|read_addr [1]),
	.cin(gnd),
	.combout(\SDRAM_controller|init_fifo_inst|queue_mem~79_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~79 .lut_mask = 16'hEE50;
defparam \SDRAM_controller|init_fifo_inst|queue_mem~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N6
cycloneive_lcell_comb \SDRAM_controller|init_fifo_inst|queue_mem~80 (
// Equation(s):
// \SDRAM_controller|init_fifo_inst|queue_mem~80_combout  = (\SDRAM_controller|init_fifo_inst|read_addr [0] & ((\SDRAM_controller|init_fifo_inst|queue_mem~79_combout  & ((\SDRAM_controller|init_fifo_inst|queue_mem~59_q ))) # 
// (!\SDRAM_controller|init_fifo_inst|queue_mem~79_combout  & (\SDRAM_controller|init_fifo_inst|queue_mem~43_q )))) # (!\SDRAM_controller|init_fifo_inst|read_addr [0] & (((\SDRAM_controller|init_fifo_inst|queue_mem~79_combout ))))

	.dataa(\SDRAM_controller|init_fifo_inst|read_addr [0]),
	.datab(\SDRAM_controller|init_fifo_inst|queue_mem~43_q ),
	.datac(\SDRAM_controller|init_fifo_inst|queue_mem~59_q ),
	.datad(\SDRAM_controller|init_fifo_inst|queue_mem~79_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|init_fifo_inst|queue_mem~80_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~80 .lut_mask = 16'hF588;
defparam \SDRAM_controller|init_fifo_inst|queue_mem~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N12
cycloneive_lcell_comb \SDRAM_controller|data_out[3]~2 (
// Equation(s):
// \SDRAM_controller|data_out[3]~2_combout  = (\SDRAM_controller|init_fifo_inst|read_addr [2] & ((\SDRAM_controller|init_fifo_inst|queue_mem~80_combout ))) # (!\SDRAM_controller|init_fifo_inst|read_addr [2] & 
// (\SDRAM_controller|init_fifo_inst|queue_mem~78_combout ))

	.dataa(\SDRAM_controller|init_fifo_inst|queue_mem~78_combout ),
	.datab(\SDRAM_controller|init_fifo_inst|queue_mem~80_combout ),
	.datac(gnd),
	.datad(\SDRAM_controller|init_fifo_inst|read_addr [2]),
	.cin(gnd),
	.combout(\SDRAM_controller|data_out[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_out[3]~2 .lut_mask = 16'hCCAA;
defparam \SDRAM_controller|data_out[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N14
cycloneive_lcell_comb \arbiter_inst|port2_to_mem[7][3]~feeder (
// Equation(s):
// \arbiter_inst|port2_to_mem[7][3]~feeder_combout  = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [59]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [59]),
	.cin(gnd),
	.combout(\arbiter_inst|port2_to_mem[7][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|port2_to_mem[7][3]~feeder .lut_mask = 16'hFF00;
defparam \arbiter_inst|port2_to_mem[7][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N15
dffeas \arbiter_inst|port2_to_mem[7][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|port2_to_mem[7][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arbiter_inst|p2_req_flag~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_to_mem[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_to_mem[7][3] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_to_mem[7][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y9_N9
dffeas \arbiter_inst|port2_to_mem[5][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [43]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|p2_req_flag~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_to_mem[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_to_mem[5][3] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_to_mem[5][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y9_N13
dffeas \arbiter_inst|port2_to_mem[4][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [35]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|p2_req_flag~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_to_mem[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_to_mem[4][3] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_to_mem[4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N10
cycloneive_lcell_comb \arbiter_inst|port2_to_mem[6][3]~feeder (
// Equation(s):
// \arbiter_inst|port2_to_mem[6][3]~feeder_combout  = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [51]

	.dataa(gnd),
	.datab(gnd),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [51]),
	.datad(gnd),
	.cin(gnd),
	.combout(\arbiter_inst|port2_to_mem[6][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|port2_to_mem[6][3]~feeder .lut_mask = 16'hF0F0;
defparam \arbiter_inst|port2_to_mem[6][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N11
dffeas \arbiter_inst|port2_to_mem[6][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|port2_to_mem[6][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arbiter_inst|p2_req_flag~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_to_mem[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_to_mem[6][3] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_to_mem[6][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N12
cycloneive_lcell_comb \arbiter_inst|Selector14~0 (
// Equation(s):
// \arbiter_inst|Selector14~0_combout  = (\arbiter_inst|burst_offset [0] & (\arbiter_inst|burst_offset [1])) # (!\arbiter_inst|burst_offset [0] & ((\arbiter_inst|burst_offset [1] & ((\arbiter_inst|port2_to_mem[6][3]~q ))) # (!\arbiter_inst|burst_offset [1] & 
// (\arbiter_inst|port2_to_mem[4][3]~q ))))

	.dataa(\arbiter_inst|burst_offset [0]),
	.datab(\arbiter_inst|burst_offset [1]),
	.datac(\arbiter_inst|port2_to_mem[4][3]~q ),
	.datad(\arbiter_inst|port2_to_mem[6][3]~q ),
	.cin(gnd),
	.combout(\arbiter_inst|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|Selector14~0 .lut_mask = 16'hDC98;
defparam \arbiter_inst|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N8
cycloneive_lcell_comb \arbiter_inst|Selector14~1 (
// Equation(s):
// \arbiter_inst|Selector14~1_combout  = (\arbiter_inst|burst_offset [0] & ((\arbiter_inst|Selector14~0_combout  & (\arbiter_inst|port2_to_mem[7][3]~q )) # (!\arbiter_inst|Selector14~0_combout  & ((\arbiter_inst|port2_to_mem[5][3]~q ))))) # 
// (!\arbiter_inst|burst_offset [0] & (((\arbiter_inst|Selector14~0_combout ))))

	.dataa(\arbiter_inst|burst_offset [0]),
	.datab(\arbiter_inst|port2_to_mem[7][3]~q ),
	.datac(\arbiter_inst|port2_to_mem[5][3]~q ),
	.datad(\arbiter_inst|Selector14~0_combout ),
	.cin(gnd),
	.combout(\arbiter_inst|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|Selector14~1 .lut_mask = 16'hDDA0;
defparam \arbiter_inst|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N26
cycloneive_lcell_comb \arbiter_inst|port2_to_mem[1][3]~feeder (
// Equation(s):
// \arbiter_inst|port2_to_mem[1][3]~feeder_combout  = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\arbiter_inst|port2_to_mem[1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|port2_to_mem[1][3]~feeder .lut_mask = 16'hFF00;
defparam \arbiter_inst|port2_to_mem[1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N27
dffeas \arbiter_inst|port2_to_mem[1][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|port2_to_mem[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arbiter_inst|p2_req_flag~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_to_mem[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_to_mem[1][3] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_to_mem[1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y9_N29
dffeas \arbiter_inst|port2_to_mem[0][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [3]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|p2_req_flag~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_to_mem[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_to_mem[0][3] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_to_mem[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N28
cycloneive_lcell_comb \arbiter_inst|Selector14~2 (
// Equation(s):
// \arbiter_inst|Selector14~2_combout  = (\arbiter_inst|burst_offset [1] & (((\arbiter_inst|burst_offset [0])))) # (!\arbiter_inst|burst_offset [1] & ((\arbiter_inst|burst_offset [0] & (\arbiter_inst|port2_to_mem[1][3]~q )) # (!\arbiter_inst|burst_offset [0] 
// & ((\arbiter_inst|port2_to_mem[0][3]~q )))))

	.dataa(\arbiter_inst|port2_to_mem[1][3]~q ),
	.datab(\arbiter_inst|burst_offset [1]),
	.datac(\arbiter_inst|port2_to_mem[0][3]~q ),
	.datad(\arbiter_inst|burst_offset [0]),
	.cin(gnd),
	.combout(\arbiter_inst|Selector14~2_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|Selector14~2 .lut_mask = 16'hEE30;
defparam \arbiter_inst|Selector14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N23
dffeas \arbiter_inst|port2_to_mem[3][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [27]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|p2_req_flag~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_to_mem[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_to_mem[3][3] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_to_mem[3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N24
cycloneive_lcell_comb \arbiter_inst|port2_to_mem[2][3]~feeder (
// Equation(s):
// \arbiter_inst|port2_to_mem[2][3]~feeder_combout  = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\arbiter_inst|port2_to_mem[2][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|port2_to_mem[2][3]~feeder .lut_mask = 16'hFF00;
defparam \arbiter_inst|port2_to_mem[2][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N25
dffeas \arbiter_inst|port2_to_mem[2][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|port2_to_mem[2][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arbiter_inst|p2_req_flag~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_to_mem[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_to_mem[2][3] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_to_mem[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N22
cycloneive_lcell_comb \arbiter_inst|Selector14~3 (
// Equation(s):
// \arbiter_inst|Selector14~3_combout  = (\arbiter_inst|burst_offset [1] & ((\arbiter_inst|Selector14~2_combout  & (\arbiter_inst|port2_to_mem[3][3]~q )) # (!\arbiter_inst|Selector14~2_combout  & ((\arbiter_inst|port2_to_mem[2][3]~q ))))) # 
// (!\arbiter_inst|burst_offset [1] & (\arbiter_inst|Selector14~2_combout ))

	.dataa(\arbiter_inst|burst_offset [1]),
	.datab(\arbiter_inst|Selector14~2_combout ),
	.datac(\arbiter_inst|port2_to_mem[3][3]~q ),
	.datad(\arbiter_inst|port2_to_mem[2][3]~q ),
	.cin(gnd),
	.combout(\arbiter_inst|Selector14~3_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|Selector14~3 .lut_mask = 16'hE6C4;
defparam \arbiter_inst|Selector14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N30
cycloneive_lcell_comb \arbiter_inst|Selector14~4 (
// Equation(s):
// \arbiter_inst|Selector14~4_combout  = (\arbiter_inst|state.S_PORT2_WRITE~q  & ((\arbiter_inst|burst_offset [2] & (\arbiter_inst|Selector14~1_combout )) # (!\arbiter_inst|burst_offset [2] & ((\arbiter_inst|Selector14~3_combout )))))

	.dataa(\arbiter_inst|Selector14~1_combout ),
	.datab(\arbiter_inst|Selector14~3_combout ),
	.datac(\arbiter_inst|burst_offset [2]),
	.datad(\arbiter_inst|state.S_PORT2_WRITE~q ),
	.cin(gnd),
	.combout(\arbiter_inst|Selector14~4_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|Selector14~4 .lut_mask = 16'hAC00;
defparam \arbiter_inst|Selector14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N31
dffeas \arbiter_inst|memory_p1_to_mem[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|Selector14~4_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arbiter_inst|memory_p1_to_mem[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|memory_p1_to_mem [3]),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|memory_p1_to_mem[3] .is_wysiwyg = "true";
defparam \arbiter_inst|memory_p1_to_mem[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N13
dffeas \SDRAM_controller|data_out[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|data_out[3]~2_combout ),
	.asdata(\arbiter_inst|memory_p1_to_mem [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SDRAM_controller|data_out[0]~8_combout ),
	.ena(\SDRAM_controller|data_out[2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_out[3] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y19_N0
cycloneive_ram_block \PRG_inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\SDRAM_controller|init_address [12],\SDRAM_controller|init_address [11],\SDRAM_controller|init_address [10],\SDRAM_controller|init_address [9],\SDRAM_controller|init_address [8],\SDRAM_controller|init_address [7],\SDRAM_controller|init_address [6],\SDRAM_controller|init_address [5],
\SDRAM_controller|init_address [4],\SDRAM_controller|init_address [3],\SDRAM_controller|init_address [2],\SDRAM_controller|init_address [1],\SDRAM_controller|init_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PRG_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file = "r3_rom_8_bit.mif";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "PRG_ROM:PRG_inst|altsyncram:altsyncram_component|altsyncram_vha1:auto_generated|ALTSYNCRAM";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 8192;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'h3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF110001000044044045144110400104411440000011000555550C0949421461461810001587108519519618100005965085195196581000059654510081509494942084254421865444319501086144218651108619540081654FFFFFFFFF20000050D5021504025949650110854442151108543535005101084214654654681214025508519519502146146188100025144215110854D40851951956094604850095504394E5005100041214025594420503701335150C04D056504335133503341334150D44D00D04D05654654025554820820481419659525;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'hFFFFF51504100000854000080010410520181AA16A80B0A184A148060498A0214806049652151254561401556556594555965159511515941101059652596525FF100010001000100001010001000000110507579685000000451000508524214051515151104005521608610018611561556144412555965965960000099940FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF04025FFFFC08545155516662248888885015511111111110021519988922222219655461861814015511111111110021D199889222222140554444444444408610400;
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N16
cycloneive_lcell_comb \SDRAM_controller|init_fifo_inst|queue_mem~12feeder (
// Equation(s):
// \SDRAM_controller|init_fifo_inst|queue_mem~12feeder_combout  = \PRG_inst|altsyncram_component|auto_generated|q_a [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\PRG_inst|altsyncram_component|auto_generated|q_a [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|init_fifo_inst|queue_mem~12feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~12feeder .lut_mask = 16'hF0F0;
defparam \SDRAM_controller|init_fifo_inst|queue_mem~12feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N17
dffeas \SDRAM_controller|init_fifo_inst|queue_mem~12 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|init_fifo_inst|queue_mem~12feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|init_fifo_inst|queue_mem~104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_fifo_inst|queue_mem~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~12 .is_wysiwyg = "true";
defparam \SDRAM_controller|init_fifo_inst|queue_mem~12 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N27
dffeas \SDRAM_controller|init_fifo_inst|queue_mem~4 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PRG_inst|altsyncram_component|auto_generated|q_a [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|init_fifo_inst|queue_mem~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_fifo_inst|queue_mem~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~4 .is_wysiwyg = "true";
defparam \SDRAM_controller|init_fifo_inst|queue_mem~4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N26
cycloneive_lcell_comb \SDRAM_controller|init_fifo_inst|queue_mem~81 (
// Equation(s):
// \SDRAM_controller|init_fifo_inst|queue_mem~81_combout  = (\SDRAM_controller|init_fifo_inst|read_addr [0] & ((\SDRAM_controller|init_fifo_inst|queue_mem~12_q ) # ((\SDRAM_controller|init_fifo_inst|read_addr [1])))) # 
// (!\SDRAM_controller|init_fifo_inst|read_addr [0] & (((\SDRAM_controller|init_fifo_inst|queue_mem~4_q  & !\SDRAM_controller|init_fifo_inst|read_addr [1]))))

	.dataa(\SDRAM_controller|init_fifo_inst|read_addr [0]),
	.datab(\SDRAM_controller|init_fifo_inst|queue_mem~12_q ),
	.datac(\SDRAM_controller|init_fifo_inst|queue_mem~4_q ),
	.datad(\SDRAM_controller|init_fifo_inst|read_addr [1]),
	.cin(gnd),
	.combout(\SDRAM_controller|init_fifo_inst|queue_mem~81_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~81 .lut_mask = 16'hAAD8;
defparam \SDRAM_controller|init_fifo_inst|queue_mem~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N0
cycloneive_lcell_comb \SDRAM_controller|init_fifo_inst|queue_mem~20feeder (
// Equation(s):
// \SDRAM_controller|init_fifo_inst|queue_mem~20feeder_combout  = \PRG_inst|altsyncram_component|auto_generated|q_a [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\PRG_inst|altsyncram_component|auto_generated|q_a [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|init_fifo_inst|queue_mem~20feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~20feeder .lut_mask = 16'hF0F0;
defparam \SDRAM_controller|init_fifo_inst|queue_mem~20feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N1
dffeas \SDRAM_controller|init_fifo_inst|queue_mem~20 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|init_fifo_inst|queue_mem~20feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|init_fifo_inst|queue_mem~103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_fifo_inst|queue_mem~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~20 .is_wysiwyg = "true";
defparam \SDRAM_controller|init_fifo_inst|queue_mem~20 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N27
dffeas \SDRAM_controller|init_fifo_inst|queue_mem~28 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PRG_inst|altsyncram_component|auto_generated|q_a [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|init_fifo_inst|queue_mem~106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_fifo_inst|queue_mem~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~28 .is_wysiwyg = "true";
defparam \SDRAM_controller|init_fifo_inst|queue_mem~28 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N26
cycloneive_lcell_comb \SDRAM_controller|init_fifo_inst|queue_mem~82 (
// Equation(s):
// \SDRAM_controller|init_fifo_inst|queue_mem~82_combout  = (\SDRAM_controller|init_fifo_inst|queue_mem~81_combout  & (((\SDRAM_controller|init_fifo_inst|queue_mem~28_q ) # (!\SDRAM_controller|init_fifo_inst|read_addr [1])))) # 
// (!\SDRAM_controller|init_fifo_inst|queue_mem~81_combout  & (\SDRAM_controller|init_fifo_inst|queue_mem~20_q  & ((\SDRAM_controller|init_fifo_inst|read_addr [1]))))

	.dataa(\SDRAM_controller|init_fifo_inst|queue_mem~81_combout ),
	.datab(\SDRAM_controller|init_fifo_inst|queue_mem~20_q ),
	.datac(\SDRAM_controller|init_fifo_inst|queue_mem~28_q ),
	.datad(\SDRAM_controller|init_fifo_inst|read_addr [1]),
	.cin(gnd),
	.combout(\SDRAM_controller|init_fifo_inst|queue_mem~82_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~82 .lut_mask = 16'hE4AA;
defparam \SDRAM_controller|init_fifo_inst|queue_mem~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N0
cycloneive_lcell_comb \SDRAM_controller|init_fifo_inst|queue_mem~44feeder (
// Equation(s):
// \SDRAM_controller|init_fifo_inst|queue_mem~44feeder_combout  = \PRG_inst|altsyncram_component|auto_generated|q_a [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\PRG_inst|altsyncram_component|auto_generated|q_a [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|init_fifo_inst|queue_mem~44feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~44feeder .lut_mask = 16'hF0F0;
defparam \SDRAM_controller|init_fifo_inst|queue_mem~44feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N1
dffeas \SDRAM_controller|init_fifo_inst|queue_mem~44 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|init_fifo_inst|queue_mem~44feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|init_fifo_inst|queue_mem~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_fifo_inst|queue_mem~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~44 .is_wysiwyg = "true";
defparam \SDRAM_controller|init_fifo_inst|queue_mem~44 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N19
dffeas \SDRAM_controller|init_fifo_inst|queue_mem~60 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PRG_inst|altsyncram_component|auto_generated|q_a [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|init_fifo_inst|queue_mem~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_fifo_inst|queue_mem~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~60 .is_wysiwyg = "true";
defparam \SDRAM_controller|init_fifo_inst|queue_mem~60 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y13_N27
dffeas \SDRAM_controller|init_fifo_inst|queue_mem~36 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PRG_inst|altsyncram_component|auto_generated|q_a [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|init_fifo_inst|queue_mem~101_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_fifo_inst|queue_mem~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~36 .is_wysiwyg = "true";
defparam \SDRAM_controller|init_fifo_inst|queue_mem~36 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N0
cycloneive_lcell_comb \SDRAM_controller|init_fifo_inst|queue_mem~52feeder (
// Equation(s):
// \SDRAM_controller|init_fifo_inst|queue_mem~52feeder_combout  = \PRG_inst|altsyncram_component|auto_generated|q_a [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\PRG_inst|altsyncram_component|auto_generated|q_a [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|init_fifo_inst|queue_mem~52feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~52feeder .lut_mask = 16'hF0F0;
defparam \SDRAM_controller|init_fifo_inst|queue_mem~52feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N1
dffeas \SDRAM_controller|init_fifo_inst|queue_mem~52 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|init_fifo_inst|queue_mem~52feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|init_fifo_inst|queue_mem~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_fifo_inst|queue_mem~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~52 .is_wysiwyg = "true";
defparam \SDRAM_controller|init_fifo_inst|queue_mem~52 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N26
cycloneive_lcell_comb \SDRAM_controller|init_fifo_inst|queue_mem~83 (
// Equation(s):
// \SDRAM_controller|init_fifo_inst|queue_mem~83_combout  = (\SDRAM_controller|init_fifo_inst|read_addr [0] & (\SDRAM_controller|init_fifo_inst|read_addr [1])) # (!\SDRAM_controller|init_fifo_inst|read_addr [0] & ((\SDRAM_controller|init_fifo_inst|read_addr 
// [1] & ((\SDRAM_controller|init_fifo_inst|queue_mem~52_q ))) # (!\SDRAM_controller|init_fifo_inst|read_addr [1] & (\SDRAM_controller|init_fifo_inst|queue_mem~36_q ))))

	.dataa(\SDRAM_controller|init_fifo_inst|read_addr [0]),
	.datab(\SDRAM_controller|init_fifo_inst|read_addr [1]),
	.datac(\SDRAM_controller|init_fifo_inst|queue_mem~36_q ),
	.datad(\SDRAM_controller|init_fifo_inst|queue_mem~52_q ),
	.cin(gnd),
	.combout(\SDRAM_controller|init_fifo_inst|queue_mem~83_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~83 .lut_mask = 16'hDC98;
defparam \SDRAM_controller|init_fifo_inst|queue_mem~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N18
cycloneive_lcell_comb \SDRAM_controller|init_fifo_inst|queue_mem~84 (
// Equation(s):
// \SDRAM_controller|init_fifo_inst|queue_mem~84_combout  = (\SDRAM_controller|init_fifo_inst|read_addr [0] & ((\SDRAM_controller|init_fifo_inst|queue_mem~83_combout  & ((\SDRAM_controller|init_fifo_inst|queue_mem~60_q ))) # 
// (!\SDRAM_controller|init_fifo_inst|queue_mem~83_combout  & (\SDRAM_controller|init_fifo_inst|queue_mem~44_q )))) # (!\SDRAM_controller|init_fifo_inst|read_addr [0] & (((\SDRAM_controller|init_fifo_inst|queue_mem~83_combout ))))

	.dataa(\SDRAM_controller|init_fifo_inst|read_addr [0]),
	.datab(\SDRAM_controller|init_fifo_inst|queue_mem~44_q ),
	.datac(\SDRAM_controller|init_fifo_inst|queue_mem~60_q ),
	.datad(\SDRAM_controller|init_fifo_inst|queue_mem~83_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|init_fifo_inst|queue_mem~84_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~84 .lut_mask = 16'hF588;
defparam \SDRAM_controller|init_fifo_inst|queue_mem~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N18
cycloneive_lcell_comb \SDRAM_controller|data_out[4]~3 (
// Equation(s):
// \SDRAM_controller|data_out[4]~3_combout  = (\SDRAM_controller|init_fifo_inst|read_addr [2] & ((\SDRAM_controller|init_fifo_inst|queue_mem~84_combout ))) # (!\SDRAM_controller|init_fifo_inst|read_addr [2] & 
// (\SDRAM_controller|init_fifo_inst|queue_mem~82_combout ))

	.dataa(\SDRAM_controller|init_fifo_inst|queue_mem~82_combout ),
	.datab(\SDRAM_controller|init_fifo_inst|queue_mem~84_combout ),
	.datac(gnd),
	.datad(\SDRAM_controller|init_fifo_inst|read_addr [2]),
	.cin(gnd),
	.combout(\SDRAM_controller|data_out[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_out[4]~3 .lut_mask = 16'hCCAA;
defparam \SDRAM_controller|data_out[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N21
dffeas \arbiter_inst|port2_to_mem[0][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [4]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|p2_req_flag~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_to_mem[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_to_mem[0][4] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_to_mem[0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y12_N11
dffeas \arbiter_inst|port2_to_mem[1][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [12]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|p2_req_flag~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_to_mem[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_to_mem[1][4] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_to_mem[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N20
cycloneive_lcell_comb \arbiter_inst|Selector13~2 (
// Equation(s):
// \arbiter_inst|Selector13~2_combout  = (\arbiter_inst|burst_offset [0] & ((\arbiter_inst|burst_offset [1]) # ((\arbiter_inst|port2_to_mem[1][4]~q )))) # (!\arbiter_inst|burst_offset [0] & (!\arbiter_inst|burst_offset [1] & 
// (\arbiter_inst|port2_to_mem[0][4]~q )))

	.dataa(\arbiter_inst|burst_offset [0]),
	.datab(\arbiter_inst|burst_offset [1]),
	.datac(\arbiter_inst|port2_to_mem[0][4]~q ),
	.datad(\arbiter_inst|port2_to_mem[1][4]~q ),
	.cin(gnd),
	.combout(\arbiter_inst|Selector13~2_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|Selector13~2 .lut_mask = 16'hBA98;
defparam \arbiter_inst|Selector13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N7
dffeas \arbiter_inst|port2_to_mem[3][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [28]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|p2_req_flag~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_to_mem[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_to_mem[3][4] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_to_mem[3][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y12_N25
dffeas \arbiter_inst|port2_to_mem[2][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [20]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|p2_req_flag~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_to_mem[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_to_mem[2][4] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_to_mem[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N6
cycloneive_lcell_comb \arbiter_inst|Selector13~3 (
// Equation(s):
// \arbiter_inst|Selector13~3_combout  = (\arbiter_inst|burst_offset [1] & ((\arbiter_inst|Selector13~2_combout  & (\arbiter_inst|port2_to_mem[3][4]~q )) # (!\arbiter_inst|Selector13~2_combout  & ((\arbiter_inst|port2_to_mem[2][4]~q ))))) # 
// (!\arbiter_inst|burst_offset [1] & (\arbiter_inst|Selector13~2_combout ))

	.dataa(\arbiter_inst|burst_offset [1]),
	.datab(\arbiter_inst|Selector13~2_combout ),
	.datac(\arbiter_inst|port2_to_mem[3][4]~q ),
	.datad(\arbiter_inst|port2_to_mem[2][4]~q ),
	.cin(gnd),
	.combout(\arbiter_inst|Selector13~3_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|Selector13~3 .lut_mask = 16'hE6C4;
defparam \arbiter_inst|Selector13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N29
dffeas \arbiter_inst|port2_to_mem[4][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [36]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|p2_req_flag~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_to_mem[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_to_mem[4][4] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_to_mem[4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N10
cycloneive_lcell_comb \arbiter_inst|port2_to_mem[6][4]~feeder (
// Equation(s):
// \arbiter_inst|port2_to_mem[6][4]~feeder_combout  = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [52]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [52]),
	.cin(gnd),
	.combout(\arbiter_inst|port2_to_mem[6][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|port2_to_mem[6][4]~feeder .lut_mask = 16'hFF00;
defparam \arbiter_inst|port2_to_mem[6][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N11
dffeas \arbiter_inst|port2_to_mem[6][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|port2_to_mem[6][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arbiter_inst|p2_req_flag~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_to_mem[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_to_mem[6][4] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_to_mem[6][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N28
cycloneive_lcell_comb \arbiter_inst|Selector13~0 (
// Equation(s):
// \arbiter_inst|Selector13~0_combout  = (\arbiter_inst|burst_offset [0] & (\arbiter_inst|burst_offset [1])) # (!\arbiter_inst|burst_offset [0] & ((\arbiter_inst|burst_offset [1] & ((\arbiter_inst|port2_to_mem[6][4]~q ))) # (!\arbiter_inst|burst_offset [1] & 
// (\arbiter_inst|port2_to_mem[4][4]~q ))))

	.dataa(\arbiter_inst|burst_offset [0]),
	.datab(\arbiter_inst|burst_offset [1]),
	.datac(\arbiter_inst|port2_to_mem[4][4]~q ),
	.datad(\arbiter_inst|port2_to_mem[6][4]~q ),
	.cin(gnd),
	.combout(\arbiter_inst|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|Selector13~0 .lut_mask = 16'hDC98;
defparam \arbiter_inst|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N1
dffeas \arbiter_inst|port2_to_mem[5][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [44]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|p2_req_flag~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_to_mem[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_to_mem[5][4] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_to_mem[5][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N14
cycloneive_lcell_comb \arbiter_inst|port2_to_mem[7][4]~feeder (
// Equation(s):
// \arbiter_inst|port2_to_mem[7][4]~feeder_combout  = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [60]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [60]),
	.cin(gnd),
	.combout(\arbiter_inst|port2_to_mem[7][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|port2_to_mem[7][4]~feeder .lut_mask = 16'hFF00;
defparam \arbiter_inst|port2_to_mem[7][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N15
dffeas \arbiter_inst|port2_to_mem[7][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|port2_to_mem[7][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arbiter_inst|p2_req_flag~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_to_mem[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_to_mem[7][4] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_to_mem[7][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N0
cycloneive_lcell_comb \arbiter_inst|Selector13~1 (
// Equation(s):
// \arbiter_inst|Selector13~1_combout  = (\arbiter_inst|burst_offset [0] & ((\arbiter_inst|Selector13~0_combout  & ((\arbiter_inst|port2_to_mem[7][4]~q ))) # (!\arbiter_inst|Selector13~0_combout  & (\arbiter_inst|port2_to_mem[5][4]~q )))) # 
// (!\arbiter_inst|burst_offset [0] & (\arbiter_inst|Selector13~0_combout ))

	.dataa(\arbiter_inst|burst_offset [0]),
	.datab(\arbiter_inst|Selector13~0_combout ),
	.datac(\arbiter_inst|port2_to_mem[5][4]~q ),
	.datad(\arbiter_inst|port2_to_mem[7][4]~q ),
	.cin(gnd),
	.combout(\arbiter_inst|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|Selector13~1 .lut_mask = 16'hEC64;
defparam \arbiter_inst|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N8
cycloneive_lcell_comb \arbiter_inst|Selector13~4 (
// Equation(s):
// \arbiter_inst|Selector13~4_combout  = (\arbiter_inst|state.S_PORT2_WRITE~q  & ((\arbiter_inst|burst_offset [2] & ((\arbiter_inst|Selector13~1_combout ))) # (!\arbiter_inst|burst_offset [2] & (\arbiter_inst|Selector13~3_combout ))))

	.dataa(\arbiter_inst|Selector13~3_combout ),
	.datab(\arbiter_inst|burst_offset [2]),
	.datac(\arbiter_inst|Selector13~1_combout ),
	.datad(\arbiter_inst|state.S_PORT2_WRITE~q ),
	.cin(gnd),
	.combout(\arbiter_inst|Selector13~4_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|Selector13~4 .lut_mask = 16'hE200;
defparam \arbiter_inst|Selector13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N9
dffeas \arbiter_inst|memory_p1_to_mem[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|Selector13~4_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arbiter_inst|memory_p1_to_mem[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|memory_p1_to_mem [4]),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|memory_p1_to_mem[4] .is_wysiwyg = "true";
defparam \arbiter_inst|memory_p1_to_mem[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N19
dffeas \SDRAM_controller|data_out[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|data_out[4]~3_combout ),
	.asdata(\arbiter_inst|memory_p1_to_mem [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SDRAM_controller|data_out[0]~8_combout ),
	.ena(\SDRAM_controller|data_out[2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_out[4] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y14_N0
cycloneive_ram_block \PRG_inst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\SDRAM_controller|init_address [12],\SDRAM_controller|init_address [11],\SDRAM_controller|init_address [10],\SDRAM_controller|init_address [9],\SDRAM_controller|init_address [8],\SDRAM_controller|init_address [7],\SDRAM_controller|init_address [6],\SDRAM_controller|init_address [5],
\SDRAM_controller|init_address [4],\SDRAM_controller|init_address [3],\SDRAM_controller|init_address [2],\SDRAM_controller|init_address [1],\SDRAM_controller|init_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PRG_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file = "r3_rom_8_bit.mif";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "PRG_ROM:PRG_inst|altsyncram:altsyncram_component|altsyncram_vha1:auto_generated|ALTSYNCRAM";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 8192;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'hBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001008000410010010024500100914004024004008000555558E806060104504502008811458041041045020088104180410410410200881041E398800600607C4D89481C801041CC80107220041C801041F2004104A4A08446FFFFFFFFF80880A408588512600106041A01801C0604701801CA1210051020160104104114020048811804104104A010450452020088151604705801C84804104104E206C0801220471C284A10051020020048811072201AA078A4281A1A20A041A6A079A079A079A0791A1A61A61A61A441A41E6C181B6DB6D0885150410701;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'hFFFFFBE9B2322022144A8802201870960410155955674001C651850506525801810406045F1798115B1798104104106041041810798181079E9EB80458104195FFA8885888A8885C0295828889A2200AB9C3251547C1880202AA80021A4586916801110111A8A22169140041A29041852045206C830115041041040000011140FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAB01FFFFE014541414144446511111172044444444444508050511119444444504106DB6DB40720444444444445080515111194444445C811111111111142145BAAA;
// synopsys translate_on

// Location: FF_X25_Y13_N15
dffeas \SDRAM_controller|init_fifo_inst|queue_mem~37 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PRG_inst|altsyncram_component|auto_generated|q_a [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|init_fifo_inst|queue_mem~101_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_fifo_inst|queue_mem~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~37 .is_wysiwyg = "true";
defparam \SDRAM_controller|init_fifo_inst|queue_mem~37 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N12
cycloneive_lcell_comb \SDRAM_controller|init_fifo_inst|queue_mem~53feeder (
// Equation(s):
// \SDRAM_controller|init_fifo_inst|queue_mem~53feeder_combout  = \PRG_inst|altsyncram_component|auto_generated|q_a [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\PRG_inst|altsyncram_component|auto_generated|q_a [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|init_fifo_inst|queue_mem~53feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~53feeder .lut_mask = 16'hF0F0;
defparam \SDRAM_controller|init_fifo_inst|queue_mem~53feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N13
dffeas \SDRAM_controller|init_fifo_inst|queue_mem~53 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|init_fifo_inst|queue_mem~53feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|init_fifo_inst|queue_mem~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_fifo_inst|queue_mem~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~53 .is_wysiwyg = "true";
defparam \SDRAM_controller|init_fifo_inst|queue_mem~53 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N14
cycloneive_lcell_comb \SDRAM_controller|init_fifo_inst|queue_mem~87 (
// Equation(s):
// \SDRAM_controller|init_fifo_inst|queue_mem~87_combout  = (\SDRAM_controller|init_fifo_inst|read_addr [0] & (\SDRAM_controller|init_fifo_inst|read_addr [1])) # (!\SDRAM_controller|init_fifo_inst|read_addr [0] & ((\SDRAM_controller|init_fifo_inst|read_addr 
// [1] & ((\SDRAM_controller|init_fifo_inst|queue_mem~53_q ))) # (!\SDRAM_controller|init_fifo_inst|read_addr [1] & (\SDRAM_controller|init_fifo_inst|queue_mem~37_q ))))

	.dataa(\SDRAM_controller|init_fifo_inst|read_addr [0]),
	.datab(\SDRAM_controller|init_fifo_inst|read_addr [1]),
	.datac(\SDRAM_controller|init_fifo_inst|queue_mem~37_q ),
	.datad(\SDRAM_controller|init_fifo_inst|queue_mem~53_q ),
	.cin(gnd),
	.combout(\SDRAM_controller|init_fifo_inst|queue_mem~87_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~87 .lut_mask = 16'hDC98;
defparam \SDRAM_controller|init_fifo_inst|queue_mem~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N20
cycloneive_lcell_comb \SDRAM_controller|init_fifo_inst|queue_mem~45feeder (
// Equation(s):
// \SDRAM_controller|init_fifo_inst|queue_mem~45feeder_combout  = \PRG_inst|altsyncram_component|auto_generated|q_a [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\PRG_inst|altsyncram_component|auto_generated|q_a [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|init_fifo_inst|queue_mem~45feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~45feeder .lut_mask = 16'hF0F0;
defparam \SDRAM_controller|init_fifo_inst|queue_mem~45feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N21
dffeas \SDRAM_controller|init_fifo_inst|queue_mem~45 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|init_fifo_inst|queue_mem~45feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|init_fifo_inst|queue_mem~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_fifo_inst|queue_mem~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~45 .is_wysiwyg = "true";
defparam \SDRAM_controller|init_fifo_inst|queue_mem~45 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N23
dffeas \SDRAM_controller|init_fifo_inst|queue_mem~61 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PRG_inst|altsyncram_component|auto_generated|q_a [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|init_fifo_inst|queue_mem~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_fifo_inst|queue_mem~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~61 .is_wysiwyg = "true";
defparam \SDRAM_controller|init_fifo_inst|queue_mem~61 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N22
cycloneive_lcell_comb \SDRAM_controller|init_fifo_inst|queue_mem~88 (
// Equation(s):
// \SDRAM_controller|init_fifo_inst|queue_mem~88_combout  = (\SDRAM_controller|init_fifo_inst|queue_mem~87_combout  & (((\SDRAM_controller|init_fifo_inst|queue_mem~61_q ) # (!\SDRAM_controller|init_fifo_inst|read_addr [0])))) # 
// (!\SDRAM_controller|init_fifo_inst|queue_mem~87_combout  & (\SDRAM_controller|init_fifo_inst|queue_mem~45_q  & ((\SDRAM_controller|init_fifo_inst|read_addr [0]))))

	.dataa(\SDRAM_controller|init_fifo_inst|queue_mem~87_combout ),
	.datab(\SDRAM_controller|init_fifo_inst|queue_mem~45_q ),
	.datac(\SDRAM_controller|init_fifo_inst|queue_mem~61_q ),
	.datad(\SDRAM_controller|init_fifo_inst|read_addr [0]),
	.cin(gnd),
	.combout(\SDRAM_controller|init_fifo_inst|queue_mem~88_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~88 .lut_mask = 16'hE4AA;
defparam \SDRAM_controller|init_fifo_inst|queue_mem~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N28
cycloneive_lcell_comb \SDRAM_controller|init_fifo_inst|queue_mem~13feeder (
// Equation(s):
// \SDRAM_controller|init_fifo_inst|queue_mem~13feeder_combout  = \PRG_inst|altsyncram_component|auto_generated|q_a [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\PRG_inst|altsyncram_component|auto_generated|q_a [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|init_fifo_inst|queue_mem~13feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~13feeder .lut_mask = 16'hF0F0;
defparam \SDRAM_controller|init_fifo_inst|queue_mem~13feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N29
dffeas \SDRAM_controller|init_fifo_inst|queue_mem~13 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|init_fifo_inst|queue_mem~13feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|init_fifo_inst|queue_mem~104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_fifo_inst|queue_mem~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~13 .is_wysiwyg = "true";
defparam \SDRAM_controller|init_fifo_inst|queue_mem~13 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N23
dffeas \SDRAM_controller|init_fifo_inst|queue_mem~5 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PRG_inst|altsyncram_component|auto_generated|q_a [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|init_fifo_inst|queue_mem~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_fifo_inst|queue_mem~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~5 .is_wysiwyg = "true";
defparam \SDRAM_controller|init_fifo_inst|queue_mem~5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N22
cycloneive_lcell_comb \SDRAM_controller|init_fifo_inst|queue_mem~85 (
// Equation(s):
// \SDRAM_controller|init_fifo_inst|queue_mem~85_combout  = (\SDRAM_controller|init_fifo_inst|read_addr [0] & ((\SDRAM_controller|init_fifo_inst|queue_mem~13_q ) # ((\SDRAM_controller|init_fifo_inst|read_addr [1])))) # 
// (!\SDRAM_controller|init_fifo_inst|read_addr [0] & (((\SDRAM_controller|init_fifo_inst|queue_mem~5_q  & !\SDRAM_controller|init_fifo_inst|read_addr [1]))))

	.dataa(\SDRAM_controller|init_fifo_inst|read_addr [0]),
	.datab(\SDRAM_controller|init_fifo_inst|queue_mem~13_q ),
	.datac(\SDRAM_controller|init_fifo_inst|queue_mem~5_q ),
	.datad(\SDRAM_controller|init_fifo_inst|read_addr [1]),
	.cin(gnd),
	.combout(\SDRAM_controller|init_fifo_inst|queue_mem~85_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~85 .lut_mask = 16'hAAD8;
defparam \SDRAM_controller|init_fifo_inst|queue_mem~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N31
dffeas \SDRAM_controller|init_fifo_inst|queue_mem~29 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PRG_inst|altsyncram_component|auto_generated|q_a [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|init_fifo_inst|queue_mem~106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_fifo_inst|queue_mem~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~29 .is_wysiwyg = "true";
defparam \SDRAM_controller|init_fifo_inst|queue_mem~29 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N20
cycloneive_lcell_comb \SDRAM_controller|init_fifo_inst|queue_mem~21feeder (
// Equation(s):
// \SDRAM_controller|init_fifo_inst|queue_mem~21feeder_combout  = \PRG_inst|altsyncram_component|auto_generated|q_a [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\PRG_inst|altsyncram_component|auto_generated|q_a [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|init_fifo_inst|queue_mem~21feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~21feeder .lut_mask = 16'hF0F0;
defparam \SDRAM_controller|init_fifo_inst|queue_mem~21feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N21
dffeas \SDRAM_controller|init_fifo_inst|queue_mem~21 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|init_fifo_inst|queue_mem~21feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|init_fifo_inst|queue_mem~103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_fifo_inst|queue_mem~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~21 .is_wysiwyg = "true";
defparam \SDRAM_controller|init_fifo_inst|queue_mem~21 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N30
cycloneive_lcell_comb \SDRAM_controller|init_fifo_inst|queue_mem~86 (
// Equation(s):
// \SDRAM_controller|init_fifo_inst|queue_mem~86_combout  = (\SDRAM_controller|init_fifo_inst|read_addr [1] & ((\SDRAM_controller|init_fifo_inst|queue_mem~85_combout  & (\SDRAM_controller|init_fifo_inst|queue_mem~29_q )) # 
// (!\SDRAM_controller|init_fifo_inst|queue_mem~85_combout  & ((\SDRAM_controller|init_fifo_inst|queue_mem~21_q ))))) # (!\SDRAM_controller|init_fifo_inst|read_addr [1] & (\SDRAM_controller|init_fifo_inst|queue_mem~85_combout ))

	.dataa(\SDRAM_controller|init_fifo_inst|read_addr [1]),
	.datab(\SDRAM_controller|init_fifo_inst|queue_mem~85_combout ),
	.datac(\SDRAM_controller|init_fifo_inst|queue_mem~29_q ),
	.datad(\SDRAM_controller|init_fifo_inst|queue_mem~21_q ),
	.cin(gnd),
	.combout(\SDRAM_controller|init_fifo_inst|queue_mem~86_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~86 .lut_mask = 16'hE6C4;
defparam \SDRAM_controller|init_fifo_inst|queue_mem~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N28
cycloneive_lcell_comb \SDRAM_controller|data_out[5]~4 (
// Equation(s):
// \SDRAM_controller|data_out[5]~4_combout  = (\SDRAM_controller|init_fifo_inst|read_addr [2] & (\SDRAM_controller|init_fifo_inst|queue_mem~88_combout )) # (!\SDRAM_controller|init_fifo_inst|read_addr [2] & 
// ((\SDRAM_controller|init_fifo_inst|queue_mem~86_combout )))

	.dataa(\SDRAM_controller|init_fifo_inst|queue_mem~88_combout ),
	.datab(\SDRAM_controller|init_fifo_inst|queue_mem~86_combout ),
	.datac(gnd),
	.datad(\SDRAM_controller|init_fifo_inst|read_addr [2]),
	.cin(gnd),
	.combout(\SDRAM_controller|data_out[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_out[5]~4 .lut_mask = 16'hAACC;
defparam \SDRAM_controller|data_out[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N30
cycloneive_lcell_comb \arbiter_inst|port2_to_mem[7][5]~feeder (
// Equation(s):
// \arbiter_inst|port2_to_mem[7][5]~feeder_combout  = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [61]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [61]),
	.cin(gnd),
	.combout(\arbiter_inst|port2_to_mem[7][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|port2_to_mem[7][5]~feeder .lut_mask = 16'hFF00;
defparam \arbiter_inst|port2_to_mem[7][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N31
dffeas \arbiter_inst|port2_to_mem[7][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|port2_to_mem[7][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arbiter_inst|p2_req_flag~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_to_mem[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_to_mem[7][5] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_to_mem[7][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y9_N17
dffeas \arbiter_inst|port2_to_mem[5][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [45]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|p2_req_flag~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_to_mem[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_to_mem[5][5] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_to_mem[5][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y9_N13
dffeas \arbiter_inst|port2_to_mem[4][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [37]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|p2_req_flag~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_to_mem[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_to_mem[4][5] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_to_mem[4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N2
cycloneive_lcell_comb \arbiter_inst|port2_to_mem[6][5]~feeder (
// Equation(s):
// \arbiter_inst|port2_to_mem[6][5]~feeder_combout  = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [53]

	.dataa(gnd),
	.datab(gnd),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [53]),
	.datad(gnd),
	.cin(gnd),
	.combout(\arbiter_inst|port2_to_mem[6][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|port2_to_mem[6][5]~feeder .lut_mask = 16'hF0F0;
defparam \arbiter_inst|port2_to_mem[6][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N3
dffeas \arbiter_inst|port2_to_mem[6][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|port2_to_mem[6][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arbiter_inst|p2_req_flag~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_to_mem[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_to_mem[6][5] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_to_mem[6][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N12
cycloneive_lcell_comb \arbiter_inst|Selector12~0 (
// Equation(s):
// \arbiter_inst|Selector12~0_combout  = (\arbiter_inst|burst_offset [0] & (\arbiter_inst|burst_offset [1])) # (!\arbiter_inst|burst_offset [0] & ((\arbiter_inst|burst_offset [1] & ((\arbiter_inst|port2_to_mem[6][5]~q ))) # (!\arbiter_inst|burst_offset [1] & 
// (\arbiter_inst|port2_to_mem[4][5]~q ))))

	.dataa(\arbiter_inst|burst_offset [0]),
	.datab(\arbiter_inst|burst_offset [1]),
	.datac(\arbiter_inst|port2_to_mem[4][5]~q ),
	.datad(\arbiter_inst|port2_to_mem[6][5]~q ),
	.cin(gnd),
	.combout(\arbiter_inst|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|Selector12~0 .lut_mask = 16'hDC98;
defparam \arbiter_inst|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N16
cycloneive_lcell_comb \arbiter_inst|Selector12~1 (
// Equation(s):
// \arbiter_inst|Selector12~1_combout  = (\arbiter_inst|burst_offset [0] & ((\arbiter_inst|Selector12~0_combout  & (\arbiter_inst|port2_to_mem[7][5]~q )) # (!\arbiter_inst|Selector12~0_combout  & ((\arbiter_inst|port2_to_mem[5][5]~q ))))) # 
// (!\arbiter_inst|burst_offset [0] & (((\arbiter_inst|Selector12~0_combout ))))

	.dataa(\arbiter_inst|port2_to_mem[7][5]~q ),
	.datab(\arbiter_inst|burst_offset [0]),
	.datac(\arbiter_inst|port2_to_mem[5][5]~q ),
	.datad(\arbiter_inst|Selector12~0_combout ),
	.cin(gnd),
	.combout(\arbiter_inst|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|Selector12~1 .lut_mask = 16'hBBC0;
defparam \arbiter_inst|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N9
dffeas \arbiter_inst|port2_to_mem[2][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [21]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|p2_req_flag~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_to_mem[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_to_mem[2][5] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_to_mem[2][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y12_N23
dffeas \arbiter_inst|port2_to_mem[3][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [29]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|p2_req_flag~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_to_mem[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_to_mem[3][5] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_to_mem[3][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y12_N13
dffeas \arbiter_inst|port2_to_mem[0][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [5]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|p2_req_flag~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_to_mem[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_to_mem[0][5] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_to_mem[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N2
cycloneive_lcell_comb \arbiter_inst|port2_to_mem[1][5]~feeder (
// Equation(s):
// \arbiter_inst|port2_to_mem[1][5]~feeder_combout  = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\arbiter_inst|port2_to_mem[1][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|port2_to_mem[1][5]~feeder .lut_mask = 16'hFF00;
defparam \arbiter_inst|port2_to_mem[1][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N3
dffeas \arbiter_inst|port2_to_mem[1][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|port2_to_mem[1][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arbiter_inst|p2_req_flag~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_to_mem[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_to_mem[1][5] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_to_mem[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N12
cycloneive_lcell_comb \arbiter_inst|Selector12~2 (
// Equation(s):
// \arbiter_inst|Selector12~2_combout  = (\arbiter_inst|burst_offset [0] & ((\arbiter_inst|burst_offset [1]) # ((\arbiter_inst|port2_to_mem[1][5]~q )))) # (!\arbiter_inst|burst_offset [0] & (!\arbiter_inst|burst_offset [1] & 
// (\arbiter_inst|port2_to_mem[0][5]~q )))

	.dataa(\arbiter_inst|burst_offset [0]),
	.datab(\arbiter_inst|burst_offset [1]),
	.datac(\arbiter_inst|port2_to_mem[0][5]~q ),
	.datad(\arbiter_inst|port2_to_mem[1][5]~q ),
	.cin(gnd),
	.combout(\arbiter_inst|Selector12~2_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|Selector12~2 .lut_mask = 16'hBA98;
defparam \arbiter_inst|Selector12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N22
cycloneive_lcell_comb \arbiter_inst|Selector12~3 (
// Equation(s):
// \arbiter_inst|Selector12~3_combout  = (\arbiter_inst|burst_offset [1] & ((\arbiter_inst|Selector12~2_combout  & ((\arbiter_inst|port2_to_mem[3][5]~q ))) # (!\arbiter_inst|Selector12~2_combout  & (\arbiter_inst|port2_to_mem[2][5]~q )))) # 
// (!\arbiter_inst|burst_offset [1] & (((\arbiter_inst|Selector12~2_combout ))))

	.dataa(\arbiter_inst|burst_offset [1]),
	.datab(\arbiter_inst|port2_to_mem[2][5]~q ),
	.datac(\arbiter_inst|port2_to_mem[3][5]~q ),
	.datad(\arbiter_inst|Selector12~2_combout ),
	.cin(gnd),
	.combout(\arbiter_inst|Selector12~3_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|Selector12~3 .lut_mask = 16'hF588;
defparam \arbiter_inst|Selector12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N14
cycloneive_lcell_comb \arbiter_inst|Selector12~4 (
// Equation(s):
// \arbiter_inst|Selector12~4_combout  = (\arbiter_inst|state.S_PORT2_WRITE~q  & ((\arbiter_inst|burst_offset [2] & (\arbiter_inst|Selector12~1_combout )) # (!\arbiter_inst|burst_offset [2] & ((\arbiter_inst|Selector12~3_combout )))))

	.dataa(\arbiter_inst|Selector12~1_combout ),
	.datab(\arbiter_inst|state.S_PORT2_WRITE~q ),
	.datac(\arbiter_inst|burst_offset [2]),
	.datad(\arbiter_inst|Selector12~3_combout ),
	.cin(gnd),
	.combout(\arbiter_inst|Selector12~4_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|Selector12~4 .lut_mask = 16'h8C80;
defparam \arbiter_inst|Selector12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N15
dffeas \arbiter_inst|memory_p1_to_mem[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|Selector12~4_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arbiter_inst|memory_p1_to_mem[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|memory_p1_to_mem [5]),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|memory_p1_to_mem[5] .is_wysiwyg = "true";
defparam \arbiter_inst|memory_p1_to_mem[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N29
dffeas \SDRAM_controller|data_out[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|data_out[5]~4_combout ),
	.asdata(\arbiter_inst|memory_p1_to_mem [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SDRAM_controller|data_out[0]~8_combout ),
	.ena(\SDRAM_controller|data_out[2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_out[5] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y18_N0
cycloneive_ram_block \PRG_inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\SDRAM_controller|init_address [12],\SDRAM_controller|init_address [11],\SDRAM_controller|init_address [10],\SDRAM_controller|init_address [9],\SDRAM_controller|init_address [8],\SDRAM_controller|init_address [7],\SDRAM_controller|init_address [6],\SDRAM_controller|init_address [5],
\SDRAM_controller|init_address [4],\SDRAM_controller|init_address [3],\SDRAM_controller|init_address [2],\SDRAM_controller|init_address [1],\SDRAM_controller|init_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PRG_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file = "r3_rom_8_bit.mif";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "PRG_ROM:PRG_inst|altsyncram:altsyncram_component|altsyncram_vha1:auto_generated|ALTSYNCRAM";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 8192;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'hBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFEFF1BFFBEFFEFFEFFC2AFFEFF0ABFFBFC2FFBFF0FFFAAAAA0C23CACAB2CF2CF81AB02FBEF2ACB3CB3EF81AB02FBEF2ACB3CB3EF81AB02FBEF6DB0283CABCADBE6A3E2B26ABAEF226ABBC99AAEB26ABAEF89AAEBBC2E02BCFCFFFFFFFFF200024C03F00BF09AAF3FBCF08B62B22D8AC8B63B20F0F2AFBAA03CAB2CF2CF3E018BF00FF2ACB3CB3C0AB2CF2CF801A300FF3D8AC8F63B23E2ACB3CB3C68AF4062FC03FDB6C3C0F2AFBAB5018BF00FF3C18AB02ACB2ACBF0B2CB2FCF2C2ADB2ADB2ADB2ADBF0B6CB6CB6CB6FCF6CF6C0F8F882082A02F2FAEFBCAB;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'hFFFFFEA9109800802FE10020008E24ED8AB2BAA06A80800BAC0B66ADAC98B00B62ACACBEF6BDB2F3F6BDA0F3CF3CFBC3CF3EF0FBCB0F0FBCB8BFE83CF2FBEF0FFF1000B0001000B6A86B01A02BC01AA1032A81B12EAB02A0A88000A8322F0C8BC63B3B3B3B104003D8BC02CB0AB2CB0F02CF0AE228AF3FBEBAEBACAAAAABBBEAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBEA0BFFFFC03CBCBCBCBCCCCCF333333C88CCCCCCCCCCCF000F3F33333CCCCCCFAEB3E61861ABC88CCCCCCCCCCCF000FBF33333CCCCCCF22333333333333C2BEF2C22;
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N24
cycloneive_lcell_comb \SDRAM_controller|init_fifo_inst|queue_mem~14feeder (
// Equation(s):
// \SDRAM_controller|init_fifo_inst|queue_mem~14feeder_combout  = \PRG_inst|altsyncram_component|auto_generated|q_a [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\PRG_inst|altsyncram_component|auto_generated|q_a [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|init_fifo_inst|queue_mem~14feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~14feeder .lut_mask = 16'hF0F0;
defparam \SDRAM_controller|init_fifo_inst|queue_mem~14feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N25
dffeas \SDRAM_controller|init_fifo_inst|queue_mem~14 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|init_fifo_inst|queue_mem~14feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|init_fifo_inst|queue_mem~104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_fifo_inst|queue_mem~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~14 .is_wysiwyg = "true";
defparam \SDRAM_controller|init_fifo_inst|queue_mem~14 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N19
dffeas \SDRAM_controller|init_fifo_inst|queue_mem~6 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PRG_inst|altsyncram_component|auto_generated|q_a [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|init_fifo_inst|queue_mem~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_fifo_inst|queue_mem~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~6 .is_wysiwyg = "true";
defparam \SDRAM_controller|init_fifo_inst|queue_mem~6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N18
cycloneive_lcell_comb \SDRAM_controller|init_fifo_inst|queue_mem~89 (
// Equation(s):
// \SDRAM_controller|init_fifo_inst|queue_mem~89_combout  = (\SDRAM_controller|init_fifo_inst|read_addr [0] & ((\SDRAM_controller|init_fifo_inst|queue_mem~14_q ) # ((\SDRAM_controller|init_fifo_inst|read_addr [1])))) # 
// (!\SDRAM_controller|init_fifo_inst|read_addr [0] & (((\SDRAM_controller|init_fifo_inst|queue_mem~6_q  & !\SDRAM_controller|init_fifo_inst|read_addr [1]))))

	.dataa(\SDRAM_controller|init_fifo_inst|read_addr [0]),
	.datab(\SDRAM_controller|init_fifo_inst|queue_mem~14_q ),
	.datac(\SDRAM_controller|init_fifo_inst|queue_mem~6_q ),
	.datad(\SDRAM_controller|init_fifo_inst|read_addr [1]),
	.cin(gnd),
	.combout(\SDRAM_controller|init_fifo_inst|queue_mem~89_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~89 .lut_mask = 16'hAAD8;
defparam \SDRAM_controller|init_fifo_inst|queue_mem~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N11
dffeas \SDRAM_controller|init_fifo_inst|queue_mem~30 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PRG_inst|altsyncram_component|auto_generated|q_a [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|init_fifo_inst|queue_mem~106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_fifo_inst|queue_mem~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~30 .is_wysiwyg = "true";
defparam \SDRAM_controller|init_fifo_inst|queue_mem~30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N16
cycloneive_lcell_comb \SDRAM_controller|init_fifo_inst|queue_mem~22feeder (
// Equation(s):
// \SDRAM_controller|init_fifo_inst|queue_mem~22feeder_combout  = \PRG_inst|altsyncram_component|auto_generated|q_a [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\PRG_inst|altsyncram_component|auto_generated|q_a [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|init_fifo_inst|queue_mem~22feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~22feeder .lut_mask = 16'hF0F0;
defparam \SDRAM_controller|init_fifo_inst|queue_mem~22feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N17
dffeas \SDRAM_controller|init_fifo_inst|queue_mem~22 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|init_fifo_inst|queue_mem~22feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|init_fifo_inst|queue_mem~103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_fifo_inst|queue_mem~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~22 .is_wysiwyg = "true";
defparam \SDRAM_controller|init_fifo_inst|queue_mem~22 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N10
cycloneive_lcell_comb \SDRAM_controller|init_fifo_inst|queue_mem~90 (
// Equation(s):
// \SDRAM_controller|init_fifo_inst|queue_mem~90_combout  = (\SDRAM_controller|init_fifo_inst|read_addr [1] & ((\SDRAM_controller|init_fifo_inst|queue_mem~89_combout  & (\SDRAM_controller|init_fifo_inst|queue_mem~30_q )) # 
// (!\SDRAM_controller|init_fifo_inst|queue_mem~89_combout  & ((\SDRAM_controller|init_fifo_inst|queue_mem~22_q ))))) # (!\SDRAM_controller|init_fifo_inst|read_addr [1] & (\SDRAM_controller|init_fifo_inst|queue_mem~89_combout ))

	.dataa(\SDRAM_controller|init_fifo_inst|read_addr [1]),
	.datab(\SDRAM_controller|init_fifo_inst|queue_mem~89_combout ),
	.datac(\SDRAM_controller|init_fifo_inst|queue_mem~30_q ),
	.datad(\SDRAM_controller|init_fifo_inst|queue_mem~22_q ),
	.cin(gnd),
	.combout(\SDRAM_controller|init_fifo_inst|queue_mem~90_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~90 .lut_mask = 16'hE6C4;
defparam \SDRAM_controller|init_fifo_inst|queue_mem~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N16
cycloneive_lcell_comb \SDRAM_controller|init_fifo_inst|queue_mem~46feeder (
// Equation(s):
// \SDRAM_controller|init_fifo_inst|queue_mem~46feeder_combout  = \PRG_inst|altsyncram_component|auto_generated|q_a [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\PRG_inst|altsyncram_component|auto_generated|q_a [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|init_fifo_inst|queue_mem~46feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~46feeder .lut_mask = 16'hF0F0;
defparam \SDRAM_controller|init_fifo_inst|queue_mem~46feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N17
dffeas \SDRAM_controller|init_fifo_inst|queue_mem~46 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|init_fifo_inst|queue_mem~46feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|init_fifo_inst|queue_mem~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_fifo_inst|queue_mem~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~46 .is_wysiwyg = "true";
defparam \SDRAM_controller|init_fifo_inst|queue_mem~46 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N11
dffeas \SDRAM_controller|init_fifo_inst|queue_mem~62 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PRG_inst|altsyncram_component|auto_generated|q_a [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|init_fifo_inst|queue_mem~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_fifo_inst|queue_mem~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~62 .is_wysiwyg = "true";
defparam \SDRAM_controller|init_fifo_inst|queue_mem~62 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y13_N3
dffeas \SDRAM_controller|init_fifo_inst|queue_mem~38 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PRG_inst|altsyncram_component|auto_generated|q_a [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|init_fifo_inst|queue_mem~101_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_fifo_inst|queue_mem~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~38 .is_wysiwyg = "true";
defparam \SDRAM_controller|init_fifo_inst|queue_mem~38 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N16
cycloneive_lcell_comb \SDRAM_controller|init_fifo_inst|queue_mem~54feeder (
// Equation(s):
// \SDRAM_controller|init_fifo_inst|queue_mem~54feeder_combout  = \PRG_inst|altsyncram_component|auto_generated|q_a [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\PRG_inst|altsyncram_component|auto_generated|q_a [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|init_fifo_inst|queue_mem~54feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~54feeder .lut_mask = 16'hF0F0;
defparam \SDRAM_controller|init_fifo_inst|queue_mem~54feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N17
dffeas \SDRAM_controller|init_fifo_inst|queue_mem~54 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|init_fifo_inst|queue_mem~54feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|init_fifo_inst|queue_mem~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_fifo_inst|queue_mem~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~54 .is_wysiwyg = "true";
defparam \SDRAM_controller|init_fifo_inst|queue_mem~54 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N2
cycloneive_lcell_comb \SDRAM_controller|init_fifo_inst|queue_mem~91 (
// Equation(s):
// \SDRAM_controller|init_fifo_inst|queue_mem~91_combout  = (\SDRAM_controller|init_fifo_inst|read_addr [0] & (\SDRAM_controller|init_fifo_inst|read_addr [1])) # (!\SDRAM_controller|init_fifo_inst|read_addr [0] & ((\SDRAM_controller|init_fifo_inst|read_addr 
// [1] & ((\SDRAM_controller|init_fifo_inst|queue_mem~54_q ))) # (!\SDRAM_controller|init_fifo_inst|read_addr [1] & (\SDRAM_controller|init_fifo_inst|queue_mem~38_q ))))

	.dataa(\SDRAM_controller|init_fifo_inst|read_addr [0]),
	.datab(\SDRAM_controller|init_fifo_inst|read_addr [1]),
	.datac(\SDRAM_controller|init_fifo_inst|queue_mem~38_q ),
	.datad(\SDRAM_controller|init_fifo_inst|queue_mem~54_q ),
	.cin(gnd),
	.combout(\SDRAM_controller|init_fifo_inst|queue_mem~91_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~91 .lut_mask = 16'hDC98;
defparam \SDRAM_controller|init_fifo_inst|queue_mem~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N10
cycloneive_lcell_comb \SDRAM_controller|init_fifo_inst|queue_mem~92 (
// Equation(s):
// \SDRAM_controller|init_fifo_inst|queue_mem~92_combout  = (\SDRAM_controller|init_fifo_inst|read_addr [0] & ((\SDRAM_controller|init_fifo_inst|queue_mem~91_combout  & ((\SDRAM_controller|init_fifo_inst|queue_mem~62_q ))) # 
// (!\SDRAM_controller|init_fifo_inst|queue_mem~91_combout  & (\SDRAM_controller|init_fifo_inst|queue_mem~46_q )))) # (!\SDRAM_controller|init_fifo_inst|read_addr [0] & (((\SDRAM_controller|init_fifo_inst|queue_mem~91_combout ))))

	.dataa(\SDRAM_controller|init_fifo_inst|read_addr [0]),
	.datab(\SDRAM_controller|init_fifo_inst|queue_mem~46_q ),
	.datac(\SDRAM_controller|init_fifo_inst|queue_mem~62_q ),
	.datad(\SDRAM_controller|init_fifo_inst|queue_mem~91_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|init_fifo_inst|queue_mem~92_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~92 .lut_mask = 16'hF588;
defparam \SDRAM_controller|init_fifo_inst|queue_mem~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N10
cycloneive_lcell_comb \SDRAM_controller|data_out[6]~5 (
// Equation(s):
// \SDRAM_controller|data_out[6]~5_combout  = (\SDRAM_controller|init_fifo_inst|read_addr [2] & ((\SDRAM_controller|init_fifo_inst|queue_mem~92_combout ))) # (!\SDRAM_controller|init_fifo_inst|read_addr [2] & 
// (\SDRAM_controller|init_fifo_inst|queue_mem~90_combout ))

	.dataa(\SDRAM_controller|init_fifo_inst|queue_mem~90_combout ),
	.datab(\SDRAM_controller|init_fifo_inst|queue_mem~92_combout ),
	.datac(gnd),
	.datad(\SDRAM_controller|init_fifo_inst|read_addr [2]),
	.cin(gnd),
	.combout(\SDRAM_controller|data_out[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_out[6]~5 .lut_mask = 16'hCCAA;
defparam \SDRAM_controller|data_out[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N3
dffeas \arbiter_inst|port2_to_mem[4][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [38]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|p2_req_flag~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_to_mem[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_to_mem[4][6] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_to_mem[4][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N0
cycloneive_lcell_comb \arbiter_inst|port2_to_mem[6][6]~feeder (
// Equation(s):
// \arbiter_inst|port2_to_mem[6][6]~feeder_combout  = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [54]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [54]),
	.cin(gnd),
	.combout(\arbiter_inst|port2_to_mem[6][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|port2_to_mem[6][6]~feeder .lut_mask = 16'hFF00;
defparam \arbiter_inst|port2_to_mem[6][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N1
dffeas \arbiter_inst|port2_to_mem[6][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|port2_to_mem[6][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arbiter_inst|p2_req_flag~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_to_mem[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_to_mem[6][6] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_to_mem[6][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N2
cycloneive_lcell_comb \arbiter_inst|Selector11~0 (
// Equation(s):
// \arbiter_inst|Selector11~0_combout  = (\arbiter_inst|burst_offset [0] & (\arbiter_inst|burst_offset [1])) # (!\arbiter_inst|burst_offset [0] & ((\arbiter_inst|burst_offset [1] & ((\arbiter_inst|port2_to_mem[6][6]~q ))) # (!\arbiter_inst|burst_offset [1] & 
// (\arbiter_inst|port2_to_mem[4][6]~q ))))

	.dataa(\arbiter_inst|burst_offset [0]),
	.datab(\arbiter_inst|burst_offset [1]),
	.datac(\arbiter_inst|port2_to_mem[4][6]~q ),
	.datad(\arbiter_inst|port2_to_mem[6][6]~q ),
	.cin(gnd),
	.combout(\arbiter_inst|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|Selector11~0 .lut_mask = 16'hDC98;
defparam \arbiter_inst|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y10_N23
dffeas \arbiter_inst|port2_to_mem[5][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [46]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|p2_req_flag~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_to_mem[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_to_mem[5][6] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_to_mem[5][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N0
cycloneive_lcell_comb \arbiter_inst|port2_to_mem[7][6]~feeder (
// Equation(s):
// \arbiter_inst|port2_to_mem[7][6]~feeder_combout  = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [62]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [62]),
	.cin(gnd),
	.combout(\arbiter_inst|port2_to_mem[7][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|port2_to_mem[7][6]~feeder .lut_mask = 16'hFF00;
defparam \arbiter_inst|port2_to_mem[7][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y10_N1
dffeas \arbiter_inst|port2_to_mem[7][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|port2_to_mem[7][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arbiter_inst|p2_req_flag~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_to_mem[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_to_mem[7][6] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_to_mem[7][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N22
cycloneive_lcell_comb \arbiter_inst|Selector11~1 (
// Equation(s):
// \arbiter_inst|Selector11~1_combout  = (\arbiter_inst|burst_offset [0] & ((\arbiter_inst|Selector11~0_combout  & ((\arbiter_inst|port2_to_mem[7][6]~q ))) # (!\arbiter_inst|Selector11~0_combout  & (\arbiter_inst|port2_to_mem[5][6]~q )))) # 
// (!\arbiter_inst|burst_offset [0] & (\arbiter_inst|Selector11~0_combout ))

	.dataa(\arbiter_inst|burst_offset [0]),
	.datab(\arbiter_inst|Selector11~0_combout ),
	.datac(\arbiter_inst|port2_to_mem[5][6]~q ),
	.datad(\arbiter_inst|port2_to_mem[7][6]~q ),
	.cin(gnd),
	.combout(\arbiter_inst|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|Selector11~1 .lut_mask = 16'hEC64;
defparam \arbiter_inst|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N5
dffeas \arbiter_inst|port2_to_mem[0][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [6]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|p2_req_flag~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_to_mem[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_to_mem[0][6] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_to_mem[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N10
cycloneive_lcell_comb \arbiter_inst|port2_to_mem[1][6]~feeder (
// Equation(s):
// \arbiter_inst|port2_to_mem[1][6]~feeder_combout  = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\arbiter_inst|port2_to_mem[1][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|port2_to_mem[1][6]~feeder .lut_mask = 16'hFF00;
defparam \arbiter_inst|port2_to_mem[1][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N11
dffeas \arbiter_inst|port2_to_mem[1][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|port2_to_mem[1][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arbiter_inst|p2_req_flag~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_to_mem[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_to_mem[1][6] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_to_mem[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N4
cycloneive_lcell_comb \arbiter_inst|Selector11~2 (
// Equation(s):
// \arbiter_inst|Selector11~2_combout  = (\arbiter_inst|burst_offset [1] & (\arbiter_inst|burst_offset [0])) # (!\arbiter_inst|burst_offset [1] & ((\arbiter_inst|burst_offset [0] & ((\arbiter_inst|port2_to_mem[1][6]~q ))) # (!\arbiter_inst|burst_offset [0] & 
// (\arbiter_inst|port2_to_mem[0][6]~q ))))

	.dataa(\arbiter_inst|burst_offset [1]),
	.datab(\arbiter_inst|burst_offset [0]),
	.datac(\arbiter_inst|port2_to_mem[0][6]~q ),
	.datad(\arbiter_inst|port2_to_mem[1][6]~q ),
	.cin(gnd),
	.combout(\arbiter_inst|Selector11~2_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|Selector11~2 .lut_mask = 16'hDC98;
defparam \arbiter_inst|Selector11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N31
dffeas \arbiter_inst|port2_to_mem[3][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [30]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|p2_req_flag~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_to_mem[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_to_mem[3][6] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_to_mem[3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N24
cycloneive_lcell_comb \arbiter_inst|port2_to_mem[2][6]~feeder (
// Equation(s):
// \arbiter_inst|port2_to_mem[2][6]~feeder_combout  = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [22]),
	.datad(gnd),
	.cin(gnd),
	.combout(\arbiter_inst|port2_to_mem[2][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|port2_to_mem[2][6]~feeder .lut_mask = 16'hF0F0;
defparam \arbiter_inst|port2_to_mem[2][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N25
dffeas \arbiter_inst|port2_to_mem[2][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|port2_to_mem[2][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arbiter_inst|p2_req_flag~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_to_mem[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_to_mem[2][6] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_to_mem[2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N30
cycloneive_lcell_comb \arbiter_inst|Selector11~3 (
// Equation(s):
// \arbiter_inst|Selector11~3_combout  = (\arbiter_inst|burst_offset [1] & ((\arbiter_inst|Selector11~2_combout  & (\arbiter_inst|port2_to_mem[3][6]~q )) # (!\arbiter_inst|Selector11~2_combout  & ((\arbiter_inst|port2_to_mem[2][6]~q ))))) # 
// (!\arbiter_inst|burst_offset [1] & (\arbiter_inst|Selector11~2_combout ))

	.dataa(\arbiter_inst|burst_offset [1]),
	.datab(\arbiter_inst|Selector11~2_combout ),
	.datac(\arbiter_inst|port2_to_mem[3][6]~q ),
	.datad(\arbiter_inst|port2_to_mem[2][6]~q ),
	.cin(gnd),
	.combout(\arbiter_inst|Selector11~3_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|Selector11~3 .lut_mask = 16'hE6C4;
defparam \arbiter_inst|Selector11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N26
cycloneive_lcell_comb \arbiter_inst|Selector11~4 (
// Equation(s):
// \arbiter_inst|Selector11~4_combout  = (\arbiter_inst|state.S_PORT2_WRITE~q  & ((\arbiter_inst|burst_offset [2] & (\arbiter_inst|Selector11~1_combout )) # (!\arbiter_inst|burst_offset [2] & ((\arbiter_inst|Selector11~3_combout )))))

	.dataa(\arbiter_inst|Selector11~1_combout ),
	.datab(\arbiter_inst|burst_offset [2]),
	.datac(\arbiter_inst|Selector11~3_combout ),
	.datad(\arbiter_inst|state.S_PORT2_WRITE~q ),
	.cin(gnd),
	.combout(\arbiter_inst|Selector11~4_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|Selector11~4 .lut_mask = 16'hB800;
defparam \arbiter_inst|Selector11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N27
dffeas \arbiter_inst|memory_p1_to_mem[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|Selector11~4_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arbiter_inst|memory_p1_to_mem[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|memory_p1_to_mem [6]),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|memory_p1_to_mem[6] .is_wysiwyg = "true";
defparam \arbiter_inst|memory_p1_to_mem[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N11
dffeas \SDRAM_controller|data_out[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|data_out[6]~5_combout ),
	.asdata(\arbiter_inst|memory_p1_to_mem [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SDRAM_controller|data_out[0]~8_combout ),
	.ena(\SDRAM_controller|data_out[2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_out[6] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y12_N0
cycloneive_ram_block \PRG_inst|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\SDRAM_controller|init_address [12],\SDRAM_controller|init_address [11],\SDRAM_controller|init_address [10],\SDRAM_controller|init_address [9],\SDRAM_controller|init_address [8],\SDRAM_controller|init_address [7],\SDRAM_controller|init_address [6],\SDRAM_controller|init_address [5],
\SDRAM_controller|init_address [4],\SDRAM_controller|init_address [3],\SDRAM_controller|init_address [2],\SDRAM_controller|init_address [1],\SDRAM_controller|init_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PRG_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file = "r3_rom_8_bit.mif";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "PRG_ROM:PRG_inst|altsyncram:altsyncram_component|altsyncram_vha1:auto_generated|ALTSYNCRAM";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 8192;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = 2048'hBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAEE2EAFAB2CB2CB83AA02BAEBEACB2CB2EB83AA02BAEBEACB2CB2EB83AA02BAEB8A30282FBAEAE2E823EABEEABAEBEEEABAFBBAAEBEEABAEBBBAAEBAC86022CEEFFFFFFFFFA0002CC02F00BB0BAAB2FACBB8BE2BE2F8AF8BE2BE8B0B2AFBABF2FAB2CB2CB2E038AE00BBEACB2CB2CBAB2CB2CBA03A200BB2F8AF8BE2BE2EEACB2CB2CCAAEC0E2B802EF3CC2C0B2AFBABF038AE00BB2F38ABA88F288F2BA3CA3CACBCE88E288E288E288E2BA38A38A38A38ACB8CB8E8B8BA08208A82F2FAEBAEAB;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'hFFFFFAABB0B800802EEB0020008614EF8AB2BAAB2AAF800B2C0BE6ADAE8EBC0BE2ACAEAEF8BE3AB3F8BE38B2CB2CBAE2CB2EB8BAE38B8BAE3A3AAA2CFABAEB8FFFB0002000B0002CAAC2032023C033ABB3EBA1B12C2B8A628ACF00AA3C2F8F0BEA2B3B2B3BA08003E0BC02CB0832CB8F02CF0AEAEEAB3FAEBAEBACAAAAABBBEAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAA8BFFFFE02CFCFCBCBC8888E222222EA888888888888B080B3F22223888888BAEB2F820822AEA888888888888B080B3F22223888888BAA222222222222C2BEFBAAA;
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N20
cycloneive_lcell_comb \SDRAM_controller|init_fifo_inst|queue_mem~15feeder (
// Equation(s):
// \SDRAM_controller|init_fifo_inst|queue_mem~15feeder_combout  = \PRG_inst|altsyncram_component|auto_generated|q_a [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\PRG_inst|altsyncram_component|auto_generated|q_a [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|init_fifo_inst|queue_mem~15feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~15feeder .lut_mask = 16'hF0F0;
defparam \SDRAM_controller|init_fifo_inst|queue_mem~15feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N21
dffeas \SDRAM_controller|init_fifo_inst|queue_mem~15 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|init_fifo_inst|queue_mem~15feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|init_fifo_inst|queue_mem~104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_fifo_inst|queue_mem~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~15 .is_wysiwyg = "true";
defparam \SDRAM_controller|init_fifo_inst|queue_mem~15 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N31
dffeas \SDRAM_controller|init_fifo_inst|queue_mem~7 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PRG_inst|altsyncram_component|auto_generated|q_a [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|init_fifo_inst|queue_mem~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_fifo_inst|queue_mem~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~7 .is_wysiwyg = "true";
defparam \SDRAM_controller|init_fifo_inst|queue_mem~7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N30
cycloneive_lcell_comb \SDRAM_controller|init_fifo_inst|queue_mem~93 (
// Equation(s):
// \SDRAM_controller|init_fifo_inst|queue_mem~93_combout  = (\SDRAM_controller|init_fifo_inst|read_addr [0] & ((\SDRAM_controller|init_fifo_inst|queue_mem~15_q ) # ((\SDRAM_controller|init_fifo_inst|read_addr [1])))) # 
// (!\SDRAM_controller|init_fifo_inst|read_addr [0] & (((\SDRAM_controller|init_fifo_inst|queue_mem~7_q  & !\SDRAM_controller|init_fifo_inst|read_addr [1]))))

	.dataa(\SDRAM_controller|init_fifo_inst|read_addr [0]),
	.datab(\SDRAM_controller|init_fifo_inst|queue_mem~15_q ),
	.datac(\SDRAM_controller|init_fifo_inst|queue_mem~7_q ),
	.datad(\SDRAM_controller|init_fifo_inst|read_addr [1]),
	.cin(gnd),
	.combout(\SDRAM_controller|init_fifo_inst|queue_mem~93_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~93 .lut_mask = 16'hAAD8;
defparam \SDRAM_controller|init_fifo_inst|queue_mem~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N15
dffeas \SDRAM_controller|init_fifo_inst|queue_mem~31 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PRG_inst|altsyncram_component|auto_generated|q_a [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|init_fifo_inst|queue_mem~106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_fifo_inst|queue_mem~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~31 .is_wysiwyg = "true";
defparam \SDRAM_controller|init_fifo_inst|queue_mem~31 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N28
cycloneive_lcell_comb \SDRAM_controller|init_fifo_inst|queue_mem~23feeder (
// Equation(s):
// \SDRAM_controller|init_fifo_inst|queue_mem~23feeder_combout  = \PRG_inst|altsyncram_component|auto_generated|q_a [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\PRG_inst|altsyncram_component|auto_generated|q_a [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|init_fifo_inst|queue_mem~23feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~23feeder .lut_mask = 16'hF0F0;
defparam \SDRAM_controller|init_fifo_inst|queue_mem~23feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N29
dffeas \SDRAM_controller|init_fifo_inst|queue_mem~23 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|init_fifo_inst|queue_mem~23feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|init_fifo_inst|queue_mem~103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_fifo_inst|queue_mem~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~23 .is_wysiwyg = "true";
defparam \SDRAM_controller|init_fifo_inst|queue_mem~23 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N14
cycloneive_lcell_comb \SDRAM_controller|init_fifo_inst|queue_mem~94 (
// Equation(s):
// \SDRAM_controller|init_fifo_inst|queue_mem~94_combout  = (\SDRAM_controller|init_fifo_inst|read_addr [1] & ((\SDRAM_controller|init_fifo_inst|queue_mem~93_combout  & (\SDRAM_controller|init_fifo_inst|queue_mem~31_q )) # 
// (!\SDRAM_controller|init_fifo_inst|queue_mem~93_combout  & ((\SDRAM_controller|init_fifo_inst|queue_mem~23_q ))))) # (!\SDRAM_controller|init_fifo_inst|read_addr [1] & (\SDRAM_controller|init_fifo_inst|queue_mem~93_combout ))

	.dataa(\SDRAM_controller|init_fifo_inst|read_addr [1]),
	.datab(\SDRAM_controller|init_fifo_inst|queue_mem~93_combout ),
	.datac(\SDRAM_controller|init_fifo_inst|queue_mem~31_q ),
	.datad(\SDRAM_controller|init_fifo_inst|queue_mem~23_q ),
	.cin(gnd),
	.combout(\SDRAM_controller|init_fifo_inst|queue_mem~94_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~94 .lut_mask = 16'hE6C4;
defparam \SDRAM_controller|init_fifo_inst|queue_mem~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N28
cycloneive_lcell_comb \SDRAM_controller|init_fifo_inst|queue_mem~47feeder (
// Equation(s):
// \SDRAM_controller|init_fifo_inst|queue_mem~47feeder_combout  = \PRG_inst|altsyncram_component|auto_generated|q_a [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\PRG_inst|altsyncram_component|auto_generated|q_a [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|init_fifo_inst|queue_mem~47feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~47feeder .lut_mask = 16'hF0F0;
defparam \SDRAM_controller|init_fifo_inst|queue_mem~47feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N29
dffeas \SDRAM_controller|init_fifo_inst|queue_mem~47 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|init_fifo_inst|queue_mem~47feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|init_fifo_inst|queue_mem~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_fifo_inst|queue_mem~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~47 .is_wysiwyg = "true";
defparam \SDRAM_controller|init_fifo_inst|queue_mem~47 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N15
dffeas \SDRAM_controller|init_fifo_inst|queue_mem~63 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PRG_inst|altsyncram_component|auto_generated|q_a [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|init_fifo_inst|queue_mem~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_fifo_inst|queue_mem~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~63 .is_wysiwyg = "true";
defparam \SDRAM_controller|init_fifo_inst|queue_mem~63 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y13_N7
dffeas \SDRAM_controller|init_fifo_inst|queue_mem~39 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PRG_inst|altsyncram_component|auto_generated|q_a [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|init_fifo_inst|queue_mem~101_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_fifo_inst|queue_mem~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~39 .is_wysiwyg = "true";
defparam \SDRAM_controller|init_fifo_inst|queue_mem~39 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N28
cycloneive_lcell_comb \SDRAM_controller|init_fifo_inst|queue_mem~55feeder (
// Equation(s):
// \SDRAM_controller|init_fifo_inst|queue_mem~55feeder_combout  = \PRG_inst|altsyncram_component|auto_generated|q_a [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\PRG_inst|altsyncram_component|auto_generated|q_a [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|init_fifo_inst|queue_mem~55feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~55feeder .lut_mask = 16'hF0F0;
defparam \SDRAM_controller|init_fifo_inst|queue_mem~55feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N29
dffeas \SDRAM_controller|init_fifo_inst|queue_mem~55 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|init_fifo_inst|queue_mem~55feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|init_fifo_inst|queue_mem~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_fifo_inst|queue_mem~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~55 .is_wysiwyg = "true";
defparam \SDRAM_controller|init_fifo_inst|queue_mem~55 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N6
cycloneive_lcell_comb \SDRAM_controller|init_fifo_inst|queue_mem~95 (
// Equation(s):
// \SDRAM_controller|init_fifo_inst|queue_mem~95_combout  = (\SDRAM_controller|init_fifo_inst|read_addr [0] & (\SDRAM_controller|init_fifo_inst|read_addr [1])) # (!\SDRAM_controller|init_fifo_inst|read_addr [0] & ((\SDRAM_controller|init_fifo_inst|read_addr 
// [1] & ((\SDRAM_controller|init_fifo_inst|queue_mem~55_q ))) # (!\SDRAM_controller|init_fifo_inst|read_addr [1] & (\SDRAM_controller|init_fifo_inst|queue_mem~39_q ))))

	.dataa(\SDRAM_controller|init_fifo_inst|read_addr [0]),
	.datab(\SDRAM_controller|init_fifo_inst|read_addr [1]),
	.datac(\SDRAM_controller|init_fifo_inst|queue_mem~39_q ),
	.datad(\SDRAM_controller|init_fifo_inst|queue_mem~55_q ),
	.cin(gnd),
	.combout(\SDRAM_controller|init_fifo_inst|queue_mem~95_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~95 .lut_mask = 16'hDC98;
defparam \SDRAM_controller|init_fifo_inst|queue_mem~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N14
cycloneive_lcell_comb \SDRAM_controller|init_fifo_inst|queue_mem~96 (
// Equation(s):
// \SDRAM_controller|init_fifo_inst|queue_mem~96_combout  = (\SDRAM_controller|init_fifo_inst|read_addr [0] & ((\SDRAM_controller|init_fifo_inst|queue_mem~95_combout  & ((\SDRAM_controller|init_fifo_inst|queue_mem~63_q ))) # 
// (!\SDRAM_controller|init_fifo_inst|queue_mem~95_combout  & (\SDRAM_controller|init_fifo_inst|queue_mem~47_q )))) # (!\SDRAM_controller|init_fifo_inst|read_addr [0] & (((\SDRAM_controller|init_fifo_inst|queue_mem~95_combout ))))

	.dataa(\SDRAM_controller|init_fifo_inst|read_addr [0]),
	.datab(\SDRAM_controller|init_fifo_inst|queue_mem~47_q ),
	.datac(\SDRAM_controller|init_fifo_inst|queue_mem~63_q ),
	.datad(\SDRAM_controller|init_fifo_inst|queue_mem~95_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|init_fifo_inst|queue_mem~96_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|init_fifo_inst|queue_mem~96 .lut_mask = 16'hF588;
defparam \SDRAM_controller|init_fifo_inst|queue_mem~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N24
cycloneive_lcell_comb \SDRAM_controller|data_out[7]~6 (
// Equation(s):
// \SDRAM_controller|data_out[7]~6_combout  = (\SDRAM_controller|init_fifo_inst|read_addr [2] & ((\SDRAM_controller|init_fifo_inst|queue_mem~96_combout ))) # (!\SDRAM_controller|init_fifo_inst|read_addr [2] & 
// (\SDRAM_controller|init_fifo_inst|queue_mem~94_combout ))

	.dataa(\SDRAM_controller|init_fifo_inst|queue_mem~94_combout ),
	.datab(\SDRAM_controller|init_fifo_inst|queue_mem~96_combout ),
	.datac(gnd),
	.datad(\SDRAM_controller|init_fifo_inst|read_addr [2]),
	.cin(gnd),
	.combout(\SDRAM_controller|data_out[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_out[7]~6 .lut_mask = 16'hCCAA;
defparam \SDRAM_controller|data_out[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N18
cycloneive_lcell_comb \arbiter_inst|port2_to_mem[7][7]~feeder (
// Equation(s):
// \arbiter_inst|port2_to_mem[7][7]~feeder_combout  = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [63]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [63]),
	.cin(gnd),
	.combout(\arbiter_inst|port2_to_mem[7][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|port2_to_mem[7][7]~feeder .lut_mask = 16'hFF00;
defparam \arbiter_inst|port2_to_mem[7][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N19
dffeas \arbiter_inst|port2_to_mem[7][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|port2_to_mem[7][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arbiter_inst|p2_req_flag~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_to_mem[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_to_mem[7][7] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_to_mem[7][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y9_N21
dffeas \arbiter_inst|port2_to_mem[5][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [47]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|p2_req_flag~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_to_mem[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_to_mem[5][7] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_to_mem[5][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y9_N17
dffeas \arbiter_inst|port2_to_mem[4][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [39]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|p2_req_flag~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_to_mem[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_to_mem[4][7] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_to_mem[4][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N6
cycloneive_lcell_comb \arbiter_inst|port2_to_mem[6][7]~feeder (
// Equation(s):
// \arbiter_inst|port2_to_mem[6][7]~feeder_combout  = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [55]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [55]),
	.cin(gnd),
	.combout(\arbiter_inst|port2_to_mem[6][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|port2_to_mem[6][7]~feeder .lut_mask = 16'hFF00;
defparam \arbiter_inst|port2_to_mem[6][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N7
dffeas \arbiter_inst|port2_to_mem[6][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|port2_to_mem[6][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arbiter_inst|p2_req_flag~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_to_mem[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_to_mem[6][7] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_to_mem[6][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N16
cycloneive_lcell_comb \arbiter_inst|Selector10~0 (
// Equation(s):
// \arbiter_inst|Selector10~0_combout  = (\arbiter_inst|burst_offset [0] & (\arbiter_inst|burst_offset [1])) # (!\arbiter_inst|burst_offset [0] & ((\arbiter_inst|burst_offset [1] & ((\arbiter_inst|port2_to_mem[6][7]~q ))) # (!\arbiter_inst|burst_offset [1] & 
// (\arbiter_inst|port2_to_mem[4][7]~q ))))

	.dataa(\arbiter_inst|burst_offset [0]),
	.datab(\arbiter_inst|burst_offset [1]),
	.datac(\arbiter_inst|port2_to_mem[4][7]~q ),
	.datad(\arbiter_inst|port2_to_mem[6][7]~q ),
	.cin(gnd),
	.combout(\arbiter_inst|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|Selector10~0 .lut_mask = 16'hDC98;
defparam \arbiter_inst|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N20
cycloneive_lcell_comb \arbiter_inst|Selector10~1 (
// Equation(s):
// \arbiter_inst|Selector10~1_combout  = (\arbiter_inst|burst_offset [0] & ((\arbiter_inst|Selector10~0_combout  & (\arbiter_inst|port2_to_mem[7][7]~q )) # (!\arbiter_inst|Selector10~0_combout  & ((\arbiter_inst|port2_to_mem[5][7]~q ))))) # 
// (!\arbiter_inst|burst_offset [0] & (((\arbiter_inst|Selector10~0_combout ))))

	.dataa(\arbiter_inst|burst_offset [0]),
	.datab(\arbiter_inst|port2_to_mem[7][7]~q ),
	.datac(\arbiter_inst|port2_to_mem[5][7]~q ),
	.datad(\arbiter_inst|Selector10~0_combout ),
	.cin(gnd),
	.combout(\arbiter_inst|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|Selector10~1 .lut_mask = 16'hDDA0;
defparam \arbiter_inst|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N13
dffeas \arbiter_inst|port2_to_mem[0][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [7]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|p2_req_flag~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_to_mem[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_to_mem[0][7] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_to_mem[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N10
cycloneive_lcell_comb \arbiter_inst|port2_to_mem[1][7]~feeder (
// Equation(s):
// \arbiter_inst|port2_to_mem[1][7]~feeder_combout  = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\arbiter_inst|port2_to_mem[1][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|port2_to_mem[1][7]~feeder .lut_mask = 16'hFF00;
defparam \arbiter_inst|port2_to_mem[1][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N11
dffeas \arbiter_inst|port2_to_mem[1][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|port2_to_mem[1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arbiter_inst|p2_req_flag~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_to_mem[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_to_mem[1][7] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_to_mem[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N12
cycloneive_lcell_comb \arbiter_inst|Selector10~2 (
// Equation(s):
// \arbiter_inst|Selector10~2_combout  = (\arbiter_inst|burst_offset [0] & ((\arbiter_inst|burst_offset [1]) # ((\arbiter_inst|port2_to_mem[1][7]~q )))) # (!\arbiter_inst|burst_offset [0] & (!\arbiter_inst|burst_offset [1] & 
// (\arbiter_inst|port2_to_mem[0][7]~q )))

	.dataa(\arbiter_inst|burst_offset [0]),
	.datab(\arbiter_inst|burst_offset [1]),
	.datac(\arbiter_inst|port2_to_mem[0][7]~q ),
	.datad(\arbiter_inst|port2_to_mem[1][7]~q ),
	.cin(gnd),
	.combout(\arbiter_inst|Selector10~2_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|Selector10~2 .lut_mask = 16'hBA98;
defparam \arbiter_inst|Selector10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N31
dffeas \arbiter_inst|port2_to_mem[3][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [31]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arbiter_inst|p2_req_flag~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_to_mem[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_to_mem[3][7] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_to_mem[3][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N24
cycloneive_lcell_comb \arbiter_inst|port2_to_mem[2][7]~feeder (
// Equation(s):
// \arbiter_inst|port2_to_mem[2][7]~feeder_combout  = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [23]),
	.datad(gnd),
	.cin(gnd),
	.combout(\arbiter_inst|port2_to_mem[2][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|port2_to_mem[2][7]~feeder .lut_mask = 16'hF0F0;
defparam \arbiter_inst|port2_to_mem[2][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N25
dffeas \arbiter_inst|port2_to_mem[2][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|port2_to_mem[2][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arbiter_inst|p2_req_flag~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|port2_to_mem[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|port2_to_mem[2][7] .is_wysiwyg = "true";
defparam \arbiter_inst|port2_to_mem[2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N30
cycloneive_lcell_comb \arbiter_inst|Selector10~3 (
// Equation(s):
// \arbiter_inst|Selector10~3_combout  = (\arbiter_inst|Selector10~2_combout  & (((\arbiter_inst|port2_to_mem[3][7]~q )) # (!\arbiter_inst|burst_offset [1]))) # (!\arbiter_inst|Selector10~2_combout  & (\arbiter_inst|burst_offset [1] & 
// ((\arbiter_inst|port2_to_mem[2][7]~q ))))

	.dataa(\arbiter_inst|Selector10~2_combout ),
	.datab(\arbiter_inst|burst_offset [1]),
	.datac(\arbiter_inst|port2_to_mem[3][7]~q ),
	.datad(\arbiter_inst|port2_to_mem[2][7]~q ),
	.cin(gnd),
	.combout(\arbiter_inst|Selector10~3_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|Selector10~3 .lut_mask = 16'hE6A2;
defparam \arbiter_inst|Selector10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N4
cycloneive_lcell_comb \arbiter_inst|Selector10~4 (
// Equation(s):
// \arbiter_inst|Selector10~4_combout  = (\arbiter_inst|state.S_PORT2_WRITE~q  & ((\arbiter_inst|burst_offset [2] & (\arbiter_inst|Selector10~1_combout )) # (!\arbiter_inst|burst_offset [2] & ((\arbiter_inst|Selector10~3_combout )))))

	.dataa(\arbiter_inst|Selector10~1_combout ),
	.datab(\arbiter_inst|Selector10~3_combout ),
	.datac(\arbiter_inst|burst_offset [2]),
	.datad(\arbiter_inst|state.S_PORT2_WRITE~q ),
	.cin(gnd),
	.combout(\arbiter_inst|Selector10~4_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|Selector10~4 .lut_mask = 16'hAC00;
defparam \arbiter_inst|Selector10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N5
dffeas \arbiter_inst|memory_p1_to_mem[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|Selector10~4_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arbiter_inst|memory_p1_to_mem[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|memory_p1_to_mem [7]),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|memory_p1_to_mem[7] .is_wysiwyg = "true";
defparam \arbiter_inst|memory_p1_to_mem[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N25
dffeas \SDRAM_controller|data_out[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|data_out[7]~6_combout ),
	.asdata(\arbiter_inst|memory_p1_to_mem [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SDRAM_controller|data_out[0]~8_combout ),
	.ena(\SDRAM_controller|data_out[2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_out[7] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y6_N15
cycloneive_io_ibuf \button[0]~input (
	.i(button[0]),
	.ibar(gnd),
	.o(\button[0]~input_o ));
// synopsys translate_off
defparam \button[0]~input .bus_hold = "false";
defparam \button[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N8
cycloneive_lcell_comb \debounce_inst|button_s[0]~0 (
// Equation(s):
// \debounce_inst|button_s[0]~0_combout  = !\button[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\button[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\debounce_inst|button_s[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \debounce_inst|button_s[0]~0 .lut_mask = 16'h0F0F;
defparam \debounce_inst|button_s[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y8_N9
dffeas \debounce_inst|button_s[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\debounce_inst|button_s[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_inst|button_s [0]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_inst|button_s[0] .is_wysiwyg = "true";
defparam \debounce_inst|button_s[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N18
cycloneive_lcell_comb \debounce_inst|always1~0 (
// Equation(s):
// \debounce_inst|always1~0_combout  = (!\debounce_inst|button_s [0] & \debounce_inst|WideNor0~0_combout )

	.dataa(\debounce_inst|button_s [0]),
	.datab(gnd),
	.datac(\debounce_inst|WideNor0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\debounce_inst|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \debounce_inst|always1~0 .lut_mask = 16'h5050;
defparam \debounce_inst|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N12
cycloneive_lcell_comb \debounce_inst|button_out~0 (
// Equation(s):
// \debounce_inst|button_out~0_combout  = (\debounce_inst|button_0_count [3] & (\debounce_inst|button_0_count [0] & (\debounce_inst|button_0_count [2] & \debounce_inst|button_0_count [1])))

	.dataa(\debounce_inst|button_0_count [3]),
	.datab(\debounce_inst|button_0_count [0]),
	.datac(\debounce_inst|button_0_count [2]),
	.datad(\debounce_inst|button_0_count [1]),
	.cin(gnd),
	.combout(\debounce_inst|button_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \debounce_inst|button_out~0 .lut_mask = 16'h8000;
defparam \debounce_inst|button_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N24
cycloneive_lcell_comb \debounce_inst|button_0_count[3]~3 (
// Equation(s):
// \debounce_inst|button_0_count[3]~3_combout  = (\debounce_inst|WideAnd0~4_combout  & ((\debounce_inst|button_s [0] & ((!\debounce_inst|button_out~0_combout ))) # (!\debounce_inst|button_s [0] & (\debounce_inst|WideNor0~0_combout ))))

	.dataa(\debounce_inst|button_s [0]),
	.datab(\debounce_inst|WideNor0~0_combout ),
	.datac(\debounce_inst|WideAnd0~4_combout ),
	.datad(\debounce_inst|button_out~0_combout ),
	.cin(gnd),
	.combout(\debounce_inst|button_0_count[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \debounce_inst|button_0_count[3]~3 .lut_mask = 16'h40E0;
defparam \debounce_inst|button_0_count[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N16
cycloneive_lcell_comb \debounce_inst|button_0_count[0]~4 (
// Equation(s):
// \debounce_inst|button_0_count[0]~4_combout  = \debounce_inst|button_0_count [0] $ (\debounce_inst|button_0_count[3]~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\debounce_inst|button_0_count [0]),
	.datad(\debounce_inst|button_0_count[3]~3_combout ),
	.cin(gnd),
	.combout(\debounce_inst|button_0_count[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \debounce_inst|button_0_count[0]~4 .lut_mask = 16'h0FF0;
defparam \debounce_inst|button_0_count[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y8_N17
dffeas \debounce_inst|button_0_count[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\debounce_inst|button_0_count[0]~4_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_inst|button_0_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_inst|button_0_count[0] .is_wysiwyg = "true";
defparam \debounce_inst|button_0_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N0
cycloneive_lcell_comb \debounce_inst|button_0_count[1]~6 (
// Equation(s):
// \debounce_inst|button_0_count[1]~6_cout  = CARRY(\debounce_inst|button_0_count [0])

	.dataa(gnd),
	.datab(\debounce_inst|button_0_count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\debounce_inst|button_0_count[1]~6_cout ));
// synopsys translate_off
defparam \debounce_inst|button_0_count[1]~6 .lut_mask = 16'h00CC;
defparam \debounce_inst|button_0_count[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N2
cycloneive_lcell_comb \debounce_inst|button_0_count[1]~7 (
// Equation(s):
// \debounce_inst|button_0_count[1]~7_combout  = (\debounce_inst|button_0_count [1] & ((\debounce_inst|always1~0_combout  & (\debounce_inst|button_0_count[1]~6_cout  & VCC)) # (!\debounce_inst|always1~0_combout  & (!\debounce_inst|button_0_count[1]~6_cout 
// )))) # (!\debounce_inst|button_0_count [1] & ((\debounce_inst|always1~0_combout  & (!\debounce_inst|button_0_count[1]~6_cout )) # (!\debounce_inst|always1~0_combout  & ((\debounce_inst|button_0_count[1]~6_cout ) # (GND)))))
// \debounce_inst|button_0_count[1]~8  = CARRY((\debounce_inst|button_0_count [1] & (!\debounce_inst|always1~0_combout  & !\debounce_inst|button_0_count[1]~6_cout )) # (!\debounce_inst|button_0_count [1] & ((!\debounce_inst|button_0_count[1]~6_cout ) # 
// (!\debounce_inst|always1~0_combout ))))

	.dataa(\debounce_inst|button_0_count [1]),
	.datab(\debounce_inst|always1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\debounce_inst|button_0_count[1]~6_cout ),
	.combout(\debounce_inst|button_0_count[1]~7_combout ),
	.cout(\debounce_inst|button_0_count[1]~8 ));
// synopsys translate_off
defparam \debounce_inst|button_0_count[1]~7 .lut_mask = 16'h9617;
defparam \debounce_inst|button_0_count[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y8_N3
dffeas \debounce_inst|button_0_count[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\debounce_inst|button_0_count[1]~7_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\debounce_inst|button_0_count[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_inst|button_0_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_inst|button_0_count[1] .is_wysiwyg = "true";
defparam \debounce_inst|button_0_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N4
cycloneive_lcell_comb \debounce_inst|button_0_count[2]~9 (
// Equation(s):
// \debounce_inst|button_0_count[2]~9_combout  = ((\debounce_inst|always1~0_combout  $ (\debounce_inst|button_0_count [2] $ (!\debounce_inst|button_0_count[1]~8 )))) # (GND)
// \debounce_inst|button_0_count[2]~10  = CARRY((\debounce_inst|always1~0_combout  & ((\debounce_inst|button_0_count [2]) # (!\debounce_inst|button_0_count[1]~8 ))) # (!\debounce_inst|always1~0_combout  & (\debounce_inst|button_0_count [2] & 
// !\debounce_inst|button_0_count[1]~8 )))

	.dataa(\debounce_inst|always1~0_combout ),
	.datab(\debounce_inst|button_0_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\debounce_inst|button_0_count[1]~8 ),
	.combout(\debounce_inst|button_0_count[2]~9_combout ),
	.cout(\debounce_inst|button_0_count[2]~10 ));
// synopsys translate_off
defparam \debounce_inst|button_0_count[2]~9 .lut_mask = 16'h698E;
defparam \debounce_inst|button_0_count[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y8_N5
dffeas \debounce_inst|button_0_count[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\debounce_inst|button_0_count[2]~9_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\debounce_inst|button_0_count[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_inst|button_0_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_inst|button_0_count[2] .is_wysiwyg = "true";
defparam \debounce_inst|button_0_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N6
cycloneive_lcell_comb \debounce_inst|button_0_count[3]~11 (
// Equation(s):
// \debounce_inst|button_0_count[3]~11_combout  = \debounce_inst|button_0_count [3] $ (\debounce_inst|button_0_count[2]~10  $ (\debounce_inst|always1~0_combout ))

	.dataa(\debounce_inst|button_0_count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\debounce_inst|always1~0_combout ),
	.cin(\debounce_inst|button_0_count[2]~10 ),
	.combout(\debounce_inst|button_0_count[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \debounce_inst|button_0_count[3]~11 .lut_mask = 16'hA55A;
defparam \debounce_inst|button_0_count[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y8_N7
dffeas \debounce_inst|button_0_count[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\debounce_inst|button_0_count[3]~11_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\debounce_inst|button_0_count[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_inst|button_0_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_inst|button_0_count[3] .is_wysiwyg = "true";
defparam \debounce_inst|button_0_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N10
cycloneive_lcell_comb \debounce_inst|WideNor0~0 (
// Equation(s):
// \debounce_inst|WideNor0~0_combout  = (\debounce_inst|button_0_count [3]) # ((\debounce_inst|button_0_count [0]) # ((\debounce_inst|button_0_count [2]) # (\debounce_inst|button_0_count [1])))

	.dataa(\debounce_inst|button_0_count [3]),
	.datab(\debounce_inst|button_0_count [0]),
	.datac(\debounce_inst|button_0_count [2]),
	.datad(\debounce_inst|button_0_count [1]),
	.cin(gnd),
	.combout(\debounce_inst|WideNor0~0_combout ),
	.cout());
// synopsys translate_off
defparam \debounce_inst|WideNor0~0 .lut_mask = 16'hFFFE;
defparam \debounce_inst|WideNor0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y8_N0
cycloneive_lcell_comb \debounce_inst|button_out~1 (
// Equation(s):
// \debounce_inst|button_out~1_combout  = (\debounce_inst|WideNor0~0_combout  & ((\debounce_inst|button_out~0_combout ) # (\debounce_inst|button_out [0])))

	.dataa(\debounce_inst|WideNor0~0_combout ),
	.datab(\debounce_inst|button_out~0_combout ),
	.datac(\debounce_inst|button_out [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\debounce_inst|button_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \debounce_inst|button_out~1 .lut_mask = 16'hA8A8;
defparam \debounce_inst|button_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y8_N1
dffeas \debounce_inst|button_out[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\debounce_inst|button_out~1_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\debounce_inst|WideAnd0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_inst|button_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_inst|button_out[0] .is_wysiwyg = "true";
defparam \debounce_inst|button_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N8
cycloneive_lcell_comb \always1~4 (
// Equation(s):
// \always1~4_combout  = (\WideAnd2~3_combout  & (!\CPU_inst|reg_file0|ivr_reg [1] & (\CPU_inst|reg_file0|ivr_reg [4] & \CPU_inst|reg_file0|ivr_reg [2])))

	.dataa(\WideAnd2~3_combout ),
	.datab(\CPU_inst|reg_file0|ivr_reg [1]),
	.datac(\CPU_inst|reg_file0|ivr_reg [4]),
	.datad(\CPU_inst|reg_file0|ivr_reg [2]),
	.cin(gnd),
	.combout(\always1~4_combout ),
	.cout());
// synopsys translate_off
defparam \always1~4 .lut_mask = 16'h2000;
defparam \always1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N26
cycloneive_lcell_comb \always1~6 (
// Equation(s):
// \always1~6_combout  = (\CPU_inst|WC6~q  & (\CPU_inst|reg_file0|ivr_reg [0] & (!\CPU_inst|n_LB_w6~q  & \always1~4_combout )))

	.dataa(\CPU_inst|WC6~q ),
	.datab(\CPU_inst|reg_file0|ivr_reg [0]),
	.datac(\CPU_inst|n_LB_w6~q ),
	.datad(\always1~4_combout ),
	.cin(gnd),
	.combout(\always1~6_combout ),
	.cout());
// synopsys translate_off
defparam \always1~6 .lut_mask = 16'h0800;
defparam \always1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N27
dffeas \led_indicators[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led_indicators[12]),
	.prn(vcc));
// synopsys translate_off
defparam \led_indicators[12] .is_wysiwyg = "true";
defparam \led_indicators[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N28
cycloneive_lcell_comb \always1~7 (
// Equation(s):
// \always1~7_combout  = (\CPU_inst|WC6~q  & (!\CPU_inst|reg_file0|ivr_reg [0] & (!\CPU_inst|n_LB_w6~q  & \always1~4_combout )))

	.dataa(\CPU_inst|WC6~q ),
	.datab(\CPU_inst|reg_file0|ivr_reg [0]),
	.datac(\CPU_inst|n_LB_w6~q ),
	.datad(\always1~4_combout ),
	.cin(gnd),
	.combout(\always1~7_combout ),
	.cout());
// synopsys translate_off
defparam \always1~7 .lut_mask = 16'h0200;
defparam \always1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N11
dffeas \led_indicators[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always1~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led_indicators[4]),
	.prn(vcc));
// synopsys translate_off
defparam \led_indicators[4] .is_wysiwyg = "true";
defparam \led_indicators[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N4
cycloneive_lcell_comb \prev_select~feeder (
// Equation(s):
// \prev_select~feeder_combout  = \debounce_inst|button_out [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\debounce_inst|button_out [0]),
	.cin(gnd),
	.combout(\prev_select~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \prev_select~feeder .lut_mask = 16'hFF00;
defparam \prev_select~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N5
dffeas prev_select(
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\prev_select~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prev_select~q ),
	.prn(vcc));
// synopsys translate_off
defparam prev_select.is_wysiwyg = "true";
defparam prev_select.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N12
cycloneive_lcell_comb \indicator_select[0]~1 (
// Equation(s):
// \indicator_select[0]~1_combout  = indicator_select[0] $ (((\debounce_inst|button_out [0] & !\prev_select~q )))

	.dataa(\debounce_inst|button_out [0]),
	.datab(gnd),
	.datac(indicator_select[0]),
	.datad(\prev_select~q ),
	.cin(gnd),
	.combout(\indicator_select[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \indicator_select[0]~1 .lut_mask = 16'hF05A;
defparam \indicator_select[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N13
dffeas \indicator_select[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\indicator_select[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(indicator_select[0]),
	.prn(vcc));
// synopsys translate_off
defparam \indicator_select[0] .is_wysiwyg = "true";
defparam \indicator_select[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N24
cycloneive_lcell_comb \indicator_select[1]~0 (
// Equation(s):
// \indicator_select[1]~0_combout  = indicator_select[1] $ (((indicator_select[0] & (\debounce_inst|button_out [0] & !\prev_select~q ))))

	.dataa(indicator_select[0]),
	.datab(\debounce_inst|button_out [0]),
	.datac(indicator_select[1]),
	.datad(\prev_select~q ),
	.cin(gnd),
	.combout(\indicator_select[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \indicator_select[1]~0 .lut_mask = 16'hF078;
defparam \indicator_select[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N25
dffeas \indicator_select[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\indicator_select[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(indicator_select[1]),
	.prn(vcc));
// synopsys translate_off
defparam \indicator_select[1] .is_wysiwyg = "true";
defparam \indicator_select[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y17_N23
dffeas \led_indicators[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always1~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led_indicators[0]),
	.prn(vcc));
// synopsys translate_off
defparam \led_indicators[0] .is_wysiwyg = "true";
defparam \led_indicators[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N22
cycloneive_lcell_comb \led_reg~0 (
// Equation(s):
// \led_reg~0_combout  = (indicator_select[1] & (((indicator_select[0])))) # (!indicator_select[1] & ((indicator_select[0] & (!led_indicators[4])) # (!indicator_select[0] & ((!led_indicators[0])))))

	.dataa(led_indicators[4]),
	.datab(indicator_select[1]),
	.datac(led_indicators[0]),
	.datad(indicator_select[0]),
	.cin(gnd),
	.combout(\led_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \led_reg~0 .lut_mask = 16'hDD03;
defparam \led_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N25
dffeas \led_indicators[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led_indicators[8]),
	.prn(vcc));
// synopsys translate_off
defparam \led_indicators[8] .is_wysiwyg = "true";
defparam \led_indicators[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N24
cycloneive_lcell_comb \led_reg~1 (
// Equation(s):
// \led_reg~1_combout  = (\led_reg~0_combout  & (((!indicator_select[1])) # (!led_indicators[12]))) # (!\led_reg~0_combout  & (((!led_indicators[8] & indicator_select[1]))))

	.dataa(led_indicators[12]),
	.datab(\led_reg~0_combout ),
	.datac(led_indicators[8]),
	.datad(indicator_select[1]),
	.cin(gnd),
	.combout(\led_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \led_reg~1 .lut_mask = 16'h47CC;
defparam \led_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N8
cycloneive_lcell_comb \led_reg~2 (
// Equation(s):
// \led_reg~2_combout  = (\debounce_inst|button_out [0] & ((!indicator_select[0]))) # (!\debounce_inst|button_out [0] & (\led_reg~1_combout ))

	.dataa(\debounce_inst|button_out [0]),
	.datab(\led_reg~1_combout ),
	.datac(gnd),
	.datad(indicator_select[0]),
	.cin(gnd),
	.combout(\led_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \led_reg~2 .lut_mask = 16'h44EE;
defparam \led_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N9
dffeas \led_reg[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led_reg[0]),
	.prn(vcc));
// synopsys translate_off
defparam \led_reg[0] .is_wysiwyg = "true";
defparam \led_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N31
dffeas \led_indicators[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led_indicators[13]),
	.prn(vcc));
// synopsys translate_off
defparam \led_indicators[13] .is_wysiwyg = "true";
defparam \led_indicators[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y17_N1
dffeas \led_indicators[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always1~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led_indicators[5]),
	.prn(vcc));
// synopsys translate_off
defparam \led_indicators[5] .is_wysiwyg = "true";
defparam \led_indicators[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y17_N3
dffeas \led_indicators[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always1~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led_indicators[1]),
	.prn(vcc));
// synopsys translate_off
defparam \led_indicators[1] .is_wysiwyg = "true";
defparam \led_indicators[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N12
cycloneive_lcell_comb \led_indicators[9]~feeder (
// Equation(s):
// \led_indicators[9]~feeder_combout  = \CPU_inst|shift_merge0|LBD_reg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|LBD_reg [1]),
	.cin(gnd),
	.combout(\led_indicators[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \led_indicators[9]~feeder .lut_mask = 16'hFF00;
defparam \led_indicators[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N13
dffeas \led_indicators[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\led_indicators[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led_indicators[9]),
	.prn(vcc));
// synopsys translate_off
defparam \led_indicators[9] .is_wysiwyg = "true";
defparam \led_indicators[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N2
cycloneive_lcell_comb \led_reg~3 (
// Equation(s):
// \led_reg~3_combout  = (indicator_select[0] & (indicator_select[1])) # (!indicator_select[0] & ((indicator_select[1] & ((!led_indicators[9]))) # (!indicator_select[1] & (!led_indicators[1]))))

	.dataa(indicator_select[0]),
	.datab(indicator_select[1]),
	.datac(led_indicators[1]),
	.datad(led_indicators[9]),
	.cin(gnd),
	.combout(\led_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \led_reg~3 .lut_mask = 16'h89CD;
defparam \led_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N0
cycloneive_lcell_comb \led_reg~4 (
// Equation(s):
// \led_reg~4_combout  = (indicator_select[0] & ((\led_reg~3_combout  & (!led_indicators[13])) # (!\led_reg~3_combout  & ((!led_indicators[5]))))) # (!indicator_select[0] & (((\led_reg~3_combout ))))

	.dataa(indicator_select[0]),
	.datab(led_indicators[13]),
	.datac(led_indicators[5]),
	.datad(\led_reg~3_combout ),
	.cin(gnd),
	.combout(\led_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \led_reg~4 .lut_mask = 16'h770A;
defparam \led_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N26
cycloneive_lcell_comb \led_reg~5 (
// Equation(s):
// \led_reg~5_combout  = (\debounce_inst|button_out [0] & ((!indicator_select[1]))) # (!\debounce_inst|button_out [0] & (\led_reg~4_combout ))

	.dataa(\debounce_inst|button_out [0]),
	.datab(\led_reg~4_combout ),
	.datac(gnd),
	.datad(indicator_select[1]),
	.cin(gnd),
	.combout(\led_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \led_reg~5 .lut_mask = 16'h44EE;
defparam \led_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N27
dffeas \led_reg[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led_reg[1]),
	.prn(vcc));
// synopsys translate_off
defparam \led_reg[1] .is_wysiwyg = "true";
defparam \led_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N20
cycloneive_lcell_comb \led_indicators[6]~feeder (
// Equation(s):
// \led_indicators[6]~feeder_combout  = \CPU_inst|shift_merge0|LBD_reg [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|LBD_reg [6]),
	.cin(gnd),
	.combout(\led_indicators[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \led_indicators[6]~feeder .lut_mask = 16'hFF00;
defparam \led_indicators[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N21
dffeas \led_indicators[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\led_indicators[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always1~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led_indicators[6]),
	.prn(vcc));
// synopsys translate_off
defparam \led_indicators[6] .is_wysiwyg = "true";
defparam \led_indicators[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y17_N7
dffeas \led_indicators[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always1~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led_indicators[2]),
	.prn(vcc));
// synopsys translate_off
defparam \led_indicators[2] .is_wysiwyg = "true";
defparam \led_indicators[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N6
cycloneive_lcell_comb \led_reg~6 (
// Equation(s):
// \led_reg~6_combout  = (indicator_select[0] & (((indicator_select[1])) # (!led_indicators[6]))) # (!indicator_select[0] & (((!led_indicators[2] & !indicator_select[1]))))

	.dataa(indicator_select[0]),
	.datab(led_indicators[6]),
	.datac(led_indicators[2]),
	.datad(indicator_select[1]),
	.cin(gnd),
	.combout(\led_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \led_reg~6 .lut_mask = 16'hAA27;
defparam \led_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N18
cycloneive_lcell_comb \led_indicators[14]~feeder (
// Equation(s):
// \led_indicators[14]~feeder_combout  = \CPU_inst|shift_merge0|LBD_reg [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|LBD_reg [6]),
	.cin(gnd),
	.combout(\led_indicators[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \led_indicators[14]~feeder .lut_mask = 16'hFF00;
defparam \led_indicators[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N19
dffeas \led_indicators[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\led_indicators[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led_indicators[14]),
	.prn(vcc));
// synopsys translate_off
defparam \led_indicators[14] .is_wysiwyg = "true";
defparam \led_indicators[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N9
dffeas \led_indicators[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led_indicators[10]),
	.prn(vcc));
// synopsys translate_off
defparam \led_indicators[10] .is_wysiwyg = "true";
defparam \led_indicators[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N8
cycloneive_lcell_comb \led_reg~7 (
// Equation(s):
// \led_reg~7_combout  = (\led_reg~6_combout  & (((!indicator_select[1])) # (!led_indicators[14]))) # (!\led_reg~6_combout  & (((!led_indicators[10] & indicator_select[1]))))

	.dataa(\led_reg~6_combout ),
	.datab(led_indicators[14]),
	.datac(led_indicators[10]),
	.datad(indicator_select[1]),
	.cin(gnd),
	.combout(\led_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \led_reg~7 .lut_mask = 16'h27AA;
defparam \led_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N28
cycloneive_lcell_comb \led_reg~8 (
// Equation(s):
// \led_reg~8_combout  = (\debounce_inst|button_out [0] & ((!indicator_select[0]))) # (!\debounce_inst|button_out [0] & (\led_reg~7_combout ))

	.dataa(\debounce_inst|button_out [0]),
	.datab(\led_reg~7_combout ),
	.datac(gnd),
	.datad(indicator_select[0]),
	.cin(gnd),
	.combout(\led_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \led_reg~8 .lut_mask = 16'h44EE;
defparam \led_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N29
dffeas \led_reg[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led_reg[2]),
	.prn(vcc));
// synopsys translate_off
defparam \led_reg[2] .is_wysiwyg = "true";
defparam \led_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N23
dffeas \led_indicators[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led_indicators[15]),
	.prn(vcc));
// synopsys translate_off
defparam \led_indicators[15] .is_wysiwyg = "true";
defparam \led_indicators[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y17_N17
dffeas \led_indicators[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always1~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led_indicators[7]),
	.prn(vcc));
// synopsys translate_off
defparam \led_indicators[7] .is_wysiwyg = "true";
defparam \led_indicators[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y17_N19
dffeas \led_indicators[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always1~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led_indicators[3]),
	.prn(vcc));
// synopsys translate_off
defparam \led_indicators[3] .is_wysiwyg = "true";
defparam \led_indicators[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N28
cycloneive_lcell_comb \led_indicators[11]~feeder (
// Equation(s):
// \led_indicators[11]~feeder_combout  = \CPU_inst|shift_merge0|LBD_reg [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|LBD_reg [3]),
	.cin(gnd),
	.combout(\led_indicators[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \led_indicators[11]~feeder .lut_mask = 16'hFF00;
defparam \led_indicators[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N29
dffeas \led_indicators[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\led_indicators[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led_indicators[11]),
	.prn(vcc));
// synopsys translate_off
defparam \led_indicators[11] .is_wysiwyg = "true";
defparam \led_indicators[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N18
cycloneive_lcell_comb \led_reg~9 (
// Equation(s):
// \led_reg~9_combout  = (indicator_select[0] & (indicator_select[1])) # (!indicator_select[0] & ((indicator_select[1] & ((!led_indicators[11]))) # (!indicator_select[1] & (!led_indicators[3]))))

	.dataa(indicator_select[0]),
	.datab(indicator_select[1]),
	.datac(led_indicators[3]),
	.datad(led_indicators[11]),
	.cin(gnd),
	.combout(\led_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \led_reg~9 .lut_mask = 16'h89CD;
defparam \led_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N16
cycloneive_lcell_comb \led_reg~10 (
// Equation(s):
// \led_reg~10_combout  = (indicator_select[0] & ((\led_reg~9_combout  & (!led_indicators[15])) # (!\led_reg~9_combout  & ((!led_indicators[7]))))) # (!indicator_select[0] & (((\led_reg~9_combout ))))

	.dataa(indicator_select[0]),
	.datab(led_indicators[15]),
	.datac(led_indicators[7]),
	.datad(\led_reg~9_combout ),
	.cin(gnd),
	.combout(\led_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \led_reg~10 .lut_mask = 16'h770A;
defparam \led_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N30
cycloneive_lcell_comb \led_reg~11 (
// Equation(s):
// \led_reg~11_combout  = (\debounce_inst|button_out [0] & ((!indicator_select[1]))) # (!\debounce_inst|button_out [0] & (\led_reg~10_combout ))

	.dataa(\debounce_inst|button_out [0]),
	.datab(\led_reg~10_combout ),
	.datac(gnd),
	.datad(indicator_select[1]),
	.cin(gnd),
	.combout(\led_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \led_reg~11 .lut_mask = 16'h44EE;
defparam \led_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N31
dffeas \led_reg[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led_reg[3]),
	.prn(vcc));
// synopsys translate_off
defparam \led_reg[3] .is_wysiwyg = "true";
defparam \led_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N14
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame~0 (
// Equation(s):
// \serial_inst|UART_inst|tx_frame~0_combout  = ((\serial_inst|UART_inst|Equal0~2_combout  & ((\serial_inst|UART_inst|tx_frame [0]))) # (!\serial_inst|UART_inst|Equal0~2_combout  & (\serial_inst|UART_inst|tx_frame [1]))) # 
// (!\serial_inst|UART_inst|tx_active~q )

	.dataa(\serial_inst|UART_inst|Equal0~2_combout ),
	.datab(\serial_inst|UART_inst|tx_active~q ),
	.datac(\serial_inst|UART_inst|tx_frame [1]),
	.datad(\serial_inst|UART_inst|tx_frame [0]),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame~0 .lut_mask = 16'hFB73;
defparam \serial_inst|UART_inst|tx_frame~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N18
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame~1 (
// Equation(s):
// \serial_inst|UART_inst|tx_frame~1_combout  = (\serial_inst|UART_inst|always0~2_combout ) # ((\serial_inst|UART_inst|tx_frame~0_combout  & ((\serial_inst|UART_inst|prev_tx_req~q ) # (!\serial_inst|tx_req~combout ))))

	.dataa(\serial_inst|UART_inst|tx_frame~0_combout ),
	.datab(\serial_inst|tx_req~combout ),
	.datac(\serial_inst|UART_inst|prev_tx_req~q ),
	.datad(\serial_inst|UART_inst|always0~2_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame~1_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame~1 .lut_mask = 16'hFFA2;
defparam \serial_inst|UART_inst|tx_frame~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N16
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame[0]~feeder (
// Equation(s):
// \serial_inst|UART_inst|tx_frame[0]~feeder_combout  = \serial_inst|UART_inst|tx_frame~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serial_inst|UART_inst|tx_frame~1_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[0]~feeder .lut_mask = 16'hFF00;
defparam \serial_inst|UART_inst|tx_frame[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N17
dffeas \serial_inst|UART_inst|tx_frame[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|tx_frame[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\rst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|tx_frame [0]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[0] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|tx_frame[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N14
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|ps2_clk_q~feeder (
// Equation(s):
// \keyboard_inst|ps2_host_inst|ps2_clk_q~feeder_combout  = \keyboard_inst|ps2_host_inst|WideNor0~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyboard_inst|ps2_host_inst|WideNor0~3_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|ps2_clk_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|ps2_clk_q~feeder .lut_mask = 16'hFF00;
defparam \keyboard_inst|ps2_host_inst|ps2_clk_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N15
dffeas \keyboard_inst|ps2_host_inst|ps2_clk_q (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|ps2_clk_q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|ps2_clk_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|ps2_clk_q .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|ps2_clk_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N0
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|ps2_data_q~0 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|ps2_data_q~0_combout  = (!\keyboard_inst|ps2_host_inst|tx_shift_reg [0] & !\keyboard_inst|ps2_host_inst|WideNor0~3_combout )

	.dataa(gnd),
	.datab(\keyboard_inst|ps2_host_inst|tx_shift_reg [0]),
	.datac(\keyboard_inst|ps2_host_inst|WideNor0~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|ps2_data_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|ps2_data_q~0 .lut_mask = 16'h0303;
defparam \keyboard_inst|ps2_host_inst|ps2_data_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N1
dffeas \keyboard_inst|ps2_host_inst|ps2_data_q (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|ps2_data_q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|ps2_data_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|ps2_data_q .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|ps2_data_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N12
cycloneive_lcell_comb \nes_joypad_inst|WideNor0 (
// Equation(s):
// \nes_joypad_inst|WideNor0~combout  = (\nes_joypad_inst|pulse_count [2]) # ((\nes_joypad_inst|pulse_count [1]) # ((\nes_joypad_inst|pulse_count [3]) # (\nes_joypad_inst|pulse_count [0])))

	.dataa(\nes_joypad_inst|pulse_count [2]),
	.datab(\nes_joypad_inst|pulse_count [1]),
	.datac(\nes_joypad_inst|pulse_count [3]),
	.datad(\nes_joypad_inst|pulse_count [0]),
	.cin(gnd),
	.combout(\nes_joypad_inst|WideNor0~combout ),
	.cout());
// synopsys translate_off
defparam \nes_joypad_inst|WideNor0 .lut_mask = 16'hFFFE;
defparam \nes_joypad_inst|WideNor0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y11_N9
dffeas \nes_joypad_inst|clk_q[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nes_joypad_inst|clk_8us~q ),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nes_joypad_inst|WideNor0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nes_joypad_inst|clk_q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nes_joypad_inst|clk_q[0] .is_wysiwyg = "true";
defparam \nes_joypad_inst|clk_q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y11_N11
dffeas \nes_joypad_inst|clk_q[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nes_joypad_inst|clk_8us~q ),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nes_joypad_inst|WideNor0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nes_joypad_inst|clk_q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nes_joypad_inst|clk_q[1] .is_wysiwyg = "true";
defparam \nes_joypad_inst|clk_q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N26
cycloneive_lcell_comb \nes_joypad_inst|latch_q~0 (
// Equation(s):
// \nes_joypad_inst|latch_q~0_combout  = (\nes_joypad_inst|WideNor0~combout ) # (!\nes_joypad_inst|clk_8us~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\nes_joypad_inst|clk_8us~q ),
	.datad(\nes_joypad_inst|WideNor0~combout ),
	.cin(gnd),
	.combout(\nes_joypad_inst|latch_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \nes_joypad_inst|latch_q~0 .lut_mask = 16'hFF0F;
defparam \nes_joypad_inst|latch_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N17
dffeas \nes_joypad_inst|latch_q[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nes_joypad_inst|latch_q~0_combout ),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nes_joypad_inst|latch_q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nes_joypad_inst|latch_q[0] .is_wysiwyg = "true";
defparam \nes_joypad_inst|latch_q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y12_N27
dffeas \nes_joypad_inst|latch_q[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\nes_joypad_inst|latch_q~0_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nes_joypad_inst|latch_q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nes_joypad_inst|latch_q[1] .is_wysiwyg = "true";
defparam \nes_joypad_inst|latch_q[1] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_PLL1E0
cycloneive_clkctrl \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_e_sdram_clk (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\PLL_inst|altpll_component|auto_generated|wire_pll1_clk [2]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_e_sdram_clk_outclk ));
// synopsys translate_off
defparam \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_e_sdram_clk .clock_type = "external clock output";
defparam \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_e_sdram_clk .ena_register_mode = "double register";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N22
cycloneive_lcell_comb \SDRAM_controller|WideOr7~3 (
// Equation(s):
// \SDRAM_controller|WideOr7~3_combout  = (\SDRAM_controller|state.S_WRITE_NOP2~q ) # ((\SDRAM_controller|state.S_READ_NOP3~q ) # ((\SDRAM_controller|state.S_WRITE_NOP3~q ) # (\SDRAM_controller|state.S_INIT_NOP2~q )))

	.dataa(\SDRAM_controller|state.S_WRITE_NOP2~q ),
	.datab(\SDRAM_controller|state.S_READ_NOP3~q ),
	.datac(\SDRAM_controller|state.S_WRITE_NOP3~q ),
	.datad(\SDRAM_controller|state.S_INIT_NOP2~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|WideOr7~3_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|WideOr7~3 .lut_mask = 16'hFFFE;
defparam \SDRAM_controller|WideOr7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N6
cycloneive_lcell_comb \SDRAM_controller|WideOr7~0 (
// Equation(s):
// \SDRAM_controller|WideOr7~0_combout  = (\SDRAM_controller|state.S_INIT_NOP1~q ) # ((\SDRAM_controller|state.S_INIT_ACTIVATE_NOP2~q ) # ((\SDRAM_controller|state.S_WRITE_NOP1~q ) # (\SDRAM_controller|state.S_ACTIVATE_NOP2~q )))

	.dataa(\SDRAM_controller|state.S_INIT_NOP1~q ),
	.datab(\SDRAM_controller|state.S_INIT_ACTIVATE_NOP2~q ),
	.datac(\SDRAM_controller|state.S_WRITE_NOP1~q ),
	.datad(\SDRAM_controller|state.S_ACTIVATE_NOP2~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|WideOr7~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|WideOr7~0 .lut_mask = 16'hFFFE;
defparam \SDRAM_controller|WideOr7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N2
cycloneive_lcell_comb \SDRAM_controller|WideOr7~2 (
// Equation(s):
// \SDRAM_controller|WideOr7~2_combout  = ((\SDRAM_controller|state.S_READ_NOP2~q ) # ((\SDRAM_controller|state.S_INIT_DEVICE_NOP2~q ) # (\SDRAM_controller|WideOr7~0_combout ))) # (!\SDRAM_controller|WideOr7~1_combout )

	.dataa(\SDRAM_controller|WideOr7~1_combout ),
	.datab(\SDRAM_controller|state.S_READ_NOP2~q ),
	.datac(\SDRAM_controller|state.S_INIT_DEVICE_NOP2~q ),
	.datad(\SDRAM_controller|WideOr7~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|WideOr7~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|WideOr7~2 .lut_mask = 16'hFFFD;
defparam \SDRAM_controller|WideOr7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N10
cycloneive_lcell_comb \SDRAM_controller|WideOr7~4 (
// Equation(s):
// \SDRAM_controller|WideOr7~4_combout  = (\SDRAM_controller|WideOr7~3_combout ) # ((\SDRAM_controller|state.S_INIT_LOAD~q ) # ((\SDRAM_controller|WideOr7~2_combout ) # (\SDRAM_controller|state.S_INIT_INC~q )))

	.dataa(\SDRAM_controller|WideOr7~3_combout ),
	.datab(\SDRAM_controller|state.S_INIT_LOAD~q ),
	.datac(\SDRAM_controller|WideOr7~2_combout ),
	.datad(\SDRAM_controller|state.S_INIT_INC~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|WideOr7~4_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|WideOr7~4 .lut_mask = 16'hFFFE;
defparam \SDRAM_controller|WideOr7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N0
cycloneive_lcell_comb \SDRAM_controller|sdram_a~0 (
// Equation(s):
// \SDRAM_controller|sdram_a~0_combout  = (!\SDRAM_controller|state.S_ACTIVATE~q  & !\SDRAM_controller|state.S_INIT_ACTIVATE~q )

	.dataa(\SDRAM_controller|state.S_ACTIVATE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_controller|state.S_INIT_ACTIVATE~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|sdram_a~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|sdram_a~0 .lut_mask = 16'h0055;
defparam \SDRAM_controller|sdram_a~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N18
cycloneive_lcell_comb \SDRAM_controller|Selector1~0 (
// Equation(s):
// \SDRAM_controller|Selector1~0_combout  = (\SDRAM_controller|Selector0~0_combout  & (\SDRAM_controller|Selector14~2_combout  & (\SDRAM_controller|Selector15~0_combout  & \SDRAM_controller|sdram_a~0_combout )))

	.dataa(\SDRAM_controller|Selector0~0_combout ),
	.datab(\SDRAM_controller|Selector14~2_combout ),
	.datac(\SDRAM_controller|Selector15~0_combout ),
	.datad(\SDRAM_controller|sdram_a~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector1~0 .lut_mask = 16'h8000;
defparam \SDRAM_controller|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N24
cycloneive_lcell_comb \SDRAM_controller|Selector2~0 (
// Equation(s):
// \SDRAM_controller|Selector2~0_combout  = (\SDRAM_controller|state.S_REFRESH~q ) # (\SDRAM_controller|state.S_READ~q )

	.dataa(\SDRAM_controller|state.S_REFRESH~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_controller|state.S_READ~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector2~0 .lut_mask = 16'hFFAA;
defparam \SDRAM_controller|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N16
cycloneive_lcell_comb \SDRAM_controller|Selector2~1 (
// Equation(s):
// \SDRAM_controller|Selector2~1_combout  = ((\SDRAM_controller|Selector2~0_combout ) # ((\SDRAM_controller|WideOr7~4_combout  & \SDRAM_controller|sdram_cmd [0]))) # (!\SDRAM_controller|Selector1~0_combout )

	.dataa(\SDRAM_controller|WideOr7~4_combout ),
	.datab(\SDRAM_controller|Selector1~0_combout ),
	.datac(\SDRAM_controller|sdram_cmd [0]),
	.datad(\SDRAM_controller|Selector2~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector2~1 .lut_mask = 16'hFFB3;
defparam \SDRAM_controller|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y4_N17
dffeas \SDRAM_controller|sdram_cmd[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\rst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|sdram_cmd [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|sdram_cmd[0] .is_wysiwyg = "true";
defparam \SDRAM_controller|sdram_cmd[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N2
cycloneive_lcell_comb \SDRAM_controller|Selector1~1 (
// Equation(s):
// \SDRAM_controller|Selector1~1_combout  = (((\SDRAM_controller|WideOr7~4_combout  & \SDRAM_controller|sdram_cmd [1])) # (!\SDRAM_controller|Selector1~0_combout )) # (!\SDRAM_controller|state.S_INIT_DEVICE~q )

	.dataa(\SDRAM_controller|WideOr7~4_combout ),
	.datab(\SDRAM_controller|state.S_INIT_DEVICE~q ),
	.datac(\SDRAM_controller|sdram_cmd [1]),
	.datad(\SDRAM_controller|Selector1~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector1~1 .lut_mask = 16'hB3FF;
defparam \SDRAM_controller|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y4_N3
dffeas \SDRAM_controller|sdram_cmd[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\rst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|sdram_cmd [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|sdram_cmd[1] .is_wysiwyg = "true";
defparam \SDRAM_controller|sdram_cmd[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N20
cycloneive_lcell_comb \SDRAM_controller|WideOr12~0 (
// Equation(s):
// \SDRAM_controller|WideOr12~0_combout  = (!\SDRAM_controller|state.S_WRITE~q  & (!\SDRAM_controller|state.S_INIT_WRITE~q  & !\SDRAM_controller|state.S_READ~q ))

	.dataa(\SDRAM_controller|state.S_WRITE~q ),
	.datab(\SDRAM_controller|state.S_INIT_WRITE~q ),
	.datac(\SDRAM_controller|state.S_READ~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|WideOr12~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|WideOr12~0 .lut_mask = 16'h0101;
defparam \SDRAM_controller|WideOr12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N6
cycloneive_lcell_comb \SDRAM_controller|Selector0~1 (
// Equation(s):
// \SDRAM_controller|Selector0~1_combout  = (((!\SDRAM_controller|WideOr12~0_combout ) # (!\SDRAM_controller|Selector15~0_combout )) # (!\SDRAM_controller|Selector14~2_combout )) # (!\SDRAM_controller|Selector0~0_combout )

	.dataa(\SDRAM_controller|Selector0~0_combout ),
	.datab(\SDRAM_controller|Selector14~2_combout ),
	.datac(\SDRAM_controller|Selector15~0_combout ),
	.datad(\SDRAM_controller|WideOr12~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector0~1 .lut_mask = 16'h7FFF;
defparam \SDRAM_controller|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N28
cycloneive_lcell_comb \SDRAM_controller|Selector0~2 (
// Equation(s):
// \SDRAM_controller|Selector0~2_combout  = (\SDRAM_controller|Selector0~1_combout ) # ((\SDRAM_controller|WideOr7~4_combout  & \SDRAM_controller|sdram_cmd [2]))

	.dataa(\SDRAM_controller|WideOr7~4_combout ),
	.datab(gnd),
	.datac(\SDRAM_controller|sdram_cmd [2]),
	.datad(\SDRAM_controller|Selector0~1_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector0~2 .lut_mask = 16'hFFA0;
defparam \SDRAM_controller|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y4_N29
dffeas \SDRAM_controller|sdram_cmd[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\rst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|sdram_cmd [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|sdram_cmd[2] .is_wysiwyg = "true";
defparam \SDRAM_controller|sdram_cmd[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N14
cycloneive_lcell_comb \SDRAM_controller|address_hold[3]~18 (
// Equation(s):
// \SDRAM_controller|address_hold[3]~18_combout  = \SDRAM_controller|address_hold [3] $ (VCC)
// \SDRAM_controller|address_hold[3]~19  = CARRY(\SDRAM_controller|address_hold [3])

	.dataa(gnd),
	.datab(\SDRAM_controller|address_hold [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SDRAM_controller|address_hold[3]~18_combout ),
	.cout(\SDRAM_controller|address_hold[3]~19 ));
// synopsys translate_off
defparam \SDRAM_controller|address_hold[3]~18 .lut_mask = 16'h33CC;
defparam \SDRAM_controller|address_hold[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N16
cycloneive_lcell_comb \arbiter_inst|mem_address_base~18 (
// Equation(s):
// \arbiter_inst|mem_address_base~18_combout  = (\arbiter_inst|always0~0_combout  & (\p_cache_inst|CPU_address_hold [2])) # (!\arbiter_inst|always0~0_combout  & ((\d_cache_inst|CPU_address_hold [3])))

	.dataa(\arbiter_inst|always0~0_combout ),
	.datab(\p_cache_inst|CPU_address_hold [2]),
	.datac(\d_cache_inst|CPU_address_hold [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\arbiter_inst|mem_address_base~18_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|mem_address_base~18 .lut_mask = 16'hD8D8;
defparam \arbiter_inst|mem_address_base~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N17
dffeas \arbiter_inst|mem_address_base[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|mem_address_base~18_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arbiter_inst|mem_address_base[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|mem_address_base [0]),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|mem_address_base[0] .is_wysiwyg = "true";
defparam \arbiter_inst|mem_address_base[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N2
cycloneive_lcell_comb \SDRAM_controller|address_hold[11]~34 (
// Equation(s):
// \SDRAM_controller|address_hold[11]~34_combout  = (\SDRAM_controller|state~87_combout ) # (((!\SDRAM_controller|state.S_IDLE~q  & \SDRAM_controller|state.S_INIT_INC~q )) # (!\rst~q ))

	.dataa(\SDRAM_controller|state~87_combout ),
	.datab(\SDRAM_controller|state.S_IDLE~q ),
	.datac(\rst~q ),
	.datad(\SDRAM_controller|state.S_INIT_INC~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|address_hold[11]~34_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|address_hold[11]~34 .lut_mask = 16'hBFAF;
defparam \SDRAM_controller|address_hold[11]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y7_N15
dffeas \SDRAM_controller|address_hold[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|address_hold[3]~18_combout ),
	.asdata(\arbiter_inst|mem_address_base [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(!\SDRAM_controller|state.S_INIT_INC~q ),
	.ena(\SDRAM_controller|address_hold[11]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|address_hold [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|address_hold[3] .is_wysiwyg = "true";
defparam \SDRAM_controller|address_hold[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N16
cycloneive_lcell_comb \SDRAM_controller|address_hold[4]~20 (
// Equation(s):
// \SDRAM_controller|address_hold[4]~20_combout  = (\SDRAM_controller|address_hold [4] & (!\SDRAM_controller|address_hold[3]~19 )) # (!\SDRAM_controller|address_hold [4] & ((\SDRAM_controller|address_hold[3]~19 ) # (GND)))
// \SDRAM_controller|address_hold[4]~21  = CARRY((!\SDRAM_controller|address_hold[3]~19 ) # (!\SDRAM_controller|address_hold [4]))

	.dataa(gnd),
	.datab(\SDRAM_controller|address_hold [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|address_hold[3]~19 ),
	.combout(\SDRAM_controller|address_hold[4]~20_combout ),
	.cout(\SDRAM_controller|address_hold[4]~21 ));
// synopsys translate_off
defparam \SDRAM_controller|address_hold[4]~20 .lut_mask = 16'h3C3F;
defparam \SDRAM_controller|address_hold[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N8
cycloneive_lcell_comb \arbiter_inst|mem_address_base~7 (
// Equation(s):
// \arbiter_inst|mem_address_base~7_combout  = (\arbiter_inst|always0~0_combout  & (\p_cache_inst|CPU_address_hold [3])) # (!\arbiter_inst|always0~0_combout  & ((\d_cache_inst|CPU_address_hold [4])))

	.dataa(\arbiter_inst|always0~0_combout ),
	.datab(gnd),
	.datac(\p_cache_inst|CPU_address_hold [3]),
	.datad(\d_cache_inst|CPU_address_hold [4]),
	.cin(gnd),
	.combout(\arbiter_inst|mem_address_base~7_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|mem_address_base~7 .lut_mask = 16'hF5A0;
defparam \arbiter_inst|mem_address_base~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y7_N9
dffeas \arbiter_inst|mem_address_base[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|mem_address_base~7_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arbiter_inst|mem_address_base[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|mem_address_base [1]),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|mem_address_base[1] .is_wysiwyg = "true";
defparam \arbiter_inst|mem_address_base[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N17
dffeas \SDRAM_controller|address_hold[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|address_hold[4]~20_combout ),
	.asdata(\arbiter_inst|mem_address_base [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(!\SDRAM_controller|state.S_INIT_INC~q ),
	.ena(\SDRAM_controller|address_hold[11]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|address_hold [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|address_hold[4] .is_wysiwyg = "true";
defparam \SDRAM_controller|address_hold[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N18
cycloneive_lcell_comb \SDRAM_controller|address_hold[5]~22 (
// Equation(s):
// \SDRAM_controller|address_hold[5]~22_combout  = (\SDRAM_controller|address_hold [5] & (\SDRAM_controller|address_hold[4]~21  $ (GND))) # (!\SDRAM_controller|address_hold [5] & (!\SDRAM_controller|address_hold[4]~21  & VCC))
// \SDRAM_controller|address_hold[5]~23  = CARRY((\SDRAM_controller|address_hold [5] & !\SDRAM_controller|address_hold[4]~21 ))

	.dataa(gnd),
	.datab(\SDRAM_controller|address_hold [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|address_hold[4]~21 ),
	.combout(\SDRAM_controller|address_hold[5]~22_combout ),
	.cout(\SDRAM_controller|address_hold[5]~23 ));
// synopsys translate_off
defparam \SDRAM_controller|address_hold[5]~22 .lut_mask = 16'hC30C;
defparam \SDRAM_controller|address_hold[5]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N20
cycloneive_lcell_comb \arbiter_inst|mem_address_base~8 (
// Equation(s):
// \arbiter_inst|mem_address_base~8_combout  = (\arbiter_inst|always0~0_combout  & (\p_cache_inst|CPU_address_hold [4])) # (!\arbiter_inst|always0~0_combout  & ((\d_cache_inst|CPU_address_hold [5])))

	.dataa(\p_cache_inst|CPU_address_hold [4]),
	.datab(\d_cache_inst|CPU_address_hold [5]),
	.datac(gnd),
	.datad(\arbiter_inst|always0~0_combout ),
	.cin(gnd),
	.combout(\arbiter_inst|mem_address_base~8_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|mem_address_base~8 .lut_mask = 16'hAACC;
defparam \arbiter_inst|mem_address_base~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N21
dffeas \arbiter_inst|mem_address_base[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|mem_address_base~8_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arbiter_inst|mem_address_base[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|mem_address_base [2]),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|mem_address_base[2] .is_wysiwyg = "true";
defparam \arbiter_inst|mem_address_base[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N19
dffeas \SDRAM_controller|address_hold[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|address_hold[5]~22_combout ),
	.asdata(\arbiter_inst|mem_address_base [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(!\SDRAM_controller|state.S_INIT_INC~q ),
	.ena(\SDRAM_controller|address_hold[11]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|address_hold [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|address_hold[5] .is_wysiwyg = "true";
defparam \SDRAM_controller|address_hold[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N20
cycloneive_lcell_comb \SDRAM_controller|address_hold[6]~24 (
// Equation(s):
// \SDRAM_controller|address_hold[6]~24_combout  = (\SDRAM_controller|address_hold [6] & (!\SDRAM_controller|address_hold[5]~23 )) # (!\SDRAM_controller|address_hold [6] & ((\SDRAM_controller|address_hold[5]~23 ) # (GND)))
// \SDRAM_controller|address_hold[6]~25  = CARRY((!\SDRAM_controller|address_hold[5]~23 ) # (!\SDRAM_controller|address_hold [6]))

	.dataa(gnd),
	.datab(\SDRAM_controller|address_hold [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|address_hold[5]~23 ),
	.combout(\SDRAM_controller|address_hold[6]~24_combout ),
	.cout(\SDRAM_controller|address_hold[6]~25 ));
// synopsys translate_off
defparam \SDRAM_controller|address_hold[6]~24 .lut_mask = 16'h3C3F;
defparam \SDRAM_controller|address_hold[6]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N2
cycloneive_lcell_comb \arbiter_inst|mem_address_base~9 (
// Equation(s):
// \arbiter_inst|mem_address_base~9_combout  = (\arbiter_inst|always0~0_combout  & (\p_cache_inst|CPU_address_hold [5])) # (!\arbiter_inst|always0~0_combout  & ((\d_cache_inst|CPU_address_hold [6])))

	.dataa(\arbiter_inst|always0~0_combout ),
	.datab(\p_cache_inst|CPU_address_hold [5]),
	.datac(gnd),
	.datad(\d_cache_inst|CPU_address_hold [6]),
	.cin(gnd),
	.combout(\arbiter_inst|mem_address_base~9_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|mem_address_base~9 .lut_mask = 16'hDD88;
defparam \arbiter_inst|mem_address_base~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N3
dffeas \arbiter_inst|mem_address_base[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|mem_address_base~9_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arbiter_inst|mem_address_base[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|mem_address_base [3]),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|mem_address_base[3] .is_wysiwyg = "true";
defparam \arbiter_inst|mem_address_base[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N21
dffeas \SDRAM_controller|address_hold[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|address_hold[6]~24_combout ),
	.asdata(\arbiter_inst|mem_address_base [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(!\SDRAM_controller|state.S_INIT_INC~q ),
	.ena(\SDRAM_controller|address_hold[11]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|address_hold [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|address_hold[6] .is_wysiwyg = "true";
defparam \SDRAM_controller|address_hold[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N22
cycloneive_lcell_comb \SDRAM_controller|address_hold[7]~26 (
// Equation(s):
// \SDRAM_controller|address_hold[7]~26_combout  = (\SDRAM_controller|address_hold [7] & (\SDRAM_controller|address_hold[6]~25  $ (GND))) # (!\SDRAM_controller|address_hold [7] & (!\SDRAM_controller|address_hold[6]~25  & VCC))
// \SDRAM_controller|address_hold[7]~27  = CARRY((\SDRAM_controller|address_hold [7] & !\SDRAM_controller|address_hold[6]~25 ))

	.dataa(\SDRAM_controller|address_hold [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|address_hold[6]~25 ),
	.combout(\SDRAM_controller|address_hold[7]~26_combout ),
	.cout(\SDRAM_controller|address_hold[7]~27 ));
// synopsys translate_off
defparam \SDRAM_controller|address_hold[7]~26 .lut_mask = 16'hA50A;
defparam \SDRAM_controller|address_hold[7]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N20
cycloneive_lcell_comb \arbiter_inst|mem_address_base~10 (
// Equation(s):
// \arbiter_inst|mem_address_base~10_combout  = (\arbiter_inst|always0~0_combout  & (\p_cache_inst|CPU_address_hold [6])) # (!\arbiter_inst|always0~0_combout  & ((\d_cache_inst|CPU_address_hold [7])))

	.dataa(\arbiter_inst|always0~0_combout ),
	.datab(\p_cache_inst|CPU_address_hold [6]),
	.datac(\d_cache_inst|CPU_address_hold [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\arbiter_inst|mem_address_base~10_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|mem_address_base~10 .lut_mask = 16'hD8D8;
defparam \arbiter_inst|mem_address_base~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N21
dffeas \arbiter_inst|mem_address_base[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|mem_address_base~10_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arbiter_inst|mem_address_base[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|mem_address_base [4]),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|mem_address_base[4] .is_wysiwyg = "true";
defparam \arbiter_inst|mem_address_base[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N23
dffeas \SDRAM_controller|address_hold[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|address_hold[7]~26_combout ),
	.asdata(\arbiter_inst|mem_address_base [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(!\SDRAM_controller|state.S_INIT_INC~q ),
	.ena(\SDRAM_controller|address_hold[11]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|address_hold [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|address_hold[7] .is_wysiwyg = "true";
defparam \SDRAM_controller|address_hold[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N24
cycloneive_lcell_comb \SDRAM_controller|address_hold[8]~28 (
// Equation(s):
// \SDRAM_controller|address_hold[8]~28_combout  = (\SDRAM_controller|address_hold [8] & (!\SDRAM_controller|address_hold[7]~27 )) # (!\SDRAM_controller|address_hold [8] & ((\SDRAM_controller|address_hold[7]~27 ) # (GND)))
// \SDRAM_controller|address_hold[8]~29  = CARRY((!\SDRAM_controller|address_hold[7]~27 ) # (!\SDRAM_controller|address_hold [8]))

	.dataa(gnd),
	.datab(\SDRAM_controller|address_hold [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|address_hold[7]~27 ),
	.combout(\SDRAM_controller|address_hold[8]~28_combout ),
	.cout(\SDRAM_controller|address_hold[8]~29 ));
// synopsys translate_off
defparam \SDRAM_controller|address_hold[8]~28 .lut_mask = 16'h3C3F;
defparam \SDRAM_controller|address_hold[8]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N10
cycloneive_lcell_comb \arbiter_inst|mem_address_base~12 (
// Equation(s):
// \arbiter_inst|mem_address_base~12_combout  = (\arbiter_inst|always0~0_combout  & (\p_cache_inst|CPU_address_hold [7])) # (!\arbiter_inst|always0~0_combout  & ((\d_cache_inst|CPU_address_hold [8])))

	.dataa(\p_cache_inst|CPU_address_hold [7]),
	.datab(gnd),
	.datac(\d_cache_inst|CPU_address_hold [8]),
	.datad(\arbiter_inst|always0~0_combout ),
	.cin(gnd),
	.combout(\arbiter_inst|mem_address_base~12_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|mem_address_base~12 .lut_mask = 16'hAAF0;
defparam \arbiter_inst|mem_address_base~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y7_N11
dffeas \arbiter_inst|mem_address_base[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|mem_address_base~12_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arbiter_inst|mem_address_base[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|mem_address_base [5]),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|mem_address_base[5] .is_wysiwyg = "true";
defparam \arbiter_inst|mem_address_base[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N25
dffeas \SDRAM_controller|address_hold[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|address_hold[8]~28_combout ),
	.asdata(\arbiter_inst|mem_address_base [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(!\SDRAM_controller|state.S_INIT_INC~q ),
	.ena(\SDRAM_controller|address_hold[11]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|address_hold [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|address_hold[8] .is_wysiwyg = "true";
defparam \SDRAM_controller|address_hold[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N26
cycloneive_lcell_comb \SDRAM_controller|address_hold[9]~30 (
// Equation(s):
// \SDRAM_controller|address_hold[9]~30_combout  = (\SDRAM_controller|address_hold [9] & (\SDRAM_controller|address_hold[8]~29  $ (GND))) # (!\SDRAM_controller|address_hold [9] & (!\SDRAM_controller|address_hold[8]~29  & VCC))
// \SDRAM_controller|address_hold[9]~31  = CARRY((\SDRAM_controller|address_hold [9] & !\SDRAM_controller|address_hold[8]~29 ))

	.dataa(gnd),
	.datab(\SDRAM_controller|address_hold [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|address_hold[8]~29 ),
	.combout(\SDRAM_controller|address_hold[9]~30_combout ),
	.cout(\SDRAM_controller|address_hold[9]~31 ));
// synopsys translate_off
defparam \SDRAM_controller|address_hold[9]~30 .lut_mask = 16'hC30C;
defparam \SDRAM_controller|address_hold[9]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N22
cycloneive_lcell_comb \arbiter_inst|mem_address_base~14 (
// Equation(s):
// \arbiter_inst|mem_address_base~14_combout  = (\arbiter_inst|always0~0_combout  & ((\p_cache_inst|CPU_address_hold [8]))) # (!\arbiter_inst|always0~0_combout  & (\d_cache_inst|CPU_address_hold [9]))

	.dataa(\arbiter_inst|always0~0_combout ),
	.datab(\d_cache_inst|CPU_address_hold [9]),
	.datac(\p_cache_inst|CPU_address_hold [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\arbiter_inst|mem_address_base~14_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|mem_address_base~14 .lut_mask = 16'hE4E4;
defparam \arbiter_inst|mem_address_base~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N23
dffeas \arbiter_inst|mem_address_base[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|mem_address_base~14_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arbiter_inst|mem_address_base[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|mem_address_base [6]),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|mem_address_base[6] .is_wysiwyg = "true";
defparam \arbiter_inst|mem_address_base[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N27
dffeas \SDRAM_controller|address_hold[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|address_hold[9]~30_combout ),
	.asdata(\arbiter_inst|mem_address_base [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(!\SDRAM_controller|state.S_INIT_INC~q ),
	.ena(\SDRAM_controller|address_hold[11]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|address_hold [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|address_hold[9] .is_wysiwyg = "true";
defparam \SDRAM_controller|address_hold[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N28
cycloneive_lcell_comb \SDRAM_controller|address_hold[10]~32 (
// Equation(s):
// \SDRAM_controller|address_hold[10]~32_combout  = (\SDRAM_controller|address_hold [10] & (!\SDRAM_controller|address_hold[9]~31 )) # (!\SDRAM_controller|address_hold [10] & ((\SDRAM_controller|address_hold[9]~31 ) # (GND)))
// \SDRAM_controller|address_hold[10]~33  = CARRY((!\SDRAM_controller|address_hold[9]~31 ) # (!\SDRAM_controller|address_hold [10]))

	.dataa(gnd),
	.datab(\SDRAM_controller|address_hold [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|address_hold[9]~31 ),
	.combout(\SDRAM_controller|address_hold[10]~32_combout ),
	.cout(\SDRAM_controller|address_hold[10]~33 ));
// synopsys translate_off
defparam \SDRAM_controller|address_hold[10]~32 .lut_mask = 16'h3C3F;
defparam \SDRAM_controller|address_hold[10]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N8
cycloneive_lcell_comb \arbiter_inst|mem_address_base~4 (
// Equation(s):
// \arbiter_inst|mem_address_base~4_combout  = (\arbiter_inst|always0~0_combout  & ((\p_cache_inst|CPU_address_hold [9]))) # (!\arbiter_inst|always0~0_combout  & (\d_cache_inst|CPU_address_hold [10]))

	.dataa(gnd),
	.datab(\d_cache_inst|CPU_address_hold [10]),
	.datac(\p_cache_inst|CPU_address_hold [9]),
	.datad(\arbiter_inst|always0~0_combout ),
	.cin(gnd),
	.combout(\arbiter_inst|mem_address_base~4_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|mem_address_base~4 .lut_mask = 16'hF0CC;
defparam \arbiter_inst|mem_address_base~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N9
dffeas \arbiter_inst|mem_address_base[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|mem_address_base~4_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arbiter_inst|mem_address_base[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|mem_address_base [7]),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|mem_address_base[7] .is_wysiwyg = "true";
defparam \arbiter_inst|mem_address_base[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N29
dffeas \SDRAM_controller|address_hold[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|address_hold[10]~32_combout ),
	.asdata(\arbiter_inst|mem_address_base [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(!\SDRAM_controller|state.S_INIT_INC~q ),
	.ena(\SDRAM_controller|address_hold[11]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|address_hold [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|address_hold[10] .is_wysiwyg = "true";
defparam \SDRAM_controller|address_hold[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N24
cycloneive_lcell_comb \SDRAM_controller|Selector13~2 (
// Equation(s):
// \SDRAM_controller|Selector13~2_combout  = (\SDRAM_controller|WideOr12~0_combout  & ((\SDRAM_controller|address_hold [10]) # ((!\SDRAM_controller|state.S_ACTIVATE~q  & !\SDRAM_controller|state.S_INIT_ACTIVATE~q ))))

	.dataa(\SDRAM_controller|state.S_ACTIVATE~q ),
	.datab(\SDRAM_controller|address_hold [10]),
	.datac(\SDRAM_controller|WideOr12~0_combout ),
	.datad(\SDRAM_controller|state.S_INIT_ACTIVATE~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector13~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector13~2 .lut_mask = 16'hC0D0;
defparam \SDRAM_controller|Selector13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N10
cycloneive_lcell_comb \SDRAM_controller|sdram_a[5]~1 (
// Equation(s):
// \SDRAM_controller|sdram_a[5]~1_combout  = (\rst~q  & ((\SDRAM_controller|state.S_MODE~q ) # ((!\SDRAM_controller|sdram_a~0_combout ) # (!\SDRAM_controller|WideOr12~0_combout ))))

	.dataa(\SDRAM_controller|state.S_MODE~q ),
	.datab(\rst~q ),
	.datac(\SDRAM_controller|WideOr12~0_combout ),
	.datad(\SDRAM_controller|sdram_a~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|sdram_a[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|sdram_a[5]~1 .lut_mask = 16'h8CCC;
defparam \SDRAM_controller|sdram_a[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y4_N25
dffeas \SDRAM_controller|sdram_a[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector13~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|sdram_a[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|sdram_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|sdram_a[0] .is_wysiwyg = "true";
defparam \SDRAM_controller|sdram_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N30
cycloneive_lcell_comb \SDRAM_controller|address_hold[11]~35 (
// Equation(s):
// \SDRAM_controller|address_hold[11]~35_combout  = (\SDRAM_controller|address_hold [11] & (\SDRAM_controller|address_hold[10]~33  $ (GND))) # (!\SDRAM_controller|address_hold [11] & (!\SDRAM_controller|address_hold[10]~33  & VCC))
// \SDRAM_controller|address_hold[11]~36  = CARRY((\SDRAM_controller|address_hold [11] & !\SDRAM_controller|address_hold[10]~33 ))

	.dataa(\SDRAM_controller|address_hold [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|address_hold[10]~33 ),
	.combout(\SDRAM_controller|address_hold[11]~35_combout ),
	.cout(\SDRAM_controller|address_hold[11]~36 ));
// synopsys translate_off
defparam \SDRAM_controller|address_hold[11]~35 .lut_mask = 16'hA50A;
defparam \SDRAM_controller|address_hold[11]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N18
cycloneive_lcell_comb \arbiter_inst|mem_address_base~6 (
// Equation(s):
// \arbiter_inst|mem_address_base~6_combout  = (\arbiter_inst|always0~0_combout  & (\p_cache_inst|CPU_address_hold [10])) # (!\arbiter_inst|always0~0_combout  & ((\d_cache_inst|CPU_address_hold [11])))

	.dataa(\arbiter_inst|always0~0_combout ),
	.datab(gnd),
	.datac(\p_cache_inst|CPU_address_hold [10]),
	.datad(\d_cache_inst|CPU_address_hold [11]),
	.cin(gnd),
	.combout(\arbiter_inst|mem_address_base~6_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|mem_address_base~6 .lut_mask = 16'hF5A0;
defparam \arbiter_inst|mem_address_base~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N19
dffeas \arbiter_inst|mem_address_base[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|mem_address_base~6_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arbiter_inst|mem_address_base[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|mem_address_base [8]),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|mem_address_base[8] .is_wysiwyg = "true";
defparam \arbiter_inst|mem_address_base[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N31
dffeas \SDRAM_controller|address_hold[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|address_hold[11]~35_combout ),
	.asdata(\arbiter_inst|mem_address_base [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(!\SDRAM_controller|state.S_INIT_INC~q ),
	.ena(\SDRAM_controller|address_hold[11]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|address_hold [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|address_hold[11] .is_wysiwyg = "true";
defparam \SDRAM_controller|address_hold[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N2
cycloneive_lcell_comb \SDRAM_controller|Selector12~2 (
// Equation(s):
// \SDRAM_controller|Selector12~2_combout  = (\SDRAM_controller|WideOr12~0_combout  & ((\SDRAM_controller|address_hold [11]) # ((!\SDRAM_controller|state.S_INIT_ACTIVATE~q  & !\SDRAM_controller|state.S_ACTIVATE~q ))))

	.dataa(\SDRAM_controller|WideOr12~0_combout ),
	.datab(\SDRAM_controller|state.S_INIT_ACTIVATE~q ),
	.datac(\SDRAM_controller|address_hold [11]),
	.datad(\SDRAM_controller|state.S_ACTIVATE~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector12~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector12~2 .lut_mask = 16'hA0A2;
defparam \SDRAM_controller|Selector12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y4_N3
dffeas \SDRAM_controller|sdram_a[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector12~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|sdram_a[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|sdram_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|sdram_a[1] .is_wysiwyg = "true";
defparam \SDRAM_controller|sdram_a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N6
cycloneive_lcell_comb \SDRAM_controller|WideOr10~2 (
// Equation(s):
// \SDRAM_controller|WideOr10~2_combout  = (\SDRAM_controller|state.S_MODE~q ) # ((\SDRAM_controller|state.S_INIT_ACTIVATE~q ) # ((\SDRAM_controller|state.S_ACTIVATE~q ) # (!\SDRAM_controller|WideOr12~0_combout )))

	.dataa(\SDRAM_controller|state.S_MODE~q ),
	.datab(\SDRAM_controller|state.S_INIT_ACTIVATE~q ),
	.datac(\SDRAM_controller|WideOr12~0_combout ),
	.datad(\SDRAM_controller|state.S_ACTIVATE~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|WideOr10~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|WideOr10~2 .lut_mask = 16'hFFEF;
defparam \SDRAM_controller|WideOr10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N0
cycloneive_lcell_comb \SDRAM_controller|address_hold[12]~37 (
// Equation(s):
// \SDRAM_controller|address_hold[12]~37_combout  = (\SDRAM_controller|address_hold [12] & (!\SDRAM_controller|address_hold[11]~36 )) # (!\SDRAM_controller|address_hold [12] & ((\SDRAM_controller|address_hold[11]~36 ) # (GND)))
// \SDRAM_controller|address_hold[12]~38  = CARRY((!\SDRAM_controller|address_hold[11]~36 ) # (!\SDRAM_controller|address_hold [12]))

	.dataa(gnd),
	.datab(\SDRAM_controller|address_hold [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|address_hold[11]~36 ),
	.combout(\SDRAM_controller|address_hold[12]~37_combout ),
	.cout(\SDRAM_controller|address_hold[12]~38 ));
// synopsys translate_off
defparam \SDRAM_controller|address_hold[12]~37 .lut_mask = 16'h3C3F;
defparam \SDRAM_controller|address_hold[12]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N8
cycloneive_lcell_comb \arbiter_inst|mem_address_base[9]~0 (
// Equation(s):
// \arbiter_inst|mem_address_base[9]~0_combout  = (\d_cache_inst|write_active~q  & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [64])) # (!\d_cache_inst|write_active~q  & ((\d_cache_inst|CPU_address_hold [12])))

	.dataa(\d_cache_inst|write_active~q ),
	.datab(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [64]),
	.datac(gnd),
	.datad(\d_cache_inst|CPU_address_hold [12]),
	.cin(gnd),
	.combout(\arbiter_inst|mem_address_base[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|mem_address_base[9]~0 .lut_mask = 16'hDD88;
defparam \arbiter_inst|mem_address_base[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N9
dffeas \arbiter_inst|mem_address_base[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|mem_address_base[9]~0_combout ),
	.asdata(\p_cache_inst|CPU_address_hold [11]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\arbiter_inst|always0~0_combout ),
	.ena(\arbiter_inst|mem_address_base[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|mem_address_base [9]),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|mem_address_base[9] .is_wysiwyg = "true";
defparam \arbiter_inst|mem_address_base[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N1
dffeas \SDRAM_controller|address_hold[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|address_hold[12]~37_combout ),
	.asdata(\arbiter_inst|mem_address_base [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(!\SDRAM_controller|state.S_INIT_INC~q ),
	.ena(\SDRAM_controller|address_hold[11]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|address_hold [12]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|address_hold[12] .is_wysiwyg = "true";
defparam \SDRAM_controller|address_hold[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N12
cycloneive_lcell_comb \SDRAM_controller|Selector11~0 (
// Equation(s):
// \SDRAM_controller|Selector11~0_combout  = (\SDRAM_controller|WideOr10~2_combout  & (\SDRAM_controller|address_hold [12] & ((!\SDRAM_controller|sdram_a~0_combout )))) # (!\SDRAM_controller|WideOr10~2_combout  & ((\SDRAM_controller|sdram_a [2]) # 
// ((\SDRAM_controller|address_hold [12] & !\SDRAM_controller|sdram_a~0_combout ))))

	.dataa(\SDRAM_controller|WideOr10~2_combout ),
	.datab(\SDRAM_controller|address_hold [12]),
	.datac(\SDRAM_controller|sdram_a [2]),
	.datad(\SDRAM_controller|sdram_a~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector11~0 .lut_mask = 16'h50DC;
defparam \SDRAM_controller|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y4_N13
dffeas \SDRAM_controller|sdram_a[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|sdram_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|sdram_a[2] .is_wysiwyg = "true";
defparam \SDRAM_controller|sdram_a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N2
cycloneive_lcell_comb \SDRAM_controller|address_hold[13]~39 (
// Equation(s):
// \SDRAM_controller|address_hold[13]~39_combout  = (\SDRAM_controller|address_hold [13] & (\SDRAM_controller|address_hold[12]~38  $ (GND))) # (!\SDRAM_controller|address_hold [13] & (!\SDRAM_controller|address_hold[12]~38  & VCC))
// \SDRAM_controller|address_hold[13]~40  = CARRY((\SDRAM_controller|address_hold [13] & !\SDRAM_controller|address_hold[12]~38 ))

	.dataa(gnd),
	.datab(\SDRAM_controller|address_hold [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|address_hold[12]~38 ),
	.combout(\SDRAM_controller|address_hold[13]~39_combout ),
	.cout(\SDRAM_controller|address_hold[13]~40 ));
// synopsys translate_off
defparam \SDRAM_controller|address_hold[13]~39 .lut_mask = 16'hC30C;
defparam \SDRAM_controller|address_hold[13]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N18
cycloneive_lcell_comb \arbiter_inst|mem_address_base[10]~1 (
// Equation(s):
// \arbiter_inst|mem_address_base[10]~1_combout  = (\d_cache_inst|write_active~q  & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [65])) # (!\d_cache_inst|write_active~q  & ((\d_cache_inst|CPU_address_hold [13])))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [65]),
	.datab(\d_cache_inst|CPU_address_hold [13]),
	.datac(gnd),
	.datad(\d_cache_inst|write_active~q ),
	.cin(gnd),
	.combout(\arbiter_inst|mem_address_base[10]~1_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|mem_address_base[10]~1 .lut_mask = 16'hAACC;
defparam \arbiter_inst|mem_address_base[10]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N19
dffeas \arbiter_inst|mem_address_base[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|mem_address_base[10]~1_combout ),
	.asdata(\p_cache_inst|CPU_address_hold [12]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\arbiter_inst|always0~0_combout ),
	.ena(\arbiter_inst|mem_address_base[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|mem_address_base [10]),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|mem_address_base[10] .is_wysiwyg = "true";
defparam \arbiter_inst|mem_address_base[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N3
dffeas \SDRAM_controller|address_hold[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|address_hold[13]~39_combout ),
	.asdata(\arbiter_inst|mem_address_base [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(!\SDRAM_controller|state.S_INIT_INC~q ),
	.ena(\SDRAM_controller|address_hold[11]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|address_hold [13]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|address_hold[13] .is_wysiwyg = "true";
defparam \SDRAM_controller|address_hold[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N14
cycloneive_lcell_comb \SDRAM_controller|Selector10~0 (
// Equation(s):
// \SDRAM_controller|Selector10~0_combout  = (\SDRAM_controller|WideOr12~0_combout  & (((\SDRAM_controller|address_hold [13]) # (\SDRAM_controller|sdram_a~0_combout )))) # (!\SDRAM_controller|WideOr12~0_combout  & (\SDRAM_controller|address_hold [4]))

	.dataa(\SDRAM_controller|address_hold [4]),
	.datab(\SDRAM_controller|address_hold [13]),
	.datac(\SDRAM_controller|WideOr12~0_combout ),
	.datad(\SDRAM_controller|sdram_a~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector10~0 .lut_mask = 16'hFACA;
defparam \SDRAM_controller|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y4_N15
dffeas \SDRAM_controller|sdram_a[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|sdram_a[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|sdram_a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|sdram_a[3] .is_wysiwyg = "true";
defparam \SDRAM_controller|sdram_a[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N4
cycloneive_lcell_comb \SDRAM_controller|address_hold[14]~41 (
// Equation(s):
// \SDRAM_controller|address_hold[14]~41_combout  = (\SDRAM_controller|address_hold [14] & (!\SDRAM_controller|address_hold[13]~40 )) # (!\SDRAM_controller|address_hold [14] & ((\SDRAM_controller|address_hold[13]~40 ) # (GND)))
// \SDRAM_controller|address_hold[14]~42  = CARRY((!\SDRAM_controller|address_hold[13]~40 ) # (!\SDRAM_controller|address_hold [14]))

	.dataa(gnd),
	.datab(\SDRAM_controller|address_hold [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|address_hold[13]~40 ),
	.combout(\SDRAM_controller|address_hold[14]~41_combout ),
	.cout(\SDRAM_controller|address_hold[14]~42 ));
// synopsys translate_off
defparam \SDRAM_controller|address_hold[14]~41 .lut_mask = 16'h3C3F;
defparam \SDRAM_controller|address_hold[14]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N12
cycloneive_lcell_comb \arbiter_inst|mem_address_base[11]~2 (
// Equation(s):
// \arbiter_inst|mem_address_base[11]~2_combout  = (\d_cache_inst|write_active~q  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [66]))) # (!\d_cache_inst|write_active~q  & (\d_cache_inst|CPU_address_hold [14]))

	.dataa(\d_cache_inst|CPU_address_hold [14]),
	.datab(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [66]),
	.datac(gnd),
	.datad(\d_cache_inst|write_active~q ),
	.cin(gnd),
	.combout(\arbiter_inst|mem_address_base[11]~2_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|mem_address_base[11]~2 .lut_mask = 16'hCCAA;
defparam \arbiter_inst|mem_address_base[11]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N13
dffeas \arbiter_inst|mem_address_base[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|mem_address_base[11]~2_combout ),
	.asdata(\p_cache_inst|CPU_address_hold [13]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\arbiter_inst|always0~0_combout ),
	.ena(\arbiter_inst|mem_address_base[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|mem_address_base [11]),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|mem_address_base[11] .is_wysiwyg = "true";
defparam \arbiter_inst|mem_address_base[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N5
dffeas \SDRAM_controller|address_hold[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|address_hold[14]~41_combout ),
	.asdata(\arbiter_inst|mem_address_base [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(!\SDRAM_controller|state.S_INIT_INC~q ),
	.ena(\SDRAM_controller|address_hold[11]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|address_hold [14]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|address_hold[14] .is_wysiwyg = "true";
defparam \SDRAM_controller|address_hold[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N8
cycloneive_lcell_comb \SDRAM_controller|Selector9~0 (
// Equation(s):
// \SDRAM_controller|Selector9~0_combout  = (\SDRAM_controller|WideOr12~0_combout  & (((\SDRAM_controller|address_hold [14]) # (\SDRAM_controller|sdram_a~0_combout )))) # (!\SDRAM_controller|WideOr12~0_combout  & (\SDRAM_controller|address_hold [5]))

	.dataa(\SDRAM_controller|WideOr12~0_combout ),
	.datab(\SDRAM_controller|address_hold [5]),
	.datac(\SDRAM_controller|address_hold [14]),
	.datad(\SDRAM_controller|sdram_a~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector9~0 .lut_mask = 16'hEEE4;
defparam \SDRAM_controller|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y4_N9
dffeas \SDRAM_controller|sdram_a[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|sdram_a[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|sdram_a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|sdram_a[4] .is_wysiwyg = "true";
defparam \SDRAM_controller|sdram_a[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N6
cycloneive_lcell_comb \SDRAM_controller|address_hold[15]~43 (
// Equation(s):
// \SDRAM_controller|address_hold[15]~43_combout  = (\SDRAM_controller|address_hold [15] & (\SDRAM_controller|address_hold[14]~42  $ (GND))) # (!\SDRAM_controller|address_hold [15] & (!\SDRAM_controller|address_hold[14]~42  & VCC))
// \SDRAM_controller|address_hold[15]~44  = CARRY((\SDRAM_controller|address_hold [15] & !\SDRAM_controller|address_hold[14]~42 ))

	.dataa(\SDRAM_controller|address_hold [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|address_hold[14]~42 ),
	.combout(\SDRAM_controller|address_hold[15]~43_combout ),
	.cout(\SDRAM_controller|address_hold[15]~44 ));
// synopsys translate_off
defparam \SDRAM_controller|address_hold[15]~43 .lut_mask = 16'hA50A;
defparam \SDRAM_controller|address_hold[15]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N14
cycloneive_lcell_comb \arbiter_inst|mem_address_base[12]~3 (
// Equation(s):
// \arbiter_inst|mem_address_base[12]~3_combout  = (\d_cache_inst|write_active~q  & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [67])) # (!\d_cache_inst|write_active~q  & ((\d_cache_inst|CPU_address_hold [15])))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [67]),
	.datab(\d_cache_inst|CPU_address_hold [15]),
	.datac(gnd),
	.datad(\d_cache_inst|write_active~q ),
	.cin(gnd),
	.combout(\arbiter_inst|mem_address_base[12]~3_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|mem_address_base[12]~3 .lut_mask = 16'hAACC;
defparam \arbiter_inst|mem_address_base[12]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N15
dffeas \arbiter_inst|mem_address_base[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|mem_address_base[12]~3_combout ),
	.asdata(\p_cache_inst|CPU_address_hold [14]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\arbiter_inst|always0~0_combout ),
	.ena(\arbiter_inst|mem_address_base[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|mem_address_base [12]),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|mem_address_base[12] .is_wysiwyg = "true";
defparam \arbiter_inst|mem_address_base[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N7
dffeas \SDRAM_controller|address_hold[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|address_hold[15]~43_combout ),
	.asdata(\arbiter_inst|mem_address_base [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(!\SDRAM_controller|state.S_INIT_INC~q ),
	.ena(\SDRAM_controller|address_hold[11]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|address_hold [15]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|address_hold[15] .is_wysiwyg = "true";
defparam \SDRAM_controller|address_hold[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N18
cycloneive_lcell_comb \SDRAM_controller|Selector8~0 (
// Equation(s):
// \SDRAM_controller|Selector8~0_combout  = (\SDRAM_controller|WideOr12~0_combout  & ((\SDRAM_controller|address_hold [15]) # ((\SDRAM_controller|sdram_a~0_combout )))) # (!\SDRAM_controller|WideOr12~0_combout  & (((\SDRAM_controller|address_hold [6]))))

	.dataa(\SDRAM_controller|address_hold [15]),
	.datab(\SDRAM_controller|address_hold [6]),
	.datac(\SDRAM_controller|WideOr12~0_combout ),
	.datad(\SDRAM_controller|sdram_a~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector8~0 .lut_mask = 16'hFCAC;
defparam \SDRAM_controller|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y4_N19
dffeas \SDRAM_controller|sdram_a[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|sdram_a[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|sdram_a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|sdram_a[5] .is_wysiwyg = "true";
defparam \SDRAM_controller|sdram_a[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N8
cycloneive_lcell_comb \SDRAM_controller|address_hold[16]~45 (
// Equation(s):
// \SDRAM_controller|address_hold[16]~45_combout  = (\SDRAM_controller|address_hold [16] & (!\SDRAM_controller|address_hold[15]~44 )) # (!\SDRAM_controller|address_hold [16] & ((\SDRAM_controller|address_hold[15]~44 ) # (GND)))
// \SDRAM_controller|address_hold[16]~46  = CARRY((!\SDRAM_controller|address_hold[15]~44 ) # (!\SDRAM_controller|address_hold [16]))

	.dataa(gnd),
	.datab(\SDRAM_controller|address_hold [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|address_hold[15]~44 ),
	.combout(\SDRAM_controller|address_hold[16]~45_combout ),
	.cout(\SDRAM_controller|address_hold[16]~46 ));
// synopsys translate_off
defparam \SDRAM_controller|address_hold[16]~45 .lut_mask = 16'h3C3F;
defparam \SDRAM_controller|address_hold[16]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N8
cycloneive_lcell_comb \MSC_inst|data_page[0]~feeder (
// Equation(s):
// \MSC_inst|data_page[0]~feeder_combout  = \CPU_inst|shift_merge0|LBD_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|LBD_reg [0]),
	.cin(gnd),
	.combout(\MSC_inst|data_page[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MSC_inst|data_page[0]~feeder .lut_mask = 16'hFF00;
defparam \MSC_inst|data_page[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N6
cycloneive_lcell_comb \MSC_inst|data_page[0]~0 (
// Equation(s):
// \MSC_inst|data_page[0]~0_combout  = (\CPU_inst|reg_file0|ivr_reg [0] & (\CPU_inst|reg_file0|ivr_reg [1] & (\MSC_inst|p2_control_enable~q  & \MSC_en~combout )))

	.dataa(\CPU_inst|reg_file0|ivr_reg [0]),
	.datab(\CPU_inst|reg_file0|ivr_reg [1]),
	.datac(\MSC_inst|p2_control_enable~q ),
	.datad(\MSC_en~combout ),
	.cin(gnd),
	.combout(\MSC_inst|data_page[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MSC_inst|data_page[0]~0 .lut_mask = 16'h8000;
defparam \MSC_inst|data_page[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y6_N9
dffeas \MSC_inst|data_page[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\MSC_inst|data_page[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MSC_inst|data_page[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MSC_inst|data_page [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MSC_inst|data_page[0] .is_wysiwyg = "true";
defparam \MSC_inst|data_page[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N22
cycloneive_lcell_comb \arbiter_inst|mem_address_base~11 (
// Equation(s):
// \arbiter_inst|mem_address_base~11_combout  = (\arbiter_inst|always0~0_combout  & ((\p_cache_inst|CPU_address_hold [15]))) # (!\arbiter_inst|always0~0_combout  & (\MSC_inst|data_page [0]))

	.dataa(\MSC_inst|data_page [0]),
	.datab(\p_cache_inst|CPU_address_hold [15]),
	.datac(gnd),
	.datad(\arbiter_inst|always0~0_combout ),
	.cin(gnd),
	.combout(\arbiter_inst|mem_address_base~11_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|mem_address_base~11 .lut_mask = 16'hCCAA;
defparam \arbiter_inst|mem_address_base~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y6_N23
dffeas \arbiter_inst|mem_address_base[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|mem_address_base~11_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arbiter_inst|mem_address_base[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|mem_address_base [13]),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|mem_address_base[13] .is_wysiwyg = "true";
defparam \arbiter_inst|mem_address_base[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N9
dffeas \SDRAM_controller|address_hold[16] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|address_hold[16]~45_combout ),
	.asdata(\arbiter_inst|mem_address_base [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(!\SDRAM_controller|state.S_INIT_INC~q ),
	.ena(\SDRAM_controller|address_hold[11]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|address_hold [16]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|address_hold[16] .is_wysiwyg = "true";
defparam \SDRAM_controller|address_hold[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N28
cycloneive_lcell_comb \SDRAM_controller|Selector7~0 (
// Equation(s):
// \SDRAM_controller|Selector7~0_combout  = (\SDRAM_controller|WideOr12~0_combout  & (((\SDRAM_controller|address_hold [16] & !\SDRAM_controller|sdram_a~0_combout )))) # (!\SDRAM_controller|WideOr12~0_combout  & (\SDRAM_controller|address_hold [7]))

	.dataa(\SDRAM_controller|address_hold [7]),
	.datab(\SDRAM_controller|address_hold [16]),
	.datac(\SDRAM_controller|WideOr12~0_combout ),
	.datad(\SDRAM_controller|sdram_a~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector7~0 .lut_mask = 16'h0ACA;
defparam \SDRAM_controller|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y4_N29
dffeas \SDRAM_controller|sdram_a[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|sdram_a[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|sdram_a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|sdram_a[6] .is_wysiwyg = "true";
defparam \SDRAM_controller|sdram_a[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N10
cycloneive_lcell_comb \SDRAM_controller|address_hold[17]~47 (
// Equation(s):
// \SDRAM_controller|address_hold[17]~47_combout  = (\SDRAM_controller|address_hold [17] & (\SDRAM_controller|address_hold[16]~46  $ (GND))) # (!\SDRAM_controller|address_hold [17] & (!\SDRAM_controller|address_hold[16]~46  & VCC))
// \SDRAM_controller|address_hold[17]~48  = CARRY((\SDRAM_controller|address_hold [17] & !\SDRAM_controller|address_hold[16]~46 ))

	.dataa(\SDRAM_controller|address_hold [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|address_hold[16]~46 ),
	.combout(\SDRAM_controller|address_hold[17]~47_combout ),
	.cout(\SDRAM_controller|address_hold[17]~48 ));
// synopsys translate_off
defparam \SDRAM_controller|address_hold[17]~47 .lut_mask = 16'hA50A;
defparam \SDRAM_controller|address_hold[17]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y6_N13
dffeas \MSC_inst|data_page[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [1]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MSC_inst|data_page[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MSC_inst|data_page [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MSC_inst|data_page[1] .is_wysiwyg = "true";
defparam \MSC_inst|data_page[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N26
cycloneive_lcell_comb \MSC_inst|program_page[0]~feeder (
// Equation(s):
// \MSC_inst|program_page[0]~feeder_combout  = \CPU_inst|shift_merge0|LBD_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|LBD_reg [0]),
	.cin(gnd),
	.combout(\MSC_inst|program_page[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MSC_inst|program_page[0]~feeder .lut_mask = 16'hFF00;
defparam \MSC_inst|program_page[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N8
cycloneive_lcell_comb \MSC_inst|program_page[0]~0 (
// Equation(s):
// \MSC_inst|program_page[0]~0_combout  = (\CPU_inst|reg_file0|ivr_reg [0] & (!\CPU_inst|reg_file0|ivr_reg [1] & (\MSC_inst|p1_control_enable~q  & \MSC_en~combout )))

	.dataa(\CPU_inst|reg_file0|ivr_reg [0]),
	.datab(\CPU_inst|reg_file0|ivr_reg [1]),
	.datac(\MSC_inst|p1_control_enable~q ),
	.datad(\MSC_en~combout ),
	.cin(gnd),
	.combout(\MSC_inst|program_page[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MSC_inst|program_page[0]~0 .lut_mask = 16'h2000;
defparam \MSC_inst|program_page[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y6_N27
dffeas \MSC_inst|program_page[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\MSC_inst|program_page[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MSC_inst|program_page[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MSC_inst|program_page [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MSC_inst|program_page[0] .is_wysiwyg = "true";
defparam \MSC_inst|program_page[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N24
cycloneive_lcell_comb \arbiter_inst|mem_address_base~13 (
// Equation(s):
// \arbiter_inst|mem_address_base~13_combout  = (\arbiter_inst|always0~0_combout  & ((\MSC_inst|program_page [0]))) # (!\arbiter_inst|always0~0_combout  & (\MSC_inst|data_page [1]))

	.dataa(\MSC_inst|data_page [1]),
	.datab(gnd),
	.datac(\MSC_inst|program_page [0]),
	.datad(\arbiter_inst|always0~0_combout ),
	.cin(gnd),
	.combout(\arbiter_inst|mem_address_base~13_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|mem_address_base~13 .lut_mask = 16'hF0AA;
defparam \arbiter_inst|mem_address_base~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y6_N25
dffeas \arbiter_inst|mem_address_base[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|mem_address_base~13_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arbiter_inst|mem_address_base[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|mem_address_base [14]),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|mem_address_base[14] .is_wysiwyg = "true";
defparam \arbiter_inst|mem_address_base[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N11
dffeas \SDRAM_controller|address_hold[17] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|address_hold[17]~47_combout ),
	.asdata(\arbiter_inst|mem_address_base [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(!\SDRAM_controller|state.S_INIT_INC~q ),
	.ena(\SDRAM_controller|address_hold[11]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|address_hold [17]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|address_hold[17] .is_wysiwyg = "true";
defparam \SDRAM_controller|address_hold[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N30
cycloneive_lcell_comb \SDRAM_controller|Selector6~0 (
// Equation(s):
// \SDRAM_controller|Selector6~0_combout  = (\SDRAM_controller|WideOr12~0_combout  & (\SDRAM_controller|address_hold [17] & ((!\SDRAM_controller|sdram_a~0_combout )))) # (!\SDRAM_controller|WideOr12~0_combout  & (((\SDRAM_controller|address_hold [8]))))

	.dataa(\SDRAM_controller|address_hold [17]),
	.datab(\SDRAM_controller|address_hold [8]),
	.datac(\SDRAM_controller|WideOr12~0_combout ),
	.datad(\SDRAM_controller|sdram_a~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector6~0 .lut_mask = 16'h0CAC;
defparam \SDRAM_controller|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y4_N31
dffeas \SDRAM_controller|sdram_a[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|sdram_a[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|sdram_a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|sdram_a[7] .is_wysiwyg = "true";
defparam \SDRAM_controller|sdram_a[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N12
cycloneive_lcell_comb \SDRAM_controller|address_hold[18]~49 (
// Equation(s):
// \SDRAM_controller|address_hold[18]~49_combout  = (\SDRAM_controller|address_hold [18] & (!\SDRAM_controller|address_hold[17]~48 )) # (!\SDRAM_controller|address_hold [18] & ((\SDRAM_controller|address_hold[17]~48 ) # (GND)))
// \SDRAM_controller|address_hold[18]~50  = CARRY((!\SDRAM_controller|address_hold[17]~48 ) # (!\SDRAM_controller|address_hold [18]))

	.dataa(\SDRAM_controller|address_hold [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|address_hold[17]~48 ),
	.combout(\SDRAM_controller|address_hold[18]~49_combout ),
	.cout(\SDRAM_controller|address_hold[18]~50 ));
// synopsys translate_off
defparam \SDRAM_controller|address_hold[18]~49 .lut_mask = 16'h5A5F;
defparam \SDRAM_controller|address_hold[18]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y6_N15
dffeas \MSC_inst|program_page[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [1]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MSC_inst|program_page[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MSC_inst|program_page [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MSC_inst|program_page[1] .is_wysiwyg = "true";
defparam \MSC_inst|program_page[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y6_N1
dffeas \MSC_inst|data_page[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [2]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MSC_inst|data_page[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MSC_inst|data_page [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MSC_inst|data_page[2] .is_wysiwyg = "true";
defparam \MSC_inst|data_page[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N28
cycloneive_lcell_comb \arbiter_inst|mem_address_base~15 (
// Equation(s):
// \arbiter_inst|mem_address_base~15_combout  = (\arbiter_inst|always0~0_combout  & (\MSC_inst|program_page [1])) # (!\arbiter_inst|always0~0_combout  & ((\MSC_inst|data_page [2])))

	.dataa(\MSC_inst|program_page [1]),
	.datab(gnd),
	.datac(\MSC_inst|data_page [2]),
	.datad(\arbiter_inst|always0~0_combout ),
	.cin(gnd),
	.combout(\arbiter_inst|mem_address_base~15_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|mem_address_base~15 .lut_mask = 16'hAAF0;
defparam \arbiter_inst|mem_address_base~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y6_N29
dffeas \arbiter_inst|mem_address_base[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|mem_address_base~15_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arbiter_inst|mem_address_base[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|mem_address_base [15]),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|mem_address_base[15] .is_wysiwyg = "true";
defparam \arbiter_inst|mem_address_base[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N13
dffeas \SDRAM_controller|address_hold[18] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|address_hold[18]~49_combout ),
	.asdata(\arbiter_inst|mem_address_base [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(!\SDRAM_controller|state.S_INIT_INC~q ),
	.ena(\SDRAM_controller|address_hold[11]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|address_hold [18]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|address_hold[18] .is_wysiwyg = "true";
defparam \SDRAM_controller|address_hold[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N16
cycloneive_lcell_comb \SDRAM_controller|Selector5~0 (
// Equation(s):
// \SDRAM_controller|Selector5~0_combout  = (\SDRAM_controller|WideOr12~0_combout  & (\SDRAM_controller|address_hold [18] & ((!\SDRAM_controller|sdram_a~0_combout )))) # (!\SDRAM_controller|WideOr12~0_combout  & (((\SDRAM_controller|address_hold [9]))))

	.dataa(\SDRAM_controller|address_hold [18]),
	.datab(\SDRAM_controller|address_hold [9]),
	.datac(\SDRAM_controller|WideOr12~0_combout ),
	.datad(\SDRAM_controller|sdram_a~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector5~0 .lut_mask = 16'h0CAC;
defparam \SDRAM_controller|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y4_N17
dffeas \SDRAM_controller|sdram_a[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|sdram_a[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|sdram_a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|sdram_a[8] .is_wysiwyg = "true";
defparam \SDRAM_controller|sdram_a[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N14
cycloneive_lcell_comb \SDRAM_controller|address_hold[19]~51 (
// Equation(s):
// \SDRAM_controller|address_hold[19]~51_combout  = (\SDRAM_controller|address_hold [19] & (\SDRAM_controller|address_hold[18]~50  $ (GND))) # (!\SDRAM_controller|address_hold [19] & (!\SDRAM_controller|address_hold[18]~50  & VCC))
// \SDRAM_controller|address_hold[19]~52  = CARRY((\SDRAM_controller|address_hold [19] & !\SDRAM_controller|address_hold[18]~50 ))

	.dataa(gnd),
	.datab(\SDRAM_controller|address_hold [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|address_hold[18]~50 ),
	.combout(\SDRAM_controller|address_hold[19]~51_combout ),
	.cout(\SDRAM_controller|address_hold[19]~52 ));
// synopsys translate_off
defparam \SDRAM_controller|address_hold[19]~51 .lut_mask = 16'hC30C;
defparam \SDRAM_controller|address_hold[19]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y6_N11
dffeas \MSC_inst|program_page[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [2]),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MSC_inst|program_page[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MSC_inst|program_page [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MSC_inst|program_page[2] .is_wysiwyg = "true";
defparam \MSC_inst|program_page[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N4
cycloneive_lcell_comb \MSC_inst|data_page[3]~feeder (
// Equation(s):
// \MSC_inst|data_page[3]~feeder_combout  = \CPU_inst|shift_merge0|LBD_reg [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|LBD_reg [3]),
	.cin(gnd),
	.combout(\MSC_inst|data_page[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MSC_inst|data_page[3]~feeder .lut_mask = 16'hFF00;
defparam \MSC_inst|data_page[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y6_N5
dffeas \MSC_inst|data_page[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\MSC_inst|data_page[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MSC_inst|data_page[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MSC_inst|data_page [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MSC_inst|data_page[3] .is_wysiwyg = "true";
defparam \MSC_inst|data_page[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N26
cycloneive_lcell_comb \arbiter_inst|mem_address_base~16 (
// Equation(s):
// \arbiter_inst|mem_address_base~16_combout  = (\arbiter_inst|always0~0_combout  & (\MSC_inst|program_page [2])) # (!\arbiter_inst|always0~0_combout  & ((\MSC_inst|data_page [3])))

	.dataa(\MSC_inst|program_page [2]),
	.datab(gnd),
	.datac(\MSC_inst|data_page [3]),
	.datad(\arbiter_inst|always0~0_combout ),
	.cin(gnd),
	.combout(\arbiter_inst|mem_address_base~16_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|mem_address_base~16 .lut_mask = 16'hAAF0;
defparam \arbiter_inst|mem_address_base~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y6_N27
dffeas \arbiter_inst|mem_address_base[16] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|mem_address_base~16_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arbiter_inst|mem_address_base[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|mem_address_base [16]),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|mem_address_base[16] .is_wysiwyg = "true";
defparam \arbiter_inst|mem_address_base[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N15
dffeas \SDRAM_controller|address_hold[19] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|address_hold[19]~51_combout ),
	.asdata(\arbiter_inst|mem_address_base [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(!\SDRAM_controller|state.S_INIT_INC~q ),
	.ena(\SDRAM_controller|address_hold[11]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|address_hold [19]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|address_hold[19] .is_wysiwyg = "true";
defparam \SDRAM_controller|address_hold[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N26
cycloneive_lcell_comb \SDRAM_controller|Selector4~0 (
// Equation(s):
// \SDRAM_controller|Selector4~0_combout  = (\SDRAM_controller|address_hold [19] & (((\SDRAM_controller|sdram_a [9] & !\SDRAM_controller|WideOr10~2_combout )) # (!\SDRAM_controller|sdram_a~0_combout ))) # (!\SDRAM_controller|address_hold [19] & 
// (((\SDRAM_controller|sdram_a [9] & !\SDRAM_controller|WideOr10~2_combout ))))

	.dataa(\SDRAM_controller|address_hold [19]),
	.datab(\SDRAM_controller|sdram_a~0_combout ),
	.datac(\SDRAM_controller|sdram_a [9]),
	.datad(\SDRAM_controller|WideOr10~2_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector4~0 .lut_mask = 16'h22F2;
defparam \SDRAM_controller|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y4_N27
dffeas \SDRAM_controller|sdram_a[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|sdram_a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|sdram_a[9] .is_wysiwyg = "true";
defparam \SDRAM_controller|sdram_a[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N16
cycloneive_lcell_comb \SDRAM_controller|address_hold[20]~53 (
// Equation(s):
// \SDRAM_controller|address_hold[20]~53_combout  = \SDRAM_controller|address_hold [20] $ (\SDRAM_controller|address_hold[19]~52 )

	.dataa(gnd),
	.datab(\SDRAM_controller|address_hold [20]),
	.datac(gnd),
	.datad(gnd),
	.cin(\SDRAM_controller|address_hold[19]~52 ),
	.combout(\SDRAM_controller|address_hold[20]~53_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|address_hold[20]~53 .lut_mask = 16'h3C3C;
defparam \SDRAM_controller|address_hold[20]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N24
cycloneive_lcell_comb \MSC_inst|data_page[4]~feeder (
// Equation(s):
// \MSC_inst|data_page[4]~feeder_combout  = \CPU_inst|shift_merge0|LBD_reg [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|LBD_reg [4]),
	.cin(gnd),
	.combout(\MSC_inst|data_page[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MSC_inst|data_page[4]~feeder .lut_mask = 16'hFF00;
defparam \MSC_inst|data_page[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y6_N25
dffeas \MSC_inst|data_page[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\MSC_inst|data_page[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MSC_inst|data_page[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MSC_inst|data_page [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MSC_inst|data_page[4] .is_wysiwyg = "true";
defparam \MSC_inst|data_page[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N6
cycloneive_lcell_comb \MSC_inst|program_page[3]~feeder (
// Equation(s):
// \MSC_inst|program_page[3]~feeder_combout  = \CPU_inst|shift_merge0|LBD_reg [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|LBD_reg [3]),
	.cin(gnd),
	.combout(\MSC_inst|program_page[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MSC_inst|program_page[3]~feeder .lut_mask = 16'hFF00;
defparam \MSC_inst|program_page[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y6_N7
dffeas \MSC_inst|program_page[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\MSC_inst|program_page[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MSC_inst|program_page[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MSC_inst|program_page [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MSC_inst|program_page[3] .is_wysiwyg = "true";
defparam \MSC_inst|program_page[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N30
cycloneive_lcell_comb \arbiter_inst|mem_address_base~17 (
// Equation(s):
// \arbiter_inst|mem_address_base~17_combout  = (\arbiter_inst|always0~0_combout  & ((\MSC_inst|program_page [3]))) # (!\arbiter_inst|always0~0_combout  & (\MSC_inst|data_page [4]))

	.dataa(gnd),
	.datab(\MSC_inst|data_page [4]),
	.datac(\MSC_inst|program_page [3]),
	.datad(\arbiter_inst|always0~0_combout ),
	.cin(gnd),
	.combout(\arbiter_inst|mem_address_base~17_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|mem_address_base~17 .lut_mask = 16'hF0CC;
defparam \arbiter_inst|mem_address_base~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y6_N31
dffeas \arbiter_inst|mem_address_base[17] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\arbiter_inst|mem_address_base~17_combout ),
	.asdata(vcc),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arbiter_inst|mem_address_base[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|mem_address_base [17]),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|mem_address_base[17] .is_wysiwyg = "true";
defparam \arbiter_inst|mem_address_base[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N17
dffeas \SDRAM_controller|address_hold[20] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|address_hold[20]~53_combout ),
	.asdata(\arbiter_inst|mem_address_base [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~q ),
	.sload(!\SDRAM_controller|state.S_INIT_INC~q ),
	.ena(\SDRAM_controller|address_hold[11]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|address_hold [20]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|address_hold[20] .is_wysiwyg = "true";
defparam \SDRAM_controller|address_hold[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N20
cycloneive_lcell_comb \SDRAM_controller|Selector3~0 (
// Equation(s):
// \SDRAM_controller|Selector3~0_combout  = (((\SDRAM_controller|address_hold [20] & !\SDRAM_controller|sdram_a~0_combout )) # (!\SDRAM_controller|WideOr12~0_combout )) # (!\SDRAM_controller|state.S_INIT_DEVICE~q )

	.dataa(\SDRAM_controller|address_hold [20]),
	.datab(\SDRAM_controller|state.S_INIT_DEVICE~q ),
	.datac(\SDRAM_controller|WideOr12~0_combout ),
	.datad(\SDRAM_controller|sdram_a~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector3~0 .lut_mask = 16'h3FBF;
defparam \SDRAM_controller|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N4
cycloneive_lcell_comb \SDRAM_controller|Selector3~1 (
// Equation(s):
// \SDRAM_controller|Selector3~1_combout  = (\SDRAM_controller|Selector3~0_combout ) # ((!\SDRAM_controller|state.S_MODE~q  & (\SDRAM_controller|sdram_a [10] & \SDRAM_controller|sdram_a~0_combout )))

	.dataa(\SDRAM_controller|state.S_MODE~q ),
	.datab(\SDRAM_controller|Selector3~0_combout ),
	.datac(\SDRAM_controller|sdram_a [10]),
	.datad(\SDRAM_controller|sdram_a~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector3~1 .lut_mask = 16'hDCCC;
defparam \SDRAM_controller|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y4_N5
dffeas \SDRAM_controller|sdram_a[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|sdram_a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|sdram_a[10] .is_wysiwyg = "true";
defparam \SDRAM_controller|sdram_a[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N22
cycloneive_lcell_comb \SDRAM_controller|Selector46~0 (
// Equation(s):
// \SDRAM_controller|Selector46~0_combout  = (\SDRAM_controller|sdram_a~0_combout  & (!\SDRAM_controller|state.S_MODE~q  & ((\SDRAM_controller|sdram_ba~q )))) # (!\SDRAM_controller|sdram_a~0_combout  & (((\SDRAM_controller|address_hold [3]))))

	.dataa(\SDRAM_controller|state.S_MODE~q ),
	.datab(\SDRAM_controller|address_hold [3]),
	.datac(\SDRAM_controller|sdram_ba~q ),
	.datad(\SDRAM_controller|sdram_a~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector46~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector46~0 .lut_mask = 16'h50CC;
defparam \SDRAM_controller|Selector46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y4_N23
dffeas \SDRAM_controller|sdram_ba (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector46~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|sdram_ba~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|sdram_ba .is_wysiwyg = "true";
defparam \SDRAM_controller|sdram_ba .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N10
cycloneive_lcell_comb \SDRAM_controller|Selector15~2 (
// Equation(s):
// \SDRAM_controller|Selector15~2_combout  = (\SDRAM_controller|state.S_INIT_ACTIVATE~q ) # ((\SDRAM_controller|state.S_ACTIVATE~q ) # ((\SDRAM_controller|state.S_INIT_DEVICE_NOP2~q ) # (\SDRAM_controller|state.S_MODE~q )))

	.dataa(\SDRAM_controller|state.S_INIT_ACTIVATE~q ),
	.datab(\SDRAM_controller|state.S_ACTIVATE~q ),
	.datac(\SDRAM_controller|state.S_INIT_DEVICE_NOP2~q ),
	.datad(\SDRAM_controller|state.S_MODE~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector15~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector15~2 .lut_mask = 16'hFFFE;
defparam \SDRAM_controller|Selector15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N24
cycloneive_lcell_comb \SDRAM_controller|Selector15~1 (
// Equation(s):
// \SDRAM_controller|Selector15~1_combout  = (!\SDRAM_controller|state.S_READ~q  & (!\SDRAM_controller|state.S_WRITE~q  & (!\SDRAM_controller|state.S_INIT_WRITE~q  & \SDRAM_controller|sdram_dqm~q )))

	.dataa(\SDRAM_controller|state.S_READ~q ),
	.datab(\SDRAM_controller|state.S_WRITE~q ),
	.datac(\SDRAM_controller|state.S_INIT_WRITE~q ),
	.datad(\SDRAM_controller|sdram_dqm~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector15~1 .lut_mask = 16'h0100;
defparam \SDRAM_controller|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N18
cycloneive_lcell_comb \SDRAM_controller|Selector15~4 (
// Equation(s):
// \SDRAM_controller|Selector15~4_combout  = (\SDRAM_controller|Selector15~2_combout ) # ((\SDRAM_controller|Selector15~1_combout ) # ((\SDRAM_controller|state.S_REFRESH~q ) # (!\SDRAM_controller|Selector15~3_combout )))

	.dataa(\SDRAM_controller|Selector15~2_combout ),
	.datab(\SDRAM_controller|Selector15~1_combout ),
	.datac(\SDRAM_controller|Selector15~3_combout ),
	.datad(\SDRAM_controller|state.S_REFRESH~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector15~4_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector15~4 .lut_mask = 16'hFFEF;
defparam \SDRAM_controller|Selector15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N24
cycloneive_lcell_comb \SDRAM_controller|sdram_dqm~feeder (
// Equation(s):
// \SDRAM_controller|sdram_dqm~feeder_combout  = \SDRAM_controller|Selector15~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_controller|Selector15~4_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|sdram_dqm~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|sdram_dqm~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_controller|sdram_dqm~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y4_N25
dffeas \SDRAM_controller|sdram_dqm (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|sdram_dqm~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\rst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|sdram_dqm~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|sdram_dqm .is_wysiwyg = "true";
defparam \SDRAM_controller|sdram_dqm .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y6_N15
dffeas \VGA_inst|VDG|DD_s[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_b [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_inst|VDG|DD_s[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|DD_s [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|DD_s[2] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|DD_s[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y6_N19
dffeas \VGA_inst|VDG|DD_s[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_inst|VDG|DD_s[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|DD_s [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|DD_s[0] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|DD_s[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N24
cycloneive_lcell_comb \VGA_inst|VDG|DD_s[4]~feeder (
// Equation(s):
// \VGA_inst|VDG|DD_s[4]~feeder_combout  = \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_b [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_b [4]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|DD_s[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|DD_s[4]~feeder .lut_mask = 16'hFF00;
defparam \VGA_inst|VDG|DD_s[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N25
dffeas \VGA_inst|VDG|DD_s[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|DD_s[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_inst|VDG|DD_s[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|DD_s [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|DD_s[4] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|DD_s[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y6_N11
dffeas \VGA_inst|VDG|DD_s[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_b [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_inst|VDG|DD_s[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|DD_s [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|DD_s[6] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|DD_s[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N10
cycloneive_lcell_comb \VGA_inst|VDG|Mux2~0 (
// Equation(s):
// \VGA_inst|VDG|Mux2~0_combout  = (\VGA_inst|VDG|col_count [2] & (((\VGA_inst|VDG|col_count [1])))) # (!\VGA_inst|VDG|col_count [2] & ((\VGA_inst|VDG|col_count [1] & (\VGA_inst|VDG|DD_s [4])) # (!\VGA_inst|VDG|col_count [1] & ((\VGA_inst|VDG|DD_s [6])))))

	.dataa(\VGA_inst|VDG|col_count [2]),
	.datab(\VGA_inst|VDG|DD_s [4]),
	.datac(\VGA_inst|VDG|DD_s [6]),
	.datad(\VGA_inst|VDG|col_count [1]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|Mux2~0 .lut_mask = 16'hEE50;
defparam \VGA_inst|VDG|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N18
cycloneive_lcell_comb \VGA_inst|VDG|Mux2~1 (
// Equation(s):
// \VGA_inst|VDG|Mux2~1_combout  = (\VGA_inst|VDG|col_count [2] & ((\VGA_inst|VDG|Mux2~0_combout  & ((\VGA_inst|VDG|DD_s [0]))) # (!\VGA_inst|VDG|Mux2~0_combout  & (\VGA_inst|VDG|DD_s [2])))) # (!\VGA_inst|VDG|col_count [2] & (((\VGA_inst|VDG|Mux2~0_combout 
// ))))

	.dataa(\VGA_inst|VDG|col_count [2]),
	.datab(\VGA_inst|VDG|DD_s [2]),
	.datac(\VGA_inst|VDG|DD_s [0]),
	.datad(\VGA_inst|VDG|Mux2~0_combout ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|Mux2~1 .lut_mask = 16'hF588;
defparam \VGA_inst|VDG|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N23
dffeas \VGA_inst|VDG|DD_s[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_b [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_inst|VDG|DD_s[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|DD_s [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|DD_s[5] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|DD_s[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y6_N27
dffeas \VGA_inst|VDG|DD_s[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_b [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_inst|VDG|DD_s[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|DD_s [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|DD_s[7] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|DD_s[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N14
cycloneive_lcell_comb \VGA_inst|VDG|H4 (
// Equation(s):
// \VGA_inst|VDG|H4~combout  = (\VGA_inst|VDG|cell_line [3]) # ((\VGA_inst|VDG|cell_line [2] & \VGA_inst|VDG|cell_line [1]))

	.dataa(\VGA_inst|VDG|cell_line [3]),
	.datab(\VGA_inst|VDG|cell_line [2]),
	.datac(\VGA_inst|VDG|cell_line [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA_inst|VDG|H4~combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|H4 .lut_mask = 16'hEAEA;
defparam \VGA_inst|VDG|H4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N29
dffeas \VGA_inst|VDG|DD_s[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_inst|VDG|DD_s[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|DD_s [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|DD_s[1] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|DD_s[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y6_N17
dffeas \VGA_inst|VDG|DD_s[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_b [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_inst|VDG|DD_s[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|DD_s [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|DD_s[3] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|DD_s[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N16
cycloneive_lcell_comb \VGA_inst|VDG|E4~0 (
// Equation(s):
// \VGA_inst|VDG|E4~0_combout  = (\VGA_inst|VDG|col_count [2] & ((\VGA_inst|VDG|DD_s [2]) # ((\VGA_inst|VDG|H4~combout )))) # (!\VGA_inst|VDG|col_count [2] & (((\VGA_inst|VDG|DD_s [3] & !\VGA_inst|VDG|H4~combout ))))

	.dataa(\VGA_inst|VDG|col_count [2]),
	.datab(\VGA_inst|VDG|DD_s [2]),
	.datac(\VGA_inst|VDG|DD_s [3]),
	.datad(\VGA_inst|VDG|H4~combout ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|E4~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|E4~0 .lut_mask = 16'hAAD8;
defparam \VGA_inst|VDG|E4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N28
cycloneive_lcell_comb \VGA_inst|VDG|E4~1 (
// Equation(s):
// \VGA_inst|VDG|E4~1_combout  = (\VGA_inst|VDG|H4~combout  & ((\VGA_inst|VDG|E4~0_combout  & (\VGA_inst|VDG|DD_s [0])) # (!\VGA_inst|VDG|E4~0_combout  & ((\VGA_inst|VDG|DD_s [1]))))) # (!\VGA_inst|VDG|H4~combout  & (((\VGA_inst|VDG|E4~0_combout ))))

	.dataa(\VGA_inst|VDG|H4~combout ),
	.datab(\VGA_inst|VDG|DD_s [0]),
	.datac(\VGA_inst|VDG|DD_s [1]),
	.datad(\VGA_inst|VDG|E4~0_combout ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|E4~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|E4~1 .lut_mask = 16'hDDA0;
defparam \VGA_inst|VDG|E4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N0
cycloneive_lcell_comb \VGA_inst|VDG|next_R[0]~0 (
// Equation(s):
// \VGA_inst|VDG|next_R[0]~0_combout  = (\VGA_inst|VDG|DD_s [7] & (!\VGA_inst|VDG|AG_s~q  & \VGA_inst|VDG|E4~1_combout ))

	.dataa(\VGA_inst|VDG|DD_s [7]),
	.datab(\VGA_inst|VDG|AG_s~q ),
	.datac(gnd),
	.datad(\VGA_inst|VDG|E4~1_combout ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|next_R[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|next_R[0]~0 .lut_mask = 16'h2200;
defparam \VGA_inst|VDG|next_R[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N20
cycloneive_lcell_comb \VGA_inst|VDG|next_R[0]~1 (
// Equation(s):
// \VGA_inst|VDG|next_R[0]~1_combout  = (\VGA_inst|VDG|next_R[0]~0_combout  & ((\VGA_inst|VDG|DD_s [6] & ((\VGA_inst|VDG|DD_s [5]) # (!\VGA_inst|VDG|DD_s [4]))) # (!\VGA_inst|VDG|DD_s [6] & (\VGA_inst|VDG|DD_s [4]))))

	.dataa(\VGA_inst|VDG|DD_s [6]),
	.datab(\VGA_inst|VDG|DD_s [4]),
	.datac(\VGA_inst|VDG|DD_s [5]),
	.datad(\VGA_inst|VDG|next_R[0]~0_combout ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|next_R[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|next_R[0]~1 .lut_mask = 16'hE600;
defparam \VGA_inst|VDG|next_R[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N22
cycloneive_lcell_comb \VGA_inst|VDG|next_R[0]~2 (
// Equation(s):
// \VGA_inst|VDG|next_R[0]~2_combout  = (\VGA_inst|VDG|active_area_s~q  & ((\VGA_inst|VDG|next_R[0]~1_combout ) # ((\VGA_inst|VDG|Mux2~1_combout  & \VGA_inst|VDG|AG_s~q ))))

	.dataa(\VGA_inst|VDG|active_area_s~q ),
	.datab(\VGA_inst|VDG|Mux2~1_combout ),
	.datac(\VGA_inst|VDG|AG_s~q ),
	.datad(\VGA_inst|VDG|next_R[0]~1_combout ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|next_R[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|next_R[0]~2 .lut_mask = 16'hAA80;
defparam \VGA_inst|VDG|next_R[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N20
cycloneive_lcell_comb \VGA_inst|VDG|R[0]~feeder (
// Equation(s):
// \VGA_inst|VDG|R[0]~feeder_combout  = \VGA_inst|VDG|next_R[0]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA_inst|VDG|next_R[0]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA_inst|VDG|R[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|R[0]~feeder .lut_mask = 16'hF0F0;
defparam \VGA_inst|VDG|R[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y6_N21
dffeas \VGA_inst|VDG|R[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|R[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|R [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|R[0] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|R[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y6_N23
dffeas \VGA_inst|VDG|R[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|next_R[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|R [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|R[1] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|R[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N30
cycloneive_lcell_comb \VGA_inst|VDG|next_G~1 (
// Equation(s):
// \VGA_inst|VDG|next_G~1_combout  = (\VGA_inst|VDG|E4~1_combout  & (((\VGA_inst|VDG|DD_s [6] & \VGA_inst|VDG|DD_s [4])) # (!\VGA_inst|VDG|DD_s [5])))

	.dataa(\VGA_inst|VDG|DD_s [6]),
	.datab(\VGA_inst|VDG|DD_s [4]),
	.datac(\VGA_inst|VDG|DD_s [5]),
	.datad(\VGA_inst|VDG|E4~1_combout ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|next_G~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|next_G~1 .lut_mask = 16'h8F00;
defparam \VGA_inst|VDG|next_G~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y6_N0
cycloneive_ram_block \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\VGA_inst|VDG|DD_s[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(9'b000000000),
	.portaaddr({\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_b [5],\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_b [4],\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_b [3],\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_b [2],
\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_b [1],\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_b [0],\VGA_inst|VDG|cell_line [3],\VGA_inst|VDG|cell_line [2],\VGA_inst|VDG|cell_line [1],\VGA_inst|VDG|cell_line [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .clk0_output_clock_enable = "ena0";
defparam \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "MC10_CHR16.hex";
defparam \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ALTSYNCRAM";
defparam \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 9;
defparam \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 9;
defparam \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init4 = 1024'h000000000000002000080401004221107000000000000000008020080200808080808000000000000000000000003F800007F0000000000000000000000808080808020080200800000000000000004010180000030180000000000000000000000030180000030180000000000000000000007004010087C422110878000000;
defparam \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h0000000000784221108784221108780000000000000000201008040100421108FC0000000000000000784221108F84020080380000000000000000784201008047C20100FC000000000000000008043F110884412050180000000000000000784201008081802008FC0000000000000000FC40100600802011087800000000000000007C0804020100814060100000000000000000784221188B44621108780000000000000000008020080200802008000000000000000000C06000000000000000000000000000000000000000001FC00000000000000000000000004010180C0000000000000000000000000000001008041FC10080400000000000000000;
defparam \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000008150705408000000000000000000000C01004020100804040C000000000000000001810100804020100401800000000000000000000000000020080C0600000000000000000F48445140405044220E000000000000000001C8A27080200872289C0000000000000000020FC09048F890481F820000000000000000088447F11088447F1108800000000000000000000000000000140A0500000000000000000200000040201008040000000000000000000000000000000000000000000000000000000000008080F820080000000000000000000000000000000082220A0200000000000000000700804020100804020700000000000000000020202;
defparam \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h020202020200000000000000000000702010080402010080700000000000000001FC8020080200802009FC00000000000000002010080402028222090400000000000000010482220A020282220904000000000000000088AA49249248241209040000000000000000202822209048241209040000000000000000784221108844221108840000000000000000201008040201008041FC0000000000000000784201008784020108780000000000000000844424140F84221108F80000000000000000744425108844221108780000000000000000804020100F84221108F8000000000000000078422110884422110878000000000000000104824322924A26;
defparam \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h1209040000000000000001048241209249255319040000000000000000FC4020100804020100800000000000000000844424140C050241108400000000000000006048040201008040207C0000000000000000701008040201008040700000000000000000844221108FC42211088400000000000000007446211089C4020108780000000000000000804020100F04020100FC0000000000000000FC4020100F84020100FC0000000000000000F02411088442211090F00000000000000000382220100804020088380000000000000000F82211088782211088F80000000000000000844221108FC4221090300000000000000000F89249248C40201208F800;
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N30
cycloneive_lcell_comb \VGA_inst|VDG|Mux0~2 (
// Equation(s):
// \VGA_inst|VDG|Mux0~2_combout  = (\VGA_inst|VDG|col_count [1] & (((\VGA_inst|VDG|col_count [0]) # (\VGA_inst|VDG|MCM_data_s [1])))) # (!\VGA_inst|VDG|col_count [1] & (\VGA_inst|VDG|MCM_data_s [3] & (!\VGA_inst|VDG|col_count [0])))

	.dataa(\VGA_inst|VDG|col_count [1]),
	.datab(\VGA_inst|VDG|MCM_data_s [3]),
	.datac(\VGA_inst|VDG|col_count [0]),
	.datad(\VGA_inst|VDG|MCM_data_s [1]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|Mux0~2 .lut_mask = 16'hAEA4;
defparam \VGA_inst|VDG|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N0
cycloneive_lcell_comb \VGA_inst|VDG|Mux0~3 (
// Equation(s):
// \VGA_inst|VDG|Mux0~3_combout  = (\VGA_inst|VDG|Mux0~2_combout  & (((\VGA_inst|VDG|MCM_data_s [0]) # (!\VGA_inst|VDG|col_count [0])))) # (!\VGA_inst|VDG|Mux0~2_combout  & (\VGA_inst|VDG|MCM_data_s [2] & (\VGA_inst|VDG|col_count [0])))

	.dataa(\VGA_inst|VDG|Mux0~2_combout ),
	.datab(\VGA_inst|VDG|MCM_data_s [2]),
	.datac(\VGA_inst|VDG|col_count [0]),
	.datad(\VGA_inst|VDG|MCM_data_s [0]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|Mux0~3 .lut_mask = 16'hEA4A;
defparam \VGA_inst|VDG|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N2
cycloneive_lcell_comb \VGA_inst|VDG|Mux0~0 (
// Equation(s):
// \VGA_inst|VDG|Mux0~0_combout  = (\VGA_inst|VDG|col_count [0] & (\VGA_inst|VDG|col_count [1])) # (!\VGA_inst|VDG|col_count [0] & ((\VGA_inst|VDG|col_count [1] & ((\VGA_inst|VDG|MCM_data_s [5]))) # (!\VGA_inst|VDG|col_count [1] & (\VGA_inst|VDG|MCM_data_s 
// [7]))))

	.dataa(\VGA_inst|VDG|col_count [0]),
	.datab(\VGA_inst|VDG|col_count [1]),
	.datac(\VGA_inst|VDG|MCM_data_s [7]),
	.datad(\VGA_inst|VDG|MCM_data_s [5]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|Mux0~0 .lut_mask = 16'hDC98;
defparam \VGA_inst|VDG|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N28
cycloneive_lcell_comb \VGA_inst|VDG|Mux0~1 (
// Equation(s):
// \VGA_inst|VDG|Mux0~1_combout  = (\VGA_inst|VDG|col_count [0] & ((\VGA_inst|VDG|Mux0~0_combout  & ((\VGA_inst|VDG|MCM_data_s [4]))) # (!\VGA_inst|VDG|Mux0~0_combout  & (\VGA_inst|VDG|MCM_data_s [6])))) # (!\VGA_inst|VDG|col_count [0] & 
// (\VGA_inst|VDG|Mux0~0_combout ))

	.dataa(\VGA_inst|VDG|col_count [0]),
	.datab(\VGA_inst|VDG|Mux0~0_combout ),
	.datac(\VGA_inst|VDG|MCM_data_s [6]),
	.datad(\VGA_inst|VDG|MCM_data_s [4]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|Mux0~1 .lut_mask = 16'hEC64;
defparam \VGA_inst|VDG|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N18
cycloneive_lcell_comb \VGA_inst|VDG|next_G~0 (
// Equation(s):
// \VGA_inst|VDG|next_G~0_combout  = \VGA_inst|VDG|DD_s [6] $ (((\VGA_inst|VDG|col_count [2] & (\VGA_inst|VDG|Mux0~3_combout )) # (!\VGA_inst|VDG|col_count [2] & ((\VGA_inst|VDG|Mux0~1_combout )))))

	.dataa(\VGA_inst|VDG|DD_s [6]),
	.datab(\VGA_inst|VDG|Mux0~3_combout ),
	.datac(\VGA_inst|VDG|col_count [2]),
	.datad(\VGA_inst|VDG|Mux0~1_combout ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|next_G~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|next_G~0 .lut_mask = 16'h656A;
defparam \VGA_inst|VDG|next_G~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N16
cycloneive_lcell_comb \VGA_inst|VDG|G[0]~0 (
// Equation(s):
// \VGA_inst|VDG|G[0]~0_combout  = (\VGA_inst|VDG|DD_s [7] & (\VGA_inst|VDG|next_G~1_combout )) # (!\VGA_inst|VDG|DD_s [7] & ((\VGA_inst|VDG|next_G~0_combout )))

	.dataa(\VGA_inst|VDG|DD_s [7]),
	.datab(\VGA_inst|VDG|next_G~1_combout ),
	.datac(gnd),
	.datad(\VGA_inst|VDG|next_G~0_combout ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|G[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|G[0]~0 .lut_mask = 16'hDD88;
defparam \VGA_inst|VDG|G[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N26
cycloneive_lcell_comb \VGA_inst|VDG|Mux1~0 (
// Equation(s):
// \VGA_inst|VDG|Mux1~0_combout  = (\VGA_inst|VDG|col_count [2] & ((\VGA_inst|VDG|col_count [1]) # ((!\VGA_inst|VDG|DD_s [3])))) # (!\VGA_inst|VDG|col_count [2] & (!\VGA_inst|VDG|col_count [1] & (!\VGA_inst|VDG|DD_s [7])))

	.dataa(\VGA_inst|VDG|col_count [2]),
	.datab(\VGA_inst|VDG|col_count [1]),
	.datac(\VGA_inst|VDG|DD_s [7]),
	.datad(\VGA_inst|VDG|DD_s [3]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|Mux1~0 .lut_mask = 16'h89AB;
defparam \VGA_inst|VDG|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N22
cycloneive_lcell_comb \VGA_inst|VDG|Mux1~1 (
// Equation(s):
// \VGA_inst|VDG|Mux1~1_combout  = (\VGA_inst|VDG|Mux1~0_combout  & (((!\VGA_inst|VDG|DD_s [1])) # (!\VGA_inst|VDG|col_count [1]))) # (!\VGA_inst|VDG|Mux1~0_combout  & (\VGA_inst|VDG|col_count [1] & (!\VGA_inst|VDG|DD_s [5])))

	.dataa(\VGA_inst|VDG|Mux1~0_combout ),
	.datab(\VGA_inst|VDG|col_count [1]),
	.datac(\VGA_inst|VDG|DD_s [5]),
	.datad(\VGA_inst|VDG|DD_s [1]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|Mux1~1 .lut_mask = 16'h26AE;
defparam \VGA_inst|VDG|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y6_N17
dffeas \VGA_inst|VDG|G[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|G[0]~0_combout ),
	.asdata(\VGA_inst|VDG|Mux1~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\VGA_inst|VDG|active_area_s~q ),
	.sload(\VGA_inst|VDG|AG_s~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|G [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|G[0] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|G[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N8
cycloneive_lcell_comb \VGA_inst|VDG|next_G~2 (
// Equation(s):
// \VGA_inst|VDG|next_G~2_combout  = (!\VGA_inst|VDG|DD_s [5] & \VGA_inst|VDG|E4~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA_inst|VDG|DD_s [5]),
	.datad(\VGA_inst|VDG|E4~1_combout ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|next_G~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|next_G~2 .lut_mask = 16'h0F00;
defparam \VGA_inst|VDG|next_G~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N26
cycloneive_lcell_comb \VGA_inst|VDG|G[1]~1 (
// Equation(s):
// \VGA_inst|VDG|G[1]~1_combout  = (\VGA_inst|VDG|DD_s [7] & (\VGA_inst|VDG|next_G~2_combout )) # (!\VGA_inst|VDG|DD_s [7] & ((\VGA_inst|VDG|next_G~0_combout )))

	.dataa(\VGA_inst|VDG|DD_s [7]),
	.datab(\VGA_inst|VDG|next_G~2_combout ),
	.datac(gnd),
	.datad(\VGA_inst|VDG|next_G~0_combout ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|G[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|G[1]~1 .lut_mask = 16'hDD88;
defparam \VGA_inst|VDG|G[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y6_N27
dffeas \VGA_inst|VDG|G[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|G[1]~1_combout ),
	.asdata(\VGA_inst|VDG|Mux1~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\VGA_inst|VDG|active_area_s~q ),
	.sload(\VGA_inst|VDG|AG_s~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|G [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|G[1] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|G[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N14
cycloneive_lcell_comb \VGA_inst|VDG|next_B[0]~1 (
// Equation(s):
// \VGA_inst|VDG|next_B[0]~1_combout  = (\VGA_inst|VDG|DD_s [5] & (!\VGA_inst|VDG|DD_s [4])) # (!\VGA_inst|VDG|DD_s [5] & ((\VGA_inst|VDG|DD_s [6])))

	.dataa(\VGA_inst|VDG|DD_s [5]),
	.datab(\VGA_inst|VDG|DD_s [4]),
	.datac(gnd),
	.datad(\VGA_inst|VDG|DD_s [6]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|next_B[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|next_B[0]~1 .lut_mask = 16'h7722;
defparam \VGA_inst|VDG|next_B[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N2
cycloneive_lcell_comb \VGA_inst|VDG|next_B[0]~0 (
// Equation(s):
// \VGA_inst|VDG|next_B[0]~0_combout  = (!\VGA_inst|VDG|Mux1~1_combout  & (\VGA_inst|VDG|AG_s~q  & !\VGA_inst|VDG|Mux2~1_combout ))

	.dataa(gnd),
	.datab(\VGA_inst|VDG|Mux1~1_combout ),
	.datac(\VGA_inst|VDG|AG_s~q ),
	.datad(\VGA_inst|VDG|Mux2~1_combout ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|next_B[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|next_B[0]~0 .lut_mask = 16'h0030;
defparam \VGA_inst|VDG|next_B[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N24
cycloneive_lcell_comb \VGA_inst|VDG|next_B[0]~2 (
// Equation(s):
// \VGA_inst|VDG|next_B[0]~2_combout  = (\VGA_inst|VDG|active_area_s~q  & ((\VGA_inst|VDG|next_B[0]~0_combout ) # ((\VGA_inst|VDG|next_R[0]~0_combout  & \VGA_inst|VDG|next_B[0]~1_combout ))))

	.dataa(\VGA_inst|VDG|next_R[0]~0_combout ),
	.datab(\VGA_inst|VDG|next_B[0]~1_combout ),
	.datac(\VGA_inst|VDG|active_area_s~q ),
	.datad(\VGA_inst|VDG|next_B[0]~0_combout ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|next_B[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|next_B[0]~2 .lut_mask = 16'hF080;
defparam \VGA_inst|VDG|next_B[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N1
dffeas \VGA_inst|VDG|B[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA_inst|VDG|next_B[0]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|B [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|B[0] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|B[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y6_N25
dffeas \VGA_inst|VDG|B[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|next_B[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|B [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|B[1] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|B[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X1_Y24_N1
cycloneive_io_ibuf \i2c_scl~input (
	.i(i2c_scl),
	.ibar(gnd),
	.o(\i2c_scl~input_o ));
// synopsys translate_off
defparam \i2c_scl~input .bus_hold = "false";
defparam \i2c_scl~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
