[["Quality programmable vector processors for approximate computing.", ["Swagath Venkataramani", "Vinay K. Chippa", "Srimat T. Chakradhar", "Kaushik Roy", "Anand Raghunathan"], "https://doi.org/10.1145/2540708.2540710", 12], ["SAGE: self-tuning approximation for graphics engines.", ["Mehrzad Samadi", "Janghaeng Lee", "Davoud Anoushe Jamshidi", "Amir Hormati", "Scott A. Mahlke"], "https://doi.org/10.1145/2540708.2540711", 12], ["Approximate storage in solid-state memories.", ["Adrian Sampson", "Jacob Nelson", "Karin Strauss", "Luis Ceze"], "https://doi.org/10.1145/2540708.2540712", 12], ["MLP-aware dynamic instruction window resizing for adaptively exploiting both ILP and MLP.", ["Yuya Kora", "Kyohei Yamaguchi", "Hideki Ando"], "https://doi.org/10.1145/2540708.2540713", 12], ["TLC: a tag-less cache for reducing dynamic first level cache energy.", ["Andreas Sembrant", "Erik Hagersten", "David Black-Schaffer"], "https://doi.org/10.1145/2540708.2540714", 13], ["Decoupled compressed cache: exploiting spatial locality for energy-optimized compressed caching.", ["Somayeh Sardashti", "David A. Wood"], "https://doi.org/10.1145/2540708.2540715", 12], ["Exploiting GPU peak-power and performance tradeoffs through reduced effective pipeline latency.", ["Syed Zohaib Gilani", "Nam Sung Kim", "Michael J. Schulte"], "https://doi.org/10.1145/2540708.2540716", 12], ["A locality-aware memory hierarchy for energy-efficient GPU architectures.", ["Minsoo Rhu", "Michael B. Sullivan", "Jingwen Leng", "Mattan Erez"], "https://doi.org/10.1145/2540708.2540717", 13], ["Divergence-aware warp scheduling.", ["Timothy G. Rogers", "Mike OConnor", "Tor M. Aamodt"], "https://doi.org/10.1145/2540708.2540718", 12], ["Warped gates: gating aware scheduling and power gating for GPGPUs.", ["Mohammad Abdel-Majeed", "Daniel Wong", "Murali Annavaram"], "https://doi.org/10.1145/2540708.2540719", 12], ["Virtually-aged sampling DMR: unifying circuit failure prediction and circuit failure detection.", ["Raghuraman Balasubramanian", "Karthikeyan Sankaralingam"], "https://doi.org/10.1145/2540708.2540720", 13], ["Use it or lose it: wear-out and lifetime in future chip multiprocessors.", ["Hyungjun Kim", "Arseniy Vitkovskiy", "Paul V. Gratz", "Vassos Soteriou"], "https://doi.org/10.1145/2540708.2540721", 12], ["uDIREC: unified diagnosis and reconfiguration for frugal bypass of NoC faults.", ["Ritesh Parikh", "Valeria Bertacco"], "https://doi.org/10.1145/2540708.2540722", 12], ["Implicit-storing and redundant-encoding-of-attribute information in error-correction-codes.", ["Yiannakis Sazeides", "Emre Ozer", "Danny Kershaw", "Panagiota Nikolaou", "Marios Kleanthous", "Jaume Abella"], "https://doi.org/10.1145/2540708.2540723", 12], ["Linearly compressed pages: a low-complexity, low-latency main memory compression framework.", ["Gennady Pekhimenko", "Vivek Seshadri", "Yoongu Kim", "Hongyi Xin", "Onur Mutlu", "Phillip B. Gibbons", "Michael A. Kozuch", "Todd C. Mowry"], "https://doi.org/10.1145/2540708.2540724", 13], ["RowClone: fast and energy-efficient in-DRAM bulk data copy and initialization.", ["Vivek Seshadri", "Yoongu Kim", "Chris Fallin", "Donghyuk Lee", "Rachata Ausavarungnirun", "Gennady Pekhimenko", "Yixin Luo", "Onur Mutlu", "Phillip B. Gibbons", "Michael A. Kozuch", "Todd C. Mowry"], "https://doi.org/10.1145/2540708.2540725", 13], ["Quantifying the relationship between the power delivery network and architectural policies in a 3D-stacked memory device.", ["Manjunath Shevgoor", "Jung-Sik Kim", "Niladrish Chatterjee", "Rajeev Balasubramonian", "Al Davis", "Aniruddha N. Udipi"], "https://doi.org/10.1145/2540708.2540726", 12], ["Crank it up or dial it down: coordinated multiprocessor frequency and folding control.", ["Augusto Vega", "Alper Buyuktosunoglu", "Heather Hanson", "Pradip Bose", "Srinivasan Ramani"], "https://doi.org/10.1145/2540708.2540727", 12], ["Wavelength stealing: an opportunistic approach to channel sharing in multi-chip photonic interconnects.", ["Arslan Zulfiqar", "Pranay Koka", "Herb Schwetman", "Mikko H. Lipasti", "Xuezhe Zheng", "Ashok V. Krishnamoorthy"], "https://doi.org/10.1145/2540708.2540728", 12], ["DESC: energy-efficient data exchange using synchronized counters.", ["Mahdi Nazm Bojnordi", "Engin Ipek"], "https://doi.org/10.1145/2540708.2540729", 13], ["Linearizing irregular memory accesses for improved correlated prefetching.", ["Akanksha Jain", "Calvin Lin"], "https://doi.org/10.1145/2540708.2540730", 13], ["RDIP: return-address-stack directed instruction prefetching.", ["Aasheesh Kolli", "Ali G. Saidi", "Thomas F. Wenisch"], "https://doi.org/10.1145/2540708.2540731", 12], ["SHIFT: shared history instruction fetch for lean-core server processors.", ["Cansu Kaynak", "Boris Grot", "Babak Falsafi"], "https://doi.org/10.1145/2540708.2540732", 12], ["Insertion and promotion for tree-based PseudoLRU last-level caches.", ["Daniel A. Jimenez"], "https://doi.org/10.1145/2540708.2540733", 13], ["Imbalanced cache partitioning for balanced data-parallel programs.", ["Abhisek Pan", "Vijay S. Pai"], "https://doi.org/10.1145/2540708.2540734", 13], ["The reuse cache: downsizing the shared last-level cache.", ["Jorge Albericio", "Pablo Ibanez", "Victor Vinals", "Jose M. Llaberia"], "https://doi.org/10.1145/2540708.2540735", 12], ["Enabling datacenter servers to scale out economically and sustainably.", ["Chao Li", "Yang Hu", "Ruijin Zhou", "Ming Liu", "Longjun Liu", "Jingling Yuan", "Tao Li"], "https://doi.org/10.1145/2540708.2540736", 12], ["Efficient multiprogramming for multicores with SCAF.", ["Timothy Creech", "Aparna Kotha", "Rajeev Barua"], "https://doi.org/10.1145/2540708.2540737", 12], ["Allocating rotating registers by scheduling.", ["Hongbo Rong", "Hyunchul Park", "Cheng Wang", "Youfeng Wu"], "https://doi.org/10.1145/2540708.2540738", 13], ["Multi-grain coherence directories.", ["Jason Zebchuk", "Babak Falsafi", "Andreas Moshovos"], "https://doi.org/10.1145/2540708.2540739", 12], ["BulkCommit: scalable and fast commit of atomic blocks in a lazy multiprocessor environment.", ["Xuehai Qian", "Josep Torrellas", "Benjamin Sahelices", "Depei Qian"], "https://doi.org/10.1145/2540708.2540740", 12], ["Large-reach memory management unit caches.", ["Abhishek Bhattacharjee"], "https://doi.org/10.1145/2540708.2540741", 12], ["Efficient management of last-level caches in graphics processors for 3D scene rendering workloads.", ["Jayesh Gaur", "Raghuram Srinivasan", "Sreenivas Subramoney", "Mainak Chaudhuri"], "https://doi.org/10.1145/2540708.2540742", 13], ["Energy efficient GPU transactional memory via space-time optimizations.", ["Wilson W. L. Fung", "Tor M. Aamodt"], "https://doi.org/10.1145/2540708.2540743", 13], ["Kiln: closing the performance gap between systems with and without persistence support.", ["Jishen Zhao", "Sheng Li", "Doe Hyun Yoon", "Yuan Xie", "Norman P. Jouppi"], "https://doi.org/10.1145/2540708.2540744", 12], ["Aegis: partitioning data block for efficient recovery of stuck-at-faults in phase change memory.", ["Jie Fan", "Song Jiang", "Jiwu Shu", "Youhui Zhang", "Weimin Zhen"], "https://doi.org/10.1145/2540708.2540745", 12], ["Trace based phase prediction for tightly-coupled heterogeneous cores.", ["Shruti Padmanabha", "Andrew Lukefahr", "Reetuparna Das", "Scott A. Mahlke"], "https://doi.org/10.1145/2540708.2540746", 12], ["Heterogeneous system coherence for integrated CPU-GPU systems.", ["Jason Power", "Arkaprava Basu", "Junli Gu", "Sooraj Puthoor", "Bradford M. Beckmann", "Mark D. Hill", "Steven K. Reinhardt", "David A. Wood"], "https://doi.org/10.1145/2540708.2540747", 11], ["Meet the walkers: accelerating index traversals for in-memory databases.", ["Yusuf Onur Kocberber", "Boris Grot", "Javier Picorel", "Babak Falsafi", "Kevin T. Lim", "Parthasarathy Ranganathan"], "https://doi.org/10.1145/2540708.2540748", 12]]