#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: C:\pango\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22000
#Hostname: admin
Generated by Fabric Compiler (version 2022.1 build 99559) at Mon Jan 30 11:41:12 2023
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
C: ConstraintEditor-2002: [C:/Users/w/Desktop/MES50HP/2_demo/01_led_test/led_test.fdc(line number: 63)] | Port rstn has been placed at location K18, whose type is share pin.
Constraint check end.
C: SDC-2025: Clock source 'n:clk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports clk
Executing : get_ports clk successfully.
Executing : create_clock -name led_test|clk [get_ports clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name led_test|clk [get_ports clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group led_test|clk
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group led_test|clk successfully.
Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.005s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
W: Removed bmsWIDEDFFRSE inst led_light_cnt[25:0] at 25 that is stuck at constant 0.
I: Constant propagation done on led_light_cnt[25:0] (bmsWIDEDFFRSE).
I: Constant propagation done on N23 (bmsWIDEINV).
I: Constant propagation done on N24 (bmsREDAND).
Executing : mod-gen successfully. Time elapsed: 0.017s wall, 0.016s user + 0.000s system = 0.016s CPU (91.8%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.018s wall, 0.031s user + 0.000s system = 0.031s CPU (176.4%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'led_light_cnt[25]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.005s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.012s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.005s wall, 0.016s user + 0.000s system = 0.016s CPU (297.9%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_DFF_R                    25 uses
GTP_DFF_RE                    7 uses
GTP_DFF_SE                    1 use
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT1                      1 use
GTP_LUT2                      1 use
GTP_LUT5                      6 uses
GTP_LUT5CARRY                24 uses

I/O ports: 10
GTP_INBUF                   2 uses
GTP_OUTBUF                  8 uses

Mapping Summary:
Total LUTs: 32 of 42800 (0.07%)
	LUTs as dram: 0 of 17000 (0.00%)
	LUTs as logic: 32
Total Registers: 33 of 64200 (0.05%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 134 (0.00%)

APMs:
Total APMs = 0.00 of 84 (0.00%)

Total I/O ports = 10 of 296 (3.38%)


Overview of Control Sets:

Number of unique control sets : 2

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 0        | 0                 0
  [2, 4)      | 0        | 0                 0
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 1        | 1                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 1        | 1                 0
--------------------------------------------------------------
  The maximum fanout: 25
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                0
  NO              YES               NO                 25
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 8
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'led_test' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to led_test_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'led[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'rstn' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:6s
Action synthesize: CPU time elapsed is 0h:0m:4s
Action synthesize: Process CPU time elapsed is 0h:0m:4s
Current time: Mon Jan 30 11:41:16 2023
Action synthesize: Peak memory pool usage is 255 MB
