<def f='llvm/llvm/include/llvm/ADT/BitVector.h' l='201' ll='203' type='bool llvm::BitVector::none() const'/>
<doc f='llvm/llvm/include/llvm/ADT/BitVector.h' l='200'>/// none - Returns true if none of the bits are set.</doc>
<use f='llvm/llvm/include/llvm/ADT/SmallBitVector.h' l='223' u='c' c='_ZNK4llvm14SmallBitVector4noneEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/LiveRegUnits.h' l='84' u='c' c='_ZNK4llvm12LiveRegUnits5emptyEv'/>
<use f='llvm/llvm/lib/CodeGen/AggressiveAntiDepBreaker.cpp' l='135' u='c' c='_ZN4llvm24AggressiveAntiDepBreakerC1ERNS_15MachineFunctionERKNS_17RegisterClassInfoERNS_15SmallVectorImplIPKNS_19TargetRegisterClassEEE'/>
<use f='llvm/llvm/lib/CodeGen/PrologEpilogInserter.cpp' l='700' u='c' c='_ZL17scavengeStackSlotRN4llvm16MachineFrameInfoEibjRNS_9BitVectorE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterScavenging.cpp' l='355' u='c' c='_ZN4llvm12RegScavenger15findSurvivorRegENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_9BitVectorEjRS3_'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='1733' u='c' c='_ZN4llvm12SelectionDAG16getVectorShuffleENS_3EVTERKNS_5SDLocENS_7SDValueES5_NS_8ArrayRefIiEE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='8899' u='c' c='_ZN4llvm19isConstOrConstSplatENS_7SDValueEbb'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='8923' u='c' c='_ZN4llvm19isConstOrConstSplatENS_7SDValueERKNS_5APIntEbb'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='8942' u='c' c='_ZN4llvm21isConstOrConstSplatFPENS_7SDValueEb'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='8959' u='c' c='_ZN4llvm21isConstOrConstSplatFPENS_7SDValueERKNS_5APIntEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNHazardRecognizer.cpp' l='503' u='c' c='_ZN4llvm19GCNHazardRecognizer22checkSoftClauseHazardsEPNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.h' l='162' u='c' c='_ZNK4llvm3rdf12RegisterAggr5emptyEv'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.cpp' l='256' u='c' c='_ZNK4llvm3rdf12RegisterAggr10hasCoverOfENS0_11RegisterRefE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCFrameLowering.cpp' l='2130' u='c' c='_ZNK4llvm16PPCFrameLowering27assignCalleeSavedSpillSlotsERNS_15MachineFunctionEPKNS_18TargetRegisterInfoERSt6vectorINS_15CalleeSavedInfoESaIS7_EE'/>
<use f='llvm/llvm/unittests/IR/ConstantRangeTest.cpp' l='872' u='c' c='_ZN12_GLOBAL__N_127ConstantRangeTest_SDiv_Test8TestBodyEv'/>
<use f='llvm/llvm/utils/TableGen/RegisterInfoEmitter.cpp' l='1332' u='c' c='_ZN12_GLOBAL__N_119RegisterInfoEmitter13runTargetDescERN4llvm11raw_ostreamERNS1_13CodeGenTargetERNS1_14CodeGenRegBankE'/>
