cd /home/user/GitHub/code/Advanced/SoC-FinTech/sim/vhdl/verification/baremetal/math/algebra/msim

do /home/user/GitHub/code/Advanced/SoC-FinTech/sim/vhdl/verification/baremetal/math/algebra/msim/macros/design.do
do /home/user/GitHub/code/Advanced/SoC-FinTech/sim/vhdl/verification/baremetal/math/algebra/msim/macros/verification.do