PPA Report for ms_jk_flip_flop_pipelined.v (Module: ms_jk_flip_flop_pipelined)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 7
FF Count: 17
IO Count: 7
Cell Count: 45

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 174.98 MHz
Reg-to-Reg Critical Path Delay: 0.367 ns

POWER METRICS:
-------------
Total Power Consumption: 0.451 W
