\hypertarget{structLPC__MCPWM__T}{\section{L\-P\-C\-\_\-\-M\-C\-P\-W\-M\-\_\-\-T Struct Reference}
\label{structLPC__MCPWM__T}\index{L\-P\-C\-\_\-\-M\-C\-P\-W\-M\-\_\-\-T@{L\-P\-C\-\_\-\-M\-C\-P\-W\-M\-\_\-\-T}}
}


Motor Control P\-W\-M register block structure.  




{\ttfamily \#include $<$mcpwm\-\_\-17xx\-\_\-40xx.\-h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t \hyperlink{structLPC__MCPWM__T_ae047b5f0f2ca06bbaa663ce2458ae7ad}{C\-O\-N}
\item 
\hyperlink{core__cm3_8h_a7e25d9380f9ef903923964322e71f2f6}{\-\_\-\-\_\-\-O} uint32\-\_\-t \hyperlink{structLPC__MCPWM__T_a3dc36e144bb33d1756f06c765726f15d}{C\-O\-N\-\_\-\-S\-E\-T}
\item 
\hyperlink{core__cm3_8h_a7e25d9380f9ef903923964322e71f2f6}{\-\_\-\-\_\-\-O} uint32\-\_\-t \hyperlink{structLPC__MCPWM__T_a22b564b847caa28e9f0c53ff38375cc3}{C\-O\-N\-\_\-\-C\-L\-R}
\item 
\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t \hyperlink{structLPC__MCPWM__T_a47afe6c393cc7da61af1d48bfc0f709c}{C\-A\-P\-C\-O\-N}
\item 
\hyperlink{core__cm3_8h_a7e25d9380f9ef903923964322e71f2f6}{\-\_\-\-\_\-\-O} uint32\-\_\-t \hyperlink{structLPC__MCPWM__T_a8511a69d57549e1765080274f4bd5c3c}{C\-A\-P\-C\-O\-N\-\_\-\-S\-E\-T}
\item 
\hyperlink{core__cm3_8h_a7e25d9380f9ef903923964322e71f2f6}{\-\_\-\-\_\-\-O} uint32\-\_\-t \hyperlink{structLPC__MCPWM__T_aadd69d706d636d53ff8893d3a0be210a}{C\-A\-P\-C\-O\-N\-\_\-\-C\-L\-R}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__MCPWM__T_ae6960477ec37aa32fbb20956cf01edb7}{T\-C} \mbox{[}3\mbox{]}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__MCPWM__T_a01c2889381949b5b1f8c2bf8edf9148c}{L\-I\-M} \mbox{[}3\mbox{]}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__MCPWM__T_ac3b16a52a48e436af60d17ce27c5c879}{M\-A\-T} \mbox{[}3\mbox{]}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__MCPWM__T_a15d8f4f81c3e82a335d4abb02863b850}{D\-T}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__MCPWM__T_a8b75fa73064dfd26c78d2a4bfe5ff01a}{C\-C\-P}
\item 
\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t \hyperlink{structLPC__MCPWM__T_a015a4607abaca03f64acaeae4a0ccaf7}{C\-A\-P} \mbox{[}3\mbox{]}
\item 
\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t \hyperlink{structLPC__MCPWM__T_a2f6d65b7d9772a735474d90311e738b6}{I\-N\-T\-E\-N}
\item 
\hyperlink{core__cm3_8h_a7e25d9380f9ef903923964322e71f2f6}{\-\_\-\-\_\-\-O} uint32\-\_\-t \hyperlink{structLPC__MCPWM__T_ab678eeb9fa0e190473e58d179778a249}{I\-N\-T\-E\-N\-\_\-\-S\-E\-T}
\item 
\hyperlink{core__cm3_8h_a7e25d9380f9ef903923964322e71f2f6}{\-\_\-\-\_\-\-O} uint32\-\_\-t \hyperlink{structLPC__MCPWM__T_a5694122ceacd913b57424a90be8f7f63}{I\-N\-T\-E\-N\-\_\-\-C\-L\-R}
\item 
\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t \hyperlink{structLPC__MCPWM__T_a7a400f1cfa5c66f9546a2df92acf0402}{C\-N\-T\-C\-O\-N}
\item 
\hyperlink{core__cm3_8h_a7e25d9380f9ef903923964322e71f2f6}{\-\_\-\-\_\-\-O} uint32\-\_\-t \hyperlink{structLPC__MCPWM__T_a726084d7661d7fc8bb579fef4ed5727f}{C\-N\-T\-C\-O\-N\-\_\-\-S\-E\-T}
\item 
\hyperlink{core__cm3_8h_a7e25d9380f9ef903923964322e71f2f6}{\-\_\-\-\_\-\-O} uint32\-\_\-t \hyperlink{structLPC__MCPWM__T_a1130e338a71c6ee3a1c92084ced3aecd}{C\-N\-T\-C\-O\-N\-\_\-\-C\-L\-R}
\item 
\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t \hyperlink{structLPC__MCPWM__T_a0bfcbbed2fabcf16419d014ff01e8e37}{I\-N\-T\-F}
\item 
\hyperlink{core__cm3_8h_a7e25d9380f9ef903923964322e71f2f6}{\-\_\-\-\_\-\-O} uint32\-\_\-t \hyperlink{structLPC__MCPWM__T_a4c129a22156572b5671ff0e8b9f1977d}{I\-N\-T\-F\-\_\-\-S\-E\-T}
\item 
\hyperlink{core__cm3_8h_a7e25d9380f9ef903923964322e71f2f6}{\-\_\-\-\_\-\-O} uint32\-\_\-t \hyperlink{structLPC__MCPWM__T_acd49890931c9446a54e8070478cf7185}{I\-N\-T\-F\-\_\-\-C\-L\-R}
\item 
\hyperlink{core__cm3_8h_a7e25d9380f9ef903923964322e71f2f6}{\-\_\-\-\_\-\-O} uint32\-\_\-t \hyperlink{structLPC__MCPWM__T_a88da2eb831f09cf7145f57c45b224e91}{C\-A\-P\-\_\-\-C\-L\-R}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Motor Control P\-W\-M register block structure. 

\subsection{Field Documentation}
\hypertarget{structLPC__MCPWM__T_a015a4607abaca03f64acaeae4a0ccaf7}{\index{L\-P\-C\-\_\-\-M\-C\-P\-W\-M\-\_\-\-T@{L\-P\-C\-\_\-\-M\-C\-P\-W\-M\-\_\-\-T}!C\-A\-P@{C\-A\-P}}
\index{C\-A\-P@{C\-A\-P}!LPC_MCPWM_T@{L\-P\-C\-\_\-\-M\-C\-P\-W\-M\-\_\-\-T}}
\subsubsection[{C\-A\-P}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I} uint32\-\_\-t L\-P\-C\-\_\-\-M\-C\-P\-W\-M\-\_\-\-T\-::\-C\-A\-P\mbox{[}3\mbox{]}}}\label{structLPC__MCPWM__T_a015a4607abaca03f64acaeae4a0ccaf7}
Capture register \hypertarget{structLPC__MCPWM__T_a88da2eb831f09cf7145f57c45b224e91}{\index{L\-P\-C\-\_\-\-M\-C\-P\-W\-M\-\_\-\-T@{L\-P\-C\-\_\-\-M\-C\-P\-W\-M\-\_\-\-T}!C\-A\-P\-\_\-\-C\-L\-R@{C\-A\-P\-\_\-\-C\-L\-R}}
\index{C\-A\-P\-\_\-\-C\-L\-R@{C\-A\-P\-\_\-\-C\-L\-R}!LPC_MCPWM_T@{L\-P\-C\-\_\-\-M\-C\-P\-W\-M\-\_\-\-T}}
\subsubsection[{C\-A\-P\-\_\-\-C\-L\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-O} uint32\-\_\-t L\-P\-C\-\_\-\-M\-C\-P\-W\-M\-\_\-\-T\-::\-C\-A\-P\-\_\-\-C\-L\-R}}\label{structLPC__MCPWM__T_a88da2eb831f09cf7145f57c45b224e91}
Capture clear address \hypertarget{structLPC__MCPWM__T_a47afe6c393cc7da61af1d48bfc0f709c}{\index{L\-P\-C\-\_\-\-M\-C\-P\-W\-M\-\_\-\-T@{L\-P\-C\-\_\-\-M\-C\-P\-W\-M\-\_\-\-T}!C\-A\-P\-C\-O\-N@{C\-A\-P\-C\-O\-N}}
\index{C\-A\-P\-C\-O\-N@{C\-A\-P\-C\-O\-N}!LPC_MCPWM_T@{L\-P\-C\-\_\-\-M\-C\-P\-W\-M\-\_\-\-T}}
\subsubsection[{C\-A\-P\-C\-O\-N}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I} uint32\-\_\-t L\-P\-C\-\_\-\-M\-C\-P\-W\-M\-\_\-\-T\-::\-C\-A\-P\-C\-O\-N}}\label{structLPC__MCPWM__T_a47afe6c393cc7da61af1d48bfc0f709c}
Capture Control read address \hypertarget{structLPC__MCPWM__T_aadd69d706d636d53ff8893d3a0be210a}{\index{L\-P\-C\-\_\-\-M\-C\-P\-W\-M\-\_\-\-T@{L\-P\-C\-\_\-\-M\-C\-P\-W\-M\-\_\-\-T}!C\-A\-P\-C\-O\-N\-\_\-\-C\-L\-R@{C\-A\-P\-C\-O\-N\-\_\-\-C\-L\-R}}
\index{C\-A\-P\-C\-O\-N\-\_\-\-C\-L\-R@{C\-A\-P\-C\-O\-N\-\_\-\-C\-L\-R}!LPC_MCPWM_T@{L\-P\-C\-\_\-\-M\-C\-P\-W\-M\-\_\-\-T}}
\subsubsection[{C\-A\-P\-C\-O\-N\-\_\-\-C\-L\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-O} uint32\-\_\-t L\-P\-C\-\_\-\-M\-C\-P\-W\-M\-\_\-\-T\-::\-C\-A\-P\-C\-O\-N\-\_\-\-C\-L\-R}}\label{structLPC__MCPWM__T_aadd69d706d636d53ff8893d3a0be210a}
Event Control clear address \hypertarget{structLPC__MCPWM__T_a8511a69d57549e1765080274f4bd5c3c}{\index{L\-P\-C\-\_\-\-M\-C\-P\-W\-M\-\_\-\-T@{L\-P\-C\-\_\-\-M\-C\-P\-W\-M\-\_\-\-T}!C\-A\-P\-C\-O\-N\-\_\-\-S\-E\-T@{C\-A\-P\-C\-O\-N\-\_\-\-S\-E\-T}}
\index{C\-A\-P\-C\-O\-N\-\_\-\-S\-E\-T@{C\-A\-P\-C\-O\-N\-\_\-\-S\-E\-T}!LPC_MCPWM_T@{L\-P\-C\-\_\-\-M\-C\-P\-W\-M\-\_\-\-T}}
\subsubsection[{C\-A\-P\-C\-O\-N\-\_\-\-S\-E\-T}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-O} uint32\-\_\-t L\-P\-C\-\_\-\-M\-C\-P\-W\-M\-\_\-\-T\-::\-C\-A\-P\-C\-O\-N\-\_\-\-S\-E\-T}}\label{structLPC__MCPWM__T_a8511a69d57549e1765080274f4bd5c3c}
Capture Control set address \hypertarget{structLPC__MCPWM__T_a8b75fa73064dfd26c78d2a4bfe5ff01a}{\index{L\-P\-C\-\_\-\-M\-C\-P\-W\-M\-\_\-\-T@{L\-P\-C\-\_\-\-M\-C\-P\-W\-M\-\_\-\-T}!C\-C\-P@{C\-C\-P}}
\index{C\-C\-P@{C\-C\-P}!LPC_MCPWM_T@{L\-P\-C\-\_\-\-M\-C\-P\-W\-M\-\_\-\-T}}
\subsubsection[{C\-C\-P}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-M\-C\-P\-W\-M\-\_\-\-T\-::\-C\-C\-P}}\label{structLPC__MCPWM__T_a8b75fa73064dfd26c78d2a4bfe5ff01a}
Communication Pattern register \hypertarget{structLPC__MCPWM__T_a7a400f1cfa5c66f9546a2df92acf0402}{\index{L\-P\-C\-\_\-\-M\-C\-P\-W\-M\-\_\-\-T@{L\-P\-C\-\_\-\-M\-C\-P\-W\-M\-\_\-\-T}!C\-N\-T\-C\-O\-N@{C\-N\-T\-C\-O\-N}}
\index{C\-N\-T\-C\-O\-N@{C\-N\-T\-C\-O\-N}!LPC_MCPWM_T@{L\-P\-C\-\_\-\-M\-C\-P\-W\-M\-\_\-\-T}}
\subsubsection[{C\-N\-T\-C\-O\-N}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I} uint32\-\_\-t L\-P\-C\-\_\-\-M\-C\-P\-W\-M\-\_\-\-T\-::\-C\-N\-T\-C\-O\-N}}\label{structLPC__MCPWM__T_a7a400f1cfa5c66f9546a2df92acf0402}
Count Control read address \hypertarget{structLPC__MCPWM__T_a1130e338a71c6ee3a1c92084ced3aecd}{\index{L\-P\-C\-\_\-\-M\-C\-P\-W\-M\-\_\-\-T@{L\-P\-C\-\_\-\-M\-C\-P\-W\-M\-\_\-\-T}!C\-N\-T\-C\-O\-N\-\_\-\-C\-L\-R@{C\-N\-T\-C\-O\-N\-\_\-\-C\-L\-R}}
\index{C\-N\-T\-C\-O\-N\-\_\-\-C\-L\-R@{C\-N\-T\-C\-O\-N\-\_\-\-C\-L\-R}!LPC_MCPWM_T@{L\-P\-C\-\_\-\-M\-C\-P\-W\-M\-\_\-\-T}}
\subsubsection[{C\-N\-T\-C\-O\-N\-\_\-\-C\-L\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-O} uint32\-\_\-t L\-P\-C\-\_\-\-M\-C\-P\-W\-M\-\_\-\-T\-::\-C\-N\-T\-C\-O\-N\-\_\-\-C\-L\-R}}\label{structLPC__MCPWM__T_a1130e338a71c6ee3a1c92084ced3aecd}
Count Control clear address \hypertarget{structLPC__MCPWM__T_a726084d7661d7fc8bb579fef4ed5727f}{\index{L\-P\-C\-\_\-\-M\-C\-P\-W\-M\-\_\-\-T@{L\-P\-C\-\_\-\-M\-C\-P\-W\-M\-\_\-\-T}!C\-N\-T\-C\-O\-N\-\_\-\-S\-E\-T@{C\-N\-T\-C\-O\-N\-\_\-\-S\-E\-T}}
\index{C\-N\-T\-C\-O\-N\-\_\-\-S\-E\-T@{C\-N\-T\-C\-O\-N\-\_\-\-S\-E\-T}!LPC_MCPWM_T@{L\-P\-C\-\_\-\-M\-C\-P\-W\-M\-\_\-\-T}}
\subsubsection[{C\-N\-T\-C\-O\-N\-\_\-\-S\-E\-T}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-O} uint32\-\_\-t L\-P\-C\-\_\-\-M\-C\-P\-W\-M\-\_\-\-T\-::\-C\-N\-T\-C\-O\-N\-\_\-\-S\-E\-T}}\label{structLPC__MCPWM__T_a726084d7661d7fc8bb579fef4ed5727f}
Count Control set address \hypertarget{structLPC__MCPWM__T_ae047b5f0f2ca06bbaa663ce2458ae7ad}{\index{L\-P\-C\-\_\-\-M\-C\-P\-W\-M\-\_\-\-T@{L\-P\-C\-\_\-\-M\-C\-P\-W\-M\-\_\-\-T}!C\-O\-N@{C\-O\-N}}
\index{C\-O\-N@{C\-O\-N}!LPC_MCPWM_T@{L\-P\-C\-\_\-\-M\-C\-P\-W\-M\-\_\-\-T}}
\subsubsection[{C\-O\-N}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I} uint32\-\_\-t L\-P\-C\-\_\-\-M\-C\-P\-W\-M\-\_\-\-T\-::\-C\-O\-N}}\label{structLPC__MCPWM__T_ae047b5f0f2ca06bbaa663ce2458ae7ad}
$<$ M\-C\-P\-W\-M Structure P\-W\-M Control read address \hypertarget{structLPC__MCPWM__T_a22b564b847caa28e9f0c53ff38375cc3}{\index{L\-P\-C\-\_\-\-M\-C\-P\-W\-M\-\_\-\-T@{L\-P\-C\-\_\-\-M\-C\-P\-W\-M\-\_\-\-T}!C\-O\-N\-\_\-\-C\-L\-R@{C\-O\-N\-\_\-\-C\-L\-R}}
\index{C\-O\-N\-\_\-\-C\-L\-R@{C\-O\-N\-\_\-\-C\-L\-R}!LPC_MCPWM_T@{L\-P\-C\-\_\-\-M\-C\-P\-W\-M\-\_\-\-T}}
\subsubsection[{C\-O\-N\-\_\-\-C\-L\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-O} uint32\-\_\-t L\-P\-C\-\_\-\-M\-C\-P\-W\-M\-\_\-\-T\-::\-C\-O\-N\-\_\-\-C\-L\-R}}\label{structLPC__MCPWM__T_a22b564b847caa28e9f0c53ff38375cc3}
P\-W\-M Control clear address \hypertarget{structLPC__MCPWM__T_a3dc36e144bb33d1756f06c765726f15d}{\index{L\-P\-C\-\_\-\-M\-C\-P\-W\-M\-\_\-\-T@{L\-P\-C\-\_\-\-M\-C\-P\-W\-M\-\_\-\-T}!C\-O\-N\-\_\-\-S\-E\-T@{C\-O\-N\-\_\-\-S\-E\-T}}
\index{C\-O\-N\-\_\-\-S\-E\-T@{C\-O\-N\-\_\-\-S\-E\-T}!LPC_MCPWM_T@{L\-P\-C\-\_\-\-M\-C\-P\-W\-M\-\_\-\-T}}
\subsubsection[{C\-O\-N\-\_\-\-S\-E\-T}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-O} uint32\-\_\-t L\-P\-C\-\_\-\-M\-C\-P\-W\-M\-\_\-\-T\-::\-C\-O\-N\-\_\-\-S\-E\-T}}\label{structLPC__MCPWM__T_a3dc36e144bb33d1756f06c765726f15d}
P\-W\-M Control set address \hypertarget{structLPC__MCPWM__T_a15d8f4f81c3e82a335d4abb02863b850}{\index{L\-P\-C\-\_\-\-M\-C\-P\-W\-M\-\_\-\-T@{L\-P\-C\-\_\-\-M\-C\-P\-W\-M\-\_\-\-T}!D\-T@{D\-T}}
\index{D\-T@{D\-T}!LPC_MCPWM_T@{L\-P\-C\-\_\-\-M\-C\-P\-W\-M\-\_\-\-T}}
\subsubsection[{D\-T}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-M\-C\-P\-W\-M\-\_\-\-T\-::\-D\-T}}\label{structLPC__MCPWM__T_a15d8f4f81c3e82a335d4abb02863b850}
Dead time register \hypertarget{structLPC__MCPWM__T_a2f6d65b7d9772a735474d90311e738b6}{\index{L\-P\-C\-\_\-\-M\-C\-P\-W\-M\-\_\-\-T@{L\-P\-C\-\_\-\-M\-C\-P\-W\-M\-\_\-\-T}!I\-N\-T\-E\-N@{I\-N\-T\-E\-N}}
\index{I\-N\-T\-E\-N@{I\-N\-T\-E\-N}!LPC_MCPWM_T@{L\-P\-C\-\_\-\-M\-C\-P\-W\-M\-\_\-\-T}}
\subsubsection[{I\-N\-T\-E\-N}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I} uint32\-\_\-t L\-P\-C\-\_\-\-M\-C\-P\-W\-M\-\_\-\-T\-::\-I\-N\-T\-E\-N}}\label{structLPC__MCPWM__T_a2f6d65b7d9772a735474d90311e738b6}
Interrupt Enable read address \hypertarget{structLPC__MCPWM__T_a5694122ceacd913b57424a90be8f7f63}{\index{L\-P\-C\-\_\-\-M\-C\-P\-W\-M\-\_\-\-T@{L\-P\-C\-\_\-\-M\-C\-P\-W\-M\-\_\-\-T}!I\-N\-T\-E\-N\-\_\-\-C\-L\-R@{I\-N\-T\-E\-N\-\_\-\-C\-L\-R}}
\index{I\-N\-T\-E\-N\-\_\-\-C\-L\-R@{I\-N\-T\-E\-N\-\_\-\-C\-L\-R}!LPC_MCPWM_T@{L\-P\-C\-\_\-\-M\-C\-P\-W\-M\-\_\-\-T}}
\subsubsection[{I\-N\-T\-E\-N\-\_\-\-C\-L\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-O} uint32\-\_\-t L\-P\-C\-\_\-\-M\-C\-P\-W\-M\-\_\-\-T\-::\-I\-N\-T\-E\-N\-\_\-\-C\-L\-R}}\label{structLPC__MCPWM__T_a5694122ceacd913b57424a90be8f7f63}
Interrupt Enable clear address \hypertarget{structLPC__MCPWM__T_ab678eeb9fa0e190473e58d179778a249}{\index{L\-P\-C\-\_\-\-M\-C\-P\-W\-M\-\_\-\-T@{L\-P\-C\-\_\-\-M\-C\-P\-W\-M\-\_\-\-T}!I\-N\-T\-E\-N\-\_\-\-S\-E\-T@{I\-N\-T\-E\-N\-\_\-\-S\-E\-T}}
\index{I\-N\-T\-E\-N\-\_\-\-S\-E\-T@{I\-N\-T\-E\-N\-\_\-\-S\-E\-T}!LPC_MCPWM_T@{L\-P\-C\-\_\-\-M\-C\-P\-W\-M\-\_\-\-T}}
\subsubsection[{I\-N\-T\-E\-N\-\_\-\-S\-E\-T}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-O} uint32\-\_\-t L\-P\-C\-\_\-\-M\-C\-P\-W\-M\-\_\-\-T\-::\-I\-N\-T\-E\-N\-\_\-\-S\-E\-T}}\label{structLPC__MCPWM__T_ab678eeb9fa0e190473e58d179778a249}
Interrupt Enable set address \hypertarget{structLPC__MCPWM__T_a0bfcbbed2fabcf16419d014ff01e8e37}{\index{L\-P\-C\-\_\-\-M\-C\-P\-W\-M\-\_\-\-T@{L\-P\-C\-\_\-\-M\-C\-P\-W\-M\-\_\-\-T}!I\-N\-T\-F@{I\-N\-T\-F}}
\index{I\-N\-T\-F@{I\-N\-T\-F}!LPC_MCPWM_T@{L\-P\-C\-\_\-\-M\-C\-P\-W\-M\-\_\-\-T}}
\subsubsection[{I\-N\-T\-F}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I} uint32\-\_\-t L\-P\-C\-\_\-\-M\-C\-P\-W\-M\-\_\-\-T\-::\-I\-N\-T\-F}}\label{structLPC__MCPWM__T_a0bfcbbed2fabcf16419d014ff01e8e37}
Interrupt flags read address \hypertarget{structLPC__MCPWM__T_acd49890931c9446a54e8070478cf7185}{\index{L\-P\-C\-\_\-\-M\-C\-P\-W\-M\-\_\-\-T@{L\-P\-C\-\_\-\-M\-C\-P\-W\-M\-\_\-\-T}!I\-N\-T\-F\-\_\-\-C\-L\-R@{I\-N\-T\-F\-\_\-\-C\-L\-R}}
\index{I\-N\-T\-F\-\_\-\-C\-L\-R@{I\-N\-T\-F\-\_\-\-C\-L\-R}!LPC_MCPWM_T@{L\-P\-C\-\_\-\-M\-C\-P\-W\-M\-\_\-\-T}}
\subsubsection[{I\-N\-T\-F\-\_\-\-C\-L\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-O} uint32\-\_\-t L\-P\-C\-\_\-\-M\-C\-P\-W\-M\-\_\-\-T\-::\-I\-N\-T\-F\-\_\-\-C\-L\-R}}\label{structLPC__MCPWM__T_acd49890931c9446a54e8070478cf7185}
Interrupt flags clear address \hypertarget{structLPC__MCPWM__T_a4c129a22156572b5671ff0e8b9f1977d}{\index{L\-P\-C\-\_\-\-M\-C\-P\-W\-M\-\_\-\-T@{L\-P\-C\-\_\-\-M\-C\-P\-W\-M\-\_\-\-T}!I\-N\-T\-F\-\_\-\-S\-E\-T@{I\-N\-T\-F\-\_\-\-S\-E\-T}}
\index{I\-N\-T\-F\-\_\-\-S\-E\-T@{I\-N\-T\-F\-\_\-\-S\-E\-T}!LPC_MCPWM_T@{L\-P\-C\-\_\-\-M\-C\-P\-W\-M\-\_\-\-T}}
\subsubsection[{I\-N\-T\-F\-\_\-\-S\-E\-T}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-O} uint32\-\_\-t L\-P\-C\-\_\-\-M\-C\-P\-W\-M\-\_\-\-T\-::\-I\-N\-T\-F\-\_\-\-S\-E\-T}}\label{structLPC__MCPWM__T_a4c129a22156572b5671ff0e8b9f1977d}
Interrupt flags set address \hypertarget{structLPC__MCPWM__T_a01c2889381949b5b1f8c2bf8edf9148c}{\index{L\-P\-C\-\_\-\-M\-C\-P\-W\-M\-\_\-\-T@{L\-P\-C\-\_\-\-M\-C\-P\-W\-M\-\_\-\-T}!L\-I\-M@{L\-I\-M}}
\index{L\-I\-M@{L\-I\-M}!LPC_MCPWM_T@{L\-P\-C\-\_\-\-M\-C\-P\-W\-M\-\_\-\-T}}
\subsubsection[{L\-I\-M}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-M\-C\-P\-W\-M\-\_\-\-T\-::\-L\-I\-M\mbox{[}3\mbox{]}}}\label{structLPC__MCPWM__T_a01c2889381949b5b1f8c2bf8edf9148c}
Limit register \hypertarget{structLPC__MCPWM__T_ac3b16a52a48e436af60d17ce27c5c879}{\index{L\-P\-C\-\_\-\-M\-C\-P\-W\-M\-\_\-\-T@{L\-P\-C\-\_\-\-M\-C\-P\-W\-M\-\_\-\-T}!M\-A\-T@{M\-A\-T}}
\index{M\-A\-T@{M\-A\-T}!LPC_MCPWM_T@{L\-P\-C\-\_\-\-M\-C\-P\-W\-M\-\_\-\-T}}
\subsubsection[{M\-A\-T}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-M\-C\-P\-W\-M\-\_\-\-T\-::\-M\-A\-T\mbox{[}3\mbox{]}}}\label{structLPC__MCPWM__T_ac3b16a52a48e436af60d17ce27c5c879}
Match register \hypertarget{structLPC__MCPWM__T_ae6960477ec37aa32fbb20956cf01edb7}{\index{L\-P\-C\-\_\-\-M\-C\-P\-W\-M\-\_\-\-T@{L\-P\-C\-\_\-\-M\-C\-P\-W\-M\-\_\-\-T}!T\-C@{T\-C}}
\index{T\-C@{T\-C}!LPC_MCPWM_T@{L\-P\-C\-\_\-\-M\-C\-P\-W\-M\-\_\-\-T}}
\subsubsection[{T\-C}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-M\-C\-P\-W\-M\-\_\-\-T\-::\-T\-C\mbox{[}3\mbox{]}}}\label{structLPC__MCPWM__T_ae6960477ec37aa32fbb20956cf01edb7}
Timer Counter register 

The documentation for this struct was generated from the following file\-:\begin{DoxyCompactItemize}
\item 
/home/henrique/rep/open\-M\-M\-C/port/ucontroller/nxp/lpc17xx/lpcopen/inc/\hyperlink{mcpwm__17xx__40xx_8h}{mcpwm\-\_\-17xx\-\_\-40xx.\-h}\end{DoxyCompactItemize}
