{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668348383258 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668348383258 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 13 14:06:23 2022 " "Processing started: Sun Nov 13 14:06:23 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668348383258 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668348383258 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Hadamard -c Hadamard " "Command: quartus_map --read_settings_files=on --write_settings_files=off Hadamard -c Hadamard" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668348383258 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668348383380 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668348383380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic.vhd 14 7 " "Found 14 design units, including 7 entities, in source file arithmetic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 halfAdder_1bit-structure " "Found design unit 1: halfAdder_1bit-structure" {  } { { "arithmetic.vhd" "" { Text "/home/carlos/Documents/GitHub/AAD_2022/Hadamard/arithmetic.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668348389362 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fullAdder_1bit-structure " "Found design unit 2: fullAdder_1bit-structure" {  } { { "arithmetic.vhd" "" { Text "/home/carlos/Documents/GitHub/AAD_2022/Hadamard/arithmetic.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668348389362 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 fullAdderCLA_1bit-structure " "Found design unit 3: fullAdderCLA_1bit-structure" {  } { { "arithmetic.vhd" "" { Text "/home/carlos/Documents/GitHub/AAD_2022/Hadamard/arithmetic.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668348389362 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 fullAdderWoCI_2bit-structure " "Found design unit 4: fullAdderWoCI_2bit-structure" {  } { { "arithmetic.vhd" "" { Text "/home/carlos/Documents/GitHub/AAD_2022/Hadamard/arithmetic.vhd" 95 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668348389362 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 fullAdderWoCI_3bit-structure " "Found design unit 5: fullAdderWoCI_3bit-structure" {  } { { "arithmetic.vhd" "" { Text "/home/carlos/Documents/GitHub/AAD_2022/Hadamard/arithmetic.vhd" 119 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668348389362 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 fullAdderWoCI_4bit-structure " "Found design unit 6: fullAdderWoCI_4bit-structure" {  } { { "arithmetic.vhd" "" { Text "/home/carlos/Documents/GitHub/AAD_2022/Hadamard/arithmetic.vhd" 148 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668348389362 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 fullAdderWoCI_5bit-structure " "Found design unit 7: fullAdderWoCI_5bit-structure" {  } { { "arithmetic.vhd" "" { Text "/home/carlos/Documents/GitHub/AAD_2022/Hadamard/arithmetic.vhd" 178 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668348389362 ""} { "Info" "ISGN_ENTITY_NAME" "1 halfAdder_1bit " "Found entity 1: halfAdder_1bit" {  } { { "arithmetic.vhd" "" { Text "/home/carlos/Documents/GitHub/AAD_2022/Hadamard/arithmetic.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668348389362 ""} { "Info" "ISGN_ENTITY_NAME" "2 fullAdder_1bit " "Found entity 2: fullAdder_1bit" {  } { { "arithmetic.vhd" "" { Text "/home/carlos/Documents/GitHub/AAD_2022/Hadamard/arithmetic.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668348389362 ""} { "Info" "ISGN_ENTITY_NAME" "3 fullAdderCLA_1bit " "Found entity 3: fullAdderCLA_1bit" {  } { { "arithmetic.vhd" "" { Text "/home/carlos/Documents/GitHub/AAD_2022/Hadamard/arithmetic.vhd" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668348389362 ""} { "Info" "ISGN_ENTITY_NAME" "4 fullAdderWoCI_2bit " "Found entity 4: fullAdderWoCI_2bit" {  } { { "arithmetic.vhd" "" { Text "/home/carlos/Documents/GitHub/AAD_2022/Hadamard/arithmetic.vhd" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668348389362 ""} { "Info" "ISGN_ENTITY_NAME" "5 fullAdderWoCI_3bit " "Found entity 5: fullAdderWoCI_3bit" {  } { { "arithmetic.vhd" "" { Text "/home/carlos/Documents/GitHub/AAD_2022/Hadamard/arithmetic.vhd" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668348389362 ""} { "Info" "ISGN_ENTITY_NAME" "6 fullAdderWoCI_4bit " "Found entity 6: fullAdderWoCI_4bit" {  } { { "arithmetic.vhd" "" { Text "/home/carlos/Documents/GitHub/AAD_2022/Hadamard/arithmetic.vhd" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668348389362 ""} { "Info" "ISGN_ENTITY_NAME" "7 fullAdderWoCI_5bit " "Found entity 7: fullAdderWoCI_5bit" {  } { { "arithmetic.vhd" "" { Text "/home/carlos/Documents/GitHub/AAD_2022/Hadamard/arithmetic.vhd" 172 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668348389362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668348389362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simpleLogic.vhd 6 3 " "Found 6 design units, including 3 entities, in source file simpleLogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gateAnd2-logicFunction " "Found design unit 1: gateAnd2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "/home/carlos/Documents/GitHub/AAD_2022/Hadamard/simpleLogic.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668348389363 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 gateOr2-logicFunction " "Found design unit 2: gateOr2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "/home/carlos/Documents/GitHub/AAD_2022/Hadamard/simpleLogic.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668348389363 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 gateXOr2-logicFunction " "Found design unit 3: gateXOr2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "/home/carlos/Documents/GitHub/AAD_2022/Hadamard/simpleLogic.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668348389363 ""} { "Info" "ISGN_ENTITY_NAME" "1 gateAnd2 " "Found entity 1: gateAnd2" {  } { { "simpleLogic.vhd" "" { Text "/home/carlos/Documents/GitHub/AAD_2022/Hadamard/simpleLogic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668348389363 ""} { "Info" "ISGN_ENTITY_NAME" "2 gateOr2 " "Found entity 2: gateOr2" {  } { { "simpleLogic.vhd" "" { Text "/home/carlos/Documents/GitHub/AAD_2022/Hadamard/simpleLogic.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668348389363 ""} { "Info" "ISGN_ENTITY_NAME" "3 gateXOr2 " "Found entity 3: gateXOr2" {  } { { "simpleLogic.vhd" "" { Text "/home/carlos/Documents/GitHub/AAD_2022/Hadamard/simpleLogic.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668348389363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668348389363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder-Struct " "Found design unit 1: Decoder-Struct" {  } { { "Decoder.vhd" "" { Text "/home/carlos/Documents/GitHub/AAD_2022/Hadamard/Decoder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668348389363 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.vhd" "" { Text "/home/carlos/Documents/GitHub/AAD_2022/Hadamard/Decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668348389363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668348389363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Encoder-Struct " "Found design unit 1: Encoder-Struct" {  } { { "Encoder.vhd" "" { Text "/home/carlos/Documents/GitHub/AAD_2022/Hadamard/Encoder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668348389364 ""} { "Info" "ISGN_ENTITY_NAME" "1 Encoder " "Found entity 1: Encoder" {  } { { "Encoder.vhd" "" { Text "/home/carlos/Documents/GitHub/AAD_2022/Hadamard/Encoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668348389364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668348389364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "popCounter_8bitParallelOpt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file popCounter_8bitParallelOpt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 popCounter_8bitParallelOpt-structure " "Found design unit 1: popCounter_8bitParallelOpt-structure" {  } { { "popCounter_8bitParallelOpt.vhd" "" { Text "/home/carlos/Documents/GitHub/AAD_2022/Hadamard/popCounter_8bitParallelOpt.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668348389364 ""} { "Info" "ISGN_ENTITY_NAME" "1 popCounter_8bitParallelOpt " "Found entity 1: popCounter_8bitParallelOpt" {  } { { "popCounter_8bitParallelOpt.vhd" "" { Text "/home/carlos/Documents/GitHub/AAD_2022/Hadamard/popCounter_8bitParallelOpt.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668348389364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668348389364 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Decoder " "Elaborating entity \"Decoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1668348389396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Encoder Encoder:partial_decoder A:struct " "Elaborating entity \"Encoder\" using architecture \"A:struct\" for hierarchy \"Encoder:partial_decoder\"" {  } { { "Decoder.vhd" "partial_decoder" { Text "/home/carlos/Documents/GitHub/AAD_2022/Hadamard/Decoder.vhd" 75 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668348389398 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s2 Encoder.vhd(32) " "VHDL Process Statement warning at Encoder.vhd(32): signal \"s2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Encoder.vhd" "" { Text "/home/carlos/Documents/GitHub/AAD_2022/Hadamard/Encoder.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1668348389398 "|Decoder|Encoder:partial_decoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s1 Encoder.vhd(34) " "VHDL Process Statement warning at Encoder.vhd(34): signal \"s1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Encoder.vhd" "" { Text "/home/carlos/Documents/GitHub/AAD_2022/Hadamard/Encoder.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1668348389398 "|Decoder|Encoder:partial_decoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s4 Encoder.vhd(35) " "VHDL Process Statement warning at Encoder.vhd(35): signal \"s4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Encoder.vhd" "" { Text "/home/carlos/Documents/GitHub/AAD_2022/Hadamard/Encoder.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1668348389398 "|Decoder|Encoder:partial_decoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s6 Encoder.vhd(36) " "VHDL Process Statement warning at Encoder.vhd(36): signal \"s6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Encoder.vhd" "" { Text "/home/carlos/Documents/GitHub/AAD_2022/Hadamard/Encoder.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1668348389398 "|Decoder|Encoder:partial_decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "popCounter_8bitParallelOpt popCounter_8bitParallelOpt:popCounter8 A:structure " "Elaborating entity \"popCounter_8bitParallelOpt\" using architecture \"A:structure\" for hierarchy \"popCounter_8bitParallelOpt:popCounter8\"" {  } { { "Decoder.vhd" "popCounter8" { Text "/home/carlos/Documents/GitHub/AAD_2022/Hadamard/Decoder.vhd" 89 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668348389399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfAdder_1bit popCounter_8bitParallelOpt:popCounter8\|halfAdder_1bit:hA00 " "Elaborating entity \"halfAdder_1bit\" for hierarchy \"popCounter_8bitParallelOpt:popCounter8\|halfAdder_1bit:hA00\"" {  } { { "popCounter_8bitParallelOpt.vhd" "hA00" { Text "/home/carlos/Documents/GitHub/AAD_2022/Hadamard/popCounter_8bitParallelOpt.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668348389399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateXOr2 popCounter_8bitParallelOpt:popCounter8\|halfAdder_1bit:hA00\|gateXOr2:xor20 " "Elaborating entity \"gateXOr2\" for hierarchy \"popCounter_8bitParallelOpt:popCounter8\|halfAdder_1bit:hA00\|gateXOr2:xor20\"" {  } { { "arithmetic.vhd" "xor20" { Text "/home/carlos/Documents/GitHub/AAD_2022/Hadamard/arithmetic.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668348389400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateAnd2 popCounter_8bitParallelOpt:popCounter8\|halfAdder_1bit:hA00\|gateAnd2:and20 " "Elaborating entity \"gateAnd2\" for hierarchy \"popCounter_8bitParallelOpt:popCounter8\|halfAdder_1bit:hA00\|gateAnd2:and20\"" {  } { { "arithmetic.vhd" "and20" { Text "/home/carlos/Documents/GitHub/AAD_2022/Hadamard/arithmetic.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668348389400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdderWoCI_2bit popCounter_8bitParallelOpt:popCounter8\|fullAdderWoCI_2bit:fA10 " "Elaborating entity \"fullAdderWoCI_2bit\" for hierarchy \"popCounter_8bitParallelOpt:popCounter8\|fullAdderWoCI_2bit:fA10\"" {  } { { "popCounter_8bitParallelOpt.vhd" "fA10" { Text "/home/carlos/Documents/GitHub/AAD_2022/Hadamard/popCounter_8bitParallelOpt.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668348389403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdderCLA_1bit popCounter_8bitParallelOpt:popCounter8\|fullAdderWoCI_2bit:fA10\|fullAdderCLA_1bit:fA0 " "Elaborating entity \"fullAdderCLA_1bit\" for hierarchy \"popCounter_8bitParallelOpt:popCounter8\|fullAdderWoCI_2bit:fA10\|fullAdderCLA_1bit:fA0\"" {  } { { "arithmetic.vhd" "fA0" { Text "/home/carlos/Documents/GitHub/AAD_2022/Hadamard/arithmetic.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668348389404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdderWoCI_3bit popCounter_8bitParallelOpt:popCounter8\|fullAdderWoCI_3bit:fA20 " "Elaborating entity \"fullAdderWoCI_3bit\" for hierarchy \"popCounter_8bitParallelOpt:popCounter8\|fullAdderWoCI_3bit:fA20\"" {  } { { "popCounter_8bitParallelOpt.vhd" "fA20" { Text "/home/carlos/Documents/GitHub/AAD_2022/Hadamard/popCounter_8bitParallelOpt.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668348389407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder_1bit popCounter_8bitParallelOpt:popCounter8\|fullAdderWoCI_3bit:fA20\|fullAdder_1bit:fA10 " "Elaborating entity \"fullAdder_1bit\" for hierarchy \"popCounter_8bitParallelOpt:popCounter8\|fullAdderWoCI_3bit:fA20\|fullAdder_1bit:fA10\"" {  } { { "arithmetic.vhd" "fA10" { Text "/home/carlos/Documents/GitHub/AAD_2022/Hadamard/arithmetic.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668348389408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateOr2 popCounter_8bitParallelOpt:popCounter8\|fullAdderWoCI_3bit:fA20\|fullAdder_1bit:fA10\|gateOr2:or20 " "Elaborating entity \"gateOr2\" for hierarchy \"popCounter_8bitParallelOpt:popCounter8\|fullAdderWoCI_3bit:fA20\|fullAdder_1bit:fA10\|gateOr2:or20\"" {  } { { "arithmetic.vhd" "or20" { Text "/home/carlos/Documents/GitHub/AAD_2022/Hadamard/arithmetic.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668348389410 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1668348389805 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1668348390074 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668348390074 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "49 " "Implemented 49 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1668348390091 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1668348390091 ""} { "Info" "ICUT_CUT_TM_LCELLS" "36 " "Implemented 36 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1668348390091 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1668348390091 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "499 " "Peak virtual memory: 499 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668348390096 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 13 14:06:30 2022 " "Processing ended: Sun Nov 13 14:06:30 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668348390096 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668348390096 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668348390096 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668348390096 ""}
