/// Auto-generated bit field definitions for HSMCI
/// Device: ATSAM3X8E
/// Vendor: Atmel
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::atmel::atsam3x8e::atsam3x8e::hsmci {

using namespace alloy::hal::bitfields;

// ============================================================================
// HSMCI Bit Field Definitions
// ============================================================================

/// CR - Control Register
namespace cr {
    /// Multi-Media Interface Enable
    /// Position: 0, Width: 1
    /// Access: write-only
    using MCIEN = BitField<0, 1>;
    constexpr uint32_t MCIEN_Pos = 0;
    constexpr uint32_t MCIEN_Msk = MCIEN::mask;

    /// Multi-Media Interface Disable
    /// Position: 1, Width: 1
    /// Access: write-only
    using MCIDIS = BitField<1, 1>;
    constexpr uint32_t MCIDIS_Pos = 1;
    constexpr uint32_t MCIDIS_Msk = MCIDIS::mask;

    /// Power Save Mode Enable
    /// Position: 2, Width: 1
    /// Access: write-only
    using PWSEN = BitField<2, 1>;
    constexpr uint32_t PWSEN_Pos = 2;
    constexpr uint32_t PWSEN_Msk = PWSEN::mask;

    /// Power Save Mode Disable
    /// Position: 3, Width: 1
    /// Access: write-only
    using PWSDIS = BitField<3, 1>;
    constexpr uint32_t PWSDIS_Pos = 3;
    constexpr uint32_t PWSDIS_Msk = PWSDIS::mask;

    /// Software Reset
    /// Position: 7, Width: 1
    /// Access: write-only
    using SWRST = BitField<7, 1>;
    constexpr uint32_t SWRST_Pos = 7;
    constexpr uint32_t SWRST_Msk = SWRST::mask;

}  // namespace cr

/// MR - Mode Register
namespace mr {
    /// Clock Divider
    /// Position: 0, Width: 8
    /// Access: read-write
    using CLKDIV = BitField<0, 8>;
    constexpr uint32_t CLKDIV_Pos = 0;
    constexpr uint32_t CLKDIV_Msk = CLKDIV::mask;

    /// Power Saving Divider
    /// Position: 8, Width: 3
    /// Access: read-write
    using PWSDIV = BitField<8, 3>;
    constexpr uint32_t PWSDIV_Pos = 8;
    constexpr uint32_t PWSDIV_Msk = PWSDIV::mask;

    /// Read Proof Enable
    /// Position: 11, Width: 1
    /// Access: read-write
    using RDPROOF = BitField<11, 1>;
    constexpr uint32_t RDPROOF_Pos = 11;
    constexpr uint32_t RDPROOF_Msk = RDPROOF::mask;

    /// Write Proof Enable
    /// Position: 12, Width: 1
    /// Access: read-write
    using WRPROOF = BitField<12, 1>;
    constexpr uint32_t WRPROOF_Pos = 12;
    constexpr uint32_t WRPROOF_Msk = WRPROOF::mask;

    /// Force Byte Transfer
    /// Position: 13, Width: 1
    /// Access: read-write
    using FBYTE = BitField<13, 1>;
    constexpr uint32_t FBYTE_Pos = 13;
    constexpr uint32_t FBYTE_Msk = FBYTE::mask;

    /// Padding Value
    /// Position: 14, Width: 1
    /// Access: read-write
    using PADV = BitField<14, 1>;
    constexpr uint32_t PADV_Pos = 14;
    constexpr uint32_t PADV_Msk = PADV::mask;

}  // namespace mr

/// DTOR - Data Timeout Register
namespace dtor {
    /// Data Timeout Cycle Number
    /// Position: 0, Width: 4
    /// Access: read-write
    using DTOCYC = BitField<0, 4>;
    constexpr uint32_t DTOCYC_Pos = 0;
    constexpr uint32_t DTOCYC_Msk = DTOCYC::mask;

    /// Data Timeout Multiplier
    /// Position: 4, Width: 3
    /// Access: read-write
    using DTOMUL = BitField<4, 3>;
    constexpr uint32_t DTOMUL_Pos = 4;
    constexpr uint32_t DTOMUL_Msk = DTOMUL::mask;
    /// Enumerated values for DTOMUL
    namespace dtomul {
        constexpr uint32_t 1 = 0;
        constexpr uint32_t 16 = 1;
        constexpr uint32_t 128 = 2;
        constexpr uint32_t 256 = 3;
        constexpr uint32_t 1024 = 4;
        constexpr uint32_t 4096 = 5;
        constexpr uint32_t 65536 = 6;
        constexpr uint32_t 1048576 = 7;
    }

}  // namespace dtor

/// SDCR - SD/SDIO Card Register
namespace sdcr {
    /// SDCard/SDIO Slot
    /// Position: 0, Width: 2
    /// Access: read-write
    using SDCSEL = BitField<0, 2>;
    constexpr uint32_t SDCSEL_Pos = 0;
    constexpr uint32_t SDCSEL_Msk = SDCSEL::mask;
    /// Enumerated values for SDCSEL
    namespace sdcsel {
        constexpr uint32_t SLOTA = 0;
        constexpr uint32_t SLOTB = 1;
        constexpr uint32_t SLOTC = 2;
        constexpr uint32_t SLOTD = 3;
    }

    /// SDCard/SDIO Bus Width
    /// Position: 6, Width: 2
    /// Access: read-write
    using SDCBUS = BitField<6, 2>;
    constexpr uint32_t SDCBUS_Pos = 6;
    constexpr uint32_t SDCBUS_Msk = SDCBUS::mask;
    /// Enumerated values for SDCBUS
    namespace sdcbus {
        constexpr uint32_t 1 = 0;
        constexpr uint32_t 4 = 2;
        constexpr uint32_t 8 = 3;
    }

}  // namespace sdcr

/// ARGR - Argument Register
namespace argr {
    /// Command Argument
    /// Position: 0, Width: 32
    /// Access: read-write
    using ARG = BitField<0, 32>;
    constexpr uint32_t ARG_Pos = 0;
    constexpr uint32_t ARG_Msk = ARG::mask;

}  // namespace argr

/// CMDR - Command Register
namespace cmdr {
    /// Command Number
    /// Position: 0, Width: 6
    /// Access: write-only
    using CMDNB = BitField<0, 6>;
    constexpr uint32_t CMDNB_Pos = 0;
    constexpr uint32_t CMDNB_Msk = CMDNB::mask;

    /// Response Type
    /// Position: 6, Width: 2
    /// Access: write-only
    using RSPTYP = BitField<6, 2>;
    constexpr uint32_t RSPTYP_Pos = 6;
    constexpr uint32_t RSPTYP_Msk = RSPTYP::mask;
    /// Enumerated values for RSPTYP
    namespace rsptyp {
        constexpr uint32_t NORESP = 0;
        constexpr uint32_t 48_BIT = 1;
        constexpr uint32_t 136_BIT = 2;
        constexpr uint32_t R1B = 3;
    }

    /// Special Command
    /// Position: 8, Width: 3
    /// Access: write-only
    using SPCMD = BitField<8, 3>;
    constexpr uint32_t SPCMD_Pos = 8;
    constexpr uint32_t SPCMD_Msk = SPCMD::mask;
    /// Enumerated values for SPCMD
    namespace spcmd {
        constexpr uint32_t STD = 0;
        constexpr uint32_t INIT = 1;
        constexpr uint32_t SYNC = 2;
        constexpr uint32_t CE_ATA = 3;
        constexpr uint32_t IT_CMD = 4;
        constexpr uint32_t IT_RESP = 5;
        constexpr uint32_t BOR = 6;
        constexpr uint32_t EBO = 7;
    }

    /// Open Drain Command
    /// Position: 11, Width: 1
    /// Access: write-only
    using OPDCMD = BitField<11, 1>;
    constexpr uint32_t OPDCMD_Pos = 11;
    constexpr uint32_t OPDCMD_Msk = OPDCMD::mask;
    /// Enumerated values for OPDCMD
    namespace opdcmd {
        constexpr uint32_t PUSHPULL = 0;
        constexpr uint32_t OPENDRAIN = 1;
    }

    /// Max Latency for Command to Response
    /// Position: 12, Width: 1
    /// Access: write-only
    using MAXLAT = BitField<12, 1>;
    constexpr uint32_t MAXLAT_Pos = 12;
    constexpr uint32_t MAXLAT_Msk = MAXLAT::mask;
    /// Enumerated values for MAXLAT
    namespace maxlat {
        constexpr uint32_t 5 = 0;
        constexpr uint32_t 64 = 1;
    }

    /// Transfer Command
    /// Position: 16, Width: 2
    /// Access: write-only
    using TRCMD = BitField<16, 2>;
    constexpr uint32_t TRCMD_Pos = 16;
    constexpr uint32_t TRCMD_Msk = TRCMD::mask;
    /// Enumerated values for TRCMD
    namespace trcmd {
        constexpr uint32_t NO_DATA = 0;
        constexpr uint32_t START_DATA = 1;
        constexpr uint32_t STOP_DATA = 2;
    }

    /// Transfer Direction
    /// Position: 18, Width: 1
    /// Access: write-only
    using TRDIR = BitField<18, 1>;
    constexpr uint32_t TRDIR_Pos = 18;
    constexpr uint32_t TRDIR_Msk = TRDIR::mask;
    /// Enumerated values for TRDIR
    namespace trdir {
        constexpr uint32_t WRITE = 0;
        constexpr uint32_t READ = 1;
    }

    /// Transfer Type
    /// Position: 19, Width: 3
    /// Access: write-only
    using TRTYP = BitField<19, 3>;
    constexpr uint32_t TRTYP_Pos = 19;
    constexpr uint32_t TRTYP_Msk = TRTYP::mask;
    /// Enumerated values for TRTYP
    namespace trtyp {
        constexpr uint32_t SINGLE = 0;
        constexpr uint32_t MULTIPLE = 1;
        constexpr uint32_t STREAM = 2;
        constexpr uint32_t BYTE = 4;
        constexpr uint32_t BLOCK = 5;
    }

    /// SDIO Special Command
    /// Position: 24, Width: 2
    /// Access: write-only
    using IOSPCMD = BitField<24, 2>;
    constexpr uint32_t IOSPCMD_Pos = 24;
    constexpr uint32_t IOSPCMD_Msk = IOSPCMD::mask;
    /// Enumerated values for IOSPCMD
    namespace iospcmd {
        constexpr uint32_t STD = 0;
        constexpr uint32_t SUSPEND = 1;
        constexpr uint32_t RESUME = 2;
    }

    /// ATA with Command Completion Signal
    /// Position: 26, Width: 1
    /// Access: write-only
    using ATACS = BitField<26, 1>;
    constexpr uint32_t ATACS_Pos = 26;
    constexpr uint32_t ATACS_Msk = ATACS::mask;
    /// Enumerated values for ATACS
    namespace atacs {
        constexpr uint32_t NORMAL = 0;
        constexpr uint32_t COMPLETION = 1;
    }

    /// Boot Operation Acknowledge
    /// Position: 27, Width: 1
    /// Access: write-only
    using BOOT_ACK = BitField<27, 1>;
    constexpr uint32_t BOOT_ACK_Pos = 27;
    constexpr uint32_t BOOT_ACK_Msk = BOOT_ACK::mask;

}  // namespace cmdr

/// BLKR - Block Register
namespace blkr {
    /// MMC/SDIO Block Count - SDIO Byte Count
    /// Position: 0, Width: 16
    /// Access: read-write
    using BCNT = BitField<0, 16>;
    constexpr uint32_t BCNT_Pos = 0;
    constexpr uint32_t BCNT_Msk = BCNT::mask;

    /// Data Block Length
    /// Position: 16, Width: 16
    /// Access: read-write
    using BLKLEN = BitField<16, 16>;
    constexpr uint32_t BLKLEN_Pos = 16;
    constexpr uint32_t BLKLEN_Msk = BLKLEN::mask;

}  // namespace blkr

/// CSTOR - Completion Signal Timeout Register
namespace cstor {
    /// Completion Signal Timeout Cycle Number
    /// Position: 0, Width: 4
    /// Access: read-write
    using CSTOCYC = BitField<0, 4>;
    constexpr uint32_t CSTOCYC_Pos = 0;
    constexpr uint32_t CSTOCYC_Msk = CSTOCYC::mask;

    /// Completion Signal Timeout Multiplier
    /// Position: 4, Width: 3
    /// Access: read-write
    using CSTOMUL = BitField<4, 3>;
    constexpr uint32_t CSTOMUL_Pos = 4;
    constexpr uint32_t CSTOMUL_Msk = CSTOMUL::mask;
    /// Enumerated values for CSTOMUL
    namespace cstomul {
        constexpr uint32_t 1 = 0;
        constexpr uint32_t 16 = 1;
        constexpr uint32_t 128 = 2;
        constexpr uint32_t 256 = 3;
        constexpr uint32_t 1024 = 4;
        constexpr uint32_t 4096 = 5;
        constexpr uint32_t 65536 = 6;
        constexpr uint32_t 1048576 = 7;
    }

}  // namespace cstor

/// RSPR[4] - Response Register
namespace rspr[4] {
    /// Response
    /// Position: 0, Width: 32
    /// Access: read-only
    using RSP = BitField<0, 32>;
    constexpr uint32_t RSP_Pos = 0;
    constexpr uint32_t RSP_Msk = RSP::mask;

}  // namespace rspr[4]

/// RDR - Receive Data Register
namespace rdr {
    /// Data to Read
    /// Position: 0, Width: 32
    /// Access: read-only
    using DATA = BitField<0, 32>;
    constexpr uint32_t DATA_Pos = 0;
    constexpr uint32_t DATA_Msk = DATA::mask;

}  // namespace rdr

/// TDR - Transmit Data Register
namespace tdr {
    /// Data to Write
    /// Position: 0, Width: 32
    /// Access: write-only
    using DATA = BitField<0, 32>;
    constexpr uint32_t DATA_Pos = 0;
    constexpr uint32_t DATA_Msk = DATA::mask;

}  // namespace tdr

/// SR - Status Register
namespace sr {
    /// Command Ready
    /// Position: 0, Width: 1
    /// Access: read-only
    using CMDRDY = BitField<0, 1>;
    constexpr uint32_t CMDRDY_Pos = 0;
    constexpr uint32_t CMDRDY_Msk = CMDRDY::mask;

    /// Receiver Ready
    /// Position: 1, Width: 1
    /// Access: read-only
    using RXRDY = BitField<1, 1>;
    constexpr uint32_t RXRDY_Pos = 1;
    constexpr uint32_t RXRDY_Msk = RXRDY::mask;

    /// Transmit Ready
    /// Position: 2, Width: 1
    /// Access: read-only
    using TXRDY = BitField<2, 1>;
    constexpr uint32_t TXRDY_Pos = 2;
    constexpr uint32_t TXRDY_Msk = TXRDY::mask;

    /// Data Block Ended
    /// Position: 3, Width: 1
    /// Access: read-only
    using BLKE = BitField<3, 1>;
    constexpr uint32_t BLKE_Pos = 3;
    constexpr uint32_t BLKE_Msk = BLKE::mask;

    /// Data Transfer in Progress
    /// Position: 4, Width: 1
    /// Access: read-only
    using DTIP = BitField<4, 1>;
    constexpr uint32_t DTIP_Pos = 4;
    constexpr uint32_t DTIP_Msk = DTIP::mask;

    /// HSMCI Not Busy
    /// Position: 5, Width: 1
    /// Access: read-only
    using NOTBUSY = BitField<5, 1>;
    constexpr uint32_t NOTBUSY_Pos = 5;
    constexpr uint32_t NOTBUSY_Msk = NOTBUSY::mask;

    /// Position: 8, Width: 1
    /// Access: read-only
    using SDIOIRQforSlotA = BitField<8, 1>;
    constexpr uint32_t SDIOIRQforSlotA_Pos = 8;
    constexpr uint32_t SDIOIRQforSlotA_Msk = SDIOIRQforSlotA::mask;

    /// Position: 9, Width: 1
    /// Access: read-only
    using SDIOIRQforSlotB = BitField<9, 1>;
    constexpr uint32_t SDIOIRQforSlotB_Pos = 9;
    constexpr uint32_t SDIOIRQforSlotB_Msk = SDIOIRQforSlotB::mask;

    /// SDIO Read Wait Operation Status
    /// Position: 12, Width: 1
    /// Access: read-only
    using SDIOWAIT = BitField<12, 1>;
    constexpr uint32_t SDIOWAIT_Pos = 12;
    constexpr uint32_t SDIOWAIT_Msk = SDIOWAIT::mask;

    /// CE-ATA Completion Signal Received
    /// Position: 13, Width: 1
    /// Access: read-only
    using CSRCV = BitField<13, 1>;
    constexpr uint32_t CSRCV_Pos = 13;
    constexpr uint32_t CSRCV_Msk = CSRCV::mask;

    /// Response Index Error
    /// Position: 16, Width: 1
    /// Access: read-only
    using RINDE = BitField<16, 1>;
    constexpr uint32_t RINDE_Pos = 16;
    constexpr uint32_t RINDE_Msk = RINDE::mask;

    /// Response Direction Error
    /// Position: 17, Width: 1
    /// Access: read-only
    using RDIRE = BitField<17, 1>;
    constexpr uint32_t RDIRE_Pos = 17;
    constexpr uint32_t RDIRE_Msk = RDIRE::mask;

    /// Response CRC Error
    /// Position: 18, Width: 1
    /// Access: read-only
    using RCRCE = BitField<18, 1>;
    constexpr uint32_t RCRCE_Pos = 18;
    constexpr uint32_t RCRCE_Msk = RCRCE::mask;

    /// Response End Bit Error
    /// Position: 19, Width: 1
    /// Access: read-only
    using RENDE = BitField<19, 1>;
    constexpr uint32_t RENDE_Pos = 19;
    constexpr uint32_t RENDE_Msk = RENDE::mask;

    /// Response Time-out Error
    /// Position: 20, Width: 1
    /// Access: read-only
    using RTOE = BitField<20, 1>;
    constexpr uint32_t RTOE_Pos = 20;
    constexpr uint32_t RTOE_Msk = RTOE::mask;

    /// Data CRC Error
    /// Position: 21, Width: 1
    /// Access: read-only
    using DCRCE = BitField<21, 1>;
    constexpr uint32_t DCRCE_Pos = 21;
    constexpr uint32_t DCRCE_Msk = DCRCE::mask;

    /// Data Time-out Error
    /// Position: 22, Width: 1
    /// Access: read-only
    using DTOE = BitField<22, 1>;
    constexpr uint32_t DTOE_Pos = 22;
    constexpr uint32_t DTOE_Msk = DTOE::mask;

    /// Completion Signal Time-out Error
    /// Position: 23, Width: 1
    /// Access: read-only
    using CSTOE = BitField<23, 1>;
    constexpr uint32_t CSTOE_Pos = 23;
    constexpr uint32_t CSTOE_Msk = CSTOE::mask;

    /// DMA Block Overrun Error
    /// Position: 24, Width: 1
    /// Access: read-only
    using BLKOVRE = BitField<24, 1>;
    constexpr uint32_t BLKOVRE_Pos = 24;
    constexpr uint32_t BLKOVRE_Msk = BLKOVRE::mask;

    /// DMA Transfer done
    /// Position: 25, Width: 1
    /// Access: read-only
    using DMADONE = BitField<25, 1>;
    constexpr uint32_t DMADONE_Pos = 25;
    constexpr uint32_t DMADONE_Msk = DMADONE::mask;

    /// FIFO empty flag
    /// Position: 26, Width: 1
    /// Access: read-only
    using FIFOEMPTY = BitField<26, 1>;
    constexpr uint32_t FIFOEMPTY_Pos = 26;
    constexpr uint32_t FIFOEMPTY_Msk = FIFOEMPTY::mask;

    /// Transfer Done flag
    /// Position: 27, Width: 1
    /// Access: read-only
    using XFRDONE = BitField<27, 1>;
    constexpr uint32_t XFRDONE_Pos = 27;
    constexpr uint32_t XFRDONE_Msk = XFRDONE::mask;

    /// Boot Operation Acknowledge Received
    /// Position: 28, Width: 1
    /// Access: read-only
    using ACKRCV = BitField<28, 1>;
    constexpr uint32_t ACKRCV_Pos = 28;
    constexpr uint32_t ACKRCV_Msk = ACKRCV::mask;

    /// Boot Operation Acknowledge Error
    /// Position: 29, Width: 1
    /// Access: read-only
    using ACKRCVE = BitField<29, 1>;
    constexpr uint32_t ACKRCVE_Pos = 29;
    constexpr uint32_t ACKRCVE_Msk = ACKRCVE::mask;

    /// Overrun
    /// Position: 30, Width: 1
    /// Access: read-only
    using OVRE = BitField<30, 1>;
    constexpr uint32_t OVRE_Pos = 30;
    constexpr uint32_t OVRE_Msk = OVRE::mask;

    /// Underrun
    /// Position: 31, Width: 1
    /// Access: read-only
    using UNRE = BitField<31, 1>;
    constexpr uint32_t UNRE_Pos = 31;
    constexpr uint32_t UNRE_Msk = UNRE::mask;

}  // namespace sr

/// IER - Interrupt Enable Register
namespace ier {
    /// Command Ready Interrupt Enable
    /// Position: 0, Width: 1
    /// Access: write-only
    using CMDRDY = BitField<0, 1>;
    constexpr uint32_t CMDRDY_Pos = 0;
    constexpr uint32_t CMDRDY_Msk = CMDRDY::mask;

    /// Receiver Ready Interrupt Enable
    /// Position: 1, Width: 1
    /// Access: write-only
    using RXRDY = BitField<1, 1>;
    constexpr uint32_t RXRDY_Pos = 1;
    constexpr uint32_t RXRDY_Msk = RXRDY::mask;

    /// Transmit Ready Interrupt Enable
    /// Position: 2, Width: 1
    /// Access: write-only
    using TXRDY = BitField<2, 1>;
    constexpr uint32_t TXRDY_Pos = 2;
    constexpr uint32_t TXRDY_Msk = TXRDY::mask;

    /// Data Block Ended Interrupt Enable
    /// Position: 3, Width: 1
    /// Access: write-only
    using BLKE = BitField<3, 1>;
    constexpr uint32_t BLKE_Pos = 3;
    constexpr uint32_t BLKE_Msk = BLKE::mask;

    /// Data Transfer in Progress Interrupt Enable
    /// Position: 4, Width: 1
    /// Access: write-only
    using DTIP = BitField<4, 1>;
    constexpr uint32_t DTIP_Pos = 4;
    constexpr uint32_t DTIP_Msk = DTIP::mask;

    /// Data Not Busy Interrupt Enable
    /// Position: 5, Width: 1
    /// Access: write-only
    using NOTBUSY = BitField<5, 1>;
    constexpr uint32_t NOTBUSY_Pos = 5;
    constexpr uint32_t NOTBUSY_Msk = NOTBUSY::mask;

    /// Position: 8, Width: 1
    /// Access: write-only
    using SDIOIRQforSlotA = BitField<8, 1>;
    constexpr uint32_t SDIOIRQforSlotA_Pos = 8;
    constexpr uint32_t SDIOIRQforSlotA_Msk = SDIOIRQforSlotA::mask;

    /// Position: 9, Width: 1
    /// Access: write-only
    using SDIOIRQforSlotB = BitField<9, 1>;
    constexpr uint32_t SDIOIRQforSlotB_Pos = 9;
    constexpr uint32_t SDIOIRQforSlotB_Msk = SDIOIRQforSlotB::mask;

    /// SDIO Read Wait Operation Status Interrupt Enable
    /// Position: 12, Width: 1
    /// Access: write-only
    using SDIOWAIT = BitField<12, 1>;
    constexpr uint32_t SDIOWAIT_Pos = 12;
    constexpr uint32_t SDIOWAIT_Msk = SDIOWAIT::mask;

    /// Completion Signal Received Interrupt Enable
    /// Position: 13, Width: 1
    /// Access: write-only
    using CSRCV = BitField<13, 1>;
    constexpr uint32_t CSRCV_Pos = 13;
    constexpr uint32_t CSRCV_Msk = CSRCV::mask;

    /// Response Index Error Interrupt Enable
    /// Position: 16, Width: 1
    /// Access: write-only
    using RINDE = BitField<16, 1>;
    constexpr uint32_t RINDE_Pos = 16;
    constexpr uint32_t RINDE_Msk = RINDE::mask;

    /// Response Direction Error Interrupt Enable
    /// Position: 17, Width: 1
    /// Access: write-only
    using RDIRE = BitField<17, 1>;
    constexpr uint32_t RDIRE_Pos = 17;
    constexpr uint32_t RDIRE_Msk = RDIRE::mask;

    /// Response CRC Error Interrupt Enable
    /// Position: 18, Width: 1
    /// Access: write-only
    using RCRCE = BitField<18, 1>;
    constexpr uint32_t RCRCE_Pos = 18;
    constexpr uint32_t RCRCE_Msk = RCRCE::mask;

    /// Response End Bit Error Interrupt Enable
    /// Position: 19, Width: 1
    /// Access: write-only
    using RENDE = BitField<19, 1>;
    constexpr uint32_t RENDE_Pos = 19;
    constexpr uint32_t RENDE_Msk = RENDE::mask;

    /// Response Time-out Error Interrupt Enable
    /// Position: 20, Width: 1
    /// Access: write-only
    using RTOE = BitField<20, 1>;
    constexpr uint32_t RTOE_Pos = 20;
    constexpr uint32_t RTOE_Msk = RTOE::mask;

    /// Data CRC Error Interrupt Enable
    /// Position: 21, Width: 1
    /// Access: write-only
    using DCRCE = BitField<21, 1>;
    constexpr uint32_t DCRCE_Pos = 21;
    constexpr uint32_t DCRCE_Msk = DCRCE::mask;

    /// Data Time-out Error Interrupt Enable
    /// Position: 22, Width: 1
    /// Access: write-only
    using DTOE = BitField<22, 1>;
    constexpr uint32_t DTOE_Pos = 22;
    constexpr uint32_t DTOE_Msk = DTOE::mask;

    /// Completion Signal Timeout Error Interrupt Enable
    /// Position: 23, Width: 1
    /// Access: write-only
    using CSTOE = BitField<23, 1>;
    constexpr uint32_t CSTOE_Pos = 23;
    constexpr uint32_t CSTOE_Msk = CSTOE::mask;

    /// DMA Block Overrun Error Interrupt Enable
    /// Position: 24, Width: 1
    /// Access: write-only
    using BLKOVRE = BitField<24, 1>;
    constexpr uint32_t BLKOVRE_Pos = 24;
    constexpr uint32_t BLKOVRE_Msk = BLKOVRE::mask;

    /// DMA Transfer completed Interrupt Enable
    /// Position: 25, Width: 1
    /// Access: write-only
    using DMADONE = BitField<25, 1>;
    constexpr uint32_t DMADONE_Pos = 25;
    constexpr uint32_t DMADONE_Msk = DMADONE::mask;

    /// FIFO empty Interrupt enable
    /// Position: 26, Width: 1
    /// Access: write-only
    using FIFOEMPTY = BitField<26, 1>;
    constexpr uint32_t FIFOEMPTY_Pos = 26;
    constexpr uint32_t FIFOEMPTY_Msk = FIFOEMPTY::mask;

    /// Transfer Done Interrupt enable
    /// Position: 27, Width: 1
    /// Access: write-only
    using XFRDONE = BitField<27, 1>;
    constexpr uint32_t XFRDONE_Pos = 27;
    constexpr uint32_t XFRDONE_Msk = XFRDONE::mask;

    /// Boot Acknowledge Interrupt Enable
    /// Position: 28, Width: 1
    /// Access: write-only
    using ACKRCV = BitField<28, 1>;
    constexpr uint32_t ACKRCV_Pos = 28;
    constexpr uint32_t ACKRCV_Msk = ACKRCV::mask;

    /// Boot Acknowledge Error Interrupt Enable
    /// Position: 29, Width: 1
    /// Access: write-only
    using ACKRCVE = BitField<29, 1>;
    constexpr uint32_t ACKRCVE_Pos = 29;
    constexpr uint32_t ACKRCVE_Msk = ACKRCVE::mask;

    /// Overrun Interrupt Enable
    /// Position: 30, Width: 1
    /// Access: write-only
    using OVRE = BitField<30, 1>;
    constexpr uint32_t OVRE_Pos = 30;
    constexpr uint32_t OVRE_Msk = OVRE::mask;

    /// Underrun Interrupt Enable
    /// Position: 31, Width: 1
    /// Access: write-only
    using UNRE = BitField<31, 1>;
    constexpr uint32_t UNRE_Pos = 31;
    constexpr uint32_t UNRE_Msk = UNRE::mask;

}  // namespace ier

/// IDR - Interrupt Disable Register
namespace idr {
    /// Command Ready Interrupt Disable
    /// Position: 0, Width: 1
    /// Access: write-only
    using CMDRDY = BitField<0, 1>;
    constexpr uint32_t CMDRDY_Pos = 0;
    constexpr uint32_t CMDRDY_Msk = CMDRDY::mask;

    /// Receiver Ready Interrupt Disable
    /// Position: 1, Width: 1
    /// Access: write-only
    using RXRDY = BitField<1, 1>;
    constexpr uint32_t RXRDY_Pos = 1;
    constexpr uint32_t RXRDY_Msk = RXRDY::mask;

    /// Transmit Ready Interrupt Disable
    /// Position: 2, Width: 1
    /// Access: write-only
    using TXRDY = BitField<2, 1>;
    constexpr uint32_t TXRDY_Pos = 2;
    constexpr uint32_t TXRDY_Msk = TXRDY::mask;

    /// Data Block Ended Interrupt Disable
    /// Position: 3, Width: 1
    /// Access: write-only
    using BLKE = BitField<3, 1>;
    constexpr uint32_t BLKE_Pos = 3;
    constexpr uint32_t BLKE_Msk = BLKE::mask;

    /// Data Transfer in Progress Interrupt Disable
    /// Position: 4, Width: 1
    /// Access: write-only
    using DTIP = BitField<4, 1>;
    constexpr uint32_t DTIP_Pos = 4;
    constexpr uint32_t DTIP_Msk = DTIP::mask;

    /// Data Not Busy Interrupt Disable
    /// Position: 5, Width: 1
    /// Access: write-only
    using NOTBUSY = BitField<5, 1>;
    constexpr uint32_t NOTBUSY_Pos = 5;
    constexpr uint32_t NOTBUSY_Msk = NOTBUSY::mask;

    /// Position: 8, Width: 1
    /// Access: write-only
    using SDIOIRQforSlotA = BitField<8, 1>;
    constexpr uint32_t SDIOIRQforSlotA_Pos = 8;
    constexpr uint32_t SDIOIRQforSlotA_Msk = SDIOIRQforSlotA::mask;

    /// Position: 9, Width: 1
    /// Access: write-only
    using SDIOIRQforSlotB = BitField<9, 1>;
    constexpr uint32_t SDIOIRQforSlotB_Pos = 9;
    constexpr uint32_t SDIOIRQforSlotB_Msk = SDIOIRQforSlotB::mask;

    /// SDIO Read Wait Operation Status Interrupt Disable
    /// Position: 12, Width: 1
    /// Access: write-only
    using SDIOWAIT = BitField<12, 1>;
    constexpr uint32_t SDIOWAIT_Pos = 12;
    constexpr uint32_t SDIOWAIT_Msk = SDIOWAIT::mask;

    /// Completion Signal received interrupt Disable
    /// Position: 13, Width: 1
    /// Access: write-only
    using CSRCV = BitField<13, 1>;
    constexpr uint32_t CSRCV_Pos = 13;
    constexpr uint32_t CSRCV_Msk = CSRCV::mask;

    /// Response Index Error Interrupt Disable
    /// Position: 16, Width: 1
    /// Access: write-only
    using RINDE = BitField<16, 1>;
    constexpr uint32_t RINDE_Pos = 16;
    constexpr uint32_t RINDE_Msk = RINDE::mask;

    /// Response Direction Error Interrupt Disable
    /// Position: 17, Width: 1
    /// Access: write-only
    using RDIRE = BitField<17, 1>;
    constexpr uint32_t RDIRE_Pos = 17;
    constexpr uint32_t RDIRE_Msk = RDIRE::mask;

    /// Response CRC Error Interrupt Disable
    /// Position: 18, Width: 1
    /// Access: write-only
    using RCRCE = BitField<18, 1>;
    constexpr uint32_t RCRCE_Pos = 18;
    constexpr uint32_t RCRCE_Msk = RCRCE::mask;

    /// Response End Bit Error Interrupt Disable
    /// Position: 19, Width: 1
    /// Access: write-only
    using RENDE = BitField<19, 1>;
    constexpr uint32_t RENDE_Pos = 19;
    constexpr uint32_t RENDE_Msk = RENDE::mask;

    /// Response Time-out Error Interrupt Disable
    /// Position: 20, Width: 1
    /// Access: write-only
    using RTOE = BitField<20, 1>;
    constexpr uint32_t RTOE_Pos = 20;
    constexpr uint32_t RTOE_Msk = RTOE::mask;

    /// Data CRC Error Interrupt Disable
    /// Position: 21, Width: 1
    /// Access: write-only
    using DCRCE = BitField<21, 1>;
    constexpr uint32_t DCRCE_Pos = 21;
    constexpr uint32_t DCRCE_Msk = DCRCE::mask;

    /// Data Time-out Error Interrupt Disable
    /// Position: 22, Width: 1
    /// Access: write-only
    using DTOE = BitField<22, 1>;
    constexpr uint32_t DTOE_Pos = 22;
    constexpr uint32_t DTOE_Msk = DTOE::mask;

    /// Completion Signal Time out Error Interrupt Disable
    /// Position: 23, Width: 1
    /// Access: write-only
    using CSTOE = BitField<23, 1>;
    constexpr uint32_t CSTOE_Pos = 23;
    constexpr uint32_t CSTOE_Msk = CSTOE::mask;

    /// DMA Block Overrun Error Interrupt Disable
    /// Position: 24, Width: 1
    /// Access: write-only
    using BLKOVRE = BitField<24, 1>;
    constexpr uint32_t BLKOVRE_Pos = 24;
    constexpr uint32_t BLKOVRE_Msk = BLKOVRE::mask;

    /// DMA Transfer completed Interrupt Disable
    /// Position: 25, Width: 1
    /// Access: write-only
    using DMADONE = BitField<25, 1>;
    constexpr uint32_t DMADONE_Pos = 25;
    constexpr uint32_t DMADONE_Msk = DMADONE::mask;

    /// FIFO empty Interrupt Disable
    /// Position: 26, Width: 1
    /// Access: write-only
    using FIFOEMPTY = BitField<26, 1>;
    constexpr uint32_t FIFOEMPTY_Pos = 26;
    constexpr uint32_t FIFOEMPTY_Msk = FIFOEMPTY::mask;

    /// Transfer Done Interrupt Disable
    /// Position: 27, Width: 1
    /// Access: write-only
    using XFRDONE = BitField<27, 1>;
    constexpr uint32_t XFRDONE_Pos = 27;
    constexpr uint32_t XFRDONE_Msk = XFRDONE::mask;

    /// Boot Acknowledge Interrupt Disable
    /// Position: 28, Width: 1
    /// Access: write-only
    using ACKRCV = BitField<28, 1>;
    constexpr uint32_t ACKRCV_Pos = 28;
    constexpr uint32_t ACKRCV_Msk = ACKRCV::mask;

    /// Boot Acknowledge Error Interrupt Disable
    /// Position: 29, Width: 1
    /// Access: write-only
    using ACKRCVE = BitField<29, 1>;
    constexpr uint32_t ACKRCVE_Pos = 29;
    constexpr uint32_t ACKRCVE_Msk = ACKRCVE::mask;

    /// Overrun Interrupt Disable
    /// Position: 30, Width: 1
    /// Access: write-only
    using OVRE = BitField<30, 1>;
    constexpr uint32_t OVRE_Pos = 30;
    constexpr uint32_t OVRE_Msk = OVRE::mask;

    /// Underrun Interrupt Disable
    /// Position: 31, Width: 1
    /// Access: write-only
    using UNRE = BitField<31, 1>;
    constexpr uint32_t UNRE_Pos = 31;
    constexpr uint32_t UNRE_Msk = UNRE::mask;

}  // namespace idr

/// IMR - Interrupt Mask Register
namespace imr {
    /// Command Ready Interrupt Mask
    /// Position: 0, Width: 1
    /// Access: read-only
    using CMDRDY = BitField<0, 1>;
    constexpr uint32_t CMDRDY_Pos = 0;
    constexpr uint32_t CMDRDY_Msk = CMDRDY::mask;

    /// Receiver Ready Interrupt Mask
    /// Position: 1, Width: 1
    /// Access: read-only
    using RXRDY = BitField<1, 1>;
    constexpr uint32_t RXRDY_Pos = 1;
    constexpr uint32_t RXRDY_Msk = RXRDY::mask;

    /// Transmit Ready Interrupt Mask
    /// Position: 2, Width: 1
    /// Access: read-only
    using TXRDY = BitField<2, 1>;
    constexpr uint32_t TXRDY_Pos = 2;
    constexpr uint32_t TXRDY_Msk = TXRDY::mask;

    /// Data Block Ended Interrupt Mask
    /// Position: 3, Width: 1
    /// Access: read-only
    using BLKE = BitField<3, 1>;
    constexpr uint32_t BLKE_Pos = 3;
    constexpr uint32_t BLKE_Msk = BLKE::mask;

    /// Data Transfer in Progress Interrupt Mask
    /// Position: 4, Width: 1
    /// Access: read-only
    using DTIP = BitField<4, 1>;
    constexpr uint32_t DTIP_Pos = 4;
    constexpr uint32_t DTIP_Msk = DTIP::mask;

    /// Data Not Busy Interrupt Mask
    /// Position: 5, Width: 1
    /// Access: read-only
    using NOTBUSY = BitField<5, 1>;
    constexpr uint32_t NOTBUSY_Pos = 5;
    constexpr uint32_t NOTBUSY_Msk = NOTBUSY::mask;

    /// Position: 8, Width: 1
    /// Access: read-only
    using SDIOIRQforSlotA = BitField<8, 1>;
    constexpr uint32_t SDIOIRQforSlotA_Pos = 8;
    constexpr uint32_t SDIOIRQforSlotA_Msk = SDIOIRQforSlotA::mask;

    /// Position: 9, Width: 1
    /// Access: read-only
    using SDIOIRQforSlotB = BitField<9, 1>;
    constexpr uint32_t SDIOIRQforSlotB_Pos = 9;
    constexpr uint32_t SDIOIRQforSlotB_Msk = SDIOIRQforSlotB::mask;

    /// SDIO Read Wait Operation Status Interrupt Mask
    /// Position: 12, Width: 1
    /// Access: read-only
    using SDIOWAIT = BitField<12, 1>;
    constexpr uint32_t SDIOWAIT_Pos = 12;
    constexpr uint32_t SDIOWAIT_Msk = SDIOWAIT::mask;

    /// Completion Signal Received Interrupt Mask
    /// Position: 13, Width: 1
    /// Access: read-only
    using CSRCV = BitField<13, 1>;
    constexpr uint32_t CSRCV_Pos = 13;
    constexpr uint32_t CSRCV_Msk = CSRCV::mask;

    /// Response Index Error Interrupt Mask
    /// Position: 16, Width: 1
    /// Access: read-only
    using RINDE = BitField<16, 1>;
    constexpr uint32_t RINDE_Pos = 16;
    constexpr uint32_t RINDE_Msk = RINDE::mask;

    /// Response Direction Error Interrupt Mask
    /// Position: 17, Width: 1
    /// Access: read-only
    using RDIRE = BitField<17, 1>;
    constexpr uint32_t RDIRE_Pos = 17;
    constexpr uint32_t RDIRE_Msk = RDIRE::mask;

    /// Response CRC Error Interrupt Mask
    /// Position: 18, Width: 1
    /// Access: read-only
    using RCRCE = BitField<18, 1>;
    constexpr uint32_t RCRCE_Pos = 18;
    constexpr uint32_t RCRCE_Msk = RCRCE::mask;

    /// Response End Bit Error Interrupt Mask
    /// Position: 19, Width: 1
    /// Access: read-only
    using RENDE = BitField<19, 1>;
    constexpr uint32_t RENDE_Pos = 19;
    constexpr uint32_t RENDE_Msk = RENDE::mask;

    /// Response Time-out Error Interrupt Mask
    /// Position: 20, Width: 1
    /// Access: read-only
    using RTOE = BitField<20, 1>;
    constexpr uint32_t RTOE_Pos = 20;
    constexpr uint32_t RTOE_Msk = RTOE::mask;

    /// Data CRC Error Interrupt Mask
    /// Position: 21, Width: 1
    /// Access: read-only
    using DCRCE = BitField<21, 1>;
    constexpr uint32_t DCRCE_Pos = 21;
    constexpr uint32_t DCRCE_Msk = DCRCE::mask;

    /// Data Time-out Error Interrupt Mask
    /// Position: 22, Width: 1
    /// Access: read-only
    using DTOE = BitField<22, 1>;
    constexpr uint32_t DTOE_Pos = 22;
    constexpr uint32_t DTOE_Msk = DTOE::mask;

    /// Completion Signal Time-out Error Interrupt Mask
    /// Position: 23, Width: 1
    /// Access: read-only
    using CSTOE = BitField<23, 1>;
    constexpr uint32_t CSTOE_Pos = 23;
    constexpr uint32_t CSTOE_Msk = CSTOE::mask;

    /// DMA Block Overrun Error Interrupt Mask
    /// Position: 24, Width: 1
    /// Access: read-only
    using BLKOVRE = BitField<24, 1>;
    constexpr uint32_t BLKOVRE_Pos = 24;
    constexpr uint32_t BLKOVRE_Msk = BLKOVRE::mask;

    /// DMA Transfer Completed Interrupt Mask
    /// Position: 25, Width: 1
    /// Access: read-only
    using DMADONE = BitField<25, 1>;
    constexpr uint32_t DMADONE_Pos = 25;
    constexpr uint32_t DMADONE_Msk = DMADONE::mask;

    /// FIFO Empty Interrupt Mask
    /// Position: 26, Width: 1
    /// Access: read-only
    using FIFOEMPTY = BitField<26, 1>;
    constexpr uint32_t FIFOEMPTY_Pos = 26;
    constexpr uint32_t FIFOEMPTY_Msk = FIFOEMPTY::mask;

    /// Transfer Done Interrupt Mask
    /// Position: 27, Width: 1
    /// Access: read-only
    using XFRDONE = BitField<27, 1>;
    constexpr uint32_t XFRDONE_Pos = 27;
    constexpr uint32_t XFRDONE_Msk = XFRDONE::mask;

    /// Boot Operation Acknowledge Received Interrupt Mask
    /// Position: 28, Width: 1
    /// Access: read-only
    using ACKRCV = BitField<28, 1>;
    constexpr uint32_t ACKRCV_Pos = 28;
    constexpr uint32_t ACKRCV_Msk = ACKRCV::mask;

    /// Boot Operation Acknowledge Error Interrupt Mask
    /// Position: 29, Width: 1
    /// Access: read-only
    using ACKRCVE = BitField<29, 1>;
    constexpr uint32_t ACKRCVE_Pos = 29;
    constexpr uint32_t ACKRCVE_Msk = ACKRCVE::mask;

    /// Overrun Interrupt Mask
    /// Position: 30, Width: 1
    /// Access: read-only
    using OVRE = BitField<30, 1>;
    constexpr uint32_t OVRE_Pos = 30;
    constexpr uint32_t OVRE_Msk = OVRE::mask;

    /// Underrun Interrupt Mask
    /// Position: 31, Width: 1
    /// Access: read-only
    using UNRE = BitField<31, 1>;
    constexpr uint32_t UNRE_Pos = 31;
    constexpr uint32_t UNRE_Msk = UNRE::mask;

}  // namespace imr

/// DMA - DMA Configuration Register
namespace dma {
    /// DMA Write Buffer Offset
    /// Position: 0, Width: 2
    /// Access: read-write
    using OFFSET = BitField<0, 2>;
    constexpr uint32_t OFFSET_Pos = 0;
    constexpr uint32_t OFFSET_Msk = OFFSET::mask;

    /// DMA Channel Read and Write Chunk Size
    /// Position: 4, Width: 1
    /// Access: read-write
    using CHKSIZE = BitField<4, 1>;
    constexpr uint32_t CHKSIZE_Pos = 4;
    constexpr uint32_t CHKSIZE_Msk = CHKSIZE::mask;
    /// Enumerated values for CHKSIZE
    namespace chksize {
        constexpr uint32_t 1 = 0;
        constexpr uint32_t 4 = 1;
    }

    /// DMA Hardware Handshaking Enable
    /// Position: 8, Width: 1
    /// Access: read-write
    using DMAEN = BitField<8, 1>;
    constexpr uint32_t DMAEN_Pos = 8;
    constexpr uint32_t DMAEN_Msk = DMAEN::mask;

    /// Read Optimization with padding
    /// Position: 12, Width: 1
    /// Access: read-write
    using ROPT = BitField<12, 1>;
    constexpr uint32_t ROPT_Pos = 12;
    constexpr uint32_t ROPT_Msk = ROPT::mask;

}  // namespace dma

/// CFG - Configuration Register
namespace cfg {
    /// HSMCI Internal FIFO control mode
    /// Position: 0, Width: 1
    /// Access: read-write
    using FIFOMODE = BitField<0, 1>;
    constexpr uint32_t FIFOMODE_Pos = 0;
    constexpr uint32_t FIFOMODE_Msk = FIFOMODE::mask;

    /// Flow Error flag reset control mode
    /// Position: 4, Width: 1
    /// Access: read-write
    using FERRCTRL = BitField<4, 1>;
    constexpr uint32_t FERRCTRL_Pos = 4;
    constexpr uint32_t FERRCTRL_Msk = FERRCTRL::mask;

    /// High Speed Mode
    /// Position: 8, Width: 1
    /// Access: read-write
    using HSMODE = BitField<8, 1>;
    constexpr uint32_t HSMODE_Pos = 8;
    constexpr uint32_t HSMODE_Msk = HSMODE::mask;

    /// Synchronize on the last block
    /// Position: 12, Width: 1
    /// Access: read-write
    using LSYNC = BitField<12, 1>;
    constexpr uint32_t LSYNC_Pos = 12;
    constexpr uint32_t LSYNC_Msk = LSYNC::mask;

}  // namespace cfg

/// WPMR - Write Protection Mode Register
namespace wpmr {
    /// Write Protect Enable
    /// Position: 0, Width: 1
    /// Access: read-write
    using WPEN = BitField<0, 1>;
    constexpr uint32_t WPEN_Pos = 0;
    constexpr uint32_t WPEN_Msk = WPEN::mask;

    /// Write Protect Key
    /// Position: 8, Width: 24
    /// Access: read-write
    using WPKEY = BitField<8, 24>;
    constexpr uint32_t WPKEY_Pos = 8;
    constexpr uint32_t WPKEY_Msk = WPKEY::mask;
    /// Enumerated values for WPKEY
    namespace wpkey {
        constexpr uint32_t PASSWD = 5063497;
    }

}  // namespace wpmr

/// WPSR - Write Protection Status Register
namespace wpsr {
    /// Write Protection Violation Status
    /// Position: 0, Width: 1
    /// Access: read-only
    using WPVS = BitField<0, 1>;
    constexpr uint32_t WPVS_Pos = 0;
    constexpr uint32_t WPVS_Msk = WPVS::mask;

    /// Write Protection Violation Source
    /// Position: 8, Width: 16
    /// Access: read-only
    using WPVSRC = BitField<8, 16>;
    constexpr uint32_t WPVSRC_Pos = 8;
    constexpr uint32_t WPVSRC_Msk = WPVSRC::mask;

}  // namespace wpsr

/// FIFO[256] - FIFO Memory Aperture0
namespace fifo[256] {
    /// Data to Read or Data to Write
    /// Position: 0, Width: 32
    /// Access: read-write
    using DATA = BitField<0, 32>;
    constexpr uint32_t DATA_Pos = 0;
    constexpr uint32_t DATA_Msk = DATA::mask;

}  // namespace fifo[256]

}  // namespace alloy::hal::atmel::atsam3x8e::atsam3x8e::hsmci
