{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449751666196 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449751666201 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 10 13:47:46 2015 " "Processing started: Thu Dec 10 13:47:46 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449751666201 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449751666201 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off spi -c spi " "Command: quartus_map --read_settings_files=on --write_settings_files=off spi -c spi" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449751666201 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1449751666615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_3_wire_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_3_wire_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_3_wire_master-logic " "Found design unit 1: spi_3_wire_master-logic" {  } { { "spi_3_wire_master.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi_3_wire_master.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449751677378 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_3_wire_master " "Found entity 1: spi_3_wire_master" {  } { { "spi_3_wire_master.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi_3_wire_master.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449751677378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449751677378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi-logic " "Found design unit 1: spi-logic" {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449751677380 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi " "Found entity 1: spi" {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449751677380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449751677380 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "spi " "Elaborating entity \"spi\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1449751677412 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "address_value spi.vhd(36) " "VHDL Signal Declaration warning at spi.vhd(36): used implicit default value for signal \"address_value\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1449751677414 "|spi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ss_n spi.vhd(40) " "Verilog HDL or VHDL warning at spi.vhd(40): object \"ss_n\" assigned a value but never read" {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449751677414 "|spi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_data spi.vhd(42) " "Verilog HDL or VHDL warning at spi.vhd(42): object \"rx_data\" assigned a value but never read" {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449751677414 "|spi"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "send_nread spi.vhd(45) " "VHDL Signal Declaration warning at spi.vhd(45): used explicit default value for signal \"send_nread\" because signal was never assigned a value" {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 45 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1449751677414 "|spi"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "o_s spi.vhd(48) " "VHDL Signal Declaration warning at spi.vhd(48): used explicit default value for signal \"o_s\" because signal was never assigned a value" {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 48 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1449751677414 "|spi"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "uni spi.vhd(50) " "VHDL Signal Declaration warning at spi.vhd(50): used explicit default value for signal \"uni\" because signal was never assigned a value" {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 50 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1449751677414 "|spi"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "slp spi.vhd(51) " "VHDL Signal Declaration warning at spi.vhd(51): used explicit default value for signal \"slp\" because signal was never assigned a value" {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 51 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1449751677414 "|spi"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n spi.vhd(91) " "VHDL Process Statement warning at spi.vhd(91): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449751677415 "|spi"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slp spi.vhd(171) " "VHDL Process Statement warning at spi.vhd(171): signal \"slp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449751677417 "|spi"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "o_s spi.vhd(172) " "VHDL Process Statement warning at spi.vhd(172): signal \"o_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 172 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449751677417 "|spi"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address spi.vhd(173) " "VHDL Process Statement warning at spi.vhd(173): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 173 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449751677417 "|spi"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address spi.vhd(174) " "VHDL Process Statement warning at spi.vhd(174): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 174 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449751677417 "|spi"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "uni spi.vhd(175) " "VHDL Process Statement warning at spi.vhd(175): signal \"uni\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 175 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449751677417 "|spi"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slp spi.vhd(176) " "VHDL Process Statement warning at spi.vhd(176): signal \"slp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 176 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449751677417 "|spi"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "test spi.vhd(140) " "VHDL Process Statement warning at spi.vhd(140): inferring latch(es) for signal or variable \"test\", which holds its previous value in one or more paths through the process" {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 140 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1449751677418 "|spi"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "enable spi.vhd(140) " "VHDL Process Statement warning at spi.vhd(140): inferring latch(es) for signal or variable \"enable\", which holds its previous value in one or more paths through the process" {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 140 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1449751677418 "|spi"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "spi_cmd spi.vhd(140) " "VHDL Process Statement warning at spi.vhd(140): inferring latch(es) for signal or variable \"spi_cmd\", which holds its previous value in one or more paths through the process" {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 140 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1449751677418 "|spi"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "spi_data spi.vhd(140) " "VHDL Process Statement warning at spi.vhd(140): inferring latch(es) for signal or variable \"spi_data\", which holds its previous value in one or more paths through the process" {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 140 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1449751677418 "|spi"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cs spi.vhd(140) " "VHDL Process Statement warning at spi.vhd(140): inferring latch(es) for signal or variable \"cs\", which holds its previous value in one or more paths through the process" {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 140 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1449751677418 "|spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cs spi.vhd(140) " "Inferred latch for \"cs\" at spi.vhd(140)" {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449751677420 "|spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spi_data\[0\] spi.vhd(140) " "Inferred latch for \"spi_data\[0\]\" at spi.vhd(140)" {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449751677420 "|spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spi_data\[1\] spi.vhd(140) " "Inferred latch for \"spi_data\[1\]\" at spi.vhd(140)" {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449751677420 "|spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spi_data\[2\] spi.vhd(140) " "Inferred latch for \"spi_data\[2\]\" at spi.vhd(140)" {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449751677420 "|spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spi_data\[3\] spi.vhd(140) " "Inferred latch for \"spi_data\[3\]\" at spi.vhd(140)" {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449751677420 "|spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spi_data\[4\] spi.vhd(140) " "Inferred latch for \"spi_data\[4\]\" at spi.vhd(140)" {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449751677420 "|spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spi_data\[5\] spi.vhd(140) " "Inferred latch for \"spi_data\[5\]\" at spi.vhd(140)" {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449751677420 "|spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spi_data\[6\] spi.vhd(140) " "Inferred latch for \"spi_data\[6\]\" at spi.vhd(140)" {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449751677420 "|spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spi_data\[7\] spi.vhd(140) " "Inferred latch for \"spi_data\[7\]\" at spi.vhd(140)" {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449751677420 "|spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spi_data\[8\] spi.vhd(140) " "Inferred latch for \"spi_data\[8\]\" at spi.vhd(140)" {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449751677420 "|spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spi_data\[9\] spi.vhd(140) " "Inferred latch for \"spi_data\[9\]\" at spi.vhd(140)" {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449751677421 "|spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spi_data\[10\] spi.vhd(140) " "Inferred latch for \"spi_data\[10\]\" at spi.vhd(140)" {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449751677421 "|spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spi_data\[11\] spi.vhd(140) " "Inferred latch for \"spi_data\[11\]\" at spi.vhd(140)" {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449751677421 "|spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spi_cmd\[0\] spi.vhd(140) " "Inferred latch for \"spi_cmd\[0\]\" at spi.vhd(140)" {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449751677421 "|spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spi_cmd\[1\] spi.vhd(140) " "Inferred latch for \"spi_cmd\[1\]\" at spi.vhd(140)" {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449751677421 "|spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spi_cmd\[2\] spi.vhd(140) " "Inferred latch for \"spi_cmd\[2\]\" at spi.vhd(140)" {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449751677421 "|spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spi_cmd\[3\] spi.vhd(140) " "Inferred latch for \"spi_cmd\[3\]\" at spi.vhd(140)" {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449751677421 "|spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spi_cmd\[4\] spi.vhd(140) " "Inferred latch for \"spi_cmd\[4\]\" at spi.vhd(140)" {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449751677421 "|spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spi_cmd\[5\] spi.vhd(140) " "Inferred latch for \"spi_cmd\[5\]\" at spi.vhd(140)" {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449751677421 "|spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable spi.vhd(140) " "Inferred latch for \"enable\" at spi.vhd(140)" {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449751677421 "|spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test spi.vhd(140) " "Inferred latch for \"test\" at spi.vhd(140)" {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449751677421 "|spi"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "adc_sdo sdio spi.vhd(14) " "Bidirectional port \"sdio\" at spi.vhd(14) has a one-way connection to bidirectional port \"adc_sdo\"" {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 14 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449751677423 "|spi"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "adc_sdot sdio spi.vhd(14) " "Bidirectional port \"sdio\" at spi.vhd(14) has a one-way connection to bidirectional port \"adc_sdot\"" {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 14 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449751677423 "|spi"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "adc_sdot adc_sdo spi.vhd(19) " "Bidirectional port \"adc_sdo\" at spi.vhd(19) has a one-way connection to bidirectional port \"adc_sdot\"" {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 19 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449751677423 "|spi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_3_wire_master spi_3_wire_master:st7735 " "Elaborating entity \"spi_3_wire_master\" for hierarchy \"spi_3_wire_master:st7735\"" {  } { { "spi.vhd" "st7735" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449751677440 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "adc_sdo " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"adc_sdo\" is moved to its source" {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 19 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1449751678066 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Quartus II" 0 -1 1449751678066 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "adc_sdo~synth " "Node \"adc_sdo~synth\"" {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449751678129 ""} { "Warning" "WMLS_MLS_NODE_NAME" "adc_sdot~synth " "Node \"adc_sdot~synth\"" {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449751678129 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1449751678129 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "cs VCC " "Pin \"cs\" is stuck at VCC" {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449751678130 "|spi|cs"} { "Warning" "WMLS_MLS_STUCK_PIN" "convst VCC " "Pin \"convst\" is stuck at VCC" {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449751678130 "|spi|convst"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1449751678130 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1449751678228 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "adc_sdi sdio " "Output pin \"adc_sdi\" driven by bidirectional pin \"sdio\" cannot be tri-stated" {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 20 -1 0 } } { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 14 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1449751678393 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1449751678457 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1449751678594 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449751678594 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "170 " "Implemented 170 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1449751678663 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1449751678663 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "3 " "Implemented 3 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1449751678663 ""} { "Info" "ICUT_CUT_TM_LCELLS" "153 " "Implemented 153 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1449751678663 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1449751678663 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "783 " "Peak virtual memory: 783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449751678695 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 10 13:47:58 2015 " "Processing ended: Thu Dec 10 13:47:58 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449751678695 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449751678695 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449751678695 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449751678695 ""}
