verilog xil_defaultlib --include "D:/Xilinx2023.1/Vivado/2023.1/data/xilinx_vip/include" --include "../../../../tangerineNX_Z7.gen/sources_1/bd/tangerineNX_Z7/ipshared/ec67/hdl" --include "../../../../tangerineNX_Z7.gen/sources_1/bd/tangerineNX_Z7/ipshared/aed8/hdl" --include "../../../../tangerineNX_Z7.gen/sources_1/bd/tangerineNX_Z7/ipshared/30ef" \
"../../../../tangerineNX_Z7.gen/sources_1/bd/tangerineNX_Z7/ip/tangerineNX_Z7_processing_system7_0_0/sim/tangerineNX_Z7_processing_system7_0_0.v" \
"../../../../tangerineNX_Z7.gen/sources_1/bd/tangerineNX_Z7/ip/tangerineNX_Z7_xbar_0/sim/tangerineNX_Z7_xbar_0.v" \
"../../../../tangerineNX_Z7.gen/sources_1/bd/tangerineNX_Z7/ip/tangerineNX_Z7_blk_mem_gen_0_0/sim/tangerineNX_Z7_blk_mem_gen_0_0.v" \
"../../../../tangerineNX_Z7.gen/sources_1/bd/tangerineNX_Z7/ip/tangerineNX_Z7_auto_pc_0/sim/tangerineNX_Z7_auto_pc_0.v" \
"../../../../tangerineNX_Z7.gen/sources_1/bd/tangerineNX_Z7/ip/tangerineNX_Z7_clk_wiz_0_0/tangerineNX_Z7_clk_wiz_0_0_clk_wiz.v" \
"../../../../tangerineNX_Z7.gen/sources_1/bd/tangerineNX_Z7/ip/tangerineNX_Z7_clk_wiz_0_0/tangerineNX_Z7_clk_wiz_0_0.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
