module verilog(input[3:0] a,b,cin, output [3:0]sum,cout);
wire [3:0]g,p;
wire [4:0]c;
//generate and propagate
assign g=a&b;
assign p=a^b;
//cla logic  c=g+cp;
assign c[0]=cin;
assign c[1]=g[0]|(p[0]&c[0]);
assign c[2]=g[1]|(p[1]&g[0])|(p[1]&p[0]&c[0]);
assign c[3]=g[2]|(p[2]&g[1])|(p[2]&p[1]&g[0])|(p[2]&p[1]&p[0]&c[0]);
assign c[4]=g[3]|(p[3]&g[2])|(p[3]&p[2]&g[1])|(p[3]&p[2]&p[1]&g[0])|(p[3]&p[2]&p[1]&p[0]&c[0]);
// sum and carry
assign sum=p^c;
assign cout=c[4];
endmodule
