Analysis & Synthesis report for Compsys305-DMinus-Flappy-Grades
Fri Jun 05 12:47:53 2020
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |Flappy-Grades|FSM_test:inst|state
 11. State Machine - |Flappy-Grades|MOUSE:inst3|mouse_state
 12. User-Specified and Inferred Latches
 13. Logic Cells Representing Combinational Loops
 14. Registers Removed During Synthesis
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for char_rom:inst18|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated
 19. Source assignments for char_rom:inst19|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated
 20. Source assignments for char_rom:inst23|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated
 21. Source assignments for char_rom:inst20|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated
 22. Source assignments for char_rom:inst24|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated
 23. Source assignments for char_rom:inst25|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated
 24. Source assignments for char_rom:inst27|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated
 25. Source assignments for char_rom:inst26|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated
 26. Source assignments for birdDrawer:inst10|altsyncram:altsyncram_component|altsyncram_6fa1:auto_generated
 27. Source assignments for char_rom:inst30|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated
 28. Parameter Settings for User Entity Instance: altpll0:inst2|altpll:altpll_component
 29. Parameter Settings for User Entity Instance: spriteController:inst6
 30. Parameter Settings for User Entity Instance: pipeDrawer:inst7
 31. Parameter Settings for User Entity Instance: pipePhysics:inst13
 32. Parameter Settings for User Entity Instance: start:inst44
 33. Parameter Settings for User Entity Instance: char_rom:inst18|altsyncram:altsyncram_component
 34. Parameter Settings for User Entity Instance: title:inst28
 35. Parameter Settings for User Entity Instance: char_rom:inst19|altsyncram:altsyncram_component
 36. Parameter Settings for User Entity Instance: paused_title:inst29
 37. Parameter Settings for User Entity Instance: char_rom:inst23|altsyncram:altsyncram_component
 38. Parameter Settings for User Entity Instance: gameover_title:inst52
 39. Parameter Settings for User Entity Instance: char_rom:inst20|altsyncram:altsyncram_component
 40. Parameter Settings for User Entity Instance: win_title:inst53
 41. Parameter Settings for User Entity Instance: char_rom:inst24|altsyncram:altsyncram_component
 42. Parameter Settings for User Entity Instance: options:inst33
 43. Parameter Settings for User Entity Instance: char_rom:inst25|altsyncram:altsyncram_component
 44. Parameter Settings for User Entity Instance: paused_options:inst34
 45. Parameter Settings for User Entity Instance: char_rom:inst27|altsyncram:altsyncram_component
 46. Parameter Settings for User Entity Instance: gameover_options:inst50
 47. Parameter Settings for User Entity Instance: char_rom:inst26|altsyncram:altsyncram_component
 48. Parameter Settings for User Entity Instance: gameover_options:inst51
 49. Parameter Settings for User Entity Instance: pipePhysics:inst16
 50. Parameter Settings for User Entity Instance: pipePhysics:inst17
 51. Parameter Settings for User Entity Instance: pipeDrawer:inst8
 52. Parameter Settings for User Entity Instance: pipeDrawer:inst9
 53. Parameter Settings for User Entity Instance: birdDrawer:inst10
 54. Parameter Settings for User Entity Instance: birdDrawer:inst10|altsyncram:altsyncram_component
 55. Parameter Settings for User Entity Instance: char_rom:inst30|altsyncram:altsyncram_component
 56. Parameter Settings for User Entity Instance: grade_lives:inst1
 57. altpll Parameter Settings by Entity Instance
 58. altsyncram Parameter Settings by Entity Instance
 59. Elapsed Time Per Partition
 60. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Jun 05 12:47:53 2020      ;
; Quartus II 64-Bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name                      ; Compsys305-DMinus-Flappy-Grades            ;
; Top-level Entity Name              ; Flappy-Grades                              ;
; Family                             ; Cyclone III                                ;
; Total logic elements               ; 2,800                                      ;
;     Total combinational functions  ; 2,687                                      ;
;     Dedicated logic registers      ; 446                                        ;
; Total registers                    ; 446                                        ;
; Total pins                         ; 42                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 34,816                                     ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 1                                          ;
+------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                     ;
+----------------------------------------------------------------------------+--------------------+---------------------------------+
; Option                                                                     ; Setting            ; Default Value                   ;
+----------------------------------------------------------------------------+--------------------+---------------------------------+
; Device                                                                     ; EP3C16F484C6       ;                                 ;
; Top-level entity name                                                      ; Flappy-Grades      ; Compsys305-DMinus-Flappy-Grades ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX                   ;
; Use smart compilation                                                      ; Off                ; Off                             ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                              ;
; Enable compact report table                                                ; Off                ; Off                             ;
; Restructure Multiplexers                                                   ; Auto               ; Auto                            ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                             ;
; Preserve fewer node names                                                  ; On                 ; On                              ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001                    ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993                       ;
; State Machine Processing                                                   ; Auto               ; Auto                            ;
; Safe State Machine                                                         ; Off                ; Off                             ;
; Extract Verilog State Machines                                             ; On                 ; On                              ;
; Extract VHDL State Machines                                                ; On                 ; On                              ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                             ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000                            ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                             ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                              ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                              ;
; Parallel Synthesis                                                         ; On                 ; On                              ;
; DSP Block Balancing                                                        ; Auto               ; Auto                            ;
; NOT Gate Push-Back                                                         ; On                 ; On                              ;
; Power-Up Don't Care                                                        ; On                 ; On                              ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                             ;
; Remove Duplicate Registers                                                 ; On                 ; On                              ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                             ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                             ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                             ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                             ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                             ;
; Ignore SOFT Buffers                                                        ; On                 ; On                              ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                             ;
; Optimization Technique                                                     ; Balanced           ; Balanced                        ;
; Carry Chain Length                                                         ; 70                 ; 70                              ;
; Auto Carry Chains                                                          ; On                 ; On                              ;
; Auto Open-Drain Pins                                                       ; On                 ; On                              ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                             ;
; Auto ROM Replacement                                                       ; On                 ; On                              ;
; Auto RAM Replacement                                                       ; On                 ; On                              ;
; Auto DSP Block Replacement                                                 ; On                 ; On                              ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto                            ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto                            ;
; Auto Clock Enable Replacement                                              ; On                 ; On                              ;
; Strict RAM Replacement                                                     ; Off                ; Off                             ;
; Allow Synchronous Control Signals                                          ; On                 ; On                              ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                             ;
; Auto RAM Block Balancing                                                   ; On                 ; On                              ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                             ;
; Auto Resource Sharing                                                      ; Off                ; Off                             ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                             ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                             ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                             ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                              ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                             ;
; Timing-Driven Synthesis                                                    ; On                 ; On                              ;
; Report Parameter Settings                                                  ; On                 ; On                              ;
; Report Source Assignments                                                  ; On                 ; On                              ;
; Report Connectivity Checks                                                 ; On                 ; On                              ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                             ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                               ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation              ;
; HDL message level                                                          ; Level2             ; Level2                          ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                             ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000                            ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000                            ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                             ;
; Clock MUX Protection                                                       ; On                 ; On                              ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                             ;
; Block Design Naming                                                        ; Auto               ; Auto                            ;
; SDC constraint protection                                                  ; Off                ; Off                             ;
; Synthesis Effort                                                           ; Auto               ; Auto                            ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                              ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                             ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium                          ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto                            ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                              ;
; Synthesis Seed                                                             ; 1                  ; 1                               ;
+----------------------------------------------------------------------------+--------------------+---------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                    ;
+-----------------------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path              ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                             ; Library ;
+-----------------------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------------------------------+---------+
; resources/MenuModules/char_rom.vhd            ; yes             ; User VHDL File                     ; D:/2020/COMPSYS 305/project/D- Flappy Grades/FINAL PROJECT/resources/MenuModules/char_rom.vhd            ;         ;
; resources/PhysicsModules/PipePhysics.vhd      ; yes             ; User VHDL File                     ; D:/2020/COMPSYS 305/project/D- Flappy Grades/FINAL PROJECT/resources/PhysicsModules/PipePhysics.vhd      ;         ;
; resources/PhysicsModules/CollisionDetect.vhd  ; yes             ; User VHDL File                     ; D:/2020/COMPSYS 305/project/D- Flappy Grades/FINAL PROJECT/resources/PhysicsModules/CollisionDetect.vhd  ;         ;
; resources/PhysicsModules/BirdPhysics.vhd      ; yes             ; User VHDL File                     ; D:/2020/COMPSYS 305/project/D- Flappy Grades/FINAL PROJECT/resources/PhysicsModules/BirdPhysics.vhd      ;         ;
; resources/FSM_test.vhd                        ; yes             ; User VHDL File                     ; D:/2020/COMPSYS 305/project/D- Flappy Grades/FINAL PROJECT/resources/FSM_test.vhd                        ;         ;
; resources/MenuModules/win_title.vhd           ; yes             ; User VHDL File                     ; D:/2020/COMPSYS 305/project/D- Flappy Grades/FINAL PROJECT/resources/MenuModules/win_title.vhd           ;         ;
; resources/MenuModules/title.vhd               ; yes             ; User VHDL File                     ; D:/2020/COMPSYS 305/project/D- Flappy Grades/FINAL PROJECT/resources/MenuModules/title.vhd               ;         ;
; resources/MenuModules/start.vhd               ; yes             ; User VHDL File                     ; D:/2020/COMPSYS 305/project/D- Flappy Grades/FINAL PROJECT/resources/MenuModules/start.vhd               ;         ;
; resources/MenuModules/paused_title.vhd        ; yes             ; User VHDL File                     ; D:/2020/COMPSYS 305/project/D- Flappy Grades/FINAL PROJECT/resources/MenuModules/paused_title.vhd        ;         ;
; resources/MenuModules/paused_options.vhd      ; yes             ; User VHDL File                     ; D:/2020/COMPSYS 305/project/D- Flappy Grades/FINAL PROJECT/resources/MenuModules/paused_options.vhd      ;         ;
; resources/MenuModules/options.vhd             ; yes             ; User VHDL File                     ; D:/2020/COMPSYS 305/project/D- Flappy Grades/FINAL PROJECT/resources/MenuModules/options.vhd             ;         ;
; resources/MenuModules/menuSelect.vhd          ; yes             ; User VHDL File                     ; D:/2020/COMPSYS 305/project/D- Flappy Grades/FINAL PROJECT/resources/MenuModules/menuSelect.vhd          ;         ;
; resources/MenuModules/gameover_title.vhd      ; yes             ; User VHDL File                     ; D:/2020/COMPSYS 305/project/D- Flappy Grades/FINAL PROJECT/resources/MenuModules/gameover_title.vhd      ;         ;
; resources/MenuModules/gameover_options.vhd    ; yes             ; User VHDL File                     ; D:/2020/COMPSYS 305/project/D- Flappy Grades/FINAL PROJECT/resources/MenuModules/gameover_options.vhd    ;         ;
; resources/GraphicModules/PipeDrawer.vhd       ; yes             ; User VHDL File                     ; D:/2020/COMPSYS 305/project/D- Flappy Grades/FINAL PROJECT/resources/GraphicModules/PipeDrawer.vhd       ;         ;
; resources/ControllerModule/mouse.vhd          ; yes             ; User VHDL File                     ; D:/2020/COMPSYS 305/project/D- Flappy Grades/FINAL PROJECT/resources/ControllerModule/mouse.vhd          ;         ;
; resources/GraphicModules/vga_sync.vhd         ; yes             ; User VHDL File                     ; D:/2020/COMPSYS 305/project/D- Flappy Grades/FINAL PROJECT/resources/GraphicModules/vga_sync.vhd         ;         ;
; resources/GraphicModules/SpriteController.vhd ; yes             ; User VHDL File                     ; D:/2020/COMPSYS 305/project/D- Flappy Grades/FINAL PROJECT/resources/GraphicModules/SpriteController.vhd ;         ;
; resources/GraphicModules/BirdDrawer.vhd       ; yes             ; User VHDL File                     ; D:/2020/COMPSYS 305/project/D- Flappy Grades/FINAL PROJECT/resources/GraphicModules/BirdDrawer.vhd       ;         ;
; resources/altpll0.vhd                         ; yes             ; User Wizard-Generated File         ; D:/2020/COMPSYS 305/project/D- Flappy Grades/FINAL PROJECT/resources/altpll0.vhd                         ;         ;
; resources/Flappy-Grades.bdf                   ; yes             ; User Block Diagram/Schematic File  ; D:/2020/COMPSYS 305/project/D- Flappy Grades/FINAL PROJECT/resources/Flappy-Grades.bdf                   ;         ;
; resources/ControllerModule/LivesAndLevels.vhd ; yes             ; User VHDL File                     ; D:/2020/COMPSYS 305/project/D- Flappy Grades/FINAL PROJECT/resources/ControllerModule/LivesAndLevels.vhd ;         ;
; resources/ControllerModule/SevenSeg.vhd       ; yes             ; User VHDL File                     ; D:/2020/COMPSYS 305/project/D- Flappy Grades/FINAL PROJECT/resources/ControllerModule/SevenSeg.vhd       ;         ;
; resources/ControllerModule/sevenSegLives.vhd  ; yes             ; User VHDL File                     ; D:/2020/COMPSYS 305/project/D- Flappy Grades/FINAL PROJECT/resources/ControllerModule/sevenSegLives.vhd  ;         ;
; ../../menu/live_level.vhd                     ; yes             ; User VHDL File                     ; D:/2020/COMPSYS 305/project/menu/live_level.vhd                                                          ;         ;
; altpll.tdf                                    ; yes             ; Megafunction                       ; d:/quartusiiweb/quartus/libraries/megafunctions/altpll.tdf                                               ;         ;
; aglobal130.inc                                ; yes             ; Megafunction                       ; d:/quartusiiweb/quartus/libraries/megafunctions/aglobal130.inc                                           ;         ;
; stratix_pll.inc                               ; yes             ; Megafunction                       ; d:/quartusiiweb/quartus/libraries/megafunctions/stratix_pll.inc                                          ;         ;
; stratixii_pll.inc                             ; yes             ; Megafunction                       ; d:/quartusiiweb/quartus/libraries/megafunctions/stratixii_pll.inc                                        ;         ;
; cycloneii_pll.inc                             ; yes             ; Megafunction                       ; d:/quartusiiweb/quartus/libraries/megafunctions/cycloneii_pll.inc                                        ;         ;
; db/altpll0_altpll.v                           ; yes             ; Auto-Generated Megafunction        ; D:/2020/COMPSYS 305/project/D- Flappy Grades/FINAL PROJECT/db/altpll0_altpll.v                           ;         ;
; altsyncram.tdf                                ; yes             ; Megafunction                       ; d:/quartusiiweb/quartus/libraries/megafunctions/altsyncram.tdf                                           ;         ;
; stratix_ram_block.inc                         ; yes             ; Megafunction                       ; d:/quartusiiweb/quartus/libraries/megafunctions/stratix_ram_block.inc                                    ;         ;
; lpm_mux.inc                                   ; yes             ; Megafunction                       ; d:/quartusiiweb/quartus/libraries/megafunctions/lpm_mux.inc                                              ;         ;
; lpm_decode.inc                                ; yes             ; Megafunction                       ; d:/quartusiiweb/quartus/libraries/megafunctions/lpm_decode.inc                                           ;         ;
; a_rdenreg.inc                                 ; yes             ; Megafunction                       ; d:/quartusiiweb/quartus/libraries/megafunctions/a_rdenreg.inc                                            ;         ;
; altrom.inc                                    ; yes             ; Megafunction                       ; d:/quartusiiweb/quartus/libraries/megafunctions/altrom.inc                                               ;         ;
; altram.inc                                    ; yes             ; Megafunction                       ; d:/quartusiiweb/quartus/libraries/megafunctions/altram.inc                                               ;         ;
; altdpram.inc                                  ; yes             ; Megafunction                       ; d:/quartusiiweb/quartus/libraries/megafunctions/altdpram.inc                                             ;         ;
; db/altsyncram_kt91.tdf                        ; yes             ; Auto-Generated Megafunction        ; D:/2020/COMPSYS 305/project/D- Flappy Grades/FINAL PROJECT/db/altsyncram_kt91.tdf                        ;         ;
; db/altsyncram_6fa1.tdf                        ; yes             ; Auto-Generated Megafunction        ; D:/2020/COMPSYS 305/project/D- Flappy Grades/FINAL PROJECT/db/altsyncram_6fa1.tdf                        ;         ;
+-----------------------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                        ;
+---------------------------------------------+--------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                ;
+---------------------------------------------+--------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 2,800                                                                                ;
;                                             ;                                                                                      ;
; Total combinational functions               ; 2687                                                                                 ;
; Logic element usage by number of LUT inputs ;                                                                                      ;
;     -- 4 input functions                    ; 631                                                                                  ;
;     -- 3 input functions                    ; 1053                                                                                 ;
;     -- <=2 input functions                  ; 1003                                                                                 ;
;                                             ;                                                                                      ;
; Logic elements by mode                      ;                                                                                      ;
;     -- normal mode                          ; 1175                                                                                 ;
;     -- arithmetic mode                      ; 1512                                                                                 ;
;                                             ;                                                                                      ;
; Total registers                             ; 446                                                                                  ;
;     -- Dedicated logic registers            ; 446                                                                                  ;
;     -- I/O registers                        ; 0                                                                                    ;
;                                             ;                                                                                      ;
; I/O pins                                    ; 42                                                                                   ;
; Total memory bits                           ; 34816                                                                                ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                    ;
; Total PLLs                                  ; 1                                                                                    ;
;     -- PLLs                                 ; 1                                                                                    ;
;                                             ;                                                                                      ;
; Maximum fan-out node                        ; altpll0:inst2|altpll:altpll_component|altpll0_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 295                                                                                  ;
; Total fan-out                               ; 9656                                                                                 ;
; Average fan-out                             ; 2.92                                                                                 ;
+---------------------------------------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                    ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                             ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------+--------------+
; |Flappy-Grades                            ; 2687 (1)          ; 446 (0)      ; 34816       ; 0            ; 0       ; 0         ; 42   ; 0            ; |Flappy-Grades                                                                                  ;              ;
;    |FSM_test:inst|                        ; 22 (22)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy-Grades|FSM_test:inst                                                                    ;              ;
;    |MOUSE:inst3|                          ; 107 (107)         ; 117 (117)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy-Grades|MOUSE:inst3                                                                      ;              ;
;    |VGA_SYNC:inst4|                       ; 101 (101)         ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy-Grades|VGA_SYNC:inst4                                                                   ;              ;
;    |altpll0:inst2|                        ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy-Grades|altpll0:inst2                                                                    ;              ;
;       |altpll:altpll_component|           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy-Grades|altpll0:inst2|altpll:altpll_component                                            ;              ;
;          |altpll0_altpll:auto_generated|  ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy-Grades|altpll0:inst2|altpll:altpll_component|altpll0_altpll:auto_generated              ;              ;
;    |birdDrawer:inst10|                    ; 43 (43)           ; 30 (30)      ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy-Grades|birdDrawer:inst10                                                                ;              ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy-Grades|birdDrawer:inst10|altsyncram:altsyncram_component                                ;              ;
;          |altsyncram_6fa1:auto_generated| ; 0 (0)             ; 0 (0)        ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy-Grades|birdDrawer:inst10|altsyncram:altsyncram_component|altsyncram_6fa1:auto_generated ;              ;
;    |birdPhysics:inst5|                    ; 80 (80)           ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy-Grades|birdPhysics:inst5                                                                ;              ;
;    |char_rom:inst18|                      ; 6 (6)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy-Grades|char_rom:inst18                                                                  ;              ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy-Grades|char_rom:inst18|altsyncram:altsyncram_component                                  ;              ;
;          |altsyncram_kt91:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy-Grades|char_rom:inst18|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated   ;              ;
;    |char_rom:inst19|                      ; 4 (4)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy-Grades|char_rom:inst19                                                                  ;              ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy-Grades|char_rom:inst19|altsyncram:altsyncram_component                                  ;              ;
;          |altsyncram_kt91:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy-Grades|char_rom:inst19|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated   ;              ;
;    |char_rom:inst20|                      ; 4 (4)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy-Grades|char_rom:inst20                                                                  ;              ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy-Grades|char_rom:inst20|altsyncram:altsyncram_component                                  ;              ;
;          |altsyncram_kt91:auto_generated| ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy-Grades|char_rom:inst20|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated   ;              ;
;    |char_rom:inst23|                      ; 4 (4)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy-Grades|char_rom:inst23                                                                  ;              ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy-Grades|char_rom:inst23|altsyncram:altsyncram_component                                  ;              ;
;          |altsyncram_kt91:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy-Grades|char_rom:inst23|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated   ;              ;
;    |char_rom:inst24|                      ; 4 (4)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy-Grades|char_rom:inst24                                                                  ;              ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy-Grades|char_rom:inst24|altsyncram:altsyncram_component                                  ;              ;
;          |altsyncram_kt91:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy-Grades|char_rom:inst24|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated   ;              ;
;    |char_rom:inst25|                      ; 4 (4)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy-Grades|char_rom:inst25                                                                  ;              ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy-Grades|char_rom:inst25|altsyncram:altsyncram_component                                  ;              ;
;          |altsyncram_kt91:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy-Grades|char_rom:inst25|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated   ;              ;
;    |char_rom:inst26|                      ; 4 (4)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy-Grades|char_rom:inst26                                                                  ;              ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy-Grades|char_rom:inst26|altsyncram:altsyncram_component                                  ;              ;
;          |altsyncram_kt91:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy-Grades|char_rom:inst26|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated   ;              ;
;    |char_rom:inst27|                      ; 4 (4)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy-Grades|char_rom:inst27                                                                  ;              ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy-Grades|char_rom:inst27|altsyncram:altsyncram_component                                  ;              ;
;          |altsyncram_kt91:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy-Grades|char_rom:inst27|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated   ;              ;
;    |char_rom:inst30|                      ; 7 (7)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy-Grades|char_rom:inst30                                                                  ;              ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy-Grades|char_rom:inst30|altsyncram:altsyncram_component                                  ;              ;
;          |altsyncram_kt91:auto_generated| ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy-Grades|char_rom:inst30|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated   ;              ;
;    |collisionDetect:inst65|               ; 144 (144)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy-Grades|collisionDetect:inst65                                                           ;              ;
;    |gameover_options:inst50|              ; 27 (27)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy-Grades|gameover_options:inst50                                                          ;              ;
;    |gameover_options:inst51|              ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy-Grades|gameover_options:inst51                                                          ;              ;
;    |gameover_title:inst52|                ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy-Grades|gameover_title:inst52                                                            ;              ;
;    |grade_lives:inst1|                    ; 45 (45)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy-Grades|grade_lives:inst1                                                                ;              ;
;    |livesLevel:inst36|                    ; 42 (42)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy-Grades|livesLevel:inst36                                                                ;              ;
;    |menuSelect:inst46|                    ; 29 (29)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy-Grades|menuSelect:inst46                                                                ;              ;
;    |options:inst33|                       ; 41 (41)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy-Grades|options:inst33                                                                   ;              ;
;    |paused_options:inst34|                ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy-Grades|paused_options:inst34                                                            ;              ;
;    |paused_title:inst29|                  ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy-Grades|paused_title:inst29                                                              ;              ;
;    |pipeDrawer:inst7|                     ; 464 (464)         ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy-Grades|pipeDrawer:inst7                                                                 ;              ;
;    |pipeDrawer:inst8|                     ; 460 (460)         ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy-Grades|pipeDrawer:inst8                                                                 ;              ;
;    |pipeDrawer:inst9|                     ; 464 (464)         ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy-Grades|pipeDrawer:inst9                                                                 ;              ;
;    |pipePhysics:inst13|                   ; 76 (76)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy-Grades|pipePhysics:inst13                                                               ;              ;
;    |pipePhysics:inst16|                   ; 68 (68)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy-Grades|pipePhysics:inst16                                                               ;              ;
;    |pipePhysics:inst17|                   ; 69 (69)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy-Grades|pipePhysics:inst17                                                               ;              ;
;    |seven_segment_decoder_Lives:inst32|   ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy-Grades|seven_segment_decoder_Lives:inst32                                               ;              ;
;    |seven_segment_decoder_hex:inst31|     ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy-Grades|seven_segment_decoder_hex:inst31                                                 ;              ;
;    |spriteController:inst6|               ; 97 (97)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy-Grades|spriteController:inst6                                                           ;              ;
;    |start:inst44|                         ; 166 (166)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy-Grades|start:inst44                                                                     ;              ;
;    |title:inst28|                         ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy-Grades|title:inst28                                                                     ;              ;
;    |win_title:inst53|                     ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy-Grades|win_title:inst53                                                                 ;              ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+----------------+
; Name                                                                                        ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF            ;
+---------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+----------------+
; birdDrawer:inst10|altsyncram:altsyncram_component|altsyncram_6fa1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 12           ; --           ; --           ; 12288 ; pictureRAM.mif ;
; char_rom:inst18|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 512          ; 8            ; --           ; --           ; 4096  ; tcgrom.mif     ;
; char_rom:inst19|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 512          ; 8            ; --           ; --           ; 4096  ; tcgrom.mif     ;
; char_rom:inst20|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 512          ; 8            ; --           ; --           ; 4096  ; tcgrom.mif     ;
; char_rom:inst23|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 512          ; 8            ; --           ; --           ; 4096  ; tcgrom.mif     ;
; char_rom:inst24|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 512          ; 8            ; --           ; --           ; 4096  ; tcgrom.mif     ;
; char_rom:inst25|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 512          ; 8            ; --           ; --           ; 4096  ; tcgrom.mif     ;
; char_rom:inst26|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 512          ; 8            ; --           ; --           ; 4096  ; tcgrom.mif     ;
; char_rom:inst27|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 512          ; 8            ; --           ; --           ; 4096  ; tcgrom.mif     ;
; char_rom:inst30|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 512          ; 8            ; --           ; --           ; 4096  ; tcgrom.mif     ;
+---------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                           ;
+--------+--------------+---------+--------------+--------------+------------------------------+----------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance              ; IP Include File                                                                  ;
+--------+--------------+---------+--------------+--------------+------------------------------+----------------------------------------------------------------------------------+
; Altera ; ALTPLL       ; 13.0    ; N/A          ; N/A          ; |Flappy-Grades|altpll0:inst2 ; D:/2020/COMPSYS 305/project/D- Flappy Grades/FINAL PROJECT/resources/altpll0.vhd ;
+--------+--------------+---------+--------------+--------------+------------------------------+----------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------+
; State Machine - |Flappy-Grades|FSM_test:inst|state                                                         ;
+-----------------+----------------+------------+-----------+----------------+-------------+-----------------+
; Name            ; state.training ; state.lose ; state.win ; state.gameplay ; state.pause ; state.main_menu ;
+-----------------+----------------+------------+-----------+----------------+-------------+-----------------+
; state.main_menu ; 0              ; 0          ; 0         ; 0              ; 0           ; 0               ;
; state.pause     ; 0              ; 0          ; 0         ; 0              ; 1           ; 1               ;
; state.gameplay  ; 0              ; 0          ; 0         ; 1              ; 0           ; 1               ;
; state.win       ; 0              ; 0          ; 1         ; 0              ; 0           ; 1               ;
; state.lose      ; 0              ; 1          ; 0         ; 0              ; 0           ; 1               ;
; state.training  ; 1              ; 0          ; 0         ; 0              ; 0           ; 1               ;
+-----------------+----------------+------------+-----------+----------------+-------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Flappy-Grades|MOUSE:inst3|mouse_state                                                                                                                                                  ;
+-------------------------------+---------------------------+--------------------------+-------------------------------+---------------------------+--------------------------+---------------------------+
; Name                          ; mouse_state.INPUT_PACKETS ; mouse_state.WAIT_CMD_ACK ; mouse_state.WAIT_OUTPUT_READY ; mouse_state.LOAD_COMMAND2 ; mouse_state.LOAD_COMMAND ; mouse_state.INHIBIT_TRANS ;
+-------------------------------+---------------------------+--------------------------+-------------------------------+---------------------------+--------------------------+---------------------------+
; mouse_state.INHIBIT_TRANS     ; 0                         ; 0                        ; 0                             ; 0                         ; 0                        ; 0                         ;
; mouse_state.LOAD_COMMAND      ; 0                         ; 0                        ; 0                             ; 0                         ; 1                        ; 1                         ;
; mouse_state.LOAD_COMMAND2     ; 0                         ; 0                        ; 0                             ; 1                         ; 0                        ; 1                         ;
; mouse_state.WAIT_OUTPUT_READY ; 0                         ; 0                        ; 1                             ; 0                         ; 0                        ; 1                         ;
; mouse_state.WAIT_CMD_ACK      ; 0                         ; 1                        ; 0                             ; 0                         ; 0                        ; 1                         ;
; mouse_state.INPUT_PACKETS     ; 1                         ; 0                        ; 0                             ; 0                         ; 0                        ; 1                         ;
+-------------------------------+---------------------------+--------------------------+-------------------------------+---------------------------+--------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                      ;
+----------------------------------------------------+----------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal        ; Free of Timing Hazards ;
+----------------------------------------------------+----------------------------+------------------------+
; pipeDrawer:inst7|colour[1]                         ; pipeDrawer:inst7|colour[1] ; yes                    ;
; pipeDrawer:inst7|colour[0]                         ; pipeDrawer:inst7|colour[1] ; yes                    ;
; pipeDrawer:inst8|colour[1]                         ; pipeDrawer:inst8|colour[1] ; yes                    ;
; pipeDrawer:inst8|colour[0]                         ; pipeDrawer:inst8|colour[1] ; yes                    ;
; pipeDrawer:inst9|colour[1]                         ; pipeDrawer:inst9|colour[1] ; yes                    ;
; pipeDrawer:inst9|colour[0]                         ; pipeDrawer:inst9|colour[1] ; yes                    ;
; Number of user-specified and inferred latches = 6  ;                            ;                        ;
+----------------------------------------------------+----------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------+
; Logic Cells Representing Combinational Loops               ;
+--------------------------------------------------------+---+
; Logic Cell Name                                        ;   ;
+--------------------------------------------------------+---+
; FSM_test:inst|NEXT_STATE_DECODE~1                      ;   ;
; Number of logic cells representing combinational loops ; 1 ;
+--------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                     ;
+----------------------------------------+-----------------------------------------------+
; Register name                          ; Reason for Removal                            ;
+----------------------------------------+-----------------------------------------------+
; birdDrawer:inst10|prev_bird_pos[9,10]  ; Stuck at GND due to stuck port data_in        ;
; MOUSE:inst3|CHAROUT[4..7]              ; Stuck at VCC due to stuck port data_in        ;
; MOUSE:inst3|CHAROUT[3]                 ; Stuck at GND due to stuck port data_in        ;
; MOUSE:inst3|CHAROUT[2]                 ; Stuck at VCC due to stuck port data_in        ;
; MOUSE:inst3|CHAROUT[0,1]               ; Stuck at GND due to stuck port data_in        ;
; MOUSE:inst3|SHIFTOUT[10]               ; Stuck at VCC due to stuck port data_in        ;
; pipeDrawer:inst7|\vert:prevVert        ; Merged with birdDrawer:inst10|\vert:prevVert  ;
; pipeDrawer:inst8|\vert:prevVert        ; Merged with birdDrawer:inst10|\vert:prevVert  ;
; pipeDrawer:inst9|\vert:prevVert        ; Merged with birdDrawer:inst10|\vert:prevVert  ;
; pipePhysics:inst16|lfsr[1]             ; Merged with pipePhysics:inst13|lfsr[1]        ;
; pipePhysics:inst17|lfsr[1]             ; Merged with pipePhysics:inst13|lfsr[1]        ;
; pipePhysics:inst16|lfsr[2]             ; Merged with pipePhysics:inst13|lfsr[2]        ;
; pipePhysics:inst17|lfsr[2]             ; Merged with pipePhysics:inst13|lfsr[2]        ;
; pipePhysics:inst16|lfsr[3]             ; Merged with pipePhysics:inst13|lfsr[3]        ;
; pipePhysics:inst17|lfsr[3]             ; Merged with pipePhysics:inst13|lfsr[3]        ;
; pipePhysics:inst16|lfsr[4]             ; Merged with pipePhysics:inst13|lfsr[4]        ;
; pipePhysics:inst17|lfsr[4]             ; Merged with pipePhysics:inst13|lfsr[4]        ;
; pipePhysics:inst16|lfsr[5]             ; Merged with pipePhysics:inst13|lfsr[5]        ;
; pipePhysics:inst17|lfsr[5]             ; Merged with pipePhysics:inst13|lfsr[5]        ;
; livesLevel:inst36|lives[1]             ; Merged with livesLevel:inst36|\vert:vLives[1] ;
; livesLevel:inst36|lives[0]             ; Merged with livesLevel:inst36|\vert:vLives[0] ;
; livesLevel:inst36|level[3]             ; Merged with livesLevel:inst36|\vert:vLevel[3] ;
; livesLevel:inst36|level[2]             ; Merged with livesLevel:inst36|\vert:vLevel[2] ;
; livesLevel:inst36|level[1]             ; Merged with livesLevel:inst36|\vert:vLevel[1] ;
; livesLevel:inst36|level[0]             ; Merged with livesLevel:inst36|\vert:vLevel[0] ;
; livesLevel:inst36|win                  ; Merged with livesLevel:inst36|\vert:vWin      ;
; livesLevel:inst36|lose                 ; Merged with livesLevel:inst36|\vert:vLose     ;
; livesLevel:inst36|lives[2]             ; Merged with livesLevel:inst36|\vert:vLives[2] ;
; livesLevel:inst36|lives[3]             ; Merged with livesLevel:inst36|\vert:vLives[3] ;
; livesLevel:inst36|speedVal[0]          ; Merged with livesLevel:inst36|\vert:vSpeed[0] ;
; livesLevel:inst36|speedVal[2]          ; Merged with livesLevel:inst36|\vert:vSpeed[2] ;
; livesLevel:inst36|speedVal[3]          ; Merged with livesLevel:inst36|\vert:vSpeed[3] ;
; MOUSE:inst3|cursor_row[9]              ; Stuck at GND due to stuck port data_in        ;
; VGA_SYNC:inst4|pixel_row[9]            ; Stuck at GND due to stuck port data_in        ;
; birdDrawer:inst10|v_rom_address[0]     ; Merged with birdDrawer:inst10|rom_address[0]  ;
; Total Number of Removed Registers = 40 ;                                               ;
+----------------------------------------+-----------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 446   ;
; Number of registers using Synchronous Clear  ; 10    ;
; Number of registers using Synchronous Load   ; 27    ;
; Number of registers using Asynchronous Clear ; 16    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 271   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------+
; Inverted Register Statistics                             ;
+------------------------------------------------+---------+
; Inverted Register                              ; Fan out ;
+------------------------------------------------+---------+
; spriteController:inst6|\backAndFore:colour[2]  ; 4       ;
; spriteController:inst6|\backAndFore:colour[1]  ; 4       ;
; spriteController:inst6|\backAndFore:colour[0]  ; 5       ;
; birdPhysics:inst5|row[7]                       ; 12      ;
; birdPhysics:inst5|row[6]                       ; 12      ;
; pipePhysics:inst13|row[7]                      ; 6       ;
; pipePhysics:inst13|row[6]                      ; 6       ;
; pipePhysics:inst13|row[5]                      ; 6       ;
; pipePhysics:inst13|row[4]                      ; 6       ;
; birdPhysics:inst5|row[3]                       ; 11      ;
; pipePhysics:inst13|row[3]                      ; 6       ;
; pipePhysics:inst13|row[1]                      ; 6       ;
; pipePhysics:inst13|col[8]                      ; 6       ;
; pipePhysics:inst13|col[7]                      ; 6       ;
; pipePhysics:inst13|col[5]                      ; 5       ;
; pipePhysics:inst13|col[2]                      ; 6       ;
; pipePhysics:inst13|col[3]                      ; 5       ;
; pipePhysics:inst13|col[1]                      ; 5       ;
; pipePhysics:inst17|col[9]                      ; 6       ;
; pipePhysics:inst17|col[8]                      ; 6       ;
; pipePhysics:inst17|col[5]                      ; 5       ;
; pipePhysics:inst17|col[4]                      ; 5       ;
; pipePhysics:inst17|col[2]                      ; 6       ;
; pipePhysics:inst17|col[3]                      ; 5       ;
; pipePhysics:inst17|row[8]                      ; 6       ;
; pipePhysics:inst17|row[5]                      ; 6       ;
; pipePhysics:inst17|row[3]                      ; 6       ;
; pipePhysics:inst17|row[2]                      ; 5       ;
; pipePhysics:inst17|col[1]                      ; 5       ;
; pipePhysics:inst16|col[6]                      ; 5       ;
; pipePhysics:inst16|col[5]                      ; 5       ;
; pipePhysics:inst16|col[4]                      ; 5       ;
; pipePhysics:inst16|col[2]                      ; 6       ;
; pipePhysics:inst16|col[9]                      ; 6       ;
; pipePhysics:inst16|col[1]                      ; 5       ;
; pipePhysics:inst16|row[7]                      ; 6       ;
; pipePhysics:inst16|row[6]                      ; 6       ;
; pipePhysics:inst16|row[3]                      ; 6       ;
; birdDrawer:inst10|rom_address[0]               ; 3       ;
; spriteController:inst6|\backAndFore:currInt[3] ; 2       ;
; spriteController:inst6|\backAndFore:currInt[2] ; 3       ;
; spriteController:inst6|\backAndFore:currInt[0] ; 3       ;
; pipePhysics:inst13|moveActive                  ; 6       ;
; pipePhysics:inst13|lfsr[4]                     ; 5       ;
; pipePhysics:inst13|lfsr[2]                     ; 5       ;
; pipePhysics:inst17|moveActive                  ; 6       ;
; pipePhysics:inst16|moveActive                  ; 6       ;
; pipePhysics:inst16|down                        ; 2       ;
; MOUSE:inst3|send_char                          ; 3       ;
; spriteController:inst6|\backAndFore:prevInt[3] ; 1       ;
; livesLevel:inst36|\vert:vSpeed[1]              ; 3       ;
; MOUSE:inst3|SHIFTOUT[3]                        ; 1       ;
; MOUSE:inst3|SHIFTOUT[5]                        ; 1       ;
; MOUSE:inst3|SHIFTOUT[6]                        ; 1       ;
; MOUSE:inst3|SHIFTOUT[7]                        ; 1       ;
; MOUSE:inst3|SHIFTOUT[8]                        ; 1       ;
; Total number of inverted registers = 56        ;         ;
+------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |Flappy-Grades|MOUSE:inst3|new_cursor_column[9]   ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |Flappy-Grades|VGA_SYNC:inst4|v_count[5]          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Flappy-Grades|livesLevel:inst36|\vert:vSpeed[3]  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Flappy-Grades|birdPhysics:inst5|jumpNum[8]       ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |Flappy-Grades|pipePhysics:inst13|col[4]          ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |Flappy-Grades|pipePhysics:inst16|col[7]          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Flappy-Grades|pipePhysics:inst17|col[6]          ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |Flappy-Grades|birdPhysics:inst5|row[0]           ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |Flappy-Grades|birdPhysics:inst5|row[4]           ;
; 5:1                ; 10 bits   ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; Yes        ; |Flappy-Grades|MOUSE:inst3|cursor_column[3]       ;
; 5:1                ; 10 bits   ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; Yes        ; |Flappy-Grades|MOUSE:inst3|cursor_row[2]          ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |Flappy-Grades|pipePhysics:inst13|row[2]          ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |Flappy-Grades|pipePhysics:inst16|row[5]          ;
; 7:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |Flappy-Grades|pipePhysics:inst17|row[7]          ;
; 11:1               ; 3 bits    ; 21 LEs        ; 18 LEs               ; 3 LEs                  ; Yes        ; |Flappy-Grades|VGA_SYNC:inst4|red_out[1]          ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |Flappy-Grades|pipePhysics:inst13|col[1]          ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Flappy-Grades|pipePhysics:inst16|col[6]          ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |Flappy-Grades|pipePhysics:inst17|col[8]          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |Flappy-Grades|birdPhysics:inst5|row[3]           ;
; 7:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |Flappy-Grades|pipePhysics:inst13|row[7]          ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |Flappy-Grades|pipePhysics:inst16|row[6]          ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |Flappy-Grades|pipePhysics:inst17|row[2]          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Flappy-Grades|paused_title:inst29|address        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Flappy-Grades|pipeDrawer:inst9|G[2]              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Flappy-Grades|pipeDrawer:inst8|B[1]              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Flappy-Grades|pipeDrawer:inst7|B[1]              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Flappy-Grades|paused_options:inst34|outOn_Sig    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |Flappy-Grades|pipePhysics:inst13|Add0            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |Flappy-Grades|pipePhysics:inst16|Add0            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |Flappy-Grades|pipePhysics:inst17|Add0            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Flappy-Grades|grade_lives:inst1|live_int[1]      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Flappy-Grades|grade_lives:inst1|level_int[0]     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Flappy-Grades|paused_title:inst29|address[2]     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Flappy-Grades|gameover_title:inst52|address[1]   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |Flappy-Grades|spriteController:inst6|B           ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |Flappy-Grades|title:inst28|address[1]            ;
; 35:1               ; 2 bits    ; 46 LEs        ; 12 LEs               ; 34 LEs                 ; No         ; |Flappy-Grades|title:inst28|address[0]            ;
; 9:1                ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |Flappy-Grades|gameover_options:inst50|address[0] ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |Flappy-Grades|paused_options:inst34|address[4]   ;
; 67:1               ; 2 bits    ; 88 LEs        ; 26 LEs               ; 62 LEs                 ; No         ; |Flappy-Grades|options:inst33|address[1]          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for char_rom:inst18|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for char_rom:inst19|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for char_rom:inst23|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for char_rom:inst20|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for char_rom:inst24|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for char_rom:inst25|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for char_rom:inst27|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for char_rom:inst26|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for birdDrawer:inst10|altsyncram:altsyncram_component|altsyncram_6fa1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for char_rom:inst30|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altpll0:inst2|altpll:altpll_component ;
+-------------------------------+---------------------------+------------------------+
; Parameter Name                ; Value                     ; Type                   ;
+-------------------------------+---------------------------+------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                ;
; PLL_TYPE                      ; AUTO                      ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=altpll0 ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                ;
; LOCK_HIGH                     ; 1                         ; Untyped                ;
; LOCK_LOW                      ; 1                         ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                ;
; SKIP_VCO                      ; OFF                       ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                ;
; BANDWIDTH                     ; 0                         ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                ;
; DOWN_SPREAD                   ; 0                         ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                ;
; CLK1_MULTIPLY_BY              ; 1                         ; Untyped                ;
; CLK0_MULTIPLY_BY              ; 1                         ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                ;
; CLK1_DIVIDE_BY                ; 1                         ; Untyped                ;
; CLK0_DIVIDE_BY                ; 2                         ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK1_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                ;
; DPA_DIVIDER                   ; 0                         ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                ;
; VCO_MIN                       ; 0                         ; Untyped                ;
; VCO_MAX                       ; 0                         ; Untyped                ;
; VCO_CENTER                    ; 0                         ; Untyped                ;
; PFD_MIN                       ; 0                         ; Untyped                ;
; PFD_MAX                       ; 0                         ; Untyped                ;
; M_INITIAL                     ; 0                         ; Untyped                ;
; M                             ; 0                         ; Untyped                ;
; N                             ; 1                         ; Untyped                ;
; M2                            ; 1                         ; Untyped                ;
; N2                            ; 1                         ; Untyped                ;
; SS                            ; 1                         ; Untyped                ;
; C0_HIGH                       ; 0                         ; Untyped                ;
; C1_HIGH                       ; 0                         ; Untyped                ;
; C2_HIGH                       ; 0                         ; Untyped                ;
; C3_HIGH                       ; 0                         ; Untyped                ;
; C4_HIGH                       ; 0                         ; Untyped                ;
; C5_HIGH                       ; 0                         ; Untyped                ;
; C6_HIGH                       ; 0                         ; Untyped                ;
; C7_HIGH                       ; 0                         ; Untyped                ;
; C8_HIGH                       ; 0                         ; Untyped                ;
; C9_HIGH                       ; 0                         ; Untyped                ;
; C0_LOW                        ; 0                         ; Untyped                ;
; C1_LOW                        ; 0                         ; Untyped                ;
; C2_LOW                        ; 0                         ; Untyped                ;
; C3_LOW                        ; 0                         ; Untyped                ;
; C4_LOW                        ; 0                         ; Untyped                ;
; C5_LOW                        ; 0                         ; Untyped                ;
; C6_LOW                        ; 0                         ; Untyped                ;
; C7_LOW                        ; 0                         ; Untyped                ;
; C8_LOW                        ; 0                         ; Untyped                ;
; C9_LOW                        ; 0                         ; Untyped                ;
; C0_INITIAL                    ; 0                         ; Untyped                ;
; C1_INITIAL                    ; 0                         ; Untyped                ;
; C2_INITIAL                    ; 0                         ; Untyped                ;
; C3_INITIAL                    ; 0                         ; Untyped                ;
; C4_INITIAL                    ; 0                         ; Untyped                ;
; C5_INITIAL                    ; 0                         ; Untyped                ;
; C6_INITIAL                    ; 0                         ; Untyped                ;
; C7_INITIAL                    ; 0                         ; Untyped                ;
; C8_INITIAL                    ; 0                         ; Untyped                ;
; C9_INITIAL                    ; 0                         ; Untyped                ;
; C0_MODE                       ; BYPASS                    ; Untyped                ;
; C1_MODE                       ; BYPASS                    ; Untyped                ;
; C2_MODE                       ; BYPASS                    ; Untyped                ;
; C3_MODE                       ; BYPASS                    ; Untyped                ;
; C4_MODE                       ; BYPASS                    ; Untyped                ;
; C5_MODE                       ; BYPASS                    ; Untyped                ;
; C6_MODE                       ; BYPASS                    ; Untyped                ;
; C7_MODE                       ; BYPASS                    ; Untyped                ;
; C8_MODE                       ; BYPASS                    ; Untyped                ;
; C9_MODE                       ; BYPASS                    ; Untyped                ;
; C0_PH                         ; 0                         ; Untyped                ;
; C1_PH                         ; 0                         ; Untyped                ;
; C2_PH                         ; 0                         ; Untyped                ;
; C3_PH                         ; 0                         ; Untyped                ;
; C4_PH                         ; 0                         ; Untyped                ;
; C5_PH                         ; 0                         ; Untyped                ;
; C6_PH                         ; 0                         ; Untyped                ;
; C7_PH                         ; 0                         ; Untyped                ;
; C8_PH                         ; 0                         ; Untyped                ;
; C9_PH                         ; 0                         ; Untyped                ;
; L0_HIGH                       ; 1                         ; Untyped                ;
; L1_HIGH                       ; 1                         ; Untyped                ;
; G0_HIGH                       ; 1                         ; Untyped                ;
; G1_HIGH                       ; 1                         ; Untyped                ;
; G2_HIGH                       ; 1                         ; Untyped                ;
; G3_HIGH                       ; 1                         ; Untyped                ;
; E0_HIGH                       ; 1                         ; Untyped                ;
; E1_HIGH                       ; 1                         ; Untyped                ;
; E2_HIGH                       ; 1                         ; Untyped                ;
; E3_HIGH                       ; 1                         ; Untyped                ;
; L0_LOW                        ; 1                         ; Untyped                ;
; L1_LOW                        ; 1                         ; Untyped                ;
; G0_LOW                        ; 1                         ; Untyped                ;
; G1_LOW                        ; 1                         ; Untyped                ;
; G2_LOW                        ; 1                         ; Untyped                ;
; G3_LOW                        ; 1                         ; Untyped                ;
; E0_LOW                        ; 1                         ; Untyped                ;
; E1_LOW                        ; 1                         ; Untyped                ;
; E2_LOW                        ; 1                         ; Untyped                ;
; E3_LOW                        ; 1                         ; Untyped                ;
; L0_INITIAL                    ; 1                         ; Untyped                ;
; L1_INITIAL                    ; 1                         ; Untyped                ;
; G0_INITIAL                    ; 1                         ; Untyped                ;
; G1_INITIAL                    ; 1                         ; Untyped                ;
; G2_INITIAL                    ; 1                         ; Untyped                ;
; G3_INITIAL                    ; 1                         ; Untyped                ;
; E0_INITIAL                    ; 1                         ; Untyped                ;
; E1_INITIAL                    ; 1                         ; Untyped                ;
; E2_INITIAL                    ; 1                         ; Untyped                ;
; E3_INITIAL                    ; 1                         ; Untyped                ;
; L0_MODE                       ; BYPASS                    ; Untyped                ;
; L1_MODE                       ; BYPASS                    ; Untyped                ;
; G0_MODE                       ; BYPASS                    ; Untyped                ;
; G1_MODE                       ; BYPASS                    ; Untyped                ;
; G2_MODE                       ; BYPASS                    ; Untyped                ;
; G3_MODE                       ; BYPASS                    ; Untyped                ;
; E0_MODE                       ; BYPASS                    ; Untyped                ;
; E1_MODE                       ; BYPASS                    ; Untyped                ;
; E2_MODE                       ; BYPASS                    ; Untyped                ;
; E3_MODE                       ; BYPASS                    ; Untyped                ;
; L0_PH                         ; 0                         ; Untyped                ;
; L1_PH                         ; 0                         ; Untyped                ;
; G0_PH                         ; 0                         ; Untyped                ;
; G1_PH                         ; 0                         ; Untyped                ;
; G2_PH                         ; 0                         ; Untyped                ;
; G3_PH                         ; 0                         ; Untyped                ;
; E0_PH                         ; 0                         ; Untyped                ;
; E1_PH                         ; 0                         ; Untyped                ;
; E2_PH                         ; 0                         ; Untyped                ;
; E3_PH                         ; 0                         ; Untyped                ;
; M_PH                          ; 0                         ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                ;
; CLK0_COUNTER                  ; G0                        ; Untyped                ;
; CLK1_COUNTER                  ; G0                        ; Untyped                ;
; CLK2_COUNTER                  ; G0                        ; Untyped                ;
; CLK3_COUNTER                  ; G0                        ; Untyped                ;
; CLK4_COUNTER                  ; G0                        ; Untyped                ;
; CLK5_COUNTER                  ; G0                        ; Untyped                ;
; CLK6_COUNTER                  ; E0                        ; Untyped                ;
; CLK7_COUNTER                  ; E1                        ; Untyped                ;
; CLK8_COUNTER                  ; E2                        ; Untyped                ;
; CLK9_COUNTER                  ; E3                        ; Untyped                ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                ;
; M_TIME_DELAY                  ; 0                         ; Untyped                ;
; N_TIME_DELAY                  ; 0                         ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                ;
; VCO_POST_SCALE                ; 0                         ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III               ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                ;
; PORT_CLK1                     ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                ;
; PORT_ARESET                   ; PORT_USED                 ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_LOCKED                   ; PORT_USED                 ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                ;
; CBXI_PARAMETER                ; altpll0_altpll            ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                ;
; DEVICE_FAMILY                 ; Cyclone III               ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE         ;
+-------------------------------+---------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spriteController:inst6 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; ground_height  ; 80    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeDrawer:inst7 ;
+-----------------+-------+-------------------------------------+
; Parameter Name  ; Value ; Type                                ;
+-----------------+-------+-------------------------------------+
; pipe_width      ; 60    ; Signed Integer                      ;
; pipe_gap        ; 150   ; Signed Integer                      ;
; pipe_lip_height ; 40    ; Signed Integer                      ;
; pipe_lip_edge   ; 4     ; Signed Integer                      ;
; highlightin     ; 16    ; Signed Integer                      ;
; highlightout    ; 27    ; Signed Integer                      ;
; midtonein       ; 8     ; Signed Integer                      ;
; midtoneout      ; 40    ; Signed Integer                      ;
+-----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipePhysics:inst13 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; startrow       ; 250   ; Signed Integer                         ;
; startcol       ; 430   ; Signed Integer                         ;
; startdir       ; '0'   ; Enumerated                             ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: start:inst44 ;
+-------------------------+-------+-------------------------+
; Parameter Name          ; Value ; Type                    ;
+-------------------------+-------+-------------------------+
; cursor_size_int         ; 2     ; Signed Integer          ;
; selectionbox_height_int ; 30    ; Signed Integer          ;
; selectionbox_width_int  ; 150   ; Signed Integer          ;
; gap_size_int            ; 90    ; Signed Integer          ;
; gameplaytext_x_pos_int  ; 320   ; Signed Integer          ;
; gameplaytext_y_pos_int  ; 270   ; Signed Integer          ;
; reduce_int              ; 140   ; Signed Integer          ;
+-------------------------+-------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: char_rom:inst18|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                          ;
; WIDTH_A                            ; 8                    ; Signed Integer                   ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                   ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 1                    ; Untyped                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_kt91      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: title:inst28 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; int_address    ; 2     ; Signed Integer                   ;
; text_pos_x     ; 2     ; Signed Integer                   ;
; text_pos_y     ; 1     ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: char_rom:inst19|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                          ;
; WIDTH_A                            ; 8                    ; Signed Integer                   ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                   ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 1                    ; Untyped                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_kt91      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: paused_title:inst29 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; int_address    ; 2     ; Signed Integer                          ;
; text_pos_x     ; 2     ; Signed Integer                          ;
; text_pos_y     ; 1     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: char_rom:inst23|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                          ;
; WIDTH_A                            ; 8                    ; Signed Integer                   ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                   ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 1                    ; Untyped                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_kt91      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gameover_title:inst52 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; int_address    ; 2     ; Signed Integer                            ;
; text_pos_x     ; 3     ; Signed Integer                            ;
; text_pos_y     ; 1     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: char_rom:inst20|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                          ;
; WIDTH_A                            ; 8                    ; Signed Integer                   ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                   ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 1                    ; Untyped                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_kt91      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: win_title:inst53 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; int_address    ; 2     ; Signed Integer                       ;
; text_pos_x     ; 3     ; Signed Integer                       ;
; text_pos_y     ; 1     ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: char_rom:inst24|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                          ;
; WIDTH_A                            ; 8                    ; Signed Integer                   ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                   ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 1                    ; Untyped                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_kt91      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: options:inst33 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; int_address    ; 2     ; Signed Integer                     ;
; text_pos_x     ; 6     ; Signed Integer                     ;
; text_pos_y     ; 8     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: char_rom:inst25|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                          ;
; WIDTH_A                            ; 8                    ; Signed Integer                   ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                   ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 1                    ; Untyped                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_kt91      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: paused_options:inst34 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; int_address    ; 2     ; Signed Integer                            ;
; text_pos_x     ; 7     ; Signed Integer                            ;
; text_pos_y     ; 8     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: char_rom:inst27|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                          ;
; WIDTH_A                            ; 8                    ; Signed Integer                   ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                   ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 1                    ; Untyped                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_kt91      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gameover_options:inst50 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; int_address    ; 2     ; Signed Integer                              ;
; text_pos_x     ; 8     ; Signed Integer                              ;
; text_pos_y     ; 8     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: char_rom:inst26|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                          ;
; WIDTH_A                            ; 8                    ; Signed Integer                   ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                   ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 1                    ; Untyped                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_kt91      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gameover_options:inst51 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; int_address    ; 2     ; Signed Integer                              ;
; text_pos_x     ; 8     ; Signed Integer                              ;
; text_pos_y     ; 8     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipePhysics:inst16 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; startrow       ; 200   ; Signed Integer                         ;
; startcol       ; 630   ; Signed Integer                         ;
; startdir       ; '1'   ; Enumerated                             ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipePhysics:inst17 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; startrow       ; 300   ; Signed Integer                         ;
; startcol       ; 830   ; Signed Integer                         ;
; startdir       ; '0'   ; Enumerated                             ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeDrawer:inst8 ;
+-----------------+-------+-------------------------------------+
; Parameter Name  ; Value ; Type                                ;
+-----------------+-------+-------------------------------------+
; pipe_width      ; 60    ; Signed Integer                      ;
; pipe_gap        ; 150   ; Signed Integer                      ;
; pipe_lip_height ; 40    ; Signed Integer                      ;
; pipe_lip_edge   ; 4     ; Signed Integer                      ;
; highlightin     ; 16    ; Signed Integer                      ;
; highlightout    ; 27    ; Signed Integer                      ;
; midtonein       ; 8     ; Signed Integer                      ;
; midtoneout      ; 40    ; Signed Integer                      ;
+-----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeDrawer:inst9 ;
+-----------------+-------+-------------------------------------+
; Parameter Name  ; Value ; Type                                ;
+-----------------+-------+-------------------------------------+
; pipe_width      ; 60    ; Signed Integer                      ;
; pipe_gap        ; 150   ; Signed Integer                      ;
; pipe_lip_height ; 40    ; Signed Integer                      ;
; pipe_lip_edge   ; 4     ; Signed Integer                      ;
; highlightin     ; 16    ; Signed Integer                      ;
; highlightout    ; 27    ; Signed Integer                      ;
; midtonein       ; 8     ; Signed Integer                      ;
; midtoneout      ; 40    ; Signed Integer                      ;
+-----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: birdDrawer:inst10 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; bird_size      ; 32    ; Signed Integer                        ;
; bird_x         ; 100   ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: birdDrawer:inst10|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------+
; Parameter Name                     ; Value                ; Type                               ;
+------------------------------------+----------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                            ;
; OPERATION_MODE                     ; ROM                  ; Untyped                            ;
; WIDTH_A                            ; 12                   ; Signed Integer                     ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                     ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WIDTH_B                            ; 1                    ; Untyped                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; INIT_FILE                          ; pictureRAM.mif       ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_6fa1      ; Untyped                            ;
+------------------------------------+----------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: char_rom:inst30|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                          ;
; WIDTH_A                            ; 8                    ; Signed Integer                   ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                   ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 1                    ; Untyped                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_kt91      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: grade_lives:inst1 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; int_address    ; 2     ; Signed Integer                        ;
; text_pos_x     ; 2     ; Signed Integer                        ;
; text_pos_y     ; 2     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                          ;
+-------------------------------+---------------------------------------+
; Name                          ; Value                                 ;
+-------------------------------+---------------------------------------+
; Number of entity instances    ; 1                                     ;
; Entity Instance               ; altpll0:inst2|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                ;
;     -- PLL_TYPE               ; AUTO                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                     ;
+-------------------------------+---------------------------------------+


+-----------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                              ;
+-------------------------------------------+---------------------------------------------------+
; Name                                      ; Value                                             ;
+-------------------------------------------+---------------------------------------------------+
; Number of entity instances                ; 10                                                ;
; Entity Instance                           ; char_rom:inst18|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                               ;
;     -- WIDTH_A                            ; 8                                                 ;
;     -- NUMWORDS_A                         ; 512                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                      ;
;     -- WIDTH_B                            ; 1                                                 ;
;     -- NUMWORDS_B                         ; 1                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ;
; Entity Instance                           ; char_rom:inst19|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                               ;
;     -- WIDTH_A                            ; 8                                                 ;
;     -- NUMWORDS_A                         ; 512                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                      ;
;     -- WIDTH_B                            ; 1                                                 ;
;     -- NUMWORDS_B                         ; 1                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ;
; Entity Instance                           ; char_rom:inst23|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                               ;
;     -- WIDTH_A                            ; 8                                                 ;
;     -- NUMWORDS_A                         ; 512                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                      ;
;     -- WIDTH_B                            ; 1                                                 ;
;     -- NUMWORDS_B                         ; 1                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ;
; Entity Instance                           ; char_rom:inst20|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                               ;
;     -- WIDTH_A                            ; 8                                                 ;
;     -- NUMWORDS_A                         ; 512                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                      ;
;     -- WIDTH_B                            ; 1                                                 ;
;     -- NUMWORDS_B                         ; 1                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ;
; Entity Instance                           ; char_rom:inst24|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                               ;
;     -- WIDTH_A                            ; 8                                                 ;
;     -- NUMWORDS_A                         ; 512                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                      ;
;     -- WIDTH_B                            ; 1                                                 ;
;     -- NUMWORDS_B                         ; 1                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ;
; Entity Instance                           ; char_rom:inst25|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                               ;
;     -- WIDTH_A                            ; 8                                                 ;
;     -- NUMWORDS_A                         ; 512                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                      ;
;     -- WIDTH_B                            ; 1                                                 ;
;     -- NUMWORDS_B                         ; 1                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ;
; Entity Instance                           ; char_rom:inst27|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                               ;
;     -- WIDTH_A                            ; 8                                                 ;
;     -- NUMWORDS_A                         ; 512                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                      ;
;     -- WIDTH_B                            ; 1                                                 ;
;     -- NUMWORDS_B                         ; 1                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ;
; Entity Instance                           ; char_rom:inst26|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                               ;
;     -- WIDTH_A                            ; 8                                                 ;
;     -- NUMWORDS_A                         ; 512                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                      ;
;     -- WIDTH_B                            ; 1                                                 ;
;     -- NUMWORDS_B                         ; 1                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ;
; Entity Instance                           ; birdDrawer:inst10|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                               ;
;     -- WIDTH_A                            ; 12                                                ;
;     -- NUMWORDS_A                         ; 1024                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                      ;
;     -- WIDTH_B                            ; 1                                                 ;
;     -- NUMWORDS_B                         ; 1                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ;
; Entity Instance                           ; char_rom:inst30|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                               ;
;     -- WIDTH_A                            ; 8                                                 ;
;     -- NUMWORDS_A                         ; 512                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                      ;
;     -- WIDTH_B                            ; 1                                                 ;
;     -- NUMWORDS_B                         ; 1                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ;
+-------------------------------------------+---------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:10     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Fri Jun 05 12:47:40 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Compsys305-DMinus-Flappy-Grades -c Compsys305-DMinus-Flappy-Grades
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file resources/menumodules/char_rom.vhd
    Info (12022): Found design unit 1: char_rom-SYN
    Info (12023): Found entity 1: char_rom
Info (12021): Found 2 design units, including 1 entities, in source file resources/physicsmodules/pipephysics.vhd
    Info (12022): Found design unit 1: pipePhysics-behaviour
    Info (12023): Found entity 1: pipePhysics
Info (12021): Found 2 design units, including 1 entities, in source file resources/physicsmodules/collisiondetect.vhd
    Info (12022): Found design unit 1: collisionDetect-behaviour
    Info (12023): Found entity 1: collisionDetect
Info (12021): Found 2 design units, including 1 entities, in source file resources/physicsmodules/birdphysics.vhd
    Info (12022): Found design unit 1: birdPhysics-behaviour
    Info (12023): Found entity 1: birdPhysics
Info (12021): Found 2 design units, including 1 entities, in source file resources/fsm_test.vhd
    Info (12022): Found design unit 1: FSM_test-Mealy
    Info (12023): Found entity 1: FSM_test
Info (12021): Found 2 design units, including 1 entities, in source file resources/menumodules/win_title.vhd
    Info (12022): Found design unit 1: win_title-behaviour
    Info (12023): Found entity 1: win_title
Info (12021): Found 2 design units, including 1 entities, in source file resources/menumodules/title.vhd
    Info (12022): Found design unit 1: title-behaviour
    Info (12023): Found entity 1: title
Info (12021): Found 2 design units, including 1 entities, in source file resources/menumodules/start.vhd
    Info (12022): Found design unit 1: start-behavior
    Info (12023): Found entity 1: start
Info (12021): Found 2 design units, including 1 entities, in source file resources/menumodules/paused_title.vhd
    Info (12022): Found design unit 1: paused_title-behaviour
    Info (12023): Found entity 1: paused_title
Info (12021): Found 2 design units, including 1 entities, in source file resources/menumodules/paused_options.vhd
    Info (12022): Found design unit 1: paused_options-behaviour
    Info (12023): Found entity 1: paused_options
Info (12021): Found 2 design units, including 1 entities, in source file resources/menumodules/options.vhd
    Info (12022): Found design unit 1: options-behaviour
    Info (12023): Found entity 1: options
Info (12021): Found 2 design units, including 1 entities, in source file resources/menumodules/menuselect.vhd
    Info (12022): Found design unit 1: menuSelect-behaviour
    Info (12023): Found entity 1: menuSelect
Info (12021): Found 2 design units, including 1 entities, in source file resources/menumodules/gameover_title.vhd
    Info (12022): Found design unit 1: gameover_title-behaviour
    Info (12023): Found entity 1: gameover_title
Info (12021): Found 2 design units, including 1 entities, in source file resources/menumodules/gameover_options.vhd
    Info (12022): Found design unit 1: gameover_options-behaviour
    Info (12023): Found entity 1: gameover_options
Info (12021): Found 2 design units, including 1 entities, in source file resources/graphicmodules/pipedrawer.vhd
    Info (12022): Found design unit 1: pipeDrawer-drawBehaviour
    Info (12023): Found entity 1: pipeDrawer
Info (12021): Found 2 design units, including 1 entities, in source file resources/controllermodule/mouse.vhd
    Info (12022): Found design unit 1: MOUSE-behavior
    Info (12023): Found entity 1: MOUSE
Info (12021): Found 2 design units, including 1 entities, in source file resources/graphicmodules/vga_sync.vhd
    Info (12022): Found design unit 1: VGA_SYNC-a
    Info (12023): Found entity 1: VGA_SYNC
Info (12021): Found 2 design units, including 1 entities, in source file resources/graphicmodules/spritecontroller.vhd
    Info (12022): Found design unit 1: spriteController-drawBehaviour
    Info (12023): Found entity 1: spriteController
Info (12021): Found 2 design units, including 1 entities, in source file resources/graphicmodules/birddrawer.vhd
    Info (12022): Found design unit 1: birdDrawer-SYN
    Info (12023): Found entity 1: birdDrawer
Info (12021): Found 2 design units, including 1 entities, in source file resources/altpll0.vhd
    Info (12022): Found design unit 1: altpll0-SYN
    Info (12023): Found entity 1: altpll0
Info (12021): Found 1 design units, including 1 entities, in source file resources/flappy-grades.bdf
    Info (12023): Found entity 1: Flappy-Grades
Info (12021): Found 2 design units, including 1 entities, in source file resources/physicsmodules/pipephysicsspecial.vhd
    Info (12022): Found design unit 1: pipePhysicsSpecial-behaviour
    Info (12023): Found entity 1: pipePhysicsSpecial
Info (12021): Found 2 design units, including 1 entities, in source file resources/controllermodule/livesandlevels.vhd
    Info (12022): Found design unit 1: livesLevel-Behaviour
    Info (12023): Found entity 1: livesLevel
Info (12021): Found 2 design units, including 1 entities, in source file resources/controllermodule/sevenseg.vhd
    Info (12022): Found design unit 1: seven_segment_decoder_hex-behaviour
    Info (12023): Found entity 1: seven_segment_decoder_hex
Info (12021): Found 2 design units, including 1 entities, in source file resources/controllermodule/sevenseglives.vhd
    Info (12022): Found design unit 1: seven_segment_decoder_Lives-behaviour
    Info (12023): Found entity 1: seven_segment_decoder_Lives
Info (12021): Found 2 design units, including 1 entities, in source file /2020/compsys 305/project/menu/live_level.vhd
    Info (12022): Found design unit 1: grade_lives-behaviour
    Info (12023): Found entity 1: grade_lives
Info (12127): Elaborating entity "Flappy-Grades" for the top level hierarchy
Warning (275083): Bus "pipeCol2[10..0]" found using same base name as "pipeCol", which might lead to a name conflict.
Warning (275083): Bus "pipeRow2[10..0]" found using same base name as "pipeRow", which might lead to a name conflict.
Warning (275083): Bus "pipeCol3[10..0]" found using same base name as "pipeCol", which might lead to a name conflict.
Warning (275083): Bus "pipeRow3[10..0]" found using same base name as "pipeRow", which might lead to a name conflict.
Warning (275080): Converted elements in bus name "pipeCol" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "pipeCol[10..0]" to "pipeCol10..0"
Warning (275080): Converted elements in bus name "pipeCol2" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "pipeCol2[10..0]" to "pipeCol210..0"
Warning (275080): Converted elements in bus name "pipeCol3" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "pipeCol3[10..0]" to "pipeCol310..0"
Warning (275080): Converted elements in bus name "pipeRow" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "pipeRow[10..0]" to "pipeRow10..0"
Warning (275080): Converted elements in bus name "pipeRow2" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "pipeRow2[10..0]" to "pipeRow210..0"
Warning (275080): Converted elements in bus name "pipeRow3" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "pipeRow3[10..0]" to "pipeRow310..0"
Warning (275080): Converted elements in bus name "B" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "B[3..0]" to "B3..0"
Warning (275080): Converted elements in bus name "B0" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "B0[3..0]" to "B03..0"
Warning (275080): Converted elements in bus name "B1" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "B1[3..0]" to "B13..0"
Warning (275080): Converted elements in bus name "B2" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "B2[3..0]" to "B23..0"
Warning (275080): Converted elements in bus name "B3" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "B3[3..0]" to "B33..0"
Warning (275080): Converted elements in bus name "G" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "G[3..0]" to "G3..0"
Warning (275080): Converted elements in bus name "G0" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "G0[3..0]" to "G03..0"
Warning (275080): Converted elements in bus name "G1" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "G1[3..0]" to "G13..0"
Warning (275080): Converted elements in bus name "G2" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "G2[3..0]" to "G23..0"
Warning (275080): Converted elements in bus name "G3" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "G3[3..0]" to "G33..0"
Warning (275080): Converted elements in bus name "R" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "R[3..0]" to "R3..0"
Warning (275080): Converted elements in bus name "R0" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "R0[3..0]" to "R03..0"
Warning (275080): Converted elements in bus name "R1" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "R1[3..0]" to "R13..0"
Warning (275080): Converted elements in bus name "R2" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "R2[3..0]" to "R23..0"
Warning (275080): Converted elements in bus name "R3" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "R3[3..0]" to "R33..0"
Info (12128): Elaborating entity "VGA_SYNC" for hierarchy "VGA_SYNC:inst4"
Info (12128): Elaborating entity "altpll0" for hierarchy "altpll0:inst2"
Info (12128): Elaborating entity "altpll" for hierarchy "altpll0:inst2|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "altpll0:inst2|altpll:altpll_component"
Info (12133): Instantiated megafunction "altpll0:inst2|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=altpll0"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll0_altpll.v
    Info (12023): Found entity 1: altpll0_altpll
Info (12128): Elaborating entity "altpll0_altpll" for hierarchy "altpll0:inst2|altpll:altpll_component|altpll0_altpll:auto_generated"
Info (12128): Elaborating entity "spriteController" for hierarchy "spriteController:inst6"
Info (12128): Elaborating entity "pipeDrawer" for hierarchy "pipeDrawer:inst7"
Warning (10631): VHDL Process Statement warning at PipeDrawer.vhd(53): inferring latch(es) for signal or variable "colour", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "colour[0]" at PipeDrawer.vhd(53)
Info (10041): Inferred latch for "colour[1]" at PipeDrawer.vhd(53)
Info (12128): Elaborating entity "pipePhysics" for hierarchy "pipePhysics:inst13"
Warning (10036): Verilog HDL or VHDL warning at PipePhysics.vhd(41): object "first" assigned a value but never read
Warning (10492): VHDL Process Statement warning at PipePhysics.vhd(44): signal "speed" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "collisionDetect" for hierarchy "collisionDetect:inst65"
Info (12128): Elaborating entity "birdPhysics" for hierarchy "birdPhysics:inst5"
Info (12128): Elaborating entity "MOUSE" for hierarchy "MOUSE:inst3"
Warning (10036): Verilog HDL or VHDL warning at mouse.vhd(25): object "CHARIN" assigned a value but never read
Warning (10492): VHDL Process Statement warning at mouse.vhd(151): signal "CHAROUT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mouse.vhd(155): signal "CHAROUT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mouse.vhd(156): signal "CHAROUT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mouse.vhd(157): signal "CHAROUT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "FSM_test" for hierarchy "FSM_test:inst"
Warning (10541): VHDL Signal Declaration warning at FSM_test.vhd(25): used implicit default value for signal "test" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10631): VHDL Process Statement warning at FSM_test.vhd(48): inferring latch(es) for signal or variable "vtrainingMode", which holds its previous value in one or more paths through the process
Warning (10492): VHDL Process Statement warning at FSM_test.vhd(114): signal "trainingMode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FSM_test.vhd(116): signal "trainingMode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "start" for hierarchy "start:inst44"
Info (12128): Elaborating entity "menuSelect" for hierarchy "menuSelect:inst46"
Info (12128): Elaborating entity "char_rom" for hierarchy "char_rom:inst18"
Info (12128): Elaborating entity "altsyncram" for hierarchy "char_rom:inst18|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "char_rom:inst18|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "char_rom:inst18|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "tcgrom.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kt91.tdf
    Info (12023): Found entity 1: altsyncram_kt91
Info (12128): Elaborating entity "altsyncram_kt91" for hierarchy "char_rom:inst18|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated"
Info (12128): Elaborating entity "title" for hierarchy "title:inst28"
Warning (10540): VHDL Signal Declaration warning at title.vhd(25): used explicit default value for signal "FLAPPY_word" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at title.vhd(28): used explicit default value for signal "GRADES_word" because signal was never assigned a value
Info (12128): Elaborating entity "paused_title" for hierarchy "paused_title:inst29"
Warning (10540): VHDL Signal Declaration warning at paused_title.vhd(25): used explicit default value for signal "PAUSED_word" because signal was never assigned a value
Info (12128): Elaborating entity "gameover_title" for hierarchy "gameover_title:inst52"
Warning (10540): VHDL Signal Declaration warning at gameover_title.vhd(25): used explicit default value for signal "GAME_word" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at gameover_title.vhd(31): used explicit default value for signal "OVER_word" because signal was never assigned a value
Info (12128): Elaborating entity "win_title" for hierarchy "win_title:inst53"
Warning (10540): VHDL Signal Declaration warning at win_title.vhd(25): used explicit default value for signal "WIN_word" because signal was never assigned a value
Info (12128): Elaborating entity "options" for hierarchy "options:inst33"
Warning (10540): VHDL Signal Declaration warning at options.vhd(27): used explicit default value for signal "GAMEPLAY_word" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at options.vhd(37): used explicit default value for signal "TRAINING_word" because signal was never assigned a value
Info (12128): Elaborating entity "paused_options" for hierarchy "paused_options:inst34"
Warning (10540): VHDL Signal Declaration warning at paused_options.vhd(26): used explicit default value for signal "RESUME_word" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at paused_options.vhd(34): used explicit default value for signal "MENU_word" because signal was never assigned a value
Info (12128): Elaborating entity "gameover_options" for hierarchy "gameover_options:inst50"
Warning (10540): VHDL Signal Declaration warning at gameover_options.vhd(26): used explicit default value for signal "MENU_word" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at gameover_options.vhd(33): used explicit default value for signal "REPLAY_word" because signal was never assigned a value
Info (12128): Elaborating entity "livesLevel" for hierarchy "livesLevel:inst36"
Info (12128): Elaborating entity "pipePhysics" for hierarchy "pipePhysics:inst16"
Warning (10036): Verilog HDL or VHDL warning at PipePhysics.vhd(41): object "first" assigned a value but never read
Warning (10492): VHDL Process Statement warning at PipePhysics.vhd(44): signal "speed" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "pipePhysics" for hierarchy "pipePhysics:inst17"
Warning (10036): Verilog HDL or VHDL warning at PipePhysics.vhd(41): object "first" assigned a value but never read
Warning (10492): VHDL Process Statement warning at PipePhysics.vhd(44): signal "speed" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "birdDrawer" for hierarchy "birdDrawer:inst10"
Info (12128): Elaborating entity "altsyncram" for hierarchy "birdDrawer:inst10|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "birdDrawer:inst10|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "birdDrawer:inst10|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "pictureRAM.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6fa1.tdf
    Info (12023): Found entity 1: altsyncram_6fa1
Info (12128): Elaborating entity "altsyncram_6fa1" for hierarchy "birdDrawer:inst10|altsyncram:altsyncram_component|altsyncram_6fa1:auto_generated"
Info (12128): Elaborating entity "grade_lives" for hierarchy "grade_lives:inst1"
Warning (10540): VHDL Signal Declaration warning at live_level.vhd(30): used explicit default value for signal "GRADE_word" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at live_level.vhd(37): used explicit default value for signal "LEVEL_word" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at live_level.vhd(44): used explicit default value for signal "BRKT" because signal was never assigned a value
Info (12128): Elaborating entity "seven_segment_decoder_hex" for hierarchy "seven_segment_decoder_hex:inst31"
Info (12128): Elaborating entity "seven_segment_decoder_Lives" for hierarchy "seven_segment_decoder_Lives:inst32"
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276004): RAM logic "grade_lives:inst1|ABCD" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "grade_lives:inst1|NUMBER" is uninferred due to inappropriate RAM size
Warning (113028): 7 out of 16 addresses are uninitialized. The Quartus II software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported.
    Warning (113027): Addresses ranging from 9 to 15 are not initialized
Warning (13012): Latch pipeDrawer:inst7|colour[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal pipeDrawer:inst7|prevPipeY[10]
Warning (13012): Latch pipeDrawer:inst7|colour[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal pipeDrawer:inst7|prevPipeY[10]
Warning (13012): Latch pipeDrawer:inst8|colour[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal pipeDrawer:inst8|prevPipeY[10]
Warning (13012): Latch pipeDrawer:inst8|colour[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal pipeDrawer:inst8|prevPipeY[10]
Warning (13012): Latch pipeDrawer:inst9|colour[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal pipeDrawer:inst9|prevPipeY[10]
Warning (13012): Latch pipeDrawer:inst9|colour[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal pipeDrawer:inst9|prevPipeY[10]
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "train" is stuck at GND
    Warning (13410): Pin "seg0[7]" is stuck at VCC
    Warning (13410): Pin "seg1[7]" is stuck at VCC
Info (286030): Timing-Driven Synthesis is running
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "char_rom:inst18|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ALTSYNCRAM"
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "char_rom:inst19|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ALTSYNCRAM"
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "char_rom:inst23|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ALTSYNCRAM"
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "char_rom:inst25|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ALTSYNCRAM"
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "char_rom:inst27|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ALTSYNCRAM"
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "char_rom:inst24|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ALTSYNCRAM"
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "char_rom:inst26|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ALTSYNCRAM"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2941 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 36 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 2814 logic cells
    Info (21064): Implemented 84 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 96 warnings
    Info: Peak virtual memory: 4662 megabytes
    Info: Processing ended: Fri Jun 05 12:47:53 2020
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:14


