 
****************************************
Report : qor
Design : DECOMP_TOP
Version: Q-2019.12-SP5-5
Date   : Wed Nov 10 17:30:43 2021
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:               8.00
  Critical Path Length:          0.71
  Critical Path Slack:           0.04
  Critical Path Clk Period:      0.75
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          3
  Hierarchical Port Count:        814
  Leaf Cell Count:              17551
  Buf/Inv Cell Count:            1739
  Buf Cell Count:                  85
  Inv Cell Count:                1654
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     16160
  Sequential Cell Count:         1391
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    12070.631818
  Noncombinational Area:  3982.775924
  Buf/Inv Area:            598.583993
  Total Buffer Area:            42.84
  Total Inverter Area:         555.74
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:             16053.407742
  Design Area:           16053.407742


  Design Rules
  -----------------------------------
  Total Number of Nets:         17636
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: SALserver01

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   23.50
  Logic Optimization:                 17.17
  Mapping Optimization:               93.41
  -----------------------------------------
  Overall Compile Time:              764.79
  Overall Compile Wall Clock Time:   774.44

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
