{"Source Block": ["oh/src/common/hdl/oh_memory_ram.v@19:29@HdlIdDef", "    input [AW-1:0]  wr_addr, // address\n    input [DW-1:0]  wr_wem, // write enable vector    \n    input [DW-1:0]  wr_din // data input\n    );\n\n   localparam AW      = $clog2(DEPTH);  // address bus width  \n   \n   reg [DW-1:0]        ram    [DEPTH-1:0];  \n   reg [DW-1:0]        rd_dout;\n   integer \t       i;\n      \n"], "Clone Blocks": [["oh/src/common/hdl/oh_memory_ram.v@21:31", "    input [DW-1:0]  wr_din // data input\n    );\n\n   localparam AW      = $clog2(DEPTH);  // address bus width  \n   \n   reg [DW-1:0]        ram    [DEPTH-1:0];  \n   reg [DW-1:0]        rd_dout;\n   integer \t       i;\n      \n   //registered read port\n   always @ (posedge rd_clk)\n"]], "Diff Content": {"Delete": [[24, "   localparam AW      = $clog2(DEPTH);  // address bus width  \n"]], "Add": [[24, "   parameter AW      = $clog2(DEPTH);  // address bus width  \n"]]}}