// Seed: 870306916
module module_0 (
    output wire  id_0,
    output uwire id_1
    , id_10,
    output wor   id_2
    , id_11,
    input  tri   id_3,
    output wand  id_4,
    output tri0  id_5,
    output wand  id_6,
    output tri1  id_7,
    input  uwire id_8
    , id_12
);
  wire id_13 = ~-1;
  module_2 modCall_1 (
      id_11,
      id_11,
      id_13
  );
endmodule
module module_1 (
    output wand  id_0,
    input  uwire id_1
);
  wire id_3;
  ;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1
  );
  assign modCall_1.id_6 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_3 = !id_2;
endmodule
