

================================================================
== Vitis HLS Report for 'multiplier_Pipeline_VITIS_LOOP_142_3'
================================================================
* Date:           Sun Jan 29 23:46:46 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Systolic-Matrix-Multiplier
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_142_3  |        8|        8|         2|          1|          1|     8|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.22>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%phi_ln144 = alloca i32 1"   --->   Operation 5 'alloca' 'phi_ln144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 6 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sysarrayC_383_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sysarrayC_383_reload"   --->   Operation 7 'read' 'sysarrayC_383_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sysarrayC_375_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sysarrayC_375_reload"   --->   Operation 8 'read' 'sysarrayC_375_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sysarrayC_367_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sysarrayC_367_reload"   --->   Operation 9 'read' 'sysarrayC_367_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sysarrayC_359_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sysarrayC_359_reload"   --->   Operation 10 'read' 'sysarrayC_359_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sysarrayC_351_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sysarrayC_351_reload"   --->   Operation 11 'read' 'sysarrayC_351_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sysarrayC_343_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sysarrayC_343_reload"   --->   Operation 12 'read' 'sysarrayC_343_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sysarrayC_335_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sysarrayC_335_reload"   --->   Operation 13 'read' 'sysarrayC_335_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sysarrayC_327_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sysarrayC_327_reload"   --->   Operation 14 'read' 'sysarrayC_327_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sysarrayC_382_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sysarrayC_382_reload"   --->   Operation 15 'read' 'sysarrayC_382_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sysarrayC_374_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sysarrayC_374_reload"   --->   Operation 16 'read' 'sysarrayC_374_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sysarrayC_366_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sysarrayC_366_reload"   --->   Operation 17 'read' 'sysarrayC_366_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sysarrayC_358_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sysarrayC_358_reload"   --->   Operation 18 'read' 'sysarrayC_358_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sysarrayC_350_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sysarrayC_350_reload"   --->   Operation 19 'read' 'sysarrayC_350_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sysarrayC_342_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sysarrayC_342_reload"   --->   Operation 20 'read' 'sysarrayC_342_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sysarrayC_334_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sysarrayC_334_reload"   --->   Operation 21 'read' 'sysarrayC_334_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sysarrayC_326_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sysarrayC_326_reload"   --->   Operation 22 'read' 'sysarrayC_326_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sysarrayC_381_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sysarrayC_381_reload"   --->   Operation 23 'read' 'sysarrayC_381_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sysarrayC_373_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sysarrayC_373_reload"   --->   Operation 24 'read' 'sysarrayC_373_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sysarrayC_365_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sysarrayC_365_reload"   --->   Operation 25 'read' 'sysarrayC_365_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sysarrayC_357_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sysarrayC_357_reload"   --->   Operation 26 'read' 'sysarrayC_357_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sysarrayC_349_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sysarrayC_349_reload"   --->   Operation 27 'read' 'sysarrayC_349_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sysarrayC_341_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sysarrayC_341_reload"   --->   Operation 28 'read' 'sysarrayC_341_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sysarrayC_333_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sysarrayC_333_reload"   --->   Operation 29 'read' 'sysarrayC_333_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%sysarrayC_325_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sysarrayC_325_reload"   --->   Operation 30 'read' 'sysarrayC_325_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sysarrayC_380_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sysarrayC_380_reload"   --->   Operation 31 'read' 'sysarrayC_380_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%sysarrayC_372_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sysarrayC_372_reload"   --->   Operation 32 'read' 'sysarrayC_372_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%sysarrayC_364_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sysarrayC_364_reload"   --->   Operation 33 'read' 'sysarrayC_364_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%sysarrayC_356_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sysarrayC_356_reload"   --->   Operation 34 'read' 'sysarrayC_356_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sysarrayC_348_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sysarrayC_348_reload"   --->   Operation 35 'read' 'sysarrayC_348_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%sysarrayC_340_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sysarrayC_340_reload"   --->   Operation 36 'read' 'sysarrayC_340_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%sysarrayC_332_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sysarrayC_332_reload"   --->   Operation 37 'read' 'sysarrayC_332_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%sysarrayC_324_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sysarrayC_324_reload"   --->   Operation 38 'read' 'sysarrayC_324_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%sysarrayC_379_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sysarrayC_379_reload"   --->   Operation 39 'read' 'sysarrayC_379_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sysarrayC_371_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sysarrayC_371_reload"   --->   Operation 40 'read' 'sysarrayC_371_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%sysarrayC_363_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sysarrayC_363_reload"   --->   Operation 41 'read' 'sysarrayC_363_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%sysarrayC_355_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sysarrayC_355_reload"   --->   Operation 42 'read' 'sysarrayC_355_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%sysarrayC_347_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sysarrayC_347_reload"   --->   Operation 43 'read' 'sysarrayC_347_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%sysarrayC_339_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sysarrayC_339_reload"   --->   Operation 44 'read' 'sysarrayC_339_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%sysarrayC_331_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sysarrayC_331_reload"   --->   Operation 45 'read' 'sysarrayC_331_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%sysarrayC_323_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sysarrayC_323_reload"   --->   Operation 46 'read' 'sysarrayC_323_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%sysarrayC_378_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sysarrayC_378_reload"   --->   Operation 47 'read' 'sysarrayC_378_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%sysarrayC_370_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sysarrayC_370_reload"   --->   Operation 48 'read' 'sysarrayC_370_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%sysarrayC_362_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sysarrayC_362_reload"   --->   Operation 49 'read' 'sysarrayC_362_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%sysarrayC_354_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sysarrayC_354_reload"   --->   Operation 50 'read' 'sysarrayC_354_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%sysarrayC_346_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sysarrayC_346_reload"   --->   Operation 51 'read' 'sysarrayC_346_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%sysarrayC_338_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sysarrayC_338_reload"   --->   Operation 52 'read' 'sysarrayC_338_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%sysarrayC_330_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sysarrayC_330_reload"   --->   Operation 53 'read' 'sysarrayC_330_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%sysarrayC_322_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sysarrayC_322_reload"   --->   Operation 54 'read' 'sysarrayC_322_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%sysarrayC_377_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sysarrayC_377_reload"   --->   Operation 55 'read' 'sysarrayC_377_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%sysarrayC_369_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sysarrayC_369_reload"   --->   Operation 56 'read' 'sysarrayC_369_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%sysarrayC_361_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sysarrayC_361_reload"   --->   Operation 57 'read' 'sysarrayC_361_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%sysarrayC_353_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sysarrayC_353_reload"   --->   Operation 58 'read' 'sysarrayC_353_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%sysarrayC_345_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sysarrayC_345_reload"   --->   Operation 59 'read' 'sysarrayC_345_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%sysarrayC_337_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sysarrayC_337_reload"   --->   Operation 60 'read' 'sysarrayC_337_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%sysarrayC_329_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sysarrayC_329_reload"   --->   Operation 61 'read' 'sysarrayC_329_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%sysarrayC_321_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sysarrayC_321_reload"   --->   Operation 62 'read' 'sysarrayC_321_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%sysarrayC_376_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sysarrayC_376_reload"   --->   Operation 63 'read' 'sysarrayC_376_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%sysarrayC_368_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sysarrayC_368_reload"   --->   Operation 64 'read' 'sysarrayC_368_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%sysarrayC_360_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sysarrayC_360_reload"   --->   Operation 65 'read' 'sysarrayC_360_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%sysarrayC_352_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sysarrayC_352_reload"   --->   Operation 66 'read' 'sysarrayC_352_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%sysarrayC_344_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sysarrayC_344_reload"   --->   Operation 67 'read' 'sysarrayC_344_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%sysarrayC_336_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sysarrayC_336_reload"   --->   Operation 68 'read' 'sysarrayC_336_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%sysarrayC_328_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sysarrayC_328_reload"   --->   Operation 69 'read' 'sysarrayC_328_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%sysarrayC_320_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sysarrayC_320_reload"   --->   Operation 70 'read' 'sysarrayC_320_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln142_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln142"   --->   Operation 71 'read' 'sext_ln142_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln142_cast = sext i58 %sext_ln142_read"   --->   Operation 72 'sext' 'sext_ln142_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem3, void @empty_3, i32 0, i32 0, void @empty_4, i32 64, i32 1, void @empty_9, void @empty_6, void @empty_4, i32 16, i32 16, i32 16, i32 16, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %i_1"   --->   Operation 74 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 75 [1/1] (0.42ns)   --->   "%store_ln0 = store i256 0, i256 %phi_ln144"   --->   Operation 75 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc188"   --->   Operation 76 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%i = load i4 %i_1" [Systolic-Matrix-Multiplier/design.cpp:147]   --->   Operation 77 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem3"   --->   Operation 78 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%gmem3_addr = getelementptr i512 %gmem3, i64 %sext_ln142_cast" [Systolic-Matrix-Multiplier/design.cpp:142]   --->   Operation 79 'getelementptr' 'gmem3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 80 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.72ns)   --->   "%icmp_ln142 = icmp_eq  i4 %i, i4 8" [Systolic-Matrix-Multiplier/design.cpp:142]   --->   Operation 81 'icmp' 'icmp_ln142' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 82 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.79ns)   --->   "%add_ln142 = add i4 %i, i4 1" [Systolic-Matrix-Multiplier/design.cpp:142]   --->   Operation 83 'add' 'add_ln142' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln142 = br i1 %icmp_ln142, void %for.inc188.split, void %for.end193.exitStub" [Systolic-Matrix-Multiplier/design.cpp:142]   --->   Operation 84 'br' 'br_ln142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%empty_98 = trunc i4 %i" [Systolic-Matrix-Multiplier/design.cpp:147]   --->   Operation 85 'trunc' 'empty_98' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln147 = trunc i4 %i" [Systolic-Matrix-Multiplier/design.cpp:147]   --->   Operation 86 'trunc' 'trunc_ln147' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.72ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %sysarrayC_320_reload_read, i32 %sysarrayC_328_reload_read, i32 %sysarrayC_336_reload_read, i32 %sysarrayC_344_reload_read, i32 %sysarrayC_352_reload_read, i32 %sysarrayC_360_reload_read, i32 %sysarrayC_368_reload_read, i32 %sysarrayC_376_reload_read, i3 %trunc_ln147" [Systolic-Matrix-Multiplier/design.cpp:147]   --->   Operation 87 'mux' 'tmp' <Predicate = (!icmp_ln142)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.72ns)   --->   "%tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %sysarrayC_321_reload_read, i32 %sysarrayC_329_reload_read, i32 %sysarrayC_337_reload_read, i32 %sysarrayC_345_reload_read, i32 %sysarrayC_353_reload_read, i32 %sysarrayC_361_reload_read, i32 %sysarrayC_369_reload_read, i32 %sysarrayC_377_reload_read, i3 %trunc_ln147" [Systolic-Matrix-Multiplier/design.cpp:147]   --->   Operation 88 'mux' 'tmp_1' <Predicate = (!icmp_ln142)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.72ns)   --->   "%tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %sysarrayC_322_reload_read, i32 %sysarrayC_330_reload_read, i32 %sysarrayC_338_reload_read, i32 %sysarrayC_346_reload_read, i32 %sysarrayC_354_reload_read, i32 %sysarrayC_362_reload_read, i32 %sysarrayC_370_reload_read, i32 %sysarrayC_378_reload_read, i3 %trunc_ln147" [Systolic-Matrix-Multiplier/design.cpp:147]   --->   Operation 89 'mux' 'tmp_2' <Predicate = (!icmp_ln142)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.72ns)   --->   "%tmp_3 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %sysarrayC_323_reload_read, i32 %sysarrayC_331_reload_read, i32 %sysarrayC_339_reload_read, i32 %sysarrayC_347_reload_read, i32 %sysarrayC_355_reload_read, i32 %sysarrayC_363_reload_read, i32 %sysarrayC_371_reload_read, i32 %sysarrayC_379_reload_read, i3 %trunc_ln147" [Systolic-Matrix-Multiplier/design.cpp:147]   --->   Operation 90 'mux' 'tmp_3' <Predicate = (!icmp_ln142)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.72ns)   --->   "%tmp_4 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %sysarrayC_324_reload_read, i32 %sysarrayC_332_reload_read, i32 %sysarrayC_340_reload_read, i32 %sysarrayC_348_reload_read, i32 %sysarrayC_356_reload_read, i32 %sysarrayC_364_reload_read, i32 %sysarrayC_372_reload_read, i32 %sysarrayC_380_reload_read, i3 %trunc_ln147" [Systolic-Matrix-Multiplier/design.cpp:147]   --->   Operation 91 'mux' 'tmp_4' <Predicate = (!icmp_ln142)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.72ns)   --->   "%tmp_5 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %sysarrayC_325_reload_read, i32 %sysarrayC_333_reload_read, i32 %sysarrayC_341_reload_read, i32 %sysarrayC_349_reload_read, i32 %sysarrayC_357_reload_read, i32 %sysarrayC_365_reload_read, i32 %sysarrayC_373_reload_read, i32 %sysarrayC_381_reload_read, i3 %trunc_ln147" [Systolic-Matrix-Multiplier/design.cpp:147]   --->   Operation 92 'mux' 'tmp_5' <Predicate = (!icmp_ln142)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.72ns)   --->   "%tmp_6 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %sysarrayC_326_reload_read, i32 %sysarrayC_334_reload_read, i32 %sysarrayC_342_reload_read, i32 %sysarrayC_350_reload_read, i32 %sysarrayC_358_reload_read, i32 %sysarrayC_366_reload_read, i32 %sysarrayC_374_reload_read, i32 %sysarrayC_382_reload_read, i3 %trunc_ln147" [Systolic-Matrix-Multiplier/design.cpp:147]   --->   Operation 93 'mux' 'tmp_6' <Predicate = (!icmp_ln142)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.72ns)   --->   "%tmp_7 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %sysarrayC_327_reload_read, i32 %sysarrayC_335_reload_read, i32 %sysarrayC_343_reload_read, i32 %sysarrayC_351_reload_read, i32 %sysarrayC_359_reload_read, i32 %sysarrayC_367_reload_read, i32 %sysarrayC_375_reload_read, i32 %sysarrayC_383_reload_read, i3 %trunc_ln147" [Systolic-Matrix-Multiplier/design.cpp:147]   --->   Operation 94 'mux' 'tmp_7' <Predicate = (!icmp_ln142)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln144 = br i1 %empty_98, void %for.inc188.split._crit_edge, void" [Systolic-Matrix-Multiplier/design.cpp:144]   --->   Operation 95 'br' 'br_ln144' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.42ns)   --->   "%store_ln142 = store i4 %add_ln142, i4 %i_1" [Systolic-Matrix-Multiplier/design.cpp:142]   --->   Operation 96 'store' 'store_ln142' <Predicate = (!icmp_ln142)> <Delay = 0.42>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 106 'ret' 'ret_ln0' <Predicate = (icmp_ln142)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%phi_ln144_load = load i256 %phi_ln144" [Systolic-Matrix-Multiplier/design.cpp:144]   --->   Operation 97 'load' 'phi_ln144_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%specloopname_ln142 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [Systolic-Matrix-Multiplier/design.cpp:142]   --->   Operation 98 'specloopname' 'specloopname_ln142' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%or_ln144_6 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32, i32 %tmp_7, i32 %tmp_6, i32 %tmp_5, i32 %tmp_4, i32 %tmp_3, i32 %tmp_2, i32 %tmp_1, i32 %tmp" [Systolic-Matrix-Multiplier/design.cpp:144]   --->   Operation 99 'bitconcatenate' 'or_ln144_6' <Predicate = (!empty_98)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i32.i32.i32.i32.i32.i32.i32.i32.i256, i32 %tmp_7, i32 %tmp_6, i32 %tmp_5, i32 %tmp_4, i32 %tmp_3, i32 %tmp_2, i32 %tmp_1, i32 %tmp, i256 %phi_ln144_load" [Systolic-Matrix-Multiplier/design.cpp:144]   --->   Operation 100 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (7.30ns)   --->   "%write_ln144 = write void @_ssdm_op_Write.m_axi.p1i512, i512 %gmem3_addr, i512 %or_ln, i64 18446744073709551615" [Systolic-Matrix-Multiplier/design.cpp:144]   --->   Operation 101 'write' 'write_ln144' <Predicate = (empty_98)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln144 = br void %for.inc188.split._crit_edge" [Systolic-Matrix-Multiplier/design.cpp:144]   --->   Operation 102 'br' 'br_ln144' <Predicate = (empty_98)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.51ns)   --->   "%select_ln142 = select i1 %empty_98, i256 0, i256 %or_ln144_6" [Systolic-Matrix-Multiplier/design.cpp:142]   --->   Operation 103 'select' 'select_ln142' <Predicate = true> <Delay = 0.51> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.42ns)   --->   "%store_ln142 = store i256 %select_ln142, i256 %phi_ln144" [Systolic-Matrix-Multiplier/design.cpp:142]   --->   Operation 104 'store' 'store_ln142' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln142 = br void %for.inc188" [Systolic-Matrix-Multiplier/design.cpp:142]   --->   Operation 105 'br' 'br_ln142' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.22ns
The critical path consists of the following:
	'alloca' operation ('i') [68]  (0 ns)
	'load' operation ('i', Systolic-Matrix-Multiplier/design.cpp:147) on local variable 'i' [140]  (0 ns)
	'add' operation ('add_ln142', Systolic-Matrix-Multiplier/design.cpp:142) [146]  (0.797 ns)
	'store' operation ('store_ln142', Systolic-Matrix-Multiplier/design.cpp:142) of variable 'add_ln142', Systolic-Matrix-Multiplier/design.cpp:142 on local variable 'i' [169]  (0.427 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	'load' operation ('phi_ln144_load', Systolic-Matrix-Multiplier/design.cpp:144) on local variable 'phi_ln144' [149]  (0 ns)
	bus write operation ('write_ln144', Systolic-Matrix-Multiplier/design.cpp:144) on port 'gmem3' (Systolic-Matrix-Multiplier/design.cpp:144) [165]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
