# Generated by Yosys 0.9 (git sha1 1979e0b)

.model memory_1bit
.inputs d reset clock enable
.outputs q done
.names $false
.names $true
1
.names $undef
.gate SB_DFFR C=clock D=d Q=d_reg R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "memory.v:11|/usr/bin/../share/yosys/ice40/cells_map.v:17"
.names $undef done
1 1
.names d_reg q
1 1
.end
