

================================================================
== Vivado HLS Report for 'ov7670_interface'
================================================================
* Date:           Wed Apr  7 00:55:10 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        OV7670_INTERFACE
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     4.321|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    144|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     63|    -|
|Register         |        -|      -|      66|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      66|    207|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |add_ln38_fu_177_p2   |     +    |      0|  0|  39|          32|           1|
    |add_ln44_fu_165_p2   |     +    |      0|  0|  39|          32|           1|
    |and_ln30_fu_125_p2   |    and   |      0|  0|   2|           1|           1|
    |and_ln49_fu_137_p2   |    and   |      0|  0|   2|           1|           1|
    |icmp_ln30_fu_119_p2  |   icmp   |      0|  0|  18|          32|           9|
    |icmp_ln40_fu_153_p2  |   icmp   |      0|  0|  18|          32|          11|
    |icmp_ln49_fu_131_p2  |   icmp   |      0|  0|  18|          32|           9|
    |ap_condition_51      |    or    |      0|  0|   2|           1|           1|
    |ap_condition_65      |    or    |      0|  0|   2|           1|           1|
    |ap_condition_74      |    or    |      0|  0|   2|           1|           1|
    |xor_ln30_fu_109_p2   |    xor   |      0|  0|   2|           1|           2|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 144|         166|          38|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |count_lines     |   9|          2|   32|         64|
    |count_readings  |   9|          2|   32|         64|
    |data_out_V      |  15|          3|    8|         24|
    |frame_valid_V   |  15|          3|    1|          3|
    |line_valid_V    |  15|          3|    1|          3|
    +----------------+----+-----------+-----+-----------+
    |Total           |  63|         13|   74|        158|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+----+----+-----+-----------+
    |      Name      | FF | LUT| Bits| Const Bits|
    +----------------+----+----+-----+-----------+
    |ap_CS_fsm       |   1|   0|    1|          0|
    |count_lines     |  32|   0|   32|          0|
    |count_readings  |  32|   0|   32|          0|
    |first           |   1|   0|    1|          0|
    +----------------+----+----+-----+-----------+
    |Total           |  66|   0|   66|          0|
    +----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------+-----+-----+------------+------------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs | ov7670_interface | return value |
|ap_rst         |  in |    1| ap_ctrl_hs | ov7670_interface | return value |
|ap_start       |  in |    1| ap_ctrl_hs | ov7670_interface | return value |
|ap_done        | out |    1| ap_ctrl_hs | ov7670_interface | return value |
|ap_idle        | out |    1| ap_ctrl_hs | ov7670_interface | return value |
|ap_ready       | out |    1| ap_ctrl_hs | ov7670_interface | return value |
|data_in_V      |  in |    8|   ap_none  |     data_in_V    |    scalar    |
|href_V         |  in |    1|   ap_none  |      href_V      |    scalar    |
|vsync_V        |  in |    1|   ap_none  |      vsync_V     |    scalar    |
|data_out_V     | out |    8|   ap_none  |    data_out_V    |    pointer   |
|line_valid_V   | out |    1|   ap_none  |   line_valid_V   |    pointer   |
|frame_valid_V  | out |    1|   ap_none  |   frame_valid_V  |    pointer   |
+---------------+-----+-----+------------+------------------+--------------+

