Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Thu Nov 11 13:19:18 2021
| Host         : DESKTOP-U5LPIJT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ALUtop_timing_summary_routed.rpt -pb ALUtop_timing_summary_routed.pb -rpx ALUtop_timing_summary_routed.rpx -warn_on_violation
| Design       : ALUtop
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    2           
TIMING-18  Warning           Missing input or output delay  14          
TIMING-20  Warning           Non-clocked latch              9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (20)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (13)
5. checking no_input_delay (14)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (20)
-------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: sw[10] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: sw[9] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clkdiv/clk_div_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (13)
-------------------------------------------------
 There are 13 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.896        0.000                      0                   17        0.263        0.000                      0                   17        3.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.896        0.000                      0                   17        0.263        0.000                      0                   17        3.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.896ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.896ns  (required time - arrival time)
  Source:                 clkdiv/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkdiv/count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.131ns  (logic 2.046ns (39.876%)  route 3.085ns (60.124%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.390ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.756     5.390    clkdiv/count_reg[0]_0
    SLICE_X36Y49         FDCE                                         r  clkdiv/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.456     5.846 f  clkdiv/count_reg[15]/Q
                         net (fo=2, routed)           0.822     6.668    clkdiv/count_reg[15]
    SLICE_X37Y48         LUT4 (Prop_lut4_I2_O)        0.124     6.792 f  clkdiv/clk_div_i_5/O
                         net (fo=1, routed)           0.800     7.593    clkdiv/clk_div_i_5_n_0
    SLICE_X37Y46         LUT5 (Prop_lut5_I4_O)        0.124     7.717 r  clkdiv/clk_div_i_4/O
                         net (fo=1, routed)           0.635     8.351    clkdiv/clk_div_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     8.475 f  clkdiv/clk_div_i_2/O
                         net (fo=18, routed)          0.828     9.303    clkdiv/tc__14
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124     9.427 r  clkdiv/count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.427    clkdiv/count[0]_i_6_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.959 r  clkdiv/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.959    clkdiv/count_reg[0]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.073 r  clkdiv/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.073    clkdiv/count_reg[4]_i_1_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.187 r  clkdiv/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.187    clkdiv/count_reg[8]_i_1_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.521 r  clkdiv/count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.521    clkdiv/count_reg[12]_i_1_n_6
    SLICE_X36Y49         FDCE                                         r  clkdiv/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.579    14.937    clkdiv/count_reg[0]_0
    SLICE_X36Y49         FDCE                                         r  clkdiv/count_reg[13]/C
                         clock pessimism              0.453    15.390    
                         clock uncertainty           -0.035    15.355    
    SLICE_X36Y49         FDCE (Setup_fdce_C_D)        0.062    15.417    clkdiv/count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.417    
                         arrival time                         -10.521    
  -------------------------------------------------------------------
                         slack                                  4.896    

Slack (MET) :             4.917ns  (required time - arrival time)
  Source:                 clkdiv/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkdiv/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.110ns  (logic 2.025ns (39.629%)  route 3.085ns (60.371%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.390ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.756     5.390    clkdiv/count_reg[0]_0
    SLICE_X36Y49         FDCE                                         r  clkdiv/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.456     5.846 f  clkdiv/count_reg[15]/Q
                         net (fo=2, routed)           0.822     6.668    clkdiv/count_reg[15]
    SLICE_X37Y48         LUT4 (Prop_lut4_I2_O)        0.124     6.792 f  clkdiv/clk_div_i_5/O
                         net (fo=1, routed)           0.800     7.593    clkdiv/clk_div_i_5_n_0
    SLICE_X37Y46         LUT5 (Prop_lut5_I4_O)        0.124     7.717 r  clkdiv/clk_div_i_4/O
                         net (fo=1, routed)           0.635     8.351    clkdiv/clk_div_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     8.475 f  clkdiv/clk_div_i_2/O
                         net (fo=18, routed)          0.828     9.303    clkdiv/tc__14
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124     9.427 r  clkdiv/count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.427    clkdiv/count[0]_i_6_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.959 r  clkdiv/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.959    clkdiv/count_reg[0]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.073 r  clkdiv/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.073    clkdiv/count_reg[4]_i_1_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.187 r  clkdiv/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.187    clkdiv/count_reg[8]_i_1_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.500 r  clkdiv/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.500    clkdiv/count_reg[12]_i_1_n_4
    SLICE_X36Y49         FDCE                                         r  clkdiv/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.579    14.937    clkdiv/count_reg[0]_0
    SLICE_X36Y49         FDCE                                         r  clkdiv/count_reg[15]/C
                         clock pessimism              0.453    15.390    
                         clock uncertainty           -0.035    15.355    
    SLICE_X36Y49         FDCE (Setup_fdce_C_D)        0.062    15.417    clkdiv/count_reg[15]
  -------------------------------------------------------------------
                         required time                         15.417    
                         arrival time                         -10.500    
  -------------------------------------------------------------------
                         slack                                  4.917    

Slack (MET) :             4.985ns  (required time - arrival time)
  Source:                 clkdiv/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkdiv/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.017ns  (logic 1.932ns (38.510%)  route 3.085ns (61.490%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.390ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.756     5.390    clkdiv/count_reg[0]_0
    SLICE_X36Y49         FDCE                                         r  clkdiv/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.456     5.846 f  clkdiv/count_reg[15]/Q
                         net (fo=2, routed)           0.822     6.668    clkdiv/count_reg[15]
    SLICE_X37Y48         LUT4 (Prop_lut4_I2_O)        0.124     6.792 f  clkdiv/clk_div_i_5/O
                         net (fo=1, routed)           0.800     7.593    clkdiv/clk_div_i_5_n_0
    SLICE_X37Y46         LUT5 (Prop_lut5_I4_O)        0.124     7.717 r  clkdiv/clk_div_i_4/O
                         net (fo=1, routed)           0.635     8.351    clkdiv/clk_div_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     8.475 f  clkdiv/clk_div_i_2/O
                         net (fo=18, routed)          0.828     9.303    clkdiv/tc__14
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124     9.427 r  clkdiv/count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.427    clkdiv/count[0]_i_6_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.959 r  clkdiv/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.959    clkdiv/count_reg[0]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.073 r  clkdiv/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.073    clkdiv/count_reg[4]_i_1_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.407 r  clkdiv/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.407    clkdiv/count_reg[8]_i_1_n_6
    SLICE_X36Y48         FDCE                                         r  clkdiv/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.579    14.937    clkdiv/count_reg[0]_0
    SLICE_X36Y48         FDCE                                         r  clkdiv/count_reg[9]/C
                         clock pessimism              0.428    15.365    
                         clock uncertainty           -0.035    15.330    
    SLICE_X36Y48         FDCE (Setup_fdce_C_D)        0.062    15.392    clkdiv/count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.392    
                         arrival time                         -10.407    
  -------------------------------------------------------------------
                         slack                                  4.985    

Slack (MET) :             4.991ns  (required time - arrival time)
  Source:                 clkdiv/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkdiv/count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.036ns  (logic 1.951ns (38.742%)  route 3.085ns (61.258%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.390ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.756     5.390    clkdiv/count_reg[0]_0
    SLICE_X36Y49         FDCE                                         r  clkdiv/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.456     5.846 f  clkdiv/count_reg[15]/Q
                         net (fo=2, routed)           0.822     6.668    clkdiv/count_reg[15]
    SLICE_X37Y48         LUT4 (Prop_lut4_I2_O)        0.124     6.792 f  clkdiv/clk_div_i_5/O
                         net (fo=1, routed)           0.800     7.593    clkdiv/clk_div_i_5_n_0
    SLICE_X37Y46         LUT5 (Prop_lut5_I4_O)        0.124     7.717 r  clkdiv/clk_div_i_4/O
                         net (fo=1, routed)           0.635     8.351    clkdiv/clk_div_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     8.475 f  clkdiv/clk_div_i_2/O
                         net (fo=18, routed)          0.828     9.303    clkdiv/tc__14
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124     9.427 r  clkdiv/count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.427    clkdiv/count[0]_i_6_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.959 r  clkdiv/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.959    clkdiv/count_reg[0]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.073 r  clkdiv/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.073    clkdiv/count_reg[4]_i_1_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.187 r  clkdiv/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.187    clkdiv/count_reg[8]_i_1_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.426 r  clkdiv/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.426    clkdiv/count_reg[12]_i_1_n_5
    SLICE_X36Y49         FDCE                                         r  clkdiv/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.579    14.937    clkdiv/count_reg[0]_0
    SLICE_X36Y49         FDCE                                         r  clkdiv/count_reg[14]/C
                         clock pessimism              0.453    15.390    
                         clock uncertainty           -0.035    15.355    
    SLICE_X36Y49         FDCE (Setup_fdce_C_D)        0.062    15.417    clkdiv/count_reg[14]
  -------------------------------------------------------------------
                         required time                         15.417    
                         arrival time                         -10.426    
  -------------------------------------------------------------------
                         slack                                  4.991    

Slack (MET) :             5.006ns  (required time - arrival time)
  Source:                 clkdiv/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkdiv/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.996ns  (logic 1.911ns (38.251%)  route 3.085ns (61.749%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.390ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.756     5.390    clkdiv/count_reg[0]_0
    SLICE_X36Y49         FDCE                                         r  clkdiv/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.456     5.846 f  clkdiv/count_reg[15]/Q
                         net (fo=2, routed)           0.822     6.668    clkdiv/count_reg[15]
    SLICE_X37Y48         LUT4 (Prop_lut4_I2_O)        0.124     6.792 f  clkdiv/clk_div_i_5/O
                         net (fo=1, routed)           0.800     7.593    clkdiv/clk_div_i_5_n_0
    SLICE_X37Y46         LUT5 (Prop_lut5_I4_O)        0.124     7.717 r  clkdiv/clk_div_i_4/O
                         net (fo=1, routed)           0.635     8.351    clkdiv/clk_div_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     8.475 f  clkdiv/clk_div_i_2/O
                         net (fo=18, routed)          0.828     9.303    clkdiv/tc__14
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124     9.427 r  clkdiv/count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.427    clkdiv/count[0]_i_6_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.959 r  clkdiv/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.959    clkdiv/count_reg[0]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.073 r  clkdiv/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.073    clkdiv/count_reg[4]_i_1_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.386 r  clkdiv/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.386    clkdiv/count_reg[8]_i_1_n_4
    SLICE_X36Y48         FDCE                                         r  clkdiv/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.579    14.937    clkdiv/count_reg[0]_0
    SLICE_X36Y48         FDCE                                         r  clkdiv/count_reg[11]/C
                         clock pessimism              0.428    15.365    
                         clock uncertainty           -0.035    15.330    
    SLICE_X36Y48         FDCE (Setup_fdce_C_D)        0.062    15.392    clkdiv/count_reg[11]
  -------------------------------------------------------------------
                         required time                         15.392    
                         arrival time                         -10.386    
  -------------------------------------------------------------------
                         slack                                  5.006    

Slack (MET) :             5.007ns  (required time - arrival time)
  Source:                 clkdiv/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkdiv/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.020ns  (logic 1.935ns (38.547%)  route 3.085ns (61.453%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.390ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.756     5.390    clkdiv/count_reg[0]_0
    SLICE_X36Y49         FDCE                                         r  clkdiv/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.456     5.846 f  clkdiv/count_reg[15]/Q
                         net (fo=2, routed)           0.822     6.668    clkdiv/count_reg[15]
    SLICE_X37Y48         LUT4 (Prop_lut4_I2_O)        0.124     6.792 f  clkdiv/clk_div_i_5/O
                         net (fo=1, routed)           0.800     7.593    clkdiv/clk_div_i_5_n_0
    SLICE_X37Y46         LUT5 (Prop_lut5_I4_O)        0.124     7.717 r  clkdiv/clk_div_i_4/O
                         net (fo=1, routed)           0.635     8.351    clkdiv/clk_div_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     8.475 f  clkdiv/clk_div_i_2/O
                         net (fo=18, routed)          0.828     9.303    clkdiv/tc__14
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124     9.427 r  clkdiv/count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.427    clkdiv/count[0]_i_6_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.959 r  clkdiv/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.959    clkdiv/count_reg[0]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.073 r  clkdiv/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.073    clkdiv/count_reg[4]_i_1_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.187 r  clkdiv/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.187    clkdiv/count_reg[8]_i_1_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.410 r  clkdiv/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.410    clkdiv/count_reg[12]_i_1_n_7
    SLICE_X36Y49         FDCE                                         r  clkdiv/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.579    14.937    clkdiv/count_reg[0]_0
    SLICE_X36Y49         FDCE                                         r  clkdiv/count_reg[12]/C
                         clock pessimism              0.453    15.390    
                         clock uncertainty           -0.035    15.355    
    SLICE_X36Y49         FDCE (Setup_fdce_C_D)        0.062    15.417    clkdiv/count_reg[12]
  -------------------------------------------------------------------
                         required time                         15.417    
                         arrival time                         -10.410    
  -------------------------------------------------------------------
                         slack                                  5.007    

Slack (MET) :             5.080ns  (required time - arrival time)
  Source:                 clkdiv/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkdiv/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.922ns  (logic 1.837ns (37.323%)  route 3.085ns (62.677%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.390ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.756     5.390    clkdiv/count_reg[0]_0
    SLICE_X36Y49         FDCE                                         r  clkdiv/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.456     5.846 f  clkdiv/count_reg[15]/Q
                         net (fo=2, routed)           0.822     6.668    clkdiv/count_reg[15]
    SLICE_X37Y48         LUT4 (Prop_lut4_I2_O)        0.124     6.792 f  clkdiv/clk_div_i_5/O
                         net (fo=1, routed)           0.800     7.593    clkdiv/clk_div_i_5_n_0
    SLICE_X37Y46         LUT5 (Prop_lut5_I4_O)        0.124     7.717 r  clkdiv/clk_div_i_4/O
                         net (fo=1, routed)           0.635     8.351    clkdiv/clk_div_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     8.475 f  clkdiv/clk_div_i_2/O
                         net (fo=18, routed)          0.828     9.303    clkdiv/tc__14
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124     9.427 r  clkdiv/count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.427    clkdiv/count[0]_i_6_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.959 r  clkdiv/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.959    clkdiv/count_reg[0]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.073 r  clkdiv/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.073    clkdiv/count_reg[4]_i_1_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.312 r  clkdiv/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.312    clkdiv/count_reg[8]_i_1_n_5
    SLICE_X36Y48         FDCE                                         r  clkdiv/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.579    14.937    clkdiv/count_reg[0]_0
    SLICE_X36Y48         FDCE                                         r  clkdiv/count_reg[10]/C
                         clock pessimism              0.428    15.365    
                         clock uncertainty           -0.035    15.330    
    SLICE_X36Y48         FDCE (Setup_fdce_C_D)        0.062    15.392    clkdiv/count_reg[10]
  -------------------------------------------------------------------
                         required time                         15.392    
                         arrival time                         -10.312    
  -------------------------------------------------------------------
                         slack                                  5.080    

Slack (MET) :             5.096ns  (required time - arrival time)
  Source:                 clkdiv/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkdiv/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.906ns  (logic 1.821ns (37.119%)  route 3.085ns (62.881%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.390ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.756     5.390    clkdiv/count_reg[0]_0
    SLICE_X36Y49         FDCE                                         r  clkdiv/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.456     5.846 f  clkdiv/count_reg[15]/Q
                         net (fo=2, routed)           0.822     6.668    clkdiv/count_reg[15]
    SLICE_X37Y48         LUT4 (Prop_lut4_I2_O)        0.124     6.792 f  clkdiv/clk_div_i_5/O
                         net (fo=1, routed)           0.800     7.593    clkdiv/clk_div_i_5_n_0
    SLICE_X37Y46         LUT5 (Prop_lut5_I4_O)        0.124     7.717 r  clkdiv/clk_div_i_4/O
                         net (fo=1, routed)           0.635     8.351    clkdiv/clk_div_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     8.475 f  clkdiv/clk_div_i_2/O
                         net (fo=18, routed)          0.828     9.303    clkdiv/tc__14
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124     9.427 r  clkdiv/count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.427    clkdiv/count[0]_i_6_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.959 r  clkdiv/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.959    clkdiv/count_reg[0]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.073 r  clkdiv/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.073    clkdiv/count_reg[4]_i_1_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.296 r  clkdiv/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.296    clkdiv/count_reg[8]_i_1_n_7
    SLICE_X36Y48         FDCE                                         r  clkdiv/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.579    14.937    clkdiv/count_reg[0]_0
    SLICE_X36Y48         FDCE                                         r  clkdiv/count_reg[8]/C
                         clock pessimism              0.428    15.365    
                         clock uncertainty           -0.035    15.330    
    SLICE_X36Y48         FDCE (Setup_fdce_C_D)        0.062    15.392    clkdiv/count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.392    
                         arrival time                         -10.296    
  -------------------------------------------------------------------
                         slack                                  5.096    

Slack (MET) :             5.099ns  (required time - arrival time)
  Source:                 clkdiv/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkdiv/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.903ns  (logic 1.818ns (37.080%)  route 3.085ns (62.920%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.390ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.756     5.390    clkdiv/count_reg[0]_0
    SLICE_X36Y49         FDCE                                         r  clkdiv/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.456     5.846 f  clkdiv/count_reg[15]/Q
                         net (fo=2, routed)           0.822     6.668    clkdiv/count_reg[15]
    SLICE_X37Y48         LUT4 (Prop_lut4_I2_O)        0.124     6.792 f  clkdiv/clk_div_i_5/O
                         net (fo=1, routed)           0.800     7.593    clkdiv/clk_div_i_5_n_0
    SLICE_X37Y46         LUT5 (Prop_lut5_I4_O)        0.124     7.717 r  clkdiv/clk_div_i_4/O
                         net (fo=1, routed)           0.635     8.351    clkdiv/clk_div_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     8.475 f  clkdiv/clk_div_i_2/O
                         net (fo=18, routed)          0.828     9.303    clkdiv/tc__14
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124     9.427 r  clkdiv/count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.427    clkdiv/count[0]_i_6_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.959 r  clkdiv/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.959    clkdiv/count_reg[0]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.293 r  clkdiv/count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.293    clkdiv/count_reg[4]_i_1_n_6
    SLICE_X36Y47         FDCE                                         r  clkdiv/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.579    14.937    clkdiv/count_reg[0]_0
    SLICE_X36Y47         FDCE                                         r  clkdiv/count_reg[5]/C
                         clock pessimism              0.428    15.365    
                         clock uncertainty           -0.035    15.330    
    SLICE_X36Y47         FDCE (Setup_fdce_C_D)        0.062    15.392    clkdiv/count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.392    
                         arrival time                         -10.293    
  -------------------------------------------------------------------
                         slack                                  5.099    

Slack (MET) :             5.120ns  (required time - arrival time)
  Source:                 clkdiv/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkdiv/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.882ns  (logic 1.797ns (36.809%)  route 3.085ns (63.191%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.390ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.756     5.390    clkdiv/count_reg[0]_0
    SLICE_X36Y49         FDCE                                         r  clkdiv/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.456     5.846 f  clkdiv/count_reg[15]/Q
                         net (fo=2, routed)           0.822     6.668    clkdiv/count_reg[15]
    SLICE_X37Y48         LUT4 (Prop_lut4_I2_O)        0.124     6.792 f  clkdiv/clk_div_i_5/O
                         net (fo=1, routed)           0.800     7.593    clkdiv/clk_div_i_5_n_0
    SLICE_X37Y46         LUT5 (Prop_lut5_I4_O)        0.124     7.717 r  clkdiv/clk_div_i_4/O
                         net (fo=1, routed)           0.635     8.351    clkdiv/clk_div_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     8.475 f  clkdiv/clk_div_i_2/O
                         net (fo=18, routed)          0.828     9.303    clkdiv/tc__14
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124     9.427 r  clkdiv/count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.427    clkdiv/count[0]_i_6_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.959 r  clkdiv/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.959    clkdiv/count_reg[0]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.272 r  clkdiv/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.272    clkdiv/count_reg[4]_i_1_n_4
    SLICE_X36Y47         FDCE                                         r  clkdiv/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.579    14.937    clkdiv/count_reg[0]_0
    SLICE_X36Y47         FDCE                                         r  clkdiv/count_reg[7]/C
                         clock pessimism              0.428    15.365    
                         clock uncertainty           -0.035    15.330    
    SLICE_X36Y47         FDCE (Setup_fdce_C_D)        0.062    15.392    clkdiv/count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.392    
                         arrival time                         -10.272    
  -------------------------------------------------------------------
                         slack                                  5.120    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clkdiv/clk_div_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkdiv/clk_div_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.593     1.471    clkdiv/count_reg[0]_0
    SLICE_X37Y49         FDCE                                         r  clkdiv/clk_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  clkdiv/clk_div_reg/Q
                         net (fo=3, routed)           0.168     1.780    clkdiv/CLK
    SLICE_X37Y49         LUT3 (Prop_lut3_I2_O)        0.045     1.825 r  clkdiv/clk_div_i_1/O
                         net (fo=1, routed)           0.000     1.825    clkdiv/clk_div_i_1_n_0
    SLICE_X37Y49         FDCE                                         r  clkdiv/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.862     1.987    clkdiv/count_reg[0]_0
    SLICE_X37Y49         FDCE                                         r  clkdiv/clk_div_reg/C
                         clock pessimism             -0.516     1.471    
    SLICE_X37Y49         FDCE (Hold_fdce_C_D)         0.091     1.562    clkdiv/clk_div_reg
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 clkdiv/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkdiv/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.592     1.470    clkdiv/count_reg[0]_0
    SLICE_X36Y46         FDCE                                         r  clkdiv/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  clkdiv/count_reg[3]/Q
                         net (fo=2, routed)           0.172     1.783    clkdiv/count_reg[3]
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.828 r  clkdiv/count[0]_i_3/O
                         net (fo=1, routed)           0.000     1.828    clkdiv/count[0]_i_3_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.891 r  clkdiv/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.891    clkdiv/count_reg[0]_i_1_n_4
    SLICE_X36Y46         FDCE                                         r  clkdiv/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.861     1.986    clkdiv/count_reg[0]_0
    SLICE_X36Y46         FDCE                                         r  clkdiv/count_reg[3]/C
                         clock pessimism             -0.516     1.470    
    SLICE_X36Y46         FDCE (Hold_fdce_C_D)         0.105     1.575    clkdiv/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 clkdiv/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkdiv/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.593     1.471    clkdiv/count_reg[0]_0
    SLICE_X36Y48         FDCE                                         r  clkdiv/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  clkdiv/count_reg[11]/Q
                         net (fo=2, routed)           0.172     1.784    clkdiv/count_reg[11]
    SLICE_X36Y48         LUT2 (Prop_lut2_I0_O)        0.045     1.829 r  clkdiv/count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.829    clkdiv/count[8]_i_2_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.892 r  clkdiv/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.892    clkdiv/count_reg[8]_i_1_n_4
    SLICE_X36Y48         FDCE                                         r  clkdiv/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.862     1.987    clkdiv/count_reg[0]_0
    SLICE_X36Y48         FDCE                                         r  clkdiv/count_reg[11]/C
                         clock pessimism             -0.516     1.471    
    SLICE_X36Y48         FDCE (Hold_fdce_C_D)         0.105     1.576    clkdiv/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 clkdiv/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkdiv/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.593     1.471    clkdiv/count_reg[0]_0
    SLICE_X36Y47         FDCE                                         r  clkdiv/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  clkdiv/count_reg[7]/Q
                         net (fo=2, routed)           0.172     1.784    clkdiv/count_reg[7]
    SLICE_X36Y47         LUT2 (Prop_lut2_I0_O)        0.045     1.829 r  clkdiv/count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.829    clkdiv/count[4]_i_2_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.892 r  clkdiv/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.892    clkdiv/count_reg[4]_i_1_n_4
    SLICE_X36Y47         FDCE                                         r  clkdiv/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.862     1.987    clkdiv/count_reg[0]_0
    SLICE_X36Y47         FDCE                                         r  clkdiv/count_reg[7]/C
                         clock pessimism             -0.516     1.471    
    SLICE_X36Y47         FDCE (Hold_fdce_C_D)         0.105     1.576    clkdiv/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 clkdiv/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkdiv/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.593     1.471    clkdiv/count_reg[0]_0
    SLICE_X36Y49         FDCE                                         r  clkdiv/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  clkdiv/count_reg[15]/Q
                         net (fo=2, routed)           0.173     1.785    clkdiv/count_reg[15]
    SLICE_X36Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.830 r  clkdiv/count[12]_i_2/O
                         net (fo=1, routed)           0.000     1.830    clkdiv/count[12]_i_2_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.893 r  clkdiv/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.893    clkdiv/count_reg[12]_i_1_n_4
    SLICE_X36Y49         FDCE                                         r  clkdiv/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.862     1.987    clkdiv/count_reg[0]_0
    SLICE_X36Y49         FDCE                                         r  clkdiv/count_reg[15]/C
                         clock pessimism             -0.516     1.471    
    SLICE_X36Y49         FDCE (Hold_fdce_C_D)         0.105     1.576    clkdiv/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 clkdiv/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkdiv/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.256ns (58.221%)  route 0.184ns (41.779%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.592     1.470    clkdiv/count_reg[0]_0
    SLICE_X36Y46         FDCE                                         r  clkdiv/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDCE (Prop_fdce_C_Q)         0.141     1.611 f  clkdiv/count_reg[0]/Q
                         net (fo=3, routed)           0.184     1.795    clkdiv/count_reg[0]
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.840 r  clkdiv/count[0]_i_6/O
                         net (fo=1, routed)           0.000     1.840    clkdiv/count[0]_i_6_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.910 r  clkdiv/count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.910    clkdiv/count_reg[0]_i_1_n_7
    SLICE_X36Y46         FDCE                                         r  clkdiv/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.861     1.986    clkdiv/count_reg[0]_0
    SLICE_X36Y46         FDCE                                         r  clkdiv/count_reg[0]/C
                         clock pessimism             -0.516     1.470    
    SLICE_X36Y46         FDCE (Hold_fdce_C_D)         0.105     1.575    clkdiv/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 clkdiv/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkdiv/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.256ns (58.221%)  route 0.184ns (41.779%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.593     1.471    clkdiv/count_reg[0]_0
    SLICE_X36Y47         FDCE                                         r  clkdiv/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  clkdiv/count_reg[4]/Q
                         net (fo=2, routed)           0.184     1.796    clkdiv/count_reg[4]
    SLICE_X36Y47         LUT2 (Prop_lut2_I0_O)        0.045     1.841 r  clkdiv/count[4]_i_5/O
                         net (fo=1, routed)           0.000     1.841    clkdiv/count[4]_i_5_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.911 r  clkdiv/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.911    clkdiv/count_reg[4]_i_1_n_7
    SLICE_X36Y47         FDCE                                         r  clkdiv/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.862     1.987    clkdiv/count_reg[0]_0
    SLICE_X36Y47         FDCE                                         r  clkdiv/count_reg[4]/C
                         clock pessimism             -0.516     1.471    
    SLICE_X36Y47         FDCE (Hold_fdce_C_D)         0.105     1.576    clkdiv/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 clkdiv/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkdiv/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.256ns (58.221%)  route 0.184ns (41.779%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.593     1.471    clkdiv/count_reg[0]_0
    SLICE_X36Y48         FDCE                                         r  clkdiv/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  clkdiv/count_reg[8]/Q
                         net (fo=2, routed)           0.184     1.796    clkdiv/count_reg[8]
    SLICE_X36Y48         LUT2 (Prop_lut2_I0_O)        0.045     1.841 r  clkdiv/count[8]_i_5/O
                         net (fo=1, routed)           0.000     1.841    clkdiv/count[8]_i_5_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.911 r  clkdiv/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.911    clkdiv/count_reg[8]_i_1_n_7
    SLICE_X36Y48         FDCE                                         r  clkdiv/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.862     1.987    clkdiv/count_reg[0]_0
    SLICE_X36Y48         FDCE                                         r  clkdiv/count_reg[8]/C
                         clock pessimism             -0.516     1.471    
    SLICE_X36Y48         FDCE (Hold_fdce_C_D)         0.105     1.576    clkdiv/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 clkdiv/count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkdiv/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (58.085%)  route 0.185ns (41.915%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.593     1.471    clkdiv/count_reg[0]_0
    SLICE_X36Y49         FDCE                                         r  clkdiv/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  clkdiv/count_reg[12]/Q
                         net (fo=2, routed)           0.185     1.797    clkdiv/count_reg[12]
    SLICE_X36Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.842 r  clkdiv/count[12]_i_5/O
                         net (fo=1, routed)           0.000     1.842    clkdiv/count[12]_i_5_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.912 r  clkdiv/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.912    clkdiv/count_reg[12]_i_1_n_7
    SLICE_X36Y49         FDCE                                         r  clkdiv/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.862     1.987    clkdiv/count_reg[0]_0
    SLICE_X36Y49         FDCE                                         r  clkdiv/count_reg[12]/C
                         clock pessimism             -0.516     1.471    
    SLICE_X36Y49         FDCE (Hold_fdce_C_D)         0.105     1.576    clkdiv/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 clkdiv/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkdiv/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.280ns (60.384%)  route 0.184ns (39.616%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.592     1.470    clkdiv/count_reg[0]_0
    SLICE_X36Y46         FDCE                                         r  clkdiv/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  clkdiv/count_reg[0]/Q
                         net (fo=3, routed)           0.184     1.795    clkdiv/count_reg[0]
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.042     1.837 r  clkdiv/count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.837    clkdiv/count[0]_i_2_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.097     1.934 r  clkdiv/count_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.934    clkdiv/count_reg[0]_i_1_n_6
    SLICE_X36Y46         FDCE                                         r  clkdiv/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.861     1.986    clkdiv/count_reg[0]_0
    SLICE_X36Y46         FDCE                                         r  clkdiv/count_reg[1]/C
                         clock pessimism             -0.516     1.470    
    SLICE_X36Y46         FDCE (Hold_fdce_C_D)         0.105     1.575    clkdiv/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.359    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y49    clkdiv/clk_div_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46    clkdiv/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y48    clkdiv/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y48    clkdiv/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y49    clkdiv/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y49    clkdiv/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y49    clkdiv/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y49    clkdiv/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46    clkdiv/count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X37Y49    clkdiv/clk_div_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X37Y49    clkdiv/clk_div_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X36Y46    clkdiv/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X36Y46    clkdiv/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X36Y48    clkdiv/count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X36Y48    clkdiv/count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X36Y48    clkdiv/count_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X36Y48    clkdiv/count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X36Y49    clkdiv/count_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X36Y49    clkdiv/count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X37Y49    clkdiv/clk_div_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X37Y49    clkdiv/clk_div_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X36Y46    clkdiv/count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X36Y46    clkdiv/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X36Y48    clkdiv/count_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X36Y48    clkdiv/count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X36Y48    clkdiv/count_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X36Y48    clkdiv/count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X36Y49    clkdiv/count_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X36Y49    clkdiv/count_reg[12]/C



