# -100DaysOfRTL
🛠️ #100DaysOfRTL — 100 RTL Design Projects in Verilog Welcome to #100DaysOfRTL — a personal challenge to master digital design by building 100 RTL projects using Verilog. Each day is dedicated to implementing, simulating, and documenting one digital design concept, from basic logic gates to processors.

📚 What’s Inside?
This repo includes:

✅ 100 RTL design projects

💡 Descriptions and design logic

💻 Verilog implementation

🧪 Testbenches and simulations

📊 Waveform results

🧠 Key learnings and notes
