InceptionV4/Logits/Logits/biases CPU 0 3603 3603
InceptionV4/Logits/Logits/weights CPU 0 3629 3629
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 0 3648 3648
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 0 3659 3659
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 0 3664 3664
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 0 3669 3669
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D CPU 5130 3674 8804
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D CPU 16894 8832 25726
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 18568 1992 20560
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5593 20560 26153
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 7123 26205 33328
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D CPU 26540 25750 52290
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D CPU 28351 52315 80666
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool CPU 1568 80703 82271
InceptionV4/InceptionV4/Mixed_3a/concat CPU 1519 82295 83814
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5727 83836 89563
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 4244 89585 93829
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D CPU 4044 93893 97937
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 8725 83930 92655
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 9397 92655 102052
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D CPU 6382 97957 104339
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5740 104366 110106
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D CPU 15670 110131 125801
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 27814 102086 129900
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D CPU 15093 125836 140929
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 12413 140958 153371
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 3713 153400 157113
InceptionV4/InceptionV4/Mixed_4a/concat/Convert Convert 3988 153499 157487
InceptionV4/InceptionV4/Mixed_4a/concat OpenCL 3566 157487 161053
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D CPU 4346 157131 161477
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool/Convert Convert 7582 161505 169087
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool CPU 1144 169087 170231
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 4622 170266 174888
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 42106 174888 216994
InceptionV4/InceptionV4/Mixed_5a/concat CPU 898 217068 217966
InceptionV4/InceptionV4/Mixed_5b/concat/Convert Convert 1507 217987 219494
InceptionV4/InceptionV4/Mixed_5b/concat CPU 865 219494 220359
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 4944 220401 225345
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 3450 225371 228821
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D CPU 3999 228848 232847
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1821 232876 234697
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 4969 234723 239692
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 3468 239718 243186
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D CPU 3812 243228 247040
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D CPU 5697 247072 252769
InceptionV4/InceptionV4/Mixed_5c/concat CPU 885 252800 253685
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 4942 253706 258648
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1825 258674 260499
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 5040 260521 265561
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 3523 265590 269113
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D CPU 3900 269138 273038
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 3380 273069 276449
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D CPU 3841 276478 280319
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D CPU 5677 280349 286026
InceptionV4/InceptionV4/Mixed_5d/concat CPU 913 286058 286971
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 3349 286993 290342
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D CPU 4008 290368 294376
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D CPU 3337 294406 297743
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D CPU 3852 297769 301621
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D CPU 5701 301649 307350
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1817 307378 309195
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 5048 309224 314272
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 4954 314299 319253
InceptionV4/InceptionV4/Mixed_5e/concat CPU 861 319280 320141
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 8923 320163 329086
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool/Convert Convert 8061 320264 328325
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool OpenCL 2251 328325 330576
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D CPU 23900 329212 353112
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 16145 353150 369295
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 61711 369324 431035
InceptionV4/InceptionV4/Mixed_6a/concat/Convert Convert 4813 431066 435879
InceptionV4/InceptionV4/Mixed_6a/concat CPU 545 435879 436424
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1052 436462 437514
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 6144 437535 443679
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 2982 436554 439536
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8211 439536 447747
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 7850 443698 451548
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D CPU 8221 451562 459783
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 16263 447764 464027
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D CPU 9161 459796 468957
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D CPU 11675 468973 480648
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 19515 464035 483550
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D CPU 11969 480663 492632
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 12992 492660 505652
InceptionV4/InceptionV4/Mixed_6b/concat/Convert Convert 1374 505684 507058
InceptionV4/InceptionV4/Mixed_6b/concat CPU 529 507058 507587
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 2797 507716 510513
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 7195 510513 517708
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10193 507640 517833
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5534 517737 523271
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D CPU 9165 517852 527017
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D CPU 12543 527033 539576
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 2893 523279 526172
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15710 526172 541882
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 7784 539594 547378
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D CPU 7992 547410 555402
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D CPU 8793 555431 564224
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D CPU 10851 564253 575104
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D CPU 12211 575133 587344
InceptionV4/InceptionV4/Mixed_6c/concat/Convert Convert 2321 587377 589698
InceptionV4/InceptionV4/Mixed_6c/concat CPU 538 589698 590236
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1016 590275 591291
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 6141 591307 597448
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 7864 597466 605330
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 2705 590364 593069
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15726 593069 608795
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D CPU 8951 605352 614303
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D CPU 12045 614332 626377
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 7454 626405 633859
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D CPU 7841 633891 641732
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D CPU 8816 641768 650584
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D CPU 10744 650612 661356
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D CPU 11666 661384 673050
InceptionV4/InceptionV4/Mixed_6d/concat/Convert Convert 1357 673099 674456
InceptionV4/InceptionV4/Mixed_6d/concat CPU 531 674456 674987
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1026 675024 676050
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 6121 676068 682189
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D CPU 7718 682207 689925
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 2681 675112 677793
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15656 677793 693449
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D CPU 8328 689942 698270
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 2723 693466 696189
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 7634 696189 703823
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D CPU 9064 698286 707350
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D CPU 11226 707367 718593
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 15194 703838 719032
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D CPU 12031 718607 730638
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 19005 719040 738045
InceptionV4/InceptionV4/Mixed_6e/concat/Convert Convert 3157 738165 741322
InceptionV4/InceptionV4/Mixed_6e/concat CPU 546 741322 741868
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D CPU 7891 741986 749877
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 2534 742074 744608
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8043 744608 752651
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D CPU 8205 749893 758098
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D CPU 9122 758111 767233
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 15265 752665 767930
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D CPU 11048 767247 778295
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 19173 767940 787113
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D CPU 12100 778311 790411
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1084 790442 791526
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D CPU 5609 791552 797161
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D CPU 12969 797192 810161
InceptionV4/InceptionV4/Mixed_6f/concat/Convert Convert 1193 810194 811387
InceptionV4/InceptionV4/Mixed_6f/concat CPU 609 811387 811996
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 2557 812121 814678
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 7326 814678 822004
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5497 822023 827520
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D CPU 15713 812031 827744
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D CPU 7713 827773 835486
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D CPU 8800 835519 844319
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D CPU 12136 844351 856487
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D CPU 7406 856517 863923
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D CPU 8029 863954 871983
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D CPU 8713 872008 880721
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D CPU 10856 880752 891608
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D CPU 13318 891639 904957
InceptionV4/InceptionV4/Mixed_6g/concat/Convert Convert 4116 904988 909104
InceptionV4/InceptionV4/Mixed_6g/concat CPU 525 909104 909629
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 2555 909758 912313
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 7179 912313 919492
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10047 909670 919717
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 6023 919525 925548
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D CPU 9125 919739 928864
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 2723 925557 928280
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15290 928280 943570
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D CPU 14898 928883 943781
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D CPU 7542 943807 951349
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D CPU 7941 951378 959319
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D CPU 8745 959350 968095
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D CPU 10678 968133 978811
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D CPU 11675 978838 990513
InceptionV4/InceptionV4/Mixed_6h/concat/Convert Convert 2405 990542 992947
InceptionV4/InceptionV4/Mixed_6h/concat CPU 534 992947 993481
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool/Convert Convert 2528 993610 996138
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool OpenCL 2078 996138 998216
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10527 993520 1004047
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 2865 998228 1001093
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 7857 1001093 1008950
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 3887 1008964 1012851
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D CPU 13910 1004065 1017975
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D CPU 17798 1018004 1035802
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 10362 1035834 1046196
InceptionV4/InceptionV4/Mixed_7a/concat/Convert Convert 2495 1046227 1048722
InceptionV4/InceptionV4/Mixed_7a/concat CPU 220 1048722 1048942
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 392 1048974 1049366
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3848 1049377 1053225
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 1537 1049061 1050598
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4892 1050598 1055490
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 3817 1053245 1057062
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 3779 1055501 1059280
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 5411 1057076 1062487
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 3656 1059287 1062943
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat OpenCL 401 1062951 1063352
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D CPU 4351 1062503 1066854
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D CPU 5646 1066865 1072511
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D CPU 3392 1072522 1075914
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D CPU 3466 1075928 1079394
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat CPU 45 1079408 1079453
InceptionV4/InceptionV4/Mixed_7b/concat/Convert Convert 1018 1079461 1080479
InceptionV4/InceptionV4/Mixed_7b/concat CPU 183 1080479 1080662
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 3435 1080681 1084116
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 450 1084132 1084582
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3359 1084593 1087952
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 4621 1087983 1092604
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D CPU 4255 1092619 1096874
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D CPU 5655 1096886 1102541
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D CPU 3402 1102556 1105958
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D CPU 3452 1105970 1109422
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat CPU 43 1109435 1109478
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4630 1109484 1114114
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D CPU 2529 1114130 1116659
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D CPU 2522 1116670 1119192
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat CPU 39 1119205 1119244
InceptionV4/InceptionV4/Mixed_7c/concat CPU 156 1119252 1119408
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 436 1119416 1119852
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3459 1119862 1123321
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 3378 1123337 1126715
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4503 1126727 1131230
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D CPU 2542 1131243 1133785
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D CPU 2561 1133798 1136359
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat CPU 42 1136374 1136416
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 4532 1136421 1140953
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D CPU 4303 1140966 1145269
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D CPU 5599 1145281 1150880
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D CPU 3451 1150898 1154349
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D CPU 3472 1154379 1157851
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat CPU 44 1157865 1157909
InceptionV4/InceptionV4/Mixed_7d/concat CPU 193 1157918 1158111
InceptionV4/Logits/AvgPool_1a/AvgPool CPU 103 1158120 1158223
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 17 1158230 1158247
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 0 1158255 1158255
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 0 1158263 1158263
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 0 1158267 1158267
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 3 1158272 1158275
InceptionV4/Logits/Logits/MatMul CPU 20068 1158281 1178349
InceptionV4/Logits/Logits/BiasAdd CPU 37 1178362 1178399
InceptionV4/Logits/Predictions CPU 19 1178407 1178426
InceptionV4/Logits/Logits/biases CPU 0 715 715
InceptionV4/Logits/Logits/weights CPU 0 727 727
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 1 740 741
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 1 746 747
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 1 752 753
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 0 760 760
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D CPU 3911 765 4676
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 8526 583 9109
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5553 9109 14662
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D CPU 14565 4698 19263
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 6236 14716 20952
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D CPU 22272 19277 41549
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D CPU 27824 41574 69398
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool CPU 1505 69448 70953
InceptionV4/InceptionV4/Mixed_3a/concat CPU 1489 70979 72468
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5793 72498 78291
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 3777 78310 82087
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D CPU 3978 82121 86099
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 6391 72501 78892
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 9051 78892 87943
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D CPU 7484 86116 93600
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5912 93632 99544
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D CPU 15491 99568 115059
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 28294 87966 116260
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D CPU 14701 115085 129786
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 12377 129818 142195
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 3739 142225 145964
InceptionV4/InceptionV4/Mixed_4a/concat/Convert Convert 3902 142321 146223
InceptionV4/InceptionV4/Mixed_4a/concat OpenCL 3251 146223 149474
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D CPU 4252 145981 150233
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool/Convert Convert 4544 150263 154807
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool CPU 1151 154807 155958
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 4525 155995 160520
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 42104 160520 202624
InceptionV4/InceptionV4/Mixed_5a/concat CPU 908 202684 203592
InceptionV4/InceptionV4/Mixed_5b/concat/Convert Convert 1406 203614 205020
InceptionV4/InceptionV4/Mixed_5b/concat CPU 839 205020 205859
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 4911 205900 210811
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 3478 210835 214313
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D CPU 3913 214341 218254
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1819 218285 220104
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 4978 220133 225111
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 3380 225137 228517
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D CPU 3900 228542 232442
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D CPU 5648 232472 238120
InceptionV4/InceptionV4/Mixed_5c/concat CPU 881 238153 239034
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5010 239056 244066
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1830 244093 245923
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 5041 245948 250989
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 3539 251020 254559
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D CPU 3825 254586 258411
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 3450 258440 261890
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D CPU 3879 261917 265796
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D CPU 5671 265827 271498
InceptionV4/InceptionV4/Mixed_5d/concat CPU 883 271530 272413
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 3366 272434 275800
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D CPU 3857 275826 279683
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D CPU 3484 279715 283199
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D CPU 3876 283224 287100
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D CPU 5708 287129 292837
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1800 292866 294666
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 4938 294691 299629
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 4999 299659 304658
InceptionV4/InceptionV4/Mixed_5e/concat CPU 856 304685 305541
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 8789 305567 314356
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool/Convert Convert 7565 305655 313220
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool OpenCL 2092 313220 315312
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D CPU 22344 314469 336813
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 16184 336846 353030
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 61225 353058 414283
InceptionV4/InceptionV4/Mixed_6a/concat/Convert Convert 5414 414314 419728
InceptionV4/InceptionV4/Mixed_6a/concat CPU 513 419728 420241
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1083 420279 421362
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 5972 421386 427358
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 2780 420368 423148
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 7971 423148 431119
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 7777 427377 435154
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D CPU 8239 435168 443407
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 16019 431139 447158
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D CPU 9153 443420 452573
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D CPU 11567 452594 464161
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 19305 447165 466470
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D CPU 11916 464177 476093
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 12937 476123 489060
InceptionV4/InceptionV4/Mixed_6b/concat/Convert Convert 1301 489092 490393
InceptionV4/InceptionV4/Mixed_6b/concat CPU 576 490393 490969
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 2504 491035 493539
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 7054 493539 500593
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10061 491031 501092
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5338 500652 505990
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D CPU 9032 501108 510140
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D CPU 12508 510154 522662
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 2694 505996 508690
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15419 508690 524109
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 7571 522682 530253
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D CPU 8000 530290 538290
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D CPU 8778 538320 547098
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D CPU 10793 547129 557922
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D CPU 12182 557962 570144
InceptionV4/InceptionV4/Mixed_6c/concat/Convert Convert 2522 570187 572709
InceptionV4/InceptionV4/Mixed_6c/concat CPU 546 572709 573255
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1033 573299 574332
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 6056 574349 580405
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 7696 580423 588119
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 2660 573299 575959
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15733 575959 591692
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D CPU 8930 588143 597073
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D CPU 12020 597104 609124
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 7359 609156 616515
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D CPU 7876 616558 624434
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D CPU 8781 624477 633258
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D CPU 10732 633287 644019
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D CPU 11656 644049 655705
InceptionV4/InceptionV4/Mixed_6d/concat/Convert Convert 1455 655748 657203
InceptionV4/InceptionV4/Mixed_6d/concat CPU 520 657203 657723
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1030 657762 658792
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 6086 658813 664899
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D CPU 7714 664917 672631
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 2688 657762 660450
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15683 660450 676133
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D CPU 8278 672651 680929
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 2686 676148 678834
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 7728 678834 686562
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D CPU 8951 680946 689897
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D CPU 11164 689918 701082
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 15201 686576 701777
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D CPU 11982 701096 713078
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 18965 701786 720751
InceptionV4/InceptionV4/Mixed_6e/concat/Convert Convert 3424 720863 724287
InceptionV4/InceptionV4/Mixed_6e/concat CPU 510 724287 724797
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D CPU 7884 724883 732767
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 2545 724972 727517
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8051 727517 735568
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D CPU 8201 732786 740987
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D CPU 9119 741000 750119
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 15394 735582 750976
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D CPU 11054 750130 761184
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 19210 750984 770194
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D CPU 12136 761203 773339
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1089 773371 774460
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D CPU 5551 774487 780038
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D CPU 15351 780067 795418
InceptionV4/InceptionV4/Mixed_6f/concat/Convert Convert 1276 795450 796726
InceptionV4/InceptionV4/Mixed_6f/concat CPU 557 796726 797283
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 2530 797408 799938
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 7283 799938 807221
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5489 807238 812727
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D CPU 15703 797320 813023
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D CPU 7678 813054 820732
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D CPU 8745 820785 829530
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D CPU 12184 829568 841752
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D CPU 7321 841790 849111
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D CPU 7987 849141 857128
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D CPU 8737 857161 865898
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D CPU 10661 865938 876599
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D CPU 11645 876639 888284
InceptionV4/InceptionV4/Mixed_6g/concat/Convert Convert 1111 888315 889426
InceptionV4/InceptionV4/Mixed_6g/concat CPU 560 889426 889986
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 2777 890028 892805
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 7089 892805 899894
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10094 890027 900121
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5346 899912 905258
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D CPU 9120 900135 909255
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D CPU 12435 909274 921709
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 2731 905265 907996
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15464 907996 923460
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D CPU 7630 921725 929355
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D CPU 7929 929393 937322
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D CPU 8733 937363 946096
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D CPU 10643 946139 956782
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D CPU 11619 956814 968433
InceptionV4/InceptionV4/Mixed_6h/concat/Convert Convert 2573 968466 971039
InceptionV4/InceptionV4/Mixed_6h/concat CPU 558 971039 971597
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool/Convert Convert 2611 971639 974250
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool OpenCL 2107 974250 976357
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10640 971638 982278
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 2905 976373 979278
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 7884 979278 987162
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 3865 987177 991042
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D CPU 13857 982298 996155
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D CPU 17974 996186 1014160
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 10704 1014192 1024896
InceptionV4/InceptionV4/Mixed_7a/concat/Convert Convert 2577 1024937 1027514
InceptionV4/InceptionV4/Mixed_7a/concat CPU 185 1027514 1027699
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 374 1027735 1028109
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3798 1028120 1031918
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 1604 1027735 1029339
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4890 1029339 1034229
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 3753 1031934 1035687
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 3823 1034242 1038065
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 5350 1035706 1041056
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 3631 1038072 1041703
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat OpenCL 509 1041726 1042235
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D CPU 4326 1041074 1045400
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D CPU 5646 1045411 1051057
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D CPU 3398 1051069 1054467
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D CPU 3466 1054482 1057948
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat CPU 46 1057964 1058010
InceptionV4/InceptionV4/Mixed_7b/concat/Convert Convert 1118 1058018 1059136
InceptionV4/InceptionV4/Mixed_7b/concat CPU 199 1059136 1059335
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 3476 1059359 1062835
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 448 1062853 1063301
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3419 1063312 1066731
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 4611 1066743 1071354
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D CPU 4262 1071370 1075632
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D CPU 5637 1075644 1081281
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D CPU 3399 1081299 1084698
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D CPU 3426 1084710 1088136
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat CPU 43 1088152 1088195
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4613 1088201 1092814
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D CPU 2536 1092832 1095368
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D CPU 2527 1095380 1097907
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat CPU 38 1097923 1097961
InceptionV4/InceptionV4/Mixed_7c/concat CPU 165 1097969 1098134
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 438 1098142 1098580
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3510 1098589 1102099
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 3359 1102117 1105476
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4491 1105489 1109980
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D CPU 2569 1109994 1112563
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D CPU 2591 1112576 1115167
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat CPU 42 1115185 1115227
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 4526 1115233 1119759
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D CPU 4291 1119772 1124063
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D CPU 5622 1124077 1129699
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D CPU 3452 1129722 1133174
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D CPU 3476 1133187 1136663
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat CPU 41 1136678 1136719
InceptionV4/InceptionV4/Mixed_7d/concat CPU 190 1136742 1136932
InceptionV4/Logits/AvgPool_1a/AvgPool CPU 106 1136941 1137047
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 4 1137055 1137059
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 1 1137066 1137067
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 0 1137074 1137074
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 0 1137081 1137081
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 2 1137087 1137089
InceptionV4/Logits/Logits/MatMul CPU 14836 1137094 1151930
InceptionV4/Logits/Logits/BiasAdd CPU 28 1151956 1151984
InceptionV4/Logits/Predictions CPU 17 1151991 1152008
InceptionV4/Logits/Logits/biases CPU 0 1111 1111
InceptionV4/Logits/Logits/weights CPU 0 1124 1124
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 0 1146 1146
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 0 1158 1158
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 0 1163 1163
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 0 1168 1168
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D CPU 3916 1174 5090
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 8328 660 8988
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5721 8988 14709
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D CPU 14631 5112 19743
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 6247 14763 21010
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D CPU 22141 19758 41899
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D CPU 27833 41929 69762
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool CPU 1475 69804 71279
InceptionV4/InceptionV4/Mixed_3a/concat CPU 1491 71307 72798
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5880 72823 78703
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 3732 78725 82457
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D CPU 4019 82489 86508
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 5988 72817 78805
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 8969 78805 87774
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D CPU 7628 86527 94155
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5842 94189 100031
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D CPU 15347 100053 115400
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 28397 87806 116203
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D CPU 14761 115425 130186
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 12386 130219 142605
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 3813 142646 146459
InceptionV4/InceptionV4/Mixed_4a/concat/Convert Convert 3777 142649 146426
InceptionV4/InceptionV4/Mixed_4a/concat OpenCL 3248 146426 149674
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D CPU 4203 146477 150680
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool/Convert Convert 4551 150717 155268
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool CPU 1209 155268 156477
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 4528 156522 161050
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 41989 161050 203039
InceptionV4/InceptionV4/Mixed_5a/concat CPU 868 203099 203967
InceptionV4/InceptionV4/Mixed_5b/concat/Convert Convert 1397 203990 205387
InceptionV4/InceptionV4/Mixed_5b/concat CPU 873 205387 206260
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 4787 206305 211092
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 3386 211120 214506
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D CPU 3978 214542 218520
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1799 218561 220360
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 4930 220400 225330
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 3383 225358 228741
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D CPU 3836 228770 232606
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D CPU 5684 232644 238328
InceptionV4/InceptionV4/Mixed_5c/concat CPU 862 238366 239228
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 4892 239248 244140
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1868 244168 246036
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 4944 246061 251005
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 3461 251041 254502
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D CPU 3909 254537 258446
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 3374 258477 261851
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D CPU 3905 261879 265784
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D CPU 5595 265819 271414
InceptionV4/InceptionV4/Mixed_5d/concat CPU 881 271454 272335
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 3442 272357 275799
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D CPU 3877 275822 279699
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D CPU 3324 279738 283062
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D CPU 3894 283088 286982
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D CPU 5620 287020 292640
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1797 292677 294474
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 5138 294509 299647
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 4884 299675 304559
InceptionV4/InceptionV4/Mixed_5e/concat CPU 832 304588 305420
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 8998 305451 314449
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool/Convert Convert 7441 305454 312895
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool OpenCL 1822 312895 314717
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D CPU 22149 314527 336676
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 16135 336706 352841
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 61093 352870 413963
InceptionV4/InceptionV4/Mixed_6a/concat/Convert Convert 5396 413996 419392
InceptionV4/InceptionV4/Mixed_6a/concat CPU 517 419392 419909
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1030 419947 420977
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 6034 420999 427033
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 2815 419948 422763
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8012 422763 430775
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 7694 427053 434747
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D CPU 8186 434761 442947
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 16134 430793 446927
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D CPU 9147 442961 452108
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D CPU 11650 452126 463776
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 19161 446935 466096
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D CPU 12081 463792 475873
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 13243 475900 489143
InceptionV4/InceptionV4/Mixed_6b/concat/Convert Convert 1297 489174 490471
InceptionV4/InceptionV4/Mixed_6b/concat CPU 583 490471 491054
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 2701 491191 493892
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 6926 493892 500818
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10214 491111 501325
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5255 500836 506091
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D CPU 9218 501340 510558
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D CPU 12606 510574 523180
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 3018 506098 509116
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15334 509116 524450
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 8140 523201 531341
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D CPU 7992 531373 539365
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D CPU 8793 539394 548187
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D CPU 10808 548216 559024
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D CPU 12241 559054 571295
InceptionV4/InceptionV4/Mixed_6c/concat/Convert Convert 2341 571331 573672
InceptionV4/InceptionV4/Mixed_6c/concat CPU 542 573672 574214
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1042 574256 575298
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 6134 575316 581450
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 8025 581473 589498
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 2819 574345 577164
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15777 577164 592941
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D CPU 8967 589526 598493
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D CPU 14353 598522 612875
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 7696 612906 620602
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D CPU 7895 620636 628531
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D CPU 8805 628565 637370
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D CPU 10782 637398 648180
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D CPU 11664 648209 659873
InceptionV4/InceptionV4/Mixed_6d/concat/Convert Convert 1409 659908 661317
InceptionV4/InceptionV4/Mixed_6d/concat CPU 526 661317 661843
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1025 661882 662907
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 6174 662927 669101
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D CPU 7797 669120 676917
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 2776 661969 664745
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15669 664745 680414
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D CPU 8281 676938 685219
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 2738 680431 683169
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 7570 683169 690739
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D CPU 9012 685236 694248
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D CPU 11165 694270 705435
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 15126 690754 705880
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D CPU 12427 705449 717876
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 18819 705888 724707
InceptionV4/InceptionV4/Mixed_6e/concat/Convert Convert 3227 724834 728061
InceptionV4/InceptionV4/Mixed_6e/concat CPU 540 728061 728601
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D CPU 7842 728689 736531
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 2448 728690 731138
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 7948 731138 739086
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D CPU 8159 736551 744710
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D CPU 9117 744742 753859
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 15232 739101 754333
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D CPU 10987 753873 764860
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 19076 754341 773417
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D CPU 12063 764879 776942
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1070 776981 778051
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D CPU 5514 778079 783593
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D CPU 12986 783625 796611
InceptionV4/InceptionV4/Mixed_6f/concat/Convert Convert 1185 796657 797842
InceptionV4/InceptionV4/Mixed_6f/concat CPU 588 797842 798430
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 2398 798468 800866
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 7219 800866 808085
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5318 808101 813419
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D CPU 15579 798469 814048
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D CPU 7666 814077 821743
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D CPU 8759 821780 830539
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D CPU 12133 830577 842710
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D CPU 7392 842751 850143
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D CPU 8011 850182 858193
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D CPU 8737 858234 866971
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D CPU 10666 867010 877676
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D CPU 11639 877718 889357
InceptionV4/InceptionV4/Mixed_6g/concat/Convert Convert 3138 889389 892527
InceptionV4/InceptionV4/Mixed_6g/concat CPU 540 892527 893067
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 2449 893115 895564
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 7159 895564 902723
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10046 893113 903159
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 6035 902742 908777
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D CPU 9063 903174 912237
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D CPU 12408 912259 924667
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 2630 908785 911415
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15380 911415 926795
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D CPU 7641 924684 932325
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D CPU 7932 932358 940290
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D CPU 8713 940331 949044
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D CPU 10658 949086 959744
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D CPU 11633 959774 971407
InceptionV4/InceptionV4/Mixed_6h/concat/Convert Convert 2335 971440 973775
InceptionV4/InceptionV4/Mixed_6h/concat CPU 529 973775 974304
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool/Convert Convert 2456 974347 976803
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool OpenCL 2047 976803 978850
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10456 974346 984802
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 2851 978864 981715
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 7824 981715 989539
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 3769 989568 993337
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D CPU 13923 984825 998748
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D CPU 18249 998777 1017026
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 10677 1017057 1027734
InceptionV4/InceptionV4/Mixed_7a/concat/Convert Convert 2468 1027768 1030236
InceptionV4/InceptionV4/Mixed_7a/concat CPU 212 1030236 1030448
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 388 1030482 1030870
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3638 1030883 1034521
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 1925 1030569 1032494
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4809 1032494 1037303
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 3776 1034534 1038310
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 3720 1037314 1041034
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 5380 1038333 1043713
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 3527 1041043 1044570
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat OpenCL 417 1044577 1044994
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D CPU 4446 1043732 1048178
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D CPU 5582 1048190 1053772
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D CPU 3462 1053784 1057246
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D CPU 3457 1057262 1060719
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat CPU 45 1060734 1060779
InceptionV4/InceptionV4/Mixed_7b/concat/Convert Convert 1028 1060787 1061815
InceptionV4/InceptionV4/Mixed_7b/concat CPU 183 1061815 1061998
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 3378 1062022 1065400
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 500 1065417 1065917
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3383 1065934 1069317
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 4575 1069329 1073904
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D CPU 4315 1073919 1078234
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D CPU 5598 1078247 1083845
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D CPU 3466 1083860 1087326
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D CPU 3463 1087339 1090802
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat CPU 41 1090817 1090858
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4578 1090864 1095442
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D CPU 2565 1095458 1098023
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D CPU 2540 1098037 1100577
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat CPU 39 1100591 1100630
InceptionV4/InceptionV4/Mixed_7c/concat CPU 167 1100638 1100805
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 438 1100813 1101251
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3406 1101260 1104666
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 3411 1104684 1108095
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4523 1108109 1112632
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D CPU 2492 1112645 1115137
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D CPU 2586 1115164 1117750
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat CPU 41 1117767 1117808
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 4523 1117814 1122337
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D CPU 4316 1122351 1126667
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D CPU 5638 1126681 1132319
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D CPU 3436 1132353 1135789
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D CPU 3496 1135803 1139299
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat CPU 41 1139314 1139355
InceptionV4/InceptionV4/Mixed_7d/concat CPU 199 1139363 1139562
InceptionV4/Logits/AvgPool_1a/AvgPool CPU 103 1139572 1139675
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 4 1139683 1139687
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 0 1139695 1139695
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 0 1139702 1139702
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 0 1139707 1139707
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 3 1139712 1139715
InceptionV4/Logits/Logits/MatMul CPU 14787 1139720 1154507
InceptionV4/Logits/Logits/BiasAdd CPU 26 1154520 1154546
InceptionV4/Logits/Predictions CPU 19 1154555 1154574
InceptionV4/Logits/Logits/biases CPU 0 732 732
InceptionV4/Logits/Logits/weights CPU 0 741 741
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 0 753 753
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 0 758 758
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 0 763 763
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 0 767 767
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D CPU 4040 775 4815
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 8064 1036 9100
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5538 9100 14638
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D CPU 14530 4835 19365
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 6226 14703 20929
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D CPU 22115 19379 41494
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D CPU 27879 41523 69402
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool CPU 1456 69449 70905
InceptionV4/InceptionV4/Mixed_3a/concat CPU 1518 70940 72458
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5791 72489 78280
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 3765 78299 82064
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D CPU 3928 82096 86024
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 5788 72492 78280
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 9201 78280 87481
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D CPU 7639 86040 93679
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5664 93705 99369
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D CPU 15423 99394 114817
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 28239 87512 115751
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D CPU 14825 114843 129668
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 12327 129702 142029
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 3774 142069 145843
InceptionV4/InceptionV4/Mixed_4a/concat/Convert Convert 3681 142073 145754
InceptionV4/InceptionV4/Mixed_4a/concat OpenCL 2463 145754 148217
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D CPU 4269 145860 150129
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool/Convert Convert 4508 150167 154675
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool CPU 1146 154675 155821
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 4519 155866 160385
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 41999 160385 202384
InceptionV4/InceptionV4/Mixed_5a/concat CPU 873 202444 203317
InceptionV4/InceptionV4/Mixed_5b/concat/Convert Convert 1361 203340 204701
InceptionV4/InceptionV4/Mixed_5b/concat CPU 904 204701 205605
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 4945 205652 210597
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 3412 210624 214036
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D CPU 3896 214072 217968
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1880 217999 219879
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 4984 219916 224900
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 3379 224926 228305
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D CPU 3823 228331 232154
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D CPU 5610 232191 237801
InceptionV4/InceptionV4/Mixed_5c/concat CPU 919 237841 238760
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 4885 238782 243667
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1811 243704 245515
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 4999 245538 250537
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 3420 250574 253994
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D CPU 3829 254024 257853
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 3416 257884 261300
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D CPU 3849 261329 265178
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D CPU 5649 265216 270865
InceptionV4/InceptionV4/Mixed_5d/concat CPU 858 270905 271763
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 3326 271786 275112
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D CPU 3988 275139 279127
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D CPU 3401 279166 282567
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D CPU 3833 282600 286433
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D CPU 5704 286470 292174
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1812 292204 294016
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 4991 294043 299034
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 4888 299063 303951
InceptionV4/InceptionV4/Mixed_5e/concat CPU 829 303979 304808
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 9083 304840 313923
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool/Convert Convert 7391 304843 312234
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool OpenCL 1702 312234 313936
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D CPU 22164 314014 336178
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 16203 336211 352414
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 61249 352445 413694
InceptionV4/InceptionV4/Mixed_6a/concat/Convert Convert 5383 413727 419110
InceptionV4/InceptionV4/Mixed_6a/concat CPU 517 419110 419627
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1023 419664 420687
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 5984 420707 426691
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 2745 419665 422410
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8053 422410 430463
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 7797 426709 434506
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D CPU 8215 434520 442735
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 16115 430484 446599
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D CPU 9140 442749 451889
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D CPU 11687 451908 463595
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 19314 446607 465921
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D CPU 11928 463611 475539
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 13056 475569 488625
InceptionV4/InceptionV4/Mixed_6b/concat/Convert Convert 1302 488654 489956
InceptionV4/InceptionV4/Mixed_6b/concat CPU 551 489956 490507
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 2507 490632 493139
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 7163 493139 500302
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10107 490563 500670
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5403 500316 505719
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D CPU 9148 500684 509832
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D CPU 12506 509850 522356
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 2714 505726 508440
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15427 508440 523867
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 7657 522375 530032
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D CPU 7900 530076 537976
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D CPU 8773 538005 546778
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D CPU 10837 546808 557645
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D CPU 12234 557684 569918
InceptionV4/InceptionV4/Mixed_6c/concat/Convert Convert 2506 569960 572466
InceptionV4/InceptionV4/Mixed_6c/concat CPU 543 572466 573009
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1009 573054 574063
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 6130 574079 580209
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 7686 580232 587918
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 2686 573054 575740
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15751 575740 591491
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D CPU 8934 587940 596874
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D CPU 12039 596903 608942
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 7357 608973 616330
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D CPU 7884 616367 624251
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D CPU 8774 624294 633068
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D CPU 10753 633097 643850
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D CPU 11622 643880 655502
InceptionV4/InceptionV4/Mixed_6d/concat/Convert Convert 1463 655537 657000
InceptionV4/InceptionV4/Mixed_6d/concat CPU 521 657000 657521
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1113 657565 658678
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 6001 658696 664697
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D CPU 7717 664714 672431
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 2734 657564 660298
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15679 660298 675977
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D CPU 8365 672448 680813
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 2707 675995 678702
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 7616 678702 686318
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D CPU 8987 680830 689817
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D CPU 11152 689838 700990
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 15193 686333 701526
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D CPU 11985 701003 712988
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 18919 701534 720453
InceptionV4/InceptionV4/Mixed_6e/concat/Convert Convert 3512 720590 724102
InceptionV4/InceptionV4/Mixed_6e/concat CPU 512 724102 724614
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D CPU 7864 724700 732564
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 2511 724700 727211
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8030 727211 735241
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D CPU 8186 732582 740768
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D CPU 9096 740781 749877
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 15396 735256 750652
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D CPU 11000 749890 760890
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 19170 750659 769829
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D CPU 12085 760929 773014
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1085 773054 774139
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D CPU 5598 774163 779761
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D CPU 12974 779794 792768
InceptionV4/InceptionV4/Mixed_6f/concat/Convert Convert 1310 792813 794123
InceptionV4/InceptionV4/Mixed_6f/concat CPU 571 794123 794694
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 2507 794733 797240
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 7315 797240 804555
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5461 804570 810031
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D CPU 15643 794735 810378
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D CPU 7615 810408 818023
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D CPU 8795 818061 826856
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D CPU 12195 826897 839092
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D CPU 7328 839132 846460
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D CPU 7984 846489 854473
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D CPU 8757 854517 863274
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D CPU 10727 863315 874042
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D CPU 11646 874080 885726
InceptionV4/InceptionV4/Mixed_6g/concat/Convert Convert 1119 885757 886876
InceptionV4/InceptionV4/Mixed_6g/concat CPU 538 886876 887414
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 2607 887454 890061
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 7119 890061 897180
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10130 887454 897584
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5359 897195 902554
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D CPU 9086 897601 906687
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D CPU 12458 906707 919165
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 2680 902561 905241
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15419 905241 920660
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D CPU 7657 919182 926839
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D CPU 7916 926868 934784
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D CPU 8738 934823 943561
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D CPU 10651 943604 954255
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D CPU 11644 954293 965937
InceptionV4/InceptionV4/Mixed_6h/concat/Convert Convert 2564 965968 968532
InceptionV4/InceptionV4/Mixed_6h/concat CPU 594 968532 969126
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool/Convert Convert 2629 969169 971798
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool OpenCL 2105 971798 973903
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10626 969169 979795
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 2887 973920 976807
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 7911 976807 984718
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 3876 984733 988609
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D CPU 13844 979816 993660
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D CPU 18069 993715 1011784
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 9956 1011815 1021771
InceptionV4/InceptionV4/Mixed_7a/concat/Convert Convert 2783 1021815 1024598
InceptionV4/InceptionV4/Mixed_7a/concat CPU 192 1024598 1024790
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 367 1024825 1025192
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3866 1025204 1029070
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 1566 1024825 1026391
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4896 1026391 1031287
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 3718 1029084 1032802
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 3823 1031301 1035124
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 5374 1032824 1038198
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 3625 1035132 1038757
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat OpenCL 508 1038764 1039272
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D CPU 4335 1038217 1042552
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D CPU 5657 1042564 1048221
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D CPU 3406 1048234 1051640
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D CPU 3471 1051656 1055127
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat CPU 45 1055143 1055188
InceptionV4/InceptionV4/Mixed_7b/concat/Convert Convert 880 1055195 1056075
InceptionV4/InceptionV4/Mixed_7b/concat CPU 184 1056075 1056259
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 3507 1056282 1059789
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 447 1059808 1060255
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3431 1060266 1063697
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 4620 1063709 1068329
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D CPU 4244 1068345 1072589
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D CPU 5679 1072601 1078280
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D CPU 3413 1078297 1081710
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D CPU 3439 1081723 1085162
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat CPU 43 1085177 1085220
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4613 1085226 1089839
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D CPU 2530 1089857 1092387
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D CPU 2522 1092399 1094921
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat CPU 39 1094937 1094976
InceptionV4/InceptionV4/Mixed_7c/concat CPU 162 1094984 1095146
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 438 1095154 1095592
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3466 1095601 1099067
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 3381 1099084 1102465
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4494 1102478 1106972
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D CPU 2592 1106985 1109577
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D CPU 2611 1109591 1112202
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat CPU 40 1112224 1112264
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 4562 1112270 1116832
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D CPU 4307 1116845 1121152
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D CPU 5585 1121187 1126772
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D CPU 3461 1126787 1130248
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D CPU 3481 1130261 1133742
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat CPU 44 1133756 1133800
InceptionV4/InceptionV4/Mixed_7d/concat CPU 197 1133808 1134005
InceptionV4/Logits/AvgPool_1a/AvgPool CPU 105 1134016 1134121
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 5 1134128 1134133
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 0 1134140 1134140
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 0 1134148 1134148
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 0 1134153 1134153
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 3 1134158 1134161
InceptionV4/Logits/Logits/MatMul CPU 14850 1134166 1149016
InceptionV4/Logits/Logits/BiasAdd CPU 28 1149029 1149057
InceptionV4/Logits/Predictions CPU 19 1149065 1149084
InceptionV4/Logits/Logits/biases CPU 1 651 652
InceptionV4/Logits/Logits/weights CPU 0 661 661
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 0 676 676
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 1 681 682
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 0 686 686
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 0 691 691
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D CPU 3947 696 4643
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 7832 806 8638
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5808 8638 14446
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D CPU 14767 4667 19434
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 6284 14489 20773
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D CPU 22209 19449 41658
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D CPU 27867 41686 69553
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool CPU 1498 69596 71094
InceptionV4/InceptionV4/Mixed_3a/concat CPU 1526 71120 72646
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5946 72668 78614
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 3765 78634 82399
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D CPU 4038 82431 86469
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 5828 72760 78588
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 9201 78588 87789
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D CPU 7696 86488 94184
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5736 94216 99952
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D CPU 15382 99978 115360
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 28470 87812 116282
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D CPU 14798 115381 130179
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 12265 130211 142476
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 3843 142506 146349
InceptionV4/InceptionV4/Mixed_4a/concat/Convert Convert 3942 142601 146543
InceptionV4/InceptionV4/Mixed_4a/concat OpenCL 3292 146543 149835
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D CPU 4275 146373 150648
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool/Convert Convert 4561 150680 155241
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool CPU 1197 155241 156438
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 4525 156476 161001
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 42028 161001 203029
InceptionV4/InceptionV4/Mixed_5a/concat CPU 897 203088 203985
InceptionV4/InceptionV4/Mixed_5b/concat/Convert Convert 1399 204007 205406
InceptionV4/InceptionV4/Mixed_5b/concat CPU 913 205406 206319
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 4969 206363 211332
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 3481 211357 214838
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D CPU 3972 214866 218838
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1816 218867 220683
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 5015 220711 225726
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 3308 225748 229056
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D CPU 3838 229083 232921
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D CPU 5711 232950 238661
InceptionV4/InceptionV4/Mixed_5c/concat CPU 888 238694 239582
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 4898 239603 244501
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1883 244526 246409
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 4972 246431 251403
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 3519 251431 254950
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D CPU 3892 254976 258868
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 3405 258898 262303
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D CPU 3950 262328 266278
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D CPU 5576 266310 271886
InceptionV4/InceptionV4/Mixed_5d/concat CPU 912 271918 272830
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 3428 272853 276281
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D CPU 3929 276308 280237
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D CPU 3349 280268 283617
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D CPU 3909 283643 287552
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D CPU 5647 287581 293228
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1807 293256 295063
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 6194 295088 301282
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5021 301312 306333
InceptionV4/InceptionV4/Mixed_5e/concat CPU 848 306362 307210
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool/Convert Convert 7097 307325 314422
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool OpenCL 1723 314422 316145
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 8938 307234 316172
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D CPU 24552 316244 340796
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 16238 340829 357067
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 61543 357097 418640
InceptionV4/InceptionV4/Mixed_6a/concat/Convert Convert 5496 418688 424184
InceptionV4/InceptionV4/Mixed_6a/concat CPU 537 424184 424721
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1299 424773 426072
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 6146 426097 432243
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 3064 424874 427938
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8126 427938 436064
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 8457 432263 440720
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D CPU 8262 440738 449000
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 16132 436093 452225
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D CPU 9190 449018 458208
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D CPU 11664 458228 469892
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 19386 452239 471625
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D CPU 11924 469908 481832
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 13311 481862 495173
InceptionV4/InceptionV4/Mixed_6b/concat/Convert Convert 1347 495204 496551
InceptionV4/InceptionV4/Mixed_6b/concat CPU 568 496551 497119
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 2673 497197 499870
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 7029 499870 506899
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10113 497177 507290
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5316 506920 512236
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D CPU 9131 507305 516436
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D CPU 12519 516451 528970
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 2744 512243 514987
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15257 514987 530244
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 7704 528994 536698
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D CPU 7971 536734 544705
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D CPU 8773 544733 553506
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D CPU 10783 553536 564319
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D CPU 12257 564349 576606
InceptionV4/InceptionV4/Mixed_6c/concat/Convert Convert 2233 576643 578876
InceptionV4/InceptionV4/Mixed_6c/concat CPU 542 578876 579418
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1022 579460 580482
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 6166 580498 586664
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 7789 586685 594474
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 2649 579550 582199
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15662 582199 597861
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D CPU 8992 594497 603489
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D CPU 12051 603518 615569
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 7356 615599 622955
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D CPU 7921 622987 630908
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D CPU 8795 630943 639738
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D CPU 10795 639767 650562
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D CPU 11658 650591 662249
InceptionV4/InceptionV4/Mixed_6d/concat/Convert Convert 1367 662283 663650
InceptionV4/InceptionV4/Mixed_6d/concat CPU 553 663650 664203
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1032 664243 665275
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 6132 665297 671429
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D CPU 7842 671447 679289
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 2815 664330 667145
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15606 667145 682751
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D CPU 8320 679308 687628
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 2672 682769 685441
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 7640 685441 693081
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D CPU 9108 687647 696755
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D CPU 11205 696777 707982
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 15201 693099 708300
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D CPU 12025 707996 720021
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 18775 708310 727085
InceptionV4/InceptionV4/Mixed_6e/concat/Convert Convert 3436 727208 730644
InceptionV4/InceptionV4/Mixed_6e/concat CPU 537 730644 731181
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D CPU 7835 731274 739109
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 2450 731357 733807
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 7973 733807 741780
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D CPU 8226 739130 747356
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D CPU 9204 747370 756574
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 15303 741797 757100
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D CPU 11339 756588 767927
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 19143 757112 776255
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D CPU 12105 767948 780053
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1107 780084 781191
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D CPU 5665 781218 786883
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D CPU 13159 786916 800075
InceptionV4/InceptionV4/Mixed_6f/concat/Convert Convert 1172 800110 801282
InceptionV4/InceptionV4/Mixed_6f/concat CPU 605 801282 801887
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 2518 802012 804530
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 7282 804530 811812
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5432 811831 817263
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D CPU 15793 801925 817718
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D CPU 7665 817747 825412
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D CPU 8819 825443 834262
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D CPU 12225 834294 846519
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D CPU 7367 846550 853917
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D CPU 8016 853947 861963
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D CPU 8754 861997 870751
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D CPU 10696 870783 881479
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D CPU 11730 881513 893243
InceptionV4/InceptionV4/Mixed_6g/concat/Convert Convert 999 893274 894273
InceptionV4/InceptionV4/Mixed_6g/concat CPU 564 894273 894837
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 2635 894964 897599
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 7040 897599 904639
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10212 894877 905089
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5296 904665 909961
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D CPU 9124 905104 914228
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D CPU 12495 914250 926745
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 2662 909968 912630
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15298 912630 927928
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D CPU 7647 926761 934408
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D CPU 7973 934439 942412
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D CPU 8757 942443 951200
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D CPU 10644 951237 961881
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D CPU 11696 961910 973606
InceptionV4/InceptionV4/Mixed_6h/concat/Convert Convert 2536 973638 976174
InceptionV4/InceptionV4/Mixed_6h/concat CPU 564 976174 976738
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool/Convert Convert 2748 976872 979620
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool OpenCL 2079 979620 981699
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10779 976796 987575
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 2960 981716 984676
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 7928 984676 992604
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 3935 992622 996557
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D CPU 13912 987596 1001508
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D CPU 18000 1001538 1019538
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 9918 1019569 1029487
InceptionV4/InceptionV4/Mixed_7a/concat/Convert Convert 3186 1029525 1032711
InceptionV4/InceptionV4/Mixed_7a/concat CPU 191 1032711 1032902
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 394 1032939 1033333
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3893 1033345 1037238
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 1882 1033031 1034913
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 5161 1034913 1040074
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 3785 1037255 1041040
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 4170 1040087 1044257
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 5532 1041066 1046598
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 3844 1044265 1048109
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat OpenCL 711 1048116 1048827
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D CPU 4459 1046620 1051079
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D CPU 5675 1051090 1056765
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D CPU 3397 1056777 1060174
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D CPU 3474 1060189 1063663
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat CPU 47 1063678 1063725
InceptionV4/InceptionV4/Mixed_7b/concat/Convert Convert 1358 1063732 1065090
InceptionV4/InceptionV4/Mixed_7b/concat CPU 184 1065090 1065274
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 3521 1065298 1068819
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 451 1068836 1069287
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3402 1069298 1072700
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 4599 1072712 1077311
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D CPU 4267 1077328 1081595
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D CPU 5665 1081607 1087272
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D CPU 3438 1087289 1090727
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D CPU 3442 1090740 1094182
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat CPU 43 1094196 1094239
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4635 1094245 1098880
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D CPU 2508 1098897 1101405
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D CPU 2509 1101418 1103927
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat CPU 39 1103941 1103980
InceptionV4/InceptionV4/Mixed_7c/concat CPU 164 1103988 1104152
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 437 1104160 1104597
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3496 1104625 1108121
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 3382 1108140 1111522
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4576 1111535 1116111
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D CPU 2539 1116126 1118665
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D CPU 2613 1118677 1121290
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat CPU 40 1121306 1121346
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 4577 1121352 1125929
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D CPU 4251 1125943 1130194
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D CPU 5655 1130207 1135862
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D CPU 3448 1135897 1139345
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D CPU 3464 1139358 1142822
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat CPU 42 1142836 1142878
InceptionV4/InceptionV4/Mixed_7d/concat CPU 195 1142886 1143081
InceptionV4/Logits/AvgPool_1a/AvgPool CPU 103 1143093 1143196
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 5 1143204 1143209
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 0 1143216 1143216
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 1 1143223 1143224
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 0 1143228 1143228
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 3 1143233 1143236
InceptionV4/Logits/Logits/MatMul CPU 14887 1143242 1158129
InceptionV4/Logits/Logits/BiasAdd CPU 27 1158143 1158170
InceptionV4/Logits/Predictions CPU 18 1158179 1158197
InceptionV4/Logits/Logits/biases CPU 0 980 980
InceptionV4/Logits/Logits/weights CPU 0 989 989
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 0 1010 1010
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 0 1015 1015
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 0 1020 1020
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 0 1025 1025
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D CPU 4028 1029 5057
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 8452 437 8889
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 6107 8889 14996
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D CPU 14758 5079 19837
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 6582 15029 21611
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D CPU 22384 19851 42235
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D CPU 27873 42264 70137
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool CPU 1513 70174 71687
InceptionV4/InceptionV4/Mixed_3a/concat CPU 1516 71712 73228
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5894 73250 79144
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 3840 79162 83002
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D CPU 4057 83054 87111
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 6239 73345 79584
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 9504 79584 89088
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D CPU 7351 87131 94482
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5686 94510 100196
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D CPU 15543 100221 115764
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 28363 89132 117495
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D CPU 14764 115789 130553
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 12773 130595 143368
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 3869 143402 147271
InceptionV4/InceptionV4/Mixed_4a/concat/Convert Convert 4149 143499 147648
InceptionV4/InceptionV4/Mixed_4a/concat OpenCL 3812 147648 151460
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D CPU 4353 147293 151646
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool/Convert Convert 4981 151674 156655
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool CPU 1149 156655 157804
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 4714 157839 162553
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 46122 162553 208675
InceptionV4/InceptionV4/Mixed_5a/concat CPU 960 208770 209730
InceptionV4/InceptionV4/Mixed_5b/concat/Convert Convert 1480 209759 211239
InceptionV4/InceptionV4/Mixed_5b/concat CPU 916 211239 212155
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5124 212204 217328
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 3511 217364 220875
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D CPU 4062 220911 224973
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1841 225007 226848
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 5012 226881 231893
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 3421 231928 235349
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D CPU 3880 235397 239277
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D CPU 5798 239326 245124
InceptionV4/InceptionV4/Mixed_5c/concat CPU 916 245162 246078
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 4952 246104 251056
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1803 251092 252895
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 5123 252926 258049
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 3493 258087 261580
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D CPU 3963 261616 265579
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 3447 265615 269062
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D CPU 3885 269094 272979
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D CPU 5697 273024 278721
InceptionV4/InceptionV4/Mixed_5d/concat CPU 940 278762 279702
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 3363 279726 283089
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D CPU 4078 283125 287203
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D CPU 3380 287240 290620
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D CPU 3872 290651 294523
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D CPU 5722 294618 300340
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1828 300380 302208
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 5008 302244 307252
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 4964 307289 312253
InceptionV4/InceptionV4/Mixed_5e/concat CPU 899 312291 313190
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 9060 313218 322278
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool/Convert Convert 8009 313310 321319
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool OpenCL 2308 321319 323627
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D CPU 22663 322373 345036
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 16229 345090 361319
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 67329 361362 428691
InceptionV4/InceptionV4/Mixed_6a/concat/Convert Convert 4934 428732 433666
InceptionV4/InceptionV4/Mixed_6a/concat CPU 533 433666 434199
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1171 434245 435416
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 6150 435442 441592
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 2996 434339 437335
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8139 437335 445474
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 8299 441613 449912
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D CPU 8301 449930 458231
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 16332 445502 461834
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D CPU 9259 458255 467514
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D CPU 11727 467536 479263
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 19485 461859 481344
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D CPU 11884 479288 491172
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 13502 491214 504716
InceptionV4/InceptionV4/Mixed_6b/concat/Convert Convert 1502 504759 506261
InceptionV4/InceptionV4/Mixed_6b/concat CPU 536 506261 506797
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 2719 506934 509653
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 7094 509653 516747
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10564 506865 517429
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5491 516771 522262
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D CPU 9254 517443 526697
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D CPU 12552 526716 539268
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 2920 522277 525197
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15600 525197 540797
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 8220 539293 547513
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D CPU 8032 547562 555594
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D CPU 8718 555633 564351
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D CPU 10897 564397 575294
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D CPU 12332 575335 587667
InceptionV4/InceptionV4/Mixed_6c/concat/Convert Convert 2615 587718 590333
InceptionV4/InceptionV4/Mixed_6c/concat CPU 552 590333 590885
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1113 590932 592045
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 6254 592063 598317
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 8315 598339 606654
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 2920 591023 593943
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15897 593943 609840
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D CPU 8994 606680 615674
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D CPU 12094 615704 627798
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 7780 627839 635619
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D CPU 7806 635660 643466
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D CPU 8798 643517 652315
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D CPU 10872 652382 663254
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D CPU 11729 663300 675029
InceptionV4/InceptionV4/Mixed_6d/concat/Convert Convert 1702 675066 676768
InceptionV4/InceptionV4/Mixed_6d/concat CPU 536 676768 677304
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1044 677349 678393
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 6101 678411 684512
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D CPU 7956 684527 692483
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 2925 677441 680366
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15770 680366 696136
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D CPU 8390 692501 700891
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 2861 696160 699021
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 7907 699021 706928
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D CPU 9083 700908 709991
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D CPU 11226 710008 721234
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 15298 706944 722242
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D CPU 12047 721247 733294
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 19015 722250 741265
InceptionV4/InceptionV4/Mixed_6e/concat/Convert Convert 3655 741400 745055
InceptionV4/InceptionV4/Mixed_6e/concat CPU 549 745055 745604
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D CPU 7903 745691 753594
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 2756 745784 748540
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8158 748540 756698
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D CPU 8211 753610 761821
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D CPU 9118 761834 770952
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 15523 756731 772254
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D CPU 11047 770965 782012
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 19357 772262 791619
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D CPU 12124 782028 794152
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1139 794183 795322
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D CPU 5574 795348 800922
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D CPU 12905 800950 813855
InceptionV4/InceptionV4/Mixed_6f/concat/Convert Convert 1388 813887 815275
InceptionV4/InceptionV4/Mixed_6f/concat CPU 548 815275 815823
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 2761 815953 818714
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 7587 818714 826301
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D CPU 15780 815859 831639
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5712 826316 832028
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D CPU 7755 831654 839409
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D CPU 8771 839440 848211
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D CPU 12178 848242 860420
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D CPU 7420 860450 867870
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D CPU 8014 867903 875917
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D CPU 8762 875945 884707
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D CPU 10656 884732 895388
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D CPU 11682 895417 907099
InceptionV4/InceptionV4/Mixed_6g/concat/Convert Convert 3276 907129 910405
InceptionV4/InceptionV4/Mixed_6g/concat CPU 584 910405 910989
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10113 911033 921146
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 2773 911124 913897
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 7295 913897 921192
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 6206 921218 927424
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D CPU 9129 921167 930296
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D CPU 12409 930313 942722
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 2878 927431 930309
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15656 930309 945965
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D CPU 7847 942738 950585
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D CPU 7954 950616 958570
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D CPU 8738 958601 967339
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D CPU 10687 967374 978061
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D CPU 11697 978089 989786
InceptionV4/InceptionV4/Mixed_6h/concat/Convert Convert 2607 989818 992425
InceptionV4/InceptionV4/Mixed_6h/concat CPU 528 992425 992953
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool/Convert Convert 2517 993085 995602
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool OpenCL 2244 995602 997846
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10585 992991 1003576
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 2853 997859 1000712
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 7991 1000712 1008703
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 3895 1008720 1012615
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D CPU 13961 1003622 1017583
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D CPU 18223 1017612 1035835
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 10712 1035865 1046577
InceptionV4/InceptionV4/Mixed_7a/concat/Convert Convert 2876 1046609 1049485
InceptionV4/InceptionV4/Mixed_7a/concat CPU 193 1049485 1049678
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 393 1049711 1050104
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3658 1050117 1053775
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 1889 1049803 1051692
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 5119 1051692 1056811
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 3827 1053789 1057616
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 4043 1056821 1060864
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 5401 1057632 1063033
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 3832 1060872 1064704
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat OpenCL 749 1064712 1065461
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D CPU 4527 1063047 1067574
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D CPU 5587 1067586 1073173
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D CPU 3463 1073184 1076647
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D CPU 3492 1076661 1080153
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat CPU 44 1080167 1080211
InceptionV4/InceptionV4/Mixed_7b/concat/Convert Convert 1208 1080219 1081427
InceptionV4/InceptionV4/Mixed_7b/concat CPU 196 1081427 1081623
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 3440 1081644 1085084
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 454 1085100 1085554
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3365 1085565 1088930
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 4585 1088941 1093526
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D CPU 4318 1093539 1097857
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D CPU 5642 1097869 1103511
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D CPU 3468 1103525 1106993
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D CPU 3421 1107005 1110426
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat CPU 43 1110439 1110482
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4620 1110488 1115108
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D CPU 2516 1115122 1117638
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D CPU 2530 1117650 1120180
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat CPU 39 1120193 1120232
InceptionV4/InceptionV4/Mixed_7c/concat CPU 161 1120239 1120400
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 435 1120408 1120843
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3416 1120852 1124268
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 3440 1124282 1127722
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4499 1127735 1132234
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D CPU 2555 1132247 1134802
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D CPU 2603 1134832 1137435
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat CPU 41 1137454 1137495
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 6478 1137501 1143979
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D CPU 4333 1143995 1148328
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D CPU 5611 1148358 1153969
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D CPU 3481 1153984 1157465
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D CPU 3460 1157478 1160938
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat CPU 43 1160952 1160995
InceptionV4/InceptionV4/Mixed_7d/concat CPU 198 1161004 1161202
InceptionV4/Logits/AvgPool_1a/AvgPool CPU 102 1161211 1161313
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 5 1161320 1161325
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 1 1161331 1161332
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 0 1161339 1161339
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 1 1161343 1161344
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 3 1161349 1161352
InceptionV4/Logits/Logits/MatMul CPU 14890 1161357 1176247
InceptionV4/Logits/Logits/BiasAdd CPU 28 1176260 1176288
InceptionV4/Logits/Predictions CPU 18 1176295 1176313
InceptionV4/Logits/Logits/biases CPU 0 987 987
InceptionV4/Logits/Logits/weights CPU 1 997 998
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 0 1021 1021
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 0 1027 1027
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 0 1033 1033
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 0 1039 1039
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D CPU 3911 1044 4955
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 8266 442 8708
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5807 8708 14515
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D CPU 14877 4978 19855
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 6517 14545 21062
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D CPU 22236 19868 42104
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D CPU 27849 42133 69982
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool CPU 1498 70022 71520
InceptionV4/InceptionV4/Mixed_3a/concat CPU 1545 71546 73091
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5864 73114 78978
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 3819 78999 82818
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D CPU 4037 82869 86906
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 6058 73210 79268
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 9276 79268 88544
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D CPU 7545 86925 94470
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5702 94498 100200
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D CPU 15402 100221 115623
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 28442 88581 117023
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D CPU 14792 115646 130438
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 12345 130471 142816
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 3856 142847 146703
InceptionV4/InceptionV4/Mixed_4a/concat/Convert Convert 4216 142951 147167
InceptionV4/InceptionV4/Mixed_4a/concat OpenCL 3614 147167 150781
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D CPU 4416 146719 151135
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool/Convert Convert 4826 151162 155988
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool CPU 1143 155988 157131
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 4740 157166 161906
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 42045 161906 203951
InceptionV4/InceptionV4/Mixed_5a/concat CPU 899 204026 204925
InceptionV4/InceptionV4/Mixed_5b/concat/Convert Convert 1600 204948 206548
InceptionV4/InceptionV4/Mixed_5b/concat CPU 830 206548 207378
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 4887 207420 212307
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 3536 212332 215868
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D CPU 3924 215895 219819
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1838 219848 221686
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 5058 221713 226771
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 3372 226799 230171
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D CPU 3847 230217 234064
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D CPU 5709 234095 239804
InceptionV4/InceptionV4/Mixed_5c/concat CPU 920 239837 240757
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5039 240778 245817
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1808 245843 247651
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 4993 247677 252670
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 3596 252699 256295
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D CPU 3853 256322 260175
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 3426 260202 263628
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D CPU 3939 263654 267593
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D CPU 5595 267624 273219
InceptionV4/InceptionV4/Mixed_5d/concat CPU 889 273251 274140
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 3418 274162 277580
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D CPU 3866 277608 281474
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D CPU 3365 281505 284870
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D CPU 4013 284897 288910
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D CPU 5644 288941 294585
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1861 294613 296474
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 4953 296501 301454
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5011 301480 306491
InceptionV4/InceptionV4/Mixed_5e/concat CPU 853 306521 307374
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 8807 307396 316203
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool/Convert Convert 7048 307495 314543
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool OpenCL 1863 314543 316406
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D CPU 22163 316286 338449
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 16149 338481 354630
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 61717 354658 416375
InceptionV4/InceptionV4/Mixed_6a/concat/Convert Convert 4906 416407 421313
InceptionV4/InceptionV4/Mixed_6a/concat CPU 512 421313 421825
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1044 421862 422906
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 6161 422926 429087
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 2954 421956 424910
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8236 424910 433146
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 7949 429108 437057
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D CPU 8203 437072 445275
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 16183 433184 449367
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D CPU 9205 445287 454492
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D CPU 11704 454509 466213
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 19634 449377 469011
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D CPU 11952 466229 478181
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 12938 478211 491149
InceptionV4/InceptionV4/Mixed_6b/concat/Convert Convert 1516 491182 492698
InceptionV4/InceptionV4/Mixed_6b/concat CPU 548 492698 493246
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 2726 493375 496101
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 7286 496101 503387
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10223 493300 503523
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5595 503404 508999
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D CPU 9215 503541 512756
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D CPU 12525 512773 525298
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 2946 509006 511952
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15795 511952 527747
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 7801 525316 533117
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D CPU 8000 533152 541152
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D CPU 8785 541180 549965
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D CPU 10808 549994 560802
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D CPU 12218 560833 573051
InceptionV4/InceptionV4/Mixed_6c/concat/Convert Convert 2948 573090 576038
InceptionV4/InceptionV4/Mixed_6c/concat CPU 531 576038 576569
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1025 576609 577634
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 6165 577655 583820
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 7855 583857 591712
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 3020 576703 579723
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 16017 579723 595740
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D CPU 9030 591735 600765
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D CPU 12067 600794 612861
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 7424 612891 620315
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D CPU 7885 620347 628232
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D CPU 8815 628265 637080
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D CPU 10762 637108 647870
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D CPU 11650 647899 659549
InceptionV4/InceptionV4/Mixed_6d/concat/Convert Convert 1650 659581 661231
InceptionV4/InceptionV4/Mixed_6d/concat CPU 623 661231 661854
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1081 661895 662976
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 6224 662994 669218
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D CPU 7856 669236 677092
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 2951 661986 664937
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15991 664937 680928
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D CPU 8344 677112 685456
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 2900 680943 683843
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 7908 683843 691751
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D CPU 8983 685473 694456
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D CPU 11256 694472 705728
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 15557 691765 707322
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D CPU 12117 705742 717859
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 19174 707334 726508
InceptionV4/InceptionV4/Mixed_6e/concat/Convert Convert 3525 726644 730169
InceptionV4/InceptionV4/Mixed_6e/concat CPU 514 730169 730683
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D CPU 7988 730768 738756
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 2692 730861 733553
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8235 733553 741788
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D CPU 8242 738791 747033
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D CPU 9095 747046 756141
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 15670 741802 757472
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D CPU 11108 756155 767263
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 19437 757480 776917
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D CPU 12140 767279 779419
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1093 779450 780543
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D CPU 5630 780570 786200
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D CPU 12960 786230 799190
InceptionV4/InceptionV4/Mixed_6f/concat/Convert Convert 1452 799222 800674
InceptionV4/InceptionV4/Mixed_6f/concat CPU 567 800674 801241
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 2737 801370 804107
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 7630 804107 811737
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D CPU 15858 801278 817136
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5832 811751 817583
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D CPU 7724 817152 824876
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D CPU 8795 824909 833704
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D CPU 12236 833735 845971
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D CPU 7342 846001 853343
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D CPU 7998 853373 861371
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D CPU 8762 861401 870163
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D CPU 10793 870194 880987
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D CPU 11774 881018 892792
InceptionV4/InceptionV4/Mixed_6g/concat/Convert Convert 1391 892823 894214
InceptionV4/InceptionV4/Mixed_6g/concat CPU 581 894214 894795
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 2981 894927 897908
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 7694 897908 905602
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10845 894834 905679
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5507 905622 911129
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D CPU 9108 905694 914802
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D CPU 12520 914825 927345
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 2925 911137 914062
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15775 914062 929837
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D CPU 7742 927382 935124
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D CPU 7993 935156 943149
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D CPU 8774 943183 951957
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D CPU 10724 951991 962715
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D CPU 11752 962745 974497
InceptionV4/InceptionV4/Mixed_6h/concat/Convert Convert 3070 974530 977600
InceptionV4/InceptionV4/Mixed_6h/concat CPU 520 977600 978120
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool/Convert Convert 2907 978256 981163
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool OpenCL 2247 981163 983410
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 11114 978163 989277
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 3245 983449 986694
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 8049 986694 994743
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 4052 994767 998819
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D CPU 13986 989301 1003287
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D CPU 21847 1003321 1025168
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 10532 1025224 1035756
InceptionV4/InceptionV4/Mixed_7a/concat/Convert Convert 2904 1035797 1038701
InceptionV4/InceptionV4/Mixed_7a/concat CPU 189 1038701 1038890
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 411 1038929 1039340
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3775 1039355 1043130
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 1720 1039018 1040738
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4999 1040738 1045737
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 4141 1043146 1047287
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 3811 1045758 1049569
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 5727 1047306 1053033
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 3620 1049582 1053202
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat OpenCL 523 1053213 1053736
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D CPU 4415 1053050 1057465
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D CPU 5632 1057482 1063114
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D CPU 3468 1063132 1066600
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D CPU 3507 1066624 1070131
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat CPU 46 1070155 1070201
InceptionV4/InceptionV4/Mixed_7b/concat/Convert Convert 1020 1070210 1071230
InceptionV4/InceptionV4/Mixed_7b/concat CPU 189 1071230 1071419
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 3385 1071448 1074833
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 453 1074855 1075308
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3465 1075324 1078789
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 4614 1078811 1083425
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D CPU 4893 1083448 1088341
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D CPU 5700 1088364 1094064
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D CPU 3545 1094092 1097637
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D CPU 3546 1097661 1101207
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat CPU 43 1101230 1101273
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4661 1101279 1105940
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D CPU 2524 1105969 1108493
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D CPU 2551 1108513 1111064
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat CPU 39 1111086 1111125
InceptionV4/InceptionV4/Mixed_7c/concat CPU 161 1111134 1111295
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 440 1111304 1111744
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3443 1111761 1115204
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 3462 1115234 1118696
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4470 1118736 1123206
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D CPU 2575 1123229 1125804
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D CPU 2577 1125840 1128417
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat CPU 43 1128443 1128486
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 4549 1128492 1133041
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D CPU 4286 1133065 1137351
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D CPU 5611 1137376 1142987
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D CPU 3436 1143012 1146448
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D CPU 3472 1146475 1149947
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat CPU 42 1149972 1150014
InceptionV4/InceptionV4/Mixed_7d/concat CPU 196 1150024 1150220
InceptionV4/Logits/AvgPool_1a/AvgPool CPU 106 1150231 1150337
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 5 1150347 1150352
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 1 1150360 1150361
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 1 1150368 1150369
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 0 1150373 1150373
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 3 1150379 1150382
InceptionV4/Logits/Logits/MatMul CPU 14795 1150388 1165183
InceptionV4/Logits/Logits/BiasAdd CPU 29 1165206 1165235
InceptionV4/Logits/Predictions CPU 19 1165244 1165263
InceptionV4/Logits/Logits/biases CPU 1 1076 1077
InceptionV4/Logits/Logits/weights CPU 1 1089 1090
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 1 1101 1102
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 0 1108 1108
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 0 1113 1113
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 0 1122 1122
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D CPU 4112 1132 5244
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 7895 893 8788
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5645 8788 14433
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D CPU 14713 5266 19979
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 6251 14481 20732
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D CPU 22221 19992 42213
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D CPU 27859 42242 70101
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool CPU 1472 70143 71615
InceptionV4/InceptionV4/Mixed_3a/concat CPU 1542 71640 73182
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5851 73205 79056
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 3747 79074 82821
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D CPU 3994 82853 86847
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 5808 73301 79109
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 9551 79109 88660
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D CPU 7492 86864 94356
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5672 94389 100061
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D CPU 15387 100089 115476
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 28240 88687 116927
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D CPU 14781 115502 130283
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 12377 130316 142693
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 3771 142725 146496
InceptionV4/InceptionV4/Mixed_4a/concat/Convert Convert 3825 142822 146647
InceptionV4/InceptionV4/Mixed_4a/concat OpenCL 3835 146647 150482
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D CPU 4335 146512 150847
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool/Convert Convert 4634 150883 155517
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool CPU 1142 155517 156659
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 4596 156698 161294
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 42134 161294 203428
InceptionV4/InceptionV4/Mixed_5a/concat CPU 900 203486 204386
InceptionV4/InceptionV4/Mixed_5b/concat/Convert Convert 1399 204409 205808
InceptionV4/InceptionV4/Mixed_5b/concat CPU 870 205808 206678
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 4966 206726 211692
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 3457 211719 215176
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D CPU 4008 215204 219212
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1810 219242 221052
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 4979 221081 226060
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 3396 226086 229482
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D CPU 3856 229507 233363
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D CPU 5708 233393 239101
InceptionV4/InceptionV4/Mixed_5c/concat CPU 888 239135 240023
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 4816 240046 244862
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1828 244888 246716
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 5095 246739 251834
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 3496 251864 255360
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D CPU 3892 255386 259278
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 3414 259307 262721
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D CPU 3879 262748 266627
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D CPU 5610 266659 272269
InceptionV4/InceptionV4/Mixed_5d/concat CPU 884 272302 273186
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 3376 273207 276583
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D CPU 4055 276610 280665
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D CPU 3391 280697 284088
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D CPU 3946 284112 288058
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D CPU 5643 288088 293731
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1828 293759 295587
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 4978 295613 300591
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 4967 300617 305584
InceptionV4/InceptionV4/Mixed_5e/concat CPU 854 305611 306465
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 8902 306488 315390
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool/Convert Convert 7666 306587 314253
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool OpenCL 1985 314253 316238
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D CPU 22434 315508 337942
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 16181 337973 354154
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 61423 354183 415606
InceptionV4/InceptionV4/Mixed_6a/concat/Convert Convert 4807 415638 420445
InceptionV4/InceptionV4/Mixed_6a/concat CPU 517 420445 420962
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1051 421000 422051
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 6108 422070 428178
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 2728 421093 423821
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8195 423821 432016
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 7931 428196 436127
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D CPU 8272 436140 444412
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 16196 432042 448238
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D CPU 9132 444425 453557
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D CPU 11621 453576 465197
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 19549 448245 467794
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D CPU 12034 465212 477246
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 13000 477272 490272
InceptionV4/InceptionV4/Mixed_6b/concat/Convert Convert 1476 490304 491780
InceptionV4/InceptionV4/Mixed_6b/concat CPU 529 491780 492309
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 2485 492442 494927
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 7136 494927 502063
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10130 492367 502497
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5546 502084 507630
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D CPU 9122 502511 511633
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D CPU 12505 511648 524153
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 2675 507637 510312
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15576 510312 525888
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 7769 524172 531941
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D CPU 8008 531977 539985
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D CPU 8808 540015 548823
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D CPU 10849 548852 559701
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D CPU 12203 559732 571935
InceptionV4/InceptionV4/Mixed_6c/concat/Convert Convert 2823 571969 574792
InceptionV4/InceptionV4/Mixed_6c/concat CPU 537 574792 575329
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1035 575375 576410
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 6165 576426 582591
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 7905 582608 590513
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 2615 575468 578083
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15891 578083 593974
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D CPU 9001 590535 599536
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D CPU 12060 599568 611628
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 7430 611659 619089
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D CPU 7824 619124 626948
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D CPU 8816 626982 635798
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D CPU 10785 635828 646613
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D CPU 11717 646643 658360
InceptionV4/InceptionV4/Mixed_6d/concat/Convert Convert 1649 658393 660042
InceptionV4/InceptionV4/Mixed_6d/concat CPU 594 660042 660636
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1039 660677 661716
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 6106 661738 667844
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D CPU 7744 667863 675607
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 2590 660768 663358
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15807 663358 679165
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D CPU 8353 675623 683976
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 2662 679180 681842
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 7773 681842 689615
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D CPU 9090 683994 693084
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D CPU 11201 693105 704306
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 15237 689632 704869
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D CPU 12065 704319 716384
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 18994 704878 723872
InceptionV4/InceptionV4/Mixed_6e/concat/Convert Convert 3661 724015 727676
InceptionV4/InceptionV4/Mixed_6e/concat CPU 568 727676 728244
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D CPU 7937 728329 736266
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 2579 728421 731000
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8036 731000 739036
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D CPU 8213 736284 744497
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D CPU 9187 744510 753697
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 15541 739050 754591
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D CPU 11055 753710 764765
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 19316 754598 773914
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D CPU 12138 764783 776921
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1148 776952 778100
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D CPU 5580 778128 783708
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D CPU 14660 783738 798398
InceptionV4/InceptionV4/Mixed_6f/concat/Convert Convert 1384 798431 799815
InceptionV4/InceptionV4/Mixed_6f/concat CPU 557 799815 800372
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 2455 800518 802973
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 7262 802973 810235
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5714 810249 815963
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D CPU 15775 800426 816201
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D CPU 8127 816232 824359
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D CPU 9706 824392 834098
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D CPU 12175 834129 846304
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D CPU 7625 846340 853965
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D CPU 8022 853997 862019
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D CPU 8778 862050 870828
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D CPU 10712 870859 881571
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D CPU 11713 881604 893317
InceptionV4/InceptionV4/Mixed_6g/concat/Convert Convert 3221 893348 896569
InceptionV4/InceptionV4/Mixed_6g/concat CPU 540 896569 897109
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 2574 897248 899822
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 7241 899822 907063
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10142 897185 907327
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 6639 907089 913728
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D CPU 9088 907341 916429
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D CPU 12546 916448 928994
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 2626 913736 916362
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15676 916362 932038
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D CPU 7815 929010 936825
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D CPU 7939 936856 944795
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D CPU 8733 944825 953558
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D CPU 10706 953591 964297
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D CPU 11685 964328 976013
InceptionV4/InceptionV4/Mixed_6h/concat/Convert Convert 2791 976045 978836
InceptionV4/InceptionV4/Mixed_6h/concat CPU 546 978836 979382
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool/Convert Convert 2464 979515 981979
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool OpenCL 2119 981979 984098
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10587 979422 990009
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 2888 984114 987002
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 7969 987002 994971
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 3926 994987 998913
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D CPU 13923 990029 1003952
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D CPU 19103 1003982 1023085
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 10614 1023116 1033730
InceptionV4/InceptionV4/Mixed_7a/concat/Convert Convert 3047 1033764 1036811
InceptionV4/InceptionV4/Mixed_7a/concat CPU 189 1036811 1037000
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 461 1037033 1037494
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3749 1037528 1041277
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 1926 1037125 1039051
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4955 1039051 1044006
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 3756 1041290 1045046
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 3891 1044020 1047911
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 5521 1045067 1050588
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 3618 1047921 1051539
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat OpenCL 1253 1051546 1052799
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D CPU 4400 1050607 1055007
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D CPU 5651 1055018 1060669
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D CPU 3374 1060681 1064055
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D CPU 3519 1064071 1067590
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat CPU 45 1067606 1067651
InceptionV4/InceptionV4/Mixed_7b/concat/Convert Convert 1154 1067658 1068812
InceptionV4/InceptionV4/Mixed_7b/concat CPU 195 1068812 1069007
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 3388 1069031 1072419
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 449 1072433 1072882
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3380 1072893 1076273
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 4663 1076285 1080948
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D CPU 4253 1080963 1085216
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D CPU 5658 1085227 1090885
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D CPU 3442 1090903 1094345
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D CPU 3519 1094357 1097876
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat CPU 42 1097892 1097934
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4567 1097940 1102507
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D CPU 2520 1102524 1105044
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D CPU 2590 1105055 1107645
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat CPU 40 1107661 1107701
InceptionV4/InceptionV4/Mixed_7c/concat CPU 167 1107709 1107876
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 437 1107884 1108321
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3430 1108331 1111761
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 3356 1111778 1115134
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4564 1115146 1119710
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D CPU 2494 1119726 1122220
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D CPU 2570 1122233 1124803
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat CPU 42 1124820 1124862
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 4589 1124867 1129456
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D CPU 4274 1129470 1133744
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D CPU 5669 1133757 1139426
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D CPU 3353 1139443 1142796
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D CPU 3446 1142808 1146254
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat CPU 43 1146268 1146311
InceptionV4/InceptionV4/Mixed_7d/concat CPU 192 1146319 1146511
InceptionV4/Logits/AvgPool_1a/AvgPool CPU 104 1146540 1146644
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 4 1146653 1146657
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 0 1146665 1146665
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 0 1146688 1146688
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 0 1146694 1146694
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 3 1146699 1146702
InceptionV4/Logits/Logits/MatMul CPU 15043 1146707 1161750
InceptionV4/Logits/Logits/BiasAdd CPU 29 1161763 1161792
InceptionV4/Logits/Predictions CPU 18 1161799 1161817
InceptionV4/Logits/Logits/biases CPU 1 1000 1001
InceptionV4/Logits/Logits/weights CPU 0 1014 1014
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 0 1035 1035
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 0 1041 1041
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 0 1046 1046
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 0 1053 1053
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D CPU 4187 1059 5246
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 8568 426 8994
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5779 8994 14773
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D CPU 14655 5278 19933
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 6396 14810 21206
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D CPU 22191 19946 42137
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D CPU 27851 42165 70016
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool CPU 1504 70055 71559
InceptionV4/InceptionV4/Mixed_3a/concat CPU 1607 71583 73190
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5768 73215 78983
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 3821 79003 82824
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D CPU 3983 82862 86845
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 5843 73307 79150
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 9376 79150 88526
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D CPU 7530 86865 94395
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5591 94421 100012
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D CPU 15465 100035 115500
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 28409 88550 116959
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D CPU 14721 115528 130249
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 12451 130280 142731
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 3764 142757 146521
InceptionV4/InceptionV4/Mixed_4a/concat/Convert Convert 3557 142859 146416
InceptionV4/InceptionV4/Mixed_4a/concat OpenCL 2375 146416 148791
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D CPU 4236 146538 150774
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool/Convert Convert 4614 150803 155417
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool CPU 1142 155417 156559
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 4584 156595 161179
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 42132 161179 203311
InceptionV4/InceptionV4/Mixed_5a/concat CPU 890 203368 204258
InceptionV4/InceptionV4/Mixed_5b/concat/Convert Convert 1467 204281 205748
InceptionV4/InceptionV4/Mixed_5b/concat CPU 875 205748 206623
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 4950 206669 211619
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 3529 211645 215174
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D CPU 3918 215202 219120
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1812 219150 220962
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 5061 220990 226051
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 3372 226078 229450
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D CPU 3946 229475 233421
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D CPU 5624 233454 239078
InceptionV4/InceptionV4/Mixed_5c/concat CPU 884 239111 239995
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 4984 240016 245000
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1833 245027 246860
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 4956 246883 251839
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 3469 251867 255336
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D CPU 3843 255363 259206
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 3439 259241 262680
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D CPU 3896 262705 266601
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D CPU 5651 266632 272283
InceptionV4/InceptionV4/Mixed_5d/concat CPU 1006 272321 273327
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 3359 273354 276713
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D CPU 3898 276746 280644
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D CPU 3599 280685 284284
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D CPU 3899 284315 288214
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D CPU 5773 288252 294025
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1833 294060 295893
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 4892 295924 300816
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5025 300852 305877
InceptionV4/InceptionV4/Mixed_5e/concat CPU 876 305915 306791
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 8971 306820 315791
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool/Convert Convert 7909 306910 314819
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool OpenCL 2110 314819 316929
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D CPU 22546 315909 338455
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 16295 338505 354800
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 68929 354843 423772
InceptionV4/InceptionV4/Mixed_6a/concat/Convert Convert 4899 423817 428716
InceptionV4/InceptionV4/Mixed_6a/concat CPU 518 428716 429234
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1055 429278 430333
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 6125 430354 436479
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 2817 429371 432188
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8016 432188 440204
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 7946 436500 444446
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D CPU 8233 444463 452696
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 16406 440227 456633
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D CPU 9081 452710 461791
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D CPU 11726 461810 473536
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 19343 456641 475984
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D CPU 11911 473552 485463
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 13082 485493 498575
InceptionV4/InceptionV4/Mixed_6b/concat/Convert Convert 1365 498605 499970
InceptionV4/InceptionV4/Mixed_6b/concat CPU 535 499970 500505
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 2572 500637 503209
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 7048 503209 510257
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10117 500564 510681
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5378 510278 515656
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D CPU 9158 510697 519855
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D CPU 12535 519870 532405
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 2755 515664 518419
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15496 518419 533915
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 7662 532481 540143
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D CPU 8005 540179 548184
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D CPU 8780 548212 556992
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D CPU 10839 557022 567861
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D CPU 12186 567891 580077
InceptionV4/InceptionV4/Mixed_6c/concat/Convert Convert 2696 580115 582811
InceptionV4/InceptionV4/Mixed_6c/concat CPU 547 582811 583358
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1052 583400 584452
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 6057 584469 590526
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 7847 590544 598391
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 2726 583494 586220
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15727 586220 601947
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D CPU 8991 598413 607404
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D CPU 12074 607434 619508
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 7406 619538 626944
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D CPU 7914 626977 634891
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D CPU 8786 634926 643712
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D CPU 10743 643739 654482
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D CPU 11682 654511 666193
InceptionV4/InceptionV4/Mixed_6d/concat/Convert Convert 1518 666227 667745
InceptionV4/InceptionV4/Mixed_6d/concat CPU 560 667745 668305
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1032 668342 669374
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 6127 669396 675523
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D CPU 7839 675541 683380
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 2699 668434 671133
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15715 671133 686848
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D CPU 8298 683398 691696
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 2751 686864 689615
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 7687 689615 697302
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D CPU 9049 691711 700760
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D CPU 11203 700782 711985
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 15263 697319 712582
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D CPU 12113 711998 724111
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 19053 712590 731643
InceptionV4/InceptionV4/Mixed_6e/concat/Convert Convert 3913 731769 735682
InceptionV4/InceptionV4/Mixed_6e/concat CPU 514 735682 736196
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D CPU 7883 736282 744165
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 2515 736376 738891
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8071 738891 746962
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D CPU 8160 744185 752345
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D CPU 9155 752358 761513
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 15331 746977 762308
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D CPU 11057 761526 772583
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 19225 762316 781541
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D CPU 12146 772603 784749
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1120 784800 785920
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D CPU 5558 785944 791502
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D CPU 13017 791530 804547
InceptionV4/InceptionV4/Mixed_6f/concat/Convert Convert 1313 804585 805898
InceptionV4/InceptionV4/Mixed_6f/concat CPU 555 805898 806453
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 2561 806583 809144
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 7367 809144 816511
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5488 816528 822016
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D CPU 15744 806491 822235
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D CPU 7736 822265 830001
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D CPU 8836 830032 838868
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D CPU 12200 838900 851100
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D CPU 7444 851135 858579
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D CPU 8046 858610 866656
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D CPU 8783 866685 875468
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D CPU 10685 875499 886184
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D CPU 11702 886217 897919
InceptionV4/InceptionV4/Mixed_6g/concat/Convert Convert 4170 897948 902118
InceptionV4/InceptionV4/Mixed_6g/concat CPU 561 902118 902679
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 2545 902813 905358
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 7389 905358 912747
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10144 902719 912863
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 7183 912765 919948
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D CPU 9096 912878 921974
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D CPU 12565 921996 934561
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 2791 919956 922747
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15637 922747 938384
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D CPU 7990 934577 942567
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D CPU 7925 942593 950518
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D CPU 8746 950548 959294
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D CPU 10704 959331 970035
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D CPU 11661 970064 981725
InceptionV4/InceptionV4/Mixed_6h/concat/Convert Convert 2727 981756 984483
InceptionV4/InceptionV4/Mixed_6h/concat CPU 539 984483 985022
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool/Convert Convert 2527 985156 987683
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool OpenCL 2074 987683 989757
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10754 985063 995817
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 2994 989774 992768
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 7926 992768 1000694
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 3907 1000712 1004619
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D CPU 13911 995839 1009750
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D CPU 18287 1009779 1028066
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 10723 1028096 1038819
InceptionV4/InceptionV4/Mixed_7a/concat/Convert Convert 3084 1038878 1041962
InceptionV4/InceptionV4/Mixed_7a/concat CPU 192 1041962 1042154
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 427 1042188 1042615
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3739 1042629 1046368
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 1910 1042280 1044190
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4908 1044190 1049098
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 3720 1046381 1050101
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 3818 1049112 1052930
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 5438 1050120 1055558
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 3658 1052938 1056596
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat OpenCL 1252 1056603 1057855
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D CPU 4401 1055578 1059979
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D CPU 5680 1059991 1065671
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D CPU 3394 1065684 1069078
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D CPU 3549 1069094 1072643
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat CPU 45 1072660 1072705
InceptionV4/InceptionV4/Mixed_7b/concat/Convert Convert 1161 1072713 1073874
InceptionV4/InceptionV4/Mixed_7b/concat CPU 207 1073874 1074081
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 3365 1074104 1077469
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 448 1077485 1077933
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3411 1077944 1081355
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 4641 1081367 1086008
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D CPU 4221 1086024 1090245
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D CPU 5633 1090257 1095890
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D CPU 3416 1095907 1099323
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D CPU 3498 1099335 1102833
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat CPU 44 1102849 1102893
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4597 1102899 1107496
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D CPU 2492 1107513 1110005
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D CPU 2592 1110017 1112609
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat CPU 42 1112624 1112666
InceptionV4/InceptionV4/Mixed_7c/concat CPU 171 1112675 1112846
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 437 1112854 1113291
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3420 1113300 1116720
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 3396 1116736 1120132
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4553 1120144 1124697
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D CPU 2519 1124711 1127230
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D CPU 2612 1127242 1129854
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat CPU 40 1129875 1129915
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 4589 1129921 1134510
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D CPU 4290 1134525 1138815
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D CPU 5677 1138848 1144525
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D CPU 3368 1144541 1147909
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D CPU 3470 1147940 1151410
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat CPU 43 1151424 1151467
InceptionV4/InceptionV4/Mixed_7d/concat CPU 193 1151475 1151668
InceptionV4/Logits/AvgPool_1a/AvgPool CPU 104 1151677 1151781
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 5 1151789 1151794
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 0 1151801 1151801
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 0 1151809 1151809
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 1 1151813 1151814
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 2 1151819 1151821
InceptionV4/Logits/Logits/MatMul CPU 15252 1151827 1167079
InceptionV4/Logits/Logits/BiasAdd CPU 27 1167093 1167120
InceptionV4/Logits/Predictions CPU 17 1167128 1167145
InceptionV4/Logits/Logits/biases CPU 1 1206 1207
InceptionV4/Logits/Logits/weights CPU 0 1219 1219
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 1 1238 1239
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 0 1246 1246
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 0 1252 1252
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 0 1259 1259
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D CPU 4174 1272 5446
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 8334 418 8752
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5841 8752 14593
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D CPU 14770 5472 20242
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 6428 14638 21066
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D CPU 22418 20256 42674
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D CPU 27879 42696 70575
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool CPU 1509 70616 72125
InceptionV4/InceptionV4/Mixed_3a/concat CPU 1602 72151 73753
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5833 73777 79610
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 3845 79630 83475
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D CPU 4005 83510 87515
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 5993 73870 79863
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 9338 79863 89201
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D CPU 7694 87532 95226
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5653 95258 100911
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D CPU 15481 100935 116416
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 28550 89226 117776
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D CPU 14755 116442 131197
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 12611 131228 143839
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 3891 143868 147759
InceptionV4/InceptionV4/Mixed_4a/concat/Convert Convert 3826 143971 147797
InceptionV4/InceptionV4/Mixed_4a/concat OpenCL 3510 147797 151307
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D CPU 4275 147780 152055
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool/Convert Convert 4604 152084 156688
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool CPU 1149 156688 157837
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 4682 157872 162554
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 42174 162554 204728
InceptionV4/InceptionV4/Mixed_5a/concat CPU 910 204786 205696
InceptionV4/InceptionV4/Mixed_5b/concat/Convert Convert 1584 205718 207302
InceptionV4/InceptionV4/Mixed_5b/concat CPU 885 207302 208187
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 4917 208233 213150
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 3487 213177 216664
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D CPU 3932 216693 220625
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1930 220655 222585
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 4934 222609 227543
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 3332 227572 230904
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D CPU 3894 230930 234824
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D CPU 5692 234856 240548
InceptionV4/InceptionV4/Mixed_5c/concat CPU 925 240580 241505
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5044 241525 246569
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1828 246597 248425
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 5102 248451 253553
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 3554 253582 257136
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D CPU 3848 257163 261011
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 3521 261042 264563
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D CPU 3884 264591 268475
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D CPU 5686 268506 274192
InceptionV4/InceptionV4/Mixed_5d/concat CPU 895 274225 275120
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 3393 275142 278535
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D CPU 3976 278562 282538
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D CPU 3488 282565 286053
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D CPU 3882 286081 289963
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D CPU 5720 289993 295713
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1818 295743 297561
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 5029 297588 302617
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 4951 302644 307595
InceptionV4/InceptionV4/Mixed_5e/concat CPU 858 307625 308483
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 8934 308507 317441
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool/Convert Convert 7272 308605 315877
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool OpenCL 1877 315877 317754
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D CPU 22254 317528 339782
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 16273 339813 356086
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 63986 356118 420104
InceptionV4/InceptionV4/Mixed_6a/concat/Convert Convert 5448 420136 425584
InceptionV4/InceptionV4/Mixed_6a/concat CPU 520 425584 426104
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1033 426142 427175
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 6147 427197 433344
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 2731 426235 428966
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8119 428966 437085
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 7875 433363 441238
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D CPU 8300 441250 449550
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 16343 437105 453448
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D CPU 9207 449563 458770
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 19282 453455 472737
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D CPU 14103 458789 472892
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D CPU 11908 472919 484827
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 13050 484857 497907
InceptionV4/InceptionV4/Mixed_6b/concat/Convert Convert 1337 497938 499275
InceptionV4/InceptionV4/Mixed_6b/concat CPU 547 499275 499822
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 2533 499953 502486
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 7130 502486 509616
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10253 499882 510135
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5581 509636 515217
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D CPU 12668 510149 522817
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 2912 515224 518136
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15377 518136 533513
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D CPU 12549 522834 535383
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 7589 535411 543000
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D CPU 7977 543040 551017
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D CPU 8833 551045 559878
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D CPU 10871 559908 570779
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D CPU 12299 570810 583109
InceptionV4/InceptionV4/Mixed_6c/concat/Convert Convert 2672 583144 585816
InceptionV4/InceptionV4/Mixed_6c/concat CPU 542 585816 586358
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1050 586402 587452
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 6195 587471 593666
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 7854 593687 601541
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 2763 586495 589258
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15950 589258 605208
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D CPU 9032 601564 610596
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D CPU 12156 610626 622782
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 7334 622810 630144
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D CPU 7919 630172 638091
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D CPU 8863 638125 646988
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D CPU 10820 647017 657837
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D CPU 11687 657865 669552
InceptionV4/InceptionV4/Mixed_6d/concat/Convert Convert 1465 669587 671052
InceptionV4/InceptionV4/Mixed_6d/concat CPU 559 671052 671611
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1109 671648 672757
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 6115 672774 678889
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D CPU 7948 678905 686853
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 2767 671740 674507
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15864 674507 690371
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D CPU 8409 686872 695281
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 2748 690385 693133
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 7794 693133 700927
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D CPU 9108 695298 704406
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D CPU 11269 704426 715695
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 15206 700940 716146
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D CPU 12149 715712 727861
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 19036 716159 735195
InceptionV4/InceptionV4/Mixed_6e/concat/Convert Convert 3790 735316 739106
InceptionV4/InceptionV4/Mixed_6e/concat CPU 563 739106 739669
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D CPU 8309 739765 748074
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 2716 739854 742570
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8201 742570 750771
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D CPU 8360 748097 756457
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D CPU 9208 756476 765684
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 15496 750795 766291
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D CPU 11171 765706 776877
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 19406 766313 785719
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D CPU 12232 776909 789141
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1138 789180 790318
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D CPU 5703 790349 796052
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D CPU 13446 796092 809538
InceptionV4/InceptionV4/Mixed_6f/concat/Convert Convert 1318 809586 810904
InceptionV4/InceptionV4/Mixed_6f/concat CPU 569 810904 811473
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 2768 811631 814399
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 7411 814399 821810
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5507 821837 827344
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D CPU 16529 811540 828069
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D CPU 8325 828097 836422
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D CPU 8844 836467 845311
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D CPU 12227 845346 857573
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D CPU 7778 857612 865390
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D CPU 8043 865427 873470
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D CPU 8737 873502 882239
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D CPU 10788 882273 893061
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D CPU 11747 893097 904844
InceptionV4/InceptionV4/Mixed_6g/concat/Convert Convert 5461 904879 910340
InceptionV4/InceptionV4/Mixed_6g/concat CPU 563 910340 910903
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 2700 911043 913743
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 7379 913743 921122
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10259 910952 921211
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 6393 921149 927542
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D CPU 9205 921226 930431
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D CPU 12570 930454 943024
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 2767 927549 930316
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15647 930316 945963
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D CPU 7783 943042 950825
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D CPU 8001 950857 958858
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D CPU 8797 958888 967685
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D CPU 10737 967721 978458
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D CPU 11732 978488 990220
InceptionV4/InceptionV4/Mixed_6h/concat/Convert Convert 2739 990252 992991
InceptionV4/InceptionV4/Mixed_6h/concat CPU 547 992991 993538
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool/Convert Convert 2733 993672 996405
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool OpenCL 2329 996405 998734
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10902 993579 1004481
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 3069 998750 1001819
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 8115 1001819 1009934
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 4070 1009948 1014018
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D CPU 14039 1004504 1018543
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D CPU 17912 1018573 1036485
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 10800 1036517 1047317
InceptionV4/InceptionV4/Mixed_7a/concat/Convert Convert 3010 1047353 1050363
InceptionV4/InceptionV4/Mixed_7a/concat CPU 193 1050363 1050556
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 397 1050592 1050989
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3887 1051000 1054887
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 1744 1050684 1052428
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 5279 1052428 1057707
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 3873 1054927 1058800
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 4011 1057718 1061729
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 5626 1058820 1064446
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 3756 1061737 1065493
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat OpenCL 1244 1065500 1066744
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D CPU 4402 1064466 1068868
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D CPU 5699 1068879 1074578
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D CPU 3417 1074590 1078007
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D CPU 3496 1078022 1081518
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat CPU 46 1081533 1081579
InceptionV4/InceptionV4/Mixed_7b/concat/Convert Convert 1255 1081587 1082842
InceptionV4/InceptionV4/Mixed_7b/concat CPU 200 1082842 1083042
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 3425 1083065 1086490
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 453 1086504 1086957
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3394 1086968 1090362
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 4669 1090374 1095043
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D CPU 4254 1095060 1099314
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D CPU 5715 1099327 1105042
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D CPU 3431 1105060 1108491
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D CPU 3453 1108504 1111957
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat CPU 43 1111970 1112013
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4679 1112019 1116698
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D CPU 2542 1116716 1119258
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D CPU 2535 1119269 1121804
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat CPU 41 1121818 1121859
InceptionV4/InceptionV4/Mixed_7c/concat CPU 166 1121867 1122033
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 494 1122040 1122534
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3418 1122548 1125966
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 3411 1125986 1129397
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4548 1129409 1133957
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D CPU 2502 1133973 1136475
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D CPU 2596 1136488 1139084
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat CPU 41 1139099 1139140
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 4618 1139146 1143764
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D CPU 4278 1143778 1148056
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D CPU 5747 1148068 1153815
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D CPU 3411 1153837 1157248
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D CPU 3465 1157283 1160748
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat CPU 42 1160762 1160804
InceptionV4/InceptionV4/Mixed_7d/concat CPU 195 1160813 1161008
InceptionV4/Logits/AvgPool_1a/AvgPool CPU 105 1161016 1161121
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 4 1161148 1161152
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 0 1161160 1161160
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 1 1161168 1161169
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 0 1161175 1161175
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 4 1161180 1161184
InceptionV4/Logits/Logits/MatMul CPU 15012 1161190 1176202
InceptionV4/Logits/Logits/BiasAdd CPU 28 1176215 1176243
InceptionV4/Logits/Predictions CPU 17 1176252 1176269
