/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.3
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2019 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* I2C */
.set I2C_I2C_FF__ADR, CYREG_I2C_ADR
.set I2C_I2C_FF__CFG, CYREG_I2C_CFG
.set I2C_I2C_FF__CLK_DIV1, CYREG_I2C_CLK_DIV1
.set I2C_I2C_FF__CLK_DIV2, CYREG_I2C_CLK_DIV2
.set I2C_I2C_FF__CSR, CYREG_I2C_CSR
.set I2C_I2C_FF__D, CYREG_I2C_D
.set I2C_I2C_FF__MCSR, CYREG_I2C_MCSR
.set I2C_I2C_FF__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set I2C_I2C_FF__PM_ACT_MSK, 0x04
.set I2C_I2C_FF__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set I2C_I2C_FF__PM_STBY_MSK, 0x04
.set I2C_I2C_FF__TMOUT_CFG0, CYREG_I2C_TMOUT_CFG0
.set I2C_I2C_FF__TMOUT_CFG1, CYREG_I2C_TMOUT_CFG1
.set I2C_I2C_FF__TMOUT_CSR, CYREG_I2C_TMOUT_CSR
.set I2C_I2C_FF__TMOUT_SR, CYREG_I2C_TMOUT_SR
.set I2C_I2C_FF__XCFG, CYREG_I2C_XCFG
.set I2C_I2C_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set I2C_I2C_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set I2C_I2C_IRQ__INTC_MASK, 0x8000
.set I2C_I2C_IRQ__INTC_NUMBER, 15
.set I2C_I2C_IRQ__INTC_PRIOR_NUM, 7
.set I2C_I2C_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_15
.set I2C_I2C_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set I2C_I2C_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* RTC */
.set RTC_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set RTC_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set RTC_isr__INTC_MASK, 0x08
.set RTC_isr__INTC_NUMBER, 3
.set RTC_isr__INTC_PRIOR_NUM, 7
.set RTC_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set RTC_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set RTC_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* SCL_1 */
.set SCL_1__0__INTTYPE, CYREG_PICU12_INTTYPE0
.set SCL_1__0__MASK, 0x01
.set SCL_1__0__PC, CYREG_PRT12_PC0
.set SCL_1__0__PORT, 12
.set SCL_1__0__SHIFT, 0
.set SCL_1__AG, CYREG_PRT12_AG
.set SCL_1__BIE, CYREG_PRT12_BIE
.set SCL_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SCL_1__BYP, CYREG_PRT12_BYP
.set SCL_1__DM0, CYREG_PRT12_DM0
.set SCL_1__DM1, CYREG_PRT12_DM1
.set SCL_1__DM2, CYREG_PRT12_DM2
.set SCL_1__DR, CYREG_PRT12_DR
.set SCL_1__INP_DIS, CYREG_PRT12_INP_DIS
.set SCL_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SCL_1__MASK, 0x01
.set SCL_1__PORT, 12
.set SCL_1__PRT, CYREG_PRT12_PRT
.set SCL_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SCL_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SCL_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SCL_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SCL_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SCL_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SCL_1__PS, CYREG_PRT12_PS
.set SCL_1__SHIFT, 0
.set SCL_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SCL_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SCL_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SCL_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SCL_1__SLW, CYREG_PRT12_SLW

/* SDA_1 */
.set SDA_1__0__INTTYPE, CYREG_PICU12_INTTYPE1
.set SDA_1__0__MASK, 0x02
.set SDA_1__0__PC, CYREG_PRT12_PC1
.set SDA_1__0__PORT, 12
.set SDA_1__0__SHIFT, 1
.set SDA_1__AG, CYREG_PRT12_AG
.set SDA_1__BIE, CYREG_PRT12_BIE
.set SDA_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SDA_1__BYP, CYREG_PRT12_BYP
.set SDA_1__DM0, CYREG_PRT12_DM0
.set SDA_1__DM1, CYREG_PRT12_DM1
.set SDA_1__DM2, CYREG_PRT12_DM2
.set SDA_1__DR, CYREG_PRT12_DR
.set SDA_1__INP_DIS, CYREG_PRT12_INP_DIS
.set SDA_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SDA_1__MASK, 0x02
.set SDA_1__PORT, 12
.set SDA_1__PRT, CYREG_PRT12_PRT
.set SDA_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SDA_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SDA_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SDA_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SDA_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SDA_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SDA_1__PS, CYREG_PRT12_PS
.set SDA_1__SHIFT, 1
.set SDA_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SDA_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SDA_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SDA_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SDA_1__SLW, CYREG_PRT12_SLW

/* ADC_PH */
.set ADC_PH_ADC_SAR__CLK, CYREG_SAR0_CLK
.set ADC_PH_ADC_SAR__CSR0, CYREG_SAR0_CSR0
.set ADC_PH_ADC_SAR__CSR1, CYREG_SAR0_CSR1
.set ADC_PH_ADC_SAR__CSR2, CYREG_SAR0_CSR2
.set ADC_PH_ADC_SAR__CSR3, CYREG_SAR0_CSR3
.set ADC_PH_ADC_SAR__CSR4, CYREG_SAR0_CSR4
.set ADC_PH_ADC_SAR__CSR5, CYREG_SAR0_CSR5
.set ADC_PH_ADC_SAR__CSR6, CYREG_SAR0_CSR6
.set ADC_PH_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_PH_ADC_SAR__PM_ACT_MSK, 0x01
.set ADC_PH_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_PH_ADC_SAR__PM_STBY_MSK, 0x01
.set ADC_PH_ADC_SAR__SW0, CYREG_SAR0_SW0
.set ADC_PH_ADC_SAR__SW2, CYREG_SAR0_SW2
.set ADC_PH_ADC_SAR__SW3, CYREG_SAR0_SW3
.set ADC_PH_ADC_SAR__SW4, CYREG_SAR0_SW4
.set ADC_PH_ADC_SAR__SW6, CYREG_SAR0_SW6
.set ADC_PH_ADC_SAR__TR0, CYREG_SAR0_TR0
.set ADC_PH_ADC_SAR__WRK0, CYREG_SAR0_WRK0
.set ADC_PH_ADC_SAR__WRK1, CYREG_SAR0_WRK1
.set ADC_PH_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_PH_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_PH_IRQ__INTC_MASK, 0x02
.set ADC_PH_IRQ__INTC_NUMBER, 1
.set ADC_PH_IRQ__INTC_PRIOR_NUM, 7
.set ADC_PH_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set ADC_PH_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_PH_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set ADC_PH_theACLK__CFG0, CYREG_CLKDIST_ACFG0_CFG0
.set ADC_PH_theACLK__CFG1, CYREG_CLKDIST_ACFG0_CFG1
.set ADC_PH_theACLK__CFG2, CYREG_CLKDIST_ACFG0_CFG2
.set ADC_PH_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_PH_theACLK__CFG3, CYREG_CLKDIST_ACFG0_CFG3
.set ADC_PH_theACLK__CFG3_PHASE_DLY_MASK, 0x0F
.set ADC_PH_theACLK__INDEX, 0x00
.set ADC_PH_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set ADC_PH_theACLK__PM_ACT_MSK, 0x01
.set ADC_PH_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set ADC_PH_theACLK__PM_STBY_MSK, 0x01

/* DS18x8 */
.set DS18x8_clock_delay__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set DS18x8_clock_delay__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set DS18x8_clock_delay__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set DS18x8_clock_delay__CFG2_SRC_SEL_MASK, 0x07
.set DS18x8_clock_delay__INDEX, 0x01
.set DS18x8_clock_delay__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set DS18x8_clock_delay__PM_ACT_MSK, 0x02
.set DS18x8_clock_delay__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set DS18x8_clock_delay__PM_STBY_MSK, 0x02
.set DS18x8_ControlReg_DRV_Sync_ctrl_reg__0__MASK, 0x01
.set DS18x8_ControlReg_DRV_Sync_ctrl_reg__0__POS, 0
.set DS18x8_ControlReg_DRV_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set DS18x8_ControlReg_DRV_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set DS18x8_ControlReg_DRV_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set DS18x8_ControlReg_DRV_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set DS18x8_ControlReg_DRV_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set DS18x8_ControlReg_DRV_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB02_03_MSK
.set DS18x8_ControlReg_DRV_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set DS18x8_ControlReg_DRV_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB02_03_MSK
.set DS18x8_ControlReg_DRV_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set DS18x8_ControlReg_DRV_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set DS18x8_ControlReg_DRV_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB02_CTL
.set DS18x8_ControlReg_DRV_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB02_ST_CTL
.set DS18x8_ControlReg_DRV_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB02_CTL
.set DS18x8_ControlReg_DRV_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB02_ST_CTL
.set DS18x8_ControlReg_DRV_Sync_ctrl_reg__MASK, 0x01
.set DS18x8_ControlReg_DRV_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set DS18x8_ControlReg_DRV_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set DS18x8_ControlReg_DRV_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB02_MSK
.set DS18x8_ControlReg_SEL_Sync_ctrl_reg__0__MASK, 0x01
.set DS18x8_ControlReg_SEL_Sync_ctrl_reg__0__POS, 0
.set DS18x8_ControlReg_SEL_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set DS18x8_ControlReg_SEL_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set DS18x8_ControlReg_SEL_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set DS18x8_ControlReg_SEL_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set DS18x8_ControlReg_SEL_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set DS18x8_ControlReg_SEL_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB12_13_MSK
.set DS18x8_ControlReg_SEL_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set DS18x8_ControlReg_SEL_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB12_13_MSK
.set DS18x8_ControlReg_SEL_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set DS18x8_ControlReg_SEL_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set DS18x8_ControlReg_SEL_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB12_CTL
.set DS18x8_ControlReg_SEL_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB12_ST_CTL
.set DS18x8_ControlReg_SEL_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB12_CTL
.set DS18x8_ControlReg_SEL_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB12_ST_CTL
.set DS18x8_ControlReg_SEL_Sync_ctrl_reg__MASK, 0x01
.set DS18x8_ControlReg_SEL_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set DS18x8_ControlReg_SEL_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set DS18x8_ControlReg_SEL_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB12_MSK
.set DS18x8_isr_DataReady__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set DS18x8_isr_DataReady__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set DS18x8_isr_DataReady__INTC_MASK, 0x04
.set DS18x8_isr_DataReady__INTC_NUMBER, 2
.set DS18x8_isr_DataReady__INTC_PRIOR_NUM, 7
.set DS18x8_isr_DataReady__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set DS18x8_isr_DataReady__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set DS18x8_isr_DataReady__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set DS18x8_StatusReg_BUS_sts_sts_reg__0__MASK, 0x01
.set DS18x8_StatusReg_BUS_sts_sts_reg__0__POS, 0
.set DS18x8_StatusReg_BUS_sts_sts_reg__1__MASK, 0x02
.set DS18x8_StatusReg_BUS_sts_sts_reg__1__POS, 1
.set DS18x8_StatusReg_BUS_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set DS18x8_StatusReg_BUS_sts_sts_reg__16BIT_STATUS_REG, CYREG_B0_UDB02_03_ST
.set DS18x8_StatusReg_BUS_sts_sts_reg__2__MASK, 0x04
.set DS18x8_StatusReg_BUS_sts_sts_reg__2__POS, 2
.set DS18x8_StatusReg_BUS_sts_sts_reg__3__MASK, 0x08
.set DS18x8_StatusReg_BUS_sts_sts_reg__3__POS, 3
.set DS18x8_StatusReg_BUS_sts_sts_reg__4__MASK, 0x10
.set DS18x8_StatusReg_BUS_sts_sts_reg__4__POS, 4
.set DS18x8_StatusReg_BUS_sts_sts_reg__5__MASK, 0x20
.set DS18x8_StatusReg_BUS_sts_sts_reg__5__POS, 5
.set DS18x8_StatusReg_BUS_sts_sts_reg__6__MASK, 0x40
.set DS18x8_StatusReg_BUS_sts_sts_reg__6__POS, 6
.set DS18x8_StatusReg_BUS_sts_sts_reg__7__MASK, 0x80
.set DS18x8_StatusReg_BUS_sts_sts_reg__7__POS, 7
.set DS18x8_StatusReg_BUS_sts_sts_reg__MASK, 0xFF
.set DS18x8_StatusReg_BUS_sts_sts_reg__MASK_REG, CYREG_B0_UDB02_MSK
.set DS18x8_StatusReg_BUS_sts_sts_reg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set DS18x8_StatusReg_BUS_sts_sts_reg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set DS18x8_StatusReg_BUS_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set DS18x8_StatusReg_BUS_sts_sts_reg__STATUS_CNT_REG, CYREG_B0_UDB02_ST_CTL
.set DS18x8_StatusReg_BUS_sts_sts_reg__STATUS_CONTROL_REG, CYREG_B0_UDB02_ST_CTL
.set DS18x8_StatusReg_BUS_sts_sts_reg__STATUS_REG, CYREG_B0_UDB02_ST
.set DS18x8_TimerDelay_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set DS18x8_TimerDelay_TimerUDB_rstSts_stsreg__0__POS, 0
.set DS18x8_TimerDelay_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set DS18x8_TimerDelay_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB03_04_ST
.set DS18x8_TimerDelay_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set DS18x8_TimerDelay_TimerUDB_rstSts_stsreg__2__POS, 2
.set DS18x8_TimerDelay_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set DS18x8_TimerDelay_TimerUDB_rstSts_stsreg__3__POS, 3
.set DS18x8_TimerDelay_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set DS18x8_TimerDelay_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B0_UDB03_MSK
.set DS18x8_TimerDelay_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set DS18x8_TimerDelay_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set DS18x8_TimerDelay_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set DS18x8_TimerDelay_TimerUDB_rstSts_stsreg__STATUS_CNT_REG, CYREG_B0_UDB03_ST_CTL
.set DS18x8_TimerDelay_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB03_ST_CTL
.set DS18x8_TimerDelay_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B0_UDB03_ST
.set DS18x8_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set DS18x8_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB00_01_CTL
.set DS18x8_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB00_01_CTL
.set DS18x8_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB00_01_CTL
.set DS18x8_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB00_01_CTL
.set DS18x8_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB00_01_MSK
.set DS18x8_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB00_01_MSK
.set DS18x8_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB00_01_MSK
.set DS18x8_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB00_01_MSK
.set DS18x8_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__4__MASK, 0x10
.set DS18x8_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__4__POS, 4
.set DS18x8_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set DS18x8_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set DS18x8_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set DS18x8_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B0_UDB00_CTL
.set DS18x8_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB00_ST_CTL
.set DS18x8_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B0_UDB00_CTL
.set DS18x8_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB00_ST_CTL
.set DS18x8_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x90
.set DS18x8_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set DS18x8_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set DS18x8_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B0_UDB00_MSK
.set DS18x8_TimerDelay_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG, CYREG_B0_UDB02_03_A0
.set DS18x8_TimerDelay_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG, CYREG_B0_UDB02_03_A1
.set DS18x8_TimerDelay_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG, CYREG_B0_UDB02_03_D0
.set DS18x8_TimerDelay_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG, CYREG_B0_UDB02_03_D1
.set DS18x8_TimerDelay_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set DS18x8_TimerDelay_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG, CYREG_B0_UDB02_03_F0
.set DS18x8_TimerDelay_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG, CYREG_B0_UDB02_03_F1
.set DS18x8_TimerDelay_TimerUDB_sT16_timerdp_u0__A0_A1_REG, CYREG_B0_UDB02_A0_A1
.set DS18x8_TimerDelay_TimerUDB_sT16_timerdp_u0__A0_REG, CYREG_B0_UDB02_A0
.set DS18x8_TimerDelay_TimerUDB_sT16_timerdp_u0__A1_REG, CYREG_B0_UDB02_A1
.set DS18x8_TimerDelay_TimerUDB_sT16_timerdp_u0__D0_D1_REG, CYREG_B0_UDB02_D0_D1
.set DS18x8_TimerDelay_TimerUDB_sT16_timerdp_u0__D0_REG, CYREG_B0_UDB02_D0
.set DS18x8_TimerDelay_TimerUDB_sT16_timerdp_u0__D1_REG, CYREG_B0_UDB02_D1
.set DS18x8_TimerDelay_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set DS18x8_TimerDelay_TimerUDB_sT16_timerdp_u0__F0_F1_REG, CYREG_B0_UDB02_F0_F1
.set DS18x8_TimerDelay_TimerUDB_sT16_timerdp_u0__F0_REG, CYREG_B0_UDB02_F0
.set DS18x8_TimerDelay_TimerUDB_sT16_timerdp_u0__F1_REG, CYREG_B0_UDB02_F1
.set DS18x8_TimerDelay_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set DS18x8_TimerDelay_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set DS18x8_TimerDelay_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG, CYREG_B0_UDB03_04_A0
.set DS18x8_TimerDelay_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG, CYREG_B0_UDB03_04_A1
.set DS18x8_TimerDelay_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG, CYREG_B0_UDB03_04_D0
.set DS18x8_TimerDelay_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG, CYREG_B0_UDB03_04_D1
.set DS18x8_TimerDelay_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set DS18x8_TimerDelay_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG, CYREG_B0_UDB03_04_F0
.set DS18x8_TimerDelay_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG, CYREG_B0_UDB03_04_F1
.set DS18x8_TimerDelay_TimerUDB_sT16_timerdp_u1__A0_A1_REG, CYREG_B0_UDB03_A0_A1
.set DS18x8_TimerDelay_TimerUDB_sT16_timerdp_u1__A0_REG, CYREG_B0_UDB03_A0
.set DS18x8_TimerDelay_TimerUDB_sT16_timerdp_u1__A1_REG, CYREG_B0_UDB03_A1
.set DS18x8_TimerDelay_TimerUDB_sT16_timerdp_u1__D0_D1_REG, CYREG_B0_UDB03_D0_D1
.set DS18x8_TimerDelay_TimerUDB_sT16_timerdp_u1__D0_REG, CYREG_B0_UDB03_D0
.set DS18x8_TimerDelay_TimerUDB_sT16_timerdp_u1__D1_REG, CYREG_B0_UDB03_D1
.set DS18x8_TimerDelay_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set DS18x8_TimerDelay_TimerUDB_sT16_timerdp_u1__F0_F1_REG, CYREG_B0_UDB03_F0_F1
.set DS18x8_TimerDelay_TimerUDB_sT16_timerdp_u1__F0_REG, CYREG_B0_UDB03_F0
.set DS18x8_TimerDelay_TimerUDB_sT16_timerdp_u1__F1_REG, CYREG_B0_UDB03_F1
.set DS18x8_TimerDelay_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set DS18x8_TimerDelay_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set DS18x8_Trigger_Sync_ctrl_reg__0__MASK, 0x01
.set DS18x8_Trigger_Sync_ctrl_reg__0__POS, 0
.set DS18x8_Trigger_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set DS18x8_Trigger_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set DS18x8_Trigger_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set DS18x8_Trigger_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set DS18x8_Trigger_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set DS18x8_Trigger_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB03_04_MSK
.set DS18x8_Trigger_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set DS18x8_Trigger_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB03_04_MSK
.set DS18x8_Trigger_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set DS18x8_Trigger_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set DS18x8_Trigger_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB03_CTL
.set DS18x8_Trigger_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB03_ST_CTL
.set DS18x8_Trigger_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB03_CTL
.set DS18x8_Trigger_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB03_ST_CTL
.set DS18x8_Trigger_Sync_ctrl_reg__MASK, 0x01
.set DS18x8_Trigger_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set DS18x8_Trigger_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set DS18x8_Trigger_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB03_MSK

/* Pin_00 */
.set Pin_00__0__INTTYPE, CYREG_PICU12_INTTYPE3
.set Pin_00__0__MASK, 0x08
.set Pin_00__0__PC, CYREG_PRT12_PC3
.set Pin_00__0__PORT, 12
.set Pin_00__0__SHIFT, 3
.set Pin_00__AG, CYREG_PRT12_AG
.set Pin_00__BIE, CYREG_PRT12_BIE
.set Pin_00__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Pin_00__BYP, CYREG_PRT12_BYP
.set Pin_00__DM0, CYREG_PRT12_DM0
.set Pin_00__DM1, CYREG_PRT12_DM1
.set Pin_00__DM2, CYREG_PRT12_DM2
.set Pin_00__DR, CYREG_PRT12_DR
.set Pin_00__INP_DIS, CYREG_PRT12_INP_DIS
.set Pin_00__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Pin_00__MASK, 0x08
.set Pin_00__PORT, 12
.set Pin_00__PRT, CYREG_PRT12_PRT
.set Pin_00__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Pin_00__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Pin_00__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Pin_00__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Pin_00__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Pin_00__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Pin_00__PS, CYREG_PRT12_PS
.set Pin_00__SHIFT, 3
.set Pin_00__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Pin_00__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Pin_00__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Pin_00__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Pin_00__SLW, CYREG_PRT12_SLW

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x00
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x01
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x01

/* ADC_Flow */
.set ADC_Flow_ADC_SAR__CLK, CYREG_SAR1_CLK
.set ADC_Flow_ADC_SAR__CSR0, CYREG_SAR1_CSR0
.set ADC_Flow_ADC_SAR__CSR1, CYREG_SAR1_CSR1
.set ADC_Flow_ADC_SAR__CSR2, CYREG_SAR1_CSR2
.set ADC_Flow_ADC_SAR__CSR3, CYREG_SAR1_CSR3
.set ADC_Flow_ADC_SAR__CSR4, CYREG_SAR1_CSR4
.set ADC_Flow_ADC_SAR__CSR5, CYREG_SAR1_CSR5
.set ADC_Flow_ADC_SAR__CSR6, CYREG_SAR1_CSR6
.set ADC_Flow_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_Flow_ADC_SAR__PM_ACT_MSK, 0x02
.set ADC_Flow_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_Flow_ADC_SAR__PM_STBY_MSK, 0x02
.set ADC_Flow_ADC_SAR__SW0, CYREG_SAR1_SW0
.set ADC_Flow_ADC_SAR__SW2, CYREG_SAR1_SW2
.set ADC_Flow_ADC_SAR__SW3, CYREG_SAR1_SW3
.set ADC_Flow_ADC_SAR__SW4, CYREG_SAR1_SW4
.set ADC_Flow_ADC_SAR__SW6, CYREG_SAR1_SW6
.set ADC_Flow_ADC_SAR__TR0, CYREG_SAR1_TR0
.set ADC_Flow_ADC_SAR__WRK0, CYREG_SAR1_WRK0
.set ADC_Flow_ADC_SAR__WRK1, CYREG_SAR1_WRK1
.set ADC_Flow_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_Flow_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_Flow_IRQ__INTC_MASK, 0x01
.set ADC_Flow_IRQ__INTC_NUMBER, 0
.set ADC_Flow_IRQ__INTC_PRIOR_NUM, 7
.set ADC_Flow_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set ADC_Flow_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_Flow_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set ADC_Flow_theACLK__CFG0, CYREG_CLKDIST_ACFG1_CFG0
.set ADC_Flow_theACLK__CFG1, CYREG_CLKDIST_ACFG1_CFG1
.set ADC_Flow_theACLK__CFG2, CYREG_CLKDIST_ACFG1_CFG2
.set ADC_Flow_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_Flow_theACLK__CFG3, CYREG_CLKDIST_ACFG1_CFG3
.set ADC_Flow_theACLK__CFG3_PHASE_DLY_MASK, 0x0F
.set ADC_Flow_theACLK__INDEX, 0x01
.set ADC_Flow_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set ADC_Flow_theACLK__PM_ACT_MSK, 0x02
.set ADC_Flow_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set ADC_Flow_theACLK__PM_STBY_MSK, 0x02

/* isr_DS18 */
.set isr_DS18__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_DS18__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_DS18__INTC_MASK, 0x10
.set isr_DS18__INTC_NUMBER, 4
.set isr_DS18__INTC_PRIOR_NUM, 7
.set isr_DS18__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set isr_DS18__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_DS18__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Pin_pH_in */
.set Pin_pH_in__0__INTTYPE, CYREG_PICU0_INTTYPE3
.set Pin_pH_in__0__MASK, 0x08
.set Pin_pH_in__0__PC, CYREG_PRT0_PC3
.set Pin_pH_in__0__PORT, 0
.set Pin_pH_in__0__SHIFT, 3
.set Pin_pH_in__AG, CYREG_PRT0_AG
.set Pin_pH_in__AMUX, CYREG_PRT0_AMUX
.set Pin_pH_in__BIE, CYREG_PRT0_BIE
.set Pin_pH_in__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_pH_in__BYP, CYREG_PRT0_BYP
.set Pin_pH_in__CTL, CYREG_PRT0_CTL
.set Pin_pH_in__DM0, CYREG_PRT0_DM0
.set Pin_pH_in__DM1, CYREG_PRT0_DM1
.set Pin_pH_in__DM2, CYREG_PRT0_DM2
.set Pin_pH_in__DR, CYREG_PRT0_DR
.set Pin_pH_in__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_pH_in__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Pin_pH_in__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_pH_in__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_pH_in__MASK, 0x08
.set Pin_pH_in__PORT, 0
.set Pin_pH_in__PRT, CYREG_PRT0_PRT
.set Pin_pH_in__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_pH_in__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_pH_in__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_pH_in__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_pH_in__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_pH_in__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_pH_in__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_pH_in__PS, CYREG_PRT0_PS
.set Pin_pH_in__SHIFT, 3
.set Pin_pH_in__SLW, CYREG_PRT0_SLW

/* Clock_DS18 */
.set Clock_DS18__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set Clock_DS18__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set Clock_DS18__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set Clock_DS18__CFG2_SRC_SEL_MASK, 0x07
.set Clock_DS18__INDEX, 0x02
.set Clock_DS18__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_DS18__PM_ACT_MSK, 0x04
.set Clock_DS18__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_DS18__PM_STBY_MSK, 0x04

/* Pin_5V_out */
.set Pin_5V_out__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set Pin_5V_out__0__MASK, 0x04
.set Pin_5V_out__0__PC, CYREG_PRT0_PC2
.set Pin_5V_out__0__PORT, 0
.set Pin_5V_out__0__SHIFT, 2
.set Pin_5V_out__AG, CYREG_PRT0_AG
.set Pin_5V_out__AMUX, CYREG_PRT0_AMUX
.set Pin_5V_out__BIE, CYREG_PRT0_BIE
.set Pin_5V_out__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_5V_out__BYP, CYREG_PRT0_BYP
.set Pin_5V_out__CTL, CYREG_PRT0_CTL
.set Pin_5V_out__DM0, CYREG_PRT0_DM0
.set Pin_5V_out__DM1, CYREG_PRT0_DM1
.set Pin_5V_out__DM2, CYREG_PRT0_DM2
.set Pin_5V_out__DR, CYREG_PRT0_DR
.set Pin_5V_out__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_5V_out__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Pin_5V_out__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_5V_out__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_5V_out__MASK, 0x04
.set Pin_5V_out__PORT, 0
.set Pin_5V_out__PRT, CYREG_PRT0_PRT
.set Pin_5V_out__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_5V_out__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_5V_out__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_5V_out__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_5V_out__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_5V_out__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_5V_out__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_5V_out__PS, CYREG_PRT0_PS
.set Pin_5V_out__SHIFT, 2
.set Pin_5V_out__SLW, CYREG_PRT0_SLW

/* Pin_LIGHT_in */
.set Pin_LIGHT_in__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set Pin_LIGHT_in__0__MASK, 0x02
.set Pin_LIGHT_in__0__PC, CYREG_PRT0_PC1
.set Pin_LIGHT_in__0__PORT, 0
.set Pin_LIGHT_in__0__SHIFT, 1
.set Pin_LIGHT_in__AG, CYREG_PRT0_AG
.set Pin_LIGHT_in__AMUX, CYREG_PRT0_AMUX
.set Pin_LIGHT_in__BIE, CYREG_PRT0_BIE
.set Pin_LIGHT_in__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_LIGHT_in__BYP, CYREG_PRT0_BYP
.set Pin_LIGHT_in__CTL, CYREG_PRT0_CTL
.set Pin_LIGHT_in__DM0, CYREG_PRT0_DM0
.set Pin_LIGHT_in__DM1, CYREG_PRT0_DM1
.set Pin_LIGHT_in__DM2, CYREG_PRT0_DM2
.set Pin_LIGHT_in__DR, CYREG_PRT0_DR
.set Pin_LIGHT_in__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_LIGHT_in__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Pin_LIGHT_in__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_LIGHT_in__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_LIGHT_in__MASK, 0x02
.set Pin_LIGHT_in__PORT, 0
.set Pin_LIGHT_in__PRT, CYREG_PRT0_PRT
.set Pin_LIGHT_in__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_LIGHT_in__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_LIGHT_in__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_LIGHT_in__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_LIGHT_in__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_LIGHT_in__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_LIGHT_in__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_LIGHT_in__PS, CYREG_PRT0_PS
.set Pin_LIGHT_in__SHIFT, 1
.set Pin_LIGHT_in__SLW, CYREG_PRT0_SLW

/* Pin_WaterFlow */
.set Pin_WaterFlow__0__INTTYPE, CYREG_PICU1_INTTYPE2
.set Pin_WaterFlow__0__MASK, 0x04
.set Pin_WaterFlow__0__PC, CYREG_PRT1_PC2
.set Pin_WaterFlow__0__PORT, 1
.set Pin_WaterFlow__0__SHIFT, 2
.set Pin_WaterFlow__AG, CYREG_PRT1_AG
.set Pin_WaterFlow__AMUX, CYREG_PRT1_AMUX
.set Pin_WaterFlow__BIE, CYREG_PRT1_BIE
.set Pin_WaterFlow__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Pin_WaterFlow__BYP, CYREG_PRT1_BYP
.set Pin_WaterFlow__CTL, CYREG_PRT1_CTL
.set Pin_WaterFlow__DM0, CYREG_PRT1_DM0
.set Pin_WaterFlow__DM1, CYREG_PRT1_DM1
.set Pin_WaterFlow__DM2, CYREG_PRT1_DM2
.set Pin_WaterFlow__DR, CYREG_PRT1_DR
.set Pin_WaterFlow__INP_DIS, CYREG_PRT1_INP_DIS
.set Pin_WaterFlow__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Pin_WaterFlow__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Pin_WaterFlow__LCD_EN, CYREG_PRT1_LCD_EN
.set Pin_WaterFlow__MASK, 0x04
.set Pin_WaterFlow__PORT, 1
.set Pin_WaterFlow__PRT, CYREG_PRT1_PRT
.set Pin_WaterFlow__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Pin_WaterFlow__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Pin_WaterFlow__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Pin_WaterFlow__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Pin_WaterFlow__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Pin_WaterFlow__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Pin_WaterFlow__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Pin_WaterFlow__PS, CYREG_PRT1_PS
.set Pin_WaterFlow__SHIFT, 2
.set Pin_WaterFlow__SLW, CYREG_PRT1_SLW

/* Pin_WaterPump */
.set Pin_WaterPump__0__INTTYPE, CYREG_PICU1_INTTYPE4
.set Pin_WaterPump__0__MASK, 0x10
.set Pin_WaterPump__0__PC, CYREG_PRT1_PC4
.set Pin_WaterPump__0__PORT, 1
.set Pin_WaterPump__0__SHIFT, 4
.set Pin_WaterPump__AG, CYREG_PRT1_AG
.set Pin_WaterPump__AMUX, CYREG_PRT1_AMUX
.set Pin_WaterPump__BIE, CYREG_PRT1_BIE
.set Pin_WaterPump__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Pin_WaterPump__BYP, CYREG_PRT1_BYP
.set Pin_WaterPump__CTL, CYREG_PRT1_CTL
.set Pin_WaterPump__DM0, CYREG_PRT1_DM0
.set Pin_WaterPump__DM1, CYREG_PRT1_DM1
.set Pin_WaterPump__DM2, CYREG_PRT1_DM2
.set Pin_WaterPump__DR, CYREG_PRT1_DR
.set Pin_WaterPump__INP_DIS, CYREG_PRT1_INP_DIS
.set Pin_WaterPump__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Pin_WaterPump__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Pin_WaterPump__LCD_EN, CYREG_PRT1_LCD_EN
.set Pin_WaterPump__MASK, 0x10
.set Pin_WaterPump__PORT, 1
.set Pin_WaterPump__PRT, CYREG_PRT1_PRT
.set Pin_WaterPump__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Pin_WaterPump__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Pin_WaterPump__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Pin_WaterPump__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Pin_WaterPump__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Pin_WaterPump__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Pin_WaterPump__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Pin_WaterPump__PS, CYREG_PRT1_PS
.set Pin_WaterPump__SHIFT, 4
.set Pin_WaterPump__SLW, CYREG_PRT1_SLW

/* Pin_LightTestLED */
.set Pin_LightTestLED__0__INTTYPE, CYREG_PICU3_INTTYPE7
.set Pin_LightTestLED__0__MASK, 0x80
.set Pin_LightTestLED__0__PC, CYREG_PRT3_PC7
.set Pin_LightTestLED__0__PORT, 3
.set Pin_LightTestLED__0__SHIFT, 7
.set Pin_LightTestLED__AG, CYREG_PRT3_AG
.set Pin_LightTestLED__AMUX, CYREG_PRT3_AMUX
.set Pin_LightTestLED__BIE, CYREG_PRT3_BIE
.set Pin_LightTestLED__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pin_LightTestLED__BYP, CYREG_PRT3_BYP
.set Pin_LightTestLED__CTL, CYREG_PRT3_CTL
.set Pin_LightTestLED__DM0, CYREG_PRT3_DM0
.set Pin_LightTestLED__DM1, CYREG_PRT3_DM1
.set Pin_LightTestLED__DM2, CYREG_PRT3_DM2
.set Pin_LightTestLED__DR, CYREG_PRT3_DR
.set Pin_LightTestLED__INP_DIS, CYREG_PRT3_INP_DIS
.set Pin_LightTestLED__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Pin_LightTestLED__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pin_LightTestLED__LCD_EN, CYREG_PRT3_LCD_EN
.set Pin_LightTestLED__MASK, 0x80
.set Pin_LightTestLED__PORT, 3
.set Pin_LightTestLED__PRT, CYREG_PRT3_PRT
.set Pin_LightTestLED__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pin_LightTestLED__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pin_LightTestLED__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pin_LightTestLED__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pin_LightTestLED__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pin_LightTestLED__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pin_LightTestLED__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pin_LightTestLED__PS, CYREG_PRT3_PS
.set Pin_LightTestLED__SHIFT, 7
.set Pin_LightTestLED__SLW, CYREG_PRT3_SLW

/* SW_UART_TEST_USB */
.set SW_UART_TEST_USB_tx__0__INTTYPE, CYREG_PICU12_INTTYPE7
.set SW_UART_TEST_USB_tx__0__MASK, 0x80
.set SW_UART_TEST_USB_tx__0__PC, CYREG_PRT12_PC7
.set SW_UART_TEST_USB_tx__0__PORT, 12
.set SW_UART_TEST_USB_tx__0__SHIFT, 7
.set SW_UART_TEST_USB_tx__AG, CYREG_PRT12_AG
.set SW_UART_TEST_USB_tx__BIE, CYREG_PRT12_BIE
.set SW_UART_TEST_USB_tx__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SW_UART_TEST_USB_tx__BYP, CYREG_PRT12_BYP
.set SW_UART_TEST_USB_tx__DM0, CYREG_PRT12_DM0
.set SW_UART_TEST_USB_tx__DM1, CYREG_PRT12_DM1
.set SW_UART_TEST_USB_tx__DM2, CYREG_PRT12_DM2
.set SW_UART_TEST_USB_tx__DR, CYREG_PRT12_DR
.set SW_UART_TEST_USB_tx__INP_DIS, CYREG_PRT12_INP_DIS
.set SW_UART_TEST_USB_tx__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SW_UART_TEST_USB_tx__MASK, 0x80
.set SW_UART_TEST_USB_tx__PORT, 12
.set SW_UART_TEST_USB_tx__PRT, CYREG_PRT12_PRT
.set SW_UART_TEST_USB_tx__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SW_UART_TEST_USB_tx__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SW_UART_TEST_USB_tx__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SW_UART_TEST_USB_tx__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SW_UART_TEST_USB_tx__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SW_UART_TEST_USB_tx__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SW_UART_TEST_USB_tx__PS, CYREG_PRT12_PS
.set SW_UART_TEST_USB_tx__SHIFT, 7
.set SW_UART_TEST_USB_tx__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SW_UART_TEST_USB_tx__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SW_UART_TEST_USB_tx__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SW_UART_TEST_USB_tx__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SW_UART_TEST_USB_tx__SLW, CYREG_PRT12_SLW

/* PWM_PERISTALTISK_1 */
.set PWM_PERISTALTISK_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set PWM_PERISTALTISK_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set PWM_PERISTALTISK_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set PWM_PERISTALTISK_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set PWM_PERISTALTISK_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set PWM_PERISTALTISK_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB13_14_MSK
.set PWM_PERISTALTISK_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set PWM_PERISTALTISK_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB13_14_MSK
.set PWM_PERISTALTISK_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set PWM_PERISTALTISK_1_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_PERISTALTISK_1_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_PERISTALTISK_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set PWM_PERISTALTISK_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB13_CTL
.set PWM_PERISTALTISK_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB13_ST_CTL
.set PWM_PERISTALTISK_1_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB13_CTL
.set PWM_PERISTALTISK_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB13_ST_CTL
.set PWM_PERISTALTISK_1_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_PERISTALTISK_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set PWM_PERISTALTISK_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set PWM_PERISTALTISK_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB13_MSK
.set PWM_PERISTALTISK_1_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_PERISTALTISK_1_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_PERISTALTISK_1_PWMUDB_genblk8_stsreg__1__MASK, 0x02
.set PWM_PERISTALTISK_1_PWMUDB_genblk8_stsreg__1__POS, 1
.set PWM_PERISTALTISK_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set PWM_PERISTALTISK_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB13_14_ST
.set PWM_PERISTALTISK_1_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_PERISTALTISK_1_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_PERISTALTISK_1_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_PERISTALTISK_1_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_PERISTALTISK_1_PWMUDB_genblk8_stsreg__MASK, 0x0F
.set PWM_PERISTALTISK_1_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB13_MSK
.set PWM_PERISTALTISK_1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set PWM_PERISTALTISK_1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set PWM_PERISTALTISK_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set PWM_PERISTALTISK_1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB13_ST_CTL
.set PWM_PERISTALTISK_1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB13_ST_CTL
.set PWM_PERISTALTISK_1_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB13_ST
.set PWM_PERISTALTISK_1_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB13_14_A0
.set PWM_PERISTALTISK_1_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB13_14_A1
.set PWM_PERISTALTISK_1_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB13_14_D0
.set PWM_PERISTALTISK_1_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB13_14_D1
.set PWM_PERISTALTISK_1_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set PWM_PERISTALTISK_1_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB13_14_F0
.set PWM_PERISTALTISK_1_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB13_14_F1
.set PWM_PERISTALTISK_1_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB13_A0_A1
.set PWM_PERISTALTISK_1_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B0_UDB13_A0
.set PWM_PERISTALTISK_1_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B0_UDB13_A1
.set PWM_PERISTALTISK_1_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB13_D0_D1
.set PWM_PERISTALTISK_1_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B0_UDB13_D0
.set PWM_PERISTALTISK_1_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B0_UDB13_D1
.set PWM_PERISTALTISK_1_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set PWM_PERISTALTISK_1_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB13_F0_F1
.set PWM_PERISTALTISK_1_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B0_UDB13_F0
.set PWM_PERISTALTISK_1_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B0_UDB13_F1
.set PWM_PERISTALTISK_1_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set PWM_PERISTALTISK_1_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL

/* PWM_PERISTALTISK_2 */
.set PWM_PERISTALTISK_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set PWM_PERISTALTISK_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB01_02_CTL
.set PWM_PERISTALTISK_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB01_02_CTL
.set PWM_PERISTALTISK_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB01_02_CTL
.set PWM_PERISTALTISK_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB01_02_CTL
.set PWM_PERISTALTISK_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB01_02_MSK
.set PWM_PERISTALTISK_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB01_02_MSK
.set PWM_PERISTALTISK_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB01_02_MSK
.set PWM_PERISTALTISK_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB01_02_MSK
.set PWM_PERISTALTISK_2_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_PERISTALTISK_2_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_PERISTALTISK_2_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set PWM_PERISTALTISK_2_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB01_CTL
.set PWM_PERISTALTISK_2_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB01_ST_CTL
.set PWM_PERISTALTISK_2_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB01_CTL
.set PWM_PERISTALTISK_2_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB01_ST_CTL
.set PWM_PERISTALTISK_2_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_PERISTALTISK_2_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set PWM_PERISTALTISK_2_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set PWM_PERISTALTISK_2_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB01_MSK
.set PWM_PERISTALTISK_2_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_PERISTALTISK_2_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_PERISTALTISK_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set PWM_PERISTALTISK_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB01_02_ST
.set PWM_PERISTALTISK_2_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_PERISTALTISK_2_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_PERISTALTISK_2_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_PERISTALTISK_2_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_PERISTALTISK_2_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWM_PERISTALTISK_2_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB01_MSK
.set PWM_PERISTALTISK_2_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set PWM_PERISTALTISK_2_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set PWM_PERISTALTISK_2_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set PWM_PERISTALTISK_2_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB01_ST_CTL
.set PWM_PERISTALTISK_2_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB01_ST_CTL
.set PWM_PERISTALTISK_2_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB01_ST
.set PWM_PERISTALTISK_2_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB01_02_A0
.set PWM_PERISTALTISK_2_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB01_02_A1
.set PWM_PERISTALTISK_2_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB01_02_D0
.set PWM_PERISTALTISK_2_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB01_02_D1
.set PWM_PERISTALTISK_2_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set PWM_PERISTALTISK_2_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB01_02_F0
.set PWM_PERISTALTISK_2_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB01_02_F1
.set PWM_PERISTALTISK_2_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB01_A0_A1
.set PWM_PERISTALTISK_2_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B0_UDB01_A0
.set PWM_PERISTALTISK_2_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B0_UDB01_A1
.set PWM_PERISTALTISK_2_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB01_D0_D1
.set PWM_PERISTALTISK_2_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B0_UDB01_D0
.set PWM_PERISTALTISK_2_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B0_UDB01_D1
.set PWM_PERISTALTISK_2_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set PWM_PERISTALTISK_2_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB01_F0_F1
.set PWM_PERISTALTISK_2_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B0_UDB01_F0
.set PWM_PERISTALTISK_2_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B0_UDB01_F1
.set PWM_PERISTALTISK_2_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set PWM_PERISTALTISK_2_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL

/* Pin_PERIPUMP_OUT_1 */
.set Pin_PERIPUMP_OUT_1__0__INTTYPE, CYREG_PICU2_INTTYPE6
.set Pin_PERIPUMP_OUT_1__0__MASK, 0x40
.set Pin_PERIPUMP_OUT_1__0__PC, CYREG_PRT2_PC6
.set Pin_PERIPUMP_OUT_1__0__PORT, 2
.set Pin_PERIPUMP_OUT_1__0__SHIFT, 6
.set Pin_PERIPUMP_OUT_1__AG, CYREG_PRT2_AG
.set Pin_PERIPUMP_OUT_1__AMUX, CYREG_PRT2_AMUX
.set Pin_PERIPUMP_OUT_1__BIE, CYREG_PRT2_BIE
.set Pin_PERIPUMP_OUT_1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Pin_PERIPUMP_OUT_1__BYP, CYREG_PRT2_BYP
.set Pin_PERIPUMP_OUT_1__CTL, CYREG_PRT2_CTL
.set Pin_PERIPUMP_OUT_1__DM0, CYREG_PRT2_DM0
.set Pin_PERIPUMP_OUT_1__DM1, CYREG_PRT2_DM1
.set Pin_PERIPUMP_OUT_1__DM2, CYREG_PRT2_DM2
.set Pin_PERIPUMP_OUT_1__DR, CYREG_PRT2_DR
.set Pin_PERIPUMP_OUT_1__INP_DIS, CYREG_PRT2_INP_DIS
.set Pin_PERIPUMP_OUT_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Pin_PERIPUMP_OUT_1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Pin_PERIPUMP_OUT_1__LCD_EN, CYREG_PRT2_LCD_EN
.set Pin_PERIPUMP_OUT_1__MASK, 0x40
.set Pin_PERIPUMP_OUT_1__PORT, 2
.set Pin_PERIPUMP_OUT_1__PRT, CYREG_PRT2_PRT
.set Pin_PERIPUMP_OUT_1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Pin_PERIPUMP_OUT_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Pin_PERIPUMP_OUT_1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Pin_PERIPUMP_OUT_1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Pin_PERIPUMP_OUT_1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Pin_PERIPUMP_OUT_1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Pin_PERIPUMP_OUT_1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Pin_PERIPUMP_OUT_1__PS, CYREG_PRT2_PS
.set Pin_PERIPUMP_OUT_1__SHIFT, 6
.set Pin_PERIPUMP_OUT_1__SLW, CYREG_PRT2_SLW

/* Pin_PERIPUMP_OUT_2 */
.set Pin_PERIPUMP_OUT_2__0__INTTYPE, CYREG_PICU2_INTTYPE7
.set Pin_PERIPUMP_OUT_2__0__MASK, 0x80
.set Pin_PERIPUMP_OUT_2__0__PC, CYREG_PRT2_PC7
.set Pin_PERIPUMP_OUT_2__0__PORT, 2
.set Pin_PERIPUMP_OUT_2__0__SHIFT, 7
.set Pin_PERIPUMP_OUT_2__AG, CYREG_PRT2_AG
.set Pin_PERIPUMP_OUT_2__AMUX, CYREG_PRT2_AMUX
.set Pin_PERIPUMP_OUT_2__BIE, CYREG_PRT2_BIE
.set Pin_PERIPUMP_OUT_2__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Pin_PERIPUMP_OUT_2__BYP, CYREG_PRT2_BYP
.set Pin_PERIPUMP_OUT_2__CTL, CYREG_PRT2_CTL
.set Pin_PERIPUMP_OUT_2__DM0, CYREG_PRT2_DM0
.set Pin_PERIPUMP_OUT_2__DM1, CYREG_PRT2_DM1
.set Pin_PERIPUMP_OUT_2__DM2, CYREG_PRT2_DM2
.set Pin_PERIPUMP_OUT_2__DR, CYREG_PRT2_DR
.set Pin_PERIPUMP_OUT_2__INP_DIS, CYREG_PRT2_INP_DIS
.set Pin_PERIPUMP_OUT_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Pin_PERIPUMP_OUT_2__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Pin_PERIPUMP_OUT_2__LCD_EN, CYREG_PRT2_LCD_EN
.set Pin_PERIPUMP_OUT_2__MASK, 0x80
.set Pin_PERIPUMP_OUT_2__PORT, 2
.set Pin_PERIPUMP_OUT_2__PRT, CYREG_PRT2_PRT
.set Pin_PERIPUMP_OUT_2__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Pin_PERIPUMP_OUT_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Pin_PERIPUMP_OUT_2__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Pin_PERIPUMP_OUT_2__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Pin_PERIPUMP_OUT_2__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Pin_PERIPUMP_OUT_2__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Pin_PERIPUMP_OUT_2__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Pin_PERIPUMP_OUT_2__PS, CYREG_PRT2_PS
.set Pin_PERIPUMP_OUT_2__SHIFT, 7
.set Pin_PERIPUMP_OUT_2__SLW, CYREG_PRT2_SLW

/* Pin_PERIPUMP_OUT_3 */
.set Pin_PERIPUMP_OUT_3__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set Pin_PERIPUMP_OUT_3__0__MASK, 0x10
.set Pin_PERIPUMP_OUT_3__0__PC, CYREG_PRT0_PC4
.set Pin_PERIPUMP_OUT_3__0__PORT, 0
.set Pin_PERIPUMP_OUT_3__0__SHIFT, 4
.set Pin_PERIPUMP_OUT_3__AG, CYREG_PRT0_AG
.set Pin_PERIPUMP_OUT_3__AMUX, CYREG_PRT0_AMUX
.set Pin_PERIPUMP_OUT_3__BIE, CYREG_PRT0_BIE
.set Pin_PERIPUMP_OUT_3__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_PERIPUMP_OUT_3__BYP, CYREG_PRT0_BYP
.set Pin_PERIPUMP_OUT_3__CTL, CYREG_PRT0_CTL
.set Pin_PERIPUMP_OUT_3__DM0, CYREG_PRT0_DM0
.set Pin_PERIPUMP_OUT_3__DM1, CYREG_PRT0_DM1
.set Pin_PERIPUMP_OUT_3__DM2, CYREG_PRT0_DM2
.set Pin_PERIPUMP_OUT_3__DR, CYREG_PRT0_DR
.set Pin_PERIPUMP_OUT_3__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_PERIPUMP_OUT_3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Pin_PERIPUMP_OUT_3__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_PERIPUMP_OUT_3__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_PERIPUMP_OUT_3__MASK, 0x10
.set Pin_PERIPUMP_OUT_3__PORT, 0
.set Pin_PERIPUMP_OUT_3__PRT, CYREG_PRT0_PRT
.set Pin_PERIPUMP_OUT_3__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_PERIPUMP_OUT_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_PERIPUMP_OUT_3__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_PERIPUMP_OUT_3__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_PERIPUMP_OUT_3__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_PERIPUMP_OUT_3__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_PERIPUMP_OUT_3__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_PERIPUMP_OUT_3__PS, CYREG_PRT0_PS
.set Pin_PERIPUMP_OUT_3__SHIFT, 4
.set Pin_PERIPUMP_OUT_3__SLW, CYREG_PRT0_SLW

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 24
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 24
.set CYDEV_CHIP_MEMBER_4AA, 23
.set CYDEV_CHIP_MEMBER_4AB, 28
.set CYDEV_CHIP_MEMBER_4AC, 14
.set CYDEV_CHIP_MEMBER_4D, 18
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 25
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 22
.set CYDEV_CHIP_MEMBER_4I, 30
.set CYDEV_CHIP_MEMBER_4J, 19
.set CYDEV_CHIP_MEMBER_4K, 20
.set CYDEV_CHIP_MEMBER_4L, 29
.set CYDEV_CHIP_MEMBER_4M, 27
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 26
.set CYDEV_CHIP_MEMBER_4Q, 15
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 21
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 16
.set CYDEV_CHIP_MEMBER_4Z, 17
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 31
.set CYDEV_CHIP_MEMBER_FM3, 35
.set CYDEV_CHIP_MEMBER_FM4, 36
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 32
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 33
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 34
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00008017
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
