

******************************************************************
******Dynamic High-Level Synthesis Compiler***********************
******Andrea Guerrieri - Lana Josipovic - EPFL-LAP 2019 **********
******Version 2.0 - Build 1.0 ************************************
******************************************************************

synthesis_optimized.tcl
Done 
set input file: bicg.cpp
current input filename: ./src/bicg.cpp
Done 
Synthesize
compile bicg.cpp . Andrea: arg1:  bicg.cpp arg2: . arg3 arg4
/home/dynamatic/Dynamatic/etc/llvm-6.0/bin/clang -emit-llvm -S   -c src/bicg.cpp -o .bicg.cpp.ll
rm: cannot remove '*.s': No such file or directory
0Time elapsed: 0s.
; ModuleID = '.bicg.cpp_mem2reg_constprop_simplifycfg_die.ll'
source_filename = "src/bicg.cpp"
target datalayout = "e-m:e-i64:64-f80:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

; Function Attrs: noinline nounwind uwtable
define i32 @_Z4bicgPA30_iPiS1_S1_S1_([30 x i32]* %A, i32* %s, i32* %q, i32* %p, i32* %r) #0 {
block1:
  br label %block2

block2:                                           ; preds = %block4, %block1
  %i.03 = phi i32 [ 0, %block1 ], [ %inc21, %block4 ]
  %"2" = zext i32 %i.03 to i64
  %arrayidx = getelementptr inbounds i32, i32* %q, i64 %"2"
  %"3" = load i32, i32* %arrayidx, align 4
  br label %block3

block3:                                           ; preds = %block3, %block2
  %tmp_q.12 = phi i32 [ %"3", %block2 ], [ %add17, %block3 ]
  %j.01 = phi i32 [ 0, %block2 ], [ %inc, %block3 ]
  %"5" = zext i32 %i.03 to i64
  %"6" = zext i32 %j.01 to i64
  %arrayidx7 = getelementptr inbounds [30 x i32], [30 x i32]* %A, i64 %"5", i64 %"6"
  %"7" = load i32, i32* %arrayidx7, align 4
  %"8" = zext i32 %j.01 to i64
  %arrayidx9 = getelementptr inbounds i32, i32* %s, i64 %"8"
  %"9" = load i32, i32* %arrayidx9, align 4
  %"10" = zext i32 %i.03 to i64
  %arrayidx11 = getelementptr inbounds i32, i32* %r, i64 %"10"
  %"11" = load i32, i32* %arrayidx11, align 4
  %mul = mul nsw i32 %"11", %"7"
  %add = add nsw i32 %"9", %mul
  %"12" = zext i32 %j.01 to i64
  %arrayidx13 = getelementptr inbounds i32, i32* %s, i64 %"12"
  store i32 %add, i32* %arrayidx13, align 4
  %"13" = zext i32 %j.01 to i64
  %arrayidx15 = getelementptr inbounds i32, i32* %p, i64 %"13"
  %"14" = load i32, i32* %arrayidx15, align 4
  %mul16 = mul nsw i32 %"7", %"14"
  %add17 = add nsw i32 %tmp_q.12, %mul16
  %inc = add nuw nsw i32 %j.01, 1
  %cmp2 = icmp ult i32 %inc, 30
  br i1 %cmp2, label %block3, label %block4

block4:                                           ; preds = %block3
  %"16" = zext i32 %i.03 to i64
  %arrayidx19 = getelementptr inbounds i32, i32* %q, i64 %"16"
  store i32 %add17, i32* %arrayidx19, align 4
  %inc21 = add nuw nsw i32 %i.03, 1
  %cmp = icmp ult i32 %inc21, 30
  br i1 %cmp, label %block2, label %block5

block5:                                           ; preds = %block4
  ret i32 %add17
}

; Function Attrs: noinline norecurse nounwind uwtable
define i32 @main() #1 {
entry:
  %A = alloca [1 x [30 x [30 x i32]]], align 16
  %s = alloca [1 x [30 x i32]], align 16
  %q = alloca [1 x [30 x i32]], align 16
  %p = alloca [1 x [30 x i32]], align 16
  %r = alloca [1 x [30 x i32]], align 16
  call void @srand(i32 13) #3
  br label %for.body

for.body:                                         ; preds = %for.inc38, %entry
  br label %for.body3

for.body3:                                        ; preds = %for.inc35, %for.body
  %y.02 = phi i32 [ 0, %for.body ], [ %inc36, %for.inc35 ]
  %call = call i32 @rand() #3
  %rem = srem i32 %call, 100
  %0 = zext i32 %y.02 to i64
  %1 = getelementptr inbounds [1 x [30 x i32]], [1 x [30 x i32]]* %s, i64 0, i64 0, i64 %0
  store i32 %rem, i32* %1, align 4
  %call6 = call i32 @rand() #3
  %rem7 = srem i32 %call6, 100
  %2 = zext i32 %y.02 to i64
  %3 = getelementptr inbounds [1 x [30 x i32]], [1 x [30 x i32]]* %q, i64 0, i64 0, i64 %2
  store i32 %rem7, i32* %3, align 4
  %call12 = call i32 @rand() #3
  %rem13 = srem i32 %call12, 100
  %4 = zext i32 %y.02 to i64
  %5 = getelementptr inbounds [1 x [30 x i32]], [1 x [30 x i32]]* %p, i64 0, i64 0, i64 %4
  store i32 %rem13, i32* %5, align 4
  %call18 = call i32 @rand() #3
  %rem19 = srem i32 %call18, 100
  %6 = zext i32 %y.02 to i64
  %7 = getelementptr inbounds [1 x [30 x i32]], [1 x [30 x i32]]* %r, i64 0, i64 0, i64 %6
  store i32 %rem19, i32* %7, align 4
  br label %for.body26

for.body26:                                       ; preds = %for.body26, %for.body3
  %x.01 = phi i32 [ 0, %for.body3 ], [ %inc, %for.body26 ]
  %call27 = call i32 @rand() #3
  %rem28 = srem i32 %call27, 100
  %8 = zext i32 %y.02 to i64
  %9 = zext i32 %x.01 to i64
  %10 = getelementptr inbounds [1 x [30 x [30 x i32]]], [1 x [30 x [30 x i32]]]* %A, i64 0, i64 0, i64 %8, i64 %9
  store i32 %rem28, i32* %10, align 4
  %inc = add nuw nsw i32 %x.01, 1
  %cmp25 = icmp ult i32 %inc, 30
  br i1 %cmp25, label %for.body26, label %for.inc35

for.inc35:                                        ; preds = %for.body26
  %inc36 = add nuw nsw i32 %y.02, 1
  %cmp2 = icmp ult i32 %inc36, 30
  br i1 %cmp2, label %for.body3, label %for.inc38

for.inc38:                                        ; preds = %for.inc35
  br i1 false, label %for.body, label %for.end40

for.end40:                                        ; preds = %for.inc38
  %arraydecay = getelementptr inbounds [1 x [30 x [30 x i32]]], [1 x [30 x [30 x i32]]]* %A, i64 0, i64 0, i64 0
  %arraydecay46 = getelementptr inbounds [1 x [30 x i32]], [1 x [30 x i32]]* %s, i64 0, i64 0, i64 0
  %arraydecay49 = getelementptr inbounds [1 x [30 x i32]], [1 x [30 x i32]]* %q, i64 0, i64 0, i64 0
  %arraydecay52 = getelementptr inbounds [1 x [30 x i32]], [1 x [30 x i32]]* %p, i64 0, i64 0, i64 0
  %arraydecay55 = getelementptr inbounds [1 x [30 x i32]], [1 x [30 x i32]]* %r, i64 0, i64 0, i64 0
  %call56 = call i32 @_Z4bicgPA30_iPiS1_S1_S1_([30 x i32]* nonnull %arraydecay, i32* nonnull %arraydecay46, i32* nonnull %arraydecay49, i32* nonnull %arraydecay52, i32* nonnull %arraydecay55)
  ret i32 0
}

; Function Attrs: nounwind
declare void @srand(i32) #2

; Function Attrs: nounwind
declare i32 @rand() #2

attributes #0 = { noinline nounwind uwtable "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="true" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-jump-tables"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+fxsr,+mmx,+sse,+sse2,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #1 = { noinline norecurse nounwind uwtable "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="true" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-jump-tables"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+fxsr,+mmx,+sse,+sse2,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #2 = { nounwind "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="true" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+fxsr,+mmx,+sse,+sse2,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0}
!llvm.ident = !{!1}

!0 = !{i32 1, !"wchar_size", i32 4}
!1 = !{!"clang version 6.0.1 (http://llvm.org/git/clang.git 2f27999df400d17b33cdd412fdd606a88208dfcc) (http://llvm.org/git/llvm.git 5136df4d089a086b70d452160ad5451861269498)"}
OptimizeBitwidth : Optimization of function _Z4bicgPA30_iPiS1_S1_S1_ finished in 2 iterations.
Printing stats (for more details on states for each individual value, use dumpInfos).
Saved bits during forward passes : 324
Saved bits during backward passes : 0
Saved bits in constants : 89
Used bits after OB : 773, vs. Originaly used bits : 1186
 => Reduction of used bits : 6.517706e+01


Done 
Done 
Optimize
buffers buffers -filename=./reports/bicg -period=4 -timeout=60****************************************
dataflow graph name: ./reports/bicg
milp solver: cbc
delay: 0, period: 4
timeout: 60
set optimization: true
first MG optimization: false
****************************************
===================
READING BB DOT FILE
===================
Reading graph name...
Reading set of nodes...
Reading set of edges between nodes...
Setting entry and exit BB...
	Entry: BB1, Exit: BB5
Setting BB frequencies...
BB1 : 1
BB2 : 30
BB3 : 900
BB4 : 30
BB5 : 1

Adding elastic buffers with period=4 and buffer_delay=0

======================
ADDING ELASTIC BUFFERS
======================
Extracting marked graphs
--------------------------
Iteration 1
ILP time: [ms] 12 
Arcs in the CFDFC:
	3->3:870
Updating frequencies...
Storing CFDFC and corresponding Marked Graph...
--------------------------
Iteration 2
ILP time: [ms] 11 
Arcs in the CFDFC:
	2->3:30
	3->4:30
	4->2:29
Updating frequencies...
Storing CFDFC and corresponding Marked Graph...
--------------------------
Iteration 3
ILP time: [ms] 10 
Arcs in the CFDFC:
No new MG can be extracted to increase coverage.

*******************
Covered Frequency = 957, Total Frequency = 961, Coverage = 0.995838
*******************

determining buffer from/to MC_LSQ units to/from loads.
----------------------
buffers on MG borders
----------------------
Adding buffer in branch_0:out1 -> phi_1:in2 | slots: 1, trans: 0 | BB1 -> BB2
Adding buffer in branch_8:out2 -> phi_n3:in1 | slots: 1, trans: 0 | BB4 -> BB5
Adding buffer in branchC_9:out1 -> phiC_4:in1 | slots: 1, trans: 0 | BB1 -> BB2
Adding buffer in branchC_12:out2 -> phiC_7:in1 | slots: 1, trans: 0 | BB4 -> BB5

Calculating disjoint sets of CFDFCs...
	initialize
	union
	get set of unique dsu numbers
	merge and get sub-components
Total number of Extracted Disjoint CFDFCs: 1
Adding Marked Graphs from CFDFCs...

-------------------------------
Initiating MILP for MG number 0
-------------------------------
 creating throughput vars for sub_mg0
 creating throughput vars for sub_mg1

Done 
Write hdl
write_hdl  . ./reports/bicg_optimized

******************************************************************
******Dynamic High-Level Synthesis Compiler **********************
******Andrea Guerrieri - Lana Josipovic - EPFL-LAP 2019 **********
******Dot to VHDL Generator***************************************
******************************************************************
Parsing ./reports/bicg_optimized.dot

Report Modules 
+--------------------------------------------------------------------------+
|   Node_ID|                Name|         Module_type|    Inputs|   Outputs|
+--------------------------------------------------------------------------+
|         0|        brCst_block1|            Constant|         1|         1|
|         1|               cst_0|            Constant|         1|         1|
|         2|            branch_0|              Branch|         2|         2|
|         3|             start_0|               Entry|         1|         1|
|         4|            forkC_14|                Fork|         1|         3|
|         5|           branchC_9|              Branch|         2|         2|
|         6|             fork_15|                Fork|         1|         2|
|         7|               phi_1|                 Mux|         3|         1|
|         8|              load_4|            Operator|         2|         2|
|         9|        brCst_block2|            Constant|         1|         1|
|        10|               cst_1|            Constant|         1|         1|
|        11|              fork_0|                Fork|         1|         2|
|        12|            branch_1|              Branch|         2|         2|
|        13|            branch_2|              Branch|         2|         2|
|        14|            branch_3|              Branch|         2|         2|
|        15|             fork_10|                Fork|         1|         4|
|        16|              phiC_4|          CntrlMerge|         2|         2|
|        17|            forkC_16|                Fork|         1|         3|
|        18|          branchC_10|              Branch|         2|         2|
|        19|               phi_6|                 Mux|         3|         1|
|        20|               phi_7|                 Mux|         3|         1|
|        21|              zext_8|            Operator|         1|         1|
|        22|              zext_9|            Operator|         1|         1|
|        23|    getelementptr_10|            Operator|         3|         1|
|        24|             load_11|            Operator|         2|         2|
|        25|             load_14|            Operator|         2|         2|
|        26|             load_17|            Operator|         2|         2|
|        27|              mul_18|            Operator|         2|         1|
|        28|              add_19|            Operator|         2|         1|
|        29|             store_0|            Operator|         2|         2|
|        30|             load_24|            Operator|         2|         2|
|        31|              mul_25|            Operator|         2|         1|
|        32|              add_26|            Operator|         2|         1|
|        33|               cst_2|            Constant|         1|         1|
|        34|              add_27|            Operator|         2|         1|
|        35|               cst_3|            Constant|         1|         1|
|        36|             icmp_28|            Operator|         2|         1|
|        37|               cst_6|            Constant|         1|         1|
|        38|              phi_n2|               Merge|         2|         1|
|        39|              fork_1|                Fork|         1|         5|
|        40|              fork_2|                Fork|         1|         2|
|        41|              fork_4|                Fork|         1|         2|
|        42|              fork_8|                Fork|         1|         3|
|        43|            branch_4|              Branch|         2|         2|
|        44|            branch_5|              Branch|         2|         2|
|        45|            branch_6|              Branch|         2|         2|
|        46|             fork_11|                Fork|         1|         4|
|        47|              phiC_5|          CntrlMerge|         2|         2|
|        48|            forkC_17|                Fork|         1|         2|
|        49|          branchC_11|              Branch|         2|         2|
|        50|            source_0|              Source|         0|         1|
|        51|            source_1|              Source|         0|         1|
|        52|            source_4|              Source|         0|         1|
|        53|             fork_21|                Fork|         1|         2|
|        54|             store_1|            Operator|         2|         2|
|        55|               cst_4|            Constant|         1|         1|
|        56|              add_32|            Operator|         2|         1|
|        57|               cst_5|            Constant|         1|         1|
|        58|             icmp_33|            Operator|         2|         1|
|        59|              phi_n0|               Merge|         1|         1|
|        60|              phi_n1|               Merge|         1|         1|
|        61|              fork_5|                Fork|         1|         2|
|        62|              fork_6|                Fork|         1|         2|
|        63|              fork_7|                Fork|         1|         2|
|        64|            branch_7|              Branch|         2|         2|
|        65|            branch_8|              Branch|         2|         2|
|        66|             fork_12|                Fork|         1|         3|
|        67|               cst_7|            Constant|         1|         1|
|        68|              phiC_6|               Merge|         1|         1|
|        69|            forkC_18|                Fork|         1|         2|
|        70|          branchC_12|              Branch|         2|         2|
|        71|            source_2|              Source|         0|         1|
|        72|            source_3|              Source|         0|         1|
|        73|               ret_0|            Operator|         1|         1|
|        74|              phi_n3|               Merge|         1|         1|
|        75|              phiC_7|               Merge|         1|         1|
|        76|               LSQ_s|                 LSQ|         4|         2|
|        77|                MC_q|                  MC|         4|         2|
|        78|                MC_A|                  MC|         4|         2|
|        79|                MC_r|                  MC|         4|         2|
|        80|                MC_p|                  MC|         4|         2|
|        81|               end_0|                Exit|         6|         1|
|        82|              sink_0|                Sink|         1|         0|
|        83|              sink_1|                Sink|         1|         0|
|        84|              sink_2|                Sink|         1|         0|
|        85|              sink_3|                Sink|         1|         0|
|        86|              sink_4|                Sink|         1|         0|
|        87|              sink_5|                Sink|         1|         0|
|        88|              sink_6|                Sink|         1|         0|
|        89|              sink_7|                Sink|         1|         0|
|        90|              sink_8|                Sink|         1|         0|
|        91|              sink_9|                Sink|         1|         0|
+--------------------------------------------------------------------------+
Generating ./reports/bicg_optimized.vhd
Generating LSQ 0 component...
lsq_generate ./reports/bicg_optimized_lsq0_configuration.json
[[35minfo[0m] [0.001] Elaborating design...
[[35minfo[0m] [3.702] Done elaborating.
Total FIRRTL Compile Time: 16740.0 ms

Done



Done 
Exit...
Goodbye!


