INFO-FLOW: Workspace C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1 opened at Thu Apr 20 21:07:46 +0800 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: C:/F_Software/vivado/Vitis_HLS/2022.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/F_Software/vivado/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 1.367 sec.
Execute       source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.455 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.473 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute     source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./conv_core/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./conv_core/solution1/directives.tcl
Execute     set_directive_top -name Conv Conv 
INFO: [HLS 200-1510] Running: set_directive_top -name Conv Conv 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.012 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Analyzing design file 'conv_core.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling conv_core.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/F_Software/vivado/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang conv_core.cpp -foptimization-record-file=C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/conv_core.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/F_Software/vivado/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot -I C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/conv_core.pp.0.cpp -hls-platform-db-name=C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/conv_core.cpp.clang.out.log 2> C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/conv_core.cpp.clang.err.log 
Command       ap_eval done; 0.128 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top Conv -name=Conv 
Execute       source C:/F_Software/vivado/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/F_Software/vivado/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr C:/F_Software/vivado/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/conv_core.pp.0.cpp -hls-platform-db-name=C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/clang.out.log 2> C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.389 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/conv_core.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/F_Software/vivado/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/.systemc_flag -fix-errors C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/conv_core.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.351 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/conv_core.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/F_Software/vivado/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/all.directive.json -fix-errors C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/conv_core.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.55 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/conv_core.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec C:/F_Software/vivado/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/conv_core.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.389 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/conv_core.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/F_Software/vivado/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/conv_core.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/conv_core.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/conv_core.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/conv_core.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.726 sec.
Execute         source C:/F_Software/vivado/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.751 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/F_Software/vivado/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/conv_core.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/conv_core.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/conv_core.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/conv_core.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.347 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/F_Software/vivado/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/conv_core.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/conv_core.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot -I C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/conv_core.bc -hls-platform-db-name=C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/conv_core.pp.0.cpp.clang.out.log 2> C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/conv_core.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.404 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.393 seconds; current allocated memory: 1.465 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/conv_core.g.bc"  
Execute         ap_eval exec -ignorestderr C:/F_Software/vivado/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/conv_core.g.bc -o C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/a.g.ld.0.bc > C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr C:/F_Software/vivado/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/F_Software/vivado/Vitis_HLS/2022.1/win64/lib/libhlsm_39.bc C:/F_Software/vivado/Vitis_HLS/2022.1/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr C:/F_Software/vivado/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/F_Software/vivado/Vitis_HLS/2022.1/win64/lib/libhlsm_39.bc C:/F_Software/vivado/Vitis_HLS/2022.1/win64/lib/libhlsmc++_39.bc -o C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 1.507 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.507 sec.
Execute       run_link_or_opt -opt -out C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=Conv -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr C:/F_Software/vivado/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=Conv -reflow-float-conversion -o C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 0.547 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.548 sec.
Execute       run_link_or_opt -out C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/F_Software/vivado/Vitis_HLS/2022.1/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr C:/F_Software/vivado/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/F_Software/vivado/Vitis_HLS/2022.1/win64/lib/libfloatconversion_39.bc -o C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=Conv 
Execute         ap_eval exec -ignorestderr C:/F_Software/vivado/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=Conv -o C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
Execute       get_clock_period -ns -default 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr C:/F_Software/vivado/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=Conv -mllvm -hls-db-dir -mllvm C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 0.272 sec.
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, false>::ssdm_int(unsigned char)' into 'ap_int_base<8, false>::ap_int_base(int)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base(int)' into 'ap_uint<8>::ap_uint(int)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<32, true>::minus operator-<8, false, 32, true>(ap_int_base<8, false> const&, ap_int_base<32, true> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:341)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<8, false>::RType<32, true>::minus operator-<8, false, 32, true>(ap_int_base<8, false> const&, ap_int_base<32, true> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:558)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<8, false>::RType<32, true>::minus operator-<8, false, 32, true>(ap_int_base<8, false> const&, ap_int_base<32, true> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<8, false>::RType<32, true>::minus operator-<8, false, 32, true>(ap_int_base<8, false> const&, ap_int_base<32, true> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<8, false>::RType<($_0)32, true>::minus operator-<8, false>(ap_int_base<8, false> const&, int)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1531)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<32, true>::minus operator-<8, false, 32, true>(ap_int_base<8, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<8, false>::RType<($_0)32, true>::minus operator-<8, false>(ap_int_base<8, false> const&, int)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1529)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base(int)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base(int)' into 'ap_int_base<33, true>::RType<32, true>::div operator/<33, true, 32, true>(ap_int_base<33, true> const&, ap_int_base<32, true> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1559:337)
INFO: [HLS 214-131] Inlining function 'ap_int<34>::ap_int<34, true>(ap_int_base<34, true> const&)' into 'ap_int_base<33, true>::RType<32, true>::div operator/<33, true, 32, true>(ap_int_base<33, true> const&, ap_int_base<32, true> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1559:374)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<33, true>::RType<($_0)32, true>::div operator/<33, true>(ap_int_base<33, true> const&, int)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:2052)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::RType<32, true>::div operator/<33, true, 32, true>(ap_int_base<33, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<33, true>::RType<($_0)32, true>::div operator/<33, true>(ap_int_base<33, true> const&, int)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:2050)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, false>::ssdm_int(unsigned char)' into 'ap_int_base<8, false>::ap_int_base<34, true>(ap_int_base<34, true> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base<34, true>(ap_int_base<34, true> const&)' into 'ap_uint<8>::ap_uint<34>(ap_int<34> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:238:89)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi40ELb1EEC2EDq40_i' into 'ap_int_base<40, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi40ELb1EEC2EDq40_i' into 'ap_int_base<40, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi40ELb1EEC2EDq40_i' into 'ap_int_base<40, true>::ap_int_base(int)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<40, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<8, false>::mult operator*<32, true, 8, false>(ap_int_base<32, true> const&, ap_int_base<8, false> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int<40>::ap_int<40, true>(ap_int_base<40, true> const&)' into 'ap_int_base<32, true>::RType<8, false>::mult operator*<32, true, 8, false>(ap_int_base<32, true> const&, ap_int_base<8, false> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:554)
INFO: [HLS 214-131] Inlining function 'ap_int_base<40, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<8, false>::mult operator*<32, true, 8, false>(ap_int_base<32, true> const&, ap_int_base<8, false> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<40, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<32, true>::RType<8, false>::mult operator*<32, true, 8, false>(ap_int_base<32, true> const&, ap_int_base<8, false> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<8, false>::RType<($_0)32, true>::mult operator*<8, false>(int, ap_int_base<8, false> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:216)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<8, false>::mult operator*<32, true, 8, false>(ap_int_base<32, true> const&, ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<($_0)32, true>::mult operator*<8, false>(int, ap_int_base<8, false> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:254)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi41ELb1EEC2EDq41_i' into 'ap_int_base<41, true>::ap_int_base<16, false>(ap_int_base<16, false> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi41ELb1EEC2EDq41_i' into 'ap_int_base<41, true>::ap_int_base<40, true>(ap_int_base<40, true> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi41ELb1EEC2EDq41_i' into 'ap_int_base<41, true>::ap_int_base(int)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<41, true>::ap_int_base<16, false>(ap_int_base<16, false> const&)' into 'ap_int_base<16, false>::RType<40, true>::plus operator+<16, false, 40, true>(ap_int_base<16, false> const&, ap_int_base<40, true> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int<41>::ap_int<41, true>(ap_int_base<41, true> const&)' into 'ap_int_base<16, false>::RType<40, true>::plus operator+<16, false, 40, true>(ap_int_base<16, false> const&, ap_int_base<40, true> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:554)
INFO: [HLS 214-131] Inlining function 'ap_int_base<41, true>::ap_int_base(int)' into 'ap_int_base<16, false>::RType<40, true>::plus operator+<16, false, 40, true>(ap_int_base<16, false> const&, ap_int_base<40, true> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<41, true>::ap_int_base<40, true>(ap_int_base<40, true> const&)' into 'ap_int_base<16, false>::RType<40, true>::plus operator+<16, false, 40, true>(ap_int_base<16, false> const&, ap_int_base<40, true> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi42ELb1EEC2EDq42_i' into 'ap_int_base<42, true>::ap_int_base<41, true>(ap_int_base<41, true> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi42ELb1EEC2EDq42_i' into 'ap_int_base<42, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi42ELb1EEC2EDq42_i' into 'ap_int_base<42, true>::ap_int_base(int)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<42, true>::ap_int_base<41, true>(ap_int_base<41, true> const&)' into 'ap_int_base<41, true>::RType<8, false>::minus operator-<41, true, 8, false>(ap_int_base<41, true> const&, ap_int_base<8, false> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:341)
INFO: [HLS 214-131] Inlining function 'ap_int<42>::ap_int<42, true>(ap_int_base<42, true> const&)' into 'ap_int_base<41, true>::RType<8, false>::minus operator-<41, true, 8, false>(ap_int_base<41, true> const&, ap_int_base<8, false> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:558)
INFO: [HLS 214-131] Inlining function 'ap_int_base<42, true>::ap_int_base(int)' into 'ap_int_base<41, true>::RType<8, false>::minus operator-<41, true, 8, false>(ap_int_base<41, true> const&, ap_int_base<8, false> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<42, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<41, true>::RType<8, false>::minus operator-<41, true, 8, false>(ap_int_base<41, true> const&, ap_int_base<8, false> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<42, true>::ap_int_base(int)' into 'ap_int_base<42, true>::RType<8, false>::div operator/<42, true, 8, false>(ap_int_base<42, true> const&, ap_int_base<8, false> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1559:337)
INFO: [HLS 214-131] Inlining function 'ap_int<42>::ap_int<42, true>(ap_int_base<42, true> const&)' into 'ap_int_base<42, true>::RType<8, false>::div operator/<42, true, 8, false>(ap_int_base<42, true> const&, ap_int_base<8, false> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1559:374)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi43ELb1EEC2EDq43_i' into 'ap_int_base<43, true>::ap_int_base<42, true>(ap_int_base<42, true> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi43ELb1EEC2EDq43_i' into 'ap_int_base<43, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi43ELb1EEC2EDq43_i' into 'ap_int_base<43, true>::ap_int_base(int)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<43, true>::ap_int_base<42, true>(ap_int_base<42, true> const&)' into 'ap_int_base<42, true>::RType<32, true>::plus operator+<42, true, 32, true>(ap_int_base<42, true> const&, ap_int_base<32, true> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int<43>::ap_int<43, true>(ap_int_base<43, true> const&)' into 'ap_int_base<42, true>::RType<32, true>::plus operator+<42, true, 32, true>(ap_int_base<42, true> const&, ap_int_base<32, true> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:554)
INFO: [HLS 214-131] Inlining function 'ap_int_base<43, true>::ap_int_base(int)' into 'ap_int_base<42, true>::RType<32, true>::plus operator+<42, true, 32, true>(ap_int_base<42, true> const&, ap_int_base<32, true> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<43, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<42, true>::RType<32, true>::plus operator+<42, true, 32, true>(ap_int_base<42, true> const&, ap_int_base<32, true> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<42, true>::RType<($_0)32, true>::plus operator+<42, true>(ap_int_base<42, true> const&, int)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1006)
INFO: [HLS 214-131] Inlining function 'ap_int_base<42, true>::RType<32, true>::plus operator+<42, true, 32, true>(ap_int_base<42, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<42, true>::RType<($_0)32, true>::plus operator+<42, true>(ap_int_base<42, true> const&, int)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1004)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, false>::ssdm_int(unsigned short)' into 'ap_int_base<16, false>::ap_int_base<43, true>(ap_int_base<43, true> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::ap_int_base<43, true>(ap_int_base<43, true> const&)' into 'ap_uint<16>::ap_uint<43>(ap_int<43> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:238:89)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<16, false>(int, ap_int_base<16, false> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:520)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator<<16, false>(ap_int_base<16, false> const&) const' into 'bool operator<<16, false>(int, ap_int_base<16, false> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:558)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<8, false>(int, ap_int_base<8, false> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:520)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator<<8, false>(ap_int_base<8, false> const&) const' into 'bool operator<<8, false>(int, ap_int_base<8, false> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:558)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi41ELb1EEC2EDq41_i' into 'ap_int_base<41, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<41, true>::ap_int_base<40, true>(ap_int_base<40, true> const&)' into 'ap_int_base<40, true>::RType<8, false>::minus operator-<40, true, 8, false>(ap_int_base<40, true> const&, ap_int_base<8, false> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:341)
INFO: [HLS 214-131] Inlining function 'ap_int<41>::ap_int<41, true>(ap_int_base<41, true> const&)' into 'ap_int_base<40, true>::RType<8, false>::minus operator-<40, true, 8, false>(ap_int_base<40, true> const&, ap_int_base<8, false> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:558)
INFO: [HLS 214-131] Inlining function 'ap_int_base<41, true>::ap_int_base(int)' into 'ap_int_base<40, true>::RType<8, false>::minus operator-<40, true, 8, false>(ap_int_base<40, true> const&, ap_int_base<8, false> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<41, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<40, true>::RType<8, false>::minus operator-<40, true, 8, false>(ap_int_base<40, true> const&, ap_int_base<8, false> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:430)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi42ELb1EEC2EDq42_i' into 'ap_int_base<42, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<42, true>::ap_int_base<41, true>(ap_int_base<41, true> const&)' into 'ap_int_base<41, true>::RType<32, true>::plus operator+<41, true, 32, true>(ap_int_base<41, true> const&, ap_int_base<32, true> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int<42>::ap_int<42, true>(ap_int_base<42, true> const&)' into 'ap_int_base<41, true>::RType<32, true>::plus operator+<41, true, 32, true>(ap_int_base<41, true> const&, ap_int_base<32, true> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:554)
INFO: [HLS 214-131] Inlining function 'ap_int_base<42, true>::ap_int_base(int)' into 'ap_int_base<41, true>::RType<32, true>::plus operator+<41, true, 32, true>(ap_int_base<41, true> const&, ap_int_base<32, true> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<42, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<41, true>::RType<32, true>::plus operator+<41, true, 32, true>(ap_int_base<41, true> const&, ap_int_base<32, true> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<41, true>::RType<($_0)32, true>::plus operator+<41, true>(ap_int_base<41, true> const&, int)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1006)
INFO: [HLS 214-131] Inlining function 'ap_int_base<41, true>::RType<32, true>::plus operator+<41, true, 32, true>(ap_int_base<41, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<41, true>::RType<($_0)32, true>::plus operator+<41, true>(ap_int_base<41, true> const&, int)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1004)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, true>::ssdm_int(short)' into 'ap_int_base<16, true>::ap_int_base<42, true>(ap_int_base<42, true> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<42, true>(ap_int_base<42, true> const&)' into 'ap_int<16>::ap_int<42>(ap_int<42> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:69:89)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator>=<16, true>(ap_int_base<16, true> const&, int)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1093)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<16, true>::operator>=<32, true>(ap_int_base<32, true> const&) const' into 'bool operator>=<16, true>(ap_int_base<16, true> const&, int)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1090)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base<16, true>(ap_int_base<16, true> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base<16, false>(ap_int_base<16, false> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base<16, true>(ap_int_base<16, true> const&)' into 'ap_int_base<16, true>::RType<16, false>::mult operator*<16, true, 16, false>(ap_int_base<16, true> const&, ap_int_base<16, false> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<16, true>::RType<16, false>::mult operator*<16, true, 16, false>(ap_int_base<16, true> const&, ap_int_base<16, false> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:554)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<16, true>::RType<16, false>::mult operator*<16, true, 16, false>(ap_int_base<16, true> const&, ap_int_base<16, false> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base<16, false>(ap_int_base<16, false> const&)' into 'ap_int_base<16, true>::RType<16, false>::mult operator*<16, true, 16, false>(ap_int_base<16, true> const&, ap_int_base<16, false> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi48ELb1EEC2EDq48_i' into 'ap_int_base<48, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi48ELb1EEC2EDq48_i' into 'ap_int_base<48, true>::ap_int_base<16, false>(ap_int_base<16, false> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi48ELb1EEC2EDq48_i' into 'ap_int_base<48, true>::ap_int_base(int)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<48, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<16, false>::mult operator*<32, true, 16, false>(ap_int_base<32, true> const&, ap_int_base<16, false> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int<48>::ap_int<48, true>(ap_int_base<48, true> const&)' into 'ap_int_base<32, true>::RType<16, false>::mult operator*<32, true, 16, false>(ap_int_base<32, true> const&, ap_int_base<16, false> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:554)
INFO: [HLS 214-131] Inlining function 'ap_int_base<48, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<16, false>::mult operator*<32, true, 16, false>(ap_int_base<32, true> const&, ap_int_base<16, false> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<48, true>::ap_int_base<16, false>(ap_int_base<16, false> const&)' into 'ap_int_base<32, true>::RType<16, false>::mult operator*<32, true, 16, false>(ap_int_base<32, true> const&, ap_int_base<16, false> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi49ELb1EEC2EDq49_i' into 'ap_int_base<49, true>::ap_int_base<48, true>(ap_int_base<48, true> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi49ELb1EEC2EDq49_i' into 'ap_int_base<49, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi49ELb1EEC2EDq49_i' into 'ap_int_base<49, true>::ap_int_base(int)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<49, true>::ap_int_base<48, true>(ap_int_base<48, true> const&)' into 'ap_int_base<48, true>::RType<32, true>::plus operator+<48, true, 32, true>(ap_int_base<48, true> const&, ap_int_base<32, true> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int<49>::ap_int<49, true>(ap_int_base<49, true> const&)' into 'ap_int_base<48, true>::RType<32, true>::plus operator+<48, true, 32, true>(ap_int_base<48, true> const&, ap_int_base<32, true> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:554)
INFO: [HLS 214-131] Inlining function 'ap_int_base<49, true>::ap_int_base(int)' into 'ap_int_base<48, true>::RType<32, true>::plus operator+<48, true, 32, true>(ap_int_base<48, true> const&, ap_int_base<32, true> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<49, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<48, true>::RType<32, true>::plus operator+<48, true, 32, true>(ap_int_base<48, true> const&, ap_int_base<32, true> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi50ELb1EEC2EDq50_i' into 'ap_int_base<50, true>::ap_int_base<49, true>(ap_int_base<49, true> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi50ELb1EEC2EDq50_i' into 'ap_int_base<50, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi50ELb1EEC2EDq50_i' into 'ap_int_base<50, true>::ap_int_base(int)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<50, true>::ap_int_base<49, true>(ap_int_base<49, true> const&)' into 'ap_int_base<49, true>::RType<32, true>::plus operator+<49, true, 32, true>(ap_int_base<49, true> const&, ap_int_base<32, true> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int<50>::ap_int<50, true>(ap_int_base<50, true> const&)' into 'ap_int_base<49, true>::RType<32, true>::plus operator+<49, true, 32, true>(ap_int_base<49, true> const&, ap_int_base<32, true> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:554)
INFO: [HLS 214-131] Inlining function 'ap_int_base<50, true>::ap_int_base(int)' into 'ap_int_base<49, true>::RType<32, true>::plus operator+<49, true, 32, true>(ap_int_base<49, true> const&, ap_int_base<32, true> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<50, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<49, true>::RType<32, true>::plus operator+<49, true, 32, true>(ap_int_base<49, true> const&, ap_int_base<32, true> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<49, true>::RType<($_0)32, true>::plus operator+<49, true>(ap_int_base<49, true> const&, int)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1006)
INFO: [HLS 214-131] Inlining function 'ap_int_base<49, true>::RType<32, true>::plus operator+<49, true, 32, true>(ap_int_base<49, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<49, true>::RType<($_0)32, true>::plus operator+<49, true>(ap_int_base<49, true> const&, int)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1004)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi56ELb1EEC2EDq56_i' into 'ap_int_base<56, true>::ap_int_base<40, true>(ap_int_base<40, true> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi56ELb1EEC2EDq56_i' into 'ap_int_base<56, true>::ap_int_base<16, false>(ap_int_base<16, false> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi56ELb1EEC2EDq56_i' into 'ap_int_base<56, true>::ap_int_base(int)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<56, true>::ap_int_base<40, true>(ap_int_base<40, true> const&)' into 'ap_int_base<40, true>::RType<16, false>::mult operator*<40, true, 16, false>(ap_int_base<40, true> const&, ap_int_base<16, false> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int<56>::ap_int<56, true>(ap_int_base<56, true> const&)' into 'ap_int_base<40, true>::RType<16, false>::mult operator*<40, true, 16, false>(ap_int_base<40, true> const&, ap_int_base<16, false> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:554)
INFO: [HLS 214-131] Inlining function 'ap_int_base<56, true>::ap_int_base(int)' into 'ap_int_base<40, true>::RType<16, false>::mult operator*<40, true, 16, false>(ap_int_base<40, true> const&, ap_int_base<16, false> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<56, true>::ap_int_base<16, false>(ap_int_base<16, false> const&)' into 'ap_int_base<40, true>::RType<16, false>::mult operator*<40, true, 16, false>(ap_int_base<40, true> const&, ap_int_base<16, false> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi72ELb1EEC2EDq72_i' into 'ap_int_base<72, true>::ap_int_base<56, true>(ap_int_base<56, true> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi72ELb1EEC2EDq72_i' into 'ap_int_base<72, true>::ap_int_base<16, false>(ap_int_base<16, false> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi72ELb1EEC2EDq72_i' into 'ap_int_base<72, true>::ap_int_base(int)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<72, true>::ap_int_base<56, true>(ap_int_base<56, true> const&)' into 'ap_int_base<56, true>::RType<16, false>::mult operator*<56, true, 16, false>(ap_int_base<56, true> const&, ap_int_base<16, false> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int<72>::ap_int<72, true>(ap_int_base<72, true> const&)' into 'ap_int_base<56, true>::RType<16, false>::mult operator*<56, true, 16, false>(ap_int_base<56, true> const&, ap_int_base<16, false> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:554)
INFO: [HLS 214-131] Inlining function 'ap_int_base<72, true>::ap_int_base(int)' into 'ap_int_base<56, true>::RType<16, false>::mult operator*<56, true, 16, false>(ap_int_base<56, true> const&, ap_int_base<16, false> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<72, true>::ap_int_base<16, false>(ap_int_base<16, false> const&)' into 'ap_int_base<56, true>::RType<16, false>::mult operator*<56, true, 16, false>(ap_int_base<56, true> const&, ap_int_base<16, false> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<16, false>::RType<($_0)32, true>::mult operator*<16, false>(int, ap_int_base<16, false> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:216)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<16, false>::mult operator*<32, true, 16, false>(ap_int_base<32, true> const&, ap_int_base<16, false> const&)' into 'ap_int_base<16, false>::RType<($_0)32, true>::mult operator*<16, false>(int, ap_int_base<16, false> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:254)
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, true>::ssdm_int(long)' into 'ap_int_base<64, true>::ap_int_base<48, true>(ap_int_base<48, true> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, true>::ssdm_int(long)' into 'ap_int_base<64, true>::ap_int_base<16, false>(ap_int_base<16, false> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, true>::ssdm_int(long)' into 'ap_int_base<64, true>::ap_int_base(int)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base<48, true>(ap_int_base<48, true> const&)' into 'ap_int_base<48, true>::RType<16, false>::mult operator*<48, true, 16, false>(ap_int_base<48, true> const&, ap_int_base<16, false> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int<64>::ap_int<64, true>(ap_int_base<64, true> const&)' into 'ap_int_base<48, true>::RType<16, false>::mult operator*<48, true, 16, false>(ap_int_base<48, true> const&, ap_int_base<16, false> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:554)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base(int)' into 'ap_int_base<48, true>::RType<16, false>::mult operator*<48, true, 16, false>(ap_int_base<48, true> const&, ap_int_base<16, false> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base<16, false>(ap_int_base<16, false> const&)' into 'ap_int_base<48, true>::RType<16, false>::mult operator*<48, true, 16, false>(ap_int_base<48, true> const&, ap_int_base<16, false> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi73ELb1EEC2EDq73_i' into 'ap_int_base<73, true>::ap_int_base<72, true>(ap_int_base<72, true> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi73ELb1EEC2EDq73_i' into 'ap_int_base<73, true>::ap_int_base<64, true>(ap_int_base<64, true> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi73ELb1EEC2EDq73_i' into 'ap_int_base<73, true>::ap_int_base(int)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<73, true>::ap_int_base<72, true>(ap_int_base<72, true> const&)' into 'ap_int_base<72, true>::RType<64, true>::plus operator+<72, true, 64, true>(ap_int_base<72, true> const&, ap_int_base<64, true> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int<73>::ap_int<73, true>(ap_int_base<73, true> const&)' into 'ap_int_base<72, true>::RType<64, true>::plus operator+<72, true, 64, true>(ap_int_base<72, true> const&, ap_int_base<64, true> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:554)
INFO: [HLS 214-131] Inlining function 'ap_int_base<73, true>::ap_int_base(int)' into 'ap_int_base<72, true>::RType<64, true>::plus operator+<72, true, 64, true>(ap_int_base<72, true> const&, ap_int_base<64, true> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<73, true>::ap_int_base<64, true>(ap_int_base<64, true> const&)' into 'ap_int_base<72, true>::RType<64, true>::plus operator+<72, true, 64, true>(ap_int_base<72, true> const&, ap_int_base<64, true> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi74ELb1EEC2EDq74_i' into 'ap_int_base<74, true>::ap_int_base<73, true>(ap_int_base<73, true> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi74ELb1EEC2EDq74_i' into 'ap_int_base<74, true>::ap_int_base<48, true>(ap_int_base<48, true> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi74ELb1EEC2EDq74_i' into 'ap_int_base<74, true>::ap_int_base(int)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<74, true>::ap_int_base<73, true>(ap_int_base<73, true> const&)' into 'ap_int_base<73, true>::RType<48, true>::plus operator+<73, true, 48, true>(ap_int_base<73, true> const&, ap_int_base<48, true> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int<74>::ap_int<74, true>(ap_int_base<74, true> const&)' into 'ap_int_base<73, true>::RType<48, true>::plus operator+<73, true, 48, true>(ap_int_base<73, true> const&, ap_int_base<48, true> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:554)
INFO: [HLS 214-131] Inlining function 'ap_int_base<74, true>::ap_int_base(int)' into 'ap_int_base<73, true>::RType<48, true>::plus operator+<73, true, 48, true>(ap_int_base<73, true> const&, ap_int_base<48, true> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<74, true>::ap_int_base<48, true>(ap_int_base<48, true> const&)' into 'ap_int_base<73, true>::RType<48, true>::plus operator+<73, true, 48, true>(ap_int_base<73, true> const&, ap_int_base<48, true> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi75ELb1EEC2EDq75_i' into 'ap_int_base<75, true>::ap_int_base<74, true>(ap_int_base<74, true> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi75ELb1EEC2EDq75_i' into 'ap_int_base<75, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi75ELb1EEC2EDq75_i' into 'ap_int_base<75, true>::ap_int_base(int)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<75, true>::ap_int_base<74, true>(ap_int_base<74, true> const&)' into 'ap_int_base<74, true>::RType<32, true>::plus operator+<74, true, 32, true>(ap_int_base<74, true> const&, ap_int_base<32, true> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int<75>::ap_int<75, true>(ap_int_base<75, true> const&)' into 'ap_int_base<74, true>::RType<32, true>::plus operator+<74, true, 32, true>(ap_int_base<74, true> const&, ap_int_base<32, true> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:554)
INFO: [HLS 214-131] Inlining function 'ap_int_base<75, true>::ap_int_base(int)' into 'ap_int_base<74, true>::RType<32, true>::plus operator+<74, true, 32, true>(ap_int_base<74, true> const&, ap_int_base<32, true> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<75, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<74, true>::RType<32, true>::plus operator+<74, true, 32, true>(ap_int_base<74, true> const&, ap_int_base<32, true> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<74, true>::RType<($_0)32, true>::plus operator+<74, true>(ap_int_base<74, true> const&, int)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1006)
INFO: [HLS 214-131] Inlining function 'ap_int_base<74, true>::RType<32, true>::plus operator+<74, true, 32, true>(ap_int_base<74, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<74, true>::RType<($_0)32, true>::plus operator+<74, true>(ap_int_base<74, true> const&, int)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1004)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi65ELb1EEC2EDq65_i' into 'ap_int_base<65, true>::ap_int_base<64, true>(ap_int_base<64, true> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi65ELb1EEC2EDq65_i' into 'ap_int_base<65, true>::ap_int_base<48, true>(ap_int_base<48, true> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi65ELb1EEC2EDq65_i' into 'ap_int_base<65, true>::ap_int_base(int)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<64, true>(ap_int_base<64, true> const&)' into 'ap_int_base<64, true>::RType<48, true>::plus operator+<64, true, 48, true>(ap_int_base<64, true> const&, ap_int_base<48, true> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int<65>::ap_int<65, true>(ap_int_base<65, true> const&)' into 'ap_int_base<64, true>::RType<48, true>::plus operator+<64, true, 48, true>(ap_int_base<64, true> const&, ap_int_base<48, true> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:554)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base(int)' into 'ap_int_base<64, true>::RType<48, true>::plus operator+<64, true, 48, true>(ap_int_base<64, true> const&, ap_int_base<48, true> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<48, true>(ap_int_base<48, true> const&)' into 'ap_int_base<64, true>::RType<48, true>::plus operator+<64, true, 48, true>(ap_int_base<64, true> const&, ap_int_base<48, true> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi66ELb1EEC2EDq66_i' into 'ap_int_base<66, true>::ap_int_base<65, true>(ap_int_base<65, true> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi66ELb1EEC2EDq66_i' into 'ap_int_base<66, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi66ELb1EEC2EDq66_i' into 'ap_int_base<66, true>::ap_int_base(int)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<66, true>::ap_int_base<65, true>(ap_int_base<65, true> const&)' into 'ap_int_base<65, true>::RType<32, true>::plus operator+<65, true, 32, true>(ap_int_base<65, true> const&, ap_int_base<32, true> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int<66>::ap_int<66, true>(ap_int_base<66, true> const&)' into 'ap_int_base<65, true>::RType<32, true>::plus operator+<65, true, 32, true>(ap_int_base<65, true> const&, ap_int_base<32, true> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:554)
INFO: [HLS 214-131] Inlining function 'ap_int_base<66, true>::ap_int_base(int)' into 'ap_int_base<65, true>::RType<32, true>::plus operator+<65, true, 32, true>(ap_int_base<65, true> const&, ap_int_base<32, true> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<66, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<65, true>::RType<32, true>::plus operator+<65, true, 32, true>(ap_int_base<65, true> const&, ap_int_base<32, true> const&)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<65, true>::RType<($_0)32, true>::plus operator+<65, true>(ap_int_base<65, true> const&, int)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1006)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::RType<32, true>::plus operator+<65, true, 32, true>(ap_int_base<65, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<65, true>::RType<($_0)32, true>::plus operator+<65, true>(ap_int_base<65, true> const&, int)' (C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1004)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'Conv(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<1>, ap_uint<1>, float*, float*, float*, float*)' (conv_core.cpp:29:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<66, true>::operator long long() const' into 'Conv(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<1>, ap_uint<1>, float*, float*, float*, float*)' (conv_core.cpp:74:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::RType<($_0)32, true>::plus operator+<65, true>(ap_int_base<65, true> const&, int)' into 'Conv(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<1>, ap_uint<1>, float*, float*, float*, float*)' (conv_core.cpp:74:37)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::RType<48, true>::plus operator+<64, true, 48, true>(ap_int_base<64, true> const&, ap_int_base<48, true> const&)' into 'Conv(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<1>, ap_uint<1>, float*, float*, float*, float*)' (conv_core.cpp:74:29)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<($_0)32, true>::mult operator*<16, false>(int, ap_int_base<16, false> const&)' into 'Conv(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<1>, ap_uint<1>, float*, float*, float*, float*)' (conv_core.cpp:74:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<48, true>::RType<16, false>::mult operator*<48, true, 16, false>(ap_int_base<48, true> const&, ap_int_base<16, false> const&)' into 'Conv(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<1>, ap_uint<1>, float*, float*, float*, float*)' (conv_core.cpp:74:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<($_0)32, true>::mult operator*<16, false>(int, ap_int_base<16, false> const&)' into 'Conv(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<1>, ap_uint<1>, float*, float*, float*, float*)' (conv_core.cpp:74:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'Conv(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<1>, ap_uint<1>, float*, float*, float*, float*)' (conv_core.cpp:71:8)
INFO: [HLS 214-131] Inlining function 'ap_int_base<75, true>::operator long long() const' into 'Conv(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<1>, ap_uint<1>, float*, float*, float*, float*)' (conv_core.cpp:64:58)
INFO: [HLS 214-131] Inlining function 'ap_int_base<74, true>::RType<($_0)32, true>::plus operator+<74, true>(ap_int_base<74, true> const&, int)' into 'Conv(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<1>, ap_uint<1>, float*, float*, float*, float*)' (conv_core.cpp:64:98)
INFO: [HLS 214-131] Inlining function 'ap_int_base<73, true>::RType<48, true>::plus operator+<73, true, 48, true>(ap_int_base<73, true> const&, ap_int_base<48, true> const&)' into 'Conv(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<1>, ap_uint<1>, float*, float*, float*, float*)' (conv_core.cpp:64:88)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<($_0)32, true>::mult operator*<16, false>(int, ap_int_base<16, false> const&)' into 'Conv(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<1>, ap_uint<1>, float*, float*, float*, float*)' (conv_core.cpp:64:92)
INFO: [HLS 214-131] Inlining function 'ap_int_base<72, true>::RType<64, true>::plus operator+<72, true, 64, true>(ap_int_base<72, true> const&, ap_int_base<64, true> const&)' into 'Conv(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<1>, ap_uint<1>, float*, float*, float*, float*)' (conv_core.cpp:64:74)
INFO: [HLS 214-131] Inlining function 'ap_int_base<48, true>::RType<16, false>::mult operator*<48, true, 16, false>(ap_int_base<48, true> const&, ap_int_base<16, false> const&)' into 'Conv(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<1>, ap_uint<1>, float*, float*, float*, float*)' (conv_core.cpp:64:82)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<($_0)32, true>::mult operator*<16, false>(int, ap_int_base<16, false> const&)' into 'Conv(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<1>, ap_uint<1>, float*, float*, float*, float*)' (conv_core.cpp:64:77)
INFO: [HLS 214-131] Inlining function 'ap_int_base<56, true>::RType<16, false>::mult operator*<56, true, 16, false>(ap_int_base<56, true> const&, ap_int_base<16, false> const&)' into 'Conv(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<1>, ap_uint<1>, float*, float*, float*, float*)' (conv_core.cpp:64:68)
INFO: [HLS 214-131] Inlining function 'ap_int_base<40, true>::RType<16, false>::mult operator*<40, true, 16, false>(ap_int_base<40, true> const&, ap_int_base<16, false> const&)' into 'Conv(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<1>, ap_uint<1>, float*, float*, float*, float*)' (conv_core.cpp:64:63)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<($_0)32, true>::mult operator*<8, false>(int, ap_int_base<8, false> const&)' into 'Conv(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<1>, ap_uint<1>, float*, float*, float*, float*)' (conv_core.cpp:64:60)
INFO: [HLS 214-131] Inlining function 'ap_int_base<50, true>::operator long long() const' into 'Conv(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<1>, ap_uint<1>, float*, float*, float*, float*)' (conv_core.cpp:64:33)
INFO: [HLS 214-131] Inlining function 'ap_int_base<49, true>::RType<($_0)32, true>::plus operator+<49, true>(ap_int_base<49, true> const&, int)' into 'Conv(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<1>, ap_uint<1>, float*, float*, float*, float*)' (conv_core.cpp:64:50)
INFO: [HLS 214-131] Inlining function 'ap_int_base<48, true>::RType<32, true>::plus operator+<48, true, 32, true>(ap_int_base<48, true> const&, ap_int_base<32, true> const&)' into 'Conv(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<1>, ap_uint<1>, float*, float*, float*, float*)' (conv_core.cpp:64:43)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::RType<16, false>::mult operator*<16, true, 16, false>(ap_int_base<16, true> const&, ap_int_base<16, false> const&)' into 'Conv(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<1>, ap_uint<1>, float*, float*, float*, float*)' (conv_core.cpp:64:45)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<16, false>::mult operator*<32, true, 16, false>(ap_int_base<32, true> const&, ap_int_base<16, false> const&)' into 'Conv(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<1>, ap_uint<1>, float*, float*, float*, float*)' (conv_core.cpp:64:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::RType<16, false>::mult operator*<16, true, 16, false>(ap_int_base<16, true> const&, ap_int_base<16, false> const&)' into 'Conv(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<1>, ap_uint<1>, float*, float*, float*, float*)' (conv_core.cpp:64:34)
INFO: [HLS 214-131] Inlining function 'bool operator<<16, false>(int, ap_int_base<16, false> const&)' into 'Conv(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<1>, ap_uint<1>, float*, float*, float*, float*)' (conv_core.cpp:57:25)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<16, true>::operator<<16, false>(ap_int_base<16, false> const&) const' into 'Conv(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<1>, ap_uint<1>, float*, float*, float*, float*)' (conv_core.cpp:54:36)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<16, true>::operator<<16, false>(ap_int_base<16, false> const&) const' into 'Conv(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<1>, ap_uint<1>, float*, float*, float*, float*)' (conv_core.cpp:54:27)
INFO: [HLS 214-131] Inlining function 'bool operator>=<16, true>(ap_int_base<16, true> const&, int)' into 'Conv(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<1>, ap_uint<1>, float*, float*, float*, float*)' (conv_core.cpp:54:19)
INFO: [HLS 214-131] Inlining function 'bool operator>=<16, true>(ap_int_base<16, true> const&, int)' into 'Conv(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<1>, ap_uint<1>, float*, float*, float*, float*)' (conv_core.cpp:54:11)
INFO: [HLS 214-131] Inlining function 'ap_int<16>::ap_int<42>(ap_int<42> const&)' into 'Conv(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<1>, ap_uint<1>, float*, float*, float*, float*)' (conv_core.cpp:53:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<41, true>::RType<($_0)32, true>::plus operator+<41, true>(ap_int_base<41, true> const&, int)' into 'Conv(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<1>, ap_uint<1>, float*, float*, float*, float*)' (conv_core.cpp:53:30)
INFO: [HLS 214-131] Inlining function 'ap_int_base<40, true>::RType<8, false>::minus operator-<40, true, 8, false>(ap_int_base<40, true> const&, ap_int_base<8, false> const&)' into 'Conv(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<1>, ap_uint<1>, float*, float*, float*, float*)' (conv_core.cpp:53:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<($_0)32, true>::mult operator*<8, false>(int, ap_int_base<8, false> const&)' into 'Conv(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<1>, ap_uint<1>, float*, float*, float*, float*)' (conv_core.cpp:53:21)
INFO: [HLS 214-131] Inlining function 'ap_int<16>::ap_int<42>(ap_int<42> const&)' into 'Conv(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<1>, ap_uint<1>, float*, float*, float*, float*)' (conv_core.cpp:52:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<41, true>::RType<($_0)32, true>::plus operator+<41, true>(ap_int_base<41, true> const&, int)' into 'Conv(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<1>, ap_uint<1>, float*, float*, float*, float*)' (conv_core.cpp:52:30)
INFO: [HLS 214-131] Inlining function 'ap_int_base<40, true>::RType<8, false>::minus operator-<40, true, 8, false>(ap_int_base<40, true> const&, ap_int_base<8, false> const&)' into 'Conv(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<1>, ap_uint<1>, float*, float*, float*, float*)' (conv_core.cpp:52:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<($_0)32, true>::mult operator*<8, false>(int, ap_int_base<8, false> const&)' into 'Conv(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<1>, ap_uint<1>, float*, float*, float*, float*)' (conv_core.cpp:52:21)
INFO: [HLS 214-131] Inlining function 'bool operator<<8, false>(int, ap_int_base<8, false> const&)' into 'Conv(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<1>, ap_uint<1>, float*, float*, float*, float*)' (conv_core.cpp:50:38)
INFO: [HLS 214-131] Inlining function 'bool operator<<8, false>(int, ap_int_base<8, false> const&)' into 'Conv(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<1>, ap_uint<1>, float*, float*, float*, float*)' (conv_core.cpp:48:37)
INFO: [HLS 214-131] Inlining function 'bool operator<<16, false>(int, ap_int_base<16, false> const&)' into 'Conv(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<1>, ap_uint<1>, float*, float*, float*, float*)' (conv_core.cpp:45:34)
INFO: [HLS 214-131] Inlining function 'bool operator<<16, false>(int, ap_int_base<16, false> const&)' into 'Conv(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<1>, ap_uint<1>, float*, float*, float*, float*)' (conv_core.cpp:43:33)
INFO: [HLS 214-131] Inlining function 'bool operator<<16, false>(int, ap_int_base<16, false> const&)' into 'Conv(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<1>, ap_uint<1>, float*, float*, float*, float*)' (conv_core.cpp:41:38)
INFO: [HLS 214-131] Inlining function 'ap_uint<16>::ap_uint<43>(ap_int<43> const&)' into 'Conv(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<1>, ap_uint<1>, float*, float*, float*, float*)' (conv_core.cpp:39:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<42, true>::RType<($_0)32, true>::plus operator+<42, true>(ap_int_base<42, true> const&, int)' into 'Conv(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<1>, ap_uint<1>, float*, float*, float*, float*)' (conv_core.cpp:39:26)
INFO: [HLS 214-131] Inlining function 'ap_int_base<42, true>::RType<8, false>::div operator/<42, true, 8, false>(ap_int_base<42, true> const&, ap_int_base<8, false> const&)' into 'Conv(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<1>, ap_uint<1>, float*, float*, float*, float*)' (conv_core.cpp:39:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<41, true>::RType<8, false>::minus operator-<41, true, 8, false>(ap_int_base<41, true> const&, ap_int_base<8, false> const&)' into 'Conv(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<1>, ap_uint<1>, float*, float*, float*, float*)' (conv_core.cpp:39:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<40, true>::plus operator+<16, false, 40, true>(ap_int_base<16, false> const&, ap_int_base<40, true> const&)' into 'Conv(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<1>, ap_uint<1>, float*, float*, float*, float*)' (conv_core.cpp:39:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<($_0)32, true>::mult operator*<8, false>(int, ap_int_base<8, false> const&)' into 'Conv(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<1>, ap_uint<1>, float*, float*, float*, float*)' (conv_core.cpp:39:13)
INFO: [HLS 214-131] Inlining function 'ap_uint<16>::ap_uint<43>(ap_int<43> const&)' into 'Conv(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<1>, ap_uint<1>, float*, float*, float*, float*)' (conv_core.cpp:38:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<42, true>::RType<($_0)32, true>::plus operator+<42, true>(ap_int_base<42, true> const&, int)' into 'Conv(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<1>, ap_uint<1>, float*, float*, float*, float*)' (conv_core.cpp:38:26)
INFO: [HLS 214-131] Inlining function 'ap_int_base<42, true>::RType<8, false>::div operator/<42, true, 8, false>(ap_int_base<42, true> const&, ap_int_base<8, false> const&)' into 'Conv(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<1>, ap_uint<1>, float*, float*, float*, float*)' (conv_core.cpp:38:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<41, true>::RType<8, false>::minus operator-<41, true, 8, false>(ap_int_base<41, true> const&, ap_int_base<8, false> const&)' into 'Conv(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<1>, ap_uint<1>, float*, float*, float*, float*)' (conv_core.cpp:38:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<40, true>::plus operator+<16, false, 40, true>(ap_int_base<16, false> const&, ap_int_base<40, true> const&)' into 'Conv(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<1>, ap_uint<1>, float*, float*, float*, float*)' (conv_core.cpp:38:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<($_0)32, true>::mult operator*<8, false>(int, ap_int_base<8, false> const&)' into 'Conv(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<1>, ap_uint<1>, float*, float*, float*, float*)' (conv_core.cpp:38:13)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint<34>(ap_int<34> const&)' into 'Conv(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<1>, ap_uint<1>, float*, float*, float*, float*)' (conv_core.cpp:35:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::RType<($_0)32, true>::div operator/<33, true>(ap_int_base<33, true> const&, int)' into 'Conv(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<1>, ap_uint<1>, float*, float*, float*, float*)' (conv_core.cpp:35:30)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<($_0)32, true>::minus operator-<8, false>(ap_int_base<8, false> const&, int)' into 'Conv(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<1>, ap_uint<1>, float*, float*, float*, float*)' (conv_core.cpp:35:27)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint<34>(ap_int<34> const&)' into 'Conv(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<1>, ap_uint<1>, float*, float*, float*, float*)' (conv_core.cpp:35:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::RType<($_0)32, true>::div operator/<33, true>(ap_int_base<33, true> const&, int)' into 'Conv(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<1>, ap_uint<1>, float*, float*, float*, float*)' (conv_core.cpp:35:15)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<($_0)32, true>::minus operator-<8, false>(ap_int_base<8, false> const&, int)' into 'Conv(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<1>, ap_uint<1>, float*, float*, float*, float*)' (conv_core.cpp:35:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'Conv(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<1>, ap_uint<1>, float*, float*, float*, float*)' (conv_core.cpp:31:17)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'Conv(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<1>, ap_uint<1>, float*, float*, float*, float*)' (conv_core.cpp:31:9)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.448 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.465 GB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top Conv -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/a.g.0.bc -o C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/a.g.1.bc -o C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.465 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/a.g.1.bc to C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/a.o.1.bc -o C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'Input_Channel' (conv_core.cpp:47) in function 'Conv' automatically.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (conv_core.cpp:6:16) to (conv_core.cpp:41:19) in function 'Conv'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.465 GB.
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/a.o.2.bc -o C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_50_5' (conv_core.cpp:47:15) in function 'Conv' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_48_4' (conv_core.cpp:47:15) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_45_3' (conv_core.cpp:45:29) in function 'Conv' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_43_2' (conv_core.cpp:43:28) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_41_1' (conv_core.cpp:41:27) in function 'Conv'.
Command         transform done; 0.129 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.465 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.431 sec.
Command     elaborate done; 8.285 sec.
Execute     ap_eval exec zip -j C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'Conv' ...
Execute       ap_set_top_model Conv 
Execute       get_model_list Conv -filter all-wo-channel -topdown 
Execute       preproc_iomode -model Conv 
Execute       preproc_iomode -model Conv_Pipeline_Input_Channel 
Execute       get_model_list Conv -filter all-wo-channel 
INFO-FLOW: Model list for configure: Conv_Pipeline_Input_Channel Conv
INFO-FLOW: Configuring Module : Conv_Pipeline_Input_Channel ...
Execute       set_default_model Conv_Pipeline_Input_Channel 
Execute       apply_spec_resource_limit Conv_Pipeline_Input_Channel 
INFO-FLOW: Configuring Module : Conv ...
Execute       set_default_model Conv 
Execute       apply_spec_resource_limit Conv 
INFO-FLOW: Model list for preprocess: Conv_Pipeline_Input_Channel Conv
INFO-FLOW: Preprocessing Module: Conv_Pipeline_Input_Channel ...
Execute       set_default_model Conv_Pipeline_Input_Channel 
Execute       cdfg_preprocess -model Conv_Pipeline_Input_Channel 
Execute       rtl_gen_preprocess Conv_Pipeline_Input_Channel 
INFO-FLOW: Preprocessing Module: Conv ...
Execute       set_default_model Conv 
Execute       cdfg_preprocess -model Conv 
Execute       rtl_gen_preprocess Conv 
INFO-FLOW: Model list for synthesis: Conv_Pipeline_Input_Channel Conv
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv_Pipeline_Input_Channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Conv_Pipeline_Input_Channel 
Execute       schedule -model Conv_Pipeline_Input_Channel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Input_Channel'.
WARNING: [HLS 200-880] The II Violation in module 'Conv_Pipeline_Input_Channel' (loop 'Input_Channel'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('sum_write_ln57', conv_core.cpp:57) of variable 'sum', conv_core.cpp:65 on local variable 'sum' and 'load' operation ('sum_load_1', conv_core.cpp:65) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'Conv_Pipeline_Input_Channel' (loop 'Input_Channel'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('sum_write_ln57', conv_core.cpp:57) of variable 'sum', conv_core.cpp:65 on local variable 'sum' and 'load' operation ('sum_load_1', conv_core.cpp:65) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'Conv_Pipeline_Input_Channel' (loop 'Input_Channel'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('sum_write_ln57', conv_core.cpp:57) of variable 'sum', conv_core.cpp:65 on local variable 'sum' and 'load' operation ('sum_load_1', conv_core.cpp:65) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'Conv_Pipeline_Input_Channel' (loop 'Input_Channel'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('sum_write_ln57', conv_core.cpp:57) of variable 'sum', conv_core.cpp:65 on local variable 'sum' and 'load' operation ('sum_load_1', conv_core.cpp:65) on local variable 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 21, loop 'Input_Channel'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 1.465 GB.
Execute       syn_report -verbosereport -o C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/Conv_Pipeline_Input_Channel.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/Conv_Pipeline_Input_Channel.sched.adb -f 
INFO-FLOW: Finish scheduling Conv_Pipeline_Input_Channel.
Execute       set_default_model Conv_Pipeline_Input_Channel 
Execute       bind -model Conv_Pipeline_Input_Channel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.465 GB.
Execute       syn_report -verbosereport -o C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/Conv_Pipeline_Input_Channel.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/Conv_Pipeline_Input_Channel.bind.adb -f 
INFO-FLOW: Finish binding Conv_Pipeline_Input_Channel.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Conv 
Execute       schedule -model Conv 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln6_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1541) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_mid1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_12_mid1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_1273) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln232) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln47_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.231 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.281 seconds; current allocated memory: 1.465 GB.
Execute       syn_report -verbosereport -o C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/Conv.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.117 sec.
Execute       db_write -o C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/Conv.sched.adb -f 
INFO-FLOW: Finish scheduling Conv.
Execute       set_default_model Conv 
Execute       bind -model Conv 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.113 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.247 seconds; current allocated memory: 1.465 GB.
Execute       syn_report -verbosereport -o C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/Conv.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.156 sec.
Execute       db_write -o C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/Conv.bind.adb -f 
INFO-FLOW: Finish binding Conv.
Execute       get_model_list Conv -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess Conv_Pipeline_Input_Channel 
Execute       rtl_gen_preprocess Conv 
INFO-FLOW: Model list for RTL generation: Conv_Pipeline_Input_Channel Conv
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv_Pipeline_Input_Channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Conv_Pipeline_Input_Channel -top_prefix Conv_ -sub_prefix Conv_ -mg_file C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/Conv_Pipeline_Input_Channel.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Conv_Pipeline_Input_Channel' pipeline 'Input_Channel' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_Pipeline_Input_Channel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.241 seconds; current allocated memory: 1.465 GB.
Execute       source C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/Conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl Conv_Pipeline_Input_Channel -style xilinx -f -lang vhdl -o C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/syn/vhdl/Conv_Conv_Pipeline_Input_Channel 
Execute       gen_rtl Conv_Pipeline_Input_Channel -style xilinx -f -lang vlog -o C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/syn/verilog/Conv_Conv_Pipeline_Input_Channel 
Execute       syn_report -csynth -model Conv_Pipeline_Input_Channel -o C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/syn/report/Conv_Pipeline_Input_Channel_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Conv_Pipeline_Input_Channel -o C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/syn/report/Conv_Pipeline_Input_Channel_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Conv_Pipeline_Input_Channel -o C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/Conv_Pipeline_Input_Channel.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Conv_Pipeline_Input_Channel -f -o C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/Conv_Pipeline_Input_Channel.adb 
Execute       db_write -model Conv_Pipeline_Input_Channel -bindview -o C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Conv_Pipeline_Input_Channel -p C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db -o C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/Conv_Pipeline_Input_Channel 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Conv -top_prefix  -sub_prefix Conv_ -mg_file C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/Conv.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv/CHin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv/Hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv/Win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv/CHout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv/Kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv/Ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv/Sx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv/Sy' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv/mode' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv/relu_en' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv/feature_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv/W' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv/bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv/feature_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Conv' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'CHin', 'Hin', 'Win', 'CHout', 'Kx', 'Ky', 'Sx', 'Sy', 'mode', 'relu_en', 'feature_in', 'W', 'bias', 'feature_out' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_mul_sub_16ns_8ns_8ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_16ns_48ns_48_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16ns_48s_48_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_32ns_48_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_16ns_48_2_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_16ns_48_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_32_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_8ns_16_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_8ns_16ns_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_18ns_9ns_16_22_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv'.
Command       create_rtl_model done; 0.312 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.433 seconds; current allocated memory: 1.465 GB.
Execute       source C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/Conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl Conv -istop -style xilinx -f -lang vhdl -o C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/syn/vhdl/Conv 
Execute       gen_rtl Conv -istop -style xilinx -f -lang vlog -o C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/syn/verilog/Conv 
Execute       syn_report -csynth -model Conv -o C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/syn/report/Conv_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Conv -o C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/syn/report/Conv_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Conv -o C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/Conv.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.19 sec.
Execute       db_write -model Conv -f -o C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/Conv.adb 
Execute       db_write -model Conv -bindview -o C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Conv -p C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db -o C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/Conv 
Execute       export_constraint_db -f -tool general -o C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/Conv.constraint.tcl 
Execute       syn_report -designview -model Conv -o C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/Conv.design.xml 
Execute       syn_report -csynthDesign -model Conv -o C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model Conv -o C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/Conv_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model Conv -o C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/Conv.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks Conv 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain Conv 
INFO-FLOW: Model list for RTL component generation: Conv_Pipeline_Input_Channel Conv
INFO-FLOW: Handling components in module [Conv_Pipeline_Input_Channel] ... 
Execute       source C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/Conv_Pipeline_Input_Channel.compgen.tcl 
INFO-FLOW: Found component Conv_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model Conv_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component Conv_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Conv_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Conv] ... 
Execute       source C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/Conv.compgen.tcl 
INFO-FLOW: Found component Conv_fadd_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model Conv_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component Conv_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model Conv_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component Conv_sdiv_18ns_9ns_16_22_seq_1.
INFO-FLOW: Append model Conv_sdiv_18ns_9ns_16_22_seq_1
INFO-FLOW: Found component Conv_mul_16ns_32ns_48_2_1.
INFO-FLOW: Append model Conv_mul_16ns_32ns_48_2_1
INFO-FLOW: Found component Conv_mul_8ns_8ns_16_1_1.
INFO-FLOW: Append model Conv_mul_8ns_8ns_16_1_1
INFO-FLOW: Found component Conv_mul_32ns_16ns_48_2_1.
INFO-FLOW: Append model Conv_mul_32ns_16ns_48_2_1
INFO-FLOW: Found component Conv_mul_32s_16ns_48_2_1.
INFO-FLOW: Append model Conv_mul_32s_16ns_48_2_1
INFO-FLOW: Found component Conv_mul_mul_16ns_16ns_32_4_1.
INFO-FLOW: Append model Conv_mul_mul_16ns_16ns_32_4_1
INFO-FLOW: Found component Conv_mac_mul_sub_16ns_8ns_8ns_16_4_1.
INFO-FLOW: Append model Conv_mac_mul_sub_16ns_8ns_8ns_16_4_1
INFO-FLOW: Found component Conv_mul_mul_16ns_8ns_16_4_1.
INFO-FLOW: Append model Conv_mul_mul_16ns_8ns_16_4_1
INFO-FLOW: Found component Conv_mul_mul_16s_16ns_32_4_1.
INFO-FLOW: Append model Conv_mul_mul_16s_16ns_32_4_1
INFO-FLOW: Found component Conv_mac_muladd_16ns_16ns_48ns_48_4_1.
INFO-FLOW: Append model Conv_mac_muladd_16ns_16ns_48ns_48_4_1
INFO-FLOW: Found component Conv_mac_muladd_16s_16ns_48s_48_4_1.
INFO-FLOW: Append model Conv_mac_muladd_16s_16ns_48s_48_4_1
INFO-FLOW: Found component Conv_mul_mul_8ns_16ns_24_4_1.
INFO-FLOW: Append model Conv_mul_mul_8ns_16ns_24_4_1
INFO-FLOW: Found component Conv_gmem_m_axi.
INFO-FLOW: Append model Conv_gmem_m_axi
INFO-FLOW: Found component Conv_control_s_axi.
INFO-FLOW: Append model Conv_control_s_axi
INFO-FLOW: Append model Conv_Pipeline_Input_Channel
INFO-FLOW: Append model Conv
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: Conv_fmul_32ns_32ns_32_4_max_dsp_1 Conv_flow_control_loop_pipe_sequential_init Conv_fadd_32ns_32ns_32_5_full_dsp_1 Conv_fcmp_32ns_32ns_1_2_no_dsp_1 Conv_sdiv_18ns_9ns_16_22_seq_1 Conv_mul_16ns_32ns_48_2_1 Conv_mul_8ns_8ns_16_1_1 Conv_mul_32ns_16ns_48_2_1 Conv_mul_32s_16ns_48_2_1 Conv_mul_mul_16ns_16ns_32_4_1 Conv_mac_mul_sub_16ns_8ns_8ns_16_4_1 Conv_mul_mul_16ns_8ns_16_4_1 Conv_mul_mul_16s_16ns_32_4_1 Conv_mac_muladd_16ns_16ns_48ns_48_4_1 Conv_mac_muladd_16s_16ns_48s_48_4_1 Conv_mul_mul_8ns_16ns_24_4_1 Conv_gmem_m_axi Conv_control_s_axi Conv_Pipeline_Input_Channel Conv
INFO-FLOW: Generating C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model Conv_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model Conv_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Conv_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model Conv_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model Conv_sdiv_18ns_9ns_16_22_seq_1
INFO-FLOW: To file: write model Conv_mul_16ns_32ns_48_2_1
INFO-FLOW: To file: write model Conv_mul_8ns_8ns_16_1_1
INFO-FLOW: To file: write model Conv_mul_32ns_16ns_48_2_1
INFO-FLOW: To file: write model Conv_mul_32s_16ns_48_2_1
INFO-FLOW: To file: write model Conv_mul_mul_16ns_16ns_32_4_1
INFO-FLOW: To file: write model Conv_mac_mul_sub_16ns_8ns_8ns_16_4_1
INFO-FLOW: To file: write model Conv_mul_mul_16ns_8ns_16_4_1
INFO-FLOW: To file: write model Conv_mul_mul_16s_16ns_32_4_1
INFO-FLOW: To file: write model Conv_mac_muladd_16ns_16ns_48ns_48_4_1
INFO-FLOW: To file: write model Conv_mac_muladd_16s_16ns_48s_48_4_1
INFO-FLOW: To file: write model Conv_mul_mul_8ns_16ns_24_4_1
INFO-FLOW: To file: write model Conv_gmem_m_axi
INFO-FLOW: To file: write model Conv_control_s_axi
INFO-FLOW: To file: write model Conv_Pipeline_Input_Channel
INFO-FLOW: To file: write model Conv
INFO-FLOW: Generating C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/vhdl' dstVlogDir='C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/vlog' tclDir='C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db' modelList='Conv_fmul_32ns_32ns_32_4_max_dsp_1
Conv_flow_control_loop_pipe_sequential_init
Conv_fadd_32ns_32ns_32_5_full_dsp_1
Conv_fcmp_32ns_32ns_1_2_no_dsp_1
Conv_sdiv_18ns_9ns_16_22_seq_1
Conv_mul_16ns_32ns_48_2_1
Conv_mul_8ns_8ns_16_1_1
Conv_mul_32ns_16ns_48_2_1
Conv_mul_32s_16ns_48_2_1
Conv_mul_mul_16ns_16ns_32_4_1
Conv_mac_mul_sub_16ns_8ns_8ns_16_4_1
Conv_mul_mul_16ns_8ns_16_4_1
Conv_mul_mul_16s_16ns_32_4_1
Conv_mac_muladd_16ns_16ns_48ns_48_4_1
Conv_mac_muladd_16s_16ns_48s_48_4_1
Conv_mul_mul_8ns_16ns_24_4_1
Conv_gmem_m_axi
Conv_control_s_axi
Conv_Pipeline_Input_Channel
Conv
' expOnly='0'
Execute       source C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/Conv_Pipeline_Input_Channel.compgen.tcl 
Execute       source C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/Conv.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source ./control.slave.tcl 
Command       ap_source done; 0.217 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.046 seconds; current allocated memory: 1.465 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='Conv_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute       get_config_op mul -impl 
Execute       get_config_op mul -latency 
Execute       get_config_op mul -precision 
Execute       get_config_op add -impl 
Execute       get_config_op add -latency 
Execute       get_config_op add -precision 
Execute       get_config_op sub -impl 
Execute       get_config_op sub -latency 
Execute       get_config_op sub -precision 
Execute       get_config_op fadd -impl 
Execute       get_config_op fadd -latency 
Execute       get_config_op fadd -precision 
Execute       get_config_op fsub -impl 
Execute       get_config_op fsub -latency 
Execute       get_config_op fsub -precision 
Execute       get_config_op fdiv -impl 
Execute       get_config_op fdiv -latency 
Execute       get_config_op fdiv -precision 
Execute       get_config_op fexp -impl 
Execute       get_config_op fexp -latency 
Execute       get_config_op fexp -precision 
Execute       get_config_op flog -impl 
Execute       get_config_op flog -latency 
Execute       get_config_op flog -precision 
Execute       get_config_op fmul -impl 
Execute       get_config_op fmul -latency 
Execute       get_config_op fmul -precision 
Execute       get_config_op frsqrt -impl 
Execute       get_config_op frsqrt -latency 
Execute       get_config_op frsqrt -precision 
Execute       get_config_op frecip -impl 
Execute       get_config_op frecip -latency 
Execute       get_config_op frecip -precision 
Execute       get_config_op fsqrt -impl 
Execute       get_config_op fsqrt -latency 
Execute       get_config_op fsqrt -precision 
Execute       get_config_op dadd -impl 
Execute       get_config_op dadd -latency 
Execute       get_config_op dadd -precision 
Execute       get_config_op dsub -impl 
Execute       get_config_op dsub -latency 
Execute       get_config_op dsub -precision 
Execute       get_config_op ddiv -impl 
Execute       get_config_op ddiv -latency 
Execute       get_config_op ddiv -precision 
Execute       get_config_op dexp -impl 
Execute       get_config_op dexp -latency 
Execute       get_config_op dexp -precision 
Execute       get_config_op dlog -impl 
Execute       get_config_op dlog -latency 
Execute       get_config_op dlog -precision 
Execute       get_config_op dmul -impl 
Execute       get_config_op dmul -latency 
Execute       get_config_op dmul -precision 
Execute       get_config_op drsqrt -impl 
Execute       get_config_op drsqrt -latency 
Execute       get_config_op drsqrt -precision 
Execute       get_config_op drecip -impl 
Execute       get_config_op drecip -latency 
Execute       get_config_op drecip -precision 
Execute       get_config_op dsqrt -impl 
Execute       get_config_op dsqrt -latency 
Execute       get_config_op dsqrt -precision 
Execute       get_config_op hadd -impl 
Execute       get_config_op hadd -latency 
Execute       get_config_op hadd -precision 
Execute       get_config_op hsub -impl 
Execute       get_config_op hsub -latency 
Execute       get_config_op hsub -precision 
Execute       get_config_op hdiv -impl 
Execute       get_config_op hdiv -latency 
Execute       get_config_op hdiv -precision 
Execute       get_config_op hmul -impl 
Execute       get_config_op hmul -latency 
Execute       get_config_op hmul -precision 
Execute       get_config_op hsqrt -impl 
Execute       get_config_op hsqrt -latency 
Execute       get_config_op hsqrt -precision 
Execute       get_config_op facc -impl 
Execute       get_config_op facc -latency 
Execute       get_config_op facc -precision 
Execute       get_config_op fmacc -impl 
Execute       get_config_op fmacc -latency 
Execute       get_config_op fmacc -precision 
Execute       get_config_op fmadd -impl 
Execute       get_config_op fmadd -latency 
Execute       get_config_op fmadd -precision 
Execute       get_config_storage fifo -auto_srl_max_bits 
Execute       get_config_storage fifo -auto_srl_max_depth 
Execute       get_config_storage fifo -impl 
Execute       get_solution -flow_target 
Execute       get_config_array_partition -complete_threshold 
Execute       get_config_array_partition -throughput_driven 
Execute       get_config_compile -enable_auto_rewind 
Execute       get_config_compile -ignore_long_run_time 
Execute       get_config_compile -name_max_length 
Execute       get_config_compile -no_signed_zeros 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -pipeline_style 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -unsafe_math_optimizations 
Execute       get_config_dataflow -default_channel 
Execute       get_config_dataflow -disable_fifo_sizing_opt 
Execute       get_config_dataflow -fifo_depth 
Execute       get_config_dataflow -override_user_fifo_depth 
Execute       get_config_dataflow -scalar_fifo_depth 
Execute       get_config_dataflow -start_fifo_depth 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_dataflow -strict_stable_sync 
Execute       get_config_dataflow -task_level_fifo_depth 
Execute       get_config_debug -directory 
Execute       get_config_debug -enable 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -vivado_clock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_max_timing_paths 
Execute       get_config_export -vivado_optimization_level 
Execute       get_config_export -vivado_pblock 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_interface -clock_enable 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_interface -m_axi_addr64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_buffer_impl 
Execute       get_config_interface -m_axi_conservative_mode 
Execute       get_config_interface -m_axi_flush_mode 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -register_io 
Execute       get_config_interface -s_axilite_auto_restart_counter 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_status_regs 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_rtl -deadlock_detection 
Execute       get_config_rtl -header 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -mult_keep_attribute 
Execute       get_config_rtl -register_all_io 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -reset 
Execute       get_config_rtl -reset_async 
Execute       get_config_rtl -reset_level 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='Conv_fmul_32ns_32ns_32_4_max_dsp_1
Conv_flow_control_loop_pipe_sequential_init
Conv_fadd_32ns_32ns_32_5_full_dsp_1
Conv_fcmp_32ns_32ns_1_2_no_dsp_1
Conv_sdiv_18ns_9ns_16_22_seq_1
Conv_mul_16ns_32ns_48_2_1
Conv_mul_8ns_8ns_16_1_1
Conv_mul_32ns_16ns_48_2_1
Conv_mul_32s_16ns_48_2_1
Conv_mul_mul_16ns_16ns_32_4_1
Conv_mac_mul_sub_16ns_8ns_8ns_16_4_1
Conv_mul_mul_16ns_8ns_16_4_1
Conv_mul_mul_16s_16ns_32_4_1
Conv_mac_muladd_16ns_16ns_48ns_48_4_1
Conv_mac_muladd_16s_16ns_48s_48_4_1
Conv_mul_mul_8ns_16ns_24_4_1
Conv_gmem_m_axi
Conv_control_s_axi
Conv_Pipeline_Input_Channel
Conv
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/Conv.tbgen.tcl 
Execute       source C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/Conv.compgen.dataonly.tcl 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       source C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/Conv.compgen.dataonly.tcl 
Execute       source C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/Conv.rtl_wrap.cfg.tcl 
Execute       source C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/Conv.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       get_config_export -vendor 
Execute       get_config_export -library 
Execute       get_config_export -version 
Execute       get_config_export -ipname 
Execute       get_config_export -taxonomy 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       source C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/Conv_Pipeline_Input_Channel.tbgen.tcl 
Execute       source C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/Conv.tbgen.tcl 
Execute       source C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/Conv.constraint.tcl 
Execute       sc_get_clocks Conv 
Execute       source C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
Execute       source C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/impl/misc/Conv_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute       source C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/impl/misc/Conv_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute       source C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/impl/misc/Conv_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE Conv LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem_m_axi_U SOURCE {} VARIABLE {} MODULE Conv LOOP {} BUNDLEDNAME gmem DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST Conv MODULE2INSTS {Conv Conv Conv_Pipeline_Input_Channel grp_Conv_Pipeline_Input_Channel_fu_387} INST2MODULE {Conv Conv grp_Conv_Pipeline_Input_Channel_fu_387 Conv_Pipeline_Input_Channel} INSTDATA {Conv {DEPTH 1 CHILDREN grp_Conv_Pipeline_Input_Channel_fu_387} grp_Conv_Pipeline_Input_Channel_fu_387 {DEPTH 2 CHILDREN {}}} MODULEDATA {Conv_Pipeline_Input_Channel {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME cin_fu_212_p2 SOURCE conv_core.cpp:57 VARIABLE cin LOOP Input_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_225_p2 SOURCE conv_core.cpp:64 VARIABLE add_ln64 LOOP Input_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1540_fu_240_p2 SOURCE {C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540} VARIABLE add_ln1540 LOOP Input_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln587_fu_245_p2 SOURCE {C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:587} VARIABLE add_ln587 LOOP Input_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln587_1_fu_263_p2 SOURCE {C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:587} VARIABLE add_ln587_1 LOOP Input_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1_fu_280_p2 SOURCE conv_core.cpp:64 VARIABLE add_ln64_1 LOOP Input_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2 SOURCE conv_core.cpp:64 VARIABLE tp LOOP Input_Channel BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}}} AREA {DSP 3 BRAM 0 URAM 0}} Conv {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1559_fu_443_p2 SOURCE {C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1559} VARIABLE add_ln1559 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1559_fu_457_p2 SOURCE {C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1559} VARIABLE sub_ln1559 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1559_1_fu_473_p2 SOURCE {C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1559} VARIABLE sub_ln1559_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1559_1_fu_500_p2 SOURCE {C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1559} VARIABLE add_ln1559_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1559_2_fu_514_p2 SOURCE {C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1559} VARIABLE sub_ln1559_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1559_3_fu_530_p2 SOURCE {C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1559} VARIABLE sub_ln1559_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1559_2_fu_583_p2 SOURCE {C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1559} VARIABLE add_ln1559_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_625_p0 SOURCE {C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1559} VARIABLE sub_ln1559_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME Wout_V_fu_656_p2 SOURCE {C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:232} VARIABLE Wout_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1559_3_fu_604_p2 SOURCE {C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1559} VARIABLE add_ln1559_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_646_p0 SOURCE {C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1559} VARIABLE sub_ln1559_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME Hout_V_fu_665_p2 SOURCE {C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:232} VARIABLE Hout_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_8ns_16_1_1_U18 SOURCE conv_core.cpp:6 VARIABLE mul_ln6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16ns_16ns_32_4_1_U24 SOURCE conv_core.cpp:6 VARIABLE mul_ln6_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_32ns_48_2_1_U17 SOURCE conv_core.cpp:6 VARIABLE mul_ln6_2 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_773_p2 SOURCE conv_core.cpp:41 VARIABLE empty LOOP VITIS_LOOP_41_1_VITIS_LOOP_43_2_VITIS_LOOP_45_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16ns_16ns_32_4_1_U25 SOURCE {C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:232} VARIABLE ret_V LOOP VITIS_LOOP_41_1_VITIS_LOOP_43_2_VITIS_LOOP_45_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_16ns_48_2_1_U19 SOURCE {C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:232} VARIABLE mul_i LOOP VITIS_LOOP_41_1_VITIS_LOOP_43_2_VITIS_LOOP_45_3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln587_fu_788_p2 SOURCE {C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:587} VARIABLE add_ln587 LOOP VITIS_LOOP_41_1_VITIS_LOOP_43_2_VITIS_LOOP_45_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1073_1_fu_798_p2 SOURCE {C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1073} VARIABLE add_ln1073_1 LOOP VITIS_LOOP_41_1_VITIS_LOOP_43_2_VITIS_LOOP_45_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_fu_812_p2 SOURCE conv_core.cpp:41 VARIABLE add_ln41 LOOP VITIS_LOOP_41_1_VITIS_LOOP_43_2_VITIS_LOOP_45_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid129_fu_830_p2 SOURCE conv_core.cpp:41 VARIABLE p_mid129 LOOP VITIS_LOOP_41_1_VITIS_LOOP_43_2_VITIS_LOOP_45_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16ns_8ns_16_4_1_U27 SOURCE {} VARIABLE ret_V_1273 LOOP VITIS_LOOP_41_1_VITIS_LOOP_43_2_VITIS_LOOP_45_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_4_fu_895_p2 SOURCE conv_core.cpp:43 VARIABLE i_4 LOOP VITIS_LOOP_41_1_VITIS_LOOP_43_2_VITIS_LOOP_45_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16ns_8ns_16_4_1_U28 SOURCE conv_core.cpp:43 VARIABLE ret_V_12_mid1 LOOP VITIS_LOOP_41_1_VITIS_LOOP_43_2_VITIS_LOOP_45_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln43_fu_924_p2 SOURCE conv_core.cpp:43 VARIABLE sub_ln43 LOOP VITIS_LOOP_41_1_VITIS_LOOP_43_2_VITIS_LOOP_45_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16ns_16ns_32_4_1_U29 SOURCE conv_core.cpp:43 VARIABLE ret_V_mid1 LOOP VITIS_LOOP_41_1_VITIS_LOOP_43_2_VITIS_LOOP_45_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_16ns_48_2_1_U20 SOURCE conv_core.cpp:43 VARIABLE mul_i_mid1 LOOP VITIS_LOOP_41_1_VITIS_LOOP_43_2_VITIS_LOOP_45_3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln587_2_fu_955_p2 SOURCE {C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:587} VARIABLE add_ln587_2 LOOP VITIS_LOOP_41_1_VITIS_LOOP_43_2_VITIS_LOOP_45_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mul_sub_16ns_8ns_8ns_16_4_1_U26 SOURCE {C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541} VARIABLE mul_ln1541 LOOP VITIS_LOOP_41_1_VITIS_LOOP_43_2_VITIS_LOOP_45_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mul_sub_16ns_8ns_8ns_16_4_1_U26 SOURCE {C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541} VARIABLE sub_ln1541 LOOP VITIS_LOOP_41_1_VITIS_LOOP_43_2_VITIS_LOOP_45_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME h_V_fu_975_p2 SOURCE conv_core.cpp:43 VARIABLE h_V LOOP VITIS_LOOP_48_4_VITIS_LOOP_50_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1073_2_fu_994_p2 SOURCE {C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1073} VARIABLE add_ln1073_2 LOOP VITIS_LOOP_48_4_VITIS_LOOP_50_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_fu_1005_p2 SOURCE conv_core.cpp:48 VARIABLE add_ln48 LOOP VITIS_LOOP_48_4_VITIS_LOOP_50_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME h_V_mid1_fu_1015_p2 SOURCE conv_core.cpp:43 VARIABLE h_V_mid1 LOOP VITIS_LOOP_48_4_VITIS_LOOP_50_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16ns_32_4_1_U30 SOURCE conv_core.cpp:47 VARIABLE mul_ln47 LOOP VITIS_LOOP_48_4_VITIS_LOOP_50_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_2_1_U22 SOURCE conv_core.cpp:47 VARIABLE mul_ln47_1 LOOP VITIS_LOOP_48_4_VITIS_LOOP_50_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_8ns_16_1_1_U21 SOURCE conv_core.cpp:47 VARIABLE mul_ln47_2 LOOP VITIS_LOOP_48_4_VITIS_LOOP_50_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16ns_16ns_32_4_1_U32 SOURCE conv_core.cpp:47 VARIABLE mul_ln47_3 LOOP VITIS_LOOP_48_4_VITIS_LOOP_50_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME w_V_fu_1116_p2 SOURCE {C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:232} VARIABLE w_V LOOP VITIS_LOOP_48_4_VITIS_LOOP_50_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16ns_48s_48_4_1_U33 SOURCE {C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:232} VARIABLE mul_ln232 LOOP VITIS_LOOP_48_4_VITIS_LOOP_50_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16ns_48s_48_4_1_U33 SOURCE {C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:232} VARIABLE add_ln232_1 LOOP VITIS_LOOP_48_4_VITIS_LOOP_50_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_2_fu_1186_p2 SOURCE {C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:232} VARIABLE add_ln232_2 LOOP VITIS_LOOP_48_4_VITIS_LOOP_50_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_8ns_16ns_24_4_1_U34 SOURCE conv_core.cpp:47 VARIABLE ret_V_2 LOOP VITIS_LOOP_48_4_VITIS_LOOP_50_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_fu_1206_p2 SOURCE conv_core.cpp:47 VARIABLE tmp LOOP VITIS_LOOP_48_4_VITIS_LOOP_50_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_16ns_48_2_1_U23 SOURCE conv_core.cpp:47 VARIABLE tmp13 LOOP VITIS_LOOP_48_4_VITIS_LOOP_50_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME jj_fu_1223_p2 SOURCE conv_core.cpp:50 VARIABLE jj LOOP VITIS_LOOP_48_4_VITIS_LOOP_50_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U13 SOURCE conv_core.cpp:70 VARIABLE sum LOOP VITIS_LOOP_41_1_VITIS_LOOP_43_2_VITIS_LOOP_45_3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16ns_16ns_48ns_48_4_1_U31 SOURCE {C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540} VARIABLE ret_V_1 LOOP VITIS_LOOP_41_1_VITIS_LOOP_43_2_VITIS_LOOP_45_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16ns_16ns_48ns_48_4_1_U31 SOURCE conv_core.cpp:74 VARIABLE add_ln74_1 LOOP VITIS_LOOP_41_1_VITIS_LOOP_43_2_VITIS_LOOP_45_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_fu_1239_p2 SOURCE conv_core.cpp:74 VARIABLE add_ln74 LOOP VITIS_LOOP_41_1_VITIS_LOOP_43_2_VITIS_LOOP_45_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_fu_1052_p2 SOURCE conv_core.cpp:45 VARIABLE j LOOP VITIS_LOOP_41_1_VITIS_LOOP_43_2_VITIS_LOOP_45_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1073_fu_1057_p2 SOURCE {C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1073} VARIABLE add_ln1073 LOOP VITIS_LOOP_41_1_VITIS_LOOP_43_2_VITIS_LOOP_45_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 26 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.465 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for Conv.
INFO: [VLOG 209-307] Generating Verilog RTL for Conv.
Execute       syn_report -model Conv -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 3.244 sec.
Command   csynth_design done; 11.611 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 11.611 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 13.207 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1 opened at Thu Apr 20 21:08:39 +0800 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: C:/F_Software/vivado/Vitis_HLS/2022.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/F_Software/vivado/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 1.353 sec.
Execute       source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.44 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.455 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute     source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./conv_core/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./conv_core/solution1/directives.tcl
Execute     set_directive_top -name Conv Conv 
INFO: [HLS 200-1510] Running: set_directive_top -name Conv Conv 
Execute   export_design -rtl verilog -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -ipname 
Execute     get_config_export -library 
Execute     get_config_export -output 
Execute     get_config_export -taxonomy 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_export -ipname 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_export -ip_xdc_file 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     source C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=Conv xml_exists=0
Execute     source C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/Conv.rtl_wrap.cfg.tcl 
Execute     source C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/Conv.rtl_wrap.cfg.tcl 
Execute     source C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/Conv.rtl_wrap.cfg.tcl 
Execute     source C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/Conv.tbgen.tcl 
Execute     source C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/Conv.tbgen.tcl 
Execute     get_config_rtl -deadlock_detection 
Execute     source C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/Conv.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to Conv
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=15
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=20 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='Conv_fmul_32ns_32ns_32_4_max_dsp_1
Conv_flow_control_loop_pipe_sequential_init
Conv_fadd_32ns_32ns_32_5_full_dsp_1
Conv_fcmp_32ns_32ns_1_2_no_dsp_1
Conv_sdiv_18ns_9ns_16_22_seq_1
Conv_mul_16ns_32ns_48_2_1
Conv_mul_8ns_8ns_16_1_1
Conv_mul_32ns_16ns_48_2_1
Conv_mul_32s_16ns_48_2_1
Conv_mul_mul_16ns_16ns_32_4_1
Conv_mac_mul_sub_16ns_8ns_8ns_16_4_1
Conv_mul_mul_16ns_8ns_16_4_1
Conv_mul_mul_16s_16ns_32_4_1
Conv_mac_muladd_16ns_16ns_48ns_48_4_1
Conv_mac_muladd_16s_16ns_48s_48_4_1
Conv_mul_mul_8ns_16ns_24_4_1
Conv_gmem_m_axi
Conv_control_s_axi
Conv_Pipeline_Input_Channel
Conv
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source C:/F_Software/vivado/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source C:/F_Software/vivado/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     source C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/global.setting.tcl 
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     source C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/top-io-be.tcl 
Execute     source C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/Conv.tbgen.tcl 
Execute     source C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/Conv.compgen.dataonly.tcl 
Execute     get_config_interface -s_axilite_interrupt_mode 
Execute     source C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/Conv.compgen.dataonly.tcl 
Execute     source C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/Conv.rtl_wrap.cfg.tcl 
Execute     source C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/Conv.compgen.dataonly.tcl 
Execute     get_config_export -format 
Execute     get_config_export -vendor 
Execute     get_config_export -library 
Execute     get_config_export -version 
Execute     get_config_export -ipname 
Execute     get_config_export -taxonomy 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     source C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/Conv_Pipeline_Input_Channel.tbgen.tcl 
Execute     source C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/Conv.tbgen.tcl 
Execute     source C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     get_solution -flow_target 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -stall_sig_gen 
Execute     get_config_rtl -profile 
Execute     source C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/Conv.constraint.tcl 
Execute     sc_get_clocks Conv 
Execute     source C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -ip_xdc_file 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     get_config_debug -directory 
Execute     source C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/impl/misc/Conv_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute     source C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/impl/misc/Conv_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute     source C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/impl/misc/Conv_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
Execute     get_config_rtl -deadlock_detection 
Execute     source C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/Conv.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to Conv
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/driver
Execute     get_config_export -format 
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/Conv.tbgen.tcl 
Execute     source C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/Conv.compgen.dataonly.tcl 
Execute     get_config_interface -s_axilite_interrupt_mode 
Execute     source C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/Conv.compgen.dataonly.tcl 
Execute     source C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=Conv
Execute     source C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/Conv.rtl_wrap.cfg.tcl 
Execute     source C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/Conv.rtl_wrap.cfg.tcl 
Execute     source C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/Conv.rtl_wrap.cfg.tcl 
Execute     source C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/Conv.tbgen.tcl 
Execute     source C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/Conv.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/Conv.tbgen.tcl 
Execute     source C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     get_config_export -ip_xdc_file 
Execute     source C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/Conv.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_ipi_example_script
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/Conv.constraint.tcl 
Execute     source C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/Conv.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/F_Software/vivado/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success C:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/impl/ip/pack.bat
Execute     get_config_export -output 
Execute     send_msg_by_id INFO @200-802@%s conv_core/solution1/impl/export.zip 
INFO: [HLS 200-802] Generated output file conv_core/solution1/impl/export.zip
Command   export_design done; 18.165 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 18.165 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 19.739 sec.
Execute cleanup_all 
