// Seed: 1327048150
module module_0 (
    id_1
);
  input wire id_1;
  assign id_2[-1] = -1;
  assign module_1.type_2 = 0;
endmodule
program module_1 (
    output logic id_0,
    input supply1 id_1,
    input wire id_2,
    input wire id_3,
    output logic id_4,
    input wire id_5,
    id_11,
    input wor id_6,
    output tri0 id_7,
    input tri1 id_8,
    input tri id_9
);
  always id_7 = -1;
  always_comb if (-1 - 1);
  bit id_12;
  module_0 modCall_1 (id_11);
  assign id_7 = -1'd0;
  always id_4 <= {-1 && id_11};
  always begin : LABEL_0
    id_0 <= id_12;
  end
endmodule
