#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Jun 20 14:02:41 2025
# Process ID: 12412
# Current directory: C:/Users/user/Desktop/Digital Synthesis Labs/LAb 01/Gate-Level-Implementation-of-Full-Adder-and-SR-Latch-using-Verilog/1_Bit_Full_Adder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5892 C:\Users\user\Desktop\Digital Synthesis Labs\LAb 01\Gate-Level-Implementation-of-Full-Adder-and-SR-Latch-using-Verilog\1_Bit_Full_Adder\1_Bit_Full_Adder.xpr
# Log file: C:/Users/user/Desktop/Digital Synthesis Labs/LAb 01/Gate-Level-Implementation-of-Full-Adder-and-SR-Latch-using-Verilog/1_Bit_Full_Adder/vivado.log
# Journal file: C:/Users/user/Desktop/Digital Synthesis Labs/LAb 01/Gate-Level-Implementation-of-Full-Adder-and-SR-Latch-using-Verilog/1_Bit_Full_Adder\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/user/Desktop/Digital Synthesis Labs/LAb 01/Gate-Level-Implementation-of-Full-Adder-and-SR-Latch-using-Verilog/1_Bit_Full_Adder/1_Bit_Full_Adder.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/user/Desktop/Digital Synthesis Labs/LAb 01/Gate-Level-Implementation-of-Full-Adder-and-SR-Latch-using-Verilog/1_Bit_Full_Adder'
INFO: [Project 1-313] Project file moved from 'C:/Users/user/Desktop/Digital Synthesis Labs/LAb 01/1_Bit_Full_Adder' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 754.520 ; gain = 121.141
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jun 20 14:07:16 2025...
