// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

// DATE "06/15/2018 19:12:08"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module test (
	SW,
	CLOCK_50,
	KEY,
	VGA_R,
	VGA_G,
	VGA_B,
	VGA_HS,
	VGA_VS,
	VGA_BLANK_N,
	VGA_SYNC_N,
	VGA_CLK);
input 	[0:0] SW;
input 	CLOCK_50;
input 	[0:0] KEY;
output 	[7:0] VGA_R;
output 	[7:0] VGA_G;
output 	[7:0] VGA_B;
output 	VGA_HS;
output 	VGA_VS;
output 	VGA_BLANK_N;
output 	VGA_SYNC_N;
output 	VGA_CLK;

// Design Ports Information
// VGA_R[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLANK_N	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \CLOCK_50~input_o ;
wire \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \KEY[0]~input_o ;
wire \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6 ;
wire \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ;
wire \vga_component|Add0~37_sumout ;
wire \vga_component|Equal0~0_combout ;
wire \vga_component|h_count[5]~DUPLICATE_q ;
wire \vga_component|Equal0~1_combout ;
wire \vga_component|Add0~38 ;
wire \vga_component|Add0~33_sumout ;
wire \vga_component|Add0~34 ;
wire \vga_component|Add0~13_sumout ;
wire \vga_component|Add0~14 ;
wire \vga_component|Add0~17_sumout ;
wire \vga_component|Add0~18 ;
wire \vga_component|Add0~21_sumout ;
wire \vga_component|Add0~22 ;
wire \vga_component|Add0~25_sumout ;
wire \vga_component|Add0~26 ;
wire \vga_component|Add0~29_sumout ;
wire \vga_component|Add0~30 ;
wire \vga_component|Add0~9_sumout ;
wire \vga_component|Add0~10 ;
wire \vga_component|Add0~5_sumout ;
wire \vga_component|Add0~6 ;
wire \vga_component|Add0~1_sumout ;
wire \vga_component|Add1~21_sumout ;
wire \vga_component|Equal1~0_combout ;
wire \vga_component|Add1~22 ;
wire \vga_component|Add1~25_sumout ;
wire \vga_component|Add1~26 ;
wire \vga_component|Add1~37_sumout ;
wire \vga_component|Add1~38 ;
wire \vga_component|Add1~33_sumout ;
wire \vga_component|Add1~34 ;
wire \vga_component|Add1~29_sumout ;
wire \vga_component|Add1~30 ;
wire \vga_component|Add1~17_sumout ;
wire \vga_component|Equal2~1_combout ;
wire \vga_component|Add1~18 ;
wire \vga_component|Add1~13_sumout ;
wire \vga_component|v_count[1]~DUPLICATE_q ;
wire \vga_component|Add1~14 ;
wire \vga_component|Add1~9_sumout ;
wire \vga_component|Add1~10 ;
wire \vga_component|Add1~5_sumout ;
wire \vga_component|Equal2~0_combout ;
wire \vga_component|Equal2~2_combout ;
wire \vga_component|Add1~6 ;
wire \vga_component|Add1~1_sumout ;
wire \vga_component|v_count[9]~DUPLICATE_q ;
wire \vga_component|synchronization~0_combout ;
wire \vga_component|Add3~10 ;
wire \vga_component|Add3~11 ;
wire \vga_component|Add3~14 ;
wire \vga_component|Add3~15 ;
wire \vga_component|Add3~18 ;
wire \vga_component|Add3~19 ;
wire \vga_component|Add3~22 ;
wire \vga_component|Add3~23 ;
wire \vga_component|Add3~26 ;
wire \vga_component|Add3~27 ;
wire \vga_component|Add3~30 ;
wire \vga_component|Add3~31 ;
wire \vga_component|Add3~34 ;
wire \vga_component|Add3~35 ;
wire \vga_component|Add3~38 ;
wire \vga_component|Add3~39 ;
wire \vga_component|Add3~1_sumout ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \clear_video_address[0]~0_combout ;
wire \clear_video_address[0]~DUPLICATE_q ;
wire \Add1~9_sumout ;
wire \Add1~10 ;
wire \Add1~13_sumout ;
wire \Add1~14 ;
wire \Add1~17_sumout ;
wire \clear_video_address[3]~DUPLICATE_q ;
wire \Add1~18 ;
wire \Add1~21_sumout ;
wire \Add1~22 ;
wire \Add1~25_sumout ;
wire \clear_video_address[5]~DUPLICATE_q ;
wire \Add1~26 ;
wire \Add1~29_sumout ;
wire \clear_video_address[6]~DUPLICATE_q ;
wire \Add1~30 ;
wire \Add1~33_sumout ;
wire \Add1~34 ;
wire \Add1~37_sumout ;
wire \Add1~38 ;
wire \Add1~41_sumout ;
wire \Add1~42 ;
wire \Add1~45_sumout ;
wire \Add1~46 ;
wire \Add1~49_sumout ;
wire \Add1~50 ;
wire \Add1~53_sumout ;
wire \Add1~54 ;
wire \Add1~1_sumout ;
wire \Add1~2 ;
wire \Add1~5_sumout ;
wire \clear_video_address[10]~DUPLICATE_q ;
wire \clear_video_address[2]~DUPLICATE_q ;
wire \LessThan2~0_combout ;
wire \state~0_combout ;
wire \state~1_combout ;
wire \state~q ;
wire \Add0~65_sumout ;
wire \clock_divider:i[29]~q ;
wire \LessThan1~1_combout ;
wire \LessThan1~0_combout ;
wire \LessThan1~2_combout ;
wire \clock_divider:i[0]~q ;
wire \clock_divider:i[2]~DUPLICATE_q ;
wire \LessThan1~3_combout ;
wire \LessThan1~5_combout ;
wire \LessThan1~4_combout ;
wire \clock_divider:i[9]~DUPLICATE_q ;
wire \LessThan1~6_combout ;
wire \clock_divider:i[17]~DUPLICATE_q ;
wire \LessThan1~7_combout ;
wire \i~0_combout ;
wire \clock_divider:i[0]~DUPLICATE_q ;
wire \Add0~66 ;
wire \Add0~69_sumout ;
wire \clock_divider:i[1]~q ;
wire \Add0~70 ;
wire \Add0~73_sumout ;
wire \clock_divider:i[2]~q ;
wire \Add0~74 ;
wire \Add0~77_sumout ;
wire \clock_divider:i[3]~q ;
wire \Add0~78 ;
wire \Add0~81_sumout ;
wire \clock_divider:i[4]~q ;
wire \Add0~82 ;
wire \Add0~61_sumout ;
wire \clock_divider:i[5]~q ;
wire \Add0~62 ;
wire \Add0~89_sumout ;
wire \clock_divider:i[6]~q ;
wire \Add0~90 ;
wire \Add0~93_sumout ;
wire \clock_divider:i[7]~q ;
wire \Add0~94 ;
wire \Add0~85_sumout ;
wire \clock_divider:i[8]~q ;
wire \Add0~86 ;
wire \Add0~57_sumout ;
wire \clock_divider:i[9]~q ;
wire \Add0~58 ;
wire \Add0~101_sumout ;
wire \clock_divider:i[10]~q ;
wire \Add0~102 ;
wire \Add0~105_sumout ;
wire \clock_divider:i[11]~q ;
wire \Add0~106 ;
wire \Add0~109_sumout ;
wire \clock_divider:i[12]~q ;
wire \Add0~110 ;
wire \Add0~97_sumout ;
wire \clock_divider:i[13]~q ;
wire \Add0~98 ;
wire \Add0~53_sumout ;
wire \clock_divider:i[14]~q ;
wire \Add0~54 ;
wire \Add0~49_sumout ;
wire \clock_divider:i[15]~q ;
wire \Add0~50 ;
wire \Add0~117_sumout ;
wire \clock_divider:i[16]~q ;
wire \Add0~118 ;
wire \Add0~121_sumout ;
wire \clock_divider:i[17]~q ;
wire \Add0~122 ;
wire \Add0~125_sumout ;
wire \clock_divider:i[18]~q ;
wire \Add0~126 ;
wire \Add0~113_sumout ;
wire \clock_divider:i[19]~q ;
wire \Add0~114 ;
wire \Add0~21_sumout ;
wire \clock_divider:i[20]~q ;
wire \Add0~22 ;
wire \Add0~25_sumout ;
wire \clock_divider:i[21]~q ;
wire \Add0~26 ;
wire \Add0~29_sumout ;
wire \clock_divider:i[22]~q ;
wire \Add0~30 ;
wire \Add0~5_sumout ;
wire \clock_divider:i[23]~q ;
wire \Add0~6 ;
wire \Add0~17_sumout ;
wire \clock_divider:i[24]~q ;
wire \Add0~18 ;
wire \Add0~9_sumout ;
wire \clock_divider:i[25]~q ;
wire \Add0~10 ;
wire \Add0~33_sumout ;
wire \clock_divider:i[26]~q ;
wire \Add0~34 ;
wire \Add0~37_sumout ;
wire \clock_divider:i[27]~q ;
wire \Add0~38 ;
wire \Add0~13_sumout ;
wire \clock_divider:i[28]~q ;
wire \Add0~14 ;
wire \Add0~45_sumout ;
wire \clock_divider:i[29]~DUPLICATE_q ;
wire \Add0~46 ;
wire \Add0~41_sumout ;
wire \clock_divider:i[30]~q ;
wire \Add0~42 ;
wire \Add0~1_sumout ;
wire \clock_divider:i[31]~q ;
wire \LessThan0~0_combout ;
wire \LessThan0~1_combout ;
wire \LessThan0~2_combout ;
wire \LessThan0~3_combout ;
wire \LessThan0~4_combout ;
wire \LessThan1~8_combout ;
wire \slow_clock~0_combout ;
wire \slow_clock~q ;
wire \normal_video_address[0]~0_combout ;
wire \SW[0]~input_o ;
wire \Add2~9_sumout ;
wire \Add2~10 ;
wire \Add2~13_sumout ;
wire \Add2~14 ;
wire \Add2~17_sumout ;
wire \Add2~18 ;
wire \Add2~21_sumout ;
wire \Add2~22 ;
wire \Add2~25_sumout ;
wire \Add2~26 ;
wire \Add2~29_sumout ;
wire \Add2~30 ;
wire \Add2~33_sumout ;
wire \Add2~34 ;
wire \Add2~37_sumout ;
wire \Add2~38 ;
wire \Add2~41_sumout ;
wire \Add2~42 ;
wire \Add2~45_sumout ;
wire \Add2~46 ;
wire \Add2~49_sumout ;
wire \Add2~50 ;
wire \Add2~53_sumout ;
wire \Add2~54 ;
wire \Add2~1_sumout ;
wire \Add2~2 ;
wire \Add2~5_sumout ;
wire \vga_component|Add3~2 ;
wire \vga_component|Add3~3 ;
wire \vga_component|Add3~5_sumout ;
wire \normal_video_word[1]~0_combout ;
wire \video_word[1]~0_combout ;
wire \video_address[0]~0_combout ;
wire \video_address[1]~1_combout ;
wire \video_address[2]~2_combout ;
wire \video_address[3]~3_combout ;
wire \video_address[4]~4_combout ;
wire \video_address[5]~5_combout ;
wire \video_address[6]~6_combout ;
wire \video_address[7]~7_combout ;
wire \clear_video_address[8]~DUPLICATE_q ;
wire \video_address[8]~8_combout ;
wire \video_address[9]~9_combout ;
wire \video_address[10]~10_combout ;
wire \video_address[11]~11_combout ;
wire \vga_component|Add3~9_sumout ;
wire \vga_component|Add3~13_sumout ;
wire \vga_component|Add3~17_sumout ;
wire \vga_component|Add3~21_sumout ;
wire \vga_component|Add3~25_sumout ;
wire \vga_component|Add3~29_sumout ;
wire \vga_component|Add3~33_sumout ;
wire \~GND~combout ;
wire \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a8 ;
wire \video_address[12]~12_combout ;
wire \vga_component|Add3~37_sumout ;
wire \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \vga_component|red[0]~0_combout ;
wire \vga_component|red[0]~1_combout ;
wire \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \vga_component|green[0]~0_combout ;
wire \vga_component|green[0]~1_combout ;
wire \video_word[0]~1_combout ;
wire \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6~portbdataout ;
wire \vga_component|blue[0]~0_combout ;
wire \vga_component|blue[0]~1_combout ;
wire \vga_component|h_count_d[2]~feeder_combout ;
wire \vga_component|synchronization~2_combout ;
wire \vga_component|h_count_d[4]~feeder_combout ;
wire \vga_component|synchronization~1_combout ;
wire \vga_component|synchronization~5_combout ;
wire \vga_component|v_count_d[4]~feeder_combout ;
wire \vga_component|v_count_d[9]~DUPLICATE_q ;
wire \vga_component|synchronization~3_combout ;
wire \vga_component|synchronization~4_combout ;
wire [0:0] \vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire ;
wire [2:0] \vga_component|vgamem|ram_block_rtl_0|auto_generated|decode2|w_anode105w ;
wire [0:0] \vga_component|divider|vga_pll_inst|altera_pll_i|fboutclk_wire ;
wire [2:0] normal_video_word;
wire [2:0] \vga_component|vgamem|ram_block_rtl_0|auto_generated|rden_decode_b|w_anode157w ;
wire [9:0] \vga_component|v_count ;
wire [9:0] \vga_component|h_count ;
wire [14:0] clear_video_address;
wire [9:0] \vga_component|v_count_d ;
wire [9:0] \vga_component|h_count_d ;
wire [2:0] \vga_component|vgamem|ram_block_rtl_0|auto_generated|rden_decode_b|w_anode143w ;
wire [14:0] normal_video_address;
wire [2:0] \vga_component|vgamem|ram_block_rtl_0|auto_generated|decode2|w_anode118w ;
wire [1:0] \vga_component|vgamem|ram_block_rtl_0|auto_generated|address_reg_b ;
wire [2:0] \vga_component|vgamem|ram_block_rtl_0|auto_generated|decode2|w_anode126w ;
wire [2:0] \vga_component|vgamem|ram_block_rtl_0|auto_generated|rden_decode_b|w_anode166w ;

wire [0:0] \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [1:0] \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [1:0] \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [7:0] \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;

assign \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5~portbdataout  = \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2~portbdataout  = \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7~portbdataout  = \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];
assign \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a8  = \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [1];

assign \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4~portbdataout  = \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1~portbdataout  = \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6~portbdataout  = \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3~portbdataout  = \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0~portbdataout  = \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6  = \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [6];

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \VGA_R[0]~output (
	.i(\vga_component|red[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \VGA_R[1]~output (
	.i(\vga_component|red[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \VGA_R[2]~output (
	.i(\vga_component|red[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \VGA_R[3]~output (
	.i(\vga_component|red[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \VGA_R[4]~output (
	.i(\vga_component|red[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \VGA_R[5]~output (
	.i(\vga_component|red[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \VGA_R[6]~output (
	.i(\vga_component|red[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \VGA_R[7]~output (
	.i(\vga_component|red[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \VGA_G[0]~output (
	.i(\vga_component|green[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \VGA_G[1]~output (
	.i(\vga_component|green[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \VGA_G[2]~output (
	.i(\vga_component|green[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \VGA_G[3]~output (
	.i(\vga_component|green[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \VGA_G[4]~output (
	.i(\vga_component|green[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \VGA_G[5]~output (
	.i(\vga_component|green[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \VGA_G[6]~output (
	.i(\vga_component|green[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \VGA_G[7]~output (
	.i(\vga_component|green[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \VGA_B[0]~output (
	.i(\vga_component|blue[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \VGA_B[1]~output (
	.i(\vga_component|blue[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \VGA_B[2]~output (
	.i(\vga_component|blue[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \VGA_B[3]~output (
	.i(\vga_component|blue[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \VGA_B[4]~output (
	.i(\vga_component|blue[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \VGA_B[5]~output (
	.i(\vga_component|blue[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \VGA_B[6]~output (
	.i(\vga_component|blue[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \VGA_B[7]~output (
	.i(\vga_component|blue[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \VGA_HS~output (
	.i(\vga_component|synchronization~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \VGA_VS~output (
	.i(\vga_component|synchronization~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \VGA_BLANK_N~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
defparam \VGA_BLANK_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \VGA_SYNC_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
defparam \VGA_SYNC_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \VGA_CLK~output (
	.i(\vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y21_N0
cyclonev_pll_refclk_select \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y15_N0
cyclonev_fractional_pll \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\vga_component|divider|vga_pll_inst|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(!\KEY[0]~input_o ),
	.pfden(gnd),
	.refclkin(\vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\vga_component|divider|vga_pll_inst|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "none";
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "1535.714285 mhz";
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 14000;
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 20;
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "m_cnt";
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 108;
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 107;
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "true";
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 3;
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 16;
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 4;
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 3;
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 1;
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y19_N0
cyclonev_pll_reconfig \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,
\vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,\vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,
\vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,
\vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y20_N1
cyclonev_pll_output_counter \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6 ),
	.tclk0(\vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,
\vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,\vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,
\vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 31;
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 30;
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "true";
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "25.175644 mhz";
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 6;
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 (
	.inclk(\vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire [0]),
	.ena(vcc),
	.outclk(\vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .clock_type = "global clock";
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .disable_mode = "low";
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_power_up = "high";
defparam \vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N0
cyclonev_lcell_comb \vga_component|Add0~37 (
// Equation(s):
// \vga_component|Add0~37_sumout  = SUM(( \vga_component|h_count [0] ) + ( VCC ) + ( !VCC ))
// \vga_component|Add0~38  = CARRY(( \vga_component|h_count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_component|h_count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_component|Add0~37_sumout ),
	.cout(\vga_component|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \vga_component|Add0~37 .extended_lut = "off";
defparam \vga_component|Add0~37 .lut_mask = 64'h00000000000000FF;
defparam \vga_component|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N30
cyclonev_lcell_comb \vga_component|Equal0~0 (
// Equation(s):
// \vga_component|Equal0~0_combout  = ( \vga_component|h_count [3] & ( !\vga_component|h_count [6] & ( (\vga_component|h_count [9] & (\vga_component|h_count [4] & (\vga_component|h_count [0] & \vga_component|h_count [1]))) ) ) )

	.dataa(!\vga_component|h_count [9]),
	.datab(!\vga_component|h_count [4]),
	.datac(!\vga_component|h_count [0]),
	.datad(!\vga_component|h_count [1]),
	.datae(!\vga_component|h_count [3]),
	.dataf(!\vga_component|h_count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_component|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_component|Equal0~0 .extended_lut = "off";
defparam \vga_component|Equal0~0 .lut_mask = 64'h0000000100000000;
defparam \vga_component|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y77_N17
dffeas \vga_component|h_count[5]~DUPLICATE (
	.clk(\vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_component|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_component|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_component|h_count[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_component|h_count[5]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_component|h_count[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N57
cyclonev_lcell_comb \vga_component|Equal0~1 (
// Equation(s):
// \vga_component|Equal0~1_combout  = ( !\vga_component|h_count[5]~DUPLICATE_q  & ( (\vga_component|h_count [8] & (\vga_component|Equal0~0_combout  & (\vga_component|h_count [2] & !\vga_component|h_count [7]))) ) )

	.dataa(!\vga_component|h_count [8]),
	.datab(!\vga_component|Equal0~0_combout ),
	.datac(!\vga_component|h_count [2]),
	.datad(!\vga_component|h_count [7]),
	.datae(gnd),
	.dataf(!\vga_component|h_count[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_component|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_component|Equal0~1 .extended_lut = "off";
defparam \vga_component|Equal0~1 .lut_mask = 64'h0100010000000000;
defparam \vga_component|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y77_N2
dffeas \vga_component|h_count[0] (
	.clk(\vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_component|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_component|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_component|h_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_component|h_count[0] .is_wysiwyg = "true";
defparam \vga_component|h_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N3
cyclonev_lcell_comb \vga_component|Add0~33 (
// Equation(s):
// \vga_component|Add0~33_sumout  = SUM(( \vga_component|h_count [1] ) + ( GND ) + ( \vga_component|Add0~38  ))
// \vga_component|Add0~34  = CARRY(( \vga_component|h_count [1] ) + ( GND ) + ( \vga_component|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_component|h_count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_component|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_component|Add0~33_sumout ),
	.cout(\vga_component|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \vga_component|Add0~33 .extended_lut = "off";
defparam \vga_component|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_component|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y77_N4
dffeas \vga_component|h_count[1] (
	.clk(\vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_component|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_component|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_component|h_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_component|h_count[1] .is_wysiwyg = "true";
defparam \vga_component|h_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N6
cyclonev_lcell_comb \vga_component|Add0~13 (
// Equation(s):
// \vga_component|Add0~13_sumout  = SUM(( \vga_component|h_count [2] ) + ( GND ) + ( \vga_component|Add0~34  ))
// \vga_component|Add0~14  = CARRY(( \vga_component|h_count [2] ) + ( GND ) + ( \vga_component|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_component|h_count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_component|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_component|Add0~13_sumout ),
	.cout(\vga_component|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \vga_component|Add0~13 .extended_lut = "off";
defparam \vga_component|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_component|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y77_N8
dffeas \vga_component|h_count[2] (
	.clk(\vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_component|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_component|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_component|h_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_component|h_count[2] .is_wysiwyg = "true";
defparam \vga_component|h_count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N9
cyclonev_lcell_comb \vga_component|Add0~17 (
// Equation(s):
// \vga_component|Add0~17_sumout  = SUM(( \vga_component|h_count [3] ) + ( GND ) + ( \vga_component|Add0~14  ))
// \vga_component|Add0~18  = CARRY(( \vga_component|h_count [3] ) + ( GND ) + ( \vga_component|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_component|h_count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_component|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_component|Add0~17_sumout ),
	.cout(\vga_component|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \vga_component|Add0~17 .extended_lut = "off";
defparam \vga_component|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_component|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y77_N10
dffeas \vga_component|h_count[3] (
	.clk(\vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_component|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_component|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_component|h_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_component|h_count[3] .is_wysiwyg = "true";
defparam \vga_component|h_count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N12
cyclonev_lcell_comb \vga_component|Add0~21 (
// Equation(s):
// \vga_component|Add0~21_sumout  = SUM(( \vga_component|h_count [4] ) + ( GND ) + ( \vga_component|Add0~18  ))
// \vga_component|Add0~22  = CARRY(( \vga_component|h_count [4] ) + ( GND ) + ( \vga_component|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_component|h_count [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_component|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_component|Add0~21_sumout ),
	.cout(\vga_component|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \vga_component|Add0~21 .extended_lut = "off";
defparam \vga_component|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_component|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y77_N13
dffeas \vga_component|h_count[4] (
	.clk(\vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_component|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_component|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_component|h_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_component|h_count[4] .is_wysiwyg = "true";
defparam \vga_component|h_count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N15
cyclonev_lcell_comb \vga_component|Add0~25 (
// Equation(s):
// \vga_component|Add0~25_sumout  = SUM(( \vga_component|h_count [5] ) + ( GND ) + ( \vga_component|Add0~22  ))
// \vga_component|Add0~26  = CARRY(( \vga_component|h_count [5] ) + ( GND ) + ( \vga_component|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_component|h_count [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_component|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_component|Add0~25_sumout ),
	.cout(\vga_component|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \vga_component|Add0~25 .extended_lut = "off";
defparam \vga_component|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_component|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y77_N16
dffeas \vga_component|h_count[5] (
	.clk(\vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_component|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_component|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_component|h_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_component|h_count[5] .is_wysiwyg = "true";
defparam \vga_component|h_count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N18
cyclonev_lcell_comb \vga_component|Add0~29 (
// Equation(s):
// \vga_component|Add0~29_sumout  = SUM(( \vga_component|h_count [6] ) + ( GND ) + ( \vga_component|Add0~26  ))
// \vga_component|Add0~30  = CARRY(( \vga_component|h_count [6] ) + ( GND ) + ( \vga_component|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_component|h_count [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_component|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_component|Add0~29_sumout ),
	.cout(\vga_component|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \vga_component|Add0~29 .extended_lut = "off";
defparam \vga_component|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_component|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y77_N19
dffeas \vga_component|h_count[6] (
	.clk(\vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_component|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_component|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_component|h_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_component|h_count[6] .is_wysiwyg = "true";
defparam \vga_component|h_count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N21
cyclonev_lcell_comb \vga_component|Add0~9 (
// Equation(s):
// \vga_component|Add0~9_sumout  = SUM(( \vga_component|h_count [7] ) + ( GND ) + ( \vga_component|Add0~30  ))
// \vga_component|Add0~10  = CARRY(( \vga_component|h_count [7] ) + ( GND ) + ( \vga_component|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_component|h_count [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_component|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_component|Add0~9_sumout ),
	.cout(\vga_component|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \vga_component|Add0~9 .extended_lut = "off";
defparam \vga_component|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_component|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y77_N23
dffeas \vga_component|h_count[7] (
	.clk(\vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_component|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_component|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_component|h_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_component|h_count[7] .is_wysiwyg = "true";
defparam \vga_component|h_count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N24
cyclonev_lcell_comb \vga_component|Add0~5 (
// Equation(s):
// \vga_component|Add0~5_sumout  = SUM(( \vga_component|h_count [8] ) + ( GND ) + ( \vga_component|Add0~10  ))
// \vga_component|Add0~6  = CARRY(( \vga_component|h_count [8] ) + ( GND ) + ( \vga_component|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_component|h_count [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_component|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_component|Add0~5_sumout ),
	.cout(\vga_component|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \vga_component|Add0~5 .extended_lut = "off";
defparam \vga_component|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_component|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y77_N25
dffeas \vga_component|h_count[8] (
	.clk(\vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_component|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_component|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_component|h_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_component|h_count[8] .is_wysiwyg = "true";
defparam \vga_component|h_count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N27
cyclonev_lcell_comb \vga_component|Add0~1 (
// Equation(s):
// \vga_component|Add0~1_sumout  = SUM(( \vga_component|h_count [9] ) + ( GND ) + ( \vga_component|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_component|h_count [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_component|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_component|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_component|Add0~1 .extended_lut = "off";
defparam \vga_component|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_component|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y77_N28
dffeas \vga_component|h_count[9] (
	.clk(\vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_component|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_component|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_component|h_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_component|h_count[9] .is_wysiwyg = "true";
defparam \vga_component|h_count[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y77_N20
dffeas \vga_component|h_count_d[9] (
	.clk(\vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_component|h_count [9]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_component|h_count_d [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_component|h_count_d[9] .is_wysiwyg = "true";
defparam \vga_component|h_count_d[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N30
cyclonev_lcell_comb \vga_component|Add1~21 (
// Equation(s):
// \vga_component|Add1~21_sumout  = SUM(( \vga_component|v_count [0] ) + ( VCC ) + ( !VCC ))
// \vga_component|Add1~22  = CARRY(( \vga_component|v_count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_component|v_count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_component|Add1~21_sumout ),
	.cout(\vga_component|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \vga_component|Add1~21 .extended_lut = "off";
defparam \vga_component|Add1~21 .lut_mask = 64'h00000000000000FF;
defparam \vga_component|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N54
cyclonev_lcell_comb \vga_component|Equal1~0 (
// Equation(s):
// \vga_component|Equal1~0_combout  = ( \vga_component|h_count[5]~DUPLICATE_q  & ( (!\vga_component|h_count [8] & (\vga_component|Equal0~0_combout  & (\vga_component|h_count [7] & !\vga_component|h_count [2]))) ) )

	.dataa(!\vga_component|h_count [8]),
	.datab(!\vga_component|Equal0~0_combout ),
	.datac(!\vga_component|h_count [7]),
	.datad(!\vga_component|h_count [2]),
	.datae(gnd),
	.dataf(!\vga_component|h_count[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_component|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_component|Equal1~0 .extended_lut = "off";
defparam \vga_component|Equal1~0 .lut_mask = 64'h0000000002000200;
defparam \vga_component|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y77_N31
dffeas \vga_component|v_count[0] (
	.clk(\vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_component|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_component|Equal2~2_combout ),
	.sload(gnd),
	.ena(\vga_component|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_component|v_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_component|v_count[0] .is_wysiwyg = "true";
defparam \vga_component|v_count[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N33
cyclonev_lcell_comb \vga_component|Add1~25 (
// Equation(s):
// \vga_component|Add1~25_sumout  = SUM(( \vga_component|v_count [1] ) + ( GND ) + ( \vga_component|Add1~22  ))
// \vga_component|Add1~26  = CARRY(( \vga_component|v_count [1] ) + ( GND ) + ( \vga_component|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_component|v_count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_component|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_component|Add1~25_sumout ),
	.cout(\vga_component|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \vga_component|Add1~25 .extended_lut = "off";
defparam \vga_component|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_component|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y77_N34
dffeas \vga_component|v_count[1] (
	.clk(\vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_component|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_component|Equal2~2_combout ),
	.sload(gnd),
	.ena(\vga_component|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_component|v_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_component|v_count[1] .is_wysiwyg = "true";
defparam \vga_component|v_count[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N36
cyclonev_lcell_comb \vga_component|Add1~37 (
// Equation(s):
// \vga_component|Add1~37_sumout  = SUM(( \vga_component|v_count [2] ) + ( GND ) + ( \vga_component|Add1~26  ))
// \vga_component|Add1~38  = CARRY(( \vga_component|v_count [2] ) + ( GND ) + ( \vga_component|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_component|v_count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_component|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_component|Add1~37_sumout ),
	.cout(\vga_component|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \vga_component|Add1~37 .extended_lut = "off";
defparam \vga_component|Add1~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_component|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y77_N37
dffeas \vga_component|v_count[2] (
	.clk(\vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_component|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_component|Equal2~2_combout ),
	.sload(gnd),
	.ena(\vga_component|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_component|v_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_component|v_count[2] .is_wysiwyg = "true";
defparam \vga_component|v_count[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N39
cyclonev_lcell_comb \vga_component|Add1~33 (
// Equation(s):
// \vga_component|Add1~33_sumout  = SUM(( \vga_component|v_count [3] ) + ( GND ) + ( \vga_component|Add1~38  ))
// \vga_component|Add1~34  = CARRY(( \vga_component|v_count [3] ) + ( GND ) + ( \vga_component|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_component|v_count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_component|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_component|Add1~33_sumout ),
	.cout(\vga_component|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \vga_component|Add1~33 .extended_lut = "off";
defparam \vga_component|Add1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_component|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y77_N40
dffeas \vga_component|v_count[3] (
	.clk(\vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_component|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_component|Equal2~2_combout ),
	.sload(gnd),
	.ena(\vga_component|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_component|v_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_component|v_count[3] .is_wysiwyg = "true";
defparam \vga_component|v_count[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N42
cyclonev_lcell_comb \vga_component|Add1~29 (
// Equation(s):
// \vga_component|Add1~29_sumout  = SUM(( \vga_component|v_count [4] ) + ( GND ) + ( \vga_component|Add1~34  ))
// \vga_component|Add1~30  = CARRY(( \vga_component|v_count [4] ) + ( GND ) + ( \vga_component|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_component|v_count [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_component|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_component|Add1~29_sumout ),
	.cout(\vga_component|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \vga_component|Add1~29 .extended_lut = "off";
defparam \vga_component|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_component|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y77_N43
dffeas \vga_component|v_count[4] (
	.clk(\vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_component|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_component|Equal2~2_combout ),
	.sload(gnd),
	.ena(\vga_component|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_component|v_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_component|v_count[4] .is_wysiwyg = "true";
defparam \vga_component|v_count[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N45
cyclonev_lcell_comb \vga_component|Add1~17 (
// Equation(s):
// \vga_component|Add1~17_sumout  = SUM(( \vga_component|v_count [5] ) + ( GND ) + ( \vga_component|Add1~30  ))
// \vga_component|Add1~18  = CARRY(( \vga_component|v_count [5] ) + ( GND ) + ( \vga_component|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_component|v_count [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_component|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_component|Add1~17_sumout ),
	.cout(\vga_component|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \vga_component|Add1~17 .extended_lut = "off";
defparam \vga_component|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_component|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y77_N46
dffeas \vga_component|v_count[5] (
	.clk(\vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_component|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_component|Equal2~2_combout ),
	.sload(gnd),
	.ena(\vga_component|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_component|v_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_component|v_count[5] .is_wysiwyg = "true";
defparam \vga_component|v_count[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N3
cyclonev_lcell_comb \vga_component|Equal2~1 (
// Equation(s):
// \vga_component|Equal2~1_combout  = ( !\vga_component|v_count [0] & ( (!\vga_component|v_count [4] & (\vga_component|v_count [3] & !\vga_component|v_count [5])) ) )

	.dataa(!\vga_component|v_count [4]),
	.datab(gnd),
	.datac(!\vga_component|v_count [3]),
	.datad(!\vga_component|v_count [5]),
	.datae(gnd),
	.dataf(!\vga_component|v_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_component|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_component|Equal2~1 .extended_lut = "off";
defparam \vga_component|Equal2~1 .lut_mask = 64'h0A000A0000000000;
defparam \vga_component|Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N48
cyclonev_lcell_comb \vga_component|Add1~13 (
// Equation(s):
// \vga_component|Add1~13_sumout  = SUM(( \vga_component|v_count [6] ) + ( GND ) + ( \vga_component|Add1~18  ))
// \vga_component|Add1~14  = CARRY(( \vga_component|v_count [6] ) + ( GND ) + ( \vga_component|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_component|v_count [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_component|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_component|Add1~13_sumout ),
	.cout(\vga_component|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \vga_component|Add1~13 .extended_lut = "off";
defparam \vga_component|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_component|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y77_N49
dffeas \vga_component|v_count[6] (
	.clk(\vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_component|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_component|Equal2~2_combout ),
	.sload(gnd),
	.ena(\vga_component|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_component|v_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_component|v_count[6] .is_wysiwyg = "true";
defparam \vga_component|v_count[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y77_N35
dffeas \vga_component|v_count[1]~DUPLICATE (
	.clk(\vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_component|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_component|Equal2~2_combout ),
	.sload(gnd),
	.ena(\vga_component|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_component|v_count[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_component|v_count[1]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_component|v_count[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N51
cyclonev_lcell_comb \vga_component|Add1~9 (
// Equation(s):
// \vga_component|Add1~9_sumout  = SUM(( \vga_component|v_count [7] ) + ( GND ) + ( \vga_component|Add1~14  ))
// \vga_component|Add1~10  = CARRY(( \vga_component|v_count [7] ) + ( GND ) + ( \vga_component|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_component|v_count [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_component|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_component|Add1~9_sumout ),
	.cout(\vga_component|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \vga_component|Add1~9 .extended_lut = "off";
defparam \vga_component|Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_component|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y77_N52
dffeas \vga_component|v_count[7] (
	.clk(\vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_component|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_component|Equal2~2_combout ),
	.sload(gnd),
	.ena(\vga_component|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_component|v_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_component|v_count[7] .is_wysiwyg = "true";
defparam \vga_component|v_count[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N54
cyclonev_lcell_comb \vga_component|Add1~5 (
// Equation(s):
// \vga_component|Add1~5_sumout  = SUM(( \vga_component|v_count [8] ) + ( GND ) + ( \vga_component|Add1~10  ))
// \vga_component|Add1~6  = CARRY(( \vga_component|v_count [8] ) + ( GND ) + ( \vga_component|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_component|v_count [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_component|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_component|Add1~5_sumout ),
	.cout(\vga_component|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \vga_component|Add1~5 .extended_lut = "off";
defparam \vga_component|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_component|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y77_N55
dffeas \vga_component|v_count[8] (
	.clk(\vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_component|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_component|Equal2~2_combout ),
	.sload(gnd),
	.ena(\vga_component|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_component|v_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_component|v_count[8] .is_wysiwyg = "true";
defparam \vga_component|v_count[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N0
cyclonev_lcell_comb \vga_component|Equal2~0 (
// Equation(s):
// \vga_component|Equal2~0_combout  = ( \vga_component|v_count [9] & ( (\vga_component|v_count [2] & (!\vga_component|v_count[1]~DUPLICATE_q  & !\vga_component|v_count [8])) ) )

	.dataa(gnd),
	.datab(!\vga_component|v_count [2]),
	.datac(!\vga_component|v_count[1]~DUPLICATE_q ),
	.datad(!\vga_component|v_count [8]),
	.datae(gnd),
	.dataf(!\vga_component|v_count [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_component|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_component|Equal2~0 .extended_lut = "off";
defparam \vga_component|Equal2~0 .lut_mask = 64'h0000000030003000;
defparam \vga_component|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N6
cyclonev_lcell_comb \vga_component|Equal2~2 (
// Equation(s):
// \vga_component|Equal2~2_combout  = ( !\vga_component|v_count [7] & ( (\vga_component|Equal2~1_combout  & (!\vga_component|v_count [6] & \vga_component|Equal2~0_combout )) ) )

	.dataa(!\vga_component|Equal2~1_combout ),
	.datab(!\vga_component|v_count [6]),
	.datac(!\vga_component|Equal2~0_combout ),
	.datad(gnd),
	.datae(!\vga_component|v_count [7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_component|Equal2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_component|Equal2~2 .extended_lut = "off";
defparam \vga_component|Equal2~2 .lut_mask = 64'h0404000004040000;
defparam \vga_component|Equal2~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y77_N58
dffeas \vga_component|v_count[9] (
	.clk(\vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_component|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_component|Equal2~2_combout ),
	.sload(gnd),
	.ena(\vga_component|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_component|v_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_component|v_count[9] .is_wysiwyg = "true";
defparam \vga_component|v_count[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N57
cyclonev_lcell_comb \vga_component|Add1~1 (
// Equation(s):
// \vga_component|Add1~1_sumout  = SUM(( \vga_component|v_count [9] ) + ( GND ) + ( \vga_component|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_component|v_count [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_component|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_component|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_component|Add1~1 .extended_lut = "off";
defparam \vga_component|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_component|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y77_N59
dffeas \vga_component|v_count[9]~DUPLICATE (
	.clk(\vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_component|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_component|Equal2~2_combout ),
	.sload(gnd),
	.ena(\vga_component|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_component|v_count[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_component|v_count[9]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_component|v_count[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y77_N14
dffeas \vga_component|v_count_d[9] (
	.clk(\vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_component|v_count[9]~DUPLICATE_q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_component|v_count_d [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_component|v_count_d[9] .is_wysiwyg = "true";
defparam \vga_component|v_count_d[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y77_N38
dffeas \vga_component|h_count_d[8] (
	.clk(\vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_component|h_count [8]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_component|h_count_d [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_component|h_count_d[8] .is_wysiwyg = "true";
defparam \vga_component|h_count_d[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y77_N59
dffeas \vga_component|h_count_d[7] (
	.clk(\vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_component|h_count [7]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_component|h_count_d [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_component|h_count_d[7] .is_wysiwyg = "true";
defparam \vga_component|h_count_d[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y77_N52
dffeas \vga_component|v_count_d[8] (
	.clk(\vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_component|v_count [8]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_component|v_count_d [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_component|v_count_d[8] .is_wysiwyg = "true";
defparam \vga_component|v_count_d[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y77_N25
dffeas \vga_component|v_count_d[7] (
	.clk(\vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_component|v_count [7]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_component|v_count_d [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_component|v_count_d[7] .is_wysiwyg = "true";
defparam \vga_component|v_count_d[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y77_N49
dffeas \vga_component|v_count_d[6] (
	.clk(\vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_component|v_count [6]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_component|v_count_d [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_component|v_count_d[6] .is_wysiwyg = "true";
defparam \vga_component|v_count_d[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y77_N29
dffeas \vga_component|v_count_d[5] (
	.clk(\vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_component|v_count [5]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_component|v_count_d [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_component|v_count_d[5] .is_wysiwyg = "true";
defparam \vga_component|v_count_d[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N27
cyclonev_lcell_comb \vga_component|synchronization~0 (
// Equation(s):
// \vga_component|synchronization~0_combout  = ( \vga_component|v_count_d [5] & ( (\vga_component|v_count_d [8] & (\vga_component|v_count_d [7] & \vga_component|v_count_d [6])) ) )

	.dataa(!\vga_component|v_count_d [8]),
	.datab(!\vga_component|v_count_d [7]),
	.datac(!\vga_component|v_count_d [6]),
	.datad(gnd),
	.datae(!\vga_component|v_count_d [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_component|synchronization~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_component|synchronization~0 .extended_lut = "off";
defparam \vga_component|synchronization~0 .lut_mask = 64'h0000010100000101;
defparam \vga_component|synchronization~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y77_N30
cyclonev_lcell_comb \vga_component|Add3~9 (
// Equation(s):
// \vga_component|Add3~9_sumout  = SUM(( !\vga_component|h_count [7] $ (!\vga_component|v_count [2]) ) + ( !VCC ) + ( !VCC ))
// \vga_component|Add3~10  = CARRY(( !\vga_component|h_count [7] $ (!\vga_component|v_count [2]) ) + ( !VCC ) + ( !VCC ))
// \vga_component|Add3~11  = SHARE((\vga_component|h_count [7] & \vga_component|v_count [2]))

	.dataa(gnd),
	.datab(!\vga_component|h_count [7]),
	.datac(!\vga_component|v_count [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_component|Add3~9_sumout ),
	.cout(\vga_component|Add3~10 ),
	.shareout(\vga_component|Add3~11 ));
// synopsys translate_off
defparam \vga_component|Add3~9 .extended_lut = "off";
defparam \vga_component|Add3~9 .lut_mask = 64'h0000030300003C3C;
defparam \vga_component|Add3~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y77_N33
cyclonev_lcell_comb \vga_component|Add3~13 (
// Equation(s):
// \vga_component|Add3~13_sumout  = SUM(( !\vga_component|v_count [3] $ (!\vga_component|h_count [8]) ) + ( \vga_component|Add3~11  ) + ( \vga_component|Add3~10  ))
// \vga_component|Add3~14  = CARRY(( !\vga_component|v_count [3] $ (!\vga_component|h_count [8]) ) + ( \vga_component|Add3~11  ) + ( \vga_component|Add3~10  ))
// \vga_component|Add3~15  = SHARE((\vga_component|v_count [3] & \vga_component|h_count [8]))

	.dataa(!\vga_component|v_count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_component|h_count [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_component|Add3~10 ),
	.sharein(\vga_component|Add3~11 ),
	.combout(),
	.sumout(\vga_component|Add3~13_sumout ),
	.cout(\vga_component|Add3~14 ),
	.shareout(\vga_component|Add3~15 ));
// synopsys translate_off
defparam \vga_component|Add3~13 .extended_lut = "off";
defparam \vga_component|Add3~13 .lut_mask = 64'h00000055000055AA;
defparam \vga_component|Add3~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y77_N36
cyclonev_lcell_comb \vga_component|Add3~17 (
// Equation(s):
// \vga_component|Add3~17_sumout  = SUM(( !\vga_component|h_count [9] $ (!\vga_component|v_count [4] $ (\vga_component|v_count [2])) ) + ( \vga_component|Add3~15  ) + ( \vga_component|Add3~14  ))
// \vga_component|Add3~18  = CARRY(( !\vga_component|h_count [9] $ (!\vga_component|v_count [4] $ (\vga_component|v_count [2])) ) + ( \vga_component|Add3~15  ) + ( \vga_component|Add3~14  ))
// \vga_component|Add3~19  = SHARE((!\vga_component|h_count [9] & (\vga_component|v_count [4] & \vga_component|v_count [2])) # (\vga_component|h_count [9] & ((\vga_component|v_count [2]) # (\vga_component|v_count [4]))))

	.dataa(gnd),
	.datab(!\vga_component|h_count [9]),
	.datac(!\vga_component|v_count [4]),
	.datad(!\vga_component|v_count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_component|Add3~14 ),
	.sharein(\vga_component|Add3~15 ),
	.combout(),
	.sumout(\vga_component|Add3~17_sumout ),
	.cout(\vga_component|Add3~18 ),
	.shareout(\vga_component|Add3~19 ));
// synopsys translate_off
defparam \vga_component|Add3~17 .extended_lut = "off";
defparam \vga_component|Add3~17 .lut_mask = 64'h0000033F00003CC3;
defparam \vga_component|Add3~17 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y77_N39
cyclonev_lcell_comb \vga_component|Add3~21 (
// Equation(s):
// \vga_component|Add3~21_sumout  = SUM(( !\vga_component|v_count [3] $ (!\vga_component|v_count [5]) ) + ( \vga_component|Add3~19  ) + ( \vga_component|Add3~18  ))
// \vga_component|Add3~22  = CARRY(( !\vga_component|v_count [3] $ (!\vga_component|v_count [5]) ) + ( \vga_component|Add3~19  ) + ( \vga_component|Add3~18  ))
// \vga_component|Add3~23  = SHARE((\vga_component|v_count [3] & \vga_component|v_count [5]))

	.dataa(!\vga_component|v_count [3]),
	.datab(gnd),
	.datac(!\vga_component|v_count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_component|Add3~18 ),
	.sharein(\vga_component|Add3~19 ),
	.combout(),
	.sumout(\vga_component|Add3~21_sumout ),
	.cout(\vga_component|Add3~22 ),
	.shareout(\vga_component|Add3~23 ));
// synopsys translate_off
defparam \vga_component|Add3~21 .extended_lut = "off";
defparam \vga_component|Add3~21 .lut_mask = 64'h0000050500005A5A;
defparam \vga_component|Add3~21 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y77_N42
cyclonev_lcell_comb \vga_component|Add3~25 (
// Equation(s):
// \vga_component|Add3~25_sumout  = SUM(( !\vga_component|v_count [6] $ (!\vga_component|v_count [4]) ) + ( \vga_component|Add3~23  ) + ( \vga_component|Add3~22  ))
// \vga_component|Add3~26  = CARRY(( !\vga_component|v_count [6] $ (!\vga_component|v_count [4]) ) + ( \vga_component|Add3~23  ) + ( \vga_component|Add3~22  ))
// \vga_component|Add3~27  = SHARE((\vga_component|v_count [6] & \vga_component|v_count [4]))

	.dataa(!\vga_component|v_count [6]),
	.datab(gnd),
	.datac(!\vga_component|v_count [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_component|Add3~22 ),
	.sharein(\vga_component|Add3~23 ),
	.combout(),
	.sumout(\vga_component|Add3~25_sumout ),
	.cout(\vga_component|Add3~26 ),
	.shareout(\vga_component|Add3~27 ));
// synopsys translate_off
defparam \vga_component|Add3~25 .extended_lut = "off";
defparam \vga_component|Add3~25 .lut_mask = 64'h0000050500005A5A;
defparam \vga_component|Add3~25 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y77_N45
cyclonev_lcell_comb \vga_component|Add3~29 (
// Equation(s):
// \vga_component|Add3~29_sumout  = SUM(( !\vga_component|v_count [7] $ (!\vga_component|v_count [5]) ) + ( \vga_component|Add3~27  ) + ( \vga_component|Add3~26  ))
// \vga_component|Add3~30  = CARRY(( !\vga_component|v_count [7] $ (!\vga_component|v_count [5]) ) + ( \vga_component|Add3~27  ) + ( \vga_component|Add3~26  ))
// \vga_component|Add3~31  = SHARE((\vga_component|v_count [7] & \vga_component|v_count [5]))

	.dataa(gnd),
	.datab(!\vga_component|v_count [7]),
	.datac(!\vga_component|v_count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_component|Add3~26 ),
	.sharein(\vga_component|Add3~27 ),
	.combout(),
	.sumout(\vga_component|Add3~29_sumout ),
	.cout(\vga_component|Add3~30 ),
	.shareout(\vga_component|Add3~31 ));
// synopsys translate_off
defparam \vga_component|Add3~29 .extended_lut = "off";
defparam \vga_component|Add3~29 .lut_mask = 64'h0000030300003C3C;
defparam \vga_component|Add3~29 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y77_N48
cyclonev_lcell_comb \vga_component|Add3~33 (
// Equation(s):
// \vga_component|Add3~33_sumout  = SUM(( !\vga_component|v_count [8] $ (!\vga_component|v_count [6]) ) + ( \vga_component|Add3~31  ) + ( \vga_component|Add3~30  ))
// \vga_component|Add3~34  = CARRY(( !\vga_component|v_count [8] $ (!\vga_component|v_count [6]) ) + ( \vga_component|Add3~31  ) + ( \vga_component|Add3~30  ))
// \vga_component|Add3~35  = SHARE((\vga_component|v_count [8] & \vga_component|v_count [6]))

	.dataa(gnd),
	.datab(!\vga_component|v_count [8]),
	.datac(!\vga_component|v_count [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_component|Add3~30 ),
	.sharein(\vga_component|Add3~31 ),
	.combout(),
	.sumout(\vga_component|Add3~33_sumout ),
	.cout(\vga_component|Add3~34 ),
	.shareout(\vga_component|Add3~35 ));
// synopsys translate_off
defparam \vga_component|Add3~33 .extended_lut = "off";
defparam \vga_component|Add3~33 .lut_mask = 64'h0000030300003C3C;
defparam \vga_component|Add3~33 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y77_N51
cyclonev_lcell_comb \vga_component|Add3~37 (
// Equation(s):
// \vga_component|Add3~37_sumout  = SUM(( !\vga_component|v_count[9]~DUPLICATE_q  $ (!\vga_component|v_count [7]) ) + ( \vga_component|Add3~35  ) + ( \vga_component|Add3~34  ))
// \vga_component|Add3~38  = CARRY(( !\vga_component|v_count[9]~DUPLICATE_q  $ (!\vga_component|v_count [7]) ) + ( \vga_component|Add3~35  ) + ( \vga_component|Add3~34  ))
// \vga_component|Add3~39  = SHARE((\vga_component|v_count[9]~DUPLICATE_q  & \vga_component|v_count [7]))

	.dataa(!\vga_component|v_count[9]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\vga_component|v_count [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_component|Add3~34 ),
	.sharein(\vga_component|Add3~35 ),
	.combout(),
	.sumout(\vga_component|Add3~37_sumout ),
	.cout(\vga_component|Add3~38 ),
	.shareout(\vga_component|Add3~39 ));
// synopsys translate_off
defparam \vga_component|Add3~37 .extended_lut = "off";
defparam \vga_component|Add3~37 .lut_mask = 64'h0000050500005A5A;
defparam \vga_component|Add3~37 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y77_N54
cyclonev_lcell_comb \vga_component|Add3~1 (
// Equation(s):
// \vga_component|Add3~1_sumout  = SUM(( \vga_component|v_count [8] ) + ( \vga_component|Add3~39  ) + ( \vga_component|Add3~38  ))
// \vga_component|Add3~2  = CARRY(( \vga_component|v_count [8] ) + ( \vga_component|Add3~39  ) + ( \vga_component|Add3~38  ))
// \vga_component|Add3~3  = SHARE(GND)

	.dataa(gnd),
	.datab(!\vga_component|v_count [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_component|Add3~38 ),
	.sharein(\vga_component|Add3~39 ),
	.combout(),
	.sumout(\vga_component|Add3~1_sumout ),
	.cout(\vga_component|Add3~2 ),
	.shareout(\vga_component|Add3~3 ));
// synopsys translate_off
defparam \vga_component|Add3~1 .extended_lut = "off";
defparam \vga_component|Add3~1 .lut_mask = 64'h0000000000003333;
defparam \vga_component|Add3~1 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y77_N10
dffeas \vga_component|vgamem|ram_block_rtl_0|auto_generated|address_reg_b[0] (
	.clk(\vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_component|Add3~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_component|vgamem|ram_block_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G5
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: FF_X27_Y76_N44
dffeas \clear_video_address[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clear_video_address[0]~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clear_video_address[0]),
	.prn(vcc));
// synopsys translate_off
defparam \clear_video_address[0] .is_wysiwyg = "true";
defparam \clear_video_address[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N42
cyclonev_lcell_comb \clear_video_address[0]~0 (
// Equation(s):
// \clear_video_address[0]~0_combout  = !clear_video_address[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!clear_video_address[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clear_video_address[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clear_video_address[0]~0 .extended_lut = "off";
defparam \clear_video_address[0]~0 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \clear_video_address[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y76_N43
dffeas \clear_video_address[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clear_video_address[0]~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clear_video_address[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clear_video_address[0]~DUPLICATE .is_wysiwyg = "true";
defparam \clear_video_address[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N0
cyclonev_lcell_comb \Add1~9 (
// Equation(s):
// \Add1~9_sumout  = SUM(( clear_video_address[1] ) + ( \clear_video_address[0]~DUPLICATE_q  ) + ( !VCC ))
// \Add1~10  = CARRY(( clear_video_address[1] ) + ( \clear_video_address[0]~DUPLICATE_q  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clear_video_address[0]~DUPLICATE_q ),
	.datad(!clear_video_address[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~9_sumout ),
	.cout(\Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \Add1~9 .extended_lut = "off";
defparam \Add1~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y76_N1
dffeas \clear_video_address[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clear_video_address[1]),
	.prn(vcc));
// synopsys translate_off
defparam \clear_video_address[1] .is_wysiwyg = "true";
defparam \clear_video_address[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N3
cyclonev_lcell_comb \Add1~13 (
// Equation(s):
// \Add1~13_sumout  = SUM(( clear_video_address[2] ) + ( GND ) + ( \Add1~10  ))
// \Add1~14  = CARRY(( clear_video_address[2] ) + ( GND ) + ( \Add1~10  ))

	.dataa(!clear_video_address[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~13_sumout ),
	.cout(\Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \Add1~13 .extended_lut = "off";
defparam \Add1~13 .lut_mask = 64'h0000FFFF00005555;
defparam \Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y76_N5
dffeas \clear_video_address[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clear_video_address[2]),
	.prn(vcc));
// synopsys translate_off
defparam \clear_video_address[2] .is_wysiwyg = "true";
defparam \clear_video_address[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N6
cyclonev_lcell_comb \Add1~17 (
// Equation(s):
// \Add1~17_sumout  = SUM(( \clear_video_address[3]~DUPLICATE_q  ) + ( GND ) + ( \Add1~14  ))
// \Add1~18  = CARRY(( \clear_video_address[3]~DUPLICATE_q  ) + ( GND ) + ( \Add1~14  ))

	.dataa(gnd),
	.datab(!\clear_video_address[3]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~17_sumout ),
	.cout(\Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \Add1~17 .extended_lut = "off";
defparam \Add1~17 .lut_mask = 64'h0000FFFF00003333;
defparam \Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y76_N8
dffeas \clear_video_address[3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clear_video_address[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clear_video_address[3]~DUPLICATE .is_wysiwyg = "true";
defparam \clear_video_address[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N9
cyclonev_lcell_comb \Add1~21 (
// Equation(s):
// \Add1~21_sumout  = SUM(( clear_video_address[4] ) + ( GND ) + ( \Add1~18  ))
// \Add1~22  = CARRY(( clear_video_address[4] ) + ( GND ) + ( \Add1~18  ))

	.dataa(!clear_video_address[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~21_sumout ),
	.cout(\Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \Add1~21 .extended_lut = "off";
defparam \Add1~21 .lut_mask = 64'h0000FFFF00005555;
defparam \Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y76_N10
dffeas \clear_video_address[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clear_video_address[4]),
	.prn(vcc));
// synopsys translate_off
defparam \clear_video_address[4] .is_wysiwyg = "true";
defparam \clear_video_address[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N12
cyclonev_lcell_comb \Add1~25 (
// Equation(s):
// \Add1~25_sumout  = SUM(( \clear_video_address[5]~DUPLICATE_q  ) + ( GND ) + ( \Add1~22  ))
// \Add1~26  = CARRY(( \clear_video_address[5]~DUPLICATE_q  ) + ( GND ) + ( \Add1~22  ))

	.dataa(gnd),
	.datab(!\clear_video_address[5]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~25_sumout ),
	.cout(\Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \Add1~25 .extended_lut = "off";
defparam \Add1~25 .lut_mask = 64'h0000FFFF00003333;
defparam \Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y76_N13
dffeas \clear_video_address[5]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clear_video_address[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clear_video_address[5]~DUPLICATE .is_wysiwyg = "true";
defparam \clear_video_address[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N15
cyclonev_lcell_comb \Add1~29 (
// Equation(s):
// \Add1~29_sumout  = SUM(( \clear_video_address[6]~DUPLICATE_q  ) + ( GND ) + ( \Add1~26  ))
// \Add1~30  = CARRY(( \clear_video_address[6]~DUPLICATE_q  ) + ( GND ) + ( \Add1~26  ))

	.dataa(!\clear_video_address[6]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~29_sumout ),
	.cout(\Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \Add1~29 .extended_lut = "off";
defparam \Add1~29 .lut_mask = 64'h0000FFFF00005555;
defparam \Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y76_N16
dffeas \clear_video_address[6]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clear_video_address[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clear_video_address[6]~DUPLICATE .is_wysiwyg = "true";
defparam \clear_video_address[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N18
cyclonev_lcell_comb \Add1~33 (
// Equation(s):
// \Add1~33_sumout  = SUM(( clear_video_address[7] ) + ( GND ) + ( \Add1~30  ))
// \Add1~34  = CARRY(( clear_video_address[7] ) + ( GND ) + ( \Add1~30  ))

	.dataa(gnd),
	.datab(!clear_video_address[7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~33_sumout ),
	.cout(\Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \Add1~33 .extended_lut = "off";
defparam \Add1~33 .lut_mask = 64'h0000FFFF00003333;
defparam \Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y76_N19
dffeas \clear_video_address[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clear_video_address[7]),
	.prn(vcc));
// synopsys translate_off
defparam \clear_video_address[7] .is_wysiwyg = "true";
defparam \clear_video_address[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N21
cyclonev_lcell_comb \Add1~37 (
// Equation(s):
// \Add1~37_sumout  = SUM(( clear_video_address[8] ) + ( GND ) + ( \Add1~34  ))
// \Add1~38  = CARRY(( clear_video_address[8] ) + ( GND ) + ( \Add1~34  ))

	.dataa(!clear_video_address[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~37_sumout ),
	.cout(\Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \Add1~37 .extended_lut = "off";
defparam \Add1~37 .lut_mask = 64'h0000FFFF00005555;
defparam \Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y76_N23
dffeas \clear_video_address[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clear_video_address[8]),
	.prn(vcc));
// synopsys translate_off
defparam \clear_video_address[8] .is_wysiwyg = "true";
defparam \clear_video_address[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N24
cyclonev_lcell_comb \Add1~41 (
// Equation(s):
// \Add1~41_sumout  = SUM(( clear_video_address[9] ) + ( GND ) + ( \Add1~38  ))
// \Add1~42  = CARRY(( clear_video_address[9] ) + ( GND ) + ( \Add1~38  ))

	.dataa(gnd),
	.datab(!clear_video_address[9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~41_sumout ),
	.cout(\Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \Add1~41 .extended_lut = "off";
defparam \Add1~41 .lut_mask = 64'h0000FFFF00003333;
defparam \Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y76_N25
dffeas \clear_video_address[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~41_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clear_video_address[9]),
	.prn(vcc));
// synopsys translate_off
defparam \clear_video_address[9] .is_wysiwyg = "true";
defparam \clear_video_address[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N27
cyclonev_lcell_comb \Add1~45 (
// Equation(s):
// \Add1~45_sumout  = SUM(( clear_video_address[10] ) + ( GND ) + ( \Add1~42  ))
// \Add1~46  = CARRY(( clear_video_address[10] ) + ( GND ) + ( \Add1~42  ))

	.dataa(!clear_video_address[10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~45_sumout ),
	.cout(\Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \Add1~45 .extended_lut = "off";
defparam \Add1~45 .lut_mask = 64'h0000FFFF00005555;
defparam \Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y76_N29
dffeas \clear_video_address[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~45_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clear_video_address[10]),
	.prn(vcc));
// synopsys translate_off
defparam \clear_video_address[10] .is_wysiwyg = "true";
defparam \clear_video_address[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N30
cyclonev_lcell_comb \Add1~49 (
// Equation(s):
// \Add1~49_sumout  = SUM(( clear_video_address[11] ) + ( GND ) + ( \Add1~46  ))
// \Add1~50  = CARRY(( clear_video_address[11] ) + ( GND ) + ( \Add1~46  ))

	.dataa(!clear_video_address[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~49_sumout ),
	.cout(\Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \Add1~49 .extended_lut = "off";
defparam \Add1~49 .lut_mask = 64'h0000FFFF00005555;
defparam \Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y76_N31
dffeas \clear_video_address[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~49_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clear_video_address[11]),
	.prn(vcc));
// synopsys translate_off
defparam \clear_video_address[11] .is_wysiwyg = "true";
defparam \clear_video_address[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N33
cyclonev_lcell_comb \Add1~53 (
// Equation(s):
// \Add1~53_sumout  = SUM(( clear_video_address[12] ) + ( GND ) + ( \Add1~50  ))
// \Add1~54  = CARRY(( clear_video_address[12] ) + ( GND ) + ( \Add1~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!clear_video_address[12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~53_sumout ),
	.cout(\Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \Add1~53 .extended_lut = "off";
defparam \Add1~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y76_N34
dffeas \clear_video_address[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~53_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clear_video_address[12]),
	.prn(vcc));
// synopsys translate_off
defparam \clear_video_address[12] .is_wysiwyg = "true";
defparam \clear_video_address[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N36
cyclonev_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_sumout  = SUM(( clear_video_address[13] ) + ( GND ) + ( \Add1~54  ))
// \Add1~2  = CARRY(( clear_video_address[13] ) + ( GND ) + ( \Add1~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!clear_video_address[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~1_sumout ),
	.cout(\Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \Add1~1 .extended_lut = "off";
defparam \Add1~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y76_N37
dffeas \clear_video_address[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clear_video_address[13]),
	.prn(vcc));
// synopsys translate_off
defparam \clear_video_address[13] .is_wysiwyg = "true";
defparam \clear_video_address[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N39
cyclonev_lcell_comb \Add1~5 (
// Equation(s):
// \Add1~5_sumout  = SUM(( clear_video_address[14] ) + ( GND ) + ( \Add1~2  ))

	.dataa(gnd),
	.datab(!clear_video_address[14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~5 .extended_lut = "off";
defparam \Add1~5 .lut_mask = 64'h0000FFFF00003333;
defparam \Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y76_N40
dffeas \clear_video_address[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clear_video_address[14]),
	.prn(vcc));
// synopsys translate_off
defparam \clear_video_address[14] .is_wysiwyg = "true";
defparam \clear_video_address[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y76_N28
dffeas \clear_video_address[10]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~45_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clear_video_address[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clear_video_address[10]~DUPLICATE .is_wysiwyg = "true";
defparam \clear_video_address[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y76_N14
dffeas \clear_video_address[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clear_video_address[5]),
	.prn(vcc));
// synopsys translate_off
defparam \clear_video_address[5] .is_wysiwyg = "true";
defparam \clear_video_address[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y76_N4
dffeas \clear_video_address[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clear_video_address[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clear_video_address[2]~DUPLICATE .is_wysiwyg = "true";
defparam \clear_video_address[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y76_N17
dffeas \clear_video_address[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clear_video_address[6]),
	.prn(vcc));
// synopsys translate_off
defparam \clear_video_address[6] .is_wysiwyg = "true";
defparam \clear_video_address[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y76_N7
dffeas \clear_video_address[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clear_video_address[3]),
	.prn(vcc));
// synopsys translate_off
defparam \clear_video_address[3] .is_wysiwyg = "true";
defparam \clear_video_address[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N12
cyclonev_lcell_comb \LessThan2~0 (
// Equation(s):
// \LessThan2~0_combout  = ( clear_video_address[6] & ( clear_video_address[3] & ( (clear_video_address[5] & (clear_video_address[7] & (clear_video_address[4] & \clear_video_address[2]~DUPLICATE_q ))) ) ) )

	.dataa(!clear_video_address[5]),
	.datab(!clear_video_address[7]),
	.datac(!clear_video_address[4]),
	.datad(!\clear_video_address[2]~DUPLICATE_q ),
	.datae(!clear_video_address[6]),
	.dataf(!clear_video_address[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~0 .extended_lut = "off";
defparam \LessThan2~0 .lut_mask = 64'h0000000000000001;
defparam \LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N42
cyclonev_lcell_comb \state~0 (
// Equation(s):
// \state~0_combout  = ( \LessThan2~0_combout  & ( \clear_video_address[0]~DUPLICATE_q  & ( (!\clear_video_address[10]~DUPLICATE_q  & ((!clear_video_address[9]) # ((!clear_video_address[8] & !clear_video_address[1])))) ) ) ) # ( !\LessThan2~0_combout  & ( 
// \clear_video_address[0]~DUPLICATE_q  & ( (!\clear_video_address[10]~DUPLICATE_q  & ((!clear_video_address[8]) # (!clear_video_address[9]))) ) ) ) # ( \LessThan2~0_combout  & ( !\clear_video_address[0]~DUPLICATE_q  & ( 
// (!\clear_video_address[10]~DUPLICATE_q  & ((!clear_video_address[8]) # (!clear_video_address[9]))) ) ) ) # ( !\LessThan2~0_combout  & ( !\clear_video_address[0]~DUPLICATE_q  & ( (!\clear_video_address[10]~DUPLICATE_q  & ((!clear_video_address[8]) # 
// (!clear_video_address[9]))) ) ) )

	.dataa(!clear_video_address[8]),
	.datab(!clear_video_address[9]),
	.datac(!clear_video_address[1]),
	.datad(!\clear_video_address[10]~DUPLICATE_q ),
	.datae(!\LessThan2~0_combout ),
	.dataf(!\clear_video_address[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~0 .extended_lut = "off";
defparam \state~0 .lut_mask = 64'hEE00EE00EE00EC00;
defparam \state~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N54
cyclonev_lcell_comb \state~1 (
// Equation(s):
// \state~1_combout  = ( \state~q  & ( \state~0_combout  ) ) # ( !\state~q  & ( \state~0_combout  & ( (clear_video_address[14] & ((clear_video_address[12]) # (clear_video_address[13]))) ) ) ) # ( \state~q  & ( !\state~0_combout  ) ) # ( !\state~q  & ( 
// !\state~0_combout  & ( (clear_video_address[14] & (((clear_video_address[12]) # (clear_video_address[13])) # (clear_video_address[11]))) ) ) )

	.dataa(!clear_video_address[11]),
	.datab(!clear_video_address[14]),
	.datac(!clear_video_address[13]),
	.datad(!clear_video_address[12]),
	.datae(!\state~q ),
	.dataf(!\state~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~1 .extended_lut = "off";
defparam \state~1 .lut_mask = 64'h1333FFFF0333FFFF;
defparam \state~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y76_N56
dffeas state(
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\state~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state~q ),
	.prn(vcc));
// synopsys translate_off
defparam state.is_wysiwyg = "true";
defparam state.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y77_N0
cyclonev_lcell_comb \Add0~65 (
// Equation(s):
// \Add0~65_sumout  = SUM(( \clock_divider:i[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \Add0~66  = CARRY(( \clock_divider:i[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(!\clock_divider:i[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~65_sumout ),
	.cout(\Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \Add0~65 .extended_lut = "off";
defparam \Add0~65 .lut_mask = 64'h0000000000005555;
defparam \Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y76_N28
dffeas \clock_divider:i[29] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\i~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider:i[29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider:i[29] .is_wysiwyg = "true";
defparam \clock_divider:i[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N36
cyclonev_lcell_comb \LessThan1~1 (
// Equation(s):
// \LessThan1~1_combout  = ( !\clock_divider:i[29]~q  & ( (!\clock_divider:i[30]~q  & (!\clock_divider:i[26]~q  & !\clock_divider:i[27]~q )) ) )

	.dataa(gnd),
	.datab(!\clock_divider:i[30]~q ),
	.datac(!\clock_divider:i[26]~q ),
	.datad(!\clock_divider:i[27]~q ),
	.datae(gnd),
	.dataf(!\clock_divider:i[29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~1 .extended_lut = "off";
defparam \LessThan1~1 .lut_mask = 64'hC000C00000000000;
defparam \LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N39
cyclonev_lcell_comb \LessThan1~0 (
// Equation(s):
// \LessThan1~0_combout  = ( !\clock_divider:i[24]~q  & ( (!\clock_divider:i[21]~q  & (!\clock_divider:i[22]~q  & !\clock_divider:i[20]~q )) ) )

	.dataa(!\clock_divider:i[21]~q ),
	.datab(gnd),
	.datac(!\clock_divider:i[22]~q ),
	.datad(!\clock_divider:i[20]~q ),
	.datae(gnd),
	.dataf(!\clock_divider:i[24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~0 .extended_lut = "off";
defparam \LessThan1~0 .lut_mask = 64'hA000A00000000000;
defparam \LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N42
cyclonev_lcell_comb \LessThan1~2 (
// Equation(s):
// \LessThan1~2_combout  = ( !\clock_divider:i[23]~q  & ( !\clock_divider:i[25]~q  & ( (!\clock_divider:i[28]~q  & (\LessThan1~1_combout  & \LessThan1~0_combout )) ) ) )

	.dataa(gnd),
	.datab(!\clock_divider:i[28]~q ),
	.datac(!\LessThan1~1_combout ),
	.datad(!\LessThan1~0_combout ),
	.datae(!\clock_divider:i[23]~q ),
	.dataf(!\clock_divider:i[25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~2 .extended_lut = "off";
defparam \LessThan1~2 .lut_mask = 64'h000C000000000000;
defparam \LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y77_N1
dffeas \clock_divider:i[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~65_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\i~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider:i[0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider:i[0] .is_wysiwyg = "true";
defparam \clock_divider:i[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y77_N7
dffeas \clock_divider:i[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~73_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\i~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider:i[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider:i[2]~DUPLICATE .is_wysiwyg = "true";
defparam \clock_divider:i[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N24
cyclonev_lcell_comb \LessThan1~3 (
// Equation(s):
// \LessThan1~3_combout  = ( \clock_divider:i[2]~DUPLICATE_q  & ( (\clock_divider:i[4]~q  & (\clock_divider:i[0]~q  & (\clock_divider:i[1]~q  & \clock_divider:i[3]~q ))) ) )

	.dataa(!\clock_divider:i[4]~q ),
	.datab(!\clock_divider:i[0]~q ),
	.datac(!\clock_divider:i[1]~q ),
	.datad(!\clock_divider:i[3]~q ),
	.datae(gnd),
	.dataf(!\clock_divider:i[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~3 .extended_lut = "off";
defparam \LessThan1~3 .lut_mask = 64'h0000000000010001;
defparam \LessThan1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N9
cyclonev_lcell_comb \LessThan1~5 (
// Equation(s):
// \LessThan1~5_combout  = ( !\clock_divider:i[10]~q  & ( (!\clock_divider:i[11]~q  & (!\clock_divider:i[13]~q  & !\clock_divider:i[12]~q )) ) )

	.dataa(!\clock_divider:i[11]~q ),
	.datab(gnd),
	.datac(!\clock_divider:i[13]~q ),
	.datad(!\clock_divider:i[12]~q ),
	.datae(gnd),
	.dataf(!\clock_divider:i[10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~5 .extended_lut = "off";
defparam \LessThan1~5 .lut_mask = 64'hA000A00000000000;
defparam \LessThan1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N27
cyclonev_lcell_comb \LessThan1~4 (
// Equation(s):
// \LessThan1~4_combout  = ( !\clock_divider:i[8]~q  & ( (!\clock_divider:i[6]~q  & !\clock_divider:i[7]~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clock_divider:i[6]~q ),
	.datad(!\clock_divider:i[7]~q ),
	.datae(gnd),
	.dataf(!\clock_divider:i[8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~4 .extended_lut = "off";
defparam \LessThan1~4 .lut_mask = 64'hF000F00000000000;
defparam \LessThan1~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y77_N28
dffeas \clock_divider:i[9]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~57_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\i~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider:i[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider:i[9]~DUPLICATE .is_wysiwyg = "true";
defparam \clock_divider:i[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N18
cyclonev_lcell_comb \LessThan1~6 (
// Equation(s):
// \LessThan1~6_combout  = ( \LessThan1~4_combout  & ( \clock_divider:i[9]~DUPLICATE_q  & ( (\LessThan1~5_combout  & ((!\LessThan1~3_combout ) # (!\clock_divider:i[5]~q ))) ) ) ) # ( \LessThan1~4_combout  & ( !\clock_divider:i[9]~DUPLICATE_q  & ( 
// \LessThan1~5_combout  ) ) ) # ( !\LessThan1~4_combout  & ( !\clock_divider:i[9]~DUPLICATE_q  & ( \LessThan1~5_combout  ) ) )

	.dataa(!\LessThan1~3_combout ),
	.datab(!\LessThan1~5_combout ),
	.datac(!\clock_divider:i[5]~q ),
	.datad(gnd),
	.datae(!\LessThan1~4_combout ),
	.dataf(!\clock_divider:i[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~6 .extended_lut = "off";
defparam \LessThan1~6 .lut_mask = 64'h3333333300003232;
defparam \LessThan1~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y77_N52
dffeas \clock_divider:i[17]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~121_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\i~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider:i[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider:i[17]~DUPLICATE .is_wysiwyg = "true";
defparam \clock_divider:i[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N51
cyclonev_lcell_comb \LessThan1~7 (
// Equation(s):
// \LessThan1~7_combout  = ( \clock_divider:i[17]~DUPLICATE_q  & ( (\clock_divider:i[18]~q  & (\clock_divider:i[16]~q  & \clock_divider:i[19]~q )) ) )

	.dataa(!\clock_divider:i[18]~q ),
	.datab(gnd),
	.datac(!\clock_divider:i[16]~q ),
	.datad(!\clock_divider:i[19]~q ),
	.datae(gnd),
	.dataf(!\clock_divider:i[17]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~7 .extended_lut = "off";
defparam \LessThan1~7 .lut_mask = 64'h0000000000050005;
defparam \LessThan1~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N54
cyclonev_lcell_comb \i~0 (
// Equation(s):
// \i~0_combout  = ( \clock_divider:i[15]~q  & ( \LessThan1~7_combout  & ( !\clock_divider:i[31]~q  ) ) ) # ( !\clock_divider:i[15]~q  & ( \LessThan1~7_combout  & ( (!\clock_divider:i[31]~q  & ((!\LessThan1~2_combout ) # ((\clock_divider:i[14]~q  & 
// !\LessThan1~6_combout )))) ) ) ) # ( \clock_divider:i[15]~q  & ( !\LessThan1~7_combout  & ( (!\clock_divider:i[31]~q  & !\LessThan1~2_combout ) ) ) ) # ( !\clock_divider:i[15]~q  & ( !\LessThan1~7_combout  & ( (!\clock_divider:i[31]~q  & 
// !\LessThan1~2_combout ) ) ) )

	.dataa(!\clock_divider:i[31]~q ),
	.datab(!\LessThan1~2_combout ),
	.datac(!\clock_divider:i[14]~q ),
	.datad(!\LessThan1~6_combout ),
	.datae(!\clock_divider:i[15]~q ),
	.dataf(!\LessThan1~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i~0 .extended_lut = "off";
defparam \i~0 .lut_mask = 64'h888888888A88AAAA;
defparam \i~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y77_N2
dffeas \clock_divider:i[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~65_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\i~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider:i[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider:i[0]~DUPLICATE .is_wysiwyg = "true";
defparam \clock_divider:i[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y77_N3
cyclonev_lcell_comb \Add0~69 (
// Equation(s):
// \Add0~69_sumout  = SUM(( \clock_divider:i[1]~q  ) + ( GND ) + ( \Add0~66  ))
// \Add0~70  = CARRY(( \clock_divider:i[1]~q  ) + ( GND ) + ( \Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clock_divider:i[1]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~69_sumout ),
	.cout(\Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \Add0~69 .extended_lut = "off";
defparam \Add0~69 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y77_N4
dffeas \clock_divider:i[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~69_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\i~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider:i[1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider:i[1] .is_wysiwyg = "true";
defparam \clock_divider:i[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y77_N6
cyclonev_lcell_comb \Add0~73 (
// Equation(s):
// \Add0~73_sumout  = SUM(( \clock_divider:i[2]~q  ) + ( GND ) + ( \Add0~70  ))
// \Add0~74  = CARRY(( \clock_divider:i[2]~q  ) + ( GND ) + ( \Add0~70  ))

	.dataa(gnd),
	.datab(!\clock_divider:i[2]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~73_sumout ),
	.cout(\Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \Add0~73 .extended_lut = "off";
defparam \Add0~73 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y77_N8
dffeas \clock_divider:i[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~73_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\i~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider:i[2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider:i[2] .is_wysiwyg = "true";
defparam \clock_divider:i[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y77_N9
cyclonev_lcell_comb \Add0~77 (
// Equation(s):
// \Add0~77_sumout  = SUM(( \clock_divider:i[3]~q  ) + ( GND ) + ( \Add0~74  ))
// \Add0~78  = CARRY(( \clock_divider:i[3]~q  ) + ( GND ) + ( \Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clock_divider:i[3]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~77_sumout ),
	.cout(\Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \Add0~77 .extended_lut = "off";
defparam \Add0~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y77_N10
dffeas \clock_divider:i[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~77_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\i~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider:i[3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider:i[3] .is_wysiwyg = "true";
defparam \clock_divider:i[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y77_N12
cyclonev_lcell_comb \Add0~81 (
// Equation(s):
// \Add0~81_sumout  = SUM(( \clock_divider:i[4]~q  ) + ( GND ) + ( \Add0~78  ))
// \Add0~82  = CARRY(( \clock_divider:i[4]~q  ) + ( GND ) + ( \Add0~78  ))

	.dataa(gnd),
	.datab(!\clock_divider:i[4]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~81_sumout ),
	.cout(\Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \Add0~81 .extended_lut = "off";
defparam \Add0~81 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y77_N14
dffeas \clock_divider:i[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~81_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\i~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider:i[4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider:i[4] .is_wysiwyg = "true";
defparam \clock_divider:i[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y77_N15
cyclonev_lcell_comb \Add0~61 (
// Equation(s):
// \Add0~61_sumout  = SUM(( \clock_divider:i[5]~q  ) + ( GND ) + ( \Add0~82  ))
// \Add0~62  = CARRY(( \clock_divider:i[5]~q  ) + ( GND ) + ( \Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clock_divider:i[5]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~61_sumout ),
	.cout(\Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \Add0~61 .extended_lut = "off";
defparam \Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y77_N16
dffeas \clock_divider:i[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~61_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\i~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider:i[5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider:i[5] .is_wysiwyg = "true";
defparam \clock_divider:i[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y77_N18
cyclonev_lcell_comb \Add0~89 (
// Equation(s):
// \Add0~89_sumout  = SUM(( \clock_divider:i[6]~q  ) + ( GND ) + ( \Add0~62  ))
// \Add0~90  = CARRY(( \clock_divider:i[6]~q  ) + ( GND ) + ( \Add0~62  ))

	.dataa(gnd),
	.datab(!\clock_divider:i[6]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~89_sumout ),
	.cout(\Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \Add0~89 .extended_lut = "off";
defparam \Add0~89 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y77_N19
dffeas \clock_divider:i[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~89_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\i~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider:i[6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider:i[6] .is_wysiwyg = "true";
defparam \clock_divider:i[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y77_N21
cyclonev_lcell_comb \Add0~93 (
// Equation(s):
// \Add0~93_sumout  = SUM(( \clock_divider:i[7]~q  ) + ( GND ) + ( \Add0~90  ))
// \Add0~94  = CARRY(( \clock_divider:i[7]~q  ) + ( GND ) + ( \Add0~90  ))

	.dataa(!\clock_divider:i[7]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~93_sumout ),
	.cout(\Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \Add0~93 .extended_lut = "off";
defparam \Add0~93 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y77_N22
dffeas \clock_divider:i[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~93_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\i~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider:i[7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider:i[7] .is_wysiwyg = "true";
defparam \clock_divider:i[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y77_N24
cyclonev_lcell_comb \Add0~85 (
// Equation(s):
// \Add0~85_sumout  = SUM(( \clock_divider:i[8]~q  ) + ( GND ) + ( \Add0~94  ))
// \Add0~86  = CARRY(( \clock_divider:i[8]~q  ) + ( GND ) + ( \Add0~94  ))

	.dataa(gnd),
	.datab(!\clock_divider:i[8]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~85_sumout ),
	.cout(\Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \Add0~85 .extended_lut = "off";
defparam \Add0~85 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y77_N25
dffeas \clock_divider:i[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~85_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\i~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider:i[8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider:i[8] .is_wysiwyg = "true";
defparam \clock_divider:i[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y77_N27
cyclonev_lcell_comb \Add0~57 (
// Equation(s):
// \Add0~57_sumout  = SUM(( \clock_divider:i[9]~q  ) + ( GND ) + ( \Add0~86  ))
// \Add0~58  = CARRY(( \clock_divider:i[9]~q  ) + ( GND ) + ( \Add0~86  ))

	.dataa(!\clock_divider:i[9]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~57_sumout ),
	.cout(\Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \Add0~57 .extended_lut = "off";
defparam \Add0~57 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y77_N29
dffeas \clock_divider:i[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~57_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\i~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider:i[9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider:i[9] .is_wysiwyg = "true";
defparam \clock_divider:i[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y77_N30
cyclonev_lcell_comb \Add0~101 (
// Equation(s):
// \Add0~101_sumout  = SUM(( \clock_divider:i[10]~q  ) + ( GND ) + ( \Add0~58  ))
// \Add0~102  = CARRY(( \clock_divider:i[10]~q  ) + ( GND ) + ( \Add0~58  ))

	.dataa(gnd),
	.datab(!\clock_divider:i[10]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~101_sumout ),
	.cout(\Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \Add0~101 .extended_lut = "off";
defparam \Add0~101 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y77_N32
dffeas \clock_divider:i[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~101_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\i~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider:i[10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider:i[10] .is_wysiwyg = "true";
defparam \clock_divider:i[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y77_N33
cyclonev_lcell_comb \Add0~105 (
// Equation(s):
// \Add0~105_sumout  = SUM(( \clock_divider:i[11]~q  ) + ( GND ) + ( \Add0~102  ))
// \Add0~106  = CARRY(( \clock_divider:i[11]~q  ) + ( GND ) + ( \Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clock_divider:i[11]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~105_sumout ),
	.cout(\Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \Add0~105 .extended_lut = "off";
defparam \Add0~105 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y77_N34
dffeas \clock_divider:i[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~105_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\i~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider:i[11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider:i[11] .is_wysiwyg = "true";
defparam \clock_divider:i[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y77_N36
cyclonev_lcell_comb \Add0~109 (
// Equation(s):
// \Add0~109_sumout  = SUM(( \clock_divider:i[12]~q  ) + ( GND ) + ( \Add0~106  ))
// \Add0~110  = CARRY(( \clock_divider:i[12]~q  ) + ( GND ) + ( \Add0~106  ))

	.dataa(gnd),
	.datab(!\clock_divider:i[12]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~109_sumout ),
	.cout(\Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \Add0~109 .extended_lut = "off";
defparam \Add0~109 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y77_N37
dffeas \clock_divider:i[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~109_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\i~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider:i[12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider:i[12] .is_wysiwyg = "true";
defparam \clock_divider:i[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y77_N39
cyclonev_lcell_comb \Add0~97 (
// Equation(s):
// \Add0~97_sumout  = SUM(( \clock_divider:i[13]~q  ) + ( GND ) + ( \Add0~110  ))
// \Add0~98  = CARRY(( \clock_divider:i[13]~q  ) + ( GND ) + ( \Add0~110  ))

	.dataa(!\clock_divider:i[13]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~97_sumout ),
	.cout(\Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \Add0~97 .extended_lut = "off";
defparam \Add0~97 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y77_N40
dffeas \clock_divider:i[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~97_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\i~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider:i[13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider:i[13] .is_wysiwyg = "true";
defparam \clock_divider:i[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y77_N42
cyclonev_lcell_comb \Add0~53 (
// Equation(s):
// \Add0~53_sumout  = SUM(( \clock_divider:i[14]~q  ) + ( GND ) + ( \Add0~98  ))
// \Add0~54  = CARRY(( \clock_divider:i[14]~q  ) + ( GND ) + ( \Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clock_divider:i[14]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~53_sumout ),
	.cout(\Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \Add0~53 .extended_lut = "off";
defparam \Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y77_N44
dffeas \clock_divider:i[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~53_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\i~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider:i[14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider:i[14] .is_wysiwyg = "true";
defparam \clock_divider:i[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y77_N45
cyclonev_lcell_comb \Add0~49 (
// Equation(s):
// \Add0~49_sumout  = SUM(( \clock_divider:i[15]~q  ) + ( GND ) + ( \Add0~54  ))
// \Add0~50  = CARRY(( \clock_divider:i[15]~q  ) + ( GND ) + ( \Add0~54  ))

	.dataa(gnd),
	.datab(!\clock_divider:i[15]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~49_sumout ),
	.cout(\Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \Add0~49 .extended_lut = "off";
defparam \Add0~49 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y77_N46
dffeas \clock_divider:i[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\i~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider:i[15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider:i[15] .is_wysiwyg = "true";
defparam \clock_divider:i[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y77_N48
cyclonev_lcell_comb \Add0~117 (
// Equation(s):
// \Add0~117_sumout  = SUM(( \clock_divider:i[16]~q  ) + ( GND ) + ( \Add0~50  ))
// \Add0~118  = CARRY(( \clock_divider:i[16]~q  ) + ( GND ) + ( \Add0~50  ))

	.dataa(gnd),
	.datab(!\clock_divider:i[16]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~117_sumout ),
	.cout(\Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \Add0~117 .extended_lut = "off";
defparam \Add0~117 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y77_N49
dffeas \clock_divider:i[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~117_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\i~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider:i[16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider:i[16] .is_wysiwyg = "true";
defparam \clock_divider:i[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y77_N51
cyclonev_lcell_comb \Add0~121 (
// Equation(s):
// \Add0~121_sumout  = SUM(( \clock_divider:i[17]~q  ) + ( GND ) + ( \Add0~118  ))
// \Add0~122  = CARRY(( \clock_divider:i[17]~q  ) + ( GND ) + ( \Add0~118  ))

	.dataa(!\clock_divider:i[17]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~121_sumout ),
	.cout(\Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \Add0~121 .extended_lut = "off";
defparam \Add0~121 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y77_N53
dffeas \clock_divider:i[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~121_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\i~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider:i[17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider:i[17] .is_wysiwyg = "true";
defparam \clock_divider:i[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y77_N54
cyclonev_lcell_comb \Add0~125 (
// Equation(s):
// \Add0~125_sumout  = SUM(( \clock_divider:i[18]~q  ) + ( GND ) + ( \Add0~122  ))
// \Add0~126  = CARRY(( \clock_divider:i[18]~q  ) + ( GND ) + ( \Add0~122  ))

	.dataa(gnd),
	.datab(!\clock_divider:i[18]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~125_sumout ),
	.cout(\Add0~126 ),
	.shareout());
// synopsys translate_off
defparam \Add0~125 .extended_lut = "off";
defparam \Add0~125 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y77_N55
dffeas \clock_divider:i[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~125_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\i~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider:i[18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider:i[18] .is_wysiwyg = "true";
defparam \clock_divider:i[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y77_N57
cyclonev_lcell_comb \Add0~113 (
// Equation(s):
// \Add0~113_sumout  = SUM(( \clock_divider:i[19]~q  ) + ( GND ) + ( \Add0~126  ))
// \Add0~114  = CARRY(( \clock_divider:i[19]~q  ) + ( GND ) + ( \Add0~126  ))

	.dataa(!\clock_divider:i[19]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~113_sumout ),
	.cout(\Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \Add0~113 .extended_lut = "off";
defparam \Add0~113 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y77_N58
dffeas \clock_divider:i[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~113_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\i~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider:i[19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider:i[19] .is_wysiwyg = "true";
defparam \clock_divider:i[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N0
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( \clock_divider:i[20]~q  ) + ( GND ) + ( \Add0~114  ))
// \Add0~22  = CARRY(( \clock_divider:i[20]~q  ) + ( GND ) + ( \Add0~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clock_divider:i[20]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y76_N1
dffeas \clock_divider:i[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\i~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider:i[20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider:i[20] .is_wysiwyg = "true";
defparam \clock_divider:i[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N3
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( \clock_divider:i[21]~q  ) + ( GND ) + ( \Add0~22  ))
// \Add0~26  = CARRY(( \clock_divider:i[21]~q  ) + ( GND ) + ( \Add0~22  ))

	.dataa(!\clock_divider:i[21]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y76_N5
dffeas \clock_divider:i[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\i~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider:i[21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider:i[21] .is_wysiwyg = "true";
defparam \clock_divider:i[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N6
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( \clock_divider:i[22]~q  ) + ( GND ) + ( \Add0~26  ))
// \Add0~30  = CARRY(( \clock_divider:i[22]~q  ) + ( GND ) + ( \Add0~26  ))

	.dataa(gnd),
	.datab(!\clock_divider:i[22]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(\Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y76_N8
dffeas \clock_divider:i[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\i~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider:i[22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider:i[22] .is_wysiwyg = "true";
defparam \clock_divider:i[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N9
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( \clock_divider:i[23]~q  ) + ( GND ) + ( \Add0~30  ))
// \Add0~6  = CARRY(( \clock_divider:i[23]~q  ) + ( GND ) + ( \Add0~30  ))

	.dataa(!\clock_divider:i[23]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y76_N10
dffeas \clock_divider:i[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\i~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider:i[23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider:i[23] .is_wysiwyg = "true";
defparam \clock_divider:i[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N12
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( \clock_divider:i[24]~q  ) + ( GND ) + ( \Add0~6  ))
// \Add0~18  = CARRY(( \clock_divider:i[24]~q  ) + ( GND ) + ( \Add0~6  ))

	.dataa(gnd),
	.datab(!\clock_divider:i[24]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y76_N14
dffeas \clock_divider:i[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\i~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider:i[24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider:i[24] .is_wysiwyg = "true";
defparam \clock_divider:i[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N15
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( \clock_divider:i[25]~q  ) + ( GND ) + ( \Add0~18  ))
// \Add0~10  = CARRY(( \clock_divider:i[25]~q  ) + ( GND ) + ( \Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clock_divider:i[25]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y76_N16
dffeas \clock_divider:i[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\i~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider:i[25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider:i[25] .is_wysiwyg = "true";
defparam \clock_divider:i[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N18
cyclonev_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_sumout  = SUM(( \clock_divider:i[26]~q  ) + ( GND ) + ( \Add0~10  ))
// \Add0~34  = CARRY(( \clock_divider:i[26]~q  ) + ( GND ) + ( \Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clock_divider:i[26]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~33_sumout ),
	.cout(\Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Add0~33 .extended_lut = "off";
defparam \Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y76_N19
dffeas \clock_divider:i[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\i~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider:i[26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider:i[26] .is_wysiwyg = "true";
defparam \clock_divider:i[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N21
cyclonev_lcell_comb \Add0~37 (
// Equation(s):
// \Add0~37_sumout  = SUM(( \clock_divider:i[27]~q  ) + ( GND ) + ( \Add0~34  ))
// \Add0~38  = CARRY(( \clock_divider:i[27]~q  ) + ( GND ) + ( \Add0~34  ))

	.dataa(!\clock_divider:i[27]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~37_sumout ),
	.cout(\Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Add0~37 .extended_lut = "off";
defparam \Add0~37 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y76_N23
dffeas \clock_divider:i[27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\i~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider:i[27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider:i[27] .is_wysiwyg = "true";
defparam \clock_divider:i[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N24
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( \clock_divider:i[28]~q  ) + ( GND ) + ( \Add0~38  ))
// \Add0~14  = CARRY(( \clock_divider:i[28]~q  ) + ( GND ) + ( \Add0~38  ))

	.dataa(gnd),
	.datab(!\clock_divider:i[28]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y76_N25
dffeas \clock_divider:i[28] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\i~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider:i[28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider:i[28] .is_wysiwyg = "true";
defparam \clock_divider:i[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N27
cyclonev_lcell_comb \Add0~45 (
// Equation(s):
// \Add0~45_sumout  = SUM(( \clock_divider:i[29]~DUPLICATE_q  ) + ( GND ) + ( \Add0~14  ))
// \Add0~46  = CARRY(( \clock_divider:i[29]~DUPLICATE_q  ) + ( GND ) + ( \Add0~14  ))

	.dataa(!\clock_divider:i[29]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~45_sumout ),
	.cout(\Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \Add0~45 .extended_lut = "off";
defparam \Add0~45 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y76_N29
dffeas \clock_divider:i[29]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\i~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider:i[29]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider:i[29]~DUPLICATE .is_wysiwyg = "true";
defparam \clock_divider:i[29]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N30
cyclonev_lcell_comb \Add0~41 (
// Equation(s):
// \Add0~41_sumout  = SUM(( \clock_divider:i[30]~q  ) + ( GND ) + ( \Add0~46  ))
// \Add0~42  = CARRY(( \clock_divider:i[30]~q  ) + ( GND ) + ( \Add0~46  ))

	.dataa(gnd),
	.datab(!\clock_divider:i[30]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~41_sumout ),
	.cout(\Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Add0~41 .extended_lut = "off";
defparam \Add0~41 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y76_N32
dffeas \clock_divider:i[30] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\i~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider:i[30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider:i[30] .is_wysiwyg = "true";
defparam \clock_divider:i[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N33
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( \clock_divider:i[31]~q  ) + ( GND ) + ( \Add0~42  ))

	.dataa(!\clock_divider:i[31]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y76_N35
dffeas \clock_divider:i[31] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\i~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider:i[31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider:i[31] .is_wysiwyg = "true";
defparam \clock_divider:i[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N6
cyclonev_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = ( \clock_divider:i[16]~q  & ( (\clock_divider:i[18]~q  & (\clock_divider:i[17]~DUPLICATE_q  & \clock_divider:i[15]~q )) ) )

	.dataa(gnd),
	.datab(!\clock_divider:i[18]~q ),
	.datac(!\clock_divider:i[17]~DUPLICATE_q ),
	.datad(!\clock_divider:i[15]~q ),
	.datae(gnd),
	.dataf(!\clock_divider:i[16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~0 .extended_lut = "off";
defparam \LessThan0~0 .lut_mask = 64'h0000000000030003;
defparam \LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N39
cyclonev_lcell_comb \LessThan0~1 (
// Equation(s):
// \LessThan0~1_combout  = ( !\clock_divider:i[1]~q  & ( !\clock_divider:i[0]~q  & ( (!\clock_divider:i[4]~q  & (!\clock_divider:i[3]~q  & !\clock_divider:i[2]~DUPLICATE_q )) ) ) )

	.dataa(!\clock_divider:i[4]~q ),
	.datab(!\clock_divider:i[3]~q ),
	.datac(!\clock_divider:i[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\clock_divider:i[1]~q ),
	.dataf(!\clock_divider:i[0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~1 .extended_lut = "off";
defparam \LessThan0~1 .lut_mask = 64'h8080000000000000;
defparam \LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N9
cyclonev_lcell_comb \LessThan0~2 (
// Equation(s):
// \LessThan0~2_combout  = ( !\clock_divider:i[12]~q  & ( !\clock_divider:i[10]~q  & ( (!\clock_divider:i[9]~DUPLICATE_q  & !\clock_divider:i[11]~q ) ) ) )

	.dataa(!\clock_divider:i[9]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\clock_divider:i[11]~q ),
	.datad(gnd),
	.datae(!\clock_divider:i[12]~q ),
	.dataf(!\clock_divider:i[10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~2 .extended_lut = "off";
defparam \LessThan0~2 .lut_mask = 64'hA0A0000000000000;
defparam \LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N48
cyclonev_lcell_comb \LessThan0~3 (
// Equation(s):
// \LessThan0~3_combout  = ( \clock_divider:i[5]~q  & ( \clock_divider:i[6]~q  & ( (!\clock_divider:i[8]~q  & \LessThan0~2_combout ) ) ) ) # ( !\clock_divider:i[5]~q  & ( \clock_divider:i[6]~q  & ( (!\clock_divider:i[8]~q  & \LessThan0~2_combout ) ) ) ) # ( 
// \clock_divider:i[5]~q  & ( !\clock_divider:i[6]~q  & ( (\LessThan0~2_combout  & ((!\clock_divider:i[8]~q ) # ((\LessThan0~1_combout  & !\clock_divider:i[7]~q )))) ) ) ) # ( !\clock_divider:i[5]~q  & ( !\clock_divider:i[6]~q  & ( (\LessThan0~2_combout  & 
// ((!\clock_divider:i[8]~q ) # (!\clock_divider:i[7]~q ))) ) ) )

	.dataa(!\clock_divider:i[8]~q ),
	.datab(!\LessThan0~1_combout ),
	.datac(!\clock_divider:i[7]~q ),
	.datad(!\LessThan0~2_combout ),
	.datae(!\clock_divider:i[5]~q ),
	.dataf(!\clock_divider:i[6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~3 .extended_lut = "off";
defparam \LessThan0~3 .lut_mask = 64'h00FA00BA00AA00AA;
defparam \LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N57
cyclonev_lcell_comb \LessThan0~4 (
// Equation(s):
// \LessThan0~4_combout  = ( !\clock_divider:i[19]~q  & ( \LessThan0~3_combout  & ( (\LessThan1~2_combout  & ((!\clock_divider:i[14]~q ) # (!\LessThan0~0_combout ))) ) ) ) # ( !\clock_divider:i[19]~q  & ( !\LessThan0~3_combout  & ( (\LessThan1~2_combout  & 
// ((!\LessThan0~0_combout ) # ((!\clock_divider:i[14]~q  & !\clock_divider:i[13]~q )))) ) ) )

	.dataa(!\clock_divider:i[14]~q ),
	.datab(!\LessThan1~2_combout ),
	.datac(!\LessThan0~0_combout ),
	.datad(!\clock_divider:i[13]~q ),
	.datae(!\clock_divider:i[19]~q ),
	.dataf(!\LessThan0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~4 .extended_lut = "off";
defparam \LessThan0~4 .lut_mask = 64'h3230000032320000;
defparam \LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N48
cyclonev_lcell_comb \LessThan1~8 (
// Equation(s):
// \LessThan1~8_combout  = ( \LessThan1~7_combout  & ( ((!\LessThan1~6_combout  & \clock_divider:i[14]~q )) # (\clock_divider:i[15]~q ) ) )

	.dataa(gnd),
	.datab(!\LessThan1~6_combout ),
	.datac(!\clock_divider:i[14]~q ),
	.datad(!\clock_divider:i[15]~q ),
	.datae(gnd),
	.dataf(!\LessThan1~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~8 .extended_lut = "off";
defparam \LessThan1~8 .lut_mask = 64'h000000000CFF0CFF;
defparam \LessThan1~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y76_N54
cyclonev_lcell_comb \slow_clock~0 (
// Equation(s):
// \slow_clock~0_combout  = ( \LessThan1~8_combout  & ( \slow_clock~q  & ( (!\clock_divider:i[31]~q  & !\LessThan0~4_combout ) ) ) ) # ( !\LessThan1~8_combout  & ( \slow_clock~q  & ( (!\clock_divider:i[31]~q  & !\LessThan0~4_combout ) ) ) ) # ( 
// !\LessThan1~8_combout  & ( !\slow_clock~q  & ( (!\clock_divider:i[31]~q  & (!\LessThan0~4_combout  & \LessThan1~2_combout )) ) ) )

	.dataa(!\clock_divider:i[31]~q ),
	.datab(gnd),
	.datac(!\LessThan0~4_combout ),
	.datad(!\LessThan1~2_combout ),
	.datae(!\LessThan1~8_combout ),
	.dataf(!\slow_clock~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slow_clock~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slow_clock~0 .extended_lut = "off";
defparam \slow_clock~0 .lut_mask = 64'h00A00000A0A0A0A0;
defparam \slow_clock~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y76_N53
dffeas slow_clock(
	.clk(\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\slow_clock~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slow_clock~q ),
	.prn(vcc));
// synopsys translate_off
defparam slow_clock.is_wysiwyg = "true";
defparam slow_clock.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N24
cyclonev_lcell_comb \normal_video_address[0]~0 (
// Equation(s):
// \normal_video_address[0]~0_combout  = ( !normal_video_address[0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!normal_video_address[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\normal_video_address[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \normal_video_address[0]~0 .extended_lut = "off";
defparam \normal_video_address[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \normal_video_address[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X28_Y81_N52
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X28_Y76_N56
dffeas \normal_video_address[0] (
	.clk(\slow_clock~q ),
	.d(gnd),
	.asdata(\normal_video_address[0]~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SW[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(normal_video_address[0]),
	.prn(vcc));
// synopsys translate_off
defparam \normal_video_address[0] .is_wysiwyg = "true";
defparam \normal_video_address[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y76_N0
cyclonev_lcell_comb \Add2~9 (
// Equation(s):
// \Add2~9_sumout  = SUM(( normal_video_address[0] ) + ( normal_video_address[1] ) + ( !VCC ))
// \Add2~10  = CARRY(( normal_video_address[0] ) + ( normal_video_address[1] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!normal_video_address[0]),
	.datac(!normal_video_address[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~9_sumout ),
	.cout(\Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \Add2~9 .extended_lut = "off";
defparam \Add2~9 .lut_mask = 64'h0000F0F000003333;
defparam \Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y76_N2
dffeas \normal_video_address[1] (
	.clk(\slow_clock~q ),
	.d(\Add2~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(normal_video_address[1]),
	.prn(vcc));
// synopsys translate_off
defparam \normal_video_address[1] .is_wysiwyg = "true";
defparam \normal_video_address[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y76_N3
cyclonev_lcell_comb \Add2~13 (
// Equation(s):
// \Add2~13_sumout  = SUM(( normal_video_address[2] ) + ( VCC ) + ( \Add2~10  ))
// \Add2~14  = CARRY(( normal_video_address[2] ) + ( VCC ) + ( \Add2~10  ))

	.dataa(!normal_video_address[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~13_sumout ),
	.cout(\Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \Add2~13 .extended_lut = "off";
defparam \Add2~13 .lut_mask = 64'h0000000000005555;
defparam \Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y76_N5
dffeas \normal_video_address[2] (
	.clk(\slow_clock~q ),
	.d(\Add2~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(normal_video_address[2]),
	.prn(vcc));
// synopsys translate_off
defparam \normal_video_address[2] .is_wysiwyg = "true";
defparam \normal_video_address[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y76_N6
cyclonev_lcell_comb \Add2~17 (
// Equation(s):
// \Add2~17_sumout  = SUM(( normal_video_address[3] ) + ( GND ) + ( \Add2~14  ))
// \Add2~18  = CARRY(( normal_video_address[3] ) + ( GND ) + ( \Add2~14  ))

	.dataa(gnd),
	.datab(!normal_video_address[3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~17_sumout ),
	.cout(\Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \Add2~17 .extended_lut = "off";
defparam \Add2~17 .lut_mask = 64'h0000FFFF00003333;
defparam \Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y76_N8
dffeas \normal_video_address[3] (
	.clk(\slow_clock~q ),
	.d(\Add2~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(normal_video_address[3]),
	.prn(vcc));
// synopsys translate_off
defparam \normal_video_address[3] .is_wysiwyg = "true";
defparam \normal_video_address[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y76_N9
cyclonev_lcell_comb \Add2~21 (
// Equation(s):
// \Add2~21_sumout  = SUM(( normal_video_address[4] ) + ( GND ) + ( \Add2~18  ))
// \Add2~22  = CARRY(( normal_video_address[4] ) + ( GND ) + ( \Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!normal_video_address[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~21_sumout ),
	.cout(\Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \Add2~21 .extended_lut = "off";
defparam \Add2~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y76_N11
dffeas \normal_video_address[4] (
	.clk(\slow_clock~q ),
	.d(\Add2~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(normal_video_address[4]),
	.prn(vcc));
// synopsys translate_off
defparam \normal_video_address[4] .is_wysiwyg = "true";
defparam \normal_video_address[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y76_N12
cyclonev_lcell_comb \Add2~25 (
// Equation(s):
// \Add2~25_sumout  = SUM(( normal_video_address[5] ) + ( GND ) + ( \Add2~22  ))
// \Add2~26  = CARRY(( normal_video_address[5] ) + ( GND ) + ( \Add2~22  ))

	.dataa(gnd),
	.datab(!normal_video_address[5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~25_sumout ),
	.cout(\Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \Add2~25 .extended_lut = "off";
defparam \Add2~25 .lut_mask = 64'h0000FFFF00003333;
defparam \Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y76_N14
dffeas \normal_video_address[5] (
	.clk(\slow_clock~q ),
	.d(\Add2~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(normal_video_address[5]),
	.prn(vcc));
// synopsys translate_off
defparam \normal_video_address[5] .is_wysiwyg = "true";
defparam \normal_video_address[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y76_N15
cyclonev_lcell_comb \Add2~29 (
// Equation(s):
// \Add2~29_sumout  = SUM(( normal_video_address[6] ) + ( GND ) + ( \Add2~26  ))
// \Add2~30  = CARRY(( normal_video_address[6] ) + ( GND ) + ( \Add2~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!normal_video_address[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~29_sumout ),
	.cout(\Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \Add2~29 .extended_lut = "off";
defparam \Add2~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y76_N17
dffeas \normal_video_address[6] (
	.clk(\slow_clock~q ),
	.d(\Add2~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(normal_video_address[6]),
	.prn(vcc));
// synopsys translate_off
defparam \normal_video_address[6] .is_wysiwyg = "true";
defparam \normal_video_address[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y76_N18
cyclonev_lcell_comb \Add2~33 (
// Equation(s):
// \Add2~33_sumout  = SUM(( normal_video_address[7] ) + ( GND ) + ( \Add2~30  ))
// \Add2~34  = CARRY(( normal_video_address[7] ) + ( GND ) + ( \Add2~30  ))

	.dataa(gnd),
	.datab(!normal_video_address[7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~33_sumout ),
	.cout(\Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \Add2~33 .extended_lut = "off";
defparam \Add2~33 .lut_mask = 64'h0000FFFF00003333;
defparam \Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y76_N20
dffeas \normal_video_address[7] (
	.clk(\slow_clock~q ),
	.d(\Add2~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(normal_video_address[7]),
	.prn(vcc));
// synopsys translate_off
defparam \normal_video_address[7] .is_wysiwyg = "true";
defparam \normal_video_address[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y76_N21
cyclonev_lcell_comb \Add2~37 (
// Equation(s):
// \Add2~37_sumout  = SUM(( normal_video_address[8] ) + ( GND ) + ( \Add2~34  ))
// \Add2~38  = CARRY(( normal_video_address[8] ) + ( GND ) + ( \Add2~34  ))

	.dataa(!normal_video_address[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~37_sumout ),
	.cout(\Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \Add2~37 .extended_lut = "off";
defparam \Add2~37 .lut_mask = 64'h0000FFFF00005555;
defparam \Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y76_N23
dffeas \normal_video_address[8] (
	.clk(\slow_clock~q ),
	.d(\Add2~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(normal_video_address[8]),
	.prn(vcc));
// synopsys translate_off
defparam \normal_video_address[8] .is_wysiwyg = "true";
defparam \normal_video_address[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y76_N24
cyclonev_lcell_comb \Add2~41 (
// Equation(s):
// \Add2~41_sumout  = SUM(( normal_video_address[9] ) + ( GND ) + ( \Add2~38  ))
// \Add2~42  = CARRY(( normal_video_address[9] ) + ( GND ) + ( \Add2~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!normal_video_address[9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~41_sumout ),
	.cout(\Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \Add2~41 .extended_lut = "off";
defparam \Add2~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y76_N26
dffeas \normal_video_address[9] (
	.clk(\slow_clock~q ),
	.d(\Add2~41_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(normal_video_address[9]),
	.prn(vcc));
// synopsys translate_off
defparam \normal_video_address[9] .is_wysiwyg = "true";
defparam \normal_video_address[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y76_N27
cyclonev_lcell_comb \Add2~45 (
// Equation(s):
// \Add2~45_sumout  = SUM(( normal_video_address[10] ) + ( GND ) + ( \Add2~42  ))
// \Add2~46  = CARRY(( normal_video_address[10] ) + ( GND ) + ( \Add2~42  ))

	.dataa(!normal_video_address[10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~45_sumout ),
	.cout(\Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \Add2~45 .extended_lut = "off";
defparam \Add2~45 .lut_mask = 64'h0000FFFF00005555;
defparam \Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y76_N29
dffeas \normal_video_address[10] (
	.clk(\slow_clock~q ),
	.d(\Add2~45_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(normal_video_address[10]),
	.prn(vcc));
// synopsys translate_off
defparam \normal_video_address[10] .is_wysiwyg = "true";
defparam \normal_video_address[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y76_N30
cyclonev_lcell_comb \Add2~49 (
// Equation(s):
// \Add2~49_sumout  = SUM(( normal_video_address[11] ) + ( GND ) + ( \Add2~46  ))
// \Add2~50  = CARRY(( normal_video_address[11] ) + ( GND ) + ( \Add2~46  ))

	.dataa(gnd),
	.datab(!normal_video_address[11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~49_sumout ),
	.cout(\Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \Add2~49 .extended_lut = "off";
defparam \Add2~49 .lut_mask = 64'h0000FFFF00003333;
defparam \Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y76_N32
dffeas \normal_video_address[11] (
	.clk(\slow_clock~q ),
	.d(\Add2~49_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(normal_video_address[11]),
	.prn(vcc));
// synopsys translate_off
defparam \normal_video_address[11] .is_wysiwyg = "true";
defparam \normal_video_address[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y76_N33
cyclonev_lcell_comb \Add2~53 (
// Equation(s):
// \Add2~53_sumout  = SUM(( normal_video_address[12] ) + ( GND ) + ( \Add2~50  ))
// \Add2~54  = CARRY(( normal_video_address[12] ) + ( GND ) + ( \Add2~50  ))

	.dataa(!normal_video_address[12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~53_sumout ),
	.cout(\Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \Add2~53 .extended_lut = "off";
defparam \Add2~53 .lut_mask = 64'h0000FFFF00005555;
defparam \Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y76_N35
dffeas \normal_video_address[12] (
	.clk(\slow_clock~q ),
	.d(\Add2~53_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(normal_video_address[12]),
	.prn(vcc));
// synopsys translate_off
defparam \normal_video_address[12] .is_wysiwyg = "true";
defparam \normal_video_address[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y76_N36
cyclonev_lcell_comb \Add2~1 (
// Equation(s):
// \Add2~1_sumout  = SUM(( normal_video_address[13] ) + ( GND ) + ( \Add2~54  ))
// \Add2~2  = CARRY(( normal_video_address[13] ) + ( GND ) + ( \Add2~54  ))

	.dataa(!normal_video_address[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~1_sumout ),
	.cout(\Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \Add2~1 .extended_lut = "off";
defparam \Add2~1 .lut_mask = 64'h0000FFFF00005555;
defparam \Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y76_N38
dffeas \normal_video_address[13] (
	.clk(\slow_clock~q ),
	.d(\Add2~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(normal_video_address[13]),
	.prn(vcc));
// synopsys translate_off
defparam \normal_video_address[13] .is_wysiwyg = "true";
defparam \normal_video_address[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y76_N39
cyclonev_lcell_comb \Add2~5 (
// Equation(s):
// \Add2~5_sumout  = SUM(( normal_video_address[14] ) + ( GND ) + ( \Add2~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!normal_video_address[14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add2~5 .extended_lut = "off";
defparam \Add2~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y76_N41
dffeas \normal_video_address[14] (
	.clk(\slow_clock~q ),
	.d(\Add2~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(normal_video_address[14]),
	.prn(vcc));
// synopsys translate_off
defparam \normal_video_address[14] .is_wysiwyg = "true";
defparam \normal_video_address[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N3
cyclonev_lcell_comb \vga_component|vgamem|ram_block_rtl_0|auto_generated|decode2|w_anode126w[2] (
// Equation(s):
// \vga_component|vgamem|ram_block_rtl_0|auto_generated|decode2|w_anode126w [2] = ( normal_video_address[13] & ( (!\state~q  & (clear_video_address[14] & !clear_video_address[13])) ) ) # ( !normal_video_address[13] & ( (!\state~q  & 
// (((clear_video_address[14] & !clear_video_address[13])))) # (\state~q  & (normal_video_address[14])) ) )

	.dataa(!\state~q ),
	.datab(!normal_video_address[14]),
	.datac(!clear_video_address[14]),
	.datad(!clear_video_address[13]),
	.datae(gnd),
	.dataf(!normal_video_address[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_component|vgamem|ram_block_rtl_0|auto_generated|decode2|w_anode126w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|decode2|w_anode126w[2] .extended_lut = "off";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|decode2|w_anode126w[2] .lut_mask = 64'h1B111B110A000A00;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|decode2|w_anode126w[2] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y77_N57
cyclonev_lcell_comb \vga_component|Add3~5 (
// Equation(s):
// \vga_component|Add3~5_sumout  = SUM(( \vga_component|v_count[9]~DUPLICATE_q  ) + ( \vga_component|Add3~3  ) + ( \vga_component|Add3~2  ))

	.dataa(!\vga_component|v_count[9]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_component|Add3~2 ),
	.sharein(\vga_component|Add3~3 ),
	.combout(),
	.sumout(\vga_component|Add3~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_component|Add3~5 .extended_lut = "off";
defparam \vga_component|Add3~5 .lut_mask = 64'h0000000000005555;
defparam \vga_component|Add3~5 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y77_N12
cyclonev_lcell_comb \vga_component|vgamem|ram_block_rtl_0|auto_generated|rden_decode_b|w_anode166w[2] (
// Equation(s):
// \vga_component|vgamem|ram_block_rtl_0|auto_generated|rden_decode_b|w_anode166w [2] = ( !\vga_component|Add3~1_sumout  & ( \vga_component|Add3~5_sumout  ) )

	.dataa(gnd),
	.datab(!\vga_component|Add3~5_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga_component|Add3~1_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_component|vgamem|ram_block_rtl_0|auto_generated|rden_decode_b|w_anode166w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|rden_decode_b|w_anode166w[2] .extended_lut = "off";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|rden_decode_b|w_anode166w[2] .lut_mask = 64'h3333000033330000;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|rden_decode_b|w_anode166w[2] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y76_N42
cyclonev_lcell_comb \normal_video_word[1]~0 (
// Equation(s):
// \normal_video_word[1]~0_combout  = !\SW[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\normal_video_word[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \normal_video_word[1]~0 .extended_lut = "off";
defparam \normal_video_word[1]~0 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \normal_video_word[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y76_N43
dffeas \normal_video_word[1] (
	.clk(\slow_clock~q ),
	.d(\normal_video_word[1]~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(normal_video_word[1]),
	.prn(vcc));
// synopsys translate_off
defparam \normal_video_word[1] .is_wysiwyg = "true";
defparam \normal_video_word[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y76_N48
cyclonev_lcell_comb \video_word[1]~0 (
// Equation(s):
// \video_word[1]~0_combout  = ( \state~q  & ( normal_video_word[1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\state~q ),
	.dataf(!normal_video_word[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\video_word[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \video_word[1]~0 .extended_lut = "off";
defparam \video_word[1]~0 .lut_mask = 64'h000000000000FFFF;
defparam \video_word[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N39
cyclonev_lcell_comb \video_address[0]~0 (
// Equation(s):
// \video_address[0]~0_combout  = ( normal_video_address[0] & ( (clear_video_address[0]) # (\state~q ) ) ) # ( !normal_video_address[0] & ( (!\state~q  & clear_video_address[0]) ) )

	.dataa(!\state~q ),
	.datab(gnd),
	.datac(!clear_video_address[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!normal_video_address[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\video_address[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \video_address[0]~0 .extended_lut = "off";
defparam \video_address[0]~0 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \video_address[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N57
cyclonev_lcell_comb \video_address[1]~1 (
// Equation(s):
// \video_address[1]~1_combout  = ( normal_video_address[1] & ( (clear_video_address[1]) # (\state~q ) ) ) # ( !normal_video_address[1] & ( (!\state~q  & clear_video_address[1]) ) )

	.dataa(!\state~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!clear_video_address[1]),
	.datae(gnd),
	.dataf(!normal_video_address[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\video_address[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \video_address[1]~1 .extended_lut = "off";
defparam \video_address[1]~1 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \video_address[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y76_N57
cyclonev_lcell_comb \video_address[2]~2 (
// Equation(s):
// \video_address[2]~2_combout  = ( normal_video_address[2] & ( (\clear_video_address[2]~DUPLICATE_q ) # (\state~q ) ) ) # ( !normal_video_address[2] & ( (!\state~q  & \clear_video_address[2]~DUPLICATE_q ) ) )

	.dataa(!\state~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clear_video_address[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!normal_video_address[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\video_address[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \video_address[2]~2 .extended_lut = "off";
defparam \video_address[2]~2 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \video_address[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N48
cyclonev_lcell_comb \video_address[3]~3 (
// Equation(s):
// \video_address[3]~3_combout  = (!\state~q  & (\clear_video_address[3]~DUPLICATE_q )) # (\state~q  & ((normal_video_address[3])))

	.dataa(!\state~q ),
	.datab(!\clear_video_address[3]~DUPLICATE_q ),
	.datac(!normal_video_address[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\video_address[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \video_address[3]~3 .extended_lut = "off";
defparam \video_address[3]~3 .lut_mask = 64'h2727272727272727;
defparam \video_address[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N48
cyclonev_lcell_comb \video_address[4]~4 (
// Equation(s):
// \video_address[4]~4_combout  = ( normal_video_address[4] & ( (clear_video_address[4]) # (\state~q ) ) ) # ( !normal_video_address[4] & ( (!\state~q  & clear_video_address[4]) ) )

	.dataa(!\state~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!clear_video_address[4]),
	.datae(gnd),
	.dataf(!normal_video_address[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\video_address[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \video_address[4]~4 .extended_lut = "off";
defparam \video_address[4]~4 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \video_address[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N51
cyclonev_lcell_comb \video_address[5]~5 (
// Equation(s):
// \video_address[5]~5_combout  = (!\state~q  & ((clear_video_address[5]))) # (\state~q  & (normal_video_address[5]))

	.dataa(!\state~q ),
	.datab(gnd),
	.datac(!normal_video_address[5]),
	.datad(!clear_video_address[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\video_address[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \video_address[5]~5 .extended_lut = "off";
defparam \video_address[5]~5 .lut_mask = 64'h05AF05AF05AF05AF;
defparam \video_address[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N54
cyclonev_lcell_comb \video_address[6]~6 (
// Equation(s):
// \video_address[6]~6_combout  = (!\state~q  & ((clear_video_address[6]))) # (\state~q  & (normal_video_address[6]))

	.dataa(!\state~q ),
	.datab(!normal_video_address[6]),
	.datac(gnd),
	.datad(!clear_video_address[6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\video_address[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \video_address[6]~6 .extended_lut = "off";
defparam \video_address[6]~6 .lut_mask = 64'h11BB11BB11BB11BB;
defparam \video_address[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N45
cyclonev_lcell_comb \video_address[7]~7 (
// Equation(s):
// \video_address[7]~7_combout  = ( normal_video_address[7] & ( (\state~q ) # (clear_video_address[7]) ) ) # ( !normal_video_address[7] & ( (clear_video_address[7] & !\state~q ) ) )

	.dataa(!clear_video_address[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\state~q ),
	.datae(gnd),
	.dataf(!normal_video_address[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\video_address[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \video_address[7]~7 .extended_lut = "off";
defparam \video_address[7]~7 .lut_mask = 64'h5500550055FF55FF;
defparam \video_address[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y76_N22
dffeas \clear_video_address[8]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clear_video_address[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clear_video_address[8]~DUPLICATE .is_wysiwyg = "true";
defparam \clear_video_address[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N30
cyclonev_lcell_comb \video_address[8]~8 (
// Equation(s):
// \video_address[8]~8_combout  = ( normal_video_address[8] & ( (\clear_video_address[8]~DUPLICATE_q ) # (\state~q ) ) ) # ( !normal_video_address[8] & ( (!\state~q  & \clear_video_address[8]~DUPLICATE_q ) ) )

	.dataa(!\state~q ),
	.datab(gnd),
	.datac(!\clear_video_address[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!normal_video_address[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\video_address[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \video_address[8]~8 .extended_lut = "off";
defparam \video_address[8]~8 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \video_address[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N27
cyclonev_lcell_comb \video_address[9]~9 (
// Equation(s):
// \video_address[9]~9_combout  = ( normal_video_address[9] & ( (clear_video_address[9]) # (\state~q ) ) ) # ( !normal_video_address[9] & ( (!\state~q  & clear_video_address[9]) ) )

	.dataa(!\state~q ),
	.datab(gnd),
	.datac(!clear_video_address[9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!normal_video_address[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\video_address[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \video_address[9]~9 .extended_lut = "off";
defparam \video_address[9]~9 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \video_address[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y76_N39
cyclonev_lcell_comb \video_address[10]~10 (
// Equation(s):
// \video_address[10]~10_combout  = (!\state~q  & ((\clear_video_address[10]~DUPLICATE_q ))) # (\state~q  & (normal_video_address[10]))

	.dataa(!\state~q ),
	.datab(!normal_video_address[10]),
	.datac(!\clear_video_address[10]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\video_address[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \video_address[10]~10 .extended_lut = "off";
defparam \video_address[10]~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \video_address[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y76_N45
cyclonev_lcell_comb \video_address[11]~11 (
// Equation(s):
// \video_address[11]~11_combout  = ( normal_video_address[11] & ( (clear_video_address[11]) # (\state~q ) ) ) # ( !normal_video_address[11] & ( (!\state~q  & clear_video_address[11]) ) )

	.dataa(!\state~q ),
	.datab(gnd),
	.datac(!clear_video_address[11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!normal_video_address[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\video_address[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \video_address[11]~11 .extended_lut = "off";
defparam \video_address[11]~11 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \video_address[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y79_N24
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y77_N0
cyclonev_ram_block \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\vga_component|vgamem|ram_block_rtl_0|auto_generated|decode2|w_anode126w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\vga_component|vgamem|ram_block_rtl_0|auto_generated|decode2|w_anode126w [2]),
	.ena1(\vga_component|vgamem|ram_block_rtl_0|auto_generated|rden_decode_b|w_anode166w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\video_word[1]~0_combout }),
	.portaaddr({\video_address[11]~11_combout ,\video_address[10]~10_combout ,\video_address[9]~9_combout ,\video_address[8]~8_combout ,\video_address[7]~7_combout ,\video_address[6]~6_combout ,\video_address[5]~5_combout ,\video_address[4]~4_combout ,\video_address[3]~3_combout ,
\video_address[2]~2_combout ,\video_address[1]~1_combout ,\video_address[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\vga_component|Add3~33_sumout ,\vga_component|Add3~29_sumout ,\vga_component|Add3~25_sumout ,\vga_component|Add3~21_sumout ,\vga_component|Add3~17_sumout ,\vga_component|Add3~13_sumout ,\vga_component|Add3~9_sumout ,\vga_component|h_count [6],\vga_component|h_count [5],
\vga_component|h_count [4],\vga_component|h_count [3],\vga_component|h_count [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7 .init_file = "vga_mem.mif";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_akl1:auto_generated|ALTSYNCRAM";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 2;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 1;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 19200;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 3;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 2;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 1;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 4095;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 19200;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 3;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X25_Y77_N26
dffeas \vga_component|vgamem|ram_block_rtl_0|auto_generated|address_reg_b[1] (
	.clk(\vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_component|Add3~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_component|vgamem|ram_block_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N36
cyclonev_lcell_comb \vga_component|vgamem|ram_block_rtl_0|auto_generated|decode2|w_anode105w[2] (
// Equation(s):
// \vga_component|vgamem|ram_block_rtl_0|auto_generated|decode2|w_anode105w [2] = ( normal_video_address[13] & ( (!\state~q  & (!clear_video_address[13] & !clear_video_address[14])) ) ) # ( !normal_video_address[13] & ( (!\state~q  & 
// (!clear_video_address[13] & ((!clear_video_address[14])))) # (\state~q  & (((!normal_video_address[14])))) ) )

	.dataa(!\state~q ),
	.datab(!clear_video_address[13]),
	.datac(!normal_video_address[14]),
	.datad(!clear_video_address[14]),
	.datae(gnd),
	.dataf(!normal_video_address[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_component|vgamem|ram_block_rtl_0|auto_generated|decode2|w_anode105w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|decode2|w_anode105w[2] .extended_lut = "off";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|decode2|w_anode105w[2] .lut_mask = 64'hD850D85088008800;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|decode2|w_anode105w[2] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y77_N3
cyclonev_lcell_comb \vga_component|vgamem|ram_block_rtl_0|auto_generated|rden_decode_b|w_anode143w[2] (
// Equation(s):
// \vga_component|vgamem|ram_block_rtl_0|auto_generated|rden_decode_b|w_anode143w [2] = ( !\vga_component|Add3~1_sumout  & ( !\vga_component|Add3~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_component|Add3~5_sumout ),
	.datad(gnd),
	.datae(!\vga_component|Add3~1_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_component|vgamem|ram_block_rtl_0|auto_generated|rden_decode_b|w_anode143w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|rden_decode_b|w_anode143w[2] .extended_lut = "off";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|rden_decode_b|w_anode143w[2] .lut_mask = 64'hF0F00000F0F00000;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|rden_decode_b|w_anode143w[2] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N51
cyclonev_lcell_comb \video_address[12]~12 (
// Equation(s):
// \video_address[12]~12_combout  = ( normal_video_address[12] & ( (clear_video_address[12]) # (\state~q ) ) ) # ( !normal_video_address[12] & ( (!\state~q  & clear_video_address[12]) ) )

	.dataa(!\state~q ),
	.datab(gnd),
	.datac(!clear_video_address[12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!normal_video_address[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\video_address[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \video_address[12]~12 .extended_lut = "off";
defparam \video_address[12]~12 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \video_address[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y73_N0
cyclonev_ram_block \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\vga_component|vgamem|ram_block_rtl_0|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\vga_component|vgamem|ram_block_rtl_0|auto_generated|decode2|w_anode105w [2]),
	.ena1(\vga_component|vgamem|ram_block_rtl_0|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\video_address[12]~12_combout ,\video_address[11]~11_combout ,\video_address[10]~10_combout ,\video_address[9]~9_combout ,\video_address[8]~8_combout ,\video_address[7]~7_combout ,\video_address[6]~6_combout ,\video_address[5]~5_combout ,
\video_address[4]~4_combout ,\video_address[3]~3_combout ,\video_address[2]~2_combout ,\video_address[1]~1_combout ,\video_address[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_component|Add3~37_sumout ,\vga_component|Add3~33_sumout ,\vga_component|Add3~29_sumout ,\vga_component|Add3~25_sumout ,\vga_component|Add3~21_sumout ,\vga_component|Add3~17_sumout ,\vga_component|Add3~13_sumout ,\vga_component|Add3~9_sumout ,
\vga_component|h_count [6],\vga_component|h_count [5],\vga_component|h_count [4],\vga_component|h_count [3],\vga_component|h_count [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .init_file = "vga_mem.mif";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_akl1:auto_generated|ALTSYNCRAM";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 19200;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 3;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 19200;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 3;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N21
cyclonev_lcell_comb \vga_component|vgamem|ram_block_rtl_0|auto_generated|decode2|w_anode118w[2] (
// Equation(s):
// \vga_component|vgamem|ram_block_rtl_0|auto_generated|decode2|w_anode118w [2] = ( \state~q  & ( normal_video_address[13] & ( !normal_video_address[14] ) ) ) # ( !\state~q  & ( normal_video_address[13] & ( (!clear_video_address[14] & 
// clear_video_address[13]) ) ) ) # ( !\state~q  & ( !normal_video_address[13] & ( (!clear_video_address[14] & clear_video_address[13]) ) ) )

	.dataa(!normal_video_address[14]),
	.datab(gnd),
	.datac(!clear_video_address[14]),
	.datad(!clear_video_address[13]),
	.datae(!\state~q ),
	.dataf(!normal_video_address[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_component|vgamem|ram_block_rtl_0|auto_generated|decode2|w_anode118w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|decode2|w_anode118w[2] .extended_lut = "off";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|decode2|w_anode118w[2] .lut_mask = 64'h00F0000000F0AAAA;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|decode2|w_anode118w[2] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y77_N18
cyclonev_lcell_comb \vga_component|vgamem|ram_block_rtl_0|auto_generated|rden_decode_b|w_anode157w[2] (
// Equation(s):
// \vga_component|vgamem|ram_block_rtl_0|auto_generated|rden_decode_b|w_anode157w [2] = ( \vga_component|Add3~1_sumout  & ( !\vga_component|Add3~5_sumout  ) )

	.dataa(gnd),
	.datab(!\vga_component|Add3~5_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga_component|Add3~1_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_component|vgamem|ram_block_rtl_0|auto_generated|rden_decode_b|w_anode157w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|rden_decode_b|w_anode157w[2] .extended_lut = "off";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|rden_decode_b|w_anode157w[2] .lut_mask = 64'h0000CCCC0000CCCC;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|rden_decode_b|w_anode157w[2] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y78_N0
cyclonev_ram_block \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\vga_component|vgamem|ram_block_rtl_0|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\vga_component|vgamem|ram_block_rtl_0|auto_generated|decode2|w_anode118w [2]),
	.ena1(\vga_component|vgamem|ram_block_rtl_0|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\video_address[12]~12_combout ,\video_address[11]~11_combout ,\video_address[10]~10_combout ,\video_address[9]~9_combout ,\video_address[8]~8_combout ,\video_address[7]~7_combout ,\video_address[6]~6_combout ,\video_address[5]~5_combout ,
\video_address[4]~4_combout ,\video_address[3]~3_combout ,\video_address[2]~2_combout ,\video_address[1]~1_combout ,\video_address[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_component|Add3~37_sumout ,\vga_component|Add3~33_sumout ,\vga_component|Add3~29_sumout ,\vga_component|Add3~25_sumout ,\vga_component|Add3~21_sumout ,\vga_component|Add3~17_sumout ,\vga_component|Add3~13_sumout ,\vga_component|Add3~9_sumout ,
\vga_component|h_count [6],\vga_component|h_count [5],\vga_component|h_count [4],\vga_component|h_count [3],\vga_component|h_count [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5 .init_file = "vga_mem.mif";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_akl1:auto_generated|ALTSYNCRAM";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 2;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 19200;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 3;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 2;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 19200;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 3;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N51
cyclonev_lcell_comb \vga_component|red[0]~0 (
// Equation(s):
// \vga_component|red[0]~0_combout  = ( \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5~portbdataout  & ( 
// (!\vga_component|vgamem|ram_block_rtl_0|auto_generated|address_reg_b [1]) # (\vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a8 ) ) ) ) # ( !\vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( 
// \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5~portbdataout  & ( (!\vga_component|vgamem|ram_block_rtl_0|auto_generated|address_reg_b [1] & (\vga_component|vgamem|ram_block_rtl_0|auto_generated|address_reg_b [0])) # 
// (\vga_component|vgamem|ram_block_rtl_0|auto_generated|address_reg_b [1] & ((\vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a8 ))) ) ) ) # ( \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( 
// !\vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5~portbdataout  & ( (!\vga_component|vgamem|ram_block_rtl_0|auto_generated|address_reg_b [1] & (!\vga_component|vgamem|ram_block_rtl_0|auto_generated|address_reg_b [0])) # 
// (\vga_component|vgamem|ram_block_rtl_0|auto_generated|address_reg_b [1] & ((\vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a8 ))) ) ) ) # ( !\vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( 
// !\vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5~portbdataout  & ( (\vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a8  & \vga_component|vgamem|ram_block_rtl_0|auto_generated|address_reg_b [1]) ) ) )

	.dataa(!\vga_component|vgamem|ram_block_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a8 ),
	.datac(!\vga_component|vgamem|ram_block_rtl_0|auto_generated|address_reg_b [1]),
	.datad(gnd),
	.datae(!\vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.dataf(!\vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_component|red[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_component|red[0]~0 .extended_lut = "off";
defparam \vga_component|red[0]~0 .lut_mask = 64'h0303A3A35353F3F3;
defparam \vga_component|red[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N42
cyclonev_lcell_comb \vga_component|red[0]~1 (
// Equation(s):
// \vga_component|red[0]~1_combout  = ( !\vga_component|synchronization~0_combout  & ( \vga_component|red[0]~0_combout  & ( (!\vga_component|v_count_d [9] & ((!\vga_component|h_count_d [9]) # ((!\vga_component|h_count_d [8] & !\vga_component|h_count_d 
// [7])))) ) ) )

	.dataa(!\vga_component|h_count_d [9]),
	.datab(!\vga_component|v_count_d [9]),
	.datac(!\vga_component|h_count_d [8]),
	.datad(!\vga_component|h_count_d [7]),
	.datae(!\vga_component|synchronization~0_combout ),
	.dataf(!\vga_component|red[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_component|red[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_component|red[0]~1 .extended_lut = "off";
defparam \vga_component|red[0]~1 .lut_mask = 64'h00000000C8880000;
defparam \vga_component|red[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y76_N0
cyclonev_ram_block \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\vga_component|vgamem|ram_block_rtl_0|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\vga_component|vgamem|ram_block_rtl_0|auto_generated|decode2|w_anode105w [2]),
	.ena1(\vga_component|vgamem|ram_block_rtl_0|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\video_word[1]~0_combout }),
	.portaaddr({\video_address[12]~12_combout ,\video_address[11]~11_combout ,\video_address[10]~10_combout ,\video_address[9]~9_combout ,\video_address[8]~8_combout ,\video_address[7]~7_combout ,\video_address[6]~6_combout ,\video_address[5]~5_combout ,
\video_address[4]~4_combout ,\video_address[3]~3_combout ,\video_address[2]~2_combout ,\video_address[1]~1_combout ,\video_address[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_component|Add3~37_sumout ,\vga_component|Add3~33_sumout ,\vga_component|Add3~29_sumout ,\vga_component|Add3~25_sumout ,\vga_component|Add3~21_sumout ,\vga_component|Add3~17_sumout ,\vga_component|Add3~13_sumout ,\vga_component|Add3~9_sumout ,
\vga_component|h_count [6],\vga_component|h_count [5],\vga_component|h_count [4],\vga_component|h_count [3],\vga_component|h_count [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .init_file = "vga_mem.mif";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_akl1:auto_generated|ALTSYNCRAM";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 19200;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 3;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 19200;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 3;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y75_N0
cyclonev_ram_block \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\vga_component|vgamem|ram_block_rtl_0|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\vga_component|vgamem|ram_block_rtl_0|auto_generated|decode2|w_anode118w [2]),
	.ena1(\vga_component|vgamem|ram_block_rtl_0|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\video_word[1]~0_combout }),
	.portaaddr({\video_address[12]~12_combout ,\video_address[11]~11_combout ,\video_address[10]~10_combout ,\video_address[9]~9_combout ,\video_address[8]~8_combout ,\video_address[7]~7_combout ,\video_address[6]~6_combout ,\video_address[5]~5_combout ,
\video_address[4]~4_combout ,\video_address[3]~3_combout ,\video_address[2]~2_combout ,\video_address[1]~1_combout ,\video_address[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_component|Add3~37_sumout ,\vga_component|Add3~33_sumout ,\vga_component|Add3~29_sumout ,\vga_component|Add3~25_sumout ,\vga_component|Add3~21_sumout ,\vga_component|Add3~17_sumout ,\vga_component|Add3~13_sumout ,\vga_component|Add3~9_sumout ,
\vga_component|h_count [6],\vga_component|h_count [5],\vga_component|h_count [4],\vga_component|h_count [3],\vga_component|h_count [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .init_file = "vga_mem.mif";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_akl1:auto_generated|ALTSYNCRAM";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 1;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 19200;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 3;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 1;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 19200;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 3;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N0
cyclonev_lcell_comb \vga_component|green[0]~0 (
// Equation(s):
// \vga_component|green[0]~0_combout  = ( \vga_component|vgamem|ram_block_rtl_0|auto_generated|address_reg_b [0] & ( \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7~portbdataout  & ( 
// (\vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4~portbdataout ) # (\vga_component|vgamem|ram_block_rtl_0|auto_generated|address_reg_b [1]) ) ) ) # ( !\vga_component|vgamem|ram_block_rtl_0|auto_generated|address_reg_b [0] & ( 
// \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7~portbdataout  & ( (\vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1~portbdataout ) # (\vga_component|vgamem|ram_block_rtl_0|auto_generated|address_reg_b [1]) ) ) ) # ( 
// \vga_component|vgamem|ram_block_rtl_0|auto_generated|address_reg_b [0] & ( !\vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7~portbdataout  & ( (!\vga_component|vgamem|ram_block_rtl_0|auto_generated|address_reg_b [1] & 
// \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4~portbdataout ) ) ) ) # ( !\vga_component|vgamem|ram_block_rtl_0|auto_generated|address_reg_b [0] & ( !\vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7~portbdataout  & ( 
// (!\vga_component|vgamem|ram_block_rtl_0|auto_generated|address_reg_b [1] & \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1~portbdataout ) ) ) )

	.dataa(gnd),
	.datab(!\vga_component|vgamem|ram_block_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datad(!\vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.datae(!\vga_component|vgamem|ram_block_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_component|green[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_component|green[0]~0 .extended_lut = "off";
defparam \vga_component|green[0]~0 .lut_mask = 64'h0C0C00CC3F3F33FF;
defparam \vga_component|green[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N39
cyclonev_lcell_comb \vga_component|green[0]~1 (
// Equation(s):
// \vga_component|green[0]~1_combout  = ( \vga_component|h_count_d [8] & ( !\vga_component|v_count_d [9] & ( (!\vga_component|h_count_d [9] & (!\vga_component|synchronization~0_combout  & \vga_component|green[0]~0_combout )) ) ) ) # ( 
// !\vga_component|h_count_d [8] & ( !\vga_component|v_count_d [9] & ( (!\vga_component|synchronization~0_combout  & (\vga_component|green[0]~0_combout  & ((!\vga_component|h_count_d [9]) # (!\vga_component|h_count_d [7])))) ) ) )

	.dataa(!\vga_component|h_count_d [9]),
	.datab(!\vga_component|h_count_d [7]),
	.datac(!\vga_component|synchronization~0_combout ),
	.datad(!\vga_component|green[0]~0_combout ),
	.datae(!\vga_component|h_count_d [8]),
	.dataf(!\vga_component|v_count_d [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_component|green[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_component|green[0]~1 .extended_lut = "off";
defparam \vga_component|green[0]~1 .lut_mask = 64'h00E000A000000000;
defparam \vga_component|green[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y76_N46
dffeas \normal_video_word[0] (
	.clk(\slow_clock~q ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(normal_video_word[0]),
	.prn(vcc));
// synopsys translate_off
defparam \normal_video_word[0] .is_wysiwyg = "true";
defparam \normal_video_word[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y76_N54
cyclonev_lcell_comb \video_word[0]~1 (
// Equation(s):
// \video_word[0]~1_combout  = ( normal_video_word[0] & ( \state~q  ) )

	.dataa(!\state~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!normal_video_word[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\video_word[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \video_word[0]~1 .extended_lut = "off";
defparam \video_word[0]~1 .lut_mask = 64'h0000000055555555;
defparam \video_word[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y74_N0
cyclonev_ram_block \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\vga_component|vgamem|ram_block_rtl_0|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\vga_component|vgamem|ram_block_rtl_0|auto_generated|decode2|w_anode105w [2]),
	.ena1(\vga_component|vgamem|ram_block_rtl_0|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\video_word[0]~1_combout }),
	.portaaddr({\video_address[12]~12_combout ,\video_address[11]~11_combout ,\video_address[10]~10_combout ,\video_address[9]~9_combout ,\video_address[8]~8_combout ,\video_address[7]~7_combout ,\video_address[6]~6_combout ,\video_address[5]~5_combout ,
\video_address[4]~4_combout ,\video_address[3]~3_combout ,\video_address[2]~2_combout ,\video_address[1]~1_combout ,\video_address[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_component|Add3~37_sumout ,\vga_component|Add3~33_sumout ,\vga_component|Add3~29_sumout ,\vga_component|Add3~25_sumout ,\vga_component|Add3~21_sumout ,\vga_component|Add3~17_sumout ,\vga_component|Add3~13_sumout ,\vga_component|Add3~9_sumout ,
\vga_component|h_count [6],\vga_component|h_count [5],\vga_component|h_count [4],\vga_component|h_count [3],\vga_component|h_count [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .init_file = "vga_mem.mif";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_akl1:auto_generated|ALTSYNCRAM";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 19200;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 3;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 19200;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 3;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y79_N0
cyclonev_ram_block \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\vga_component|vgamem|ram_block_rtl_0|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\vga_component|vgamem|ram_block_rtl_0|auto_generated|decode2|w_anode118w [2]),
	.ena1(\vga_component|vgamem|ram_block_rtl_0|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\video_word[0]~1_combout }),
	.portaaddr({\video_address[12]~12_combout ,\video_address[11]~11_combout ,\video_address[10]~10_combout ,\video_address[9]~9_combout ,\video_address[8]~8_combout ,\video_address[7]~7_combout ,\video_address[6]~6_combout ,\video_address[5]~5_combout ,
\video_address[4]~4_combout ,\video_address[3]~3_combout ,\video_address[2]~2_combout ,\video_address[1]~1_combout ,\video_address[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_component|Add3~37_sumout ,\vga_component|Add3~33_sumout ,\vga_component|Add3~29_sumout ,\vga_component|Add3~25_sumout ,\vga_component|Add3~21_sumout ,\vga_component|Add3~17_sumout ,\vga_component|Add3~13_sumout ,\vga_component|Add3~9_sumout ,
\vga_component|h_count [6],\vga_component|h_count [5],\vga_component|h_count [4],\vga_component|h_count [3],\vga_component|h_count [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .init_file = "vga_mem.mif";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_akl1:auto_generated|ALTSYNCRAM";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 19200;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 3;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 19200;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 3;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y80_N0
cyclonev_ram_block \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\vga_component|vgamem|ram_block_rtl_0|auto_generated|decode2|w_anode126w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\vga_component|vgamem|ram_block_rtl_0|auto_generated|decode2|w_anode126w [2]),
	.ena1(\vga_component|vgamem|ram_block_rtl_0|auto_generated|rden_decode_b|w_anode166w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,\video_word[0]~1_combout }),
	.portaaddr({\video_address[11]~11_combout ,\video_address[10]~10_combout ,\video_address[9]~9_combout ,\video_address[8]~8_combout ,\video_address[7]~7_combout ,\video_address[6]~6_combout ,\video_address[5]~5_combout ,\video_address[4]~4_combout ,\video_address[3]~3_combout ,
\video_address[2]~2_combout ,\video_address[1]~1_combout ,\video_address[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\vga_component|Add3~33_sumout ,\vga_component|Add3~29_sumout ,\vga_component|Add3~25_sumout ,\vga_component|Add3~21_sumout ,\vga_component|Add3~17_sumout ,\vga_component|Add3~13_sumout ,\vga_component|Add3~9_sumout ,\vga_component|h_count [6],\vga_component|h_count [5],
\vga_component|h_count [4],\vga_component|h_count [3],\vga_component|h_count [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6 .init_file = "vga_mem.mif";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_akl1:auto_generated|ALTSYNCRAM";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 19200;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 3;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 0;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 4095;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 19200;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 3;
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N33
cyclonev_lcell_comb \vga_component|blue[0]~0 (
// Equation(s):
// \vga_component|blue[0]~0_combout  = ( \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6~portbdataout  & ( 
// ((\vga_component|vgamem|ram_block_rtl_0|auto_generated|address_reg_b [0]) # (\vga_component|vgamem|ram_block_rtl_0|auto_generated|address_reg_b [1])) # (\vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0~portbdataout ) ) ) ) # ( 
// !\vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6~portbdataout  & ( ((\vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0~portbdataout  & 
// !\vga_component|vgamem|ram_block_rtl_0|auto_generated|address_reg_b [0])) # (\vga_component|vgamem|ram_block_rtl_0|auto_generated|address_reg_b [1]) ) ) ) # ( \vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( 
// !\vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6~portbdataout  & ( (!\vga_component|vgamem|ram_block_rtl_0|auto_generated|address_reg_b [1] & ((\vga_component|vgamem|ram_block_rtl_0|auto_generated|address_reg_b [0]) # 
// (\vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0~portbdataout ))) ) ) ) # ( !\vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( 
// !\vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6~portbdataout  & ( (\vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0~portbdataout  & (!\vga_component|vgamem|ram_block_rtl_0|auto_generated|address_reg_b [1] & 
// !\vga_component|vgamem|ram_block_rtl_0|auto_generated|address_reg_b [0])) ) ) )

	.dataa(!\vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datab(gnd),
	.datac(!\vga_component|vgamem|ram_block_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\vga_component|vgamem|ram_block_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.dataf(!\vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_component|blue[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_component|blue[0]~0 .extended_lut = "off";
defparam \vga_component|blue[0]~0 .lut_mask = 64'h500050F05F0F5FFF;
defparam \vga_component|blue[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N27
cyclonev_lcell_comb \vga_component|blue[0]~1 (
// Equation(s):
// \vga_component|blue[0]~1_combout  = ( \vga_component|h_count_d [8] & ( !\vga_component|v_count_d [9] & ( (!\vga_component|h_count_d [9] & (!\vga_component|synchronization~0_combout  & \vga_component|blue[0]~0_combout )) ) ) ) # ( !\vga_component|h_count_d 
// [8] & ( !\vga_component|v_count_d [9] & ( (!\vga_component|synchronization~0_combout  & (\vga_component|blue[0]~0_combout  & ((!\vga_component|h_count_d [9]) # (!\vga_component|h_count_d [7])))) ) ) )

	.dataa(!\vga_component|h_count_d [9]),
	.datab(!\vga_component|h_count_d [7]),
	.datac(!\vga_component|synchronization~0_combout ),
	.datad(!\vga_component|blue[0]~0_combout ),
	.datae(!\vga_component|h_count_d [8]),
	.dataf(!\vga_component|v_count_d [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_component|blue[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_component|blue[0]~1 .extended_lut = "off";
defparam \vga_component|blue[0]~1 .lut_mask = 64'h00E000A000000000;
defparam \vga_component|blue[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N51
cyclonev_lcell_comb \vga_component|h_count_d[2]~feeder (
// Equation(s):
// \vga_component|h_count_d[2]~feeder_combout  = \vga_component|h_count [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_component|h_count [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_component|h_count_d[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_component|h_count_d[2]~feeder .extended_lut = "off";
defparam \vga_component|h_count_d[2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \vga_component|h_count_d[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y77_N53
dffeas \vga_component|h_count_d[2] (
	.clk(\vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_component|h_count_d[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_component|h_count_d [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_component|h_count_d[2] .is_wysiwyg = "true";
defparam \vga_component|h_count_d[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N15
cyclonev_lcell_comb \vga_component|synchronization~2 (
// Equation(s):
// \vga_component|synchronization~2_combout  = ( \vga_component|h_count_d [7] & ( \vga_component|h_count_d [9] & ( \vga_component|h_count_d [8] ) ) ) # ( !\vga_component|h_count_d [7] & ( \vga_component|h_count_d [9] ) ) # ( \vga_component|h_count_d [7] & ( 
// !\vga_component|h_count_d [9] ) ) # ( !\vga_component|h_count_d [7] & ( !\vga_component|h_count_d [9] ) )

	.dataa(!\vga_component|h_count_d [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga_component|h_count_d [7]),
	.dataf(!\vga_component|h_count_d [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_component|synchronization~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_component|synchronization~2 .extended_lut = "off";
defparam \vga_component|synchronization~2 .lut_mask = 64'hFFFFFFFFFFFF5555;
defparam \vga_component|synchronization~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N48
cyclonev_lcell_comb \vga_component|h_count_d[4]~feeder (
// Equation(s):
// \vga_component|h_count_d[4]~feeder_combout  = \vga_component|h_count [4]

	.dataa(gnd),
	.datab(!\vga_component|h_count [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_component|h_count_d[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_component|h_count_d[4]~feeder .extended_lut = "off";
defparam \vga_component|h_count_d[4]~feeder .lut_mask = 64'h3333333333333333;
defparam \vga_component|h_count_d[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y77_N50
dffeas \vga_component|h_count_d[4] (
	.clk(\vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_component|h_count_d[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_component|h_count_d [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_component|h_count_d[4] .is_wysiwyg = "true";
defparam \vga_component|h_count_d[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y77_N41
dffeas \vga_component|h_count_d[3] (
	.clk(\vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_component|h_count [3]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_component|h_count_d [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_component|h_count_d[3] .is_wysiwyg = "true";
defparam \vga_component|h_count_d[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y77_N43
dffeas \vga_component|h_count_d[5] (
	.clk(\vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_component|h_count[5]~DUPLICATE_q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_component|h_count_d [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_component|h_count_d[5] .is_wysiwyg = "true";
defparam \vga_component|h_count_d[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y77_N35
dffeas \vga_component|h_count_d[6] (
	.clk(\vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_component|h_count [6]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_component|h_count_d [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_component|h_count_d[6] .is_wysiwyg = "true";
defparam \vga_component|h_count_d[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y77_N38
dffeas \vga_component|h_count_d[0] (
	.clk(\vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_component|h_count [0]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_component|h_count_d [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_component|h_count_d[0] .is_wysiwyg = "true";
defparam \vga_component|h_count_d[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y77_N7
dffeas \vga_component|h_count_d[1] (
	.clk(\vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_component|h_count [1]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_component|h_count_d [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_component|h_count_d[1] .is_wysiwyg = "true";
defparam \vga_component|h_count_d[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N36
cyclonev_lcell_comb \vga_component|synchronization~1 (
// Equation(s):
// \vga_component|synchronization~1_combout  = ( \vga_component|h_count_d [0] & ( \vga_component|h_count_d [1] & ( !\vga_component|h_count_d [4] ) ) ) # ( !\vga_component|h_count_d [0] & ( \vga_component|h_count_d [1] & ( (!\vga_component|h_count_d [4]) # 
// ((!\vga_component|h_count_d [2] & !\vga_component|h_count_d [3])) ) ) ) # ( \vga_component|h_count_d [0] & ( !\vga_component|h_count_d [1] & ( (!\vga_component|h_count_d [4]) # ((!\vga_component|h_count_d [2] & !\vga_component|h_count_d [3])) ) ) ) # ( 
// !\vga_component|h_count_d [0] & ( !\vga_component|h_count_d [1] & ( (!\vga_component|h_count_d [4]) # ((!\vga_component|h_count_d [2] & !\vga_component|h_count_d [3])) ) ) )

	.dataa(!\vga_component|h_count_d [4]),
	.datab(gnd),
	.datac(!\vga_component|h_count_d [2]),
	.datad(!\vga_component|h_count_d [3]),
	.datae(!\vga_component|h_count_d [0]),
	.dataf(!\vga_component|h_count_d [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_component|synchronization~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_component|synchronization~1 .extended_lut = "off";
defparam \vga_component|synchronization~1 .lut_mask = 64'hFAAAFAAAFAAAAAAA;
defparam \vga_component|synchronization~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N42
cyclonev_lcell_comb \vga_component|synchronization~5 (
// Equation(s):
// \vga_component|synchronization~5_combout  = ( !\vga_component|h_count_d [5] & ( (((\vga_component|synchronization~1_combout  & ((!\vga_component|h_count_d [6])))) # (\vga_component|synchronization~2_combout )) ) ) # ( \vga_component|h_count_d [5] & ( 
// ((\vga_component|h_count_d [4] & (\vga_component|h_count_d [6] & ((\vga_component|h_count_d [3]) # (\vga_component|h_count_d [2]))))) # (\vga_component|synchronization~2_combout ) ) )

	.dataa(!\vga_component|h_count_d [2]),
	.datab(!\vga_component|synchronization~2_combout ),
	.datac(!\vga_component|h_count_d [4]),
	.datad(!\vga_component|h_count_d [3]),
	.datae(!\vga_component|h_count_d [5]),
	.dataf(!\vga_component|h_count_d [6]),
	.datag(!\vga_component|synchronization~1_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_component|synchronization~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_component|synchronization~5 .extended_lut = "on";
defparam \vga_component|synchronization~5 .lut_mask = 64'h3F3F33333333373F;
defparam \vga_component|synchronization~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y77_N20
dffeas \vga_component|v_count_d[3] (
	.clk(\vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_component|v_count [3]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_component|v_count_d [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_component|v_count_d[3] .is_wysiwyg = "true";
defparam \vga_component|v_count_d[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N21
cyclonev_lcell_comb \vga_component|v_count_d[4]~feeder (
// Equation(s):
// \vga_component|v_count_d[4]~feeder_combout  = ( \vga_component|v_count [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_component|v_count [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_component|v_count_d[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_component|v_count_d[4]~feeder .extended_lut = "off";
defparam \vga_component|v_count_d[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga_component|v_count_d[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y77_N22
dffeas \vga_component|v_count_d[4] (
	.clk(\vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_component|v_count_d[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_component|v_count_d [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_component|v_count_d[4] .is_wysiwyg = "true";
defparam \vga_component|v_count_d[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y77_N17
dffeas \vga_component|v_count_d[2] (
	.clk(\vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_component|v_count [2]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_component|v_count_d [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_component|v_count_d[2] .is_wysiwyg = "true";
defparam \vga_component|v_count_d[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y77_N13
dffeas \vga_component|v_count_d[9]~DUPLICATE (
	.clk(\vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_component|v_count[9]~DUPLICATE_q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_component|v_count_d[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_component|v_count_d[9]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_component|v_count_d[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N15
cyclonev_lcell_comb \vga_component|synchronization~3 (
// Equation(s):
// \vga_component|synchronization~3_combout  = ( !\vga_component|v_count_d[9]~DUPLICATE_q  & ( (\vga_component|v_count_d [3] & (!\vga_component|v_count_d [4] & \vga_component|v_count_d [2])) ) )

	.dataa(!\vga_component|v_count_d [3]),
	.datab(gnd),
	.datac(!\vga_component|v_count_d [4]),
	.datad(!\vga_component|v_count_d [2]),
	.datae(gnd),
	.dataf(!\vga_component|v_count_d[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_component|synchronization~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_component|synchronization~3 .extended_lut = "off";
defparam \vga_component|synchronization~3 .lut_mask = 64'h0050005000000000;
defparam \vga_component|synchronization~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y77_N14
dffeas \vga_component|v_count_d[1] (
	.clk(\vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_component|v_count [1]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_component|v_count_d [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_component|v_count_d[1] .is_wysiwyg = "true";
defparam \vga_component|v_count_d[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y77_N11
dffeas \vga_component|v_count_d[0] (
	.clk(\vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_component|v_count [0]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_component|v_count_d [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_component|v_count_d[0] .is_wysiwyg = "true";
defparam \vga_component|v_count_d[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N12
cyclonev_lcell_comb \vga_component|synchronization~4 (
// Equation(s):
// \vga_component|synchronization~4_combout  = ( \vga_component|v_count_d [0] & ( (!\vga_component|synchronization~3_combout ) # ((!\vga_component|synchronization~0_combout ) # (\vga_component|v_count_d [1])) ) ) # ( !\vga_component|v_count_d [0] & ( 
// (!\vga_component|synchronization~3_combout ) # ((!\vga_component|synchronization~0_combout ) # (!\vga_component|v_count_d [1])) ) )

	.dataa(gnd),
	.datab(!\vga_component|synchronization~3_combout ),
	.datac(!\vga_component|synchronization~0_combout ),
	.datad(!\vga_component|v_count_d [1]),
	.datae(gnd),
	.dataf(!\vga_component|v_count_d [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_component|synchronization~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_component|synchronization~4 .extended_lut = "off";
defparam \vga_component|synchronization~4 .lut_mask = 64'hFFFCFFFCFCFFFCFF;
defparam \vga_component|synchronization~4 .shared_arith = "off";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
