<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>SIISelLowering.cpp source code [llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AMDGPU</a>/<a href='SIISelLowering.cpp.html'>SIISelLowering.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- SIISelLowering.cpp - SI DAG Lowering Implementation ---------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>/// \file</i></td></tr>
<tr><th id="10">10</th><td><i>/// Custom DAG lowering for SI</i></td></tr>
<tr><th id="11">11</th><td><i>//</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#<span data-ppcond="14">if</span> defined(<span class="macro" data-ref="_M/_MSC_VER">_MSC_VER</span>) || defined(<span class="macro" data-ref="_M/__MINGW32__">__MINGW32__</span>)</u></td></tr>
<tr><th id="15">15</th><td><i>// Provide M_PI.</i></td></tr>
<tr><th id="16">16</th><td><u>#define _USE_MATH_DEFINES</u></td></tr>
<tr><th id="17">17</th><td><u>#<span data-ppcond="14">endif</span></u></td></tr>
<tr><th id="18">18</th><td></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="SIISelLowering.h.html">"SIISelLowering.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="AMDGPU.h.html">"AMDGPU.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="AMDGPUSubtarget.h.html">"AMDGPUSubtarget.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="AMDGPUTargetMachine.h.html">"AMDGPUTargetMachine.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="SIDefines.h.html">"SIDefines.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="SIInstrInfo.h.html">"SIInstrInfo.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="SIMachineFunctionInfo.h.html">"SIMachineFunctionInfo.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="SIRegisterInfo.h.html">"SIRegisterInfo.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="MCTargetDesc/AMDGPUMCTargetDesc.h.html">"MCTargetDesc/AMDGPUMCTargetDesc.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="Utils/AMDGPUBaseInfo.h.html">"Utils/AMDGPUBaseInfo.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/ADT/APFloat.h.html">"llvm/ADT/APFloat.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/ADT/APInt.h.html">"llvm/ADT/APInt.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../include/llvm/ADT/ArrayRef.h.html">"llvm/ADT/ArrayRef.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../include/llvm/ADT/BitVector.h.html">"llvm/ADT/BitVector.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../include/llvm/ADT/Statistic.h.html">"llvm/ADT/Statistic.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../../include/llvm/ADT/StringRef.h.html">"llvm/ADT/StringRef.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../../include/llvm/ADT/StringSwitch.h.html">"llvm/ADT/StringSwitch.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../../include/llvm/ADT/Twine.h.html">"llvm/ADT/Twine.h"</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../../include/llvm/CodeGen/Analysis.h.html">"llvm/CodeGen/Analysis.h"</a></u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../../../include/llvm/CodeGen/CallingConvLower.h.html">"llvm/CodeGen/CallingConvLower.h"</a></u></td></tr>
<tr><th id="40">40</th><td><u>#include <a href="../../../include/llvm/CodeGen/DAGCombine.h.html">"llvm/CodeGen/DAGCombine.h"</a></u></td></tr>
<tr><th id="41">41</th><td><u>#include <a href="../../../include/llvm/CodeGen/ISDOpcodes.h.html">"llvm/CodeGen/ISDOpcodes.h"</a></u></td></tr>
<tr><th id="42">42</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="43">43</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html">"llvm/CodeGen/MachineFrameInfo.h"</a></u></td></tr>
<tr><th id="44">44</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="45">45</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="46">46</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="47">47</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineMemOperand.h.html">"llvm/CodeGen/MachineMemOperand.h"</a></u></td></tr>
<tr><th id="48">48</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineModuleInfo.h.html">"llvm/CodeGen/MachineModuleInfo.h"</a></u></td></tr>
<tr><th id="49">49</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="50">50</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="51">51</th><td><u>#include <a href="../../../include/llvm/CodeGen/SelectionDAG.h.html">"llvm/CodeGen/SelectionDAG.h"</a></u></td></tr>
<tr><th id="52">52</th><td><u>#include <a href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html">"llvm/CodeGen/SelectionDAGNodes.h"</a></u></td></tr>
<tr><th id="53">53</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetCallingConv.h.html">"llvm/CodeGen/TargetCallingConv.h"</a></u></td></tr>
<tr><th id="54">54</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="55">55</th><td><u>#include <a href="../../../include/llvm/CodeGen/ValueTypes.h.html">"llvm/CodeGen/ValueTypes.h"</a></u></td></tr>
<tr><th id="56">56</th><td><u>#include <a href="../../../include/llvm/IR/Constants.h.html">"llvm/IR/Constants.h"</a></u></td></tr>
<tr><th id="57">57</th><td><u>#include <a href="../../../include/llvm/IR/DataLayout.h.html">"llvm/IR/DataLayout.h"</a></u></td></tr>
<tr><th id="58">58</th><td><u>#include <a href="../../../include/llvm/IR/DebugLoc.h.html">"llvm/IR/DebugLoc.h"</a></u></td></tr>
<tr><th id="59">59</th><td><u>#include <a href="../../../include/llvm/IR/DerivedTypes.h.html">"llvm/IR/DerivedTypes.h"</a></u></td></tr>
<tr><th id="60">60</th><td><u>#include <a href="../../../include/llvm/IR/DiagnosticInfo.h.html">"llvm/IR/DiagnosticInfo.h"</a></u></td></tr>
<tr><th id="61">61</th><td><u>#include <a href="../../../include/llvm/IR/Function.h.html">"llvm/IR/Function.h"</a></u></td></tr>
<tr><th id="62">62</th><td><u>#include <a href="../../../include/llvm/IR/GlobalValue.h.html">"llvm/IR/GlobalValue.h"</a></u></td></tr>
<tr><th id="63">63</th><td><u>#include <a href="../../../include/llvm/IR/InstrTypes.h.html">"llvm/IR/InstrTypes.h"</a></u></td></tr>
<tr><th id="64">64</th><td><u>#include <a href="../../../include/llvm/IR/Instruction.h.html">"llvm/IR/Instruction.h"</a></u></td></tr>
<tr><th id="65">65</th><td><u>#include <a href="../../../include/llvm/IR/Instructions.h.html">"llvm/IR/Instructions.h"</a></u></td></tr>
<tr><th id="66">66</th><td><u>#include <a href="../../../include/llvm/IR/IntrinsicInst.h.html">"llvm/IR/IntrinsicInst.h"</a></u></td></tr>
<tr><th id="67">67</th><td><u>#include <a href="../../../include/llvm/IR/Type.h.html">"llvm/IR/Type.h"</a></u></td></tr>
<tr><th id="68">68</th><td><u>#include <a href="../../../include/llvm/Support/Casting.h.html">"llvm/Support/Casting.h"</a></u></td></tr>
<tr><th id="69">69</th><td><u>#include <a href="../../../include/llvm/Support/CodeGen.h.html">"llvm/Support/CodeGen.h"</a></u></td></tr>
<tr><th id="70">70</th><td><u>#include <a href="../../../include/llvm/Support/CommandLine.h.html">"llvm/Support/CommandLine.h"</a></u></td></tr>
<tr><th id="71">71</th><td><u>#include <a href="../../../include/llvm/Support/Compiler.h.html">"llvm/Support/Compiler.h"</a></u></td></tr>
<tr><th id="72">72</th><td><u>#include <a href="../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="73">73</th><td><u>#include <a href="../../../include/llvm/Support/KnownBits.h.html">"llvm/Support/KnownBits.h"</a></u></td></tr>
<tr><th id="74">74</th><td><u>#include <a href="../../../include/llvm/Support/MachineValueType.h.html">"llvm/Support/MachineValueType.h"</a></u></td></tr>
<tr><th id="75">75</th><td><u>#include <a href="../../../include/llvm/Support/MathExtras.h.html">"llvm/Support/MathExtras.h"</a></u></td></tr>
<tr><th id="76">76</th><td><u>#include <a href="../../../include/llvm/Target/TargetOptions.h.html">"llvm/Target/TargetOptions.h"</a></u></td></tr>
<tr><th id="77">77</th><td><u>#include <a href="../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="78">78</th><td><u>#include <a href="../../../../../include/c++/7/cmath.html">&lt;cmath&gt;</a></u></td></tr>
<tr><th id="79">79</th><td><u>#include <a href="../../../../../include/c++/7/cstdint.html">&lt;cstdint&gt;</a></u></td></tr>
<tr><th id="80">80</th><td><u>#include <a href="../../../../../include/c++/7/iterator.html">&lt;iterator&gt;</a></u></td></tr>
<tr><th id="81">81</th><td><u>#include <a href="../../../../../include/c++/7/tuple.html">&lt;tuple&gt;</a></u></td></tr>
<tr><th id="82">82</th><td><u>#include <a href="../../../../../include/c++/7/utility.html">&lt;utility&gt;</a></u></td></tr>
<tr><th id="83">83</th><td><u>#include <a href="../../../../../include/c++/7/vector.html">&lt;vector&gt;</a></u></td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "si-lower"</u></td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumTailCalls = {&quot;si-lower&quot;, &quot;NumTailCalls&quot;, &quot;Number of tail calls&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumTailCalls" title='NumTailCalls' data-ref="NumTailCalls">NumTailCalls</dfn>, <q>"Number of tail calls"</q>);</td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="EnableVGPRIndexMode" title='EnableVGPRIndexMode' data-type='cl::opt&lt;bool&gt;' data-ref="EnableVGPRIndexMode">EnableVGPRIndexMode</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a></td></tr>
<tr><th id="92">92</th><td>  <q>"amdgpu-vgpr-index-mode"</q>,</td></tr>
<tr><th id="93">93</th><td>  <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Use GPR indexing mode instead of movrel for vector indexing"</q>),</td></tr>
<tr><th id="94">94</th><td>  <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>false</b>));</td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="DisableLoopAlignment" title='DisableLoopAlignment' data-type='cl::opt&lt;bool&gt;' data-ref="DisableLoopAlignment">DisableLoopAlignment</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a></td></tr>
<tr><th id="97">97</th><td>  <q>"amdgpu-disable-loop-alignment"</q>,</td></tr>
<tr><th id="98">98</th><td>  <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Do not align and prefetch loops"</q>),</td></tr>
<tr><th id="99">99</th><td>  <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>false</b>));</td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL17findFirstFreeSGPRRN4llvm7CCStateE" title='findFirstFreeSGPR' data-type='unsigned int findFirstFreeSGPR(llvm::CCState &amp; CCInfo)' data-ref="_ZL17findFirstFreeSGPRRN4llvm7CCStateE">findFirstFreeSGPR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCState" title='llvm::CCState' data-ref="llvm::CCState">CCState</a> &amp;<dfn class="local col1 decl" id="1CCInfo" title='CCInfo' data-type='llvm::CCState &amp;' data-ref="1CCInfo">CCInfo</dfn>) {</td></tr>
<tr><th id="102">102</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="2NumSGPRs" title='NumSGPRs' data-type='unsigned int' data-ref="2NumSGPRs">NumSGPRs</dfn> = AMDGPU::<span class='error' title="no member named &apos;SGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR_32RegClass</span>.getNumRegs();</td></tr>
<tr><th id="103">103</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="3Reg" title='Reg' data-type='unsigned int' data-ref="3Reg">Reg</dfn> = <var>0</var>; Reg &lt; NumSGPRs; ++<a class="local col3 ref" href="#3Reg" title='Reg' data-ref="3Reg">Reg</a>) {</td></tr>
<tr><th id="104">104</th><td>    <b>if</b> (!CCInfo.isAllocated(AMDGPU::<span class='error' title="no member named &apos;SGPR0&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR0</span> + Reg)) {</td></tr>
<tr><th id="105">105</th><td>      <b>return</b> AMDGPU::<span class='error' title="no member named &apos;SGPR0&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR0</span> + Reg;</td></tr>
<tr><th id="106">106</th><td>    }</td></tr>
<tr><th id="107">107</th><td>  }</td></tr>
<tr><th id="108">108</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Cannot allocate sgpr&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIISelLowering.cpp&quot;, 108)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Cannot allocate sgpr"</q>);</td></tr>
<tr><th id="109">109</th><td>}</td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td><a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZN4llvm16SITargetLoweringC1ERKNS_13TargetMachineERKNS_12GCNSubtargetE" title='llvm::SITargetLowering::SITargetLowering' data-ref="_ZN4llvm16SITargetLoweringC1ERKNS_13TargetMachineERKNS_12GCNSubtargetE">SITargetLowering</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::TargetMachine" title='llvm::TargetMachine' data-ref="llvm::TargetMachine">TargetMachine</a> &amp;<dfn class="local col4 decl" id="4TM" title='TM' data-type='const llvm::TargetMachine &amp;' data-ref="4TM">TM</dfn>,</td></tr>
<tr><th id="112">112</th><td>                                   <em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col5 decl" id="5STI" title='STI' data-type='const llvm::GCNSubtarget &amp;' data-ref="5STI">STI</dfn>)</td></tr>
<tr><th id="113">113</th><td>    : <span class='error' title="no matching constructor for initialization of &apos;llvm::AMDGPUTargetLowering&apos;">AMDGPUTargetLowering</span>(TM, STI),</td></tr>
<tr><th id="114">114</th><td>      <a class="member" href="SIISelLowering.h.html#llvm::SITargetLowering::Subtarget" title='llvm::SITargetLowering::Subtarget' data-ref="llvm::SITargetLowering::Subtarget">Subtarget</a>(&amp;<a class="local col5 ref" href="#5STI" title='STI' data-ref="5STI">STI</a>) {</td></tr>
<tr><th id="115">115</th><td>  addRegisterClass(MVT::i1, &amp;AMDGPU::<span class='error' title="no member named &apos;VReg_1RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VReg_1RegClass</span>);</td></tr>
<tr><th id="116">116</th><td>  addRegisterClass(MVT::i64, &amp;AMDGPU::<span class='error' title="no member named &apos;SReg_64RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_64RegClass</span>);</td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td>  addRegisterClass(MVT::i32, &amp;AMDGPU::<span class='error' title="no member named &apos;SReg_32_XM0RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_32_XM0RegClass</span>);</td></tr>
<tr><th id="119">119</th><td>  addRegisterClass(MVT::f32, &amp;AMDGPU::<span class='error' title="no member named &apos;VGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR_32RegClass</span>);</td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td>  addRegisterClass(MVT::f64, &amp;AMDGPU::<span class='error' title="no member named &apos;VReg_64RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VReg_64RegClass</span>);</td></tr>
<tr><th id="122">122</th><td>  addRegisterClass(MVT::v2i32, &amp;AMDGPU::<span class='error' title="no member named &apos;SReg_64RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_64RegClass</span>);</td></tr>
<tr><th id="123">123</th><td>  addRegisterClass(MVT::v2f32, &amp;AMDGPU::<span class='error' title="no member named &apos;VReg_64RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VReg_64RegClass</span>);</td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td>  addRegisterClass(MVT::v3i32, &amp;AMDGPU::<span class='error' title="no member named &apos;SGPR_96RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR_96RegClass</span>);</td></tr>
<tr><th id="126">126</th><td>  addRegisterClass(MVT::v3f32, &amp;AMDGPU::<span class='error' title="no member named &apos;VReg_96RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VReg_96RegClass</span>);</td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td>  addRegisterClass(MVT::v2i64, &amp;AMDGPU::<span class='error' title="no member named &apos;SReg_128RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_128RegClass</span>);</td></tr>
<tr><th id="129">129</th><td>  addRegisterClass(MVT::v2f64, &amp;AMDGPU::<span class='error' title="no member named &apos;SReg_128RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_128RegClass</span>);</td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td>  addRegisterClass(MVT::v4i32, &amp;AMDGPU::<span class='error' title="no member named &apos;SReg_128RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_128RegClass</span>);</td></tr>
<tr><th id="132">132</th><td>  addRegisterClass(MVT::v4f32, &amp;AMDGPU::<span class='error' title="no member named &apos;VReg_128RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VReg_128RegClass</span>);</td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td>  addRegisterClass(MVT::v5i32, &amp;AMDGPU::<span class='error' title="no member named &apos;SGPR_160RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR_160RegClass</span>);</td></tr>
<tr><th id="135">135</th><td>  addRegisterClass(MVT::v5f32, &amp;AMDGPU::<span class='error' title="no member named &apos;VReg_160RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VReg_160RegClass</span>);</td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td>  addRegisterClass(MVT::v8i32, &amp;AMDGPU::<span class='error' title="no member named &apos;SReg_256RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_256RegClass</span>);</td></tr>
<tr><th id="138">138</th><td>  addRegisterClass(MVT::v8f32, &amp;AMDGPU::<span class='error' title="no member named &apos;VReg_256RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VReg_256RegClass</span>);</td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td>  addRegisterClass(MVT::v16i32, &amp;AMDGPU::<span class='error' title="no member named &apos;SReg_512RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_512RegClass</span>);</td></tr>
<tr><th id="141">141</th><td>  addRegisterClass(MVT::v16f32, &amp;AMDGPU::<span class='error' title="no member named &apos;VReg_512RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VReg_512RegClass</span>);</td></tr>
<tr><th id="142">142</th><td></td></tr>
<tr><th id="143">143</th><td>  <b>if</b> (<span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">Subtarget</span>-&gt;has16BitInsts()) {</td></tr>
<tr><th id="144">144</th><td>    addRegisterClass(MVT::i16, &amp;AMDGPU::<span class='error' title="no member named &apos;SReg_32_XM0RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_32_XM0RegClass</span>);</td></tr>
<tr><th id="145">145</th><td>    addRegisterClass(MVT::f16, &amp;AMDGPU::<span class='error' title="no member named &apos;SReg_32_XM0RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_32_XM0RegClass</span>);</td></tr>
<tr><th id="146">146</th><td></td></tr>
<tr><th id="147">147</th><td>    <i>// Unless there are also VOP3P operations, not operations are really legal.</i></td></tr>
<tr><th id="148">148</th><td>    addRegisterClass(MVT::v2i16, &amp;AMDGPU::<span class='error' title="no member named &apos;SReg_32_XM0RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_32_XM0RegClass</span>);</td></tr>
<tr><th id="149">149</th><td>    addRegisterClass(MVT::v2f16, &amp;AMDGPU::<span class='error' title="no member named &apos;SReg_32_XM0RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_32_XM0RegClass</span>);</td></tr>
<tr><th id="150">150</th><td>    addRegisterClass(MVT::v4i16, &amp;AMDGPU::<span class='error' title="no member named &apos;SReg_64RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_64RegClass</span>);</td></tr>
<tr><th id="151">151</th><td>    addRegisterClass(MVT::v4f16, &amp;AMDGPU::<span class='error' title="no member named &apos;SReg_64RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_64RegClass</span>);</td></tr>
<tr><th id="152">152</th><td>  }</td></tr>
<tr><th id="153">153</th><td></td></tr>
<tr><th id="154">154</th><td>  computeRegisterProperties(<span class='error' title="cannot initialize a parameter of type &apos;const llvm::TargetRegisterInfo *&apos; with an rvalue of type &apos;const llvm::SIRegisterInfo *&apos;">Subtarget</span>-&gt;getRegisterInfo());</td></tr>
<tr><th id="155">155</th><td></td></tr>
<tr><th id="156">156</th><td>  <i>// We need to custom lower vector stores from local memory</i></td></tr>
<tr><th id="157">157</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::LOAD" title='llvm::ISD::NodeType::LOAD' data-ref="llvm::ISD::NodeType::LOAD">LOAD</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i32" title='llvm::MVT::SimpleValueType::v2i32' data-ref="llvm::MVT::SimpleValueType::v2i32">v2i32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="158">158</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::LOAD" title='llvm::ISD::NodeType::LOAD' data-ref="llvm::ISD::NodeType::LOAD">LOAD</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v3i32" title='llvm::MVT::SimpleValueType::v3i32' data-ref="llvm::MVT::SimpleValueType::v3i32">v3i32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="159">159</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::LOAD" title='llvm::ISD::NodeType::LOAD' data-ref="llvm::ISD::NodeType::LOAD">LOAD</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i32" title='llvm::MVT::SimpleValueType::v4i32' data-ref="llvm::MVT::SimpleValueType::v4i32">v4i32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="160">160</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::LOAD" title='llvm::ISD::NodeType::LOAD' data-ref="llvm::ISD::NodeType::LOAD">LOAD</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v5i32" title='llvm::MVT::SimpleValueType::v5i32' data-ref="llvm::MVT::SimpleValueType::v5i32">v5i32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="161">161</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::LOAD" title='llvm::ISD::NodeType::LOAD' data-ref="llvm::ISD::NodeType::LOAD">LOAD</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8i32" title='llvm::MVT::SimpleValueType::v8i32' data-ref="llvm::MVT::SimpleValueType::v8i32">v8i32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="162">162</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::LOAD" title='llvm::ISD::NodeType::LOAD' data-ref="llvm::ISD::NodeType::LOAD">LOAD</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v16i32" title='llvm::MVT::SimpleValueType::v16i32' data-ref="llvm::MVT::SimpleValueType::v16i32">v16i32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="163">163</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::LOAD" title='llvm::ISD::NodeType::LOAD' data-ref="llvm::ISD::NodeType::LOAD">LOAD</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i1" title='llvm::MVT::SimpleValueType::i1' data-ref="llvm::MVT::SimpleValueType::i1">i1</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="164">164</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::LOAD" title='llvm::ISD::NodeType::LOAD' data-ref="llvm::ISD::NodeType::LOAD">LOAD</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v32i32" title='llvm::MVT::SimpleValueType::v32i32' data-ref="llvm::MVT::SimpleValueType::v32i32">v32i32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::STORE" title='llvm::ISD::NodeType::STORE' data-ref="llvm::ISD::NodeType::STORE">STORE</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i32" title='llvm::MVT::SimpleValueType::v2i32' data-ref="llvm::MVT::SimpleValueType::v2i32">v2i32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="167">167</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::STORE" title='llvm::ISD::NodeType::STORE' data-ref="llvm::ISD::NodeType::STORE">STORE</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v3i32" title='llvm::MVT::SimpleValueType::v3i32' data-ref="llvm::MVT::SimpleValueType::v3i32">v3i32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="168">168</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::STORE" title='llvm::ISD::NodeType::STORE' data-ref="llvm::ISD::NodeType::STORE">STORE</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i32" title='llvm::MVT::SimpleValueType::v4i32' data-ref="llvm::MVT::SimpleValueType::v4i32">v4i32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="169">169</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::STORE" title='llvm::ISD::NodeType::STORE' data-ref="llvm::ISD::NodeType::STORE">STORE</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v5i32" title='llvm::MVT::SimpleValueType::v5i32' data-ref="llvm::MVT::SimpleValueType::v5i32">v5i32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="170">170</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::STORE" title='llvm::ISD::NodeType::STORE' data-ref="llvm::ISD::NodeType::STORE">STORE</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8i32" title='llvm::MVT::SimpleValueType::v8i32' data-ref="llvm::MVT::SimpleValueType::v8i32">v8i32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="171">171</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::STORE" title='llvm::ISD::NodeType::STORE' data-ref="llvm::ISD::NodeType::STORE">STORE</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v16i32" title='llvm::MVT::SimpleValueType::v16i32' data-ref="llvm::MVT::SimpleValueType::v16i32">v16i32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="172">172</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::STORE" title='llvm::ISD::NodeType::STORE' data-ref="llvm::ISD::NodeType::STORE">STORE</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i1" title='llvm::MVT::SimpleValueType::i1' data-ref="llvm::MVT::SimpleValueType::i1">i1</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="173">173</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::STORE" title='llvm::ISD::NodeType::STORE' data-ref="llvm::ISD::NodeType::STORE">STORE</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v32i32" title='llvm::MVT::SimpleValueType::v32i32' data-ref="llvm::MVT::SimpleValueType::v32i32">v32i32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase19setTruncStoreActionENS_3MVTES1_NS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setTruncStoreAction' data-ref="_ZN4llvm18TargetLoweringBase19setTruncStoreActionENS_3MVTES1_NS0_14LegalizeActionE">setTruncStoreAction</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i32" title='llvm::MVT::SimpleValueType::v2i32' data-ref="llvm::MVT::SimpleValueType::v2i32">v2i32</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i16" title='llvm::MVT::SimpleValueType::v2i16' data-ref="llvm::MVT::SimpleValueType::v2i16">v2i16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="176">176</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase19setTruncStoreActionENS_3MVTES1_NS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setTruncStoreAction' data-ref="_ZN4llvm18TargetLoweringBase19setTruncStoreActionENS_3MVTES1_NS0_14LegalizeActionE">setTruncStoreAction</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i32" title='llvm::MVT::SimpleValueType::v4i32' data-ref="llvm::MVT::SimpleValueType::v4i32">v4i32</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i16" title='llvm::MVT::SimpleValueType::v4i16' data-ref="llvm::MVT::SimpleValueType::v4i16">v4i16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="177">177</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase19setTruncStoreActionENS_3MVTES1_NS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setTruncStoreAction' data-ref="_ZN4llvm18TargetLoweringBase19setTruncStoreActionENS_3MVTES1_NS0_14LegalizeActionE">setTruncStoreAction</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8i32" title='llvm::MVT::SimpleValueType::v8i32' data-ref="llvm::MVT::SimpleValueType::v8i32">v8i32</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8i16" title='llvm::MVT::SimpleValueType::v8i16' data-ref="llvm::MVT::SimpleValueType::v8i16">v8i16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="178">178</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase19setTruncStoreActionENS_3MVTES1_NS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setTruncStoreAction' data-ref="_ZN4llvm18TargetLoweringBase19setTruncStoreActionENS_3MVTES1_NS0_14LegalizeActionE">setTruncStoreAction</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v16i32" title='llvm::MVT::SimpleValueType::v16i32' data-ref="llvm::MVT::SimpleValueType::v16i32">v16i32</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v16i16" title='llvm::MVT::SimpleValueType::v16i16' data-ref="llvm::MVT::SimpleValueType::v16i16">v16i16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="179">179</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase19setTruncStoreActionENS_3MVTES1_NS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setTruncStoreAction' data-ref="_ZN4llvm18TargetLoweringBase19setTruncStoreActionENS_3MVTES1_NS0_14LegalizeActionE">setTruncStoreAction</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v32i32" title='llvm::MVT::SimpleValueType::v32i32' data-ref="llvm::MVT::SimpleValueType::v32i32">v32i32</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v32i16" title='llvm::MVT::SimpleValueType::v32i16' data-ref="llvm::MVT::SimpleValueType::v32i16">v32i16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="180">180</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase19setTruncStoreActionENS_3MVTES1_NS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setTruncStoreAction' data-ref="_ZN4llvm18TargetLoweringBase19setTruncStoreActionENS_3MVTES1_NS0_14LegalizeActionE">setTruncStoreAction</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i32" title='llvm::MVT::SimpleValueType::v2i32' data-ref="llvm::MVT::SimpleValueType::v2i32">v2i32</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i8" title='llvm::MVT::SimpleValueType::v2i8' data-ref="llvm::MVT::SimpleValueType::v2i8">v2i8</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="181">181</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase19setTruncStoreActionENS_3MVTES1_NS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setTruncStoreAction' data-ref="_ZN4llvm18TargetLoweringBase19setTruncStoreActionENS_3MVTES1_NS0_14LegalizeActionE">setTruncStoreAction</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i32" title='llvm::MVT::SimpleValueType::v4i32' data-ref="llvm::MVT::SimpleValueType::v4i32">v4i32</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i8" title='llvm::MVT::SimpleValueType::v4i8' data-ref="llvm::MVT::SimpleValueType::v4i8">v4i8</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="182">182</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase19setTruncStoreActionENS_3MVTES1_NS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setTruncStoreAction' data-ref="_ZN4llvm18TargetLoweringBase19setTruncStoreActionENS_3MVTES1_NS0_14LegalizeActionE">setTruncStoreAction</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8i32" title='llvm::MVT::SimpleValueType::v8i32' data-ref="llvm::MVT::SimpleValueType::v8i32">v8i32</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8i8" title='llvm::MVT::SimpleValueType::v8i8' data-ref="llvm::MVT::SimpleValueType::v8i8">v8i8</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="183">183</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase19setTruncStoreActionENS_3MVTES1_NS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setTruncStoreAction' data-ref="_ZN4llvm18TargetLoweringBase19setTruncStoreActionENS_3MVTES1_NS0_14LegalizeActionE">setTruncStoreAction</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v16i32" title='llvm::MVT::SimpleValueType::v16i32' data-ref="llvm::MVT::SimpleValueType::v16i32">v16i32</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v16i8" title='llvm::MVT::SimpleValueType::v16i8' data-ref="llvm::MVT::SimpleValueType::v16i8">v16i8</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="184">184</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase19setTruncStoreActionENS_3MVTES1_NS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setTruncStoreAction' data-ref="_ZN4llvm18TargetLoweringBase19setTruncStoreActionENS_3MVTES1_NS0_14LegalizeActionE">setTruncStoreAction</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v32i32" title='llvm::MVT::SimpleValueType::v32i32' data-ref="llvm::MVT::SimpleValueType::v32i32">v32i32</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v32i8" title='llvm::MVT::SimpleValueType::v32i8' data-ref="llvm::MVT::SimpleValueType::v32i8">v32i8</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::GlobalAddress" title='llvm::ISD::NodeType::GlobalAddress' data-ref="llvm::ISD::NodeType::GlobalAddress">GlobalAddress</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="187">187</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::GlobalAddress" title='llvm::ISD::NodeType::GlobalAddress' data-ref="llvm::ISD::NodeType::GlobalAddress">GlobalAddress</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="188">188</th><td></td></tr>
<tr><th id="189">189</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SELECT" title='llvm::ISD::NodeType::SELECT' data-ref="llvm::ISD::NodeType::SELECT">SELECT</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i1" title='llvm::MVT::SimpleValueType::i1' data-ref="llvm::MVT::SimpleValueType::i1">i1</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Promote" title='llvm::TargetLoweringBase::LegalizeAction::Promote' data-ref="llvm::TargetLoweringBase::LegalizeAction::Promote">Promote</a>);</td></tr>
<tr><th id="190">190</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SELECT" title='llvm::ISD::NodeType::SELECT' data-ref="llvm::ISD::NodeType::SELECT">SELECT</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="191">191</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SELECT" title='llvm::ISD::NodeType::SELECT' data-ref="llvm::ISD::NodeType::SELECT">SELECT</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Promote" title='llvm::TargetLoweringBase::LegalizeAction::Promote' data-ref="llvm::TargetLoweringBase::LegalizeAction::Promote">Promote</a>);</td></tr>
<tr><th id="192">192</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase17AddPromotedToTypeEjNS_3MVTES1_" title='llvm::TargetLoweringBase::AddPromotedToType' data-ref="_ZN4llvm18TargetLoweringBase17AddPromotedToTypeEjNS_3MVTES1_">AddPromotedToType</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SELECT" title='llvm::ISD::NodeType::SELECT' data-ref="llvm::ISD::NodeType::SELECT">SELECT</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>);</td></tr>
<tr><th id="193">193</th><td></td></tr>
<tr><th id="194">194</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SELECT_CC" title='llvm::ISD::NodeType::SELECT_CC' data-ref="llvm::ISD::NodeType::SELECT_CC">SELECT_CC</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="195">195</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SELECT_CC" title='llvm::ISD::NodeType::SELECT_CC' data-ref="llvm::ISD::NodeType::SELECT_CC">SELECT_CC</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="196">196</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SELECT_CC" title='llvm::ISD::NodeType::SELECT_CC' data-ref="llvm::ISD::NodeType::SELECT_CC">SELECT_CC</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="197">197</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SELECT_CC" title='llvm::ISD::NodeType::SELECT_CC' data-ref="llvm::ISD::NodeType::SELECT_CC">SELECT_CC</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="198">198</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SELECT_CC" title='llvm::ISD::NodeType::SELECT_CC' data-ref="llvm::ISD::NodeType::SELECT_CC">SELECT_CC</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i1" title='llvm::MVT::SimpleValueType::i1' data-ref="llvm::MVT::SimpleValueType::i1">i1</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="199">199</th><td></td></tr>
<tr><th id="200">200</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SETCC" title='llvm::ISD::NodeType::SETCC' data-ref="llvm::ISD::NodeType::SETCC">SETCC</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i1" title='llvm::MVT::SimpleValueType::i1' data-ref="llvm::MVT::SimpleValueType::i1">i1</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Promote" title='llvm::TargetLoweringBase::LegalizeAction::Promote' data-ref="llvm::TargetLoweringBase::LegalizeAction::Promote">Promote</a>);</td></tr>
<tr><th id="201">201</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SETCC" title='llvm::ISD::NodeType::SETCC' data-ref="llvm::ISD::NodeType::SETCC">SETCC</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i1" title='llvm::MVT::SimpleValueType::v2i1' data-ref="llvm::MVT::SimpleValueType::v2i1">v2i1</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="202">202</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SETCC" title='llvm::ISD::NodeType::SETCC' data-ref="llvm::ISD::NodeType::SETCC">SETCC</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i1" title='llvm::MVT::SimpleValueType::v4i1' data-ref="llvm::MVT::SimpleValueType::v4i1">v4i1</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="203">203</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase17AddPromotedToTypeEjNS_3MVTES1_" title='llvm::TargetLoweringBase::AddPromotedToType' data-ref="_ZN4llvm18TargetLoweringBase17AddPromotedToTypeEjNS_3MVTES1_">AddPromotedToType</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SETCC" title='llvm::ISD::NodeType::SETCC' data-ref="llvm::ISD::NodeType::SETCC">SETCC</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i1" title='llvm::MVT::SimpleValueType::i1' data-ref="llvm::MVT::SimpleValueType::i1">i1</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="204">204</th><td></td></tr>
<tr><th id="205">205</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::TRUNCATE" title='llvm::ISD::NodeType::TRUNCATE' data-ref="llvm::ISD::NodeType::TRUNCATE">TRUNCATE</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i32" title='llvm::MVT::SimpleValueType::v2i32' data-ref="llvm::MVT::SimpleValueType::v2i32">v2i32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="206">206</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FP_ROUND" title='llvm::ISD::NodeType::FP_ROUND' data-ref="llvm::ISD::NodeType::FP_ROUND">FP_ROUND</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f32" title='llvm::MVT::SimpleValueType::v2f32' data-ref="llvm::MVT::SimpleValueType::v2f32">v2f32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="207">207</th><td></td></tr>
<tr><th id="208">208</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SIGN_EXTEND_INREG" title='llvm::ISD::NodeType::SIGN_EXTEND_INREG' data-ref="llvm::ISD::NodeType::SIGN_EXTEND_INREG">SIGN_EXTEND_INREG</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i1" title='llvm::MVT::SimpleValueType::v2i1' data-ref="llvm::MVT::SimpleValueType::v2i1">v2i1</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="209">209</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SIGN_EXTEND_INREG" title='llvm::ISD::NodeType::SIGN_EXTEND_INREG' data-ref="llvm::ISD::NodeType::SIGN_EXTEND_INREG">SIGN_EXTEND_INREG</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i1" title='llvm::MVT::SimpleValueType::v4i1' data-ref="llvm::MVT::SimpleValueType::v4i1">v4i1</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="210">210</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SIGN_EXTEND_INREG" title='llvm::ISD::NodeType::SIGN_EXTEND_INREG' data-ref="llvm::ISD::NodeType::SIGN_EXTEND_INREG">SIGN_EXTEND_INREG</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i8" title='llvm::MVT::SimpleValueType::v2i8' data-ref="llvm::MVT::SimpleValueType::v2i8">v2i8</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="211">211</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SIGN_EXTEND_INREG" title='llvm::ISD::NodeType::SIGN_EXTEND_INREG' data-ref="llvm::ISD::NodeType::SIGN_EXTEND_INREG">SIGN_EXTEND_INREG</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i8" title='llvm::MVT::SimpleValueType::v4i8' data-ref="llvm::MVT::SimpleValueType::v4i8">v4i8</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="212">212</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SIGN_EXTEND_INREG" title='llvm::ISD::NodeType::SIGN_EXTEND_INREG' data-ref="llvm::ISD::NodeType::SIGN_EXTEND_INREG">SIGN_EXTEND_INREG</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i16" title='llvm::MVT::SimpleValueType::v2i16' data-ref="llvm::MVT::SimpleValueType::v2i16">v2i16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="213">213</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SIGN_EXTEND_INREG" title='llvm::ISD::NodeType::SIGN_EXTEND_INREG' data-ref="llvm::ISD::NodeType::SIGN_EXTEND_INREG">SIGN_EXTEND_INREG</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i16" title='llvm::MVT::SimpleValueType::v4i16' data-ref="llvm::MVT::SimpleValueType::v4i16">v4i16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="214">214</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SIGN_EXTEND_INREG" title='llvm::ISD::NodeType::SIGN_EXTEND_INREG' data-ref="llvm::ISD::NodeType::SIGN_EXTEND_INREG">SIGN_EXTEND_INREG</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Other" title='llvm::MVT::SimpleValueType::Other' data-ref="llvm::MVT::SimpleValueType::Other">Other</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="215">215</th><td></td></tr>
<tr><th id="216">216</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INTRINSIC_WO_CHAIN" title='llvm::ISD::NodeType::INTRINSIC_WO_CHAIN' data-ref="llvm::ISD::NodeType::INTRINSIC_WO_CHAIN">INTRINSIC_WO_CHAIN</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Other" title='llvm::MVT::SimpleValueType::Other' data-ref="llvm::MVT::SimpleValueType::Other">Other</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="217">217</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INTRINSIC_WO_CHAIN" title='llvm::ISD::NodeType::INTRINSIC_WO_CHAIN' data-ref="llvm::ISD::NodeType::INTRINSIC_WO_CHAIN">INTRINSIC_WO_CHAIN</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="218">218</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INTRINSIC_WO_CHAIN" title='llvm::ISD::NodeType::INTRINSIC_WO_CHAIN' data-ref="llvm::ISD::NodeType::INTRINSIC_WO_CHAIN">INTRINSIC_WO_CHAIN</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f32" title='llvm::MVT::SimpleValueType::v4f32' data-ref="llvm::MVT::SimpleValueType::v4f32">v4f32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="219">219</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INTRINSIC_WO_CHAIN" title='llvm::ISD::NodeType::INTRINSIC_WO_CHAIN' data-ref="llvm::ISD::NodeType::INTRINSIC_WO_CHAIN">INTRINSIC_WO_CHAIN</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="220">220</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INTRINSIC_WO_CHAIN" title='llvm::ISD::NodeType::INTRINSIC_WO_CHAIN' data-ref="llvm::ISD::NodeType::INTRINSIC_WO_CHAIN">INTRINSIC_WO_CHAIN</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f16" title='llvm::MVT::SimpleValueType::f16' data-ref="llvm::MVT::SimpleValueType::f16">f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="221">221</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INTRINSIC_WO_CHAIN" title='llvm::ISD::NodeType::INTRINSIC_WO_CHAIN' data-ref="llvm::ISD::NodeType::INTRINSIC_WO_CHAIN">INTRINSIC_WO_CHAIN</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i16" title='llvm::MVT::SimpleValueType::v2i16' data-ref="llvm::MVT::SimpleValueType::v2i16">v2i16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="222">222</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INTRINSIC_WO_CHAIN" title='llvm::ISD::NodeType::INTRINSIC_WO_CHAIN' data-ref="llvm::ISD::NodeType::INTRINSIC_WO_CHAIN">INTRINSIC_WO_CHAIN</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f16" title='llvm::MVT::SimpleValueType::v2f16' data-ref="llvm::MVT::SimpleValueType::v2f16">v2f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="223">223</th><td></td></tr>
<tr><th id="224">224</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INTRINSIC_W_CHAIN" title='llvm::ISD::NodeType::INTRINSIC_W_CHAIN' data-ref="llvm::ISD::NodeType::INTRINSIC_W_CHAIN">INTRINSIC_W_CHAIN</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f16" title='llvm::MVT::SimpleValueType::v2f16' data-ref="llvm::MVT::SimpleValueType::v2f16">v2f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="225">225</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INTRINSIC_W_CHAIN" title='llvm::ISD::NodeType::INTRINSIC_W_CHAIN' data-ref="llvm::ISD::NodeType::INTRINSIC_W_CHAIN">INTRINSIC_W_CHAIN</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f16" title='llvm::MVT::SimpleValueType::v4f16' data-ref="llvm::MVT::SimpleValueType::v4f16">v4f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="226">226</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INTRINSIC_W_CHAIN" title='llvm::ISD::NodeType::INTRINSIC_W_CHAIN' data-ref="llvm::ISD::NodeType::INTRINSIC_W_CHAIN">INTRINSIC_W_CHAIN</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8f16" title='llvm::MVT::SimpleValueType::v8f16' data-ref="llvm::MVT::SimpleValueType::v8f16">v8f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="227">227</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INTRINSIC_W_CHAIN" title='llvm::ISD::NodeType::INTRINSIC_W_CHAIN' data-ref="llvm::ISD::NodeType::INTRINSIC_W_CHAIN">INTRINSIC_W_CHAIN</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Other" title='llvm::MVT::SimpleValueType::Other' data-ref="llvm::MVT::SimpleValueType::Other">Other</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="228">228</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INTRINSIC_W_CHAIN" title='llvm::ISD::NodeType::INTRINSIC_W_CHAIN' data-ref="llvm::ISD::NodeType::INTRINSIC_W_CHAIN">INTRINSIC_W_CHAIN</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="229">229</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INTRINSIC_W_CHAIN" title='llvm::ISD::NodeType::INTRINSIC_W_CHAIN' data-ref="llvm::ISD::NodeType::INTRINSIC_W_CHAIN">INTRINSIC_W_CHAIN</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="230">230</th><td></td></tr>
<tr><th id="231">231</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INTRINSIC_VOID" title='llvm::ISD::NodeType::INTRINSIC_VOID' data-ref="llvm::ISD::NodeType::INTRINSIC_VOID">INTRINSIC_VOID</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Other" title='llvm::MVT::SimpleValueType::Other' data-ref="llvm::MVT::SimpleValueType::Other">Other</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="232">232</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INTRINSIC_VOID" title='llvm::ISD::NodeType::INTRINSIC_VOID' data-ref="llvm::ISD::NodeType::INTRINSIC_VOID">INTRINSIC_VOID</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i16" title='llvm::MVT::SimpleValueType::v2i16' data-ref="llvm::MVT::SimpleValueType::v2i16">v2i16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="233">233</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INTRINSIC_VOID" title='llvm::ISD::NodeType::INTRINSIC_VOID' data-ref="llvm::ISD::NodeType::INTRINSIC_VOID">INTRINSIC_VOID</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f16" title='llvm::MVT::SimpleValueType::v2f16' data-ref="llvm::MVT::SimpleValueType::v2f16">v2f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="234">234</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INTRINSIC_VOID" title='llvm::ISD::NodeType::INTRINSIC_VOID' data-ref="llvm::ISD::NodeType::INTRINSIC_VOID">INTRINSIC_VOID</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f16" title='llvm::MVT::SimpleValueType::v4f16' data-ref="llvm::MVT::SimpleValueType::v4f16">v4f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="235">235</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INTRINSIC_VOID" title='llvm::ISD::NodeType::INTRINSIC_VOID' data-ref="llvm::ISD::NodeType::INTRINSIC_VOID">INTRINSIC_VOID</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="236">236</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INTRINSIC_VOID" title='llvm::ISD::NodeType::INTRINSIC_VOID' data-ref="llvm::ISD::NodeType::INTRINSIC_VOID">INTRINSIC_VOID</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="237">237</th><td></td></tr>
<tr><th id="238">238</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BRCOND" title='llvm::ISD::NodeType::BRCOND' data-ref="llvm::ISD::NodeType::BRCOND">BRCOND</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Other" title='llvm::MVT::SimpleValueType::Other' data-ref="llvm::MVT::SimpleValueType::Other">Other</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="239">239</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BR_CC" title='llvm::ISD::NodeType::BR_CC' data-ref="llvm::ISD::NodeType::BR_CC">BR_CC</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i1" title='llvm::MVT::SimpleValueType::i1' data-ref="llvm::MVT::SimpleValueType::i1">i1</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="240">240</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BR_CC" title='llvm::ISD::NodeType::BR_CC' data-ref="llvm::ISD::NodeType::BR_CC">BR_CC</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="241">241</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BR_CC" title='llvm::ISD::NodeType::BR_CC' data-ref="llvm::ISD::NodeType::BR_CC">BR_CC</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="242">242</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BR_CC" title='llvm::ISD::NodeType::BR_CC' data-ref="llvm::ISD::NodeType::BR_CC">BR_CC</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="243">243</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BR_CC" title='llvm::ISD::NodeType::BR_CC' data-ref="llvm::ISD::NodeType::BR_CC">BR_CC</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="244">244</th><td></td></tr>
<tr><th id="245">245</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::UADDO" title='llvm::ISD::NodeType::UADDO' data-ref="llvm::ISD::NodeType::UADDO">UADDO</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="246">246</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::USUBO" title='llvm::ISD::NodeType::USUBO' data-ref="llvm::ISD::NodeType::USUBO">USUBO</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="247">247</th><td></td></tr>
<tr><th id="248">248</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ADDCARRY" title='llvm::ISD::NodeType::ADDCARRY' data-ref="llvm::ISD::NodeType::ADDCARRY">ADDCARRY</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="249">249</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SUBCARRY" title='llvm::ISD::NodeType::SUBCARRY' data-ref="llvm::ISD::NodeType::SUBCARRY">SUBCARRY</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="250">250</th><td></td></tr>
<tr><th id="251">251</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SHL_PARTS" title='llvm::ISD::NodeType::SHL_PARTS' data-ref="llvm::ISD::NodeType::SHL_PARTS">SHL_PARTS</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="252">252</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SRA_PARTS" title='llvm::ISD::NodeType::SRA_PARTS' data-ref="llvm::ISD::NodeType::SRA_PARTS">SRA_PARTS</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="253">253</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SRL_PARTS" title='llvm::ISD::NodeType::SRL_PARTS' data-ref="llvm::ISD::NodeType::SRL_PARTS">SRL_PARTS</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="254">254</th><td></td></tr>
<tr><th id="255">255</th><td><u>#<span data-ppcond="255">if</span> 0</u></td></tr>
<tr><th id="256">256</th><td>  setOperationAction(ISD::ADDCARRY, MVT::i64, Legal);</td></tr>
<tr><th id="257">257</th><td>  setOperationAction(ISD::SUBCARRY, MVT::i64, Legal);</td></tr>
<tr><th id="258">258</th><td><u>#<span data-ppcond="255">endif</span></u></td></tr>
<tr><th id="259">259</th><td></td></tr>
<tr><th id="260">260</th><td>  <i>// We only support LOAD/STORE and vector manipulation ops for vectors</i></td></tr>
<tr><th id="261">261</th><td><i>  // with &gt; 4 elements.</i></td></tr>
<tr><th id="262">262</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col6 decl" id="6VT" title='VT' data-type='llvm::MVT' data-ref="6VT">VT</dfn> : {<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8i32" title='llvm::MVT::SimpleValueType::v8i32' data-ref="llvm::MVT::SimpleValueType::v8i32">v8i32</a>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8f32" title='llvm::MVT::SimpleValueType::v8f32' data-ref="llvm::MVT::SimpleValueType::v8f32">v8f32</a>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v16i32" title='llvm::MVT::SimpleValueType::v16i32' data-ref="llvm::MVT::SimpleValueType::v16i32">v16i32</a>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v16f32" title='llvm::MVT::SimpleValueType::v16f32' data-ref="llvm::MVT::SimpleValueType::v16f32">v16f32</a>,</td></tr>
<tr><th id="263">263</th><td>        <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i64" title='llvm::MVT::SimpleValueType::v2i64' data-ref="llvm::MVT::SimpleValueType::v2i64">v2i64</a>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f64" title='llvm::MVT::SimpleValueType::v2f64' data-ref="llvm::MVT::SimpleValueType::v2f64">v2f64</a>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i16" title='llvm::MVT::SimpleValueType::v4i16' data-ref="llvm::MVT::SimpleValueType::v4i16">v4i16</a>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f16" title='llvm::MVT::SimpleValueType::v4f16' data-ref="llvm::MVT::SimpleValueType::v4f16">v4f16</a>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v32i32" title='llvm::MVT::SimpleValueType::v32i32' data-ref="llvm::MVT::SimpleValueType::v32i32">v32i32</a> }) {</td></tr>
<tr><th id="264">264</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="7Op" title='Op' data-type='unsigned int' data-ref="7Op">Op</dfn> = <var>0</var>; <a class="local col7 ref" href="#7Op" title='Op' data-ref="7Op">Op</a> &lt; <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BUILTIN_OP_END" title='llvm::ISD::NodeType::BUILTIN_OP_END' data-ref="llvm::ISD::NodeType::BUILTIN_OP_END">BUILTIN_OP_END</a>; ++<a class="local col7 ref" href="#7Op" title='Op' data-ref="7Op">Op</a>) {</td></tr>
<tr><th id="265">265</th><td>      <b>switch</b> (<a class="local col7 ref" href="#7Op" title='Op' data-ref="7Op">Op</a>) {</td></tr>
<tr><th id="266">266</th><td>      <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::LOAD" title='llvm::ISD::NodeType::LOAD' data-ref="llvm::ISD::NodeType::LOAD">LOAD</a>:</td></tr>
<tr><th id="267">267</th><td>      <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::STORE" title='llvm::ISD::NodeType::STORE' data-ref="llvm::ISD::NodeType::STORE">STORE</a>:</td></tr>
<tr><th id="268">268</th><td>      <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BUILD_VECTOR" title='llvm::ISD::NodeType::BUILD_VECTOR' data-ref="llvm::ISD::NodeType::BUILD_VECTOR">BUILD_VECTOR</a>:</td></tr>
<tr><th id="269">269</th><td>      <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BITCAST" title='llvm::ISD::NodeType::BITCAST' data-ref="llvm::ISD::NodeType::BITCAST">BITCAST</a>:</td></tr>
<tr><th id="270">270</th><td>      <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::EXTRACT_VECTOR_ELT" title='llvm::ISD::NodeType::EXTRACT_VECTOR_ELT' data-ref="llvm::ISD::NodeType::EXTRACT_VECTOR_ELT">EXTRACT_VECTOR_ELT</a>:</td></tr>
<tr><th id="271">271</th><td>      <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INSERT_VECTOR_ELT" title='llvm::ISD::NodeType::INSERT_VECTOR_ELT' data-ref="llvm::ISD::NodeType::INSERT_VECTOR_ELT">INSERT_VECTOR_ELT</a>:</td></tr>
<tr><th id="272">272</th><td>      <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INSERT_SUBVECTOR" title='llvm::ISD::NodeType::INSERT_SUBVECTOR' data-ref="llvm::ISD::NodeType::INSERT_SUBVECTOR">INSERT_SUBVECTOR</a>:</td></tr>
<tr><th id="273">273</th><td>      <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::EXTRACT_SUBVECTOR" title='llvm::ISD::NodeType::EXTRACT_SUBVECTOR' data-ref="llvm::ISD::NodeType::EXTRACT_SUBVECTOR">EXTRACT_SUBVECTOR</a>:</td></tr>
<tr><th id="274">274</th><td>      <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SCALAR_TO_VECTOR" title='llvm::ISD::NodeType::SCALAR_TO_VECTOR' data-ref="llvm::ISD::NodeType::SCALAR_TO_VECTOR">SCALAR_TO_VECTOR</a>:</td></tr>
<tr><th id="275">275</th><td>        <b>break</b>;</td></tr>
<tr><th id="276">276</th><td>      <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::CONCAT_VECTORS" title='llvm::ISD::NodeType::CONCAT_VECTORS' data-ref="llvm::ISD::NodeType::CONCAT_VECTORS">CONCAT_VECTORS</a>:</td></tr>
<tr><th id="277">277</th><td>        <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<a class="local col7 ref" href="#7Op" title='Op' data-ref="7Op">Op</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col6 ref" href="#6VT" title='VT' data-ref="6VT">VT</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="278">278</th><td>        <b>break</b>;</td></tr>
<tr><th id="279">279</th><td>      <b>default</b>:</td></tr>
<tr><th id="280">280</th><td>        <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<a class="local col7 ref" href="#7Op" title='Op' data-ref="7Op">Op</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col6 ref" href="#6VT" title='VT' data-ref="6VT">VT</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="281">281</th><td>        <b>break</b>;</td></tr>
<tr><th id="282">282</th><td>      }</td></tr>
<tr><th id="283">283</th><td>    }</td></tr>
<tr><th id="284">284</th><td>  }</td></tr>
<tr><th id="285">285</th><td></td></tr>
<tr><th id="286">286</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FP_EXTEND" title='llvm::ISD::NodeType::FP_EXTEND' data-ref="llvm::ISD::NodeType::FP_EXTEND">FP_EXTEND</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f32" title='llvm::MVT::SimpleValueType::v4f32' data-ref="llvm::MVT::SimpleValueType::v4f32">v4f32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="287">287</th><td></td></tr>
<tr><th id="288">288</th><td>  <i>// TODO: For dynamic 64-bit vector inserts/extracts, should emit a pseudo that</i></td></tr>
<tr><th id="289">289</th><td><i>  // is expanded to avoid having two separate loops in case the index is a VGPR.</i></td></tr>
<tr><th id="290">290</th><td><i></i></td></tr>
<tr><th id="291">291</th><td><i>  // Most operations are naturally 32-bit vector operations. We only support</i></td></tr>
<tr><th id="292">292</th><td><i>  // load and store of i64 vectors, so promote v2i64 vector operations to v4i32.</i></td></tr>
<tr><th id="293">293</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col8 decl" id="8Vec64" title='Vec64' data-type='llvm::MVT' data-ref="8Vec64">Vec64</dfn> : { <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i64" title='llvm::MVT::SimpleValueType::v2i64' data-ref="llvm::MVT::SimpleValueType::v2i64">v2i64</a>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f64" title='llvm::MVT::SimpleValueType::v2f64' data-ref="llvm::MVT::SimpleValueType::v2f64">v2f64</a> }) {</td></tr>
<tr><th id="294">294</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BUILD_VECTOR" title='llvm::ISD::NodeType::BUILD_VECTOR' data-ref="llvm::ISD::NodeType::BUILD_VECTOR">BUILD_VECTOR</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col8 ref" href="#8Vec64" title='Vec64' data-ref="8Vec64">Vec64</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Promote" title='llvm::TargetLoweringBase::LegalizeAction::Promote' data-ref="llvm::TargetLoweringBase::LegalizeAction::Promote">Promote</a>);</td></tr>
<tr><th id="295">295</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase17AddPromotedToTypeEjNS_3MVTES1_" title='llvm::TargetLoweringBase::AddPromotedToType' data-ref="_ZN4llvm18TargetLoweringBase17AddPromotedToTypeEjNS_3MVTES1_">AddPromotedToType</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BUILD_VECTOR" title='llvm::ISD::NodeType::BUILD_VECTOR' data-ref="llvm::ISD::NodeType::BUILD_VECTOR">BUILD_VECTOR</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col8 ref" href="#8Vec64" title='Vec64' data-ref="8Vec64">Vec64</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i32" title='llvm::MVT::SimpleValueType::v4i32' data-ref="llvm::MVT::SimpleValueType::v4i32">v4i32</a>);</td></tr>
<tr><th id="296">296</th><td></td></tr>
<tr><th id="297">297</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::EXTRACT_VECTOR_ELT" title='llvm::ISD::NodeType::EXTRACT_VECTOR_ELT' data-ref="llvm::ISD::NodeType::EXTRACT_VECTOR_ELT">EXTRACT_VECTOR_ELT</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col8 ref" href="#8Vec64" title='Vec64' data-ref="8Vec64">Vec64</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Promote" title='llvm::TargetLoweringBase::LegalizeAction::Promote' data-ref="llvm::TargetLoweringBase::LegalizeAction::Promote">Promote</a>);</td></tr>
<tr><th id="298">298</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase17AddPromotedToTypeEjNS_3MVTES1_" title='llvm::TargetLoweringBase::AddPromotedToType' data-ref="_ZN4llvm18TargetLoweringBase17AddPromotedToTypeEjNS_3MVTES1_">AddPromotedToType</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::EXTRACT_VECTOR_ELT" title='llvm::ISD::NodeType::EXTRACT_VECTOR_ELT' data-ref="llvm::ISD::NodeType::EXTRACT_VECTOR_ELT">EXTRACT_VECTOR_ELT</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col8 ref" href="#8Vec64" title='Vec64' data-ref="8Vec64">Vec64</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i32" title='llvm::MVT::SimpleValueType::v4i32' data-ref="llvm::MVT::SimpleValueType::v4i32">v4i32</a>);</td></tr>
<tr><th id="299">299</th><td></td></tr>
<tr><th id="300">300</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INSERT_VECTOR_ELT" title='llvm::ISD::NodeType::INSERT_VECTOR_ELT' data-ref="llvm::ISD::NodeType::INSERT_VECTOR_ELT">INSERT_VECTOR_ELT</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col8 ref" href="#8Vec64" title='Vec64' data-ref="8Vec64">Vec64</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Promote" title='llvm::TargetLoweringBase::LegalizeAction::Promote' data-ref="llvm::TargetLoweringBase::LegalizeAction::Promote">Promote</a>);</td></tr>
<tr><th id="301">301</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase17AddPromotedToTypeEjNS_3MVTES1_" title='llvm::TargetLoweringBase::AddPromotedToType' data-ref="_ZN4llvm18TargetLoweringBase17AddPromotedToTypeEjNS_3MVTES1_">AddPromotedToType</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INSERT_VECTOR_ELT" title='llvm::ISD::NodeType::INSERT_VECTOR_ELT' data-ref="llvm::ISD::NodeType::INSERT_VECTOR_ELT">INSERT_VECTOR_ELT</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col8 ref" href="#8Vec64" title='Vec64' data-ref="8Vec64">Vec64</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i32" title='llvm::MVT::SimpleValueType::v4i32' data-ref="llvm::MVT::SimpleValueType::v4i32">v4i32</a>);</td></tr>
<tr><th id="302">302</th><td></td></tr>
<tr><th id="303">303</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SCALAR_TO_VECTOR" title='llvm::ISD::NodeType::SCALAR_TO_VECTOR' data-ref="llvm::ISD::NodeType::SCALAR_TO_VECTOR">SCALAR_TO_VECTOR</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col8 ref" href="#8Vec64" title='Vec64' data-ref="8Vec64">Vec64</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Promote" title='llvm::TargetLoweringBase::LegalizeAction::Promote' data-ref="llvm::TargetLoweringBase::LegalizeAction::Promote">Promote</a>);</td></tr>
<tr><th id="304">304</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase17AddPromotedToTypeEjNS_3MVTES1_" title='llvm::TargetLoweringBase::AddPromotedToType' data-ref="_ZN4llvm18TargetLoweringBase17AddPromotedToTypeEjNS_3MVTES1_">AddPromotedToType</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SCALAR_TO_VECTOR" title='llvm::ISD::NodeType::SCALAR_TO_VECTOR' data-ref="llvm::ISD::NodeType::SCALAR_TO_VECTOR">SCALAR_TO_VECTOR</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col8 ref" href="#8Vec64" title='Vec64' data-ref="8Vec64">Vec64</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i32" title='llvm::MVT::SimpleValueType::v4i32' data-ref="llvm::MVT::SimpleValueType::v4i32">v4i32</a>);</td></tr>
<tr><th id="305">305</th><td>  }</td></tr>
<tr><th id="306">306</th><td></td></tr>
<tr><th id="307">307</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::VECTOR_SHUFFLE" title='llvm::ISD::NodeType::VECTOR_SHUFFLE' data-ref="llvm::ISD::NodeType::VECTOR_SHUFFLE">VECTOR_SHUFFLE</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8i32" title='llvm::MVT::SimpleValueType::v8i32' data-ref="llvm::MVT::SimpleValueType::v8i32">v8i32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="308">308</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::VECTOR_SHUFFLE" title='llvm::ISD::NodeType::VECTOR_SHUFFLE' data-ref="llvm::ISD::NodeType::VECTOR_SHUFFLE">VECTOR_SHUFFLE</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8f32" title='llvm::MVT::SimpleValueType::v8f32' data-ref="llvm::MVT::SimpleValueType::v8f32">v8f32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="309">309</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::VECTOR_SHUFFLE" title='llvm::ISD::NodeType::VECTOR_SHUFFLE' data-ref="llvm::ISD::NodeType::VECTOR_SHUFFLE">VECTOR_SHUFFLE</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v16i32" title='llvm::MVT::SimpleValueType::v16i32' data-ref="llvm::MVT::SimpleValueType::v16i32">v16i32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="310">310</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::VECTOR_SHUFFLE" title='llvm::ISD::NodeType::VECTOR_SHUFFLE' data-ref="llvm::ISD::NodeType::VECTOR_SHUFFLE">VECTOR_SHUFFLE</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v16f32" title='llvm::MVT::SimpleValueType::v16f32' data-ref="llvm::MVT::SimpleValueType::v16f32">v16f32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="311">311</th><td></td></tr>
<tr><th id="312">312</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BUILD_VECTOR" title='llvm::ISD::NodeType::BUILD_VECTOR' data-ref="llvm::ISD::NodeType::BUILD_VECTOR">BUILD_VECTOR</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f16" title='llvm::MVT::SimpleValueType::v4f16' data-ref="llvm::MVT::SimpleValueType::v4f16">v4f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="313">313</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BUILD_VECTOR" title='llvm::ISD::NodeType::BUILD_VECTOR' data-ref="llvm::ISD::NodeType::BUILD_VECTOR">BUILD_VECTOR</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i16" title='llvm::MVT::SimpleValueType::v4i16' data-ref="llvm::MVT::SimpleValueType::v4i16">v4i16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="314">314</th><td></td></tr>
<tr><th id="315">315</th><td>  <i>// Avoid stack access for these.</i></td></tr>
<tr><th id="316">316</th><td><i>  // TODO: Generalize to more vector types.</i></td></tr>
<tr><th id="317">317</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INSERT_VECTOR_ELT" title='llvm::ISD::NodeType::INSERT_VECTOR_ELT' data-ref="llvm::ISD::NodeType::INSERT_VECTOR_ELT">INSERT_VECTOR_ELT</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i16" title='llvm::MVT::SimpleValueType::v2i16' data-ref="llvm::MVT::SimpleValueType::v2i16">v2i16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="318">318</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INSERT_VECTOR_ELT" title='llvm::ISD::NodeType::INSERT_VECTOR_ELT' data-ref="llvm::ISD::NodeType::INSERT_VECTOR_ELT">INSERT_VECTOR_ELT</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f16" title='llvm::MVT::SimpleValueType::v2f16' data-ref="llvm::MVT::SimpleValueType::v2f16">v2f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="319">319</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INSERT_VECTOR_ELT" title='llvm::ISD::NodeType::INSERT_VECTOR_ELT' data-ref="llvm::ISD::NodeType::INSERT_VECTOR_ELT">INSERT_VECTOR_ELT</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i16" title='llvm::MVT::SimpleValueType::v4i16' data-ref="llvm::MVT::SimpleValueType::v4i16">v4i16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="320">320</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INSERT_VECTOR_ELT" title='llvm::ISD::NodeType::INSERT_VECTOR_ELT' data-ref="llvm::ISD::NodeType::INSERT_VECTOR_ELT">INSERT_VECTOR_ELT</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f16" title='llvm::MVT::SimpleValueType::v4f16' data-ref="llvm::MVT::SimpleValueType::v4f16">v4f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="321">321</th><td></td></tr>
<tr><th id="322">322</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::EXTRACT_VECTOR_ELT" title='llvm::ISD::NodeType::EXTRACT_VECTOR_ELT' data-ref="llvm::ISD::NodeType::EXTRACT_VECTOR_ELT">EXTRACT_VECTOR_ELT</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i16" title='llvm::MVT::SimpleValueType::v2i16' data-ref="llvm::MVT::SimpleValueType::v2i16">v2i16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="323">323</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::EXTRACT_VECTOR_ELT" title='llvm::ISD::NodeType::EXTRACT_VECTOR_ELT' data-ref="llvm::ISD::NodeType::EXTRACT_VECTOR_ELT">EXTRACT_VECTOR_ELT</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f16" title='llvm::MVT::SimpleValueType::v2f16' data-ref="llvm::MVT::SimpleValueType::v2f16">v2f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="324">324</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::EXTRACT_VECTOR_ELT" title='llvm::ISD::NodeType::EXTRACT_VECTOR_ELT' data-ref="llvm::ISD::NodeType::EXTRACT_VECTOR_ELT">EXTRACT_VECTOR_ELT</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i8" title='llvm::MVT::SimpleValueType::v2i8' data-ref="llvm::MVT::SimpleValueType::v2i8">v2i8</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="325">325</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::EXTRACT_VECTOR_ELT" title='llvm::ISD::NodeType::EXTRACT_VECTOR_ELT' data-ref="llvm::ISD::NodeType::EXTRACT_VECTOR_ELT">EXTRACT_VECTOR_ELT</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i8" title='llvm::MVT::SimpleValueType::v4i8' data-ref="llvm::MVT::SimpleValueType::v4i8">v4i8</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="326">326</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::EXTRACT_VECTOR_ELT" title='llvm::ISD::NodeType::EXTRACT_VECTOR_ELT' data-ref="llvm::ISD::NodeType::EXTRACT_VECTOR_ELT">EXTRACT_VECTOR_ELT</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8i8" title='llvm::MVT::SimpleValueType::v8i8' data-ref="llvm::MVT::SimpleValueType::v8i8">v8i8</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="327">327</th><td></td></tr>
<tr><th id="328">328</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INSERT_VECTOR_ELT" title='llvm::ISD::NodeType::INSERT_VECTOR_ELT' data-ref="llvm::ISD::NodeType::INSERT_VECTOR_ELT">INSERT_VECTOR_ELT</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i8" title='llvm::MVT::SimpleValueType::v2i8' data-ref="llvm::MVT::SimpleValueType::v2i8">v2i8</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="329">329</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INSERT_VECTOR_ELT" title='llvm::ISD::NodeType::INSERT_VECTOR_ELT' data-ref="llvm::ISD::NodeType::INSERT_VECTOR_ELT">INSERT_VECTOR_ELT</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i8" title='llvm::MVT::SimpleValueType::v4i8' data-ref="llvm::MVT::SimpleValueType::v4i8">v4i8</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="330">330</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INSERT_VECTOR_ELT" title='llvm::ISD::NodeType::INSERT_VECTOR_ELT' data-ref="llvm::ISD::NodeType::INSERT_VECTOR_ELT">INSERT_VECTOR_ELT</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8i8" title='llvm::MVT::SimpleValueType::v8i8' data-ref="llvm::MVT::SimpleValueType::v8i8">v8i8</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="331">331</th><td></td></tr>
<tr><th id="332">332</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::EXTRACT_VECTOR_ELT" title='llvm::ISD::NodeType::EXTRACT_VECTOR_ELT' data-ref="llvm::ISD::NodeType::EXTRACT_VECTOR_ELT">EXTRACT_VECTOR_ELT</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i16" title='llvm::MVT::SimpleValueType::v4i16' data-ref="llvm::MVT::SimpleValueType::v4i16">v4i16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="333">333</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::EXTRACT_VECTOR_ELT" title='llvm::ISD::NodeType::EXTRACT_VECTOR_ELT' data-ref="llvm::ISD::NodeType::EXTRACT_VECTOR_ELT">EXTRACT_VECTOR_ELT</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f16" title='llvm::MVT::SimpleValueType::v4f16' data-ref="llvm::MVT::SimpleValueType::v4f16">v4f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="334">334</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INSERT_VECTOR_ELT" title='llvm::ISD::NodeType::INSERT_VECTOR_ELT' data-ref="llvm::ISD::NodeType::INSERT_VECTOR_ELT">INSERT_VECTOR_ELT</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i16" title='llvm::MVT::SimpleValueType::v4i16' data-ref="llvm::MVT::SimpleValueType::v4i16">v4i16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="335">335</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INSERT_VECTOR_ELT" title='llvm::ISD::NodeType::INSERT_VECTOR_ELT' data-ref="llvm::ISD::NodeType::INSERT_VECTOR_ELT">INSERT_VECTOR_ELT</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f16" title='llvm::MVT::SimpleValueType::v4f16' data-ref="llvm::MVT::SimpleValueType::v4f16">v4f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="336">336</th><td></td></tr>
<tr><th id="337">337</th><td>  <i>// Deal with vec3 vector operations when widened to vec4.</i></td></tr>
<tr><th id="338">338</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INSERT_SUBVECTOR" title='llvm::ISD::NodeType::INSERT_SUBVECTOR' data-ref="llvm::ISD::NodeType::INSERT_SUBVECTOR">INSERT_SUBVECTOR</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v3i32" title='llvm::MVT::SimpleValueType::v3i32' data-ref="llvm::MVT::SimpleValueType::v3i32">v3i32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="339">339</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INSERT_SUBVECTOR" title='llvm::ISD::NodeType::INSERT_SUBVECTOR' data-ref="llvm::ISD::NodeType::INSERT_SUBVECTOR">INSERT_SUBVECTOR</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v3f32" title='llvm::MVT::SimpleValueType::v3f32' data-ref="llvm::MVT::SimpleValueType::v3f32">v3f32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="340">340</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INSERT_SUBVECTOR" title='llvm::ISD::NodeType::INSERT_SUBVECTOR' data-ref="llvm::ISD::NodeType::INSERT_SUBVECTOR">INSERT_SUBVECTOR</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i32" title='llvm::MVT::SimpleValueType::v4i32' data-ref="llvm::MVT::SimpleValueType::v4i32">v4i32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="341">341</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INSERT_SUBVECTOR" title='llvm::ISD::NodeType::INSERT_SUBVECTOR' data-ref="llvm::ISD::NodeType::INSERT_SUBVECTOR">INSERT_SUBVECTOR</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f32" title='llvm::MVT::SimpleValueType::v4f32' data-ref="llvm::MVT::SimpleValueType::v4f32">v4f32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="342">342</th><td></td></tr>
<tr><th id="343">343</th><td>  <i>// Deal with vec5 vector operations when widened to vec8.</i></td></tr>
<tr><th id="344">344</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INSERT_SUBVECTOR" title='llvm::ISD::NodeType::INSERT_SUBVECTOR' data-ref="llvm::ISD::NodeType::INSERT_SUBVECTOR">INSERT_SUBVECTOR</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v5i32" title='llvm::MVT::SimpleValueType::v5i32' data-ref="llvm::MVT::SimpleValueType::v5i32">v5i32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="345">345</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INSERT_SUBVECTOR" title='llvm::ISD::NodeType::INSERT_SUBVECTOR' data-ref="llvm::ISD::NodeType::INSERT_SUBVECTOR">INSERT_SUBVECTOR</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v5f32" title='llvm::MVT::SimpleValueType::v5f32' data-ref="llvm::MVT::SimpleValueType::v5f32">v5f32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="346">346</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INSERT_SUBVECTOR" title='llvm::ISD::NodeType::INSERT_SUBVECTOR' data-ref="llvm::ISD::NodeType::INSERT_SUBVECTOR">INSERT_SUBVECTOR</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8i32" title='llvm::MVT::SimpleValueType::v8i32' data-ref="llvm::MVT::SimpleValueType::v8i32">v8i32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="347">347</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INSERT_SUBVECTOR" title='llvm::ISD::NodeType::INSERT_SUBVECTOR' data-ref="llvm::ISD::NodeType::INSERT_SUBVECTOR">INSERT_SUBVECTOR</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8f32" title='llvm::MVT::SimpleValueType::v8f32' data-ref="llvm::MVT::SimpleValueType::v8f32">v8f32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="348">348</th><td></td></tr>
<tr><th id="349">349</th><td>  <i>// BUFFER/FLAT_ATOMIC_CMP_SWAP on GCN GPUs needs input marshalling,</i></td></tr>
<tr><th id="350">350</th><td><i>  // and output demarshalling</i></td></tr>
<tr><th id="351">351</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ATOMIC_CMP_SWAP" title='llvm::ISD::NodeType::ATOMIC_CMP_SWAP' data-ref="llvm::ISD::NodeType::ATOMIC_CMP_SWAP">ATOMIC_CMP_SWAP</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="352">352</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ATOMIC_CMP_SWAP" title='llvm::ISD::NodeType::ATOMIC_CMP_SWAP' data-ref="llvm::ISD::NodeType::ATOMIC_CMP_SWAP">ATOMIC_CMP_SWAP</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="353">353</th><td></td></tr>
<tr><th id="354">354</th><td>  <i>// We can't return success/failure, only the old value,</i></td></tr>
<tr><th id="355">355</th><td><i>  // let LLVM add the comparison</i></td></tr>
<tr><th id="356">356</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ATOMIC_CMP_SWAP_WITH_SUCCESS" title='llvm::ISD::NodeType::ATOMIC_CMP_SWAP_WITH_SUCCESS' data-ref="llvm::ISD::NodeType::ATOMIC_CMP_SWAP_WITH_SUCCESS">ATOMIC_CMP_SWAP_WITH_SUCCESS</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="357">357</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ATOMIC_CMP_SWAP_WITH_SUCCESS" title='llvm::ISD::NodeType::ATOMIC_CMP_SWAP_WITH_SUCCESS' data-ref="llvm::ISD::NodeType::ATOMIC_CMP_SWAP_WITH_SUCCESS">ATOMIC_CMP_SWAP_WITH_SUCCESS</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="358">358</th><td></td></tr>
<tr><th id="359">359</th><td>  <b>if</b> (<a class="member" href="SIISelLowering.h.html#llvm::SITargetLowering::Subtarget" title='llvm::SITargetLowering::Subtarget' data-ref="llvm::SITargetLowering::Subtarget">Subtarget</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget19hasFlatAddressSpaceEv" title='llvm::GCNSubtarget::hasFlatAddressSpace' data-ref="_ZNK4llvm12GCNSubtarget19hasFlatAddressSpaceEv">hasFlatAddressSpace</a>()) {</td></tr>
<tr><th id="360">360</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ADDRSPACECAST" title='llvm::ISD::NodeType::ADDRSPACECAST' data-ref="llvm::ISD::NodeType::ADDRSPACECAST">ADDRSPACECAST</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="361">361</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ADDRSPACECAST" title='llvm::ISD::NodeType::ADDRSPACECAST' data-ref="llvm::ISD::NodeType::ADDRSPACECAST">ADDRSPACECAST</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="362">362</th><td>  }</td></tr>
<tr><th id="363">363</th><td></td></tr>
<tr><th id="364">364</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BSWAP" title='llvm::ISD::NodeType::BSWAP' data-ref="llvm::ISD::NodeType::BSWAP">BSWAP</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="365">365</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BITREVERSE" title='llvm::ISD::NodeType::BITREVERSE' data-ref="llvm::ISD::NodeType::BITREVERSE">BITREVERSE</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="366">366</th><td></td></tr>
<tr><th id="367">367</th><td>  <i>// On SI this is s_memtime and s_memrealtime on VI.</i></td></tr>
<tr><th id="368">368</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::READCYCLECOUNTER" title='llvm::ISD::NodeType::READCYCLECOUNTER' data-ref="llvm::ISD::NodeType::READCYCLECOUNTER">READCYCLECOUNTER</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="369">369</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::TRAP" title='llvm::ISD::NodeType::TRAP' data-ref="llvm::ISD::NodeType::TRAP">TRAP</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Other" title='llvm::MVT::SimpleValueType::Other' data-ref="llvm::MVT::SimpleValueType::Other">Other</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="370">370</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::DEBUGTRAP" title='llvm::ISD::NodeType::DEBUGTRAP' data-ref="llvm::ISD::NodeType::DEBUGTRAP">DEBUGTRAP</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Other" title='llvm::MVT::SimpleValueType::Other' data-ref="llvm::MVT::SimpleValueType::Other">Other</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="371">371</th><td></td></tr>
<tr><th id="372">372</th><td>  <b>if</b> (<span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">Subtarget</span>-&gt;has16BitInsts()) {</td></tr>
<tr><th id="373">373</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FLOG" title='llvm::ISD::NodeType::FLOG' data-ref="llvm::ISD::NodeType::FLOG">FLOG</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f16" title='llvm::MVT::SimpleValueType::f16' data-ref="llvm::MVT::SimpleValueType::f16">f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="374">374</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FEXP" title='llvm::ISD::NodeType::FEXP' data-ref="llvm::ISD::NodeType::FEXP">FEXP</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f16" title='llvm::MVT::SimpleValueType::f16' data-ref="llvm::MVT::SimpleValueType::f16">f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="375">375</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FLOG10" title='llvm::ISD::NodeType::FLOG10' data-ref="llvm::ISD::NodeType::FLOG10">FLOG10</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f16" title='llvm::MVT::SimpleValueType::f16' data-ref="llvm::MVT::SimpleValueType::f16">f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="376">376</th><td>  }</td></tr>
<tr><th id="377">377</th><td></td></tr>
<tr><th id="378">378</th><td>  <i>// v_mad_f32 does not support denormals according to some sources.</i></td></tr>
<tr><th id="379">379</th><td>  <b>if</b> (!<span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">Subtarget</span>-&gt;hasFP32Denormals())</td></tr>
<tr><th id="380">380</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMAD" title='llvm::ISD::NodeType::FMAD' data-ref="llvm::ISD::NodeType::FMAD">FMAD</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="381">381</th><td></td></tr>
<tr><th id="382">382</th><td>  <b>if</b> (!<a class="member" href="SIISelLowering.h.html#llvm::SITargetLowering::Subtarget" title='llvm::SITargetLowering::Subtarget' data-ref="llvm::SITargetLowering::Subtarget">Subtarget</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget6hasBFIEv" title='llvm::GCNSubtarget::hasBFI' data-ref="_ZNK4llvm12GCNSubtarget6hasBFIEv">hasBFI</a>()) {</td></tr>
<tr><th id="383">383</th><td>    <i>// fcopysign can be done in a single instruction with BFI.</i></td></tr>
<tr><th id="384">384</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FCOPYSIGN" title='llvm::ISD::NodeType::FCOPYSIGN' data-ref="llvm::ISD::NodeType::FCOPYSIGN">FCOPYSIGN</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="385">385</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FCOPYSIGN" title='llvm::ISD::NodeType::FCOPYSIGN' data-ref="llvm::ISD::NodeType::FCOPYSIGN">FCOPYSIGN</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="386">386</th><td>  }</td></tr>
<tr><th id="387">387</th><td></td></tr>
<tr><th id="388">388</th><td>  <b>if</b> (!<a class="member" href="SIISelLowering.h.html#llvm::SITargetLowering::Subtarget" title='llvm::SITargetLowering::Subtarget' data-ref="llvm::SITargetLowering::Subtarget">Subtarget</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget7hasBCNTEj" title='llvm::GCNSubtarget::hasBCNT' data-ref="_ZNK4llvm12GCNSubtarget7hasBCNTEj">hasBCNT</a>(<var>32</var>))</td></tr>
<tr><th id="389">389</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::CTPOP" title='llvm::ISD::NodeType::CTPOP' data-ref="llvm::ISD::NodeType::CTPOP">CTPOP</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="390">390</th><td></td></tr>
<tr><th id="391">391</th><td>  <b>if</b> (!<a class="member" href="SIISelLowering.h.html#llvm::SITargetLowering::Subtarget" title='llvm::SITargetLowering::Subtarget' data-ref="llvm::SITargetLowering::Subtarget">Subtarget</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget7hasBCNTEj" title='llvm::GCNSubtarget::hasBCNT' data-ref="_ZNK4llvm12GCNSubtarget7hasBCNTEj">hasBCNT</a>(<var>64</var>))</td></tr>
<tr><th id="392">392</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::CTPOP" title='llvm::ISD::NodeType::CTPOP' data-ref="llvm::ISD::NodeType::CTPOP">CTPOP</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="393">393</th><td></td></tr>
<tr><th id="394">394</th><td>  <b>if</b> (<a class="member" href="SIISelLowering.h.html#llvm::SITargetLowering::Subtarget" title='llvm::SITargetLowering::Subtarget' data-ref="llvm::SITargetLowering::Subtarget">Subtarget</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget7hasFFBHEv" title='llvm::GCNSubtarget::hasFFBH' data-ref="_ZNK4llvm12GCNSubtarget7hasFFBHEv">hasFFBH</a>())</td></tr>
<tr><th id="395">395</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::CTLZ_ZERO_UNDEF" title='llvm::ISD::NodeType::CTLZ_ZERO_UNDEF' data-ref="llvm::ISD::NodeType::CTLZ_ZERO_UNDEF">CTLZ_ZERO_UNDEF</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="396">396</th><td></td></tr>
<tr><th id="397">397</th><td>  <b>if</b> (<a class="member" href="SIISelLowering.h.html#llvm::SITargetLowering::Subtarget" title='llvm::SITargetLowering::Subtarget' data-ref="llvm::SITargetLowering::Subtarget">Subtarget</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget7hasFFBLEv" title='llvm::GCNSubtarget::hasFFBL' data-ref="_ZNK4llvm12GCNSubtarget7hasFFBLEv">hasFFBL</a>())</td></tr>
<tr><th id="398">398</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::CTTZ_ZERO_UNDEF" title='llvm::ISD::NodeType::CTTZ_ZERO_UNDEF' data-ref="llvm::ISD::NodeType::CTTZ_ZERO_UNDEF">CTTZ_ZERO_UNDEF</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="399">399</th><td></td></tr>
<tr><th id="400">400</th><td>  <i>// We only really have 32-bit BFE instructions (and 16-bit on VI).</i></td></tr>
<tr><th id="401">401</th><td><i>  //</i></td></tr>
<tr><th id="402">402</th><td><i>  // On SI+ there are 64-bit BFEs, but they are scalar only and there isn't any</i></td></tr>
<tr><th id="403">403</th><td><i>  // effort to match them now. We want this to be false for i64 cases when the</i></td></tr>
<tr><th id="404">404</th><td><i>  // extraction isn't restricted to the upper or lower half. Ideally we would</i></td></tr>
<tr><th id="405">405</th><td><i>  // have some pass reduce 64-bit extracts to 32-bit if possible. Extracts that</i></td></tr>
<tr><th id="406">406</th><td><i>  // span the midpoint are probably relatively rare, so don't worry about them</i></td></tr>
<tr><th id="407">407</th><td><i>  // for now.</i></td></tr>
<tr><th id="408">408</th><td>  <b>if</b> (<a class="member" href="SIISelLowering.h.html#llvm::SITargetLowering::Subtarget" title='llvm::SITargetLowering::Subtarget' data-ref="llvm::SITargetLowering::Subtarget">Subtarget</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget6hasBFEEv" title='llvm::GCNSubtarget::hasBFE' data-ref="_ZNK4llvm12GCNSubtarget6hasBFEEv">hasBFE</a>())</td></tr>
<tr><th id="409">409</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase21setHasExtractBitsInsnEb" title='llvm::TargetLoweringBase::setHasExtractBitsInsn' data-ref="_ZN4llvm18TargetLoweringBase21setHasExtractBitsInsnEb">setHasExtractBitsInsn</a>(<b>true</b>);</td></tr>
<tr><th id="410">410</th><td></td></tr>
<tr><th id="411">411</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMINNUM" title='llvm::ISD::NodeType::FMINNUM' data-ref="llvm::ISD::NodeType::FMINNUM">FMINNUM</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="412">412</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMAXNUM" title='llvm::ISD::NodeType::FMAXNUM' data-ref="llvm::ISD::NodeType::FMAXNUM">FMAXNUM</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="413">413</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMINNUM" title='llvm::ISD::NodeType::FMINNUM' data-ref="llvm::ISD::NodeType::FMINNUM">FMINNUM</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="414">414</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMAXNUM" title='llvm::ISD::NodeType::FMAXNUM' data-ref="llvm::ISD::NodeType::FMAXNUM">FMAXNUM</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="415">415</th><td></td></tr>
<tr><th id="416">416</th><td></td></tr>
<tr><th id="417">417</th><td>  <i>// These are really only legal for ieee_mode functions. We should be avoiding</i></td></tr>
<tr><th id="418">418</th><td><i>  // them for functions that don't have ieee_mode enabled, so just say they are</i></td></tr>
<tr><th id="419">419</th><td><i>  // legal.</i></td></tr>
<tr><th id="420">420</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMINNUM_IEEE" title='llvm::ISD::NodeType::FMINNUM_IEEE' data-ref="llvm::ISD::NodeType::FMINNUM_IEEE">FMINNUM_IEEE</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="421">421</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMAXNUM_IEEE" title='llvm::ISD::NodeType::FMAXNUM_IEEE' data-ref="llvm::ISD::NodeType::FMAXNUM_IEEE">FMAXNUM_IEEE</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="422">422</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMINNUM_IEEE" title='llvm::ISD::NodeType::FMINNUM_IEEE' data-ref="llvm::ISD::NodeType::FMINNUM_IEEE">FMINNUM_IEEE</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="423">423</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMAXNUM_IEEE" title='llvm::ISD::NodeType::FMAXNUM_IEEE' data-ref="llvm::ISD::NodeType::FMAXNUM_IEEE">FMAXNUM_IEEE</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="424">424</th><td></td></tr>
<tr><th id="425">425</th><td></td></tr>
<tr><th id="426">426</th><td>  <b>if</b> (<a class="member" href="SIISelLowering.h.html#llvm::SITargetLowering::Subtarget" title='llvm::SITargetLowering::Subtarget' data-ref="llvm::SITargetLowering::Subtarget">Subtarget</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget13getGenerationEv" title='llvm::GCNSubtarget::getGeneration' data-ref="_ZNK4llvm12GCNSubtarget13getGenerationEv">getGeneration</a>() &gt;= <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget">AMDGPUSubtarget</a>::<a class="enum" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::Generation::SEA_ISLANDS" title='llvm::AMDGPUSubtarget::Generation::SEA_ISLANDS' data-ref="llvm::AMDGPUSubtarget::Generation::SEA_ISLANDS">SEA_ISLANDS</a>) {</td></tr>
<tr><th id="427">427</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FTRUNC" title='llvm::ISD::NodeType::FTRUNC' data-ref="llvm::ISD::NodeType::FTRUNC">FTRUNC</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="428">428</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FCEIL" title='llvm::ISD::NodeType::FCEIL' data-ref="llvm::ISD::NodeType::FCEIL">FCEIL</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="429">429</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FRINT" title='llvm::ISD::NodeType::FRINT' data-ref="llvm::ISD::NodeType::FRINT">FRINT</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="430">430</th><td>  } <b>else</b> {</td></tr>
<tr><th id="431">431</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FCEIL" title='llvm::ISD::NodeType::FCEIL' data-ref="llvm::ISD::NodeType::FCEIL">FCEIL</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="432">432</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FTRUNC" title='llvm::ISD::NodeType::FTRUNC' data-ref="llvm::ISD::NodeType::FTRUNC">FTRUNC</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="433">433</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FRINT" title='llvm::ISD::NodeType::FRINT' data-ref="llvm::ISD::NodeType::FRINT">FRINT</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="434">434</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FFLOOR" title='llvm::ISD::NodeType::FFLOOR' data-ref="llvm::ISD::NodeType::FFLOOR">FFLOOR</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="435">435</th><td>  }</td></tr>
<tr><th id="436">436</th><td></td></tr>
<tr><th id="437">437</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FFLOOR" title='llvm::ISD::NodeType::FFLOOR' data-ref="llvm::ISD::NodeType::FFLOOR">FFLOOR</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="438">438</th><td></td></tr>
<tr><th id="439">439</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FSIN" title='llvm::ISD::NodeType::FSIN' data-ref="llvm::ISD::NodeType::FSIN">FSIN</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="440">440</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FCOS" title='llvm::ISD::NodeType::FCOS' data-ref="llvm::ISD::NodeType::FCOS">FCOS</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="441">441</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FDIV" title='llvm::ISD::NodeType::FDIV' data-ref="llvm::ISD::NodeType::FDIV">FDIV</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="442">442</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FDIV" title='llvm::ISD::NodeType::FDIV' data-ref="llvm::ISD::NodeType::FDIV">FDIV</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="443">443</th><td></td></tr>
<tr><th id="444">444</th><td>  <b>if</b> (<span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">Subtarget</span>-&gt;has16BitInsts()) {</td></tr>
<tr><th id="445">445</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::Constant" title='llvm::ISD::NodeType::Constant' data-ref="llvm::ISD::NodeType::Constant">Constant</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="446">446</th><td></td></tr>
<tr><th id="447">447</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SMIN" title='llvm::ISD::NodeType::SMIN' data-ref="llvm::ISD::NodeType::SMIN">SMIN</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="448">448</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SMAX" title='llvm::ISD::NodeType::SMAX' data-ref="llvm::ISD::NodeType::SMAX">SMAX</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="449">449</th><td></td></tr>
<tr><th id="450">450</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::UMIN" title='llvm::ISD::NodeType::UMIN' data-ref="llvm::ISD::NodeType::UMIN">UMIN</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="451">451</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::UMAX" title='llvm::ISD::NodeType::UMAX' data-ref="llvm::ISD::NodeType::UMAX">UMAX</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="452">452</th><td></td></tr>
<tr><th id="453">453</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SIGN_EXTEND" title='llvm::ISD::NodeType::SIGN_EXTEND' data-ref="llvm::ISD::NodeType::SIGN_EXTEND">SIGN_EXTEND</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Promote" title='llvm::TargetLoweringBase::LegalizeAction::Promote' data-ref="llvm::TargetLoweringBase::LegalizeAction::Promote">Promote</a>);</td></tr>
<tr><th id="454">454</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase17AddPromotedToTypeEjNS_3MVTES1_" title='llvm::TargetLoweringBase::AddPromotedToType' data-ref="_ZN4llvm18TargetLoweringBase17AddPromotedToTypeEjNS_3MVTES1_">AddPromotedToType</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SIGN_EXTEND" title='llvm::ISD::NodeType::SIGN_EXTEND' data-ref="llvm::ISD::NodeType::SIGN_EXTEND">SIGN_EXTEND</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="455">455</th><td></td></tr>
<tr><th id="456">456</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ROTR" title='llvm::ISD::NodeType::ROTR' data-ref="llvm::ISD::NodeType::ROTR">ROTR</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Promote" title='llvm::TargetLoweringBase::LegalizeAction::Promote' data-ref="llvm::TargetLoweringBase::LegalizeAction::Promote">Promote</a>);</td></tr>
<tr><th id="457">457</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ROTL" title='llvm::ISD::NodeType::ROTL' data-ref="llvm::ISD::NodeType::ROTL">ROTL</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Promote" title='llvm::TargetLoweringBase::LegalizeAction::Promote' data-ref="llvm::TargetLoweringBase::LegalizeAction::Promote">Promote</a>);</td></tr>
<tr><th id="458">458</th><td></td></tr>
<tr><th id="459">459</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SDIV" title='llvm::ISD::NodeType::SDIV' data-ref="llvm::ISD::NodeType::SDIV">SDIV</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Promote" title='llvm::TargetLoweringBase::LegalizeAction::Promote' data-ref="llvm::TargetLoweringBase::LegalizeAction::Promote">Promote</a>);</td></tr>
<tr><th id="460">460</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::UDIV" title='llvm::ISD::NodeType::UDIV' data-ref="llvm::ISD::NodeType::UDIV">UDIV</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Promote" title='llvm::TargetLoweringBase::LegalizeAction::Promote' data-ref="llvm::TargetLoweringBase::LegalizeAction::Promote">Promote</a>);</td></tr>
<tr><th id="461">461</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SREM" title='llvm::ISD::NodeType::SREM' data-ref="llvm::ISD::NodeType::SREM">SREM</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Promote" title='llvm::TargetLoweringBase::LegalizeAction::Promote' data-ref="llvm::TargetLoweringBase::LegalizeAction::Promote">Promote</a>);</td></tr>
<tr><th id="462">462</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::UREM" title='llvm::ISD::NodeType::UREM' data-ref="llvm::ISD::NodeType::UREM">UREM</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Promote" title='llvm::TargetLoweringBase::LegalizeAction::Promote' data-ref="llvm::TargetLoweringBase::LegalizeAction::Promote">Promote</a>);</td></tr>
<tr><th id="463">463</th><td></td></tr>
<tr><th id="464">464</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BSWAP" title='llvm::ISD::NodeType::BSWAP' data-ref="llvm::ISD::NodeType::BSWAP">BSWAP</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Promote" title='llvm::TargetLoweringBase::LegalizeAction::Promote' data-ref="llvm::TargetLoweringBase::LegalizeAction::Promote">Promote</a>);</td></tr>
<tr><th id="465">465</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BITREVERSE" title='llvm::ISD::NodeType::BITREVERSE' data-ref="llvm::ISD::NodeType::BITREVERSE">BITREVERSE</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Promote" title='llvm::TargetLoweringBase::LegalizeAction::Promote' data-ref="llvm::TargetLoweringBase::LegalizeAction::Promote">Promote</a>);</td></tr>
<tr><th id="466">466</th><td></td></tr>
<tr><th id="467">467</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::CTTZ" title='llvm::ISD::NodeType::CTTZ' data-ref="llvm::ISD::NodeType::CTTZ">CTTZ</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Promote" title='llvm::TargetLoweringBase::LegalizeAction::Promote' data-ref="llvm::TargetLoweringBase::LegalizeAction::Promote">Promote</a>);</td></tr>
<tr><th id="468">468</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::CTTZ_ZERO_UNDEF" title='llvm::ISD::NodeType::CTTZ_ZERO_UNDEF' data-ref="llvm::ISD::NodeType::CTTZ_ZERO_UNDEF">CTTZ_ZERO_UNDEF</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Promote" title='llvm::TargetLoweringBase::LegalizeAction::Promote' data-ref="llvm::TargetLoweringBase::LegalizeAction::Promote">Promote</a>);</td></tr>
<tr><th id="469">469</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::CTLZ" title='llvm::ISD::NodeType::CTLZ' data-ref="llvm::ISD::NodeType::CTLZ">CTLZ</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Promote" title='llvm::TargetLoweringBase::LegalizeAction::Promote' data-ref="llvm::TargetLoweringBase::LegalizeAction::Promote">Promote</a>);</td></tr>
<tr><th id="470">470</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::CTLZ_ZERO_UNDEF" title='llvm::ISD::NodeType::CTLZ_ZERO_UNDEF' data-ref="llvm::ISD::NodeType::CTLZ_ZERO_UNDEF">CTLZ_ZERO_UNDEF</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Promote" title='llvm::TargetLoweringBase::LegalizeAction::Promote' data-ref="llvm::TargetLoweringBase::LegalizeAction::Promote">Promote</a>);</td></tr>
<tr><th id="471">471</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::CTPOP" title='llvm::ISD::NodeType::CTPOP' data-ref="llvm::ISD::NodeType::CTPOP">CTPOP</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Promote" title='llvm::TargetLoweringBase::LegalizeAction::Promote' data-ref="llvm::TargetLoweringBase::LegalizeAction::Promote">Promote</a>);</td></tr>
<tr><th id="472">472</th><td></td></tr>
<tr><th id="473">473</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SELECT_CC" title='llvm::ISD::NodeType::SELECT_CC' data-ref="llvm::ISD::NodeType::SELECT_CC">SELECT_CC</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="474">474</th><td></td></tr>
<tr><th id="475">475</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BR_CC" title='llvm::ISD::NodeType::BR_CC' data-ref="llvm::ISD::NodeType::BR_CC">BR_CC</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="476">476</th><td></td></tr>
<tr><th id="477">477</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::LOAD" title='llvm::ISD::NodeType::LOAD' data-ref="llvm::ISD::NodeType::LOAD">LOAD</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="478">478</th><td></td></tr>
<tr><th id="479">479</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase19setTruncStoreActionENS_3MVTES1_NS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setTruncStoreAction' data-ref="_ZN4llvm18TargetLoweringBase19setTruncStoreActionENS_3MVTES1_NS0_14LegalizeActionE">setTruncStoreAction</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="480">480</th><td></td></tr>
<tr><th id="481">481</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FP16_TO_FP" title='llvm::ISD::NodeType::FP16_TO_FP' data-ref="llvm::ISD::NodeType::FP16_TO_FP">FP16_TO_FP</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Promote" title='llvm::TargetLoweringBase::LegalizeAction::Promote' data-ref="llvm::TargetLoweringBase::LegalizeAction::Promote">Promote</a>);</td></tr>
<tr><th id="482">482</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase17AddPromotedToTypeEjNS_3MVTES1_" title='llvm::TargetLoweringBase::AddPromotedToType' data-ref="_ZN4llvm18TargetLoweringBase17AddPromotedToTypeEjNS_3MVTES1_">AddPromotedToType</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FP16_TO_FP" title='llvm::ISD::NodeType::FP16_TO_FP' data-ref="llvm::ISD::NodeType::FP16_TO_FP">FP16_TO_FP</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="483">483</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FP_TO_FP16" title='llvm::ISD::NodeType::FP_TO_FP16' data-ref="llvm::ISD::NodeType::FP_TO_FP16">FP_TO_FP16</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Promote" title='llvm::TargetLoweringBase::LegalizeAction::Promote' data-ref="llvm::TargetLoweringBase::LegalizeAction::Promote">Promote</a>);</td></tr>
<tr><th id="484">484</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase17AddPromotedToTypeEjNS_3MVTES1_" title='llvm::TargetLoweringBase::AddPromotedToType' data-ref="_ZN4llvm18TargetLoweringBase17AddPromotedToTypeEjNS_3MVTES1_">AddPromotedToType</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FP_TO_FP16" title='llvm::ISD::NodeType::FP_TO_FP16' data-ref="llvm::ISD::NodeType::FP_TO_FP16">FP_TO_FP16</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="485">485</th><td></td></tr>
<tr><th id="486">486</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FP_TO_SINT" title='llvm::ISD::NodeType::FP_TO_SINT' data-ref="llvm::ISD::NodeType::FP_TO_SINT">FP_TO_SINT</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Promote" title='llvm::TargetLoweringBase::LegalizeAction::Promote' data-ref="llvm::TargetLoweringBase::LegalizeAction::Promote">Promote</a>);</td></tr>
<tr><th id="487">487</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FP_TO_UINT" title='llvm::ISD::NodeType::FP_TO_UINT' data-ref="llvm::ISD::NodeType::FP_TO_UINT">FP_TO_UINT</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Promote" title='llvm::TargetLoweringBase::LegalizeAction::Promote' data-ref="llvm::TargetLoweringBase::LegalizeAction::Promote">Promote</a>);</td></tr>
<tr><th id="488">488</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SINT_TO_FP" title='llvm::ISD::NodeType::SINT_TO_FP' data-ref="llvm::ISD::NodeType::SINT_TO_FP">SINT_TO_FP</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Promote" title='llvm::TargetLoweringBase::LegalizeAction::Promote' data-ref="llvm::TargetLoweringBase::LegalizeAction::Promote">Promote</a>);</td></tr>
<tr><th id="489">489</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::UINT_TO_FP" title='llvm::ISD::NodeType::UINT_TO_FP' data-ref="llvm::ISD::NodeType::UINT_TO_FP">UINT_TO_FP</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Promote" title='llvm::TargetLoweringBase::LegalizeAction::Promote' data-ref="llvm::TargetLoweringBase::LegalizeAction::Promote">Promote</a>);</td></tr>
<tr><th id="490">490</th><td></td></tr>
<tr><th id="491">491</th><td>    <i>// F16 - Constant Actions.</i></td></tr>
<tr><th id="492">492</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ConstantFP" title='llvm::ISD::NodeType::ConstantFP' data-ref="llvm::ISD::NodeType::ConstantFP">ConstantFP</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f16" title='llvm::MVT::SimpleValueType::f16' data-ref="llvm::MVT::SimpleValueType::f16">f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="493">493</th><td></td></tr>
<tr><th id="494">494</th><td>    <i>// F16 - Load/Store Actions.</i></td></tr>
<tr><th id="495">495</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::LOAD" title='llvm::ISD::NodeType::LOAD' data-ref="llvm::ISD::NodeType::LOAD">LOAD</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f16" title='llvm::MVT::SimpleValueType::f16' data-ref="llvm::MVT::SimpleValueType::f16">f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Promote" title='llvm::TargetLoweringBase::LegalizeAction::Promote' data-ref="llvm::TargetLoweringBase::LegalizeAction::Promote">Promote</a>);</td></tr>
<tr><th id="496">496</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase17AddPromotedToTypeEjNS_3MVTES1_" title='llvm::TargetLoweringBase::AddPromotedToType' data-ref="_ZN4llvm18TargetLoweringBase17AddPromotedToTypeEjNS_3MVTES1_">AddPromotedToType</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::LOAD" title='llvm::ISD::NodeType::LOAD' data-ref="llvm::ISD::NodeType::LOAD">LOAD</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f16" title='llvm::MVT::SimpleValueType::f16' data-ref="llvm::MVT::SimpleValueType::f16">f16</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>);</td></tr>
<tr><th id="497">497</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::STORE" title='llvm::ISD::NodeType::STORE' data-ref="llvm::ISD::NodeType::STORE">STORE</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f16" title='llvm::MVT::SimpleValueType::f16' data-ref="llvm::MVT::SimpleValueType::f16">f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Promote" title='llvm::TargetLoweringBase::LegalizeAction::Promote' data-ref="llvm::TargetLoweringBase::LegalizeAction::Promote">Promote</a>);</td></tr>
<tr><th id="498">498</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase17AddPromotedToTypeEjNS_3MVTES1_" title='llvm::TargetLoweringBase::AddPromotedToType' data-ref="_ZN4llvm18TargetLoweringBase17AddPromotedToTypeEjNS_3MVTES1_">AddPromotedToType</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::STORE" title='llvm::ISD::NodeType::STORE' data-ref="llvm::ISD::NodeType::STORE">STORE</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f16" title='llvm::MVT::SimpleValueType::f16' data-ref="llvm::MVT::SimpleValueType::f16">f16</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>);</td></tr>
<tr><th id="499">499</th><td></td></tr>
<tr><th id="500">500</th><td>    <i>// F16 - VOP1 Actions.</i></td></tr>
<tr><th id="501">501</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FP_ROUND" title='llvm::ISD::NodeType::FP_ROUND' data-ref="llvm::ISD::NodeType::FP_ROUND">FP_ROUND</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f16" title='llvm::MVT::SimpleValueType::f16' data-ref="llvm::MVT::SimpleValueType::f16">f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="502">502</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FCOS" title='llvm::ISD::NodeType::FCOS' data-ref="llvm::ISD::NodeType::FCOS">FCOS</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f16" title='llvm::MVT::SimpleValueType::f16' data-ref="llvm::MVT::SimpleValueType::f16">f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Promote" title='llvm::TargetLoweringBase::LegalizeAction::Promote' data-ref="llvm::TargetLoweringBase::LegalizeAction::Promote">Promote</a>);</td></tr>
<tr><th id="503">503</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FSIN" title='llvm::ISD::NodeType::FSIN' data-ref="llvm::ISD::NodeType::FSIN">FSIN</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f16" title='llvm::MVT::SimpleValueType::f16' data-ref="llvm::MVT::SimpleValueType::f16">f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Promote" title='llvm::TargetLoweringBase::LegalizeAction::Promote' data-ref="llvm::TargetLoweringBase::LegalizeAction::Promote">Promote</a>);</td></tr>
<tr><th id="504">504</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FP_TO_SINT" title='llvm::ISD::NodeType::FP_TO_SINT' data-ref="llvm::ISD::NodeType::FP_TO_SINT">FP_TO_SINT</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f16" title='llvm::MVT::SimpleValueType::f16' data-ref="llvm::MVT::SimpleValueType::f16">f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Promote" title='llvm::TargetLoweringBase::LegalizeAction::Promote' data-ref="llvm::TargetLoweringBase::LegalizeAction::Promote">Promote</a>);</td></tr>
<tr><th id="505">505</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FP_TO_UINT" title='llvm::ISD::NodeType::FP_TO_UINT' data-ref="llvm::ISD::NodeType::FP_TO_UINT">FP_TO_UINT</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f16" title='llvm::MVT::SimpleValueType::f16' data-ref="llvm::MVT::SimpleValueType::f16">f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Promote" title='llvm::TargetLoweringBase::LegalizeAction::Promote' data-ref="llvm::TargetLoweringBase::LegalizeAction::Promote">Promote</a>);</td></tr>
<tr><th id="506">506</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SINT_TO_FP" title='llvm::ISD::NodeType::SINT_TO_FP' data-ref="llvm::ISD::NodeType::SINT_TO_FP">SINT_TO_FP</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f16" title='llvm::MVT::SimpleValueType::f16' data-ref="llvm::MVT::SimpleValueType::f16">f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Promote" title='llvm::TargetLoweringBase::LegalizeAction::Promote' data-ref="llvm::TargetLoweringBase::LegalizeAction::Promote">Promote</a>);</td></tr>
<tr><th id="507">507</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::UINT_TO_FP" title='llvm::ISD::NodeType::UINT_TO_FP' data-ref="llvm::ISD::NodeType::UINT_TO_FP">UINT_TO_FP</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f16" title='llvm::MVT::SimpleValueType::f16' data-ref="llvm::MVT::SimpleValueType::f16">f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Promote" title='llvm::TargetLoweringBase::LegalizeAction::Promote' data-ref="llvm::TargetLoweringBase::LegalizeAction::Promote">Promote</a>);</td></tr>
<tr><th id="508">508</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FROUND" title='llvm::ISD::NodeType::FROUND' data-ref="llvm::ISD::NodeType::FROUND">FROUND</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f16" title='llvm::MVT::SimpleValueType::f16' data-ref="llvm::MVT::SimpleValueType::f16">f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="509">509</th><td></td></tr>
<tr><th id="510">510</th><td>    <i>// F16 - VOP2 Actions.</i></td></tr>
<tr><th id="511">511</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BR_CC" title='llvm::ISD::NodeType::BR_CC' data-ref="llvm::ISD::NodeType::BR_CC">BR_CC</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f16" title='llvm::MVT::SimpleValueType::f16' data-ref="llvm::MVT::SimpleValueType::f16">f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="512">512</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SELECT_CC" title='llvm::ISD::NodeType::SELECT_CC' data-ref="llvm::ISD::NodeType::SELECT_CC">SELECT_CC</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f16" title='llvm::MVT::SimpleValueType::f16' data-ref="llvm::MVT::SimpleValueType::f16">f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="513">513</th><td></td></tr>
<tr><th id="514">514</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FDIV" title='llvm::ISD::NodeType::FDIV' data-ref="llvm::ISD::NodeType::FDIV">FDIV</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f16" title='llvm::MVT::SimpleValueType::f16' data-ref="llvm::MVT::SimpleValueType::f16">f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="515">515</th><td></td></tr>
<tr><th id="516">516</th><td>    <i>// F16 - VOP3 Actions.</i></td></tr>
<tr><th id="517">517</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMA" title='llvm::ISD::NodeType::FMA' data-ref="llvm::ISD::NodeType::FMA">FMA</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f16" title='llvm::MVT::SimpleValueType::f16' data-ref="llvm::MVT::SimpleValueType::f16">f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="518">518</th><td>    <b>if</b> (!<a class="member" href="SIISelLowering.h.html#llvm::SITargetLowering::Subtarget" title='llvm::SITargetLowering::Subtarget' data-ref="llvm::SITargetLowering::Subtarget">Subtarget</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget16hasFP16DenormalsEv" title='llvm::GCNSubtarget::hasFP16Denormals' data-ref="_ZNK4llvm12GCNSubtarget16hasFP16DenormalsEv">hasFP16Denormals</a>() &amp;&amp; <a class="local col5 ref" href="#5STI" title='STI' data-ref="5STI">STI</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget9hasMadF16Ev" title='llvm::GCNSubtarget::hasMadF16' data-ref="_ZNK4llvm12GCNSubtarget9hasMadF16Ev">hasMadF16</a>())</td></tr>
<tr><th id="519">519</th><td>      <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMAD" title='llvm::ISD::NodeType::FMAD' data-ref="llvm::ISD::NodeType::FMAD">FMAD</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f16" title='llvm::MVT::SimpleValueType::f16' data-ref="llvm::MVT::SimpleValueType::f16">f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="520">520</th><td></td></tr>
<tr><th id="521">521</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col9 decl" id="9VT" title='VT' data-type='llvm::MVT' data-ref="9VT">VT</dfn> : {<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i16" title='llvm::MVT::SimpleValueType::v2i16' data-ref="llvm::MVT::SimpleValueType::v2i16">v2i16</a>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f16" title='llvm::MVT::SimpleValueType::v2f16' data-ref="llvm::MVT::SimpleValueType::v2f16">v2f16</a>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i16" title='llvm::MVT::SimpleValueType::v4i16' data-ref="llvm::MVT::SimpleValueType::v4i16">v4i16</a>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f16" title='llvm::MVT::SimpleValueType::v4f16' data-ref="llvm::MVT::SimpleValueType::v4f16">v4f16</a>}) {</td></tr>
<tr><th id="522">522</th><td>      <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="10Op" title='Op' data-type='unsigned int' data-ref="10Op">Op</dfn> = <var>0</var>; <a class="local col0 ref" href="#10Op" title='Op' data-ref="10Op">Op</a> &lt; <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BUILTIN_OP_END" title='llvm::ISD::NodeType::BUILTIN_OP_END' data-ref="llvm::ISD::NodeType::BUILTIN_OP_END">BUILTIN_OP_END</a>; ++<a class="local col0 ref" href="#10Op" title='Op' data-ref="10Op">Op</a>) {</td></tr>
<tr><th id="523">523</th><td>        <b>switch</b> (<a class="local col0 ref" href="#10Op" title='Op' data-ref="10Op">Op</a>) {</td></tr>
<tr><th id="524">524</th><td>        <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::LOAD" title='llvm::ISD::NodeType::LOAD' data-ref="llvm::ISD::NodeType::LOAD">LOAD</a>:</td></tr>
<tr><th id="525">525</th><td>        <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::STORE" title='llvm::ISD::NodeType::STORE' data-ref="llvm::ISD::NodeType::STORE">STORE</a>:</td></tr>
<tr><th id="526">526</th><td>        <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BUILD_VECTOR" title='llvm::ISD::NodeType::BUILD_VECTOR' data-ref="llvm::ISD::NodeType::BUILD_VECTOR">BUILD_VECTOR</a>:</td></tr>
<tr><th id="527">527</th><td>        <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BITCAST" title='llvm::ISD::NodeType::BITCAST' data-ref="llvm::ISD::NodeType::BITCAST">BITCAST</a>:</td></tr>
<tr><th id="528">528</th><td>        <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::EXTRACT_VECTOR_ELT" title='llvm::ISD::NodeType::EXTRACT_VECTOR_ELT' data-ref="llvm::ISD::NodeType::EXTRACT_VECTOR_ELT">EXTRACT_VECTOR_ELT</a>:</td></tr>
<tr><th id="529">529</th><td>        <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INSERT_VECTOR_ELT" title='llvm::ISD::NodeType::INSERT_VECTOR_ELT' data-ref="llvm::ISD::NodeType::INSERT_VECTOR_ELT">INSERT_VECTOR_ELT</a>:</td></tr>
<tr><th id="530">530</th><td>        <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INSERT_SUBVECTOR" title='llvm::ISD::NodeType::INSERT_SUBVECTOR' data-ref="llvm::ISD::NodeType::INSERT_SUBVECTOR">INSERT_SUBVECTOR</a>:</td></tr>
<tr><th id="531">531</th><td>        <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::EXTRACT_SUBVECTOR" title='llvm::ISD::NodeType::EXTRACT_SUBVECTOR' data-ref="llvm::ISD::NodeType::EXTRACT_SUBVECTOR">EXTRACT_SUBVECTOR</a>:</td></tr>
<tr><th id="532">532</th><td>        <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SCALAR_TO_VECTOR" title='llvm::ISD::NodeType::SCALAR_TO_VECTOR' data-ref="llvm::ISD::NodeType::SCALAR_TO_VECTOR">SCALAR_TO_VECTOR</a>:</td></tr>
<tr><th id="533">533</th><td>          <b>break</b>;</td></tr>
<tr><th id="534">534</th><td>        <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::CONCAT_VECTORS" title='llvm::ISD::NodeType::CONCAT_VECTORS' data-ref="llvm::ISD::NodeType::CONCAT_VECTORS">CONCAT_VECTORS</a>:</td></tr>
<tr><th id="535">535</th><td>          <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<a class="local col0 ref" href="#10Op" title='Op' data-ref="10Op">Op</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col9 ref" href="#9VT" title='VT' data-ref="9VT">VT</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="536">536</th><td>          <b>break</b>;</td></tr>
<tr><th id="537">537</th><td>        <b>default</b>:</td></tr>
<tr><th id="538">538</th><td>          <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<a class="local col0 ref" href="#10Op" title='Op' data-ref="10Op">Op</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col9 ref" href="#9VT" title='VT' data-ref="9VT">VT</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="539">539</th><td>          <b>break</b>;</td></tr>
<tr><th id="540">540</th><td>        }</td></tr>
<tr><th id="541">541</th><td>      }</td></tr>
<tr><th id="542">542</th><td>    }</td></tr>
<tr><th id="543">543</th><td></td></tr>
<tr><th id="544">544</th><td>    <i>// XXX - Do these do anything? Vector constants turn into build_vector.</i></td></tr>
<tr><th id="545">545</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::Constant" title='llvm::ISD::NodeType::Constant' data-ref="llvm::ISD::NodeType::Constant">Constant</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i16" title='llvm::MVT::SimpleValueType::v2i16' data-ref="llvm::MVT::SimpleValueType::v2i16">v2i16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="546">546</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ConstantFP" title='llvm::ISD::NodeType::ConstantFP' data-ref="llvm::ISD::NodeType::ConstantFP">ConstantFP</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f16" title='llvm::MVT::SimpleValueType::v2f16' data-ref="llvm::MVT::SimpleValueType::v2f16">v2f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="547">547</th><td></td></tr>
<tr><th id="548">548</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::UNDEF" title='llvm::ISD::NodeType::UNDEF' data-ref="llvm::ISD::NodeType::UNDEF">UNDEF</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i16" title='llvm::MVT::SimpleValueType::v2i16' data-ref="llvm::MVT::SimpleValueType::v2i16">v2i16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="549">549</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::UNDEF" title='llvm::ISD::NodeType::UNDEF' data-ref="llvm::ISD::NodeType::UNDEF">UNDEF</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f16" title='llvm::MVT::SimpleValueType::v2f16' data-ref="llvm::MVT::SimpleValueType::v2f16">v2f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="550">550</th><td></td></tr>
<tr><th id="551">551</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::STORE" title='llvm::ISD::NodeType::STORE' data-ref="llvm::ISD::NodeType::STORE">STORE</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i16" title='llvm::MVT::SimpleValueType::v2i16' data-ref="llvm::MVT::SimpleValueType::v2i16">v2i16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Promote" title='llvm::TargetLoweringBase::LegalizeAction::Promote' data-ref="llvm::TargetLoweringBase::LegalizeAction::Promote">Promote</a>);</td></tr>
<tr><th id="552">552</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase17AddPromotedToTypeEjNS_3MVTES1_" title='llvm::TargetLoweringBase::AddPromotedToType' data-ref="_ZN4llvm18TargetLoweringBase17AddPromotedToTypeEjNS_3MVTES1_">AddPromotedToType</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::STORE" title='llvm::ISD::NodeType::STORE' data-ref="llvm::ISD::NodeType::STORE">STORE</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i16" title='llvm::MVT::SimpleValueType::v2i16' data-ref="llvm::MVT::SimpleValueType::v2i16">v2i16</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="553">553</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::STORE" title='llvm::ISD::NodeType::STORE' data-ref="llvm::ISD::NodeType::STORE">STORE</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f16" title='llvm::MVT::SimpleValueType::v2f16' data-ref="llvm::MVT::SimpleValueType::v2f16">v2f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Promote" title='llvm::TargetLoweringBase::LegalizeAction::Promote' data-ref="llvm::TargetLoweringBase::LegalizeAction::Promote">Promote</a>);</td></tr>
<tr><th id="554">554</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase17AddPromotedToTypeEjNS_3MVTES1_" title='llvm::TargetLoweringBase::AddPromotedToType' data-ref="_ZN4llvm18TargetLoweringBase17AddPromotedToTypeEjNS_3MVTES1_">AddPromotedToType</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::STORE" title='llvm::ISD::NodeType::STORE' data-ref="llvm::ISD::NodeType::STORE">STORE</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f16" title='llvm::MVT::SimpleValueType::v2f16' data-ref="llvm::MVT::SimpleValueType::v2f16">v2f16</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="555">555</th><td></td></tr>
<tr><th id="556">556</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::LOAD" title='llvm::ISD::NodeType::LOAD' data-ref="llvm::ISD::NodeType::LOAD">LOAD</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i16" title='llvm::MVT::SimpleValueType::v2i16' data-ref="llvm::MVT::SimpleValueType::v2i16">v2i16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Promote" title='llvm::TargetLoweringBase::LegalizeAction::Promote' data-ref="llvm::TargetLoweringBase::LegalizeAction::Promote">Promote</a>);</td></tr>
<tr><th id="557">557</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase17AddPromotedToTypeEjNS_3MVTES1_" title='llvm::TargetLoweringBase::AddPromotedToType' data-ref="_ZN4llvm18TargetLoweringBase17AddPromotedToTypeEjNS_3MVTES1_">AddPromotedToType</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::LOAD" title='llvm::ISD::NodeType::LOAD' data-ref="llvm::ISD::NodeType::LOAD">LOAD</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i16" title='llvm::MVT::SimpleValueType::v2i16' data-ref="llvm::MVT::SimpleValueType::v2i16">v2i16</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="558">558</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::LOAD" title='llvm::ISD::NodeType::LOAD' data-ref="llvm::ISD::NodeType::LOAD">LOAD</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f16" title='llvm::MVT::SimpleValueType::v2f16' data-ref="llvm::MVT::SimpleValueType::v2f16">v2f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Promote" title='llvm::TargetLoweringBase::LegalizeAction::Promote' data-ref="llvm::TargetLoweringBase::LegalizeAction::Promote">Promote</a>);</td></tr>
<tr><th id="559">559</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase17AddPromotedToTypeEjNS_3MVTES1_" title='llvm::TargetLoweringBase::AddPromotedToType' data-ref="_ZN4llvm18TargetLoweringBase17AddPromotedToTypeEjNS_3MVTES1_">AddPromotedToType</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::LOAD" title='llvm::ISD::NodeType::LOAD' data-ref="llvm::ISD::NodeType::LOAD">LOAD</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f16" title='llvm::MVT::SimpleValueType::v2f16' data-ref="llvm::MVT::SimpleValueType::v2f16">v2f16</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="560">560</th><td></td></tr>
<tr><th id="561">561</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::AND" title='llvm::ISD::NodeType::AND' data-ref="llvm::ISD::NodeType::AND">AND</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i16" title='llvm::MVT::SimpleValueType::v2i16' data-ref="llvm::MVT::SimpleValueType::v2i16">v2i16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Promote" title='llvm::TargetLoweringBase::LegalizeAction::Promote' data-ref="llvm::TargetLoweringBase::LegalizeAction::Promote">Promote</a>);</td></tr>
<tr><th id="562">562</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase17AddPromotedToTypeEjNS_3MVTES1_" title='llvm::TargetLoweringBase::AddPromotedToType' data-ref="_ZN4llvm18TargetLoweringBase17AddPromotedToTypeEjNS_3MVTES1_">AddPromotedToType</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::AND" title='llvm::ISD::NodeType::AND' data-ref="llvm::ISD::NodeType::AND">AND</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i16" title='llvm::MVT::SimpleValueType::v2i16' data-ref="llvm::MVT::SimpleValueType::v2i16">v2i16</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="563">563</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::OR" title='llvm::ISD::NodeType::OR' data-ref="llvm::ISD::NodeType::OR">OR</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i16" title='llvm::MVT::SimpleValueType::v2i16' data-ref="llvm::MVT::SimpleValueType::v2i16">v2i16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Promote" title='llvm::TargetLoweringBase::LegalizeAction::Promote' data-ref="llvm::TargetLoweringBase::LegalizeAction::Promote">Promote</a>);</td></tr>
<tr><th id="564">564</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase17AddPromotedToTypeEjNS_3MVTES1_" title='llvm::TargetLoweringBase::AddPromotedToType' data-ref="_ZN4llvm18TargetLoweringBase17AddPromotedToTypeEjNS_3MVTES1_">AddPromotedToType</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::OR" title='llvm::ISD::NodeType::OR' data-ref="llvm::ISD::NodeType::OR">OR</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i16" title='llvm::MVT::SimpleValueType::v2i16' data-ref="llvm::MVT::SimpleValueType::v2i16">v2i16</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="565">565</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::XOR" title='llvm::ISD::NodeType::XOR' data-ref="llvm::ISD::NodeType::XOR">XOR</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i16" title='llvm::MVT::SimpleValueType::v2i16' data-ref="llvm::MVT::SimpleValueType::v2i16">v2i16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Promote" title='llvm::TargetLoweringBase::LegalizeAction::Promote' data-ref="llvm::TargetLoweringBase::LegalizeAction::Promote">Promote</a>);</td></tr>
<tr><th id="566">566</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase17AddPromotedToTypeEjNS_3MVTES1_" title='llvm::TargetLoweringBase::AddPromotedToType' data-ref="_ZN4llvm18TargetLoweringBase17AddPromotedToTypeEjNS_3MVTES1_">AddPromotedToType</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::XOR" title='llvm::ISD::NodeType::XOR' data-ref="llvm::ISD::NodeType::XOR">XOR</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i16" title='llvm::MVT::SimpleValueType::v2i16' data-ref="llvm::MVT::SimpleValueType::v2i16">v2i16</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="567">567</th><td></td></tr>
<tr><th id="568">568</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::LOAD" title='llvm::ISD::NodeType::LOAD' data-ref="llvm::ISD::NodeType::LOAD">LOAD</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i16" title='llvm::MVT::SimpleValueType::v4i16' data-ref="llvm::MVT::SimpleValueType::v4i16">v4i16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Promote" title='llvm::TargetLoweringBase::LegalizeAction::Promote' data-ref="llvm::TargetLoweringBase::LegalizeAction::Promote">Promote</a>);</td></tr>
<tr><th id="569">569</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase17AddPromotedToTypeEjNS_3MVTES1_" title='llvm::TargetLoweringBase::AddPromotedToType' data-ref="_ZN4llvm18TargetLoweringBase17AddPromotedToTypeEjNS_3MVTES1_">AddPromotedToType</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::LOAD" title='llvm::ISD::NodeType::LOAD' data-ref="llvm::ISD::NodeType::LOAD">LOAD</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i16" title='llvm::MVT::SimpleValueType::v4i16' data-ref="llvm::MVT::SimpleValueType::v4i16">v4i16</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i32" title='llvm::MVT::SimpleValueType::v2i32' data-ref="llvm::MVT::SimpleValueType::v2i32">v2i32</a>);</td></tr>
<tr><th id="570">570</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::LOAD" title='llvm::ISD::NodeType::LOAD' data-ref="llvm::ISD::NodeType::LOAD">LOAD</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f16" title='llvm::MVT::SimpleValueType::v4f16' data-ref="llvm::MVT::SimpleValueType::v4f16">v4f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Promote" title='llvm::TargetLoweringBase::LegalizeAction::Promote' data-ref="llvm::TargetLoweringBase::LegalizeAction::Promote">Promote</a>);</td></tr>
<tr><th id="571">571</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase17AddPromotedToTypeEjNS_3MVTES1_" title='llvm::TargetLoweringBase::AddPromotedToType' data-ref="_ZN4llvm18TargetLoweringBase17AddPromotedToTypeEjNS_3MVTES1_">AddPromotedToType</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::LOAD" title='llvm::ISD::NodeType::LOAD' data-ref="llvm::ISD::NodeType::LOAD">LOAD</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f16" title='llvm::MVT::SimpleValueType::v4f16' data-ref="llvm::MVT::SimpleValueType::v4f16">v4f16</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i32" title='llvm::MVT::SimpleValueType::v2i32' data-ref="llvm::MVT::SimpleValueType::v2i32">v2i32</a>);</td></tr>
<tr><th id="572">572</th><td></td></tr>
<tr><th id="573">573</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::STORE" title='llvm::ISD::NodeType::STORE' data-ref="llvm::ISD::NodeType::STORE">STORE</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i16" title='llvm::MVT::SimpleValueType::v4i16' data-ref="llvm::MVT::SimpleValueType::v4i16">v4i16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Promote" title='llvm::TargetLoweringBase::LegalizeAction::Promote' data-ref="llvm::TargetLoweringBase::LegalizeAction::Promote">Promote</a>);</td></tr>
<tr><th id="574">574</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase17AddPromotedToTypeEjNS_3MVTES1_" title='llvm::TargetLoweringBase::AddPromotedToType' data-ref="_ZN4llvm18TargetLoweringBase17AddPromotedToTypeEjNS_3MVTES1_">AddPromotedToType</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::STORE" title='llvm::ISD::NodeType::STORE' data-ref="llvm::ISD::NodeType::STORE">STORE</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i16" title='llvm::MVT::SimpleValueType::v4i16' data-ref="llvm::MVT::SimpleValueType::v4i16">v4i16</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i32" title='llvm::MVT::SimpleValueType::v2i32' data-ref="llvm::MVT::SimpleValueType::v2i32">v2i32</a>);</td></tr>
<tr><th id="575">575</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::STORE" title='llvm::ISD::NodeType::STORE' data-ref="llvm::ISD::NodeType::STORE">STORE</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f16" title='llvm::MVT::SimpleValueType::v4f16' data-ref="llvm::MVT::SimpleValueType::v4f16">v4f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Promote" title='llvm::TargetLoweringBase::LegalizeAction::Promote' data-ref="llvm::TargetLoweringBase::LegalizeAction::Promote">Promote</a>);</td></tr>
<tr><th id="576">576</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase17AddPromotedToTypeEjNS_3MVTES1_" title='llvm::TargetLoweringBase::AddPromotedToType' data-ref="_ZN4llvm18TargetLoweringBase17AddPromotedToTypeEjNS_3MVTES1_">AddPromotedToType</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::STORE" title='llvm::ISD::NodeType::STORE' data-ref="llvm::ISD::NodeType::STORE">STORE</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f16" title='llvm::MVT::SimpleValueType::v4f16' data-ref="llvm::MVT::SimpleValueType::v4f16">v4f16</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i32" title='llvm::MVT::SimpleValueType::v2i32' data-ref="llvm::MVT::SimpleValueType::v2i32">v2i32</a>);</td></tr>
<tr><th id="577">577</th><td></td></tr>
<tr><th id="578">578</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ANY_EXTEND" title='llvm::ISD::NodeType::ANY_EXTEND' data-ref="llvm::ISD::NodeType::ANY_EXTEND">ANY_EXTEND</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i32" title='llvm::MVT::SimpleValueType::v2i32' data-ref="llvm::MVT::SimpleValueType::v2i32">v2i32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="579">579</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ZERO_EXTEND" title='llvm::ISD::NodeType::ZERO_EXTEND' data-ref="llvm::ISD::NodeType::ZERO_EXTEND">ZERO_EXTEND</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i32" title='llvm::MVT::SimpleValueType::v2i32' data-ref="llvm::MVT::SimpleValueType::v2i32">v2i32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="580">580</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SIGN_EXTEND" title='llvm::ISD::NodeType::SIGN_EXTEND' data-ref="llvm::ISD::NodeType::SIGN_EXTEND">SIGN_EXTEND</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i32" title='llvm::MVT::SimpleValueType::v2i32' data-ref="llvm::MVT::SimpleValueType::v2i32">v2i32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="581">581</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FP_EXTEND" title='llvm::ISD::NodeType::FP_EXTEND' data-ref="llvm::ISD::NodeType::FP_EXTEND">FP_EXTEND</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f32" title='llvm::MVT::SimpleValueType::v2f32' data-ref="llvm::MVT::SimpleValueType::v2f32">v2f32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="582">582</th><td></td></tr>
<tr><th id="583">583</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ANY_EXTEND" title='llvm::ISD::NodeType::ANY_EXTEND' data-ref="llvm::ISD::NodeType::ANY_EXTEND">ANY_EXTEND</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i32" title='llvm::MVT::SimpleValueType::v4i32' data-ref="llvm::MVT::SimpleValueType::v4i32">v4i32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="584">584</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ZERO_EXTEND" title='llvm::ISD::NodeType::ZERO_EXTEND' data-ref="llvm::ISD::NodeType::ZERO_EXTEND">ZERO_EXTEND</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i32" title='llvm::MVT::SimpleValueType::v4i32' data-ref="llvm::MVT::SimpleValueType::v4i32">v4i32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="585">585</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SIGN_EXTEND" title='llvm::ISD::NodeType::SIGN_EXTEND' data-ref="llvm::ISD::NodeType::SIGN_EXTEND">SIGN_EXTEND</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i32" title='llvm::MVT::SimpleValueType::v4i32' data-ref="llvm::MVT::SimpleValueType::v4i32">v4i32</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="586">586</th><td></td></tr>
<tr><th id="587">587</th><td>    <b>if</b> (!<span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">Subtarget</span>-&gt;hasVOP3PInsts()) {</td></tr>
<tr><th id="588">588</th><td>      <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BUILD_VECTOR" title='llvm::ISD::NodeType::BUILD_VECTOR' data-ref="llvm::ISD::NodeType::BUILD_VECTOR">BUILD_VECTOR</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i16" title='llvm::MVT::SimpleValueType::v2i16' data-ref="llvm::MVT::SimpleValueType::v2i16">v2i16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="589">589</th><td>      <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BUILD_VECTOR" title='llvm::ISD::NodeType::BUILD_VECTOR' data-ref="llvm::ISD::NodeType::BUILD_VECTOR">BUILD_VECTOR</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f16" title='llvm::MVT::SimpleValueType::v2f16' data-ref="llvm::MVT::SimpleValueType::v2f16">v2f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="590">590</th><td>    }</td></tr>
<tr><th id="591">591</th><td></td></tr>
<tr><th id="592">592</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FNEG" title='llvm::ISD::NodeType::FNEG' data-ref="llvm::ISD::NodeType::FNEG">FNEG</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f16" title='llvm::MVT::SimpleValueType::v2f16' data-ref="llvm::MVT::SimpleValueType::v2f16">v2f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="593">593</th><td>    <i>// This isn't really legal, but this avoids the legalizer unrolling it (and</i></td></tr>
<tr><th id="594">594</th><td><i>    // allows matching fneg (fabs x) patterns)</i></td></tr>
<tr><th id="595">595</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FABS" title='llvm::ISD::NodeType::FABS' data-ref="llvm::ISD::NodeType::FABS">FABS</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f16" title='llvm::MVT::SimpleValueType::v2f16' data-ref="llvm::MVT::SimpleValueType::v2f16">v2f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="596">596</th><td></td></tr>
<tr><th id="597">597</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMAXNUM" title='llvm::ISD::NodeType::FMAXNUM' data-ref="llvm::ISD::NodeType::FMAXNUM">FMAXNUM</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f16" title='llvm::MVT::SimpleValueType::f16' data-ref="llvm::MVT::SimpleValueType::f16">f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="598">598</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMINNUM" title='llvm::ISD::NodeType::FMINNUM' data-ref="llvm::ISD::NodeType::FMINNUM">FMINNUM</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f16" title='llvm::MVT::SimpleValueType::f16' data-ref="llvm::MVT::SimpleValueType::f16">f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="599">599</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMAXNUM_IEEE" title='llvm::ISD::NodeType::FMAXNUM_IEEE' data-ref="llvm::ISD::NodeType::FMAXNUM_IEEE">FMAXNUM_IEEE</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f16" title='llvm::MVT::SimpleValueType::f16' data-ref="llvm::MVT::SimpleValueType::f16">f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="600">600</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMINNUM_IEEE" title='llvm::ISD::NodeType::FMINNUM_IEEE' data-ref="llvm::ISD::NodeType::FMINNUM_IEEE">FMINNUM_IEEE</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f16" title='llvm::MVT::SimpleValueType::f16' data-ref="llvm::MVT::SimpleValueType::f16">f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="601">601</th><td></td></tr>
<tr><th id="602">602</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMINNUM_IEEE" title='llvm::ISD::NodeType::FMINNUM_IEEE' data-ref="llvm::ISD::NodeType::FMINNUM_IEEE">FMINNUM_IEEE</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f16" title='llvm::MVT::SimpleValueType::v4f16' data-ref="llvm::MVT::SimpleValueType::v4f16">v4f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="603">603</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMAXNUM_IEEE" title='llvm::ISD::NodeType::FMAXNUM_IEEE' data-ref="llvm::ISD::NodeType::FMAXNUM_IEEE">FMAXNUM_IEEE</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f16" title='llvm::MVT::SimpleValueType::v4f16' data-ref="llvm::MVT::SimpleValueType::v4f16">v4f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="604">604</th><td></td></tr>
<tr><th id="605">605</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMINNUM" title='llvm::ISD::NodeType::FMINNUM' data-ref="llvm::ISD::NodeType::FMINNUM">FMINNUM</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f16" title='llvm::MVT::SimpleValueType::v4f16' data-ref="llvm::MVT::SimpleValueType::v4f16">v4f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="606">606</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMAXNUM" title='llvm::ISD::NodeType::FMAXNUM' data-ref="llvm::ISD::NodeType::FMAXNUM">FMAXNUM</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f16" title='llvm::MVT::SimpleValueType::v4f16' data-ref="llvm::MVT::SimpleValueType::v4f16">v4f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Expand" title='llvm::TargetLoweringBase::LegalizeAction::Expand' data-ref="llvm::TargetLoweringBase::LegalizeAction::Expand">Expand</a>);</td></tr>
<tr><th id="607">607</th><td>  }</td></tr>
<tr><th id="608">608</th><td></td></tr>
<tr><th id="609">609</th><td>  <b>if</b> (<span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">Subtarget</span>-&gt;hasVOP3PInsts()) {</td></tr>
<tr><th id="610">610</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ADD" title='llvm::ISD::NodeType::ADD' data-ref="llvm::ISD::NodeType::ADD">ADD</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i16" title='llvm::MVT::SimpleValueType::v2i16' data-ref="llvm::MVT::SimpleValueType::v2i16">v2i16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="611">611</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SUB" title='llvm::ISD::NodeType::SUB' data-ref="llvm::ISD::NodeType::SUB">SUB</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i16" title='llvm::MVT::SimpleValueType::v2i16' data-ref="llvm::MVT::SimpleValueType::v2i16">v2i16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="612">612</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::MUL" title='llvm::ISD::NodeType::MUL' data-ref="llvm::ISD::NodeType::MUL">MUL</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i16" title='llvm::MVT::SimpleValueType::v2i16' data-ref="llvm::MVT::SimpleValueType::v2i16">v2i16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="613">613</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SHL" title='llvm::ISD::NodeType::SHL' data-ref="llvm::ISD::NodeType::SHL">SHL</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i16" title='llvm::MVT::SimpleValueType::v2i16' data-ref="llvm::MVT::SimpleValueType::v2i16">v2i16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="614">614</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SRL" title='llvm::ISD::NodeType::SRL' data-ref="llvm::ISD::NodeType::SRL">SRL</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i16" title='llvm::MVT::SimpleValueType::v2i16' data-ref="llvm::MVT::SimpleValueType::v2i16">v2i16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="615">615</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SRA" title='llvm::ISD::NodeType::SRA' data-ref="llvm::ISD::NodeType::SRA">SRA</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i16" title='llvm::MVT::SimpleValueType::v2i16' data-ref="llvm::MVT::SimpleValueType::v2i16">v2i16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="616">616</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SMIN" title='llvm::ISD::NodeType::SMIN' data-ref="llvm::ISD::NodeType::SMIN">SMIN</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i16" title='llvm::MVT::SimpleValueType::v2i16' data-ref="llvm::MVT::SimpleValueType::v2i16">v2i16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="617">617</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::UMIN" title='llvm::ISD::NodeType::UMIN' data-ref="llvm::ISD::NodeType::UMIN">UMIN</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i16" title='llvm::MVT::SimpleValueType::v2i16' data-ref="llvm::MVT::SimpleValueType::v2i16">v2i16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="618">618</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SMAX" title='llvm::ISD::NodeType::SMAX' data-ref="llvm::ISD::NodeType::SMAX">SMAX</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i16" title='llvm::MVT::SimpleValueType::v2i16' data-ref="llvm::MVT::SimpleValueType::v2i16">v2i16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="619">619</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::UMAX" title='llvm::ISD::NodeType::UMAX' data-ref="llvm::ISD::NodeType::UMAX">UMAX</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i16" title='llvm::MVT::SimpleValueType::v2i16' data-ref="llvm::MVT::SimpleValueType::v2i16">v2i16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="620">620</th><td></td></tr>
<tr><th id="621">621</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FADD" title='llvm::ISD::NodeType::FADD' data-ref="llvm::ISD::NodeType::FADD">FADD</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f16" title='llvm::MVT::SimpleValueType::v2f16' data-ref="llvm::MVT::SimpleValueType::v2f16">v2f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="622">622</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMUL" title='llvm::ISD::NodeType::FMUL' data-ref="llvm::ISD::NodeType::FMUL">FMUL</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f16" title='llvm::MVT::SimpleValueType::v2f16' data-ref="llvm::MVT::SimpleValueType::v2f16">v2f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="623">623</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMA" title='llvm::ISD::NodeType::FMA' data-ref="llvm::ISD::NodeType::FMA">FMA</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f16" title='llvm::MVT::SimpleValueType::v2f16' data-ref="llvm::MVT::SimpleValueType::v2f16">v2f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="624">624</th><td></td></tr>
<tr><th id="625">625</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMINNUM_IEEE" title='llvm::ISD::NodeType::FMINNUM_IEEE' data-ref="llvm::ISD::NodeType::FMINNUM_IEEE">FMINNUM_IEEE</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f16" title='llvm::MVT::SimpleValueType::v2f16' data-ref="llvm::MVT::SimpleValueType::v2f16">v2f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="626">626</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMAXNUM_IEEE" title='llvm::ISD::NodeType::FMAXNUM_IEEE' data-ref="llvm::ISD::NodeType::FMAXNUM_IEEE">FMAXNUM_IEEE</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f16" title='llvm::MVT::SimpleValueType::v2f16' data-ref="llvm::MVT::SimpleValueType::v2f16">v2f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="627">627</th><td></td></tr>
<tr><th id="628">628</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FCANONICALIZE" title='llvm::ISD::NodeType::FCANONICALIZE' data-ref="llvm::ISD::NodeType::FCANONICALIZE">FCANONICALIZE</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f16" title='llvm::MVT::SimpleValueType::v2f16' data-ref="llvm::MVT::SimpleValueType::v2f16">v2f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Legal" title='llvm::TargetLoweringBase::LegalizeAction::Legal' data-ref="llvm::TargetLoweringBase::LegalizeAction::Legal">Legal</a>);</td></tr>
<tr><th id="629">629</th><td></td></tr>
<tr><th id="630">630</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::EXTRACT_VECTOR_ELT" title='llvm::ISD::NodeType::EXTRACT_VECTOR_ELT' data-ref="llvm::ISD::NodeType::EXTRACT_VECTOR_ELT">EXTRACT_VECTOR_ELT</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i16" title='llvm::MVT::SimpleValueType::v2i16' data-ref="llvm::MVT::SimpleValueType::v2i16">v2i16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="631">631</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::EXTRACT_VECTOR_ELT" title='llvm::ISD::NodeType::EXTRACT_VECTOR_ELT' data-ref="llvm::ISD::NodeType::EXTRACT_VECTOR_ELT">EXTRACT_VECTOR_ELT</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f16" title='llvm::MVT::SimpleValueType::v2f16' data-ref="llvm::MVT::SimpleValueType::v2f16">v2f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="632">632</th><td></td></tr>
<tr><th id="633">633</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SHL" title='llvm::ISD::NodeType::SHL' data-ref="llvm::ISD::NodeType::SHL">SHL</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i16" title='llvm::MVT::SimpleValueType::v4i16' data-ref="llvm::MVT::SimpleValueType::v4i16">v4i16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="634">634</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SRA" title='llvm::ISD::NodeType::SRA' data-ref="llvm::ISD::NodeType::SRA">SRA</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i16" title='llvm::MVT::SimpleValueType::v4i16' data-ref="llvm::MVT::SimpleValueType::v4i16">v4i16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="635">635</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SRL" title='llvm::ISD::NodeType::SRL' data-ref="llvm::ISD::NodeType::SRL">SRL</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i16" title='llvm::MVT::SimpleValueType::v4i16' data-ref="llvm::MVT::SimpleValueType::v4i16">v4i16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="636">636</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ADD" title='llvm::ISD::NodeType::ADD' data-ref="llvm::ISD::NodeType::ADD">ADD</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i16" title='llvm::MVT::SimpleValueType::v4i16' data-ref="llvm::MVT::SimpleValueType::v4i16">v4i16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="637">637</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SUB" title='llvm::ISD::NodeType::SUB' data-ref="llvm::ISD::NodeType::SUB">SUB</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i16" title='llvm::MVT::SimpleValueType::v4i16' data-ref="llvm::MVT::SimpleValueType::v4i16">v4i16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="638">638</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::MUL" title='llvm::ISD::NodeType::MUL' data-ref="llvm::ISD::NodeType::MUL">MUL</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i16" title='llvm::MVT::SimpleValueType::v4i16' data-ref="llvm::MVT::SimpleValueType::v4i16">v4i16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="639">639</th><td></td></tr>
<tr><th id="640">640</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SMIN" title='llvm::ISD::NodeType::SMIN' data-ref="llvm::ISD::NodeType::SMIN">SMIN</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i16" title='llvm::MVT::SimpleValueType::v4i16' data-ref="llvm::MVT::SimpleValueType::v4i16">v4i16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="641">641</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SMAX" title='llvm::ISD::NodeType::SMAX' data-ref="llvm::ISD::NodeType::SMAX">SMAX</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i16" title='llvm::MVT::SimpleValueType::v4i16' data-ref="llvm::MVT::SimpleValueType::v4i16">v4i16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="642">642</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::UMIN" title='llvm::ISD::NodeType::UMIN' data-ref="llvm::ISD::NodeType::UMIN">UMIN</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i16" title='llvm::MVT::SimpleValueType::v4i16' data-ref="llvm::MVT::SimpleValueType::v4i16">v4i16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="643">643</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::UMAX" title='llvm::ISD::NodeType::UMAX' data-ref="llvm::ISD::NodeType::UMAX">UMAX</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i16" title='llvm::MVT::SimpleValueType::v4i16' data-ref="llvm::MVT::SimpleValueType::v4i16">v4i16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="644">644</th><td></td></tr>
<tr><th id="645">645</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FADD" title='llvm::ISD::NodeType::FADD' data-ref="llvm::ISD::NodeType::FADD">FADD</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f16" title='llvm::MVT::SimpleValueType::v4f16' data-ref="llvm::MVT::SimpleValueType::v4f16">v4f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="646">646</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMUL" title='llvm::ISD::NodeType::FMUL' data-ref="llvm::ISD::NodeType::FMUL">FMUL</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f16" title='llvm::MVT::SimpleValueType::v4f16' data-ref="llvm::MVT::SimpleValueType::v4f16">v4f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="647">647</th><td></td></tr>
<tr><th id="648">648</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMAXNUM" title='llvm::ISD::NodeType::FMAXNUM' data-ref="llvm::ISD::NodeType::FMAXNUM">FMAXNUM</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f16" title='llvm::MVT::SimpleValueType::v2f16' data-ref="llvm::MVT::SimpleValueType::v2f16">v2f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="649">649</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMINNUM" title='llvm::ISD::NodeType::FMINNUM' data-ref="llvm::ISD::NodeType::FMINNUM">FMINNUM</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f16" title='llvm::MVT::SimpleValueType::v2f16' data-ref="llvm::MVT::SimpleValueType::v2f16">v2f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="650">650</th><td></td></tr>
<tr><th id="651">651</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMINNUM" title='llvm::ISD::NodeType::FMINNUM' data-ref="llvm::ISD::NodeType::FMINNUM">FMINNUM</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f16" title='llvm::MVT::SimpleValueType::v4f16' data-ref="llvm::MVT::SimpleValueType::v4f16">v4f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="652">652</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMAXNUM" title='llvm::ISD::NodeType::FMAXNUM' data-ref="llvm::ISD::NodeType::FMAXNUM">FMAXNUM</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f16" title='llvm::MVT::SimpleValueType::v4f16' data-ref="llvm::MVT::SimpleValueType::v4f16">v4f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="653">653</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FCANONICALIZE" title='llvm::ISD::NodeType::FCANONICALIZE' data-ref="llvm::ISD::NodeType::FCANONICALIZE">FCANONICALIZE</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f16" title='llvm::MVT::SimpleValueType::v4f16' data-ref="llvm::MVT::SimpleValueType::v4f16">v4f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="654">654</th><td></td></tr>
<tr><th id="655">655</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FEXP" title='llvm::ISD::NodeType::FEXP' data-ref="llvm::ISD::NodeType::FEXP">FEXP</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f16" title='llvm::MVT::SimpleValueType::v2f16' data-ref="llvm::MVT::SimpleValueType::v2f16">v2f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="656">656</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SELECT" title='llvm::ISD::NodeType::SELECT' data-ref="llvm::ISD::NodeType::SELECT">SELECT</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i16" title='llvm::MVT::SimpleValueType::v4i16' data-ref="llvm::MVT::SimpleValueType::v4i16">v4i16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="657">657</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SELECT" title='llvm::ISD::NodeType::SELECT' data-ref="llvm::ISD::NodeType::SELECT">SELECT</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f16" title='llvm::MVT::SimpleValueType::v4f16' data-ref="llvm::MVT::SimpleValueType::v4f16">v4f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="658">658</th><td>  }</td></tr>
<tr><th id="659">659</th><td></td></tr>
<tr><th id="660">660</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FNEG" title='llvm::ISD::NodeType::FNEG' data-ref="llvm::ISD::NodeType::FNEG">FNEG</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f16" title='llvm::MVT::SimpleValueType::v4f16' data-ref="llvm::MVT::SimpleValueType::v4f16">v4f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="661">661</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FABS" title='llvm::ISD::NodeType::FABS' data-ref="llvm::ISD::NodeType::FABS">FABS</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f16" title='llvm::MVT::SimpleValueType::v4f16' data-ref="llvm::MVT::SimpleValueType::v4f16">v4f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="662">662</th><td></td></tr>
<tr><th id="663">663</th><td>  <b>if</b> (<span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">Subtarget</span>-&gt;has16BitInsts()) {</td></tr>
<tr><th id="664">664</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SELECT" title='llvm::ISD::NodeType::SELECT' data-ref="llvm::ISD::NodeType::SELECT">SELECT</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i16" title='llvm::MVT::SimpleValueType::v2i16' data-ref="llvm::MVT::SimpleValueType::v2i16">v2i16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Promote" title='llvm::TargetLoweringBase::LegalizeAction::Promote' data-ref="llvm::TargetLoweringBase::LegalizeAction::Promote">Promote</a>);</td></tr>
<tr><th id="665">665</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase17AddPromotedToTypeEjNS_3MVTES1_" title='llvm::TargetLoweringBase::AddPromotedToType' data-ref="_ZN4llvm18TargetLoweringBase17AddPromotedToTypeEjNS_3MVTES1_">AddPromotedToType</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SELECT" title='llvm::ISD::NodeType::SELECT' data-ref="llvm::ISD::NodeType::SELECT">SELECT</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i16" title='llvm::MVT::SimpleValueType::v2i16' data-ref="llvm::MVT::SimpleValueType::v2i16">v2i16</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="666">666</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SELECT" title='llvm::ISD::NodeType::SELECT' data-ref="llvm::ISD::NodeType::SELECT">SELECT</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f16" title='llvm::MVT::SimpleValueType::v2f16' data-ref="llvm::MVT::SimpleValueType::v2f16">v2f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Promote" title='llvm::TargetLoweringBase::LegalizeAction::Promote' data-ref="llvm::TargetLoweringBase::LegalizeAction::Promote">Promote</a>);</td></tr>
<tr><th id="667">667</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase17AddPromotedToTypeEjNS_3MVTES1_" title='llvm::TargetLoweringBase::AddPromotedToType' data-ref="_ZN4llvm18TargetLoweringBase17AddPromotedToTypeEjNS_3MVTES1_">AddPromotedToType</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SELECT" title='llvm::ISD::NodeType::SELECT' data-ref="llvm::ISD::NodeType::SELECT">SELECT</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f16" title='llvm::MVT::SimpleValueType::v2f16' data-ref="llvm::MVT::SimpleValueType::v2f16">v2f16</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="668">668</th><td>  } <b>else</b> {</td></tr>
<tr><th id="669">669</th><td>    <i>// Legalization hack.</i></td></tr>
<tr><th id="670">670</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SELECT" title='llvm::ISD::NodeType::SELECT' data-ref="llvm::ISD::NodeType::SELECT">SELECT</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i16" title='llvm::MVT::SimpleValueType::v2i16' data-ref="llvm::MVT::SimpleValueType::v2i16">v2i16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="671">671</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SELECT" title='llvm::ISD::NodeType::SELECT' data-ref="llvm::ISD::NodeType::SELECT">SELECT</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f16" title='llvm::MVT::SimpleValueType::v2f16' data-ref="llvm::MVT::SimpleValueType::v2f16">v2f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="672">672</th><td></td></tr>
<tr><th id="673">673</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FNEG" title='llvm::ISD::NodeType::FNEG' data-ref="llvm::ISD::NodeType::FNEG">FNEG</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f16" title='llvm::MVT::SimpleValueType::v2f16' data-ref="llvm::MVT::SimpleValueType::v2f16">v2f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="674">674</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FABS" title='llvm::ISD::NodeType::FABS' data-ref="llvm::ISD::NodeType::FABS">FABS</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f16" title='llvm::MVT::SimpleValueType::v2f16' data-ref="llvm::MVT::SimpleValueType::v2f16">v2f16</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="675">675</th><td>  }</td></tr>
<tr><th id="676">676</th><td></td></tr>
<tr><th id="677">677</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col1 decl" id="11VT" title='VT' data-type='llvm::MVT' data-ref="11VT">VT</dfn> : { <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i16" title='llvm::MVT::SimpleValueType::v4i16' data-ref="llvm::MVT::SimpleValueType::v4i16">v4i16</a>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f16" title='llvm::MVT::SimpleValueType::v4f16' data-ref="llvm::MVT::SimpleValueType::v4f16">v4f16</a>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i8" title='llvm::MVT::SimpleValueType::v2i8' data-ref="llvm::MVT::SimpleValueType::v2i8">v2i8</a>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i8" title='llvm::MVT::SimpleValueType::v4i8' data-ref="llvm::MVT::SimpleValueType::v4i8">v4i8</a>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8i8" title='llvm::MVT::SimpleValueType::v8i8' data-ref="llvm::MVT::SimpleValueType::v8i8">v8i8</a> }) {</td></tr>
<tr><th id="678">678</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE" title='llvm::TargetLoweringBase::setOperationAction' data-ref="_ZN4llvm18TargetLoweringBase18setOperationActionEjNS_3MVTENS0_14LegalizeActionE">setOperationAction</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SELECT" title='llvm::ISD::NodeType::SELECT' data-ref="llvm::ISD::NodeType::SELECT">SELECT</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col1 ref" href="#11VT" title='VT' data-ref="11VT">VT</a>, <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeAction::Custom" title='llvm::TargetLoweringBase::LegalizeAction::Custom' data-ref="llvm::TargetLoweringBase::LegalizeAction::Custom">Custom</a>);</td></tr>
<tr><th id="679">679</th><td>  }</td></tr>
<tr><th id="680">680</th><td></td></tr>
<tr><th id="681">681</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE" title='llvm::TargetLoweringBase::setTargetDAGCombine' data-ref="_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE">setTargetDAGCombine</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ADD" title='llvm::ISD::NodeType::ADD' data-ref="llvm::ISD::NodeType::ADD">ADD</a>);</td></tr>
<tr><th id="682">682</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE" title='llvm::TargetLoweringBase::setTargetDAGCombine' data-ref="_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE">setTargetDAGCombine</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ADDCARRY" title='llvm::ISD::NodeType::ADDCARRY' data-ref="llvm::ISD::NodeType::ADDCARRY">ADDCARRY</a>);</td></tr>
<tr><th id="683">683</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE" title='llvm::TargetLoweringBase::setTargetDAGCombine' data-ref="_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE">setTargetDAGCombine</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SUB" title='llvm::ISD::NodeType::SUB' data-ref="llvm::ISD::NodeType::SUB">SUB</a>);</td></tr>
<tr><th id="684">684</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE" title='llvm::TargetLoweringBase::setTargetDAGCombine' data-ref="_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE">setTargetDAGCombine</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SUBCARRY" title='llvm::ISD::NodeType::SUBCARRY' data-ref="llvm::ISD::NodeType::SUBCARRY">SUBCARRY</a>);</td></tr>
<tr><th id="685">685</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE" title='llvm::TargetLoweringBase::setTargetDAGCombine' data-ref="_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE">setTargetDAGCombine</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FADD" title='llvm::ISD::NodeType::FADD' data-ref="llvm::ISD::NodeType::FADD">FADD</a>);</td></tr>
<tr><th id="686">686</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE" title='llvm::TargetLoweringBase::setTargetDAGCombine' data-ref="_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE">setTargetDAGCombine</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FSUB" title='llvm::ISD::NodeType::FSUB' data-ref="llvm::ISD::NodeType::FSUB">FSUB</a>);</td></tr>
<tr><th id="687">687</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE" title='llvm::TargetLoweringBase::setTargetDAGCombine' data-ref="_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE">setTargetDAGCombine</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMINNUM" title='llvm::ISD::NodeType::FMINNUM' data-ref="llvm::ISD::NodeType::FMINNUM">FMINNUM</a>);</td></tr>
<tr><th id="688">688</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE" title='llvm::TargetLoweringBase::setTargetDAGCombine' data-ref="_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE">setTargetDAGCombine</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMAXNUM" title='llvm::ISD::NodeType::FMAXNUM' data-ref="llvm::ISD::NodeType::FMAXNUM">FMAXNUM</a>);</td></tr>
<tr><th id="689">689</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE" title='llvm::TargetLoweringBase::setTargetDAGCombine' data-ref="_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE">setTargetDAGCombine</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMINNUM_IEEE" title='llvm::ISD::NodeType::FMINNUM_IEEE' data-ref="llvm::ISD::NodeType::FMINNUM_IEEE">FMINNUM_IEEE</a>);</td></tr>
<tr><th id="690">690</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE" title='llvm::TargetLoweringBase::setTargetDAGCombine' data-ref="_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE">setTargetDAGCombine</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMAXNUM_IEEE" title='llvm::ISD::NodeType::FMAXNUM_IEEE' data-ref="llvm::ISD::NodeType::FMAXNUM_IEEE">FMAXNUM_IEEE</a>);</td></tr>
<tr><th id="691">691</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE" title='llvm::TargetLoweringBase::setTargetDAGCombine' data-ref="_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE">setTargetDAGCombine</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMA" title='llvm::ISD::NodeType::FMA' data-ref="llvm::ISD::NodeType::FMA">FMA</a>);</td></tr>
<tr><th id="692">692</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE" title='llvm::TargetLoweringBase::setTargetDAGCombine' data-ref="_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE">setTargetDAGCombine</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SMIN" title='llvm::ISD::NodeType::SMIN' data-ref="llvm::ISD::NodeType::SMIN">SMIN</a>);</td></tr>
<tr><th id="693">693</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE" title='llvm::TargetLoweringBase::setTargetDAGCombine' data-ref="_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE">setTargetDAGCombine</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SMAX" title='llvm::ISD::NodeType::SMAX' data-ref="llvm::ISD::NodeType::SMAX">SMAX</a>);</td></tr>
<tr><th id="694">694</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE" title='llvm::TargetLoweringBase::setTargetDAGCombine' data-ref="_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE">setTargetDAGCombine</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::UMIN" title='llvm::ISD::NodeType::UMIN' data-ref="llvm::ISD::NodeType::UMIN">UMIN</a>);</td></tr>
<tr><th id="695">695</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE" title='llvm::TargetLoweringBase::setTargetDAGCombine' data-ref="_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE">setTargetDAGCombine</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::UMAX" title='llvm::ISD::NodeType::UMAX' data-ref="llvm::ISD::NodeType::UMAX">UMAX</a>);</td></tr>
<tr><th id="696">696</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE" title='llvm::TargetLoweringBase::setTargetDAGCombine' data-ref="_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE">setTargetDAGCombine</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SETCC" title='llvm::ISD::NodeType::SETCC' data-ref="llvm::ISD::NodeType::SETCC">SETCC</a>);</td></tr>
<tr><th id="697">697</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE" title='llvm::TargetLoweringBase::setTargetDAGCombine' data-ref="_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE">setTargetDAGCombine</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::AND" title='llvm::ISD::NodeType::AND' data-ref="llvm::ISD::NodeType::AND">AND</a>);</td></tr>
<tr><th id="698">698</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE" title='llvm::TargetLoweringBase::setTargetDAGCombine' data-ref="_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE">setTargetDAGCombine</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::OR" title='llvm::ISD::NodeType::OR' data-ref="llvm::ISD::NodeType::OR">OR</a>);</td></tr>
<tr><th id="699">699</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE" title='llvm::TargetLoweringBase::setTargetDAGCombine' data-ref="_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE">setTargetDAGCombine</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::XOR" title='llvm::ISD::NodeType::XOR' data-ref="llvm::ISD::NodeType::XOR">XOR</a>);</td></tr>
<tr><th id="700">700</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE" title='llvm::TargetLoweringBase::setTargetDAGCombine' data-ref="_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE">setTargetDAGCombine</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SINT_TO_FP" title='llvm::ISD::NodeType::SINT_TO_FP' data-ref="llvm::ISD::NodeType::SINT_TO_FP">SINT_TO_FP</a>);</td></tr>
<tr><th id="701">701</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE" title='llvm::TargetLoweringBase::setTargetDAGCombine' data-ref="_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE">setTargetDAGCombine</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::UINT_TO_FP" title='llvm::ISD::NodeType::UINT_TO_FP' data-ref="llvm::ISD::NodeType::UINT_TO_FP">UINT_TO_FP</a>);</td></tr>
<tr><th id="702">702</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE" title='llvm::TargetLoweringBase::setTargetDAGCombine' data-ref="_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE">setTargetDAGCombine</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FCANONICALIZE" title='llvm::ISD::NodeType::FCANONICALIZE' data-ref="llvm::ISD::NodeType::FCANONICALIZE">FCANONICALIZE</a>);</td></tr>
<tr><th id="703">703</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE" title='llvm::TargetLoweringBase::setTargetDAGCombine' data-ref="_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE">setTargetDAGCombine</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SCALAR_TO_VECTOR" title='llvm::ISD::NodeType::SCALAR_TO_VECTOR' data-ref="llvm::ISD::NodeType::SCALAR_TO_VECTOR">SCALAR_TO_VECTOR</a>);</td></tr>
<tr><th id="704">704</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE" title='llvm::TargetLoweringBase::setTargetDAGCombine' data-ref="_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE">setTargetDAGCombine</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ZERO_EXTEND" title='llvm::ISD::NodeType::ZERO_EXTEND' data-ref="llvm::ISD::NodeType::ZERO_EXTEND">ZERO_EXTEND</a>);</td></tr>
<tr><th id="705">705</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE" title='llvm::TargetLoweringBase::setTargetDAGCombine' data-ref="_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE">setTargetDAGCombine</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SIGN_EXTEND_INREG" title='llvm::ISD::NodeType::SIGN_EXTEND_INREG' data-ref="llvm::ISD::NodeType::SIGN_EXTEND_INREG">SIGN_EXTEND_INREG</a>);</td></tr>
<tr><th id="706">706</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE" title='llvm::TargetLoweringBase::setTargetDAGCombine' data-ref="_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE">setTargetDAGCombine</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::EXTRACT_VECTOR_ELT" title='llvm::ISD::NodeType::EXTRACT_VECTOR_ELT' data-ref="llvm::ISD::NodeType::EXTRACT_VECTOR_ELT">EXTRACT_VECTOR_ELT</a>);</td></tr>
<tr><th id="707">707</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE" title='llvm::TargetLoweringBase::setTargetDAGCombine' data-ref="_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE">setTargetDAGCombine</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INSERT_VECTOR_ELT" title='llvm::ISD::NodeType::INSERT_VECTOR_ELT' data-ref="llvm::ISD::NodeType::INSERT_VECTOR_ELT">INSERT_VECTOR_ELT</a>);</td></tr>
<tr><th id="708">708</th><td></td></tr>
<tr><th id="709">709</th><td>  <i>// All memory operations. Some folding on the pointer operand is done to help</i></td></tr>
<tr><th id="710">710</th><td><i>  // matching the constant offsets in the addressing modes.</i></td></tr>
<tr><th id="711">711</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE" title='llvm::TargetLoweringBase::setTargetDAGCombine' data-ref="_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE">setTargetDAGCombine</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::LOAD" title='llvm::ISD::NodeType::LOAD' data-ref="llvm::ISD::NodeType::LOAD">LOAD</a>);</td></tr>
<tr><th id="712">712</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE" title='llvm::TargetLoweringBase::setTargetDAGCombine' data-ref="_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE">setTargetDAGCombine</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::STORE" title='llvm::ISD::NodeType::STORE' data-ref="llvm::ISD::NodeType::STORE">STORE</a>);</td></tr>
<tr><th id="713">713</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE" title='llvm::TargetLoweringBase::setTargetDAGCombine' data-ref="_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE">setTargetDAGCombine</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ATOMIC_LOAD" title='llvm::ISD::NodeType::ATOMIC_LOAD' data-ref="llvm::ISD::NodeType::ATOMIC_LOAD">ATOMIC_LOAD</a>);</td></tr>
<tr><th id="714">714</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE" title='llvm::TargetLoweringBase::setTargetDAGCombine' data-ref="_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE">setTargetDAGCombine</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ATOMIC_STORE" title='llvm::ISD::NodeType::ATOMIC_STORE' data-ref="llvm::ISD::NodeType::ATOMIC_STORE">ATOMIC_STORE</a>);</td></tr>
<tr><th id="715">715</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE" title='llvm::TargetLoweringBase::setTargetDAGCombine' data-ref="_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE">setTargetDAGCombine</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ATOMIC_CMP_SWAP" title='llvm::ISD::NodeType::ATOMIC_CMP_SWAP' data-ref="llvm::ISD::NodeType::ATOMIC_CMP_SWAP">ATOMIC_CMP_SWAP</a>);</td></tr>
<tr><th id="716">716</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE" title='llvm::TargetLoweringBase::setTargetDAGCombine' data-ref="_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE">setTargetDAGCombine</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ATOMIC_CMP_SWAP_WITH_SUCCESS" title='llvm::ISD::NodeType::ATOMIC_CMP_SWAP_WITH_SUCCESS' data-ref="llvm::ISD::NodeType::ATOMIC_CMP_SWAP_WITH_SUCCESS">ATOMIC_CMP_SWAP_WITH_SUCCESS</a>);</td></tr>
<tr><th id="717">717</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE" title='llvm::TargetLoweringBase::setTargetDAGCombine' data-ref="_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE">setTargetDAGCombine</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ATOMIC_SWAP" title='llvm::ISD::NodeType::ATOMIC_SWAP' data-ref="llvm::ISD::NodeType::ATOMIC_SWAP">ATOMIC_SWAP</a>);</td></tr>
<tr><th id="718">718</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE" title='llvm::TargetLoweringBase::setTargetDAGCombine' data-ref="_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE">setTargetDAGCombine</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ATOMIC_LOAD_ADD" title='llvm::ISD::NodeType::ATOMIC_LOAD_ADD' data-ref="llvm::ISD::NodeType::ATOMIC_LOAD_ADD">ATOMIC_LOAD_ADD</a>);</td></tr>
<tr><th id="719">719</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE" title='llvm::TargetLoweringBase::setTargetDAGCombine' data-ref="_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE">setTargetDAGCombine</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ATOMIC_LOAD_SUB" title='llvm::ISD::NodeType::ATOMIC_LOAD_SUB' data-ref="llvm::ISD::NodeType::ATOMIC_LOAD_SUB">ATOMIC_LOAD_SUB</a>);</td></tr>
<tr><th id="720">720</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE" title='llvm::TargetLoweringBase::setTargetDAGCombine' data-ref="_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE">setTargetDAGCombine</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ATOMIC_LOAD_AND" title='llvm::ISD::NodeType::ATOMIC_LOAD_AND' data-ref="llvm::ISD::NodeType::ATOMIC_LOAD_AND">ATOMIC_LOAD_AND</a>);</td></tr>
<tr><th id="721">721</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE" title='llvm::TargetLoweringBase::setTargetDAGCombine' data-ref="_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE">setTargetDAGCombine</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ATOMIC_LOAD_OR" title='llvm::ISD::NodeType::ATOMIC_LOAD_OR' data-ref="llvm::ISD::NodeType::ATOMIC_LOAD_OR">ATOMIC_LOAD_OR</a>);</td></tr>
<tr><th id="722">722</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE" title='llvm::TargetLoweringBase::setTargetDAGCombine' data-ref="_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE">setTargetDAGCombine</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ATOMIC_LOAD_XOR" title='llvm::ISD::NodeType::ATOMIC_LOAD_XOR' data-ref="llvm::ISD::NodeType::ATOMIC_LOAD_XOR">ATOMIC_LOAD_XOR</a>);</td></tr>
<tr><th id="723">723</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE" title='llvm::TargetLoweringBase::setTargetDAGCombine' data-ref="_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE">setTargetDAGCombine</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ATOMIC_LOAD_NAND" title='llvm::ISD::NodeType::ATOMIC_LOAD_NAND' data-ref="llvm::ISD::NodeType::ATOMIC_LOAD_NAND">ATOMIC_LOAD_NAND</a>);</td></tr>
<tr><th id="724">724</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE" title='llvm::TargetLoweringBase::setTargetDAGCombine' data-ref="_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE">setTargetDAGCombine</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ATOMIC_LOAD_MIN" title='llvm::ISD::NodeType::ATOMIC_LOAD_MIN' data-ref="llvm::ISD::NodeType::ATOMIC_LOAD_MIN">ATOMIC_LOAD_MIN</a>);</td></tr>
<tr><th id="725">725</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE" title='llvm::TargetLoweringBase::setTargetDAGCombine' data-ref="_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE">setTargetDAGCombine</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ATOMIC_LOAD_MAX" title='llvm::ISD::NodeType::ATOMIC_LOAD_MAX' data-ref="llvm::ISD::NodeType::ATOMIC_LOAD_MAX">ATOMIC_LOAD_MAX</a>);</td></tr>
<tr><th id="726">726</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE" title='llvm::TargetLoweringBase::setTargetDAGCombine' data-ref="_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE">setTargetDAGCombine</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ATOMIC_LOAD_UMIN" title='llvm::ISD::NodeType::ATOMIC_LOAD_UMIN' data-ref="llvm::ISD::NodeType::ATOMIC_LOAD_UMIN">ATOMIC_LOAD_UMIN</a>);</td></tr>
<tr><th id="727">727</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE" title='llvm::TargetLoweringBase::setTargetDAGCombine' data-ref="_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE">setTargetDAGCombine</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ATOMIC_LOAD_UMAX" title='llvm::ISD::NodeType::ATOMIC_LOAD_UMAX' data-ref="llvm::ISD::NodeType::ATOMIC_LOAD_UMAX">ATOMIC_LOAD_UMAX</a>);</td></tr>
<tr><th id="728">728</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE" title='llvm::TargetLoweringBase::setTargetDAGCombine' data-ref="_ZN4llvm18TargetLoweringBase19setTargetDAGCombineENS_3ISD8NodeTypeE">setTargetDAGCombine</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ATOMIC_LOAD_FADD" title='llvm::ISD::NodeType::ATOMIC_LOAD_FADD' data-ref="llvm::ISD::NodeType::ATOMIC_LOAD_FADD">ATOMIC_LOAD_FADD</a>);</td></tr>
<tr><th id="729">729</th><td></td></tr>
<tr><th id="730">730</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase23setSchedulingPreferenceENS_5Sched10PreferenceE" title='llvm::TargetLoweringBase::setSchedulingPreference' data-ref="_ZN4llvm18TargetLoweringBase23setSchedulingPreferenceENS_5Sched10PreferenceE">setSchedulingPreference</a>(<span class="namespace">Sched::</span><a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::Sched::Preference::RegPressure" title='llvm::Sched::Preference::RegPressure' data-ref="llvm::Sched::Preference::RegPressure">RegPressure</a>);</td></tr>
<tr><th id="731">731</th><td>}</td></tr>
<tr><th id="732">732</th><td></td></tr>
<tr><th id="733">733</th><td><em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> *<a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm16SITargetLowering12getSubtargetEv" title='llvm::SITargetLowering::getSubtarget' data-ref="_ZNK4llvm16SITargetLowering12getSubtargetEv">getSubtarget</dfn>() <em>const</em> {</td></tr>
<tr><th id="734">734</th><td>  <b>return</b> <a class="member" href="SIISelLowering.h.html#llvm::SITargetLowering::Subtarget" title='llvm::SITargetLowering::Subtarget' data-ref="llvm::SITargetLowering::Subtarget">Subtarget</a>;</td></tr>
<tr><th id="735">735</th><td>}</td></tr>
<tr><th id="736">736</th><td></td></tr>
<tr><th id="737">737</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="738">738</th><td><i>// TargetLowering queries</i></td></tr>
<tr><th id="739">739</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="740">740</th><td><i></i></td></tr>
<tr><th id="741">741</th><td><i>// v_mad_mix* support a conversion from f16 to f32.</i></td></tr>
<tr><th id="742">742</th><td><i>//</i></td></tr>
<tr><th id="743">743</th><td><i>// There is only one special case when denormals are enabled we don't currently,</i></td></tr>
<tr><th id="744">744</th><td><i>// where this is OK to use.</i></td></tr>
<tr><th id="745">745</th><td><em>bool</em> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm16SITargetLowering15isFPExtFoldableEjNS_3EVTES1_" title='llvm::SITargetLowering::isFPExtFoldable' data-ref="_ZNK4llvm16SITargetLowering15isFPExtFoldableEjNS_3EVTES1_">isFPExtFoldable</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="12Opcode" title='Opcode' data-type='unsigned int' data-ref="12Opcode">Opcode</dfn>,</td></tr>
<tr><th id="746">746</th><td>                                           <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col3 decl" id="13DestVT" title='DestVT' data-type='llvm::EVT' data-ref="13DestVT">DestVT</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col4 decl" id="14SrcVT" title='SrcVT' data-type='llvm::EVT' data-ref="14SrcVT">SrcVT</dfn>) <em>const</em> {</td></tr>
<tr><th id="747">747</th><td>  <b>return</b> ((Opcode == ISD::FMAD &amp;&amp; <span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">Subtarget</span>-&gt;hasMadMixInsts()) ||</td></tr>
<tr><th id="748">748</th><td>          (Opcode == ISD::FMA &amp;&amp; Subtarget-&gt;hasFmaMixInsts())) &amp;&amp;</td></tr>
<tr><th id="749">749</th><td>         DestVT.getScalarType() == MVT::f32 &amp;&amp; !<span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">Subtarget</span>-&gt;hasFP32Denormals() &amp;&amp;</td></tr>
<tr><th id="750">750</th><td>         SrcVT.getScalarType() == MVT::f16;</td></tr>
<tr><th id="751">751</th><td>}</td></tr>
<tr><th id="752">752</th><td></td></tr>
<tr><th id="753">753</th><td><em>bool</em> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm16SITargetLowering18isShuffleMaskLegalENS_8ArrayRefIiEENS_3EVTE" title='llvm::SITargetLowering::isShuffleMaskLegal' data-ref="_ZNK4llvm16SITargetLowering18isShuffleMaskLegalENS_8ArrayRefIiEENS_3EVTE">isShuffleMaskLegal</dfn>(<a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>int</em>&gt;, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a>) <em>const</em> {</td></tr>
<tr><th id="754">754</th><td>  <i>// SI has some legal vector types, but no legal vector operations. Say no</i></td></tr>
<tr><th id="755">755</th><td><i>  // shuffles are legal in order to prefer scalarizing some vector operations.</i></td></tr>
<tr><th id="756">756</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="757">757</th><td>}</td></tr>
<tr><th id="758">758</th><td></td></tr>
<tr><th id="759">759</th><td><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm16SITargetLowering29getRegisterTypeForCallingConvERNS_11LLVMContextEjNS_3EVTE" title='llvm::SITargetLowering::getRegisterTypeForCallingConv' data-ref="_ZNK4llvm16SITargetLowering29getRegisterTypeForCallingConvERNS_11LLVMContextEjNS_3EVTE">getRegisterTypeForCallingConv</dfn>(<a class="type" href="../../../include/llvm/IR/LLVMContext.h.html#llvm::LLVMContext" title='llvm::LLVMContext' data-ref="llvm::LLVMContext">LLVMContext</a> &amp;<dfn class="local col5 decl" id="15Context" title='Context' data-type='llvm::LLVMContext &amp;' data-ref="15Context">Context</dfn>,</td></tr>
<tr><th id="760">760</th><td>                                                    <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col6 decl" id="16CC" title='CC' data-type='CallingConv::ID' data-ref="16CC">CC</dfn>,</td></tr>
<tr><th id="761">761</th><td>                                                    <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col7 decl" id="17VT" title='VT' data-type='llvm::EVT' data-ref="17VT">VT</dfn>) <em>const</em> {</td></tr>
<tr><th id="762">762</th><td>  <i>// TODO: Consider splitting all arguments into 32-bit pieces.</i></td></tr>
<tr><th id="763">763</th><td>  <b>if</b> (<a class="local col6 ref" href="#16CC" title='CC' data-ref="16CC">CC</a> != <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_KERNEL" title='llvm::CallingConv::AMDGPU_KERNEL' data-ref="llvm::CallingConv::AMDGPU_KERNEL">AMDGPU_KERNEL</a> &amp;&amp; <a class="local col7 ref" href="#17VT" title='VT' data-ref="17VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT8isVectorEv" title='llvm::EVT::isVector' data-ref="_ZNK4llvm3EVT8isVectorEv">isVector</a>()) {</td></tr>
<tr><th id="764">764</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col8 decl" id="18ScalarVT" title='ScalarVT' data-type='llvm::EVT' data-ref="18ScalarVT">ScalarVT</dfn> = <a class="local col7 ref" href="#17VT" title='VT' data-ref="17VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getScalarTypeEv" title='llvm::EVT::getScalarType' data-ref="_ZNK4llvm3EVT13getScalarTypeEv">getScalarType</a>();</td></tr>
<tr><th id="765">765</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="19Size" title='Size' data-type='unsigned int' data-ref="19Size">Size</dfn> = <a class="local col8 ref" href="#18ScalarVT" title='ScalarVT' data-ref="18ScalarVT">ScalarVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getSizeInBitsEv" title='llvm::EVT::getSizeInBits' data-ref="_ZNK4llvm3EVT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="766">766</th><td>    <b>if</b> (<a class="local col9 ref" href="#19Size" title='Size' data-ref="19Size">Size</a> == <var>32</var>)</td></tr>
<tr><th id="767">767</th><td>      <b>return</b> <a class="local col8 ref" href="#18ScalarVT" title='ScalarVT' data-ref="18ScalarVT">ScalarVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT11getSimpleVTEv" title='llvm::EVT::getSimpleVT' data-ref="_ZNK4llvm3EVT11getSimpleVTEv">getSimpleVT</a>();</td></tr>
<tr><th id="768">768</th><td></td></tr>
<tr><th id="769">769</th><td>    <b>if</b> (<a class="local col9 ref" href="#19Size" title='Size' data-ref="19Size">Size</a> == <var>64</var>)</td></tr>
<tr><th id="770">770</th><td>      <b>return</b> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>;</td></tr>
<tr><th id="771">771</th><td></td></tr>
<tr><th id="772">772</th><td>    <b>if</b> (Size == <var>16</var> &amp;&amp; <span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">Subtarget</span>-&gt;has16BitInsts())</td></tr>
<tr><th id="773">773</th><td>      <b>return</b> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="local col7 ref" href="#17VT" title='VT' data-ref="17VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT9isIntegerEv" title='llvm::EVT::isInteger' data-ref="_ZNK4llvm3EVT9isIntegerEv">isInteger</a>() ? <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i16" title='llvm::MVT::SimpleValueType::v2i16' data-ref="llvm::MVT::SimpleValueType::v2i16">v2i16</a> : <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f16" title='llvm::MVT::SimpleValueType::v2f16' data-ref="llvm::MVT::SimpleValueType::v2f16">v2f16</a>;</td></tr>
<tr><th id="774">774</th><td>  }</td></tr>
<tr><th id="775">775</th><td></td></tr>
<tr><th id="776">776</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering">TargetLowering</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase29getRegisterTypeForCallingConvERNS_11LLVMContextEjNS_3EVTE" title='llvm::TargetLoweringBase::getRegisterTypeForCallingConv' data-ref="_ZNK4llvm18TargetLoweringBase29getRegisterTypeForCallingConvERNS_11LLVMContextEjNS_3EVTE">getRegisterTypeForCallingConv</a>(<span class='refarg'><a class="local col5 ref" href="#15Context" title='Context' data-ref="15Context">Context</a></span>, <a class="local col6 ref" href="#16CC" title='CC' data-ref="16CC">CC</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col7 ref" href="#17VT" title='VT' data-ref="17VT">VT</a>);</td></tr>
<tr><th id="777">777</th><td>}</td></tr>
<tr><th id="778">778</th><td></td></tr>
<tr><th id="779">779</th><td><em>unsigned</em> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm16SITargetLowering29getNumRegistersForCallingConvERNS_11LLVMContextEjNS_3EVTE" title='llvm::SITargetLowering::getNumRegistersForCallingConv' data-ref="_ZNK4llvm16SITargetLowering29getNumRegistersForCallingConvERNS_11LLVMContextEjNS_3EVTE">getNumRegistersForCallingConv</dfn>(<a class="type" href="../../../include/llvm/IR/LLVMContext.h.html#llvm::LLVMContext" title='llvm::LLVMContext' data-ref="llvm::LLVMContext">LLVMContext</a> &amp;<dfn class="local col0 decl" id="20Context" title='Context' data-type='llvm::LLVMContext &amp;' data-ref="20Context">Context</dfn>,</td></tr>
<tr><th id="780">780</th><td>                                                         <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col1 decl" id="21CC" title='CC' data-type='CallingConv::ID' data-ref="21CC">CC</dfn>,</td></tr>
<tr><th id="781">781</th><td>                                                         <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col2 decl" id="22VT" title='VT' data-type='llvm::EVT' data-ref="22VT">VT</dfn>) <em>const</em> {</td></tr>
<tr><th id="782">782</th><td>  <b>if</b> (<a class="local col1 ref" href="#21CC" title='CC' data-ref="21CC">CC</a> != <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_KERNEL" title='llvm::CallingConv::AMDGPU_KERNEL' data-ref="llvm::CallingConv::AMDGPU_KERNEL">AMDGPU_KERNEL</a> &amp;&amp; <a class="local col2 ref" href="#22VT" title='VT' data-ref="22VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT8isVectorEv" title='llvm::EVT::isVector' data-ref="_ZNK4llvm3EVT8isVectorEv">isVector</a>()) {</td></tr>
<tr><th id="783">783</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="23NumElts" title='NumElts' data-type='unsigned int' data-ref="23NumElts">NumElts</dfn> = <a class="local col2 ref" href="#22VT" title='VT' data-ref="22VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT20getVectorNumElementsEv" title='llvm::EVT::getVectorNumElements' data-ref="_ZNK4llvm3EVT20getVectorNumElementsEv">getVectorNumElements</a>();</td></tr>
<tr><th id="784">784</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col4 decl" id="24ScalarVT" title='ScalarVT' data-type='llvm::EVT' data-ref="24ScalarVT">ScalarVT</dfn> = <a class="local col2 ref" href="#22VT" title='VT' data-ref="22VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getScalarTypeEv" title='llvm::EVT::getScalarType' data-ref="_ZNK4llvm3EVT13getScalarTypeEv">getScalarType</a>();</td></tr>
<tr><th id="785">785</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="25Size" title='Size' data-type='unsigned int' data-ref="25Size">Size</dfn> = <a class="local col4 ref" href="#24ScalarVT" title='ScalarVT' data-ref="24ScalarVT">ScalarVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getSizeInBitsEv" title='llvm::EVT::getSizeInBits' data-ref="_ZNK4llvm3EVT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="786">786</th><td></td></tr>
<tr><th id="787">787</th><td>    <b>if</b> (<a class="local col5 ref" href="#25Size" title='Size' data-ref="25Size">Size</a> == <var>32</var>)</td></tr>
<tr><th id="788">788</th><td>      <b>return</b> <a class="local col3 ref" href="#23NumElts" title='NumElts' data-ref="23NumElts">NumElts</a>;</td></tr>
<tr><th id="789">789</th><td></td></tr>
<tr><th id="790">790</th><td>    <b>if</b> (<a class="local col5 ref" href="#25Size" title='Size' data-ref="25Size">Size</a> == <var>64</var>)</td></tr>
<tr><th id="791">791</th><td>      <b>return</b> <var>2</var> * <a class="local col3 ref" href="#23NumElts" title='NumElts' data-ref="23NumElts">NumElts</a>;</td></tr>
<tr><th id="792">792</th><td></td></tr>
<tr><th id="793">793</th><td>    <b>if</b> (Size == <var>16</var> &amp;&amp; <span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">Subtarget</span>-&gt;has16BitInsts())</td></tr>
<tr><th id="794">794</th><td>      <b>return</b> (<a class="local col2 ref" href="#22VT" title='VT' data-ref="22VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT20getVectorNumElementsEv" title='llvm::EVT::getVectorNumElements' data-ref="_ZNK4llvm3EVT20getVectorNumElementsEv">getVectorNumElements</a>() + <var>1</var>) / <var>2</var>;</td></tr>
<tr><th id="795">795</th><td>  }</td></tr>
<tr><th id="796">796</th><td></td></tr>
<tr><th id="797">797</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering">TargetLowering</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase29getNumRegistersForCallingConvERNS_11LLVMContextEjNS_3EVTE" title='llvm::TargetLoweringBase::getNumRegistersForCallingConv' data-ref="_ZNK4llvm18TargetLoweringBase29getNumRegistersForCallingConvERNS_11LLVMContextEjNS_3EVTE">getNumRegistersForCallingConv</a>(<span class='refarg'><a class="local col0 ref" href="#20Context" title='Context' data-ref="20Context">Context</a></span>, <a class="local col1 ref" href="#21CC" title='CC' data-ref="21CC">CC</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col2 ref" href="#22VT" title='VT' data-ref="22VT">VT</a>);</td></tr>
<tr><th id="798">798</th><td>}</td></tr>
<tr><th id="799">799</th><td></td></tr>
<tr><th id="800">800</th><td><em>unsigned</em> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm16SITargetLowering36getVectorTypeBreakdownForCallingConvERNS_11LLVMContextEjNS_3EVTERS3_RjRNS_3MVTE" title='llvm::SITargetLowering::getVectorTypeBreakdownForCallingConv' data-ref="_ZNK4llvm16SITargetLowering36getVectorTypeBreakdownForCallingConvERNS_11LLVMContextEjNS_3EVTERS3_RjRNS_3MVTE">getVectorTypeBreakdownForCallingConv</dfn>(</td></tr>
<tr><th id="801">801</th><td>  <a class="type" href="../../../include/llvm/IR/LLVMContext.h.html#llvm::LLVMContext" title='llvm::LLVMContext' data-ref="llvm::LLVMContext">LLVMContext</a> &amp;<dfn class="local col6 decl" id="26Context" title='Context' data-type='llvm::LLVMContext &amp;' data-ref="26Context">Context</dfn>, <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col7 decl" id="27CC" title='CC' data-type='CallingConv::ID' data-ref="27CC">CC</dfn>,</td></tr>
<tr><th id="802">802</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col8 decl" id="28VT" title='VT' data-type='llvm::EVT' data-ref="28VT">VT</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> &amp;<dfn class="local col9 decl" id="29IntermediateVT" title='IntermediateVT' data-type='llvm::EVT &amp;' data-ref="29IntermediateVT">IntermediateVT</dfn>,</td></tr>
<tr><th id="803">803</th><td>  <em>unsigned</em> &amp;<dfn class="local col0 decl" id="30NumIntermediates" title='NumIntermediates' data-type='unsigned int &amp;' data-ref="30NumIntermediates">NumIntermediates</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> &amp;<dfn class="local col1 decl" id="31RegisterVT" title='RegisterVT' data-type='llvm::MVT &amp;' data-ref="31RegisterVT">RegisterVT</dfn>) <em>const</em> {</td></tr>
<tr><th id="804">804</th><td>  <b>if</b> (<a class="local col7 ref" href="#27CC" title='CC' data-ref="27CC">CC</a> != <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_KERNEL" title='llvm::CallingConv::AMDGPU_KERNEL' data-ref="llvm::CallingConv::AMDGPU_KERNEL">AMDGPU_KERNEL</a> &amp;&amp; <a class="local col8 ref" href="#28VT" title='VT' data-ref="28VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT8isVectorEv" title='llvm::EVT::isVector' data-ref="_ZNK4llvm3EVT8isVectorEv">isVector</a>()) {</td></tr>
<tr><th id="805">805</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="32NumElts" title='NumElts' data-type='unsigned int' data-ref="32NumElts">NumElts</dfn> = <a class="local col8 ref" href="#28VT" title='VT' data-ref="28VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT20getVectorNumElementsEv" title='llvm::EVT::getVectorNumElements' data-ref="_ZNK4llvm3EVT20getVectorNumElementsEv">getVectorNumElements</a>();</td></tr>
<tr><th id="806">806</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col3 decl" id="33ScalarVT" title='ScalarVT' data-type='llvm::EVT' data-ref="33ScalarVT">ScalarVT</dfn> = <a class="local col8 ref" href="#28VT" title='VT' data-ref="28VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getScalarTypeEv" title='llvm::EVT::getScalarType' data-ref="_ZNK4llvm3EVT13getScalarTypeEv">getScalarType</a>();</td></tr>
<tr><th id="807">807</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="34Size" title='Size' data-type='unsigned int' data-ref="34Size">Size</dfn> = <a class="local col3 ref" href="#33ScalarVT" title='ScalarVT' data-ref="33ScalarVT">ScalarVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getSizeInBitsEv" title='llvm::EVT::getSizeInBits' data-ref="_ZNK4llvm3EVT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="808">808</th><td>    <b>if</b> (<a class="local col4 ref" href="#34Size" title='Size' data-ref="34Size">Size</a> == <var>32</var>) {</td></tr>
<tr><th id="809">809</th><td>      <a class="local col1 ref" href="#31RegisterVT" title='RegisterVT' data-ref="31RegisterVT">RegisterVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::operator=' data-ref="_ZN4llvm3MVTaSEOS0_">=</a> <a class="local col3 ref" href="#33ScalarVT" title='ScalarVT' data-ref="33ScalarVT">ScalarVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT11getSimpleVTEv" title='llvm::EVT::getSimpleVT' data-ref="_ZNK4llvm3EVT11getSimpleVTEv">getSimpleVT</a>();</td></tr>
<tr><th id="810">810</th><td>      <a class="local col9 ref" href="#29IntermediateVT" title='IntermediateVT' data-ref="29IntermediateVT">IntermediateVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::operator=' data-ref="_ZN4llvm3EVTaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col1 ref" href="#31RegisterVT" title='RegisterVT' data-ref="31RegisterVT">RegisterVT</a>;</td></tr>
<tr><th id="811">811</th><td>      <a class="local col0 ref" href="#30NumIntermediates" title='NumIntermediates' data-ref="30NumIntermediates">NumIntermediates</a> = <a class="local col2 ref" href="#32NumElts" title='NumElts' data-ref="32NumElts">NumElts</a>;</td></tr>
<tr><th id="812">812</th><td>      <b>return</b> <a class="local col0 ref" href="#30NumIntermediates" title='NumIntermediates' data-ref="30NumIntermediates">NumIntermediates</a>;</td></tr>
<tr><th id="813">813</th><td>    }</td></tr>
<tr><th id="814">814</th><td></td></tr>
<tr><th id="815">815</th><td>    <b>if</b> (<a class="local col4 ref" href="#34Size" title='Size' data-ref="34Size">Size</a> == <var>64</var>) {</td></tr>
<tr><th id="816">816</th><td>      <a class="local col1 ref" href="#31RegisterVT" title='RegisterVT' data-ref="31RegisterVT">RegisterVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::operator=' data-ref="_ZN4llvm3MVTaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>;</td></tr>
<tr><th id="817">817</th><td>      <a class="local col9 ref" href="#29IntermediateVT" title='IntermediateVT' data-ref="29IntermediateVT">IntermediateVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::operator=' data-ref="_ZN4llvm3EVTaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col1 ref" href="#31RegisterVT" title='RegisterVT' data-ref="31RegisterVT">RegisterVT</a>;</td></tr>
<tr><th id="818">818</th><td>      <a class="local col0 ref" href="#30NumIntermediates" title='NumIntermediates' data-ref="30NumIntermediates">NumIntermediates</a> = <var>2</var> * <a class="local col2 ref" href="#32NumElts" title='NumElts' data-ref="32NumElts">NumElts</a>;</td></tr>
<tr><th id="819">819</th><td>      <b>return</b> <a class="local col0 ref" href="#30NumIntermediates" title='NumIntermediates' data-ref="30NumIntermediates">NumIntermediates</a>;</td></tr>
<tr><th id="820">820</th><td>    }</td></tr>
<tr><th id="821">821</th><td></td></tr>
<tr><th id="822">822</th><td>    <i>// FIXME: We should fix the ABI to be the same on targets without 16-bit</i></td></tr>
<tr><th id="823">823</th><td><i>    // support, but unless we can properly handle 3-vectors, it will be still be</i></td></tr>
<tr><th id="824">824</th><td><i>    // inconsistent.</i></td></tr>
<tr><th id="825">825</th><td>    <b>if</b> (Size == <var>16</var> &amp;&amp; <span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">Subtarget</span>-&gt;has16BitInsts()) {</td></tr>
<tr><th id="826">826</th><td>      <a class="local col1 ref" href="#31RegisterVT" title='RegisterVT' data-ref="31RegisterVT">RegisterVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::operator=' data-ref="_ZN4llvm3MVTaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="local col8 ref" href="#28VT" title='VT' data-ref="28VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT9isIntegerEv" title='llvm::EVT::isInteger' data-ref="_ZNK4llvm3EVT9isIntegerEv">isInteger</a>() ? <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i16" title='llvm::MVT::SimpleValueType::v2i16' data-ref="llvm::MVT::SimpleValueType::v2i16">v2i16</a> : <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f16" title='llvm::MVT::SimpleValueType::v2f16' data-ref="llvm::MVT::SimpleValueType::v2f16">v2f16</a>;</td></tr>
<tr><th id="827">827</th><td>      <a class="local col9 ref" href="#29IntermediateVT" title='IntermediateVT' data-ref="29IntermediateVT">IntermediateVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::operator=' data-ref="_ZN4llvm3EVTaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col1 ref" href="#31RegisterVT" title='RegisterVT' data-ref="31RegisterVT">RegisterVT</a>;</td></tr>
<tr><th id="828">828</th><td>      <a class="local col0 ref" href="#30NumIntermediates" title='NumIntermediates' data-ref="30NumIntermediates">NumIntermediates</a> = (<a class="local col2 ref" href="#32NumElts" title='NumElts' data-ref="32NumElts">NumElts</a> + <var>1</var>) / <var>2</var>;</td></tr>
<tr><th id="829">829</th><td>      <b>return</b> <a class="local col0 ref" href="#30NumIntermediates" title='NumIntermediates' data-ref="30NumIntermediates">NumIntermediates</a>;</td></tr>
<tr><th id="830">830</th><td>    }</td></tr>
<tr><th id="831">831</th><td>  }</td></tr>
<tr><th id="832">832</th><td></td></tr>
<tr><th id="833">833</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering">TargetLowering</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase36getVectorTypeBreakdownForCallingConvERNS_11LLVMContextEjNS_3EVTERS3_RjRNS_3MVTE" title='llvm::TargetLoweringBase::getVectorTypeBreakdownForCallingConv' data-ref="_ZNK4llvm18TargetLoweringBase36getVectorTypeBreakdownForCallingConvERNS_11LLVMContextEjNS_3EVTERS3_RjRNS_3MVTE">getVectorTypeBreakdownForCallingConv</a>(</td></tr>
<tr><th id="834">834</th><td>    <span class='refarg'><a class="local col6 ref" href="#26Context" title='Context' data-ref="26Context">Context</a></span>, <a class="local col7 ref" href="#27CC" title='CC' data-ref="27CC">CC</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col8 ref" href="#28VT" title='VT' data-ref="28VT">VT</a>, <span class='refarg'><a class="local col9 ref" href="#29IntermediateVT" title='IntermediateVT' data-ref="29IntermediateVT">IntermediateVT</a></span>, <span class='refarg'><a class="local col0 ref" href="#30NumIntermediates" title='NumIntermediates' data-ref="30NumIntermediates">NumIntermediates</a></span>, <span class='refarg'><a class="local col1 ref" href="#31RegisterVT" title='RegisterVT' data-ref="31RegisterVT">RegisterVT</a></span>);</td></tr>
<tr><th id="835">835</th><td>}</td></tr>
<tr><th id="836">836</th><td></td></tr>
<tr><th id="837">837</th><td><em>static</em> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="tu decl def" id="_ZL18memVTFromAggregatePN4llvm4TypeE" title='memVTFromAggregate' data-type='llvm::MVT memVTFromAggregate(llvm::Type * Ty)' data-ref="_ZL18memVTFromAggregatePN4llvm4TypeE">memVTFromAggregate</dfn>(<a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col5 decl" id="35Ty" title='Ty' data-type='llvm::Type *' data-ref="35Ty">Ty</dfn>) {</td></tr>
<tr><th id="838">838</th><td>  <i>// Only limited forms of aggregate type currently expected.</i></td></tr>
<tr><th id="839">839</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Ty-&gt;isStructTy() &amp;&amp; &quot;Expected struct type&quot;) ? void (0) : __assert_fail (&quot;Ty-&gt;isStructTy() &amp;&amp; \&quot;Expected struct type\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIISelLowering.cpp&quot;, 839, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#35Ty" title='Ty' data-ref="35Ty">Ty</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type10isStructTyEv" title='llvm::Type::isStructTy' data-ref="_ZNK4llvm4Type10isStructTyEv">isStructTy</a>() &amp;&amp; <q>"Expected struct type"</q>);</td></tr>
<tr><th id="840">840</th><td></td></tr>
<tr><th id="841">841</th><td></td></tr>
<tr><th id="842">842</th><td>  <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col6 decl" id="36ElementType" title='ElementType' data-type='llvm::Type *' data-ref="36ElementType">ElementType</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="843">843</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="37NumElts" title='NumElts' data-type='unsigned int' data-ref="37NumElts">NumElts</dfn>;</td></tr>
<tr><th id="844">844</th><td>  <b>if</b> (<a class="local col5 ref" href="#35Ty" title='Ty' data-ref="35Ty">Ty</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type16getContainedTypeEj" title='llvm::Type::getContainedType' data-ref="_ZNK4llvm4Type16getContainedTypeEj">getContainedType</a>(<var>0</var>)-&gt;<a class="ref" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type10isVectorTyEv" title='llvm::Type::isVectorTy' data-ref="_ZNK4llvm4Type10isVectorTyEv">isVectorTy</a>()) {</td></tr>
<tr><th id="845">845</th><td>    <a class="type" href="../../../include/llvm/IR/DerivedTypes.h.html#llvm::VectorType" title='llvm::VectorType' data-ref="llvm::VectorType">VectorType</a> *<dfn class="local col8 decl" id="38VecComponent" title='VecComponent' data-type='llvm::VectorType *' data-ref="38VecComponent">VecComponent</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/DerivedTypes.h.html#llvm::VectorType" title='llvm::VectorType' data-ref="llvm::VectorType">VectorType</a>&gt;(<a class="local col5 ref" href="#35Ty" title='Ty' data-ref="35Ty">Ty</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type16getContainedTypeEj" title='llvm::Type::getContainedType' data-ref="_ZNK4llvm4Type16getContainedTypeEj">getContainedType</a>(<var>0</var>));</td></tr>
<tr><th id="846">846</th><td>    <a class="local col6 ref" href="#36ElementType" title='ElementType' data-ref="36ElementType">ElementType</a> = <a class="local col8 ref" href="#38VecComponent" title='VecComponent' data-ref="38VecComponent">VecComponent</a>-&gt;<a class="ref" href="../../../include/llvm/IR/DerivedTypes.h.html#_ZNK4llvm14SequentialType14getElementTypeEv" title='llvm::SequentialType::getElementType' data-ref="_ZNK4llvm14SequentialType14getElementTypeEv">getElementType</a>();</td></tr>
<tr><th id="847">847</th><td>    <a class="local col7 ref" href="#37NumElts" title='NumElts' data-ref="37NumElts">NumElts</a> = <a class="local col8 ref" href="#38VecComponent" title='VecComponent' data-ref="38VecComponent">VecComponent</a>-&gt;<a class="ref" href="../../../include/llvm/IR/DerivedTypes.h.html#_ZNK4llvm14SequentialType14getNumElementsEv" title='llvm::SequentialType::getNumElements' data-ref="_ZNK4llvm14SequentialType14getNumElementsEv">getNumElements</a>();</td></tr>
<tr><th id="848">848</th><td>  } <b>else</b> {</td></tr>
<tr><th id="849">849</th><td>    <a class="local col6 ref" href="#36ElementType" title='ElementType' data-ref="36ElementType">ElementType</a> = <a class="local col5 ref" href="#35Ty" title='Ty' data-ref="35Ty">Ty</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type16getContainedTypeEj" title='llvm::Type::getContainedType' data-ref="_ZNK4llvm4Type16getContainedTypeEj">getContainedType</a>(<var>0</var>);</td></tr>
<tr><th id="850">850</th><td>    <a class="local col7 ref" href="#37NumElts" title='NumElts' data-ref="37NumElts">NumElts</a> = <var>1</var>;</td></tr>
<tr><th id="851">851</th><td>  }</td></tr>
<tr><th id="852">852</th><td></td></tr>
<tr><th id="853">853</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((Ty-&gt;getContainedType(1) &amp;&amp; Ty-&gt;getContainedType(1)-&gt;isIntegerTy(32)) &amp;&amp; &quot;Expected int32 type&quot;) ? void (0) : __assert_fail (&quot;(Ty-&gt;getContainedType(1) &amp;&amp; Ty-&gt;getContainedType(1)-&gt;isIntegerTy(32)) &amp;&amp; \&quot;Expected int32 type\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIISelLowering.cpp&quot;, 853, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col5 ref" href="#35Ty" title='Ty' data-ref="35Ty">Ty</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type16getContainedTypeEj" title='llvm::Type::getContainedType' data-ref="_ZNK4llvm4Type16getContainedTypeEj">getContainedType</a>(<var>1</var>) &amp;&amp; <a class="local col5 ref" href="#35Ty" title='Ty' data-ref="35Ty">Ty</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type16getContainedTypeEj" title='llvm::Type::getContainedType' data-ref="_ZNK4llvm4Type16getContainedTypeEj">getContainedType</a>(<var>1</var>)-&gt;<a class="ref" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type11isIntegerTyEj" title='llvm::Type::isIntegerTy' data-ref="_ZNK4llvm4Type11isIntegerTyEj">isIntegerTy</a>(<var>32</var>)) &amp;&amp; <q>"Expected int32 type"</q>);</td></tr>
<tr><th id="854">854</th><td></td></tr>
<tr><th id="855">855</th><td>  <i>// Calculate the size of the memVT type from the aggregate</i></td></tr>
<tr><th id="856">856</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="39Pow2Elts" title='Pow2Elts' data-type='unsigned int' data-ref="39Pow2Elts">Pow2Elts</dfn> = <var>0</var>;</td></tr>
<tr><th id="857">857</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="40ElementSize" title='ElementSize' data-type='unsigned int' data-ref="40ElementSize">ElementSize</dfn>;</td></tr>
<tr><th id="858">858</th><td>  <b>switch</b> (<a class="local col6 ref" href="#36ElementType" title='ElementType' data-ref="36ElementType">ElementType</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type9getTypeIDEv" title='llvm::Type::getTypeID' data-ref="_ZNK4llvm4Type9getTypeIDEv">getTypeID</a>()) {</td></tr>
<tr><th id="859">859</th><td>    <b>default</b>:</td></tr>
<tr><th id="860">860</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unknown type!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIISelLowering.cpp&quot;, 860)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown type!"</q>);</td></tr>
<tr><th id="861">861</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a>::<a class="enum" href="../../../include/llvm/IR/Type.h.html#llvm::Type::TypeID::IntegerTyID" title='llvm::Type::TypeID::IntegerTyID' data-ref="llvm::Type::TypeID::IntegerTyID">IntegerTyID</a>:</td></tr>
<tr><th id="862">862</th><td>      <a class="local col0 ref" href="#40ElementSize" title='ElementSize' data-ref="40ElementSize">ElementSize</a> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/DerivedTypes.h.html#llvm::IntegerType" title='llvm::IntegerType' data-ref="llvm::IntegerType">IntegerType</a>&gt;(<a class="local col6 ref" href="#36ElementType" title='ElementType' data-ref="36ElementType">ElementType</a>)-&gt;<a class="ref" href="../../../include/llvm/IR/DerivedTypes.h.html#_ZNK4llvm11IntegerType11getBitWidthEv" title='llvm::IntegerType::getBitWidth' data-ref="_ZNK4llvm11IntegerType11getBitWidthEv">getBitWidth</a>();</td></tr>
<tr><th id="863">863</th><td>      <b>break</b>;</td></tr>
<tr><th id="864">864</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a>::<a class="enum" href="../../../include/llvm/IR/Type.h.html#llvm::Type::TypeID::HalfTyID" title='llvm::Type::TypeID::HalfTyID' data-ref="llvm::Type::TypeID::HalfTyID">HalfTyID</a>:</td></tr>
<tr><th id="865">865</th><td>      <a class="local col0 ref" href="#40ElementSize" title='ElementSize' data-ref="40ElementSize">ElementSize</a> = <var>16</var>;</td></tr>
<tr><th id="866">866</th><td>      <b>break</b>;</td></tr>
<tr><th id="867">867</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a>::<a class="enum" href="../../../include/llvm/IR/Type.h.html#llvm::Type::TypeID::FloatTyID" title='llvm::Type::TypeID::FloatTyID' data-ref="llvm::Type::TypeID::FloatTyID">FloatTyID</a>:</td></tr>
<tr><th id="868">868</th><td>      <a class="local col0 ref" href="#40ElementSize" title='ElementSize' data-ref="40ElementSize">ElementSize</a> = <var>32</var>;</td></tr>
<tr><th id="869">869</th><td>      <b>break</b>;</td></tr>
<tr><th id="870">870</th><td>  }</td></tr>
<tr><th id="871">871</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="41AdditionalElts" title='AdditionalElts' data-type='unsigned int' data-ref="41AdditionalElts">AdditionalElts</dfn> = <a class="local col0 ref" href="#40ElementSize" title='ElementSize' data-ref="40ElementSize">ElementSize</a> == <var>16</var> ? <var>2</var> : <var>1</var>;</td></tr>
<tr><th id="872">872</th><td>  <a class="local col9 ref" href="#39Pow2Elts" title='Pow2Elts' data-ref="39Pow2Elts">Pow2Elts</a> = <var>1</var> &lt;&lt; <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12Log2_32_CeilEj" title='llvm::Log2_32_Ceil' data-ref="_ZN4llvm12Log2_32_CeilEj">Log2_32_Ceil</a>(<a class="local col7 ref" href="#37NumElts" title='NumElts' data-ref="37NumElts">NumElts</a> + <a class="local col1 ref" href="#41AdditionalElts" title='AdditionalElts' data-ref="41AdditionalElts">AdditionalElts</a>);</td></tr>
<tr><th id="873">873</th><td></td></tr>
<tr><th id="874">874</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVT11getVectorVTES0_j" title='llvm::MVT::getVectorVT' data-ref="_ZN4llvm3MVT11getVectorVTES0_j">getVectorVT</a>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVT5getVTEPNS_4TypeEb" title='llvm::MVT::getVT' data-ref="_ZN4llvm3MVT5getVTEPNS_4TypeEb">getVT</a>(<a class="local col6 ref" href="#36ElementType" title='ElementType' data-ref="36ElementType">ElementType</a>, <b>false</b>),</td></tr>
<tr><th id="875">875</th><td>                          <a class="local col9 ref" href="#39Pow2Elts" title='Pow2Elts' data-ref="39Pow2Elts">Pow2Elts</a>);</td></tr>
<tr><th id="876">876</th><td>}</td></tr>
<tr><th id="877">877</th><td></td></tr>
<tr><th id="878">878</th><td><em>bool</em> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm16SITargetLowering18getTgtMemIntrinsicERNS_18TargetLoweringBase13IntrinsicInfoERKNS_8CallInstERNS_15MachineFunctionEj" title='llvm::SITargetLowering::getTgtMemIntrinsic' data-ref="_ZNK4llvm16SITargetLowering18getTgtMemIntrinsicERNS_18TargetLoweringBase13IntrinsicInfoERKNS_8CallInstERNS_15MachineFunctionEj">getTgtMemIntrinsic</dfn>(<a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::IntrinsicInfo" title='llvm::TargetLoweringBase::IntrinsicInfo' data-ref="llvm::TargetLoweringBase::IntrinsicInfo">IntrinsicInfo</a> &amp;<dfn class="local col2 decl" id="42Info" title='Info' data-type='llvm::TargetLoweringBase::IntrinsicInfo &amp;' data-ref="42Info">Info</dfn>,</td></tr>
<tr><th id="879">879</th><td>                                          <em>const</em> <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::CallInst" title='llvm::CallInst' data-ref="llvm::CallInst">CallInst</a> &amp;<dfn class="local col3 decl" id="43CI" title='CI' data-type='const llvm::CallInst &amp;' data-ref="43CI">CI</dfn>,</td></tr>
<tr><th id="880">880</th><td>                                          <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="44MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="44MF">MF</dfn>,</td></tr>
<tr><th id="881">881</th><td>                                          <em>unsigned</em> <dfn class="local col5 decl" id="45IntrID" title='IntrID' data-type='unsigned int' data-ref="45IntrID">IntrID</dfn>) <em>const</em> {</td></tr>
<tr><th id="882">882</th><td>  <b>if</b> (<em>const</em> <span class="namespace">AMDGPU::</span><a class="type" href="AMDGPUInstrInfo.h.html#llvm::AMDGPU::RsrcIntrinsic" title='llvm::AMDGPU::RsrcIntrinsic' data-ref="llvm::AMDGPU::RsrcIntrinsic">RsrcIntrinsic</a> *<dfn class="local col6 decl" id="46RsrcIntr" title='RsrcIntr' data-type='const AMDGPU::RsrcIntrinsic *' data-ref="46RsrcIntr"><a class="local col6 ref" href="#46RsrcIntr" title='RsrcIntr' data-ref="46RsrcIntr">RsrcIntr</a></dfn> =</td></tr>
<tr><th id="883">883</th><td>          <span class="namespace">AMDGPU::</span><a class="ref" href="AMDGPUInstrInfo.h.html#_ZN4llvm6AMDGPU19lookupRsrcIntrinsicEj" title='llvm::AMDGPU::lookupRsrcIntrinsic' data-ref="_ZN4llvm6AMDGPU19lookupRsrcIntrinsicEj">lookupRsrcIntrinsic</a>(<a class="local col5 ref" href="#45IntrID" title='IntrID' data-ref="45IntrID">IntrID</a>)) {</td></tr>
<tr><th id="884">884</th><td>    <a class="type" href="../../../include/llvm/IR/Attributes.h.html#llvm::AttributeList" title='llvm::AttributeList' data-ref="llvm::AttributeList">AttributeList</a> <dfn class="local col7 decl" id="47Attr" title='Attr' data-type='llvm::AttributeList' data-ref="47Attr">Attr</dfn> = <span class="namespace">Intrinsic::</span><a class="ref" href="../../../include/llvm/IR/Intrinsics.h.html#_ZN4llvm9Intrinsic13getAttributesERNS_11LLVMContextENS0_2IDE" title='llvm::Intrinsic::getAttributes' data-ref="_ZN4llvm9Intrinsic13getAttributesERNS_11LLVMContextENS0_2IDE">getAttributes</a>(<span class='refarg'><a class="local col3 ref" href="#43CI" title='CI' data-ref="43CI">CI</a>.<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value10getContextEv" title='llvm::Value::getContext' data-ref="_ZNK4llvm5Value10getContextEv">getContext</a>()</span>,</td></tr>
<tr><th id="885">885</th><td>                                                  (<span class="namespace">Intrinsic::</span><a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::Intrinsic::ID" title='llvm::Intrinsic::ID' data-ref="llvm::Intrinsic::ID">ID</a>)<a class="local col5 ref" href="#45IntrID" title='IntrID' data-ref="45IntrID">IntrID</a>);</td></tr>
<tr><th id="886">886</th><td>    <b>if</b> (Attr.hasFnAttribute(Attribute::<span class='error' title="no member named &apos;ReadNone&apos; in &apos;llvm::Attribute&apos;">ReadNone</span>))</td></tr>
<tr><th id="887">887</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="888">888</th><td></td></tr>
<tr><th id="889">889</th><td>    <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col8 decl" id="48MFI" title='MFI' data-type='llvm::SIMachineFunctionInfo *' data-ref="48MFI">MFI</dfn> = <a class="local col4 ref" href="#44MF" title='MF' data-ref="44MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="890">890</th><td></td></tr>
<tr><th id="891">891</th><td>    <b>if</b> (<a class="local col6 ref" href="#46RsrcIntr" title='RsrcIntr' data-ref="46RsrcIntr">RsrcIntr</a>-&gt;<a class="ref" href="AMDGPUInstrInfo.h.html#llvm::AMDGPU::RsrcIntrinsic::IsImage" title='llvm::AMDGPU::RsrcIntrinsic::IsImage' data-ref="llvm::AMDGPU::RsrcIntrinsic::IsImage">IsImage</a>) {</td></tr>
<tr><th id="892">892</th><td>      <a class="local col2 ref" href="#42Info" title='Info' data-ref="42Info">Info</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::IntrinsicInfo::ptrVal" title='llvm::TargetLoweringBase::IntrinsicInfo::ptrVal' data-ref="llvm::TargetLoweringBase::IntrinsicInfo::ptrVal">ptrVal</a> <a class="ref" href="../../../include/llvm/ADT/PointerUnion.h.html#_ZN4llvm20pointer_union_detail19PointerUnionMembersIT_T0_XT1_EJT2_DpT3_EEaSES4_" title='llvm::pointer_union_detail::PointerUnionMembers&lt;type-parameter-0-0, type-parameter-0-1, I, type-parameter-0-3, type-parameter-0-4...&gt;::operator=' data-ref="_ZN4llvm20pointer_union_detail19PointerUnionMembersIT_T0_XT1_EJT2_DpT3_EEaSES4_">=</a> <a class="local col8 ref" href="#48MFI" title='MFI' data-ref="48MFI">MFI</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo11getImagePSVERKNS_11SIInstrInfoEPKNS_5ValueE" title='llvm::SIMachineFunctionInfo::getImagePSV' data-ref="_ZN4llvm21SIMachineFunctionInfo11getImagePSVERKNS_11SIInstrInfoEPKNS_5ValueE">getImagePSV</a>(</td></tr>
<tr><th id="893">893</th><td>        *<a class="local col4 ref" href="#44MF" title='MF' data-ref="44MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a>&gt;().<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>(),</td></tr>
<tr><th id="894">894</th><td>        <a class="local col3 ref" href="#43CI" title='CI' data-ref="43CI">CI</a>.<a class="ref" href="../../../include/llvm/IR/InstrTypes.h.html#_ZNK4llvm8CallBase13getArgOperandEj" title='llvm::CallBase::getArgOperand' data-ref="_ZNK4llvm8CallBase13getArgOperandEj">getArgOperand</a>(<a class="local col6 ref" href="#46RsrcIntr" title='RsrcIntr' data-ref="46RsrcIntr">RsrcIntr</a>-&gt;<a class="ref" href="AMDGPUInstrInfo.h.html#llvm::AMDGPU::RsrcIntrinsic::RsrcArg" title='llvm::AMDGPU::RsrcIntrinsic::RsrcArg' data-ref="llvm::AMDGPU::RsrcIntrinsic::RsrcArg">RsrcArg</a>));</td></tr>
<tr><th id="895">895</th><td>      <a class="local col2 ref" href="#42Info" title='Info' data-ref="42Info">Info</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::IntrinsicInfo::align" title='llvm::TargetLoweringBase::IntrinsicInfo::align' data-ref="llvm::TargetLoweringBase::IntrinsicInfo::align">align</a> = <var>0</var>;</td></tr>
<tr><th id="896">896</th><td>    } <b>else</b> {</td></tr>
<tr><th id="897">897</th><td>      <a class="local col2 ref" href="#42Info" title='Info' data-ref="42Info">Info</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::IntrinsicInfo::ptrVal" title='llvm::TargetLoweringBase::IntrinsicInfo::ptrVal' data-ref="llvm::TargetLoweringBase::IntrinsicInfo::ptrVal">ptrVal</a> <a class="ref" href="../../../include/llvm/ADT/PointerUnion.h.html#_ZN4llvm20pointer_union_detail19PointerUnionMembersIT_T0_XT1_EJT2_DpT3_EEaSES4_" title='llvm::pointer_union_detail::PointerUnionMembers&lt;type-parameter-0-0, type-parameter-0-1, I, type-parameter-0-3, type-parameter-0-4...&gt;::operator=' data-ref="_ZN4llvm20pointer_union_detail19PointerUnionMembersIT_T0_XT1_EJT2_DpT3_EEaSES4_">=</a> <a class="local col8 ref" href="#48MFI" title='MFI' data-ref="48MFI">MFI</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo12getBufferPSVERKNS_11SIInstrInfoEPKNS_5ValueE" title='llvm::SIMachineFunctionInfo::getBufferPSV' data-ref="_ZN4llvm21SIMachineFunctionInfo12getBufferPSVERKNS_11SIInstrInfoEPKNS_5ValueE">getBufferPSV</a>(</td></tr>
<tr><th id="898">898</th><td>        *<a class="local col4 ref" href="#44MF" title='MF' data-ref="44MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a>&gt;().<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>(),</td></tr>
<tr><th id="899">899</th><td>        <a class="local col3 ref" href="#43CI" title='CI' data-ref="43CI">CI</a>.<a class="ref" href="../../../include/llvm/IR/InstrTypes.h.html#_ZNK4llvm8CallBase13getArgOperandEj" title='llvm::CallBase::getArgOperand' data-ref="_ZNK4llvm8CallBase13getArgOperandEj">getArgOperand</a>(<a class="local col6 ref" href="#46RsrcIntr" title='RsrcIntr' data-ref="46RsrcIntr">RsrcIntr</a>-&gt;<a class="ref" href="AMDGPUInstrInfo.h.html#llvm::AMDGPU::RsrcIntrinsic::RsrcArg" title='llvm::AMDGPU::RsrcIntrinsic::RsrcArg' data-ref="llvm::AMDGPU::RsrcIntrinsic::RsrcArg">RsrcArg</a>));</td></tr>
<tr><th id="900">900</th><td>    }</td></tr>
<tr><th id="901">901</th><td></td></tr>
<tr><th id="902">902</th><td>    <a class="local col2 ref" href="#42Info" title='Info' data-ref="42Info">Info</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::IntrinsicInfo::flags" title='llvm::TargetLoweringBase::IntrinsicInfo::flags' data-ref="llvm::TargetLoweringBase::IntrinsicInfo::flags">flags</a> = <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags::MODereferenceable" title='llvm::MachineMemOperand::Flags::MODereferenceable' data-ref="llvm::MachineMemOperand::Flags::MODereferenceable">MODereferenceable</a>;</td></tr>
<tr><th id="903">903</th><td>    <b>if</b> (Attr.hasFnAttribute(Attribute::<span class='error' title="no member named &apos;ReadOnly&apos; in &apos;llvm::Attribute&apos;">ReadOnly</span>)) {</td></tr>
<tr><th id="904">904</th><td>      <a class="local col2 ref" href="#42Info" title='Info' data-ref="42Info">Info</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::IntrinsicInfo::opc" title='llvm::TargetLoweringBase::IntrinsicInfo::opc' data-ref="llvm::TargetLoweringBase::IntrinsicInfo::opc">opc</a> = <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INTRINSIC_W_CHAIN" title='llvm::ISD::NodeType::INTRINSIC_W_CHAIN' data-ref="llvm::ISD::NodeType::INTRINSIC_W_CHAIN">INTRINSIC_W_CHAIN</a>;</td></tr>
<tr><th id="905">905</th><td>      <a class="local col2 ref" href="#42Info" title='Info' data-ref="42Info">Info</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::IntrinsicInfo::memVT" title='llvm::TargetLoweringBase::IntrinsicInfo::memVT' data-ref="llvm::TargetLoweringBase::IntrinsicInfo::memVT">memVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::operator=' data-ref="_ZN4llvm3EVTaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVT5getVTEPNS_4TypeEb" title='llvm::MVT::getVT' data-ref="_ZN4llvm3MVT5getVTEPNS_4TypeEb">getVT</a>(<a class="local col3 ref" href="#43CI" title='CI' data-ref="43CI">CI</a>.<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>(), <b>true</b>);</td></tr>
<tr><th id="906">906</th><td>      <b>if</b> (<a class="local col2 ref" href="#42Info" title='Info' data-ref="42Info">Info</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::IntrinsicInfo::memVT" title='llvm::TargetLoweringBase::IntrinsicInfo::memVT' data-ref="llvm::TargetLoweringBase::IntrinsicInfo::memVT">memVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Other" title='llvm::MVT::SimpleValueType::Other' data-ref="llvm::MVT::SimpleValueType::Other">Other</a>) {</td></tr>
<tr><th id="907">907</th><td>        <i>// Some intrinsics return an aggregate type - special case to work out</i></td></tr>
<tr><th id="908">908</th><td><i>        // the correct memVT</i></td></tr>
<tr><th id="909">909</th><td>        <a class="local col2 ref" href="#42Info" title='Info' data-ref="42Info">Info</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::IntrinsicInfo::memVT" title='llvm::TargetLoweringBase::IntrinsicInfo::memVT' data-ref="llvm::TargetLoweringBase::IntrinsicInfo::memVT">memVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::operator=' data-ref="_ZN4llvm3EVTaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="tu ref" href="#_ZL18memVTFromAggregatePN4llvm4TypeE" title='memVTFromAggregate' data-use='c' data-ref="_ZL18memVTFromAggregatePN4llvm4TypeE">memVTFromAggregate</a>(<a class="local col3 ref" href="#43CI" title='CI' data-ref="43CI">CI</a>.<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>());</td></tr>
<tr><th id="910">910</th><td>      }</td></tr>
<tr><th id="911">911</th><td>      <a class="local col2 ref" href="#42Info" title='Info' data-ref="42Info">Info</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::IntrinsicInfo::flags" title='llvm::TargetLoweringBase::IntrinsicInfo::flags' data-ref="llvm::TargetLoweringBase::IntrinsicInfo::flags">flags</a> <a class="ref" href="../../../include/llvm/ADT/BitmaskEnum.h.html#_ZN4llvm17BitmaskEnumDetailoRERT_S1_" title='llvm::BitmaskEnumDetail::operator|=' data-ref="_ZN4llvm17BitmaskEnumDetailoRERT_S1_">|=</a> <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags::MOLoad" title='llvm::MachineMemOperand::Flags::MOLoad' data-ref="llvm::MachineMemOperand::Flags::MOLoad">MOLoad</a>;</td></tr>
<tr><th id="912">912</th><td>    } <b>else</b> <b>if</b> (Attr.hasFnAttribute(Attribute::<span class='error' title="no member named &apos;WriteOnly&apos; in &apos;llvm::Attribute&apos;">WriteOnly</span>)) {</td></tr>
<tr><th id="913">913</th><td>      <a class="local col2 ref" href="#42Info" title='Info' data-ref="42Info">Info</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::IntrinsicInfo::opc" title='llvm::TargetLoweringBase::IntrinsicInfo::opc' data-ref="llvm::TargetLoweringBase::IntrinsicInfo::opc">opc</a> = <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INTRINSIC_VOID" title='llvm::ISD::NodeType::INTRINSIC_VOID' data-ref="llvm::ISD::NodeType::INTRINSIC_VOID">INTRINSIC_VOID</a>;</td></tr>
<tr><th id="914">914</th><td>      <a class="local col2 ref" href="#42Info" title='Info' data-ref="42Info">Info</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::IntrinsicInfo::memVT" title='llvm::TargetLoweringBase::IntrinsicInfo::memVT' data-ref="llvm::TargetLoweringBase::IntrinsicInfo::memVT">memVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::operator=' data-ref="_ZN4llvm3EVTaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVT5getVTEPNS_4TypeEb" title='llvm::MVT::getVT' data-ref="_ZN4llvm3MVT5getVTEPNS_4TypeEb">getVT</a>(<a class="local col3 ref" href="#43CI" title='CI' data-ref="43CI">CI</a>.<a class="ref" href="../../../include/llvm/IR/InstrTypes.h.html#_ZNK4llvm8CallBase13getArgOperandEj" title='llvm::CallBase::getArgOperand' data-ref="_ZNK4llvm8CallBase13getArgOperandEj">getArgOperand</a>(<var>0</var>)-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>());</td></tr>
<tr><th id="915">915</th><td>      <a class="local col2 ref" href="#42Info" title='Info' data-ref="42Info">Info</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::IntrinsicInfo::flags" title='llvm::TargetLoweringBase::IntrinsicInfo::flags' data-ref="llvm::TargetLoweringBase::IntrinsicInfo::flags">flags</a> <a class="ref" href="../../../include/llvm/ADT/BitmaskEnum.h.html#_ZN4llvm17BitmaskEnumDetailoRERT_S1_" title='llvm::BitmaskEnumDetail::operator|=' data-ref="_ZN4llvm17BitmaskEnumDetailoRERT_S1_">|=</a> <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags::MOStore" title='llvm::MachineMemOperand::Flags::MOStore' data-ref="llvm::MachineMemOperand::Flags::MOStore">MOStore</a>;</td></tr>
<tr><th id="916">916</th><td>    } <b>else</b> {</td></tr>
<tr><th id="917">917</th><td>      <i>// Atomic</i></td></tr>
<tr><th id="918">918</th><td>      <a class="local col2 ref" href="#42Info" title='Info' data-ref="42Info">Info</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::IntrinsicInfo::opc" title='llvm::TargetLoweringBase::IntrinsicInfo::opc' data-ref="llvm::TargetLoweringBase::IntrinsicInfo::opc">opc</a> = <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INTRINSIC_W_CHAIN" title='llvm::ISD::NodeType::INTRINSIC_W_CHAIN' data-ref="llvm::ISD::NodeType::INTRINSIC_W_CHAIN">INTRINSIC_W_CHAIN</a>;</td></tr>
<tr><th id="919">919</th><td>      <a class="local col2 ref" href="#42Info" title='Info' data-ref="42Info">Info</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::IntrinsicInfo::memVT" title='llvm::TargetLoweringBase::IntrinsicInfo::memVT' data-ref="llvm::TargetLoweringBase::IntrinsicInfo::memVT">memVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::operator=' data-ref="_ZN4llvm3EVTaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVT5getVTEPNS_4TypeEb" title='llvm::MVT::getVT' data-ref="_ZN4llvm3MVT5getVTEPNS_4TypeEb">getVT</a>(<a class="local col3 ref" href="#43CI" title='CI' data-ref="43CI">CI</a>.<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>());</td></tr>
<tr><th id="920">920</th><td>      <a class="local col2 ref" href="#42Info" title='Info' data-ref="42Info">Info</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::IntrinsicInfo::flags" title='llvm::TargetLoweringBase::IntrinsicInfo::flags' data-ref="llvm::TargetLoweringBase::IntrinsicInfo::flags">flags</a> = <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags::MOLoad" title='llvm::MachineMemOperand::Flags::MOLoad' data-ref="llvm::MachineMemOperand::Flags::MOLoad">MOLoad</a> <a class="ref" href="../../../include/llvm/ADT/BitmaskEnum.h.html#_ZN4llvm17BitmaskEnumDetailorET_S1_" title='llvm::BitmaskEnumDetail::operator|' data-ref="_ZN4llvm17BitmaskEnumDetailorET_S1_">|</a></td></tr>
<tr><th id="921">921</th><td>                   <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags::MOStore" title='llvm::MachineMemOperand::Flags::MOStore' data-ref="llvm::MachineMemOperand::Flags::MOStore">MOStore</a> <a class="ref" href="../../../include/llvm/ADT/BitmaskEnum.h.html#_ZN4llvm17BitmaskEnumDetailorET_S1_" title='llvm::BitmaskEnumDetail::operator|' data-ref="_ZN4llvm17BitmaskEnumDetailorET_S1_">|</a></td></tr>
<tr><th id="922">922</th><td>                   <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags::MODereferenceable" title='llvm::MachineMemOperand::Flags::MODereferenceable' data-ref="llvm::MachineMemOperand::Flags::MODereferenceable">MODereferenceable</a>;</td></tr>
<tr><th id="923">923</th><td></td></tr>
<tr><th id="924">924</th><td>      <i>// XXX - Should this be volatile without known ordering?</i></td></tr>
<tr><th id="925">925</th><td>      <a class="local col2 ref" href="#42Info" title='Info' data-ref="42Info">Info</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::IntrinsicInfo::flags" title='llvm::TargetLoweringBase::IntrinsicInfo::flags' data-ref="llvm::TargetLoweringBase::IntrinsicInfo::flags">flags</a> <a class="ref" href="../../../include/llvm/ADT/BitmaskEnum.h.html#_ZN4llvm17BitmaskEnumDetailoRERT_S1_" title='llvm::BitmaskEnumDetail::operator|=' data-ref="_ZN4llvm17BitmaskEnumDetailoRERT_S1_">|=</a> <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags::MOVolatile" title='llvm::MachineMemOperand::Flags::MOVolatile' data-ref="llvm::MachineMemOperand::Flags::MOVolatile">MOVolatile</a>;</td></tr>
<tr><th id="926">926</th><td>    }</td></tr>
<tr><th id="927">927</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="928">928</th><td>  }</td></tr>
<tr><th id="929">929</th><td></td></tr>
<tr><th id="930">930</th><td>  <b>switch</b> (<a class="local col5 ref" href="#45IntrID" title='IntrID' data-ref="45IntrID">IntrID</a>) {</td></tr>
<tr><th id="931">931</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_atomic_inc&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_atomic_inc</span>:</td></tr>
<tr><th id="932">932</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_atomic_dec&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_atomic_dec</span>:</td></tr>
<tr><th id="933">933</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_ds_ordered_add&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_ds_ordered_add</span>:</td></tr>
<tr><th id="934">934</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_ds_ordered_swap&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_ds_ordered_swap</span>:</td></tr>
<tr><th id="935">935</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_ds_fadd&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_ds_fadd</span>:</td></tr>
<tr><th id="936">936</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_ds_fmin&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_ds_fmin</span>:</td></tr>
<tr><th id="937">937</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_ds_fmax&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_ds_fmax</span>: {</td></tr>
<tr><th id="938">938</th><td>    Info.opc = ISD::INTRINSIC_W_CHAIN;</td></tr>
<tr><th id="939">939</th><td>    Info.memVT = MVT::getVT(CI.getType());</td></tr>
<tr><th id="940">940</th><td>    Info.ptrVal = CI.getOperand(<var>0</var>);</td></tr>
<tr><th id="941">941</th><td>    Info.align = <var>0</var>;</td></tr>
<tr><th id="942">942</th><td>    Info.flags = MachineMemOperand::MOLoad | MachineMemOperand::MOStore;</td></tr>
<tr><th id="943">943</th><td></td></tr>
<tr><th id="944">944</th><td>    <em>const</em> ConstantInt *Vol = cast&lt;ConstantInt&gt;(CI.getOperand(<var>4</var>));</td></tr>
<tr><th id="945">945</th><td>    <b>if</b> (!Vol-&gt;isZero())</td></tr>
<tr><th id="946">946</th><td>      Info.flags |= MachineMemOperand::MOVolatile;</td></tr>
<tr><th id="947">947</th><td></td></tr>
<tr><th id="948">948</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="949">949</th><td>  }</td></tr>
<tr><th id="950">950</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_ds_append&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_ds_append</span>:</td></tr>
<tr><th id="951">951</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_ds_consume&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_ds_consume</span>: {</td></tr>
<tr><th id="952">952</th><td>    Info.opc = ISD::INTRINSIC_W_CHAIN;</td></tr>
<tr><th id="953">953</th><td>    Info.memVT = MVT::getVT(CI.getType());</td></tr>
<tr><th id="954">954</th><td>    Info.ptrVal = CI.getOperand(<var>0</var>);</td></tr>
<tr><th id="955">955</th><td>    Info.align = <var>0</var>;</td></tr>
<tr><th id="956">956</th><td>    Info.flags = MachineMemOperand::MOLoad | MachineMemOperand::MOStore;</td></tr>
<tr><th id="957">957</th><td></td></tr>
<tr><th id="958">958</th><td>    <em>const</em> ConstantInt *Vol = cast&lt;ConstantInt&gt;(CI.getOperand(<var>1</var>));</td></tr>
<tr><th id="959">959</th><td>    <b>if</b> (!Vol-&gt;isZero())</td></tr>
<tr><th id="960">960</th><td>      Info.flags |= MachineMemOperand::MOVolatile;</td></tr>
<tr><th id="961">961</th><td></td></tr>
<tr><th id="962">962</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="963">963</th><td>  }</td></tr>
<tr><th id="964">964</th><td>  <b>default</b>:</td></tr>
<tr><th id="965">965</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="966">966</th><td>  }</td></tr>
<tr><th id="967">967</th><td>}</td></tr>
<tr><th id="968">968</th><td></td></tr>
<tr><th id="969">969</th><td><em>bool</em> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm16SITargetLowering20getAddrModeArgumentsEPNS_13IntrinsicInstERNS_15SmallVectorImplIPNS_5ValueEEERPNS_4TypeE" title='llvm::SITargetLowering::getAddrModeArguments' data-ref="_ZNK4llvm16SITargetLowering20getAddrModeArgumentsEPNS_13IntrinsicInstERNS_15SmallVectorImplIPNS_5ValueEEERPNS_4TypeE">getAddrModeArguments</dfn>(<a class="type" href="../../../include/llvm/IR/IntrinsicInst.h.html#llvm::IntrinsicInst" title='llvm::IntrinsicInst' data-ref="llvm::IntrinsicInst">IntrinsicInst</a> *<dfn class="local col9 decl" id="49II" title='II' data-type='llvm::IntrinsicInst *' data-ref="49II">II</dfn>,</td></tr>
<tr><th id="970">970</th><td>                                            <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a>*&gt; &amp;<dfn class="local col0 decl" id="50Ops" title='Ops' data-type='SmallVectorImpl&lt;llvm::Value *&gt; &amp;' data-ref="50Ops">Ops</dfn>,</td></tr>
<tr><th id="971">971</th><td>                                            <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *&amp;<dfn class="local col1 decl" id="51AccessTy" title='AccessTy' data-type='llvm::Type *&amp;' data-ref="51AccessTy">AccessTy</dfn>) <em>const</em> {</td></tr>
<tr><th id="972">972</th><td>  <b>switch</b> (<a class="local col9 ref" href="#49II" title='II' data-ref="49II">II</a>-&gt;<a class="ref" href="../../../include/llvm/IR/IntrinsicInst.h.html#_ZNK4llvm13IntrinsicInst14getIntrinsicIDEv" title='llvm::IntrinsicInst::getIntrinsicID' data-ref="_ZNK4llvm13IntrinsicInst14getIntrinsicIDEv">getIntrinsicID</a>()) {</td></tr>
<tr><th id="973">973</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_atomic_inc&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_atomic_inc</span>:</td></tr>
<tr><th id="974">974</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_atomic_dec&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_atomic_dec</span>:</td></tr>
<tr><th id="975">975</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_ds_ordered_add&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_ds_ordered_add</span>:</td></tr>
<tr><th id="976">976</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_ds_ordered_swap&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_ds_ordered_swap</span>:</td></tr>
<tr><th id="977">977</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_ds_fadd&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_ds_fadd</span>:</td></tr>
<tr><th id="978">978</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_ds_fmin&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_ds_fmin</span>:</td></tr>
<tr><th id="979">979</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_ds_fmax&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_ds_fmax</span>: {</td></tr>
<tr><th id="980">980</th><td>    Value *Ptr = II-&gt;getArgOperand(<var>0</var>);</td></tr>
<tr><th id="981">981</th><td>    AccessTy = II-&gt;getType();</td></tr>
<tr><th id="982">982</th><td>    Ops.push_back(Ptr);</td></tr>
<tr><th id="983">983</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="984">984</th><td>  }</td></tr>
<tr><th id="985">985</th><td>  <b>default</b>:</td></tr>
<tr><th id="986">986</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="987">987</th><td>  }</td></tr>
<tr><th id="988">988</th><td>}</td></tr>
<tr><th id="989">989</th><td></td></tr>
<tr><th id="990">990</th><td><em>bool</em> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm16SITargetLowering25isLegalFlatAddressingModeERKNS_18TargetLoweringBase8AddrModeE" title='llvm::SITargetLowering::isLegalFlatAddressingMode' data-ref="_ZNK4llvm16SITargetLowering25isLegalFlatAddressingModeERKNS_18TargetLoweringBase8AddrModeE">isLegalFlatAddressingMode</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::AddrMode" title='llvm::TargetLoweringBase::AddrMode' data-ref="llvm::TargetLoweringBase::AddrMode">AddrMode</a> &amp;<dfn class="local col2 decl" id="52AM" title='AM' data-type='const llvm::TargetLoweringBase::AddrMode &amp;' data-ref="52AM">AM</dfn>) <em>const</em> {</td></tr>
<tr><th id="991">991</th><td>  <b>if</b> (!<a class="member" href="SIISelLowering.h.html#llvm::SITargetLowering::Subtarget" title='llvm::SITargetLowering::Subtarget' data-ref="llvm::SITargetLowering::Subtarget">Subtarget</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget18hasFlatInstOffsetsEv" title='llvm::GCNSubtarget::hasFlatInstOffsets' data-ref="_ZNK4llvm12GCNSubtarget18hasFlatInstOffsetsEv">hasFlatInstOffsets</a>()) {</td></tr>
<tr><th id="992">992</th><td>    <i>// Flat instructions do not have offsets, and only have the register</i></td></tr>
<tr><th id="993">993</th><td><i>    // address.</i></td></tr>
<tr><th id="994">994</th><td>    <b>return</b> <a class="local col2 ref" href="#52AM" title='AM' data-ref="52AM">AM</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::AddrMode::BaseOffs" title='llvm::TargetLoweringBase::AddrMode::BaseOffs' data-ref="llvm::TargetLoweringBase::AddrMode::BaseOffs">BaseOffs</a> == <var>0</var> &amp;&amp; <a class="local col2 ref" href="#52AM" title='AM' data-ref="52AM">AM</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::AddrMode::Scale" title='llvm::TargetLoweringBase::AddrMode::Scale' data-ref="llvm::TargetLoweringBase::AddrMode::Scale">Scale</a> == <var>0</var>;</td></tr>
<tr><th id="995">995</th><td>  }</td></tr>
<tr><th id="996">996</th><td></td></tr>
<tr><th id="997">997</th><td>  <i>// GFX9 added a 13-bit signed offset. When using regular flat instructions,</i></td></tr>
<tr><th id="998">998</th><td><i>  // the sign bit is ignored and is treated as a 12-bit unsigned offset.</i></td></tr>
<tr><th id="999">999</th><td><i></i></td></tr>
<tr><th id="1000">1000</th><td><i>  // GFX10 shrinked signed offset to 12 bits. When using regular flat</i></td></tr>
<tr><th id="1001">1001</th><td><i>  // instructions, the sign bit is also ignored and is treated as 11-bit</i></td></tr>
<tr><th id="1002">1002</th><td><i>  // unsigned offset.</i></td></tr>
<tr><th id="1003">1003</th><td></td></tr>
<tr><th id="1004">1004</th><td>  <b>if</b> (<a class="member" href="SIISelLowering.h.html#llvm::SITargetLowering::Subtarget" title='llvm::SITargetLowering::Subtarget' data-ref="llvm::SITargetLowering::Subtarget">Subtarget</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget13getGenerationEv" title='llvm::GCNSubtarget::getGeneration' data-ref="_ZNK4llvm12GCNSubtarget13getGenerationEv">getGeneration</a>() &gt;= <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget">AMDGPUSubtarget</a>::<a class="enum" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::Generation::GFX10" title='llvm::AMDGPUSubtarget::Generation::GFX10' data-ref="llvm::AMDGPUSubtarget::Generation::GFX10">GFX10</a>)</td></tr>
<tr><th id="1005">1005</th><td>    <b>return</b> <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isUIntEm" title='llvm::isUInt' data-ref="_ZN4llvm6isUIntEm">isUInt</a>&lt;<var>11</var>&gt;(<a class="local col2 ref" href="#52AM" title='AM' data-ref="52AM">AM</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::AddrMode::BaseOffs" title='llvm::TargetLoweringBase::AddrMode::BaseOffs' data-ref="llvm::TargetLoweringBase::AddrMode::BaseOffs">BaseOffs</a>) &amp;&amp; <a class="local col2 ref" href="#52AM" title='AM' data-ref="52AM">AM</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::AddrMode::Scale" title='llvm::TargetLoweringBase::AddrMode::Scale' data-ref="llvm::TargetLoweringBase::AddrMode::Scale">Scale</a> == <var>0</var>;</td></tr>
<tr><th id="1006">1006</th><td></td></tr>
<tr><th id="1007">1007</th><td>  <i>// Just r + i</i></td></tr>
<tr><th id="1008">1008</th><td>  <b>return</b> <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isUIntEm" title='llvm::isUInt' data-ref="_ZN4llvm6isUIntEm">isUInt</a>&lt;<var>12</var>&gt;(<a class="local col2 ref" href="#52AM" title='AM' data-ref="52AM">AM</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::AddrMode::BaseOffs" title='llvm::TargetLoweringBase::AddrMode::BaseOffs' data-ref="llvm::TargetLoweringBase::AddrMode::BaseOffs">BaseOffs</a>) &amp;&amp; <a class="local col2 ref" href="#52AM" title='AM' data-ref="52AM">AM</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::AddrMode::Scale" title='llvm::TargetLoweringBase::AddrMode::Scale' data-ref="llvm::TargetLoweringBase::AddrMode::Scale">Scale</a> == <var>0</var>;</td></tr>
<tr><th id="1009">1009</th><td>}</td></tr>
<tr><th id="1010">1010</th><td></td></tr>
<tr><th id="1011">1011</th><td><em>bool</em> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm16SITargetLowering27isLegalGlobalAddressingModeERKNS_18TargetLoweringBase8AddrModeE" title='llvm::SITargetLowering::isLegalGlobalAddressingMode' data-ref="_ZNK4llvm16SITargetLowering27isLegalGlobalAddressingModeERKNS_18TargetLoweringBase8AddrModeE">isLegalGlobalAddressingMode</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::AddrMode" title='llvm::TargetLoweringBase::AddrMode' data-ref="llvm::TargetLoweringBase::AddrMode">AddrMode</a> &amp;<dfn class="local col3 decl" id="53AM" title='AM' data-type='const llvm::TargetLoweringBase::AddrMode &amp;' data-ref="53AM">AM</dfn>) <em>const</em> {</td></tr>
<tr><th id="1012">1012</th><td>  <b>if</b> (<a class="member" href="SIISelLowering.h.html#llvm::SITargetLowering::Subtarget" title='llvm::SITargetLowering::Subtarget' data-ref="llvm::SITargetLowering::Subtarget">Subtarget</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget18hasFlatGlobalInstsEv" title='llvm::GCNSubtarget::hasFlatGlobalInsts' data-ref="_ZNK4llvm12GCNSubtarget18hasFlatGlobalInstsEv">hasFlatGlobalInsts</a>())</td></tr>
<tr><th id="1013">1013</th><td>    <b>return</b> <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl">isInt</a>&lt;<var>13</var>&gt;(<a class="local col3 ref" href="#53AM" title='AM' data-ref="53AM">AM</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::AddrMode::BaseOffs" title='llvm::TargetLoweringBase::AddrMode::BaseOffs' data-ref="llvm::TargetLoweringBase::AddrMode::BaseOffs">BaseOffs</a>) &amp;&amp; <a class="local col3 ref" href="#53AM" title='AM' data-ref="53AM">AM</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::AddrMode::Scale" title='llvm::TargetLoweringBase::AddrMode::Scale' data-ref="llvm::TargetLoweringBase::AddrMode::Scale">Scale</a> == <var>0</var>;</td></tr>
<tr><th id="1014">1014</th><td></td></tr>
<tr><th id="1015">1015</th><td>  <b>if</b> (!<a class="member" href="SIISelLowering.h.html#llvm::SITargetLowering::Subtarget" title='llvm::SITargetLowering::Subtarget' data-ref="llvm::SITargetLowering::Subtarget">Subtarget</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget9hasAddr64Ev" title='llvm::GCNSubtarget::hasAddr64' data-ref="_ZNK4llvm12GCNSubtarget9hasAddr64Ev">hasAddr64</a>() || <a class="member" href="SIISelLowering.h.html#llvm::SITargetLowering::Subtarget" title='llvm::SITargetLowering::Subtarget' data-ref="llvm::SITargetLowering::Subtarget">Subtarget</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget16useFlatForGlobalEv" title='llvm::GCNSubtarget::useFlatForGlobal' data-ref="_ZNK4llvm12GCNSubtarget16useFlatForGlobalEv">useFlatForGlobal</a>()) {</td></tr>
<tr><th id="1016">1016</th><td>      <i>// Assume the we will use FLAT for all global memory accesses</i></td></tr>
<tr><th id="1017">1017</th><td><i>      // on VI.</i></td></tr>
<tr><th id="1018">1018</th><td><i>      // FIXME: This assumption is currently wrong.  On VI we still use</i></td></tr>
<tr><th id="1019">1019</th><td><i>      // MUBUF instructions for the r + i addressing mode.  As currently</i></td></tr>
<tr><th id="1020">1020</th><td><i>      // implemented, the MUBUF instructions only work on buffer &lt; 4GB.</i></td></tr>
<tr><th id="1021">1021</th><td><i>      // It may be possible to support &gt; 4GB buffers with MUBUF instructions,</i></td></tr>
<tr><th id="1022">1022</th><td><i>      // by setting the stride value in the resource descriptor which would</i></td></tr>
<tr><th id="1023">1023</th><td><i>      // increase the size limit to (stride * 4GB).  However, this is risky,</i></td></tr>
<tr><th id="1024">1024</th><td><i>      // because it has never been validated.</i></td></tr>
<tr><th id="1025">1025</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm16SITargetLowering25isLegalFlatAddressingModeERKNS_18TargetLoweringBase8AddrModeE" title='llvm::SITargetLowering::isLegalFlatAddressingMode' data-ref="_ZNK4llvm16SITargetLowering25isLegalFlatAddressingModeERKNS_18TargetLoweringBase8AddrModeE">isLegalFlatAddressingMode</a>(<a class="local col3 ref" href="#53AM" title='AM' data-ref="53AM">AM</a>);</td></tr>
<tr><th id="1026">1026</th><td>  }</td></tr>
<tr><th id="1027">1027</th><td></td></tr>
<tr><th id="1028">1028</th><td>  <b>return</b> <a class="member" href="#_ZNK4llvm16SITargetLowering26isLegalMUBUFAddressingModeERKNS_18TargetLoweringBase8AddrModeE" title='llvm::SITargetLowering::isLegalMUBUFAddressingMode' data-ref="_ZNK4llvm16SITargetLowering26isLegalMUBUFAddressingModeERKNS_18TargetLoweringBase8AddrModeE">isLegalMUBUFAddressingMode</a>(<a class="local col3 ref" href="#53AM" title='AM' data-ref="53AM">AM</a>);</td></tr>
<tr><th id="1029">1029</th><td>}</td></tr>
<tr><th id="1030">1030</th><td></td></tr>
<tr><th id="1031">1031</th><td><em>bool</em> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm16SITargetLowering26isLegalMUBUFAddressingModeERKNS_18TargetLoweringBase8AddrModeE" title='llvm::SITargetLowering::isLegalMUBUFAddressingMode' data-ref="_ZNK4llvm16SITargetLowering26isLegalMUBUFAddressingModeERKNS_18TargetLoweringBase8AddrModeE">isLegalMUBUFAddressingMode</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::AddrMode" title='llvm::TargetLoweringBase::AddrMode' data-ref="llvm::TargetLoweringBase::AddrMode">AddrMode</a> &amp;<dfn class="local col4 decl" id="54AM" title='AM' data-type='const llvm::TargetLoweringBase::AddrMode &amp;' data-ref="54AM">AM</dfn>) <em>const</em> {</td></tr>
<tr><th id="1032">1032</th><td>  <i>// MUBUF / MTBUF instructions have a 12-bit unsigned byte offset, and</i></td></tr>
<tr><th id="1033">1033</th><td><i>  // additionally can do r + r + i with addr64. 32-bit has more addressing</i></td></tr>
<tr><th id="1034">1034</th><td><i>  // mode options. Depending on the resource constant, it can also do</i></td></tr>
<tr><th id="1035">1035</th><td><i>  // (i64 r0) + (i32 r1) * (i14 i).</i></td></tr>
<tr><th id="1036">1036</th><td><i>  //</i></td></tr>
<tr><th id="1037">1037</th><td><i>  // Private arrays end up using a scratch buffer most of the time, so also</i></td></tr>
<tr><th id="1038">1038</th><td><i>  // assume those use MUBUF instructions. Scratch loads / stores are currently</i></td></tr>
<tr><th id="1039">1039</th><td><i>  // implemented as mubuf instructions with offen bit set, so slightly</i></td></tr>
<tr><th id="1040">1040</th><td><i>  // different than the normal addr64.</i></td></tr>
<tr><th id="1041">1041</th><td>  <b>if</b> (!<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isUIntEm" title='llvm::isUInt' data-ref="_ZN4llvm6isUIntEm">isUInt</a>&lt;<var>12</var>&gt;(<a class="local col4 ref" href="#54AM" title='AM' data-ref="54AM">AM</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::AddrMode::BaseOffs" title='llvm::TargetLoweringBase::AddrMode::BaseOffs' data-ref="llvm::TargetLoweringBase::AddrMode::BaseOffs">BaseOffs</a>))</td></tr>
<tr><th id="1042">1042</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1043">1043</th><td></td></tr>
<tr><th id="1044">1044</th><td>  <i>// FIXME: Since we can split immediate into soffset and immediate offset,</i></td></tr>
<tr><th id="1045">1045</th><td><i>  // would it make sense to allow any immediate?</i></td></tr>
<tr><th id="1046">1046</th><td></td></tr>
<tr><th id="1047">1047</th><td>  <b>switch</b> (<a class="local col4 ref" href="#54AM" title='AM' data-ref="54AM">AM</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::AddrMode::Scale" title='llvm::TargetLoweringBase::AddrMode::Scale' data-ref="llvm::TargetLoweringBase::AddrMode::Scale">Scale</a>) {</td></tr>
<tr><th id="1048">1048</th><td>  <b>case</b> <var>0</var>: <i>// r + i or just i, depending on HasBaseReg.</i></td></tr>
<tr><th id="1049">1049</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1050">1050</th><td>  <b>case</b> <var>1</var>:</td></tr>
<tr><th id="1051">1051</th><td>    <b>return</b> <b>true</b>; <i>// We have r + r or r + i.</i></td></tr>
<tr><th id="1052">1052</th><td>  <b>case</b> <var>2</var>:</td></tr>
<tr><th id="1053">1053</th><td>    <b>if</b> (<a class="local col4 ref" href="#54AM" title='AM' data-ref="54AM">AM</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::AddrMode::HasBaseReg" title='llvm::TargetLoweringBase::AddrMode::HasBaseReg' data-ref="llvm::TargetLoweringBase::AddrMode::HasBaseReg">HasBaseReg</a>) {</td></tr>
<tr><th id="1054">1054</th><td>      <i>// Reject 2 * r + r.</i></td></tr>
<tr><th id="1055">1055</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1056">1056</th><td>    }</td></tr>
<tr><th id="1057">1057</th><td></td></tr>
<tr><th id="1058">1058</th><td>    <i>// Allow 2 * r as r + r</i></td></tr>
<tr><th id="1059">1059</th><td><i>    // Or  2 * r + i is allowed as r + r + i.</i></td></tr>
<tr><th id="1060">1060</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1061">1061</th><td>  <b>default</b>: <i>// Don't allow n * r</i></td></tr>
<tr><th id="1062">1062</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1063">1063</th><td>  }</td></tr>
<tr><th id="1064">1064</th><td>}</td></tr>
<tr><th id="1065">1065</th><td></td></tr>
<tr><th id="1066">1066</th><td><em>bool</em> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm16SITargetLowering21isLegalAddressingModeERKNS_10DataLayoutERKNS_18TargetLoweringBase8AddrModeEPNS_4TypeEjPNS_11InstructionE" title='llvm::SITargetLowering::isLegalAddressingMode' data-ref="_ZNK4llvm16SITargetLowering21isLegalAddressingModeERKNS_10DataLayoutERKNS_18TargetLoweringBase8AddrModeEPNS_4TypeEjPNS_11InstructionE">isLegalAddressingMode</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/DataLayout.h.html#llvm::DataLayout" title='llvm::DataLayout' data-ref="llvm::DataLayout">DataLayout</a> &amp;<dfn class="local col5 decl" id="55DL" title='DL' data-type='const llvm::DataLayout &amp;' data-ref="55DL">DL</dfn>,</td></tr>
<tr><th id="1067">1067</th><td>                                             <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::AddrMode" title='llvm::TargetLoweringBase::AddrMode' data-ref="llvm::TargetLoweringBase::AddrMode">AddrMode</a> &amp;<dfn class="local col6 decl" id="56AM" title='AM' data-type='const llvm::TargetLoweringBase::AddrMode &amp;' data-ref="56AM">AM</dfn>, <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col7 decl" id="57Ty" title='Ty' data-type='llvm::Type *' data-ref="57Ty">Ty</dfn>,</td></tr>
<tr><th id="1068">1068</th><td>                                             <em>unsigned</em> <dfn class="local col8 decl" id="58AS" title='AS' data-type='unsigned int' data-ref="58AS">AS</dfn>, <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col9 decl" id="59I" title='I' data-type='llvm::Instruction *' data-ref="59I">I</dfn>) <em>const</em> {</td></tr>
<tr><th id="1069">1069</th><td>  <i>// No global is ever allowed as a base.</i></td></tr>
<tr><th id="1070">1070</th><td>  <b>if</b> (<a class="local col6 ref" href="#56AM" title='AM' data-ref="56AM">AM</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::AddrMode::BaseGV" title='llvm::TargetLoweringBase::AddrMode::BaseGV' data-ref="llvm::TargetLoweringBase::AddrMode::BaseGV">BaseGV</a>)</td></tr>
<tr><th id="1071">1071</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1072">1072</th><td></td></tr>
<tr><th id="1073">1073</th><td>  <b>if</b> (<a class="local col8 ref" href="#58AS" title='AS' data-ref="58AS">AS</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::GLOBAL_ADDRESS" title='AMDGPUAS::GLOBAL_ADDRESS' data-ref="AMDGPUAS::GLOBAL_ADDRESS">GLOBAL_ADDRESS</a>)</td></tr>
<tr><th id="1074">1074</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm16SITargetLowering27isLegalGlobalAddressingModeERKNS_18TargetLoweringBase8AddrModeE" title='llvm::SITargetLowering::isLegalGlobalAddressingMode' data-ref="_ZNK4llvm16SITargetLowering27isLegalGlobalAddressingModeERKNS_18TargetLoweringBase8AddrModeE">isLegalGlobalAddressingMode</a>(<a class="local col6 ref" href="#56AM" title='AM' data-ref="56AM">AM</a>);</td></tr>
<tr><th id="1075">1075</th><td></td></tr>
<tr><th id="1076">1076</th><td>  <b>if</b> (<a class="local col8 ref" href="#58AS" title='AS' data-ref="58AS">AS</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::CONSTANT_ADDRESS" title='AMDGPUAS::CONSTANT_ADDRESS' data-ref="AMDGPUAS::CONSTANT_ADDRESS">CONSTANT_ADDRESS</a> ||</td></tr>
<tr><th id="1077">1077</th><td>      <a class="local col8 ref" href="#58AS" title='AS' data-ref="58AS">AS</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::CONSTANT_ADDRESS_32BIT" title='AMDGPUAS::CONSTANT_ADDRESS_32BIT' data-ref="AMDGPUAS::CONSTANT_ADDRESS_32BIT">CONSTANT_ADDRESS_32BIT</a> ||</td></tr>
<tr><th id="1078">1078</th><td>      <a class="local col8 ref" href="#58AS" title='AS' data-ref="58AS">AS</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::BUFFER_FAT_POINTER" title='AMDGPUAS::BUFFER_FAT_POINTER' data-ref="AMDGPUAS::BUFFER_FAT_POINTER">BUFFER_FAT_POINTER</a>) {</td></tr>
<tr><th id="1079">1079</th><td>    <i>// If the offset isn't a multiple of 4, it probably isn't going to be</i></td></tr>
<tr><th id="1080">1080</th><td><i>    // correctly aligned.</i></td></tr>
<tr><th id="1081">1081</th><td><i>    // FIXME: Can we get the real alignment here?</i></td></tr>
<tr><th id="1082">1082</th><td>    <b>if</b> (<a class="local col6 ref" href="#56AM" title='AM' data-ref="56AM">AM</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::AddrMode::BaseOffs" title='llvm::TargetLoweringBase::AddrMode::BaseOffs' data-ref="llvm::TargetLoweringBase::AddrMode::BaseOffs">BaseOffs</a> % <var>4</var> != <var>0</var>)</td></tr>
<tr><th id="1083">1083</th><td>      <b>return</b> <a class="member" href="#_ZNK4llvm16SITargetLowering26isLegalMUBUFAddressingModeERKNS_18TargetLoweringBase8AddrModeE" title='llvm::SITargetLowering::isLegalMUBUFAddressingMode' data-ref="_ZNK4llvm16SITargetLowering26isLegalMUBUFAddressingModeERKNS_18TargetLoweringBase8AddrModeE">isLegalMUBUFAddressingMode</a>(<a class="local col6 ref" href="#56AM" title='AM' data-ref="56AM">AM</a>);</td></tr>
<tr><th id="1084">1084</th><td></td></tr>
<tr><th id="1085">1085</th><td>    <i>// There are no SMRD extloads, so if we have to do a small type access we</i></td></tr>
<tr><th id="1086">1086</th><td><i>    // will use a MUBUF load.</i></td></tr>
<tr><th id="1087">1087</th><td><i>    // FIXME?: We also need to do this if unaligned, but we don't know the</i></td></tr>
<tr><th id="1088">1088</th><td><i>    // alignment here.</i></td></tr>
<tr><th id="1089">1089</th><td>    <b>if</b> (<a class="local col7 ref" href="#57Ty" title='Ty' data-ref="57Ty">Ty</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type7isSizedEPNS_15SmallPtrSetImplIPS0_EE" title='llvm::Type::isSized' data-ref="_ZNK4llvm4Type7isSizedEPNS_15SmallPtrSetImplIPS0_EE">isSized</a>() &amp;&amp; <a class="local col5 ref" href="#55DL" title='DL' data-ref="55DL">DL</a>.<a class="ref" href="../../../include/llvm/IR/DataLayout.h.html#_ZNK4llvm10DataLayout16getTypeStoreSizeEPNS_4TypeE" title='llvm::DataLayout::getTypeStoreSize' data-ref="_ZNK4llvm10DataLayout16getTypeStoreSizeEPNS_4TypeE">getTypeStoreSize</a>(<a class="local col7 ref" href="#57Ty" title='Ty' data-ref="57Ty">Ty</a>) &lt; <var>4</var>)</td></tr>
<tr><th id="1090">1090</th><td>      <b>return</b> <a class="member" href="#_ZNK4llvm16SITargetLowering27isLegalGlobalAddressingModeERKNS_18TargetLoweringBase8AddrModeE" title='llvm::SITargetLowering::isLegalGlobalAddressingMode' data-ref="_ZNK4llvm16SITargetLowering27isLegalGlobalAddressingModeERKNS_18TargetLoweringBase8AddrModeE">isLegalGlobalAddressingMode</a>(<a class="local col6 ref" href="#56AM" title='AM' data-ref="56AM">AM</a>);</td></tr>
<tr><th id="1091">1091</th><td></td></tr>
<tr><th id="1092">1092</th><td>    <b>if</b> (<a class="member" href="SIISelLowering.h.html#llvm::SITargetLowering::Subtarget" title='llvm::SITargetLowering::Subtarget' data-ref="llvm::SITargetLowering::Subtarget">Subtarget</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget13getGenerationEv" title='llvm::GCNSubtarget::getGeneration' data-ref="_ZNK4llvm12GCNSubtarget13getGenerationEv">getGeneration</a>() == <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget">AMDGPUSubtarget</a>::<a class="enum" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::Generation::SOUTHERN_ISLANDS" title='llvm::AMDGPUSubtarget::Generation::SOUTHERN_ISLANDS' data-ref="llvm::AMDGPUSubtarget::Generation::SOUTHERN_ISLANDS">SOUTHERN_ISLANDS</a>) {</td></tr>
<tr><th id="1093">1093</th><td>      <i>// SMRD instructions have an 8-bit, dword offset on SI.</i></td></tr>
<tr><th id="1094">1094</th><td>      <b>if</b> (!<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isUIntEm" title='llvm::isUInt' data-ref="_ZN4llvm6isUIntEm">isUInt</a>&lt;<var>8</var>&gt;(<a class="local col6 ref" href="#56AM" title='AM' data-ref="56AM">AM</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::AddrMode::BaseOffs" title='llvm::TargetLoweringBase::AddrMode::BaseOffs' data-ref="llvm::TargetLoweringBase::AddrMode::BaseOffs">BaseOffs</a> / <var>4</var>))</td></tr>
<tr><th id="1095">1095</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1096">1096</th><td>    } <b>else</b> <b>if</b> (<a class="member" href="SIISelLowering.h.html#llvm::SITargetLowering::Subtarget" title='llvm::SITargetLowering::Subtarget' data-ref="llvm::SITargetLowering::Subtarget">Subtarget</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget13getGenerationEv" title='llvm::GCNSubtarget::getGeneration' data-ref="_ZNK4llvm12GCNSubtarget13getGenerationEv">getGeneration</a>() == <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget">AMDGPUSubtarget</a>::<a class="enum" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::Generation::SEA_ISLANDS" title='llvm::AMDGPUSubtarget::Generation::SEA_ISLANDS' data-ref="llvm::AMDGPUSubtarget::Generation::SEA_ISLANDS">SEA_ISLANDS</a>) {</td></tr>
<tr><th id="1097">1097</th><td>      <i>// On CI+, this can also be a 32-bit literal constant offset. If it fits</i></td></tr>
<tr><th id="1098">1098</th><td><i>      // in 8-bits, it can use a smaller encoding.</i></td></tr>
<tr><th id="1099">1099</th><td>      <b>if</b> (!<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isUIntEm" title='llvm::isUInt' data-ref="_ZN4llvm6isUIntEm">isUInt</a>&lt;<var>32</var>&gt;(<a class="local col6 ref" href="#56AM" title='AM' data-ref="56AM">AM</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::AddrMode::BaseOffs" title='llvm::TargetLoweringBase::AddrMode::BaseOffs' data-ref="llvm::TargetLoweringBase::AddrMode::BaseOffs">BaseOffs</a> / <var>4</var>))</td></tr>
<tr><th id="1100">1100</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1101">1101</th><td>    } <b>else</b> <b>if</b> (<a class="member" href="SIISelLowering.h.html#llvm::SITargetLowering::Subtarget" title='llvm::SITargetLowering::Subtarget' data-ref="llvm::SITargetLowering::Subtarget">Subtarget</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget13getGenerationEv" title='llvm::GCNSubtarget::getGeneration' data-ref="_ZNK4llvm12GCNSubtarget13getGenerationEv">getGeneration</a>() &gt;= <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget">AMDGPUSubtarget</a>::<a class="enum" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::Generation::VOLCANIC_ISLANDS" title='llvm::AMDGPUSubtarget::Generation::VOLCANIC_ISLANDS' data-ref="llvm::AMDGPUSubtarget::Generation::VOLCANIC_ISLANDS">VOLCANIC_ISLANDS</a>) {</td></tr>
<tr><th id="1102">1102</th><td>      <i>// On VI, these use the SMEM format and the offset is 20-bit in bytes.</i></td></tr>
<tr><th id="1103">1103</th><td>      <b>if</b> (!<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isUIntEm" title='llvm::isUInt' data-ref="_ZN4llvm6isUIntEm">isUInt</a>&lt;<var>20</var>&gt;(<a class="local col6 ref" href="#56AM" title='AM' data-ref="56AM">AM</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::AddrMode::BaseOffs" title='llvm::TargetLoweringBase::AddrMode::BaseOffs' data-ref="llvm::TargetLoweringBase::AddrMode::BaseOffs">BaseOffs</a>))</td></tr>
<tr><th id="1104">1104</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1105">1105</th><td>    } <b>else</b></td></tr>
<tr><th id="1106">1106</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;unhandled generation&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIISelLowering.cpp&quot;, 1106)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"unhandled generation"</q>);</td></tr>
<tr><th id="1107">1107</th><td></td></tr>
<tr><th id="1108">1108</th><td>    <b>if</b> (<a class="local col6 ref" href="#56AM" title='AM' data-ref="56AM">AM</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::AddrMode::Scale" title='llvm::TargetLoweringBase::AddrMode::Scale' data-ref="llvm::TargetLoweringBase::AddrMode::Scale">Scale</a> == <var>0</var>) <i>// r + i or just i, depending on HasBaseReg.</i></td></tr>
<tr><th id="1109">1109</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1110">1110</th><td></td></tr>
<tr><th id="1111">1111</th><td>    <b>if</b> (<a class="local col6 ref" href="#56AM" title='AM' data-ref="56AM">AM</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::AddrMode::Scale" title='llvm::TargetLoweringBase::AddrMode::Scale' data-ref="llvm::TargetLoweringBase::AddrMode::Scale">Scale</a> == <var>1</var> &amp;&amp; <a class="local col6 ref" href="#56AM" title='AM' data-ref="56AM">AM</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::AddrMode::HasBaseReg" title='llvm::TargetLoweringBase::AddrMode::HasBaseReg' data-ref="llvm::TargetLoweringBase::AddrMode::HasBaseReg">HasBaseReg</a>)</td></tr>
<tr><th id="1112">1112</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1113">1113</th><td></td></tr>
<tr><th id="1114">1114</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1115">1115</th><td></td></tr>
<tr><th id="1116">1116</th><td>  } <b>else</b> <b>if</b> (<a class="local col8 ref" href="#58AS" title='AS' data-ref="58AS">AS</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::PRIVATE_ADDRESS" title='AMDGPUAS::PRIVATE_ADDRESS' data-ref="AMDGPUAS::PRIVATE_ADDRESS">PRIVATE_ADDRESS</a>) {</td></tr>
<tr><th id="1117">1117</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm16SITargetLowering26isLegalMUBUFAddressingModeERKNS_18TargetLoweringBase8AddrModeE" title='llvm::SITargetLowering::isLegalMUBUFAddressingMode' data-ref="_ZNK4llvm16SITargetLowering26isLegalMUBUFAddressingModeERKNS_18TargetLoweringBase8AddrModeE">isLegalMUBUFAddressingMode</a>(<a class="local col6 ref" href="#56AM" title='AM' data-ref="56AM">AM</a>);</td></tr>
<tr><th id="1118">1118</th><td>  } <b>else</b> <b>if</b> (<a class="local col8 ref" href="#58AS" title='AS' data-ref="58AS">AS</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::LOCAL_ADDRESS" title='AMDGPUAS::LOCAL_ADDRESS' data-ref="AMDGPUAS::LOCAL_ADDRESS">LOCAL_ADDRESS</a> ||</td></tr>
<tr><th id="1119">1119</th><td>             <a class="local col8 ref" href="#58AS" title='AS' data-ref="58AS">AS</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::REGION_ADDRESS" title='AMDGPUAS::REGION_ADDRESS' data-ref="AMDGPUAS::REGION_ADDRESS">REGION_ADDRESS</a>) {</td></tr>
<tr><th id="1120">1120</th><td>    <i>// Basic, single offset DS instructions allow a 16-bit unsigned immediate</i></td></tr>
<tr><th id="1121">1121</th><td><i>    // field.</i></td></tr>
<tr><th id="1122">1122</th><td><i>    // XXX - If doing a 4-byte aligned 8-byte type access, we effectively have</i></td></tr>
<tr><th id="1123">1123</th><td><i>    // an 8-bit dword offset but we don't know the alignment here.</i></td></tr>
<tr><th id="1124">1124</th><td>    <b>if</b> (!<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isUIntEm" title='llvm::isUInt' data-ref="_ZN4llvm6isUIntEm">isUInt</a>&lt;<var>16</var>&gt;(<a class="local col6 ref" href="#56AM" title='AM' data-ref="56AM">AM</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::AddrMode::BaseOffs" title='llvm::TargetLoweringBase::AddrMode::BaseOffs' data-ref="llvm::TargetLoweringBase::AddrMode::BaseOffs">BaseOffs</a>))</td></tr>
<tr><th id="1125">1125</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1126">1126</th><td></td></tr>
<tr><th id="1127">1127</th><td>    <b>if</b> (<a class="local col6 ref" href="#56AM" title='AM' data-ref="56AM">AM</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::AddrMode::Scale" title='llvm::TargetLoweringBase::AddrMode::Scale' data-ref="llvm::TargetLoweringBase::AddrMode::Scale">Scale</a> == <var>0</var>) <i>// r + i or just i, depending on HasBaseReg.</i></td></tr>
<tr><th id="1128">1128</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1129">1129</th><td></td></tr>
<tr><th id="1130">1130</th><td>    <b>if</b> (<a class="local col6 ref" href="#56AM" title='AM' data-ref="56AM">AM</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::AddrMode::Scale" title='llvm::TargetLoweringBase::AddrMode::Scale' data-ref="llvm::TargetLoweringBase::AddrMode::Scale">Scale</a> == <var>1</var> &amp;&amp; <a class="local col6 ref" href="#56AM" title='AM' data-ref="56AM">AM</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::AddrMode::HasBaseReg" title='llvm::TargetLoweringBase::AddrMode::HasBaseReg' data-ref="llvm::TargetLoweringBase::AddrMode::HasBaseReg">HasBaseReg</a>)</td></tr>
<tr><th id="1131">1131</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1132">1132</th><td></td></tr>
<tr><th id="1133">1133</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1134">1134</th><td>  } <b>else</b> <b>if</b> (<a class="local col8 ref" href="#58AS" title='AS' data-ref="58AS">AS</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::FLAT_ADDRESS" title='AMDGPUAS::FLAT_ADDRESS' data-ref="AMDGPUAS::FLAT_ADDRESS">FLAT_ADDRESS</a> ||</td></tr>
<tr><th id="1135">1135</th><td>             <a class="local col8 ref" href="#58AS" title='AS' data-ref="58AS">AS</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::UNKNOWN_ADDRESS_SPACE" title='AMDGPUAS::UNKNOWN_ADDRESS_SPACE' data-ref="AMDGPUAS::UNKNOWN_ADDRESS_SPACE">UNKNOWN_ADDRESS_SPACE</a>) {</td></tr>
<tr><th id="1136">1136</th><td>    <i>// For an unknown address space, this usually means that this is for some</i></td></tr>
<tr><th id="1137">1137</th><td><i>    // reason being used for pure arithmetic, and not based on some addressing</i></td></tr>
<tr><th id="1138">1138</th><td><i>    // computation. We don't have instructions that compute pointers with any</i></td></tr>
<tr><th id="1139">1139</th><td><i>    // addressing modes, so treat them as having no offset like flat</i></td></tr>
<tr><th id="1140">1140</th><td><i>    // instructions.</i></td></tr>
<tr><th id="1141">1141</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm16SITargetLowering25isLegalFlatAddressingModeERKNS_18TargetLoweringBase8AddrModeE" title='llvm::SITargetLowering::isLegalFlatAddressingMode' data-ref="_ZNK4llvm16SITargetLowering25isLegalFlatAddressingModeERKNS_18TargetLoweringBase8AddrModeE">isLegalFlatAddressingMode</a>(<a class="local col6 ref" href="#56AM" title='AM' data-ref="56AM">AM</a>);</td></tr>
<tr><th id="1142">1142</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1143">1143</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;unhandled address space&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIISelLowering.cpp&quot;, 1143)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"unhandled address space"</q>);</td></tr>
<tr><th id="1144">1144</th><td>  }</td></tr>
<tr><th id="1145">1145</th><td>}</td></tr>
<tr><th id="1146">1146</th><td></td></tr>
<tr><th id="1147">1147</th><td><em>bool</em> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm16SITargetLowering16canMergeStoresToEjNS_3EVTERKNS_12SelectionDAGE" title='llvm::SITargetLowering::canMergeStoresTo' data-ref="_ZNK4llvm16SITargetLowering16canMergeStoresToEjNS_3EVTERKNS_12SelectionDAGE">canMergeStoresTo</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="60AS" title='AS' data-type='unsigned int' data-ref="60AS">AS</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col1 decl" id="61MemVT" title='MemVT' data-type='llvm::EVT' data-ref="61MemVT">MemVT</dfn>,</td></tr>
<tr><th id="1148">1148</th><td>                                        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col2 decl" id="62DAG" title='DAG' data-type='const llvm::SelectionDAG &amp;' data-ref="62DAG">DAG</dfn>) <em>const</em> {</td></tr>
<tr><th id="1149">1149</th><td>  <b>if</b> (<a class="local col0 ref" href="#60AS" title='AS' data-ref="60AS">AS</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::GLOBAL_ADDRESS" title='AMDGPUAS::GLOBAL_ADDRESS' data-ref="AMDGPUAS::GLOBAL_ADDRESS">GLOBAL_ADDRESS</a> || <a class="local col0 ref" href="#60AS" title='AS' data-ref="60AS">AS</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::FLAT_ADDRESS" title='AMDGPUAS::FLAT_ADDRESS' data-ref="AMDGPUAS::FLAT_ADDRESS">FLAT_ADDRESS</a>) {</td></tr>
<tr><th id="1150">1150</th><td>    <b>return</b> (<a class="local col1 ref" href="#61MemVT" title='MemVT' data-ref="61MemVT">MemVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getSizeInBitsEv" title='llvm::EVT::getSizeInBits' data-ref="_ZNK4llvm3EVT13getSizeInBitsEv">getSizeInBits</a>() &lt;= <var>4</var> * <var>32</var>);</td></tr>
<tr><th id="1151">1151</th><td>  } <b>else</b> <b>if</b> (<a class="local col0 ref" href="#60AS" title='AS' data-ref="60AS">AS</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::PRIVATE_ADDRESS" title='AMDGPUAS::PRIVATE_ADDRESS' data-ref="AMDGPUAS::PRIVATE_ADDRESS">PRIVATE_ADDRESS</a>) {</td></tr>
<tr><th id="1152">1152</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="63MaxPrivateBits" title='MaxPrivateBits' data-type='unsigned int' data-ref="63MaxPrivateBits">MaxPrivateBits</dfn> = <var>8</var> * <a class="member" href="#_ZNK4llvm16SITargetLowering12getSubtargetEv" title='llvm::SITargetLowering::getSubtarget' data-ref="_ZNK4llvm16SITargetLowering12getSubtargetEv">getSubtarget</a>()-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget24getMaxPrivateElementSizeEv" title='llvm::GCNSubtarget::getMaxPrivateElementSize' data-ref="_ZNK4llvm12GCNSubtarget24getMaxPrivateElementSizeEv">getMaxPrivateElementSize</a>();</td></tr>
<tr><th id="1153">1153</th><td>    <b>return</b> (<a class="local col1 ref" href="#61MemVT" title='MemVT' data-ref="61MemVT">MemVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getSizeInBitsEv" title='llvm::EVT::getSizeInBits' data-ref="_ZNK4llvm3EVT13getSizeInBitsEv">getSizeInBits</a>() &lt;= <a class="local col3 ref" href="#63MaxPrivateBits" title='MaxPrivateBits' data-ref="63MaxPrivateBits">MaxPrivateBits</a>);</td></tr>
<tr><th id="1154">1154</th><td>  } <b>else</b> <b>if</b> (<a class="local col0 ref" href="#60AS" title='AS' data-ref="60AS">AS</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::LOCAL_ADDRESS" title='AMDGPUAS::LOCAL_ADDRESS' data-ref="AMDGPUAS::LOCAL_ADDRESS">LOCAL_ADDRESS</a>) {</td></tr>
<tr><th id="1155">1155</th><td>    <b>return</b> (<a class="local col1 ref" href="#61MemVT" title='MemVT' data-ref="61MemVT">MemVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getSizeInBitsEv" title='llvm::EVT::getSizeInBits' data-ref="_ZNK4llvm3EVT13getSizeInBitsEv">getSizeInBits</a>() &lt;= <var>2</var> * <var>32</var>);</td></tr>
<tr><th id="1156">1156</th><td>  }</td></tr>
<tr><th id="1157">1157</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1158">1158</th><td>}</td></tr>
<tr><th id="1159">1159</th><td></td></tr>
<tr><th id="1160">1160</th><td><em>bool</em> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm16SITargetLowering30allowsMisalignedMemoryAccessesENS_3EVTEjjNS_17MachineMemOperand5FlagsEPb" title='llvm::SITargetLowering::allowsMisalignedMemoryAccesses' data-ref="_ZNK4llvm16SITargetLowering30allowsMisalignedMemoryAccessesENS_3EVTEjjNS_17MachineMemOperand5FlagsEPb">allowsMisalignedMemoryAccesses</dfn>(</td></tr>
<tr><th id="1161">1161</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col4 decl" id="64VT" title='VT' data-type='llvm::EVT' data-ref="64VT">VT</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="65AddrSpace" title='AddrSpace' data-type='unsigned int' data-ref="65AddrSpace">AddrSpace</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="66Align" title='Align' data-type='unsigned int' data-ref="66Align">Align</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags" title='llvm::MachineMemOperand::Flags' data-ref="llvm::MachineMemOperand::Flags">Flags</a> <dfn class="local col7 decl" id="67Flags" title='Flags' data-type='MachineMemOperand::Flags' data-ref="67Flags">Flags</dfn>,</td></tr>
<tr><th id="1162">1162</th><td>    <em>bool</em> *<dfn class="local col8 decl" id="68IsFast" title='IsFast' data-type='bool *' data-ref="68IsFast">IsFast</dfn>) <em>const</em> {</td></tr>
<tr><th id="1163">1163</th><td>  <b>if</b> (<a class="local col8 ref" href="#68IsFast" title='IsFast' data-ref="68IsFast">IsFast</a>)</td></tr>
<tr><th id="1164">1164</th><td>    *<a class="local col8 ref" href="#68IsFast" title='IsFast' data-ref="68IsFast">IsFast</a> = <b>false</b>;</td></tr>
<tr><th id="1165">1165</th><td></td></tr>
<tr><th id="1166">1166</th><td>  <i>// TODO: I think v3i32 should allow unaligned accesses on CI with DS_READ_B96,</i></td></tr>
<tr><th id="1167">1167</th><td><i>  // which isn't a simple VT.</i></td></tr>
<tr><th id="1168">1168</th><td><i>  // Until MVT is extended to handle this, simply check for the size and</i></td></tr>
<tr><th id="1169">1169</th><td><i>  // rely on the condition below: allow accesses if the size is a multiple of 4.</i></td></tr>
<tr><th id="1170">1170</th><td>  <b>if</b> (<a class="local col4 ref" href="#64VT" title='VT' data-ref="64VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Other" title='llvm::MVT::SimpleValueType::Other' data-ref="llvm::MVT::SimpleValueType::Other">Other</a> || (<a class="local col4 ref" href="#64VT" title='VT' data-ref="64VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Other" title='llvm::MVT::SimpleValueType::Other' data-ref="llvm::MVT::SimpleValueType::Other">Other</a> &amp;&amp; <a class="local col4 ref" href="#64VT" title='VT' data-ref="64VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getSizeInBitsEv" title='llvm::EVT::getSizeInBits' data-ref="_ZNK4llvm3EVT13getSizeInBitsEv">getSizeInBits</a>() &gt; <var>1024</var> &amp;&amp;</td></tr>
<tr><th id="1171">1171</th><td>                           <a class="local col4 ref" href="#64VT" title='VT' data-ref="64VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT12getStoreSizeEv" title='llvm::EVT::getStoreSize' data-ref="_ZNK4llvm3EVT12getStoreSizeEv">getStoreSize</a>() &gt; <var>16</var>)) {</td></tr>
<tr><th id="1172">1172</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1173">1173</th><td>  }</td></tr>
<tr><th id="1174">1174</th><td></td></tr>
<tr><th id="1175">1175</th><td>  <b>if</b> (<a class="local col5 ref" href="#65AddrSpace" title='AddrSpace' data-ref="65AddrSpace">AddrSpace</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::LOCAL_ADDRESS" title='AMDGPUAS::LOCAL_ADDRESS' data-ref="AMDGPUAS::LOCAL_ADDRESS">LOCAL_ADDRESS</a> ||</td></tr>
<tr><th id="1176">1176</th><td>      <a class="local col5 ref" href="#65AddrSpace" title='AddrSpace' data-ref="65AddrSpace">AddrSpace</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::REGION_ADDRESS" title='AMDGPUAS::REGION_ADDRESS' data-ref="AMDGPUAS::REGION_ADDRESS">REGION_ADDRESS</a>) {</td></tr>
<tr><th id="1177">1177</th><td>    <i>// ds_read/write_b64 require 8-byte alignment, but we can do a 4 byte</i></td></tr>
<tr><th id="1178">1178</th><td><i>    // aligned, 8 byte access in a single operation using ds_read2/write2_b32</i></td></tr>
<tr><th id="1179">1179</th><td><i>    // with adjacent offsets.</i></td></tr>
<tr><th id="1180">1180</th><td>    <em>bool</em> <dfn class="local col9 decl" id="69AlignedBy4" title='AlignedBy4' data-type='bool' data-ref="69AlignedBy4">AlignedBy4</dfn> = (<a class="local col6 ref" href="#66Align" title='Align' data-ref="66Align">Align</a> % <var>4</var> == <var>0</var>);</td></tr>
<tr><th id="1181">1181</th><td>    <b>if</b> (<a class="local col8 ref" href="#68IsFast" title='IsFast' data-ref="68IsFast">IsFast</a>)</td></tr>
<tr><th id="1182">1182</th><td>      *<a class="local col8 ref" href="#68IsFast" title='IsFast' data-ref="68IsFast">IsFast</a> = <a class="local col9 ref" href="#69AlignedBy4" title='AlignedBy4' data-ref="69AlignedBy4">AlignedBy4</a>;</td></tr>
<tr><th id="1183">1183</th><td></td></tr>
<tr><th id="1184">1184</th><td>    <b>return</b> <a class="local col9 ref" href="#69AlignedBy4" title='AlignedBy4' data-ref="69AlignedBy4">AlignedBy4</a>;</td></tr>
<tr><th id="1185">1185</th><td>  }</td></tr>
<tr><th id="1186">1186</th><td></td></tr>
<tr><th id="1187">1187</th><td>  <i>// FIXME: We have to be conservative here and assume that flat operations</i></td></tr>
<tr><th id="1188">1188</th><td><i>  // will access scratch.  If we had access to the IR function, then we</i></td></tr>
<tr><th id="1189">1189</th><td><i>  // could determine if any private memory was used in the function.</i></td></tr>
<tr><th id="1190">1190</th><td>  <b>if</b> (!<a class="member" href="SIISelLowering.h.html#llvm::SITargetLowering::Subtarget" title='llvm::SITargetLowering::Subtarget' data-ref="llvm::SITargetLowering::Subtarget">Subtarget</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget25hasUnalignedScratchAccessEv" title='llvm::GCNSubtarget::hasUnalignedScratchAccess' data-ref="_ZNK4llvm12GCNSubtarget25hasUnalignedScratchAccessEv">hasUnalignedScratchAccess</a>() &amp;&amp;</td></tr>
<tr><th id="1191">1191</th><td>      (<a class="local col5 ref" href="#65AddrSpace" title='AddrSpace' data-ref="65AddrSpace">AddrSpace</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::PRIVATE_ADDRESS" title='AMDGPUAS::PRIVATE_ADDRESS' data-ref="AMDGPUAS::PRIVATE_ADDRESS">PRIVATE_ADDRESS</a> ||</td></tr>
<tr><th id="1192">1192</th><td>       <a class="local col5 ref" href="#65AddrSpace" title='AddrSpace' data-ref="65AddrSpace">AddrSpace</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::FLAT_ADDRESS" title='AMDGPUAS::FLAT_ADDRESS' data-ref="AMDGPUAS::FLAT_ADDRESS">FLAT_ADDRESS</a>)) {</td></tr>
<tr><th id="1193">1193</th><td>    <em>bool</em> <dfn class="local col0 decl" id="70AlignedBy4" title='AlignedBy4' data-type='bool' data-ref="70AlignedBy4">AlignedBy4</dfn> = <a class="local col6 ref" href="#66Align" title='Align' data-ref="66Align">Align</a> &gt;= <var>4</var>;</td></tr>
<tr><th id="1194">1194</th><td>    <b>if</b> (<a class="local col8 ref" href="#68IsFast" title='IsFast' data-ref="68IsFast">IsFast</a>)</td></tr>
<tr><th id="1195">1195</th><td>      *<a class="local col8 ref" href="#68IsFast" title='IsFast' data-ref="68IsFast">IsFast</a> = <a class="local col0 ref" href="#70AlignedBy4" title='AlignedBy4' data-ref="70AlignedBy4">AlignedBy4</a>;</td></tr>
<tr><th id="1196">1196</th><td></td></tr>
<tr><th id="1197">1197</th><td>    <b>return</b> <a class="local col0 ref" href="#70AlignedBy4" title='AlignedBy4' data-ref="70AlignedBy4">AlignedBy4</a>;</td></tr>
<tr><th id="1198">1198</th><td>  }</td></tr>
<tr><th id="1199">1199</th><td></td></tr>
<tr><th id="1200">1200</th><td>  <b>if</b> (<a class="member" href="SIISelLowering.h.html#llvm::SITargetLowering::Subtarget" title='llvm::SITargetLowering::Subtarget' data-ref="llvm::SITargetLowering::Subtarget">Subtarget</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget24hasUnalignedBufferAccessEv" title='llvm::GCNSubtarget::hasUnalignedBufferAccess' data-ref="_ZNK4llvm12GCNSubtarget24hasUnalignedBufferAccessEv">hasUnalignedBufferAccess</a>()) {</td></tr>
<tr><th id="1201">1201</th><td>    <i>// If we have an uniform constant load, it still requires using a slow</i></td></tr>
<tr><th id="1202">1202</th><td><i>    // buffer instruction if unaligned.</i></td></tr>
<tr><th id="1203">1203</th><td>    <b>if</b> (<a class="local col8 ref" href="#68IsFast" title='IsFast' data-ref="68IsFast">IsFast</a>) {</td></tr>
<tr><th id="1204">1204</th><td>      *<a class="local col8 ref" href="#68IsFast" title='IsFast' data-ref="68IsFast">IsFast</a> = (<a class="local col5 ref" href="#65AddrSpace" title='AddrSpace' data-ref="65AddrSpace">AddrSpace</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::CONSTANT_ADDRESS" title='AMDGPUAS::CONSTANT_ADDRESS' data-ref="AMDGPUAS::CONSTANT_ADDRESS">CONSTANT_ADDRESS</a> ||</td></tr>
<tr><th id="1205">1205</th><td>                 <a class="local col5 ref" href="#65AddrSpace" title='AddrSpace' data-ref="65AddrSpace">AddrSpace</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::CONSTANT_ADDRESS_32BIT" title='AMDGPUAS::CONSTANT_ADDRESS_32BIT' data-ref="AMDGPUAS::CONSTANT_ADDRESS_32BIT">CONSTANT_ADDRESS_32BIT</a>) ?</td></tr>
<tr><th id="1206">1206</th><td>        (<a class="local col6 ref" href="#66Align" title='Align' data-ref="66Align">Align</a> % <var>4</var> == <var>0</var>) : <b>true</b>;</td></tr>
<tr><th id="1207">1207</th><td>    }</td></tr>
<tr><th id="1208">1208</th><td></td></tr>
<tr><th id="1209">1209</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1210">1210</th><td>  }</td></tr>
<tr><th id="1211">1211</th><td></td></tr>
<tr><th id="1212">1212</th><td>  <i>// Smaller than dword value must be aligned.</i></td></tr>
<tr><th id="1213">1213</th><td>  <b>if</b> (<a class="local col4 ref" href="#64VT" title='VT' data-ref="64VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT6bitsLTES0_" title='llvm::EVT::bitsLT' data-ref="_ZNK4llvm3EVT6bitsLTES0_">bitsLT</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>))</td></tr>
<tr><th id="1214">1214</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1215">1215</th><td></td></tr>
<tr><th id="1216">1216</th><td>  <i>// 8.1.6 - For Dword or larger reads or writes, the two LSBs of the</i></td></tr>
<tr><th id="1217">1217</th><td><i>  // byte-address are ignored, thus forcing Dword alignment.</i></td></tr>
<tr><th id="1218">1218</th><td><i>  // This applies to private, global, and constant memory.</i></td></tr>
<tr><th id="1219">1219</th><td>  <b>if</b> (<a class="local col8 ref" href="#68IsFast" title='IsFast' data-ref="68IsFast">IsFast</a>)</td></tr>
<tr><th id="1220">1220</th><td>    *<a class="local col8 ref" href="#68IsFast" title='IsFast' data-ref="68IsFast">IsFast</a> = <b>true</b>;</td></tr>
<tr><th id="1221">1221</th><td></td></tr>
<tr><th id="1222">1222</th><td>  <b>return</b> <a class="local col4 ref" href="#64VT" title='VT' data-ref="64VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT6bitsGTES0_" title='llvm::EVT::bitsGT' data-ref="_ZNK4llvm3EVT6bitsGTES0_">bitsGT</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>) &amp;&amp; <a class="local col6 ref" href="#66Align" title='Align' data-ref="66Align">Align</a> % <var>4</var> == <var>0</var>;</td></tr>
<tr><th id="1223">1223</th><td>}</td></tr>
<tr><th id="1224">1224</th><td></td></tr>
<tr><th id="1225">1225</th><td><a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm16SITargetLowering19getOptimalMemOpTypeEmjjbbbRKNS_13AttributeListE" title='llvm::SITargetLowering::getOptimalMemOpType' data-ref="_ZNK4llvm16SITargetLowering19getOptimalMemOpTypeEmjjbbbRKNS_13AttributeListE">getOptimalMemOpType</dfn>(</td></tr>
<tr><th id="1226">1226</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="71Size" title='Size' data-type='uint64_t' data-ref="71Size">Size</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="72DstAlign" title='DstAlign' data-type='unsigned int' data-ref="72DstAlign">DstAlign</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="73SrcAlign" title='SrcAlign' data-type='unsigned int' data-ref="73SrcAlign">SrcAlign</dfn>, <em>bool</em> <dfn class="local col4 decl" id="74IsMemset" title='IsMemset' data-type='bool' data-ref="74IsMemset">IsMemset</dfn>,</td></tr>
<tr><th id="1227">1227</th><td>    <em>bool</em> <dfn class="local col5 decl" id="75ZeroMemset" title='ZeroMemset' data-type='bool' data-ref="75ZeroMemset">ZeroMemset</dfn>, <em>bool</em> <dfn class="local col6 decl" id="76MemcpyStrSrc" title='MemcpyStrSrc' data-type='bool' data-ref="76MemcpyStrSrc">MemcpyStrSrc</dfn>,</td></tr>
<tr><th id="1228">1228</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/IR/Attributes.h.html#llvm::AttributeList" title='llvm::AttributeList' data-ref="llvm::AttributeList">AttributeList</a> &amp;<dfn class="local col7 decl" id="77FuncAttributes" title='FuncAttributes' data-type='const llvm::AttributeList &amp;' data-ref="77FuncAttributes">FuncAttributes</dfn>) <em>const</em> {</td></tr>
<tr><th id="1229">1229</th><td>  <i>// FIXME: Should account for address space here.</i></td></tr>
<tr><th id="1230">1230</th><td><i></i></td></tr>
<tr><th id="1231">1231</th><td><i>  // The default fallback uses the private pointer size as a guess for a type to</i></td></tr>
<tr><th id="1232">1232</th><td><i>  // use. Make sure we switch these to 64-bit accesses.</i></td></tr>
<tr><th id="1233">1233</th><td></td></tr>
<tr><th id="1234">1234</th><td>  <b>if</b> (<a class="local col1 ref" href="#71Size" title='Size' data-ref="71Size">Size</a> &gt;= <var>16</var> &amp;&amp; <a class="local col2 ref" href="#72DstAlign" title='DstAlign' data-ref="72DstAlign">DstAlign</a> &gt;= <var>4</var>) <i>// XXX: Should only do for global</i></td></tr>
<tr><th id="1235">1235</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i32" title='llvm::MVT::SimpleValueType::v4i32' data-ref="llvm::MVT::SimpleValueType::v4i32">v4i32</a>;</td></tr>
<tr><th id="1236">1236</th><td></td></tr>
<tr><th id="1237">1237</th><td>  <b>if</b> (<a class="local col1 ref" href="#71Size" title='Size' data-ref="71Size">Size</a> &gt;= <var>8</var> &amp;&amp; <a class="local col2 ref" href="#72DstAlign" title='DstAlign' data-ref="72DstAlign">DstAlign</a> &gt;= <var>4</var>)</td></tr>
<tr><th id="1238">1238</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i32" title='llvm::MVT::SimpleValueType::v2i32' data-ref="llvm::MVT::SimpleValueType::v2i32">v2i32</a>;</td></tr>
<tr><th id="1239">1239</th><td></td></tr>
<tr><th id="1240">1240</th><td>  <i>// Use the default.</i></td></tr>
<tr><th id="1241">1241</th><td>  <b>return</b> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Other" title='llvm::MVT::SimpleValueType::Other' data-ref="llvm::MVT::SimpleValueType::Other">Other</a>;</td></tr>
<tr><th id="1242">1242</th><td>}</td></tr>
<tr><th id="1243">1243</th><td></td></tr>
<tr><th id="1244">1244</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL21isFlatGlobalAddrSpacej" title='isFlatGlobalAddrSpace' data-type='bool isFlatGlobalAddrSpace(unsigned int AS)' data-ref="_ZL21isFlatGlobalAddrSpacej">isFlatGlobalAddrSpace</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="78AS" title='AS' data-type='unsigned int' data-ref="78AS">AS</dfn>) {</td></tr>
<tr><th id="1245">1245</th><td>  <b>return</b> <a class="local col8 ref" href="#78AS" title='AS' data-ref="78AS">AS</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::GLOBAL_ADDRESS" title='AMDGPUAS::GLOBAL_ADDRESS' data-ref="AMDGPUAS::GLOBAL_ADDRESS">GLOBAL_ADDRESS</a> ||</td></tr>
<tr><th id="1246">1246</th><td>         <a class="local col8 ref" href="#78AS" title='AS' data-ref="78AS">AS</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::FLAT_ADDRESS" title='AMDGPUAS::FLAT_ADDRESS' data-ref="AMDGPUAS::FLAT_ADDRESS">FLAT_ADDRESS</a> ||</td></tr>
<tr><th id="1247">1247</th><td>         <a class="local col8 ref" href="#78AS" title='AS' data-ref="78AS">AS</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::CONSTANT_ADDRESS" title='AMDGPUAS::CONSTANT_ADDRESS' data-ref="AMDGPUAS::CONSTANT_ADDRESS">CONSTANT_ADDRESS</a> ||</td></tr>
<tr><th id="1248">1248</th><td>         <a class="local col8 ref" href="#78AS" title='AS' data-ref="78AS">AS</a> &gt; <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::MAX_AMDGPU_ADDRESS" title='AMDGPUAS::MAX_AMDGPU_ADDRESS' data-ref="AMDGPUAS::MAX_AMDGPU_ADDRESS">MAX_AMDGPU_ADDRESS</a>;</td></tr>
<tr><th id="1249">1249</th><td>}</td></tr>
<tr><th id="1250">1250</th><td></td></tr>
<tr><th id="1251">1251</th><td><em>bool</em> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm16SITargetLowering19isNoopAddrSpaceCastEjj" title='llvm::SITargetLowering::isNoopAddrSpaceCast' data-ref="_ZNK4llvm16SITargetLowering19isNoopAddrSpaceCastEjj">isNoopAddrSpaceCast</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="79SrcAS" title='SrcAS' data-type='unsigned int' data-ref="79SrcAS">SrcAS</dfn>,</td></tr>
<tr><th id="1252">1252</th><td>                                           <em>unsigned</em> <dfn class="local col0 decl" id="80DestAS" title='DestAS' data-type='unsigned int' data-ref="80DestAS">DestAS</dfn>) <em>const</em> {</td></tr>
<tr><th id="1253">1253</th><td>  <b>return</b> <a class="tu ref" href="#_ZL21isFlatGlobalAddrSpacej" title='isFlatGlobalAddrSpace' data-use='c' data-ref="_ZL21isFlatGlobalAddrSpacej">isFlatGlobalAddrSpace</a>(<a class="local col9 ref" href="#79SrcAS" title='SrcAS' data-ref="79SrcAS">SrcAS</a>) &amp;&amp; <a class="tu ref" href="#_ZL21isFlatGlobalAddrSpacej" title='isFlatGlobalAddrSpace' data-use='c' data-ref="_ZL21isFlatGlobalAddrSpacej">isFlatGlobalAddrSpace</a>(<a class="local col0 ref" href="#80DestAS" title='DestAS' data-ref="80DestAS">DestAS</a>);</td></tr>
<tr><th id="1254">1254</th><td>}</td></tr>
<tr><th id="1255">1255</th><td></td></tr>
<tr><th id="1256">1256</th><td><em>bool</em> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm16SITargetLowering31isMemOpHasNoClobberedMemOperandEPKNS_6SDNodeE" title='llvm::SITargetLowering::isMemOpHasNoClobberedMemOperand' data-ref="_ZNK4llvm16SITargetLowering31isMemOpHasNoClobberedMemOperandEPKNS_6SDNodeE">isMemOpHasNoClobberedMemOperand</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col1 decl" id="81N" title='N' data-type='const llvm::SDNode *' data-ref="81N">N</dfn>) <em>const</em> {</td></tr>
<tr><th id="1257">1257</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MemSDNode" title='llvm::MemSDNode' data-ref="llvm::MemSDNode">MemSDNode</a> *<dfn class="local col2 decl" id="82MemNode" title='MemNode' data-type='const llvm::MemSDNode *' data-ref="82MemNode">MemNode</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MemSDNode" title='llvm::MemSDNode' data-ref="llvm::MemSDNode">MemSDNode</a>&gt;(<a class="local col1 ref" href="#81N" title='N' data-ref="81N">N</a>);</td></tr>
<tr><th id="1258">1258</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col3 decl" id="83Ptr" title='Ptr' data-type='const llvm::Value *' data-ref="83Ptr">Ptr</dfn> = <a class="local col2 ref" href="#82MemNode" title='MemNode' data-ref="82MemNode">MemNode</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm9MemSDNode13getMemOperandEv" title='llvm::MemSDNode::getMemOperand' data-ref="_ZNK4llvm9MemSDNode13getMemOperandEv">getMemOperand</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand8getValueEv" title='llvm::MachineMemOperand::getValue' data-ref="_ZNK4llvm17MachineMemOperand8getValueEv">getValue</a>();</td></tr>
<tr><th id="1259">1259</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col4 decl" id="84I" title='I' data-type='const llvm::Instruction *' data-ref="84I">I</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm16dyn_cast_or_nullEPT0_" title='llvm::dyn_cast_or_null' data-ref="_ZN4llvm16dyn_cast_or_nullEPT0_">dyn_cast_or_null</a>&lt;<a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>&gt;(<a class="local col3 ref" href="#83Ptr" title='Ptr' data-ref="83Ptr">Ptr</a>);</td></tr>
<tr><th id="1260">1260</th><td>  <b>return</b> <a class="local col4 ref" href="#84I" title='I' data-ref="84I">I</a> &amp;&amp; <a class="local col4 ref" href="#84I" title='I' data-ref="84I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instruction.h.html#_ZNK4llvm11Instruction11getMetadataENS_9StringRefE" title='llvm::Instruction::getMetadata' data-ref="_ZNK4llvm11Instruction11getMetadataENS_9StringRefE">getMetadata</a>(<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"amdgpu.noclobber"</q>);</td></tr>
<tr><th id="1261">1261</th><td>}</td></tr>
<tr><th id="1262">1262</th><td></td></tr>
<tr><th id="1263">1263</th><td><em>bool</em> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm16SITargetLowering19isFreeAddrSpaceCastEjj" title='llvm::SITargetLowering::isFreeAddrSpaceCast' data-ref="_ZNK4llvm16SITargetLowering19isFreeAddrSpaceCastEjj">isFreeAddrSpaceCast</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="85SrcAS" title='SrcAS' data-type='unsigned int' data-ref="85SrcAS">SrcAS</dfn>,</td></tr>
<tr><th id="1264">1264</th><td>                                           <em>unsigned</em> <dfn class="local col6 decl" id="86DestAS" title='DestAS' data-type='unsigned int' data-ref="86DestAS">DestAS</dfn>) <em>const</em> {</td></tr>
<tr><th id="1265">1265</th><td>  <i>// Flat -&gt; private/local is a simple truncate.</i></td></tr>
<tr><th id="1266">1266</th><td><i>  // Flat -&gt; global is no-op</i></td></tr>
<tr><th id="1267">1267</th><td>  <b>if</b> (<a class="local col5 ref" href="#85SrcAS" title='SrcAS' data-ref="85SrcAS">SrcAS</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::FLAT_ADDRESS" title='AMDGPUAS::FLAT_ADDRESS' data-ref="AMDGPUAS::FLAT_ADDRESS">FLAT_ADDRESS</a>)</td></tr>
<tr><th id="1268">1268</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1269">1269</th><td></td></tr>
<tr><th id="1270">1270</th><td>  <b>return</b> <a class="virtual member" href="#_ZNK4llvm16SITargetLowering19isNoopAddrSpaceCastEjj" title='llvm::SITargetLowering::isNoopAddrSpaceCast' data-ref="_ZNK4llvm16SITargetLowering19isNoopAddrSpaceCastEjj">isNoopAddrSpaceCast</a>(<a class="local col5 ref" href="#85SrcAS" title='SrcAS' data-ref="85SrcAS">SrcAS</a>, <a class="local col6 ref" href="#86DestAS" title='DestAS' data-ref="86DestAS">DestAS</a>);</td></tr>
<tr><th id="1271">1271</th><td>}</td></tr>
<tr><th id="1272">1272</th><td></td></tr>
<tr><th id="1273">1273</th><td><em>bool</em> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm16SITargetLowering14isMemOpUniformEPKNS_6SDNodeE" title='llvm::SITargetLowering::isMemOpUniform' data-ref="_ZNK4llvm16SITargetLowering14isMemOpUniformEPKNS_6SDNodeE">isMemOpUniform</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col7 decl" id="87N" title='N' data-type='const llvm::SDNode *' data-ref="87N">N</dfn>) <em>const</em> {</td></tr>
<tr><th id="1274">1274</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MemSDNode" title='llvm::MemSDNode' data-ref="llvm::MemSDNode">MemSDNode</a> *<dfn class="local col8 decl" id="88MemNode" title='MemNode' data-type='const llvm::MemSDNode *' data-ref="88MemNode">MemNode</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MemSDNode" title='llvm::MemSDNode' data-ref="llvm::MemSDNode">MemSDNode</a>&gt;(<a class="local col7 ref" href="#87N" title='N' data-ref="87N">N</a>);</td></tr>
<tr><th id="1275">1275</th><td></td></tr>
<tr><th id="1276">1276</th><td>  <b>return</b> <a class="type" href="AMDGPUInstrInfo.h.html#llvm::AMDGPUInstrInfo" title='llvm::AMDGPUInstrInfo' data-ref="llvm::AMDGPUInstrInfo">AMDGPUInstrInfo</a>::<a class="ref" href="AMDGPUInstrInfo.h.html#_ZN4llvm15AMDGPUInstrInfo12isUniformMMOEPKNS_17MachineMemOperandE" title='llvm::AMDGPUInstrInfo::isUniformMMO' data-ref="_ZN4llvm15AMDGPUInstrInfo12isUniformMMOEPKNS_17MachineMemOperandE">isUniformMMO</a>(<a class="local col8 ref" href="#88MemNode" title='MemNode' data-ref="88MemNode">MemNode</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm9MemSDNode13getMemOperandEv" title='llvm::MemSDNode::getMemOperand' data-ref="_ZNK4llvm9MemSDNode13getMemOperandEv">getMemOperand</a>());</td></tr>
<tr><th id="1277">1277</th><td>}</td></tr>
<tr><th id="1278">1278</th><td></td></tr>
<tr><th id="1279">1279</th><td><a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase" title='llvm::TargetLoweringBase' data-ref="llvm::TargetLoweringBase">TargetLoweringBase</a>::<a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeTypeAction" title='llvm::TargetLoweringBase::LegalizeTypeAction' data-ref="llvm::TargetLoweringBase::LegalizeTypeAction">LegalizeTypeAction</a></td></tr>
<tr><th id="1280">1280</th><td><a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm16SITargetLowering24getPreferredVectorActionENS_3MVTE" title='llvm::SITargetLowering::getPreferredVectorAction' data-ref="_ZNK4llvm16SITargetLowering24getPreferredVectorActionENS_3MVTE">getPreferredVectorAction</dfn>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col9 decl" id="89VT" title='VT' data-type='llvm::MVT' data-ref="89VT">VT</dfn>) <em>const</em> {</td></tr>
<tr><th id="1281">1281</th><td>  <b>if</b> (<a class="local col9 ref" href="#89VT" title='VT' data-ref="89VT">VT</a>.<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT20getVectorNumElementsEv" title='llvm::MVT::getVectorNumElements' data-ref="_ZNK4llvm3MVT20getVectorNumElementsEv">getVectorNumElements</a>() != <var>1</var> &amp;&amp; <a class="local col9 ref" href="#89VT" title='VT' data-ref="89VT">VT</a>.<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT13getScalarTypeEv" title='llvm::MVT::getScalarType' data-ref="_ZNK4llvm3MVT13getScalarTypeEv">getScalarType</a>().<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT6bitsLEES0_" title='llvm::MVT::bitsLE' data-ref="_ZNK4llvm3MVT6bitsLEES0_">bitsLE</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>))</td></tr>
<tr><th id="1282">1282</th><td>    <b>return</b> <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeTypeAction::TypeSplitVector" title='llvm::TargetLoweringBase::LegalizeTypeAction::TypeSplitVector' data-ref="llvm::TargetLoweringBase::LegalizeTypeAction::TypeSplitVector">TypeSplitVector</a>;</td></tr>
<tr><th id="1283">1283</th><td></td></tr>
<tr><th id="1284">1284</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase" title='llvm::TargetLoweringBase' data-ref="llvm::TargetLoweringBase">TargetLoweringBase</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase24getPreferredVectorActionENS_3MVTE" title='llvm::TargetLoweringBase::getPreferredVectorAction' data-ref="_ZNK4llvm18TargetLoweringBase24getPreferredVectorActionENS_3MVTE">getPreferredVectorAction</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col9 ref" href="#89VT" title='VT' data-ref="89VT">VT</a>);</td></tr>
<tr><th id="1285">1285</th><td>}</td></tr>
<tr><th id="1286">1286</th><td></td></tr>
<tr><th id="1287">1287</th><td><em>bool</em> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm16SITargetLowering33shouldConvertConstantLoadToIntImmERKNS_5APIntEPNS_4TypeE" title='llvm::SITargetLowering::shouldConvertConstantLoadToIntImm' data-ref="_ZNK4llvm16SITargetLowering33shouldConvertConstantLoadToIntImmERKNS_5APIntEPNS_4TypeE">shouldConvertConstantLoadToIntImm</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> &amp;<dfn class="local col0 decl" id="90Imm" title='Imm' data-type='const llvm::APInt &amp;' data-ref="90Imm">Imm</dfn>,</td></tr>
<tr><th id="1288">1288</th><td>                                                         <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col1 decl" id="91Ty" title='Ty' data-type='llvm::Type *' data-ref="91Ty">Ty</dfn>) <em>const</em> {</td></tr>
<tr><th id="1289">1289</th><td>  <i>// FIXME: Could be smarter if called for vector constants.</i></td></tr>
<tr><th id="1290">1290</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1291">1291</th><td>}</td></tr>
<tr><th id="1292">1292</th><td></td></tr>
<tr><th id="1293">1293</th><td><em>bool</em> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm16SITargetLowering20isTypeDesirableForOpEjNS_3EVTE" title='llvm::SITargetLowering::isTypeDesirableForOp' data-ref="_ZNK4llvm16SITargetLowering20isTypeDesirableForOpEjNS_3EVTE">isTypeDesirableForOp</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="92Op" title='Op' data-type='unsigned int' data-ref="92Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col3 decl" id="93VT" title='VT' data-type='llvm::EVT' data-ref="93VT">VT</dfn>) <em>const</em> {</td></tr>
<tr><th id="1294">1294</th><td>  <b>if</b> (<span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">Subtarget</span>-&gt;has16BitInsts() &amp;&amp; VT == MVT::i16) {</td></tr>
<tr><th id="1295">1295</th><td>    <b>switch</b> (<a class="local col2 ref" href="#92Op" title='Op' data-ref="92Op">Op</a>) {</td></tr>
<tr><th id="1296">1296</th><td>    <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::LOAD" title='llvm::ISD::NodeType::LOAD' data-ref="llvm::ISD::NodeType::LOAD">LOAD</a>:</td></tr>
<tr><th id="1297">1297</th><td>    <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::STORE" title='llvm::ISD::NodeType::STORE' data-ref="llvm::ISD::NodeType::STORE">STORE</a>:</td></tr>
<tr><th id="1298">1298</th><td></td></tr>
<tr><th id="1299">1299</th><td>    <i>// These operations are done with 32-bit instructions anyway.</i></td></tr>
<tr><th id="1300">1300</th><td>    <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::AND" title='llvm::ISD::NodeType::AND' data-ref="llvm::ISD::NodeType::AND">AND</a>:</td></tr>
<tr><th id="1301">1301</th><td>    <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::OR" title='llvm::ISD::NodeType::OR' data-ref="llvm::ISD::NodeType::OR">OR</a>:</td></tr>
<tr><th id="1302">1302</th><td>    <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::XOR" title='llvm::ISD::NodeType::XOR' data-ref="llvm::ISD::NodeType::XOR">XOR</a>:</td></tr>
<tr><th id="1303">1303</th><td>    <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SELECT" title='llvm::ISD::NodeType::SELECT' data-ref="llvm::ISD::NodeType::SELECT">SELECT</a>:</td></tr>
<tr><th id="1304">1304</th><td>      <i>// TODO: Extensions?</i></td></tr>
<tr><th id="1305">1305</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1306">1306</th><td>    <b>default</b>:</td></tr>
<tr><th id="1307">1307</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1308">1308</th><td>    }</td></tr>
<tr><th id="1309">1309</th><td>  }</td></tr>
<tr><th id="1310">1310</th><td></td></tr>
<tr><th id="1311">1311</th><td>  <i>// SimplifySetCC uses this function to determine whether or not it should</i></td></tr>
<tr><th id="1312">1312</th><td><i>  // create setcc with i1 operands.  We don't have instructions for i1 setcc.</i></td></tr>
<tr><th id="1313">1313</th><td>  <b>if</b> (<a class="local col3 ref" href="#93VT" title='VT' data-ref="93VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i1" title='llvm::MVT::SimpleValueType::i1' data-ref="llvm::MVT::SimpleValueType::i1">i1</a> &amp;&amp; <a class="local col2 ref" href="#92Op" title='Op' data-ref="92Op">Op</a> == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SETCC" title='llvm::ISD::NodeType::SETCC' data-ref="llvm::ISD::NodeType::SETCC">SETCC</a>)</td></tr>
<tr><th id="1314">1314</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1315">1315</th><td></td></tr>
<tr><th id="1316">1316</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering">TargetLowering</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm14TargetLowering20isTypeDesirableForOpEjNS_3EVTE" title='llvm::TargetLowering::isTypeDesirableForOp' data-ref="_ZNK4llvm14TargetLowering20isTypeDesirableForOpEjNS_3EVTE">isTypeDesirableForOp</a>(<a class="local col2 ref" href="#92Op" title='Op' data-ref="92Op">Op</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col3 ref" href="#93VT" title='VT' data-ref="93VT">VT</a>);</td></tr>
<tr><th id="1317">1317</th><td>}</td></tr>
<tr><th id="1318">1318</th><td></td></tr>
<tr><th id="1319">1319</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm16SITargetLowering24lowerKernArgParameterPtrERNS_12SelectionDAGERKNS_5SDLocENS_7SDValueEm" title='llvm::SITargetLowering::lowerKernArgParameterPtr' data-ref="_ZNK4llvm16SITargetLowering24lowerKernArgParameterPtrERNS_12SelectionDAGERKNS_5SDLocENS_7SDValueEm">lowerKernArgParameterPtr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col4 decl" id="94DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="94DAG">DAG</dfn>,</td></tr>
<tr><th id="1320">1320</th><td>                                                   <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col5 decl" id="95SL" title='SL' data-type='const llvm::SDLoc &amp;' data-ref="95SL">SL</dfn>,</td></tr>
<tr><th id="1321">1321</th><td>                                                   <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="96Chain" title='Chain' data-type='llvm::SDValue' data-ref="96Chain">Chain</dfn>,</td></tr>
<tr><th id="1322">1322</th><td>                                                   <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="97Offset" title='Offset' data-type='uint64_t' data-ref="97Offset">Offset</dfn>) <em>const</em> {</td></tr>
<tr><th id="1323">1323</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DataLayout.h.html#llvm::DataLayout" title='llvm::DataLayout' data-ref="llvm::DataLayout">DataLayout</a> &amp;<dfn class="local col8 decl" id="98DL" title='DL' data-type='const llvm::DataLayout &amp;' data-ref="98DL">DL</dfn> = <a class="local col4 ref" href="#94DAG" title='DAG' data-ref="94DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG13getDataLayoutEv" title='llvm::SelectionDAG::getDataLayout' data-ref="_ZNK4llvm12SelectionDAG13getDataLayoutEv">getDataLayout</a>();</td></tr>
<tr><th id="1324">1324</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="99MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="99MF">MF</dfn> = <a class="local col4 ref" href="#94DAG" title='DAG' data-ref="94DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG18getMachineFunctionEv" title='llvm::SelectionDAG::getMachineFunction' data-ref="_ZNK4llvm12SelectionDAG18getMachineFunctionEv">getMachineFunction</a>();</td></tr>
<tr><th id="1325">1325</th><td>  <em>const</em> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col0 decl" id="100Info" title='Info' data-type='const llvm::SIMachineFunctionInfo *' data-ref="100Info">Info</dfn> = <a class="local col9 ref" href="#99MF" title='MF' data-ref="99MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="1326">1326</th><td></td></tr>
<tr><th id="1327">1327</th><td>  <em>const</em> <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::ArgDescriptor" title='llvm::ArgDescriptor' data-ref="llvm::ArgDescriptor">ArgDescriptor</a> *<dfn class="local col1 decl" id="101InputPtrReg" title='InputPtrReg' data-type='const llvm::ArgDescriptor *' data-ref="101InputPtrReg">InputPtrReg</dfn>;</td></tr>
<tr><th id="1328">1328</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="102RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="102RC">RC</dfn>;</td></tr>
<tr><th id="1329">1329</th><td></td></tr>
<tr><th id="1330">1330</th><td>  <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/tuple.html#_ZSt3tieDpRT_" title='std::tie' data-ref="_ZSt3tieDpRT_">tie</a>(<span class='refarg'><a class="local col1 ref" href="#101InputPtrReg" title='InputPtrReg' data-ref="101InputPtrReg">InputPtrReg</a></span>, <span class='refarg'><a class="local col2 ref" href="#102RC" title='RC' data-ref="102RC">RC</a></span>)</td></tr>
<tr><th id="1331">1331</th><td>    <a class="ref" href="../../../../../include/c++/7/tuple.html#_ZNSt5tupleIJT_T0_EEaSEOSt4pairIT_T0_E" title='std::tuple&lt;type-parameter-0-0, type-parameter-0-1&gt;::operator=' data-ref="_ZNSt5tupleIJT_T0_EEaSEOSt4pairIT_T0_E">=</a> <a class="local col0 ref" href="#100Info" title='Info' data-ref="100Info">Info</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo17getPreloadedValueENS_21AMDGPUFunctionArgInfo14PreloadedValueE" title='llvm::SIMachineFunctionInfo::getPreloadedValue' data-ref="_ZNK4llvm21SIMachineFunctionInfo17getPreloadedValueENS_21AMDGPUFunctionArgInfo14PreloadedValueE">getPreloadedValue</a>(<a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo" title='llvm::AMDGPUFunctionArgInfo' data-ref="llvm::AMDGPUFunctionArgInfo">AMDGPUFunctionArgInfo</a>::<a class="enum" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::PreloadedValue::KERNARG_SEGMENT_PTR" title='llvm::AMDGPUFunctionArgInfo::PreloadedValue::KERNARG_SEGMENT_PTR' data-ref="llvm::AMDGPUFunctionArgInfo::PreloadedValue::KERNARG_SEGMENT_PTR">KERNARG_SEGMENT_PTR</a>);</td></tr>
<tr><th id="1332">1332</th><td></td></tr>
<tr><th id="1333">1333</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="103MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="103MRI">MRI</dfn> = <a class="local col4 ref" href="#94DAG" title='DAG' data-ref="94DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG18getMachineFunctionEv" title='llvm::SelectionDAG::getMachineFunction' data-ref="_ZNK4llvm12SelectionDAG18getMachineFunctionEv">getMachineFunction</a>().<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="1334">1334</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col4 decl" id="104PtrVT" title='PtrVT' data-type='llvm::MVT' data-ref="104PtrVT">PtrVT</dfn> = <a class="virtual member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getPointerTyERKNS_10DataLayoutEj" title='llvm::TargetLoweringBase::getPointerTy' data-ref="_ZNK4llvm18TargetLoweringBase12getPointerTyERKNS_10DataLayoutEj">getPointerTy</a>(<a class="local col8 ref" href="#98DL" title='DL' data-ref="98DL">DL</a>, <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::CONSTANT_ADDRESS" title='AMDGPUAS::CONSTANT_ADDRESS' data-ref="AMDGPUAS::CONSTANT_ADDRESS">CONSTANT_ADDRESS</a>);</td></tr>
<tr><th id="1335">1335</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="105BasePtr" title='BasePtr' data-type='llvm::SDValue' data-ref="105BasePtr">BasePtr</dfn> = <a class="local col4 ref" href="#94DAG" title='DAG' data-ref="94DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getCopyFromRegENS_7SDValueERKNS_5SDLocEjNS_3EVTE" title='llvm::SelectionDAG::getCopyFromReg' data-ref="_ZN4llvm12SelectionDAG14getCopyFromRegENS_7SDValueERKNS_5SDLocEjNS_3EVTE">getCopyFromReg</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#96Chain" title='Chain' data-ref="96Chain">Chain</a>, <a class="local col5 ref" href="#95SL" title='SL' data-ref="95SL">SL</a>,</td></tr>
<tr><th id="1336">1336</th><td>    <a class="local col3 ref" href="#103MRI" title='MRI' data-ref="103MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getLiveInVirtRegEj" title='llvm::MachineRegisterInfo::getLiveInVirtReg' data-ref="_ZNK4llvm19MachineRegisterInfo16getLiveInVirtRegEj">getLiveInVirtReg</a>(<a class="local col1 ref" href="#101InputPtrReg" title='InputPtrReg' data-ref="101InputPtrReg">InputPtrReg</a>-&gt;<a class="ref" href="AMDGPUArgumentUsageInfo.h.html#_ZNK4llvm13ArgDescriptor11getRegisterEv" title='llvm::ArgDescriptor::getRegister' data-ref="_ZNK4llvm13ArgDescriptor11getRegisterEv">getRegister</a>()), <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col4 ref" href="#104PtrVT" title='PtrVT' data-ref="104PtrVT">PtrVT</a>);</td></tr>
<tr><th id="1337">1337</th><td></td></tr>
<tr><th id="1338">1338</th><td>  <b>return</b> <a class="local col4 ref" href="#94DAG" title='DAG' data-ref="94DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG18getObjectPtrOffsetERKNS_5SDLocENS_7SDValueEl" title='llvm::SelectionDAG::getObjectPtrOffset' data-ref="_ZN4llvm12SelectionDAG18getObjectPtrOffsetERKNS_5SDLocENS_7SDValueEl">getObjectPtrOffset</a>(<a class="local col5 ref" href="#95SL" title='SL' data-ref="95SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#105BasePtr" title='BasePtr' data-ref="105BasePtr">BasePtr</a>, <a class="local col7 ref" href="#97Offset" title='Offset' data-ref="97Offset">Offset</a>);</td></tr>
<tr><th id="1339">1339</th><td>}</td></tr>
<tr><th id="1340">1340</th><td></td></tr>
<tr><th id="1341">1341</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm16SITargetLowering17getImplicitArgPtrERNS_12SelectionDAGERKNS_5SDLocE" title='llvm::SITargetLowering::getImplicitArgPtr' data-ref="_ZNK4llvm16SITargetLowering17getImplicitArgPtrERNS_12SelectionDAGERKNS_5SDLocE">getImplicitArgPtr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col6 decl" id="106DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="106DAG">DAG</dfn>,</td></tr>
<tr><th id="1342">1342</th><td>                                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col7 decl" id="107SL" title='SL' data-type='const llvm::SDLoc &amp;' data-ref="107SL">SL</dfn>) <em>const</em> {</td></tr>
<tr><th id="1343">1343</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="108Offset" title='Offset' data-type='uint64_t' data-ref="108Offset">Offset</dfn> = <a class="member" href="AMDGPUISelLowering.h.html#_ZNK4llvm20AMDGPUTargetLowering26getImplicitParameterOffsetERKNS_15MachineFunctionENS0_17ImplicitParameterE" title='llvm::AMDGPUTargetLowering::getImplicitParameterOffset' data-ref="_ZNK4llvm20AMDGPUTargetLowering26getImplicitParameterOffsetERKNS_15MachineFunctionENS0_17ImplicitParameterE">getImplicitParameterOffset</a>(<a class="local col6 ref" href="#106DAG" title='DAG' data-ref="106DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG18getMachineFunctionEv" title='llvm::SelectionDAG::getMachineFunction' data-ref="_ZNK4llvm12SelectionDAG18getMachineFunctionEv">getMachineFunction</a>(),</td></tr>
<tr><th id="1344">1344</th><td>                                               <a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUTargetLowering::ImplicitParameter::FIRST_IMPLICIT" title='llvm::AMDGPUTargetLowering::ImplicitParameter::FIRST_IMPLICIT' data-ref="llvm::AMDGPUTargetLowering::ImplicitParameter::FIRST_IMPLICIT">FIRST_IMPLICIT</a>);</td></tr>
<tr><th id="1345">1345</th><td>  <b>return</b> <a class="member" href="#_ZNK4llvm16SITargetLowering24lowerKernArgParameterPtrERNS_12SelectionDAGERKNS_5SDLocENS_7SDValueEm" title='llvm::SITargetLowering::lowerKernArgParameterPtr' data-ref="_ZNK4llvm16SITargetLowering24lowerKernArgParameterPtrERNS_12SelectionDAGERKNS_5SDLocENS_7SDValueEm">lowerKernArgParameterPtr</a>(<span class='refarg'><a class="local col6 ref" href="#106DAG" title='DAG' data-ref="106DAG">DAG</a></span>, <a class="local col7 ref" href="#107SL" title='SL' data-ref="107SL">SL</a>, <a class="local col6 ref" href="#106DAG" title='DAG' data-ref="106DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG12getEntryNodeEv" title='llvm::SelectionDAG::getEntryNode' data-ref="_ZNK4llvm12SelectionDAG12getEntryNodeEv">getEntryNode</a>(), <a class="local col8 ref" href="#108Offset" title='Offset' data-ref="108Offset">Offset</a>);</td></tr>
<tr><th id="1346">1346</th><td>}</td></tr>
<tr><th id="1347">1347</th><td></td></tr>
<tr><th id="1348">1348</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm16SITargetLowering14convertArgTypeERNS_12SelectionDAGENS_3EVTES3_RKNS_5SDLocENS_7SDValueEbPKNS_3ISD8InputArgE" title='llvm::SITargetLowering::convertArgType' data-ref="_ZNK4llvm16SITargetLowering14convertArgTypeERNS_12SelectionDAGENS_3EVTES3_RKNS_5SDLocENS_7SDValueEbPKNS_3ISD8InputArgE">convertArgType</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col9 decl" id="109DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="109DAG">DAG</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col0 decl" id="110VT" title='VT' data-type='llvm::EVT' data-ref="110VT">VT</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col1 decl" id="111MemVT" title='MemVT' data-type='llvm::EVT' data-ref="111MemVT">MemVT</dfn>,</td></tr>
<tr><th id="1349">1349</th><td>                                         <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col2 decl" id="112SL" title='SL' data-type='const llvm::SDLoc &amp;' data-ref="112SL">SL</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="113Val" title='Val' data-type='llvm::SDValue' data-ref="113Val">Val</dfn>,</td></tr>
<tr><th id="1350">1350</th><td>                                         <em>bool</em> <dfn class="local col4 decl" id="114Signed" title='Signed' data-type='bool' data-ref="114Signed">Signed</dfn>,</td></tr>
<tr><th id="1351">1351</th><td>                                         <em>const</em> <span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::InputArg" title='llvm::ISD::InputArg' data-ref="llvm::ISD::InputArg">InputArg</a> *<dfn class="local col5 decl" id="115Arg" title='Arg' data-type='const ISD::InputArg *' data-ref="115Arg">Arg</dfn>) <em>const</em> {</td></tr>
<tr><th id="1352">1352</th><td>  <i>// First, if it is a widened vector, narrow it.</i></td></tr>
<tr><th id="1353">1353</th><td>  <b>if</b> (<a class="local col0 ref" href="#110VT" title='VT' data-ref="110VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT8isVectorEv" title='llvm::EVT::isVector' data-ref="_ZNK4llvm3EVT8isVectorEv">isVector</a>() &amp;&amp;</td></tr>
<tr><th id="1354">1354</th><td>      <a class="local col0 ref" href="#110VT" title='VT' data-ref="110VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT20getVectorNumElementsEv" title='llvm::EVT::getVectorNumElements' data-ref="_ZNK4llvm3EVT20getVectorNumElementsEv">getVectorNumElements</a>() != <a class="local col1 ref" href="#111MemVT" title='MemVT' data-ref="111MemVT">MemVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT20getVectorNumElementsEv" title='llvm::EVT::getVectorNumElements' data-ref="_ZNK4llvm3EVT20getVectorNumElementsEv">getVectorNumElements</a>()) {</td></tr>
<tr><th id="1355">1355</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col6 decl" id="116NarrowedVT" title='NarrowedVT' data-type='llvm::EVT' data-ref="116NarrowedVT">NarrowedVT</dfn> =</td></tr>
<tr><th id="1356">1356</th><td>        <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a>::<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVT11getVectorVTERNS_11LLVMContextES0_jb" title='llvm::EVT::getVectorVT' data-ref="_ZN4llvm3EVT11getVectorVTERNS_11LLVMContextES0_jb">getVectorVT</a>(<span class='refarg'>*<a class="local col9 ref" href="#109DAG" title='DAG' data-ref="109DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG10getContextEv" title='llvm::SelectionDAG::getContext' data-ref="_ZNK4llvm12SelectionDAG10getContextEv">getContext</a>()</span>, <a class="local col1 ref" href="#111MemVT" title='MemVT' data-ref="111MemVT">MemVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT20getVectorElementTypeEv" title='llvm::EVT::getVectorElementType' data-ref="_ZNK4llvm3EVT20getVectorElementTypeEv">getVectorElementType</a>(),</td></tr>
<tr><th id="1357">1357</th><td>                         <a class="local col0 ref" href="#110VT" title='VT' data-ref="110VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT20getVectorNumElementsEv" title='llvm::EVT::getVectorNumElements' data-ref="_ZNK4llvm3EVT20getVectorNumElementsEv">getVectorNumElements</a>());</td></tr>
<tr><th id="1358">1358</th><td>    <a class="local col3 ref" href="#113Val" title='Val' data-ref="113Val">Val</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col9 ref" href="#109DAG" title='DAG' data-ref="109DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::EXTRACT_SUBVECTOR" title='llvm::ISD::NodeType::EXTRACT_SUBVECTOR' data-ref="llvm::ISD::NodeType::EXTRACT_SUBVECTOR">EXTRACT_SUBVECTOR</a>, <a class="local col2 ref" href="#112SL" title='SL' data-ref="112SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col6 ref" href="#116NarrowedVT" title='NarrowedVT' data-ref="116NarrowedVT">NarrowedVT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#113Val" title='Val' data-ref="113Val">Val</a>,</td></tr>
<tr><th id="1359">1359</th><td>                      <a class="local col9 ref" href="#109DAG" title='DAG' data-ref="109DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb" title='llvm::SelectionDAG::getConstant' data-ref="_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb">getConstant</a>(<var>0</var>, <a class="local col2 ref" href="#112SL" title='SL' data-ref="112SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>));</td></tr>
<tr><th id="1360">1360</th><td>  }</td></tr>
<tr><th id="1361">1361</th><td></td></tr>
<tr><th id="1362">1362</th><td>  <i>// Then convert the vector elements or scalar value.</i></td></tr>
<tr><th id="1363">1363</th><td>  <b>if</b> (<a class="local col5 ref" href="#115Arg" title='Arg' data-ref="115Arg">Arg</a> &amp;&amp; (<a class="local col5 ref" href="#115Arg" title='Arg' data-ref="115Arg">Arg</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::InputArg::Flags" title='llvm::ISD::InputArg::Flags' data-ref="llvm::ISD::InputArg::Flags">Flags</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#_ZNK4llvm3ISD10ArgFlagsTy6isSExtEv" title='llvm::ISD::ArgFlagsTy::isSExt' data-ref="_ZNK4llvm3ISD10ArgFlagsTy6isSExtEv">isSExt</a>() || <a class="local col5 ref" href="#115Arg" title='Arg' data-ref="115Arg">Arg</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::InputArg::Flags" title='llvm::ISD::InputArg::Flags' data-ref="llvm::ISD::InputArg::Flags">Flags</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#_ZNK4llvm3ISD10ArgFlagsTy6isZExtEv" title='llvm::ISD::ArgFlagsTy::isZExt' data-ref="_ZNK4llvm3ISD10ArgFlagsTy6isZExtEv">isZExt</a>()) &amp;&amp;</td></tr>
<tr><th id="1364">1364</th><td>      <a class="local col0 ref" href="#110VT" title='VT' data-ref="110VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT6bitsLTES0_" title='llvm::EVT::bitsLT' data-ref="_ZNK4llvm3EVT6bitsLTES0_">bitsLT</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col1 ref" href="#111MemVT" title='MemVT' data-ref="111MemVT">MemVT</a>)) {</td></tr>
<tr><th id="1365">1365</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="117Opc" title='Opc' data-type='unsigned int' data-ref="117Opc">Opc</dfn> = <a class="local col5 ref" href="#115Arg" title='Arg' data-ref="115Arg">Arg</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::InputArg::Flags" title='llvm::ISD::InputArg::Flags' data-ref="llvm::ISD::InputArg::Flags">Flags</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#_ZNK4llvm3ISD10ArgFlagsTy6isZExtEv" title='llvm::ISD::ArgFlagsTy::isZExt' data-ref="_ZNK4llvm3ISD10ArgFlagsTy6isZExtEv">isZExt</a>() ? <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::AssertZext" title='llvm::ISD::NodeType::AssertZext' data-ref="llvm::ISD::NodeType::AssertZext">AssertZext</a> : <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::AssertSext" title='llvm::ISD::NodeType::AssertSext' data-ref="llvm::ISD::NodeType::AssertSext">AssertSext</a>;</td></tr>
<tr><th id="1366">1366</th><td>    <a class="local col3 ref" href="#113Val" title='Val' data-ref="113Val">Val</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col9 ref" href="#109DAG" title='DAG' data-ref="109DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<a class="local col7 ref" href="#117Opc" title='Opc' data-ref="117Opc">Opc</a>, <a class="local col2 ref" href="#112SL" title='SL' data-ref="112SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col1 ref" href="#111MemVT" title='MemVT' data-ref="111MemVT">MemVT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#113Val" title='Val' data-ref="113Val">Val</a>, <a class="local col9 ref" href="#109DAG" title='DAG' data-ref="109DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG12getValueTypeENS_3EVTE" title='llvm::SelectionDAG::getValueType' data-ref="_ZN4llvm12SelectionDAG12getValueTypeENS_3EVTE">getValueType</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col0 ref" href="#110VT" title='VT' data-ref="110VT">VT</a>));</td></tr>
<tr><th id="1367">1367</th><td>  }</td></tr>
<tr><th id="1368">1368</th><td></td></tr>
<tr><th id="1369">1369</th><td>  <b>if</b> (<a class="local col1 ref" href="#111MemVT" title='MemVT' data-ref="111MemVT">MemVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT15isFloatingPointEv" title='llvm::EVT::isFloatingPoint' data-ref="_ZNK4llvm3EVT15isFloatingPointEv">isFloatingPoint</a>())</td></tr>
<tr><th id="1370">1370</th><td>    <a class="local col3 ref" href="#113Val" title='Val' data-ref="113Val">Val</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="#_ZNK4llvm16SITargetLowering17getFPExtOrFPTruncERNS_12SelectionDAGENS_7SDValueERKNS_5SDLocENS_3EVTE" title='llvm::SITargetLowering::getFPExtOrFPTrunc' data-ref="_ZNK4llvm16SITargetLowering17getFPExtOrFPTruncERNS_12SelectionDAGENS_7SDValueERKNS_5SDLocENS_3EVTE">getFPExtOrFPTrunc</a>(<span class='refarg'><a class="local col9 ref" href="#109DAG" title='DAG' data-ref="109DAG">DAG</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#113Val" title='Val' data-ref="113Val">Val</a>, <a class="local col2 ref" href="#112SL" title='SL' data-ref="112SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col0 ref" href="#110VT" title='VT' data-ref="110VT">VT</a>);</td></tr>
<tr><th id="1371">1371</th><td>  <b>else</b> <b>if</b> (<a class="local col4 ref" href="#114Signed" title='Signed' data-ref="114Signed">Signed</a>)</td></tr>
<tr><th id="1372">1372</th><td>    <a class="local col3 ref" href="#113Val" title='Val' data-ref="113Val">Val</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col9 ref" href="#109DAG" title='DAG' data-ref="109DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getSExtOrTruncENS_7SDValueERKNS_5SDLocENS_3EVTE" title='llvm::SelectionDAG::getSExtOrTrunc' data-ref="_ZN4llvm12SelectionDAG14getSExtOrTruncENS_7SDValueERKNS_5SDLocENS_3EVTE">getSExtOrTrunc</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#113Val" title='Val' data-ref="113Val">Val</a>, <a class="local col2 ref" href="#112SL" title='SL' data-ref="112SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col0 ref" href="#110VT" title='VT' data-ref="110VT">VT</a>);</td></tr>
<tr><th id="1373">1373</th><td>  <b>else</b></td></tr>
<tr><th id="1374">1374</th><td>    <a class="local col3 ref" href="#113Val" title='Val' data-ref="113Val">Val</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col9 ref" href="#109DAG" title='DAG' data-ref="109DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getZExtOrTruncENS_7SDValueERKNS_5SDLocENS_3EVTE" title='llvm::SelectionDAG::getZExtOrTrunc' data-ref="_ZN4llvm12SelectionDAG14getZExtOrTruncENS_7SDValueERKNS_5SDLocENS_3EVTE">getZExtOrTrunc</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#113Val" title='Val' data-ref="113Val">Val</a>, <a class="local col2 ref" href="#112SL" title='SL' data-ref="112SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col0 ref" href="#110VT" title='VT' data-ref="110VT">VT</a>);</td></tr>
<tr><th id="1375">1375</th><td></td></tr>
<tr><th id="1376">1376</th><td>  <b>return</b> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EOS0_"></a><a class="local col3 ref" href="#113Val" title='Val' data-ref="113Val">Val</a>;</td></tr>
<tr><th id="1377">1377</th><td>}</td></tr>
<tr><th id="1378">1378</th><td></td></tr>
<tr><th id="1379">1379</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm16SITargetLowering24lowerKernargMemParameterERNS_12SelectionDAGENS_3EVTES3_RKNS_5SDLocENS_7SDValueEmjbPKNS_3ISD8InputArgE" title='llvm::SITargetLowering::lowerKernargMemParameter' data-ref="_ZNK4llvm16SITargetLowering24lowerKernargMemParameterERNS_12SelectionDAGENS_3EVTES3_RKNS_5SDLocENS_7SDValueEmjbPKNS_3ISD8InputArgE">lowerKernargMemParameter</dfn>(</td></tr>
<tr><th id="1380">1380</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col8 decl" id="118DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="118DAG">DAG</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col9 decl" id="119VT" title='VT' data-type='llvm::EVT' data-ref="119VT">VT</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col0 decl" id="120MemVT" title='MemVT' data-type='llvm::EVT' data-ref="120MemVT">MemVT</dfn>,</td></tr>
<tr><th id="1381">1381</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col1 decl" id="121SL" title='SL' data-type='const llvm::SDLoc &amp;' data-ref="121SL">SL</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="122Chain" title='Chain' data-type='llvm::SDValue' data-ref="122Chain">Chain</dfn>,</td></tr>
<tr><th id="1382">1382</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col3 decl" id="123Offset" title='Offset' data-type='uint64_t' data-ref="123Offset">Offset</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="124Align" title='Align' data-type='unsigned int' data-ref="124Align">Align</dfn>, <em>bool</em> <dfn class="local col5 decl" id="125Signed" title='Signed' data-type='bool' data-ref="125Signed">Signed</dfn>,</td></tr>
<tr><th id="1383">1383</th><td>  <em>const</em> <span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::InputArg" title='llvm::ISD::InputArg' data-ref="llvm::ISD::InputArg">InputArg</a> *<dfn class="local col6 decl" id="126Arg" title='Arg' data-type='const ISD::InputArg *' data-ref="126Arg">Arg</dfn>) <em>const</em> {</td></tr>
<tr><th id="1384">1384</th><td>  <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col7 decl" id="127Ty" title='Ty' data-type='llvm::Type *' data-ref="127Ty">Ty</dfn> = <a class="local col0 ref" href="#120MemVT" title='MemVT' data-ref="120MemVT">MemVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getTypeForEVTERNS_11LLVMContextE" title='llvm::EVT::getTypeForEVT' data-ref="_ZNK4llvm3EVT13getTypeForEVTERNS_11LLVMContextE">getTypeForEVT</a>(<span class='refarg'>*<a class="local col8 ref" href="#118DAG" title='DAG' data-ref="118DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG10getContextEv" title='llvm::SelectionDAG::getContext' data-ref="_ZNK4llvm12SelectionDAG10getContextEv">getContext</a>()</span>);</td></tr>
<tr><th id="1385">1385</th><td>  <a class="type" href="../../../include/llvm/IR/DerivedTypes.h.html#llvm::PointerType" title='llvm::PointerType' data-ref="llvm::PointerType">PointerType</a> *<dfn class="local col8 decl" id="128PtrTy" title='PtrTy' data-type='llvm::PointerType *' data-ref="128PtrTy">PtrTy</dfn> = <a class="type" href="../../../include/llvm/IR/DerivedTypes.h.html#llvm::PointerType" title='llvm::PointerType' data-ref="llvm::PointerType">PointerType</a>::<a class="ref" href="../../../include/llvm/IR/DerivedTypes.h.html#_ZN4llvm11PointerType3getEPNS_4TypeEj" title='llvm::PointerType::get' data-ref="_ZN4llvm11PointerType3getEPNS_4TypeEj">get</a>(<a class="local col7 ref" href="#127Ty" title='Ty' data-ref="127Ty">Ty</a>, <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::CONSTANT_ADDRESS" title='AMDGPUAS::CONSTANT_ADDRESS' data-ref="AMDGPUAS::CONSTANT_ADDRESS">CONSTANT_ADDRESS</a>);</td></tr>
<tr><th id="1386">1386</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo">MachinePointerInfo</a> <dfn class="local col9 decl" id="129PtrInfo" title='PtrInfo' data-type='llvm::MachinePointerInfo' data-ref="129PtrInfo">PtrInfo</dfn><a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm18MachinePointerInfoC1EPKNS_5ValueElh" title='llvm::MachinePointerInfo::MachinePointerInfo' data-ref="_ZN4llvm18MachinePointerInfoC1EPKNS_5ValueElh">(</a><a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::UndefValue" title='llvm::UndefValue' data-ref="llvm::UndefValue">UndefValue</a>::<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZN4llvm10UndefValue3getEPNS_4TypeE" title='llvm::UndefValue::get' data-ref="_ZN4llvm10UndefValue3getEPNS_4TypeE">get</a>(<a class="local col8 ref" href="#128PtrTy" title='PtrTy' data-ref="128PtrTy">PtrTy</a>));</td></tr>
<tr><th id="1387">1387</th><td></td></tr>
<tr><th id="1388">1388</th><td>  <i>// Try to avoid using an extload by loading earlier than the argument address,</i></td></tr>
<tr><th id="1389">1389</th><td><i>  // and extracting the relevant bits. The load should hopefully be merged with</i></td></tr>
<tr><th id="1390">1390</th><td><i>  // the previous argument.</i></td></tr>
<tr><th id="1391">1391</th><td>  <b>if</b> (<a class="local col0 ref" href="#120MemVT" title='MemVT' data-ref="120MemVT">MemVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT12getStoreSizeEv" title='llvm::EVT::getStoreSize' data-ref="_ZNK4llvm3EVT12getStoreSizeEv">getStoreSize</a>() &lt; <var>4</var> &amp;&amp; <a class="local col4 ref" href="#124Align" title='Align' data-ref="124Align">Align</a> &lt; <var>4</var>) {</td></tr>
<tr><th id="1392">1392</th><td>    <i>// TODO: Handle align &lt; 4 and size &gt;= 4 (can happen with packed structs).</i></td></tr>
<tr><th id="1393">1393</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col0 decl" id="130AlignDownOffset" title='AlignDownOffset' data-type='int64_t' data-ref="130AlignDownOffset">AlignDownOffset</dfn> = <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm9alignDownEmmm" title='llvm::alignDown' data-ref="_ZN4llvm9alignDownEmmm">alignDown</a>(<a class="local col3 ref" href="#123Offset" title='Offset' data-ref="123Offset">Offset</a>, <var>4</var>);</td></tr>
<tr><th id="1394">1394</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col1 decl" id="131OffsetDiff" title='OffsetDiff' data-type='int64_t' data-ref="131OffsetDiff">OffsetDiff</dfn> = <a class="local col3 ref" href="#123Offset" title='Offset' data-ref="123Offset">Offset</a> - <a class="local col0 ref" href="#130AlignDownOffset" title='AlignDownOffset' data-ref="130AlignDownOffset">AlignDownOffset</a>;</td></tr>
<tr><th id="1395">1395</th><td></td></tr>
<tr><th id="1396">1396</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col2 decl" id="132IntVT" title='IntVT' data-type='llvm::EVT' data-ref="132IntVT">IntVT</dfn> = <a class="local col0 ref" href="#120MemVT" title='MemVT' data-ref="120MemVT">MemVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVT19changeTypeToIntegerEv" title='llvm::EVT::changeTypeToInteger' data-ref="_ZN4llvm3EVT19changeTypeToIntegerEv">changeTypeToInteger</a>();</td></tr>
<tr><th id="1397">1397</th><td></td></tr>
<tr><th id="1398">1398</th><td>    <i>// TODO: If we passed in the base kernel offset we could have a better</i></td></tr>
<tr><th id="1399">1399</th><td><i>    // alignment than 4, but we don't really need it.</i></td></tr>
<tr><th id="1400">1400</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="133Ptr" title='Ptr' data-type='llvm::SDValue' data-ref="133Ptr">Ptr</dfn> = <a class="member" href="#_ZNK4llvm16SITargetLowering24lowerKernArgParameterPtrERNS_12SelectionDAGERKNS_5SDLocENS_7SDValueEm" title='llvm::SITargetLowering::lowerKernArgParameterPtr' data-ref="_ZNK4llvm16SITargetLowering24lowerKernArgParameterPtrERNS_12SelectionDAGERKNS_5SDLocENS_7SDValueEm">lowerKernArgParameterPtr</a>(<span class='refarg'><a class="local col8 ref" href="#118DAG" title='DAG' data-ref="118DAG">DAG</a></span>, <a class="local col1 ref" href="#121SL" title='SL' data-ref="121SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#122Chain" title='Chain' data-ref="122Chain">Chain</a>, <a class="local col0 ref" href="#130AlignDownOffset" title='AlignDownOffset' data-ref="130AlignDownOffset">AlignDownOffset</a>);</td></tr>
<tr><th id="1401">1401</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="134Load" title='Load' data-type='llvm::SDValue' data-ref="134Load">Load</dfn> = <a class="local col8 ref" href="#118DAG" title='DAG' data-ref="118DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getLoadENS_3EVTERKNS_5SDLocENS_7SDValueES5_NS_18MachinePointerInfoEjNS_17MachineMemOperand5FlagsERKNS_9AAMDNodesEPKNS_6MDNodeE" title='llvm::SelectionDAG::getLoad' data-ref="_ZN4llvm12SelectionDAG7getLoadENS_3EVTERKNS_5SDLocENS_7SDValueES5_NS_18MachinePointerInfoEjNS_17MachineMemOperand5FlagsERKNS_9AAMDNodesEPKNS_6MDNodeE">getLoad</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="local col1 ref" href="#121SL" title='SL' data-ref="121SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#122Chain" title='Chain' data-ref="122Chain">Chain</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#133Ptr" title='Ptr' data-ref="133Ptr">Ptr</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#36" title='llvm::MachinePointerInfo::MachinePointerInfo' data-ref="_ZN4llvm18MachinePointerInfoC1ERKS0_"></a><a class="local col9 ref" href="#129PtrInfo" title='PtrInfo' data-ref="129PtrInfo">PtrInfo</a>, <var>4</var>,</td></tr>
<tr><th id="1402">1402</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags::MODereferenceable" title='llvm::MachineMemOperand::Flags::MODereferenceable' data-ref="llvm::MachineMemOperand::Flags::MODereferenceable">MODereferenceable</a> <a class="ref" href="../../../include/llvm/ADT/BitmaskEnum.h.html#_ZN4llvm17BitmaskEnumDetailorET_S1_" title='llvm::BitmaskEnumDetail::operator|' data-ref="_ZN4llvm17BitmaskEnumDetailorET_S1_">|</a></td></tr>
<tr><th id="1403">1403</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags::MOInvariant" title='llvm::MachineMemOperand::Flags::MOInvariant' data-ref="llvm::MachineMemOperand::Flags::MOInvariant">MOInvariant</a>);</td></tr>
<tr><th id="1404">1404</th><td></td></tr>
<tr><th id="1405">1405</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="135ShiftAmt" title='ShiftAmt' data-type='llvm::SDValue' data-ref="135ShiftAmt">ShiftAmt</dfn> = <a class="local col8 ref" href="#118DAG" title='DAG' data-ref="118DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb" title='llvm::SelectionDAG::getConstant' data-ref="_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb">getConstant</a>(<a class="local col1 ref" href="#131OffsetDiff" title='OffsetDiff' data-ref="131OffsetDiff">OffsetDiff</a> * <var>8</var>, <a class="local col1 ref" href="#121SL" title='SL' data-ref="121SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="1406">1406</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="136Extract" title='Extract' data-type='llvm::SDValue' data-ref="136Extract">Extract</dfn> = <a class="local col8 ref" href="#118DAG" title='DAG' data-ref="118DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SRL" title='llvm::ISD::NodeType::SRL' data-ref="llvm::ISD::NodeType::SRL">SRL</a>, <a class="local col1 ref" href="#121SL" title='SL' data-ref="121SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#134Load" title='Load' data-ref="134Load">Load</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#135ShiftAmt" title='ShiftAmt' data-ref="135ShiftAmt">ShiftAmt</a>);</td></tr>
<tr><th id="1407">1407</th><td></td></tr>
<tr><th id="1408">1408</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="137ArgVal" title='ArgVal' data-type='llvm::SDValue' data-ref="137ArgVal">ArgVal</dfn> = <a class="local col8 ref" href="#118DAG" title='DAG' data-ref="118DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::TRUNCATE" title='llvm::ISD::NodeType::TRUNCATE' data-ref="llvm::ISD::NodeType::TRUNCATE">TRUNCATE</a>, <a class="local col1 ref" href="#121SL" title='SL' data-ref="121SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col2 ref" href="#132IntVT" title='IntVT' data-ref="132IntVT">IntVT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#136Extract" title='Extract' data-ref="136Extract">Extract</a>);</td></tr>
<tr><th id="1409">1409</th><td>    <a class="local col7 ref" href="#137ArgVal" title='ArgVal' data-ref="137ArgVal">ArgVal</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col8 ref" href="#118DAG" title='DAG' data-ref="118DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BITCAST" title='llvm::ISD::NodeType::BITCAST' data-ref="llvm::ISD::NodeType::BITCAST">BITCAST</a>, <a class="local col1 ref" href="#121SL" title='SL' data-ref="121SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col0 ref" href="#120MemVT" title='MemVT' data-ref="120MemVT">MemVT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#137ArgVal" title='ArgVal' data-ref="137ArgVal">ArgVal</a>);</td></tr>
<tr><th id="1410">1410</th><td>    <a class="local col7 ref" href="#137ArgVal" title='ArgVal' data-ref="137ArgVal">ArgVal</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="#_ZNK4llvm16SITargetLowering14convertArgTypeERNS_12SelectionDAGENS_3EVTES3_RKNS_5SDLocENS_7SDValueEbPKNS_3ISD8InputArgE" title='llvm::SITargetLowering::convertArgType' data-ref="_ZNK4llvm16SITargetLowering14convertArgTypeERNS_12SelectionDAGENS_3EVTES3_RKNS_5SDLocENS_7SDValueEbPKNS_3ISD8InputArgE">convertArgType</a>(<span class='refarg'><a class="local col8 ref" href="#118DAG" title='DAG' data-ref="118DAG">DAG</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col9 ref" href="#119VT" title='VT' data-ref="119VT">VT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col0 ref" href="#120MemVT" title='MemVT' data-ref="120MemVT">MemVT</a>, <a class="local col1 ref" href="#121SL" title='SL' data-ref="121SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#137ArgVal" title='ArgVal' data-ref="137ArgVal">ArgVal</a>, <a class="local col5 ref" href="#125Signed" title='Signed' data-ref="125Signed">Signed</a>, <a class="local col6 ref" href="#126Arg" title='Arg' data-ref="126Arg">Arg</a>);</td></tr>
<tr><th id="1411">1411</th><td></td></tr>
<tr><th id="1412">1412</th><td></td></tr>
<tr><th id="1413">1413</th><td>    <b>return</b> <a class="local col8 ref" href="#118DAG" title='DAG' data-ref="118DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getMergeValuesENS_8ArrayRefINS_7SDValueEEERKNS_5SDLocE" title='llvm::SelectionDAG::getMergeValues' data-ref="_ZN4llvm12SelectionDAG14getMergeValuesENS_8ArrayRefINS_7SDValueEEERKNS_5SDLocE">getMergeValues</a>(<a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{ <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#137ArgVal" title='ArgVal' data-ref="137ArgVal">ArgVal</a>, <a class="local col4 ref" href="#134Load" title='Load' data-ref="134Load">Load</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue8getValueEj" title='llvm::SDValue::getValue' data-ref="_ZNK4llvm7SDValue8getValueEj">getValue</a>(<var>1</var>) }, <a class="local col1 ref" href="#121SL" title='SL' data-ref="121SL">SL</a>);</td></tr>
<tr><th id="1414">1414</th><td>  }</td></tr>
<tr><th id="1415">1415</th><td></td></tr>
<tr><th id="1416">1416</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="138Ptr" title='Ptr' data-type='llvm::SDValue' data-ref="138Ptr">Ptr</dfn> = <a class="member" href="#_ZNK4llvm16SITargetLowering24lowerKernArgParameterPtrERNS_12SelectionDAGERKNS_5SDLocENS_7SDValueEm" title='llvm::SITargetLowering::lowerKernArgParameterPtr' data-ref="_ZNK4llvm16SITargetLowering24lowerKernArgParameterPtrERNS_12SelectionDAGERKNS_5SDLocENS_7SDValueEm">lowerKernArgParameterPtr</a>(<span class='refarg'><a class="local col8 ref" href="#118DAG" title='DAG' data-ref="118DAG">DAG</a></span>, <a class="local col1 ref" href="#121SL" title='SL' data-ref="121SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#122Chain" title='Chain' data-ref="122Chain">Chain</a>, <a class="local col3 ref" href="#123Offset" title='Offset' data-ref="123Offset">Offset</a>);</td></tr>
<tr><th id="1417">1417</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="139Load" title='Load' data-type='llvm::SDValue' data-ref="139Load">Load</dfn> = <a class="local col8 ref" href="#118DAG" title='DAG' data-ref="118DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getLoadENS_3EVTERKNS_5SDLocENS_7SDValueES5_NS_18MachinePointerInfoEjNS_17MachineMemOperand5FlagsERKNS_9AAMDNodesEPKNS_6MDNodeE" title='llvm::SelectionDAG::getLoad' data-ref="_ZN4llvm12SelectionDAG7getLoadENS_3EVTERKNS_5SDLocENS_7SDValueES5_NS_18MachinePointerInfoEjNS_17MachineMemOperand5FlagsERKNS_9AAMDNodesEPKNS_6MDNodeE">getLoad</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col0 ref" href="#120MemVT" title='MemVT' data-ref="120MemVT">MemVT</a>, <a class="local col1 ref" href="#121SL" title='SL' data-ref="121SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#122Chain" title='Chain' data-ref="122Chain">Chain</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#138Ptr" title='Ptr' data-ref="138Ptr">Ptr</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#36" title='llvm::MachinePointerInfo::MachinePointerInfo' data-ref="_ZN4llvm18MachinePointerInfoC1ERKS0_"></a><a class="local col9 ref" href="#129PtrInfo" title='PtrInfo' data-ref="129PtrInfo">PtrInfo</a>, <a class="local col4 ref" href="#124Align" title='Align' data-ref="124Align">Align</a>,</td></tr>
<tr><th id="1418">1418</th><td>                             <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags::MODereferenceable" title='llvm::MachineMemOperand::Flags::MODereferenceable' data-ref="llvm::MachineMemOperand::Flags::MODereferenceable">MODereferenceable</a> <a class="ref" href="../../../include/llvm/ADT/BitmaskEnum.h.html#_ZN4llvm17BitmaskEnumDetailorET_S1_" title='llvm::BitmaskEnumDetail::operator|' data-ref="_ZN4llvm17BitmaskEnumDetailorET_S1_">|</a></td></tr>
<tr><th id="1419">1419</th><td>                             <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags::MOInvariant" title='llvm::MachineMemOperand::Flags::MOInvariant' data-ref="llvm::MachineMemOperand::Flags::MOInvariant">MOInvariant</a>);</td></tr>
<tr><th id="1420">1420</th><td></td></tr>
<tr><th id="1421">1421</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="140Val" title='Val' data-type='llvm::SDValue' data-ref="140Val">Val</dfn> = <a class="member" href="#_ZNK4llvm16SITargetLowering14convertArgTypeERNS_12SelectionDAGENS_3EVTES3_RKNS_5SDLocENS_7SDValueEbPKNS_3ISD8InputArgE" title='llvm::SITargetLowering::convertArgType' data-ref="_ZNK4llvm16SITargetLowering14convertArgTypeERNS_12SelectionDAGENS_3EVTES3_RKNS_5SDLocENS_7SDValueEbPKNS_3ISD8InputArgE">convertArgType</a>(<span class='refarg'><a class="local col8 ref" href="#118DAG" title='DAG' data-ref="118DAG">DAG</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col9 ref" href="#119VT" title='VT' data-ref="119VT">VT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col0 ref" href="#120MemVT" title='MemVT' data-ref="120MemVT">MemVT</a>, <a class="local col1 ref" href="#121SL" title='SL' data-ref="121SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#139Load" title='Load' data-ref="139Load">Load</a>, <a class="local col5 ref" href="#125Signed" title='Signed' data-ref="125Signed">Signed</a>, <a class="local col6 ref" href="#126Arg" title='Arg' data-ref="126Arg">Arg</a>);</td></tr>
<tr><th id="1422">1422</th><td>  <b>return</b> <a class="local col8 ref" href="#118DAG" title='DAG' data-ref="118DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getMergeValuesENS_8ArrayRefINS_7SDValueEEERKNS_5SDLocE" title='llvm::SelectionDAG::getMergeValues' data-ref="_ZN4llvm12SelectionDAG14getMergeValuesENS_8ArrayRefINS_7SDValueEEERKNS_5SDLocE">getMergeValues</a>(<a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{ <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#140Val" title='Val' data-ref="140Val">Val</a>, <a class="local col9 ref" href="#139Load" title='Load' data-ref="139Load">Load</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue8getValueEj" title='llvm::SDValue::getValue' data-ref="_ZNK4llvm7SDValue8getValueEj">getValue</a>(<var>1</var>) }, <a class="local col1 ref" href="#121SL" title='SL' data-ref="121SL">SL</a>);</td></tr>
<tr><th id="1423">1423</th><td>}</td></tr>
<tr><th id="1424">1424</th><td></td></tr>
<tr><th id="1425">1425</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm16SITargetLowering19lowerStackParameterERNS_12SelectionDAGERNS_11CCValAssignERKNS_5SDLocENS_7SDValueERKNS_3ISD8InputArgE" title='llvm::SITargetLowering::lowerStackParameter' data-ref="_ZNK4llvm16SITargetLowering19lowerStackParameterERNS_12SelectionDAGERNS_11CCValAssignERKNS_5SDLocENS_7SDValueERKNS_3ISD8InputArgE">lowerStackParameter</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col1 decl" id="141DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="141DAG">DAG</dfn>, <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a> &amp;<dfn class="local col2 decl" id="142VA" title='VA' data-type='llvm::CCValAssign &amp;' data-ref="142VA">VA</dfn>,</td></tr>
<tr><th id="1426">1426</th><td>                                              <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col3 decl" id="143SL" title='SL' data-type='const llvm::SDLoc &amp;' data-ref="143SL">SL</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="144Chain" title='Chain' data-type='llvm::SDValue' data-ref="144Chain">Chain</dfn>,</td></tr>
<tr><th id="1427">1427</th><td>                                              <em>const</em> <span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::InputArg" title='llvm::ISD::InputArg' data-ref="llvm::ISD::InputArg">InputArg</a> &amp;<dfn class="local col5 decl" id="145Arg" title='Arg' data-type='const ISD::InputArg &amp;' data-ref="145Arg">Arg</dfn>) <em>const</em> {</td></tr>
<tr><th id="1428">1428</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="146MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="146MF">MF</dfn> = <a class="local col1 ref" href="#141DAG" title='DAG' data-ref="141DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG18getMachineFunctionEv" title='llvm::SelectionDAG::getMachineFunction' data-ref="_ZNK4llvm12SelectionDAG18getMachineFunctionEv">getMachineFunction</a>();</td></tr>
<tr><th id="1429">1429</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col7 decl" id="147MFI" title='MFI' data-type='llvm::MachineFrameInfo &amp;' data-ref="147MFI">MFI</dfn> = <a class="local col6 ref" href="#146MF" title='MF' data-ref="146MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="1430">1430</th><td></td></tr>
<tr><th id="1431">1431</th><td>  <b>if</b> (<a class="local col5 ref" href="#145Arg" title='Arg' data-ref="145Arg">Arg</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::InputArg::Flags" title='llvm::ISD::InputArg::Flags' data-ref="llvm::ISD::InputArg::Flags">Flags</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#_ZNK4llvm3ISD10ArgFlagsTy7isByValEv" title='llvm::ISD::ArgFlagsTy::isByVal' data-ref="_ZNK4llvm3ISD10ArgFlagsTy7isByValEv">isByVal</a>()) {</td></tr>
<tr><th id="1432">1432</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="148Size" title='Size' data-type='unsigned int' data-ref="148Size">Size</dfn> = <a class="local col5 ref" href="#145Arg" title='Arg' data-ref="145Arg">Arg</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::InputArg::Flags" title='llvm::ISD::InputArg::Flags' data-ref="llvm::ISD::InputArg::Flags">Flags</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#_ZNK4llvm3ISD10ArgFlagsTy12getByValSizeEv" title='llvm::ISD::ArgFlagsTy::getByValSize' data-ref="_ZNK4llvm3ISD10ArgFlagsTy12getByValSizeEv">getByValSize</a>();</td></tr>
<tr><th id="1433">1433</th><td>    <em>int</em> <dfn class="local col9 decl" id="149FrameIdx" title='FrameIdx' data-type='int' data-ref="149FrameIdx">FrameIdx</dfn> = <a class="local col7 ref" href="#147MFI" title='MFI' data-ref="147MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZN4llvm16MachineFrameInfo17CreateFixedObjectEmlbb" title='llvm::MachineFrameInfo::CreateFixedObject' data-ref="_ZN4llvm16MachineFrameInfo17CreateFixedObjectEmlbb">CreateFixedObject</a>(<a class="local col8 ref" href="#148Size" title='Size' data-ref="148Size">Size</a>, <a class="local col2 ref" href="#142VA" title='VA' data-ref="142VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign15getLocMemOffsetEv" title='llvm::CCValAssign::getLocMemOffset' data-ref="_ZNK4llvm11CCValAssign15getLocMemOffsetEv">getLocMemOffset</a>(), <b>false</b>);</td></tr>
<tr><th id="1434">1434</th><td>    <b>return</b> <a class="local col1 ref" href="#141DAG" title='DAG' data-ref="141DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG13getFrameIndexEiNS_3EVTEb" title='llvm::SelectionDAG::getFrameIndex' data-ref="_ZN4llvm12SelectionDAG13getFrameIndexEiNS_3EVTEb">getFrameIndex</a>(<a class="local col9 ref" href="#149FrameIdx" title='FrameIdx' data-ref="149FrameIdx">FrameIdx</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="1435">1435</th><td>  }</td></tr>
<tr><th id="1436">1436</th><td></td></tr>
<tr><th id="1437">1437</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="150ArgOffset" title='ArgOffset' data-type='unsigned int' data-ref="150ArgOffset">ArgOffset</dfn> = <a class="local col2 ref" href="#142VA" title='VA' data-ref="142VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign15getLocMemOffsetEv" title='llvm::CCValAssign::getLocMemOffset' data-ref="_ZNK4llvm11CCValAssign15getLocMemOffsetEv">getLocMemOffset</a>();</td></tr>
<tr><th id="1438">1438</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="151ArgSize" title='ArgSize' data-type='unsigned int' data-ref="151ArgSize">ArgSize</dfn> = <a class="local col2 ref" href="#142VA" title='VA' data-ref="142VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8getValVTEv" title='llvm::CCValAssign::getValVT' data-ref="_ZNK4llvm11CCValAssign8getValVTEv">getValVT</a>().<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT12getStoreSizeEv" title='llvm::MVT::getStoreSize' data-ref="_ZNK4llvm3MVT12getStoreSizeEv">getStoreSize</a>();</td></tr>
<tr><th id="1439">1439</th><td></td></tr>
<tr><th id="1440">1440</th><td>  <em>int</em> <dfn class="local col2 decl" id="152FI" title='FI' data-type='int' data-ref="152FI">FI</dfn> = <a class="local col7 ref" href="#147MFI" title='MFI' data-ref="147MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZN4llvm16MachineFrameInfo17CreateFixedObjectEmlbb" title='llvm::MachineFrameInfo::CreateFixedObject' data-ref="_ZN4llvm16MachineFrameInfo17CreateFixedObjectEmlbb">CreateFixedObject</a>(<a class="local col1 ref" href="#151ArgSize" title='ArgSize' data-ref="151ArgSize">ArgSize</a>, <a class="local col0 ref" href="#150ArgOffset" title='ArgOffset' data-ref="150ArgOffset">ArgOffset</a>, <b>true</b>);</td></tr>
<tr><th id="1441">1441</th><td></td></tr>
<tr><th id="1442">1442</th><td>  <i>// Create load nodes to retrieve arguments from the stack.</i></td></tr>
<tr><th id="1443">1443</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="153FIN" title='FIN' data-type='llvm::SDValue' data-ref="153FIN">FIN</dfn> = <a class="local col1 ref" href="#141DAG" title='DAG' data-ref="141DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG13getFrameIndexEiNS_3EVTEb" title='llvm::SelectionDAG::getFrameIndex' data-ref="_ZN4llvm12SelectionDAG13getFrameIndexEiNS_3EVTEb">getFrameIndex</a>(<a class="local col2 ref" href="#152FI" title='FI' data-ref="152FI">FI</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="1444">1444</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev"></a><dfn class="local col4 decl" id="154ArgValue" title='ArgValue' data-type='llvm::SDValue' data-ref="154ArgValue">ArgValue</dfn>;</td></tr>
<tr><th id="1445">1445</th><td></td></tr>
<tr><th id="1446">1446</th><td>  <i>// For NON_EXTLOAD, generic code in getLoad assert(ValVT == MemVT)</i></td></tr>
<tr><th id="1447">1447</th><td>  <span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::LoadExtType" title='llvm::ISD::LoadExtType' data-ref="llvm::ISD::LoadExtType">LoadExtType</a> <dfn class="local col5 decl" id="155ExtType" title='ExtType' data-type='ISD::LoadExtType' data-ref="155ExtType">ExtType</dfn> = <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::LoadExtType::NON_EXTLOAD" title='llvm::ISD::LoadExtType::NON_EXTLOAD' data-ref="llvm::ISD::LoadExtType::NON_EXTLOAD">NON_EXTLOAD</a>;</td></tr>
<tr><th id="1448">1448</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col6 decl" id="156MemVT" title='MemVT' data-type='llvm::MVT' data-ref="156MemVT">MemVT</dfn> = <a class="local col2 ref" href="#142VA" title='VA' data-ref="142VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8getValVTEv" title='llvm::CCValAssign::getValVT' data-ref="_ZNK4llvm11CCValAssign8getValVTEv">getValVT</a>();</td></tr>
<tr><th id="1449">1449</th><td></td></tr>
<tr><th id="1450">1450</th><td>  <b>switch</b> (<a class="local col2 ref" href="#142VA" title='VA' data-ref="142VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign10getLocInfoEv" title='llvm::CCValAssign::getLocInfo' data-ref="_ZNK4llvm11CCValAssign10getLocInfoEv">getLocInfo</a>()) {</td></tr>
<tr><th id="1451">1451</th><td>  <b>default</b>:</td></tr>
<tr><th id="1452">1452</th><td>    <b>break</b>;</td></tr>
<tr><th id="1453">1453</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>::<a class="enum" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::LocInfo::BCvt" title='llvm::CCValAssign::LocInfo::BCvt' data-ref="llvm::CCValAssign::LocInfo::BCvt">BCvt</a>:</td></tr>
<tr><th id="1454">1454</th><td>    <a class="local col6 ref" href="#156MemVT" title='MemVT' data-ref="156MemVT">MemVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::operator=' data-ref="_ZN4llvm3MVTaSEOS0_">=</a> <a class="local col2 ref" href="#142VA" title='VA' data-ref="142VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8getLocVTEv" title='llvm::CCValAssign::getLocVT' data-ref="_ZNK4llvm11CCValAssign8getLocVTEv">getLocVT</a>();</td></tr>
<tr><th id="1455">1455</th><td>    <b>break</b>;</td></tr>
<tr><th id="1456">1456</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>::<a class="enum" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::LocInfo::SExt" title='llvm::CCValAssign::LocInfo::SExt' data-ref="llvm::CCValAssign::LocInfo::SExt">SExt</a>:</td></tr>
<tr><th id="1457">1457</th><td>    <a class="local col5 ref" href="#155ExtType" title='ExtType' data-ref="155ExtType">ExtType</a> = <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::LoadExtType::SEXTLOAD" title='llvm::ISD::LoadExtType::SEXTLOAD' data-ref="llvm::ISD::LoadExtType::SEXTLOAD">SEXTLOAD</a>;</td></tr>
<tr><th id="1458">1458</th><td>    <b>break</b>;</td></tr>
<tr><th id="1459">1459</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>::<a class="enum" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::LocInfo::ZExt" title='llvm::CCValAssign::LocInfo::ZExt' data-ref="llvm::CCValAssign::LocInfo::ZExt">ZExt</a>:</td></tr>
<tr><th id="1460">1460</th><td>    <a class="local col5 ref" href="#155ExtType" title='ExtType' data-ref="155ExtType">ExtType</a> = <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::LoadExtType::ZEXTLOAD" title='llvm::ISD::LoadExtType::ZEXTLOAD' data-ref="llvm::ISD::LoadExtType::ZEXTLOAD">ZEXTLOAD</a>;</td></tr>
<tr><th id="1461">1461</th><td>    <b>break</b>;</td></tr>
<tr><th id="1462">1462</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>::<a class="enum" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::LocInfo::AExt" title='llvm::CCValAssign::LocInfo::AExt' data-ref="llvm::CCValAssign::LocInfo::AExt">AExt</a>:</td></tr>
<tr><th id="1463">1463</th><td>    <a class="local col5 ref" href="#155ExtType" title='ExtType' data-ref="155ExtType">ExtType</a> = <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::LoadExtType::EXTLOAD" title='llvm::ISD::LoadExtType::EXTLOAD' data-ref="llvm::ISD::LoadExtType::EXTLOAD">EXTLOAD</a>;</td></tr>
<tr><th id="1464">1464</th><td>    <b>break</b>;</td></tr>
<tr><th id="1465">1465</th><td>  }</td></tr>
<tr><th id="1466">1466</th><td></td></tr>
<tr><th id="1467">1467</th><td>  <a class="local col4 ref" href="#154ArgValue" title='ArgValue' data-ref="154ArgValue">ArgValue</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col1 ref" href="#141DAG" title='DAG' data-ref="141DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG10getExtLoadENS_3ISD11LoadExtTypeERKNS_5SDLocENS_3EVTENS_7SDValueES7_NS_18MachinePointerInfoES6_jNS_17MachineMemOperand5FlagsERKNS_9AAMDNodesE" title='llvm::SelectionDAG::getExtLoad' data-ref="_ZN4llvm12SelectionDAG10getExtLoadENS_3ISD11LoadExtTypeERKNS_5SDLocENS_3EVTENS_7SDValueES7_NS_18MachinePointerInfoES6_jNS_17MachineMemOperand5FlagsERKNS_9AAMDNodesE">getExtLoad</a>(</td></tr>
<tr><th id="1468">1468</th><td>    <a class="local col5 ref" href="#155ExtType" title='ExtType' data-ref="155ExtType">ExtType</a>, <a class="local col3 ref" href="#143SL" title='SL' data-ref="143SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col2 ref" href="#142VA" title='VA' data-ref="142VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8getLocVTEv" title='llvm::CCValAssign::getLocVT' data-ref="_ZNK4llvm11CCValAssign8getLocVTEv">getLocVT</a>(), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#144Chain" title='Chain' data-ref="144Chain">Chain</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#153FIN" title='FIN' data-ref="153FIN">FIN</a>,</td></tr>
<tr><th id="1469">1469</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo">MachinePointerInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil" title='llvm::MachinePointerInfo::getFixedStack' data-ref="_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil">getFixedStack</a>(<span class='refarg'><a class="local col1 ref" href="#141DAG" title='DAG' data-ref="141DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG18getMachineFunctionEv" title='llvm::SelectionDAG::getMachineFunction' data-ref="_ZNK4llvm12SelectionDAG18getMachineFunctionEv">getMachineFunction</a>()</span>, <a class="local col2 ref" href="#152FI" title='FI' data-ref="152FI">FI</a>),</td></tr>
<tr><th id="1470">1470</th><td>    <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col6 ref" href="#156MemVT" title='MemVT' data-ref="156MemVT">MemVT</a>);</td></tr>
<tr><th id="1471">1471</th><td>  <b>return</b> <a class="local col4 ref" href="#154ArgValue" title='ArgValue' data-ref="154ArgValue">ArgValue</a>;</td></tr>
<tr><th id="1472">1472</th><td>}</td></tr>
<tr><th id="1473">1473</th><td></td></tr>
<tr><th id="1474">1474</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm16SITargetLowering17getPreloadedValueERNS_12SelectionDAGERKNS_21SIMachineFunctionInfoENS_3EVTENS_21AMDGPUFunctionArgInfo14PreloadedValueE" title='llvm::SITargetLowering::getPreloadedValue' data-ref="_ZNK4llvm16SITargetLowering17getPreloadedValueERNS_12SelectionDAGERKNS_21SIMachineFunctionInfoENS_3EVTENS_21AMDGPUFunctionArgInfo14PreloadedValueE">getPreloadedValue</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col7 decl" id="157DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="157DAG">DAG</dfn>,</td></tr>
<tr><th id="1475">1475</th><td>  <em>const</em> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a> &amp;<dfn class="local col8 decl" id="158MFI" title='MFI' data-type='const llvm::SIMachineFunctionInfo &amp;' data-ref="158MFI">MFI</dfn>,</td></tr>
<tr><th id="1476">1476</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col9 decl" id="159VT" title='VT' data-type='llvm::EVT' data-ref="159VT">VT</dfn>,</td></tr>
<tr><th id="1477">1477</th><td>  <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo" title='llvm::AMDGPUFunctionArgInfo' data-ref="llvm::AMDGPUFunctionArgInfo">AMDGPUFunctionArgInfo</a>::<a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::PreloadedValue" title='llvm::AMDGPUFunctionArgInfo::PreloadedValue' data-ref="llvm::AMDGPUFunctionArgInfo::PreloadedValue">PreloadedValue</a> <dfn class="local col0 decl" id="160PVID" title='PVID' data-type='AMDGPUFunctionArgInfo::PreloadedValue' data-ref="160PVID">PVID</dfn>) <em>const</em> {</td></tr>
<tr><th id="1478">1478</th><td>  <em>const</em> <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::ArgDescriptor" title='llvm::ArgDescriptor' data-ref="llvm::ArgDescriptor">ArgDescriptor</a> *<dfn class="local col1 decl" id="161Reg" title='Reg' data-type='const llvm::ArgDescriptor *' data-ref="161Reg">Reg</dfn>;</td></tr>
<tr><th id="1479">1479</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="162RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="162RC">RC</dfn>;</td></tr>
<tr><th id="1480">1480</th><td></td></tr>
<tr><th id="1481">1481</th><td>  <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/tuple.html#_ZSt3tieDpRT_" title='std::tie' data-ref="_ZSt3tieDpRT_">tie</a>(<span class='refarg'><a class="local col1 ref" href="#161Reg" title='Reg' data-ref="161Reg">Reg</a></span>, <span class='refarg'><a class="local col2 ref" href="#162RC" title='RC' data-ref="162RC">RC</a></span>) <a class="ref" href="../../../../../include/c++/7/tuple.html#_ZNSt5tupleIJT_T0_EEaSEOSt4pairIT_T0_E" title='std::tuple&lt;type-parameter-0-0, type-parameter-0-1&gt;::operator=' data-ref="_ZNSt5tupleIJT_T0_EEaSEOSt4pairIT_T0_E">=</a> <a class="local col8 ref" href="#158MFI" title='MFI' data-ref="158MFI">MFI</a>.<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo17getPreloadedValueENS_21AMDGPUFunctionArgInfo14PreloadedValueE" title='llvm::SIMachineFunctionInfo::getPreloadedValue' data-ref="_ZNK4llvm21SIMachineFunctionInfo17getPreloadedValueENS_21AMDGPUFunctionArgInfo14PreloadedValueE">getPreloadedValue</a>(<a class="local col0 ref" href="#160PVID" title='PVID' data-ref="160PVID">PVID</a>);</td></tr>
<tr><th id="1482">1482</th><td>  <b>return</b> <a class="member" href="AMDGPUISelLowering.h.html#_ZNK4llvm20AMDGPUTargetLowering20CreateLiveInRegisterERNS_12SelectionDAGEPKNS_19TargetRegisterClassEjNS_3EVTE" title='llvm::AMDGPUTargetLowering::CreateLiveInRegister' data-ref="_ZNK4llvm20AMDGPUTargetLowering20CreateLiveInRegisterERNS_12SelectionDAGEPKNS_19TargetRegisterClassEjNS_3EVTE">CreateLiveInRegister</a>(<span class='refarg'><a class="local col7 ref" href="#157DAG" title='DAG' data-ref="157DAG">DAG</a></span>, <a class="local col2 ref" href="#162RC" title='RC' data-ref="162RC">RC</a>, <a class="local col1 ref" href="#161Reg" title='Reg' data-ref="161Reg">Reg</a>-&gt;<a class="ref" href="AMDGPUArgumentUsageInfo.h.html#_ZNK4llvm13ArgDescriptor11getRegisterEv" title='llvm::ArgDescriptor::getRegister' data-ref="_ZNK4llvm13ArgDescriptor11getRegisterEv">getRegister</a>(), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col9 ref" href="#159VT" title='VT' data-ref="159VT">VT</a>);</td></tr>
<tr><th id="1483">1483</th><td>}</td></tr>
<tr><th id="1484">1484</th><td></td></tr>
<tr><th id="1485">1485</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL22processShaderInputArgsRN4llvm15SmallVectorImplINS_3ISD8InputArgEEEjNS_8ArrayRefIS2_EERNS_9BitVectorEPNS_12FunctionTypeEPNS_21SIMachineFunctionInfoE" title='processShaderInputArgs' data-type='void processShaderInputArgs(SmallVectorImpl&lt;ISD::InputArg&gt; &amp; Splits, CallingConv::ID CallConv, ArrayRef&lt;ISD::InputArg&gt; Ins, llvm::BitVector &amp; Skipped, llvm::FunctionType * FType, llvm::SIMachineFunctionInfo * Info)' data-ref="_ZL22processShaderInputArgsRN4llvm15SmallVectorImplINS_3ISD8InputArgEEEjNS_8ArrayRefIS2_EERNS_9BitVectorEPNS_12FunctionTypeEPNS_21SIMachineFunctionInfoE">processShaderInputArgs</dfn>(<a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::InputArg" title='llvm::ISD::InputArg' data-ref="llvm::ISD::InputArg">InputArg</a>&gt; &amp;<dfn class="local col3 decl" id="163Splits" title='Splits' data-type='SmallVectorImpl&lt;ISD::InputArg&gt; &amp;' data-ref="163Splits">Splits</dfn>,</td></tr>
<tr><th id="1486">1486</th><td>                                   <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col4 decl" id="164CallConv" title='CallConv' data-type='CallingConv::ID' data-ref="164CallConv">CallConv</dfn>,</td></tr>
<tr><th id="1487">1487</th><td>                                   <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::InputArg" title='llvm::ISD::InputArg' data-ref="llvm::ISD::InputArg">InputArg</a>&gt; <dfn class="local col5 decl" id="165Ins" title='Ins' data-type='ArrayRef&lt;ISD::InputArg&gt;' data-ref="165Ins">Ins</dfn>,</td></tr>
<tr><th id="1488">1488</th><td>                                   <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> &amp;<dfn class="local col6 decl" id="166Skipped" title='Skipped' data-type='llvm::BitVector &amp;' data-ref="166Skipped">Skipped</dfn>,</td></tr>
<tr><th id="1489">1489</th><td>                                   <a class="type" href="../../../include/llvm/IR/DerivedTypes.h.html#llvm::FunctionType" title='llvm::FunctionType' data-ref="llvm::FunctionType">FunctionType</a> *<dfn class="local col7 decl" id="167FType" title='FType' data-type='llvm::FunctionType *' data-ref="167FType">FType</dfn>,</td></tr>
<tr><th id="1490">1490</th><td>                                   <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col8 decl" id="168Info" title='Info' data-type='llvm::SIMachineFunctionInfo *' data-ref="168Info">Info</dfn>) {</td></tr>
<tr><th id="1491">1491</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="169I" title='I' data-type='unsigned int' data-ref="169I">I</dfn> = <var>0</var>, <dfn class="local col0 decl" id="170E" title='E' data-type='unsigned int' data-ref="170E">E</dfn> = <a class="local col5 ref" href="#165Ins" title='Ins' data-ref="165Ins">Ins</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>(), <dfn class="local col1 decl" id="171PSInputNum" title='PSInputNum' data-type='unsigned int' data-ref="171PSInputNum">PSInputNum</dfn> = <var>0</var>; <a class="local col9 ref" href="#169I" title='I' data-ref="169I">I</a> != <a class="local col0 ref" href="#170E" title='E' data-ref="170E">E</a>; ++<a class="local col9 ref" href="#169I" title='I' data-ref="169I">I</a>) {</td></tr>
<tr><th id="1492">1492</th><td>    <em>const</em> <span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::InputArg" title='llvm::ISD::InputArg' data-ref="llvm::ISD::InputArg">InputArg</a> *<dfn class="local col2 decl" id="172Arg" title='Arg' data-type='const ISD::InputArg *' data-ref="172Arg">Arg</dfn> = &amp;<a class="local col5 ref" href="#165Ins" title='Ins' data-ref="165Ins">Ins</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col9 ref" href="#169I" title='I' data-ref="169I">I</a>]</a>;</td></tr>
<tr><th id="1493">1493</th><td></td></tr>
<tr><th id="1494">1494</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((!Arg-&gt;VT.isVector() || Arg-&gt;VT.getScalarSizeInBits() == 16) &amp;&amp; &quot;vector type argument should have been split&quot;) ? void (0) : __assert_fail (&quot;(!Arg-&gt;VT.isVector() || Arg-&gt;VT.getScalarSizeInBits() == 16) &amp;&amp; \&quot;vector type argument should have been split\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIISelLowering.cpp&quot;, 1495, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((!<a class="local col2 ref" href="#172Arg" title='Arg' data-ref="172Arg">Arg</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::InputArg::VT" title='llvm::ISD::InputArg::VT' data-ref="llvm::ISD::InputArg::VT">VT</a>.<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT8isVectorEv" title='llvm::MVT::isVector' data-ref="_ZNK4llvm3MVT8isVectorEv">isVector</a>() || <a class="local col2 ref" href="#172Arg" title='Arg' data-ref="172Arg">Arg</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::InputArg::VT" title='llvm::ISD::InputArg::VT' data-ref="llvm::ISD::InputArg::VT">VT</a>.<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT19getScalarSizeInBitsEv" title='llvm::MVT::getScalarSizeInBits' data-ref="_ZNK4llvm3MVT19getScalarSizeInBitsEv">getScalarSizeInBits</a>() == <var>16</var>) &amp;&amp;</td></tr>
<tr><th id="1495">1495</th><td>           <q>"vector type argument should have been split"</q>);</td></tr>
<tr><th id="1496">1496</th><td></td></tr>
<tr><th id="1497">1497</th><td>    <i>// First check if it's a PS input addr.</i></td></tr>
<tr><th id="1498">1498</th><td>    <b>if</b> (<a class="local col4 ref" href="#164CallConv" title='CallConv' data-ref="164CallConv">CallConv</a> == <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_PS" title='llvm::CallingConv::AMDGPU_PS' data-ref="llvm::CallingConv::AMDGPU_PS">AMDGPU_PS</a> &amp;&amp;</td></tr>
<tr><th id="1499">1499</th><td>        !<a class="local col2 ref" href="#172Arg" title='Arg' data-ref="172Arg">Arg</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::InputArg::Flags" title='llvm::ISD::InputArg::Flags' data-ref="llvm::ISD::InputArg::Flags">Flags</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#_ZNK4llvm3ISD10ArgFlagsTy7isInRegEv" title='llvm::ISD::ArgFlagsTy::isInReg' data-ref="_ZNK4llvm3ISD10ArgFlagsTy7isInRegEv">isInReg</a>() &amp;&amp; !<a class="local col2 ref" href="#172Arg" title='Arg' data-ref="172Arg">Arg</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::InputArg::Flags" title='llvm::ISD::InputArg::Flags' data-ref="llvm::ISD::InputArg::Flags">Flags</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#_ZNK4llvm3ISD10ArgFlagsTy7isByValEv" title='llvm::ISD::ArgFlagsTy::isByVal' data-ref="_ZNK4llvm3ISD10ArgFlagsTy7isByValEv">isByVal</a>() &amp;&amp; <a class="local col1 ref" href="#171PSInputNum" title='PSInputNum' data-ref="171PSInputNum">PSInputNum</a> &lt;= <var>15</var>) {</td></tr>
<tr><th id="1500">1500</th><td></td></tr>
<tr><th id="1501">1501</th><td>      <em>bool</em> <dfn class="local col3 decl" id="173SkipArg" title='SkipArg' data-type='bool' data-ref="173SkipArg">SkipArg</dfn> = !<a class="local col2 ref" href="#172Arg" title='Arg' data-ref="172Arg">Arg</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::InputArg::Used" title='llvm::ISD::InputArg::Used' data-ref="llvm::ISD::InputArg::Used">Used</a> &amp;&amp; !<a class="local col8 ref" href="#168Info" title='Info' data-ref="168Info">Info</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo18isPSInputAllocatedEj" title='llvm::SIMachineFunctionInfo::isPSInputAllocated' data-ref="_ZNK4llvm21SIMachineFunctionInfo18isPSInputAllocatedEj">isPSInputAllocated</a>(<a class="local col1 ref" href="#171PSInputNum" title='PSInputNum' data-ref="171PSInputNum">PSInputNum</a>);</td></tr>
<tr><th id="1502">1502</th><td></td></tr>
<tr><th id="1503">1503</th><td>      <i>// Inconveniently only the first part of the split is marked as isSplit,</i></td></tr>
<tr><th id="1504">1504</th><td><i>      // so skip to the end. We only want to increment PSInputNum once for the</i></td></tr>
<tr><th id="1505">1505</th><td><i>      // entire split argument.</i></td></tr>
<tr><th id="1506">1506</th><td>      <b>if</b> (<a class="local col2 ref" href="#172Arg" title='Arg' data-ref="172Arg">Arg</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::InputArg::Flags" title='llvm::ISD::InputArg::Flags' data-ref="llvm::ISD::InputArg::Flags">Flags</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#_ZNK4llvm3ISD10ArgFlagsTy7isSplitEv" title='llvm::ISD::ArgFlagsTy::isSplit' data-ref="_ZNK4llvm3ISD10ArgFlagsTy7isSplitEv">isSplit</a>()) {</td></tr>
<tr><th id="1507">1507</th><td>        <b>while</b> (!<a class="local col2 ref" href="#172Arg" title='Arg' data-ref="172Arg">Arg</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::InputArg::Flags" title='llvm::ISD::InputArg::Flags' data-ref="llvm::ISD::InputArg::Flags">Flags</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#_ZNK4llvm3ISD10ArgFlagsTy10isSplitEndEv" title='llvm::ISD::ArgFlagsTy::isSplitEnd' data-ref="_ZNK4llvm3ISD10ArgFlagsTy10isSplitEndEv">isSplitEnd</a>()) {</td></tr>
<tr><th id="1508">1508</th><td>          <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!Arg-&gt;VT.isVector() &amp;&amp; &quot;unexpected vector split in ps argument type&quot;) ? void (0) : __assert_fail (&quot;!Arg-&gt;VT.isVector() &amp;&amp; \&quot;unexpected vector split in ps argument type\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIISelLowering.cpp&quot;, 1509, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col2 ref" href="#172Arg" title='Arg' data-ref="172Arg">Arg</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::InputArg::VT" title='llvm::ISD::InputArg::VT' data-ref="llvm::ISD::InputArg::VT">VT</a>.<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT8isVectorEv" title='llvm::MVT::isVector' data-ref="_ZNK4llvm3MVT8isVectorEv">isVector</a>() &amp;&amp;</td></tr>
<tr><th id="1509">1509</th><td>                 <q>"unexpected vector split in ps argument type"</q>);</td></tr>
<tr><th id="1510">1510</th><td>          <b>if</b> (!<a class="local col3 ref" href="#173SkipArg" title='SkipArg' data-ref="173SkipArg">SkipArg</a>)</td></tr>
<tr><th id="1511">1511</th><td>            <a class="local col3 ref" href="#163Splits" title='Splits' data-ref="163Splits">Splits</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(*<a class="local col2 ref" href="#172Arg" title='Arg' data-ref="172Arg">Arg</a>);</td></tr>
<tr><th id="1512">1512</th><td>          <a class="local col2 ref" href="#172Arg" title='Arg' data-ref="172Arg">Arg</a> = &amp;<a class="local col5 ref" href="#165Ins" title='Ins' data-ref="165Ins">Ins</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[++<a class="local col9 ref" href="#169I" title='I' data-ref="169I">I</a>]</a>;</td></tr>
<tr><th id="1513">1513</th><td>        }</td></tr>
<tr><th id="1514">1514</th><td>      }</td></tr>
<tr><th id="1515">1515</th><td></td></tr>
<tr><th id="1516">1516</th><td>      <b>if</b> (<a class="local col3 ref" href="#173SkipArg" title='SkipArg' data-ref="173SkipArg">SkipArg</a>) {</td></tr>
<tr><th id="1517">1517</th><td>        <i>// We can safely skip PS inputs.</i></td></tr>
<tr><th id="1518">1518</th><td>        <a class="local col6 ref" href="#166Skipped" title='Skipped' data-ref="166Skipped">Skipped</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj">set</a>(<a class="local col2 ref" href="#172Arg" title='Arg' data-ref="172Arg">Arg</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#_ZNK4llvm3ISD8InputArg15getOrigArgIndexEv" title='llvm::ISD::InputArg::getOrigArgIndex' data-ref="_ZNK4llvm3ISD8InputArg15getOrigArgIndexEv">getOrigArgIndex</a>());</td></tr>
<tr><th id="1519">1519</th><td>        ++<a class="local col1 ref" href="#171PSInputNum" title='PSInputNum' data-ref="171PSInputNum">PSInputNum</a>;</td></tr>
<tr><th id="1520">1520</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1521">1521</th><td>      }</td></tr>
<tr><th id="1522">1522</th><td></td></tr>
<tr><th id="1523">1523</th><td>      <a class="local col8 ref" href="#168Info" title='Info' data-ref="168Info">Info</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo20markPSInputAllocatedEj" title='llvm::SIMachineFunctionInfo::markPSInputAllocated' data-ref="_ZN4llvm21SIMachineFunctionInfo20markPSInputAllocatedEj">markPSInputAllocated</a>(<a class="local col1 ref" href="#171PSInputNum" title='PSInputNum' data-ref="171PSInputNum">PSInputNum</a>);</td></tr>
<tr><th id="1524">1524</th><td>      <b>if</b> (<a class="local col2 ref" href="#172Arg" title='Arg' data-ref="172Arg">Arg</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::InputArg::Used" title='llvm::ISD::InputArg::Used' data-ref="llvm::ISD::InputArg::Used">Used</a>)</td></tr>
<tr><th id="1525">1525</th><td>        <a class="local col8 ref" href="#168Info" title='Info' data-ref="168Info">Info</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo18markPSInputEnabledEj" title='llvm::SIMachineFunctionInfo::markPSInputEnabled' data-ref="_ZN4llvm21SIMachineFunctionInfo18markPSInputEnabledEj">markPSInputEnabled</a>(<a class="local col1 ref" href="#171PSInputNum" title='PSInputNum' data-ref="171PSInputNum">PSInputNum</a>);</td></tr>
<tr><th id="1526">1526</th><td></td></tr>
<tr><th id="1527">1527</th><td>      ++<a class="local col1 ref" href="#171PSInputNum" title='PSInputNum' data-ref="171PSInputNum">PSInputNum</a>;</td></tr>
<tr><th id="1528">1528</th><td>    }</td></tr>
<tr><th id="1529">1529</th><td></td></tr>
<tr><th id="1530">1530</th><td>    <a class="local col3 ref" href="#163Splits" title='Splits' data-ref="163Splits">Splits</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(*<a class="local col2 ref" href="#172Arg" title='Arg' data-ref="172Arg">Arg</a>);</td></tr>
<tr><th id="1531">1531</th><td>  }</td></tr>
<tr><th id="1532">1532</th><td>}</td></tr>
<tr><th id="1533">1533</th><td></td></tr>
<tr><th id="1534">1534</th><td><i  data-doc="_ZL30allocateSpecialEntryInputVGPRsRN4llvm7CCStateERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE">// Allocate special inputs passed in VGPRs.</i></td></tr>
<tr><th id="1535">1535</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL30allocateSpecialEntryInputVGPRsRN4llvm7CCStateERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE" title='allocateSpecialEntryInputVGPRs' data-type='void allocateSpecialEntryInputVGPRs(llvm::CCState &amp; CCInfo, llvm::MachineFunction &amp; MF, const llvm::SIRegisterInfo &amp; TRI, llvm::SIMachineFunctionInfo &amp; Info)' data-ref="_ZL30allocateSpecialEntryInputVGPRsRN4llvm7CCStateERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE">allocateSpecialEntryInputVGPRs</dfn>(<a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCState" title='llvm::CCState' data-ref="llvm::CCState">CCState</a> &amp;<dfn class="local col4 decl" id="174CCInfo" title='CCInfo' data-type='llvm::CCState &amp;' data-ref="174CCInfo">CCInfo</dfn>,</td></tr>
<tr><th id="1536">1536</th><td>                                           <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="175MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="175MF">MF</dfn>,</td></tr>
<tr><th id="1537">1537</th><td>                                           <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> &amp;<dfn class="local col6 decl" id="176TRI" title='TRI' data-type='const llvm::SIRegisterInfo &amp;' data-ref="176TRI">TRI</dfn>,</td></tr>
<tr><th id="1538">1538</th><td>                                           <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a> &amp;<dfn class="local col7 decl" id="177Info" title='Info' data-type='llvm::SIMachineFunctionInfo &amp;' data-ref="177Info">Info</dfn>) {</td></tr>
<tr><th id="1539">1539</th><td>  <b>if</b> (<a class="local col7 ref" href="#177Info" title='Info' data-ref="177Info">Info</a>.<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo14hasWorkItemIDXEv" title='llvm::SIMachineFunctionInfo::hasWorkItemIDX' data-ref="_ZNK4llvm21SIMachineFunctionInfo14hasWorkItemIDXEv">hasWorkItemIDX</a>()) {</td></tr>
<tr><th id="1540">1540</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="178Reg" title='Reg' data-type='unsigned int' data-ref="178Reg">Reg</dfn> = AMDGPU::<span class='error' title="no member named &apos;VGPR0&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR0</span>;</td></tr>
<tr><th id="1541">1541</th><td>    MF.addLiveIn(Reg, &amp;AMDGPU::<span class='error' title="no member named &apos;VGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR_32RegClass</span>);</td></tr>
<tr><th id="1542">1542</th><td></td></tr>
<tr><th id="1543">1543</th><td>    <a class="local col4 ref" href="#174CCInfo" title='CCInfo' data-ref="174CCInfo">CCInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState11AllocateRegEj" title='llvm::CCState::AllocateReg' data-ref="_ZN4llvm7CCState11AllocateRegEj">AllocateReg</a>(<a class="local col8 ref" href="#178Reg" title='Reg' data-ref="178Reg">Reg</a>);</td></tr>
<tr><th id="1544">1544</th><td>    <a class="local col7 ref" href="#177Info" title='Info' data-ref="177Info">Info</a>.<a class="ref" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo14setWorkItemIDXENS_13ArgDescriptorE" title='llvm::SIMachineFunctionInfo::setWorkItemIDX' data-ref="_ZN4llvm21SIMachineFunctionInfo14setWorkItemIDXENS_13ArgDescriptorE">setWorkItemIDX</a>(<a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::ArgDescriptor" title='llvm::ArgDescriptor' data-ref="llvm::ArgDescriptor">ArgDescriptor</a>::<a class="ref" href="AMDGPUArgumentUsageInfo.h.html#_ZN4llvm13ArgDescriptor14createRegisterEj" title='llvm::ArgDescriptor::createRegister' data-ref="_ZN4llvm13ArgDescriptor14createRegisterEj">createRegister</a>(<a class="local col8 ref" href="#178Reg" title='Reg' data-ref="178Reg">Reg</a>));</td></tr>
<tr><th id="1545">1545</th><td>  }</td></tr>
<tr><th id="1546">1546</th><td></td></tr>
<tr><th id="1547">1547</th><td>  <b>if</b> (<a class="local col7 ref" href="#177Info" title='Info' data-ref="177Info">Info</a>.<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo14hasWorkItemIDYEv" title='llvm::SIMachineFunctionInfo::hasWorkItemIDY' data-ref="_ZNK4llvm21SIMachineFunctionInfo14hasWorkItemIDYEv">hasWorkItemIDY</a>()) {</td></tr>
<tr><th id="1548">1548</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="179Reg" title='Reg' data-type='unsigned int' data-ref="179Reg">Reg</dfn> = AMDGPU::<span class='error' title="no member named &apos;VGPR1&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR1</span>;</td></tr>
<tr><th id="1549">1549</th><td>    MF.addLiveIn(Reg, &amp;AMDGPU::<span class='error' title="no member named &apos;VGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR_32RegClass</span>);</td></tr>
<tr><th id="1550">1550</th><td></td></tr>
<tr><th id="1551">1551</th><td>    <a class="local col4 ref" href="#174CCInfo" title='CCInfo' data-ref="174CCInfo">CCInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState11AllocateRegEj" title='llvm::CCState::AllocateReg' data-ref="_ZN4llvm7CCState11AllocateRegEj">AllocateReg</a>(<a class="local col9 ref" href="#179Reg" title='Reg' data-ref="179Reg">Reg</a>);</td></tr>
<tr><th id="1552">1552</th><td>    <a class="local col7 ref" href="#177Info" title='Info' data-ref="177Info">Info</a>.<a class="ref" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo14setWorkItemIDYENS_13ArgDescriptorE" title='llvm::SIMachineFunctionInfo::setWorkItemIDY' data-ref="_ZN4llvm21SIMachineFunctionInfo14setWorkItemIDYENS_13ArgDescriptorE">setWorkItemIDY</a>(<a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::ArgDescriptor" title='llvm::ArgDescriptor' data-ref="llvm::ArgDescriptor">ArgDescriptor</a>::<a class="ref" href="AMDGPUArgumentUsageInfo.h.html#_ZN4llvm13ArgDescriptor14createRegisterEj" title='llvm::ArgDescriptor::createRegister' data-ref="_ZN4llvm13ArgDescriptor14createRegisterEj">createRegister</a>(<a class="local col9 ref" href="#179Reg" title='Reg' data-ref="179Reg">Reg</a>));</td></tr>
<tr><th id="1553">1553</th><td>  }</td></tr>
<tr><th id="1554">1554</th><td></td></tr>
<tr><th id="1555">1555</th><td>  <b>if</b> (<a class="local col7 ref" href="#177Info" title='Info' data-ref="177Info">Info</a>.<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo14hasWorkItemIDZEv" title='llvm::SIMachineFunctionInfo::hasWorkItemIDZ' data-ref="_ZNK4llvm21SIMachineFunctionInfo14hasWorkItemIDZEv">hasWorkItemIDZ</a>()) {</td></tr>
<tr><th id="1556">1556</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="180Reg" title='Reg' data-type='unsigned int' data-ref="180Reg">Reg</dfn> = AMDGPU::<span class='error' title="no member named &apos;VGPR2&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR2</span>;</td></tr>
<tr><th id="1557">1557</th><td>    MF.addLiveIn(Reg, &amp;AMDGPU::<span class='error' title="no member named &apos;VGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR_32RegClass</span>);</td></tr>
<tr><th id="1558">1558</th><td></td></tr>
<tr><th id="1559">1559</th><td>    <a class="local col4 ref" href="#174CCInfo" title='CCInfo' data-ref="174CCInfo">CCInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState11AllocateRegEj" title='llvm::CCState::AllocateReg' data-ref="_ZN4llvm7CCState11AllocateRegEj">AllocateReg</a>(<a class="local col0 ref" href="#180Reg" title='Reg' data-ref="180Reg">Reg</a>);</td></tr>
<tr><th id="1560">1560</th><td>    <a class="local col7 ref" href="#177Info" title='Info' data-ref="177Info">Info</a>.<a class="ref" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo14setWorkItemIDZENS_13ArgDescriptorE" title='llvm::SIMachineFunctionInfo::setWorkItemIDZ' data-ref="_ZN4llvm21SIMachineFunctionInfo14setWorkItemIDZENS_13ArgDescriptorE">setWorkItemIDZ</a>(<a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::ArgDescriptor" title='llvm::ArgDescriptor' data-ref="llvm::ArgDescriptor">ArgDescriptor</a>::<a class="ref" href="AMDGPUArgumentUsageInfo.h.html#_ZN4llvm13ArgDescriptor14createRegisterEj" title='llvm::ArgDescriptor::createRegister' data-ref="_ZN4llvm13ArgDescriptor14createRegisterEj">createRegister</a>(<a class="local col0 ref" href="#180Reg" title='Reg' data-ref="180Reg">Reg</a>));</td></tr>
<tr><th id="1561">1561</th><td>  }</td></tr>
<tr><th id="1562">1562</th><td>}</td></tr>
<tr><th id="1563">1563</th><td></td></tr>
<tr><th id="1564">1564</th><td><i  data-doc="_ZL19allocateVGPR32InputRN4llvm7CCStateE">// Try to allocate a VGPR at the end of the argument list, or if no argument</i></td></tr>
<tr><th id="1565">1565</th><td><i  data-doc="_ZL19allocateVGPR32InputRN4llvm7CCStateE">// VGPRs are left allocating a stack slot.</i></td></tr>
<tr><th id="1566">1566</th><td><em>static</em> <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::ArgDescriptor" title='llvm::ArgDescriptor' data-ref="llvm::ArgDescriptor">ArgDescriptor</a> <dfn class="tu decl def" id="_ZL19allocateVGPR32InputRN4llvm7CCStateE" title='allocateVGPR32Input' data-type='llvm::ArgDescriptor allocateVGPR32Input(llvm::CCState &amp; CCInfo)' data-ref="_ZL19allocateVGPR32InputRN4llvm7CCStateE">allocateVGPR32Input</dfn>(<a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCState" title='llvm::CCState' data-ref="llvm::CCState">CCState</a> &amp;<dfn class="local col1 decl" id="181CCInfo" title='CCInfo' data-type='llvm::CCState &amp;' data-ref="181CCInfo">CCInfo</dfn>) {</td></tr>
<tr><th id="1567">1567</th><td>  <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a>&gt; <dfn class="local col2 decl" id="182ArgVGPRs" title='ArgVGPRs' data-type='ArrayRef&lt;MCPhysReg&gt;' data-ref="182ArgVGPRs">ArgVGPRs</dfn></td></tr>
<tr><th id="1568">1568</th><td>    = makeArrayRef(AMDGPU::<span class='error' title="no member named &apos;VGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR_32RegClass</span>.begin(), <var>32</var>);</td></tr>
<tr><th id="1569">1569</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="183RegIdx" title='RegIdx' data-type='unsigned int' data-ref="183RegIdx">RegIdx</dfn> = <a class="local col1 ref" href="#181CCInfo" title='CCInfo' data-ref="181CCInfo">CCInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm7CCState19getFirstUnallocatedENS_8ArrayRefItEE" title='llvm::CCState::getFirstUnallocated' data-ref="_ZNK4llvm7CCState19getFirstUnallocatedENS_8ArrayRefItEE">getFirstUnallocated</a>(<a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;unsigned short&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefItEC1ERKS1_"></a><a class="local col2 ref" href="#182ArgVGPRs" title='ArgVGPRs' data-ref="182ArgVGPRs">ArgVGPRs</a>);</td></tr>
<tr><th id="1570">1570</th><td>  <b>if</b> (<a class="local col3 ref" href="#183RegIdx" title='RegIdx' data-ref="183RegIdx">RegIdx</a> == <a class="local col2 ref" href="#182ArgVGPRs" title='ArgVGPRs' data-ref="182ArgVGPRs">ArgVGPRs</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>()) {</td></tr>
<tr><th id="1571">1571</th><td>    <i>// Spill to stack required.</i></td></tr>
<tr><th id="1572">1572</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col4 decl" id="184Offset" title='Offset' data-type='int64_t' data-ref="184Offset">Offset</dfn> = <a class="local col1 ref" href="#181CCInfo" title='CCInfo' data-ref="181CCInfo">CCInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState13AllocateStackEjj" title='llvm::CCState::AllocateStack' data-ref="_ZN4llvm7CCState13AllocateStackEjj">AllocateStack</a>(<var>4</var>, <var>4</var>);</td></tr>
<tr><th id="1573">1573</th><td></td></tr>
<tr><th id="1574">1574</th><td>    <b>return</b> <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::ArgDescriptor" title='llvm::ArgDescriptor' data-ref="llvm::ArgDescriptor">ArgDescriptor</a>::<a class="ref" href="AMDGPUArgumentUsageInfo.h.html#_ZN4llvm13ArgDescriptor11createStackEj" title='llvm::ArgDescriptor::createStack' data-ref="_ZN4llvm13ArgDescriptor11createStackEj">createStack</a>(<a class="local col4 ref" href="#184Offset" title='Offset' data-ref="184Offset">Offset</a>);</td></tr>
<tr><th id="1575">1575</th><td>  }</td></tr>
<tr><th id="1576">1576</th><td></td></tr>
<tr><th id="1577">1577</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="185Reg" title='Reg' data-type='unsigned int' data-ref="185Reg">Reg</dfn> = <a class="local col2 ref" href="#182ArgVGPRs" title='ArgVGPRs' data-ref="182ArgVGPRs">ArgVGPRs</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col3 ref" href="#183RegIdx" title='RegIdx' data-ref="183RegIdx">RegIdx</a>]</a>;</td></tr>
<tr><th id="1578">1578</th><td>  <a class="local col5 ref" href="#185Reg" title='Reg' data-ref="185Reg">Reg</a> = <a class="local col1 ref" href="#181CCInfo" title='CCInfo' data-ref="181CCInfo">CCInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState11AllocateRegEj" title='llvm::CCState::AllocateReg' data-ref="_ZN4llvm7CCState11AllocateRegEj">AllocateReg</a>(<a class="local col5 ref" href="#185Reg" title='Reg' data-ref="185Reg">Reg</a>);</td></tr>
<tr><th id="1579">1579</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Reg != AMDGPU::NoRegister) ? void (0) : __assert_fail (&quot;Reg != AMDGPU::NoRegister&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIISelLowering.cpp&quot;, 1579, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(Reg != AMDGPU::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoRegister</span>);</td></tr>
<tr><th id="1580">1580</th><td></td></tr>
<tr><th id="1581">1581</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="186MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="186MF">MF</dfn> = <a class="local col1 ref" href="#181CCInfo" title='CCInfo' data-ref="181CCInfo">CCInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm7CCState18getMachineFunctionEv" title='llvm::CCState::getMachineFunction' data-ref="_ZNK4llvm7CCState18getMachineFunctionEv">getMachineFunction</a>();</td></tr>
<tr><th id="1582">1582</th><td>  MF.addLiveIn(Reg, &amp;AMDGPU::<span class='error' title="no member named &apos;VGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR_32RegClass</span>);</td></tr>
<tr><th id="1583">1583</th><td>  <b>return</b> <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::ArgDescriptor" title='llvm::ArgDescriptor' data-ref="llvm::ArgDescriptor">ArgDescriptor</a>::<a class="ref" href="AMDGPUArgumentUsageInfo.h.html#_ZN4llvm13ArgDescriptor14createRegisterEj" title='llvm::ArgDescriptor::createRegister' data-ref="_ZN4llvm13ArgDescriptor14createRegisterEj">createRegister</a>(<a class="local col5 ref" href="#185Reg" title='Reg' data-ref="185Reg">Reg</a>);</td></tr>
<tr><th id="1584">1584</th><td>}</td></tr>
<tr><th id="1585">1585</th><td></td></tr>
<tr><th id="1586">1586</th><td><em>static</em> <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::ArgDescriptor" title='llvm::ArgDescriptor' data-ref="llvm::ArgDescriptor">ArgDescriptor</a> <dfn class="tu decl def" id="_ZL23allocateSGPR32InputImplRN4llvm7CCStateEPKNS_19TargetRegisterClassEj" title='allocateSGPR32InputImpl' data-type='llvm::ArgDescriptor allocateSGPR32InputImpl(llvm::CCState &amp; CCInfo, const llvm::TargetRegisterClass * RC, unsigned int NumArgRegs)' data-ref="_ZL23allocateSGPR32InputImplRN4llvm7CCStateEPKNS_19TargetRegisterClassEj">allocateSGPR32InputImpl</dfn>(<a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCState" title='llvm::CCState' data-ref="llvm::CCState">CCState</a> &amp;<dfn class="local col7 decl" id="187CCInfo" title='CCInfo' data-type='llvm::CCState &amp;' data-ref="187CCInfo">CCInfo</dfn>,</td></tr>
<tr><th id="1587">1587</th><td>                                             <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="188RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="188RC">RC</dfn>,</td></tr>
<tr><th id="1588">1588</th><td>                                             <em>unsigned</em> <dfn class="local col9 decl" id="189NumArgRegs" title='NumArgRegs' data-type='unsigned int' data-ref="189NumArgRegs">NumArgRegs</dfn>) {</td></tr>
<tr><th id="1589">1589</th><td>  <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a>&gt; <dfn class="local col0 decl" id="190ArgSGPRs" title='ArgSGPRs' data-type='ArrayRef&lt;MCPhysReg&gt;' data-ref="190ArgSGPRs">ArgSGPRs</dfn> = <a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm12makeArrayRefEPKT_m" title='llvm::makeArrayRef' data-ref="_ZN4llvm12makeArrayRefEPKT_m">makeArrayRef</a>(<a class="local col8 ref" href="#188RC" title='RC' data-ref="188RC">RC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5beginEv" title='llvm::TargetRegisterClass::begin' data-ref="_ZNK4llvm19TargetRegisterClass5beginEv">begin</a>(), <var>32</var>);</td></tr>
<tr><th id="1590">1590</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="191RegIdx" title='RegIdx' data-type='unsigned int' data-ref="191RegIdx">RegIdx</dfn> = <a class="local col7 ref" href="#187CCInfo" title='CCInfo' data-ref="187CCInfo">CCInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm7CCState19getFirstUnallocatedENS_8ArrayRefItEE" title='llvm::CCState::getFirstUnallocated' data-ref="_ZNK4llvm7CCState19getFirstUnallocatedENS_8ArrayRefItEE">getFirstUnallocated</a>(<a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;unsigned short&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefItEC1ERKS1_"></a><a class="local col0 ref" href="#190ArgSGPRs" title='ArgSGPRs' data-ref="190ArgSGPRs">ArgSGPRs</a>);</td></tr>
<tr><th id="1591">1591</th><td>  <b>if</b> (<a class="local col1 ref" href="#191RegIdx" title='RegIdx' data-ref="191RegIdx">RegIdx</a> == <a class="local col0 ref" href="#190ArgSGPRs" title='ArgSGPRs' data-ref="190ArgSGPRs">ArgSGPRs</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>())</td></tr>
<tr><th id="1592">1592</th><td>    <a class="ref" href="../../../include/llvm/Support/ErrorHandling.h.html#_ZN4llvm18report_fatal_errorEPKcb" title='llvm::report_fatal_error' data-ref="_ZN4llvm18report_fatal_errorEPKcb">report_fatal_error</a>(<q>"ran out of SGPRs for arguments"</q>);</td></tr>
<tr><th id="1593">1593</th><td></td></tr>
<tr><th id="1594">1594</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="192Reg" title='Reg' data-type='unsigned int' data-ref="192Reg">Reg</dfn> = <a class="local col0 ref" href="#190ArgSGPRs" title='ArgSGPRs' data-ref="190ArgSGPRs">ArgSGPRs</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col1 ref" href="#191RegIdx" title='RegIdx' data-ref="191RegIdx">RegIdx</a>]</a>;</td></tr>
<tr><th id="1595">1595</th><td>  <a class="local col2 ref" href="#192Reg" title='Reg' data-ref="192Reg">Reg</a> = <a class="local col7 ref" href="#187CCInfo" title='CCInfo' data-ref="187CCInfo">CCInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState11AllocateRegEj" title='llvm::CCState::AllocateReg' data-ref="_ZN4llvm7CCState11AllocateRegEj">AllocateReg</a>(<a class="local col2 ref" href="#192Reg" title='Reg' data-ref="192Reg">Reg</a>);</td></tr>
<tr><th id="1596">1596</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Reg != AMDGPU::NoRegister) ? void (0) : __assert_fail (&quot;Reg != AMDGPU::NoRegister&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIISelLowering.cpp&quot;, 1596, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(Reg != AMDGPU::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoRegister</span>);</td></tr>
<tr><th id="1597">1597</th><td></td></tr>
<tr><th id="1598">1598</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="193MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="193MF">MF</dfn> = <a class="local col7 ref" href="#187CCInfo" title='CCInfo' data-ref="187CCInfo">CCInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm7CCState18getMachineFunctionEv" title='llvm::CCState::getMachineFunction' data-ref="_ZNK4llvm7CCState18getMachineFunctionEv">getMachineFunction</a>();</td></tr>
<tr><th id="1599">1599</th><td>  <a class="local col3 ref" href="#193MF" title='MF' data-ref="193MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction9addLiveInEjPKNS_19TargetRegisterClassE" title='llvm::MachineFunction::addLiveIn' data-ref="_ZN4llvm15MachineFunction9addLiveInEjPKNS_19TargetRegisterClassE">addLiveIn</a>(<a class="local col2 ref" href="#192Reg" title='Reg' data-ref="192Reg">Reg</a>, <a class="local col8 ref" href="#188RC" title='RC' data-ref="188RC">RC</a>);</td></tr>
<tr><th id="1600">1600</th><td>  <b>return</b> <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::ArgDescriptor" title='llvm::ArgDescriptor' data-ref="llvm::ArgDescriptor">ArgDescriptor</a>::<a class="ref" href="AMDGPUArgumentUsageInfo.h.html#_ZN4llvm13ArgDescriptor14createRegisterEj" title='llvm::ArgDescriptor::createRegister' data-ref="_ZN4llvm13ArgDescriptor14createRegisterEj">createRegister</a>(<a class="local col2 ref" href="#192Reg" title='Reg' data-ref="192Reg">Reg</a>);</td></tr>
<tr><th id="1601">1601</th><td>}</td></tr>
<tr><th id="1602">1602</th><td></td></tr>
<tr><th id="1603">1603</th><td><em>static</em> <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::ArgDescriptor" title='llvm::ArgDescriptor' data-ref="llvm::ArgDescriptor">ArgDescriptor</a> <dfn class="tu decl def" id="_ZL19allocateSGPR32InputRN4llvm7CCStateE" title='allocateSGPR32Input' data-type='llvm::ArgDescriptor allocateSGPR32Input(llvm::CCState &amp; CCInfo)' data-ref="_ZL19allocateSGPR32InputRN4llvm7CCStateE">allocateSGPR32Input</dfn>(<a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCState" title='llvm::CCState' data-ref="llvm::CCState">CCState</a> &amp;<dfn class="local col4 decl" id="194CCInfo" title='CCInfo' data-type='llvm::CCState &amp;' data-ref="194CCInfo">CCInfo</dfn>) {</td></tr>
<tr><th id="1604">1604</th><td>  <b>return</b> allocateSGPR32InputImpl(CCInfo, &amp;AMDGPU::<span class='error' title="no member named &apos;SGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR_32RegClass</span>, <var>32</var>);</td></tr>
<tr><th id="1605">1605</th><td>}</td></tr>
<tr><th id="1606">1606</th><td></td></tr>
<tr><th id="1607">1607</th><td><em>static</em> <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::ArgDescriptor" title='llvm::ArgDescriptor' data-ref="llvm::ArgDescriptor">ArgDescriptor</a> <dfn class="tu decl def" id="_ZL19allocateSGPR64InputRN4llvm7CCStateE" title='allocateSGPR64Input' data-type='llvm::ArgDescriptor allocateSGPR64Input(llvm::CCState &amp; CCInfo)' data-ref="_ZL19allocateSGPR64InputRN4llvm7CCStateE">allocateSGPR64Input</dfn>(<a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCState" title='llvm::CCState' data-ref="llvm::CCState">CCState</a> &amp;<dfn class="local col5 decl" id="195CCInfo" title='CCInfo' data-type='llvm::CCState &amp;' data-ref="195CCInfo">CCInfo</dfn>) {</td></tr>
<tr><th id="1608">1608</th><td>  <b>return</b> allocateSGPR32InputImpl(CCInfo, &amp;AMDGPU::<span class='error' title="no member named &apos;SGPR_64RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR_64RegClass</span>, <var>16</var>);</td></tr>
<tr><th id="1609">1609</th><td>}</td></tr>
<tr><th id="1610">1610</th><td></td></tr>
<tr><th id="1611">1611</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL25allocateSpecialInputVGPRsRN4llvm7CCStateERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE" title='allocateSpecialInputVGPRs' data-type='void allocateSpecialInputVGPRs(llvm::CCState &amp; CCInfo, llvm::MachineFunction &amp; MF, const llvm::SIRegisterInfo &amp; TRI, llvm::SIMachineFunctionInfo &amp; Info)' data-ref="_ZL25allocateSpecialInputVGPRsRN4llvm7CCStateERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE">allocateSpecialInputVGPRs</dfn>(<a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCState" title='llvm::CCState' data-ref="llvm::CCState">CCState</a> &amp;<dfn class="local col6 decl" id="196CCInfo" title='CCInfo' data-type='llvm::CCState &amp;' data-ref="196CCInfo">CCInfo</dfn>,</td></tr>
<tr><th id="1612">1612</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="197MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="197MF">MF</dfn>,</td></tr>
<tr><th id="1613">1613</th><td>                                      <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> &amp;<dfn class="local col8 decl" id="198TRI" title='TRI' data-type='const llvm::SIRegisterInfo &amp;' data-ref="198TRI">TRI</dfn>,</td></tr>
<tr><th id="1614">1614</th><td>                                      <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a> &amp;<dfn class="local col9 decl" id="199Info" title='Info' data-type='llvm::SIMachineFunctionInfo &amp;' data-ref="199Info">Info</dfn>) {</td></tr>
<tr><th id="1615">1615</th><td>  <b>if</b> (<a class="local col9 ref" href="#199Info" title='Info' data-ref="199Info">Info</a>.<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo14hasWorkItemIDXEv" title='llvm::SIMachineFunctionInfo::hasWorkItemIDX' data-ref="_ZNK4llvm21SIMachineFunctionInfo14hasWorkItemIDXEv">hasWorkItemIDX</a>())</td></tr>
<tr><th id="1616">1616</th><td>    <a class="local col9 ref" href="#199Info" title='Info' data-ref="199Info">Info</a>.<a class="ref" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo14setWorkItemIDXENS_13ArgDescriptorE" title='llvm::SIMachineFunctionInfo::setWorkItemIDX' data-ref="_ZN4llvm21SIMachineFunctionInfo14setWorkItemIDXENS_13ArgDescriptorE">setWorkItemIDX</a>(<a class="tu ref" href="#_ZL19allocateVGPR32InputRN4llvm7CCStateE" title='allocateVGPR32Input' data-use='c' data-ref="_ZL19allocateVGPR32InputRN4llvm7CCStateE">allocateVGPR32Input</a>(<span class='refarg'><a class="local col6 ref" href="#196CCInfo" title='CCInfo' data-ref="196CCInfo">CCInfo</a></span>));</td></tr>
<tr><th id="1617">1617</th><td></td></tr>
<tr><th id="1618">1618</th><td>  <b>if</b> (<a class="local col9 ref" href="#199Info" title='Info' data-ref="199Info">Info</a>.<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo14hasWorkItemIDYEv" title='llvm::SIMachineFunctionInfo::hasWorkItemIDY' data-ref="_ZNK4llvm21SIMachineFunctionInfo14hasWorkItemIDYEv">hasWorkItemIDY</a>())</td></tr>
<tr><th id="1619">1619</th><td>    <a class="local col9 ref" href="#199Info" title='Info' data-ref="199Info">Info</a>.<a class="ref" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo14setWorkItemIDYENS_13ArgDescriptorE" title='llvm::SIMachineFunctionInfo::setWorkItemIDY' data-ref="_ZN4llvm21SIMachineFunctionInfo14setWorkItemIDYENS_13ArgDescriptorE">setWorkItemIDY</a>(<a class="tu ref" href="#_ZL19allocateVGPR32InputRN4llvm7CCStateE" title='allocateVGPR32Input' data-use='c' data-ref="_ZL19allocateVGPR32InputRN4llvm7CCStateE">allocateVGPR32Input</a>(<span class='refarg'><a class="local col6 ref" href="#196CCInfo" title='CCInfo' data-ref="196CCInfo">CCInfo</a></span>));</td></tr>
<tr><th id="1620">1620</th><td></td></tr>
<tr><th id="1621">1621</th><td>  <b>if</b> (<a class="local col9 ref" href="#199Info" title='Info' data-ref="199Info">Info</a>.<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo14hasWorkItemIDZEv" title='llvm::SIMachineFunctionInfo::hasWorkItemIDZ' data-ref="_ZNK4llvm21SIMachineFunctionInfo14hasWorkItemIDZEv">hasWorkItemIDZ</a>())</td></tr>
<tr><th id="1622">1622</th><td>    <a class="local col9 ref" href="#199Info" title='Info' data-ref="199Info">Info</a>.<a class="ref" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo14setWorkItemIDZENS_13ArgDescriptorE" title='llvm::SIMachineFunctionInfo::setWorkItemIDZ' data-ref="_ZN4llvm21SIMachineFunctionInfo14setWorkItemIDZENS_13ArgDescriptorE">setWorkItemIDZ</a>(<a class="tu ref" href="#_ZL19allocateVGPR32InputRN4llvm7CCStateE" title='allocateVGPR32Input' data-use='c' data-ref="_ZL19allocateVGPR32InputRN4llvm7CCStateE">allocateVGPR32Input</a>(<span class='refarg'><a class="local col6 ref" href="#196CCInfo" title='CCInfo' data-ref="196CCInfo">CCInfo</a></span>));</td></tr>
<tr><th id="1623">1623</th><td>}</td></tr>
<tr><th id="1624">1624</th><td></td></tr>
<tr><th id="1625">1625</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL25allocateSpecialInputSGPRsRN4llvm7CCStateERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE" title='allocateSpecialInputSGPRs' data-type='void allocateSpecialInputSGPRs(llvm::CCState &amp; CCInfo, llvm::MachineFunction &amp; MF, const llvm::SIRegisterInfo &amp; TRI, llvm::SIMachineFunctionInfo &amp; Info)' data-ref="_ZL25allocateSpecialInputSGPRsRN4llvm7CCStateERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE">allocateSpecialInputSGPRs</dfn>(<a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCState" title='llvm::CCState' data-ref="llvm::CCState">CCState</a> &amp;<dfn class="local col0 decl" id="200CCInfo" title='CCInfo' data-type='llvm::CCState &amp;' data-ref="200CCInfo">CCInfo</dfn>,</td></tr>
<tr><th id="1626">1626</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="201MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="201MF">MF</dfn>,</td></tr>
<tr><th id="1627">1627</th><td>                                      <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> &amp;<dfn class="local col2 decl" id="202TRI" title='TRI' data-type='const llvm::SIRegisterInfo &amp;' data-ref="202TRI">TRI</dfn>,</td></tr>
<tr><th id="1628">1628</th><td>                                      <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a> &amp;<dfn class="local col3 decl" id="203Info" title='Info' data-type='llvm::SIMachineFunctionInfo &amp;' data-ref="203Info">Info</dfn>) {</td></tr>
<tr><th id="1629">1629</th><td>  <em>auto</em> &amp;<dfn class="local col4 decl" id="204ArgInfo" title='ArgInfo' data-type='llvm::AMDGPUFunctionArgInfo &amp;' data-ref="204ArgInfo">ArgInfo</dfn> = <a class="local col3 ref" href="#203Info" title='Info' data-ref="203Info">Info</a>.<a class="ref" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo10getArgInfoEv" title='llvm::SIMachineFunctionInfo::getArgInfo' data-ref="_ZN4llvm21SIMachineFunctionInfo10getArgInfoEv">getArgInfo</a>();</td></tr>
<tr><th id="1630">1630</th><td></td></tr>
<tr><th id="1631">1631</th><td>  <i>// TODO: Unify handling with private memory pointers.</i></td></tr>
<tr><th id="1632">1632</th><td></td></tr>
<tr><th id="1633">1633</th><td>  <b>if</b> (<a class="local col3 ref" href="#203Info" title='Info' data-ref="203Info">Info</a>.<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo14hasDispatchPtrEv" title='llvm::SIMachineFunctionInfo::hasDispatchPtr' data-ref="_ZNK4llvm21SIMachineFunctionInfo14hasDispatchPtrEv">hasDispatchPtr</a>())</td></tr>
<tr><th id="1634">1634</th><td>    <a class="local col4 ref" href="#204ArgInfo" title='ArgInfo' data-ref="204ArgInfo">ArgInfo</a>.<a class="ref" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::DispatchPtr" title='llvm::AMDGPUFunctionArgInfo::DispatchPtr' data-ref="llvm::AMDGPUFunctionArgInfo::DispatchPtr">DispatchPtr</a> <a class="ref" href="AMDGPUArgumentUsageInfo.h.html#25" title='llvm::ArgDescriptor::operator=' data-ref="_ZN4llvm13ArgDescriptoraSEOS0_">=</a> <a class="tu ref" href="#_ZL19allocateSGPR64InputRN4llvm7CCStateE" title='allocateSGPR64Input' data-use='c' data-ref="_ZL19allocateSGPR64InputRN4llvm7CCStateE">allocateSGPR64Input</a>(<span class='refarg'><a class="local col0 ref" href="#200CCInfo" title='CCInfo' data-ref="200CCInfo">CCInfo</a></span>);</td></tr>
<tr><th id="1635">1635</th><td></td></tr>
<tr><th id="1636">1636</th><td>  <b>if</b> (<a class="local col3 ref" href="#203Info" title='Info' data-ref="203Info">Info</a>.<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo11hasQueuePtrEv" title='llvm::SIMachineFunctionInfo::hasQueuePtr' data-ref="_ZNK4llvm21SIMachineFunctionInfo11hasQueuePtrEv">hasQueuePtr</a>())</td></tr>
<tr><th id="1637">1637</th><td>    <a class="local col4 ref" href="#204ArgInfo" title='ArgInfo' data-ref="204ArgInfo">ArgInfo</a>.<a class="ref" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::QueuePtr" title='llvm::AMDGPUFunctionArgInfo::QueuePtr' data-ref="llvm::AMDGPUFunctionArgInfo::QueuePtr">QueuePtr</a> <a class="ref" href="AMDGPUArgumentUsageInfo.h.html#25" title='llvm::ArgDescriptor::operator=' data-ref="_ZN4llvm13ArgDescriptoraSEOS0_">=</a> <a class="tu ref" href="#_ZL19allocateSGPR64InputRN4llvm7CCStateE" title='allocateSGPR64Input' data-use='c' data-ref="_ZL19allocateSGPR64InputRN4llvm7CCStateE">allocateSGPR64Input</a>(<span class='refarg'><a class="local col0 ref" href="#200CCInfo" title='CCInfo' data-ref="200CCInfo">CCInfo</a></span>);</td></tr>
<tr><th id="1638">1638</th><td></td></tr>
<tr><th id="1639">1639</th><td>  <b>if</b> (<a class="local col3 ref" href="#203Info" title='Info' data-ref="203Info">Info</a>.<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo20hasKernargSegmentPtrEv" title='llvm::SIMachineFunctionInfo::hasKernargSegmentPtr' data-ref="_ZNK4llvm21SIMachineFunctionInfo20hasKernargSegmentPtrEv">hasKernargSegmentPtr</a>())</td></tr>
<tr><th id="1640">1640</th><td>    <a class="local col4 ref" href="#204ArgInfo" title='ArgInfo' data-ref="204ArgInfo">ArgInfo</a>.<a class="ref" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::KernargSegmentPtr" title='llvm::AMDGPUFunctionArgInfo::KernargSegmentPtr' data-ref="llvm::AMDGPUFunctionArgInfo::KernargSegmentPtr">KernargSegmentPtr</a> <a class="ref" href="AMDGPUArgumentUsageInfo.h.html#25" title='llvm::ArgDescriptor::operator=' data-ref="_ZN4llvm13ArgDescriptoraSEOS0_">=</a> <a class="tu ref" href="#_ZL19allocateSGPR64InputRN4llvm7CCStateE" title='allocateSGPR64Input' data-use='c' data-ref="_ZL19allocateSGPR64InputRN4llvm7CCStateE">allocateSGPR64Input</a>(<span class='refarg'><a class="local col0 ref" href="#200CCInfo" title='CCInfo' data-ref="200CCInfo">CCInfo</a></span>);</td></tr>
<tr><th id="1641">1641</th><td></td></tr>
<tr><th id="1642">1642</th><td>  <b>if</b> (<a class="local col3 ref" href="#203Info" title='Info' data-ref="203Info">Info</a>.<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo13hasDispatchIDEv" title='llvm::SIMachineFunctionInfo::hasDispatchID' data-ref="_ZNK4llvm21SIMachineFunctionInfo13hasDispatchIDEv">hasDispatchID</a>())</td></tr>
<tr><th id="1643">1643</th><td>    <a class="local col4 ref" href="#204ArgInfo" title='ArgInfo' data-ref="204ArgInfo">ArgInfo</a>.<a class="ref" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::DispatchID" title='llvm::AMDGPUFunctionArgInfo::DispatchID' data-ref="llvm::AMDGPUFunctionArgInfo::DispatchID">DispatchID</a> <a class="ref" href="AMDGPUArgumentUsageInfo.h.html#25" title='llvm::ArgDescriptor::operator=' data-ref="_ZN4llvm13ArgDescriptoraSEOS0_">=</a> <a class="tu ref" href="#_ZL19allocateSGPR64InputRN4llvm7CCStateE" title='allocateSGPR64Input' data-use='c' data-ref="_ZL19allocateSGPR64InputRN4llvm7CCStateE">allocateSGPR64Input</a>(<span class='refarg'><a class="local col0 ref" href="#200CCInfo" title='CCInfo' data-ref="200CCInfo">CCInfo</a></span>);</td></tr>
<tr><th id="1644">1644</th><td></td></tr>
<tr><th id="1645">1645</th><td>  <i>// flat_scratch_init is not applicable for non-kernel functions.</i></td></tr>
<tr><th id="1646">1646</th><td></td></tr>
<tr><th id="1647">1647</th><td>  <b>if</b> (<a class="local col3 ref" href="#203Info" title='Info' data-ref="203Info">Info</a>.<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo15hasWorkGroupIDXEv" title='llvm::SIMachineFunctionInfo::hasWorkGroupIDX' data-ref="_ZNK4llvm21SIMachineFunctionInfo15hasWorkGroupIDXEv">hasWorkGroupIDX</a>())</td></tr>
<tr><th id="1648">1648</th><td>    <a class="local col4 ref" href="#204ArgInfo" title='ArgInfo' data-ref="204ArgInfo">ArgInfo</a>.<a class="ref" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::WorkGroupIDX" title='llvm::AMDGPUFunctionArgInfo::WorkGroupIDX' data-ref="llvm::AMDGPUFunctionArgInfo::WorkGroupIDX">WorkGroupIDX</a> <a class="ref" href="AMDGPUArgumentUsageInfo.h.html#25" title='llvm::ArgDescriptor::operator=' data-ref="_ZN4llvm13ArgDescriptoraSEOS0_">=</a> <a class="tu ref" href="#_ZL19allocateSGPR32InputRN4llvm7CCStateE" title='allocateSGPR32Input' data-use='c' data-ref="_ZL19allocateSGPR32InputRN4llvm7CCStateE">allocateSGPR32Input</a>(<span class='refarg'><a class="local col0 ref" href="#200CCInfo" title='CCInfo' data-ref="200CCInfo">CCInfo</a></span>);</td></tr>
<tr><th id="1649">1649</th><td></td></tr>
<tr><th id="1650">1650</th><td>  <b>if</b> (<a class="local col3 ref" href="#203Info" title='Info' data-ref="203Info">Info</a>.<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo15hasWorkGroupIDYEv" title='llvm::SIMachineFunctionInfo::hasWorkGroupIDY' data-ref="_ZNK4llvm21SIMachineFunctionInfo15hasWorkGroupIDYEv">hasWorkGroupIDY</a>())</td></tr>
<tr><th id="1651">1651</th><td>    <a class="local col4 ref" href="#204ArgInfo" title='ArgInfo' data-ref="204ArgInfo">ArgInfo</a>.<a class="ref" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::WorkGroupIDY" title='llvm::AMDGPUFunctionArgInfo::WorkGroupIDY' data-ref="llvm::AMDGPUFunctionArgInfo::WorkGroupIDY">WorkGroupIDY</a> <a class="ref" href="AMDGPUArgumentUsageInfo.h.html#25" title='llvm::ArgDescriptor::operator=' data-ref="_ZN4llvm13ArgDescriptoraSEOS0_">=</a> <a class="tu ref" href="#_ZL19allocateSGPR32InputRN4llvm7CCStateE" title='allocateSGPR32Input' data-use='c' data-ref="_ZL19allocateSGPR32InputRN4llvm7CCStateE">allocateSGPR32Input</a>(<span class='refarg'><a class="local col0 ref" href="#200CCInfo" title='CCInfo' data-ref="200CCInfo">CCInfo</a></span>);</td></tr>
<tr><th id="1652">1652</th><td></td></tr>
<tr><th id="1653">1653</th><td>  <b>if</b> (<a class="local col3 ref" href="#203Info" title='Info' data-ref="203Info">Info</a>.<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo15hasWorkGroupIDZEv" title='llvm::SIMachineFunctionInfo::hasWorkGroupIDZ' data-ref="_ZNK4llvm21SIMachineFunctionInfo15hasWorkGroupIDZEv">hasWorkGroupIDZ</a>())</td></tr>
<tr><th id="1654">1654</th><td>    <a class="local col4 ref" href="#204ArgInfo" title='ArgInfo' data-ref="204ArgInfo">ArgInfo</a>.<a class="ref" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::WorkGroupIDZ" title='llvm::AMDGPUFunctionArgInfo::WorkGroupIDZ' data-ref="llvm::AMDGPUFunctionArgInfo::WorkGroupIDZ">WorkGroupIDZ</a> <a class="ref" href="AMDGPUArgumentUsageInfo.h.html#25" title='llvm::ArgDescriptor::operator=' data-ref="_ZN4llvm13ArgDescriptoraSEOS0_">=</a> <a class="tu ref" href="#_ZL19allocateSGPR32InputRN4llvm7CCStateE" title='allocateSGPR32Input' data-use='c' data-ref="_ZL19allocateSGPR32InputRN4llvm7CCStateE">allocateSGPR32Input</a>(<span class='refarg'><a class="local col0 ref" href="#200CCInfo" title='CCInfo' data-ref="200CCInfo">CCInfo</a></span>);</td></tr>
<tr><th id="1655">1655</th><td></td></tr>
<tr><th id="1656">1656</th><td>  <b>if</b> (<a class="local col3 ref" href="#203Info" title='Info' data-ref="203Info">Info</a>.<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo17hasImplicitArgPtrEv" title='llvm::SIMachineFunctionInfo::hasImplicitArgPtr' data-ref="_ZNK4llvm21SIMachineFunctionInfo17hasImplicitArgPtrEv">hasImplicitArgPtr</a>())</td></tr>
<tr><th id="1657">1657</th><td>    <a class="local col4 ref" href="#204ArgInfo" title='ArgInfo' data-ref="204ArgInfo">ArgInfo</a>.<a class="ref" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::ImplicitArgPtr" title='llvm::AMDGPUFunctionArgInfo::ImplicitArgPtr' data-ref="llvm::AMDGPUFunctionArgInfo::ImplicitArgPtr">ImplicitArgPtr</a> <a class="ref" href="AMDGPUArgumentUsageInfo.h.html#25" title='llvm::ArgDescriptor::operator=' data-ref="_ZN4llvm13ArgDescriptoraSEOS0_">=</a> <a class="tu ref" href="#_ZL19allocateSGPR64InputRN4llvm7CCStateE" title='allocateSGPR64Input' data-use='c' data-ref="_ZL19allocateSGPR64InputRN4llvm7CCStateE">allocateSGPR64Input</a>(<span class='refarg'><a class="local col0 ref" href="#200CCInfo" title='CCInfo' data-ref="200CCInfo">CCInfo</a></span>);</td></tr>
<tr><th id="1658">1658</th><td>}</td></tr>
<tr><th id="1659">1659</th><td></td></tr>
<tr><th id="1660">1660</th><td><i  data-doc="_ZL20allocateHSAUserSGPRsRN4llvm7CCStateERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE">// Allocate special inputs passed in user SGPRs.</i></td></tr>
<tr><th id="1661">1661</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL20allocateHSAUserSGPRsRN4llvm7CCStateERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE" title='allocateHSAUserSGPRs' data-type='void allocateHSAUserSGPRs(llvm::CCState &amp; CCInfo, llvm::MachineFunction &amp; MF, const llvm::SIRegisterInfo &amp; TRI, llvm::SIMachineFunctionInfo &amp; Info)' data-ref="_ZL20allocateHSAUserSGPRsRN4llvm7CCStateERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE">allocateHSAUserSGPRs</dfn>(<a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCState" title='llvm::CCState' data-ref="llvm::CCState">CCState</a> &amp;<dfn class="local col5 decl" id="205CCInfo" title='CCInfo' data-type='llvm::CCState &amp;' data-ref="205CCInfo">CCInfo</dfn>,</td></tr>
<tr><th id="1662">1662</th><td>                                 <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="206MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="206MF">MF</dfn>,</td></tr>
<tr><th id="1663">1663</th><td>                                 <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> &amp;<dfn class="local col7 decl" id="207TRI" title='TRI' data-type='const llvm::SIRegisterInfo &amp;' data-ref="207TRI">TRI</dfn>,</td></tr>
<tr><th id="1664">1664</th><td>                                 <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a> &amp;<dfn class="local col8 decl" id="208Info" title='Info' data-type='llvm::SIMachineFunctionInfo &amp;' data-ref="208Info">Info</dfn>) {</td></tr>
<tr><th id="1665">1665</th><td>  <b>if</b> (<a class="local col8 ref" href="#208Info" title='Info' data-ref="208Info">Info</a>.<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo20hasImplicitBufferPtrEv" title='llvm::SIMachineFunctionInfo::hasImplicitBufferPtr' data-ref="_ZNK4llvm21SIMachineFunctionInfo20hasImplicitBufferPtrEv">hasImplicitBufferPtr</a>()) {</td></tr>
<tr><th id="1666">1666</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="209ImplicitBufferPtrReg" title='ImplicitBufferPtrReg' data-type='unsigned int' data-ref="209ImplicitBufferPtrReg">ImplicitBufferPtrReg</dfn> = <a class="local col8 ref" href="#208Info" title='Info' data-ref="208Info">Info</a>.<a class="ref" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo20addImplicitBufferPtrERKNS_14SIRegisterInfoE" title='llvm::SIMachineFunctionInfo::addImplicitBufferPtr' data-ref="_ZN4llvm21SIMachineFunctionInfo20addImplicitBufferPtrERKNS_14SIRegisterInfoE">addImplicitBufferPtr</a>(<a class="local col7 ref" href="#207TRI" title='TRI' data-ref="207TRI">TRI</a>);</td></tr>
<tr><th id="1667">1667</th><td>    MF.addLiveIn(ImplicitBufferPtrReg, &amp;AMDGPU::<span class='error' title="no member named &apos;SGPR_64RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR_64RegClass</span>);</td></tr>
<tr><th id="1668">1668</th><td>    <a class="local col5 ref" href="#205CCInfo" title='CCInfo' data-ref="205CCInfo">CCInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState11AllocateRegEj" title='llvm::CCState::AllocateReg' data-ref="_ZN4llvm7CCState11AllocateRegEj">AllocateReg</a>(<a class="local col9 ref" href="#209ImplicitBufferPtrReg" title='ImplicitBufferPtrReg' data-ref="209ImplicitBufferPtrReg">ImplicitBufferPtrReg</a>);</td></tr>
<tr><th id="1669">1669</th><td>  }</td></tr>
<tr><th id="1670">1670</th><td></td></tr>
<tr><th id="1671">1671</th><td>  <i>// FIXME: How should these inputs interact with inreg / custom SGPR inputs?</i></td></tr>
<tr><th id="1672">1672</th><td>  <b>if</b> (<a class="local col8 ref" href="#208Info" title='Info' data-ref="208Info">Info</a>.<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo23hasPrivateSegmentBufferEv" title='llvm::SIMachineFunctionInfo::hasPrivateSegmentBuffer' data-ref="_ZNK4llvm21SIMachineFunctionInfo23hasPrivateSegmentBufferEv">hasPrivateSegmentBuffer</a>()) {</td></tr>
<tr><th id="1673">1673</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="210PrivateSegmentBufferReg" title='PrivateSegmentBufferReg' data-type='unsigned int' data-ref="210PrivateSegmentBufferReg">PrivateSegmentBufferReg</dfn> = <a class="local col8 ref" href="#208Info" title='Info' data-ref="208Info">Info</a>.<a class="ref" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo23addPrivateSegmentBufferERKNS_14SIRegisterInfoE" title='llvm::SIMachineFunctionInfo::addPrivateSegmentBuffer' data-ref="_ZN4llvm21SIMachineFunctionInfo23addPrivateSegmentBufferERKNS_14SIRegisterInfoE">addPrivateSegmentBuffer</a>(<a class="local col7 ref" href="#207TRI" title='TRI' data-ref="207TRI">TRI</a>);</td></tr>
<tr><th id="1674">1674</th><td>    MF.addLiveIn(PrivateSegmentBufferReg, &amp;AMDGPU::<span class='error' title="no member named &apos;SGPR_128RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR_128RegClass</span>);</td></tr>
<tr><th id="1675">1675</th><td>    <a class="local col5 ref" href="#205CCInfo" title='CCInfo' data-ref="205CCInfo">CCInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState11AllocateRegEj" title='llvm::CCState::AllocateReg' data-ref="_ZN4llvm7CCState11AllocateRegEj">AllocateReg</a>(<a class="local col0 ref" href="#210PrivateSegmentBufferReg" title='PrivateSegmentBufferReg' data-ref="210PrivateSegmentBufferReg">PrivateSegmentBufferReg</a>);</td></tr>
<tr><th id="1676">1676</th><td>  }</td></tr>
<tr><th id="1677">1677</th><td></td></tr>
<tr><th id="1678">1678</th><td>  <b>if</b> (<a class="local col8 ref" href="#208Info" title='Info' data-ref="208Info">Info</a>.<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo14hasDispatchPtrEv" title='llvm::SIMachineFunctionInfo::hasDispatchPtr' data-ref="_ZNK4llvm21SIMachineFunctionInfo14hasDispatchPtrEv">hasDispatchPtr</a>()) {</td></tr>
<tr><th id="1679">1679</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="211DispatchPtrReg" title='DispatchPtrReg' data-type='unsigned int' data-ref="211DispatchPtrReg">DispatchPtrReg</dfn> = <a class="local col8 ref" href="#208Info" title='Info' data-ref="208Info">Info</a>.<a class="ref" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo14addDispatchPtrERKNS_14SIRegisterInfoE" title='llvm::SIMachineFunctionInfo::addDispatchPtr' data-ref="_ZN4llvm21SIMachineFunctionInfo14addDispatchPtrERKNS_14SIRegisterInfoE">addDispatchPtr</a>(<a class="local col7 ref" href="#207TRI" title='TRI' data-ref="207TRI">TRI</a>);</td></tr>
<tr><th id="1680">1680</th><td>    MF.addLiveIn(DispatchPtrReg, &amp;AMDGPU::<span class='error' title="no member named &apos;SGPR_64RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR_64RegClass</span>);</td></tr>
<tr><th id="1681">1681</th><td>    <a class="local col5 ref" href="#205CCInfo" title='CCInfo' data-ref="205CCInfo">CCInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState11AllocateRegEj" title='llvm::CCState::AllocateReg' data-ref="_ZN4llvm7CCState11AllocateRegEj">AllocateReg</a>(<a class="local col1 ref" href="#211DispatchPtrReg" title='DispatchPtrReg' data-ref="211DispatchPtrReg">DispatchPtrReg</a>);</td></tr>
<tr><th id="1682">1682</th><td>  }</td></tr>
<tr><th id="1683">1683</th><td></td></tr>
<tr><th id="1684">1684</th><td>  <b>if</b> (<a class="local col8 ref" href="#208Info" title='Info' data-ref="208Info">Info</a>.<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo11hasQueuePtrEv" title='llvm::SIMachineFunctionInfo::hasQueuePtr' data-ref="_ZNK4llvm21SIMachineFunctionInfo11hasQueuePtrEv">hasQueuePtr</a>()) {</td></tr>
<tr><th id="1685">1685</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="212QueuePtrReg" title='QueuePtrReg' data-type='unsigned int' data-ref="212QueuePtrReg">QueuePtrReg</dfn> = <a class="local col8 ref" href="#208Info" title='Info' data-ref="208Info">Info</a>.<a class="ref" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo11addQueuePtrERKNS_14SIRegisterInfoE" title='llvm::SIMachineFunctionInfo::addQueuePtr' data-ref="_ZN4llvm21SIMachineFunctionInfo11addQueuePtrERKNS_14SIRegisterInfoE">addQueuePtr</a>(<a class="local col7 ref" href="#207TRI" title='TRI' data-ref="207TRI">TRI</a>);</td></tr>
<tr><th id="1686">1686</th><td>    MF.addLiveIn(QueuePtrReg, &amp;AMDGPU::<span class='error' title="no member named &apos;SGPR_64RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR_64RegClass</span>);</td></tr>
<tr><th id="1687">1687</th><td>    <a class="local col5 ref" href="#205CCInfo" title='CCInfo' data-ref="205CCInfo">CCInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState11AllocateRegEj" title='llvm::CCState::AllocateReg' data-ref="_ZN4llvm7CCState11AllocateRegEj">AllocateReg</a>(<a class="local col2 ref" href="#212QueuePtrReg" title='QueuePtrReg' data-ref="212QueuePtrReg">QueuePtrReg</a>);</td></tr>
<tr><th id="1688">1688</th><td>  }</td></tr>
<tr><th id="1689">1689</th><td></td></tr>
<tr><th id="1690">1690</th><td>  <b>if</b> (<a class="local col8 ref" href="#208Info" title='Info' data-ref="208Info">Info</a>.<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo20hasKernargSegmentPtrEv" title='llvm::SIMachineFunctionInfo::hasKernargSegmentPtr' data-ref="_ZNK4llvm21SIMachineFunctionInfo20hasKernargSegmentPtrEv">hasKernargSegmentPtr</a>()) {</td></tr>
<tr><th id="1691">1691</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="213InputPtrReg" title='InputPtrReg' data-type='unsigned int' data-ref="213InputPtrReg">InputPtrReg</dfn> = <a class="local col8 ref" href="#208Info" title='Info' data-ref="208Info">Info</a>.<a class="ref" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo20addKernargSegmentPtrERKNS_14SIRegisterInfoE" title='llvm::SIMachineFunctionInfo::addKernargSegmentPtr' data-ref="_ZN4llvm21SIMachineFunctionInfo20addKernargSegmentPtrERKNS_14SIRegisterInfoE">addKernargSegmentPtr</a>(<a class="local col7 ref" href="#207TRI" title='TRI' data-ref="207TRI">TRI</a>);</td></tr>
<tr><th id="1692">1692</th><td>    MF.addLiveIn(InputPtrReg, &amp;AMDGPU::<span class='error' title="no member named &apos;SGPR_64RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR_64RegClass</span>);</td></tr>
<tr><th id="1693">1693</th><td>    <a class="local col5 ref" href="#205CCInfo" title='CCInfo' data-ref="205CCInfo">CCInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState11AllocateRegEj" title='llvm::CCState::AllocateReg' data-ref="_ZN4llvm7CCState11AllocateRegEj">AllocateReg</a>(<a class="local col3 ref" href="#213InputPtrReg" title='InputPtrReg' data-ref="213InputPtrReg">InputPtrReg</a>);</td></tr>
<tr><th id="1694">1694</th><td>  }</td></tr>
<tr><th id="1695">1695</th><td></td></tr>
<tr><th id="1696">1696</th><td>  <b>if</b> (<a class="local col8 ref" href="#208Info" title='Info' data-ref="208Info">Info</a>.<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo13hasDispatchIDEv" title='llvm::SIMachineFunctionInfo::hasDispatchID' data-ref="_ZNK4llvm21SIMachineFunctionInfo13hasDispatchIDEv">hasDispatchID</a>()) {</td></tr>
<tr><th id="1697">1697</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="214DispatchIDReg" title='DispatchIDReg' data-type='unsigned int' data-ref="214DispatchIDReg">DispatchIDReg</dfn> = <a class="local col8 ref" href="#208Info" title='Info' data-ref="208Info">Info</a>.<a class="ref" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo13addDispatchIDERKNS_14SIRegisterInfoE" title='llvm::SIMachineFunctionInfo::addDispatchID' data-ref="_ZN4llvm21SIMachineFunctionInfo13addDispatchIDERKNS_14SIRegisterInfoE">addDispatchID</a>(<a class="local col7 ref" href="#207TRI" title='TRI' data-ref="207TRI">TRI</a>);</td></tr>
<tr><th id="1698">1698</th><td>    MF.addLiveIn(DispatchIDReg, &amp;AMDGPU::<span class='error' title="no member named &apos;SGPR_64RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR_64RegClass</span>);</td></tr>
<tr><th id="1699">1699</th><td>    <a class="local col5 ref" href="#205CCInfo" title='CCInfo' data-ref="205CCInfo">CCInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState11AllocateRegEj" title='llvm::CCState::AllocateReg' data-ref="_ZN4llvm7CCState11AllocateRegEj">AllocateReg</a>(<a class="local col4 ref" href="#214DispatchIDReg" title='DispatchIDReg' data-ref="214DispatchIDReg">DispatchIDReg</a>);</td></tr>
<tr><th id="1700">1700</th><td>  }</td></tr>
<tr><th id="1701">1701</th><td></td></tr>
<tr><th id="1702">1702</th><td>  <b>if</b> (<a class="local col8 ref" href="#208Info" title='Info' data-ref="208Info">Info</a>.<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo18hasFlatScratchInitEv" title='llvm::SIMachineFunctionInfo::hasFlatScratchInit' data-ref="_ZNK4llvm21SIMachineFunctionInfo18hasFlatScratchInitEv">hasFlatScratchInit</a>()) {</td></tr>
<tr><th id="1703">1703</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="215FlatScratchInitReg" title='FlatScratchInitReg' data-type='unsigned int' data-ref="215FlatScratchInitReg">FlatScratchInitReg</dfn> = <a class="local col8 ref" href="#208Info" title='Info' data-ref="208Info">Info</a>.<a class="ref" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo18addFlatScratchInitERKNS_14SIRegisterInfoE" title='llvm::SIMachineFunctionInfo::addFlatScratchInit' data-ref="_ZN4llvm21SIMachineFunctionInfo18addFlatScratchInitERKNS_14SIRegisterInfoE">addFlatScratchInit</a>(<a class="local col7 ref" href="#207TRI" title='TRI' data-ref="207TRI">TRI</a>);</td></tr>
<tr><th id="1704">1704</th><td>    MF.addLiveIn(FlatScratchInitReg, &amp;AMDGPU::<span class='error' title="no member named &apos;SGPR_64RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR_64RegClass</span>);</td></tr>
<tr><th id="1705">1705</th><td>    <a class="local col5 ref" href="#205CCInfo" title='CCInfo' data-ref="205CCInfo">CCInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState11AllocateRegEj" title='llvm::CCState::AllocateReg' data-ref="_ZN4llvm7CCState11AllocateRegEj">AllocateReg</a>(<a class="local col5 ref" href="#215FlatScratchInitReg" title='FlatScratchInitReg' data-ref="215FlatScratchInitReg">FlatScratchInitReg</a>);</td></tr>
<tr><th id="1706">1706</th><td>  }</td></tr>
<tr><th id="1707">1707</th><td></td></tr>
<tr><th id="1708">1708</th><td>  <i>// TODO: Add GridWorkGroupCount user SGPRs when used. For now with HSA we read</i></td></tr>
<tr><th id="1709">1709</th><td><i>  // these from the dispatch pointer.</i></td></tr>
<tr><th id="1710">1710</th><td>}</td></tr>
<tr><th id="1711">1711</th><td></td></tr>
<tr><th id="1712">1712</th><td><i  data-doc="_ZL19allocateSystemSGPRsRN4llvm7CCStateERNS_15MachineFunctionERNS_21SIMachineFunctionInfoEjb">// Allocate special input registers that are initialized per-wave.</i></td></tr>
<tr><th id="1713">1713</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL19allocateSystemSGPRsRN4llvm7CCStateERNS_15MachineFunctionERNS_21SIMachineFunctionInfoEjb" title='allocateSystemSGPRs' data-type='void allocateSystemSGPRs(llvm::CCState &amp; CCInfo, llvm::MachineFunction &amp; MF, llvm::SIMachineFunctionInfo &amp; Info, CallingConv::ID CallConv, bool IsShader)' data-ref="_ZL19allocateSystemSGPRsRN4llvm7CCStateERNS_15MachineFunctionERNS_21SIMachineFunctionInfoEjb">allocateSystemSGPRs</dfn>(<a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCState" title='llvm::CCState' data-ref="llvm::CCState">CCState</a> &amp;<dfn class="local col6 decl" id="216CCInfo" title='CCInfo' data-type='llvm::CCState &amp;' data-ref="216CCInfo">CCInfo</dfn>,</td></tr>
<tr><th id="1714">1714</th><td>                                <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="217MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="217MF">MF</dfn>,</td></tr>
<tr><th id="1715">1715</th><td>                                <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a> &amp;<dfn class="local col8 decl" id="218Info" title='Info' data-type='llvm::SIMachineFunctionInfo &amp;' data-ref="218Info">Info</dfn>,</td></tr>
<tr><th id="1716">1716</th><td>                                <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col9 decl" id="219CallConv" title='CallConv' data-type='CallingConv::ID' data-ref="219CallConv">CallConv</dfn>,</td></tr>
<tr><th id="1717">1717</th><td>                                <em>bool</em> <dfn class="local col0 decl" id="220IsShader" title='IsShader' data-type='bool' data-ref="220IsShader">IsShader</dfn>) {</td></tr>
<tr><th id="1718">1718</th><td>  <b>if</b> (<a class="local col8 ref" href="#218Info" title='Info' data-ref="218Info">Info</a>.<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo15hasWorkGroupIDXEv" title='llvm::SIMachineFunctionInfo::hasWorkGroupIDX' data-ref="_ZNK4llvm21SIMachineFunctionInfo15hasWorkGroupIDXEv">hasWorkGroupIDX</a>()) {</td></tr>
<tr><th id="1719">1719</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="221Reg" title='Reg' data-type='unsigned int' data-ref="221Reg">Reg</dfn> = <a class="local col8 ref" href="#218Info" title='Info' data-ref="218Info">Info</a>.<a class="ref" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo15addWorkGroupIDXEv" title='llvm::SIMachineFunctionInfo::addWorkGroupIDX' data-ref="_ZN4llvm21SIMachineFunctionInfo15addWorkGroupIDXEv">addWorkGroupIDX</a>();</td></tr>
<tr><th id="1720">1720</th><td>    MF.addLiveIn(Reg, &amp;AMDGPU::<span class='error' title="no member named &apos;SReg_32_XM0RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_32_XM0RegClass</span>);</td></tr>
<tr><th id="1721">1721</th><td>    <a class="local col6 ref" href="#216CCInfo" title='CCInfo' data-ref="216CCInfo">CCInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState11AllocateRegEj" title='llvm::CCState::AllocateReg' data-ref="_ZN4llvm7CCState11AllocateRegEj">AllocateReg</a>(<a class="local col1 ref" href="#221Reg" title='Reg' data-ref="221Reg">Reg</a>);</td></tr>
<tr><th id="1722">1722</th><td>  }</td></tr>
<tr><th id="1723">1723</th><td></td></tr>
<tr><th id="1724">1724</th><td>  <b>if</b> (<a class="local col8 ref" href="#218Info" title='Info' data-ref="218Info">Info</a>.<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo15hasWorkGroupIDYEv" title='llvm::SIMachineFunctionInfo::hasWorkGroupIDY' data-ref="_ZNK4llvm21SIMachineFunctionInfo15hasWorkGroupIDYEv">hasWorkGroupIDY</a>()) {</td></tr>
<tr><th id="1725">1725</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="222Reg" title='Reg' data-type='unsigned int' data-ref="222Reg">Reg</dfn> = <a class="local col8 ref" href="#218Info" title='Info' data-ref="218Info">Info</a>.<a class="ref" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo15addWorkGroupIDYEv" title='llvm::SIMachineFunctionInfo::addWorkGroupIDY' data-ref="_ZN4llvm21SIMachineFunctionInfo15addWorkGroupIDYEv">addWorkGroupIDY</a>();</td></tr>
<tr><th id="1726">1726</th><td>    MF.addLiveIn(Reg, &amp;AMDGPU::<span class='error' title="no member named &apos;SReg_32_XM0RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_32_XM0RegClass</span>);</td></tr>
<tr><th id="1727">1727</th><td>    <a class="local col6 ref" href="#216CCInfo" title='CCInfo' data-ref="216CCInfo">CCInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState11AllocateRegEj" title='llvm::CCState::AllocateReg' data-ref="_ZN4llvm7CCState11AllocateRegEj">AllocateReg</a>(<a class="local col2 ref" href="#222Reg" title='Reg' data-ref="222Reg">Reg</a>);</td></tr>
<tr><th id="1728">1728</th><td>  }</td></tr>
<tr><th id="1729">1729</th><td></td></tr>
<tr><th id="1730">1730</th><td>  <b>if</b> (<a class="local col8 ref" href="#218Info" title='Info' data-ref="218Info">Info</a>.<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo15hasWorkGroupIDZEv" title='llvm::SIMachineFunctionInfo::hasWorkGroupIDZ' data-ref="_ZNK4llvm21SIMachineFunctionInfo15hasWorkGroupIDZEv">hasWorkGroupIDZ</a>()) {</td></tr>
<tr><th id="1731">1731</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="223Reg" title='Reg' data-type='unsigned int' data-ref="223Reg">Reg</dfn> = <a class="local col8 ref" href="#218Info" title='Info' data-ref="218Info">Info</a>.<a class="ref" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo15addWorkGroupIDZEv" title='llvm::SIMachineFunctionInfo::addWorkGroupIDZ' data-ref="_ZN4llvm21SIMachineFunctionInfo15addWorkGroupIDZEv">addWorkGroupIDZ</a>();</td></tr>
<tr><th id="1732">1732</th><td>    MF.addLiveIn(Reg, &amp;AMDGPU::<span class='error' title="no member named &apos;SReg_32_XM0RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_32_XM0RegClass</span>);</td></tr>
<tr><th id="1733">1733</th><td>    <a class="local col6 ref" href="#216CCInfo" title='CCInfo' data-ref="216CCInfo">CCInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState11AllocateRegEj" title='llvm::CCState::AllocateReg' data-ref="_ZN4llvm7CCState11AllocateRegEj">AllocateReg</a>(<a class="local col3 ref" href="#223Reg" title='Reg' data-ref="223Reg">Reg</a>);</td></tr>
<tr><th id="1734">1734</th><td>  }</td></tr>
<tr><th id="1735">1735</th><td></td></tr>
<tr><th id="1736">1736</th><td>  <b>if</b> (<a class="local col8 ref" href="#218Info" title='Info' data-ref="218Info">Info</a>.<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo16hasWorkGroupInfoEv" title='llvm::SIMachineFunctionInfo::hasWorkGroupInfo' data-ref="_ZNK4llvm21SIMachineFunctionInfo16hasWorkGroupInfoEv">hasWorkGroupInfo</a>()) {</td></tr>
<tr><th id="1737">1737</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="224Reg" title='Reg' data-type='unsigned int' data-ref="224Reg">Reg</dfn> = <a class="local col8 ref" href="#218Info" title='Info' data-ref="218Info">Info</a>.<a class="ref" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo16addWorkGroupInfoEv" title='llvm::SIMachineFunctionInfo::addWorkGroupInfo' data-ref="_ZN4llvm21SIMachineFunctionInfo16addWorkGroupInfoEv">addWorkGroupInfo</a>();</td></tr>
<tr><th id="1738">1738</th><td>    MF.addLiveIn(Reg, &amp;AMDGPU::<span class='error' title="no member named &apos;SReg_32_XM0RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_32_XM0RegClass</span>);</td></tr>
<tr><th id="1739">1739</th><td>    <a class="local col6 ref" href="#216CCInfo" title='CCInfo' data-ref="216CCInfo">CCInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState11AllocateRegEj" title='llvm::CCState::AllocateReg' data-ref="_ZN4llvm7CCState11AllocateRegEj">AllocateReg</a>(<a class="local col4 ref" href="#224Reg" title='Reg' data-ref="224Reg">Reg</a>);</td></tr>
<tr><th id="1740">1740</th><td>  }</td></tr>
<tr><th id="1741">1741</th><td></td></tr>
<tr><th id="1742">1742</th><td>  <b>if</b> (<a class="local col8 ref" href="#218Info" title='Info' data-ref="218Info">Info</a>.<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo31hasPrivateSegmentWaveByteOffsetEv" title='llvm::SIMachineFunctionInfo::hasPrivateSegmentWaveByteOffset' data-ref="_ZNK4llvm21SIMachineFunctionInfo31hasPrivateSegmentWaveByteOffsetEv">hasPrivateSegmentWaveByteOffset</a>()) {</td></tr>
<tr><th id="1743">1743</th><td>    <i>// Scratch wave offset passed in system SGPR.</i></td></tr>
<tr><th id="1744">1744</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="225PrivateSegmentWaveByteOffsetReg" title='PrivateSegmentWaveByteOffsetReg' data-type='unsigned int' data-ref="225PrivateSegmentWaveByteOffsetReg">PrivateSegmentWaveByteOffsetReg</dfn>;</td></tr>
<tr><th id="1745">1745</th><td></td></tr>
<tr><th id="1746">1746</th><td>    <b>if</b> (<a class="local col0 ref" href="#220IsShader" title='IsShader' data-ref="220IsShader">IsShader</a>) {</td></tr>
<tr><th id="1747">1747</th><td>      <a class="local col5 ref" href="#225PrivateSegmentWaveByteOffsetReg" title='PrivateSegmentWaveByteOffsetReg' data-ref="225PrivateSegmentWaveByteOffsetReg">PrivateSegmentWaveByteOffsetReg</a> =</td></tr>
<tr><th id="1748">1748</th><td>        <a class="local col8 ref" href="#218Info" title='Info' data-ref="218Info">Info</a>.<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo41getPrivateSegmentWaveByteOffsetSystemSGPREv" title='llvm::SIMachineFunctionInfo::getPrivateSegmentWaveByteOffsetSystemSGPR' data-ref="_ZNK4llvm21SIMachineFunctionInfo41getPrivateSegmentWaveByteOffsetSystemSGPREv">getPrivateSegmentWaveByteOffsetSystemSGPR</a>();</td></tr>
<tr><th id="1749">1749</th><td></td></tr>
<tr><th id="1750">1750</th><td>      <i>// This is true if the scratch wave byte offset doesn't have a fixed</i></td></tr>
<tr><th id="1751">1751</th><td><i>      // location.</i></td></tr>
<tr><th id="1752">1752</th><td>      <b>if</b> (PrivateSegmentWaveByteOffsetReg == AMDGPU::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoRegister</span>) {</td></tr>
<tr><th id="1753">1753</th><td>        <a class="local col5 ref" href="#225PrivateSegmentWaveByteOffsetReg" title='PrivateSegmentWaveByteOffsetReg' data-ref="225PrivateSegmentWaveByteOffsetReg">PrivateSegmentWaveByteOffsetReg</a> = <a class="tu ref" href="#_ZL17findFirstFreeSGPRRN4llvm7CCStateE" title='findFirstFreeSGPR' data-use='c' data-ref="_ZL17findFirstFreeSGPRRN4llvm7CCStateE">findFirstFreeSGPR</a>(<span class='refarg'><a class="local col6 ref" href="#216CCInfo" title='CCInfo' data-ref="216CCInfo">CCInfo</a></span>);</td></tr>
<tr><th id="1754">1754</th><td>        <a class="local col8 ref" href="#218Info" title='Info' data-ref="218Info">Info</a>.<a class="ref" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo31setPrivateSegmentWaveByteOffsetEj" title='llvm::SIMachineFunctionInfo::setPrivateSegmentWaveByteOffset' data-ref="_ZN4llvm21SIMachineFunctionInfo31setPrivateSegmentWaveByteOffsetEj">setPrivateSegmentWaveByteOffset</a>(<a class="local col5 ref" href="#225PrivateSegmentWaveByteOffsetReg" title='PrivateSegmentWaveByteOffsetReg' data-ref="225PrivateSegmentWaveByteOffsetReg">PrivateSegmentWaveByteOffsetReg</a>);</td></tr>
<tr><th id="1755">1755</th><td>      }</td></tr>
<tr><th id="1756">1756</th><td>    } <b>else</b></td></tr>
<tr><th id="1757">1757</th><td>      <a class="local col5 ref" href="#225PrivateSegmentWaveByteOffsetReg" title='PrivateSegmentWaveByteOffsetReg' data-ref="225PrivateSegmentWaveByteOffsetReg">PrivateSegmentWaveByteOffsetReg</a> = <a class="local col8 ref" href="#218Info" title='Info' data-ref="218Info">Info</a>.<a class="ref" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo31addPrivateSegmentWaveByteOffsetEv" title='llvm::SIMachineFunctionInfo::addPrivateSegmentWaveByteOffset' data-ref="_ZN4llvm21SIMachineFunctionInfo31addPrivateSegmentWaveByteOffsetEv">addPrivateSegmentWaveByteOffset</a>();</td></tr>
<tr><th id="1758">1758</th><td></td></tr>
<tr><th id="1759">1759</th><td>    MF.addLiveIn(PrivateSegmentWaveByteOffsetReg, &amp;AMDGPU::<span class='error' title="no member named &apos;SGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR_32RegClass</span>);</td></tr>
<tr><th id="1760">1760</th><td>    <a class="local col6 ref" href="#216CCInfo" title='CCInfo' data-ref="216CCInfo">CCInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState11AllocateRegEj" title='llvm::CCState::AllocateReg' data-ref="_ZN4llvm7CCState11AllocateRegEj">AllocateReg</a>(<a class="local col5 ref" href="#225PrivateSegmentWaveByteOffsetReg" title='PrivateSegmentWaveByteOffsetReg' data-ref="225PrivateSegmentWaveByteOffsetReg">PrivateSegmentWaveByteOffsetReg</a>);</td></tr>
<tr><th id="1761">1761</th><td>  }</td></tr>
<tr><th id="1762">1762</th><td>}</td></tr>
<tr><th id="1763">1763</th><td></td></tr>
<tr><th id="1764">1764</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL24reservePrivateMemoryRegsRKN4llvm13TargetMachineERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE" title='reservePrivateMemoryRegs' data-type='void reservePrivateMemoryRegs(const llvm::TargetMachine &amp; TM, llvm::MachineFunction &amp; MF, const llvm::SIRegisterInfo &amp; TRI, llvm::SIMachineFunctionInfo &amp; Info)' data-ref="_ZL24reservePrivateMemoryRegsRKN4llvm13TargetMachineERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE">reservePrivateMemoryRegs</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::TargetMachine" title='llvm::TargetMachine' data-ref="llvm::TargetMachine">TargetMachine</a> &amp;<dfn class="local col6 decl" id="226TM" title='TM' data-type='const llvm::TargetMachine &amp;' data-ref="226TM">TM</dfn>,</td></tr>
<tr><th id="1765">1765</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="227MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="227MF">MF</dfn>,</td></tr>
<tr><th id="1766">1766</th><td>                                     <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> &amp;<dfn class="local col8 decl" id="228TRI" title='TRI' data-type='const llvm::SIRegisterInfo &amp;' data-ref="228TRI">TRI</dfn>,</td></tr>
<tr><th id="1767">1767</th><td>                                     <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a> &amp;<dfn class="local col9 decl" id="229Info" title='Info' data-type='llvm::SIMachineFunctionInfo &amp;' data-ref="229Info">Info</dfn>) {</td></tr>
<tr><th id="1768">1768</th><td>  <i>// Now that we've figured out where the scratch register inputs are, see if</i></td></tr>
<tr><th id="1769">1769</th><td><i>  // should reserve the arguments and use them directly.</i></td></tr>
<tr><th id="1770">1770</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col0 decl" id="230MFI" title='MFI' data-type='llvm::MachineFrameInfo &amp;' data-ref="230MFI">MFI</dfn> = <a class="local col7 ref" href="#227MF" title='MF' data-ref="227MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="1771">1771</th><td>  <em>bool</em> <dfn class="local col1 decl" id="231HasStackObjects" title='HasStackObjects' data-type='bool' data-ref="231HasStackObjects">HasStackObjects</dfn> = <a class="local col0 ref" href="#230MFI" title='MFI' data-ref="230MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo15hasStackObjectsEv" title='llvm::MachineFrameInfo::hasStackObjects' data-ref="_ZNK4llvm16MachineFrameInfo15hasStackObjectsEv">hasStackObjects</a>();</td></tr>
<tr><th id="1772">1772</th><td>  <em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col2 decl" id="232ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="232ST">ST</dfn> = <a class="local col7 ref" href="#227MF" title='MF' data-ref="227MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="1773">1773</th><td></td></tr>
<tr><th id="1774">1774</th><td>  <i>// Record that we know we have non-spill stack objects so we don't need to</i></td></tr>
<tr><th id="1775">1775</th><td><i>  // check all stack objects later.</i></td></tr>
<tr><th id="1776">1776</th><td>  <b>if</b> (<a class="local col1 ref" href="#231HasStackObjects" title='HasStackObjects' data-ref="231HasStackObjects">HasStackObjects</a>)</td></tr>
<tr><th id="1777">1777</th><td>    <a class="local col9 ref" href="#229Info" title='Info' data-ref="229Info">Info</a>.<a class="ref" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo26setHasNonSpillStackObjectsEb" title='llvm::SIMachineFunctionInfo::setHasNonSpillStackObjects' data-ref="_ZN4llvm21SIMachineFunctionInfo26setHasNonSpillStackObjectsEb">setHasNonSpillStackObjects</a>(<b>true</b>);</td></tr>
<tr><th id="1778">1778</th><td></td></tr>
<tr><th id="1779">1779</th><td>  <i>// Everything live out of a block is spilled with fast regalloc, so it's</i></td></tr>
<tr><th id="1780">1780</th><td><i>  // almost certain that spilling will be required.</i></td></tr>
<tr><th id="1781">1781</th><td>  <b>if</b> (<a class="local col6 ref" href="#226TM" title='TM' data-ref="226TM">TM</a>.<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine11getOptLevelEv" title='llvm::TargetMachine::getOptLevel' data-ref="_ZNK4llvm13TargetMachine11getOptLevelEv">getOptLevel</a>() == <span class="namespace">CodeGenOpt::</span><a class="enum" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeGenOpt::Level::None" title='llvm::CodeGenOpt::Level::None' data-ref="llvm::CodeGenOpt::Level::None">None</a>)</td></tr>
<tr><th id="1782">1782</th><td>    <a class="local col1 ref" href="#231HasStackObjects" title='HasStackObjects' data-ref="231HasStackObjects">HasStackObjects</a> = <b>true</b>;</td></tr>
<tr><th id="1783">1783</th><td></td></tr>
<tr><th id="1784">1784</th><td>  <i>// For now assume stack access is needed in any callee functions, so we need</i></td></tr>
<tr><th id="1785">1785</th><td><i>  // the scratch registers to pass in.</i></td></tr>
<tr><th id="1786">1786</th><td>  <em>bool</em> <dfn class="local col3 decl" id="233RequiresStackAccess" title='RequiresStackAccess' data-type='bool' data-ref="233RequiresStackAccess">RequiresStackAccess</dfn> = <a class="local col1 ref" href="#231HasStackObjects" title='HasStackObjects' data-ref="231HasStackObjects">HasStackObjects</a> || <a class="local col0 ref" href="#230MFI" title='MFI' data-ref="230MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo8hasCallsEv" title='llvm::MachineFrameInfo::hasCalls' data-ref="_ZNK4llvm16MachineFrameInfo8hasCallsEv">hasCalls</a>();</td></tr>
<tr><th id="1787">1787</th><td></td></tr>
<tr><th id="1788">1788</th><td>  <b>if</b> (RequiresStackAccess &amp;&amp; <span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">ST</span>.isAmdHsaOrMesa(MF.getFunction())) {</td></tr>
<tr><th id="1789">1789</th><td>    <i>// If we have stack objects, we unquestionably need the private buffer</i></td></tr>
<tr><th id="1790">1790</th><td><i>    // resource. For the Code Object V2 ABI, this will be the first 4 user</i></td></tr>
<tr><th id="1791">1791</th><td><i>    // SGPR inputs. We can reserve those and use them directly.</i></td></tr>
<tr><th id="1792">1792</th><td></td></tr>
<tr><th id="1793">1793</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="234PrivateSegmentBufferReg" title='PrivateSegmentBufferReg' data-type='unsigned int' data-ref="234PrivateSegmentBufferReg">PrivateSegmentBufferReg</dfn> =</td></tr>
<tr><th id="1794">1794</th><td>        <a class="local col9 ref" href="#229Info" title='Info' data-ref="229Info">Info</a>.<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo15getPreloadedRegENS_21AMDGPUFunctionArgInfo14PreloadedValueE" title='llvm::SIMachineFunctionInfo::getPreloadedReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo15getPreloadedRegENS_21AMDGPUFunctionArgInfo14PreloadedValueE">getPreloadedReg</a>(<a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo" title='llvm::AMDGPUFunctionArgInfo' data-ref="llvm::AMDGPUFunctionArgInfo">AMDGPUFunctionArgInfo</a>::<a class="enum" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::PreloadedValue::PRIVATE_SEGMENT_BUFFER" title='llvm::AMDGPUFunctionArgInfo::PreloadedValue::PRIVATE_SEGMENT_BUFFER' data-ref="llvm::AMDGPUFunctionArgInfo::PreloadedValue::PRIVATE_SEGMENT_BUFFER">PRIVATE_SEGMENT_BUFFER</a>);</td></tr>
<tr><th id="1795">1795</th><td>    <a class="local col9 ref" href="#229Info" title='Info' data-ref="229Info">Info</a>.<a class="ref" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo17setScratchRSrcRegEj" title='llvm::SIMachineFunctionInfo::setScratchRSrcReg' data-ref="_ZN4llvm21SIMachineFunctionInfo17setScratchRSrcRegEj">setScratchRSrcReg</a>(<a class="local col4 ref" href="#234PrivateSegmentBufferReg" title='PrivateSegmentBufferReg' data-ref="234PrivateSegmentBufferReg">PrivateSegmentBufferReg</a>);</td></tr>
<tr><th id="1796">1796</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1797">1797</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="235ReservedBufferReg" title='ReservedBufferReg' data-type='unsigned int' data-ref="235ReservedBufferReg">ReservedBufferReg</dfn> = <a class="local col8 ref" href="#228TRI" title='TRI' data-ref="228TRI">TRI</a>.<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo31reservedPrivateSegmentBufferRegERKNS_15MachineFunctionE" title='llvm::SIRegisterInfo::reservedPrivateSegmentBufferReg' data-ref="_ZNK4llvm14SIRegisterInfo31reservedPrivateSegmentBufferRegERKNS_15MachineFunctionE">reservedPrivateSegmentBufferReg</a>(<a class="local col7 ref" href="#227MF" title='MF' data-ref="227MF">MF</a>);</td></tr>
<tr><th id="1798">1798</th><td>    <i>// We tentatively reserve the last registers (skipping the last registers</i></td></tr>
<tr><th id="1799">1799</th><td><i>    // which may contain VCC, FLAT_SCR, and XNACK). After register allocation,</i></td></tr>
<tr><th id="1800">1800</th><td><i>    // we'll replace these with the ones immediately after those which were</i></td></tr>
<tr><th id="1801">1801</th><td><i>    // really allocated. In the prologue copies will be inserted from the</i></td></tr>
<tr><th id="1802">1802</th><td><i>    // argument to these reserved registers.</i></td></tr>
<tr><th id="1803">1803</th><td><i></i></td></tr>
<tr><th id="1804">1804</th><td><i>    // Without HSA, relocations are used for the scratch pointer and the</i></td></tr>
<tr><th id="1805">1805</th><td><i>    // buffer resource setup is always inserted in the prologue. Scratch wave</i></td></tr>
<tr><th id="1806">1806</th><td><i>    // offset is still in an input SGPR.</i></td></tr>
<tr><th id="1807">1807</th><td>    <a class="local col9 ref" href="#229Info" title='Info' data-ref="229Info">Info</a>.<a class="ref" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo17setScratchRSrcRegEj" title='llvm::SIMachineFunctionInfo::setScratchRSrcReg' data-ref="_ZN4llvm21SIMachineFunctionInfo17setScratchRSrcRegEj">setScratchRSrcReg</a>(<a class="local col5 ref" href="#235ReservedBufferReg" title='ReservedBufferReg' data-ref="235ReservedBufferReg">ReservedBufferReg</a>);</td></tr>
<tr><th id="1808">1808</th><td>  }</td></tr>
<tr><th id="1809">1809</th><td></td></tr>
<tr><th id="1810">1810</th><td>  <i>// This should be accurate for kernels even before the frame is finalized.</i></td></tr>
<tr><th id="1811">1811</th><td>  <em>const</em> <em>bool</em> <dfn class="local col6 decl" id="236HasFP" title='HasFP' data-type='const bool' data-ref="236HasFP">HasFP</dfn> = <a class="local col2 ref" href="#232ST" title='ST' data-ref="232ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget16getFrameLoweringEv" title='llvm::GCNSubtarget::getFrameLowering' data-ref="_ZNK4llvm12GCNSubtarget16getFrameLoweringEv">getFrameLowering</a>()-&gt;<a class="virtual ref" href="SIFrameLowering.h.html#_ZNK4llvm15SIFrameLowering5hasFPERKNS_15MachineFunctionE" title='llvm::SIFrameLowering::hasFP' data-ref="_ZNK4llvm15SIFrameLowering5hasFPERKNS_15MachineFunctionE">hasFP</a>(<a class="local col7 ref" href="#227MF" title='MF' data-ref="227MF">MF</a>);</td></tr>
<tr><th id="1812">1812</th><td>  <b>if</b> (<a class="local col6 ref" href="#236HasFP" title='HasFP' data-ref="236HasFP">HasFP</a>) {</td></tr>
<tr><th id="1813">1813</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="237ReservedOffsetReg" title='ReservedOffsetReg' data-type='unsigned int' data-ref="237ReservedOffsetReg">ReservedOffsetReg</dfn> =</td></tr>
<tr><th id="1814">1814</th><td>        <a class="local col8 ref" href="#228TRI" title='TRI' data-ref="228TRI">TRI</a>.<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo39reservedPrivateSegmentWaveByteOffsetRegERKNS_15MachineFunctionE" title='llvm::SIRegisterInfo::reservedPrivateSegmentWaveByteOffsetReg' data-ref="_ZNK4llvm14SIRegisterInfo39reservedPrivateSegmentWaveByteOffsetRegERKNS_15MachineFunctionE">reservedPrivateSegmentWaveByteOffsetReg</a>(<a class="local col7 ref" href="#227MF" title='MF' data-ref="227MF">MF</a>);</td></tr>
<tr><th id="1815">1815</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col8 decl" id="238MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="238MRI">MRI</dfn> = <a class="local col7 ref" href="#227MF" title='MF' data-ref="227MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="1816">1816</th><td></td></tr>
<tr><th id="1817">1817</th><td>    <i>// Try to use s32 as the SP, but move it if it would interfere with input</i></td></tr>
<tr><th id="1818">1818</th><td><i>    // arguments. This won't work with calls though.</i></td></tr>
<tr><th id="1819">1819</th><td><i>    //</i></td></tr>
<tr><th id="1820">1820</th><td><i>    // FIXME: Move SP to avoid any possible inputs, or find a way to spill input</i></td></tr>
<tr><th id="1821">1821</th><td><i>    // registers.</i></td></tr>
<tr><th id="1822">1822</th><td>    <b>if</b> (!MRI.isLiveIn(AMDGPU::<span class='error' title="no member named &apos;SGPR32&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR32</span>)) {</td></tr>
<tr><th id="1823">1823</th><td>      Info.setStackPtrOffsetReg(AMDGPU::<span class='error' title="no member named &apos;SGPR32&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR32</span>);</td></tr>
<tr><th id="1824">1824</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1825">1825</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (AMDGPU::isShader(MF.getFunction().getCallingConv())) ? void (0) : __assert_fail (&quot;AMDGPU::isShader(MF.getFunction().getCallingConv())&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIISelLowering.cpp&quot;, 1825, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(AMDGPU::<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU8isShaderEj" title='llvm::AMDGPU::isShader' data-ref="_ZN4llvm6AMDGPU8isShaderEj">isShader</a>(<a class="local col7 ref" href="#227MF" title='MF' data-ref="227MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>()));</td></tr>
<tr><th id="1826">1826</th><td></td></tr>
<tr><th id="1827">1827</th><td>      <b>if</b> (<a class="local col0 ref" href="#230MFI" title='MFI' data-ref="230MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo8hasCallsEv" title='llvm::MachineFrameInfo::hasCalls' data-ref="_ZNK4llvm16MachineFrameInfo8hasCallsEv">hasCalls</a>())</td></tr>
<tr><th id="1828">1828</th><td>        <a class="ref" href="../../../include/llvm/Support/ErrorHandling.h.html#_ZN4llvm18report_fatal_errorEPKcb" title='llvm::report_fatal_error' data-ref="_ZN4llvm18report_fatal_errorEPKcb">report_fatal_error</a>(<q>"call in graphics shader with too many input SGPRs"</q>);</td></tr>
<tr><th id="1829">1829</th><td></td></tr>
<tr><th id="1830">1830</th><td>      <b>for</b> (<em>unsigned</em> Reg : AMDGPU::<span class='error' title="no member named &apos;SGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR_32RegClass</span>) {</td></tr>
<tr><th id="1831">1831</th><td>        <b>if</b> (!MRI.isLiveIn(Reg)) {</td></tr>
<tr><th id="1832">1832</th><td>          Info.setStackPtrOffsetReg(Reg);</td></tr>
<tr><th id="1833">1833</th><td>          <b>break</b>;</td></tr>
<tr><th id="1834">1834</th><td>        }</td></tr>
<tr><th id="1835">1835</th><td>      }</td></tr>
<tr><th id="1836">1836</th><td></td></tr>
<tr><th id="1837">1837</th><td>      <b>if</b> (Info.getStackPtrOffsetReg() == AMDGPU::<span class='error' title="no member named &apos;SP_REG&apos; in namespace &apos;llvm::AMDGPU&apos;">SP_REG</span>)</td></tr>
<tr><th id="1838">1838</th><td>        <a class="ref" href="../../../include/llvm/Support/ErrorHandling.h.html#_ZN4llvm18report_fatal_errorEPKcb" title='llvm::report_fatal_error' data-ref="_ZN4llvm18report_fatal_errorEPKcb">report_fatal_error</a>(<q>"failed to find register for SP"</q>);</td></tr>
<tr><th id="1839">1839</th><td>    }</td></tr>
<tr><th id="1840">1840</th><td></td></tr>
<tr><th id="1841">1841</th><td>    <a class="local col9 ref" href="#229Info" title='Info' data-ref="229Info">Info</a>.<a class="ref" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo23setScratchWaveOffsetRegEj" title='llvm::SIMachineFunctionInfo::setScratchWaveOffsetReg' data-ref="_ZN4llvm21SIMachineFunctionInfo23setScratchWaveOffsetRegEj">setScratchWaveOffsetReg</a>(<a class="local col7 ref" href="#237ReservedOffsetReg" title='ReservedOffsetReg' data-ref="237ReservedOffsetReg">ReservedOffsetReg</a>);</td></tr>
<tr><th id="1842">1842</th><td>    <a class="local col9 ref" href="#229Info" title='Info' data-ref="229Info">Info</a>.<a class="ref" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo17setFrameOffsetRegEj" title='llvm::SIMachineFunctionInfo::setFrameOffsetReg' data-ref="_ZN4llvm21SIMachineFunctionInfo17setFrameOffsetRegEj">setFrameOffsetReg</a>(<a class="local col7 ref" href="#237ReservedOffsetReg" title='ReservedOffsetReg' data-ref="237ReservedOffsetReg">ReservedOffsetReg</a>);</td></tr>
<tr><th id="1843">1843</th><td>  } <b>else</b> <b>if</b> (<a class="local col3 ref" href="#233RequiresStackAccess" title='RequiresStackAccess' data-ref="233RequiresStackAccess">RequiresStackAccess</a>) {</td></tr>
<tr><th id="1844">1844</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!MFI.hasCalls()) ? void (0) : __assert_fail (&quot;!MFI.hasCalls()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIISelLowering.cpp&quot;, 1844, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col0 ref" href="#230MFI" title='MFI' data-ref="230MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo8hasCallsEv" title='llvm::MachineFrameInfo::hasCalls' data-ref="_ZNK4llvm16MachineFrameInfo8hasCallsEv">hasCalls</a>());</td></tr>
<tr><th id="1845">1845</th><td>    <i>// We know there are accesses and they will be done relative to SP, so just</i></td></tr>
<tr><th id="1846">1846</th><td><i>    // pin it to the input.</i></td></tr>
<tr><th id="1847">1847</th><td><i>    //</i></td></tr>
<tr><th id="1848">1848</th><td><i>    // FIXME: Should not do this if inline asm is reading/writing these</i></td></tr>
<tr><th id="1849">1849</th><td><i>    // registers.</i></td></tr>
<tr><th id="1850">1850</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="239PreloadedSP" title='PreloadedSP' data-type='unsigned int' data-ref="239PreloadedSP">PreloadedSP</dfn> = <a class="local col9 ref" href="#229Info" title='Info' data-ref="229Info">Info</a>.<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo15getPreloadedRegENS_21AMDGPUFunctionArgInfo14PreloadedValueE" title='llvm::SIMachineFunctionInfo::getPreloadedReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo15getPreloadedRegENS_21AMDGPUFunctionArgInfo14PreloadedValueE">getPreloadedReg</a>(</td></tr>
<tr><th id="1851">1851</th><td>        <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo" title='llvm::AMDGPUFunctionArgInfo' data-ref="llvm::AMDGPUFunctionArgInfo">AMDGPUFunctionArgInfo</a>::<a class="enum" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::PreloadedValue::PRIVATE_SEGMENT_WAVE_BYTE_OFFSET" title='llvm::AMDGPUFunctionArgInfo::PreloadedValue::PRIVATE_SEGMENT_WAVE_BYTE_OFFSET' data-ref="llvm::AMDGPUFunctionArgInfo::PreloadedValue::PRIVATE_SEGMENT_WAVE_BYTE_OFFSET">PRIVATE_SEGMENT_WAVE_BYTE_OFFSET</a>);</td></tr>
<tr><th id="1852">1852</th><td></td></tr>
<tr><th id="1853">1853</th><td>    <a class="local col9 ref" href="#229Info" title='Info' data-ref="229Info">Info</a>.<a class="ref" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo20setStackPtrOffsetRegEj" title='llvm::SIMachineFunctionInfo::setStackPtrOffsetReg' data-ref="_ZN4llvm21SIMachineFunctionInfo20setStackPtrOffsetRegEj">setStackPtrOffsetReg</a>(<a class="local col9 ref" href="#239PreloadedSP" title='PreloadedSP' data-ref="239PreloadedSP">PreloadedSP</a>);</td></tr>
<tr><th id="1854">1854</th><td>    <a class="local col9 ref" href="#229Info" title='Info' data-ref="229Info">Info</a>.<a class="ref" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo23setScratchWaveOffsetRegEj" title='llvm::SIMachineFunctionInfo::setScratchWaveOffsetReg' data-ref="_ZN4llvm21SIMachineFunctionInfo23setScratchWaveOffsetRegEj">setScratchWaveOffsetReg</a>(<a class="local col9 ref" href="#239PreloadedSP" title='PreloadedSP' data-ref="239PreloadedSP">PreloadedSP</a>);</td></tr>
<tr><th id="1855">1855</th><td>    <a class="local col9 ref" href="#229Info" title='Info' data-ref="229Info">Info</a>.<a class="ref" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo17setFrameOffsetRegEj" title='llvm::SIMachineFunctionInfo::setFrameOffsetReg' data-ref="_ZN4llvm21SIMachineFunctionInfo17setFrameOffsetRegEj">setFrameOffsetReg</a>(<a class="local col9 ref" href="#239PreloadedSP" title='PreloadedSP' data-ref="239PreloadedSP">PreloadedSP</a>);</td></tr>
<tr><th id="1856">1856</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1857">1857</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!MFI.hasCalls()) ? void (0) : __assert_fail (&quot;!MFI.hasCalls()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIISelLowering.cpp&quot;, 1857, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col0 ref" href="#230MFI" title='MFI' data-ref="230MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo8hasCallsEv" title='llvm::MachineFrameInfo::hasCalls' data-ref="_ZNK4llvm16MachineFrameInfo8hasCallsEv">hasCalls</a>());</td></tr>
<tr><th id="1858">1858</th><td></td></tr>
<tr><th id="1859">1859</th><td>    <i>// There may not be stack access at all. There may still be spills, or</i></td></tr>
<tr><th id="1860">1860</th><td><i>    // access of a constant pointer (in which cases an extra copy will be</i></td></tr>
<tr><th id="1861">1861</th><td><i>    // emitted in the prolog).</i></td></tr>
<tr><th id="1862">1862</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="240ReservedOffsetReg" title='ReservedOffsetReg' data-type='unsigned int' data-ref="240ReservedOffsetReg">ReservedOffsetReg</dfn></td></tr>
<tr><th id="1863">1863</th><td>      = <a class="local col8 ref" href="#228TRI" title='TRI' data-ref="228TRI">TRI</a>.<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo39reservedPrivateSegmentWaveByteOffsetRegERKNS_15MachineFunctionE" title='llvm::SIRegisterInfo::reservedPrivateSegmentWaveByteOffsetReg' data-ref="_ZNK4llvm14SIRegisterInfo39reservedPrivateSegmentWaveByteOffsetRegERKNS_15MachineFunctionE">reservedPrivateSegmentWaveByteOffsetReg</a>(<a class="local col7 ref" href="#227MF" title='MF' data-ref="227MF">MF</a>);</td></tr>
<tr><th id="1864">1864</th><td>    <a class="local col9 ref" href="#229Info" title='Info' data-ref="229Info">Info</a>.<a class="ref" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo20setStackPtrOffsetRegEj" title='llvm::SIMachineFunctionInfo::setStackPtrOffsetReg' data-ref="_ZN4llvm21SIMachineFunctionInfo20setStackPtrOffsetRegEj">setStackPtrOffsetReg</a>(<a class="local col0 ref" href="#240ReservedOffsetReg" title='ReservedOffsetReg' data-ref="240ReservedOffsetReg">ReservedOffsetReg</a>);</td></tr>
<tr><th id="1865">1865</th><td>    <a class="local col9 ref" href="#229Info" title='Info' data-ref="229Info">Info</a>.<a class="ref" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo23setScratchWaveOffsetRegEj" title='llvm::SIMachineFunctionInfo::setScratchWaveOffsetReg' data-ref="_ZN4llvm21SIMachineFunctionInfo23setScratchWaveOffsetRegEj">setScratchWaveOffsetReg</a>(<a class="local col0 ref" href="#240ReservedOffsetReg" title='ReservedOffsetReg' data-ref="240ReservedOffsetReg">ReservedOffsetReg</a>);</td></tr>
<tr><th id="1866">1866</th><td>    <a class="local col9 ref" href="#229Info" title='Info' data-ref="229Info">Info</a>.<a class="ref" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo17setFrameOffsetRegEj" title='llvm::SIMachineFunctionInfo::setFrameOffsetReg' data-ref="_ZN4llvm21SIMachineFunctionInfo17setFrameOffsetRegEj">setFrameOffsetReg</a>(<a class="local col0 ref" href="#240ReservedOffsetReg" title='ReservedOffsetReg' data-ref="240ReservedOffsetReg">ReservedOffsetReg</a>);</td></tr>
<tr><th id="1867">1867</th><td>  }</td></tr>
<tr><th id="1868">1868</th><td>}</td></tr>
<tr><th id="1869">1869</th><td></td></tr>
<tr><th id="1870">1870</th><td><em>bool</em> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm16SITargetLowering15supportSplitCSREPNS_15MachineFunctionE" title='llvm::SITargetLowering::supportSplitCSR' data-ref="_ZNK4llvm16SITargetLowering15supportSplitCSREPNS_15MachineFunctionE">supportSplitCSR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col1 decl" id="241MF" title='MF' data-type='llvm::MachineFunction *' data-ref="241MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="1871">1871</th><td>  <em>const</em> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col2 decl" id="242Info" title='Info' data-type='const llvm::SIMachineFunctionInfo *' data-ref="242Info">Info</dfn> = <a class="local col1 ref" href="#241MF" title='MF' data-ref="241MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="1872">1872</th><td>  <b>return</b> !<a class="local col2 ref" href="#242Info" title='Info' data-ref="242Info">Info</a>-&gt;<a class="ref" href="AMDGPUMachineFunction.h.html#_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv" title='llvm::AMDGPUMachineFunction::isEntryFunction' data-ref="_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv">isEntryFunction</a>();</td></tr>
<tr><th id="1873">1873</th><td>}</td></tr>
<tr><th id="1874">1874</th><td></td></tr>
<tr><th id="1875">1875</th><td><em>void</em> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm16SITargetLowering18initializeSplitCSREPNS_17MachineBasicBlockE" title='llvm::SITargetLowering::initializeSplitCSR' data-ref="_ZNK4llvm16SITargetLowering18initializeSplitCSREPNS_17MachineBasicBlockE">initializeSplitCSR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="243Entry" title='Entry' data-type='llvm::MachineBasicBlock *' data-ref="243Entry">Entry</dfn>) <em>const</em> {</td></tr>
<tr><th id="1876">1876</th><td></td></tr>
<tr><th id="1877">1877</th><td>}</td></tr>
<tr><th id="1878">1878</th><td></td></tr>
<tr><th id="1879">1879</th><td><em>void</em> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm16SITargetLowering20insertCopiesSplitCSREPNS_17MachineBasicBlockERKNS_15SmallVectorImplIS2_EE" title='llvm::SITargetLowering::insertCopiesSplitCSR' data-ref="_ZNK4llvm16SITargetLowering20insertCopiesSplitCSREPNS_17MachineBasicBlockERKNS_15SmallVectorImplIS2_EE">insertCopiesSplitCSR</dfn>(</td></tr>
<tr><th id="1880">1880</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="244Entry" title='Entry' data-type='llvm::MachineBasicBlock *' data-ref="244Entry">Entry</dfn>,</td></tr>
<tr><th id="1881">1881</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&gt; &amp;<dfn class="local col5 decl" id="245Exits" title='Exits' data-type='const SmallVectorImpl&lt;llvm::MachineBasicBlock *&gt; &amp;' data-ref="245Exits">Exits</dfn>) <em>const</em> {</td></tr>
<tr><th id="1882">1882</th><td>  <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> *<dfn class="local col6 decl" id="246TRI" title='TRI' data-type='const llvm::SIRegisterInfo *' data-ref="246TRI">TRI</dfn> = <a class="member" href="#_ZNK4llvm16SITargetLowering12getSubtargetEv" title='llvm::SITargetLowering::getSubtarget' data-ref="_ZNK4llvm16SITargetLowering12getSubtargetEv">getSubtarget</a>()-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget15getRegisterInfoEv" title='llvm::GCNSubtarget::getRegisterInfo' data-ref="_ZNK4llvm12GCNSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="1883">1883</th><td></td></tr>
<tr><th id="1884">1884</th><td>  <em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> *<dfn class="local col7 decl" id="247IStart" title='IStart' data-type='const MCPhysReg *' data-ref="247IStart">IStart</dfn> = <a class="local col6 ref" href="#246TRI" title='TRI' data-ref="246TRI">TRI</a>-&gt;<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo25getCalleeSavedRegsViaCopyEPKNS_15MachineFunctionE" title='llvm::SIRegisterInfo::getCalleeSavedRegsViaCopy' data-ref="_ZNK4llvm14SIRegisterInfo25getCalleeSavedRegsViaCopyEPKNS_15MachineFunctionE">getCalleeSavedRegsViaCopy</a>(<a class="local col4 ref" href="#244Entry" title='Entry' data-ref="244Entry">Entry</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>());</td></tr>
<tr><th id="1885">1885</th><td>  <b>if</b> (!<a class="local col7 ref" href="#247IStart" title='IStart' data-ref="247IStart">IStart</a>)</td></tr>
<tr><th id="1886">1886</th><td>    <b>return</b>;</td></tr>
<tr><th id="1887">1887</th><td></td></tr>
<tr><th id="1888">1888</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<span class='error' title="cannot initialize a variable of type &apos;const llvm::TargetInstrInfo *&apos; with an rvalue of type &apos;const llvm::SIInstrInfo *&apos;"><dfn class="local col8 decl" id="248TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="248TII">TII</dfn></span> = Subtarget-&gt;getInstrInfo();</td></tr>
<tr><th id="1889">1889</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col9 decl" id="249MRI" title='MRI' data-type='llvm::MachineRegisterInfo *' data-ref="249MRI">MRI</dfn> = &amp;<a class="local col4 ref" href="#244Entry" title='Entry' data-ref="244Entry">Entry</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="1890">1890</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col0 decl" id="250MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="250MBBI">MBBI</dfn> = <a class="local col4 ref" href="#244Entry" title='Entry' data-ref="244Entry">Entry</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>();</td></tr>
<tr><th id="1891">1891</th><td>  <b>for</b> (<em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> *<dfn class="local col1 decl" id="251I" title='I' data-type='const MCPhysReg *' data-ref="251I">I</dfn> = <a class="local col7 ref" href="#247IStart" title='IStart' data-ref="247IStart">IStart</a>; *<a class="local col1 ref" href="#251I" title='I' data-ref="251I">I</a>; ++<a class="local col1 ref" href="#251I" title='I' data-ref="251I">I</a>) {</td></tr>
<tr><th id="1892">1892</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="252RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="252RC">RC</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="1893">1893</th><td>    <b>if</b> (AMDGPU::<span class='error' title="no member named &apos;SReg_64RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_64RegClass</span>.contains(*I))</td></tr>
<tr><th id="1894">1894</th><td>      RC = &amp;AMDGPU::<span class='error' title="no member named &apos;SGPR_64RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR_64RegClass</span>;</td></tr>
<tr><th id="1895">1895</th><td>    <b>else</b> <b>if</b> (AMDGPU::<span class='error' title="no member named &apos;SReg_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_32RegClass</span>.contains(*I))</td></tr>
<tr><th id="1896">1896</th><td>      RC = &amp;AMDGPU::<span class='error' title="no member named &apos;SGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR_32RegClass</span>;</td></tr>
<tr><th id="1897">1897</th><td>    <b>else</b></td></tr>
<tr><th id="1898">1898</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unexpected register class in CSRsViaCopy!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIISelLowering.cpp&quot;, 1898)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected register class in CSRsViaCopy!"</q>);</td></tr>
<tr><th id="1899">1899</th><td></td></tr>
<tr><th id="1900">1900</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="253NewVR" title='NewVR' data-type='unsigned int' data-ref="253NewVR">NewVR</dfn> = <a class="local col9 ref" href="#249MRI" title='MRI' data-ref="249MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col2 ref" href="#252RC" title='RC' data-ref="252RC">RC</a>);</td></tr>
<tr><th id="1901">1901</th><td>    <i>// Create copy from CSR to a virtual register.</i></td></tr>
<tr><th id="1902">1902</th><td>    <a class="local col4 ref" href="#244Entry" title='Entry' data-ref="244Entry">Entry</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9addLiveInEtNS_11LaneBitmaskE" title='llvm::MachineBasicBlock::addLiveIn' data-ref="_ZN4llvm17MachineBasicBlock9addLiveInEtNS_11LaneBitmaskE">addLiveIn</a>(*<a class="local col1 ref" href="#251I" title='I' data-ref="251I">I</a>);</td></tr>
<tr><th id="1903">1903</th><td>    BuildMI(*Entry, MBBI, DebugLoc(), TII-&gt;get(TargetOpcode::COPY), NewVR)</td></tr>
<tr><th id="1904">1904</th><td>      .addReg(*I);</td></tr>
<tr><th id="1905">1905</th><td></td></tr>
<tr><th id="1906">1906</th><td>    <i>// Insert the copy-back instructions right before the terminator.</i></td></tr>
<tr><th id="1907">1907</th><td>    <b>for</b> (<em>auto</em> *Exit : Exits)</td></tr>
<tr><th id="1908">1908</th><td>      BuildMI(*Exit, Exit-&gt;getFirstTerminator(), DebugLoc(),</td></tr>
<tr><th id="1909">1909</th><td>              TII-&gt;get(TargetOpcode::COPY), *I)</td></tr>
<tr><th id="1910">1910</th><td>        .addReg(NewVR);</td></tr>
<tr><th id="1911">1911</th><td>  }</td></tr>
<tr><th id="1912">1912</th><td>}</td></tr>
<tr><th id="1913">1913</th><td></td></tr>
<tr><th id="1914">1914</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm16SITargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE" title='llvm::SITargetLowering::LowerFormalArguments' data-ref="_ZNK4llvm16SITargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE">LowerFormalArguments</dfn>(</td></tr>
<tr><th id="1915">1915</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="254Chain" title='Chain' data-type='llvm::SDValue' data-ref="254Chain">Chain</dfn>, <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col5 decl" id="255CallConv" title='CallConv' data-type='CallingConv::ID' data-ref="255CallConv">CallConv</dfn>, <em>bool</em> <dfn class="local col6 decl" id="256isVarArg" title='isVarArg' data-type='bool' data-ref="256isVarArg">isVarArg</dfn>,</td></tr>
<tr><th id="1916">1916</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::InputArg" title='llvm::ISD::InputArg' data-ref="llvm::ISD::InputArg">InputArg</a>&gt; &amp;<dfn class="local col7 decl" id="257Ins" title='Ins' data-type='const SmallVectorImpl&lt;ISD::InputArg&gt; &amp;' data-ref="257Ins">Ins</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col8 decl" id="258DL" title='DL' data-type='const llvm::SDLoc &amp;' data-ref="258DL">DL</dfn>,</td></tr>
<tr><th id="1917">1917</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col9 decl" id="259DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="259DAG">DAG</dfn>, <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>&gt; &amp;<dfn class="local col0 decl" id="260InVals" title='InVals' data-type='SmallVectorImpl&lt;llvm::SDValue&gt; &amp;' data-ref="260InVals">InVals</dfn>) <em>const</em> {</td></tr>
<tr><th id="1918">1918</th><td>  <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> *<dfn class="local col1 decl" id="261TRI" title='TRI' data-type='const llvm::SIRegisterInfo *' data-ref="261TRI">TRI</dfn> = <a class="member" href="#_ZNK4llvm16SITargetLowering12getSubtargetEv" title='llvm::SITargetLowering::getSubtarget' data-ref="_ZNK4llvm16SITargetLowering12getSubtargetEv">getSubtarget</a>()-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget15getRegisterInfoEv" title='llvm::GCNSubtarget::getRegisterInfo' data-ref="_ZNK4llvm12GCNSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="1919">1919</th><td></td></tr>
<tr><th id="1920">1920</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="262MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="262MF">MF</dfn> = <a class="local col9 ref" href="#259DAG" title='DAG' data-ref="259DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG18getMachineFunctionEv" title='llvm::SelectionDAG::getMachineFunction' data-ref="_ZNK4llvm12SelectionDAG18getMachineFunctionEv">getMachineFunction</a>();</td></tr>
<tr><th id="1921">1921</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> &amp;<dfn class="local col3 decl" id="263Fn" title='Fn' data-type='const llvm::Function &amp;' data-ref="263Fn">Fn</dfn> = <a class="local col2 ref" href="#262MF" title='MF' data-ref="262MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>();</td></tr>
<tr><th id="1922">1922</th><td>  <a class="type" href="../../../include/llvm/IR/DerivedTypes.h.html#llvm::FunctionType" title='llvm::FunctionType' data-ref="llvm::FunctionType">FunctionType</a> *<dfn class="local col4 decl" id="264FType" title='FType' data-type='llvm::FunctionType *' data-ref="264FType">FType</dfn> = <a class="local col2 ref" href="#262MF" title='MF' data-ref="262MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function15getFunctionTypeEv" title='llvm::Function::getFunctionType' data-ref="_ZNK4llvm8Function15getFunctionTypeEv">getFunctionType</a>();</td></tr>
<tr><th id="1923">1923</th><td>  <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col5 decl" id="265Info" title='Info' data-type='llvm::SIMachineFunctionInfo *' data-ref="265Info">Info</dfn> = <a class="local col2 ref" href="#262MF" title='MF' data-ref="262MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="1924">1924</th><td></td></tr>
<tr><th id="1925">1925</th><td>  <b>if</b> (<span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">Subtarget</span>-&gt;isAmdHsaOS() &amp;&amp; AMDGPU::isShader(CallConv)) {</td></tr>
<tr><th id="1926">1926</th><td>    <a class="type" href="../../../include/llvm/IR/DiagnosticInfo.h.html#llvm::DiagnosticInfoUnsupported" title='llvm::DiagnosticInfoUnsupported' data-ref="llvm::DiagnosticInfoUnsupported">DiagnosticInfoUnsupported</a> <dfn class="local col6 decl" id="266NoGraphicsHSA" title='NoGraphicsHSA' data-type='llvm::DiagnosticInfoUnsupported' data-ref="266NoGraphicsHSA">NoGraphicsHSA</dfn><a class="ref" href="../../../include/llvm/IR/DiagnosticInfo.h.html#_ZN4llvm25DiagnosticInfoUnsupportedC1ERKNS_8FunctionERKNS_5TwineERKNS_18DiagnosticLocationENS_18DiagnosticSeverityE" title='llvm::DiagnosticInfoUnsupported::DiagnosticInfoUnsupported' data-ref="_ZN4llvm25DiagnosticInfoUnsupportedC1ERKNS_8FunctionERKNS_5TwineERKNS_18DiagnosticLocationENS_18DiagnosticSeverityE">(</a></td></tr>
<tr><th id="1927">1927</th><td>        <a class="local col3 ref" href="#263Fn" title='Fn' data-ref="263Fn">Fn</a>, <a class="ref fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>"unsupported non-compute shaders with HSA"</q>, <a class="ref fake" href="../../../include/llvm/IR/DiagnosticInfo.h.html#_ZN4llvm18DiagnosticLocationC1ERKNS_8DebugLocE" title='llvm::DiagnosticLocation::DiagnosticLocation' data-ref="_ZN4llvm18DiagnosticLocationC1ERKNS_8DebugLocE"></a><a class="local col8 ref" href="#258DL" title='DL' data-ref="258DL">DL</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm5SDLoc11getDebugLocEv" title='llvm::SDLoc::getDebugLoc' data-ref="_ZNK4llvm5SDLoc11getDebugLocEv">getDebugLoc</a>());</td></tr>
<tr><th id="1928">1928</th><td>    <a class="local col9 ref" href="#259DAG" title='DAG' data-ref="259DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG10getContextEv" title='llvm::SelectionDAG::getContext' data-ref="_ZNK4llvm12SelectionDAG10getContextEv">getContext</a>()-&gt;<a class="ref" href="../../../include/llvm/IR/LLVMContext.h.html#_ZN4llvm11LLVMContext8diagnoseERKNS_14DiagnosticInfoE" title='llvm::LLVMContext::diagnose' data-ref="_ZN4llvm11LLVMContext8diagnoseERKNS_14DiagnosticInfoE">diagnose</a>(<a class="local col6 ref" href="#266NoGraphicsHSA" title='NoGraphicsHSA' data-ref="266NoGraphicsHSA">NoGraphicsHSA</a>);</td></tr>
<tr><th id="1929">1929</th><td>    <b>return</b> <a class="local col9 ref" href="#259DAG" title='DAG' data-ref="259DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG12getEntryNodeEv" title='llvm::SelectionDAG::getEntryNode' data-ref="_ZNK4llvm12SelectionDAG12getEntryNodeEv">getEntryNode</a>();</td></tr>
<tr><th id="1930">1930</th><td>  }</td></tr>
<tr><th id="1931">1931</th><td></td></tr>
<tr><th id="1932">1932</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::InputArg" title='llvm::ISD::InputArg' data-ref="llvm::ISD::InputArg">InputArg</a>, <var>16</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col7 decl" id="267Splits" title='Splits' data-type='SmallVector&lt;ISD::InputArg, 16&gt;' data-ref="267Splits">Splits</dfn>;</td></tr>
<tr><th id="1933">1933</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>, <var>16</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col8 decl" id="268ArgLocs" title='ArgLocs' data-type='SmallVector&lt;llvm::CCValAssign, 16&gt;' data-ref="268ArgLocs">ArgLocs</dfn>;</td></tr>
<tr><th id="1934">1934</th><td>  <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="local col9 decl" id="269Skipped" title='Skipped' data-type='llvm::BitVector' data-ref="269Skipped">Skipped</dfn><a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectorC1Ejb" title='llvm::BitVector::BitVector' data-ref="_ZN4llvm9BitVectorC1Ejb">(</a><a class="local col7 ref" href="#257Ins" title='Ins' data-ref="257Ins">Ins</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>());</td></tr>
<tr><th id="1935">1935</th><td>  <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCState" title='llvm::CCState' data-ref="llvm::CCState">CCState</a> <dfn class="local col0 decl" id="270CCInfo" title='CCInfo' data-type='llvm::CCState' data-ref="270CCInfo">CCInfo</dfn><a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCStateC1EjbRNS_15MachineFunctionERNS_15SmallVectorImplINS_11CCValAssignEEERNS_11LLVMContextE" title='llvm::CCState::CCState' data-ref="_ZN4llvm7CCStateC1EjbRNS_15MachineFunctionERNS_15SmallVectorImplINS_11CCValAssignEEERNS_11LLVMContextE">(</a><a class="local col5 ref" href="#255CallConv" title='CallConv' data-ref="255CallConv">CallConv</a>, <a class="local col6 ref" href="#256isVarArg" title='isVarArg' data-ref="256isVarArg">isVarArg</a>, <a class="local col9 ref" href="#259DAG" title='DAG' data-ref="259DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG18getMachineFunctionEv" title='llvm::SelectionDAG::getMachineFunction' data-ref="_ZNK4llvm12SelectionDAG18getMachineFunctionEv">getMachineFunction</a>(), <a class="local col8 ref" href="#268ArgLocs" title='ArgLocs' data-ref="268ArgLocs">ArgLocs</a>,</td></tr>
<tr><th id="1936">1936</th><td>                 *<a class="local col9 ref" href="#259DAG" title='DAG' data-ref="259DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG10getContextEv" title='llvm::SelectionDAG::getContext' data-ref="_ZNK4llvm12SelectionDAG10getContextEv">getContext</a>());</td></tr>
<tr><th id="1937">1937</th><td></td></tr>
<tr><th id="1938">1938</th><td>  <em>bool</em> <dfn class="local col1 decl" id="271IsShader" title='IsShader' data-type='bool' data-ref="271IsShader">IsShader</dfn> = <span class="namespace">AMDGPU::</span><a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU8isShaderEj" title='llvm::AMDGPU::isShader' data-ref="_ZN4llvm6AMDGPU8isShaderEj">isShader</a>(<a class="local col5 ref" href="#255CallConv" title='CallConv' data-ref="255CallConv">CallConv</a>);</td></tr>
<tr><th id="1939">1939</th><td>  <em>bool</em> <dfn class="local col2 decl" id="272IsKernel" title='IsKernel' data-type='bool' data-ref="272IsKernel">IsKernel</dfn> = <span class="namespace">AMDGPU::</span><a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU8isKernelEj" title='llvm::AMDGPU::isKernel' data-ref="_ZN4llvm6AMDGPU8isKernelEj">isKernel</a>(<a class="local col5 ref" href="#255CallConv" title='CallConv' data-ref="255CallConv">CallConv</a>);</td></tr>
<tr><th id="1940">1940</th><td>  <em>bool</em> <dfn class="local col3 decl" id="273IsEntryFunc" title='IsEntryFunc' data-type='bool' data-ref="273IsEntryFunc">IsEntryFunc</dfn> = <span class="namespace">AMDGPU::</span><a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU17isEntryFunctionCCEj" title='llvm::AMDGPU::isEntryFunctionCC' data-ref="_ZN4llvm6AMDGPU17isEntryFunctionCCEj">isEntryFunctionCC</a>(<a class="local col5 ref" href="#255CallConv" title='CallConv' data-ref="255CallConv">CallConv</a>);</td></tr>
<tr><th id="1941">1941</th><td></td></tr>
<tr><th id="1942">1942</th><td>  <b>if</b> (<a class="local col1 ref" href="#271IsShader" title='IsShader' data-ref="271IsShader">IsShader</a>) {</td></tr>
<tr><th id="1943">1943</th><td>    <a class="tu ref" href="#_ZL22processShaderInputArgsRN4llvm15SmallVectorImplINS_3ISD8InputArgEEEjNS_8ArrayRefIS2_EERNS_9BitVectorEPNS_12FunctionTypeEPNS_21SIMachineFunctionInfoE" title='processShaderInputArgs' data-use='c' data-ref="_ZL22processShaderInputArgsRN4llvm15SmallVectorImplINS_3ISD8InputArgEEEjNS_8ArrayRefIS2_EERNS_9BitVectorEPNS_12FunctionTypeEPNS_21SIMachineFunctionInfoE">processShaderInputArgs</a>(<span class='refarg'><a class="local col7 ref" href="#267Splits" title='Splits' data-ref="267Splits">Splits</a></span>, <a class="local col5 ref" href="#255CallConv" title='CallConv' data-ref="255CallConv">CallConv</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col7 ref" href="#257Ins" title='Ins' data-ref="257Ins">Ins</a>, <span class='refarg'><a class="local col9 ref" href="#269Skipped" title='Skipped' data-ref="269Skipped">Skipped</a></span>, <a class="local col4 ref" href="#264FType" title='FType' data-ref="264FType">FType</a>, <a class="local col5 ref" href="#265Info" title='Info' data-ref="265Info">Info</a>);</td></tr>
<tr><th id="1944">1944</th><td></td></tr>
<tr><th id="1945">1945</th><td>    <i>// At least one interpolation mode must be enabled or else the GPU will</i></td></tr>
<tr><th id="1946">1946</th><td><i>    // hang.</i></td></tr>
<tr><th id="1947">1947</th><td><i>    //</i></td></tr>
<tr><th id="1948">1948</th><td><i>    // Check PSInputAddr instead of PSInputEnable. The idea is that if the user</i></td></tr>
<tr><th id="1949">1949</th><td><i>    // set PSInputAddr, the user wants to enable some bits after the compilation</i></td></tr>
<tr><th id="1950">1950</th><td><i>    // based on run-time states. Since we can't know what the final PSInputEna</i></td></tr>
<tr><th id="1951">1951</th><td><i>    // will look like, so we shouldn't do anything here and the user should take</i></td></tr>
<tr><th id="1952">1952</th><td><i>    // responsibility for the correct programming.</i></td></tr>
<tr><th id="1953">1953</th><td><i>    //</i></td></tr>
<tr><th id="1954">1954</th><td><i>    // Otherwise, the following restrictions apply:</i></td></tr>
<tr><th id="1955">1955</th><td><i>    // - At least one of PERSP_* (0xF) or LINEAR_* (0x70) must be enabled.</i></td></tr>
<tr><th id="1956">1956</th><td><i>    // - If POS_W_FLOAT (11) is enabled, at least one of PERSP_* must be</i></td></tr>
<tr><th id="1957">1957</th><td><i>    //   enabled too.</i></td></tr>
<tr><th id="1958">1958</th><td>    <b>if</b> (<a class="local col5 ref" href="#255CallConv" title='CallConv' data-ref="255CallConv">CallConv</a> == <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_PS" title='llvm::CallingConv::AMDGPU_PS' data-ref="llvm::CallingConv::AMDGPU_PS">AMDGPU_PS</a>) {</td></tr>
<tr><th id="1959">1959</th><td>      <b>if</b> ((<a class="local col5 ref" href="#265Info" title='Info' data-ref="265Info">Info</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo14getPSInputAddrEv" title='llvm::SIMachineFunctionInfo::getPSInputAddr' data-ref="_ZNK4llvm21SIMachineFunctionInfo14getPSInputAddrEv">getPSInputAddr</a>() &amp; <var>0x7F</var>) == <var>0</var> ||</td></tr>
<tr><th id="1960">1960</th><td>           ((<a class="local col5 ref" href="#265Info" title='Info' data-ref="265Info">Info</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo14getPSInputAddrEv" title='llvm::SIMachineFunctionInfo::getPSInputAddr' data-ref="_ZNK4llvm21SIMachineFunctionInfo14getPSInputAddrEv">getPSInputAddr</a>() &amp; <var>0xF</var>) == <var>0</var> &amp;&amp;</td></tr>
<tr><th id="1961">1961</th><td>            <a class="local col5 ref" href="#265Info" title='Info' data-ref="265Info">Info</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo18isPSInputAllocatedEj" title='llvm::SIMachineFunctionInfo::isPSInputAllocated' data-ref="_ZNK4llvm21SIMachineFunctionInfo18isPSInputAllocatedEj">isPSInputAllocated</a>(<var>11</var>))) {</td></tr>
<tr><th id="1962">1962</th><td>        CCInfo.AllocateReg(AMDGPU::<span class='error' title="no member named &apos;VGPR0&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR0</span>);</td></tr>
<tr><th id="1963">1963</th><td>        CCInfo.AllocateReg(AMDGPU::<span class='error' title="no member named &apos;VGPR1&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR1</span>);</td></tr>
<tr><th id="1964">1964</th><td>        <a class="local col5 ref" href="#265Info" title='Info' data-ref="265Info">Info</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo20markPSInputAllocatedEj" title='llvm::SIMachineFunctionInfo::markPSInputAllocated' data-ref="_ZN4llvm21SIMachineFunctionInfo20markPSInputAllocatedEj">markPSInputAllocated</a>(<var>0</var>);</td></tr>
<tr><th id="1965">1965</th><td>        <a class="local col5 ref" href="#265Info" title='Info' data-ref="265Info">Info</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo18markPSInputEnabledEj" title='llvm::SIMachineFunctionInfo::markPSInputEnabled' data-ref="_ZN4llvm21SIMachineFunctionInfo18markPSInputEnabledEj">markPSInputEnabled</a>(<var>0</var>);</td></tr>
<tr><th id="1966">1966</th><td>      }</td></tr>
<tr><th id="1967">1967</th><td>      <b>if</b> (<span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">Subtarget</span>-&gt;isAmdPalOS()) {</td></tr>
<tr><th id="1968">1968</th><td>        <i>// For isAmdPalOS, the user does not enable some bits after compilation</i></td></tr>
<tr><th id="1969">1969</th><td><i>        // based on run-time states; the register values being generated here are</i></td></tr>
<tr><th id="1970">1970</th><td><i>        // the final ones set in hardware. Therefore we need to apply the</i></td></tr>
<tr><th id="1971">1971</th><td><i>        // workaround to PSInputAddr and PSInputEnable together.  (The case where</i></td></tr>
<tr><th id="1972">1972</th><td><i>        // a bit is set in PSInputAddr but not PSInputEnable is where the</i></td></tr>
<tr><th id="1973">1973</th><td><i>        // frontend set up an input arg for a particular interpolation mode, but</i></td></tr>
<tr><th id="1974">1974</th><td><i>        // nothing uses that input arg. Really we should have an earlier pass</i></td></tr>
<tr><th id="1975">1975</th><td><i>        // that removes such an arg.)</i></td></tr>
<tr><th id="1976">1976</th><td>        <em>unsigned</em> <dfn class="local col4 decl" id="274PsInputBits" title='PsInputBits' data-type='unsigned int' data-ref="274PsInputBits">PsInputBits</dfn> = <a class="local col5 ref" href="#265Info" title='Info' data-ref="265Info">Info</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo14getPSInputAddrEv" title='llvm::SIMachineFunctionInfo::getPSInputAddr' data-ref="_ZNK4llvm21SIMachineFunctionInfo14getPSInputAddrEv">getPSInputAddr</a>() &amp; <a class="local col5 ref" href="#265Info" title='Info' data-ref="265Info">Info</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo16getPSInputEnableEv" title='llvm::SIMachineFunctionInfo::getPSInputEnable' data-ref="_ZNK4llvm21SIMachineFunctionInfo16getPSInputEnableEv">getPSInputEnable</a>();</td></tr>
<tr><th id="1977">1977</th><td>        <b>if</b> ((<a class="local col4 ref" href="#274PsInputBits" title='PsInputBits' data-ref="274PsInputBits">PsInputBits</a> &amp; <var>0x7F</var>) == <var>0</var> ||</td></tr>
<tr><th id="1978">1978</th><td>            ((<a class="local col4 ref" href="#274PsInputBits" title='PsInputBits' data-ref="274PsInputBits">PsInputBits</a> &amp; <var>0xF</var>) == <var>0</var> &amp;&amp;</td></tr>
<tr><th id="1979">1979</th><td>             (<a class="local col4 ref" href="#274PsInputBits" title='PsInputBits' data-ref="274PsInputBits">PsInputBits</a> &gt;&gt; <var>11</var> &amp; <var>1</var>)))</td></tr>
<tr><th id="1980">1980</th><td>          <a class="local col5 ref" href="#265Info" title='Info' data-ref="265Info">Info</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo18markPSInputEnabledEj" title='llvm::SIMachineFunctionInfo::markPSInputEnabled' data-ref="_ZN4llvm21SIMachineFunctionInfo18markPSInputEnabledEj">markPSInputEnabled</a>(</td></tr>
<tr><th id="1981">1981</th><td>              <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm18countTrailingZerosET_NS_12ZeroBehaviorE" title='llvm::countTrailingZeros' data-ref="_ZN4llvm18countTrailingZerosET_NS_12ZeroBehaviorE">countTrailingZeros</a>(<a class="local col5 ref" href="#265Info" title='Info' data-ref="265Info">Info</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo14getPSInputAddrEv" title='llvm::SIMachineFunctionInfo::getPSInputAddr' data-ref="_ZNK4llvm21SIMachineFunctionInfo14getPSInputAddrEv">getPSInputAddr</a>(), <a class="enum" href="../../../include/llvm/Support/MathExtras.h.html#llvm::ZeroBehavior::ZB_Undefined" title='llvm::ZeroBehavior::ZB_Undefined' data-ref="llvm::ZeroBehavior::ZB_Undefined">ZB_Undefined</a>));</td></tr>
<tr><th id="1982">1982</th><td>      }</td></tr>
<tr><th id="1983">1983</th><td>    }</td></tr>
<tr><th id="1984">1984</th><td></td></tr>
<tr><th id="1985">1985</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!Info-&gt;hasDispatchPtr() &amp;&amp; !Info-&gt;hasKernargSegmentPtr() &amp;&amp; !Info-&gt;hasFlatScratchInit() &amp;&amp; !Info-&gt;hasWorkGroupIDX() &amp;&amp; !Info-&gt;hasWorkGroupIDY() &amp;&amp; !Info-&gt;hasWorkGroupIDZ() &amp;&amp; !Info-&gt;hasWorkGroupInfo() &amp;&amp; !Info-&gt;hasWorkItemIDX() &amp;&amp; !Info-&gt;hasWorkItemIDY() &amp;&amp; !Info-&gt;hasWorkItemIDZ()) ? void (0) : __assert_fail (&quot;!Info-&gt;hasDispatchPtr() &amp;&amp; !Info-&gt;hasKernargSegmentPtr() &amp;&amp; !Info-&gt;hasFlatScratchInit() &amp;&amp; !Info-&gt;hasWorkGroupIDX() &amp;&amp; !Info-&gt;hasWorkGroupIDY() &amp;&amp; !Info-&gt;hasWorkGroupIDZ() &amp;&amp; !Info-&gt;hasWorkGroupInfo() &amp;&amp; !Info-&gt;hasWorkItemIDX() &amp;&amp; !Info-&gt;hasWorkItemIDY() &amp;&amp; !Info-&gt;hasWorkItemIDZ()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIISelLowering.cpp&quot;, 1990, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col5 ref" href="#265Info" title='Info' data-ref="265Info">Info</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo14hasDispatchPtrEv" title='llvm::SIMachineFunctionInfo::hasDispatchPtr' data-ref="_ZNK4llvm21SIMachineFunctionInfo14hasDispatchPtrEv">hasDispatchPtr</a>() &amp;&amp;</td></tr>
<tr><th id="1986">1986</th><td>           !<a class="local col5 ref" href="#265Info" title='Info' data-ref="265Info">Info</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo20hasKernargSegmentPtrEv" title='llvm::SIMachineFunctionInfo::hasKernargSegmentPtr' data-ref="_ZNK4llvm21SIMachineFunctionInfo20hasKernargSegmentPtrEv">hasKernargSegmentPtr</a>() &amp;&amp; !<a class="local col5 ref" href="#265Info" title='Info' data-ref="265Info">Info</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo18hasFlatScratchInitEv" title='llvm::SIMachineFunctionInfo::hasFlatScratchInit' data-ref="_ZNK4llvm21SIMachineFunctionInfo18hasFlatScratchInitEv">hasFlatScratchInit</a>() &amp;&amp;</td></tr>
<tr><th id="1987">1987</th><td>           !<a class="local col5 ref" href="#265Info" title='Info' data-ref="265Info">Info</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo15hasWorkGroupIDXEv" title='llvm::SIMachineFunctionInfo::hasWorkGroupIDX' data-ref="_ZNK4llvm21SIMachineFunctionInfo15hasWorkGroupIDXEv">hasWorkGroupIDX</a>() &amp;&amp; !<a class="local col5 ref" href="#265Info" title='Info' data-ref="265Info">Info</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo15hasWorkGroupIDYEv" title='llvm::SIMachineFunctionInfo::hasWorkGroupIDY' data-ref="_ZNK4llvm21SIMachineFunctionInfo15hasWorkGroupIDYEv">hasWorkGroupIDY</a>() &amp;&amp;</td></tr>
<tr><th id="1988">1988</th><td>           !<a class="local col5 ref" href="#265Info" title='Info' data-ref="265Info">Info</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo15hasWorkGroupIDZEv" title='llvm::SIMachineFunctionInfo::hasWorkGroupIDZ' data-ref="_ZNK4llvm21SIMachineFunctionInfo15hasWorkGroupIDZEv">hasWorkGroupIDZ</a>() &amp;&amp; !<a class="local col5 ref" href="#265Info" title='Info' data-ref="265Info">Info</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo16hasWorkGroupInfoEv" title='llvm::SIMachineFunctionInfo::hasWorkGroupInfo' data-ref="_ZNK4llvm21SIMachineFunctionInfo16hasWorkGroupInfoEv">hasWorkGroupInfo</a>() &amp;&amp;</td></tr>
<tr><th id="1989">1989</th><td>           !<a class="local col5 ref" href="#265Info" title='Info' data-ref="265Info">Info</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo14hasWorkItemIDXEv" title='llvm::SIMachineFunctionInfo::hasWorkItemIDX' data-ref="_ZNK4llvm21SIMachineFunctionInfo14hasWorkItemIDXEv">hasWorkItemIDX</a>() &amp;&amp; !<a class="local col5 ref" href="#265Info" title='Info' data-ref="265Info">Info</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo14hasWorkItemIDYEv" title='llvm::SIMachineFunctionInfo::hasWorkItemIDY' data-ref="_ZNK4llvm21SIMachineFunctionInfo14hasWorkItemIDYEv">hasWorkItemIDY</a>() &amp;&amp;</td></tr>
<tr><th id="1990">1990</th><td>           !<a class="local col5 ref" href="#265Info" title='Info' data-ref="265Info">Info</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo14hasWorkItemIDZEv" title='llvm::SIMachineFunctionInfo::hasWorkItemIDZ' data-ref="_ZNK4llvm21SIMachineFunctionInfo14hasWorkItemIDZEv">hasWorkItemIDZ</a>());</td></tr>
<tr><th id="1991">1991</th><td>  } <b>else</b> <b>if</b> (<a class="local col2 ref" href="#272IsKernel" title='IsKernel' data-ref="272IsKernel">IsKernel</a>) {</td></tr>
<tr><th id="1992">1992</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Info-&gt;hasWorkGroupIDX() &amp;&amp; Info-&gt;hasWorkItemIDX()) ? void (0) : __assert_fail (&quot;Info-&gt;hasWorkGroupIDX() &amp;&amp; Info-&gt;hasWorkItemIDX()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIISelLowering.cpp&quot;, 1992, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#265Info" title='Info' data-ref="265Info">Info</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo15hasWorkGroupIDXEv" title='llvm::SIMachineFunctionInfo::hasWorkGroupIDX' data-ref="_ZNK4llvm21SIMachineFunctionInfo15hasWorkGroupIDXEv">hasWorkGroupIDX</a>() &amp;&amp; <a class="local col5 ref" href="#265Info" title='Info' data-ref="265Info">Info</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo14hasWorkItemIDXEv" title='llvm::SIMachineFunctionInfo::hasWorkItemIDX' data-ref="_ZNK4llvm21SIMachineFunctionInfo14hasWorkItemIDXEv">hasWorkItemIDX</a>());</td></tr>
<tr><th id="1993">1993</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1994">1994</th><td>    <a class="local col7 ref" href="#267Splits" title='Splits' data-ref="267Splits">Splits</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl6appendET_S1_" title='llvm::SmallVectorImpl::append' data-ref="_ZN4llvm15SmallVectorImpl6appendET_S1_">append</a>(<a class="local col7 ref" href="#257Ins" title='Ins' data-ref="257Ins">Ins</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZNK4llvm25SmallVectorTemplateCommon5beginEv">begin</a>(), <a class="local col7 ref" href="#257Ins" title='Ins' data-ref="257Ins">Ins</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZNK4llvm25SmallVectorTemplateCommon3endEv">end</a>());</td></tr>
<tr><th id="1995">1995</th><td>  }</td></tr>
<tr><th id="1996">1996</th><td></td></tr>
<tr><th id="1997">1997</th><td>  <b>if</b> (<a class="local col3 ref" href="#273IsEntryFunc" title='IsEntryFunc' data-ref="273IsEntryFunc">IsEntryFunc</a>) {</td></tr>
<tr><th id="1998">1998</th><td>    <a class="tu ref" href="#_ZL30allocateSpecialEntryInputVGPRsRN4llvm7CCStateERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE" title='allocateSpecialEntryInputVGPRs' data-use='c' data-ref="_ZL30allocateSpecialEntryInputVGPRsRN4llvm7CCStateERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE">allocateSpecialEntryInputVGPRs</a>(<span class='refarg'><a class="local col0 ref" href="#270CCInfo" title='CCInfo' data-ref="270CCInfo">CCInfo</a></span>, <span class='refarg'><a class="local col2 ref" href="#262MF" title='MF' data-ref="262MF">MF</a></span>, *<a class="local col1 ref" href="#261TRI" title='TRI' data-ref="261TRI">TRI</a>, <span class='refarg'>*<a class="local col5 ref" href="#265Info" title='Info' data-ref="265Info">Info</a></span>);</td></tr>
<tr><th id="1999">1999</th><td>    <a class="tu ref" href="#_ZL20allocateHSAUserSGPRsRN4llvm7CCStateERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE" title='allocateHSAUserSGPRs' data-use='c' data-ref="_ZL20allocateHSAUserSGPRsRN4llvm7CCStateERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE">allocateHSAUserSGPRs</a>(<span class='refarg'><a class="local col0 ref" href="#270CCInfo" title='CCInfo' data-ref="270CCInfo">CCInfo</a></span>, <span class='refarg'><a class="local col2 ref" href="#262MF" title='MF' data-ref="262MF">MF</a></span>, *<a class="local col1 ref" href="#261TRI" title='TRI' data-ref="261TRI">TRI</a>, <span class='refarg'>*<a class="local col5 ref" href="#265Info" title='Info' data-ref="265Info">Info</a></span>);</td></tr>
<tr><th id="2000">2000</th><td>  }</td></tr>
<tr><th id="2001">2001</th><td></td></tr>
<tr><th id="2002">2002</th><td>  <b>if</b> (<a class="local col2 ref" href="#272IsKernel" title='IsKernel' data-ref="272IsKernel">IsKernel</a>) {</td></tr>
<tr><th id="2003">2003</th><td>    <a class="member" href="AMDGPUISelLowering.h.html#_ZNK4llvm20AMDGPUTargetLowering29analyzeFormalArgumentsComputeERNS_7CCStateERKNS_15SmallVectorImplINS_3ISD8InputArgEEE" title='llvm::AMDGPUTargetLowering::analyzeFormalArgumentsCompute' data-ref="_ZNK4llvm20AMDGPUTargetLowering29analyzeFormalArgumentsComputeERNS_7CCStateERKNS_15SmallVectorImplINS_3ISD8InputArgEEE">analyzeFormalArgumentsCompute</a>(<span class='refarg'><a class="local col0 ref" href="#270CCInfo" title='CCInfo' data-ref="270CCInfo">CCInfo</a></span>, <a class="local col7 ref" href="#257Ins" title='Ins' data-ref="257Ins">Ins</a>);</td></tr>
<tr><th id="2004">2004</th><td>  } <b>else</b> {</td></tr>
<tr><th id="2005">2005</th><td>    <a class="typedef" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCAssignFn" title='llvm::CCAssignFn' data-type='bool (unsigned int, llvm::MVT, llvm::MVT, CCValAssign::LocInfo, ISD::ArgFlagsTy, llvm::CCState &amp;)' data-ref="llvm::CCAssignFn">CCAssignFn</a> *<dfn class="local col5 decl" id="275AssignFn" title='AssignFn' data-type='CCAssignFn *' data-ref="275AssignFn">AssignFn</dfn> = <a class="member" href="AMDGPUISelLowering.h.html#_ZN4llvm20AMDGPUTargetLowering17CCAssignFnForCallEjb" title='llvm::AMDGPUTargetLowering::CCAssignFnForCall' data-ref="_ZN4llvm20AMDGPUTargetLowering17CCAssignFnForCallEjb">CCAssignFnForCall</a>(<a class="local col5 ref" href="#255CallConv" title='CallConv' data-ref="255CallConv">CallConv</a>, <a class="local col6 ref" href="#256isVarArg" title='isVarArg' data-ref="256isVarArg">isVarArg</a>);</td></tr>
<tr><th id="2006">2006</th><td>    <a class="local col0 ref" href="#270CCInfo" title='CCInfo' data-ref="270CCInfo">CCInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState22AnalyzeFormalArgumentsERKNS_15SmallVectorImplINS_3ISD8InputArgEEEPFbjNS_3MVTES7_NS_11CCValAssign7LocInfoENS2_10ArgFlagsTyERS0_E" title='llvm::CCState::AnalyzeFormalArguments' data-ref="_ZN4llvm7CCState22AnalyzeFormalArgumentsERKNS_15SmallVectorImplINS_3ISD8InputArgEEEPFbjNS_3MVTES7_NS_11CCValAssign7LocInfoENS2_10ArgFlagsTyERS0_E">AnalyzeFormalArguments</a>(<a class="local col7 ref" href="#267Splits" title='Splits' data-ref="267Splits">Splits</a>, <a class="local col5 ref" href="#275AssignFn" title='AssignFn' data-ref="275AssignFn">AssignFn</a>);</td></tr>
<tr><th id="2007">2007</th><td>  }</td></tr>
<tr><th id="2008">2008</th><td></td></tr>
<tr><th id="2009">2009</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>, <var>16</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col6 decl" id="276Chains" title='Chains' data-type='SmallVector&lt;llvm::SDValue, 16&gt;' data-ref="276Chains">Chains</dfn>;</td></tr>
<tr><th id="2010">2010</th><td></td></tr>
<tr><th id="2011">2011</th><td>  <i>// FIXME: This is the minimum kernel argument alignment. We should improve</i></td></tr>
<tr><th id="2012">2012</th><td><i>  // this to the maximum alignment of the arguments.</i></td></tr>
<tr><th id="2013">2013</th><td><i>  //</i></td></tr>
<tr><th id="2014">2014</th><td><i>  // FIXME: Alignment of explicit arguments totally broken with non-0 explicit</i></td></tr>
<tr><th id="2015">2015</th><td><i>  // kern arg offset.</i></td></tr>
<tr><th id="2016">2016</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col7 decl" id="277KernelArgBaseAlign" title='KernelArgBaseAlign' data-type='const unsigned int' data-ref="277KernelArgBaseAlign">KernelArgBaseAlign</dfn> = <var>16</var>;</td></tr>
<tr><th id="2017">2017</th><td></td></tr>
<tr><th id="2018">2018</th><td>   <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="278i" title='i' data-type='unsigned int' data-ref="278i">i</dfn> = <var>0</var>, <dfn class="local col9 decl" id="279e" title='e' data-type='unsigned int' data-ref="279e">e</dfn> = <a class="local col7 ref" href="#257Ins" title='Ins' data-ref="257Ins">Ins</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(), <dfn class="local col0 decl" id="280ArgIdx" title='ArgIdx' data-type='unsigned int' data-ref="280ArgIdx">ArgIdx</dfn> = <var>0</var>; <a class="local col8 ref" href="#278i" title='i' data-ref="278i">i</a> != <a class="local col9 ref" href="#279e" title='e' data-ref="279e">e</a>; ++<a class="local col8 ref" href="#278i" title='i' data-ref="278i">i</a>) {</td></tr>
<tr><th id="2019">2019</th><td>    <em>const</em> <span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::InputArg" title='llvm::ISD::InputArg' data-ref="llvm::ISD::InputArg">InputArg</a> &amp;<dfn class="local col1 decl" id="281Arg" title='Arg' data-type='const ISD::InputArg &amp;' data-ref="281Arg">Arg</dfn> = <a class="local col7 ref" href="#257Ins" title='Ins' data-ref="257Ins">Ins</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZNK4llvm25SmallVectorTemplateCommonixEm">[<a class="local col8 ref" href="#278i" title='i' data-ref="278i">i</a>]</a>;</td></tr>
<tr><th id="2020">2020</th><td>    <b>if</b> (<a class="local col1 ref" href="#281Arg" title='Arg' data-ref="281Arg">Arg</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#_ZNK4llvm3ISD8InputArg9isOrigArgEv" title='llvm::ISD::InputArg::isOrigArg' data-ref="_ZNK4llvm3ISD8InputArg9isOrigArgEv">isOrigArg</a>() &amp;&amp; <a class="ref fake" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector9referencecvbEv" title='llvm::BitVector::reference::operator bool' data-ref="_ZNK4llvm9BitVector9referencecvbEv"></a><a class="local col9 ref" href="#269Skipped" title='Skipped' data-ref="269Skipped">Skipped</a><a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectorixEj" title='llvm::BitVector::operator[]' data-ref="_ZN4llvm9BitVectorixEj">[<a class="local col1 ref" href="#281Arg" title='Arg' data-ref="281Arg">Arg</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#_ZNK4llvm3ISD8InputArg15getOrigArgIndexEv" title='llvm::ISD::InputArg::getOrigArgIndex' data-ref="_ZNK4llvm3ISD8InputArg15getOrigArgIndexEv">getOrigArgIndex</a>()]</a>) {</td></tr>
<tr><th id="2021">2021</th><td>      <a class="local col0 ref" href="#260InVals" title='InVals' data-ref="260InVals">InVals</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col9 ref" href="#259DAG" title='DAG' data-ref="259DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG8getUNDEFENS_3EVTE" title='llvm::SelectionDAG::getUNDEF' data-ref="_ZN4llvm12SelectionDAG8getUNDEFENS_3EVTE">getUNDEF</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col1 ref" href="#281Arg" title='Arg' data-ref="281Arg">Arg</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::InputArg::VT" title='llvm::ISD::InputArg::VT' data-ref="llvm::ISD::InputArg::VT">VT</a>));</td></tr>
<tr><th id="2022">2022</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2023">2023</th><td>    }</td></tr>
<tr><th id="2024">2024</th><td></td></tr>
<tr><th id="2025">2025</th><td>    <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a> &amp;<dfn class="local col2 decl" id="282VA" title='VA' data-type='llvm::CCValAssign &amp;' data-ref="282VA">VA</dfn> = <a class="local col8 ref" href="#268ArgLocs" title='ArgLocs' data-ref="268ArgLocs">ArgLocs</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col0 ref" href="#280ArgIdx" title='ArgIdx' data-ref="280ArgIdx">ArgIdx</a>++]</a>;</td></tr>
<tr><th id="2026">2026</th><td>    <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col3 decl" id="283VT" title='VT' data-type='llvm::MVT' data-ref="283VT">VT</dfn> = <a class="local col2 ref" href="#282VA" title='VA' data-ref="282VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8getLocVTEv" title='llvm::CCValAssign::getLocVT' data-ref="_ZNK4llvm11CCValAssign8getLocVTEv">getLocVT</a>();</td></tr>
<tr><th id="2027">2027</th><td></td></tr>
<tr><th id="2028">2028</th><td>    <b>if</b> (<a class="local col3 ref" href="#273IsEntryFunc" title='IsEntryFunc' data-ref="273IsEntryFunc">IsEntryFunc</a> &amp;&amp; <a class="local col2 ref" href="#282VA" title='VA' data-ref="282VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8isMemLocEv" title='llvm::CCValAssign::isMemLoc' data-ref="_ZNK4llvm11CCValAssign8isMemLocEv">isMemLoc</a>()) {</td></tr>
<tr><th id="2029">2029</th><td>      <a class="local col3 ref" href="#283VT" title='VT' data-ref="283VT">VT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::operator=' data-ref="_ZN4llvm3MVTaSERKS0_">=</a> <a class="local col7 ref" href="#257Ins" title='Ins' data-ref="257Ins">Ins</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZNK4llvm25SmallVectorTemplateCommonixEm">[<a class="local col8 ref" href="#278i" title='i' data-ref="278i">i</a>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::InputArg::VT" title='llvm::ISD::InputArg::VT' data-ref="llvm::ISD::InputArg::VT">VT</a>;</td></tr>
<tr><th id="2030">2030</th><td>      <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col4 decl" id="284MemVT" title='MemVT' data-type='llvm::EVT' data-ref="284MemVT">MemVT</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col2 ref" href="#282VA" title='VA' data-ref="282VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8getLocVTEv" title='llvm::CCValAssign::getLocVT' data-ref="_ZNK4llvm11CCValAssign8getLocVTEv">getLocVT</a>();</td></tr>
<tr><th id="2031">2031</th><td></td></tr>
<tr><th id="2032">2032</th><td>      <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="285Offset" title='Offset' data-type='const uint64_t' data-ref="285Offset">Offset</dfn> = <a class="local col2 ref" href="#282VA" title='VA' data-ref="282VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign15getLocMemOffsetEv" title='llvm::CCValAssign::getLocMemOffset' data-ref="_ZNK4llvm11CCValAssign15getLocMemOffsetEv">getLocMemOffset</a>();</td></tr>
<tr><th id="2033">2033</th><td>      <em>unsigned</em> <dfn class="local col6 decl" id="286Align" title='Align' data-type='unsigned int' data-ref="286Align">Align</dfn> = <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm8MinAlignEmm" title='llvm::MinAlign' data-ref="_ZN4llvm8MinAlignEmm">MinAlign</a>(<a class="local col7 ref" href="#277KernelArgBaseAlign" title='KernelArgBaseAlign' data-ref="277KernelArgBaseAlign">KernelArgBaseAlign</a>, <a class="local col5 ref" href="#285Offset" title='Offset' data-ref="285Offset">Offset</a>);</td></tr>
<tr><th id="2034">2034</th><td></td></tr>
<tr><th id="2035">2035</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="287Arg" title='Arg' data-type='llvm::SDValue' data-ref="287Arg">Arg</dfn> = <a class="member" href="#_ZNK4llvm16SITargetLowering24lowerKernargMemParameterERNS_12SelectionDAGENS_3EVTES3_RKNS_5SDLocENS_7SDValueEmjbPKNS_3ISD8InputArgE" title='llvm::SITargetLowering::lowerKernargMemParameter' data-ref="_ZNK4llvm16SITargetLowering24lowerKernargMemParameterERNS_12SelectionDAGENS_3EVTES3_RKNS_5SDLocENS_7SDValueEmjbPKNS_3ISD8InputArgE">lowerKernargMemParameter</a>(</td></tr>
<tr><th id="2036">2036</th><td>        <span class='refarg'><a class="local col9 ref" href="#259DAG" title='DAG' data-ref="259DAG">DAG</a></span>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col3 ref" href="#283VT" title='VT' data-ref="283VT">VT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col4 ref" href="#284MemVT" title='MemVT' data-ref="284MemVT">MemVT</a>, <a class="local col8 ref" href="#258DL" title='DL' data-ref="258DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#254Chain" title='Chain' data-ref="254Chain">Chain</a>, <a class="local col5 ref" href="#285Offset" title='Offset' data-ref="285Offset">Offset</a>, <a class="local col6 ref" href="#286Align" title='Align' data-ref="286Align">Align</a>, <a class="local col7 ref" href="#257Ins" title='Ins' data-ref="257Ins">Ins</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZNK4llvm25SmallVectorTemplateCommonixEm">[<a class="local col8 ref" href="#278i" title='i' data-ref="278i">i</a>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::InputArg::Flags" title='llvm::ISD::InputArg::Flags' data-ref="llvm::ISD::InputArg::Flags">Flags</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#_ZNK4llvm3ISD10ArgFlagsTy6isSExtEv" title='llvm::ISD::ArgFlagsTy::isSExt' data-ref="_ZNK4llvm3ISD10ArgFlagsTy6isSExtEv">isSExt</a>(), &amp;<a class="local col7 ref" href="#257Ins" title='Ins' data-ref="257Ins">Ins</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZNK4llvm25SmallVectorTemplateCommonixEm">[<a class="local col8 ref" href="#278i" title='i' data-ref="278i">i</a>]</a>);</td></tr>
<tr><th id="2037">2037</th><td>      <a class="local col6 ref" href="#276Chains" title='Chains' data-ref="276Chains">Chains</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col7 ref" href="#287Arg" title='Arg' data-ref="287Arg">Arg</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue8getValueEj" title='llvm::SDValue::getValue' data-ref="_ZNK4llvm7SDValue8getValueEj">getValue</a>(<var>1</var>));</td></tr>
<tr><th id="2038">2038</th><td></td></tr>
<tr><th id="2039">2039</th><td>      <em>auto</em> *<dfn class="local col8 decl" id="288ParamTy" title='ParamTy' data-type='llvm::PointerType *' data-ref="288ParamTy">ParamTy</dfn> =</td></tr>
<tr><th id="2040">2040</th><td>        <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/DerivedTypes.h.html#llvm::PointerType" title='llvm::PointerType' data-ref="llvm::PointerType">PointerType</a>&gt;(<a class="local col4 ref" href="#264FType" title='FType' data-ref="264FType">FType</a>-&gt;<a class="ref" href="../../../include/llvm/IR/DerivedTypes.h.html#_ZNK4llvm12FunctionType12getParamTypeEj" title='llvm::FunctionType::getParamType' data-ref="_ZNK4llvm12FunctionType12getParamTypeEj">getParamType</a>(<a class="local col7 ref" href="#257Ins" title='Ins' data-ref="257Ins">Ins</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZNK4llvm25SmallVectorTemplateCommonixEm">[<a class="local col8 ref" href="#278i" title='i' data-ref="278i">i</a>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#_ZNK4llvm3ISD8InputArg15getOrigArgIndexEv" title='llvm::ISD::InputArg::getOrigArgIndex' data-ref="_ZNK4llvm3ISD8InputArg15getOrigArgIndexEv">getOrigArgIndex</a>()));</td></tr>
<tr><th id="2041">2041</th><td>      <b>if</b> (<a class="member" href="SIISelLowering.h.html#llvm::SITargetLowering::Subtarget" title='llvm::SITargetLowering::Subtarget' data-ref="llvm::SITargetLowering::Subtarget">Subtarget</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget13getGenerationEv" title='llvm::GCNSubtarget::getGeneration' data-ref="_ZNK4llvm12GCNSubtarget13getGenerationEv">getGeneration</a>() == <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget">AMDGPUSubtarget</a>::<a class="enum" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::Generation::SOUTHERN_ISLANDS" title='llvm::AMDGPUSubtarget::Generation::SOUTHERN_ISLANDS' data-ref="llvm::AMDGPUSubtarget::Generation::SOUTHERN_ISLANDS">SOUTHERN_ISLANDS</a> &amp;&amp;</td></tr>
<tr><th id="2042">2042</th><td>          <a class="local col8 ref" href="#288ParamTy" title='ParamTy' data-ref="288ParamTy">ParamTy</a> &amp;&amp; (<a class="local col8 ref" href="#288ParamTy" title='ParamTy' data-ref="288ParamTy">ParamTy</a>-&gt;<a class="ref" href="../../../include/llvm/IR/DerivedTypes.h.html#_ZNK4llvm11PointerType15getAddressSpaceEv" title='llvm::PointerType::getAddressSpace' data-ref="_ZNK4llvm11PointerType15getAddressSpaceEv">getAddressSpace</a>() == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::LOCAL_ADDRESS" title='AMDGPUAS::LOCAL_ADDRESS' data-ref="AMDGPUAS::LOCAL_ADDRESS">LOCAL_ADDRESS</a> ||</td></tr>
<tr><th id="2043">2043</th><td>                      <a class="local col8 ref" href="#288ParamTy" title='ParamTy' data-ref="288ParamTy">ParamTy</a>-&gt;<a class="ref" href="../../../include/llvm/IR/DerivedTypes.h.html#_ZNK4llvm11PointerType15getAddressSpaceEv" title='llvm::PointerType::getAddressSpace' data-ref="_ZNK4llvm11PointerType15getAddressSpaceEv">getAddressSpace</a>() == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::REGION_ADDRESS" title='AMDGPUAS::REGION_ADDRESS' data-ref="AMDGPUAS::REGION_ADDRESS">REGION_ADDRESS</a>)) {</td></tr>
<tr><th id="2044">2044</th><td>        <i>// On SI local pointers are just offsets into LDS, so they are always</i></td></tr>
<tr><th id="2045">2045</th><td><i>        // less than 16-bits.  On CI and newer they could potentially be</i></td></tr>
<tr><th id="2046">2046</th><td><i>        // real pointers, so we can't guarantee their size.</i></td></tr>
<tr><th id="2047">2047</th><td>        <a class="local col7 ref" href="#287Arg" title='Arg' data-ref="287Arg">Arg</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col9 ref" href="#259DAG" title='DAG' data-ref="259DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::AssertZext" title='llvm::ISD::NodeType::AssertZext' data-ref="llvm::ISD::NodeType::AssertZext">AssertZext</a>, <a class="local col8 ref" href="#258DL" title='DL' data-ref="258DL">DL</a>, <a class="local col7 ref" href="#287Arg" title='Arg' data-ref="287Arg">Arg</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>(), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#287Arg" title='Arg' data-ref="287Arg">Arg</a>,</td></tr>
<tr><th id="2048">2048</th><td>                          <a class="local col9 ref" href="#259DAG" title='DAG' data-ref="259DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG12getValueTypeENS_3EVTE" title='llvm::SelectionDAG::getValueType' data-ref="_ZN4llvm12SelectionDAG12getValueTypeENS_3EVTE">getValueType</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>));</td></tr>
<tr><th id="2049">2049</th><td>      }</td></tr>
<tr><th id="2050">2050</th><td></td></tr>
<tr><th id="2051">2051</th><td>      <a class="local col0 ref" href="#260InVals" title='InVals' data-ref="260InVals">InVals</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col7 ref" href="#287Arg" title='Arg' data-ref="287Arg">Arg</a>);</td></tr>
<tr><th id="2052">2052</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2053">2053</th><td>    } <b>else</b> <b>if</b> (!<a class="local col3 ref" href="#273IsEntryFunc" title='IsEntryFunc' data-ref="273IsEntryFunc">IsEntryFunc</a> &amp;&amp; <a class="local col2 ref" href="#282VA" title='VA' data-ref="282VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8isMemLocEv" title='llvm::CCValAssign::isMemLoc' data-ref="_ZNK4llvm11CCValAssign8isMemLocEv">isMemLoc</a>()) {</td></tr>
<tr><th id="2054">2054</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="289Val" title='Val' data-type='llvm::SDValue' data-ref="289Val">Val</dfn> = <a class="member" href="#_ZNK4llvm16SITargetLowering19lowerStackParameterERNS_12SelectionDAGERNS_11CCValAssignERKNS_5SDLocENS_7SDValueERKNS_3ISD8InputArgE" title='llvm::SITargetLowering::lowerStackParameter' data-ref="_ZNK4llvm16SITargetLowering19lowerStackParameterERNS_12SelectionDAGERNS_11CCValAssignERKNS_5SDLocENS_7SDValueERKNS_3ISD8InputArgE">lowerStackParameter</a>(<span class='refarg'><a class="local col9 ref" href="#259DAG" title='DAG' data-ref="259DAG">DAG</a></span>, <span class='refarg'><a class="local col2 ref" href="#282VA" title='VA' data-ref="282VA">VA</a></span>, <a class="local col8 ref" href="#258DL" title='DL' data-ref="258DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#254Chain" title='Chain' data-ref="254Chain">Chain</a>, <a class="local col1 ref" href="#281Arg" title='Arg' data-ref="281Arg">Arg</a>);</td></tr>
<tr><th id="2055">2055</th><td>      <a class="local col0 ref" href="#260InVals" title='InVals' data-ref="260InVals">InVals</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col9 ref" href="#289Val" title='Val' data-ref="289Val">Val</a>);</td></tr>
<tr><th id="2056">2056</th><td>      <b>if</b> (!<a class="local col1 ref" href="#281Arg" title='Arg' data-ref="281Arg">Arg</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::InputArg::Flags" title='llvm::ISD::InputArg::Flags' data-ref="llvm::ISD::InputArg::Flags">Flags</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#_ZNK4llvm3ISD10ArgFlagsTy7isByValEv" title='llvm::ISD::ArgFlagsTy::isByVal' data-ref="_ZNK4llvm3ISD10ArgFlagsTy7isByValEv">isByVal</a>())</td></tr>
<tr><th id="2057">2057</th><td>        <a class="local col6 ref" href="#276Chains" title='Chains' data-ref="276Chains">Chains</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col9 ref" href="#289Val" title='Val' data-ref="289Val">Val</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue8getValueEj" title='llvm::SDValue::getValue' data-ref="_ZNK4llvm7SDValue8getValueEj">getValue</a>(<var>1</var>));</td></tr>
<tr><th id="2058">2058</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2059">2059</th><td>    }</td></tr>
<tr><th id="2060">2060</th><td></td></tr>
<tr><th id="2061">2061</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (VA.isRegLoc() &amp;&amp; &quot;Parameter must be in a register!&quot;) ? void (0) : __assert_fail (&quot;VA.isRegLoc() &amp;&amp; \&quot;Parameter must be in a register!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIISelLowering.cpp&quot;, 2061, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#282VA" title='VA' data-ref="282VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8isRegLocEv" title='llvm::CCValAssign::isRegLoc' data-ref="_ZNK4llvm11CCValAssign8isRegLocEv">isRegLoc</a>() &amp;&amp; <q>"Parameter must be in a register!"</q>);</td></tr>
<tr><th id="2062">2062</th><td></td></tr>
<tr><th id="2063">2063</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="290Reg" title='Reg' data-type='unsigned int' data-ref="290Reg">Reg</dfn> = <a class="local col2 ref" href="#282VA" title='VA' data-ref="282VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign9getLocRegEv" title='llvm::CCValAssign::getLocReg' data-ref="_ZNK4llvm11CCValAssign9getLocRegEv">getLocReg</a>();</td></tr>
<tr><th id="2064">2064</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="291RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="291RC">RC</dfn> = TRI-&gt;<span class='error' title="no member named &apos;getMinimalPhysRegClass&apos; in &apos;llvm::SIRegisterInfo&apos;">getMinimalPhysRegClass</span>(Reg, VT);</td></tr>
<tr><th id="2065">2065</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col2 decl" id="292ValVT" title='ValVT' data-type='llvm::EVT' data-ref="292ValVT">ValVT</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col2 ref" href="#282VA" title='VA' data-ref="282VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8getValVTEv" title='llvm::CCValAssign::getValVT' data-ref="_ZNK4llvm11CCValAssign8getValVTEv">getValVT</a>();</td></tr>
<tr><th id="2066">2066</th><td></td></tr>
<tr><th id="2067">2067</th><td>    <a class="local col0 ref" href="#290Reg" title='Reg' data-ref="290Reg">Reg</a> = <a class="local col2 ref" href="#262MF" title='MF' data-ref="262MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction9addLiveInEjPKNS_19TargetRegisterClassE" title='llvm::MachineFunction::addLiveIn' data-ref="_ZN4llvm15MachineFunction9addLiveInEjPKNS_19TargetRegisterClassE">addLiveIn</a>(<a class="local col0 ref" href="#290Reg" title='Reg' data-ref="290Reg">Reg</a>, <a class="local col1 ref" href="#291RC" title='RC' data-ref="291RC">RC</a>);</td></tr>
<tr><th id="2068">2068</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="293Val" title='Val' data-type='llvm::SDValue' data-ref="293Val">Val</dfn> = <a class="local col9 ref" href="#259DAG" title='DAG' data-ref="259DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getCopyFromRegENS_7SDValueERKNS_5SDLocEjNS_3EVTE" title='llvm::SelectionDAG::getCopyFromReg' data-ref="_ZN4llvm12SelectionDAG14getCopyFromRegENS_7SDValueERKNS_5SDLocEjNS_3EVTE">getCopyFromReg</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#254Chain" title='Chain' data-ref="254Chain">Chain</a>, <a class="local col8 ref" href="#258DL" title='DL' data-ref="258DL">DL</a>, <a class="local col0 ref" href="#290Reg" title='Reg' data-ref="290Reg">Reg</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col3 ref" href="#283VT" title='VT' data-ref="283VT">VT</a>);</td></tr>
<tr><th id="2069">2069</th><td></td></tr>
<tr><th id="2070">2070</th><td>    <b>if</b> (<a class="local col1 ref" href="#281Arg" title='Arg' data-ref="281Arg">Arg</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::InputArg::Flags" title='llvm::ISD::InputArg::Flags' data-ref="llvm::ISD::InputArg::Flags">Flags</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#_ZNK4llvm3ISD10ArgFlagsTy6isSRetEv" title='llvm::ISD::ArgFlagsTy::isSRet' data-ref="_ZNK4llvm3ISD10ArgFlagsTy6isSRetEv">isSRet</a>()) {</td></tr>
<tr><th id="2071">2071</th><td>      <i>// The return object should be reasonably addressable.</i></td></tr>
<tr><th id="2072">2072</th><td><i></i></td></tr>
<tr><th id="2073">2073</th><td><i>      // FIXME: This helps when the return is a real sret. If it is a</i></td></tr>
<tr><th id="2074">2074</th><td><i>      // automatically inserted sret (i.e. CanLowerReturn returns false), an</i></td></tr>
<tr><th id="2075">2075</th><td><i>      // extra copy is inserted in SelectionDAGBuilder which obscures this.</i></td></tr>
<tr><th id="2076">2076</th><td>      <em>unsigned</em> <dfn class="local col4 decl" id="294NumBits" title='NumBits' data-type='unsigned int' data-ref="294NumBits">NumBits</dfn></td></tr>
<tr><th id="2077">2077</th><td>        = <var>32</var> - <a class="member" href="#_ZNK4llvm16SITargetLowering12getSubtargetEv" title='llvm::SITargetLowering::getSubtarget' data-ref="_ZNK4llvm16SITargetLowering12getSubtargetEv">getSubtarget</a>()-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget33getKnownHighZeroBitsForFrameIndexEv" title='llvm::GCNSubtarget::getKnownHighZeroBitsForFrameIndex' data-ref="_ZNK4llvm12GCNSubtarget33getKnownHighZeroBitsForFrameIndexEv">getKnownHighZeroBitsForFrameIndex</a>();</td></tr>
<tr><th id="2078">2078</th><td>      <a class="local col3 ref" href="#293Val" title='Val' data-ref="293Val">Val</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col9 ref" href="#259DAG" title='DAG' data-ref="259DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::AssertZext" title='llvm::ISD::NodeType::AssertZext' data-ref="llvm::ISD::NodeType::AssertZext">AssertZext</a>, <a class="local col8 ref" href="#258DL" title='DL' data-ref="258DL">DL</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col3 ref" href="#283VT" title='VT' data-ref="283VT">VT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#293Val" title='Val' data-ref="293Val">Val</a>,</td></tr>
<tr><th id="2079">2079</th><td>        <a class="local col9 ref" href="#259DAG" title='DAG' data-ref="259DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG12getValueTypeENS_3EVTE" title='llvm::SelectionDAG::getValueType' data-ref="_ZN4llvm12SelectionDAG12getValueTypeENS_3EVTE">getValueType</a>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a>::<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVT12getIntegerVTERNS_11LLVMContextEj" title='llvm::EVT::getIntegerVT' data-ref="_ZN4llvm3EVT12getIntegerVTERNS_11LLVMContextEj">getIntegerVT</a>(<span class='refarg'>*<a class="local col9 ref" href="#259DAG" title='DAG' data-ref="259DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG10getContextEv" title='llvm::SelectionDAG::getContext' data-ref="_ZNK4llvm12SelectionDAG10getContextEv">getContext</a>()</span>, <a class="local col4 ref" href="#294NumBits" title='NumBits' data-ref="294NumBits">NumBits</a>)));</td></tr>
<tr><th id="2080">2080</th><td>    }</td></tr>
<tr><th id="2081">2081</th><td></td></tr>
<tr><th id="2082">2082</th><td>    <i>// If this is an 8 or 16-bit value, it is really passed promoted</i></td></tr>
<tr><th id="2083">2083</th><td><i>    // to 32 bits. Insert an assert[sz]ext to capture this, then</i></td></tr>
<tr><th id="2084">2084</th><td><i>    // truncate to the right size.</i></td></tr>
<tr><th id="2085">2085</th><td>    <b>switch</b> (<a class="local col2 ref" href="#282VA" title='VA' data-ref="282VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign10getLocInfoEv" title='llvm::CCValAssign::getLocInfo' data-ref="_ZNK4llvm11CCValAssign10getLocInfoEv">getLocInfo</a>()) {</td></tr>
<tr><th id="2086">2086</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>::<a class="enum" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::LocInfo::Full" title='llvm::CCValAssign::LocInfo::Full' data-ref="llvm::CCValAssign::LocInfo::Full">Full</a>:</td></tr>
<tr><th id="2087">2087</th><td>      <b>break</b>;</td></tr>
<tr><th id="2088">2088</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>::<a class="enum" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::LocInfo::BCvt" title='llvm::CCValAssign::LocInfo::BCvt' data-ref="llvm::CCValAssign::LocInfo::BCvt">BCvt</a>:</td></tr>
<tr><th id="2089">2089</th><td>      <a class="local col3 ref" href="#293Val" title='Val' data-ref="293Val">Val</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col9 ref" href="#259DAG" title='DAG' data-ref="259DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BITCAST" title='llvm::ISD::NodeType::BITCAST' data-ref="llvm::ISD::NodeType::BITCAST">BITCAST</a>, <a class="local col8 ref" href="#258DL" title='DL' data-ref="258DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col2 ref" href="#292ValVT" title='ValVT' data-ref="292ValVT">ValVT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#293Val" title='Val' data-ref="293Val">Val</a>);</td></tr>
<tr><th id="2090">2090</th><td>      <b>break</b>;</td></tr>
<tr><th id="2091">2091</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>::<a class="enum" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::LocInfo::SExt" title='llvm::CCValAssign::LocInfo::SExt' data-ref="llvm::CCValAssign::LocInfo::SExt">SExt</a>:</td></tr>
<tr><th id="2092">2092</th><td>      <a class="local col3 ref" href="#293Val" title='Val' data-ref="293Val">Val</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col9 ref" href="#259DAG" title='DAG' data-ref="259DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::AssertSext" title='llvm::ISD::NodeType::AssertSext' data-ref="llvm::ISD::NodeType::AssertSext">AssertSext</a>, <a class="local col8 ref" href="#258DL" title='DL' data-ref="258DL">DL</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col3 ref" href="#283VT" title='VT' data-ref="283VT">VT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#293Val" title='Val' data-ref="293Val">Val</a>,</td></tr>
<tr><th id="2093">2093</th><td>                        <a class="local col9 ref" href="#259DAG" title='DAG' data-ref="259DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG12getValueTypeENS_3EVTE" title='llvm::SelectionDAG::getValueType' data-ref="_ZN4llvm12SelectionDAG12getValueTypeENS_3EVTE">getValueType</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col2 ref" href="#292ValVT" title='ValVT' data-ref="292ValVT">ValVT</a>));</td></tr>
<tr><th id="2094">2094</th><td>      <a class="local col3 ref" href="#293Val" title='Val' data-ref="293Val">Val</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col9 ref" href="#259DAG" title='DAG' data-ref="259DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::TRUNCATE" title='llvm::ISD::NodeType::TRUNCATE' data-ref="llvm::ISD::NodeType::TRUNCATE">TRUNCATE</a>, <a class="local col8 ref" href="#258DL" title='DL' data-ref="258DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col2 ref" href="#292ValVT" title='ValVT' data-ref="292ValVT">ValVT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#293Val" title='Val' data-ref="293Val">Val</a>);</td></tr>
<tr><th id="2095">2095</th><td>      <b>break</b>;</td></tr>
<tr><th id="2096">2096</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>::<a class="enum" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::LocInfo::ZExt" title='llvm::CCValAssign::LocInfo::ZExt' data-ref="llvm::CCValAssign::LocInfo::ZExt">ZExt</a>:</td></tr>
<tr><th id="2097">2097</th><td>      <a class="local col3 ref" href="#293Val" title='Val' data-ref="293Val">Val</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col9 ref" href="#259DAG" title='DAG' data-ref="259DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::AssertZext" title='llvm::ISD::NodeType::AssertZext' data-ref="llvm::ISD::NodeType::AssertZext">AssertZext</a>, <a class="local col8 ref" href="#258DL" title='DL' data-ref="258DL">DL</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col3 ref" href="#283VT" title='VT' data-ref="283VT">VT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#293Val" title='Val' data-ref="293Val">Val</a>,</td></tr>
<tr><th id="2098">2098</th><td>                        <a class="local col9 ref" href="#259DAG" title='DAG' data-ref="259DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG12getValueTypeENS_3EVTE" title='llvm::SelectionDAG::getValueType' data-ref="_ZN4llvm12SelectionDAG12getValueTypeENS_3EVTE">getValueType</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col2 ref" href="#292ValVT" title='ValVT' data-ref="292ValVT">ValVT</a>));</td></tr>
<tr><th id="2099">2099</th><td>      <a class="local col3 ref" href="#293Val" title='Val' data-ref="293Val">Val</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col9 ref" href="#259DAG" title='DAG' data-ref="259DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::TRUNCATE" title='llvm::ISD::NodeType::TRUNCATE' data-ref="llvm::ISD::NodeType::TRUNCATE">TRUNCATE</a>, <a class="local col8 ref" href="#258DL" title='DL' data-ref="258DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col2 ref" href="#292ValVT" title='ValVT' data-ref="292ValVT">ValVT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#293Val" title='Val' data-ref="293Val">Val</a>);</td></tr>
<tr><th id="2100">2100</th><td>      <b>break</b>;</td></tr>
<tr><th id="2101">2101</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>::<a class="enum" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::LocInfo::AExt" title='llvm::CCValAssign::LocInfo::AExt' data-ref="llvm::CCValAssign::LocInfo::AExt">AExt</a>:</td></tr>
<tr><th id="2102">2102</th><td>      <a class="local col3 ref" href="#293Val" title='Val' data-ref="293Val">Val</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col9 ref" href="#259DAG" title='DAG' data-ref="259DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::TRUNCATE" title='llvm::ISD::NodeType::TRUNCATE' data-ref="llvm::ISD::NodeType::TRUNCATE">TRUNCATE</a>, <a class="local col8 ref" href="#258DL" title='DL' data-ref="258DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col2 ref" href="#292ValVT" title='ValVT' data-ref="292ValVT">ValVT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#293Val" title='Val' data-ref="293Val">Val</a>);</td></tr>
<tr><th id="2103">2103</th><td>      <b>break</b>;</td></tr>
<tr><th id="2104">2104</th><td>    <b>default</b>:</td></tr>
<tr><th id="2105">2105</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unknown loc info!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIISelLowering.cpp&quot;, 2105)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown loc info!"</q>);</td></tr>
<tr><th id="2106">2106</th><td>    }</td></tr>
<tr><th id="2107">2107</th><td></td></tr>
<tr><th id="2108">2108</th><td>    <a class="local col0 ref" href="#260InVals" title='InVals' data-ref="260InVals">InVals</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col3 ref" href="#293Val" title='Val' data-ref="293Val">Val</a>);</td></tr>
<tr><th id="2109">2109</th><td>  }</td></tr>
<tr><th id="2110">2110</th><td></td></tr>
<tr><th id="2111">2111</th><td>  <b>if</b> (!<a class="local col3 ref" href="#273IsEntryFunc" title='IsEntryFunc' data-ref="273IsEntryFunc">IsEntryFunc</a>) {</td></tr>
<tr><th id="2112">2112</th><td>    <i>// Special inputs come after user arguments.</i></td></tr>
<tr><th id="2113">2113</th><td>    <a class="tu ref" href="#_ZL25allocateSpecialInputVGPRsRN4llvm7CCStateERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE" title='allocateSpecialInputVGPRs' data-use='c' data-ref="_ZL25allocateSpecialInputVGPRsRN4llvm7CCStateERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE">allocateSpecialInputVGPRs</a>(<span class='refarg'><a class="local col0 ref" href="#270CCInfo" title='CCInfo' data-ref="270CCInfo">CCInfo</a></span>, <span class='refarg'><a class="local col2 ref" href="#262MF" title='MF' data-ref="262MF">MF</a></span>, *<a class="local col1 ref" href="#261TRI" title='TRI' data-ref="261TRI">TRI</a>, <span class='refarg'>*<a class="local col5 ref" href="#265Info" title='Info' data-ref="265Info">Info</a></span>);</td></tr>
<tr><th id="2114">2114</th><td>  }</td></tr>
<tr><th id="2115">2115</th><td></td></tr>
<tr><th id="2116">2116</th><td>  <i>// Start adding system SGPRs.</i></td></tr>
<tr><th id="2117">2117</th><td>  <b>if</b> (<a class="local col3 ref" href="#273IsEntryFunc" title='IsEntryFunc' data-ref="273IsEntryFunc">IsEntryFunc</a>) {</td></tr>
<tr><th id="2118">2118</th><td>    <a class="tu ref" href="#_ZL19allocateSystemSGPRsRN4llvm7CCStateERNS_15MachineFunctionERNS_21SIMachineFunctionInfoEjb" title='allocateSystemSGPRs' data-use='c' data-ref="_ZL19allocateSystemSGPRsRN4llvm7CCStateERNS_15MachineFunctionERNS_21SIMachineFunctionInfoEjb">allocateSystemSGPRs</a>(<span class='refarg'><a class="local col0 ref" href="#270CCInfo" title='CCInfo' data-ref="270CCInfo">CCInfo</a></span>, <span class='refarg'><a class="local col2 ref" href="#262MF" title='MF' data-ref="262MF">MF</a></span>, <span class='refarg'>*<a class="local col5 ref" href="#265Info" title='Info' data-ref="265Info">Info</a></span>, <a class="local col5 ref" href="#255CallConv" title='CallConv' data-ref="255CallConv">CallConv</a>, <a class="local col1 ref" href="#271IsShader" title='IsShader' data-ref="271IsShader">IsShader</a>);</td></tr>
<tr><th id="2119">2119</th><td>  } <b>else</b> {</td></tr>
<tr><th id="2120">2120</th><td>    <a class="local col0 ref" href="#270CCInfo" title='CCInfo' data-ref="270CCInfo">CCInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState11AllocateRegEj" title='llvm::CCState::AllocateReg' data-ref="_ZN4llvm7CCState11AllocateRegEj">AllocateReg</a>(<a class="local col5 ref" href="#265Info" title='Info' data-ref="265Info">Info</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo17getScratchRSrcRegEv" title='llvm::SIMachineFunctionInfo::getScratchRSrcReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo17getScratchRSrcRegEv">getScratchRSrcReg</a>());</td></tr>
<tr><th id="2121">2121</th><td>    <a class="local col0 ref" href="#270CCInfo" title='CCInfo' data-ref="270CCInfo">CCInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState11AllocateRegEj" title='llvm::CCState::AllocateReg' data-ref="_ZN4llvm7CCState11AllocateRegEj">AllocateReg</a>(<a class="local col5 ref" href="#265Info" title='Info' data-ref="265Info">Info</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo23getScratchWaveOffsetRegEv" title='llvm::SIMachineFunctionInfo::getScratchWaveOffsetReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo23getScratchWaveOffsetRegEv">getScratchWaveOffsetReg</a>());</td></tr>
<tr><th id="2122">2122</th><td>    <a class="local col0 ref" href="#270CCInfo" title='CCInfo' data-ref="270CCInfo">CCInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState11AllocateRegEj" title='llvm::CCState::AllocateReg' data-ref="_ZN4llvm7CCState11AllocateRegEj">AllocateReg</a>(<a class="local col5 ref" href="#265Info" title='Info' data-ref="265Info">Info</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo17getFrameOffsetRegEv" title='llvm::SIMachineFunctionInfo::getFrameOffsetReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo17getFrameOffsetRegEv">getFrameOffsetReg</a>());</td></tr>
<tr><th id="2123">2123</th><td>    <a class="tu ref" href="#_ZL25allocateSpecialInputSGPRsRN4llvm7CCStateERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE" title='allocateSpecialInputSGPRs' data-use='c' data-ref="_ZL25allocateSpecialInputSGPRsRN4llvm7CCStateERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE">allocateSpecialInputSGPRs</a>(<span class='refarg'><a class="local col0 ref" href="#270CCInfo" title='CCInfo' data-ref="270CCInfo">CCInfo</a></span>, <span class='refarg'><a class="local col2 ref" href="#262MF" title='MF' data-ref="262MF">MF</a></span>, *<a class="local col1 ref" href="#261TRI" title='TRI' data-ref="261TRI">TRI</a>, <span class='refarg'>*<a class="local col5 ref" href="#265Info" title='Info' data-ref="265Info">Info</a></span>);</td></tr>
<tr><th id="2124">2124</th><td>  }</td></tr>
<tr><th id="2125">2125</th><td></td></tr>
<tr><th id="2126">2126</th><td>  <em>auto</em> &amp;<dfn class="local col5 decl" id="295ArgUsageInfo" title='ArgUsageInfo' data-type='llvm::AMDGPUArgumentUsageInfo &amp;' data-ref="295ArgUsageInfo">ArgUsageInfo</dfn> =</td></tr>
<tr><th id="2127">2127</th><td>    <a class="local col9 ref" href="#259DAG" title='DAG' data-ref="259DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG7getPassEv" title='llvm::SelectionDAG::getPass' data-ref="_ZNK4llvm12SelectionDAG7getPassEv">getPass</a>()-&gt;<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUArgumentUsageInfo" title='llvm::AMDGPUArgumentUsageInfo' data-ref="llvm::AMDGPUArgumentUsageInfo">AMDGPUArgumentUsageInfo</a>&gt;();</td></tr>
<tr><th id="2128">2128</th><td>  <a class="local col5 ref" href="#295ArgUsageInfo" title='ArgUsageInfo' data-ref="295ArgUsageInfo">ArgUsageInfo</a>.<a class="ref" href="AMDGPUArgumentUsageInfo.h.html#_ZN4llvm23AMDGPUArgumentUsageInfo14setFuncArgInfoERKNS_8FunctionERKNS_21AMDGPUFunctionArgInfoE" title='llvm::AMDGPUArgumentUsageInfo::setFuncArgInfo' data-ref="_ZN4llvm23AMDGPUArgumentUsageInfo14setFuncArgInfoERKNS_8FunctionERKNS_21AMDGPUFunctionArgInfoE">setFuncArgInfo</a>(<a class="local col3 ref" href="#263Fn" title='Fn' data-ref="263Fn">Fn</a>, <a class="local col5 ref" href="#265Info" title='Info' data-ref="265Info">Info</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo10getArgInfoEv" title='llvm::SIMachineFunctionInfo::getArgInfo' data-ref="_ZN4llvm21SIMachineFunctionInfo10getArgInfoEv">getArgInfo</a>());</td></tr>
<tr><th id="2129">2129</th><td></td></tr>
<tr><th id="2130">2130</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="296StackArgSize" title='StackArgSize' data-type='unsigned int' data-ref="296StackArgSize">StackArgSize</dfn> = <a class="local col0 ref" href="#270CCInfo" title='CCInfo' data-ref="270CCInfo">CCInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm7CCState18getNextStackOffsetEv" title='llvm::CCState::getNextStackOffset' data-ref="_ZNK4llvm7CCState18getNextStackOffsetEv">getNextStackOffset</a>();</td></tr>
<tr><th id="2131">2131</th><td>  <a class="local col5 ref" href="#265Info" title='Info' data-ref="265Info">Info</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo22setBytesInStackArgAreaEj" title='llvm::SIMachineFunctionInfo::setBytesInStackArgArea' data-ref="_ZN4llvm21SIMachineFunctionInfo22setBytesInStackArgAreaEj">setBytesInStackArgArea</a>(<a class="local col6 ref" href="#296StackArgSize" title='StackArgSize' data-ref="296StackArgSize">StackArgSize</a>);</td></tr>
<tr><th id="2132">2132</th><td></td></tr>
<tr><th id="2133">2133</th><td>  <b>return</b> <a class="local col6 ref" href="#276Chains" title='Chains' data-ref="276Chains">Chains</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>() ? <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#254Chain" title='Chain' data-ref="254Chain">Chain</a> :</td></tr>
<tr><th id="2134">2134</th><td>    <a class="local col9 ref" href="#259DAG" title='DAG' data-ref="259DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_8ArrayRefINS_7SDValueEEENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_8ArrayRefINS_7SDValueEEENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::TokenFactor" title='llvm::ISD::NodeType::TokenFactor' data-ref="llvm::ISD::NodeType::TokenFactor">TokenFactor</a>, <a class="local col8 ref" href="#258DL" title='DL' data-ref="258DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Other" title='llvm::MVT::SimpleValueType::Other' data-ref="llvm::MVT::SimpleValueType::Other">Other</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col6 ref" href="#276Chains" title='Chains' data-ref="276Chains">Chains</a>);</td></tr>
<tr><th id="2135">2135</th><td>}</td></tr>
<tr><th id="2136">2136</th><td></td></tr>
<tr><th id="2137">2137</th><td><i>// TODO: If return values can't fit in registers, we should return as many as</i></td></tr>
<tr><th id="2138">2138</th><td><i>// possible in registers before passing on stack.</i></td></tr>
<tr><th id="2139">2139</th><td><em>bool</em> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm16SITargetLowering14CanLowerReturnEjRNS_15MachineFunctionEbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERNS_11LLVMContextE" title='llvm::SITargetLowering::CanLowerReturn' data-ref="_ZNK4llvm16SITargetLowering14CanLowerReturnEjRNS_15MachineFunctionEbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERNS_11LLVMContextE">CanLowerReturn</dfn>(</td></tr>
<tr><th id="2140">2140</th><td>  <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col7 decl" id="297CallConv" title='CallConv' data-type='CallingConv::ID' data-ref="297CallConv">CallConv</dfn>,</td></tr>
<tr><th id="2141">2141</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="298MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="298MF">MF</dfn>, <em>bool</em> <dfn class="local col9 decl" id="299IsVarArg" title='IsVarArg' data-type='bool' data-ref="299IsVarArg">IsVarArg</dfn>,</td></tr>
<tr><th id="2142">2142</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::OutputArg" title='llvm::ISD::OutputArg' data-ref="llvm::ISD::OutputArg">OutputArg</a>&gt; &amp;<dfn class="local col0 decl" id="300Outs" title='Outs' data-type='const SmallVectorImpl&lt;ISD::OutputArg&gt; &amp;' data-ref="300Outs">Outs</dfn>,</td></tr>
<tr><th id="2143">2143</th><td>  <a class="type" href="../../../include/llvm/IR/LLVMContext.h.html#llvm::LLVMContext" title='llvm::LLVMContext' data-ref="llvm::LLVMContext">LLVMContext</a> &amp;<dfn class="local col1 decl" id="301Context" title='Context' data-type='llvm::LLVMContext &amp;' data-ref="301Context">Context</dfn>) <em>const</em> {</td></tr>
<tr><th id="2144">2144</th><td>  <i>// Replacing returns with sret/stack usage doesn't make sense for shaders.</i></td></tr>
<tr><th id="2145">2145</th><td><i>  // FIXME: Also sort of a workaround for custom vector splitting in LowerReturn</i></td></tr>
<tr><th id="2146">2146</th><td><i>  // for shaders. Vector types should be explicitly handled by CC.</i></td></tr>
<tr><th id="2147">2147</th><td>  <b>if</b> (<span class="namespace">AMDGPU::</span><a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU17isEntryFunctionCCEj" title='llvm::AMDGPU::isEntryFunctionCC' data-ref="_ZN4llvm6AMDGPU17isEntryFunctionCCEj">isEntryFunctionCC</a>(<a class="local col7 ref" href="#297CallConv" title='CallConv' data-ref="297CallConv">CallConv</a>))</td></tr>
<tr><th id="2148">2148</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2149">2149</th><td></td></tr>
<tr><th id="2150">2150</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>, <var>16</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col2 decl" id="302RVLocs" title='RVLocs' data-type='SmallVector&lt;llvm::CCValAssign, 16&gt;' data-ref="302RVLocs">RVLocs</dfn>;</td></tr>
<tr><th id="2151">2151</th><td>  <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCState" title='llvm::CCState' data-ref="llvm::CCState">CCState</a> <dfn class="local col3 decl" id="303CCInfo" title='CCInfo' data-type='llvm::CCState' data-ref="303CCInfo">CCInfo</dfn><a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCStateC1EjbRNS_15MachineFunctionERNS_15SmallVectorImplINS_11CCValAssignEEERNS_11LLVMContextE" title='llvm::CCState::CCState' data-ref="_ZN4llvm7CCStateC1EjbRNS_15MachineFunctionERNS_15SmallVectorImplINS_11CCValAssignEEERNS_11LLVMContextE">(</a><a class="local col7 ref" href="#297CallConv" title='CallConv' data-ref="297CallConv">CallConv</a>, <a class="local col9 ref" href="#299IsVarArg" title='IsVarArg' data-ref="299IsVarArg">IsVarArg</a>, <a class="local col8 ref" href="#298MF" title='MF' data-ref="298MF">MF</a>, <a class="local col2 ref" href="#302RVLocs" title='RVLocs' data-ref="302RVLocs">RVLocs</a>, <a class="local col1 ref" href="#301Context" title='Context' data-ref="301Context">Context</a>);</td></tr>
<tr><th id="2152">2152</th><td>  <b>return</b> <a class="local col3 ref" href="#303CCInfo" title='CCInfo' data-ref="303CCInfo">CCInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState11CheckReturnERKNS_15SmallVectorImplINS_3ISD9OutputArgEEEPFbjNS_3MVTES7_NS_11CCValAssign7LocInfoENS2_10ArgFlagsTyERS0_E" title='llvm::CCState::CheckReturn' data-ref="_ZN4llvm7CCState11CheckReturnERKNS_15SmallVectorImplINS_3ISD9OutputArgEEEPFbjNS_3MVTES7_NS_11CCValAssign7LocInfoENS2_10ArgFlagsTyERS0_E">CheckReturn</a>(<a class="local col0 ref" href="#300Outs" title='Outs' data-ref="300Outs">Outs</a>, <a class="member" href="AMDGPUISelLowering.h.html#_ZN4llvm20AMDGPUTargetLowering19CCAssignFnForReturnEjb" title='llvm::AMDGPUTargetLowering::CCAssignFnForReturn' data-ref="_ZN4llvm20AMDGPUTargetLowering19CCAssignFnForReturnEjb">CCAssignFnForReturn</a>(<a class="local col7 ref" href="#297CallConv" title='CallConv' data-ref="297CallConv">CallConv</a>, <a class="local col9 ref" href="#299IsVarArg" title='IsVarArg' data-ref="299IsVarArg">IsVarArg</a>));</td></tr>
<tr><th id="2153">2153</th><td>}</td></tr>
<tr><th id="2154">2154</th><td></td></tr>
<tr><th id="2155">2155</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a></td></tr>
<tr><th id="2156">2156</th><td><a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm16SITargetLowering11LowerReturnENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS_5SDLocERNS_12SelectionDAGE" title='llvm::SITargetLowering::LowerReturn' data-ref="_ZNK4llvm16SITargetLowering11LowerReturnENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS_5SDLocERNS_12SelectionDAGE">LowerReturn</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="304Chain" title='Chain' data-type='llvm::SDValue' data-ref="304Chain">Chain</dfn>, <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col5 decl" id="305CallConv" title='CallConv' data-type='CallingConv::ID' data-ref="305CallConv">CallConv</dfn>,</td></tr>
<tr><th id="2157">2157</th><td>                              <em>bool</em> <dfn class="local col6 decl" id="306isVarArg" title='isVarArg' data-type='bool' data-ref="306isVarArg">isVarArg</dfn>,</td></tr>
<tr><th id="2158">2158</th><td>                              <em>const</em> <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::OutputArg" title='llvm::ISD::OutputArg' data-ref="llvm::ISD::OutputArg">OutputArg</a>&gt; &amp;<dfn class="local col7 decl" id="307Outs" title='Outs' data-type='const SmallVectorImpl&lt;ISD::OutputArg&gt; &amp;' data-ref="307Outs">Outs</dfn>,</td></tr>
<tr><th id="2159">2159</th><td>                              <em>const</em> <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>&gt; &amp;<dfn class="local col8 decl" id="308OutVals" title='OutVals' data-type='const SmallVectorImpl&lt;llvm::SDValue&gt; &amp;' data-ref="308OutVals">OutVals</dfn>,</td></tr>
<tr><th id="2160">2160</th><td>                              <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col9 decl" id="309DL" title='DL' data-type='const llvm::SDLoc &amp;' data-ref="309DL">DL</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col0 decl" id="310DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="310DAG">DAG</dfn>) <em>const</em> {</td></tr>
<tr><th id="2161">2161</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="311MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="311MF">MF</dfn> = <a class="local col0 ref" href="#310DAG" title='DAG' data-ref="310DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG18getMachineFunctionEv" title='llvm::SelectionDAG::getMachineFunction' data-ref="_ZNK4llvm12SelectionDAG18getMachineFunctionEv">getMachineFunction</a>();</td></tr>
<tr><th id="2162">2162</th><td>  <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col2 decl" id="312Info" title='Info' data-type='llvm::SIMachineFunctionInfo *' data-ref="312Info">Info</dfn> = <a class="local col1 ref" href="#311MF" title='MF' data-ref="311MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="2163">2163</th><td></td></tr>
<tr><th id="2164">2164</th><td>  <b>if</b> (<span class="namespace">AMDGPU::</span><a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU8isKernelEj" title='llvm::AMDGPU::isKernel' data-ref="_ZN4llvm6AMDGPU8isKernelEj">isKernel</a>(<a class="local col5 ref" href="#305CallConv" title='CallConv' data-ref="305CallConv">CallConv</a>)) {</td></tr>
<tr><th id="2165">2165</th><td>    <b>return</b> <a class="type" href="AMDGPUISelLowering.h.html#llvm::AMDGPUTargetLowering" title='llvm::AMDGPUTargetLowering' data-ref="llvm::AMDGPUTargetLowering">AMDGPUTargetLowering</a>::<a class="virtual member" href="AMDGPUISelLowering.h.html#_ZNK4llvm20AMDGPUTargetLowering11LowerReturnENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS_5SDLocERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::LowerReturn' data-ref="_ZNK4llvm20AMDGPUTargetLowering11LowerReturnENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS_5SDLocERNS_12SelectionDAGE">LowerReturn</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#304Chain" title='Chain' data-ref="304Chain">Chain</a>, <a class="local col5 ref" href="#305CallConv" title='CallConv' data-ref="305CallConv">CallConv</a>, <a class="local col6 ref" href="#306isVarArg" title='isVarArg' data-ref="306isVarArg">isVarArg</a>, <a class="local col7 ref" href="#307Outs" title='Outs' data-ref="307Outs">Outs</a>,</td></tr>
<tr><th id="2166">2166</th><td>                                             <a class="local col8 ref" href="#308OutVals" title='OutVals' data-ref="308OutVals">OutVals</a>, <a class="local col9 ref" href="#309DL" title='DL' data-ref="309DL">DL</a>, <span class='refarg'><a class="local col0 ref" href="#310DAG" title='DAG' data-ref="310DAG">DAG</a></span>);</td></tr>
<tr><th id="2167">2167</th><td>  }</td></tr>
<tr><th id="2168">2168</th><td></td></tr>
<tr><th id="2169">2169</th><td>  <em>bool</em> <dfn class="local col3 decl" id="313IsShader" title='IsShader' data-type='bool' data-ref="313IsShader">IsShader</dfn> = <span class="namespace">AMDGPU::</span><a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU8isShaderEj" title='llvm::AMDGPU::isShader' data-ref="_ZN4llvm6AMDGPU8isShaderEj">isShader</a>(<a class="local col5 ref" href="#305CallConv" title='CallConv' data-ref="305CallConv">CallConv</a>);</td></tr>
<tr><th id="2170">2170</th><td></td></tr>
<tr><th id="2171">2171</th><td>  <a class="local col2 ref" href="#312Info" title='Info' data-ref="312Info">Info</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo16setIfReturnsVoidEb" title='llvm::SIMachineFunctionInfo::setIfReturnsVoid' data-ref="_ZN4llvm21SIMachineFunctionInfo16setIfReturnsVoidEb">setIfReturnsVoid</a>(<a class="local col7 ref" href="#307Outs" title='Outs' data-ref="307Outs">Outs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>());</td></tr>
<tr><th id="2172">2172</th><td>  <em>bool</em> <dfn class="local col4 decl" id="314IsWaveEnd" title='IsWaveEnd' data-type='bool' data-ref="314IsWaveEnd">IsWaveEnd</dfn> = <a class="local col2 ref" href="#312Info" title='Info' data-ref="312Info">Info</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo11returnsVoidEv" title='llvm::SIMachineFunctionInfo::returnsVoid' data-ref="_ZNK4llvm21SIMachineFunctionInfo11returnsVoidEv">returnsVoid</a>() &amp;&amp; <a class="local col3 ref" href="#313IsShader" title='IsShader' data-ref="313IsShader">IsShader</a>;</td></tr>
<tr><th id="2173">2173</th><td></td></tr>
<tr><th id="2174">2174</th><td>  <i>// CCValAssign - represent the assignment of the return value to a location.</i></td></tr>
<tr><th id="2175">2175</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>, <var>48</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col5 decl" id="315RVLocs" title='RVLocs' data-type='SmallVector&lt;llvm::CCValAssign, 48&gt;' data-ref="315RVLocs">RVLocs</dfn>;</td></tr>
<tr><th id="2176">2176</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::OutputArg" title='llvm::ISD::OutputArg' data-ref="llvm::ISD::OutputArg">OutputArg</a>, <var>48</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col6 decl" id="316Splits" title='Splits' data-type='SmallVector&lt;ISD::OutputArg, 48&gt;' data-ref="316Splits">Splits</dfn>;</td></tr>
<tr><th id="2177">2177</th><td></td></tr>
<tr><th id="2178">2178</th><td>  <i>// CCState - Info about the registers and stack slots.</i></td></tr>
<tr><th id="2179">2179</th><td>  <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCState" title='llvm::CCState' data-ref="llvm::CCState">CCState</a> <dfn class="local col7 decl" id="317CCInfo" title='CCInfo' data-type='llvm::CCState' data-ref="317CCInfo">CCInfo</dfn><a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCStateC1EjbRNS_15MachineFunctionERNS_15SmallVectorImplINS_11CCValAssignEEERNS_11LLVMContextE" title='llvm::CCState::CCState' data-ref="_ZN4llvm7CCStateC1EjbRNS_15MachineFunctionERNS_15SmallVectorImplINS_11CCValAssignEEERNS_11LLVMContextE">(</a><a class="local col5 ref" href="#305CallConv" title='CallConv' data-ref="305CallConv">CallConv</a>, <a class="local col6 ref" href="#306isVarArg" title='isVarArg' data-ref="306isVarArg">isVarArg</a>, <a class="local col0 ref" href="#310DAG" title='DAG' data-ref="310DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG18getMachineFunctionEv" title='llvm::SelectionDAG::getMachineFunction' data-ref="_ZNK4llvm12SelectionDAG18getMachineFunctionEv">getMachineFunction</a>(), <a class="local col5 ref" href="#315RVLocs" title='RVLocs' data-ref="315RVLocs">RVLocs</a>,</td></tr>
<tr><th id="2180">2180</th><td>                 *<a class="local col0 ref" href="#310DAG" title='DAG' data-ref="310DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG10getContextEv" title='llvm::SelectionDAG::getContext' data-ref="_ZNK4llvm12SelectionDAG10getContextEv">getContext</a>());</td></tr>
<tr><th id="2181">2181</th><td></td></tr>
<tr><th id="2182">2182</th><td>  <i>// Analyze outgoing return values.</i></td></tr>
<tr><th id="2183">2183</th><td>  <a class="local col7 ref" href="#317CCInfo" title='CCInfo' data-ref="317CCInfo">CCInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState13AnalyzeReturnERKNS_15SmallVectorImplINS_3ISD9OutputArgEEEPFbjNS_3MVTES7_NS_11CCValAssign7LocInfoENS2_10ArgFlagsTyERS0_E" title='llvm::CCState::AnalyzeReturn' data-ref="_ZN4llvm7CCState13AnalyzeReturnERKNS_15SmallVectorImplINS_3ISD9OutputArgEEEPFbjNS_3MVTES7_NS_11CCValAssign7LocInfoENS2_10ArgFlagsTyERS0_E">AnalyzeReturn</a>(<a class="local col7 ref" href="#307Outs" title='Outs' data-ref="307Outs">Outs</a>, <a class="member" href="AMDGPUISelLowering.h.html#_ZN4llvm20AMDGPUTargetLowering19CCAssignFnForReturnEjb" title='llvm::AMDGPUTargetLowering::CCAssignFnForReturn' data-ref="_ZN4llvm20AMDGPUTargetLowering19CCAssignFnForReturnEjb">CCAssignFnForReturn</a>(<a class="local col5 ref" href="#305CallConv" title='CallConv' data-ref="305CallConv">CallConv</a>, <a class="local col6 ref" href="#306isVarArg" title='isVarArg' data-ref="306isVarArg">isVarArg</a>));</td></tr>
<tr><th id="2184">2184</th><td></td></tr>
<tr><th id="2185">2185</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev"></a><dfn class="local col8 decl" id="318Flag" title='Flag' data-type='llvm::SDValue' data-ref="318Flag">Flag</dfn>;</td></tr>
<tr><th id="2186">2186</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>, <var>48</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col9 decl" id="319RetOps" title='RetOps' data-type='SmallVector&lt;llvm::SDValue, 48&gt;' data-ref="319RetOps">RetOps</dfn>;</td></tr>
<tr><th id="2187">2187</th><td>  <a class="local col9 ref" href="#319RetOps" title='RetOps' data-ref="319RetOps">RetOps</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col4 ref" href="#304Chain" title='Chain' data-ref="304Chain">Chain</a>); <i>// Operand #0 = Chain (updated below)</i></td></tr>
<tr><th id="2188">2188</th><td></td></tr>
<tr><th id="2189">2189</th><td>  <i>// Add return address for callable functions.</i></td></tr>
<tr><th id="2190">2190</th><td>  <b>if</b> (!<a class="local col2 ref" href="#312Info" title='Info' data-ref="312Info">Info</a>-&gt;<a class="ref" href="AMDGPUMachineFunction.h.html#_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv" title='llvm::AMDGPUMachineFunction::isEntryFunction' data-ref="_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv">isEntryFunction</a>()) {</td></tr>
<tr><th id="2191">2191</th><td>    <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> *<dfn class="local col0 decl" id="320TRI" title='TRI' data-type='const llvm::SIRegisterInfo *' data-ref="320TRI">TRI</dfn> = <a class="member" href="#_ZNK4llvm16SITargetLowering12getSubtargetEv" title='llvm::SITargetLowering::getSubtarget' data-ref="_ZNK4llvm16SITargetLowering12getSubtargetEv">getSubtarget</a>()-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget15getRegisterInfoEv" title='llvm::GCNSubtarget::getRegisterInfo' data-ref="_ZNK4llvm12GCNSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="2192">2192</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="321ReturnAddrReg" title='ReturnAddrReg' data-type='llvm::SDValue' data-ref="321ReturnAddrReg">ReturnAddrReg</dfn> = CreateLiveInRegister(</td></tr>
<tr><th id="2193">2193</th><td>      DAG, &amp;AMDGPU::<span class='error' title="no member named &apos;SReg_64RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_64RegClass</span>, TRI-&gt;getReturnAddressReg(MF), MVT::i64);</td></tr>
<tr><th id="2194">2194</th><td></td></tr>
<tr><th id="2195">2195</th><td>    <i>// FIXME: Should be able to use a vreg here, but need a way to prevent it</i></td></tr>
<tr><th id="2196">2196</th><td><i>    // from being allcoated to a CSR.</i></td></tr>
<tr><th id="2197">2197</th><td></td></tr>
<tr><th id="2198">2198</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="322PhysReturnAddrReg" title='PhysReturnAddrReg' data-type='llvm::SDValue' data-ref="322PhysReturnAddrReg">PhysReturnAddrReg</dfn> = <a class="local col0 ref" href="#310DAG" title='DAG' data-ref="310DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE" title='llvm::SelectionDAG::getRegister' data-ref="_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE">getRegister</a>(<a class="local col0 ref" href="#320TRI" title='TRI' data-ref="320TRI">TRI</a>-&gt;<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo19getReturnAddressRegERKNS_15MachineFunctionE" title='llvm::SIRegisterInfo::getReturnAddressReg' data-ref="_ZNK4llvm14SIRegisterInfo19getReturnAddressRegERKNS_15MachineFunctionE">getReturnAddressReg</a>(<a class="local col1 ref" href="#311MF" title='MF' data-ref="311MF">MF</a>),</td></tr>
<tr><th id="2199">2199</th><td>                                                <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>);</td></tr>
<tr><th id="2200">2200</th><td></td></tr>
<tr><th id="2201">2201</th><td>    <a class="local col4 ref" href="#304Chain" title='Chain' data-ref="304Chain">Chain</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col0 ref" href="#310DAG" title='DAG' data-ref="310DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG12getCopyToRegENS_7SDValueERKNS_5SDLocES1_S1_S1_" title='llvm::SelectionDAG::getCopyToReg' data-ref="_ZN4llvm12SelectionDAG12getCopyToRegENS_7SDValueERKNS_5SDLocES1_S1_S1_">getCopyToReg</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#304Chain" title='Chain' data-ref="304Chain">Chain</a>, <a class="local col9 ref" href="#309DL" title='DL' data-ref="309DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#322PhysReturnAddrReg" title='PhysReturnAddrReg' data-ref="322PhysReturnAddrReg">PhysReturnAddrReg</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#321ReturnAddrReg" title='ReturnAddrReg' data-ref="321ReturnAddrReg">ReturnAddrReg</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#318Flag" title='Flag' data-ref="318Flag">Flag</a>);</td></tr>
<tr><th id="2202">2202</th><td>    <a class="local col8 ref" href="#318Flag" title='Flag' data-ref="318Flag">Flag</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col4 ref" href="#304Chain" title='Chain' data-ref="304Chain">Chain</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue8getValueEj" title='llvm::SDValue::getValue' data-ref="_ZNK4llvm7SDValue8getValueEj">getValue</a>(<var>1</var>);</td></tr>
<tr><th id="2203">2203</th><td></td></tr>
<tr><th id="2204">2204</th><td>    <a class="local col9 ref" href="#319RetOps" title='RetOps' data-ref="319RetOps">RetOps</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col2 ref" href="#322PhysReturnAddrReg" title='PhysReturnAddrReg' data-ref="322PhysReturnAddrReg">PhysReturnAddrReg</a>);</td></tr>
<tr><th id="2205">2205</th><td>  }</td></tr>
<tr><th id="2206">2206</th><td></td></tr>
<tr><th id="2207">2207</th><td>  <i>// Copy the result values into the output registers.</i></td></tr>
<tr><th id="2208">2208</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="323I" title='I' data-type='unsigned int' data-ref="323I">I</dfn> = <var>0</var>, <dfn class="local col4 decl" id="324RealRVLocIdx" title='RealRVLocIdx' data-type='unsigned int' data-ref="324RealRVLocIdx">RealRVLocIdx</dfn> = <var>0</var>, <dfn class="local col5 decl" id="325E" title='E' data-type='unsigned int' data-ref="325E">E</dfn> = <a class="local col5 ref" href="#315RVLocs" title='RVLocs' data-ref="315RVLocs">RVLocs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col3 ref" href="#323I" title='I' data-ref="323I">I</a> != <a class="local col5 ref" href="#325E" title='E' data-ref="325E">E</a>;</td></tr>
<tr><th id="2209">2209</th><td>       ++<a class="local col3 ref" href="#323I" title='I' data-ref="323I">I</a>, ++<a class="local col4 ref" href="#324RealRVLocIdx" title='RealRVLocIdx' data-ref="324RealRVLocIdx">RealRVLocIdx</a>) {</td></tr>
<tr><th id="2210">2210</th><td>    <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a> &amp;<dfn class="local col6 decl" id="326VA" title='VA' data-type='llvm::CCValAssign &amp;' data-ref="326VA">VA</dfn> = <a class="local col5 ref" href="#315RVLocs" title='RVLocs' data-ref="315RVLocs">RVLocs</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col3 ref" href="#323I" title='I' data-ref="323I">I</a>]</a>;</td></tr>
<tr><th id="2211">2211</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (VA.isRegLoc() &amp;&amp; &quot;Can only return in registers!&quot;) ? void (0) : __assert_fail (&quot;VA.isRegLoc() &amp;&amp; \&quot;Can only return in registers!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIISelLowering.cpp&quot;, 2211, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#326VA" title='VA' data-ref="326VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8isRegLocEv" title='llvm::CCValAssign::isRegLoc' data-ref="_ZNK4llvm11CCValAssign8isRegLocEv">isRegLoc</a>() &amp;&amp; <q>"Can only return in registers!"</q>);</td></tr>
<tr><th id="2212">2212</th><td>    <i>// TODO: Partially return in registers if return values don't fit.</i></td></tr>
<tr><th id="2213">2213</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="327Arg" title='Arg' data-type='llvm::SDValue' data-ref="327Arg">Arg</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#308OutVals" title='OutVals' data-ref="308OutVals">OutVals</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZNK4llvm25SmallVectorTemplateCommonixEm">[<a class="local col4 ref" href="#324RealRVLocIdx" title='RealRVLocIdx' data-ref="324RealRVLocIdx">RealRVLocIdx</a>]</a>;</td></tr>
<tr><th id="2214">2214</th><td></td></tr>
<tr><th id="2215">2215</th><td>    <i>// Copied from other backends.</i></td></tr>
<tr><th id="2216">2216</th><td>    <b>switch</b> (<a class="local col6 ref" href="#326VA" title='VA' data-ref="326VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign10getLocInfoEv" title='llvm::CCValAssign::getLocInfo' data-ref="_ZNK4llvm11CCValAssign10getLocInfoEv">getLocInfo</a>()) {</td></tr>
<tr><th id="2217">2217</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>::<a class="enum" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::LocInfo::Full" title='llvm::CCValAssign::LocInfo::Full' data-ref="llvm::CCValAssign::LocInfo::Full">Full</a>:</td></tr>
<tr><th id="2218">2218</th><td>      <b>break</b>;</td></tr>
<tr><th id="2219">2219</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>::<a class="enum" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::LocInfo::BCvt" title='llvm::CCValAssign::LocInfo::BCvt' data-ref="llvm::CCValAssign::LocInfo::BCvt">BCvt</a>:</td></tr>
<tr><th id="2220">2220</th><td>      <a class="local col7 ref" href="#327Arg" title='Arg' data-ref="327Arg">Arg</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col0 ref" href="#310DAG" title='DAG' data-ref="310DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BITCAST" title='llvm::ISD::NodeType::BITCAST' data-ref="llvm::ISD::NodeType::BITCAST">BITCAST</a>, <a class="local col9 ref" href="#309DL" title='DL' data-ref="309DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col6 ref" href="#326VA" title='VA' data-ref="326VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8getLocVTEv" title='llvm::CCValAssign::getLocVT' data-ref="_ZNK4llvm11CCValAssign8getLocVTEv">getLocVT</a>(), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#327Arg" title='Arg' data-ref="327Arg">Arg</a>);</td></tr>
<tr><th id="2221">2221</th><td>      <b>break</b>;</td></tr>
<tr><th id="2222">2222</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>::<a class="enum" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::LocInfo::SExt" title='llvm::CCValAssign::LocInfo::SExt' data-ref="llvm::CCValAssign::LocInfo::SExt">SExt</a>:</td></tr>
<tr><th id="2223">2223</th><td>      <a class="local col7 ref" href="#327Arg" title='Arg' data-ref="327Arg">Arg</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col0 ref" href="#310DAG" title='DAG' data-ref="310DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SIGN_EXTEND" title='llvm::ISD::NodeType::SIGN_EXTEND' data-ref="llvm::ISD::NodeType::SIGN_EXTEND">SIGN_EXTEND</a>, <a class="local col9 ref" href="#309DL" title='DL' data-ref="309DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col6 ref" href="#326VA" title='VA' data-ref="326VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8getLocVTEv" title='llvm::CCValAssign::getLocVT' data-ref="_ZNK4llvm11CCValAssign8getLocVTEv">getLocVT</a>(), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#327Arg" title='Arg' data-ref="327Arg">Arg</a>);</td></tr>
<tr><th id="2224">2224</th><td>      <b>break</b>;</td></tr>
<tr><th id="2225">2225</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>::<a class="enum" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::LocInfo::ZExt" title='llvm::CCValAssign::LocInfo::ZExt' data-ref="llvm::CCValAssign::LocInfo::ZExt">ZExt</a>:</td></tr>
<tr><th id="2226">2226</th><td>      <a class="local col7 ref" href="#327Arg" title='Arg' data-ref="327Arg">Arg</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col0 ref" href="#310DAG" title='DAG' data-ref="310DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ZERO_EXTEND" title='llvm::ISD::NodeType::ZERO_EXTEND' data-ref="llvm::ISD::NodeType::ZERO_EXTEND">ZERO_EXTEND</a>, <a class="local col9 ref" href="#309DL" title='DL' data-ref="309DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col6 ref" href="#326VA" title='VA' data-ref="326VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8getLocVTEv" title='llvm::CCValAssign::getLocVT' data-ref="_ZNK4llvm11CCValAssign8getLocVTEv">getLocVT</a>(), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#327Arg" title='Arg' data-ref="327Arg">Arg</a>);</td></tr>
<tr><th id="2227">2227</th><td>      <b>break</b>;</td></tr>
<tr><th id="2228">2228</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>::<a class="enum" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::LocInfo::AExt" title='llvm::CCValAssign::LocInfo::AExt' data-ref="llvm::CCValAssign::LocInfo::AExt">AExt</a>:</td></tr>
<tr><th id="2229">2229</th><td>      <a class="local col7 ref" href="#327Arg" title='Arg' data-ref="327Arg">Arg</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col0 ref" href="#310DAG" title='DAG' data-ref="310DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ANY_EXTEND" title='llvm::ISD::NodeType::ANY_EXTEND' data-ref="llvm::ISD::NodeType::ANY_EXTEND">ANY_EXTEND</a>, <a class="local col9 ref" href="#309DL" title='DL' data-ref="309DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col6 ref" href="#326VA" title='VA' data-ref="326VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8getLocVTEv" title='llvm::CCValAssign::getLocVT' data-ref="_ZNK4llvm11CCValAssign8getLocVTEv">getLocVT</a>(), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#327Arg" title='Arg' data-ref="327Arg">Arg</a>);</td></tr>
<tr><th id="2230">2230</th><td>      <b>break</b>;</td></tr>
<tr><th id="2231">2231</th><td>    <b>default</b>:</td></tr>
<tr><th id="2232">2232</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unknown loc info!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIISelLowering.cpp&quot;, 2232)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown loc info!"</q>);</td></tr>
<tr><th id="2233">2233</th><td>    }</td></tr>
<tr><th id="2234">2234</th><td></td></tr>
<tr><th id="2235">2235</th><td>    <a class="local col4 ref" href="#304Chain" title='Chain' data-ref="304Chain">Chain</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col0 ref" href="#310DAG" title='DAG' data-ref="310DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG12getCopyToRegENS_7SDValueERKNS_5SDLocEjS1_S1_" title='llvm::SelectionDAG::getCopyToReg' data-ref="_ZN4llvm12SelectionDAG12getCopyToRegENS_7SDValueERKNS_5SDLocEjS1_S1_">getCopyToReg</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#304Chain" title='Chain' data-ref="304Chain">Chain</a>, <a class="local col9 ref" href="#309DL" title='DL' data-ref="309DL">DL</a>, <a class="local col6 ref" href="#326VA" title='VA' data-ref="326VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign9getLocRegEv" title='llvm::CCValAssign::getLocReg' data-ref="_ZNK4llvm11CCValAssign9getLocRegEv">getLocReg</a>(), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#327Arg" title='Arg' data-ref="327Arg">Arg</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#318Flag" title='Flag' data-ref="318Flag">Flag</a>);</td></tr>
<tr><th id="2236">2236</th><td>    <a class="local col8 ref" href="#318Flag" title='Flag' data-ref="318Flag">Flag</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col4 ref" href="#304Chain" title='Chain' data-ref="304Chain">Chain</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue8getValueEj" title='llvm::SDValue::getValue' data-ref="_ZNK4llvm7SDValue8getValueEj">getValue</a>(<var>1</var>);</td></tr>
<tr><th id="2237">2237</th><td>    <a class="local col9 ref" href="#319RetOps" title='RetOps' data-ref="319RetOps">RetOps</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col0 ref" href="#310DAG" title='DAG' data-ref="310DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE" title='llvm::SelectionDAG::getRegister' data-ref="_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE">getRegister</a>(<a class="local col6 ref" href="#326VA" title='VA' data-ref="326VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign9getLocRegEv" title='llvm::CCValAssign::getLocReg' data-ref="_ZNK4llvm11CCValAssign9getLocRegEv">getLocReg</a>(), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col6 ref" href="#326VA" title='VA' data-ref="326VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8getLocVTEv" title='llvm::CCValAssign::getLocVT' data-ref="_ZNK4llvm11CCValAssign8getLocVTEv">getLocVT</a>()));</td></tr>
<tr><th id="2238">2238</th><td>  }</td></tr>
<tr><th id="2239">2239</th><td></td></tr>
<tr><th id="2240">2240</th><td>  <i>// FIXME: Does sret work properly?</i></td></tr>
<tr><th id="2241">2241</th><td>  <b>if</b> (!<a class="local col2 ref" href="#312Info" title='Info' data-ref="312Info">Info</a>-&gt;<a class="ref" href="AMDGPUMachineFunction.h.html#_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv" title='llvm::AMDGPUMachineFunction::isEntryFunction' data-ref="_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv">isEntryFunction</a>()) {</td></tr>
<tr><th id="2242">2242</th><td>    <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> *<dfn class="local col8 decl" id="328TRI" title='TRI' data-type='const llvm::SIRegisterInfo *' data-ref="328TRI">TRI</dfn> = <a class="member" href="SIISelLowering.h.html#llvm::SITargetLowering::Subtarget" title='llvm::SITargetLowering::Subtarget' data-ref="llvm::SITargetLowering::Subtarget">Subtarget</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget15getRegisterInfoEv" title='llvm::GCNSubtarget::getRegisterInfo' data-ref="_ZNK4llvm12GCNSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="2243">2243</th><td>    <em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> *<dfn class="local col9 decl" id="329I" title='I' data-type='const MCPhysReg *' data-ref="329I">I</dfn> =</td></tr>
<tr><th id="2244">2244</th><td>      <a class="local col8 ref" href="#328TRI" title='TRI' data-ref="328TRI">TRI</a>-&gt;<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo25getCalleeSavedRegsViaCopyEPKNS_15MachineFunctionE" title='llvm::SIRegisterInfo::getCalleeSavedRegsViaCopy' data-ref="_ZNK4llvm14SIRegisterInfo25getCalleeSavedRegsViaCopyEPKNS_15MachineFunctionE">getCalleeSavedRegsViaCopy</a>(&amp;<a class="local col0 ref" href="#310DAG" title='DAG' data-ref="310DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG18getMachineFunctionEv" title='llvm::SelectionDAG::getMachineFunction' data-ref="_ZNK4llvm12SelectionDAG18getMachineFunctionEv">getMachineFunction</a>());</td></tr>
<tr><th id="2245">2245</th><td>    <b>if</b> (<a class="local col9 ref" href="#329I" title='I' data-ref="329I">I</a>) {</td></tr>
<tr><th id="2246">2246</th><td>      <b>for</b> (; *<a class="local col9 ref" href="#329I" title='I' data-ref="329I">I</a>; ++<a class="local col9 ref" href="#329I" title='I' data-ref="329I">I</a>) {</td></tr>
<tr><th id="2247">2247</th><td>        <b>if</b> (AMDGPU::<span class='error' title="no member named &apos;SReg_64RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_64RegClass</span>.contains(*I))</td></tr>
<tr><th id="2248">2248</th><td>          <a class="local col9 ref" href="#319RetOps" title='RetOps' data-ref="319RetOps">RetOps</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col0 ref" href="#310DAG" title='DAG' data-ref="310DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE" title='llvm::SelectionDAG::getRegister' data-ref="_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE">getRegister</a>(*<a class="local col9 ref" href="#329I" title='I' data-ref="329I">I</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>));</td></tr>
<tr><th id="2249">2249</th><td>        <b>else</b> <b>if</b> (AMDGPU::<span class='error' title="no member named &apos;SReg_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_32RegClass</span>.contains(*I))</td></tr>
<tr><th id="2250">2250</th><td>          <a class="local col9 ref" href="#319RetOps" title='RetOps' data-ref="319RetOps">RetOps</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col0 ref" href="#310DAG" title='DAG' data-ref="310DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE" title='llvm::SelectionDAG::getRegister' data-ref="_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE">getRegister</a>(*<a class="local col9 ref" href="#329I" title='I' data-ref="329I">I</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>));</td></tr>
<tr><th id="2251">2251</th><td>        <b>else</b></td></tr>
<tr><th id="2252">2252</th><td>          <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unexpected register class in CSRsViaCopy!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIISelLowering.cpp&quot;, 2252)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected register class in CSRsViaCopy!"</q>);</td></tr>
<tr><th id="2253">2253</th><td>      }</td></tr>
<tr><th id="2254">2254</th><td>    }</td></tr>
<tr><th id="2255">2255</th><td>  }</td></tr>
<tr><th id="2256">2256</th><td></td></tr>
<tr><th id="2257">2257</th><td>  <i>// Update chain and glue.</i></td></tr>
<tr><th id="2258">2258</th><td>  <a class="local col9 ref" href="#319RetOps" title='RetOps' data-ref="319RetOps">RetOps</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col4 ref" href="#304Chain" title='Chain' data-ref="304Chain">Chain</a>;</td></tr>
<tr><th id="2259">2259</th><td>  <b>if</b> (<a class="local col8 ref" href="#318Flag" title='Flag' data-ref="318Flag">Flag</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>())</td></tr>
<tr><th id="2260">2260</th><td>    <a class="local col9 ref" href="#319RetOps" title='RetOps' data-ref="319RetOps">RetOps</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col8 ref" href="#318Flag" title='Flag' data-ref="318Flag">Flag</a>);</td></tr>
<tr><th id="2261">2261</th><td></td></tr>
<tr><th id="2262">2262</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="330Opc" title='Opc' data-type='unsigned int' data-ref="330Opc">Opc</dfn> = <span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::ENDPGM" title='llvm::AMDGPUISD::NodeType::ENDPGM' data-ref="llvm::AMDGPUISD::NodeType::ENDPGM">ENDPGM</a>;</td></tr>
<tr><th id="2263">2263</th><td>  <b>if</b> (!<a class="local col4 ref" href="#314IsWaveEnd" title='IsWaveEnd' data-ref="314IsWaveEnd">IsWaveEnd</a>)</td></tr>
<tr><th id="2264">2264</th><td>    <a class="local col0 ref" href="#330Opc" title='Opc' data-ref="330Opc">Opc</a> = <a class="local col3 ref" href="#313IsShader" title='IsShader' data-ref="313IsShader">IsShader</a> ? <span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::RETURN_TO_EPILOG" title='llvm::AMDGPUISD::NodeType::RETURN_TO_EPILOG' data-ref="llvm::AMDGPUISD::NodeType::RETURN_TO_EPILOG">RETURN_TO_EPILOG</a> : <span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::RET_FLAG" title='llvm::AMDGPUISD::NodeType::RET_FLAG' data-ref="llvm::AMDGPUISD::NodeType::RET_FLAG">RET_FLAG</a>;</td></tr>
<tr><th id="2265">2265</th><td>  <b>return</b> <a class="local col0 ref" href="#310DAG" title='DAG' data-ref="310DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_8ArrayRefINS_7SDValueEEENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_8ArrayRefINS_7SDValueEEENS_11SDNodeFlagsE">getNode</a>(<a class="local col0 ref" href="#330Opc" title='Opc' data-ref="330Opc">Opc</a>, <a class="local col9 ref" href="#309DL" title='DL' data-ref="309DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Other" title='llvm::MVT::SimpleValueType::Other' data-ref="llvm::MVT::SimpleValueType::Other">Other</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col9 ref" href="#319RetOps" title='RetOps' data-ref="319RetOps">RetOps</a>);</td></tr>
<tr><th id="2266">2266</th><td>}</td></tr>
<tr><th id="2267">2267</th><td></td></tr>
<tr><th id="2268">2268</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm16SITargetLowering15LowerCallResultENS_7SDValueES1_jbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EEbS1_" title='llvm::SITargetLowering::LowerCallResult' data-ref="_ZNK4llvm16SITargetLowering15LowerCallResultENS_7SDValueES1_jbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EEbS1_">LowerCallResult</dfn>(</td></tr>
<tr><th id="2269">2269</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="331Chain" title='Chain' data-type='llvm::SDValue' data-ref="331Chain">Chain</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="332InFlag" title='InFlag' data-type='llvm::SDValue' data-ref="332InFlag">InFlag</dfn>, <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col3 decl" id="333CallConv" title='CallConv' data-type='CallingConv::ID' data-ref="333CallConv">CallConv</dfn>, <em>bool</em> <dfn class="local col4 decl" id="334IsVarArg" title='IsVarArg' data-type='bool' data-ref="334IsVarArg">IsVarArg</dfn>,</td></tr>
<tr><th id="2270">2270</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::InputArg" title='llvm::ISD::InputArg' data-ref="llvm::ISD::InputArg">InputArg</a>&gt; &amp;<dfn class="local col5 decl" id="335Ins" title='Ins' data-type='const SmallVectorImpl&lt;ISD::InputArg&gt; &amp;' data-ref="335Ins">Ins</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col6 decl" id="336DL" title='DL' data-type='const llvm::SDLoc &amp;' data-ref="336DL">DL</dfn>,</td></tr>
<tr><th id="2271">2271</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col7 decl" id="337DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="337DAG">DAG</dfn>, <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>&gt; &amp;<dfn class="local col8 decl" id="338InVals" title='InVals' data-type='SmallVectorImpl&lt;llvm::SDValue&gt; &amp;' data-ref="338InVals">InVals</dfn>, <em>bool</em> <dfn class="local col9 decl" id="339IsThisReturn" title='IsThisReturn' data-type='bool' data-ref="339IsThisReturn">IsThisReturn</dfn>,</td></tr>
<tr><th id="2272">2272</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="340ThisVal" title='ThisVal' data-type='llvm::SDValue' data-ref="340ThisVal">ThisVal</dfn>) <em>const</em> {</td></tr>
<tr><th id="2273">2273</th><td>  <a class="typedef" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCAssignFn" title='llvm::CCAssignFn' data-type='bool (unsigned int, llvm::MVT, llvm::MVT, CCValAssign::LocInfo, ISD::ArgFlagsTy, llvm::CCState &amp;)' data-ref="llvm::CCAssignFn">CCAssignFn</a> *<dfn class="local col1 decl" id="341RetCC" title='RetCC' data-type='CCAssignFn *' data-ref="341RetCC">RetCC</dfn> = <a class="member" href="AMDGPUISelLowering.h.html#_ZN4llvm20AMDGPUTargetLowering19CCAssignFnForReturnEjb" title='llvm::AMDGPUTargetLowering::CCAssignFnForReturn' data-ref="_ZN4llvm20AMDGPUTargetLowering19CCAssignFnForReturnEjb">CCAssignFnForReturn</a>(<a class="local col3 ref" href="#333CallConv" title='CallConv' data-ref="333CallConv">CallConv</a>, <a class="local col4 ref" href="#334IsVarArg" title='IsVarArg' data-ref="334IsVarArg">IsVarArg</a>);</td></tr>
<tr><th id="2274">2274</th><td></td></tr>
<tr><th id="2275">2275</th><td>  <i>// Assign locations to each value returned by this call.</i></td></tr>
<tr><th id="2276">2276</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>, <var>16</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col2 decl" id="342RVLocs" title='RVLocs' data-type='SmallVector&lt;llvm::CCValAssign, 16&gt;' data-ref="342RVLocs">RVLocs</dfn>;</td></tr>
<tr><th id="2277">2277</th><td>  <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCState" title='llvm::CCState' data-ref="llvm::CCState">CCState</a> <dfn class="local col3 decl" id="343CCInfo" title='CCInfo' data-type='llvm::CCState' data-ref="343CCInfo">CCInfo</dfn><a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCStateC1EjbRNS_15MachineFunctionERNS_15SmallVectorImplINS_11CCValAssignEEERNS_11LLVMContextE" title='llvm::CCState::CCState' data-ref="_ZN4llvm7CCStateC1EjbRNS_15MachineFunctionERNS_15SmallVectorImplINS_11CCValAssignEEERNS_11LLVMContextE">(</a><a class="local col3 ref" href="#333CallConv" title='CallConv' data-ref="333CallConv">CallConv</a>, <a class="local col4 ref" href="#334IsVarArg" title='IsVarArg' data-ref="334IsVarArg">IsVarArg</a>, <a class="local col7 ref" href="#337DAG" title='DAG' data-ref="337DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG18getMachineFunctionEv" title='llvm::SelectionDAG::getMachineFunction' data-ref="_ZNK4llvm12SelectionDAG18getMachineFunctionEv">getMachineFunction</a>(), <a class="local col2 ref" href="#342RVLocs" title='RVLocs' data-ref="342RVLocs">RVLocs</a>,</td></tr>
<tr><th id="2278">2278</th><td>                 *<a class="local col7 ref" href="#337DAG" title='DAG' data-ref="337DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG10getContextEv" title='llvm::SelectionDAG::getContext' data-ref="_ZNK4llvm12SelectionDAG10getContextEv">getContext</a>());</td></tr>
<tr><th id="2279">2279</th><td>  <a class="local col3 ref" href="#343CCInfo" title='CCInfo' data-ref="343CCInfo">CCInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState17AnalyzeCallResultERKNS_15SmallVectorImplINS_3ISD8InputArgEEEPFbjNS_3MVTES7_NS_11CCValAssign7LocInfoENS2_10ArgFlagsTyERS0_E" title='llvm::CCState::AnalyzeCallResult' data-ref="_ZN4llvm7CCState17AnalyzeCallResultERKNS_15SmallVectorImplINS_3ISD8InputArgEEEPFbjNS_3MVTES7_NS_11CCValAssign7LocInfoENS2_10ArgFlagsTyERS0_E">AnalyzeCallResult</a>(<a class="local col5 ref" href="#335Ins" title='Ins' data-ref="335Ins">Ins</a>, <a class="local col1 ref" href="#341RetCC" title='RetCC' data-ref="341RetCC">RetCC</a>);</td></tr>
<tr><th id="2280">2280</th><td></td></tr>
<tr><th id="2281">2281</th><td>  <i>// Copy all of the result registers out of their specified physreg.</i></td></tr>
<tr><th id="2282">2282</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="344i" title='i' data-type='unsigned int' data-ref="344i">i</dfn> = <var>0</var>; <a class="local col4 ref" href="#344i" title='i' data-ref="344i">i</a> != <a class="local col2 ref" href="#342RVLocs" title='RVLocs' data-ref="342RVLocs">RVLocs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); ++<a class="local col4 ref" href="#344i" title='i' data-ref="344i">i</a>) {</td></tr>
<tr><th id="2283">2283</th><td>    <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a> <dfn class="local col5 decl" id="345VA" title='VA' data-type='llvm::CCValAssign' data-ref="345VA">VA</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#32" title='llvm::CCValAssign::CCValAssign' data-ref="_ZN4llvm11CCValAssignC1ERKS0_"></a><a class="local col2 ref" href="#342RVLocs" title='RVLocs' data-ref="342RVLocs">RVLocs</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col4 ref" href="#344i" title='i' data-ref="344i">i</a>]</a>;</td></tr>
<tr><th id="2284">2284</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev"></a><dfn class="local col6 decl" id="346Val" title='Val' data-type='llvm::SDValue' data-ref="346Val">Val</dfn>;</td></tr>
<tr><th id="2285">2285</th><td></td></tr>
<tr><th id="2286">2286</th><td>    <b>if</b> (<a class="local col5 ref" href="#345VA" title='VA' data-ref="345VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8isRegLocEv" title='llvm::CCValAssign::isRegLoc' data-ref="_ZNK4llvm11CCValAssign8isRegLocEv">isRegLoc</a>()) {</td></tr>
<tr><th id="2287">2287</th><td>      <a class="local col6 ref" href="#346Val" title='Val' data-ref="346Val">Val</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col7 ref" href="#337DAG" title='DAG' data-ref="337DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getCopyFromRegENS_7SDValueERKNS_5SDLocEjNS_3EVTES1_" title='llvm::SelectionDAG::getCopyFromReg' data-ref="_ZN4llvm12SelectionDAG14getCopyFromRegENS_7SDValueERKNS_5SDLocEjNS_3EVTES1_">getCopyFromReg</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#331Chain" title='Chain' data-ref="331Chain">Chain</a>, <a class="local col6 ref" href="#336DL" title='DL' data-ref="336DL">DL</a>, <a class="local col5 ref" href="#345VA" title='VA' data-ref="345VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign9getLocRegEv" title='llvm::CCValAssign::getLocReg' data-ref="_ZNK4llvm11CCValAssign9getLocRegEv">getLocReg</a>(), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col5 ref" href="#345VA" title='VA' data-ref="345VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8getLocVTEv" title='llvm::CCValAssign::getLocVT' data-ref="_ZNK4llvm11CCValAssign8getLocVTEv">getLocVT</a>(), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#332InFlag" title='InFlag' data-ref="332InFlag">InFlag</a>);</td></tr>
<tr><th id="2288">2288</th><td>      <a class="local col1 ref" href="#331Chain" title='Chain' data-ref="331Chain">Chain</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col6 ref" href="#346Val" title='Val' data-ref="346Val">Val</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue8getValueEj" title='llvm::SDValue::getValue' data-ref="_ZNK4llvm7SDValue8getValueEj">getValue</a>(<var>1</var>);</td></tr>
<tr><th id="2289">2289</th><td>      <a class="local col2 ref" href="#332InFlag" title='InFlag' data-ref="332InFlag">InFlag</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col6 ref" href="#346Val" title='Val' data-ref="346Val">Val</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue8getValueEj" title='llvm::SDValue::getValue' data-ref="_ZNK4llvm7SDValue8getValueEj">getValue</a>(<var>2</var>);</td></tr>
<tr><th id="2290">2290</th><td>    } <b>else</b> <b>if</b> (<a class="local col5 ref" href="#345VA" title='VA' data-ref="345VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8isMemLocEv" title='llvm::CCValAssign::isMemLoc' data-ref="_ZNK4llvm11CCValAssign8isMemLocEv">isMemLoc</a>()) {</td></tr>
<tr><th id="2291">2291</th><td>      <a class="ref" href="../../../include/llvm/Support/ErrorHandling.h.html#_ZN4llvm18report_fatal_errorEPKcb" title='llvm::report_fatal_error' data-ref="_ZN4llvm18report_fatal_errorEPKcb">report_fatal_error</a>(<q>"TODO: return values in memory"</q>);</td></tr>
<tr><th id="2292">2292</th><td>    } <b>else</b></td></tr>
<tr><th id="2293">2293</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;unknown argument location type&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIISelLowering.cpp&quot;, 2293)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"unknown argument location type"</q>);</td></tr>
<tr><th id="2294">2294</th><td></td></tr>
<tr><th id="2295">2295</th><td>    <b>switch</b> (<a class="local col5 ref" href="#345VA" title='VA' data-ref="345VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign10getLocInfoEv" title='llvm::CCValAssign::getLocInfo' data-ref="_ZNK4llvm11CCValAssign10getLocInfoEv">getLocInfo</a>()) {</td></tr>
<tr><th id="2296">2296</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>::<a class="enum" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::LocInfo::Full" title='llvm::CCValAssign::LocInfo::Full' data-ref="llvm::CCValAssign::LocInfo::Full">Full</a>:</td></tr>
<tr><th id="2297">2297</th><td>      <b>break</b>;</td></tr>
<tr><th id="2298">2298</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>::<a class="enum" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::LocInfo::BCvt" title='llvm::CCValAssign::LocInfo::BCvt' data-ref="llvm::CCValAssign::LocInfo::BCvt">BCvt</a>:</td></tr>
<tr><th id="2299">2299</th><td>      <a class="local col6 ref" href="#346Val" title='Val' data-ref="346Val">Val</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col7 ref" href="#337DAG" title='DAG' data-ref="337DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BITCAST" title='llvm::ISD::NodeType::BITCAST' data-ref="llvm::ISD::NodeType::BITCAST">BITCAST</a>, <a class="local col6 ref" href="#336DL" title='DL' data-ref="336DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col5 ref" href="#345VA" title='VA' data-ref="345VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8getValVTEv" title='llvm::CCValAssign::getValVT' data-ref="_ZNK4llvm11CCValAssign8getValVTEv">getValVT</a>(), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#346Val" title='Val' data-ref="346Val">Val</a>);</td></tr>
<tr><th id="2300">2300</th><td>      <b>break</b>;</td></tr>
<tr><th id="2301">2301</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>::<a class="enum" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::LocInfo::ZExt" title='llvm::CCValAssign::LocInfo::ZExt' data-ref="llvm::CCValAssign::LocInfo::ZExt">ZExt</a>:</td></tr>
<tr><th id="2302">2302</th><td>      <a class="local col6 ref" href="#346Val" title='Val' data-ref="346Val">Val</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col7 ref" href="#337DAG" title='DAG' data-ref="337DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::AssertZext" title='llvm::ISD::NodeType::AssertZext' data-ref="llvm::ISD::NodeType::AssertZext">AssertZext</a>, <a class="local col6 ref" href="#336DL" title='DL' data-ref="336DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col5 ref" href="#345VA" title='VA' data-ref="345VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8getLocVTEv" title='llvm::CCValAssign::getLocVT' data-ref="_ZNK4llvm11CCValAssign8getLocVTEv">getLocVT</a>(), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#346Val" title='Val' data-ref="346Val">Val</a>,</td></tr>
<tr><th id="2303">2303</th><td>                        <a class="local col7 ref" href="#337DAG" title='DAG' data-ref="337DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG12getValueTypeENS_3EVTE" title='llvm::SelectionDAG::getValueType' data-ref="_ZN4llvm12SelectionDAG12getValueTypeENS_3EVTE">getValueType</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col5 ref" href="#345VA" title='VA' data-ref="345VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8getValVTEv" title='llvm::CCValAssign::getValVT' data-ref="_ZNK4llvm11CCValAssign8getValVTEv">getValVT</a>()));</td></tr>
<tr><th id="2304">2304</th><td>      <a class="local col6 ref" href="#346Val" title='Val' data-ref="346Val">Val</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col7 ref" href="#337DAG" title='DAG' data-ref="337DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::TRUNCATE" title='llvm::ISD::NodeType::TRUNCATE' data-ref="llvm::ISD::NodeType::TRUNCATE">TRUNCATE</a>, <a class="local col6 ref" href="#336DL" title='DL' data-ref="336DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col5 ref" href="#345VA" title='VA' data-ref="345VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8getValVTEv" title='llvm::CCValAssign::getValVT' data-ref="_ZNK4llvm11CCValAssign8getValVTEv">getValVT</a>(), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#346Val" title='Val' data-ref="346Val">Val</a>);</td></tr>
<tr><th id="2305">2305</th><td>      <b>break</b>;</td></tr>
<tr><th id="2306">2306</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>::<a class="enum" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::LocInfo::SExt" title='llvm::CCValAssign::LocInfo::SExt' data-ref="llvm::CCValAssign::LocInfo::SExt">SExt</a>:</td></tr>
<tr><th id="2307">2307</th><td>      <a class="local col6 ref" href="#346Val" title='Val' data-ref="346Val">Val</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col7 ref" href="#337DAG" title='DAG' data-ref="337DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::AssertSext" title='llvm::ISD::NodeType::AssertSext' data-ref="llvm::ISD::NodeType::AssertSext">AssertSext</a>, <a class="local col6 ref" href="#336DL" title='DL' data-ref="336DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col5 ref" href="#345VA" title='VA' data-ref="345VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8getLocVTEv" title='llvm::CCValAssign::getLocVT' data-ref="_ZNK4llvm11CCValAssign8getLocVTEv">getLocVT</a>(), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#346Val" title='Val' data-ref="346Val">Val</a>,</td></tr>
<tr><th id="2308">2308</th><td>                        <a class="local col7 ref" href="#337DAG" title='DAG' data-ref="337DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG12getValueTypeENS_3EVTE" title='llvm::SelectionDAG::getValueType' data-ref="_ZN4llvm12SelectionDAG12getValueTypeENS_3EVTE">getValueType</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col5 ref" href="#345VA" title='VA' data-ref="345VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8getValVTEv" title='llvm::CCValAssign::getValVT' data-ref="_ZNK4llvm11CCValAssign8getValVTEv">getValVT</a>()));</td></tr>
<tr><th id="2309">2309</th><td>      <a class="local col6 ref" href="#346Val" title='Val' data-ref="346Val">Val</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col7 ref" href="#337DAG" title='DAG' data-ref="337DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::TRUNCATE" title='llvm::ISD::NodeType::TRUNCATE' data-ref="llvm::ISD::NodeType::TRUNCATE">TRUNCATE</a>, <a class="local col6 ref" href="#336DL" title='DL' data-ref="336DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col5 ref" href="#345VA" title='VA' data-ref="345VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8getValVTEv" title='llvm::CCValAssign::getValVT' data-ref="_ZNK4llvm11CCValAssign8getValVTEv">getValVT</a>(), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#346Val" title='Val' data-ref="346Val">Val</a>);</td></tr>
<tr><th id="2310">2310</th><td>      <b>break</b>;</td></tr>
<tr><th id="2311">2311</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>::<a class="enum" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::LocInfo::AExt" title='llvm::CCValAssign::LocInfo::AExt' data-ref="llvm::CCValAssign::LocInfo::AExt">AExt</a>:</td></tr>
<tr><th id="2312">2312</th><td>      <a class="local col6 ref" href="#346Val" title='Val' data-ref="346Val">Val</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col7 ref" href="#337DAG" title='DAG' data-ref="337DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::TRUNCATE" title='llvm::ISD::NodeType::TRUNCATE' data-ref="llvm::ISD::NodeType::TRUNCATE">TRUNCATE</a>, <a class="local col6 ref" href="#336DL" title='DL' data-ref="336DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col5 ref" href="#345VA" title='VA' data-ref="345VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8getValVTEv" title='llvm::CCValAssign::getValVT' data-ref="_ZNK4llvm11CCValAssign8getValVTEv">getValVT</a>(), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#346Val" title='Val' data-ref="346Val">Val</a>);</td></tr>
<tr><th id="2313">2313</th><td>      <b>break</b>;</td></tr>
<tr><th id="2314">2314</th><td>    <b>default</b>:</td></tr>
<tr><th id="2315">2315</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unknown loc info!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIISelLowering.cpp&quot;, 2315)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown loc info!"</q>);</td></tr>
<tr><th id="2316">2316</th><td>    }</td></tr>
<tr><th id="2317">2317</th><td></td></tr>
<tr><th id="2318">2318</th><td>    <a class="local col8 ref" href="#338InVals" title='InVals' data-ref="338InVals">InVals</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col6 ref" href="#346Val" title='Val' data-ref="346Val">Val</a>);</td></tr>
<tr><th id="2319">2319</th><td>  }</td></tr>
<tr><th id="2320">2320</th><td></td></tr>
<tr><th id="2321">2321</th><td>  <b>return</b> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EOS0_"></a><a class="local col1 ref" href="#331Chain" title='Chain' data-ref="331Chain">Chain</a>;</td></tr>
<tr><th id="2322">2322</th><td>}</td></tr>
<tr><th id="2323">2323</th><td></td></tr>
<tr><th id="2324">2324</th><td><i>// Add code to pass special inputs required depending on used features separate</i></td></tr>
<tr><th id="2325">2325</th><td><i>// from the explicit user arguments present in the IR.</i></td></tr>
<tr><th id="2326">2326</th><td><em>void</em> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm16SITargetLowering17passSpecialInputsERNS_14TargetLowering16CallLoweringInfoERNS_7CCStateERKNS_21SIMachineFunctionInfoERNS_15SmallVectorImplI3438745" title='llvm::SITargetLowering::passSpecialInputs' data-ref="_ZNK4llvm16SITargetLowering17passSpecialInputsERNS_14TargetLowering16CallLoweringInfoERNS_7CCStateERKNS_21SIMachineFunctionInfoERNS_15SmallVectorImplI3438745">passSpecialInputs</dfn>(</td></tr>
<tr><th id="2327">2327</th><td>    <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::CallLoweringInfo" title='llvm::TargetLowering::CallLoweringInfo' data-ref="llvm::TargetLowering::CallLoweringInfo">CallLoweringInfo</a> &amp;<dfn class="local col7 decl" id="347CLI" title='CLI' data-type='llvm::TargetLowering::CallLoweringInfo &amp;' data-ref="347CLI">CLI</dfn>,</td></tr>
<tr><th id="2328">2328</th><td>    <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCState" title='llvm::CCState' data-ref="llvm::CCState">CCState</a> &amp;<dfn class="local col8 decl" id="348CCInfo" title='CCInfo' data-type='llvm::CCState &amp;' data-ref="348CCInfo">CCInfo</dfn>,</td></tr>
<tr><th id="2329">2329</th><td>    <em>const</em> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a> &amp;<dfn class="local col9 decl" id="349Info" title='Info' data-type='const llvm::SIMachineFunctionInfo &amp;' data-ref="349Info">Info</dfn>,</td></tr>
<tr><th id="2330">2330</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>&gt;&gt; &amp;<dfn class="local col0 decl" id="350RegsToPass" title='RegsToPass' data-type='SmallVectorImpl&lt;std::pair&lt;unsigned int, SDValue&gt; &gt; &amp;' data-ref="350RegsToPass">RegsToPass</dfn>,</td></tr>
<tr><th id="2331">2331</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>&gt; &amp;<dfn class="local col1 decl" id="351MemOpChains" title='MemOpChains' data-type='SmallVectorImpl&lt;llvm::SDValue&gt; &amp;' data-ref="351MemOpChains">MemOpChains</dfn>,</td></tr>
<tr><th id="2332">2332</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="352Chain" title='Chain' data-type='llvm::SDValue' data-ref="352Chain">Chain</dfn>) <em>const</em> {</td></tr>
<tr><th id="2333">2333</th><td>  <i>// If we don't have a call site, this was a call inserted by</i></td></tr>
<tr><th id="2334">2334</th><td><i>  // legalization. These can never use special inputs.</i></td></tr>
<tr><th id="2335">2335</th><td>  <b>if</b> (!<a class="ref fake" href="../../../include/llvm/IR/CallSite.h.html#_ZNK4llvm12CallSiteBasecvbEv" title='llvm::CallSiteBase::operator bool' data-ref="_ZNK4llvm12CallSiteBasecvbEv"></a><a class="local col7 ref" href="#347CLI" title='CLI' data-ref="347CLI">CLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::CallLoweringInfo::CS" title='llvm::TargetLowering::CallLoweringInfo::CS' data-ref="llvm::TargetLowering::CallLoweringInfo::CS">CS</a>)</td></tr>
<tr><th id="2336">2336</th><td>    <b>return</b>;</td></tr>
<tr><th id="2337">2337</th><td></td></tr>
<tr><th id="2338">2338</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> *<dfn class="local col3 decl" id="353CalleeFunc" title='CalleeFunc' data-type='const llvm::Function *' data-ref="353CalleeFunc">CalleeFunc</dfn> = <a class="local col7 ref" href="#347CLI" title='CLI' data-ref="347CLI">CLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::CallLoweringInfo::CS" title='llvm::TargetLowering::CallLoweringInfo::CS' data-ref="llvm::TargetLowering::CallLoweringInfo::CS">CS</a>.<a class="ref" href="../../../include/llvm/IR/CallSite.h.html#_ZNK4llvm12CallSiteBase17getCalledFunctionEv" title='llvm::CallSiteBase::getCalledFunction' data-ref="_ZNK4llvm12CallSiteBase17getCalledFunctionEv">getCalledFunction</a>();</td></tr>
<tr><th id="2339">2339</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (CalleeFunc) ? void (0) : __assert_fail (&quot;CalleeFunc&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIISelLowering.cpp&quot;, 2339, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#353CalleeFunc" title='CalleeFunc' data-ref="353CalleeFunc">CalleeFunc</a>);</td></tr>
<tr><th id="2340">2340</th><td></td></tr>
<tr><th id="2341">2341</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col4 decl" id="354DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="354DAG">DAG</dfn> = <a class="local col7 ref" href="#347CLI" title='CLI' data-ref="347CLI">CLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::CallLoweringInfo::DAG" title='llvm::TargetLowering::CallLoweringInfo::DAG' data-ref="llvm::TargetLowering::CallLoweringInfo::DAG">DAG</a>;</td></tr>
<tr><th id="2342">2342</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col5 decl" id="355DL" title='DL' data-type='const llvm::SDLoc &amp;' data-ref="355DL">DL</dfn> = <a class="local col7 ref" href="#347CLI" title='CLI' data-ref="347CLI">CLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::CallLoweringInfo::DL" title='llvm::TargetLowering::CallLoweringInfo::DL' data-ref="llvm::TargetLowering::CallLoweringInfo::DL">DL</a>;</td></tr>
<tr><th id="2343">2343</th><td></td></tr>
<tr><th id="2344">2344</th><td>  <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> *<dfn class="local col6 decl" id="356TRI" title='TRI' data-type='const llvm::SIRegisterInfo *' data-ref="356TRI">TRI</dfn> = <a class="member" href="SIISelLowering.h.html#llvm::SITargetLowering::Subtarget" title='llvm::SITargetLowering::Subtarget' data-ref="llvm::SITargetLowering::Subtarget">Subtarget</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget15getRegisterInfoEv" title='llvm::GCNSubtarget::getRegisterInfo' data-ref="_ZNK4llvm12GCNSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="2345">2345</th><td></td></tr>
<tr><th id="2346">2346</th><td>  <em>auto</em> &amp;<dfn class="local col7 decl" id="357ArgUsageInfo" title='ArgUsageInfo' data-type='llvm::AMDGPUArgumentUsageInfo &amp;' data-ref="357ArgUsageInfo">ArgUsageInfo</dfn> =</td></tr>
<tr><th id="2347">2347</th><td>    <a class="local col4 ref" href="#354DAG" title='DAG' data-ref="354DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG7getPassEv" title='llvm::SelectionDAG::getPass' data-ref="_ZNK4llvm12SelectionDAG7getPassEv">getPass</a>()-&gt;<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUArgumentUsageInfo" title='llvm::AMDGPUArgumentUsageInfo' data-ref="llvm::AMDGPUArgumentUsageInfo">AMDGPUArgumentUsageInfo</a>&gt;();</td></tr>
<tr><th id="2348">2348</th><td>  <em>const</em> <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo" title='llvm::AMDGPUFunctionArgInfo' data-ref="llvm::AMDGPUFunctionArgInfo">AMDGPUFunctionArgInfo</a> &amp;<dfn class="local col8 decl" id="358CalleeArgInfo" title='CalleeArgInfo' data-type='const llvm::AMDGPUFunctionArgInfo &amp;' data-ref="358CalleeArgInfo">CalleeArgInfo</dfn></td></tr>
<tr><th id="2349">2349</th><td>    = <a class="local col7 ref" href="#357ArgUsageInfo" title='ArgUsageInfo' data-ref="357ArgUsageInfo">ArgUsageInfo</a>.<a class="ref" href="AMDGPUArgumentUsageInfo.h.html#_ZNK4llvm23AMDGPUArgumentUsageInfo17lookupFuncArgInfoERKNS_8FunctionE" title='llvm::AMDGPUArgumentUsageInfo::lookupFuncArgInfo' data-ref="_ZNK4llvm23AMDGPUArgumentUsageInfo17lookupFuncArgInfoERKNS_8FunctionE">lookupFuncArgInfo</a>(*<a class="local col3 ref" href="#353CalleeFunc" title='CalleeFunc' data-ref="353CalleeFunc">CalleeFunc</a>);</td></tr>
<tr><th id="2350">2350</th><td></td></tr>
<tr><th id="2351">2351</th><td>  <em>const</em> <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo" title='llvm::AMDGPUFunctionArgInfo' data-ref="llvm::AMDGPUFunctionArgInfo">AMDGPUFunctionArgInfo</a> &amp;<dfn class="local col9 decl" id="359CallerArgInfo" title='CallerArgInfo' data-type='const llvm::AMDGPUFunctionArgInfo &amp;' data-ref="359CallerArgInfo">CallerArgInfo</dfn> = <a class="local col9 ref" href="#349Info" title='Info' data-ref="349Info">Info</a>.<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo10getArgInfoEv" title='llvm::SIMachineFunctionInfo::getArgInfo' data-ref="_ZNK4llvm21SIMachineFunctionInfo10getArgInfoEv">getArgInfo</a>();</td></tr>
<tr><th id="2352">2352</th><td></td></tr>
<tr><th id="2353">2353</th><td>  <i>// TODO: Unify with private memory register handling. This is complicated by</i></td></tr>
<tr><th id="2354">2354</th><td><i>  // the fact that at least in kernels, the input argument is not necessarily</i></td></tr>
<tr><th id="2355">2355</th><td><i>  // in the same location as the input.</i></td></tr>
<tr><th id="2356">2356</th><td>  <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo" title='llvm::AMDGPUFunctionArgInfo' data-ref="llvm::AMDGPUFunctionArgInfo">AMDGPUFunctionArgInfo</a>::<a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::PreloadedValue" title='llvm::AMDGPUFunctionArgInfo::PreloadedValue' data-ref="llvm::AMDGPUFunctionArgInfo::PreloadedValue">PreloadedValue</a> <dfn class="local col0 decl" id="360InputRegs" title='InputRegs' data-type='AMDGPUFunctionArgInfo::PreloadedValue [11]' data-ref="360InputRegs">InputRegs</dfn>[] = {</td></tr>
<tr><th id="2357">2357</th><td>    <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo" title='llvm::AMDGPUFunctionArgInfo' data-ref="llvm::AMDGPUFunctionArgInfo">AMDGPUFunctionArgInfo</a>::<a class="enum" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::PreloadedValue::DISPATCH_PTR" title='llvm::AMDGPUFunctionArgInfo::PreloadedValue::DISPATCH_PTR' data-ref="llvm::AMDGPUFunctionArgInfo::PreloadedValue::DISPATCH_PTR">DISPATCH_PTR</a>,</td></tr>
<tr><th id="2358">2358</th><td>    <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo" title='llvm::AMDGPUFunctionArgInfo' data-ref="llvm::AMDGPUFunctionArgInfo">AMDGPUFunctionArgInfo</a>::<a class="enum" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::PreloadedValue::QUEUE_PTR" title='llvm::AMDGPUFunctionArgInfo::PreloadedValue::QUEUE_PTR' data-ref="llvm::AMDGPUFunctionArgInfo::PreloadedValue::QUEUE_PTR">QUEUE_PTR</a>,</td></tr>
<tr><th id="2359">2359</th><td>    <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo" title='llvm::AMDGPUFunctionArgInfo' data-ref="llvm::AMDGPUFunctionArgInfo">AMDGPUFunctionArgInfo</a>::<a class="enum" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::PreloadedValue::KERNARG_SEGMENT_PTR" title='llvm::AMDGPUFunctionArgInfo::PreloadedValue::KERNARG_SEGMENT_PTR' data-ref="llvm::AMDGPUFunctionArgInfo::PreloadedValue::KERNARG_SEGMENT_PTR">KERNARG_SEGMENT_PTR</a>,</td></tr>
<tr><th id="2360">2360</th><td>    <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo" title='llvm::AMDGPUFunctionArgInfo' data-ref="llvm::AMDGPUFunctionArgInfo">AMDGPUFunctionArgInfo</a>::<a class="enum" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::PreloadedValue::DISPATCH_ID" title='llvm::AMDGPUFunctionArgInfo::PreloadedValue::DISPATCH_ID' data-ref="llvm::AMDGPUFunctionArgInfo::PreloadedValue::DISPATCH_ID">DISPATCH_ID</a>,</td></tr>
<tr><th id="2361">2361</th><td>    <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo" title='llvm::AMDGPUFunctionArgInfo' data-ref="llvm::AMDGPUFunctionArgInfo">AMDGPUFunctionArgInfo</a>::<a class="enum" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::PreloadedValue::WORKGROUP_ID_X" title='llvm::AMDGPUFunctionArgInfo::PreloadedValue::WORKGROUP_ID_X' data-ref="llvm::AMDGPUFunctionArgInfo::PreloadedValue::WORKGROUP_ID_X">WORKGROUP_ID_X</a>,</td></tr>
<tr><th id="2362">2362</th><td>    <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo" title='llvm::AMDGPUFunctionArgInfo' data-ref="llvm::AMDGPUFunctionArgInfo">AMDGPUFunctionArgInfo</a>::<a class="enum" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::PreloadedValue::WORKGROUP_ID_Y" title='llvm::AMDGPUFunctionArgInfo::PreloadedValue::WORKGROUP_ID_Y' data-ref="llvm::AMDGPUFunctionArgInfo::PreloadedValue::WORKGROUP_ID_Y">WORKGROUP_ID_Y</a>,</td></tr>
<tr><th id="2363">2363</th><td>    <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo" title='llvm::AMDGPUFunctionArgInfo' data-ref="llvm::AMDGPUFunctionArgInfo">AMDGPUFunctionArgInfo</a>::<a class="enum" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::PreloadedValue::WORKGROUP_ID_Z" title='llvm::AMDGPUFunctionArgInfo::PreloadedValue::WORKGROUP_ID_Z' data-ref="llvm::AMDGPUFunctionArgInfo::PreloadedValue::WORKGROUP_ID_Z">WORKGROUP_ID_Z</a>,</td></tr>
<tr><th id="2364">2364</th><td>    <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo" title='llvm::AMDGPUFunctionArgInfo' data-ref="llvm::AMDGPUFunctionArgInfo">AMDGPUFunctionArgInfo</a>::<a class="enum" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::PreloadedValue::WORKITEM_ID_X" title='llvm::AMDGPUFunctionArgInfo::PreloadedValue::WORKITEM_ID_X' data-ref="llvm::AMDGPUFunctionArgInfo::PreloadedValue::WORKITEM_ID_X">WORKITEM_ID_X</a>,</td></tr>
<tr><th id="2365">2365</th><td>    <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo" title='llvm::AMDGPUFunctionArgInfo' data-ref="llvm::AMDGPUFunctionArgInfo">AMDGPUFunctionArgInfo</a>::<a class="enum" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::PreloadedValue::WORKITEM_ID_Y" title='llvm::AMDGPUFunctionArgInfo::PreloadedValue::WORKITEM_ID_Y' data-ref="llvm::AMDGPUFunctionArgInfo::PreloadedValue::WORKITEM_ID_Y">WORKITEM_ID_Y</a>,</td></tr>
<tr><th id="2366">2366</th><td>    <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo" title='llvm::AMDGPUFunctionArgInfo' data-ref="llvm::AMDGPUFunctionArgInfo">AMDGPUFunctionArgInfo</a>::<a class="enum" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::PreloadedValue::WORKITEM_ID_Z" title='llvm::AMDGPUFunctionArgInfo::PreloadedValue::WORKITEM_ID_Z' data-ref="llvm::AMDGPUFunctionArgInfo::PreloadedValue::WORKITEM_ID_Z">WORKITEM_ID_Z</a>,</td></tr>
<tr><th id="2367">2367</th><td>    <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo" title='llvm::AMDGPUFunctionArgInfo' data-ref="llvm::AMDGPUFunctionArgInfo">AMDGPUFunctionArgInfo</a>::<a class="enum" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::PreloadedValue::IMPLICIT_ARG_PTR" title='llvm::AMDGPUFunctionArgInfo::PreloadedValue::IMPLICIT_ARG_PTR' data-ref="llvm::AMDGPUFunctionArgInfo::PreloadedValue::IMPLICIT_ARG_PTR">IMPLICIT_ARG_PTR</a></td></tr>
<tr><th id="2368">2368</th><td>  };</td></tr>
<tr><th id="2369">2369</th><td></td></tr>
<tr><th id="2370">2370</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col1 decl" id="361InputID" title='InputID' data-type='llvm::AMDGPUFunctionArgInfo::PreloadedValue' data-ref="361InputID">InputID</dfn> : <a class="local col0 ref" href="#360InputRegs" title='InputRegs' data-ref="360InputRegs">InputRegs</a>) {</td></tr>
<tr><th id="2371">2371</th><td>    <em>const</em> <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::ArgDescriptor" title='llvm::ArgDescriptor' data-ref="llvm::ArgDescriptor">ArgDescriptor</a> *<dfn class="local col2 decl" id="362OutgoingArg" title='OutgoingArg' data-type='const llvm::ArgDescriptor *' data-ref="362OutgoingArg">OutgoingArg</dfn>;</td></tr>
<tr><th id="2372">2372</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="363ArgRC" title='ArgRC' data-type='const llvm::TargetRegisterClass *' data-ref="363ArgRC">ArgRC</dfn>;</td></tr>
<tr><th id="2373">2373</th><td></td></tr>
<tr><th id="2374">2374</th><td>    <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/tuple.html#_ZSt3tieDpRT_" title='std::tie' data-ref="_ZSt3tieDpRT_">tie</a>(<span class='refarg'><a class="local col2 ref" href="#362OutgoingArg" title='OutgoingArg' data-ref="362OutgoingArg">OutgoingArg</a></span>, <span class='refarg'><a class="local col3 ref" href="#363ArgRC" title='ArgRC' data-ref="363ArgRC">ArgRC</a></span>) <a class="ref" href="../../../../../include/c++/7/tuple.html#_ZNSt5tupleIJT_T0_EEaSEOSt4pairIT_T0_E" title='std::tuple&lt;type-parameter-0-0, type-parameter-0-1&gt;::operator=' data-ref="_ZNSt5tupleIJT_T0_EEaSEOSt4pairIT_T0_E">=</a> <a class="local col8 ref" href="#358CalleeArgInfo" title='CalleeArgInfo' data-ref="358CalleeArgInfo">CalleeArgInfo</a>.<a class="ref" href="AMDGPUArgumentUsageInfo.h.html#_ZNK4llvm21AMDGPUFunctionArgInfo17getPreloadedValueENS0_14PreloadedValueE" title='llvm::AMDGPUFunctionArgInfo::getPreloadedValue' data-ref="_ZNK4llvm21AMDGPUFunctionArgInfo17getPreloadedValueENS0_14PreloadedValueE">getPreloadedValue</a>(<a class="local col1 ref" href="#361InputID" title='InputID' data-ref="361InputID">InputID</a>);</td></tr>
<tr><th id="2375">2375</th><td>    <b>if</b> (!<a class="local col2 ref" href="#362OutgoingArg" title='OutgoingArg' data-ref="362OutgoingArg">OutgoingArg</a>)</td></tr>
<tr><th id="2376">2376</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2377">2377</th><td></td></tr>
<tr><th id="2378">2378</th><td>    <em>const</em> <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::ArgDescriptor" title='llvm::ArgDescriptor' data-ref="llvm::ArgDescriptor">ArgDescriptor</a> *<dfn class="local col4 decl" id="364IncomingArg" title='IncomingArg' data-type='const llvm::ArgDescriptor *' data-ref="364IncomingArg">IncomingArg</dfn>;</td></tr>
<tr><th id="2379">2379</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="365IncomingArgRC" title='IncomingArgRC' data-type='const llvm::TargetRegisterClass *' data-ref="365IncomingArgRC">IncomingArgRC</dfn>;</td></tr>
<tr><th id="2380">2380</th><td>    <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/tuple.html#_ZSt3tieDpRT_" title='std::tie' data-ref="_ZSt3tieDpRT_">tie</a>(<span class='refarg'><a class="local col4 ref" href="#364IncomingArg" title='IncomingArg' data-ref="364IncomingArg">IncomingArg</a></span>, <span class='refarg'><a class="local col5 ref" href="#365IncomingArgRC" title='IncomingArgRC' data-ref="365IncomingArgRC">IncomingArgRC</a></span>)</td></tr>
<tr><th id="2381">2381</th><td>      <a class="ref" href="../../../../../include/c++/7/tuple.html#_ZNSt5tupleIJT_T0_EEaSEOSt4pairIT_T0_E" title='std::tuple&lt;type-parameter-0-0, type-parameter-0-1&gt;::operator=' data-ref="_ZNSt5tupleIJT_T0_EEaSEOSt4pairIT_T0_E">=</a> <a class="local col9 ref" href="#359CallerArgInfo" title='CallerArgInfo' data-ref="359CallerArgInfo">CallerArgInfo</a>.<a class="ref" href="AMDGPUArgumentUsageInfo.h.html#_ZNK4llvm21AMDGPUFunctionArgInfo17getPreloadedValueENS0_14PreloadedValueE" title='llvm::AMDGPUFunctionArgInfo::getPreloadedValue' data-ref="_ZNK4llvm21AMDGPUFunctionArgInfo17getPreloadedValueENS0_14PreloadedValueE">getPreloadedValue</a>(<a class="local col1 ref" href="#361InputID" title='InputID' data-ref="361InputID">InputID</a>);</td></tr>
<tr><th id="2382">2382</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (IncomingArgRC == ArgRC) ? void (0) : __assert_fail (&quot;IncomingArgRC == ArgRC&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIISelLowering.cpp&quot;, 2382, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#365IncomingArgRC" title='IncomingArgRC' data-ref="365IncomingArgRC">IncomingArgRC</a> == <a class="local col3 ref" href="#363ArgRC" title='ArgRC' data-ref="363ArgRC">ArgRC</a>);</td></tr>
<tr><th id="2383">2383</th><td></td></tr>
<tr><th id="2384">2384</th><td>    <i>// All special arguments are ints for now.</i></td></tr>
<tr><th id="2385">2385</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col6 decl" id="366ArgVT" title='ArgVT' data-type='llvm::EVT' data-ref="366ArgVT">ArgVT</dfn> = TRI-&gt;<span class='error' title="no member named &apos;getSpillSize&apos; in &apos;llvm::SIRegisterInfo&apos;">getSpillSize</span>(*ArgRC) == <var>8</var> ? MVT::i64 : MVT::i32;</td></tr>
<tr><th id="2386">2386</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev"></a><dfn class="local col7 decl" id="367InputReg" title='InputReg' data-type='llvm::SDValue' data-ref="367InputReg">InputReg</dfn>;</td></tr>
<tr><th id="2387">2387</th><td></td></tr>
<tr><th id="2388">2388</th><td>    <b>if</b> (<a class="local col4 ref" href="#364IncomingArg" title='IncomingArg' data-ref="364IncomingArg">IncomingArg</a>) {</td></tr>
<tr><th id="2389">2389</th><td>      <a class="local col7 ref" href="#367InputReg" title='InputReg' data-ref="367InputReg">InputReg</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="AMDGPUISelLowering.h.html#_ZNK4llvm20AMDGPUTargetLowering14loadInputValueERNS_12SelectionDAGEPKNS_19TargetRegisterClassENS_3EVTERKNS_5SDLocERKNS_13ArgDescriptorE" title='llvm::AMDGPUTargetLowering::loadInputValue' data-ref="_ZNK4llvm20AMDGPUTargetLowering14loadInputValueERNS_12SelectionDAGEPKNS_19TargetRegisterClassENS_3EVTERKNS_5SDLocERKNS_13ArgDescriptorE">loadInputValue</a>(<span class='refarg'><a class="local col4 ref" href="#354DAG" title='DAG' data-ref="354DAG">DAG</a></span>, <a class="local col3 ref" href="#363ArgRC" title='ArgRC' data-ref="363ArgRC">ArgRC</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col6 ref" href="#366ArgVT" title='ArgVT' data-ref="366ArgVT">ArgVT</a>, <a class="local col5 ref" href="#355DL" title='DL' data-ref="355DL">DL</a>, *<a class="local col4 ref" href="#364IncomingArg" title='IncomingArg' data-ref="364IncomingArg">IncomingArg</a>);</td></tr>
<tr><th id="2390">2390</th><td>    } <b>else</b> {</td></tr>
<tr><th id="2391">2391</th><td>      <i>// The implicit arg ptr is special because it doesn't have a corresponding</i></td></tr>
<tr><th id="2392">2392</th><td><i>      // input for kernels, and is computed from the kernarg segment pointer.</i></td></tr>
<tr><th id="2393">2393</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (InputID == AMDGPUFunctionArgInfo::IMPLICIT_ARG_PTR) ? void (0) : __assert_fail (&quot;InputID == AMDGPUFunctionArgInfo::IMPLICIT_ARG_PTR&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIISelLowering.cpp&quot;, 2393, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#361InputID" title='InputID' data-ref="361InputID">InputID</a> == <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo" title='llvm::AMDGPUFunctionArgInfo' data-ref="llvm::AMDGPUFunctionArgInfo">AMDGPUFunctionArgInfo</a>::<a class="enum" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::PreloadedValue::IMPLICIT_ARG_PTR" title='llvm::AMDGPUFunctionArgInfo::PreloadedValue::IMPLICIT_ARG_PTR' data-ref="llvm::AMDGPUFunctionArgInfo::PreloadedValue::IMPLICIT_ARG_PTR">IMPLICIT_ARG_PTR</a>);</td></tr>
<tr><th id="2394">2394</th><td>      <a class="local col7 ref" href="#367InputReg" title='InputReg' data-ref="367InputReg">InputReg</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="#_ZNK4llvm16SITargetLowering17getImplicitArgPtrERNS_12SelectionDAGERKNS_5SDLocE" title='llvm::SITargetLowering::getImplicitArgPtr' data-ref="_ZNK4llvm16SITargetLowering17getImplicitArgPtrERNS_12SelectionDAGERKNS_5SDLocE">getImplicitArgPtr</a>(<span class='refarg'><a class="local col4 ref" href="#354DAG" title='DAG' data-ref="354DAG">DAG</a></span>, <a class="local col5 ref" href="#355DL" title='DL' data-ref="355DL">DL</a>);</td></tr>
<tr><th id="2395">2395</th><td>    }</td></tr>
<tr><th id="2396">2396</th><td></td></tr>
<tr><th id="2397">2397</th><td>    <b>if</b> (<a class="local col2 ref" href="#362OutgoingArg" title='OutgoingArg' data-ref="362OutgoingArg">OutgoingArg</a>-&gt;<a class="ref" href="AMDGPUArgumentUsageInfo.h.html#_ZNK4llvm13ArgDescriptor10isRegisterEv" title='llvm::ArgDescriptor::isRegister' data-ref="_ZNK4llvm13ArgDescriptor10isRegisterEv">isRegister</a>()) {</td></tr>
<tr><th id="2398">2398</th><td>      <a class="local col0 ref" href="#350RegsToPass" title='RegsToPass' data-ref="350RegsToPass">RegsToPass</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl12emplace_backEDpOT_" title='llvm::SmallVectorImpl::emplace_back' data-ref="_ZN4llvm15SmallVectorImpl12emplace_backEDpOT_">emplace_back</a>(<a class="local col2 ref" href="#362OutgoingArg" title='OutgoingArg' data-ref="362OutgoingArg">OutgoingArg</a>-&gt;<a class="ref" href="AMDGPUArgumentUsageInfo.h.html#_ZNK4llvm13ArgDescriptor11getRegisterEv" title='llvm::ArgDescriptor::getRegister' data-ref="_ZNK4llvm13ArgDescriptor11getRegisterEv">getRegister</a>(), <span class='refarg'><a class="local col7 ref" href="#367InputReg" title='InputReg' data-ref="367InputReg">InputReg</a></span>);</td></tr>
<tr><th id="2399">2399</th><td>    } <b>else</b> {</td></tr>
<tr><th id="2400">2400</th><td>      <em>unsigned</em> <dfn class="local col8 decl" id="368SpecialArgOffset" title='SpecialArgOffset' data-type='unsigned int' data-ref="368SpecialArgOffset">SpecialArgOffset</dfn> = <a class="local col8 ref" href="#348CCInfo" title='CCInfo' data-ref="348CCInfo">CCInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState13AllocateStackEjj" title='llvm::CCState::AllocateStack' data-ref="_ZN4llvm7CCState13AllocateStackEjj">AllocateStack</a>(<a class="local col6 ref" href="#366ArgVT" title='ArgVT' data-ref="366ArgVT">ArgVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT12getStoreSizeEv" title='llvm::EVT::getStoreSize' data-ref="_ZNK4llvm3EVT12getStoreSizeEv">getStoreSize</a>(), <var>4</var>);</td></tr>
<tr><th id="2401">2401</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="369ArgStore" title='ArgStore' data-type='llvm::SDValue' data-ref="369ArgStore">ArgStore</dfn> = <a class="member" href="AMDGPUISelLowering.h.html#_ZNK4llvm20AMDGPUTargetLowering20storeStackInputValueERNS_12SelectionDAGERKNS_5SDLocENS_7SDValueES6_l" title='llvm::AMDGPUTargetLowering::storeStackInputValue' data-ref="_ZNK4llvm20AMDGPUTargetLowering20storeStackInputValueERNS_12SelectionDAGERKNS_5SDLocENS_7SDValueES6_l">storeStackInputValue</a>(<span class='refarg'><a class="local col4 ref" href="#354DAG" title='DAG' data-ref="354DAG">DAG</a></span>, <a class="local col5 ref" href="#355DL" title='DL' data-ref="355DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#352Chain" title='Chain' data-ref="352Chain">Chain</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#367InputReg" title='InputReg' data-ref="367InputReg">InputReg</a>,</td></tr>
<tr><th id="2402">2402</th><td>                                              <a class="local col8 ref" href="#368SpecialArgOffset" title='SpecialArgOffset' data-ref="368SpecialArgOffset">SpecialArgOffset</a>);</td></tr>
<tr><th id="2403">2403</th><td>      <a class="local col1 ref" href="#351MemOpChains" title='MemOpChains' data-ref="351MemOpChains">MemOpChains</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col9 ref" href="#369ArgStore" title='ArgStore' data-ref="369ArgStore">ArgStore</a>);</td></tr>
<tr><th id="2404">2404</th><td>    }</td></tr>
<tr><th id="2405">2405</th><td>  }</td></tr>
<tr><th id="2406">2406</th><td>}</td></tr>
<tr><th id="2407">2407</th><td></td></tr>
<tr><th id="2408">2408</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL15canGuaranteeTCOj" title='canGuaranteeTCO' data-type='bool canGuaranteeTCO(CallingConv::ID CC)' data-ref="_ZL15canGuaranteeTCOj">canGuaranteeTCO</dfn>(<span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col0 decl" id="370CC" title='CC' data-type='CallingConv::ID' data-ref="370CC">CC</dfn>) {</td></tr>
<tr><th id="2409">2409</th><td>  <b>return</b> <a class="local col0 ref" href="#370CC" title='CC' data-ref="370CC">CC</a> == <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::Fast" title='llvm::CallingConv::Fast' data-ref="llvm::CallingConv::Fast">Fast</a>;</td></tr>
<tr><th id="2410">2410</th><td>}</td></tr>
<tr><th id="2411">2411</th><td></td></tr>
<tr><th id="2412">2412</th><td><i class="doc" data-doc="_ZL17mayTailCallThisCCj">/// Return true if we might ever do TCO for calls with this calling convention.</i></td></tr>
<tr><th id="2413">2413</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL17mayTailCallThisCCj" title='mayTailCallThisCC' data-type='bool mayTailCallThisCC(CallingConv::ID CC)' data-ref="_ZL17mayTailCallThisCCj">mayTailCallThisCC</dfn>(<span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col1 decl" id="371CC" title='CC' data-type='CallingConv::ID' data-ref="371CC">CC</dfn>) {</td></tr>
<tr><th id="2414">2414</th><td>  <b>switch</b> (<a class="local col1 ref" href="#371CC" title='CC' data-ref="371CC">CC</a>) {</td></tr>
<tr><th id="2415">2415</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::C" title='llvm::CallingConv::C' data-ref="llvm::CallingConv::C">C</a>:</td></tr>
<tr><th id="2416">2416</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2417">2417</th><td>  <b>default</b>:</td></tr>
<tr><th id="2418">2418</th><td>    <b>return</b> <a class="tu ref" href="#_ZL15canGuaranteeTCOj" title='canGuaranteeTCO' data-use='c' data-ref="_ZL15canGuaranteeTCOj">canGuaranteeTCO</a>(<a class="local col1 ref" href="#371CC" title='CC' data-ref="371CC">CC</a>);</td></tr>
<tr><th id="2419">2419</th><td>  }</td></tr>
<tr><th id="2420">2420</th><td>}</td></tr>
<tr><th id="2421">2421</th><td></td></tr>
<tr><th id="2422">2422</th><td><em>bool</em> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm16SITargetLowering33isEligibleForTailCallOptimizationENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS2_INS3_8InputA12213381" title='llvm::SITargetLowering::isEligibleForTailCallOptimization' data-ref="_ZNK4llvm16SITargetLowering33isEligibleForTailCallOptimizationENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS2_INS3_8InputA12213381">isEligibleForTailCallOptimization</dfn>(</td></tr>
<tr><th id="2423">2423</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="372Callee" title='Callee' data-type='llvm::SDValue' data-ref="372Callee">Callee</dfn>, <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col3 decl" id="373CalleeCC" title='CalleeCC' data-type='CallingConv::ID' data-ref="373CalleeCC">CalleeCC</dfn>, <em>bool</em> <dfn class="local col4 decl" id="374IsVarArg" title='IsVarArg' data-type='bool' data-ref="374IsVarArg">IsVarArg</dfn>,</td></tr>
<tr><th id="2424">2424</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::OutputArg" title='llvm::ISD::OutputArg' data-ref="llvm::ISD::OutputArg">OutputArg</a>&gt; &amp;<dfn class="local col5 decl" id="375Outs" title='Outs' data-type='const SmallVectorImpl&lt;ISD::OutputArg&gt; &amp;' data-ref="375Outs">Outs</dfn>,</td></tr>
<tr><th id="2425">2425</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>&gt; &amp;<dfn class="local col6 decl" id="376OutVals" title='OutVals' data-type='const SmallVectorImpl&lt;llvm::SDValue&gt; &amp;' data-ref="376OutVals">OutVals</dfn>,</td></tr>
<tr><th id="2426">2426</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::InputArg" title='llvm::ISD::InputArg' data-ref="llvm::ISD::InputArg">InputArg</a>&gt; &amp;<dfn class="local col7 decl" id="377Ins" title='Ins' data-type='const SmallVectorImpl&lt;ISD::InputArg&gt; &amp;' data-ref="377Ins">Ins</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col8 decl" id="378DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="378DAG">DAG</dfn>) <em>const</em> {</td></tr>
<tr><th id="2427">2427</th><td>  <b>if</b> (!<a class="tu ref" href="#_ZL17mayTailCallThisCCj" title='mayTailCallThisCC' data-use='c' data-ref="_ZL17mayTailCallThisCCj">mayTailCallThisCC</a>(<a class="local col3 ref" href="#373CalleeCC" title='CalleeCC' data-ref="373CalleeCC">CalleeCC</a>))</td></tr>
<tr><th id="2428">2428</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2429">2429</th><td></td></tr>
<tr><th id="2430">2430</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="379MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="379MF">MF</dfn> = <a class="local col8 ref" href="#378DAG" title='DAG' data-ref="378DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG18getMachineFunctionEv" title='llvm::SelectionDAG::getMachineFunction' data-ref="_ZNK4llvm12SelectionDAG18getMachineFunctionEv">getMachineFunction</a>();</td></tr>
<tr><th id="2431">2431</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> &amp;<dfn class="local col0 decl" id="380CallerF" title='CallerF' data-type='const llvm::Function &amp;' data-ref="380CallerF">CallerF</dfn> = <a class="local col9 ref" href="#379MF" title='MF' data-ref="379MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>();</td></tr>
<tr><th id="2432">2432</th><td>  <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col1 decl" id="381CallerCC" title='CallerCC' data-type='CallingConv::ID' data-ref="381CallerCC">CallerCC</dfn> = <a class="local col0 ref" href="#380CallerF" title='CallerF' data-ref="380CallerF">CallerF</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>();</td></tr>
<tr><th id="2433">2433</th><td>  <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> *<dfn class="local col2 decl" id="382TRI" title='TRI' data-type='const llvm::SIRegisterInfo *' data-ref="382TRI">TRI</dfn> = <a class="member" href="#_ZNK4llvm16SITargetLowering12getSubtargetEv" title='llvm::SITargetLowering::getSubtarget' data-ref="_ZNK4llvm16SITargetLowering12getSubtargetEv">getSubtarget</a>()-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget15getRegisterInfoEv" title='llvm::GCNSubtarget::getRegisterInfo' data-ref="_ZNK4llvm12GCNSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="2434">2434</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> *<dfn class="local col3 decl" id="383CallerPreserved" title='CallerPreserved' data-type='const uint32_t *' data-ref="383CallerPreserved">CallerPreserved</dfn> = <a class="local col2 ref" href="#382TRI" title='TRI' data-ref="382TRI">TRI</a>-&gt;<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj" title='llvm::SIRegisterInfo::getCallPreservedMask' data-ref="_ZNK4llvm14SIRegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj">getCallPreservedMask</a>(<a class="local col9 ref" href="#379MF" title='MF' data-ref="379MF">MF</a>, <a class="local col1 ref" href="#381CallerCC" title='CallerCC' data-ref="381CallerCC">CallerCC</a>);</td></tr>
<tr><th id="2435">2435</th><td></td></tr>
<tr><th id="2436">2436</th><td>  <i>// Kernels aren't callable, and don't have a live in return address so it</i></td></tr>
<tr><th id="2437">2437</th><td><i>  // doesn't make sense to do a tail call with entry functions.</i></td></tr>
<tr><th id="2438">2438</th><td>  <b>if</b> (!<a class="local col3 ref" href="#383CallerPreserved" title='CallerPreserved' data-ref="383CallerPreserved">CallerPreserved</a>)</td></tr>
<tr><th id="2439">2439</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2440">2440</th><td></td></tr>
<tr><th id="2441">2441</th><td>  <em>bool</em> <dfn class="local col4 decl" id="384CCMatch" title='CCMatch' data-type='bool' data-ref="384CCMatch">CCMatch</dfn> = <a class="local col1 ref" href="#381CallerCC" title='CallerCC' data-ref="381CallerCC">CallerCC</a> == <a class="local col3 ref" href="#373CalleeCC" title='CalleeCC' data-ref="373CalleeCC">CalleeCC</a>;</td></tr>
<tr><th id="2442">2442</th><td></td></tr>
<tr><th id="2443">2443</th><td>  <b>if</b> (<a class="local col8 ref" href="#378DAG" title='DAG' data-ref="378DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG9getTargetEv" title='llvm::SelectionDAG::getTarget' data-ref="_ZNK4llvm12SelectionDAG9getTargetEv">getTarget</a>().<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::TargetMachine::Options" title='llvm::TargetMachine::Options' data-ref="llvm::TargetMachine::Options">Options</a>.<a class="ref" href="../../../include/llvm/Target/TargetOptions.h.html#llvm::TargetOptions::GuaranteedTailCallOpt" title='llvm::TargetOptions::GuaranteedTailCallOpt' data-ref="llvm::TargetOptions::GuaranteedTailCallOpt">GuaranteedTailCallOpt</a>) {</td></tr>
<tr><th id="2444">2444</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL15canGuaranteeTCOj" title='canGuaranteeTCO' data-use='c' data-ref="_ZL15canGuaranteeTCOj">canGuaranteeTCO</a>(<a class="local col3 ref" href="#373CalleeCC" title='CalleeCC' data-ref="373CalleeCC">CalleeCC</a>) &amp;&amp; <a class="local col4 ref" href="#384CCMatch" title='CCMatch' data-ref="384CCMatch">CCMatch</a>)</td></tr>
<tr><th id="2445">2445</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2446">2446</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2447">2447</th><td>  }</td></tr>
<tr><th id="2448">2448</th><td></td></tr>
<tr><th id="2449">2449</th><td>  <i>// TODO: Can we handle var args?</i></td></tr>
<tr><th id="2450">2450</th><td>  <b>if</b> (<a class="local col4 ref" href="#374IsVarArg" title='IsVarArg' data-ref="374IsVarArg">IsVarArg</a>)</td></tr>
<tr><th id="2451">2451</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2452">2452</th><td></td></tr>
<tr><th id="2453">2453</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/IR/Argument.h.html#llvm::Argument" title='llvm::Argument' data-ref="llvm::Argument">Argument</a> &amp;<dfn class="local col5 decl" id="385Arg" title='Arg' data-type='const llvm::Argument &amp;' data-ref="385Arg">Arg</dfn> : <a class="local col0 ref" href="#380CallerF" title='CallerF' data-ref="380CallerF">CallerF</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function4argsEv" title='llvm::Function::args' data-ref="_ZNK4llvm8Function4argsEv">args</a>()) {</td></tr>
<tr><th id="2454">2454</th><td>    <b>if</b> (<a class="local col5 ref" href="#385Arg" title='Arg' data-ref="385Arg">Arg</a>.<a class="ref" href="../../../include/llvm/IR/Argument.h.html#_ZNK4llvm8Argument12hasByValAttrEv" title='llvm::Argument::hasByValAttr' data-ref="_ZNK4llvm8Argument12hasByValAttrEv">hasByValAttr</a>())</td></tr>
<tr><th id="2455">2455</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2456">2456</th><td>  }</td></tr>
<tr><th id="2457">2457</th><td></td></tr>
<tr><th id="2458">2458</th><td>  <a class="type" href="../../../include/llvm/IR/LLVMContext.h.html#llvm::LLVMContext" title='llvm::LLVMContext' data-ref="llvm::LLVMContext">LLVMContext</a> &amp;<dfn class="local col6 decl" id="386Ctx" title='Ctx' data-type='llvm::LLVMContext &amp;' data-ref="386Ctx">Ctx</dfn> = *<a class="local col8 ref" href="#378DAG" title='DAG' data-ref="378DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG10getContextEv" title='llvm::SelectionDAG::getContext' data-ref="_ZNK4llvm12SelectionDAG10getContextEv">getContext</a>();</td></tr>
<tr><th id="2459">2459</th><td></td></tr>
<tr><th id="2460">2460</th><td>  <i>// Check that the call results are passed in the same way.</i></td></tr>
<tr><th id="2461">2461</th><td>  <b>if</b> (!<a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCState" title='llvm::CCState' data-ref="llvm::CCState">CCState</a>::<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState17resultsCompatibleEjjRNS_15MachineFunctionERNS_11LLVMContextERKNS_15SmallVectorImplINS_3ISD8InputArgEEEPFbjNS_3MVTESB_NS_11CCValAssig5738750" title='llvm::CCState::resultsCompatible' data-ref="_ZN4llvm7CCState17resultsCompatibleEjjRNS_15MachineFunctionERNS_11LLVMContextERKNS_15SmallVectorImplINS_3ISD8InputArgEEEPFbjNS_3MVTESB_NS_11CCValAssig5738750">resultsCompatible</a>(<a class="local col3 ref" href="#373CalleeCC" title='CalleeCC' data-ref="373CalleeCC">CalleeCC</a>, <a class="local col1 ref" href="#381CallerCC" title='CallerCC' data-ref="381CallerCC">CallerCC</a>, <span class='refarg'><a class="local col9 ref" href="#379MF" title='MF' data-ref="379MF">MF</a></span>, <span class='refarg'><a class="local col6 ref" href="#386Ctx" title='Ctx' data-ref="386Ctx">Ctx</a></span>, <a class="local col7 ref" href="#377Ins" title='Ins' data-ref="377Ins">Ins</a>,</td></tr>
<tr><th id="2462">2462</th><td>                                  <a class="member" href="AMDGPUISelLowering.h.html#_ZN4llvm20AMDGPUTargetLowering17CCAssignFnForCallEjb" title='llvm::AMDGPUTargetLowering::CCAssignFnForCall' data-ref="_ZN4llvm20AMDGPUTargetLowering17CCAssignFnForCallEjb">CCAssignFnForCall</a>(<a class="local col3 ref" href="#373CalleeCC" title='CalleeCC' data-ref="373CalleeCC">CalleeCC</a>, <a class="local col4 ref" href="#374IsVarArg" title='IsVarArg' data-ref="374IsVarArg">IsVarArg</a>),</td></tr>
<tr><th id="2463">2463</th><td>                                  <a class="member" href="AMDGPUISelLowering.h.html#_ZN4llvm20AMDGPUTargetLowering17CCAssignFnForCallEjb" title='llvm::AMDGPUTargetLowering::CCAssignFnForCall' data-ref="_ZN4llvm20AMDGPUTargetLowering17CCAssignFnForCallEjb">CCAssignFnForCall</a>(<a class="local col1 ref" href="#381CallerCC" title='CallerCC' data-ref="381CallerCC">CallerCC</a>, <a class="local col4 ref" href="#374IsVarArg" title='IsVarArg' data-ref="374IsVarArg">IsVarArg</a>)))</td></tr>
<tr><th id="2464">2464</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2465">2465</th><td></td></tr>
<tr><th id="2466">2466</th><td>  <i>// The callee has to preserve all registers the caller needs to preserve.</i></td></tr>
<tr><th id="2467">2467</th><td>  <b>if</b> (!<a class="local col4 ref" href="#384CCMatch" title='CCMatch' data-ref="384CCMatch">CCMatch</a>) {</td></tr>
<tr><th id="2468">2468</th><td>    <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> *<dfn class="local col7 decl" id="387CalleePreserved" title='CalleePreserved' data-type='const uint32_t *' data-ref="387CalleePreserved">CalleePreserved</dfn> = <a class="local col2 ref" href="#382TRI" title='TRI' data-ref="382TRI">TRI</a>-&gt;<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj" title='llvm::SIRegisterInfo::getCallPreservedMask' data-ref="_ZNK4llvm14SIRegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj">getCallPreservedMask</a>(<a class="local col9 ref" href="#379MF" title='MF' data-ref="379MF">MF</a>, <a class="local col3 ref" href="#373CalleeCC" title='CalleeCC' data-ref="373CalleeCC">CalleeCC</a>);</td></tr>
<tr><th id="2469">2469</th><td>    <b>if</b> (!TRI-&gt;<span class='error' title="no member named &apos;regmaskSubsetEqual&apos; in &apos;llvm::SIRegisterInfo&apos;">regmaskSubsetEqual</span>(CallerPreserved, CalleePreserved))</td></tr>
<tr><th id="2470">2470</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2471">2471</th><td>  }</td></tr>
<tr><th id="2472">2472</th><td></td></tr>
<tr><th id="2473">2473</th><td>  <i>// Nothing more to check if the callee is taking no arguments.</i></td></tr>
<tr><th id="2474">2474</th><td>  <b>if</b> (<a class="local col5 ref" href="#375Outs" title='Outs' data-ref="375Outs">Outs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>())</td></tr>
<tr><th id="2475">2475</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2476">2476</th><td></td></tr>
<tr><th id="2477">2477</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>, <var>16</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col8 decl" id="388ArgLocs" title='ArgLocs' data-type='SmallVector&lt;llvm::CCValAssign, 16&gt;' data-ref="388ArgLocs">ArgLocs</dfn>;</td></tr>
<tr><th id="2478">2478</th><td>  <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCState" title='llvm::CCState' data-ref="llvm::CCState">CCState</a> <dfn class="local col9 decl" id="389CCInfo" title='CCInfo' data-type='llvm::CCState' data-ref="389CCInfo">CCInfo</dfn><a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCStateC1EjbRNS_15MachineFunctionERNS_15SmallVectorImplINS_11CCValAssignEEERNS_11LLVMContextE" title='llvm::CCState::CCState' data-ref="_ZN4llvm7CCStateC1EjbRNS_15MachineFunctionERNS_15SmallVectorImplINS_11CCValAssignEEERNS_11LLVMContextE">(</a><a class="local col3 ref" href="#373CalleeCC" title='CalleeCC' data-ref="373CalleeCC">CalleeCC</a>, <a class="local col4 ref" href="#374IsVarArg" title='IsVarArg' data-ref="374IsVarArg">IsVarArg</a>, <a class="local col9 ref" href="#379MF" title='MF' data-ref="379MF">MF</a>, <a class="local col8 ref" href="#388ArgLocs" title='ArgLocs' data-ref="388ArgLocs">ArgLocs</a>, <a class="local col6 ref" href="#386Ctx" title='Ctx' data-ref="386Ctx">Ctx</a>);</td></tr>
<tr><th id="2479">2479</th><td></td></tr>
<tr><th id="2480">2480</th><td>  <a class="local col9 ref" href="#389CCInfo" title='CCInfo' data-ref="389CCInfo">CCInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState19AnalyzeCallOperandsERKNS_15SmallVectorImplINS_3ISD9OutputArgEEEPFbjNS_3MVTES7_NS_11CCValAssign7LocInfoENS2_10ArgFlagsTyERS0_E" title='llvm::CCState::AnalyzeCallOperands' data-ref="_ZN4llvm7CCState19AnalyzeCallOperandsERKNS_15SmallVectorImplINS_3ISD9OutputArgEEEPFbjNS_3MVTES7_NS_11CCValAssign7LocInfoENS2_10ArgFlagsTyERS0_E">AnalyzeCallOperands</a>(<a class="local col5 ref" href="#375Outs" title='Outs' data-ref="375Outs">Outs</a>, <a class="member" href="AMDGPUISelLowering.h.html#_ZN4llvm20AMDGPUTargetLowering17CCAssignFnForCallEjb" title='llvm::AMDGPUTargetLowering::CCAssignFnForCall' data-ref="_ZN4llvm20AMDGPUTargetLowering17CCAssignFnForCallEjb">CCAssignFnForCall</a>(<a class="local col3 ref" href="#373CalleeCC" title='CalleeCC' data-ref="373CalleeCC">CalleeCC</a>, <a class="local col4 ref" href="#374IsVarArg" title='IsVarArg' data-ref="374IsVarArg">IsVarArg</a>));</td></tr>
<tr><th id="2481">2481</th><td></td></tr>
<tr><th id="2482">2482</th><td>  <em>const</em> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col0 decl" id="390FuncInfo" title='FuncInfo' data-type='const llvm::SIMachineFunctionInfo *' data-ref="390FuncInfo">FuncInfo</dfn> = <a class="local col9 ref" href="#379MF" title='MF' data-ref="379MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="2483">2483</th><td>  <i>// If the stack arguments for this call do not fit into our own save area then</i></td></tr>
<tr><th id="2484">2484</th><td><i>  // the call cannot be made tail.</i></td></tr>
<tr><th id="2485">2485</th><td><i>  // TODO: Is this really necessary?</i></td></tr>
<tr><th id="2486">2486</th><td>  <b>if</b> (<a class="local col9 ref" href="#389CCInfo" title='CCInfo' data-ref="389CCInfo">CCInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm7CCState18getNextStackOffsetEv" title='llvm::CCState::getNextStackOffset' data-ref="_ZNK4llvm7CCState18getNextStackOffsetEv">getNextStackOffset</a>() &gt; <a class="local col0 ref" href="#390FuncInfo" title='FuncInfo' data-ref="390FuncInfo">FuncInfo</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo22getBytesInStackArgAreaEv" title='llvm::SIMachineFunctionInfo::getBytesInStackArgArea' data-ref="_ZNK4llvm21SIMachineFunctionInfo22getBytesInStackArgAreaEv">getBytesInStackArgArea</a>())</td></tr>
<tr><th id="2487">2487</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2488">2488</th><td></td></tr>
<tr><th id="2489">2489</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col1 decl" id="391MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="391MRI">MRI</dfn> = <a class="local col9 ref" href="#379MF" title='MF' data-ref="379MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="2490">2490</th><td>  <b>return</b> <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm14TargetLowering20parametersInCSRMatchERKNS_19MachineRegisterInfoEPKjRKNS_15SmallVectorImplINS_11CCValAssignEEERKNS6_INS_7SDValueEEE" title='llvm::TargetLowering::parametersInCSRMatch' data-ref="_ZNK4llvm14TargetLowering20parametersInCSRMatchERKNS_19MachineRegisterInfoEPKjRKNS_15SmallVectorImplINS_11CCValAssignEEERKNS6_INS_7SDValueEEE">parametersInCSRMatch</a>(<a class="local col1 ref" href="#391MRI" title='MRI' data-ref="391MRI">MRI</a>, <a class="local col3 ref" href="#383CallerPreserved" title='CallerPreserved' data-ref="383CallerPreserved">CallerPreserved</a>, <a class="local col8 ref" href="#388ArgLocs" title='ArgLocs' data-ref="388ArgLocs">ArgLocs</a>, <a class="local col6 ref" href="#376OutVals" title='OutVals' data-ref="376OutVals">OutVals</a>);</td></tr>
<tr><th id="2491">2491</th><td>}</td></tr>
<tr><th id="2492">2492</th><td></td></tr>
<tr><th id="2493">2493</th><td><em>bool</em> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm16SITargetLowering22mayBeEmittedAsTailCallEPKNS_8CallInstE" title='llvm::SITargetLowering::mayBeEmittedAsTailCall' data-ref="_ZNK4llvm16SITargetLowering22mayBeEmittedAsTailCallEPKNS_8CallInstE">mayBeEmittedAsTailCall</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::CallInst" title='llvm::CallInst' data-ref="llvm::CallInst">CallInst</a> *<dfn class="local col2 decl" id="392CI" title='CI' data-type='const llvm::CallInst *' data-ref="392CI">CI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2494">2494</th><td>  <b>if</b> (!<a class="local col2 ref" href="#392CI" title='CI' data-ref="392CI">CI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm8CallInst10isTailCallEv" title='llvm::CallInst::isTailCall' data-ref="_ZNK4llvm8CallInst10isTailCallEv">isTailCall</a>())</td></tr>
<tr><th id="2495">2495</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2496">2496</th><td></td></tr>
<tr><th id="2497">2497</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> *<dfn class="local col3 decl" id="393ParentFn" title='ParentFn' data-type='const llvm::Function *' data-ref="393ParentFn">ParentFn</dfn> = <a class="local col2 ref" href="#392CI" title='CI' data-ref="392CI">CI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instruction.h.html#_ZNK4llvm11Instruction9getParentEv" title='llvm::Instruction::getParent' data-ref="_ZNK4llvm11Instruction9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/IR/BasicBlock.h.html#_ZNK4llvm10BasicBlock9getParentEv" title='llvm::BasicBlock::getParent' data-ref="_ZNK4llvm10BasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="2498">2498</th><td>  <b>if</b> (<span class="namespace">AMDGPU::</span><a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU17isEntryFunctionCCEj" title='llvm::AMDGPU::isEntryFunctionCC' data-ref="_ZN4llvm6AMDGPU17isEntryFunctionCCEj">isEntryFunctionCC</a>(<a class="local col3 ref" href="#393ParentFn" title='ParentFn' data-ref="393ParentFn">ParentFn</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>()))</td></tr>
<tr><th id="2499">2499</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2500">2500</th><td></td></tr>
<tr><th id="2501">2501</th><td>  <em>auto</em> <dfn class="local col4 decl" id="394Attr" title='Attr' data-type='llvm::Attribute' data-ref="394Attr">Attr</dfn> = <a class="local col3 ref" href="#393ParentFn" title='ParentFn' data-ref="393ParentFn">ParentFn</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getFnAttributeENS_9StringRefE" title='llvm::Function::getFnAttribute' data-ref="_ZNK4llvm8Function14getFnAttributeENS_9StringRefE">getFnAttribute</a>(<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"disable-tail-calls"</q>);</td></tr>
<tr><th id="2502">2502</th><td>  <b>return</b> (<a class="local col4 ref" href="#394Attr" title='Attr' data-ref="394Attr">Attr</a>.<a class="ref" href="../../../include/llvm/IR/Attributes.h.html#_ZNK4llvm9Attribute16getValueAsStringEv" title='llvm::Attribute::getValueAsString' data-ref="_ZNK4llvm9Attribute16getValueAsStringEv">getValueAsString</a>() <a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvmneENS_9StringRefES0_" title='llvm::operator!=' data-ref="_ZN4llvmneENS_9StringRefES0_">!=</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"true"</q>);</td></tr>
<tr><th id="2503">2503</th><td>}</td></tr>
<tr><th id="2504">2504</th><td></td></tr>
<tr><th id="2505">2505</th><td><i>// The wave scratch offset register is used as the global base pointer.</i></td></tr>
<tr><th id="2506">2506</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm16SITargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE" title='llvm::SITargetLowering::LowerCall' data-ref="_ZNK4llvm16SITargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE">LowerCall</dfn>(<a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::CallLoweringInfo" title='llvm::TargetLowering::CallLoweringInfo' data-ref="llvm::TargetLowering::CallLoweringInfo">CallLoweringInfo</a> &amp;<dfn class="local col5 decl" id="395CLI" title='CLI' data-type='llvm::TargetLowering::CallLoweringInfo &amp;' data-ref="395CLI">CLI</dfn>,</td></tr>
<tr><th id="2507">2507</th><td>                                    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>&gt; &amp;<dfn class="local col6 decl" id="396InVals" title='InVals' data-type='SmallVectorImpl&lt;llvm::SDValue&gt; &amp;' data-ref="396InVals">InVals</dfn>) <em>const</em> {</td></tr>
<tr><th id="2508">2508</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col7 decl" id="397DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="397DAG">DAG</dfn> = <a class="local col5 ref" href="#395CLI" title='CLI' data-ref="395CLI">CLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::CallLoweringInfo::DAG" title='llvm::TargetLowering::CallLoweringInfo::DAG' data-ref="llvm::TargetLowering::CallLoweringInfo::DAG">DAG</a>;</td></tr>
<tr><th id="2509">2509</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col8 decl" id="398DL" title='DL' data-type='const llvm::SDLoc &amp;' data-ref="398DL">DL</dfn> = <a class="local col5 ref" href="#395CLI" title='CLI' data-ref="395CLI">CLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::CallLoweringInfo::DL" title='llvm::TargetLowering::CallLoweringInfo::DL' data-ref="llvm::TargetLowering::CallLoweringInfo::DL">DL</a>;</td></tr>
<tr><th id="2510">2510</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::OutputArg" title='llvm::ISD::OutputArg' data-ref="llvm::ISD::OutputArg">OutputArg</a>, <var>32</var>&gt; &amp;<dfn class="local col9 decl" id="399Outs" title='Outs' data-type='SmallVector&lt;ISD::OutputArg, 32&gt; &amp;' data-ref="399Outs">Outs</dfn> = <a class="local col5 ref" href="#395CLI" title='CLI' data-ref="395CLI">CLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::CallLoweringInfo::Outs" title='llvm::TargetLowering::CallLoweringInfo::Outs' data-ref="llvm::TargetLowering::CallLoweringInfo::Outs">Outs</a>;</td></tr>
<tr><th id="2511">2511</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>, <var>32</var>&gt; &amp;<dfn class="local col0 decl" id="400OutVals" title='OutVals' data-type='SmallVector&lt;llvm::SDValue, 32&gt; &amp;' data-ref="400OutVals">OutVals</dfn> = <a class="local col5 ref" href="#395CLI" title='CLI' data-ref="395CLI">CLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::CallLoweringInfo::OutVals" title='llvm::TargetLowering::CallLoweringInfo::OutVals' data-ref="llvm::TargetLowering::CallLoweringInfo::OutVals">OutVals</a>;</td></tr>
<tr><th id="2512">2512</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::InputArg" title='llvm::ISD::InputArg' data-ref="llvm::ISD::InputArg">InputArg</a>, <var>32</var>&gt; &amp;<dfn class="local col1 decl" id="401Ins" title='Ins' data-type='SmallVector&lt;ISD::InputArg, 32&gt; &amp;' data-ref="401Ins">Ins</dfn> = <a class="local col5 ref" href="#395CLI" title='CLI' data-ref="395CLI">CLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::CallLoweringInfo::Ins" title='llvm::TargetLowering::CallLoweringInfo::Ins' data-ref="llvm::TargetLowering::CallLoweringInfo::Ins">Ins</a>;</td></tr>
<tr><th id="2513">2513</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="402Chain" title='Chain' data-type='llvm::SDValue' data-ref="402Chain">Chain</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#395CLI" title='CLI' data-ref="395CLI">CLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::CallLoweringInfo::Chain" title='llvm::TargetLowering::CallLoweringInfo::Chain' data-ref="llvm::TargetLowering::CallLoweringInfo::Chain">Chain</a>;</td></tr>
<tr><th id="2514">2514</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="403Callee" title='Callee' data-type='llvm::SDValue' data-ref="403Callee">Callee</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#395CLI" title='CLI' data-ref="395CLI">CLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::CallLoweringInfo::Callee" title='llvm::TargetLowering::CallLoweringInfo::Callee' data-ref="llvm::TargetLowering::CallLoweringInfo::Callee">Callee</a>;</td></tr>
<tr><th id="2515">2515</th><td>  <em>bool</em> &amp;<dfn class="local col4 decl" id="404IsTailCall" title='IsTailCall' data-type='bool &amp;' data-ref="404IsTailCall">IsTailCall</dfn> = <a class="local col5 ref" href="#395CLI" title='CLI' data-ref="395CLI">CLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::CallLoweringInfo::IsTailCall" title='llvm::TargetLowering::CallLoweringInfo::IsTailCall' data-ref="llvm::TargetLowering::CallLoweringInfo::IsTailCall">IsTailCall</a>;</td></tr>
<tr><th id="2516">2516</th><td>  <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col5 decl" id="405CallConv" title='CallConv' data-type='CallingConv::ID' data-ref="405CallConv">CallConv</dfn> = <a class="local col5 ref" href="#395CLI" title='CLI' data-ref="395CLI">CLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::CallLoweringInfo::CallConv" title='llvm::TargetLowering::CallLoweringInfo::CallConv' data-ref="llvm::TargetLowering::CallLoweringInfo::CallConv">CallConv</a>;</td></tr>
<tr><th id="2517">2517</th><td>  <em>bool</em> <dfn class="local col6 decl" id="406IsVarArg" title='IsVarArg' data-type='bool' data-ref="406IsVarArg">IsVarArg</dfn> = <a class="local col5 ref" href="#395CLI" title='CLI' data-ref="395CLI">CLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::CallLoweringInfo::IsVarArg" title='llvm::TargetLowering::CallLoweringInfo::IsVarArg' data-ref="llvm::TargetLowering::CallLoweringInfo::IsVarArg">IsVarArg</a>;</td></tr>
<tr><th id="2518">2518</th><td>  <em>bool</em> <dfn class="local col7 decl" id="407IsSibCall" title='IsSibCall' data-type='bool' data-ref="407IsSibCall">IsSibCall</dfn> = <b>false</b>;</td></tr>
<tr><th id="2519">2519</th><td>  <em>bool</em> <dfn class="local col8 decl" id="408IsThisReturn" title='IsThisReturn' data-type='bool' data-ref="408IsThisReturn">IsThisReturn</dfn> = <b>false</b>;</td></tr>
<tr><th id="2520">2520</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="409MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="409MF">MF</dfn> = <a class="local col7 ref" href="#397DAG" title='DAG' data-ref="397DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG18getMachineFunctionEv" title='llvm::SelectionDAG::getMachineFunction' data-ref="_ZNK4llvm12SelectionDAG18getMachineFunctionEv">getMachineFunction</a>();</td></tr>
<tr><th id="2521">2521</th><td></td></tr>
<tr><th id="2522">2522</th><td>  <b>if</b> (<a class="local col6 ref" href="#406IsVarArg" title='IsVarArg' data-ref="406IsVarArg">IsVarArg</a>) {</td></tr>
<tr><th id="2523">2523</th><td>    <b>return</b> <a class="member" href="AMDGPUISelLowering.h.html#_ZNK4llvm20AMDGPUTargetLowering18lowerUnhandledCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEENS_9StringRefE" title='llvm::AMDGPUTargetLowering::lowerUnhandledCall' data-ref="_ZNK4llvm20AMDGPUTargetLowering18lowerUnhandledCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEENS_9StringRefE">lowerUnhandledCall</a>(<span class='refarg'><a class="local col5 ref" href="#395CLI" title='CLI' data-ref="395CLI">CLI</a></span>, <span class='refarg'><a class="local col6 ref" href="#396InVals" title='InVals' data-ref="396InVals">InVals</a></span>,</td></tr>
<tr><th id="2524">2524</th><td>                              <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"unsupported call to variadic function "</q>);</td></tr>
<tr><th id="2525">2525</th><td>  }</td></tr>
<tr><th id="2526">2526</th><td></td></tr>
<tr><th id="2527">2527</th><td>  <b>if</b> (!<a class="local col5 ref" href="#395CLI" title='CLI' data-ref="395CLI">CLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::CallLoweringInfo::CS" title='llvm::TargetLowering::CallLoweringInfo::CS' data-ref="llvm::TargetLowering::CallLoweringInfo::CS">CS</a>.<a class="ref" href="../../../include/llvm/IR/CallSite.h.html#_ZNK4llvm12CallSiteBase14getInstructionEv" title='llvm::CallSiteBase::getInstruction' data-ref="_ZNK4llvm12CallSiteBase14getInstructionEv">getInstruction</a>())</td></tr>
<tr><th id="2528">2528</th><td>    <a class="ref" href="../../../include/llvm/Support/ErrorHandling.h.html#_ZN4llvm18report_fatal_errorEPKcb" title='llvm::report_fatal_error' data-ref="_ZN4llvm18report_fatal_errorEPKcb">report_fatal_error</a>(<q>"unsupported libcall legalization"</q>);</td></tr>
<tr><th id="2529">2529</th><td></td></tr>
<tr><th id="2530">2530</th><td>  <b>if</b> (!<a class="local col5 ref" href="#395CLI" title='CLI' data-ref="395CLI">CLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::CallLoweringInfo::CS" title='llvm::TargetLowering::CallLoweringInfo::CS' data-ref="llvm::TargetLowering::CallLoweringInfo::CS">CS</a>.<a class="ref" href="../../../include/llvm/IR/CallSite.h.html#_ZNK4llvm12CallSiteBase17getCalledFunctionEv" title='llvm::CallSiteBase::getCalledFunction' data-ref="_ZNK4llvm12CallSiteBase17getCalledFunctionEv">getCalledFunction</a>()) {</td></tr>
<tr><th id="2531">2531</th><td>    <b>return</b> <a class="member" href="AMDGPUISelLowering.h.html#_ZNK4llvm20AMDGPUTargetLowering18lowerUnhandledCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEENS_9StringRefE" title='llvm::AMDGPUTargetLowering::lowerUnhandledCall' data-ref="_ZNK4llvm20AMDGPUTargetLowering18lowerUnhandledCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEENS_9StringRefE">lowerUnhandledCall</a>(<span class='refarg'><a class="local col5 ref" href="#395CLI" title='CLI' data-ref="395CLI">CLI</a></span>, <span class='refarg'><a class="local col6 ref" href="#396InVals" title='InVals' data-ref="396InVals">InVals</a></span>,</td></tr>
<tr><th id="2532">2532</th><td>                              <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"unsupported indirect call to function "</q>);</td></tr>
<tr><th id="2533">2533</th><td>  }</td></tr>
<tr><th id="2534">2534</th><td></td></tr>
<tr><th id="2535">2535</th><td>  <b>if</b> (<a class="local col4 ref" href="#404IsTailCall" title='IsTailCall' data-ref="404IsTailCall">IsTailCall</a> &amp;&amp; <a class="local col9 ref" href="#409MF" title='MF' data-ref="409MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction9getTargetEv" title='llvm::MachineFunction::getTarget' data-ref="_ZNK4llvm15MachineFunction9getTargetEv">getTarget</a>().<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::TargetMachine::Options" title='llvm::TargetMachine::Options' data-ref="llvm::TargetMachine::Options">Options</a>.<a class="ref" href="../../../include/llvm/Target/TargetOptions.h.html#llvm::TargetOptions::GuaranteedTailCallOpt" title='llvm::TargetOptions::GuaranteedTailCallOpt' data-ref="llvm::TargetOptions::GuaranteedTailCallOpt">GuaranteedTailCallOpt</a>) {</td></tr>
<tr><th id="2536">2536</th><td>    <b>return</b> <a class="member" href="AMDGPUISelLowering.h.html#_ZNK4llvm20AMDGPUTargetLowering18lowerUnhandledCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEENS_9StringRefE" title='llvm::AMDGPUTargetLowering::lowerUnhandledCall' data-ref="_ZNK4llvm20AMDGPUTargetLowering18lowerUnhandledCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEENS_9StringRefE">lowerUnhandledCall</a>(<span class='refarg'><a class="local col5 ref" href="#395CLI" title='CLI' data-ref="395CLI">CLI</a></span>, <span class='refarg'><a class="local col6 ref" href="#396InVals" title='InVals' data-ref="396InVals">InVals</a></span>,</td></tr>
<tr><th id="2537">2537</th><td>                              <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"unsupported required tail call to function "</q>);</td></tr>
<tr><th id="2538">2538</th><td>  }</td></tr>
<tr><th id="2539">2539</th><td></td></tr>
<tr><th id="2540">2540</th><td>  <b>if</b> (<span class="namespace">AMDGPU::</span><a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU8isShaderEj" title='llvm::AMDGPU::isShader' data-ref="_ZN4llvm6AMDGPU8isShaderEj">isShader</a>(<a class="local col9 ref" href="#409MF" title='MF' data-ref="409MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>())) {</td></tr>
<tr><th id="2541">2541</th><td>    <i>// Note the issue is with the CC of the calling function, not of the call</i></td></tr>
<tr><th id="2542">2542</th><td><i>    // itself.</i></td></tr>
<tr><th id="2543">2543</th><td>    <b>return</b> <a class="member" href="AMDGPUISelLowering.h.html#_ZNK4llvm20AMDGPUTargetLowering18lowerUnhandledCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEENS_9StringRefE" title='llvm::AMDGPUTargetLowering::lowerUnhandledCall' data-ref="_ZNK4llvm20AMDGPUTargetLowering18lowerUnhandledCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEENS_9StringRefE">lowerUnhandledCall</a>(<span class='refarg'><a class="local col5 ref" href="#395CLI" title='CLI' data-ref="395CLI">CLI</a></span>, <span class='refarg'><a class="local col6 ref" href="#396InVals" title='InVals' data-ref="396InVals">InVals</a></span>,</td></tr>
<tr><th id="2544">2544</th><td>                          <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"unsupported call from graphics shader of function "</q>);</td></tr>
<tr><th id="2545">2545</th><td>  }</td></tr>
<tr><th id="2546">2546</th><td></td></tr>
<tr><th id="2547">2547</th><td>  <b>if</b> (<a class="local col4 ref" href="#404IsTailCall" title='IsTailCall' data-ref="404IsTailCall">IsTailCall</a>) {</td></tr>
<tr><th id="2548">2548</th><td>    <a class="local col4 ref" href="#404IsTailCall" title='IsTailCall' data-ref="404IsTailCall">IsTailCall</a> = <a class="member" href="#_ZNK4llvm16SITargetLowering33isEligibleForTailCallOptimizationENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS2_INS3_8InputA12213381" title='llvm::SITargetLowering::isEligibleForTailCallOptimization' data-ref="_ZNK4llvm16SITargetLowering33isEligibleForTailCallOptimizationENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS2_INS3_8InputA12213381">isEligibleForTailCallOptimization</a>(</td></tr>
<tr><th id="2549">2549</th><td>      <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#403Callee" title='Callee' data-ref="403Callee">Callee</a>, <a class="local col5 ref" href="#405CallConv" title='CallConv' data-ref="405CallConv">CallConv</a>, <a class="local col6 ref" href="#406IsVarArg" title='IsVarArg' data-ref="406IsVarArg">IsVarArg</a>, <a class="local col9 ref" href="#399Outs" title='Outs' data-ref="399Outs">Outs</a>, <a class="local col0 ref" href="#400OutVals" title='OutVals' data-ref="400OutVals">OutVals</a>, <a class="local col1 ref" href="#401Ins" title='Ins' data-ref="401Ins">Ins</a>, <span class='refarg'><a class="local col7 ref" href="#397DAG" title='DAG' data-ref="397DAG">DAG</a></span>);</td></tr>
<tr><th id="2550">2550</th><td>    <b>if</b> (!<a class="local col4 ref" href="#404IsTailCall" title='IsTailCall' data-ref="404IsTailCall">IsTailCall</a> &amp;&amp; <a class="ref fake" href="../../../include/llvm/IR/CallSite.h.html#_ZNK4llvm12CallSiteBasecvbEv" title='llvm::CallSiteBase::operator bool' data-ref="_ZNK4llvm12CallSiteBasecvbEv"></a><a class="local col5 ref" href="#395CLI" title='CLI' data-ref="395CLI">CLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::CallLoweringInfo::CS" title='llvm::TargetLowering::CallLoweringInfo::CS' data-ref="llvm::TargetLowering::CallLoweringInfo::CS">CS</a> &amp;&amp; <a class="local col5 ref" href="#395CLI" title='CLI' data-ref="395CLI">CLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::CallLoweringInfo::CS" title='llvm::TargetLowering::CallLoweringInfo::CS' data-ref="llvm::TargetLowering::CallLoweringInfo::CS">CS</a>.<a class="ref" href="../../../include/llvm/IR/CallSite.h.html#_ZNK4llvm12CallSiteBase14isMustTailCallEv" title='llvm::CallSiteBase::isMustTailCall' data-ref="_ZNK4llvm12CallSiteBase14isMustTailCallEv">isMustTailCall</a>()) {</td></tr>
<tr><th id="2551">2551</th><td>      <a class="ref" href="../../../include/llvm/Support/ErrorHandling.h.html#_ZN4llvm18report_fatal_errorEPKcb" title='llvm::report_fatal_error' data-ref="_ZN4llvm18report_fatal_errorEPKcb">report_fatal_error</a>(<q>"failed to perform tail call elimination on a call "</q></td></tr>
<tr><th id="2552">2552</th><td>                         <q>"site marked musttail"</q>);</td></tr>
<tr><th id="2553">2553</th><td>    }</td></tr>
<tr><th id="2554">2554</th><td></td></tr>
<tr><th id="2555">2555</th><td>    <em>bool</em> <dfn class="local col0 decl" id="410TailCallOpt" title='TailCallOpt' data-type='bool' data-ref="410TailCallOpt">TailCallOpt</dfn> = <a class="local col9 ref" href="#409MF" title='MF' data-ref="409MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction9getTargetEv" title='llvm::MachineFunction::getTarget' data-ref="_ZNK4llvm15MachineFunction9getTargetEv">getTarget</a>().<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::TargetMachine::Options" title='llvm::TargetMachine::Options' data-ref="llvm::TargetMachine::Options">Options</a>.<a class="ref" href="../../../include/llvm/Target/TargetOptions.h.html#llvm::TargetOptions::GuaranteedTailCallOpt" title='llvm::TargetOptions::GuaranteedTailCallOpt' data-ref="llvm::TargetOptions::GuaranteedTailCallOpt">GuaranteedTailCallOpt</a>;</td></tr>
<tr><th id="2556">2556</th><td></td></tr>
<tr><th id="2557">2557</th><td>    <i>// A sibling call is one where we're under the usual C ABI and not planning</i></td></tr>
<tr><th id="2558">2558</th><td><i>    // to change that but can still do a tail call:</i></td></tr>
<tr><th id="2559">2559</th><td>    <b>if</b> (!<a class="local col0 ref" href="#410TailCallOpt" title='TailCallOpt' data-ref="410TailCallOpt">TailCallOpt</a> &amp;&amp; <a class="local col4 ref" href="#404IsTailCall" title='IsTailCall' data-ref="404IsTailCall">IsTailCall</a>)</td></tr>
<tr><th id="2560">2560</th><td>      <a class="local col7 ref" href="#407IsSibCall" title='IsSibCall' data-ref="407IsSibCall">IsSibCall</a> = <b>true</b>;</td></tr>
<tr><th id="2561">2561</th><td></td></tr>
<tr><th id="2562">2562</th><td>    <b>if</b> (<a class="local col4 ref" href="#404IsTailCall" title='IsTailCall' data-ref="404IsTailCall">IsTailCall</a>)</td></tr>
<tr><th id="2563">2563</th><td>      <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#89" title='NumTailCalls' data-ref="NumTailCalls">NumTailCalls</a>;</td></tr>
<tr><th id="2564">2564</th><td>  }</td></tr>
<tr><th id="2565">2565</th><td></td></tr>
<tr><th id="2566">2566</th><td>  <em>const</em> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col1 decl" id="411Info" title='Info' data-type='const llvm::SIMachineFunctionInfo *' data-ref="411Info">Info</dfn> = <a class="local col9 ref" href="#409MF" title='MF' data-ref="409MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="2567">2567</th><td></td></tr>
<tr><th id="2568">2568</th><td>  <i>// Analyze operands of the call, assigning locations to each operand.</i></td></tr>
<tr><th id="2569">2569</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>, <var>16</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col2 decl" id="412ArgLocs" title='ArgLocs' data-type='SmallVector&lt;llvm::CCValAssign, 16&gt;' data-ref="412ArgLocs">ArgLocs</dfn>;</td></tr>
<tr><th id="2570">2570</th><td>  <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCState" title='llvm::CCState' data-ref="llvm::CCState">CCState</a> <dfn class="local col3 decl" id="413CCInfo" title='CCInfo' data-type='llvm::CCState' data-ref="413CCInfo">CCInfo</dfn><a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCStateC1EjbRNS_15MachineFunctionERNS_15SmallVectorImplINS_11CCValAssignEEERNS_11LLVMContextE" title='llvm::CCState::CCState' data-ref="_ZN4llvm7CCStateC1EjbRNS_15MachineFunctionERNS_15SmallVectorImplINS_11CCValAssignEEERNS_11LLVMContextE">(</a><a class="local col5 ref" href="#405CallConv" title='CallConv' data-ref="405CallConv">CallConv</a>, <a class="local col6 ref" href="#406IsVarArg" title='IsVarArg' data-ref="406IsVarArg">IsVarArg</a>, <a class="local col9 ref" href="#409MF" title='MF' data-ref="409MF">MF</a>, <a class="local col2 ref" href="#412ArgLocs" title='ArgLocs' data-ref="412ArgLocs">ArgLocs</a>, *<a class="local col7 ref" href="#397DAG" title='DAG' data-ref="397DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG10getContextEv" title='llvm::SelectionDAG::getContext' data-ref="_ZNK4llvm12SelectionDAG10getContextEv">getContext</a>());</td></tr>
<tr><th id="2571">2571</th><td>  <a class="typedef" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCAssignFn" title='llvm::CCAssignFn' data-type='bool (unsigned int, llvm::MVT, llvm::MVT, CCValAssign::LocInfo, ISD::ArgFlagsTy, llvm::CCState &amp;)' data-ref="llvm::CCAssignFn">CCAssignFn</a> *<dfn class="local col4 decl" id="414AssignFn" title='AssignFn' data-type='CCAssignFn *' data-ref="414AssignFn">AssignFn</dfn> = <a class="member" href="AMDGPUISelLowering.h.html#_ZN4llvm20AMDGPUTargetLowering17CCAssignFnForCallEjb" title='llvm::AMDGPUTargetLowering::CCAssignFnForCall' data-ref="_ZN4llvm20AMDGPUTargetLowering17CCAssignFnForCallEjb">CCAssignFnForCall</a>(<a class="local col5 ref" href="#405CallConv" title='CallConv' data-ref="405CallConv">CallConv</a>, <a class="local col6 ref" href="#406IsVarArg" title='IsVarArg' data-ref="406IsVarArg">IsVarArg</a>);</td></tr>
<tr><th id="2572">2572</th><td></td></tr>
<tr><th id="2573">2573</th><td>  <a class="local col3 ref" href="#413CCInfo" title='CCInfo' data-ref="413CCInfo">CCInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState19AnalyzeCallOperandsERKNS_15SmallVectorImplINS_3ISD9OutputArgEEEPFbjNS_3MVTES7_NS_11CCValAssign7LocInfoENS2_10ArgFlagsTyERS0_E" title='llvm::CCState::AnalyzeCallOperands' data-ref="_ZN4llvm7CCState19AnalyzeCallOperandsERKNS_15SmallVectorImplINS_3ISD9OutputArgEEEPFbjNS_3MVTES7_NS_11CCValAssign7LocInfoENS2_10ArgFlagsTyERS0_E">AnalyzeCallOperands</a>(<a class="local col9 ref" href="#399Outs" title='Outs' data-ref="399Outs">Outs</a>, <a class="local col4 ref" href="#414AssignFn" title='AssignFn' data-ref="414AssignFn">AssignFn</a>);</td></tr>
<tr><th id="2574">2574</th><td></td></tr>
<tr><th id="2575">2575</th><td>  <i>// Get a count of how many bytes are to be pushed on the stack.</i></td></tr>
<tr><th id="2576">2576</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="415NumBytes" title='NumBytes' data-type='unsigned int' data-ref="415NumBytes">NumBytes</dfn> = <a class="local col3 ref" href="#413CCInfo" title='CCInfo' data-ref="413CCInfo">CCInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm7CCState18getNextStackOffsetEv" title='llvm::CCState::getNextStackOffset' data-ref="_ZNK4llvm7CCState18getNextStackOffsetEv">getNextStackOffset</a>();</td></tr>
<tr><th id="2577">2577</th><td></td></tr>
<tr><th id="2578">2578</th><td>  <b>if</b> (<a class="local col7 ref" href="#407IsSibCall" title='IsSibCall' data-ref="407IsSibCall">IsSibCall</a>) {</td></tr>
<tr><th id="2579">2579</th><td>    <i>// Since we're not changing the ABI to make this a tail call, the memory</i></td></tr>
<tr><th id="2580">2580</th><td><i>    // operands are already available in the caller's incoming argument space.</i></td></tr>
<tr><th id="2581">2581</th><td>    <a class="local col5 ref" href="#415NumBytes" title='NumBytes' data-ref="415NumBytes">NumBytes</a> = <var>0</var>;</td></tr>
<tr><th id="2582">2582</th><td>  }</td></tr>
<tr><th id="2583">2583</th><td></td></tr>
<tr><th id="2584">2584</th><td>  <i>// FPDiff is the byte offset of the call's argument area from the callee's.</i></td></tr>
<tr><th id="2585">2585</th><td><i>  // Stores to callee stack arguments will be placed in FixedStackSlots offset</i></td></tr>
<tr><th id="2586">2586</th><td><i>  // by this amount for a tail call. In a sibling call it must be 0 because the</i></td></tr>
<tr><th id="2587">2587</th><td><i>  // caller will deallocate the entire stack and the callee still expects its</i></td></tr>
<tr><th id="2588">2588</th><td><i>  // arguments to begin at SP+0. Completely unused for non-tail calls.</i></td></tr>
<tr><th id="2589">2589</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t">int32_t</a> <dfn class="local col6 decl" id="416FPDiff" title='FPDiff' data-type='int32_t' data-ref="416FPDiff">FPDiff</dfn> = <var>0</var>;</td></tr>
<tr><th id="2590">2590</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col7 decl" id="417MFI" title='MFI' data-type='llvm::MachineFrameInfo &amp;' data-ref="417MFI">MFI</dfn> = <a class="local col9 ref" href="#409MF" title='MF' data-ref="409MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="2591">2591</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>&gt;, <var>8</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col8 decl" id="418RegsToPass" title='RegsToPass' data-type='SmallVector&lt;std::pair&lt;unsigned int, SDValue&gt;, 8&gt;' data-ref="418RegsToPass">RegsToPass</dfn>;</td></tr>
<tr><th id="2592">2592</th><td></td></tr>
<tr><th id="2593">2593</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev"></a><dfn class="local col9 decl" id="419CallerSavedFP" title='CallerSavedFP' data-type='llvm::SDValue' data-ref="419CallerSavedFP">CallerSavedFP</dfn>;</td></tr>
<tr><th id="2594">2594</th><td></td></tr>
<tr><th id="2595">2595</th><td>  <i>// Adjust the stack pointer for the new arguments...</i></td></tr>
<tr><th id="2596">2596</th><td><i>  // These operations are automatically eliminated by the prolog/epilog pass</i></td></tr>
<tr><th id="2597">2597</th><td>  <b>if</b> (!<a class="local col7 ref" href="#407IsSibCall" title='IsSibCall' data-ref="407IsSibCall">IsSibCall</a>) {</td></tr>
<tr><th id="2598">2598</th><td>    <a class="local col2 ref" href="#402Chain" title='Chain' data-ref="402Chain">Chain</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col7 ref" href="#397DAG" title='DAG' data-ref="397DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG16getCALLSEQ_STARTENS_7SDValueEmmRKNS_5SDLocE" title='llvm::SelectionDAG::getCALLSEQ_START' data-ref="_ZN4llvm12SelectionDAG16getCALLSEQ_STARTENS_7SDValueEmmRKNS_5SDLocE">getCALLSEQ_START</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#402Chain" title='Chain' data-ref="402Chain">Chain</a>, <var>0</var>, <var>0</var>, <a class="local col8 ref" href="#398DL" title='DL' data-ref="398DL">DL</a>);</td></tr>
<tr><th id="2599">2599</th><td></td></tr>
<tr><th id="2600">2600</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col0 decl" id="420CopyFromChains" title='CopyFromChains' data-type='SmallVector&lt;llvm::SDValue, 4&gt;' data-ref="420CopyFromChains">CopyFromChains</dfn>;</td></tr>
<tr><th id="2601">2601</th><td></td></tr>
<tr><th id="2602">2602</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="421OffsetReg" title='OffsetReg' data-type='unsigned int' data-ref="421OffsetReg">OffsetReg</dfn> = <a class="local col1 ref" href="#411Info" title='Info' data-ref="411Info">Info</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo23getScratchWaveOffsetRegEv" title='llvm::SIMachineFunctionInfo::getScratchWaveOffsetReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo23getScratchWaveOffsetRegEv">getScratchWaveOffsetReg</a>();</td></tr>
<tr><th id="2603">2603</th><td></td></tr>
<tr><th id="2604">2604</th><td>    <i>// In the HSA case, this should be an identity copy.</i></td></tr>
<tr><th id="2605">2605</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="422ScratchRSrcReg" title='ScratchRSrcReg' data-type='llvm::SDValue' data-ref="422ScratchRSrcReg">ScratchRSrcReg</dfn></td></tr>
<tr><th id="2606">2606</th><td>      = <a class="local col7 ref" href="#397DAG" title='DAG' data-ref="397DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getCopyFromRegENS_7SDValueERKNS_5SDLocEjNS_3EVTE" title='llvm::SelectionDAG::getCopyFromReg' data-ref="_ZN4llvm12SelectionDAG14getCopyFromRegENS_7SDValueERKNS_5SDLocEjNS_3EVTE">getCopyFromReg</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#402Chain" title='Chain' data-ref="402Chain">Chain</a>, <a class="local col8 ref" href="#398DL" title='DL' data-ref="398DL">DL</a>, <a class="local col1 ref" href="#411Info" title='Info' data-ref="411Info">Info</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo17getScratchRSrcRegEv" title='llvm::SIMachineFunctionInfo::getScratchRSrcReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo17getScratchRSrcRegEv">getScratchRSrcReg</a>(), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i32" title='llvm::MVT::SimpleValueType::v4i32' data-ref="llvm::MVT::SimpleValueType::v4i32">v4i32</a>);</td></tr>
<tr><th id="2607">2607</th><td>    RegsToPass.emplace_back(AMDGPU::<span class='error' title="no member named &apos;SGPR0_SGPR1_SGPR2_SGPR3&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR0_SGPR1_SGPR2_SGPR3</span>, ScratchRSrcReg);</td></tr>
<tr><th id="2608">2608</th><td>    <a class="local col0 ref" href="#420CopyFromChains" title='CopyFromChains' data-ref="420CopyFromChains">CopyFromChains</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col2 ref" href="#422ScratchRSrcReg" title='ScratchRSrcReg' data-ref="422ScratchRSrcReg">ScratchRSrcReg</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue8getValueEj" title='llvm::SDValue::getValue' data-ref="_ZNK4llvm7SDValue8getValueEj">getValue</a>(<var>1</var>));</td></tr>
<tr><th id="2609">2609</th><td></td></tr>
<tr><th id="2610">2610</th><td>    <i>// TODO: Don't hardcode these registers and get from the callee function.</i></td></tr>
<tr><th id="2611">2611</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="423ScratchWaveOffsetReg" title='ScratchWaveOffsetReg' data-type='llvm::SDValue' data-ref="423ScratchWaveOffsetReg">ScratchWaveOffsetReg</dfn></td></tr>
<tr><th id="2612">2612</th><td>      = <a class="local col7 ref" href="#397DAG" title='DAG' data-ref="397DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getCopyFromRegENS_7SDValueERKNS_5SDLocEjNS_3EVTE" title='llvm::SelectionDAG::getCopyFromReg' data-ref="_ZN4llvm12SelectionDAG14getCopyFromRegENS_7SDValueERKNS_5SDLocEjNS_3EVTE">getCopyFromReg</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#402Chain" title='Chain' data-ref="402Chain">Chain</a>, <a class="local col8 ref" href="#398DL" title='DL' data-ref="398DL">DL</a>, <a class="local col1 ref" href="#421OffsetReg" title='OffsetReg' data-ref="421OffsetReg">OffsetReg</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="2613">2613</th><td>    RegsToPass.emplace_back(AMDGPU::<span class='error' title="no member named &apos;SGPR4&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR4</span>, ScratchWaveOffsetReg);</td></tr>
<tr><th id="2614">2614</th><td>    <a class="local col0 ref" href="#420CopyFromChains" title='CopyFromChains' data-ref="420CopyFromChains">CopyFromChains</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col3 ref" href="#423ScratchWaveOffsetReg" title='ScratchWaveOffsetReg' data-ref="423ScratchWaveOffsetReg">ScratchWaveOffsetReg</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue8getValueEj" title='llvm::SDValue::getValue' data-ref="_ZNK4llvm7SDValue8getValueEj">getValue</a>(<var>1</var>));</td></tr>
<tr><th id="2615">2615</th><td></td></tr>
<tr><th id="2616">2616</th><td>    <b>if</b> (!<a class="local col1 ref" href="#411Info" title='Info' data-ref="411Info">Info</a>-&gt;<a class="ref" href="AMDGPUMachineFunction.h.html#_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv" title='llvm::AMDGPUMachineFunction::isEntryFunction' data-ref="_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv">isEntryFunction</a>()) {</td></tr>
<tr><th id="2617">2617</th><td>      <i>// Avoid clobbering this function's FP value. In the current convention</i></td></tr>
<tr><th id="2618">2618</th><td><i>      // callee will overwrite this, so do save/restore around the call site.</i></td></tr>
<tr><th id="2619">2619</th><td>      <a class="local col9 ref" href="#419CallerSavedFP" title='CallerSavedFP' data-ref="419CallerSavedFP">CallerSavedFP</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col7 ref" href="#397DAG" title='DAG' data-ref="397DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getCopyFromRegENS_7SDValueERKNS_5SDLocEjNS_3EVTE" title='llvm::SelectionDAG::getCopyFromReg' data-ref="_ZN4llvm12SelectionDAG14getCopyFromRegENS_7SDValueERKNS_5SDLocEjNS_3EVTE">getCopyFromReg</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#402Chain" title='Chain' data-ref="402Chain">Chain</a>, <a class="local col8 ref" href="#398DL" title='DL' data-ref="398DL">DL</a>,</td></tr>
<tr><th id="2620">2620</th><td>                                         <a class="local col1 ref" href="#411Info" title='Info' data-ref="411Info">Info</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo17getFrameOffsetRegEv" title='llvm::SIMachineFunctionInfo::getFrameOffsetReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo17getFrameOffsetRegEv">getFrameOffsetReg</a>(), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="2621">2621</th><td>      <a class="local col0 ref" href="#420CopyFromChains" title='CopyFromChains' data-ref="420CopyFromChains">CopyFromChains</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col9 ref" href="#419CallerSavedFP" title='CallerSavedFP' data-ref="419CallerSavedFP">CallerSavedFP</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue8getValueEj" title='llvm::SDValue::getValue' data-ref="_ZNK4llvm7SDValue8getValueEj">getValue</a>(<var>1</var>));</td></tr>
<tr><th id="2622">2622</th><td>    }</td></tr>
<tr><th id="2623">2623</th><td></td></tr>
<tr><th id="2624">2624</th><td>    <a class="local col2 ref" href="#402Chain" title='Chain' data-ref="402Chain">Chain</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col7 ref" href="#397DAG" title='DAG' data-ref="397DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getTokenFactorERKNS_5SDLocERNS_15SmallVectorImplINS_7SDValueEEE" title='llvm::SelectionDAG::getTokenFactor' data-ref="_ZN4llvm12SelectionDAG14getTokenFactorERKNS_5SDLocERNS_15SmallVectorImplINS_7SDValueEEE">getTokenFactor</a>(<a class="local col8 ref" href="#398DL" title='DL' data-ref="398DL">DL</a>, <span class='refarg'><a class="local col0 ref" href="#420CopyFromChains" title='CopyFromChains' data-ref="420CopyFromChains">CopyFromChains</a></span>);</td></tr>
<tr><th id="2625">2625</th><td>  }</td></tr>
<tr><th id="2626">2626</th><td></td></tr>
<tr><th id="2627">2627</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>, <var>8</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col4 decl" id="424MemOpChains" title='MemOpChains' data-type='SmallVector&lt;llvm::SDValue, 8&gt;' data-ref="424MemOpChains">MemOpChains</dfn>;</td></tr>
<tr><th id="2628">2628</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col5 decl" id="425PtrVT" title='PtrVT' data-type='llvm::MVT' data-ref="425PtrVT">PtrVT</dfn> = <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>;</td></tr>
<tr><th id="2629">2629</th><td></td></tr>
<tr><th id="2630">2630</th><td>  <i>// Walk the register/memloc assignments, inserting copies/loads.</i></td></tr>
<tr><th id="2631">2631</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="426i" title='i' data-type='unsigned int' data-ref="426i">i</dfn> = <var>0</var>, <dfn class="local col7 decl" id="427realArgIdx" title='realArgIdx' data-type='unsigned int' data-ref="427realArgIdx">realArgIdx</dfn> = <var>0</var>, <dfn class="local col8 decl" id="428e" title='e' data-type='unsigned int' data-ref="428e">e</dfn> = <a class="local col2 ref" href="#412ArgLocs" title='ArgLocs' data-ref="412ArgLocs">ArgLocs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col6 ref" href="#426i" title='i' data-ref="426i">i</a> != <a class="local col8 ref" href="#428e" title='e' data-ref="428e">e</a>;</td></tr>
<tr><th id="2632">2632</th><td>       ++<a class="local col6 ref" href="#426i" title='i' data-ref="426i">i</a>, ++<a class="local col7 ref" href="#427realArgIdx" title='realArgIdx' data-ref="427realArgIdx">realArgIdx</a>) {</td></tr>
<tr><th id="2633">2633</th><td>    <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a> &amp;<dfn class="local col9 decl" id="429VA" title='VA' data-type='llvm::CCValAssign &amp;' data-ref="429VA">VA</dfn> = <a class="local col2 ref" href="#412ArgLocs" title='ArgLocs' data-ref="412ArgLocs">ArgLocs</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col6 ref" href="#426i" title='i' data-ref="426i">i</a>]</a>;</td></tr>
<tr><th id="2634">2634</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="430Arg" title='Arg' data-type='llvm::SDValue' data-ref="430Arg">Arg</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#400OutVals" title='OutVals' data-ref="400OutVals">OutVals</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col7 ref" href="#427realArgIdx" title='realArgIdx' data-ref="427realArgIdx">realArgIdx</a>]</a>;</td></tr>
<tr><th id="2635">2635</th><td></td></tr>
<tr><th id="2636">2636</th><td>    <i>// Promote the value if needed.</i></td></tr>
<tr><th id="2637">2637</th><td>    <b>switch</b> (<a class="local col9 ref" href="#429VA" title='VA' data-ref="429VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign10getLocInfoEv" title='llvm::CCValAssign::getLocInfo' data-ref="_ZNK4llvm11CCValAssign10getLocInfoEv">getLocInfo</a>()) {</td></tr>
<tr><th id="2638">2638</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>::<a class="enum" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::LocInfo::Full" title='llvm::CCValAssign::LocInfo::Full' data-ref="llvm::CCValAssign::LocInfo::Full">Full</a>:</td></tr>
<tr><th id="2639">2639</th><td>      <b>break</b>;</td></tr>
<tr><th id="2640">2640</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>::<a class="enum" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::LocInfo::BCvt" title='llvm::CCValAssign::LocInfo::BCvt' data-ref="llvm::CCValAssign::LocInfo::BCvt">BCvt</a>:</td></tr>
<tr><th id="2641">2641</th><td>      <a class="local col0 ref" href="#430Arg" title='Arg' data-ref="430Arg">Arg</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col7 ref" href="#397DAG" title='DAG' data-ref="397DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BITCAST" title='llvm::ISD::NodeType::BITCAST' data-ref="llvm::ISD::NodeType::BITCAST">BITCAST</a>, <a class="local col8 ref" href="#398DL" title='DL' data-ref="398DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col9 ref" href="#429VA" title='VA' data-ref="429VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8getLocVTEv" title='llvm::CCValAssign::getLocVT' data-ref="_ZNK4llvm11CCValAssign8getLocVTEv">getLocVT</a>(), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#430Arg" title='Arg' data-ref="430Arg">Arg</a>);</td></tr>
<tr><th id="2642">2642</th><td>      <b>break</b>;</td></tr>
<tr><th id="2643">2643</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>::<a class="enum" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::LocInfo::ZExt" title='llvm::CCValAssign::LocInfo::ZExt' data-ref="llvm::CCValAssign::LocInfo::ZExt">ZExt</a>:</td></tr>
<tr><th id="2644">2644</th><td>      <a class="local col0 ref" href="#430Arg" title='Arg' data-ref="430Arg">Arg</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col7 ref" href="#397DAG" title='DAG' data-ref="397DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ZERO_EXTEND" title='llvm::ISD::NodeType::ZERO_EXTEND' data-ref="llvm::ISD::NodeType::ZERO_EXTEND">ZERO_EXTEND</a>, <a class="local col8 ref" href="#398DL" title='DL' data-ref="398DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col9 ref" href="#429VA" title='VA' data-ref="429VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8getLocVTEv" title='llvm::CCValAssign::getLocVT' data-ref="_ZNK4llvm11CCValAssign8getLocVTEv">getLocVT</a>(), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#430Arg" title='Arg' data-ref="430Arg">Arg</a>);</td></tr>
<tr><th id="2645">2645</th><td>      <b>break</b>;</td></tr>
<tr><th id="2646">2646</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>::<a class="enum" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::LocInfo::SExt" title='llvm::CCValAssign::LocInfo::SExt' data-ref="llvm::CCValAssign::LocInfo::SExt">SExt</a>:</td></tr>
<tr><th id="2647">2647</th><td>      <a class="local col0 ref" href="#430Arg" title='Arg' data-ref="430Arg">Arg</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col7 ref" href="#397DAG" title='DAG' data-ref="397DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SIGN_EXTEND" title='llvm::ISD::NodeType::SIGN_EXTEND' data-ref="llvm::ISD::NodeType::SIGN_EXTEND">SIGN_EXTEND</a>, <a class="local col8 ref" href="#398DL" title='DL' data-ref="398DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col9 ref" href="#429VA" title='VA' data-ref="429VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8getLocVTEv" title='llvm::CCValAssign::getLocVT' data-ref="_ZNK4llvm11CCValAssign8getLocVTEv">getLocVT</a>(), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#430Arg" title='Arg' data-ref="430Arg">Arg</a>);</td></tr>
<tr><th id="2648">2648</th><td>      <b>break</b>;</td></tr>
<tr><th id="2649">2649</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>::<a class="enum" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::LocInfo::AExt" title='llvm::CCValAssign::LocInfo::AExt' data-ref="llvm::CCValAssign::LocInfo::AExt">AExt</a>:</td></tr>
<tr><th id="2650">2650</th><td>      <a class="local col0 ref" href="#430Arg" title='Arg' data-ref="430Arg">Arg</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col7 ref" href="#397DAG" title='DAG' data-ref="397DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ANY_EXTEND" title='llvm::ISD::NodeType::ANY_EXTEND' data-ref="llvm::ISD::NodeType::ANY_EXTEND">ANY_EXTEND</a>, <a class="local col8 ref" href="#398DL" title='DL' data-ref="398DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col9 ref" href="#429VA" title='VA' data-ref="429VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8getLocVTEv" title='llvm::CCValAssign::getLocVT' data-ref="_ZNK4llvm11CCValAssign8getLocVTEv">getLocVT</a>(), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#430Arg" title='Arg' data-ref="430Arg">Arg</a>);</td></tr>
<tr><th id="2651">2651</th><td>      <b>break</b>;</td></tr>
<tr><th id="2652">2652</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>::<a class="enum" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::LocInfo::FPExt" title='llvm::CCValAssign::LocInfo::FPExt' data-ref="llvm::CCValAssign::LocInfo::FPExt">FPExt</a>:</td></tr>
<tr><th id="2653">2653</th><td>      <a class="local col0 ref" href="#430Arg" title='Arg' data-ref="430Arg">Arg</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col7 ref" href="#397DAG" title='DAG' data-ref="397DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FP_EXTEND" title='llvm::ISD::NodeType::FP_EXTEND' data-ref="llvm::ISD::NodeType::FP_EXTEND">FP_EXTEND</a>, <a class="local col8 ref" href="#398DL" title='DL' data-ref="398DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col9 ref" href="#429VA" title='VA' data-ref="429VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8getLocVTEv" title='llvm::CCValAssign::getLocVT' data-ref="_ZNK4llvm11CCValAssign8getLocVTEv">getLocVT</a>(), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#430Arg" title='Arg' data-ref="430Arg">Arg</a>);</td></tr>
<tr><th id="2654">2654</th><td>      <b>break</b>;</td></tr>
<tr><th id="2655">2655</th><td>    <b>default</b>:</td></tr>
<tr><th id="2656">2656</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unknown loc info!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIISelLowering.cpp&quot;, 2656)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown loc info!"</q>);</td></tr>
<tr><th id="2657">2657</th><td>    }</td></tr>
<tr><th id="2658">2658</th><td></td></tr>
<tr><th id="2659">2659</th><td>    <b>if</b> (<a class="local col9 ref" href="#429VA" title='VA' data-ref="429VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8isRegLocEv" title='llvm::CCValAssign::isRegLoc' data-ref="_ZNK4llvm11CCValAssign8isRegLocEv">isRegLoc</a>()) {</td></tr>
<tr><th id="2660">2660</th><td>      <a class="local col8 ref" href="#418RegsToPass" title='RegsToPass' data-ref="418RegsToPass">RegsToPass</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBase9push_backEOT_" title='llvm::SmallVectorTemplateBase::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBase9push_backEOT_">push_back</a>(<span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<a class="local col9 ref" href="#429VA" title='VA' data-ref="429VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign9getLocRegEv" title='llvm::CCValAssign::getLocReg' data-ref="_ZNK4llvm11CCValAssign9getLocRegEv">getLocReg</a>(), <span class='refarg'><a class="local col0 ref" href="#430Arg" title='Arg' data-ref="430Arg">Arg</a></span>));</td></tr>
<tr><th id="2661">2661</th><td>    } <b>else</b> {</td></tr>
<tr><th id="2662">2662</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (VA.isMemLoc()) ? void (0) : __assert_fail (&quot;VA.isMemLoc()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIISelLowering.cpp&quot;, 2662, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#429VA" title='VA' data-ref="429VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8isMemLocEv" title='llvm::CCValAssign::isMemLoc' data-ref="_ZNK4llvm11CCValAssign8isMemLocEv">isMemLoc</a>());</td></tr>
<tr><th id="2663">2663</th><td></td></tr>
<tr><th id="2664">2664</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev"></a><dfn class="local col1 decl" id="431DstAddr" title='DstAddr' data-type='llvm::SDValue' data-ref="431DstAddr">DstAddr</dfn>;</td></tr>
<tr><th id="2665">2665</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo">MachinePointerInfo</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm18MachinePointerInfoC1Ej" title='llvm::MachinePointerInfo::MachinePointerInfo' data-ref="_ZN4llvm18MachinePointerInfoC1Ej"></a><dfn class="local col2 decl" id="432DstInfo" title='DstInfo' data-type='llvm::MachinePointerInfo' data-ref="432DstInfo">DstInfo</dfn>;</td></tr>
<tr><th id="2666">2666</th><td></td></tr>
<tr><th id="2667">2667</th><td>      <em>unsigned</em> <dfn class="local col3 decl" id="433LocMemOffset" title='LocMemOffset' data-type='unsigned int' data-ref="433LocMemOffset">LocMemOffset</dfn> = <a class="local col9 ref" href="#429VA" title='VA' data-ref="429VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign15getLocMemOffsetEv" title='llvm::CCValAssign::getLocMemOffset' data-ref="_ZNK4llvm11CCValAssign15getLocMemOffsetEv">getLocMemOffset</a>();</td></tr>
<tr><th id="2668">2668</th><td>      <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t">int32_t</a> <dfn class="local col4 decl" id="434Offset" title='Offset' data-type='int32_t' data-ref="434Offset">Offset</dfn> = <a class="local col3 ref" href="#433LocMemOffset" title='LocMemOffset' data-ref="433LocMemOffset">LocMemOffset</a>;</td></tr>
<tr><th id="2669">2669</th><td></td></tr>
<tr><th id="2670">2670</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="435PtrOff" title='PtrOff' data-type='llvm::SDValue' data-ref="435PtrOff">PtrOff</dfn> = <a class="local col7 ref" href="#397DAG" title='DAG' data-ref="397DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb" title='llvm::SelectionDAG::getConstant' data-ref="_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb">getConstant</a>(<a class="local col4 ref" href="#434Offset" title='Offset' data-ref="434Offset">Offset</a>, <a class="local col8 ref" href="#398DL" title='DL' data-ref="398DL">DL</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col5 ref" href="#425PtrVT" title='PtrVT' data-ref="425PtrVT">PtrVT</a>);</td></tr>
<tr><th id="2671">2671</th><td>      <em>unsigned</em> <dfn class="local col6 decl" id="436Align" title='Align' data-type='unsigned int' data-ref="436Align">Align</dfn> = <var>0</var>;</td></tr>
<tr><th id="2672">2672</th><td></td></tr>
<tr><th id="2673">2673</th><td>      <b>if</b> (<a class="local col4 ref" href="#404IsTailCall" title='IsTailCall' data-ref="404IsTailCall">IsTailCall</a>) {</td></tr>
<tr><th id="2674">2674</th><td>        <span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::ArgFlagsTy" title='llvm::ISD::ArgFlagsTy' data-ref="llvm::ISD::ArgFlagsTy">ArgFlagsTy</a> <dfn class="local col7 decl" id="437Flags" title='Flags' data-type='ISD::ArgFlagsTy' data-ref="437Flags">Flags</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#26" title='llvm::ISD::ArgFlagsTy::ArgFlagsTy' data-ref="_ZN4llvm3ISD10ArgFlagsTyC1ERKS1_"></a><a class="local col9 ref" href="#399Outs" title='Outs' data-ref="399Outs">Outs</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col7 ref" href="#427realArgIdx" title='realArgIdx' data-ref="427realArgIdx">realArgIdx</a>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::OutputArg::Flags" title='llvm::ISD::OutputArg::Flags' data-ref="llvm::ISD::OutputArg::Flags">Flags</a>;</td></tr>
<tr><th id="2675">2675</th><td>        <em>unsigned</em> <dfn class="local col8 decl" id="438OpSize" title='OpSize' data-type='unsigned int' data-ref="438OpSize">OpSize</dfn> = <a class="local col7 ref" href="#437Flags" title='Flags' data-ref="437Flags">Flags</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#_ZNK4llvm3ISD10ArgFlagsTy7isByValEv" title='llvm::ISD::ArgFlagsTy::isByVal' data-ref="_ZNK4llvm3ISD10ArgFlagsTy7isByValEv">isByVal</a>() ?</td></tr>
<tr><th id="2676">2676</th><td>          <a class="local col7 ref" href="#437Flags" title='Flags' data-ref="437Flags">Flags</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#_ZNK4llvm3ISD10ArgFlagsTy12getByValSizeEv" title='llvm::ISD::ArgFlagsTy::getByValSize' data-ref="_ZNK4llvm3ISD10ArgFlagsTy12getByValSizeEv">getByValSize</a>() : <a class="local col9 ref" href="#429VA" title='VA' data-ref="429VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8getValVTEv" title='llvm::CCValAssign::getValVT' data-ref="_ZNK4llvm11CCValAssign8getValVTEv">getValVT</a>().<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT12getStoreSizeEv" title='llvm::MVT::getStoreSize' data-ref="_ZNK4llvm3MVT12getStoreSizeEv">getStoreSize</a>();</td></tr>
<tr><th id="2677">2677</th><td></td></tr>
<tr><th id="2678">2678</th><td>        <i>// FIXME: We can have better than the minimum byval required alignment.</i></td></tr>
<tr><th id="2679">2679</th><td>        <a class="local col6 ref" href="#436Align" title='Align' data-ref="436Align">Align</a> = <a class="local col7 ref" href="#437Flags" title='Flags' data-ref="437Flags">Flags</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#_ZNK4llvm3ISD10ArgFlagsTy7isByValEv" title='llvm::ISD::ArgFlagsTy::isByVal' data-ref="_ZNK4llvm3ISD10ArgFlagsTy7isByValEv">isByVal</a>() ? <a class="local col7 ref" href="#437Flags" title='Flags' data-ref="437Flags">Flags</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#_ZNK4llvm3ISD10ArgFlagsTy13getByValAlignEv" title='llvm::ISD::ArgFlagsTy::getByValAlign' data-ref="_ZNK4llvm3ISD10ArgFlagsTy13getByValAlignEv">getByValAlign</a>() :</td></tr>
<tr><th id="2680">2680</th><td>          <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm8MinAlignEmm" title='llvm::MinAlign' data-ref="_ZN4llvm8MinAlignEmm">MinAlign</a>(<a class="member" href="SIISelLowering.h.html#llvm::SITargetLowering::Subtarget" title='llvm::SITargetLowering::Subtarget' data-ref="llvm::SITargetLowering::Subtarget">Subtarget</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget17getStackAlignmentEv" title='llvm::GCNSubtarget::getStackAlignment' data-ref="_ZNK4llvm12GCNSubtarget17getStackAlignmentEv">getStackAlignment</a>(), <a class="local col4 ref" href="#434Offset" title='Offset' data-ref="434Offset">Offset</a>);</td></tr>
<tr><th id="2681">2681</th><td></td></tr>
<tr><th id="2682">2682</th><td>        <a class="local col4 ref" href="#434Offset" title='Offset' data-ref="434Offset">Offset</a> = <a class="local col4 ref" href="#434Offset" title='Offset' data-ref="434Offset">Offset</a> + <a class="local col6 ref" href="#416FPDiff" title='FPDiff' data-ref="416FPDiff">FPDiff</a>;</td></tr>
<tr><th id="2683">2683</th><td>        <em>int</em> <dfn class="local col9 decl" id="439FI" title='FI' data-type='int' data-ref="439FI">FI</dfn> = <a class="local col7 ref" href="#417MFI" title='MFI' data-ref="417MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZN4llvm16MachineFrameInfo17CreateFixedObjectEmlbb" title='llvm::MachineFrameInfo::CreateFixedObject' data-ref="_ZN4llvm16MachineFrameInfo17CreateFixedObjectEmlbb">CreateFixedObject</a>(<a class="local col8 ref" href="#438OpSize" title='OpSize' data-ref="438OpSize">OpSize</a>, <a class="local col4 ref" href="#434Offset" title='Offset' data-ref="434Offset">Offset</a>, <b>true</b>);</td></tr>
<tr><th id="2684">2684</th><td></td></tr>
<tr><th id="2685">2685</th><td>        <a class="local col1 ref" href="#431DstAddr" title='DstAddr' data-ref="431DstAddr">DstAddr</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col7 ref" href="#397DAG" title='DAG' data-ref="397DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG13getFrameIndexEiNS_3EVTEb" title='llvm::SelectionDAG::getFrameIndex' data-ref="_ZN4llvm12SelectionDAG13getFrameIndexEiNS_3EVTEb">getFrameIndex</a>(<a class="local col9 ref" href="#439FI" title='FI' data-ref="439FI">FI</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col5 ref" href="#425PtrVT" title='PtrVT' data-ref="425PtrVT">PtrVT</a>);</td></tr>
<tr><th id="2686">2686</th><td>        <a class="local col2 ref" href="#432DstInfo" title='DstInfo' data-ref="432DstInfo">DstInfo</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#36" title='llvm::MachinePointerInfo::operator=' data-ref="_ZN4llvm18MachinePointerInfoaSEOS0_">=</a> <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo">MachinePointerInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil" title='llvm::MachinePointerInfo::getFixedStack' data-ref="_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil">getFixedStack</a>(<span class='refarg'><a class="local col9 ref" href="#409MF" title='MF' data-ref="409MF">MF</a></span>, <a class="local col9 ref" href="#439FI" title='FI' data-ref="439FI">FI</a>);</td></tr>
<tr><th id="2687">2687</th><td></td></tr>
<tr><th id="2688">2688</th><td>        <i>// Make sure any stack arguments overlapping with where we're storing</i></td></tr>
<tr><th id="2689">2689</th><td><i>        // are loaded before this eventual operation. Otherwise they'll be</i></td></tr>
<tr><th id="2690">2690</th><td><i>        // clobbered.</i></td></tr>
<tr><th id="2691">2691</th><td><i></i></td></tr>
<tr><th id="2692">2692</th><td><i>        // FIXME: Why is this really necessary? This seems to just result in a</i></td></tr>
<tr><th id="2693">2693</th><td><i>        // lot of code to copy the stack and write them back to the same</i></td></tr>
<tr><th id="2694">2694</th><td><i>        // locations, which are supposed to be immutable?</i></td></tr>
<tr><th id="2695">2695</th><td>        <a class="local col2 ref" href="#402Chain" title='Chain' data-ref="402Chain">Chain</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="AMDGPUISelLowering.h.html#_ZNK4llvm20AMDGPUTargetLowering19addTokenForArgumentENS_7SDValueERNS_12SelectionDAGERNS_16MachineFrameInfoEi" title='llvm::AMDGPUTargetLowering::addTokenForArgument' data-ref="_ZNK4llvm20AMDGPUTargetLowering19addTokenForArgumentENS_7SDValueERNS_12SelectionDAGERNS_16MachineFrameInfoEi">addTokenForArgument</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#402Chain" title='Chain' data-ref="402Chain">Chain</a>, <span class='refarg'><a class="local col7 ref" href="#397DAG" title='DAG' data-ref="397DAG">DAG</a></span>, <span class='refarg'><a class="local col7 ref" href="#417MFI" title='MFI' data-ref="417MFI">MFI</a></span>, <a class="local col9 ref" href="#439FI" title='FI' data-ref="439FI">FI</a>);</td></tr>
<tr><th id="2696">2696</th><td>      } <b>else</b> {</td></tr>
<tr><th id="2697">2697</th><td>        <a class="local col1 ref" href="#431DstAddr" title='DstAddr' data-ref="431DstAddr">DstAddr</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col5 ref" href="#435PtrOff" title='PtrOff' data-ref="435PtrOff">PtrOff</a>;</td></tr>
<tr><th id="2698">2698</th><td>        <a class="local col2 ref" href="#432DstInfo" title='DstInfo' data-ref="432DstInfo">DstInfo</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#36" title='llvm::MachinePointerInfo::operator=' data-ref="_ZN4llvm18MachinePointerInfoaSEOS0_">=</a> <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo">MachinePointerInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm18MachinePointerInfo8getStackERNS_15MachineFunctionElh" title='llvm::MachinePointerInfo::getStack' data-ref="_ZN4llvm18MachinePointerInfo8getStackERNS_15MachineFunctionElh">getStack</a>(<span class='refarg'><a class="local col9 ref" href="#409MF" title='MF' data-ref="409MF">MF</a></span>, <a class="local col3 ref" href="#433LocMemOffset" title='LocMemOffset' data-ref="433LocMemOffset">LocMemOffset</a>);</td></tr>
<tr><th id="2699">2699</th><td>        <a class="local col6 ref" href="#436Align" title='Align' data-ref="436Align">Align</a> = <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm8MinAlignEmm" title='llvm::MinAlign' data-ref="_ZN4llvm8MinAlignEmm">MinAlign</a>(<a class="member" href="SIISelLowering.h.html#llvm::SITargetLowering::Subtarget" title='llvm::SITargetLowering::Subtarget' data-ref="llvm::SITargetLowering::Subtarget">Subtarget</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget17getStackAlignmentEv" title='llvm::GCNSubtarget::getStackAlignment' data-ref="_ZNK4llvm12GCNSubtarget17getStackAlignmentEv">getStackAlignment</a>(), <a class="local col3 ref" href="#433LocMemOffset" title='LocMemOffset' data-ref="433LocMemOffset">LocMemOffset</a>);</td></tr>
<tr><th id="2700">2700</th><td>      }</td></tr>
<tr><th id="2701">2701</th><td></td></tr>
<tr><th id="2702">2702</th><td>      <b>if</b> (<a class="local col9 ref" href="#399Outs" title='Outs' data-ref="399Outs">Outs</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col6 ref" href="#426i" title='i' data-ref="426i">i</a>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::OutputArg::Flags" title='llvm::ISD::OutputArg::Flags' data-ref="llvm::ISD::OutputArg::Flags">Flags</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#_ZNK4llvm3ISD10ArgFlagsTy7isByValEv" title='llvm::ISD::ArgFlagsTy::isByVal' data-ref="_ZNK4llvm3ISD10ArgFlagsTy7isByValEv">isByVal</a>()) {</td></tr>
<tr><th id="2703">2703</th><td>        <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="440SizeNode" title='SizeNode' data-type='llvm::SDValue' data-ref="440SizeNode">SizeNode</dfn> =</td></tr>
<tr><th id="2704">2704</th><td>            <a class="local col7 ref" href="#397DAG" title='DAG' data-ref="397DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb" title='llvm::SelectionDAG::getConstant' data-ref="_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb">getConstant</a>(<a class="local col9 ref" href="#399Outs" title='Outs' data-ref="399Outs">Outs</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col6 ref" href="#426i" title='i' data-ref="426i">i</a>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::OutputArg::Flags" title='llvm::ISD::OutputArg::Flags' data-ref="llvm::ISD::OutputArg::Flags">Flags</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#_ZNK4llvm3ISD10ArgFlagsTy12getByValSizeEv" title='llvm::ISD::ArgFlagsTy::getByValSize' data-ref="_ZNK4llvm3ISD10ArgFlagsTy12getByValSizeEv">getByValSize</a>(), <a class="local col8 ref" href="#398DL" title='DL' data-ref="398DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="2705">2705</th><td>        <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="441Cpy" title='Cpy' data-type='llvm::SDValue' data-ref="441Cpy">Cpy</dfn> = <a class="local col7 ref" href="#397DAG" title='DAG' data-ref="397DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG9getMemcpyENS_7SDValueERKNS_5SDLocES1_S1_S1_jbbbbNS_18MachinePointerInfoES5_NS_9StringRefE" title='llvm::SelectionDAG::getMemcpy' data-ref="_ZN4llvm12SelectionDAG9getMemcpyENS_7SDValueERKNS_5SDLocES1_S1_S1_jbbbbNS_18MachinePointerInfoES5_NS_9StringRefE">getMemcpy</a>(</td></tr>
<tr><th id="2706">2706</th><td>            <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#402Chain" title='Chain' data-ref="402Chain">Chain</a>, <a class="local col8 ref" href="#398DL" title='DL' data-ref="398DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#431DstAddr" title='DstAddr' data-ref="431DstAddr">DstAddr</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#430Arg" title='Arg' data-ref="430Arg">Arg</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#440SizeNode" title='SizeNode' data-ref="440SizeNode">SizeNode</a>, <a class="local col9 ref" href="#399Outs" title='Outs' data-ref="399Outs">Outs</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col6 ref" href="#426i" title='i' data-ref="426i">i</a>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::OutputArg::Flags" title='llvm::ISD::OutputArg::Flags' data-ref="llvm::ISD::OutputArg::Flags">Flags</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#_ZNK4llvm3ISD10ArgFlagsTy13getByValAlignEv" title='llvm::ISD::ArgFlagsTy::getByValAlign' data-ref="_ZNK4llvm3ISD10ArgFlagsTy13getByValAlignEv">getByValAlign</a>(),</td></tr>
<tr><th id="2707">2707</th><td>            <i>/*isVol = */</i> <b>false</b>, <i>/*AlwaysInline = */</i> <b>true</b>,</td></tr>
<tr><th id="2708">2708</th><td>            <i>/*isTailCall = */</i> <b>false</b>, <i>/*MustPreserveCheriCapabilities = */</i> <b>false</b>,</td></tr>
<tr><th id="2709">2709</th><td>            <a class="ref fake" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#36" title='llvm::MachinePointerInfo::MachinePointerInfo' data-ref="_ZN4llvm18MachinePointerInfoC1ERKS0_"></a><a class="local col2 ref" href="#432DstInfo" title='DstInfo' data-ref="432DstInfo">DstInfo</a>,</td></tr>
<tr><th id="2710">2710</th><td>            <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo">MachinePointerInfo</a><a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm18MachinePointerInfoC1EPKNS_5ValueElh" title='llvm::MachinePointerInfo::MachinePointerInfo' data-ref="_ZN4llvm18MachinePointerInfoC1EPKNS_5ValueElh">(</a><a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::UndefValue" title='llvm::UndefValue' data-ref="llvm::UndefValue">UndefValue</a>::<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZN4llvm10UndefValue3getEPNS_4TypeE" title='llvm::UndefValue::get' data-ref="_ZN4llvm10UndefValue3getEPNS_4TypeE">get</a>(<a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a>::<a class="ref" href="../../../include/llvm/IR/Type.h.html#_ZN4llvm4Type12getInt8PtrTyERNS_11LLVMContextEj" title='llvm::Type::getInt8PtrTy' data-ref="_ZN4llvm4Type12getInt8PtrTyERNS_11LLVMContextEj">getInt8PtrTy</a>(</td></tr>
<tr><th id="2711">2711</th><td>                <span class='refarg'>*<a class="local col7 ref" href="#397DAG" title='DAG' data-ref="397DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG10getContextEv" title='llvm::SelectionDAG::getContext' data-ref="_ZNK4llvm12SelectionDAG10getContextEv">getContext</a>()</span>, <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::PRIVATE_ADDRESS" title='AMDGPUAS::PRIVATE_ADDRESS' data-ref="AMDGPUAS::PRIVATE_ADDRESS">PRIVATE_ADDRESS</a>))));</td></tr>
<tr><th id="2712">2712</th><td></td></tr>
<tr><th id="2713">2713</th><td>        <a class="local col4 ref" href="#424MemOpChains" title='MemOpChains' data-ref="424MemOpChains">MemOpChains</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col1 ref" href="#441Cpy" title='Cpy' data-ref="441Cpy">Cpy</a>);</td></tr>
<tr><th id="2714">2714</th><td>      } <b>else</b> {</td></tr>
<tr><th id="2715">2715</th><td>        <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="442Store" title='Store' data-type='llvm::SDValue' data-ref="442Store">Store</dfn> = <a class="local col7 ref" href="#397DAG" title='DAG' data-ref="397DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG8getStoreENS_7SDValueERKNS_5SDLocES1_S1_NS_18MachinePointerInfoEjNS_17MachineMemOperand5FlagsERKNS_9AAMDNodesE" title='llvm::SelectionDAG::getStore' data-ref="_ZN4llvm12SelectionDAG8getStoreENS_7SDValueERKNS_5SDLocES1_S1_NS_18MachinePointerInfoEjNS_17MachineMemOperand5FlagsERKNS_9AAMDNodesE">getStore</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#402Chain" title='Chain' data-ref="402Chain">Chain</a>, <a class="local col8 ref" href="#398DL" title='DL' data-ref="398DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#430Arg" title='Arg' data-ref="430Arg">Arg</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#431DstAddr" title='DstAddr' data-ref="431DstAddr">DstAddr</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#36" title='llvm::MachinePointerInfo::MachinePointerInfo' data-ref="_ZN4llvm18MachinePointerInfoC1ERKS0_"></a><a class="local col2 ref" href="#432DstInfo" title='DstInfo' data-ref="432DstInfo">DstInfo</a>, <a class="local col6 ref" href="#436Align" title='Align' data-ref="436Align">Align</a>);</td></tr>
<tr><th id="2716">2716</th><td>        <a class="local col4 ref" href="#424MemOpChains" title='MemOpChains' data-ref="424MemOpChains">MemOpChains</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col2 ref" href="#442Store" title='Store' data-ref="442Store">Store</a>);</td></tr>
<tr><th id="2717">2717</th><td>      }</td></tr>
<tr><th id="2718">2718</th><td>    }</td></tr>
<tr><th id="2719">2719</th><td>  }</td></tr>
<tr><th id="2720">2720</th><td></td></tr>
<tr><th id="2721">2721</th><td>  <i>// Copy special input registers after user input arguments.</i></td></tr>
<tr><th id="2722">2722</th><td>  <a class="member" href="#_ZNK4llvm16SITargetLowering17passSpecialInputsERNS_14TargetLowering16CallLoweringInfoERNS_7CCStateERKNS_21SIMachineFunctionInfoERNS_15SmallVectorImplI3438745" title='llvm::SITargetLowering::passSpecialInputs' data-ref="_ZNK4llvm16SITargetLowering17passSpecialInputsERNS_14TargetLowering16CallLoweringInfoERNS_7CCStateERKNS_21SIMachineFunctionInfoERNS_15SmallVectorImplI3438745">passSpecialInputs</a>(<span class='refarg'><a class="local col5 ref" href="#395CLI" title='CLI' data-ref="395CLI">CLI</a></span>, <span class='refarg'><a class="local col3 ref" href="#413CCInfo" title='CCInfo' data-ref="413CCInfo">CCInfo</a></span>, *<a class="local col1 ref" href="#411Info" title='Info' data-ref="411Info">Info</a>, <span class='refarg'><a class="local col8 ref" href="#418RegsToPass" title='RegsToPass' data-ref="418RegsToPass">RegsToPass</a></span>, <span class='refarg'><a class="local col4 ref" href="#424MemOpChains" title='MemOpChains' data-ref="424MemOpChains">MemOpChains</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#402Chain" title='Chain' data-ref="402Chain">Chain</a>);</td></tr>
<tr><th id="2723">2723</th><td></td></tr>
<tr><th id="2724">2724</th><td>  <b>if</b> (!<a class="local col4 ref" href="#424MemOpChains" title='MemOpChains' data-ref="424MemOpChains">MemOpChains</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>())</td></tr>
<tr><th id="2725">2725</th><td>    <a class="local col2 ref" href="#402Chain" title='Chain' data-ref="402Chain">Chain</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col7 ref" href="#397DAG" title='DAG' data-ref="397DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_8ArrayRefINS_7SDValueEEENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_8ArrayRefINS_7SDValueEEENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::TokenFactor" title='llvm::ISD::NodeType::TokenFactor' data-ref="llvm::ISD::NodeType::TokenFactor">TokenFactor</a>, <a class="local col8 ref" href="#398DL" title='DL' data-ref="398DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Other" title='llvm::MVT::SimpleValueType::Other' data-ref="llvm::MVT::SimpleValueType::Other">Other</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col4 ref" href="#424MemOpChains" title='MemOpChains' data-ref="424MemOpChains">MemOpChains</a>);</td></tr>
<tr><th id="2726">2726</th><td></td></tr>
<tr><th id="2727">2727</th><td>  <i>// Build a sequence of copy-to-reg nodes chained together with token chain</i></td></tr>
<tr><th id="2728">2728</th><td><i>  // and flag operands which copy the outgoing args into the appropriate regs.</i></td></tr>
<tr><th id="2729">2729</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev"></a><dfn class="local col3 decl" id="443InFlag" title='InFlag' data-type='llvm::SDValue' data-ref="443InFlag">InFlag</dfn>;</td></tr>
<tr><th id="2730">2730</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col4 decl" id="444RegToPass" title='RegToPass' data-type='std::pair&lt;unsigned int, llvm::SDValue&gt; &amp;' data-ref="444RegToPass">RegToPass</dfn> : <a class="local col8 ref" href="#418RegsToPass" title='RegsToPass' data-ref="418RegsToPass">RegsToPass</a>) {</td></tr>
<tr><th id="2731">2731</th><td>    <a class="local col2 ref" href="#402Chain" title='Chain' data-ref="402Chain">Chain</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col7 ref" href="#397DAG" title='DAG' data-ref="397DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG12getCopyToRegENS_7SDValueERKNS_5SDLocEjS1_S1_" title='llvm::SelectionDAG::getCopyToReg' data-ref="_ZN4llvm12SelectionDAG12getCopyToRegENS_7SDValueERKNS_5SDLocEjS1_S1_">getCopyToReg</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#402Chain" title='Chain' data-ref="402Chain">Chain</a>, <a class="local col8 ref" href="#398DL" title='DL' data-ref="398DL">DL</a>, <a class="local col4 ref" href="#444RegToPass" title='RegToPass' data-ref="444RegToPass">RegToPass</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, llvm::SDValue&gt;::first' data-ref="std::pair::first">first</a>,</td></tr>
<tr><th id="2732">2732</th><td>                             <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#444RegToPass" title='RegToPass' data-ref="444RegToPass">RegToPass</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, llvm::SDValue&gt;::second' data-ref="std::pair::second">second</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#443InFlag" title='InFlag' data-ref="443InFlag">InFlag</a>);</td></tr>
<tr><th id="2733">2733</th><td>    <a class="local col3 ref" href="#443InFlag" title='InFlag' data-ref="443InFlag">InFlag</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col2 ref" href="#402Chain" title='Chain' data-ref="402Chain">Chain</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue8getValueEj" title='llvm::SDValue::getValue' data-ref="_ZNK4llvm7SDValue8getValueEj">getValue</a>(<var>1</var>);</td></tr>
<tr><th id="2734">2734</th><td>  }</td></tr>
<tr><th id="2735">2735</th><td></td></tr>
<tr><th id="2736">2736</th><td></td></tr>
<tr><th id="2737">2737</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev"></a><dfn class="local col5 decl" id="445PhysReturnAddrReg" title='PhysReturnAddrReg' data-type='llvm::SDValue' data-ref="445PhysReturnAddrReg">PhysReturnAddrReg</dfn>;</td></tr>
<tr><th id="2738">2738</th><td>  <b>if</b> (<a class="local col4 ref" href="#404IsTailCall" title='IsTailCall' data-ref="404IsTailCall">IsTailCall</a>) {</td></tr>
<tr><th id="2739">2739</th><td>    <i>// Since the return is being combined with the call, we need to pass on the</i></td></tr>
<tr><th id="2740">2740</th><td><i>    // return address.</i></td></tr>
<tr><th id="2741">2741</th><td></td></tr>
<tr><th id="2742">2742</th><td>    <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> *<dfn class="local col6 decl" id="446TRI" title='TRI' data-type='const llvm::SIRegisterInfo *' data-ref="446TRI">TRI</dfn> = <a class="member" href="#_ZNK4llvm16SITargetLowering12getSubtargetEv" title='llvm::SITargetLowering::getSubtarget' data-ref="_ZNK4llvm16SITargetLowering12getSubtargetEv">getSubtarget</a>()-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget15getRegisterInfoEv" title='llvm::GCNSubtarget::getRegisterInfo' data-ref="_ZNK4llvm12GCNSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="2743">2743</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="447ReturnAddrReg" title='ReturnAddrReg' data-type='llvm::SDValue' data-ref="447ReturnAddrReg">ReturnAddrReg</dfn> = CreateLiveInRegister(</td></tr>
<tr><th id="2744">2744</th><td>      DAG, &amp;AMDGPU::<span class='error' title="no member named &apos;SReg_64RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_64RegClass</span>, TRI-&gt;getReturnAddressReg(MF), MVT::i64);</td></tr>
<tr><th id="2745">2745</th><td></td></tr>
<tr><th id="2746">2746</th><td>    <a class="local col5 ref" href="#445PhysReturnAddrReg" title='PhysReturnAddrReg' data-ref="445PhysReturnAddrReg">PhysReturnAddrReg</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col7 ref" href="#397DAG" title='DAG' data-ref="397DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE" title='llvm::SelectionDAG::getRegister' data-ref="_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE">getRegister</a>(<a class="local col6 ref" href="#446TRI" title='TRI' data-ref="446TRI">TRI</a>-&gt;<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo19getReturnAddressRegERKNS_15MachineFunctionE" title='llvm::SIRegisterInfo::getReturnAddressReg' data-ref="_ZNK4llvm14SIRegisterInfo19getReturnAddressRegERKNS_15MachineFunctionE">getReturnAddressReg</a>(<a class="local col9 ref" href="#409MF" title='MF' data-ref="409MF">MF</a>),</td></tr>
<tr><th id="2747">2747</th><td>                                        <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>);</td></tr>
<tr><th id="2748">2748</th><td>    <a class="local col2 ref" href="#402Chain" title='Chain' data-ref="402Chain">Chain</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col7 ref" href="#397DAG" title='DAG' data-ref="397DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG12getCopyToRegENS_7SDValueERKNS_5SDLocES1_S1_S1_" title='llvm::SelectionDAG::getCopyToReg' data-ref="_ZN4llvm12SelectionDAG12getCopyToRegENS_7SDValueERKNS_5SDLocES1_S1_S1_">getCopyToReg</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#402Chain" title='Chain' data-ref="402Chain">Chain</a>, <a class="local col8 ref" href="#398DL" title='DL' data-ref="398DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#445PhysReturnAddrReg" title='PhysReturnAddrReg' data-ref="445PhysReturnAddrReg">PhysReturnAddrReg</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#447ReturnAddrReg" title='ReturnAddrReg' data-ref="447ReturnAddrReg">ReturnAddrReg</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#443InFlag" title='InFlag' data-ref="443InFlag">InFlag</a>);</td></tr>
<tr><th id="2749">2749</th><td>    <a class="local col3 ref" href="#443InFlag" title='InFlag' data-ref="443InFlag">InFlag</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col2 ref" href="#402Chain" title='Chain' data-ref="402Chain">Chain</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue8getValueEj" title='llvm::SDValue::getValue' data-ref="_ZNK4llvm7SDValue8getValueEj">getValue</a>(<var>1</var>);</td></tr>
<tr><th id="2750">2750</th><td>  }</td></tr>
<tr><th id="2751">2751</th><td></td></tr>
<tr><th id="2752">2752</th><td>  <i>// We don't usually want to end the call-sequence here because we would tidy</i></td></tr>
<tr><th id="2753">2753</th><td><i>  // the frame up *after* the call, however in the ABI-changing tail-call case</i></td></tr>
<tr><th id="2754">2754</th><td><i>  // we've carefully laid out the parameters so that when sp is reset they'll be</i></td></tr>
<tr><th id="2755">2755</th><td><i>  // in the correct location.</i></td></tr>
<tr><th id="2756">2756</th><td>  <b>if</b> (<a class="local col4 ref" href="#404IsTailCall" title='IsTailCall' data-ref="404IsTailCall">IsTailCall</a> &amp;&amp; !<a class="local col7 ref" href="#407IsSibCall" title='IsSibCall' data-ref="407IsSibCall">IsSibCall</a>) {</td></tr>
<tr><th id="2757">2757</th><td>    <a class="local col2 ref" href="#402Chain" title='Chain' data-ref="402Chain">Chain</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col7 ref" href="#397DAG" title='DAG' data-ref="397DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getCALLSEQ_ENDENS_7SDValueES1_S1_S1_RKNS_5SDLocE" title='llvm::SelectionDAG::getCALLSEQ_END' data-ref="_ZN4llvm12SelectionDAG14getCALLSEQ_ENDENS_7SDValueES1_S1_S1_RKNS_5SDLocE">getCALLSEQ_END</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#402Chain" title='Chain' data-ref="402Chain">Chain</a>,</td></tr>
<tr><th id="2758">2758</th><td>                               <a class="local col7 ref" href="#397DAG" title='DAG' data-ref="397DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col5 ref" href="#415NumBytes" title='NumBytes' data-ref="415NumBytes">NumBytes</a>, <a class="local col8 ref" href="#398DL" title='DL' data-ref="398DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>),</td></tr>
<tr><th id="2759">2759</th><td>                               <a class="local col7 ref" href="#397DAG" title='DAG' data-ref="397DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<var>0</var>, <a class="local col8 ref" href="#398DL" title='DL' data-ref="398DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>),</td></tr>
<tr><th id="2760">2760</th><td>                               <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#443InFlag" title='InFlag' data-ref="443InFlag">InFlag</a>, <a class="local col8 ref" href="#398DL" title='DL' data-ref="398DL">DL</a>);</td></tr>
<tr><th id="2761">2761</th><td>    <a class="local col3 ref" href="#443InFlag" title='InFlag' data-ref="443InFlag">InFlag</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col2 ref" href="#402Chain" title='Chain' data-ref="402Chain">Chain</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue8getValueEj" title='llvm::SDValue::getValue' data-ref="_ZNK4llvm7SDValue8getValueEj">getValue</a>(<var>1</var>);</td></tr>
<tr><th id="2762">2762</th><td>  }</td></tr>
<tr><th id="2763">2763</th><td></td></tr>
<tr><th id="2764">2764</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>&gt; <a class="ref fake" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col8 decl" id="448Ops" title='Ops' data-type='std::vector&lt;SDValue&gt;' data-ref="448Ops">Ops</dfn>;</td></tr>
<tr><th id="2765">2765</th><td>  <a class="local col8 ref" href="#448Ops" title='Ops' data-ref="448Ops">Ops</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col2 ref" href="#402Chain" title='Chain' data-ref="402Chain">Chain</a>);</td></tr>
<tr><th id="2766">2766</th><td>  <a class="local col8 ref" href="#448Ops" title='Ops' data-ref="448Ops">Ops</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col3 ref" href="#403Callee" title='Callee' data-ref="403Callee">Callee</a>);</td></tr>
<tr><th id="2767">2767</th><td>  <i>// Add a redundant copy of the callee global which will not be legalized, as</i></td></tr>
<tr><th id="2768">2768</th><td><i>  // we need direct access to the callee later.</i></td></tr>
<tr><th id="2769">2769</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::GlobalAddressSDNode" title='llvm::GlobalAddressSDNode' data-ref="llvm::GlobalAddressSDNode">GlobalAddressSDNode</a> *<dfn class="local col9 decl" id="449GSD" title='GSD' data-type='llvm::GlobalAddressSDNode *' data-ref="449GSD">GSD</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERT0_" title='llvm::cast' data-ref="_ZN4llvm4castERT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::GlobalAddressSDNode" title='llvm::GlobalAddressSDNode' data-ref="llvm::GlobalAddressSDNode">GlobalAddressSDNode</a>&gt;(<span class='refarg'><a class="local col3 ref" href="#403Callee" title='Callee' data-ref="403Callee">Callee</a></span>);</td></tr>
<tr><th id="2770">2770</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue">GlobalValue</a> *<dfn class="local col0 decl" id="450GV" title='GV' data-type='const llvm::GlobalValue *' data-ref="450GV">GV</dfn> = <a class="local col9 ref" href="#449GSD" title='GSD' data-ref="449GSD">GSD</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm19GlobalAddressSDNode9getGlobalEv" title='llvm::GlobalAddressSDNode::getGlobal' data-ref="_ZNK4llvm19GlobalAddressSDNode9getGlobalEv">getGlobal</a>();</td></tr>
<tr><th id="2771">2771</th><td>  <a class="local col8 ref" href="#448Ops" title='Ops' data-ref="448Ops">Ops</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<a class="local col7 ref" href="#397DAG" title='DAG' data-ref="397DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG22getTargetGlobalAddressEPKNS_11GlobalValueERKNS_5SDLocENS_3EVTElh" title='llvm::SelectionDAG::getTargetGlobalAddress' data-ref="_ZN4llvm12SelectionDAG22getTargetGlobalAddressEPKNS_11GlobalValueERKNS_5SDLocENS_3EVTElh">getTargetGlobalAddress</a>(<a class="local col0 ref" href="#450GV" title='GV' data-ref="450GV">GV</a>, <a class="local col8 ref" href="#398DL" title='DL' data-ref="398DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>));</td></tr>
<tr><th id="2772">2772</th><td></td></tr>
<tr><th id="2773">2773</th><td>  <b>if</b> (<a class="local col4 ref" href="#404IsTailCall" title='IsTailCall' data-ref="404IsTailCall">IsTailCall</a>) {</td></tr>
<tr><th id="2774">2774</th><td>    <i>// Each tail call may have to adjust the stack by a different amount, so</i></td></tr>
<tr><th id="2775">2775</th><td><i>    // this information must travel along with the operation for eventual</i></td></tr>
<tr><th id="2776">2776</th><td><i>    // consumption by emitEpilogue.</i></td></tr>
<tr><th id="2777">2777</th><td>    <a class="local col8 ref" href="#448Ops" title='Ops' data-ref="448Ops">Ops</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<a class="local col7 ref" href="#397DAG" title='DAG' data-ref="397DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col6 ref" href="#416FPDiff" title='FPDiff' data-ref="416FPDiff">FPDiff</a>, <a class="local col8 ref" href="#398DL" title='DL' data-ref="398DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>));</td></tr>
<tr><th id="2778">2778</th><td></td></tr>
<tr><th id="2779">2779</th><td>    <a class="local col8 ref" href="#448Ops" title='Ops' data-ref="448Ops">Ops</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col5 ref" href="#445PhysReturnAddrReg" title='PhysReturnAddrReg' data-ref="445PhysReturnAddrReg">PhysReturnAddrReg</a>);</td></tr>
<tr><th id="2780">2780</th><td>  }</td></tr>
<tr><th id="2781">2781</th><td></td></tr>
<tr><th id="2782">2782</th><td>  <i>// Add argument registers to the end of the list so that they are known live</i></td></tr>
<tr><th id="2783">2783</th><td><i>  // into the call.</i></td></tr>
<tr><th id="2784">2784</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col1 decl" id="451RegToPass" title='RegToPass' data-type='std::pair&lt;unsigned int, llvm::SDValue&gt; &amp;' data-ref="451RegToPass">RegToPass</dfn> : <a class="local col8 ref" href="#418RegsToPass" title='RegsToPass' data-ref="418RegsToPass">RegsToPass</a>) {</td></tr>
<tr><th id="2785">2785</th><td>    <a class="local col8 ref" href="#448Ops" title='Ops' data-ref="448Ops">Ops</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<a class="local col7 ref" href="#397DAG" title='DAG' data-ref="397DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE" title='llvm::SelectionDAG::getRegister' data-ref="_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE">getRegister</a>(<a class="local col1 ref" href="#451RegToPass" title='RegToPass' data-ref="451RegToPass">RegToPass</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, llvm::SDValue&gt;::first' data-ref="std::pair::first">first</a>,</td></tr>
<tr><th id="2786">2786</th><td>                                  <a class="local col1 ref" href="#451RegToPass" title='RegToPass' data-ref="451RegToPass">RegToPass</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, llvm::SDValue&gt;::second' data-ref="std::pair::second">second</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>()));</td></tr>
<tr><th id="2787">2787</th><td>  }</td></tr>
<tr><th id="2788">2788</th><td></td></tr>
<tr><th id="2789">2789</th><td>  <i>// Add a register mask operand representing the call-preserved registers.</i></td></tr>
<tr><th id="2790">2790</th><td></td></tr>
<tr><th id="2791">2791</th><td>  <em>auto</em> *<dfn class="local col2 decl" id="452TRI" title='TRI' data-type='const llvm::SIRegisterInfo *' data-ref="452TRI">TRI</dfn> = <b>static_cast</b>&lt;<em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a>*&gt;(<a class="member" href="SIISelLowering.h.html#llvm::SITargetLowering::Subtarget" title='llvm::SITargetLowering::Subtarget' data-ref="llvm::SITargetLowering::Subtarget">Subtarget</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget15getRegisterInfoEv" title='llvm::GCNSubtarget::getRegisterInfo' data-ref="_ZNK4llvm12GCNSubtarget15getRegisterInfoEv">getRegisterInfo</a>());</td></tr>
<tr><th id="2792">2792</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> *<dfn class="local col3 decl" id="453Mask" title='Mask' data-type='const uint32_t *' data-ref="453Mask">Mask</dfn> = <a class="local col2 ref" href="#452TRI" title='TRI' data-ref="452TRI">TRI</a>-&gt;<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj" title='llvm::SIRegisterInfo::getCallPreservedMask' data-ref="_ZNK4llvm14SIRegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj">getCallPreservedMask</a>(<a class="local col9 ref" href="#409MF" title='MF' data-ref="409MF">MF</a>, <a class="local col5 ref" href="#405CallConv" title='CallConv' data-ref="405CallConv">CallConv</a>);</td></tr>
<tr><th id="2793">2793</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Mask &amp;&amp; &quot;Missing call preserved mask for calling convention&quot;) ? void (0) : __assert_fail (&quot;Mask &amp;&amp; \&quot;Missing call preserved mask for calling convention\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIISelLowering.cpp&quot;, 2793, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#453Mask" title='Mask' data-ref="453Mask">Mask</a> &amp;&amp; <q>"Missing call preserved mask for calling convention"</q>);</td></tr>
<tr><th id="2794">2794</th><td>  <a class="local col8 ref" href="#448Ops" title='Ops' data-ref="448Ops">Ops</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<a class="local col7 ref" href="#397DAG" title='DAG' data-ref="397DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG15getRegisterMaskEPKj" title='llvm::SelectionDAG::getRegisterMask' data-ref="_ZN4llvm12SelectionDAG15getRegisterMaskEPKj">getRegisterMask</a>(<a class="local col3 ref" href="#453Mask" title='Mask' data-ref="453Mask">Mask</a>));</td></tr>
<tr><th id="2795">2795</th><td></td></tr>
<tr><th id="2796">2796</th><td>  <b>if</b> (<a class="local col3 ref" href="#443InFlag" title='InFlag' data-ref="443InFlag">InFlag</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>())</td></tr>
<tr><th id="2797">2797</th><td>    <a class="local col8 ref" href="#448Ops" title='Ops' data-ref="448Ops">Ops</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col3 ref" href="#443InFlag" title='InFlag' data-ref="443InFlag">InFlag</a>);</td></tr>
<tr><th id="2798">2798</th><td></td></tr>
<tr><th id="2799">2799</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDVTList" title='llvm::SDVTList' data-ref="llvm::SDVTList">SDVTList</a> <dfn class="local col4 decl" id="454NodeTys" title='NodeTys' data-type='llvm::SDVTList' data-ref="454NodeTys">NodeTys</dfn> = <a class="local col7 ref" href="#397DAG" title='DAG' data-ref="397DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG9getVTListENS_3EVTES1_" title='llvm::SelectionDAG::getVTList' data-ref="_ZN4llvm12SelectionDAG9getVTListENS_3EVTES1_">getVTList</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Other" title='llvm::MVT::SimpleValueType::Other' data-ref="llvm::MVT::SimpleValueType::Other">Other</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Glue" title='llvm::MVT::SimpleValueType::Glue' data-ref="llvm::MVT::SimpleValueType::Glue">Glue</a>);</td></tr>
<tr><th id="2800">2800</th><td></td></tr>
<tr><th id="2801">2801</th><td>  <i>// If we're doing a tall call, use a TC_RETURN here rather than an</i></td></tr>
<tr><th id="2802">2802</th><td><i>  // actual call instruction.</i></td></tr>
<tr><th id="2803">2803</th><td>  <b>if</b> (<a class="local col4 ref" href="#404IsTailCall" title='IsTailCall' data-ref="404IsTailCall">IsTailCall</a>) {</td></tr>
<tr><th id="2804">2804</th><td>    <a class="local col7 ref" href="#417MFI" title='MFI' data-ref="417MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZN4llvm16MachineFrameInfo14setHasTailCallEv" title='llvm::MachineFrameInfo::setHasTailCall' data-ref="_ZN4llvm16MachineFrameInfo14setHasTailCallEv">setHasTailCall</a>();</td></tr>
<tr><th id="2805">2805</th><td>    <b>return</b> <a class="local col7 ref" href="#397DAG" title='DAG' data-ref="397DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_8SDVTListENS_8ArrayRefINS_7SDValueEEE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_8SDVTListENS_8ArrayRefINS_7SDValueEEE">getNode</a>(<span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::TC_RETURN" title='llvm::AMDGPUISD::NodeType::TC_RETURN' data-ref="llvm::AMDGPUISD::NodeType::TC_RETURN">TC_RETURN</a>, <a class="local col8 ref" href="#398DL" title='DL' data-ref="398DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#77" title='llvm::SDVTList::SDVTList' data-ref="_ZN4llvm8SDVTListC1ERKS0_"></a><a class="local col4 ref" href="#454NodeTys" title='NodeTys' data-ref="454NodeTys">NodeTys</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E"></a><a class="local col8 ref" href="#448Ops" title='Ops' data-ref="448Ops">Ops</a>);</td></tr>
<tr><th id="2806">2806</th><td>  }</td></tr>
<tr><th id="2807">2807</th><td></td></tr>
<tr><th id="2808">2808</th><td>  <i>// Returns a chain and a flag for retval copy to use.</i></td></tr>
<tr><th id="2809">2809</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="455Call" title='Call' data-type='llvm::SDValue' data-ref="455Call">Call</dfn> = <a class="local col7 ref" href="#397DAG" title='DAG' data-ref="397DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_8SDVTListENS_8ArrayRefINS_7SDValueEEE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_8SDVTListENS_8ArrayRefINS_7SDValueEEE">getNode</a>(<span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::CALL" title='llvm::AMDGPUISD::NodeType::CALL' data-ref="llvm::AMDGPUISD::NodeType::CALL">CALL</a>, <a class="local col8 ref" href="#398DL" title='DL' data-ref="398DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#77" title='llvm::SDVTList::SDVTList' data-ref="_ZN4llvm8SDVTListC1ERKS0_"></a><a class="local col4 ref" href="#454NodeTys" title='NodeTys' data-ref="454NodeTys">NodeTys</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E"></a><a class="local col8 ref" href="#448Ops" title='Ops' data-ref="448Ops">Ops</a>);</td></tr>
<tr><th id="2810">2810</th><td>  <a class="local col2 ref" href="#402Chain" title='Chain' data-ref="402Chain">Chain</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col5 ref" href="#455Call" title='Call' data-ref="455Call">Call</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue8getValueEj" title='llvm::SDValue::getValue' data-ref="_ZNK4llvm7SDValue8getValueEj">getValue</a>(<var>0</var>);</td></tr>
<tr><th id="2811">2811</th><td>  <a class="local col3 ref" href="#443InFlag" title='InFlag' data-ref="443InFlag">InFlag</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col5 ref" href="#455Call" title='Call' data-ref="455Call">Call</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue8getValueEj" title='llvm::SDValue::getValue' data-ref="_ZNK4llvm7SDValue8getValueEj">getValue</a>(<var>1</var>);</td></tr>
<tr><th id="2812">2812</th><td></td></tr>
<tr><th id="2813">2813</th><td>  <b>if</b> (<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValuecvbEv" title='llvm::SDValue::operator bool' data-ref="_ZNK4llvm7SDValuecvbEv"></a><a class="local col9 ref" href="#419CallerSavedFP" title='CallerSavedFP' data-ref="419CallerSavedFP">CallerSavedFP</a>) {</td></tr>
<tr><th id="2814">2814</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="456FPReg" title='FPReg' data-type='llvm::SDValue' data-ref="456FPReg">FPReg</dfn> = <a class="local col7 ref" href="#397DAG" title='DAG' data-ref="397DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE" title='llvm::SelectionDAG::getRegister' data-ref="_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE">getRegister</a>(<a class="local col1 ref" href="#411Info" title='Info' data-ref="411Info">Info</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo17getFrameOffsetRegEv" title='llvm::SIMachineFunctionInfo::getFrameOffsetReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo17getFrameOffsetRegEv">getFrameOffsetReg</a>(), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="2815">2815</th><td>    <a class="local col2 ref" href="#402Chain" title='Chain' data-ref="402Chain">Chain</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col7 ref" href="#397DAG" title='DAG' data-ref="397DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG12getCopyToRegENS_7SDValueERKNS_5SDLocES1_S1_S1_" title='llvm::SelectionDAG::getCopyToReg' data-ref="_ZN4llvm12SelectionDAG12getCopyToRegENS_7SDValueERKNS_5SDLocES1_S1_S1_">getCopyToReg</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#402Chain" title='Chain' data-ref="402Chain">Chain</a>, <a class="local col8 ref" href="#398DL" title='DL' data-ref="398DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#456FPReg" title='FPReg' data-ref="456FPReg">FPReg</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#419CallerSavedFP" title='CallerSavedFP' data-ref="419CallerSavedFP">CallerSavedFP</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#443InFlag" title='InFlag' data-ref="443InFlag">InFlag</a>);</td></tr>
<tr><th id="2816">2816</th><td>    <a class="local col3 ref" href="#443InFlag" title='InFlag' data-ref="443InFlag">InFlag</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col2 ref" href="#402Chain" title='Chain' data-ref="402Chain">Chain</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue8getValueEj" title='llvm::SDValue::getValue' data-ref="_ZNK4llvm7SDValue8getValueEj">getValue</a>(<var>1</var>);</td></tr>
<tr><th id="2817">2817</th><td>  }</td></tr>
<tr><th id="2818">2818</th><td></td></tr>
<tr><th id="2819">2819</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="457CalleePopBytes" title='CalleePopBytes' data-type='uint64_t' data-ref="457CalleePopBytes">CalleePopBytes</dfn> = <a class="local col5 ref" href="#415NumBytes" title='NumBytes' data-ref="415NumBytes">NumBytes</a>;</td></tr>
<tr><th id="2820">2820</th><td>  <a class="local col2 ref" href="#402Chain" title='Chain' data-ref="402Chain">Chain</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col7 ref" href="#397DAG" title='DAG' data-ref="397DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getCALLSEQ_ENDENS_7SDValueES1_S1_S1_RKNS_5SDLocE" title='llvm::SelectionDAG::getCALLSEQ_END' data-ref="_ZN4llvm12SelectionDAG14getCALLSEQ_ENDENS_7SDValueES1_S1_S1_RKNS_5SDLocE">getCALLSEQ_END</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#402Chain" title='Chain' data-ref="402Chain">Chain</a>, <a class="local col7 ref" href="#397DAG" title='DAG' data-ref="397DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<var>0</var>, <a class="local col8 ref" href="#398DL" title='DL' data-ref="398DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>),</td></tr>
<tr><th id="2821">2821</th><td>                             <a class="local col7 ref" href="#397DAG" title='DAG' data-ref="397DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col7 ref" href="#457CalleePopBytes" title='CalleePopBytes' data-ref="457CalleePopBytes">CalleePopBytes</a>, <a class="local col8 ref" href="#398DL" title='DL' data-ref="398DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>),</td></tr>
<tr><th id="2822">2822</th><td>                             <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#443InFlag" title='InFlag' data-ref="443InFlag">InFlag</a>, <a class="local col8 ref" href="#398DL" title='DL' data-ref="398DL">DL</a>);</td></tr>
<tr><th id="2823">2823</th><td>  <b>if</b> (!<a class="local col1 ref" href="#401Ins" title='Ins' data-ref="401Ins">Ins</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>())</td></tr>
<tr><th id="2824">2824</th><td>    <a class="local col3 ref" href="#443InFlag" title='InFlag' data-ref="443InFlag">InFlag</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col2 ref" href="#402Chain" title='Chain' data-ref="402Chain">Chain</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue8getValueEj" title='llvm::SDValue::getValue' data-ref="_ZNK4llvm7SDValue8getValueEj">getValue</a>(<var>1</var>);</td></tr>
<tr><th id="2825">2825</th><td></td></tr>
<tr><th id="2826">2826</th><td>  <i>// Handle result values, copying them out of physregs into vregs that we</i></td></tr>
<tr><th id="2827">2827</th><td><i>  // return.</i></td></tr>
<tr><th id="2828">2828</th><td>  <b>return</b> <a class="member" href="#_ZNK4llvm16SITargetLowering15LowerCallResultENS_7SDValueES1_jbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EEbS1_" title='llvm::SITargetLowering::LowerCallResult' data-ref="_ZNK4llvm16SITargetLowering15LowerCallResultENS_7SDValueES1_jbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EEbS1_">LowerCallResult</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#402Chain" title='Chain' data-ref="402Chain">Chain</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#443InFlag" title='InFlag' data-ref="443InFlag">InFlag</a>, <a class="local col5 ref" href="#405CallConv" title='CallConv' data-ref="405CallConv">CallConv</a>, <a class="local col6 ref" href="#406IsVarArg" title='IsVarArg' data-ref="406IsVarArg">IsVarArg</a>, <a class="local col1 ref" href="#401Ins" title='Ins' data-ref="401Ins">Ins</a>, <a class="local col8 ref" href="#398DL" title='DL' data-ref="398DL">DL</a>, <span class='refarg'><a class="local col7 ref" href="#397DAG" title='DAG' data-ref="397DAG">DAG</a></span>,</td></tr>
<tr><th id="2829">2829</th><td>                         <span class='refarg'><a class="local col6 ref" href="#396InVals" title='InVals' data-ref="396InVals">InVals</a></span>, <a class="local col8 ref" href="#408IsThisReturn" title='IsThisReturn' data-ref="408IsThisReturn">IsThisReturn</a>,</td></tr>
<tr><th id="2830">2830</th><td>                         <a class="local col8 ref" href="#408IsThisReturn" title='IsThisReturn' data-ref="408IsThisReturn">IsThisReturn</a> ? <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#400OutVals" title='OutVals' data-ref="400OutVals">OutVals</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a> : <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>));</td></tr>
<tr><th id="2831">2831</th><td>}</td></tr>
<tr><th id="2832">2832</th><td></td></tr>
<tr><th id="2833">2833</th><td><em>unsigned</em> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm16SITargetLowering17getRegisterByNameEPKcNS_3EVTERNS_12SelectionDAGE" title='llvm::SITargetLowering::getRegisterByName' data-ref="_ZNK4llvm16SITargetLowering17getRegisterByNameEPKcNS_3EVTERNS_12SelectionDAGE">getRegisterByName</dfn>(<em>const</em> <em>char</em>* <dfn class="local col8 decl" id="458RegName" title='RegName' data-type='const char *' data-ref="458RegName">RegName</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col9 decl" id="459VT" title='VT' data-type='llvm::EVT' data-ref="459VT">VT</dfn>,</td></tr>
<tr><th id="2834">2834</th><td>                                             <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col0 decl" id="460DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="460DAG">DAG</dfn>) <em>const</em> {</td></tr>
<tr><th id="2835">2835</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="461Reg" title='Reg' data-type='unsigned int' data-ref="461Reg">Reg</dfn> = StringSwitch&lt;<em>unsigned</em>&gt;(RegName)</td></tr>
<tr><th id="2836">2836</th><td>    .Case(<q>"m0"</q>, AMDGPU::<span class='error' title="no member named &apos;M0&apos; in namespace &apos;llvm::AMDGPU&apos;">M0</span>)</td></tr>
<tr><th id="2837">2837</th><td>    .Case(<q>"exec"</q>, AMDGPU::<span class='error' title="no member named &apos;EXEC&apos; in namespace &apos;llvm::AMDGPU&apos;">EXEC</span>)</td></tr>
<tr><th id="2838">2838</th><td>    .Case(<q>"exec_lo"</q>, AMDGPU::<span class='error' title="no member named &apos;EXEC_LO&apos; in namespace &apos;llvm::AMDGPU&apos;">EXEC_LO</span>)</td></tr>
<tr><th id="2839">2839</th><td>    .Case(<q>"exec_hi"</q>, AMDGPU::<span class='error' title="no member named &apos;EXEC_HI&apos; in namespace &apos;llvm::AMDGPU&apos;">EXEC_HI</span>)</td></tr>
<tr><th id="2840">2840</th><td>    .Case(<q>"flat_scratch"</q>, AMDGPU::<span class='error' title="no member named &apos;FLAT_SCR&apos; in namespace &apos;llvm::AMDGPU&apos;">FLAT_SCR</span>)</td></tr>
<tr><th id="2841">2841</th><td>    .Case(<q>"flat_scratch_lo"</q>, AMDGPU::<span class='error' title="no member named &apos;FLAT_SCR_LO&apos; in namespace &apos;llvm::AMDGPU&apos;">FLAT_SCR_LO</span>)</td></tr>
<tr><th id="2842">2842</th><td>    .Case(<q>"flat_scratch_hi"</q>, AMDGPU::<span class='error' title="no member named &apos;FLAT_SCR_HI&apos; in namespace &apos;llvm::AMDGPU&apos;">FLAT_SCR_HI</span>)</td></tr>
<tr><th id="2843">2843</th><td>    .Default(AMDGPU::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoRegister</span>);</td></tr>
<tr><th id="2844">2844</th><td></td></tr>
<tr><th id="2845">2845</th><td>  <b>if</b> (Reg == AMDGPU::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoRegister</span>) {</td></tr>
<tr><th id="2846">2846</th><td>    <a class="ref" href="../../../include/llvm/Support/ErrorHandling.h.html#_ZN4llvm18report_fatal_errorERKNS_5TwineEb" title='llvm::report_fatal_error' data-ref="_ZN4llvm18report_fatal_errorERKNS_5TwineEb">report_fatal_error</a>(<a class="type" href="../../../include/llvm/ADT/Twine.h.html#llvm::Twine" title='llvm::Twine' data-ref="llvm::Twine">Twine</a><a class="ref" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1ERKS0_" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1ERKS0_">(</a><q>"invalid register name \""</q></td></tr>
<tr><th id="2847">2847</th><td>                             <a class="ref" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvmplEPKcRKNS_9StringRefE" title='llvm::operator+' data-ref="_ZN4llvmplEPKcRKNS_9StringRefE">+</a> <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a><a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc">(</a><a class="local col8 ref" href="#458RegName" title='RegName' data-ref="458RegName">RegName</a>)  <a class="ref" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvmplERKNS_5TwineES2_" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_5TwineES2_">+</a> <a class="ref fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>"\"."</q>));</td></tr>
<tr><th id="2848">2848</th><td></td></tr>
<tr><th id="2849">2849</th><td>  }</td></tr>
<tr><th id="2850">2850</th><td></td></tr>
<tr><th id="2851">2851</th><td>  <b>if</b> ((Subtarget-&gt;getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||</td></tr>
<tr><th id="2852">2852</th><td>       Subtarget-&gt;getGeneration() &gt;= AMDGPUSubtarget::GFX10) &amp;&amp;</td></tr>
<tr><th id="2853">2853</th><td>       Subtarget-&gt;getRegisterInfo()-&gt;<span class='error' title="no member named &apos;regsOverlap&apos; in &apos;llvm::SIRegisterInfo&apos;">regsOverlap</span>(Reg, AMDGPU::<span class='error' title="no member named &apos;FLAT_SCR&apos; in namespace &apos;llvm::AMDGPU&apos;">FLAT_SCR</span>)) {</td></tr>
<tr><th id="2854">2854</th><td>    <a class="ref" href="../../../include/llvm/Support/ErrorHandling.h.html#_ZN4llvm18report_fatal_errorERKNS_5TwineEb" title='llvm::report_fatal_error' data-ref="_ZN4llvm18report_fatal_errorERKNS_5TwineEb">report_fatal_error</a>(<a class="type" href="../../../include/llvm/ADT/Twine.h.html#llvm::Twine" title='llvm::Twine' data-ref="llvm::Twine">Twine</a><a class="ref" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1ERKS0_" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1ERKS0_">(</a><q>"invalid register \""</q></td></tr>
<tr><th id="2855">2855</th><td>                             <a class="ref" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvmplEPKcRKNS_9StringRefE" title='llvm::operator+' data-ref="_ZN4llvmplEPKcRKNS_9StringRefE">+</a> <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a><a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc">(</a><a class="local col8 ref" href="#458RegName" title='RegName' data-ref="458RegName">RegName</a>)  <a class="ref" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvmplERKNS_5TwineES2_" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_5TwineES2_">+</a> <a class="ref fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>"\" for subtarget."</q>));</td></tr>
<tr><th id="2856">2856</th><td>  }</td></tr>
<tr><th id="2857">2857</th><td></td></tr>
<tr><th id="2858">2858</th><td>  <b>switch</b> (<a class="local col1 ref" href="#461Reg" title='Reg' data-ref="461Reg">Reg</a>) {</td></tr>
<tr><th id="2859">2859</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;M0&apos; in namespace &apos;llvm::AMDGPU&apos;">M0</span>:</td></tr>
<tr><th id="2860">2860</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;EXEC_LO&apos; in namespace &apos;llvm::AMDGPU&apos;">EXEC_LO</span>:</td></tr>
<tr><th id="2861">2861</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;EXEC_HI&apos; in namespace &apos;llvm::AMDGPU&apos;">EXEC_HI</span>:</td></tr>
<tr><th id="2862">2862</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;FLAT_SCR_LO&apos; in namespace &apos;llvm::AMDGPU&apos;">FLAT_SCR_LO</span>:</td></tr>
<tr><th id="2863">2863</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;FLAT_SCR_HI&apos; in namespace &apos;llvm::AMDGPU&apos;">FLAT_SCR_HI</span>:</td></tr>
<tr><th id="2864">2864</th><td>    <b>if</b> (VT.getSizeInBits() == <var>32</var>)</td></tr>
<tr><th id="2865">2865</th><td>      <b>return</b> Reg;</td></tr>
<tr><th id="2866">2866</th><td>    <b>break</b>;</td></tr>
<tr><th id="2867">2867</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;EXEC&apos; in namespace &apos;llvm::AMDGPU&apos;">EXEC</span>:</td></tr>
<tr><th id="2868">2868</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;FLAT_SCR&apos; in namespace &apos;llvm::AMDGPU&apos;">FLAT_SCR</span>:</td></tr>
<tr><th id="2869">2869</th><td>    <b>if</b> (VT.getSizeInBits() == <var>64</var>)</td></tr>
<tr><th id="2870">2870</th><td>      <b>return</b> Reg;</td></tr>
<tr><th id="2871">2871</th><td>    <b>break</b>;</td></tr>
<tr><th id="2872">2872</th><td>  <b>default</b>:</td></tr>
<tr><th id="2873">2873</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;missing register type checking&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIISelLowering.cpp&quot;, 2873)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"missing register type checking"</q>);</td></tr>
<tr><th id="2874">2874</th><td>  }</td></tr>
<tr><th id="2875">2875</th><td></td></tr>
<tr><th id="2876">2876</th><td>  <a class="ref" href="../../../include/llvm/Support/ErrorHandling.h.html#_ZN4llvm18report_fatal_errorERKNS_5TwineEb" title='llvm::report_fatal_error' data-ref="_ZN4llvm18report_fatal_errorERKNS_5TwineEb">report_fatal_error</a>(<a class="type" href="../../../include/llvm/ADT/Twine.h.html#llvm::Twine" title='llvm::Twine' data-ref="llvm::Twine">Twine</a><a class="ref" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1ERKS0_" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1ERKS0_">(</a><q>"invalid type for register \""</q></td></tr>
<tr><th id="2877">2877</th><td>                           <a class="ref" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvmplEPKcRKNS_9StringRefE" title='llvm::operator+' data-ref="_ZN4llvmplEPKcRKNS_9StringRefE">+</a> <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a><a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc">(</a><a class="local col8 ref" href="#458RegName" title='RegName' data-ref="458RegName">RegName</a>) <a class="ref" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvmplERKNS_5TwineES2_" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_5TwineES2_">+</a> <a class="ref fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>"\"."</q>));</td></tr>
<tr><th id="2878">2878</th><td>}</td></tr>
<tr><th id="2879">2879</th><td></td></tr>
<tr><th id="2880">2880</th><td><i>// If kill is not the last instruction, split the block so kill is always a</i></td></tr>
<tr><th id="2881">2881</th><td><i>// proper terminator.</i></td></tr>
<tr><th id="2882">2882</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm16SITargetLowering14splitKillBlockERNS_12MachineInstrEPNS_17MachineBasicBlockE" title='llvm::SITargetLowering::splitKillBlock' data-ref="_ZNK4llvm16SITargetLowering14splitKillBlockERNS_12MachineInstrEPNS_17MachineBasicBlockE">splitKillBlock</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="462MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="462MI">MI</dfn>,</td></tr>
<tr><th id="2883">2883</th><td>                                                    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="463BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="463BB">BB</dfn>) <em>const</em> {</td></tr>
<tr><th id="2884">2884</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col4 decl" id="464TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="464TII">TII</dfn> = <a class="member" href="#_ZNK4llvm16SITargetLowering12getSubtargetEv" title='llvm::SITargetLowering::getSubtarget' data-ref="_ZNK4llvm16SITargetLowering12getSubtargetEv">getSubtarget</a>()-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="2885">2885</th><td></td></tr>
<tr><th id="2886">2886</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col5 decl" id="465SplitPoint" title='SplitPoint' data-type='MachineBasicBlock::iterator' data-ref="465SplitPoint">SplitPoint</dfn><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE">(</a>&amp;<a class="local col2 ref" href="#462MI" title='MI' data-ref="462MI">MI</a>);</td></tr>
<tr><th id="2887">2887</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col5 ref" href="#465SplitPoint" title='SplitPoint' data-ref="465SplitPoint">SplitPoint</a>;</td></tr>
<tr><th id="2888">2888</th><td></td></tr>
<tr><th id="2889">2889</th><td>  <b>if</b> (<a class="local col5 ref" href="#465SplitPoint" title='SplitPoint' data-ref="465SplitPoint">SplitPoint</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col3 ref" href="#463BB" title='BB' data-ref="463BB">BB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>()) {</td></tr>
<tr><th id="2890">2890</th><td>    <i>// Don't bother with a new block.</i></td></tr>
<tr><th id="2891">2891</th><td>    <a class="local col2 ref" href="#462MI" title='MI' data-ref="462MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="local col4 ref" href="#464TII" title='TII' data-ref="464TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo27getKillTerminatorFromPseudoEj" title='llvm::SIInstrInfo::getKillTerminatorFromPseudo' data-ref="_ZNK4llvm11SIInstrInfo27getKillTerminatorFromPseudoEj">getKillTerminatorFromPseudo</a>(<a class="local col2 ref" href="#462MI" title='MI' data-ref="462MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()));</td></tr>
<tr><th id="2892">2892</th><td>    <b>return</b> <a class="local col3 ref" href="#463BB" title='BB' data-ref="463BB">BB</a>;</td></tr>
<tr><th id="2893">2893</th><td>  }</td></tr>
<tr><th id="2894">2894</th><td></td></tr>
<tr><th id="2895">2895</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col6 decl" id="466MF" title='MF' data-type='llvm::MachineFunction *' data-ref="466MF">MF</dfn> = <a class="local col3 ref" href="#463BB" title='BB' data-ref="463BB">BB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="2896">2896</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="467SplitBB" title='SplitBB' data-type='llvm::MachineBasicBlock *' data-ref="467SplitBB">SplitBB</dfn></td></tr>
<tr><th id="2897">2897</th><td>    = <a class="local col6 ref" href="#466MF" title='MF' data-ref="466MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE" title='llvm::MachineFunction::CreateMachineBasicBlock' data-ref="_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE">CreateMachineBasicBlock</a>(<a class="local col3 ref" href="#463BB" title='BB' data-ref="463BB">BB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock13getBasicBlockEv" title='llvm::MachineBasicBlock::getBasicBlock' data-ref="_ZNK4llvm17MachineBasicBlock13getBasicBlockEv">getBasicBlock</a>());</td></tr>
<tr><th id="2898">2898</th><td></td></tr>
<tr><th id="2899">2899</th><td>  <a class="local col6 ref" href="#466MF" title='MF' data-ref="466MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_" title='llvm::MachineFunction::insert' data-ref="_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_">insert</a>(<a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineBasicBlock, true, false, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEC1ERKS5_"></a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction::iterator" title='llvm::MachineFunction::iterator' data-type='BasicBlockListType::iterator' data-ref="llvm::MachineFunction::iterator">iterator</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorC1ENS_12ilist_detail14IteratorTraitsIT_XT1_EE7pointerE" title='llvm::ilist_iterator::ilist_iterator&lt;OptionsT, IsReverse, IsConst&gt;' data-ref="_ZN4llvm14ilist_iteratorC1ENS_12ilist_detail14IteratorTraitsIT_XT1_EE7pointerE">(</a><a class="local col3 ref" href="#463BB" title='BB' data-ref="463BB">BB</a>), <a class="local col7 ref" href="#467SplitBB" title='SplitBB' data-ref="467SplitBB">SplitBB</a>);</td></tr>
<tr><th id="2900">2900</th><td>  <a class="local col7 ref" href="#467SplitBB" title='SplitBB' data-ref="467SplitBB">SplitBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_S3_" title='llvm::MachineBasicBlock::splice' data-ref="_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_S3_">splice</a>(<a class="local col7 ref" href="#467SplitBB" title='SplitBB' data-ref="467SplitBB">SplitBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(), <a class="local col3 ref" href="#463BB" title='BB' data-ref="463BB">BB</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#465SplitPoint" title='SplitPoint' data-ref="465SplitPoint">SplitPoint</a>, <a class="local col3 ref" href="#463BB" title='BB' data-ref="463BB">BB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>());</td></tr>
<tr><th id="2901">2901</th><td></td></tr>
<tr><th id="2902">2902</th><td>  <a class="local col7 ref" href="#467SplitBB" title='SplitBB' data-ref="467SplitBB">SplitBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock31transferSuccessorsAndUpdatePHIsEPS0_" title='llvm::MachineBasicBlock::transferSuccessorsAndUpdatePHIs' data-ref="_ZN4llvm17MachineBasicBlock31transferSuccessorsAndUpdatePHIsEPS0_">transferSuccessorsAndUpdatePHIs</a>(<a class="local col3 ref" href="#463BB" title='BB' data-ref="463BB">BB</a>);</td></tr>
<tr><th id="2903">2903</th><td>  <a class="local col3 ref" href="#463BB" title='BB' data-ref="463BB">BB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="local col7 ref" href="#467SplitBB" title='SplitBB' data-ref="467SplitBB">SplitBB</a>);</td></tr>
<tr><th id="2904">2904</th><td></td></tr>
<tr><th id="2905">2905</th><td>  <a class="local col2 ref" href="#462MI" title='MI' data-ref="462MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="local col4 ref" href="#464TII" title='TII' data-ref="464TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo27getKillTerminatorFromPseudoEj" title='llvm::SIInstrInfo::getKillTerminatorFromPseudo' data-ref="_ZNK4llvm11SIInstrInfo27getKillTerminatorFromPseudoEj">getKillTerminatorFromPseudo</a>(<a class="local col2 ref" href="#462MI" title='MI' data-ref="462MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()));</td></tr>
<tr><th id="2906">2906</th><td>  <b>return</b> <a class="local col7 ref" href="#467SplitBB" title='SplitBB' data-ref="467SplitBB">SplitBB</a>;</td></tr>
<tr><th id="2907">2907</th><td>}</td></tr>
<tr><th id="2908">2908</th><td></td></tr>
<tr><th id="2909">2909</th><td><i  data-doc="_ZL22emitLoadM0FromVGPRLoopPKN4llvm11SIInstrInfoERNS_19MachineRegisterInfoERNS_17MachineBasicBlockES6_RKNS_8DebugLocERKNS_14MachineOperandEjjjjibb">// Do a v_movrels_b32 or v_movreld_b32 for each unique value of \p IdxReg in the</i></td></tr>
<tr><th id="2910">2910</th><td><i  data-doc="_ZL22emitLoadM0FromVGPRLoopPKN4llvm11SIInstrInfoERNS_19MachineRegisterInfoERNS_17MachineBasicBlockES6_RKNS_8DebugLocERKNS_14MachineOperandEjjjjibb">// wavefront. If the value is uniform and just happens to be in a VGPR, this</i></td></tr>
<tr><th id="2911">2911</th><td><i  data-doc="_ZL22emitLoadM0FromVGPRLoopPKN4llvm11SIInstrInfoERNS_19MachineRegisterInfoERNS_17MachineBasicBlockES6_RKNS_8DebugLocERKNS_14MachineOperandEjjjjibb">// will only do one iteration. In the worst case, this will loop 64 times.</i></td></tr>
<tr><th id="2912">2912</th><td><i  data-doc="_ZL22emitLoadM0FromVGPRLoopPKN4llvm11SIInstrInfoERNS_19MachineRegisterInfoERNS_17MachineBasicBlockES6_RKNS_8DebugLocERKNS_14MachineOperandEjjjjibb">//</i></td></tr>
<tr><th id="2913">2913</th><td><i  data-doc="_ZL22emitLoadM0FromVGPRLoopPKN4llvm11SIInstrInfoERNS_19MachineRegisterInfoERNS_17MachineBasicBlockES6_RKNS_8DebugLocERKNS_14MachineOperandEjjjjibb">// TODO: Just use v_readlane_b32 if we know the VGPR has a uniform value.</i></td></tr>
<tr><th id="2914">2914</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="tu decl def" id="_ZL22emitLoadM0FromVGPRLoopPKN4llvm11SIInstrInfoERNS_19MachineRegisterInfoERNS_17MachineBasicBlockES6_RKNS_8DebugLocERKNS_14MachineOperandEjjjjibb" title='emitLoadM0FromVGPRLoop' data-type='MachineBasicBlock::iterator emitLoadM0FromVGPRLoop(const llvm::SIInstrInfo * TII, llvm::MachineRegisterInfo &amp; MRI, llvm::MachineBasicBlock &amp; OrigBB, llvm::MachineBasicBlock &amp; LoopBB, const llvm::DebugLoc &amp; DL, const llvm::MachineOperand &amp; IdxReg, unsigned int InitReg, unsigned int ResultReg, unsigned int PhiReg, unsigned int InitSaveExecReg, int Offset, bool UseGPRIdxMode, bool IsIndirectSrc)' data-ref="_ZL22emitLoadM0FromVGPRLoopPKN4llvm11SIInstrInfoERNS_19MachineRegisterInfoERNS_17MachineBasicBlockES6_RKNS_8DebugLocERKNS_14MachineOperandEjjjjibb">emitLoadM0FromVGPRLoop</dfn>(</td></tr>
<tr><th id="2915">2915</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col8 decl" id="468TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="468TII">TII</dfn>,</td></tr>
<tr><th id="2916">2916</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col9 decl" id="469MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="469MRI">MRI</dfn>,</td></tr>
<tr><th id="2917">2917</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="470OrigBB" title='OrigBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="470OrigBB">OrigBB</dfn>,</td></tr>
<tr><th id="2918">2918</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="471LoopBB" title='LoopBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="471LoopBB">LoopBB</dfn>,</td></tr>
<tr><th id="2919">2919</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col2 decl" id="472DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="472DL">DL</dfn>,</td></tr>
<tr><th id="2920">2920</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="473IdxReg" title='IdxReg' data-type='const llvm::MachineOperand &amp;' data-ref="473IdxReg">IdxReg</dfn>,</td></tr>
<tr><th id="2921">2921</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="474InitReg" title='InitReg' data-type='unsigned int' data-ref="474InitReg">InitReg</dfn>,</td></tr>
<tr><th id="2922">2922</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="475ResultReg" title='ResultReg' data-type='unsigned int' data-ref="475ResultReg">ResultReg</dfn>,</td></tr>
<tr><th id="2923">2923</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="476PhiReg" title='PhiReg' data-type='unsigned int' data-ref="476PhiReg">PhiReg</dfn>,</td></tr>
<tr><th id="2924">2924</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="477InitSaveExecReg" title='InitSaveExecReg' data-type='unsigned int' data-ref="477InitSaveExecReg">InitSaveExecReg</dfn>,</td></tr>
<tr><th id="2925">2925</th><td>  <em>int</em> <dfn class="local col8 decl" id="478Offset" title='Offset' data-type='int' data-ref="478Offset">Offset</dfn>,</td></tr>
<tr><th id="2926">2926</th><td>  <em>bool</em> <dfn class="local col9 decl" id="479UseGPRIdxMode" title='UseGPRIdxMode' data-type='bool' data-ref="479UseGPRIdxMode">UseGPRIdxMode</dfn>,</td></tr>
<tr><th id="2927">2927</th><td>  <em>bool</em> <dfn class="local col0 decl" id="480IsIndirectSrc" title='IsIndirectSrc' data-type='bool' data-ref="480IsIndirectSrc">IsIndirectSrc</dfn>) {</td></tr>
<tr><th id="2928">2928</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col1 decl" id="481I" title='I' data-type='MachineBasicBlock::iterator' data-ref="481I">I</dfn> = <a class="local col1 ref" href="#471LoopBB" title='LoopBB' data-ref="471LoopBB">LoopBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>();</td></tr>
<tr><th id="2929">2929</th><td></td></tr>
<tr><th id="2930">2930</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="482PhiExec" title='PhiExec' data-type='unsigned int' data-ref="482PhiExec">PhiExec</dfn> = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;SReg_64RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_64RegClass</span>);</td></tr>
<tr><th id="2931">2931</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="483NewExec" title='NewExec' data-type='unsigned int' data-ref="483NewExec">NewExec</dfn> = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;SReg_64RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_64RegClass</span>);</td></tr>
<tr><th id="2932">2932</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="484CurrentIdxReg" title='CurrentIdxReg' data-type='unsigned int' data-ref="484CurrentIdxReg">CurrentIdxReg</dfn> = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;SGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR_32RegClass</span>);</td></tr>
<tr><th id="2933">2933</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="485CondReg" title='CondReg' data-type='unsigned int' data-ref="485CondReg">CondReg</dfn> = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;SReg_64RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_64RegClass</span>);</td></tr>
<tr><th id="2934">2934</th><td></td></tr>
<tr><th id="2935">2935</th><td>  BuildMI(LoopBB, I, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(TargetOpcode::PHI), PhiReg)</td></tr>
<tr><th id="2936">2936</th><td>    .addReg(InitReg)</td></tr>
<tr><th id="2937">2937</th><td>    .addMBB(&amp;OrigBB)</td></tr>
<tr><th id="2938">2938</th><td>    .addReg(ResultReg)</td></tr>
<tr><th id="2939">2939</th><td>    .addMBB(&amp;LoopBB);</td></tr>
<tr><th id="2940">2940</th><td></td></tr>
<tr><th id="2941">2941</th><td>  BuildMI(LoopBB, I, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(TargetOpcode::PHI), PhiExec)</td></tr>
<tr><th id="2942">2942</th><td>    .addReg(InitSaveExecReg)</td></tr>
<tr><th id="2943">2943</th><td>    .addMBB(&amp;OrigBB)</td></tr>
<tr><th id="2944">2944</th><td>    .addReg(NewExec)</td></tr>
<tr><th id="2945">2945</th><td>    .addMBB(&amp;LoopBB);</td></tr>
<tr><th id="2946">2946</th><td></td></tr>
<tr><th id="2947">2947</th><td>  <i>// Read the next variant &lt;- also loop target.</i></td></tr>
<tr><th id="2948">2948</th><td>  BuildMI(LoopBB, I, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;V_READFIRSTLANE_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_READFIRSTLANE_B32</span>), CurrentIdxReg)</td></tr>
<tr><th id="2949">2949</th><td>    .addReg(IdxReg.getReg(), getUndefRegState(IdxReg.isUndef()));</td></tr>
<tr><th id="2950">2950</th><td></td></tr>
<tr><th id="2951">2951</th><td>  <i>// Compare the just read M0 value to all possible Idx values.</i></td></tr>
<tr><th id="2952">2952</th><td>  BuildMI(LoopBB, I, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;V_CMP_EQ_U32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_CMP_EQ_U32_e64</span>), CondReg)</td></tr>
<tr><th id="2953">2953</th><td>    .addReg(CurrentIdxReg)</td></tr>
<tr><th id="2954">2954</th><td>    .addReg(IdxReg.getReg(), <var>0</var>, IdxReg.getSubReg());</td></tr>
<tr><th id="2955">2955</th><td></td></tr>
<tr><th id="2956">2956</th><td>  <i>// Update EXEC, save the original EXEC value to VCC.</i></td></tr>
<tr><th id="2957">2957</th><td>  BuildMI(LoopBB, I, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_AND_SAVEEXEC_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_AND_SAVEEXEC_B64</span>), NewExec)</td></tr>
<tr><th id="2958">2958</th><td>    .addReg(CondReg, RegState::Kill);</td></tr>
<tr><th id="2959">2959</th><td></td></tr>
<tr><th id="2960">2960</th><td>  <a class="local col9 ref" href="#469MRI" title='MRI' data-ref="469MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo13setSimpleHintEjj" title='llvm::MachineRegisterInfo::setSimpleHint' data-ref="_ZN4llvm19MachineRegisterInfo13setSimpleHintEjj">setSimpleHint</a>(<a class="local col3 ref" href="#483NewExec" title='NewExec' data-ref="483NewExec">NewExec</a>, <a class="local col5 ref" href="#485CondReg" title='CondReg' data-ref="485CondReg">CondReg</a>);</td></tr>
<tr><th id="2961">2961</th><td></td></tr>
<tr><th id="2962">2962</th><td>  <b>if</b> (<a class="local col9 ref" href="#479UseGPRIdxMode" title='UseGPRIdxMode' data-ref="479UseGPRIdxMode">UseGPRIdxMode</a>) {</td></tr>
<tr><th id="2963">2963</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="486IdxReg" title='IdxReg' data-type='unsigned int' data-ref="486IdxReg">IdxReg</dfn>;</td></tr>
<tr><th id="2964">2964</th><td>    <b>if</b> (<a class="local col8 ref" href="#478Offset" title='Offset' data-ref="478Offset">Offset</a> == <var>0</var>) {</td></tr>
<tr><th id="2965">2965</th><td>      <a class="local col6 ref" href="#486IdxReg" title='IdxReg' data-ref="486IdxReg">IdxReg</a> = <a class="local col4 ref" href="#484CurrentIdxReg" title='CurrentIdxReg' data-ref="484CurrentIdxReg">CurrentIdxReg</a>;</td></tr>
<tr><th id="2966">2966</th><td>    } <b>else</b> {</td></tr>
<tr><th id="2967">2967</th><td>      IdxReg = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;SGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR_32RegClass</span>);</td></tr>
<tr><th id="2968">2968</th><td>      BuildMI(LoopBB, I, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_ADD_I32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_ADD_I32</span>), IdxReg)</td></tr>
<tr><th id="2969">2969</th><td>        .addReg(CurrentIdxReg, RegState::Kill)</td></tr>
<tr><th id="2970">2970</th><td>        .addImm(Offset);</td></tr>
<tr><th id="2971">2971</th><td>    }</td></tr>
<tr><th id="2972">2972</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="487IdxMode" title='IdxMode' data-type='unsigned int' data-ref="487IdxMode">IdxMode</dfn> = <a class="local col0 ref" href="#480IsIndirectSrc" title='IsIndirectSrc' data-ref="480IsIndirectSrc">IsIndirectSrc</a> ?</td></tr>
<tr><th id="2973">2973</th><td>      <span class="namespace">AMDGPU::VGPRIndexMode::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::VGPRIndexMode::EncBits::SRC0_ENABLE" title='llvm::AMDGPU::VGPRIndexMode::EncBits::SRC0_ENABLE' data-ref="llvm::AMDGPU::VGPRIndexMode::EncBits::SRC0_ENABLE">SRC0_ENABLE</a> : <span class="namespace">AMDGPU::VGPRIndexMode::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::VGPRIndexMode::EncBits::DST_ENABLE" title='llvm::AMDGPU::VGPRIndexMode::EncBits::DST_ENABLE' data-ref="llvm::AMDGPU::VGPRIndexMode::EncBits::DST_ENABLE">DST_ENABLE</a>;</td></tr>
<tr><th id="2974">2974</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="488SetOn" title='SetOn' data-type='llvm::MachineInstr *' data-ref="488SetOn">SetOn</dfn> =</td></tr>
<tr><th id="2975">2975</th><td>      BuildMI(LoopBB, I, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_SET_GPR_IDX_ON&apos; in namespace &apos;llvm::AMDGPU&apos;">S_SET_GPR_IDX_ON</span>))</td></tr>
<tr><th id="2976">2976</th><td>      .addReg(IdxReg, RegState::Kill)</td></tr>
<tr><th id="2977">2977</th><td>      .addImm(IdxMode);</td></tr>
<tr><th id="2978">2978</th><td>    <a class="local col8 ref" href="#488SetOn" title='SetOn' data-ref="488SetOn">SetOn</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand10setIsUndefEb" title='llvm::MachineOperand::setIsUndef' data-ref="_ZN4llvm14MachineOperand10setIsUndefEb">setIsUndef</a>();</td></tr>
<tr><th id="2979">2979</th><td>  } <b>else</b> {</td></tr>
<tr><th id="2980">2980</th><td>    <i>// Move index from VCC into M0</i></td></tr>
<tr><th id="2981">2981</th><td>    <b>if</b> (<a class="local col8 ref" href="#478Offset" title='Offset' data-ref="478Offset">Offset</a> == <var>0</var>) {</td></tr>
<tr><th id="2982">2982</th><td>      BuildMI(LoopBB, I, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_MOV_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_MOV_B32</span>), AMDGPU::<span class='error' title="no member named &apos;M0&apos; in namespace &apos;llvm::AMDGPU&apos;">M0</span>)</td></tr>
<tr><th id="2983">2983</th><td>        .addReg(CurrentIdxReg, RegState::Kill);</td></tr>
<tr><th id="2984">2984</th><td>    } <b>else</b> {</td></tr>
<tr><th id="2985">2985</th><td>      BuildMI(LoopBB, I, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_ADD_I32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_ADD_I32</span>), AMDGPU::<span class='error' title="no member named &apos;M0&apos; in namespace &apos;llvm::AMDGPU&apos;">M0</span>)</td></tr>
<tr><th id="2986">2986</th><td>        .addReg(CurrentIdxReg, RegState::Kill)</td></tr>
<tr><th id="2987">2987</th><td>        .addImm(Offset);</td></tr>
<tr><th id="2988">2988</th><td>    }</td></tr>
<tr><th id="2989">2989</th><td>  }</td></tr>
<tr><th id="2990">2990</th><td></td></tr>
<tr><th id="2991">2991</th><td>  <i>// Update EXEC, switch all done bits to 0 and all todo bits to 1.</i></td></tr>
<tr><th id="2992">2992</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="489InsertPt" title='InsertPt' data-type='llvm::MachineInstr *' data-ref="489InsertPt">InsertPt</dfn> =</td></tr>
<tr><th id="2993">2993</th><td>    BuildMI(LoopBB, I, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_XOR_B64_term&apos; in namespace &apos;llvm::AMDGPU&apos;">S_XOR_B64_term</span>), AMDGPU::<span class='error' title="no member named &apos;EXEC&apos; in namespace &apos;llvm::AMDGPU&apos;">EXEC</span>)</td></tr>
<tr><th id="2994">2994</th><td>    .addReg(AMDGPU::<span class='error' title="no member named &apos;EXEC&apos; in namespace &apos;llvm::AMDGPU&apos;">EXEC</span>)</td></tr>
<tr><th id="2995">2995</th><td>    .addReg(NewExec);</td></tr>
<tr><th id="2996">2996</th><td></td></tr>
<tr><th id="2997">2997</th><td>  <i>// XXX - s_xor_b64 sets scc to 1 if the result is nonzero, so can we use</i></td></tr>
<tr><th id="2998">2998</th><td><i>  // s_cbranch_scc0?</i></td></tr>
<tr><th id="2999">2999</th><td><i></i></td></tr>
<tr><th id="3000">3000</th><td><i>  // Loop back to V_READFIRSTLANE_B32 if there are still variants to cover.</i></td></tr>
<tr><th id="3001">3001</th><td>  BuildMI(LoopBB, I, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_CBRANCH_EXECNZ&apos; in namespace &apos;llvm::AMDGPU&apos;">S_CBRANCH_EXECNZ</span>))</td></tr>
<tr><th id="3002">3002</th><td>    .addMBB(&amp;LoopBB);</td></tr>
<tr><th id="3003">3003</th><td></td></tr>
<tr><th id="3004">3004</th><td>  <b>return</b> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><a class="local col9 ref" href="#489InsertPt" title='InsertPt' data-ref="489InsertPt">InsertPt</a>-&gt;<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>();</td></tr>
<tr><th id="3005">3005</th><td>}</td></tr>
<tr><th id="3006">3006</th><td></td></tr>
<tr><th id="3007">3007</th><td><i  data-doc="_ZL14loadM0FromVGPRPKN4llvm11SIInstrInfoERNS_17MachineBasicBlockERNS_12MachineInstrEjjibb">// This has slightly sub-optimal regalloc when the source vector is killed by</i></td></tr>
<tr><th id="3008">3008</th><td><i  data-doc="_ZL14loadM0FromVGPRPKN4llvm11SIInstrInfoERNS_17MachineBasicBlockERNS_12MachineInstrEjjibb">// the read. The register allocator does not understand that the kill is</i></td></tr>
<tr><th id="3009">3009</th><td><i  data-doc="_ZL14loadM0FromVGPRPKN4llvm11SIInstrInfoERNS_17MachineBasicBlockERNS_12MachineInstrEjjibb">// per-workitem, so is kept alive for the whole loop so we end up not re-using a</i></td></tr>
<tr><th id="3010">3010</th><td><i  data-doc="_ZL14loadM0FromVGPRPKN4llvm11SIInstrInfoERNS_17MachineBasicBlockERNS_12MachineInstrEjjibb">// subregister from it, using 1 more VGPR than necessary. This was saved when</i></td></tr>
<tr><th id="3011">3011</th><td><i  data-doc="_ZL14loadM0FromVGPRPKN4llvm11SIInstrInfoERNS_17MachineBasicBlockERNS_12MachineInstrEjjibb">// this was expanded after register allocation.</i></td></tr>
<tr><th id="3012">3012</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="tu decl def" id="_ZL14loadM0FromVGPRPKN4llvm11SIInstrInfoERNS_17MachineBasicBlockERNS_12MachineInstrEjjibb" title='loadM0FromVGPR' data-type='MachineBasicBlock::iterator loadM0FromVGPR(const llvm::SIInstrInfo * TII, llvm::MachineBasicBlock &amp; MBB, llvm::MachineInstr &amp; MI, unsigned int InitResultReg, unsigned int PhiReg, int Offset, bool UseGPRIdxMode, bool IsIndirectSrc)' data-ref="_ZL14loadM0FromVGPRPKN4llvm11SIInstrInfoERNS_17MachineBasicBlockERNS_12MachineInstrEjjibb">loadM0FromVGPR</dfn>(<em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col0 decl" id="490TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="490TII">TII</dfn>,</td></tr>
<tr><th id="3013">3013</th><td>                                                  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="491MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="491MBB">MBB</dfn>,</td></tr>
<tr><th id="3014">3014</th><td>                                                  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="492MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="492MI">MI</dfn>,</td></tr>
<tr><th id="3015">3015</th><td>                                                  <em>unsigned</em> <dfn class="local col3 decl" id="493InitResultReg" title='InitResultReg' data-type='unsigned int' data-ref="493InitResultReg">InitResultReg</dfn>,</td></tr>
<tr><th id="3016">3016</th><td>                                                  <em>unsigned</em> <dfn class="local col4 decl" id="494PhiReg" title='PhiReg' data-type='unsigned int' data-ref="494PhiReg">PhiReg</dfn>,</td></tr>
<tr><th id="3017">3017</th><td>                                                  <em>int</em> <dfn class="local col5 decl" id="495Offset" title='Offset' data-type='int' data-ref="495Offset">Offset</dfn>,</td></tr>
<tr><th id="3018">3018</th><td>                                                  <em>bool</em> <dfn class="local col6 decl" id="496UseGPRIdxMode" title='UseGPRIdxMode' data-type='bool' data-ref="496UseGPRIdxMode">UseGPRIdxMode</dfn>,</td></tr>
<tr><th id="3019">3019</th><td>                                                  <em>bool</em> <dfn class="local col7 decl" id="497IsIndirectSrc" title='IsIndirectSrc' data-type='bool' data-ref="497IsIndirectSrc">IsIndirectSrc</dfn>) {</td></tr>
<tr><th id="3020">3020</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col8 decl" id="498MF" title='MF' data-type='llvm::MachineFunction *' data-ref="498MF">MF</dfn> = <a class="local col1 ref" href="#491MBB" title='MBB' data-ref="491MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="3021">3021</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col9 decl" id="499MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="499MRI">MRI</dfn> = <a class="local col8 ref" href="#498MF" title='MF' data-ref="498MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="3022">3022</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col0 decl" id="500DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="500DL">DL</dfn> = <a class="local col2 ref" href="#492MI" title='MI' data-ref="492MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="3023">3023</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col1 decl" id="501I" title='I' data-type='MachineBasicBlock::iterator' data-ref="501I">I</dfn><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE">(</a>&amp;<a class="local col2 ref" href="#492MI" title='MI' data-ref="492MI">MI</a>);</td></tr>
<tr><th id="3024">3024</th><td></td></tr>
<tr><th id="3025">3025</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="502DstReg" title='DstReg' data-type='unsigned int' data-ref="502DstReg">DstReg</dfn> = <a class="local col2 ref" href="#492MI" title='MI' data-ref="492MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3026">3026</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="503SaveExec" title='SaveExec' data-type='unsigned int' data-ref="503SaveExec">SaveExec</dfn> = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;SReg_64_XEXECRegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_64_XEXECRegClass</span>);</td></tr>
<tr><th id="3027">3027</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="504TmpExec" title='TmpExec' data-type='unsigned int' data-ref="504TmpExec">TmpExec</dfn> = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;SReg_64_XEXECRegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_64_XEXECRegClass</span>);</td></tr>
<tr><th id="3028">3028</th><td></td></tr>
<tr><th id="3029">3029</th><td>  BuildMI(MBB, I, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(TargetOpcode::IMPLICIT_DEF), TmpExec);</td></tr>
<tr><th id="3030">3030</th><td></td></tr>
<tr><th id="3031">3031</th><td>  <i>// Save the EXEC mask</i></td></tr>
<tr><th id="3032">3032</th><td>  BuildMI(MBB, I, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_MOV_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_MOV_B64</span>), SaveExec)</td></tr>
<tr><th id="3033">3033</th><td>    .addReg(AMDGPU::<span class='error' title="no member named &apos;EXEC&apos; in namespace &apos;llvm::AMDGPU&apos;">EXEC</span>);</td></tr>
<tr><th id="3034">3034</th><td></td></tr>
<tr><th id="3035">3035</th><td>  <i>// To insert the loop we need to split the block. Move everything after this</i></td></tr>
<tr><th id="3036">3036</th><td><i>  // point to a new block, and insert a new empty block between the two.</i></td></tr>
<tr><th id="3037">3037</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="505LoopBB" title='LoopBB' data-type='llvm::MachineBasicBlock *' data-ref="505LoopBB">LoopBB</dfn> = <a class="local col8 ref" href="#498MF" title='MF' data-ref="498MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE" title='llvm::MachineFunction::CreateMachineBasicBlock' data-ref="_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE">CreateMachineBasicBlock</a>();</td></tr>
<tr><th id="3038">3038</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="506RemainderBB" title='RemainderBB' data-type='llvm::MachineBasicBlock *' data-ref="506RemainderBB">RemainderBB</dfn> = <a class="local col8 ref" href="#498MF" title='MF' data-ref="498MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE" title='llvm::MachineFunction::CreateMachineBasicBlock' data-ref="_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE">CreateMachineBasicBlock</a>();</td></tr>
<tr><th id="3039">3039</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction::iterator" title='llvm::MachineFunction::iterator' data-type='BasicBlockListType::iterator' data-ref="llvm::MachineFunction::iterator">iterator</a> <dfn class="local col7 decl" id="507MBBI" title='MBBI' data-type='MachineFunction::iterator' data-ref="507MBBI">MBBI</dfn><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorC1ENS_12ilist_detail14IteratorTraitsIT_XT1_EE9referenceE" title='llvm::ilist_iterator::ilist_iterator&lt;OptionsT, IsReverse, IsConst&gt;' data-ref="_ZN4llvm14ilist_iteratorC1ENS_12ilist_detail14IteratorTraitsIT_XT1_EE9referenceE">(</a><a class="local col1 ref" href="#491MBB" title='MBB' data-ref="491MBB">MBB</a>);</td></tr>
<tr><th id="3040">3040</th><td>  <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col7 ref" href="#507MBBI" title='MBBI' data-ref="507MBBI">MBBI</a>;</td></tr>
<tr><th id="3041">3041</th><td></td></tr>
<tr><th id="3042">3042</th><td>  <a class="local col8 ref" href="#498MF" title='MF' data-ref="498MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_" title='llvm::MachineFunction::insert' data-ref="_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_">insert</a>(<a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineBasicBlock, true, false, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEC1ERKS5_"></a><a class="local col7 ref" href="#507MBBI" title='MBBI' data-ref="507MBBI">MBBI</a>, <a class="local col5 ref" href="#505LoopBB" title='LoopBB' data-ref="505LoopBB">LoopBB</a>);</td></tr>
<tr><th id="3043">3043</th><td>  <a class="local col8 ref" href="#498MF" title='MF' data-ref="498MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_" title='llvm::MachineFunction::insert' data-ref="_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_">insert</a>(<a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineBasicBlock, true, false, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEC1ERKS5_"></a><a class="local col7 ref" href="#507MBBI" title='MBBI' data-ref="507MBBI">MBBI</a>, <a class="local col6 ref" href="#506RemainderBB" title='RemainderBB' data-ref="506RemainderBB">RemainderBB</a>);</td></tr>
<tr><th id="3044">3044</th><td></td></tr>
<tr><th id="3045">3045</th><td>  <a class="local col5 ref" href="#505LoopBB" title='LoopBB' data-ref="505LoopBB">LoopBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="local col5 ref" href="#505LoopBB" title='LoopBB' data-ref="505LoopBB">LoopBB</a>);</td></tr>
<tr><th id="3046">3046</th><td>  <a class="local col5 ref" href="#505LoopBB" title='LoopBB' data-ref="505LoopBB">LoopBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="local col6 ref" href="#506RemainderBB" title='RemainderBB' data-ref="506RemainderBB">RemainderBB</a>);</td></tr>
<tr><th id="3047">3047</th><td></td></tr>
<tr><th id="3048">3048</th><td>  <i>// Move the rest of the block into a new block.</i></td></tr>
<tr><th id="3049">3049</th><td>  <a class="local col6 ref" href="#506RemainderBB" title='RemainderBB' data-ref="506RemainderBB">RemainderBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock31transferSuccessorsAndUpdatePHIsEPS0_" title='llvm::MachineBasicBlock::transferSuccessorsAndUpdatePHIs' data-ref="_ZN4llvm17MachineBasicBlock31transferSuccessorsAndUpdatePHIsEPS0_">transferSuccessorsAndUpdatePHIs</a>(&amp;<a class="local col1 ref" href="#491MBB" title='MBB' data-ref="491MBB">MBB</a>);</td></tr>
<tr><th id="3050">3050</th><td>  <a class="local col6 ref" href="#506RemainderBB" title='RemainderBB' data-ref="506RemainderBB">RemainderBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_S3_" title='llvm::MachineBasicBlock::splice' data-ref="_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_S3_">splice</a>(<a class="local col6 ref" href="#506RemainderBB" title='RemainderBB' data-ref="506RemainderBB">RemainderBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(), &amp;<a class="local col1 ref" href="#491MBB" title='MBB' data-ref="491MBB">MBB</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#501I" title='I' data-ref="501I">I</a>, <a class="local col1 ref" href="#491MBB" title='MBB' data-ref="491MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>());</td></tr>
<tr><th id="3051">3051</th><td></td></tr>
<tr><th id="3052">3052</th><td>  <a class="local col1 ref" href="#491MBB" title='MBB' data-ref="491MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="local col5 ref" href="#505LoopBB" title='LoopBB' data-ref="505LoopBB">LoopBB</a>);</td></tr>
<tr><th id="3053">3053</th><td></td></tr>
<tr><th id="3054">3054</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col8 decl" id="508Idx" title='Idx' data-type='const llvm::MachineOperand *' data-ref="508Idx">Idx</dfn> = TII-&gt;getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::idx);</td></tr>
<tr><th id="3055">3055</th><td></td></tr>
<tr><th id="3056">3056</th><td>  <em>auto</em> <dfn class="local col9 decl" id="509InsPt" title='InsPt' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="509InsPt">InsPt</dfn> = <a class="tu ref" href="#_ZL22emitLoadM0FromVGPRLoopPKN4llvm11SIInstrInfoERNS_19MachineRegisterInfoERNS_17MachineBasicBlockES6_RKNS_8DebugLocERKNS_14MachineOperandEjjjjibb" title='emitLoadM0FromVGPRLoop' data-use='c' data-ref="_ZL22emitLoadM0FromVGPRLoopPKN4llvm11SIInstrInfoERNS_19MachineRegisterInfoERNS_17MachineBasicBlockES6_RKNS_8DebugLocERKNS_14MachineOperandEjjjjibb">emitLoadM0FromVGPRLoop</a>(<a class="local col0 ref" href="#490TII" title='TII' data-ref="490TII">TII</a>, <span class='refarg'><a class="local col9 ref" href="#499MRI" title='MRI' data-ref="499MRI">MRI</a></span>, <span class='refarg'><a class="local col1 ref" href="#491MBB" title='MBB' data-ref="491MBB">MBB</a></span>, <span class='refarg'>*<a class="local col5 ref" href="#505LoopBB" title='LoopBB' data-ref="505LoopBB">LoopBB</a></span>, <a class="local col0 ref" href="#500DL" title='DL' data-ref="500DL">DL</a>, *<a class="local col8 ref" href="#508Idx" title='Idx' data-ref="508Idx">Idx</a>,</td></tr>
<tr><th id="3057">3057</th><td>                                      <a class="local col3 ref" href="#493InitResultReg" title='InitResultReg' data-ref="493InitResultReg">InitResultReg</a>, <a class="local col2 ref" href="#502DstReg" title='DstReg' data-ref="502DstReg">DstReg</a>, <a class="local col4 ref" href="#494PhiReg" title='PhiReg' data-ref="494PhiReg">PhiReg</a>, <a class="local col4 ref" href="#504TmpExec" title='TmpExec' data-ref="504TmpExec">TmpExec</a>,</td></tr>
<tr><th id="3058">3058</th><td>                                      <a class="local col5 ref" href="#495Offset" title='Offset' data-ref="495Offset">Offset</a>, <a class="local col6 ref" href="#496UseGPRIdxMode" title='UseGPRIdxMode' data-ref="496UseGPRIdxMode">UseGPRIdxMode</a>, <a class="local col7 ref" href="#497IsIndirectSrc" title='IsIndirectSrc' data-ref="497IsIndirectSrc">IsIndirectSrc</a>);</td></tr>
<tr><th id="3059">3059</th><td></td></tr>
<tr><th id="3060">3060</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col0 decl" id="510First" title='First' data-type='MachineBasicBlock::iterator' data-ref="510First">First</dfn> = <a class="local col6 ref" href="#506RemainderBB" title='RemainderBB' data-ref="506RemainderBB">RemainderBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>();</td></tr>
<tr><th id="3061">3061</th><td>  BuildMI(*RemainderBB, First, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_MOV_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_MOV_B64</span>), AMDGPU::<span class='error' title="no member named &apos;EXEC&apos; in namespace &apos;llvm::AMDGPU&apos;">EXEC</span>)</td></tr>
<tr><th id="3062">3062</th><td>    .addReg(SaveExec);</td></tr>
<tr><th id="3063">3063</th><td></td></tr>
<tr><th id="3064">3064</th><td>  <b>return</b> <a class="local col9 ref" href="#509InsPt" title='InsPt' data-ref="509InsPt">InsPt</a>;</td></tr>
<tr><th id="3065">3065</th><td>}</td></tr>
<tr><th id="3066">3066</th><td></td></tr>
<tr><th id="3067">3067</th><td><i  data-doc="_ZL27computeIndirectRegAndOffsetRKN4llvm14SIRegisterInfoEPKNS_19TargetRegisterClassEji">// Returns subreg index, offset</i></td></tr>
<tr><th id="3068">3068</th><td><em>static</em> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>int</em>&gt;</td></tr>
<tr><th id="3069">3069</th><td><dfn class="tu decl def" id="_ZL27computeIndirectRegAndOffsetRKN4llvm14SIRegisterInfoEPKNS_19TargetRegisterClassEji" title='computeIndirectRegAndOffset' data-type='std::pair&lt;unsigned int, int&gt; computeIndirectRegAndOffset(const llvm::SIRegisterInfo &amp; TRI, const llvm::TargetRegisterClass * SuperRC, unsigned int VecReg, int Offset)' data-ref="_ZL27computeIndirectRegAndOffsetRKN4llvm14SIRegisterInfoEPKNS_19TargetRegisterClassEji">computeIndirectRegAndOffset</dfn>(<em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> &amp;<dfn class="local col1 decl" id="511TRI" title='TRI' data-type='const llvm::SIRegisterInfo &amp;' data-ref="511TRI">TRI</dfn>,</td></tr>
<tr><th id="3070">3070</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="512SuperRC" title='SuperRC' data-type='const llvm::TargetRegisterClass *' data-ref="512SuperRC">SuperRC</dfn>,</td></tr>
<tr><th id="3071">3071</th><td>                            <em>unsigned</em> <dfn class="local col3 decl" id="513VecReg" title='VecReg' data-type='unsigned int' data-ref="513VecReg">VecReg</dfn>,</td></tr>
<tr><th id="3072">3072</th><td>                            <em>int</em> <dfn class="local col4 decl" id="514Offset" title='Offset' data-type='int' data-ref="514Offset">Offset</dfn>) {</td></tr>
<tr><th id="3073">3073</th><td>  <em>int</em> <dfn class="local col5 decl" id="515NumElts" title='NumElts' data-type='int' data-ref="515NumElts">NumElts</dfn> = TRI.<span class='error' title="no member named &apos;getRegSizeInBits&apos; in &apos;llvm::SIRegisterInfo&apos;">getRegSizeInBits</span>(*SuperRC) / <var>32</var>;</td></tr>
<tr><th id="3074">3074</th><td></td></tr>
<tr><th id="3075">3075</th><td>  <i>// Skip out of bounds offsets, or else we would end up using an undefined</i></td></tr>
<tr><th id="3076">3076</th><td><i>  // register.</i></td></tr>
<tr><th id="3077">3077</th><td>  <b>if</b> (Offset &gt;= NumElts || Offset &lt; <var>0</var>)</td></tr>
<tr><th id="3078">3078</th><td>    <b>return</b> std::make_pair(AMDGPU::<span class='error' title="no member named &apos;sub0&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0</span>, Offset);</td></tr>
<tr><th id="3079">3079</th><td></td></tr>
<tr><th id="3080">3080</th><td>  <b>return</b> std::make_pair(AMDGPU::<span class='error' title="no member named &apos;sub0&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0</span> + Offset, <var>0</var>);</td></tr>
<tr><th id="3081">3081</th><td>}</td></tr>
<tr><th id="3082">3082</th><td></td></tr>
<tr><th id="3083">3083</th><td><i  data-doc="_ZL20setM0ToIndexFromSGPRPKN4llvm11SIInstrInfoERNS_19MachineRegisterInfoERNS_12MachineInstrEibb">// Return true if the index is an SGPR and was set.</i></td></tr>
<tr><th id="3084">3084</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL20setM0ToIndexFromSGPRPKN4llvm11SIInstrInfoERNS_19MachineRegisterInfoERNS_12MachineInstrEibb" title='setM0ToIndexFromSGPR' data-type='bool setM0ToIndexFromSGPR(const llvm::SIInstrInfo * TII, llvm::MachineRegisterInfo &amp; MRI, llvm::MachineInstr &amp; MI, int Offset, bool UseGPRIdxMode, bool IsIndirectSrc)' data-ref="_ZL20setM0ToIndexFromSGPRPKN4llvm11SIInstrInfoERNS_19MachineRegisterInfoERNS_12MachineInstrEibb">setM0ToIndexFromSGPR</dfn>(<em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col6 decl" id="516TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="516TII">TII</dfn>,</td></tr>
<tr><th id="3085">3085</th><td>                                 <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="517MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="517MRI">MRI</dfn>,</td></tr>
<tr><th id="3086">3086</th><td>                                 <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="518MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="518MI">MI</dfn>,</td></tr>
<tr><th id="3087">3087</th><td>                                 <em>int</em> <dfn class="local col9 decl" id="519Offset" title='Offset' data-type='int' data-ref="519Offset">Offset</dfn>,</td></tr>
<tr><th id="3088">3088</th><td>                                 <em>bool</em> <dfn class="local col0 decl" id="520UseGPRIdxMode" title='UseGPRIdxMode' data-type='bool' data-ref="520UseGPRIdxMode">UseGPRIdxMode</dfn>,</td></tr>
<tr><th id="3089">3089</th><td>                                 <em>bool</em> <dfn class="local col1 decl" id="521IsIndirectSrc" title='IsIndirectSrc' data-type='bool' data-ref="521IsIndirectSrc">IsIndirectSrc</dfn>) {</td></tr>
<tr><th id="3090">3090</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="522MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="522MBB">MBB</dfn> = <a class="local col8 ref" href="#518MI" title='MI' data-ref="518MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="3091">3091</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col3 decl" id="523DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="523DL">DL</dfn> = <a class="local col8 ref" href="#518MI" title='MI' data-ref="518MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="3092">3092</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="524I" title='I' data-type='MachineBasicBlock::iterator' data-ref="524I">I</dfn><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE">(</a>&amp;<a class="local col8 ref" href="#518MI" title='MI' data-ref="518MI">MI</a>);</td></tr>
<tr><th id="3093">3093</th><td></td></tr>
<tr><th id="3094">3094</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col5 decl" id="525Idx" title='Idx' data-type='const llvm::MachineOperand *' data-ref="525Idx">Idx</dfn> = TII-&gt;getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::idx);</td></tr>
<tr><th id="3095">3095</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="526IdxRC" title='IdxRC' data-type='const llvm::TargetRegisterClass *' data-ref="526IdxRC">IdxRC</dfn> = <a class="local col7 ref" href="#517MRI" title='MRI' data-ref="517MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col5 ref" href="#525Idx" title='Idx' data-ref="525Idx">Idx</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="3096">3096</th><td></td></tr>
<tr><th id="3097">3097</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Idx-&gt;getReg() != AMDGPU::NoRegister) ? void (0) : __assert_fail (&quot;Idx-&gt;getReg() != AMDGPU::NoRegister&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIISelLowering.cpp&quot;, 3097, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(Idx-&gt;getReg() != AMDGPU::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoRegister</span>);</td></tr>
<tr><th id="3098">3098</th><td></td></tr>
<tr><th id="3099">3099</th><td>  <b>if</b> (!<a class="local col6 ref" href="#516TII" title='TII' data-ref="516TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getRegisterInfoEv" title='llvm::SIInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm11SIInstrInfo15getRegisterInfoEv">getRegisterInfo</a>().<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::isSGPRClass' data-ref="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE">isSGPRClass</a>(<a class="local col6 ref" href="#526IdxRC" title='IdxRC' data-ref="526IdxRC">IdxRC</a>))</td></tr>
<tr><th id="3100">3100</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3101">3101</th><td></td></tr>
<tr><th id="3102">3102</th><td>  <b>if</b> (<a class="local col0 ref" href="#520UseGPRIdxMode" title='UseGPRIdxMode' data-ref="520UseGPRIdxMode">UseGPRIdxMode</a>) {</td></tr>
<tr><th id="3103">3103</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="527IdxMode" title='IdxMode' data-type='unsigned int' data-ref="527IdxMode">IdxMode</dfn> = <a class="local col1 ref" href="#521IsIndirectSrc" title='IsIndirectSrc' data-ref="521IsIndirectSrc">IsIndirectSrc</a> ?</td></tr>
<tr><th id="3104">3104</th><td>      <span class="namespace">AMDGPU::VGPRIndexMode::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::VGPRIndexMode::EncBits::SRC0_ENABLE" title='llvm::AMDGPU::VGPRIndexMode::EncBits::SRC0_ENABLE' data-ref="llvm::AMDGPU::VGPRIndexMode::EncBits::SRC0_ENABLE">SRC0_ENABLE</a> : <span class="namespace">AMDGPU::VGPRIndexMode::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::VGPRIndexMode::EncBits::DST_ENABLE" title='llvm::AMDGPU::VGPRIndexMode::EncBits::DST_ENABLE' data-ref="llvm::AMDGPU::VGPRIndexMode::EncBits::DST_ENABLE">DST_ENABLE</a>;</td></tr>
<tr><th id="3105">3105</th><td>    <b>if</b> (<a class="local col9 ref" href="#519Offset" title='Offset' data-ref="519Offset">Offset</a> == <var>0</var>) {</td></tr>
<tr><th id="3106">3106</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="528SetOn" title='SetOn' data-type='llvm::MachineInstr *' data-ref="528SetOn">SetOn</dfn> =</td></tr>
<tr><th id="3107">3107</th><td>          BuildMI(*MBB, I, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_SET_GPR_IDX_ON&apos; in namespace &apos;llvm::AMDGPU&apos;">S_SET_GPR_IDX_ON</span>))</td></tr>
<tr><th id="3108">3108</th><td>              .add(*Idx)</td></tr>
<tr><th id="3109">3109</th><td>              .addImm(IdxMode);</td></tr>
<tr><th id="3110">3110</th><td></td></tr>
<tr><th id="3111">3111</th><td>      <a class="local col8 ref" href="#528SetOn" title='SetOn' data-ref="528SetOn">SetOn</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand10setIsUndefEb" title='llvm::MachineOperand::setIsUndef' data-ref="_ZN4llvm14MachineOperand10setIsUndefEb">setIsUndef</a>();</td></tr>
<tr><th id="3112">3112</th><td>    } <b>else</b> {</td></tr>
<tr><th id="3113">3113</th><td>      <em>unsigned</em> <dfn class="local col9 decl" id="529Tmp" title='Tmp' data-type='unsigned int' data-ref="529Tmp">Tmp</dfn> = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;SReg_32_XM0RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_32_XM0RegClass</span>);</td></tr>
<tr><th id="3114">3114</th><td>      BuildMI(*MBB, I, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_ADD_I32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_ADD_I32</span>), Tmp)</td></tr>
<tr><th id="3115">3115</th><td>          .add(*Idx)</td></tr>
<tr><th id="3116">3116</th><td>          .addImm(Offset);</td></tr>
<tr><th id="3117">3117</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="530SetOn" title='SetOn' data-type='llvm::MachineInstr *' data-ref="530SetOn">SetOn</dfn> =</td></tr>
<tr><th id="3118">3118</th><td>        BuildMI(*MBB, I, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_SET_GPR_IDX_ON&apos; in namespace &apos;llvm::AMDGPU&apos;">S_SET_GPR_IDX_ON</span>))</td></tr>
<tr><th id="3119">3119</th><td>        .addReg(Tmp, RegState::Kill)</td></tr>
<tr><th id="3120">3120</th><td>        .addImm(IdxMode);</td></tr>
<tr><th id="3121">3121</th><td></td></tr>
<tr><th id="3122">3122</th><td>      <a class="local col0 ref" href="#530SetOn" title='SetOn' data-ref="530SetOn">SetOn</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand10setIsUndefEb" title='llvm::MachineOperand::setIsUndef' data-ref="_ZN4llvm14MachineOperand10setIsUndefEb">setIsUndef</a>();</td></tr>
<tr><th id="3123">3123</th><td>    }</td></tr>
<tr><th id="3124">3124</th><td></td></tr>
<tr><th id="3125">3125</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3126">3126</th><td>  }</td></tr>
<tr><th id="3127">3127</th><td></td></tr>
<tr><th id="3128">3128</th><td>  <b>if</b> (<a class="local col9 ref" href="#519Offset" title='Offset' data-ref="519Offset">Offset</a> == <var>0</var>) {</td></tr>
<tr><th id="3129">3129</th><td>    BuildMI(*MBB, I, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_MOV_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_MOV_B32</span>), AMDGPU::<span class='error' title="no member named &apos;M0&apos; in namespace &apos;llvm::AMDGPU&apos;">M0</span>)</td></tr>
<tr><th id="3130">3130</th><td>      .add(*Idx);</td></tr>
<tr><th id="3131">3131</th><td>  } <b>else</b> {</td></tr>
<tr><th id="3132">3132</th><td>    BuildMI(*MBB, I, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_ADD_I32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_ADD_I32</span>), AMDGPU::<span class='error' title="no member named &apos;M0&apos; in namespace &apos;llvm::AMDGPU&apos;">M0</span>)</td></tr>
<tr><th id="3133">3133</th><td>      .add(*Idx)</td></tr>
<tr><th id="3134">3134</th><td>      .addImm(Offset);</td></tr>
<tr><th id="3135">3135</th><td>  }</td></tr>
<tr><th id="3136">3136</th><td></td></tr>
<tr><th id="3137">3137</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3138">3138</th><td>}</td></tr>
<tr><th id="3139">3139</th><td></td></tr>
<tr><th id="3140">3140</th><td><i  data-doc="_ZL15emitIndirectSrcRN4llvm12MachineInstrERNS_17MachineBasicBlockERKNS_12GCNSubtargetE">// Control flow needs to be inserted if indexing with a VGPR.</i></td></tr>
<tr><th id="3141">3141</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="tu decl def" id="_ZL15emitIndirectSrcRN4llvm12MachineInstrERNS_17MachineBasicBlockERKNS_12GCNSubtargetE" title='emitIndirectSrc' data-type='llvm::MachineBasicBlock * emitIndirectSrc(llvm::MachineInstr &amp; MI, llvm::MachineBasicBlock &amp; MBB, const llvm::GCNSubtarget &amp; ST)' data-ref="_ZL15emitIndirectSrcRN4llvm12MachineInstrERNS_17MachineBasicBlockERKNS_12GCNSubtargetE">emitIndirectSrc</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="531MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="531MI">MI</dfn>,</td></tr>
<tr><th id="3142">3142</th><td>                                          <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="532MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="532MBB">MBB</dfn>,</td></tr>
<tr><th id="3143">3143</th><td>                                          <em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col3 decl" id="533ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="533ST">ST</dfn>) {</td></tr>
<tr><th id="3144">3144</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col4 decl" id="534TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="534TII">TII</dfn> = <a class="local col3 ref" href="#533ST" title='ST' data-ref="533ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="3145">3145</th><td>  <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> &amp;<dfn class="local col5 decl" id="535TRI" title='TRI' data-type='const llvm::SIRegisterInfo &amp;' data-ref="535TRI">TRI</dfn> = <a class="local col4 ref" href="#534TII" title='TII' data-ref="534TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getRegisterInfoEv" title='llvm::SIInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm11SIInstrInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="3146">3146</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col6 decl" id="536MF" title='MF' data-type='llvm::MachineFunction *' data-ref="536MF">MF</dfn> = <a class="local col2 ref" href="#532MBB" title='MBB' data-ref="532MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="3147">3147</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="537MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="537MRI">MRI</dfn> = <a class="local col6 ref" href="#536MF" title='MF' data-ref="536MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="3148">3148</th><td></td></tr>
<tr><th id="3149">3149</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="538Dst" title='Dst' data-type='unsigned int' data-ref="538Dst">Dst</dfn> = <a class="local col1 ref" href="#531MI" title='MI' data-ref="531MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3150">3150</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="539SrcReg" title='SrcReg' data-type='unsigned int' data-ref="539SrcReg">SrcReg</dfn> = TII-&gt;getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src)-&gt;getReg();</td></tr>
<tr><th id="3151">3151</th><td>  <em>int</em> <dfn class="local col0 decl" id="540Offset" title='Offset' data-type='int' data-ref="540Offset">Offset</dfn> = TII-&gt;getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::offset)-&gt;getImm();</td></tr>
<tr><th id="3152">3152</th><td></td></tr>
<tr><th id="3153">3153</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="541VecRC" title='VecRC' data-type='const llvm::TargetRegisterClass *' data-ref="541VecRC">VecRC</dfn> = <a class="local col7 ref" href="#537MRI" title='MRI' data-ref="537MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col9 ref" href="#539SrcReg" title='SrcReg' data-ref="539SrcReg">SrcReg</a>);</td></tr>
<tr><th id="3154">3154</th><td></td></tr>
<tr><th id="3155">3155</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="542SubReg" title='SubReg' data-type='unsigned int' data-ref="542SubReg">SubReg</dfn>;</td></tr>
<tr><th id="3156">3156</th><td>  <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/tuple.html#_ZSt3tieDpRT_" title='std::tie' data-ref="_ZSt3tieDpRT_">tie</a>(<span class='refarg'><a class="local col2 ref" href="#542SubReg" title='SubReg' data-ref="542SubReg">SubReg</a></span>, <span class='refarg'><a class="local col0 ref" href="#540Offset" title='Offset' data-ref="540Offset">Offset</a></span>)</td></tr>
<tr><th id="3157">3157</th><td>    <a class="ref" href="../../../../../include/c++/7/tuple.html#_ZNSt5tupleIJT_T0_EEaSEOSt4pairIT_T0_E" title='std::tuple&lt;type-parameter-0-0, type-parameter-0-1&gt;::operator=' data-ref="_ZNSt5tupleIJT_T0_EEaSEOSt4pairIT_T0_E">=</a> <a class="tu ref" href="#_ZL27computeIndirectRegAndOffsetRKN4llvm14SIRegisterInfoEPKNS_19TargetRegisterClassEji" title='computeIndirectRegAndOffset' data-use='c' data-ref="_ZL27computeIndirectRegAndOffsetRKN4llvm14SIRegisterInfoEPKNS_19TargetRegisterClassEji">computeIndirectRegAndOffset</a>(<a class="local col5 ref" href="#535TRI" title='TRI' data-ref="535TRI">TRI</a>, <a class="local col1 ref" href="#541VecRC" title='VecRC' data-ref="541VecRC">VecRC</a>, <a class="local col9 ref" href="#539SrcReg" title='SrcReg' data-ref="539SrcReg">SrcReg</a>, <a class="local col0 ref" href="#540Offset" title='Offset' data-ref="540Offset">Offset</a>);</td></tr>
<tr><th id="3158">3158</th><td></td></tr>
<tr><th id="3159">3159</th><td>  <em>bool</em> <dfn class="local col3 decl" id="543UseGPRIdxMode" title='UseGPRIdxMode' data-type='bool' data-ref="543UseGPRIdxMode">UseGPRIdxMode</dfn> = <a class="local col3 ref" href="#533ST" title='ST' data-ref="533ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget16useVGPRIndexModeEb" title='llvm::GCNSubtarget::useVGPRIndexMode' data-ref="_ZNK4llvm12GCNSubtarget16useVGPRIndexModeEb">useVGPRIndexMode</a>(<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#EnableVGPRIndexMode" title='EnableVGPRIndexMode' data-use='m' data-ref="EnableVGPRIndexMode">EnableVGPRIndexMode</a>);</td></tr>
<tr><th id="3160">3160</th><td></td></tr>
<tr><th id="3161">3161</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL20setM0ToIndexFromSGPRPKN4llvm11SIInstrInfoERNS_19MachineRegisterInfoERNS_12MachineInstrEibb" title='setM0ToIndexFromSGPR' data-use='c' data-ref="_ZL20setM0ToIndexFromSGPRPKN4llvm11SIInstrInfoERNS_19MachineRegisterInfoERNS_12MachineInstrEibb">setM0ToIndexFromSGPR</a>(<a class="local col4 ref" href="#534TII" title='TII' data-ref="534TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#537MRI" title='MRI' data-ref="537MRI">MRI</a></span>, <span class='refarg'><a class="local col1 ref" href="#531MI" title='MI' data-ref="531MI">MI</a></span>, <a class="local col0 ref" href="#540Offset" title='Offset' data-ref="540Offset">Offset</a>, <a class="local col3 ref" href="#543UseGPRIdxMode" title='UseGPRIdxMode' data-ref="543UseGPRIdxMode">UseGPRIdxMode</a>, <b>true</b>)) {</td></tr>
<tr><th id="3162">3162</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="544I" title='I' data-type='MachineBasicBlock::iterator' data-ref="544I">I</dfn><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE">(</a>&amp;<a class="local col1 ref" href="#531MI" title='MI' data-ref="531MI">MI</a>);</td></tr>
<tr><th id="3163">3163</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col5 decl" id="545DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="545DL">DL</dfn> = <a class="local col1 ref" href="#531MI" title='MI' data-ref="531MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="3164">3164</th><td></td></tr>
<tr><th id="3165">3165</th><td>    <b>if</b> (<a class="local col3 ref" href="#543UseGPRIdxMode" title='UseGPRIdxMode' data-ref="543UseGPRIdxMode">UseGPRIdxMode</a>) {</td></tr>
<tr><th id="3166">3166</th><td>      <i>// TODO: Look at the uses to avoid the copy. This may require rescheduling</i></td></tr>
<tr><th id="3167">3167</th><td><i>      // to avoid interfering with other uses, so probably requires a new</i></td></tr>
<tr><th id="3168">3168</th><td><i>      // optimization pass.</i></td></tr>
<tr><th id="3169">3169</th><td>      BuildMI(MBB, I, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;V_MOV_B32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MOV_B32_e32</span>), Dst)</td></tr>
<tr><th id="3170">3170</th><td>        .addReg(SrcReg, RegState::Undef, SubReg)</td></tr>
<tr><th id="3171">3171</th><td>        .addReg(SrcReg, RegState::Implicit)</td></tr>
<tr><th id="3172">3172</th><td>        .addReg(AMDGPU::<span class='error' title="no member named &apos;M0&apos; in namespace &apos;llvm::AMDGPU&apos;">M0</span>, RegState::Implicit);</td></tr>
<tr><th id="3173">3173</th><td>      BuildMI(MBB, I, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_SET_GPR_IDX_OFF&apos; in namespace &apos;llvm::AMDGPU&apos;">S_SET_GPR_IDX_OFF</span>));</td></tr>
<tr><th id="3174">3174</th><td>    } <b>else</b> {</td></tr>
<tr><th id="3175">3175</th><td>      BuildMI(MBB, I, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;V_MOVRELS_B32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MOVRELS_B32_e32</span>), Dst)</td></tr>
<tr><th id="3176">3176</th><td>        .addReg(SrcReg, RegState::Undef, SubReg)</td></tr>
<tr><th id="3177">3177</th><td>        .addReg(SrcReg, RegState::Implicit);</td></tr>
<tr><th id="3178">3178</th><td>    }</td></tr>
<tr><th id="3179">3179</th><td></td></tr>
<tr><th id="3180">3180</th><td>    <a class="local col1 ref" href="#531MI" title='MI' data-ref="531MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="3181">3181</th><td></td></tr>
<tr><th id="3182">3182</th><td>    <b>return</b> &amp;<a class="local col2 ref" href="#532MBB" title='MBB' data-ref="532MBB">MBB</a>;</td></tr>
<tr><th id="3183">3183</th><td>  }</td></tr>
<tr><th id="3184">3184</th><td></td></tr>
<tr><th id="3185">3185</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col6 decl" id="546DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="546DL">DL</dfn> = <a class="local col1 ref" href="#531MI" title='MI' data-ref="531MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="3186">3186</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="547I" title='I' data-type='MachineBasicBlock::iterator' data-ref="547I">I</dfn><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE">(</a>&amp;<a class="local col1 ref" href="#531MI" title='MI' data-ref="531MI">MI</a>);</td></tr>
<tr><th id="3187">3187</th><td></td></tr>
<tr><th id="3188">3188</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="548PhiReg" title='PhiReg' data-type='unsigned int' data-ref="548PhiReg">PhiReg</dfn> = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;VGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR_32RegClass</span>);</td></tr>
<tr><th id="3189">3189</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="549InitReg" title='InitReg' data-type='unsigned int' data-ref="549InitReg">InitReg</dfn> = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;VGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR_32RegClass</span>);</td></tr>
<tr><th id="3190">3190</th><td></td></tr>
<tr><th id="3191">3191</th><td>  BuildMI(MBB, I, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(TargetOpcode::IMPLICIT_DEF), InitReg);</td></tr>
<tr><th id="3192">3192</th><td></td></tr>
<tr><th id="3193">3193</th><td>  <em>auto</em> <dfn class="local col0 decl" id="550InsPt" title='InsPt' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="550InsPt">InsPt</dfn> = <a class="tu ref" href="#_ZL14loadM0FromVGPRPKN4llvm11SIInstrInfoERNS_17MachineBasicBlockERNS_12MachineInstrEjjibb" title='loadM0FromVGPR' data-use='c' data-ref="_ZL14loadM0FromVGPRPKN4llvm11SIInstrInfoERNS_17MachineBasicBlockERNS_12MachineInstrEjjibb">loadM0FromVGPR</a>(<a class="local col4 ref" href="#534TII" title='TII' data-ref="534TII">TII</a>, <span class='refarg'><a class="local col2 ref" href="#532MBB" title='MBB' data-ref="532MBB">MBB</a></span>, <span class='refarg'><a class="local col1 ref" href="#531MI" title='MI' data-ref="531MI">MI</a></span>, <a class="local col9 ref" href="#549InitReg" title='InitReg' data-ref="549InitReg">InitReg</a>, <a class="local col8 ref" href="#548PhiReg" title='PhiReg' data-ref="548PhiReg">PhiReg</a>,</td></tr>
<tr><th id="3194">3194</th><td>                              <a class="local col0 ref" href="#540Offset" title='Offset' data-ref="540Offset">Offset</a>, <a class="local col3 ref" href="#543UseGPRIdxMode" title='UseGPRIdxMode' data-ref="543UseGPRIdxMode">UseGPRIdxMode</a>, <b>true</b>);</td></tr>
<tr><th id="3195">3195</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="551LoopBB" title='LoopBB' data-type='llvm::MachineBasicBlock *' data-ref="551LoopBB">LoopBB</dfn> = <a class="local col0 ref" href="#550InsPt" title='InsPt' data-ref="550InsPt">InsPt</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="3196">3196</th><td></td></tr>
<tr><th id="3197">3197</th><td>  <b>if</b> (<a class="local col3 ref" href="#543UseGPRIdxMode" title='UseGPRIdxMode' data-ref="543UseGPRIdxMode">UseGPRIdxMode</a>) {</td></tr>
<tr><th id="3198">3198</th><td>    BuildMI(*LoopBB, InsPt, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;V_MOV_B32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MOV_B32_e32</span>), Dst)</td></tr>
<tr><th id="3199">3199</th><td>      .addReg(SrcReg, RegState::Undef, SubReg)</td></tr>
<tr><th id="3200">3200</th><td>      .addReg(SrcReg, RegState::Implicit)</td></tr>
<tr><th id="3201">3201</th><td>      .addReg(AMDGPU::<span class='error' title="no member named &apos;M0&apos; in namespace &apos;llvm::AMDGPU&apos;">M0</span>, RegState::Implicit);</td></tr>
<tr><th id="3202">3202</th><td>    BuildMI(*LoopBB, InsPt, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_SET_GPR_IDX_OFF&apos; in namespace &apos;llvm::AMDGPU&apos;">S_SET_GPR_IDX_OFF</span>));</td></tr>
<tr><th id="3203">3203</th><td>  } <b>else</b> {</td></tr>
<tr><th id="3204">3204</th><td>    BuildMI(*LoopBB, InsPt, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;V_MOVRELS_B32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MOVRELS_B32_e32</span>), Dst)</td></tr>
<tr><th id="3205">3205</th><td>      .addReg(SrcReg, RegState::Undef, SubReg)</td></tr>
<tr><th id="3206">3206</th><td>      .addReg(SrcReg, RegState::Implicit);</td></tr>
<tr><th id="3207">3207</th><td>  }</td></tr>
<tr><th id="3208">3208</th><td></td></tr>
<tr><th id="3209">3209</th><td>  <a class="local col1 ref" href="#531MI" title='MI' data-ref="531MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="3210">3210</th><td></td></tr>
<tr><th id="3211">3211</th><td>  <b>return</b> <a class="local col1 ref" href="#551LoopBB" title='LoopBB' data-ref="551LoopBB">LoopBB</a>;</td></tr>
<tr><th id="3212">3212</th><td>}</td></tr>
<tr><th id="3213">3213</th><td></td></tr>
<tr><th id="3214">3214</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL16getMOVRELDPseudoRKN4llvm14SIRegisterInfoEPKNS_19TargetRegisterClassE" title='getMOVRELDPseudo' data-type='unsigned int getMOVRELDPseudo(const llvm::SIRegisterInfo &amp; TRI, const llvm::TargetRegisterClass * VecRC)' data-ref="_ZL16getMOVRELDPseudoRKN4llvm14SIRegisterInfoEPKNS_19TargetRegisterClassE">getMOVRELDPseudo</dfn>(<em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> &amp;<dfn class="local col2 decl" id="552TRI" title='TRI' data-type='const llvm::SIRegisterInfo &amp;' data-ref="552TRI">TRI</dfn>,</td></tr>
<tr><th id="3215">3215</th><td>                                 <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="553VecRC" title='VecRC' data-type='const llvm::TargetRegisterClass *' data-ref="553VecRC">VecRC</dfn>) {</td></tr>
<tr><th id="3216">3216</th><td>  <b>switch</b> (TRI.<span class='error' title="no member named &apos;getRegSizeInBits&apos; in &apos;llvm::SIRegisterInfo&apos;">getRegSizeInBits</span>(*VecRC)) {</td></tr>
<tr><th id="3217">3217</th><td>  <b>case</b> <var>32</var>: <i>// 4 bytes</i></td></tr>
<tr><th id="3218">3218</th><td>    <b>return</b> AMDGPU::V_MOVRELD_B32_V1;</td></tr>
<tr><th id="3219">3219</th><td>  <b>case</b> <var>64</var>: <i>// 8 bytes</i></td></tr>
<tr><th id="3220">3220</th><td>    <b>return</b> AMDGPU::V_MOVRELD_B32_V2;</td></tr>
<tr><th id="3221">3221</th><td>  <b>case</b> <var>128</var>: <i>// 16 bytes</i></td></tr>
<tr><th id="3222">3222</th><td>    <b>return</b> AMDGPU::V_MOVRELD_B32_V4;</td></tr>
<tr><th id="3223">3223</th><td>  <b>case</b> <var>256</var>: <i>// 32 bytes</i></td></tr>
<tr><th id="3224">3224</th><td>    <b>return</b> AMDGPU::V_MOVRELD_B32_V8;</td></tr>
<tr><th id="3225">3225</th><td>  <b>case</b> <var>512</var>: <i>// 64 bytes</i></td></tr>
<tr><th id="3226">3226</th><td>    <b>return</b> AMDGPU::V_MOVRELD_B32_V16;</td></tr>
<tr><th id="3227">3227</th><td>  <b>default</b>:</td></tr>
<tr><th id="3228">3228</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;unsupported size for MOVRELD pseudos&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIISelLowering.cpp&quot;, 3228)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"unsupported size for MOVRELD pseudos"</q>);</td></tr>
<tr><th id="3229">3229</th><td>  }</td></tr>
<tr><th id="3230">3230</th><td>}</td></tr>
<tr><th id="3231">3231</th><td></td></tr>
<tr><th id="3232">3232</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="tu decl def" id="_ZL15emitIndirectDstRN4llvm12MachineInstrERNS_17MachineBasicBlockERKNS_12GCNSubtargetE" title='emitIndirectDst' data-type='llvm::MachineBasicBlock * emitIndirectDst(llvm::MachineInstr &amp; MI, llvm::MachineBasicBlock &amp; MBB, const llvm::GCNSubtarget &amp; ST)' data-ref="_ZL15emitIndirectDstRN4llvm12MachineInstrERNS_17MachineBasicBlockERKNS_12GCNSubtargetE">emitIndirectDst</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="554MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="554MI">MI</dfn>,</td></tr>
<tr><th id="3233">3233</th><td>                                          <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="555MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="555MBB">MBB</dfn>,</td></tr>
<tr><th id="3234">3234</th><td>                                          <em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col6 decl" id="556ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="556ST">ST</dfn>) {</td></tr>
<tr><th id="3235">3235</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col7 decl" id="557TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="557TII">TII</dfn> = <a class="local col6 ref" href="#556ST" title='ST' data-ref="556ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="3236">3236</th><td>  <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> &amp;<dfn class="local col8 decl" id="558TRI" title='TRI' data-type='const llvm::SIRegisterInfo &amp;' data-ref="558TRI">TRI</dfn> = <a class="local col7 ref" href="#557TII" title='TII' data-ref="557TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getRegisterInfoEv" title='llvm::SIInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm11SIInstrInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="3237">3237</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col9 decl" id="559MF" title='MF' data-type='llvm::MachineFunction *' data-ref="559MF">MF</dfn> = <a class="local col5 ref" href="#555MBB" title='MBB' data-ref="555MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="3238">3238</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="560MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="560MRI">MRI</dfn> = <a class="local col9 ref" href="#559MF" title='MF' data-ref="559MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="3239">3239</th><td></td></tr>
<tr><th id="3240">3240</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="561Dst" title='Dst' data-type='unsigned int' data-ref="561Dst">Dst</dfn> = <a class="local col4 ref" href="#554MI" title='MI' data-ref="554MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3241">3241</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col2 decl" id="562SrcVec" title='SrcVec' data-type='const llvm::MachineOperand *' data-ref="562SrcVec">SrcVec</dfn> = TII-&gt;getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src);</td></tr>
<tr><th id="3242">3242</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col3 decl" id="563Idx" title='Idx' data-type='const llvm::MachineOperand *' data-ref="563Idx">Idx</dfn> = TII-&gt;getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::idx);</td></tr>
<tr><th id="3243">3243</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col4 decl" id="564Val" title='Val' data-type='const llvm::MachineOperand *' data-ref="564Val">Val</dfn> = TII-&gt;getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::val);</td></tr>
<tr><th id="3244">3244</th><td>  <em>int</em> <dfn class="local col5 decl" id="565Offset" title='Offset' data-type='int' data-ref="565Offset">Offset</dfn> = TII-&gt;getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::offset)-&gt;getImm();</td></tr>
<tr><th id="3245">3245</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="566VecRC" title='VecRC' data-type='const llvm::TargetRegisterClass *' data-ref="566VecRC">VecRC</dfn> = <a class="local col0 ref" href="#560MRI" title='MRI' data-ref="560MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col2 ref" href="#562SrcVec" title='SrcVec' data-ref="562SrcVec">SrcVec</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="3246">3246</th><td></td></tr>
<tr><th id="3247">3247</th><td>  <i>// This can be an immediate, but will be folded later.</i></td></tr>
<tr><th id="3248">3248</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Val-&gt;getReg()) ? void (0) : __assert_fail (&quot;Val-&gt;getReg()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIISelLowering.cpp&quot;, 3248, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#564Val" title='Val' data-ref="564Val">Val</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="3249">3249</th><td></td></tr>
<tr><th id="3250">3250</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="567SubReg" title='SubReg' data-type='unsigned int' data-ref="567SubReg">SubReg</dfn>;</td></tr>
<tr><th id="3251">3251</th><td>  <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/tuple.html#_ZSt3tieDpRT_" title='std::tie' data-ref="_ZSt3tieDpRT_">tie</a>(<span class='refarg'><a class="local col7 ref" href="#567SubReg" title='SubReg' data-ref="567SubReg">SubReg</a></span>, <span class='refarg'><a class="local col5 ref" href="#565Offset" title='Offset' data-ref="565Offset">Offset</a></span>) <a class="ref" href="../../../../../include/c++/7/tuple.html#_ZNSt5tupleIJT_T0_EEaSEOSt4pairIT_T0_E" title='std::tuple&lt;type-parameter-0-0, type-parameter-0-1&gt;::operator=' data-ref="_ZNSt5tupleIJT_T0_EEaSEOSt4pairIT_T0_E">=</a> <a class="tu ref" href="#_ZL27computeIndirectRegAndOffsetRKN4llvm14SIRegisterInfoEPKNS_19TargetRegisterClassEji" title='computeIndirectRegAndOffset' data-use='c' data-ref="_ZL27computeIndirectRegAndOffsetRKN4llvm14SIRegisterInfoEPKNS_19TargetRegisterClassEji">computeIndirectRegAndOffset</a>(<a class="local col8 ref" href="#558TRI" title='TRI' data-ref="558TRI">TRI</a>, <a class="local col6 ref" href="#566VecRC" title='VecRC' data-ref="566VecRC">VecRC</a>,</td></tr>
<tr><th id="3252">3252</th><td>                                                         <a class="local col2 ref" href="#562SrcVec" title='SrcVec' data-ref="562SrcVec">SrcVec</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(),</td></tr>
<tr><th id="3253">3253</th><td>                                                         <a class="local col5 ref" href="#565Offset" title='Offset' data-ref="565Offset">Offset</a>);</td></tr>
<tr><th id="3254">3254</th><td>  <em>bool</em> <dfn class="local col8 decl" id="568UseGPRIdxMode" title='UseGPRIdxMode' data-type='bool' data-ref="568UseGPRIdxMode">UseGPRIdxMode</dfn> = <a class="local col6 ref" href="#556ST" title='ST' data-ref="556ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget16useVGPRIndexModeEb" title='llvm::GCNSubtarget::useVGPRIndexMode' data-ref="_ZNK4llvm12GCNSubtarget16useVGPRIndexModeEb">useVGPRIndexMode</a>(<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#EnableVGPRIndexMode" title='EnableVGPRIndexMode' data-use='m' data-ref="EnableVGPRIndexMode">EnableVGPRIndexMode</a>);</td></tr>
<tr><th id="3255">3255</th><td></td></tr>
<tr><th id="3256">3256</th><td>  <b>if</b> (Idx-&gt;getReg() == AMDGPU::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoRegister</span>) {</td></tr>
<tr><th id="3257">3257</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col9 decl" id="569I" title='I' data-type='MachineBasicBlock::iterator' data-ref="569I">I</dfn><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE">(</a>&amp;<a class="local col4 ref" href="#554MI" title='MI' data-ref="554MI">MI</a>);</td></tr>
<tr><th id="3258">3258</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col0 decl" id="570DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="570DL">DL</dfn> = <a class="local col4 ref" href="#554MI" title='MI' data-ref="554MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="3259">3259</th><td></td></tr>
<tr><th id="3260">3260</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Offset == 0) ? void (0) : __assert_fail (&quot;Offset == 0&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIISelLowering.cpp&quot;, 3260, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#565Offset" title='Offset' data-ref="565Offset">Offset</a> == <var>0</var>);</td></tr>
<tr><th id="3261">3261</th><td></td></tr>
<tr><th id="3262">3262</th><td>    BuildMI(MBB, I, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(TargetOpcode::INSERT_SUBREG), Dst)</td></tr>
<tr><th id="3263">3263</th><td>        .add(*SrcVec)</td></tr>
<tr><th id="3264">3264</th><td>        .add(*Val)</td></tr>
<tr><th id="3265">3265</th><td>        .addImm(SubReg);</td></tr>
<tr><th id="3266">3266</th><td></td></tr>
<tr><th id="3267">3267</th><td>    <a class="local col4 ref" href="#554MI" title='MI' data-ref="554MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="3268">3268</th><td>    <b>return</b> &amp;<a class="local col5 ref" href="#555MBB" title='MBB' data-ref="555MBB">MBB</a>;</td></tr>
<tr><th id="3269">3269</th><td>  }</td></tr>
<tr><th id="3270">3270</th><td></td></tr>
<tr><th id="3271">3271</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL20setM0ToIndexFromSGPRPKN4llvm11SIInstrInfoERNS_19MachineRegisterInfoERNS_12MachineInstrEibb" title='setM0ToIndexFromSGPR' data-use='c' data-ref="_ZL20setM0ToIndexFromSGPRPKN4llvm11SIInstrInfoERNS_19MachineRegisterInfoERNS_12MachineInstrEibb">setM0ToIndexFromSGPR</a>(<a class="local col7 ref" href="#557TII" title='TII' data-ref="557TII">TII</a>, <span class='refarg'><a class="local col0 ref" href="#560MRI" title='MRI' data-ref="560MRI">MRI</a></span>, <span class='refarg'><a class="local col4 ref" href="#554MI" title='MI' data-ref="554MI">MI</a></span>, <a class="local col5 ref" href="#565Offset" title='Offset' data-ref="565Offset">Offset</a>, <a class="local col8 ref" href="#568UseGPRIdxMode" title='UseGPRIdxMode' data-ref="568UseGPRIdxMode">UseGPRIdxMode</a>, <b>false</b>)) {</td></tr>
<tr><th id="3272">3272</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col1 decl" id="571I" title='I' data-type='MachineBasicBlock::iterator' data-ref="571I">I</dfn><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE">(</a>&amp;<a class="local col4 ref" href="#554MI" title='MI' data-ref="554MI">MI</a>);</td></tr>
<tr><th id="3273">3273</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col2 decl" id="572DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="572DL">DL</dfn> = <a class="local col4 ref" href="#554MI" title='MI' data-ref="554MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="3274">3274</th><td></td></tr>
<tr><th id="3275">3275</th><td>    <b>if</b> (<a class="local col8 ref" href="#568UseGPRIdxMode" title='UseGPRIdxMode' data-ref="568UseGPRIdxMode">UseGPRIdxMode</a>) {</td></tr>
<tr><th id="3276">3276</th><td>      BuildMI(MBB, I, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;V_MOV_B32_indirect&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MOV_B32_indirect</span>))</td></tr>
<tr><th id="3277">3277</th><td>          .addReg(SrcVec-&gt;getReg(), RegState::Undef, SubReg) <i>// vdst</i></td></tr>
<tr><th id="3278">3278</th><td>          .add(*Val)</td></tr>
<tr><th id="3279">3279</th><td>          .addReg(Dst, RegState::ImplicitDefine)</td></tr>
<tr><th id="3280">3280</th><td>          .addReg(SrcVec-&gt;getReg(), RegState::Implicit)</td></tr>
<tr><th id="3281">3281</th><td>          .addReg(AMDGPU::<span class='error' title="no member named &apos;M0&apos; in namespace &apos;llvm::AMDGPU&apos;">M0</span>, RegState::Implicit);</td></tr>
<tr><th id="3282">3282</th><td></td></tr>
<tr><th id="3283">3283</th><td>      BuildMI(MBB, I, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_SET_GPR_IDX_OFF&apos; in namespace &apos;llvm::AMDGPU&apos;">S_SET_GPR_IDX_OFF</span>));</td></tr>
<tr><th id="3284">3284</th><td>    } <b>else</b> {</td></tr>
<tr><th id="3285">3285</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col3 decl" id="573MovRelDesc" title='MovRelDesc' data-type='const llvm::MCInstrDesc &amp;' data-ref="573MovRelDesc">MovRelDesc</dfn> = TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(getMOVRELDPseudo(TRI, VecRC));</td></tr>
<tr><th id="3286">3286</th><td></td></tr>
<tr><th id="3287">3287</th><td>      BuildMI(MBB, I, DL, MovRelDesc)</td></tr>
<tr><th id="3288">3288</th><td>          .addReg(Dst, RegState::Define)</td></tr>
<tr><th id="3289">3289</th><td>          .addReg(SrcVec-&gt;getReg())</td></tr>
<tr><th id="3290">3290</th><td>          .add(*Val)</td></tr>
<tr><th id="3291">3291</th><td>          .addImm(SubReg - AMDGPU::<span class='error' title="no member named &apos;sub0&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0</span>);</td></tr>
<tr><th id="3292">3292</th><td>    }</td></tr>
<tr><th id="3293">3293</th><td></td></tr>
<tr><th id="3294">3294</th><td>    <a class="local col4 ref" href="#554MI" title='MI' data-ref="554MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="3295">3295</th><td>    <b>return</b> &amp;<a class="local col5 ref" href="#555MBB" title='MBB' data-ref="555MBB">MBB</a>;</td></tr>
<tr><th id="3296">3296</th><td>  }</td></tr>
<tr><th id="3297">3297</th><td></td></tr>
<tr><th id="3298">3298</th><td>  <b>if</b> (<a class="local col4 ref" href="#564Val" title='Val' data-ref="564Val">Val</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="3299">3299</th><td>    <a class="local col0 ref" href="#560MRI" title='MRI' data-ref="560MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo14clearKillFlagsEj" title='llvm::MachineRegisterInfo::clearKillFlags' data-ref="_ZNK4llvm19MachineRegisterInfo14clearKillFlagsEj">clearKillFlags</a>(<a class="local col4 ref" href="#564Val" title='Val' data-ref="564Val">Val</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="3300">3300</th><td></td></tr>
<tr><th id="3301">3301</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col4 decl" id="574DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="574DL">DL</dfn> = <a class="local col4 ref" href="#554MI" title='MI' data-ref="554MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="3302">3302</th><td></td></tr>
<tr><th id="3303">3303</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="575PhiReg" title='PhiReg' data-type='unsigned int' data-ref="575PhiReg">PhiReg</dfn> = <a class="local col0 ref" href="#560MRI" title='MRI' data-ref="560MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col6 ref" href="#566VecRC" title='VecRC' data-ref="566VecRC">VecRC</a>);</td></tr>
<tr><th id="3304">3304</th><td></td></tr>
<tr><th id="3305">3305</th><td>  <em>auto</em> <dfn class="local col6 decl" id="576InsPt" title='InsPt' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="576InsPt">InsPt</dfn> = <a class="tu ref" href="#_ZL14loadM0FromVGPRPKN4llvm11SIInstrInfoERNS_17MachineBasicBlockERNS_12MachineInstrEjjibb" title='loadM0FromVGPR' data-use='c' data-ref="_ZL14loadM0FromVGPRPKN4llvm11SIInstrInfoERNS_17MachineBasicBlockERNS_12MachineInstrEjjibb">loadM0FromVGPR</a>(<a class="local col7 ref" href="#557TII" title='TII' data-ref="557TII">TII</a>, <span class='refarg'><a class="local col5 ref" href="#555MBB" title='MBB' data-ref="555MBB">MBB</a></span>, <span class='refarg'><a class="local col4 ref" href="#554MI" title='MI' data-ref="554MI">MI</a></span>, <a class="local col2 ref" href="#562SrcVec" title='SrcVec' data-ref="562SrcVec">SrcVec</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col5 ref" href="#575PhiReg" title='PhiReg' data-ref="575PhiReg">PhiReg</a>,</td></tr>
<tr><th id="3306">3306</th><td>                              <a class="local col5 ref" href="#565Offset" title='Offset' data-ref="565Offset">Offset</a>, <a class="local col8 ref" href="#568UseGPRIdxMode" title='UseGPRIdxMode' data-ref="568UseGPRIdxMode">UseGPRIdxMode</a>, <b>false</b>);</td></tr>
<tr><th id="3307">3307</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="577LoopBB" title='LoopBB' data-type='llvm::MachineBasicBlock *' data-ref="577LoopBB">LoopBB</dfn> = <a class="local col6 ref" href="#576InsPt" title='InsPt' data-ref="576InsPt">InsPt</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="3308">3308</th><td></td></tr>
<tr><th id="3309">3309</th><td>  <b>if</b> (<a class="local col8 ref" href="#568UseGPRIdxMode" title='UseGPRIdxMode' data-ref="568UseGPRIdxMode">UseGPRIdxMode</a>) {</td></tr>
<tr><th id="3310">3310</th><td>    BuildMI(*LoopBB, InsPt, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;V_MOV_B32_indirect&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MOV_B32_indirect</span>))</td></tr>
<tr><th id="3311">3311</th><td>        .addReg(PhiReg, RegState::Undef, SubReg) <i>// vdst</i></td></tr>
<tr><th id="3312">3312</th><td>        .add(*Val)                               <i>// src0</i></td></tr>
<tr><th id="3313">3313</th><td>        .addReg(Dst, RegState::ImplicitDefine)</td></tr>
<tr><th id="3314">3314</th><td>        .addReg(PhiReg, RegState::Implicit)</td></tr>
<tr><th id="3315">3315</th><td>        .addReg(AMDGPU::<span class='error' title="no member named &apos;M0&apos; in namespace &apos;llvm::AMDGPU&apos;">M0</span>, RegState::Implicit);</td></tr>
<tr><th id="3316">3316</th><td>    BuildMI(*LoopBB, InsPt, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_SET_GPR_IDX_OFF&apos; in namespace &apos;llvm::AMDGPU&apos;">S_SET_GPR_IDX_OFF</span>));</td></tr>
<tr><th id="3317">3317</th><td>  } <b>else</b> {</td></tr>
<tr><th id="3318">3318</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col8 decl" id="578MovRelDesc" title='MovRelDesc' data-type='const llvm::MCInstrDesc &amp;' data-ref="578MovRelDesc">MovRelDesc</dfn> = TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(getMOVRELDPseudo(TRI, VecRC));</td></tr>
<tr><th id="3319">3319</th><td></td></tr>
<tr><th id="3320">3320</th><td>    BuildMI(*LoopBB, InsPt, DL, MovRelDesc)</td></tr>
<tr><th id="3321">3321</th><td>        .addReg(Dst, RegState::Define)</td></tr>
<tr><th id="3322">3322</th><td>        .addReg(PhiReg)</td></tr>
<tr><th id="3323">3323</th><td>        .add(*Val)</td></tr>
<tr><th id="3324">3324</th><td>        .addImm(SubReg - AMDGPU::<span class='error' title="no member named &apos;sub0&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0</span>);</td></tr>
<tr><th id="3325">3325</th><td>  }</td></tr>
<tr><th id="3326">3326</th><td></td></tr>
<tr><th id="3327">3327</th><td>  <a class="local col4 ref" href="#554MI" title='MI' data-ref="554MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="3328">3328</th><td></td></tr>
<tr><th id="3329">3329</th><td>  <b>return</b> <a class="local col7 ref" href="#577LoopBB" title='LoopBB' data-ref="577LoopBB">LoopBB</a>;</td></tr>
<tr><th id="3330">3330</th><td>}</td></tr>
<tr><th id="3331">3331</th><td></td></tr>
<tr><th id="3332">3332</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm16SITargetLowering27EmitInstrWithCustomInserterERNS_12MachineInstrEPNS_17MachineBasicBlockE" title='llvm::SITargetLowering::EmitInstrWithCustomInserter' data-ref="_ZNK4llvm16SITargetLowering27EmitInstrWithCustomInserterERNS_12MachineInstrEPNS_17MachineBasicBlockE">EmitInstrWithCustomInserter</dfn>(</td></tr>
<tr><th id="3333">3333</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="579MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="579MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="580BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="580BB">BB</dfn>) <em>const</em> {</td></tr>
<tr><th id="3334">3334</th><td></td></tr>
<tr><th id="3335">3335</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col1 decl" id="581TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="581TII">TII</dfn> = <a class="member" href="#_ZNK4llvm16SITargetLowering12getSubtargetEv" title='llvm::SITargetLowering::getSubtarget' data-ref="_ZNK4llvm16SITargetLowering12getSubtargetEv">getSubtarget</a>()-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="3336">3336</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col2 decl" id="582MF" title='MF' data-type='llvm::MachineFunction *' data-ref="582MF">MF</dfn> = <a class="local col0 ref" href="#580BB" title='BB' data-ref="580BB">BB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="3337">3337</th><td>  <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col3 decl" id="583MFI" title='MFI' data-type='llvm::SIMachineFunctionInfo *' data-ref="583MFI">MFI</dfn> = <a class="local col2 ref" href="#582MF" title='MF' data-ref="582MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="3338">3338</th><td></td></tr>
<tr><th id="3339">3339</th><td>  <b>if</b> (<a class="local col1 ref" href="#581TII" title='TII' data-ref="581TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isMIMGERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isMIMG' data-ref="_ZN4llvm11SIInstrInfo6isMIMGERKNS_12MachineInstrE">isMIMG</a>(<a class="local col9 ref" href="#579MI" title='MI' data-ref="579MI">MI</a>)) {</td></tr>
<tr><th id="3340">3340</th><td>    <b>if</b> (<a class="local col9 ref" href="#579MI" title='MI' data-ref="579MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_emptyEv" title='llvm::MachineInstr::memoperands_empty' data-ref="_ZNK4llvm12MachineInstr17memoperands_emptyEv">memoperands_empty</a>() &amp;&amp; <a class="local col9 ref" href="#579MI" title='MI' data-ref="579MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14mayLoadOrStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoadOrStore' data-ref="_ZNK4llvm12MachineInstr14mayLoadOrStoreENS0_9QueryTypeE">mayLoadOrStore</a>()) {</td></tr>
<tr><th id="3341">3341</th><td>      <a class="ref" href="../../../include/llvm/Support/ErrorHandling.h.html#_ZN4llvm18report_fatal_errorEPKcb" title='llvm::report_fatal_error' data-ref="_ZN4llvm18report_fatal_errorEPKcb">report_fatal_error</a>(<q>"missing mem operand from MIMG instruction"</q>);</td></tr>
<tr><th id="3342">3342</th><td>    }</td></tr>
<tr><th id="3343">3343</th><td>    <i>// Add a memoperand for mimg instructions so that they aren't assumed to</i></td></tr>
<tr><th id="3344">3344</th><td><i>    // be ordered memory instuctions.</i></td></tr>
<tr><th id="3345">3345</th><td></td></tr>
<tr><th id="3346">3346</th><td>    <b>return</b> <a class="local col0 ref" href="#580BB" title='BB' data-ref="580BB">BB</a>;</td></tr>
<tr><th id="3347">3347</th><td>  }</td></tr>
<tr><th id="3348">3348</th><td></td></tr>
<tr><th id="3349">3349</th><td>  <b>switch</b> (<a class="local col9 ref" href="#579MI" title='MI' data-ref="579MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="3350">3350</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_ADD_U64_PSEUDO&apos; in namespace &apos;llvm::AMDGPU&apos;">S_ADD_U64_PSEUDO</span>:</td></tr>
<tr><th id="3351">3351</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_SUB_U64_PSEUDO&apos; in namespace &apos;llvm::AMDGPU&apos;">S_SUB_U64_PSEUDO</span>: {</td></tr>
<tr><th id="3352">3352</th><td>    MachineRegisterInfo &amp;MRI = BB-&gt;getParent()-&gt;getRegInfo();</td></tr>
<tr><th id="3353">3353</th><td>    <em>const</em> DebugLoc &amp;DL = MI.getDebugLoc();</td></tr>
<tr><th id="3354">3354</th><td></td></tr>
<tr><th id="3355">3355</th><td>    MachineOperand &amp;Dest = MI.getOperand(<var>0</var>);</td></tr>
<tr><th id="3356">3356</th><td>    MachineOperand &amp;Src0 = MI.getOperand(<var>1</var>);</td></tr>
<tr><th id="3357">3357</th><td>    MachineOperand &amp;Src1 = MI.getOperand(<var>2</var>);</td></tr>
<tr><th id="3358">3358</th><td></td></tr>
<tr><th id="3359">3359</th><td>    <em>unsigned</em> DestSub0 = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;SReg_32_XM0RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_32_XM0RegClass</span>);</td></tr>
<tr><th id="3360">3360</th><td>    <em>unsigned</em> DestSub1 = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;SReg_32_XM0RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_32_XM0RegClass</span>);</td></tr>
<tr><th id="3361">3361</th><td></td></tr>
<tr><th id="3362">3362</th><td>    MachineOperand Src0Sub0 = TII-&gt;buildExtractSubRegOrImm(MI, MRI,</td></tr>
<tr><th id="3363">3363</th><td>     Src0, &amp;AMDGPU::<span class='error' title="no member named &apos;SReg_64RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_64RegClass</span>, AMDGPU::<span class='error' title="no member named &apos;sub0&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0</span>,</td></tr>
<tr><th id="3364">3364</th><td>     &amp;AMDGPU::<span class='error' title="no member named &apos;SReg_32_XM0RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_32_XM0RegClass</span>);</td></tr>
<tr><th id="3365">3365</th><td>    MachineOperand Src0Sub1 = TII-&gt;buildExtractSubRegOrImm(MI, MRI,</td></tr>
<tr><th id="3366">3366</th><td>      Src0, &amp;AMDGPU::<span class='error' title="no member named &apos;SReg_64RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_64RegClass</span>, AMDGPU::<span class='error' title="no member named &apos;sub1&apos; in namespace &apos;llvm::AMDGPU&apos;">sub1</span>,</td></tr>
<tr><th id="3367">3367</th><td>      &amp;AMDGPU::<span class='error' title="no member named &apos;SReg_32_XM0RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_32_XM0RegClass</span>);</td></tr>
<tr><th id="3368">3368</th><td></td></tr>
<tr><th id="3369">3369</th><td>    MachineOperand Src1Sub0 = TII-&gt;buildExtractSubRegOrImm(MI, MRI,</td></tr>
<tr><th id="3370">3370</th><td>      Src1, &amp;AMDGPU::<span class='error' title="no member named &apos;SReg_64RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_64RegClass</span>, AMDGPU::<span class='error' title="no member named &apos;sub0&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0</span>,</td></tr>
<tr><th id="3371">3371</th><td>      &amp;AMDGPU::<span class='error' title="no member named &apos;SReg_32_XM0RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_32_XM0RegClass</span>);</td></tr>
<tr><th id="3372">3372</th><td>    MachineOperand Src1Sub1 = TII-&gt;buildExtractSubRegOrImm(MI, MRI,</td></tr>
<tr><th id="3373">3373</th><td>      Src1, &amp;AMDGPU::<span class='error' title="no member named &apos;SReg_64RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_64RegClass</span>, AMDGPU::<span class='error' title="no member named &apos;sub1&apos; in namespace &apos;llvm::AMDGPU&apos;">sub1</span>,</td></tr>
<tr><th id="3374">3374</th><td>      &amp;AMDGPU::<span class='error' title="no member named &apos;SReg_32_XM0RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_32_XM0RegClass</span>);</td></tr>
<tr><th id="3375">3375</th><td></td></tr>
<tr><th id="3376">3376</th><td>    <em>bool</em> IsAdd = (MI.getOpcode() == AMDGPU::<span class='error' title="no member named &apos;S_ADD_U64_PSEUDO&apos; in namespace &apos;llvm::AMDGPU&apos;">S_ADD_U64_PSEUDO</span>);</td></tr>
<tr><th id="3377">3377</th><td></td></tr>
<tr><th id="3378">3378</th><td>    <em>unsigned</em> LoOpc = IsAdd ? AMDGPU::<span class='error' title="no member named &apos;S_ADD_U32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_ADD_U32</span> : AMDGPU::<span class='error' title="no member named &apos;S_SUB_U32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_SUB_U32</span>;</td></tr>
<tr><th id="3379">3379</th><td>    <em>unsigned</em> HiOpc = IsAdd ? AMDGPU::<span class='error' title="no member named &apos;S_ADDC_U32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_ADDC_U32</span> : AMDGPU::<span class='error' title="no member named &apos;S_SUBB_U32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_SUBB_U32</span>;</td></tr>
<tr><th id="3380">3380</th><td>    BuildMI(*BB, MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(LoOpc), DestSub0)</td></tr>
<tr><th id="3381">3381</th><td>      .add(Src0Sub0)</td></tr>
<tr><th id="3382">3382</th><td>      .add(Src1Sub0);</td></tr>
<tr><th id="3383">3383</th><td>    BuildMI(*BB, MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(HiOpc), DestSub1)</td></tr>
<tr><th id="3384">3384</th><td>      .add(Src0Sub1)</td></tr>
<tr><th id="3385">3385</th><td>      .add(Src1Sub1);</td></tr>
<tr><th id="3386">3386</th><td>    BuildMI(*BB, MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(TargetOpcode::REG_SEQUENCE), Dest.getReg())</td></tr>
<tr><th id="3387">3387</th><td>      .addReg(DestSub0)</td></tr>
<tr><th id="3388">3388</th><td>      .addImm(AMDGPU::<span class='error' title="no member named &apos;sub0&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0</span>)</td></tr>
<tr><th id="3389">3389</th><td>      .addReg(DestSub1)</td></tr>
<tr><th id="3390">3390</th><td>      .addImm(AMDGPU::<span class='error' title="no member named &apos;sub1&apos; in namespace &apos;llvm::AMDGPU&apos;">sub1</span>);</td></tr>
<tr><th id="3391">3391</th><td>    MI.eraseFromParent();</td></tr>
<tr><th id="3392">3392</th><td>    <b>return</b> BB;</td></tr>
<tr><th id="3393">3393</th><td>  }</td></tr>
<tr><th id="3394">3394</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_INIT_M0&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_INIT_M0</span>: {</td></tr>
<tr><th id="3395">3395</th><td>    BuildMI(*BB, MI.getIterator(), MI.getDebugLoc(),</td></tr>
<tr><th id="3396">3396</th><td>            TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_MOV_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_MOV_B32</span>), AMDGPU::<span class='error' title="no member named &apos;M0&apos; in namespace &apos;llvm::AMDGPU&apos;">M0</span>)</td></tr>
<tr><th id="3397">3397</th><td>        .add(MI.getOperand(<var>0</var>));</td></tr>
<tr><th id="3398">3398</th><td>    MI.eraseFromParent();</td></tr>
<tr><th id="3399">3399</th><td>    <b>return</b> BB;</td></tr>
<tr><th id="3400">3400</th><td>  }</td></tr>
<tr><th id="3401">3401</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_INIT_EXEC&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_INIT_EXEC</span>:</td></tr>
<tr><th id="3402">3402</th><td>    <i>// This should be before all vector instructions.</i></td></tr>
<tr><th id="3403">3403</th><td>    BuildMI(*BB, &amp;*BB-&gt;begin(), MI.getDebugLoc(), TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_MOV_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_MOV_B64</span>),</td></tr>
<tr><th id="3404">3404</th><td>            AMDGPU::<span class='error' title="no member named &apos;EXEC&apos; in namespace &apos;llvm::AMDGPU&apos;">EXEC</span>)</td></tr>
<tr><th id="3405">3405</th><td>        .addImm(MI.getOperand(<var>0</var>).getImm());</td></tr>
<tr><th id="3406">3406</th><td>    <a class="local col9 ref" href="#579MI" title='MI' data-ref="579MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="3407">3407</th><td>    <b>return</b> <a class="local col0 ref" href="#580BB" title='BB' data-ref="580BB">BB</a>;</td></tr>
<tr><th id="3408">3408</th><td></td></tr>
<tr><th id="3409">3409</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_INIT_EXEC_FROM_INPUT&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_INIT_EXEC_FROM_INPUT</span>: {</td></tr>
<tr><th id="3410">3410</th><td>    <i>// Extract the thread count from an SGPR input and set EXEC accordingly.</i></td></tr>
<tr><th id="3411">3411</th><td><i>    // Since BFM can't shift by 64, handle that case with CMP + CMOV.</i></td></tr>
<tr><th id="3412">3412</th><td><i>    //</i></td></tr>
<tr><th id="3413">3413</th><td><i>    // S_BFE_U32 count, input, {shift, 7}</i></td></tr>
<tr><th id="3414">3414</th><td><i>    // S_BFM_B64 exec, count, 0</i></td></tr>
<tr><th id="3415">3415</th><td><i>    // S_CMP_EQ_U32 count, 64</i></td></tr>
<tr><th id="3416">3416</th><td><i>    // S_CMOV_B64 exec, -1</i></td></tr>
<tr><th id="3417">3417</th><td>    MachineInstr *FirstMI = &amp;*BB-&gt;begin();</td></tr>
<tr><th id="3418">3418</th><td>    MachineRegisterInfo &amp;MRI = MF-&gt;getRegInfo();</td></tr>
<tr><th id="3419">3419</th><td>    <em>unsigned</em> InputReg = MI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="3420">3420</th><td>    <em>unsigned</em> CountReg = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;SGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR_32RegClass</span>);</td></tr>
<tr><th id="3421">3421</th><td>    <em>bool</em> Found = <b>false</b>;</td></tr>
<tr><th id="3422">3422</th><td></td></tr>
<tr><th id="3423">3423</th><td>    <i>// Move the COPY of the input reg to the beginning, so that we can use it.</i></td></tr>
<tr><th id="3424">3424</th><td>    <b>for</b> (<em>auto</em> I = BB-&gt;begin(); I != &amp;MI; I++) {</td></tr>
<tr><th id="3425">3425</th><td>      <b>if</b> (I-&gt;getOpcode() != TargetOpcode::COPY ||</td></tr>
<tr><th id="3426">3426</th><td>          I-&gt;getOperand(<var>0</var>).getReg() != InputReg)</td></tr>
<tr><th id="3427">3427</th><td>        <b>continue</b>;</td></tr>
<tr><th id="3428">3428</th><td></td></tr>
<tr><th id="3429">3429</th><td>      <b>if</b> (I == FirstMI) {</td></tr>
<tr><th id="3430">3430</th><td>        FirstMI = &amp;*++BB-&gt;begin();</td></tr>
<tr><th id="3431">3431</th><td>      } <b>else</b> {</td></tr>
<tr><th id="3432">3432</th><td>        I-&gt;removeFromParent();</td></tr>
<tr><th id="3433">3433</th><td>        BB-&gt;insert(FirstMI, &amp;*I);</td></tr>
<tr><th id="3434">3434</th><td>      }</td></tr>
<tr><th id="3435">3435</th><td>      Found = <b>true</b>;</td></tr>
<tr><th id="3436">3436</th><td>      <b>break</b>;</td></tr>
<tr><th id="3437">3437</th><td>    }</td></tr>
<tr><th id="3438">3438</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Found) ? void (0) : __assert_fail (&quot;Found&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIISelLowering.cpp&quot;, 3438, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(Found);</td></tr>
<tr><th id="3439">3439</th><td>    (<em>void</em>)Found;</td></tr>
<tr><th id="3440">3440</th><td></td></tr>
<tr><th id="3441">3441</th><td>    <i>// This should be before all vector instructions.</i></td></tr>
<tr><th id="3442">3442</th><td>    BuildMI(*BB, FirstMI, DebugLoc(), TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_BFE_U32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_BFE_U32</span>), CountReg)</td></tr>
<tr><th id="3443">3443</th><td>        .addReg(InputReg)</td></tr>
<tr><th id="3444">3444</th><td>        .addImm((MI.getOperand(<var>1</var>).getImm() &amp; <var>0x7f</var>) | <var>0x70000</var>);</td></tr>
<tr><th id="3445">3445</th><td>    BuildMI(*BB, FirstMI, DebugLoc(), TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_BFM_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_BFM_B64</span>),</td></tr>
<tr><th id="3446">3446</th><td>            AMDGPU::<span class='error' title="no member named &apos;EXEC&apos; in namespace &apos;llvm::AMDGPU&apos;">EXEC</span>)</td></tr>
<tr><th id="3447">3447</th><td>        .addReg(CountReg)</td></tr>
<tr><th id="3448">3448</th><td>        .addImm(<var>0</var>);</td></tr>
<tr><th id="3449">3449</th><td>    BuildMI(*BB, FirstMI, DebugLoc(), TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_CMP_EQ_U32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_CMP_EQ_U32</span>))</td></tr>
<tr><th id="3450">3450</th><td>        .addReg(CountReg, RegState::Kill)</td></tr>
<tr><th id="3451">3451</th><td>        .addImm(<var>64</var>);</td></tr>
<tr><th id="3452">3452</th><td>    BuildMI(*BB, FirstMI, DebugLoc(), TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_CMOV_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_CMOV_B64</span>),</td></tr>
<tr><th id="3453">3453</th><td>            AMDGPU::<span class='error' title="no member named &apos;EXEC&apos; in namespace &apos;llvm::AMDGPU&apos;">EXEC</span>)</td></tr>
<tr><th id="3454">3454</th><td>        .addImm(-<var>1</var>);</td></tr>
<tr><th id="3455">3455</th><td>    MI.eraseFromParent();</td></tr>
<tr><th id="3456">3456</th><td>    <b>return</b> BB;</td></tr>
<tr><th id="3457">3457</th><td>  }</td></tr>
<tr><th id="3458">3458</th><td></td></tr>
<tr><th id="3459">3459</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;GET_GROUPSTATICSIZE&apos; in namespace &apos;llvm::AMDGPU&apos;">GET_GROUPSTATICSIZE</span>: {</td></tr>
<tr><th id="3460">3460</th><td>    DebugLoc DL = MI.getDebugLoc();</td></tr>
<tr><th id="3461">3461</th><td>    BuildMI(*BB, MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_MOV_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_MOV_B32</span>))</td></tr>
<tr><th id="3462">3462</th><td>        .add(MI.getOperand(<var>0</var>))</td></tr>
<tr><th id="3463">3463</th><td>        .addImm(MFI-&gt;getLDSSize());</td></tr>
<tr><th id="3464">3464</th><td>    MI.eraseFromParent();</td></tr>
<tr><th id="3465">3465</th><td>    <b>return</b> BB;</td></tr>
<tr><th id="3466">3466</th><td>  }</td></tr>
<tr><th id="3467">3467</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_INDIRECT_SRC_V1&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_INDIRECT_SRC_V1</span>:</td></tr>
<tr><th id="3468">3468</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_INDIRECT_SRC_V2&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_INDIRECT_SRC_V2</span>:</td></tr>
<tr><th id="3469">3469</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_INDIRECT_SRC_V4&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_INDIRECT_SRC_V4</span>:</td></tr>
<tr><th id="3470">3470</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_INDIRECT_SRC_V8&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_INDIRECT_SRC_V8</span>:</td></tr>
<tr><th id="3471">3471</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_INDIRECT_SRC_V16&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_INDIRECT_SRC_V16</span>:</td></tr>
<tr><th id="3472">3472</th><td>    <b>return</b> emitIndirectSrc(MI, *BB, *getSubtarget());</td></tr>
<tr><th id="3473">3473</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_INDIRECT_DST_V1&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_INDIRECT_DST_V1</span>:</td></tr>
<tr><th id="3474">3474</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_INDIRECT_DST_V2&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_INDIRECT_DST_V2</span>:</td></tr>
<tr><th id="3475">3475</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_INDIRECT_DST_V4&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_INDIRECT_DST_V4</span>:</td></tr>
<tr><th id="3476">3476</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_INDIRECT_DST_V8&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_INDIRECT_DST_V8</span>:</td></tr>
<tr><th id="3477">3477</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_INDIRECT_DST_V16&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_INDIRECT_DST_V16</span>:</td></tr>
<tr><th id="3478">3478</th><td>    <b>return</b> emitIndirectDst(MI, *BB, *getSubtarget());</td></tr>
<tr><th id="3479">3479</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_KILL_F32_COND_IMM_PSEUDO&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_KILL_F32_COND_IMM_PSEUDO</span>:</td></tr>
<tr><th id="3480">3480</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_KILL_I1_PSEUDO&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_KILL_I1_PSEUDO</span>:</td></tr>
<tr><th id="3481">3481</th><td>    <b>return</b> splitKillBlock(MI, BB);</td></tr>
<tr><th id="3482">3482</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_CNDMASK_B64_PSEUDO&apos; in namespace &apos;llvm::AMDGPU&apos;">V_CNDMASK_B64_PSEUDO</span>: {</td></tr>
<tr><th id="3483">3483</th><td>    MachineRegisterInfo &amp;MRI = BB-&gt;getParent()-&gt;getRegInfo();</td></tr>
<tr><th id="3484">3484</th><td></td></tr>
<tr><th id="3485">3485</th><td>    <em>unsigned</em> Dst = MI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="3486">3486</th><td>    <em>unsigned</em> Src0 = MI.getOperand(<var>1</var>).getReg();</td></tr>
<tr><th id="3487">3487</th><td>    <em>unsigned</em> Src1 = MI.getOperand(<var>2</var>).getReg();</td></tr>
<tr><th id="3488">3488</th><td>    <em>const</em> DebugLoc &amp;DL = MI.getDebugLoc();</td></tr>
<tr><th id="3489">3489</th><td>    <em>unsigned</em> SrcCond = MI.getOperand(<var>3</var>).getReg();</td></tr>
<tr><th id="3490">3490</th><td></td></tr>
<tr><th id="3491">3491</th><td>    <em>unsigned</em> DstLo = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;VGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR_32RegClass</span>);</td></tr>
<tr><th id="3492">3492</th><td>    <em>unsigned</em> DstHi = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;VGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR_32RegClass</span>);</td></tr>
<tr><th id="3493">3493</th><td>    <em>unsigned</em> SrcCondCopy = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;SReg_64_XEXECRegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_64_XEXECRegClass</span>);</td></tr>
<tr><th id="3494">3494</th><td></td></tr>
<tr><th id="3495">3495</th><td>    BuildMI(*BB, MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;COPY&apos; in namespace &apos;llvm::AMDGPU&apos;">COPY</span>), SrcCondCopy)</td></tr>
<tr><th id="3496">3496</th><td>      .addReg(SrcCond);</td></tr>
<tr><th id="3497">3497</th><td>    BuildMI(*BB, MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;V_CNDMASK_B32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_CNDMASK_B32_e64</span>), DstLo)</td></tr>
<tr><th id="3498">3498</th><td>      .addImm(<var>0</var>)</td></tr>
<tr><th id="3499">3499</th><td>      .addReg(Src0, <var>0</var>, AMDGPU::<span class='error' title="no member named &apos;sub0&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0</span>)</td></tr>
<tr><th id="3500">3500</th><td>      .addImm(<var>0</var>)</td></tr>
<tr><th id="3501">3501</th><td>      .addReg(Src1, <var>0</var>, AMDGPU::<span class='error' title="no member named &apos;sub0&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0</span>)</td></tr>
<tr><th id="3502">3502</th><td>      .addReg(SrcCondCopy);</td></tr>
<tr><th id="3503">3503</th><td>    BuildMI(*BB, MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;V_CNDMASK_B32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_CNDMASK_B32_e64</span>), DstHi)</td></tr>
<tr><th id="3504">3504</th><td>      .addImm(<var>0</var>)</td></tr>
<tr><th id="3505">3505</th><td>      .addReg(Src0, <var>0</var>, AMDGPU::<span class='error' title="no member named &apos;sub1&apos; in namespace &apos;llvm::AMDGPU&apos;">sub1</span>)</td></tr>
<tr><th id="3506">3506</th><td>      .addImm(<var>0</var>)</td></tr>
<tr><th id="3507">3507</th><td>      .addReg(Src1, <var>0</var>, AMDGPU::<span class='error' title="no member named &apos;sub1&apos; in namespace &apos;llvm::AMDGPU&apos;">sub1</span>)</td></tr>
<tr><th id="3508">3508</th><td>      .addReg(SrcCondCopy);</td></tr>
<tr><th id="3509">3509</th><td></td></tr>
<tr><th id="3510">3510</th><td>    BuildMI(*BB, MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;REG_SEQUENCE&apos; in namespace &apos;llvm::AMDGPU&apos;">REG_SEQUENCE</span>), Dst)</td></tr>
<tr><th id="3511">3511</th><td>      .addReg(DstLo)</td></tr>
<tr><th id="3512">3512</th><td>      .addImm(AMDGPU::<span class='error' title="no member named &apos;sub0&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0</span>)</td></tr>
<tr><th id="3513">3513</th><td>      .addReg(DstHi)</td></tr>
<tr><th id="3514">3514</th><td>      .addImm(AMDGPU::<span class='error' title="no member named &apos;sub1&apos; in namespace &apos;llvm::AMDGPU&apos;">sub1</span>);</td></tr>
<tr><th id="3515">3515</th><td>    MI.eraseFromParent();</td></tr>
<tr><th id="3516">3516</th><td>    <b>return</b> BB;</td></tr>
<tr><th id="3517">3517</th><td>  }</td></tr>
<tr><th id="3518">3518</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_BR_UNDEF&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_BR_UNDEF</span>: {</td></tr>
<tr><th id="3519">3519</th><td>    <em>const</em> SIInstrInfo *TII = getSubtarget()-&gt;getInstrInfo();</td></tr>
<tr><th id="3520">3520</th><td>    <em>const</em> DebugLoc &amp;DL = MI.getDebugLoc();</td></tr>
<tr><th id="3521">3521</th><td>    MachineInstr *Br = BuildMI(*BB, MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_CBRANCH_SCC1&apos; in namespace &apos;llvm::AMDGPU&apos;">S_CBRANCH_SCC1</span>))</td></tr>
<tr><th id="3522">3522</th><td>                           .add(MI.getOperand(<var>0</var>));</td></tr>
<tr><th id="3523">3523</th><td>    Br-&gt;getOperand(<var>1</var>).setIsUndef(<b>true</b>); <i>// read undef SCC</i></td></tr>
<tr><th id="3524">3524</th><td>    MI.eraseFromParent();</td></tr>
<tr><th id="3525">3525</th><td>    <b>return</b> BB;</td></tr>
<tr><th id="3526">3526</th><td>  }</td></tr>
<tr><th id="3527">3527</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;ADJCALLSTACKUP&apos; in namespace &apos;llvm::AMDGPU&apos;">ADJCALLSTACKUP</span>:</td></tr>
<tr><th id="3528">3528</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;ADJCALLSTACKDOWN&apos; in namespace &apos;llvm::AMDGPU&apos;">ADJCALLSTACKDOWN</span>: {</td></tr>
<tr><th id="3529">3529</th><td>    <em>const</em> SIMachineFunctionInfo *Info = MF-&gt;getInfo&lt;SIMachineFunctionInfo&gt;();</td></tr>
<tr><th id="3530">3530</th><td>    MachineInstrBuilder MIB(*MF, &amp;MI);</td></tr>
<tr><th id="3531">3531</th><td></td></tr>
<tr><th id="3532">3532</th><td>    <i>// Add an implicit use of the frame offset reg to prevent the restore copy</i></td></tr>
<tr><th id="3533">3533</th><td><i>    // inserted after the call from being reorderd after stack operations in the</i></td></tr>
<tr><th id="3534">3534</th><td><i>    // the caller's frame.</i></td></tr>
<tr><th id="3535">3535</th><td>    MIB.addReg(Info-&gt;getStackPtrOffsetReg(), RegState::ImplicitDefine)</td></tr>
<tr><th id="3536">3536</th><td>        .addReg(Info-&gt;getStackPtrOffsetReg(), RegState::Implicit)</td></tr>
<tr><th id="3537">3537</th><td>        .addReg(Info-&gt;getFrameOffsetReg(), RegState::Implicit);</td></tr>
<tr><th id="3538">3538</th><td>    <b>return</b> BB;</td></tr>
<tr><th id="3539">3539</th><td>  }</td></tr>
<tr><th id="3540">3540</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_CALL_ISEL&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_CALL_ISEL</span>: {</td></tr>
<tr><th id="3541">3541</th><td>    <em>const</em> SIInstrInfo *TII = getSubtarget()-&gt;getInstrInfo();</td></tr>
<tr><th id="3542">3542</th><td>    <em>const</em> DebugLoc &amp;DL = MI.getDebugLoc();</td></tr>
<tr><th id="3543">3543</th><td></td></tr>
<tr><th id="3544">3544</th><td>    <em>unsigned</em> ReturnAddrReg = TII-&gt;getRegisterInfo().getReturnAddressReg(*MF);</td></tr>
<tr><th id="3545">3545</th><td></td></tr>
<tr><th id="3546">3546</th><td>    MachineInstrBuilder MIB;</td></tr>
<tr><th id="3547">3547</th><td>    MIB = BuildMI(*BB, MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;SI_CALL&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_CALL</span>), ReturnAddrReg);</td></tr>
<tr><th id="3548">3548</th><td></td></tr>
<tr><th id="3549">3549</th><td>    <b>for</b> (<em>unsigned</em> I = <var>0</var>, E = MI.getNumOperands(); I != E; ++I)</td></tr>
<tr><th id="3550">3550</th><td>      MIB.add(MI.getOperand(I));</td></tr>
<tr><th id="3551">3551</th><td></td></tr>
<tr><th id="3552">3552</th><td>    MIB.cloneMemRefs(MI);</td></tr>
<tr><th id="3553">3553</th><td>    MI.eraseFromParent();</td></tr>
<tr><th id="3554">3554</th><td>    <b>return</b> BB;</td></tr>
<tr><th id="3555">3555</th><td>  }</td></tr>
<tr><th id="3556">3556</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_ADD_I32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_ADD_I32_e32</span>:</td></tr>
<tr><th id="3557">3557</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_SUB_I32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_SUB_I32_e32</span>:</td></tr>
<tr><th id="3558">3558</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_SUBREV_I32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_SUBREV_I32_e32</span>: {</td></tr>
<tr><th id="3559">3559</th><td>    <i>// TODO: Define distinct V_*_I32_Pseudo instructions instead.</i></td></tr>
<tr><th id="3560">3560</th><td>    <em>const</em> DebugLoc &amp;DL = MI.getDebugLoc();</td></tr>
<tr><th id="3561">3561</th><td>    <em>unsigned</em> Opc = MI.getOpcode();</td></tr>
<tr><th id="3562">3562</th><td></td></tr>
<tr><th id="3563">3563</th><td>    <em>bool</em> NeedClampOperand = <b>false</b>;</td></tr>
<tr><th id="3564">3564</th><td>    <b>if</b> (TII-&gt;pseudoToMCOpcode(Opc) == -<var>1</var>) {</td></tr>
<tr><th id="3565">3565</th><td>      Opc = AMDGPU::getVOPe64(Opc);</td></tr>
<tr><th id="3566">3566</th><td>      NeedClampOperand = <b>true</b>;</td></tr>
<tr><th id="3567">3567</th><td>    }</td></tr>
<tr><th id="3568">3568</th><td></td></tr>
<tr><th id="3569">3569</th><td>    <em>auto</em> I = BuildMI(*BB, MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(Opc), MI.getOperand(<var>0</var>).getReg());</td></tr>
<tr><th id="3570">3570</th><td>    <b>if</b> (TII-&gt;isVOP3(*I)) {</td></tr>
<tr><th id="3571">3571</th><td>      I.addReg(AMDGPU::<span class='error' title="no member named &apos;VCC&apos; in namespace &apos;llvm::AMDGPU&apos;">VCC</span>, RegState::Define);</td></tr>
<tr><th id="3572">3572</th><td>    }</td></tr>
<tr><th id="3573">3573</th><td>    I.add(MI.getOperand(<var>1</var>))</td></tr>
<tr><th id="3574">3574</th><td>     .add(MI.getOperand(<var>2</var>));</td></tr>
<tr><th id="3575">3575</th><td>    <b>if</b> (NeedClampOperand)</td></tr>
<tr><th id="3576">3576</th><td>      I.addImm(<var>0</var>); <i>// clamp bit for e64 encoding</i></td></tr>
<tr><th id="3577">3577</th><td></td></tr>
<tr><th id="3578">3578</th><td>    TII-&gt;legalizeOperands(*I);</td></tr>
<tr><th id="3579">3579</th><td></td></tr>
<tr><th id="3580">3580</th><td>    MI.eraseFromParent();</td></tr>
<tr><th id="3581">3581</th><td>    <b>return</b> BB;</td></tr>
<tr><th id="3582">3582</th><td>  }</td></tr>
<tr><th id="3583">3583</th><td>  <b>default</b>:</td></tr>
<tr><th id="3584">3584</th><td>    <b>return</b> <a class="type" href="AMDGPUISelLowering.h.html#llvm::AMDGPUTargetLowering" title='llvm::AMDGPUTargetLowering' data-ref="llvm::AMDGPUTargetLowering">AMDGPUTargetLowering</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm14TargetLowering27EmitInstrWithCustomInserterERNS_12MachineInstrEPNS_17MachineBasicBlockE" title='llvm::TargetLowering::EmitInstrWithCustomInserter' data-ref="_ZNK4llvm14TargetLowering27EmitInstrWithCustomInserterERNS_12MachineInstrEPNS_17MachineBasicBlockE">EmitInstrWithCustomInserter</a>(<span class='refarg'><a class="local col9 ref" href="#579MI" title='MI' data-ref="579MI">MI</a></span>, <a class="local col0 ref" href="#580BB" title='BB' data-ref="580BB">BB</a>);</td></tr>
<tr><th id="3585">3585</th><td>  }</td></tr>
<tr><th id="3586">3586</th><td>}</td></tr>
<tr><th id="3587">3587</th><td></td></tr>
<tr><th id="3588">3588</th><td><em>bool</em> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm16SITargetLowering23hasBitPreservingFPLogicENS_3EVTE" title='llvm::SITargetLowering::hasBitPreservingFPLogic' data-ref="_ZNK4llvm16SITargetLowering23hasBitPreservingFPLogicENS_3EVTE">hasBitPreservingFPLogic</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col4 decl" id="584VT" title='VT' data-type='llvm::EVT' data-ref="584VT">VT</dfn>) <em>const</em> {</td></tr>
<tr><th id="3589">3589</th><td>  <b>return</b> <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase11isTypeLegalENS_3EVTE" title='llvm::TargetLoweringBase::isTypeLegal' data-ref="_ZNK4llvm18TargetLoweringBase11isTypeLegalENS_3EVTE">isTypeLegal</a>(<a class="local col4 ref" href="#584VT" title='VT' data-ref="584VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getScalarTypeEv" title='llvm::EVT::getScalarType' data-ref="_ZNK4llvm3EVT13getScalarTypeEv">getScalarType</a>());</td></tr>
<tr><th id="3590">3590</th><td>}</td></tr>
<tr><th id="3591">3591</th><td></td></tr>
<tr><th id="3592">3592</th><td><em>bool</em> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm16SITargetLowering25enableAggressiveFMAFusionENS_3EVTE" title='llvm::SITargetLowering::enableAggressiveFMAFusion' data-ref="_ZNK4llvm16SITargetLowering25enableAggressiveFMAFusionENS_3EVTE">enableAggressiveFMAFusion</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col5 decl" id="585VT" title='VT' data-type='llvm::EVT' data-ref="585VT">VT</dfn>) <em>const</em> {</td></tr>
<tr><th id="3593">3593</th><td>  <i>// This currently forces unfolding various combinations of fsub into fma with</i></td></tr>
<tr><th id="3594">3594</th><td><i>  // free fneg'd operands. As long as we have fast FMA (controlled by</i></td></tr>
<tr><th id="3595">3595</th><td><i>  // isFMAFasterThanFMulAndFAdd), we should perform these.</i></td></tr>
<tr><th id="3596">3596</th><td><i></i></td></tr>
<tr><th id="3597">3597</th><td><i>  // When fma is quarter rate, for f64 where add / sub are at best half rate,</i></td></tr>
<tr><th id="3598">3598</th><td><i>  // most of these combines appear to be cycle neutral but save on instruction</i></td></tr>
<tr><th id="3599">3599</th><td><i>  // count / code size.</i></td></tr>
<tr><th id="3600">3600</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3601">3601</th><td>}</td></tr>
<tr><th id="3602">3602</th><td></td></tr>
<tr><th id="3603">3603</th><td><a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm16SITargetLowering18getSetCCResultTypeERKNS_10DataLayoutERNS_11LLVMContextENS_3EVTE" title='llvm::SITargetLowering::getSetCCResultType' data-ref="_ZNK4llvm16SITargetLowering18getSetCCResultTypeERKNS_10DataLayoutERNS_11LLVMContextENS_3EVTE">getSetCCResultType</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/DataLayout.h.html#llvm::DataLayout" title='llvm::DataLayout' data-ref="llvm::DataLayout">DataLayout</a> &amp;<dfn class="local col6 decl" id="586DL" title='DL' data-type='const llvm::DataLayout &amp;' data-ref="586DL">DL</dfn>, <a class="type" href="../../../include/llvm/IR/LLVMContext.h.html#llvm::LLVMContext" title='llvm::LLVMContext' data-ref="llvm::LLVMContext">LLVMContext</a> &amp;<dfn class="local col7 decl" id="587Ctx" title='Ctx' data-type='llvm::LLVMContext &amp;' data-ref="587Ctx">Ctx</dfn>,</td></tr>
<tr><th id="3604">3604</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col8 decl" id="588VT" title='VT' data-type='llvm::EVT' data-ref="588VT">VT</dfn>) <em>const</em> {</td></tr>
<tr><th id="3605">3605</th><td>  <b>if</b> (!<a class="local col8 ref" href="#588VT" title='VT' data-ref="588VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT8isVectorEv" title='llvm::EVT::isVector' data-ref="_ZNK4llvm3EVT8isVectorEv">isVector</a>()) {</td></tr>
<tr><th id="3606">3606</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i1" title='llvm::MVT::SimpleValueType::i1' data-ref="llvm::MVT::SimpleValueType::i1">i1</a>;</td></tr>
<tr><th id="3607">3607</th><td>  }</td></tr>
<tr><th id="3608">3608</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a>::<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVT11getVectorVTERNS_11LLVMContextES0_jb" title='llvm::EVT::getVectorVT' data-ref="_ZN4llvm3EVT11getVectorVTERNS_11LLVMContextES0_jb">getVectorVT</a>(<span class='refarg'><a class="local col7 ref" href="#587Ctx" title='Ctx' data-ref="587Ctx">Ctx</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i1" title='llvm::MVT::SimpleValueType::i1' data-ref="llvm::MVT::SimpleValueType::i1">i1</a>, <a class="local col8 ref" href="#588VT" title='VT' data-ref="588VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT20getVectorNumElementsEv" title='llvm::EVT::getVectorNumElements' data-ref="_ZNK4llvm3EVT20getVectorNumElementsEv">getVectorNumElements</a>());</td></tr>
<tr><th id="3609">3609</th><td>}</td></tr>
<tr><th id="3610">3610</th><td></td></tr>
<tr><th id="3611">3611</th><td><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm16SITargetLowering22getScalarShiftAmountTyERKNS_10DataLayoutENS_3EVTE" title='llvm::SITargetLowering::getScalarShiftAmountTy' data-ref="_ZNK4llvm16SITargetLowering22getScalarShiftAmountTyERKNS_10DataLayoutENS_3EVTE">getScalarShiftAmountTy</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/DataLayout.h.html#llvm::DataLayout" title='llvm::DataLayout' data-ref="llvm::DataLayout">DataLayout</a> &amp;, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col9 decl" id="589VT" title='VT' data-type='llvm::EVT' data-ref="589VT">VT</dfn>) <em>const</em> {</td></tr>
<tr><th id="3612">3612</th><td>  <i>// TODO: Should i16 be used always if legal? For now it would force VALU</i></td></tr>
<tr><th id="3613">3613</th><td><i>  // shifts.</i></td></tr>
<tr><th id="3614">3614</th><td>  <b>return</b> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a>(<a class="local col9 ref" href="#589VT" title='VT' data-ref="589VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>) ? <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a> : <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>;</td></tr>
<tr><th id="3615">3615</th><td>}</td></tr>
<tr><th id="3616">3616</th><td></td></tr>
<tr><th id="3617">3617</th><td><i>// Answering this is somewhat tricky and depends on the specific device which</i></td></tr>
<tr><th id="3618">3618</th><td><i>// have different rates for fma or all f64 operations.</i></td></tr>
<tr><th id="3619">3619</th><td><i>//</i></td></tr>
<tr><th id="3620">3620</th><td><i>// v_fma_f64 and v_mul_f64 always take the same number of cycles as each other</i></td></tr>
<tr><th id="3621">3621</th><td><i>// regardless of which device (although the number of cycles differs between</i></td></tr>
<tr><th id="3622">3622</th><td><i>// devices), so it is always profitable for f64.</i></td></tr>
<tr><th id="3623">3623</th><td><i>//</i></td></tr>
<tr><th id="3624">3624</th><td><i>// v_fma_f32 takes 4 or 16 cycles depending on the device, so it is profitable</i></td></tr>
<tr><th id="3625">3625</th><td><i>// only on full rate devices. Normally, we should prefer selecting v_mad_f32</i></td></tr>
<tr><th id="3626">3626</th><td><i>// which we can always do even without fused FP ops since it returns the same</i></td></tr>
<tr><th id="3627">3627</th><td><i>// result as the separate operations and since it is always full</i></td></tr>
<tr><th id="3628">3628</th><td><i>// rate. Therefore, we lie and report that it is not faster for f32. v_mad_f32</i></td></tr>
<tr><th id="3629">3629</th><td><i>// however does not support denormals, so we do report fma as faster if we have</i></td></tr>
<tr><th id="3630">3630</th><td><i>// a fast fma device and require denormals.</i></td></tr>
<tr><th id="3631">3631</th><td><i>//</i></td></tr>
<tr><th id="3632">3632</th><td><em>bool</em> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm16SITargetLowering26isFMAFasterThanFMulAndFAddENS_3EVTE" title='llvm::SITargetLowering::isFMAFasterThanFMulAndFAdd' data-ref="_ZNK4llvm16SITargetLowering26isFMAFasterThanFMulAndFAddENS_3EVTE">isFMAFasterThanFMulAndFAdd</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col0 decl" id="590VT" title='VT' data-type='llvm::EVT' data-ref="590VT">VT</dfn>) <em>const</em> {</td></tr>
<tr><th id="3633">3633</th><td>  <a class="local col0 ref" href="#590VT" title='VT' data-ref="590VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::operator=' data-ref="_ZN4llvm3EVTaSEOS0_">=</a> <a class="local col0 ref" href="#590VT" title='VT' data-ref="590VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getScalarTypeEv" title='llvm::EVT::getScalarType' data-ref="_ZNK4llvm3EVT13getScalarTypeEv">getScalarType</a>();</td></tr>
<tr><th id="3634">3634</th><td></td></tr>
<tr><th id="3635">3635</th><td>  <b>switch</b> (<a class="local col0 ref" href="#590VT" title='VT' data-ref="590VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT11getSimpleVTEv" title='llvm::EVT::getSimpleVT' data-ref="_ZNK4llvm3EVT11getSimpleVTEv">getSimpleVT</a>().<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleTy" title='llvm::MVT::SimpleTy' data-ref="llvm::MVT::SimpleTy">SimpleTy</a>) {</td></tr>
<tr><th id="3636">3636</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a>: {</td></tr>
<tr><th id="3637">3637</th><td>    <i>// This is as fast on some subtargets. However, we always have full rate f32</i></td></tr>
<tr><th id="3638">3638</th><td><i>    // mad available which returns the same result as the separate operations</i></td></tr>
<tr><th id="3639">3639</th><td><i>    // which we should prefer over fma. We can't use this if we want to support</i></td></tr>
<tr><th id="3640">3640</th><td><i>    // denormals, so only report this in these cases.</i></td></tr>
<tr><th id="3641">3641</th><td>    <b>if</b> (<span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">Subtarget</span>-&gt;hasFP32Denormals())</td></tr>
<tr><th id="3642">3642</th><td>      <b>return</b> <a class="member" href="SIISelLowering.h.html#llvm::SITargetLowering::Subtarget" title='llvm::SITargetLowering::Subtarget' data-ref="llvm::SITargetLowering::Subtarget">Subtarget</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget13hasFastFMAF32Ev" title='llvm::GCNSubtarget::hasFastFMAF32' data-ref="_ZNK4llvm12GCNSubtarget13hasFastFMAF32Ev">hasFastFMAF32</a>() || <a class="member" href="SIISelLowering.h.html#llvm::SITargetLowering::Subtarget" title='llvm::SITargetLowering::Subtarget' data-ref="llvm::SITargetLowering::Subtarget">Subtarget</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget10hasDLInstsEv" title='llvm::GCNSubtarget::hasDLInsts' data-ref="_ZNK4llvm12GCNSubtarget10hasDLInstsEv">hasDLInsts</a>();</td></tr>
<tr><th id="3643">3643</th><td></td></tr>
<tr><th id="3644">3644</th><td>    <i>// If the subtarget has v_fmac_f32, that's just as good as v_mac_f32.</i></td></tr>
<tr><th id="3645">3645</th><td>    <b>return</b> <a class="member" href="SIISelLowering.h.html#llvm::SITargetLowering::Subtarget" title='llvm::SITargetLowering::Subtarget' data-ref="llvm::SITargetLowering::Subtarget">Subtarget</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget13hasFastFMAF32Ev" title='llvm::GCNSubtarget::hasFastFMAF32' data-ref="_ZNK4llvm12GCNSubtarget13hasFastFMAF32Ev">hasFastFMAF32</a>() &amp;&amp; <a class="member" href="SIISelLowering.h.html#llvm::SITargetLowering::Subtarget" title='llvm::SITargetLowering::Subtarget' data-ref="llvm::SITargetLowering::Subtarget">Subtarget</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget10hasDLInstsEv" title='llvm::GCNSubtarget::hasDLInsts' data-ref="_ZNK4llvm12GCNSubtarget10hasDLInstsEv">hasDLInsts</a>();</td></tr>
<tr><th id="3646">3646</th><td>  }</td></tr>
<tr><th id="3647">3647</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a>:</td></tr>
<tr><th id="3648">3648</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3649">3649</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f16" title='llvm::MVT::SimpleValueType::f16' data-ref="llvm::MVT::SimpleValueType::f16">f16</a>:</td></tr>
<tr><th id="3650">3650</th><td>    <b>return</b> <span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">Subtarget</span>-&gt;has16BitInsts() &amp;&amp; Subtarget-&gt;hasFP16Denormals();</td></tr>
<tr><th id="3651">3651</th><td>  <b>default</b>:</td></tr>
<tr><th id="3652">3652</th><td>    <b>break</b>;</td></tr>
<tr><th id="3653">3653</th><td>  }</td></tr>
<tr><th id="3654">3654</th><td></td></tr>
<tr><th id="3655">3655</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3656">3656</th><td>}</td></tr>
<tr><th id="3657">3657</th><td></td></tr>
<tr><th id="3658">3658</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="3659">3659</th><td><i>// Custom DAG Lowering Operations</i></td></tr>
<tr><th id="3660">3660</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="3661">3661</th><td><i></i></td></tr>
<tr><th id="3662">3662</th><td><i>// Work around LegalizeDAG doing the wrong thing and fully scalarizing if the</i></td></tr>
<tr><th id="3663">3663</th><td><i>// wider vector type is legal.</i></td></tr>
<tr><th id="3664">3664</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm16SITargetLowering18splitUnaryVectorOpENS_7SDValueERNS_12SelectionDAGE" title='llvm::SITargetLowering::splitUnaryVectorOp' data-ref="_ZNK4llvm16SITargetLowering18splitUnaryVectorOpENS_7SDValueERNS_12SelectionDAGE">splitUnaryVectorOp</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="591Op" title='Op' data-type='llvm::SDValue' data-ref="591Op">Op</dfn>,</td></tr>
<tr><th id="3665">3665</th><td>                                             <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col2 decl" id="592DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="592DAG">DAG</dfn>) <em>const</em> {</td></tr>
<tr><th id="3666">3666</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="593Opc" title='Opc' data-type='unsigned int' data-ref="593Opc">Opc</dfn> = <a class="local col1 ref" href="#591Op" title='Op' data-ref="591Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="3667">3667</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col4 decl" id="594VT" title='VT' data-type='llvm::EVT' data-ref="594VT">VT</dfn> = <a class="local col1 ref" href="#591Op" title='Op' data-ref="591Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>();</td></tr>
<tr><th id="3668">3668</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (VT == MVT::v4f16) ? void (0) : __assert_fail (&quot;VT == MVT::v4f16&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIISelLowering.cpp&quot;, 3668, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#594VT" title='VT' data-ref="594VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f16" title='llvm::MVT::SimpleValueType::v4f16' data-ref="llvm::MVT::SimpleValueType::v4f16">v4f16</a>);</td></tr>
<tr><th id="3669">3669</th><td></td></tr>
<tr><th id="3670">3670</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev"></a><dfn class="local col5 decl" id="595Lo" title='Lo' data-type='llvm::SDValue' data-ref="595Lo">Lo</dfn>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev"></a><dfn class="local col6 decl" id="596Hi" title='Hi' data-type='llvm::SDValue' data-ref="596Hi">Hi</dfn>;</td></tr>
<tr><th id="3671">3671</th><td>  <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/tuple.html#_ZSt3tieDpRT_" title='std::tie' data-ref="_ZSt3tieDpRT_">tie</a>(<span class='refarg'><a class="local col5 ref" href="#595Lo" title='Lo' data-ref="595Lo">Lo</a></span>, <span class='refarg'><a class="local col6 ref" href="#596Hi" title='Hi' data-ref="596Hi">Hi</a></span>) <a class="ref" href="../../../../../include/c++/7/tuple.html#_ZNSt5tupleIJT_T0_EEaSEOSt4pairIT_T0_E" title='std::tuple&lt;type-parameter-0-0, type-parameter-0-1&gt;::operator=' data-ref="_ZNSt5tupleIJT_T0_EEaSEOSt4pairIT_T0_E">=</a> <a class="local col2 ref" href="#592DAG" title='DAG' data-ref="592DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG18SplitVectorOperandEPKNS_6SDNodeEj" title='llvm::SelectionDAG::SplitVectorOperand' data-ref="_ZN4llvm12SelectionDAG18SplitVectorOperandEPKNS_6SDNodeEj">SplitVectorOperand</a>(<a class="local col1 ref" href="#591Op" title='Op' data-ref="591Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>(), <var>0</var>);</td></tr>
<tr><th id="3672">3672</th><td></td></tr>
<tr><th id="3673">3673</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col7 decl" id="597SL" title='SL' data-type='llvm::SDLoc' data-ref="597SL">SL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#591Op" title='Op' data-ref="591Op">Op</a>);</td></tr>
<tr><th id="3674">3674</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="598OpLo" title='OpLo' data-type='llvm::SDValue' data-ref="598OpLo">OpLo</dfn> = <a class="local col2 ref" href="#592DAG" title='DAG' data-ref="592DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<a class="local col3 ref" href="#593Opc" title='Opc' data-ref="593Opc">Opc</a>, <a class="local col7 ref" href="#597SL" title='SL' data-ref="597SL">SL</a>, <a class="local col5 ref" href="#595Lo" title='Lo' data-ref="595Lo">Lo</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>(), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#595Lo" title='Lo' data-ref="595Lo">Lo</a>,</td></tr>
<tr><th id="3675">3675</th><td>                             <a class="local col1 ref" href="#591Op" title='Op' data-ref="591Op">Op</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode8getFlagsEv" title='llvm::SDNode::getFlags' data-ref="_ZNK4llvm6SDNode8getFlagsEv">getFlags</a>());</td></tr>
<tr><th id="3676">3676</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="599OpHi" title='OpHi' data-type='llvm::SDValue' data-ref="599OpHi">OpHi</dfn> = <a class="local col2 ref" href="#592DAG" title='DAG' data-ref="592DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<a class="local col3 ref" href="#593Opc" title='Opc' data-ref="593Opc">Opc</a>, <a class="local col7 ref" href="#597SL" title='SL' data-ref="597SL">SL</a>, <a class="local col6 ref" href="#596Hi" title='Hi' data-ref="596Hi">Hi</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>(), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#596Hi" title='Hi' data-ref="596Hi">Hi</a>,</td></tr>
<tr><th id="3677">3677</th><td>                             <a class="local col1 ref" href="#591Op" title='Op' data-ref="591Op">Op</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode8getFlagsEv" title='llvm::SDNode::getFlags' data-ref="_ZNK4llvm6SDNode8getFlagsEv">getFlags</a>());</td></tr>
<tr><th id="3678">3678</th><td></td></tr>
<tr><th id="3679">3679</th><td>  <b>return</b> <a class="local col2 ref" href="#592DAG" title='DAG' data-ref="592DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::CONCAT_VECTORS" title='llvm::ISD::NodeType::CONCAT_VECTORS' data-ref="llvm::ISD::NodeType::CONCAT_VECTORS">CONCAT_VECTORS</a>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#591Op" title='Op' data-ref="591Op">Op</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col4 ref" href="#594VT" title='VT' data-ref="594VT">VT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#598OpLo" title='OpLo' data-ref="598OpLo">OpLo</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#599OpHi" title='OpHi' data-ref="599OpHi">OpHi</a>);</td></tr>
<tr><th id="3680">3680</th><td>}</td></tr>
<tr><th id="3681">3681</th><td></td></tr>
<tr><th id="3682">3682</th><td><i>// Work around LegalizeDAG doing the wrong thing and fully scalarizing if the</i></td></tr>
<tr><th id="3683">3683</th><td><i>// wider vector type is legal.</i></td></tr>
<tr><th id="3684">3684</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm16SITargetLowering19splitBinaryVectorOpENS_7SDValueERNS_12SelectionDAGE" title='llvm::SITargetLowering::splitBinaryVectorOp' data-ref="_ZNK4llvm16SITargetLowering19splitBinaryVectorOpENS_7SDValueERNS_12SelectionDAGE">splitBinaryVectorOp</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="600Op" title='Op' data-type='llvm::SDValue' data-ref="600Op">Op</dfn>,</td></tr>
<tr><th id="3685">3685</th><td>                                              <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col1 decl" id="601DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="601DAG">DAG</dfn>) <em>const</em> {</td></tr>
<tr><th id="3686">3686</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="602Opc" title='Opc' data-type='unsigned int' data-ref="602Opc">Opc</dfn> = <a class="local col0 ref" href="#600Op" title='Op' data-ref="600Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="3687">3687</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col3 decl" id="603VT" title='VT' data-type='llvm::EVT' data-ref="603VT">VT</dfn> = <a class="local col0 ref" href="#600Op" title='Op' data-ref="600Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>();</td></tr>
<tr><th id="3688">3688</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (VT == MVT::v4i16 || VT == MVT::v4f16) ? void (0) : __assert_fail (&quot;VT == MVT::v4i16 || VT == MVT::v4f16&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIISelLowering.cpp&quot;, 3688, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#603VT" title='VT' data-ref="603VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i16" title='llvm::MVT::SimpleValueType::v4i16' data-ref="llvm::MVT::SimpleValueType::v4i16">v4i16</a> || <a class="local col3 ref" href="#603VT" title='VT' data-ref="603VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f16" title='llvm::MVT::SimpleValueType::v4f16' data-ref="llvm::MVT::SimpleValueType::v4f16">v4f16</a>);</td></tr>
<tr><th id="3689">3689</th><td></td></tr>
<tr><th id="3690">3690</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev"></a><dfn class="local col4 decl" id="604Lo0" title='Lo0' data-type='llvm::SDValue' data-ref="604Lo0">Lo0</dfn>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev"></a><dfn class="local col5 decl" id="605Hi0" title='Hi0' data-type='llvm::SDValue' data-ref="605Hi0">Hi0</dfn>;</td></tr>
<tr><th id="3691">3691</th><td>  <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/tuple.html#_ZSt3tieDpRT_" title='std::tie' data-ref="_ZSt3tieDpRT_">tie</a>(<span class='refarg'><a class="local col4 ref" href="#604Lo0" title='Lo0' data-ref="604Lo0">Lo0</a></span>, <span class='refarg'><a class="local col5 ref" href="#605Hi0" title='Hi0' data-ref="605Hi0">Hi0</a></span>) <a class="ref" href="../../../../../include/c++/7/tuple.html#_ZNSt5tupleIJT_T0_EEaSEOSt4pairIT_T0_E" title='std::tuple&lt;type-parameter-0-0, type-parameter-0-1&gt;::operator=' data-ref="_ZNSt5tupleIJT_T0_EEaSEOSt4pairIT_T0_E">=</a> <a class="local col1 ref" href="#601DAG" title='DAG' data-ref="601DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG18SplitVectorOperandEPKNS_6SDNodeEj" title='llvm::SelectionDAG::SplitVectorOperand' data-ref="_ZN4llvm12SelectionDAG18SplitVectorOperandEPKNS_6SDNodeEj">SplitVectorOperand</a>(<a class="local col0 ref" href="#600Op" title='Op' data-ref="600Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>(), <var>0</var>);</td></tr>
<tr><th id="3692">3692</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev"></a><dfn class="local col6 decl" id="606Lo1" title='Lo1' data-type='llvm::SDValue' data-ref="606Lo1">Lo1</dfn>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev"></a><dfn class="local col7 decl" id="607Hi1" title='Hi1' data-type='llvm::SDValue' data-ref="607Hi1">Hi1</dfn>;</td></tr>
<tr><th id="3693">3693</th><td>  <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/tuple.html#_ZSt3tieDpRT_" title='std::tie' data-ref="_ZSt3tieDpRT_">tie</a>(<span class='refarg'><a class="local col6 ref" href="#606Lo1" title='Lo1' data-ref="606Lo1">Lo1</a></span>, <span class='refarg'><a class="local col7 ref" href="#607Hi1" title='Hi1' data-ref="607Hi1">Hi1</a></span>) <a class="ref" href="../../../../../include/c++/7/tuple.html#_ZNSt5tupleIJT_T0_EEaSEOSt4pairIT_T0_E" title='std::tuple&lt;type-parameter-0-0, type-parameter-0-1&gt;::operator=' data-ref="_ZNSt5tupleIJT_T0_EEaSEOSt4pairIT_T0_E">=</a> <a class="local col1 ref" href="#601DAG" title='DAG' data-ref="601DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG18SplitVectorOperandEPKNS_6SDNodeEj" title='llvm::SelectionDAG::SplitVectorOperand' data-ref="_ZN4llvm12SelectionDAG18SplitVectorOperandEPKNS_6SDNodeEj">SplitVectorOperand</a>(<a class="local col0 ref" href="#600Op" title='Op' data-ref="600Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>(), <var>1</var>);</td></tr>
<tr><th id="3694">3694</th><td></td></tr>
<tr><th id="3695">3695</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col8 decl" id="608SL" title='SL' data-type='llvm::SDLoc' data-ref="608SL">SL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#600Op" title='Op' data-ref="600Op">Op</a>);</td></tr>
<tr><th id="3696">3696</th><td></td></tr>
<tr><th id="3697">3697</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="609OpLo" title='OpLo' data-type='llvm::SDValue' data-ref="609OpLo">OpLo</dfn> = <a class="local col1 ref" href="#601DAG" title='DAG' data-ref="601DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<a class="local col2 ref" href="#602Opc" title='Opc' data-ref="602Opc">Opc</a>, <a class="local col8 ref" href="#608SL" title='SL' data-ref="608SL">SL</a>, <a class="local col4 ref" href="#604Lo0" title='Lo0' data-ref="604Lo0">Lo0</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>(), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#604Lo0" title='Lo0' data-ref="604Lo0">Lo0</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#606Lo1" title='Lo1' data-ref="606Lo1">Lo1</a>,</td></tr>
<tr><th id="3698">3698</th><td>                             <a class="local col0 ref" href="#600Op" title='Op' data-ref="600Op">Op</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode8getFlagsEv" title='llvm::SDNode::getFlags' data-ref="_ZNK4llvm6SDNode8getFlagsEv">getFlags</a>());</td></tr>
<tr><th id="3699">3699</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="610OpHi" title='OpHi' data-type='llvm::SDValue' data-ref="610OpHi">OpHi</dfn> = <a class="local col1 ref" href="#601DAG" title='DAG' data-ref="601DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<a class="local col2 ref" href="#602Opc" title='Opc' data-ref="602Opc">Opc</a>, <a class="local col8 ref" href="#608SL" title='SL' data-ref="608SL">SL</a>, <a class="local col5 ref" href="#605Hi0" title='Hi0' data-ref="605Hi0">Hi0</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>(), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#605Hi0" title='Hi0' data-ref="605Hi0">Hi0</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#607Hi1" title='Hi1' data-ref="607Hi1">Hi1</a>,</td></tr>
<tr><th id="3700">3700</th><td>                             <a class="local col0 ref" href="#600Op" title='Op' data-ref="600Op">Op</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode8getFlagsEv" title='llvm::SDNode::getFlags' data-ref="_ZNK4llvm6SDNode8getFlagsEv">getFlags</a>());</td></tr>
<tr><th id="3701">3701</th><td></td></tr>
<tr><th id="3702">3702</th><td>  <b>return</b> <a class="local col1 ref" href="#601DAG" title='DAG' data-ref="601DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::CONCAT_VECTORS" title='llvm::ISD::NodeType::CONCAT_VECTORS' data-ref="llvm::ISD::NodeType::CONCAT_VECTORS">CONCAT_VECTORS</a>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#600Op" title='Op' data-ref="600Op">Op</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col3 ref" href="#603VT" title='VT' data-ref="603VT">VT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#609OpLo" title='OpLo' data-ref="609OpLo">OpLo</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#610OpHi" title='OpHi' data-ref="610OpHi">OpHi</a>);</td></tr>
<tr><th id="3703">3703</th><td>}</td></tr>
<tr><th id="3704">3704</th><td></td></tr>
<tr><th id="3705">3705</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm16SITargetLowering14LowerOperationENS_7SDValueERNS_12SelectionDAGE" title='llvm::SITargetLowering::LowerOperation' data-ref="_ZNK4llvm16SITargetLowering14LowerOperationENS_7SDValueERNS_12SelectionDAGE">LowerOperation</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="611Op" title='Op' data-type='llvm::SDValue' data-ref="611Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col2 decl" id="612DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="612DAG">DAG</dfn>) <em>const</em> {</td></tr>
<tr><th id="3706">3706</th><td>  <b>switch</b> (<a class="local col1 ref" href="#611Op" title='Op' data-ref="611Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="3707">3707</th><td>  <b>default</b>: <b>return</b> <a class="type" href="AMDGPUISelLowering.h.html#llvm::AMDGPUTargetLowering" title='llvm::AMDGPUTargetLowering' data-ref="llvm::AMDGPUTargetLowering">AMDGPUTargetLowering</a>::<a class="virtual member" href="AMDGPUISelLowering.h.html#_ZNK4llvm20AMDGPUTargetLowering14LowerOperationENS_7SDValueERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::LowerOperation' data-ref="_ZNK4llvm20AMDGPUTargetLowering14LowerOperationENS_7SDValueERNS_12SelectionDAGE">LowerOperation</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#611Op" title='Op' data-ref="611Op">Op</a>, <span class='refarg'><a class="local col2 ref" href="#612DAG" title='DAG' data-ref="612DAG">DAG</a></span>);</td></tr>
<tr><th id="3708">3708</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BRCOND" title='llvm::ISD::NodeType::BRCOND' data-ref="llvm::ISD::NodeType::BRCOND">BRCOND</a>: <b>return</b> <a class="member" href="#_ZNK4llvm16SITargetLowering11LowerBRCONDENS_7SDValueERNS_12SelectionDAGE" title='llvm::SITargetLowering::LowerBRCOND' data-ref="_ZNK4llvm16SITargetLowering11LowerBRCONDENS_7SDValueERNS_12SelectionDAGE">LowerBRCOND</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#611Op" title='Op' data-ref="611Op">Op</a>, <span class='refarg'><a class="local col2 ref" href="#612DAG" title='DAG' data-ref="612DAG">DAG</a></span>);</td></tr>
<tr><th id="3709">3709</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::RETURNADDR" title='llvm::ISD::NodeType::RETURNADDR' data-ref="llvm::ISD::NodeType::RETURNADDR">RETURNADDR</a>: <b>return</b> <a class="member" href="#_ZNK4llvm16SITargetLowering15LowerRETURNADDRENS_7SDValueERNS_12SelectionDAGE" title='llvm::SITargetLowering::LowerRETURNADDR' data-ref="_ZNK4llvm16SITargetLowering15LowerRETURNADDRENS_7SDValueERNS_12SelectionDAGE">LowerRETURNADDR</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#611Op" title='Op' data-ref="611Op">Op</a>, <span class='refarg'><a class="local col2 ref" href="#612DAG" title='DAG' data-ref="612DAG">DAG</a></span>);</td></tr>
<tr><th id="3710">3710</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::LOAD" title='llvm::ISD::NodeType::LOAD' data-ref="llvm::ISD::NodeType::LOAD">LOAD</a>: {</td></tr>
<tr><th id="3711">3711</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="613Result" title='Result' data-type='llvm::SDValue' data-ref="613Result">Result</dfn> = <a class="member" href="#_ZNK4llvm16SITargetLowering9LowerLOADENS_7SDValueERNS_12SelectionDAGE" title='llvm::SITargetLowering::LowerLOAD' data-ref="_ZNK4llvm16SITargetLowering9LowerLOADENS_7SDValueERNS_12SelectionDAGE">LowerLOAD</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#611Op" title='Op' data-ref="611Op">Op</a>, <span class='refarg'><a class="local col2 ref" href="#612DAG" title='DAG' data-ref="612DAG">DAG</a></span>);</td></tr>
<tr><th id="3712">3712</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((!Result.getNode() || Result.getNode()-&gt;getNumValues() == 2) &amp;&amp; &quot;Load should return a value and a chain&quot;) ? void (0) : __assert_fail (&quot;(!Result.getNode() || Result.getNode()-&gt;getNumValues() == 2) &amp;&amp; \&quot;Load should return a value and a chain\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIISelLowering.cpp&quot;, 3714, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((!<a class="local col3 ref" href="#613Result" title='Result' data-ref="613Result">Result</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>() ||</td></tr>
<tr><th id="3713">3713</th><td>            <a class="local col3 ref" href="#613Result" title='Result' data-ref="613Result">Result</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getNumValuesEv" title='llvm::SDNode::getNumValues' data-ref="_ZNK4llvm6SDNode12getNumValuesEv">getNumValues</a>() == <var>2</var>) &amp;&amp;</td></tr>
<tr><th id="3714">3714</th><td>           <q>"Load should return a value and a chain"</q>);</td></tr>
<tr><th id="3715">3715</th><td>    <b>return</b> <a class="local col3 ref" href="#613Result" title='Result' data-ref="613Result">Result</a>;</td></tr>
<tr><th id="3716">3716</th><td>  }</td></tr>
<tr><th id="3717">3717</th><td></td></tr>
<tr><th id="3718">3718</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FSIN" title='llvm::ISD::NodeType::FSIN' data-ref="llvm::ISD::NodeType::FSIN">FSIN</a>:</td></tr>
<tr><th id="3719">3719</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FCOS" title='llvm::ISD::NodeType::FCOS' data-ref="llvm::ISD::NodeType::FCOS">FCOS</a>:</td></tr>
<tr><th id="3720">3720</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm16SITargetLowering9LowerTrigENS_7SDValueERNS_12SelectionDAGE" title='llvm::SITargetLowering::LowerTrig' data-ref="_ZNK4llvm16SITargetLowering9LowerTrigENS_7SDValueERNS_12SelectionDAGE">LowerTrig</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#611Op" title='Op' data-ref="611Op">Op</a>, <span class='refarg'><a class="local col2 ref" href="#612DAG" title='DAG' data-ref="612DAG">DAG</a></span>);</td></tr>
<tr><th id="3721">3721</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SELECT" title='llvm::ISD::NodeType::SELECT' data-ref="llvm::ISD::NodeType::SELECT">SELECT</a>: <b>return</b> <a class="member" href="#_ZNK4llvm16SITargetLowering11LowerSELECTENS_7SDValueERNS_12SelectionDAGE" title='llvm::SITargetLowering::LowerSELECT' data-ref="_ZNK4llvm16SITargetLowering11LowerSELECTENS_7SDValueERNS_12SelectionDAGE">LowerSELECT</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#611Op" title='Op' data-ref="611Op">Op</a>, <span class='refarg'><a class="local col2 ref" href="#612DAG" title='DAG' data-ref="612DAG">DAG</a></span>);</td></tr>
<tr><th id="3722">3722</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FDIV" title='llvm::ISD::NodeType::FDIV' data-ref="llvm::ISD::NodeType::FDIV">FDIV</a>: <b>return</b> <a class="member" href="#_ZNK4llvm16SITargetLowering9LowerFDIVENS_7SDValueERNS_12SelectionDAGE" title='llvm::SITargetLowering::LowerFDIV' data-ref="_ZNK4llvm16SITargetLowering9LowerFDIVENS_7SDValueERNS_12SelectionDAGE">LowerFDIV</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#611Op" title='Op' data-ref="611Op">Op</a>, <span class='refarg'><a class="local col2 ref" href="#612DAG" title='DAG' data-ref="612DAG">DAG</a></span>);</td></tr>
<tr><th id="3723">3723</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ATOMIC_CMP_SWAP" title='llvm::ISD::NodeType::ATOMIC_CMP_SWAP' data-ref="llvm::ISD::NodeType::ATOMIC_CMP_SWAP">ATOMIC_CMP_SWAP</a>: <b>return</b> <a class="member" href="#_ZNK4llvm16SITargetLowering20LowerATOMIC_CMP_SWAPENS_7SDValueERNS_12SelectionDAGE" title='llvm::SITargetLowering::LowerATOMIC_CMP_SWAP' data-ref="_ZNK4llvm16SITargetLowering20LowerATOMIC_CMP_SWAPENS_7SDValueERNS_12SelectionDAGE">LowerATOMIC_CMP_SWAP</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#611Op" title='Op' data-ref="611Op">Op</a>, <span class='refarg'><a class="local col2 ref" href="#612DAG" title='DAG' data-ref="612DAG">DAG</a></span>);</td></tr>
<tr><th id="3724">3724</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::STORE" title='llvm::ISD::NodeType::STORE' data-ref="llvm::ISD::NodeType::STORE">STORE</a>: <b>return</b> <a class="member" href="#_ZNK4llvm16SITargetLowering10LowerSTOREENS_7SDValueERNS_12SelectionDAGE" title='llvm::SITargetLowering::LowerSTORE' data-ref="_ZNK4llvm16SITargetLowering10LowerSTOREENS_7SDValueERNS_12SelectionDAGE">LowerSTORE</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#611Op" title='Op' data-ref="611Op">Op</a>, <span class='refarg'><a class="local col2 ref" href="#612DAG" title='DAG' data-ref="612DAG">DAG</a></span>);</td></tr>
<tr><th id="3725">3725</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::GlobalAddress" title='llvm::ISD::NodeType::GlobalAddress' data-ref="llvm::ISD::NodeType::GlobalAddress">GlobalAddress</a>: {</td></tr>
<tr><th id="3726">3726</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="614MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="614MF">MF</dfn> = <a class="local col2 ref" href="#612DAG" title='DAG' data-ref="612DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG18getMachineFunctionEv" title='llvm::SelectionDAG::getMachineFunction' data-ref="_ZNK4llvm12SelectionDAG18getMachineFunctionEv">getMachineFunction</a>();</td></tr>
<tr><th id="3727">3727</th><td>    <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col5 decl" id="615MFI" title='MFI' data-type='llvm::SIMachineFunctionInfo *' data-ref="615MFI">MFI</dfn> = <a class="local col4 ref" href="#614MF" title='MF' data-ref="614MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="3728">3728</th><td>    <b>return</b> <a class="virtual member" href="#_ZNK4llvm16SITargetLowering18LowerGlobalAddressEPNS_21AMDGPUMachineFunctionENS_7SDValueERNS_12SelectionDAGE" title='llvm::SITargetLowering::LowerGlobalAddress' data-ref="_ZNK4llvm16SITargetLowering18LowerGlobalAddressEPNS_21AMDGPUMachineFunctionENS_7SDValueERNS_12SelectionDAGE">LowerGlobalAddress</a>(<a class="local col5 ref" href="#615MFI" title='MFI' data-ref="615MFI">MFI</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#611Op" title='Op' data-ref="611Op">Op</a>, <span class='refarg'><a class="local col2 ref" href="#612DAG" title='DAG' data-ref="612DAG">DAG</a></span>);</td></tr>
<tr><th id="3729">3729</th><td>  }</td></tr>
<tr><th id="3730">3730</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INTRINSIC_WO_CHAIN" title='llvm::ISD::NodeType::INTRINSIC_WO_CHAIN' data-ref="llvm::ISD::NodeType::INTRINSIC_WO_CHAIN">INTRINSIC_WO_CHAIN</a>: <b>return</b> <a class="member" href="#_ZNK4llvm16SITargetLowering23LowerINTRINSIC_WO_CHAINENS_7SDValueERNS_12SelectionDAGE" title='llvm::SITargetLowering::LowerINTRINSIC_WO_CHAIN' data-ref="_ZNK4llvm16SITargetLowering23LowerINTRINSIC_WO_CHAINENS_7SDValueERNS_12SelectionDAGE">LowerINTRINSIC_WO_CHAIN</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#611Op" title='Op' data-ref="611Op">Op</a>, <span class='refarg'><a class="local col2 ref" href="#612DAG" title='DAG' data-ref="612DAG">DAG</a></span>);</td></tr>
<tr><th id="3731">3731</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INTRINSIC_W_CHAIN" title='llvm::ISD::NodeType::INTRINSIC_W_CHAIN' data-ref="llvm::ISD::NodeType::INTRINSIC_W_CHAIN">INTRINSIC_W_CHAIN</a>: <b>return</b> <a class="member" href="#_ZNK4llvm16SITargetLowering22LowerINTRINSIC_W_CHAINENS_7SDValueERNS_12SelectionDAGE" title='llvm::SITargetLowering::LowerINTRINSIC_W_CHAIN' data-ref="_ZNK4llvm16SITargetLowering22LowerINTRINSIC_W_CHAINENS_7SDValueERNS_12SelectionDAGE">LowerINTRINSIC_W_CHAIN</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#611Op" title='Op' data-ref="611Op">Op</a>, <span class='refarg'><a class="local col2 ref" href="#612DAG" title='DAG' data-ref="612DAG">DAG</a></span>);</td></tr>
<tr><th id="3732">3732</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INTRINSIC_VOID" title='llvm::ISD::NodeType::INTRINSIC_VOID' data-ref="llvm::ISD::NodeType::INTRINSIC_VOID">INTRINSIC_VOID</a>: <b>return</b> <a class="member" href="#_ZNK4llvm16SITargetLowering19LowerINTRINSIC_VOIDENS_7SDValueERNS_12SelectionDAGE" title='llvm::SITargetLowering::LowerINTRINSIC_VOID' data-ref="_ZNK4llvm16SITargetLowering19LowerINTRINSIC_VOIDENS_7SDValueERNS_12SelectionDAGE">LowerINTRINSIC_VOID</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#611Op" title='Op' data-ref="611Op">Op</a>, <span class='refarg'><a class="local col2 ref" href="#612DAG" title='DAG' data-ref="612DAG">DAG</a></span>);</td></tr>
<tr><th id="3733">3733</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ADDRSPACECAST" title='llvm::ISD::NodeType::ADDRSPACECAST' data-ref="llvm::ISD::NodeType::ADDRSPACECAST">ADDRSPACECAST</a>: <b>return</b> <a class="member" href="#_ZNK4llvm16SITargetLowering18lowerADDRSPACECASTENS_7SDValueERNS_12SelectionDAGE" title='llvm::SITargetLowering::lowerADDRSPACECAST' data-ref="_ZNK4llvm16SITargetLowering18lowerADDRSPACECASTENS_7SDValueERNS_12SelectionDAGE">lowerADDRSPACECAST</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#611Op" title='Op' data-ref="611Op">Op</a>, <span class='refarg'><a class="local col2 ref" href="#612DAG" title='DAG' data-ref="612DAG">DAG</a></span>);</td></tr>
<tr><th id="3734">3734</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INSERT_VECTOR_ELT" title='llvm::ISD::NodeType::INSERT_VECTOR_ELT' data-ref="llvm::ISD::NodeType::INSERT_VECTOR_ELT">INSERT_VECTOR_ELT</a>:</td></tr>
<tr><th id="3735">3735</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm16SITargetLowering22lowerINSERT_VECTOR_ELTENS_7SDValueERNS_12SelectionDAGE" title='llvm::SITargetLowering::lowerINSERT_VECTOR_ELT' data-ref="_ZNK4llvm16SITargetLowering22lowerINSERT_VECTOR_ELTENS_7SDValueERNS_12SelectionDAGE">lowerINSERT_VECTOR_ELT</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#611Op" title='Op' data-ref="611Op">Op</a>, <span class='refarg'><a class="local col2 ref" href="#612DAG" title='DAG' data-ref="612DAG">DAG</a></span>);</td></tr>
<tr><th id="3736">3736</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::EXTRACT_VECTOR_ELT" title='llvm::ISD::NodeType::EXTRACT_VECTOR_ELT' data-ref="llvm::ISD::NodeType::EXTRACT_VECTOR_ELT">EXTRACT_VECTOR_ELT</a>:</td></tr>
<tr><th id="3737">3737</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm16SITargetLowering23lowerEXTRACT_VECTOR_ELTENS_7SDValueERNS_12SelectionDAGE" title='llvm::SITargetLowering::lowerEXTRACT_VECTOR_ELT' data-ref="_ZNK4llvm16SITargetLowering23lowerEXTRACT_VECTOR_ELTENS_7SDValueERNS_12SelectionDAGE">lowerEXTRACT_VECTOR_ELT</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#611Op" title='Op' data-ref="611Op">Op</a>, <span class='refarg'><a class="local col2 ref" href="#612DAG" title='DAG' data-ref="612DAG">DAG</a></span>);</td></tr>
<tr><th id="3738">3738</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BUILD_VECTOR" title='llvm::ISD::NodeType::BUILD_VECTOR' data-ref="llvm::ISD::NodeType::BUILD_VECTOR">BUILD_VECTOR</a>:</td></tr>
<tr><th id="3739">3739</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm16SITargetLowering17lowerBUILD_VECTORENS_7SDValueERNS_12SelectionDAGE" title='llvm::SITargetLowering::lowerBUILD_VECTOR' data-ref="_ZNK4llvm16SITargetLowering17lowerBUILD_VECTORENS_7SDValueERNS_12SelectionDAGE">lowerBUILD_VECTOR</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#611Op" title='Op' data-ref="611Op">Op</a>, <span class='refarg'><a class="local col2 ref" href="#612DAG" title='DAG' data-ref="612DAG">DAG</a></span>);</td></tr>
<tr><th id="3740">3740</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FP_ROUND" title='llvm::ISD::NodeType::FP_ROUND' data-ref="llvm::ISD::NodeType::FP_ROUND">FP_ROUND</a>:</td></tr>
<tr><th id="3741">3741</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm16SITargetLowering13lowerFP_ROUNDENS_7SDValueERNS_12SelectionDAGE" title='llvm::SITargetLowering::lowerFP_ROUND' data-ref="_ZNK4llvm16SITargetLowering13lowerFP_ROUNDENS_7SDValueERNS_12SelectionDAGE">lowerFP_ROUND</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#611Op" title='Op' data-ref="611Op">Op</a>, <span class='refarg'><a class="local col2 ref" href="#612DAG" title='DAG' data-ref="612DAG">DAG</a></span>);</td></tr>
<tr><th id="3742">3742</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::TRAP" title='llvm::ISD::NodeType::TRAP' data-ref="llvm::ISD::NodeType::TRAP">TRAP</a>:</td></tr>
<tr><th id="3743">3743</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm16SITargetLowering9lowerTRAPENS_7SDValueERNS_12SelectionDAGE" title='llvm::SITargetLowering::lowerTRAP' data-ref="_ZNK4llvm16SITargetLowering9lowerTRAPENS_7SDValueERNS_12SelectionDAGE">lowerTRAP</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#611Op" title='Op' data-ref="611Op">Op</a>, <span class='refarg'><a class="local col2 ref" href="#612DAG" title='DAG' data-ref="612DAG">DAG</a></span>);</td></tr>
<tr><th id="3744">3744</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::DEBUGTRAP" title='llvm::ISD::NodeType::DEBUGTRAP' data-ref="llvm::ISD::NodeType::DEBUGTRAP">DEBUGTRAP</a>:</td></tr>
<tr><th id="3745">3745</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm16SITargetLowering14lowerDEBUGTRAPENS_7SDValueERNS_12SelectionDAGE" title='llvm::SITargetLowering::lowerDEBUGTRAP' data-ref="_ZNK4llvm16SITargetLowering14lowerDEBUGTRAPENS_7SDValueERNS_12SelectionDAGE">lowerDEBUGTRAP</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#611Op" title='Op' data-ref="611Op">Op</a>, <span class='refarg'><a class="local col2 ref" href="#612DAG" title='DAG' data-ref="612DAG">DAG</a></span>);</td></tr>
<tr><th id="3746">3746</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FABS" title='llvm::ISD::NodeType::FABS' data-ref="llvm::ISD::NodeType::FABS">FABS</a>:</td></tr>
<tr><th id="3747">3747</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FNEG" title='llvm::ISD::NodeType::FNEG' data-ref="llvm::ISD::NodeType::FNEG">FNEG</a>:</td></tr>
<tr><th id="3748">3748</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FCANONICALIZE" title='llvm::ISD::NodeType::FCANONICALIZE' data-ref="llvm::ISD::NodeType::FCANONICALIZE">FCANONICALIZE</a>:</td></tr>
<tr><th id="3749">3749</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm16SITargetLowering18splitUnaryVectorOpENS_7SDValueERNS_12SelectionDAGE" title='llvm::SITargetLowering::splitUnaryVectorOp' data-ref="_ZNK4llvm16SITargetLowering18splitUnaryVectorOpENS_7SDValueERNS_12SelectionDAGE">splitUnaryVectorOp</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#611Op" title='Op' data-ref="611Op">Op</a>, <span class='refarg'><a class="local col2 ref" href="#612DAG" title='DAG' data-ref="612DAG">DAG</a></span>);</td></tr>
<tr><th id="3750">3750</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMINNUM" title='llvm::ISD::NodeType::FMINNUM' data-ref="llvm::ISD::NodeType::FMINNUM">FMINNUM</a>:</td></tr>
<tr><th id="3751">3751</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMAXNUM" title='llvm::ISD::NodeType::FMAXNUM' data-ref="llvm::ISD::NodeType::FMAXNUM">FMAXNUM</a>:</td></tr>
<tr><th id="3752">3752</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm16SITargetLowering20lowerFMINNUM_FMAXNUMENS_7SDValueERNS_12SelectionDAGE" title='llvm::SITargetLowering::lowerFMINNUM_FMAXNUM' data-ref="_ZNK4llvm16SITargetLowering20lowerFMINNUM_FMAXNUMENS_7SDValueERNS_12SelectionDAGE">lowerFMINNUM_FMAXNUM</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#611Op" title='Op' data-ref="611Op">Op</a>, <span class='refarg'><a class="local col2 ref" href="#612DAG" title='DAG' data-ref="612DAG">DAG</a></span>);</td></tr>
<tr><th id="3753">3753</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SHL" title='llvm::ISD::NodeType::SHL' data-ref="llvm::ISD::NodeType::SHL">SHL</a>:</td></tr>
<tr><th id="3754">3754</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SRA" title='llvm::ISD::NodeType::SRA' data-ref="llvm::ISD::NodeType::SRA">SRA</a>:</td></tr>
<tr><th id="3755">3755</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SRL" title='llvm::ISD::NodeType::SRL' data-ref="llvm::ISD::NodeType::SRL">SRL</a>:</td></tr>
<tr><th id="3756">3756</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ADD" title='llvm::ISD::NodeType::ADD' data-ref="llvm::ISD::NodeType::ADD">ADD</a>:</td></tr>
<tr><th id="3757">3757</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SUB" title='llvm::ISD::NodeType::SUB' data-ref="llvm::ISD::NodeType::SUB">SUB</a>:</td></tr>
<tr><th id="3758">3758</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::MUL" title='llvm::ISD::NodeType::MUL' data-ref="llvm::ISD::NodeType::MUL">MUL</a>:</td></tr>
<tr><th id="3759">3759</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SMIN" title='llvm::ISD::NodeType::SMIN' data-ref="llvm::ISD::NodeType::SMIN">SMIN</a>:</td></tr>
<tr><th id="3760">3760</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SMAX" title='llvm::ISD::NodeType::SMAX' data-ref="llvm::ISD::NodeType::SMAX">SMAX</a>:</td></tr>
<tr><th id="3761">3761</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::UMIN" title='llvm::ISD::NodeType::UMIN' data-ref="llvm::ISD::NodeType::UMIN">UMIN</a>:</td></tr>
<tr><th id="3762">3762</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::UMAX" title='llvm::ISD::NodeType::UMAX' data-ref="llvm::ISD::NodeType::UMAX">UMAX</a>:</td></tr>
<tr><th id="3763">3763</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FADD" title='llvm::ISD::NodeType::FADD' data-ref="llvm::ISD::NodeType::FADD">FADD</a>:</td></tr>
<tr><th id="3764">3764</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMUL" title='llvm::ISD::NodeType::FMUL' data-ref="llvm::ISD::NodeType::FMUL">FMUL</a>:</td></tr>
<tr><th id="3765">3765</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMINNUM_IEEE" title='llvm::ISD::NodeType::FMINNUM_IEEE' data-ref="llvm::ISD::NodeType::FMINNUM_IEEE">FMINNUM_IEEE</a>:</td></tr>
<tr><th id="3766">3766</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMAXNUM_IEEE" title='llvm::ISD::NodeType::FMAXNUM_IEEE' data-ref="llvm::ISD::NodeType::FMAXNUM_IEEE">FMAXNUM_IEEE</a>:</td></tr>
<tr><th id="3767">3767</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm16SITargetLowering19splitBinaryVectorOpENS_7SDValueERNS_12SelectionDAGE" title='llvm::SITargetLowering::splitBinaryVectorOp' data-ref="_ZNK4llvm16SITargetLowering19splitBinaryVectorOpENS_7SDValueERNS_12SelectionDAGE">splitBinaryVectorOp</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#611Op" title='Op' data-ref="611Op">Op</a>, <span class='refarg'><a class="local col2 ref" href="#612DAG" title='DAG' data-ref="612DAG">DAG</a></span>);</td></tr>
<tr><th id="3768">3768</th><td>  }</td></tr>
<tr><th id="3769">3769</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="3770">3770</th><td>}</td></tr>
<tr><th id="3771">3771</th><td></td></tr>
<tr><th id="3772">3772</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="tu decl def" id="_ZL23adjustLoadValueTypeImplN4llvm7SDValueENS_3EVTERKNS_5SDLocERNS_12SelectionDAGEb" title='adjustLoadValueTypeImpl' data-type='llvm::SDValue adjustLoadValueTypeImpl(llvm::SDValue Result, llvm::EVT LoadVT, const llvm::SDLoc &amp; DL, llvm::SelectionDAG &amp; DAG, bool Unpacked)' data-ref="_ZL23adjustLoadValueTypeImplN4llvm7SDValueENS_3EVTERKNS_5SDLocERNS_12SelectionDAGEb">adjustLoadValueTypeImpl</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="616Result" title='Result' data-type='llvm::SDValue' data-ref="616Result">Result</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col7 decl" id="617LoadVT" title='LoadVT' data-type='llvm::EVT' data-ref="617LoadVT">LoadVT</dfn>,</td></tr>
<tr><th id="3773">3773</th><td>                                       <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col8 decl" id="618DL" title='DL' data-type='const llvm::SDLoc &amp;' data-ref="618DL">DL</dfn>,</td></tr>
<tr><th id="3774">3774</th><td>                                       <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col9 decl" id="619DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="619DAG">DAG</dfn>, <em>bool</em> <dfn class="local col0 decl" id="620Unpacked" title='Unpacked' data-type='bool' data-ref="620Unpacked">Unpacked</dfn>) {</td></tr>
<tr><th id="3775">3775</th><td>  <b>if</b> (!<a class="local col7 ref" href="#617LoadVT" title='LoadVT' data-ref="617LoadVT">LoadVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT8isVectorEv" title='llvm::EVT::isVector' data-ref="_ZNK4llvm3EVT8isVectorEv">isVector</a>())</td></tr>
<tr><th id="3776">3776</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EOS0_"></a><a class="local col6 ref" href="#616Result" title='Result' data-ref="616Result">Result</a>;</td></tr>
<tr><th id="3777">3777</th><td></td></tr>
<tr><th id="3778">3778</th><td>  <b>if</b> (<a class="local col0 ref" href="#620Unpacked" title='Unpacked' data-ref="620Unpacked">Unpacked</a>) { <i>// From v2i32/v4i32 back to v2f16/v4f16.</i></td></tr>
<tr><th id="3779">3779</th><td>    <i>// Truncate to v2i16/v4i16.</i></td></tr>
<tr><th id="3780">3780</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col1 decl" id="621IntLoadVT" title='IntLoadVT' data-type='llvm::EVT' data-ref="621IntLoadVT">IntLoadVT</dfn> = <a class="local col7 ref" href="#617LoadVT" title='LoadVT' data-ref="617LoadVT">LoadVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVT19changeTypeToIntegerEv" title='llvm::EVT::changeTypeToInteger' data-ref="_ZN4llvm3EVT19changeTypeToIntegerEv">changeTypeToInteger</a>();</td></tr>
<tr><th id="3781">3781</th><td></td></tr>
<tr><th id="3782">3782</th><td>    <i>// Workaround legalizer not scalarizing truncate after vector op</i></td></tr>
<tr><th id="3783">3783</th><td><i>    // legalization byt not creating intermediate vector trunc.</i></td></tr>
<tr><th id="3784">3784</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col2 decl" id="622Elts" title='Elts' data-type='SmallVector&lt;llvm::SDValue, 4&gt;' data-ref="622Elts">Elts</dfn>;</td></tr>
<tr><th id="3785">3785</th><td>    <a class="local col9 ref" href="#619DAG" title='DAG' data-ref="619DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG21ExtractVectorElementsENS_7SDValueERNS_15SmallVectorImplIS1_EEjj" title='llvm::SelectionDAG::ExtractVectorElements' data-ref="_ZN4llvm12SelectionDAG21ExtractVectorElementsENS_7SDValueERNS_15SmallVectorImplIS1_EEjj">ExtractVectorElements</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#616Result" title='Result' data-ref="616Result">Result</a>, <span class='refarg'><a class="local col2 ref" href="#622Elts" title='Elts' data-ref="622Elts">Elts</a></span>);</td></tr>
<tr><th id="3786">3786</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col3 decl" id="623Elt" title='Elt' data-type='llvm::SDValue &amp;' data-ref="623Elt">Elt</dfn> : <a class="local col2 ref" href="#622Elts" title='Elts' data-ref="622Elts">Elts</a>)</td></tr>
<tr><th id="3787">3787</th><td>      <a class="local col3 ref" href="#623Elt" title='Elt' data-ref="623Elt">Elt</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col9 ref" href="#619DAG" title='DAG' data-ref="619DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::TRUNCATE" title='llvm::ISD::NodeType::TRUNCATE' data-ref="llvm::ISD::NodeType::TRUNCATE">TRUNCATE</a>, <a class="local col8 ref" href="#618DL" title='DL' data-ref="618DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#623Elt" title='Elt' data-ref="623Elt">Elt</a>);</td></tr>
<tr><th id="3788">3788</th><td></td></tr>
<tr><th id="3789">3789</th><td>    <a class="local col6 ref" href="#616Result" title='Result' data-ref="616Result">Result</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col9 ref" href="#619DAG" title='DAG' data-ref="619DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getBuildVectorENS_3EVTERKNS_5SDLocENS_8ArrayRefINS_7SDValueEEE" title='llvm::SelectionDAG::getBuildVector' data-ref="_ZN4llvm12SelectionDAG14getBuildVectorENS_3EVTERKNS_5SDLocENS_8ArrayRefINS_7SDValueEEE">getBuildVector</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col1 ref" href="#621IntLoadVT" title='IntLoadVT' data-ref="621IntLoadVT">IntLoadVT</a>, <a class="local col8 ref" href="#618DL" title='DL' data-ref="618DL">DL</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col2 ref" href="#622Elts" title='Elts' data-ref="622Elts">Elts</a>);</td></tr>
<tr><th id="3790">3790</th><td></td></tr>
<tr><th id="3791">3791</th><td>    <i>// Bitcast to original type (v2f16/v4f16).</i></td></tr>
<tr><th id="3792">3792</th><td>    <b>return</b> <a class="local col9 ref" href="#619DAG" title='DAG' data-ref="619DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BITCAST" title='llvm::ISD::NodeType::BITCAST' data-ref="llvm::ISD::NodeType::BITCAST">BITCAST</a>, <a class="local col8 ref" href="#618DL" title='DL' data-ref="618DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col7 ref" href="#617LoadVT" title='LoadVT' data-ref="617LoadVT">LoadVT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#616Result" title='Result' data-ref="616Result">Result</a>);</td></tr>
<tr><th id="3793">3793</th><td>  }</td></tr>
<tr><th id="3794">3794</th><td></td></tr>
<tr><th id="3795">3795</th><td>  <i>// Cast back to the original packed type.</i></td></tr>
<tr><th id="3796">3796</th><td>  <b>return</b> <a class="local col9 ref" href="#619DAG" title='DAG' data-ref="619DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BITCAST" title='llvm::ISD::NodeType::BITCAST' data-ref="llvm::ISD::NodeType::BITCAST">BITCAST</a>, <a class="local col8 ref" href="#618DL" title='DL' data-ref="618DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col7 ref" href="#617LoadVT" title='LoadVT' data-ref="617LoadVT">LoadVT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#616Result" title='Result' data-ref="616Result">Result</a>);</td></tr>
<tr><th id="3797">3797</th><td>}</td></tr>
<tr><th id="3798">3798</th><td></td></tr>
<tr><th id="3799">3799</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm16SITargetLowering19adjustLoadValueTypeEjPNS_9MemSDNodeERNS_12SelectionDAGENS_8ArrayRefINS_7SDValueEEEb" title='llvm::SITargetLowering::adjustLoadValueType' data-ref="_ZNK4llvm16SITargetLowering19adjustLoadValueTypeEjPNS_9MemSDNodeERNS_12SelectionDAGENS_8ArrayRefINS_7SDValueEEEb">adjustLoadValueType</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="624Opcode" title='Opcode' data-type='unsigned int' data-ref="624Opcode">Opcode</dfn>,</td></tr>
<tr><th id="3800">3800</th><td>                                              <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MemSDNode" title='llvm::MemSDNode' data-ref="llvm::MemSDNode">MemSDNode</a> *<dfn class="local col5 decl" id="625M" title='M' data-type='llvm::MemSDNode *' data-ref="625M">M</dfn>,</td></tr>
<tr><th id="3801">3801</th><td>                                              <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col6 decl" id="626DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="626DAG">DAG</dfn>,</td></tr>
<tr><th id="3802">3802</th><td>                                              <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>&gt; <dfn class="local col7 decl" id="627Ops" title='Ops' data-type='ArrayRef&lt;llvm::SDValue&gt;' data-ref="627Ops">Ops</dfn>,</td></tr>
<tr><th id="3803">3803</th><td>                                              <em>bool</em> <dfn class="local col8 decl" id="628IsIntrinsic" title='IsIntrinsic' data-type='bool' data-ref="628IsIntrinsic">IsIntrinsic</dfn>) <em>const</em> {</td></tr>
<tr><th id="3804">3804</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col9 decl" id="629DL" title='DL' data-type='llvm::SDLoc' data-ref="629DL">DL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col5 ref" href="#625M" title='M' data-ref="625M">M</a>);</td></tr>
<tr><th id="3805">3805</th><td></td></tr>
<tr><th id="3806">3806</th><td>  <em>bool</em> <dfn class="local col0 decl" id="630Unpacked" title='Unpacked' data-type='bool' data-ref="630Unpacked">Unpacked</dfn> = <a class="member" href="SIISelLowering.h.html#llvm::SITargetLowering::Subtarget" title='llvm::SITargetLowering::Subtarget' data-ref="llvm::SITargetLowering::Subtarget">Subtarget</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget18hasUnpackedD16VMemEv" title='llvm::GCNSubtarget::hasUnpackedD16VMem' data-ref="_ZNK4llvm12GCNSubtarget18hasUnpackedD16VMemEv">hasUnpackedD16VMem</a>();</td></tr>
<tr><th id="3807">3807</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col1 decl" id="631LoadVT" title='LoadVT' data-type='llvm::EVT' data-ref="631LoadVT">LoadVT</dfn> = <a class="local col5 ref" href="#625M" title='M' data-ref="625M">M</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>);</td></tr>
<tr><th id="3808">3808</th><td></td></tr>
<tr><th id="3809">3809</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col2 decl" id="632EquivLoadVT" title='EquivLoadVT' data-type='llvm::EVT' data-ref="632EquivLoadVT">EquivLoadVT</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col1 ref" href="#631LoadVT" title='LoadVT' data-ref="631LoadVT">LoadVT</a>;</td></tr>
<tr><th id="3810">3810</th><td>  <b>if</b> (<a class="local col0 ref" href="#630Unpacked" title='Unpacked' data-ref="630Unpacked">Unpacked</a> &amp;&amp; <a class="local col1 ref" href="#631LoadVT" title='LoadVT' data-ref="631LoadVT">LoadVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT8isVectorEv" title='llvm::EVT::isVector' data-ref="_ZNK4llvm3EVT8isVectorEv">isVector</a>()) {</td></tr>
<tr><th id="3811">3811</th><td>    <a class="local col2 ref" href="#632EquivLoadVT" title='EquivLoadVT' data-ref="632EquivLoadVT">EquivLoadVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::operator=' data-ref="_ZN4llvm3EVTaSEOS0_">=</a> <a class="local col1 ref" href="#631LoadVT" title='LoadVT' data-ref="631LoadVT">LoadVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT8isVectorEv" title='llvm::EVT::isVector' data-ref="_ZNK4llvm3EVT8isVectorEv">isVector</a>() ?</td></tr>
<tr><th id="3812">3812</th><td>      <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a>::<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVT11getVectorVTERNS_11LLVMContextES0_jb" title='llvm::EVT::getVectorVT' data-ref="_ZN4llvm3EVT11getVectorVTERNS_11LLVMContextES0_jb">getVectorVT</a>(<span class='refarg'>*<a class="local col6 ref" href="#626DAG" title='DAG' data-ref="626DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG10getContextEv" title='llvm::SelectionDAG::getContext' data-ref="_ZNK4llvm12SelectionDAG10getContextEv">getContext</a>()</span>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>,</td></tr>
<tr><th id="3813">3813</th><td>                       <a class="local col1 ref" href="#631LoadVT" title='LoadVT' data-ref="631LoadVT">LoadVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT20getVectorNumElementsEv" title='llvm::EVT::getVectorNumElements' data-ref="_ZNK4llvm3EVT20getVectorNumElementsEv">getVectorNumElements</a>()) : <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col1 ref" href="#631LoadVT" title='LoadVT' data-ref="631LoadVT">LoadVT</a>;</td></tr>
<tr><th id="3814">3814</th><td>  }</td></tr>
<tr><th id="3815">3815</th><td></td></tr>
<tr><th id="3816">3816</th><td>  <i>// Change from v4f16/v2f16 to EquivLoadVT.</i></td></tr>
<tr><th id="3817">3817</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDVTList" title='llvm::SDVTList' data-ref="llvm::SDVTList">SDVTList</a> <dfn class="local col3 decl" id="633VTList" title='VTList' data-type='llvm::SDVTList' data-ref="633VTList">VTList</dfn> = <a class="local col6 ref" href="#626DAG" title='DAG' data-ref="626DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG9getVTListENS_3EVTES1_" title='llvm::SelectionDAG::getVTList' data-ref="_ZN4llvm12SelectionDAG9getVTListENS_3EVTES1_">getVTList</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col2 ref" href="#632EquivLoadVT" title='EquivLoadVT' data-ref="632EquivLoadVT">EquivLoadVT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Other" title='llvm::MVT::SimpleValueType::Other' data-ref="llvm::MVT::SimpleValueType::Other">Other</a>);</td></tr>
<tr><th id="3818">3818</th><td></td></tr>
<tr><th id="3819">3819</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="634Load" title='Load' data-type='llvm::SDValue' data-ref="634Load">Load</dfn></td></tr>
<tr><th id="3820">3820</th><td>    = <a class="local col6 ref" href="#626DAG" title='DAG' data-ref="626DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG19getMemIntrinsicNodeEjRKNS_5SDLocENS_8SDVTListENS_8ArrayRefINS_7SDValueEEENS_3EVTEPNS_17MachineMemOperandE" title='llvm::SelectionDAG::getMemIntrinsicNode' data-ref="_ZN4llvm12SelectionDAG19getMemIntrinsicNodeEjRKNS_5SDLocENS_8SDVTListENS_8ArrayRefINS_7SDValueEEENS_3EVTEPNS_17MachineMemOperandE">getMemIntrinsicNode</a>(</td></tr>
<tr><th id="3821">3821</th><td>      <a class="local col8 ref" href="#628IsIntrinsic" title='IsIntrinsic' data-ref="628IsIntrinsic">IsIntrinsic</a> ? (<em>unsigned</em>)<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INTRINSIC_W_CHAIN" title='llvm::ISD::NodeType::INTRINSIC_W_CHAIN' data-ref="llvm::ISD::NodeType::INTRINSIC_W_CHAIN">INTRINSIC_W_CHAIN</a> : <a class="local col4 ref" href="#624Opcode" title='Opcode' data-ref="624Opcode">Opcode</a>, <a class="local col9 ref" href="#629DL" title='DL' data-ref="629DL">DL</a>,</td></tr>
<tr><th id="3822">3822</th><td>      <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#77" title='llvm::SDVTList::SDVTList' data-ref="_ZN4llvm8SDVTListC1ERKS0_"></a><a class="local col3 ref" href="#633VTList" title='VTList' data-ref="633VTList">VTList</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;llvm::SDValue&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefINS_7SDValueEEC1ERKS2_"></a><a class="local col7 ref" href="#627Ops" title='Ops' data-ref="627Ops">Ops</a>, <a class="local col5 ref" href="#625M" title='M' data-ref="625M">M</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm9MemSDNode11getMemoryVTEv" title='llvm::MemSDNode::getMemoryVT' data-ref="_ZNK4llvm9MemSDNode11getMemoryVTEv">getMemoryVT</a>(),</td></tr>
<tr><th id="3823">3823</th><td>      <a class="local col5 ref" href="#625M" title='M' data-ref="625M">M</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm9MemSDNode13getMemOperandEv" title='llvm::MemSDNode::getMemOperand' data-ref="_ZNK4llvm9MemSDNode13getMemOperandEv">getMemOperand</a>());</td></tr>
<tr><th id="3824">3824</th><td>  <b>if</b> (!<a class="local col0 ref" href="#630Unpacked" title='Unpacked' data-ref="630Unpacked">Unpacked</a>) <i>// Just adjusted the opcode.</i></td></tr>
<tr><th id="3825">3825</th><td>    <b>return</b> <a class="local col4 ref" href="#634Load" title='Load' data-ref="634Load">Load</a>;</td></tr>
<tr><th id="3826">3826</th><td></td></tr>
<tr><th id="3827">3827</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="635Adjusted" title='Adjusted' data-type='llvm::SDValue' data-ref="635Adjusted">Adjusted</dfn> = <a class="tu ref" href="#_ZL23adjustLoadValueTypeImplN4llvm7SDValueENS_3EVTERKNS_5SDLocERNS_12SelectionDAGEb" title='adjustLoadValueTypeImpl' data-use='c' data-ref="_ZL23adjustLoadValueTypeImplN4llvm7SDValueENS_3EVTERKNS_5SDLocERNS_12SelectionDAGEb">adjustLoadValueTypeImpl</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#634Load" title='Load' data-ref="634Load">Load</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col1 ref" href="#631LoadVT" title='LoadVT' data-ref="631LoadVT">LoadVT</a>, <a class="local col9 ref" href="#629DL" title='DL' data-ref="629DL">DL</a>, <span class='refarg'><a class="local col6 ref" href="#626DAG" title='DAG' data-ref="626DAG">DAG</a></span>, <a class="local col0 ref" href="#630Unpacked" title='Unpacked' data-ref="630Unpacked">Unpacked</a>);</td></tr>
<tr><th id="3828">3828</th><td></td></tr>
<tr><th id="3829">3829</th><td>  <b>return</b> <a class="local col6 ref" href="#626DAG" title='DAG' data-ref="626DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getMergeValuesENS_8ArrayRefINS_7SDValueEEERKNS_5SDLocE" title='llvm::SelectionDAG::getMergeValues' data-ref="_ZN4llvm12SelectionDAG14getMergeValuesENS_8ArrayRefINS_7SDValueEEERKNS_5SDLocE">getMergeValues</a>(<a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{ <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#635Adjusted" title='Adjusted' data-ref="635Adjusted">Adjusted</a>, <a class="local col4 ref" href="#634Load" title='Load' data-ref="634Load">Load</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue8getValueEj" title='llvm::SDValue::getValue' data-ref="_ZNK4llvm7SDValue8getValueEj">getValue</a>(<var>1</var>) }, <a class="local col9 ref" href="#629DL" title='DL' data-ref="629DL">DL</a>);</td></tr>
<tr><th id="3830">3830</th><td>}</td></tr>
<tr><th id="3831">3831</th><td></td></tr>
<tr><th id="3832">3832</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="tu decl def" id="_ZL18lowerICMPIntrinsicRKN4llvm16SITargetLoweringEPNS_6SDNodeERNS_12SelectionDAGE" title='lowerICMPIntrinsic' data-type='llvm::SDValue lowerICMPIntrinsic(const llvm::SITargetLowering &amp; TLI, llvm::SDNode * N, llvm::SelectionDAG &amp; DAG)' data-ref="_ZL18lowerICMPIntrinsicRKN4llvm16SITargetLoweringEPNS_6SDNodeERNS_12SelectionDAGE">lowerICMPIntrinsic</dfn>(<em>const</em> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a> &amp;<dfn class="local col6 decl" id="636TLI" title='TLI' data-type='const llvm::SITargetLowering &amp;' data-ref="636TLI">TLI</dfn>,</td></tr>
<tr><th id="3833">3833</th><td>                                  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col7 decl" id="637N" title='N' data-type='llvm::SDNode *' data-ref="637N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col8 decl" id="638DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="638DAG">DAG</dfn>) {</td></tr>
<tr><th id="3834">3834</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col9 decl" id="639VT" title='VT' data-type='llvm::EVT' data-ref="639VT">VT</dfn> = <a class="local col7 ref" href="#637N" title='N' data-ref="637N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>);</td></tr>
<tr><th id="3835">3835</th><td>  <em>const</em> <em>auto</em> *<dfn class="local col0 decl" id="640CD" title='CD' data-type='const llvm::ConstantSDNode *' data-ref="640CD">CD</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERKT0_" title='llvm::cast' data-ref="_ZN4llvm4castERKT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col7 ref" href="#637N" title='N' data-ref="637N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>3</var>));</td></tr>
<tr><th id="3836">3836</th><td>  <em>int</em> <dfn class="local col1 decl" id="641CondCode" title='CondCode' data-type='int' data-ref="641CondCode">CondCode</dfn> = <a class="local col0 ref" href="#640CD" title='CD' data-ref="640CD">CD</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getSExtValueEv" title='llvm::ConstantSDNode::getSExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getSExtValueEv">getSExtValue</a>();</td></tr>
<tr><th id="3837">3837</th><td>  <b>if</b> (<a class="local col1 ref" href="#641CondCode" title='CondCode' data-ref="641CondCode">CondCode</a> &lt; <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::ICmpInst" title='llvm::ICmpInst' data-ref="llvm::ICmpInst">ICmpInst</a>::<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate" title='llvm::CmpInst::Predicate' data-ref="llvm::CmpInst::Predicate">Predicate</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FIRST_ICMP_PREDICATE" title='llvm::CmpInst::Predicate::FIRST_ICMP_PREDICATE' data-ref="llvm::CmpInst::Predicate::FIRST_ICMP_PREDICATE">FIRST_ICMP_PREDICATE</a> ||</td></tr>
<tr><th id="3838">3838</th><td>      <a class="local col1 ref" href="#641CondCode" title='CondCode' data-ref="641CondCode">CondCode</a> &gt; <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::ICmpInst" title='llvm::ICmpInst' data-ref="llvm::ICmpInst">ICmpInst</a>::<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate" title='llvm::CmpInst::Predicate' data-ref="llvm::CmpInst::Predicate">Predicate</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::LAST_ICMP_PREDICATE" title='llvm::CmpInst::Predicate::LAST_ICMP_PREDICATE' data-ref="llvm::CmpInst::Predicate::LAST_ICMP_PREDICATE">LAST_ICMP_PREDICATE</a>)</td></tr>
<tr><th id="3839">3839</th><td>    <b>return</b> <a class="local col8 ref" href="#638DAG" title='DAG' data-ref="638DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG8getUNDEFENS_3EVTE" title='llvm::SelectionDAG::getUNDEF' data-ref="_ZN4llvm12SelectionDAG8getUNDEFENS_3EVTE">getUNDEF</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col9 ref" href="#639VT" title='VT' data-ref="639VT">VT</a>);</td></tr>
<tr><th id="3840">3840</th><td></td></tr>
<tr><th id="3841">3841</th><td>  <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::ICmpInst" title='llvm::ICmpInst' data-ref="llvm::ICmpInst">ICmpInst</a>::<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate" title='llvm::CmpInst::Predicate' data-ref="llvm::CmpInst::Predicate">Predicate</a> <dfn class="local col2 decl" id="642IcInput" title='IcInput' data-type='ICmpInst::Predicate' data-ref="642IcInput">IcInput</dfn> = <b>static_cast</b>&lt;<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::ICmpInst" title='llvm::ICmpInst' data-ref="llvm::ICmpInst">ICmpInst</a>::<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate" title='llvm::CmpInst::Predicate' data-ref="llvm::CmpInst::Predicate">Predicate</a>&gt;(<a class="local col1 ref" href="#641CondCode" title='CondCode' data-ref="641CondCode">CondCode</a>);</td></tr>
<tr><th id="3842">3842</th><td></td></tr>
<tr><th id="3843">3843</th><td></td></tr>
<tr><th id="3844">3844</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="643LHS" title='LHS' data-type='llvm::SDValue' data-ref="643LHS">LHS</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#637N" title='N' data-ref="637N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="3845">3845</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="644RHS" title='RHS' data-type='llvm::SDValue' data-ref="644RHS">RHS</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#637N" title='N' data-ref="637N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="3846">3846</th><td></td></tr>
<tr><th id="3847">3847</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col5 decl" id="645DL" title='DL' data-type='llvm::SDLoc' data-ref="645DL">DL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col7 ref" href="#637N" title='N' data-ref="637N">N</a>);</td></tr>
<tr><th id="3848">3848</th><td></td></tr>
<tr><th id="3849">3849</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col6 decl" id="646CmpVT" title='CmpVT' data-type='llvm::EVT' data-ref="646CmpVT">CmpVT</dfn> = <a class="local col3 ref" href="#643LHS" title='LHS' data-ref="643LHS">LHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>();</td></tr>
<tr><th id="3850">3850</th><td>  <b>if</b> (<a class="local col6 ref" href="#646CmpVT" title='CmpVT' data-ref="646CmpVT">CmpVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a> &amp;&amp; !<a class="local col6 ref" href="#636TLI" title='TLI' data-ref="636TLI">TLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase11isTypeLegalENS_3EVTE" title='llvm::TargetLoweringBase::isTypeLegal' data-ref="_ZNK4llvm18TargetLoweringBase11isTypeLegalENS_3EVTE">isTypeLegal</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>)) {</td></tr>
<tr><th id="3851">3851</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="647PromoteOp" title='PromoteOp' data-type='unsigned int' data-ref="647PromoteOp">PromoteOp</dfn> = <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::ICmpInst" title='llvm::ICmpInst' data-ref="llvm::ICmpInst">ICmpInst</a>::<a class="ref" href="../../../include/llvm/IR/InstrTypes.h.html#_ZN4llvm7CmpInst8isSignedENS0_9PredicateE" title='llvm::CmpInst::isSigned' data-ref="_ZN4llvm7CmpInst8isSignedENS0_9PredicateE">isSigned</a>(<a class="local col2 ref" href="#642IcInput" title='IcInput' data-ref="642IcInput">IcInput</a>) ?</td></tr>
<tr><th id="3852">3852</th><td>      <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SIGN_EXTEND" title='llvm::ISD::NodeType::SIGN_EXTEND' data-ref="llvm::ISD::NodeType::SIGN_EXTEND">SIGN_EXTEND</a> : <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ZERO_EXTEND" title='llvm::ISD::NodeType::ZERO_EXTEND' data-ref="llvm::ISD::NodeType::ZERO_EXTEND">ZERO_EXTEND</a>;</td></tr>
<tr><th id="3853">3853</th><td>    <a class="local col3 ref" href="#643LHS" title='LHS' data-ref="643LHS">LHS</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col8 ref" href="#638DAG" title='DAG' data-ref="638DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<a class="local col7 ref" href="#647PromoteOp" title='PromoteOp' data-ref="647PromoteOp">PromoteOp</a>, <a class="local col5 ref" href="#645DL" title='DL' data-ref="645DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#643LHS" title='LHS' data-ref="643LHS">LHS</a>);</td></tr>
<tr><th id="3854">3854</th><td>    <a class="local col4 ref" href="#644RHS" title='RHS' data-ref="644RHS">RHS</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col8 ref" href="#638DAG" title='DAG' data-ref="638DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<a class="local col7 ref" href="#647PromoteOp" title='PromoteOp' data-ref="647PromoteOp">PromoteOp</a>, <a class="local col5 ref" href="#645DL" title='DL' data-ref="645DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#644RHS" title='RHS' data-ref="644RHS">RHS</a>);</td></tr>
<tr><th id="3855">3855</th><td>  }</td></tr>
<tr><th id="3856">3856</th><td></td></tr>
<tr><th id="3857">3857</th><td>  <span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::CondCode" title='llvm::ISD::CondCode' data-ref="llvm::ISD::CondCode">CondCode</a> <dfn class="local col8 decl" id="648CCOpcode" title='CCOpcode' data-type='ISD::CondCode' data-ref="648CCOpcode">CCOpcode</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/Analysis.h.html#_ZN4llvm15getICmpCondCodeENS_7CmpInst9PredicateE" title='llvm::getICmpCondCode' data-ref="_ZN4llvm15getICmpCondCodeENS_7CmpInst9PredicateE">getICmpCondCode</a>(<a class="local col2 ref" href="#642IcInput" title='IcInput' data-ref="642IcInput">IcInput</a>);</td></tr>
<tr><th id="3858">3858</th><td></td></tr>
<tr><th id="3859">3859</th><td>  <b>return</b> <a class="local col8 ref" href="#638DAG" title='DAG' data-ref="638DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::SETCC" title='llvm::AMDGPUISD::NodeType::SETCC' data-ref="llvm::AMDGPUISD::NodeType::SETCC">SETCC</a>, <a class="local col5 ref" href="#645DL" title='DL' data-ref="645DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col9 ref" href="#639VT" title='VT' data-ref="639VT">VT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#643LHS" title='LHS' data-ref="643LHS">LHS</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#644RHS" title='RHS' data-ref="644RHS">RHS</a>,</td></tr>
<tr><th id="3860">3860</th><td>                     <a class="local col8 ref" href="#638DAG" title='DAG' data-ref="638DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getCondCodeENS_3ISD8CondCodeE" title='llvm::SelectionDAG::getCondCode' data-ref="_ZN4llvm12SelectionDAG11getCondCodeENS_3ISD8CondCodeE">getCondCode</a>(<a class="local col8 ref" href="#648CCOpcode" title='CCOpcode' data-ref="648CCOpcode">CCOpcode</a>));</td></tr>
<tr><th id="3861">3861</th><td>}</td></tr>
<tr><th id="3862">3862</th><td></td></tr>
<tr><th id="3863">3863</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="tu decl def" id="_ZL18lowerFCMPIntrinsicRKN4llvm16SITargetLoweringEPNS_6SDNodeERNS_12SelectionDAGE" title='lowerFCMPIntrinsic' data-type='llvm::SDValue lowerFCMPIntrinsic(const llvm::SITargetLowering &amp; TLI, llvm::SDNode * N, llvm::SelectionDAG &amp; DAG)' data-ref="_ZL18lowerFCMPIntrinsicRKN4llvm16SITargetLoweringEPNS_6SDNodeERNS_12SelectionDAGE">lowerFCMPIntrinsic</dfn>(<em>const</em> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a> &amp;<dfn class="local col9 decl" id="649TLI" title='TLI' data-type='const llvm::SITargetLowering &amp;' data-ref="649TLI">TLI</dfn>,</td></tr>
<tr><th id="3864">3864</th><td>                                  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col0 decl" id="650N" title='N' data-type='llvm::SDNode *' data-ref="650N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col1 decl" id="651DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="651DAG">DAG</dfn>) {</td></tr>
<tr><th id="3865">3865</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col2 decl" id="652VT" title='VT' data-type='llvm::EVT' data-ref="652VT">VT</dfn> = <a class="local col0 ref" href="#650N" title='N' data-ref="650N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>);</td></tr>
<tr><th id="3866">3866</th><td>  <em>const</em> <em>auto</em> *<dfn class="local col3 decl" id="653CD" title='CD' data-type='const llvm::ConstantSDNode *' data-ref="653CD">CD</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERKT0_" title='llvm::cast' data-ref="_ZN4llvm4castERKT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col0 ref" href="#650N" title='N' data-ref="650N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>3</var>));</td></tr>
<tr><th id="3867">3867</th><td></td></tr>
<tr><th id="3868">3868</th><td>  <em>int</em> <dfn class="local col4 decl" id="654CondCode" title='CondCode' data-type='int' data-ref="654CondCode">CondCode</dfn> = <a class="local col3 ref" href="#653CD" title='CD' data-ref="653CD">CD</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getSExtValueEv" title='llvm::ConstantSDNode::getSExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getSExtValueEv">getSExtValue</a>();</td></tr>
<tr><th id="3869">3869</th><td>  <b>if</b> (<a class="local col4 ref" href="#654CondCode" title='CondCode' data-ref="654CondCode">CondCode</a> &lt; <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::FCmpInst" title='llvm::FCmpInst' data-ref="llvm::FCmpInst">FCmpInst</a>::<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate" title='llvm::CmpInst::Predicate' data-ref="llvm::CmpInst::Predicate">Predicate</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FIRST_FCMP_PREDICATE" title='llvm::CmpInst::Predicate::FIRST_FCMP_PREDICATE' data-ref="llvm::CmpInst::Predicate::FIRST_FCMP_PREDICATE">FIRST_FCMP_PREDICATE</a> ||</td></tr>
<tr><th id="3870">3870</th><td>      <a class="local col4 ref" href="#654CondCode" title='CondCode' data-ref="654CondCode">CondCode</a> &gt; <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::FCmpInst" title='llvm::FCmpInst' data-ref="llvm::FCmpInst">FCmpInst</a>::<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate" title='llvm::CmpInst::Predicate' data-ref="llvm::CmpInst::Predicate">Predicate</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::LAST_FCMP_PREDICATE" title='llvm::CmpInst::Predicate::LAST_FCMP_PREDICATE' data-ref="llvm::CmpInst::Predicate::LAST_FCMP_PREDICATE">LAST_FCMP_PREDICATE</a>) {</td></tr>
<tr><th id="3871">3871</th><td>    <b>return</b> <a class="local col1 ref" href="#651DAG" title='DAG' data-ref="651DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG8getUNDEFENS_3EVTE" title='llvm::SelectionDAG::getUNDEF' data-ref="_ZN4llvm12SelectionDAG8getUNDEFENS_3EVTE">getUNDEF</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col2 ref" href="#652VT" title='VT' data-ref="652VT">VT</a>);</td></tr>
<tr><th id="3872">3872</th><td>  }</td></tr>
<tr><th id="3873">3873</th><td></td></tr>
<tr><th id="3874">3874</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="655Src0" title='Src0' data-type='llvm::SDValue' data-ref="655Src0">Src0</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#650N" title='N' data-ref="650N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="3875">3875</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="656Src1" title='Src1' data-type='llvm::SDValue' data-ref="656Src1">Src1</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#650N" title='N' data-ref="650N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="3876">3876</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col7 decl" id="657CmpVT" title='CmpVT' data-type='llvm::EVT' data-ref="657CmpVT">CmpVT</dfn> = <a class="local col5 ref" href="#655Src0" title='Src0' data-ref="655Src0">Src0</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>();</td></tr>
<tr><th id="3877">3877</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col8 decl" id="658SL" title='SL' data-type='llvm::SDLoc' data-ref="658SL">SL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col0 ref" href="#650N" title='N' data-ref="650N">N</a>);</td></tr>
<tr><th id="3878">3878</th><td></td></tr>
<tr><th id="3879">3879</th><td>  <b>if</b> (<a class="local col7 ref" href="#657CmpVT" title='CmpVT' data-ref="657CmpVT">CmpVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f16" title='llvm::MVT::SimpleValueType::f16' data-ref="llvm::MVT::SimpleValueType::f16">f16</a> &amp;&amp; !<a class="local col9 ref" href="#649TLI" title='TLI' data-ref="649TLI">TLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase11isTypeLegalENS_3EVTE" title='llvm::TargetLoweringBase::isTypeLegal' data-ref="_ZNK4llvm18TargetLoweringBase11isTypeLegalENS_3EVTE">isTypeLegal</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col7 ref" href="#657CmpVT" title='CmpVT' data-ref="657CmpVT">CmpVT</a>)) {</td></tr>
<tr><th id="3880">3880</th><td>    <a class="local col5 ref" href="#655Src0" title='Src0' data-ref="655Src0">Src0</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col1 ref" href="#651DAG" title='DAG' data-ref="651DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FP_EXTEND" title='llvm::ISD::NodeType::FP_EXTEND' data-ref="llvm::ISD::NodeType::FP_EXTEND">FP_EXTEND</a>, <a class="local col8 ref" href="#658SL" title='SL' data-ref="658SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#655Src0" title='Src0' data-ref="655Src0">Src0</a>);</td></tr>
<tr><th id="3881">3881</th><td>    <a class="local col6 ref" href="#656Src1" title='Src1' data-ref="656Src1">Src1</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col1 ref" href="#651DAG" title='DAG' data-ref="651DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FP_EXTEND" title='llvm::ISD::NodeType::FP_EXTEND' data-ref="llvm::ISD::NodeType::FP_EXTEND">FP_EXTEND</a>, <a class="local col8 ref" href="#658SL" title='SL' data-ref="658SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#656Src1" title='Src1' data-ref="656Src1">Src1</a>);</td></tr>
<tr><th id="3882">3882</th><td>  }</td></tr>
<tr><th id="3883">3883</th><td></td></tr>
<tr><th id="3884">3884</th><td>  <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::FCmpInst" title='llvm::FCmpInst' data-ref="llvm::FCmpInst">FCmpInst</a>::<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate" title='llvm::CmpInst::Predicate' data-ref="llvm::CmpInst::Predicate">Predicate</a> <dfn class="local col9 decl" id="659IcInput" title='IcInput' data-type='FCmpInst::Predicate' data-ref="659IcInput">IcInput</dfn> = <b>static_cast</b>&lt;<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::FCmpInst" title='llvm::FCmpInst' data-ref="llvm::FCmpInst">FCmpInst</a>::<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate" title='llvm::CmpInst::Predicate' data-ref="llvm::CmpInst::Predicate">Predicate</a>&gt;(<a class="local col4 ref" href="#654CondCode" title='CondCode' data-ref="654CondCode">CondCode</a>);</td></tr>
<tr><th id="3885">3885</th><td>  <span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::CondCode" title='llvm::ISD::CondCode' data-ref="llvm::ISD::CondCode">CondCode</a> <dfn class="local col0 decl" id="660CCOpcode" title='CCOpcode' data-type='ISD::CondCode' data-ref="660CCOpcode">CCOpcode</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/Analysis.h.html#_ZN4llvm15getFCmpCondCodeENS_7CmpInst9PredicateE" title='llvm::getFCmpCondCode' data-ref="_ZN4llvm15getFCmpCondCodeENS_7CmpInst9PredicateE">getFCmpCondCode</a>(<a class="local col9 ref" href="#659IcInput" title='IcInput' data-ref="659IcInput">IcInput</a>);</td></tr>
<tr><th id="3886">3886</th><td>  <b>return</b> <a class="local col1 ref" href="#651DAG" title='DAG' data-ref="651DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::SETCC" title='llvm::AMDGPUISD::NodeType::SETCC' data-ref="llvm::AMDGPUISD::NodeType::SETCC">SETCC</a>, <a class="local col8 ref" href="#658SL" title='SL' data-ref="658SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col2 ref" href="#652VT" title='VT' data-ref="652VT">VT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#655Src0" title='Src0' data-ref="655Src0">Src0</a>,</td></tr>
<tr><th id="3887">3887</th><td>                     <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#656Src1" title='Src1' data-ref="656Src1">Src1</a>, <a class="local col1 ref" href="#651DAG" title='DAG' data-ref="651DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getCondCodeENS_3ISD8CondCodeE" title='llvm::SelectionDAG::getCondCode' data-ref="_ZN4llvm12SelectionDAG11getCondCodeENS_3ISD8CondCodeE">getCondCode</a>(<a class="local col0 ref" href="#660CCOpcode" title='CCOpcode' data-ref="660CCOpcode">CCOpcode</a>));</td></tr>
<tr><th id="3888">3888</th><td>}</td></tr>
<tr><th id="3889">3889</th><td></td></tr>
<tr><th id="3890">3890</th><td><em>void</em> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm16SITargetLowering18ReplaceNodeResultsEPNS_6SDNodeERNS_15SmallVectorImplINS_7SDValueEEERNS_12SelectionDAGE" title='llvm::SITargetLowering::ReplaceNodeResults' data-ref="_ZNK4llvm16SITargetLowering18ReplaceNodeResultsEPNS_6SDNodeERNS_15SmallVectorImplINS_7SDValueEEERNS_12SelectionDAGE">ReplaceNodeResults</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col1 decl" id="661N" title='N' data-type='llvm::SDNode *' data-ref="661N">N</dfn>,</td></tr>
<tr><th id="3891">3891</th><td>                                          <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>&gt; &amp;<dfn class="local col2 decl" id="662Results" title='Results' data-type='SmallVectorImpl&lt;llvm::SDValue&gt; &amp;' data-ref="662Results">Results</dfn>,</td></tr>
<tr><th id="3892">3892</th><td>                                          <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col3 decl" id="663DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="663DAG">DAG</dfn>) <em>const</em> {</td></tr>
<tr><th id="3893">3893</th><td>  <b>switch</b> (<a class="local col1 ref" href="#661N" title='N' data-ref="661N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="3894">3894</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INSERT_VECTOR_ELT" title='llvm::ISD::NodeType::INSERT_VECTOR_ELT' data-ref="llvm::ISD::NodeType::INSERT_VECTOR_ELT">INSERT_VECTOR_ELT</a>: {</td></tr>
<tr><th id="3895">3895</th><td>    <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValuecvbEv" title='llvm::SDValue::operator bool' data-ref="_ZNK4llvm7SDValuecvbEv"></a><dfn class="local col4 decl" id="664Res" title='Res' data-type='llvm::SDValue' data-ref="664Res"><a class="local col4 ref" href="#664Res" title='Res' data-ref="664Res">Res</a></dfn> = <a class="member" href="#_ZNK4llvm16SITargetLowering22lowerINSERT_VECTOR_ELTENS_7SDValueERNS_12SelectionDAGE" title='llvm::SITargetLowering::lowerINSERT_VECTOR_ELT' data-ref="_ZNK4llvm16SITargetLowering22lowerINSERT_VECTOR_ELTENS_7SDValueERNS_12SelectionDAGE">lowerINSERT_VECTOR_ELT</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col1 ref" href="#661N" title='N' data-ref="661N">N</a>, <var>0</var>), <span class='refarg'><a class="local col3 ref" href="#663DAG" title='DAG' data-ref="663DAG">DAG</a></span>))</td></tr>
<tr><th id="3896">3896</th><td>      <a class="local col2 ref" href="#662Results" title='Results' data-ref="662Results">Results</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col4 ref" href="#664Res" title='Res' data-ref="664Res">Res</a>);</td></tr>
<tr><th id="3897">3897</th><td>    <b>return</b>;</td></tr>
<tr><th id="3898">3898</th><td>  }</td></tr>
<tr><th id="3899">3899</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::EXTRACT_VECTOR_ELT" title='llvm::ISD::NodeType::EXTRACT_VECTOR_ELT' data-ref="llvm::ISD::NodeType::EXTRACT_VECTOR_ELT">EXTRACT_VECTOR_ELT</a>: {</td></tr>
<tr><th id="3900">3900</th><td>    <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValuecvbEv" title='llvm::SDValue::operator bool' data-ref="_ZNK4llvm7SDValuecvbEv"></a><dfn class="local col5 decl" id="665Res" title='Res' data-type='llvm::SDValue' data-ref="665Res"><a class="local col5 ref" href="#665Res" title='Res' data-ref="665Res">Res</a></dfn> = <a class="member" href="#_ZNK4llvm16SITargetLowering23lowerEXTRACT_VECTOR_ELTENS_7SDValueERNS_12SelectionDAGE" title='llvm::SITargetLowering::lowerEXTRACT_VECTOR_ELT' data-ref="_ZNK4llvm16SITargetLowering23lowerEXTRACT_VECTOR_ELTENS_7SDValueERNS_12SelectionDAGE">lowerEXTRACT_VECTOR_ELT</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col1 ref" href="#661N" title='N' data-ref="661N">N</a>, <var>0</var>), <span class='refarg'><a class="local col3 ref" href="#663DAG" title='DAG' data-ref="663DAG">DAG</a></span>))</td></tr>
<tr><th id="3901">3901</th><td>      <a class="local col2 ref" href="#662Results" title='Results' data-ref="662Results">Results</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col5 ref" href="#665Res" title='Res' data-ref="665Res">Res</a>);</td></tr>
<tr><th id="3902">3902</th><td>    <b>return</b>;</td></tr>
<tr><th id="3903">3903</th><td>  }</td></tr>
<tr><th id="3904">3904</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INTRINSIC_WO_CHAIN" title='llvm::ISD::NodeType::INTRINSIC_WO_CHAIN' data-ref="llvm::ISD::NodeType::INTRINSIC_WO_CHAIN">INTRINSIC_WO_CHAIN</a>: {</td></tr>
<tr><th id="3905">3905</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="666IID" title='IID' data-type='unsigned int' data-ref="666IID">IID</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERKT0_" title='llvm::cast' data-ref="_ZN4llvm4castERKT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col1 ref" href="#661N" title='N' data-ref="661N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>))-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="3906">3906</th><td>    <b>switch</b> (<a class="local col6 ref" href="#666IID" title='IID' data-ref="666IID">IID</a>) {</td></tr>
<tr><th id="3907">3907</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_cvt_pkrtz&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_cvt_pkrtz</span>: {</td></tr>
<tr><th id="3908">3908</th><td>      SDValue Src0 = N-&gt;getOperand(<var>1</var>);</td></tr>
<tr><th id="3909">3909</th><td>      SDValue Src1 = N-&gt;getOperand(<var>2</var>);</td></tr>
<tr><th id="3910">3910</th><td>      SDLoc SL(N);</td></tr>
<tr><th id="3911">3911</th><td>      SDValue Cvt = DAG.getNode(AMDGPUISD::CVT_PKRTZ_F16_F32, SL, MVT::i32,</td></tr>
<tr><th id="3912">3912</th><td>                                Src0, Src1);</td></tr>
<tr><th id="3913">3913</th><td>      Results.push_back(DAG.getNode(ISD::BITCAST, SL, MVT::v2f16, Cvt));</td></tr>
<tr><th id="3914">3914</th><td>      <b>return</b>;</td></tr>
<tr><th id="3915">3915</th><td>    }</td></tr>
<tr><th id="3916">3916</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_cvt_pknorm_i16&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_cvt_pknorm_i16</span>:</td></tr>
<tr><th id="3917">3917</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_cvt_pknorm_u16&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_cvt_pknorm_u16</span>:</td></tr>
<tr><th id="3918">3918</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_cvt_pk_i16&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_cvt_pk_i16</span>:</td></tr>
<tr><th id="3919">3919</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_cvt_pk_u16&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_cvt_pk_u16</span>: {</td></tr>
<tr><th id="3920">3920</th><td>      SDValue Src0 = N-&gt;getOperand(<var>1</var>);</td></tr>
<tr><th id="3921">3921</th><td>      SDValue Src1 = N-&gt;getOperand(<var>2</var>);</td></tr>
<tr><th id="3922">3922</th><td>      SDLoc SL(N);</td></tr>
<tr><th id="3923">3923</th><td>      <em>unsigned</em> Opcode;</td></tr>
<tr><th id="3924">3924</th><td></td></tr>
<tr><th id="3925">3925</th><td>      <b>if</b> (IID == Intrinsic::<span class='error' title="no member named &apos;amdgcn_cvt_pknorm_i16&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_cvt_pknorm_i16</span>)</td></tr>
<tr><th id="3926">3926</th><td>        Opcode = AMDGPUISD::CVT_PKNORM_I16_F32;</td></tr>
<tr><th id="3927">3927</th><td>      <b>else</b> <b>if</b> (IID == Intrinsic::<span class='error' title="no member named &apos;amdgcn_cvt_pknorm_u16&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_cvt_pknorm_u16</span>)</td></tr>
<tr><th id="3928">3928</th><td>        Opcode = AMDGPUISD::CVT_PKNORM_U16_F32;</td></tr>
<tr><th id="3929">3929</th><td>      <b>else</b> <b>if</b> (IID == Intrinsic::<span class='error' title="no member named &apos;amdgcn_cvt_pk_i16&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_cvt_pk_i16</span>)</td></tr>
<tr><th id="3930">3930</th><td>        Opcode = AMDGPUISD::CVT_PK_I16_I32;</td></tr>
<tr><th id="3931">3931</th><td>      <b>else</b></td></tr>
<tr><th id="3932">3932</th><td>        Opcode = AMDGPUISD::CVT_PK_U16_U32;</td></tr>
<tr><th id="3933">3933</th><td></td></tr>
<tr><th id="3934">3934</th><td>      EVT VT = N-&gt;getValueType(<var>0</var>);</td></tr>
<tr><th id="3935">3935</th><td>      <b>if</b> (isTypeLegal(VT))</td></tr>
<tr><th id="3936">3936</th><td>        Results.push_back(DAG.getNode(Opcode, SL, VT, Src0, Src1));</td></tr>
<tr><th id="3937">3937</th><td>      <b>else</b> {</td></tr>
<tr><th id="3938">3938</th><td>        SDValue Cvt = DAG.getNode(Opcode, SL, MVT::i32, Src0, Src1);</td></tr>
<tr><th id="3939">3939</th><td>        Results.push_back(DAG.getNode(ISD::BITCAST, SL, MVT::v2i16, Cvt));</td></tr>
<tr><th id="3940">3940</th><td>      }</td></tr>
<tr><th id="3941">3941</th><td>      <b>return</b>;</td></tr>
<tr><th id="3942">3942</th><td>    }</td></tr>
<tr><th id="3943">3943</th><td>    }</td></tr>
<tr><th id="3944">3944</th><td>    <b>break</b>;</td></tr>
<tr><th id="3945">3945</th><td>  }</td></tr>
<tr><th id="3946">3946</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INTRINSIC_W_CHAIN" title='llvm::ISD::NodeType::INTRINSIC_W_CHAIN' data-ref="llvm::ISD::NodeType::INTRINSIC_W_CHAIN">INTRINSIC_W_CHAIN</a>: {</td></tr>
<tr><th id="3947">3947</th><td>    <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValuecvbEv" title='llvm::SDValue::operator bool' data-ref="_ZNK4llvm7SDValuecvbEv"></a><dfn class="local col7 decl" id="667Res" title='Res' data-type='llvm::SDValue' data-ref="667Res"><a class="local col7 ref" href="#667Res" title='Res' data-ref="667Res">Res</a></dfn> = <a class="member" href="#_ZNK4llvm16SITargetLowering22LowerINTRINSIC_W_CHAINENS_7SDValueERNS_12SelectionDAGE" title='llvm::SITargetLowering::LowerINTRINSIC_W_CHAIN' data-ref="_ZNK4llvm16SITargetLowering22LowerINTRINSIC_W_CHAINENS_7SDValueERNS_12SelectionDAGE">LowerINTRINSIC_W_CHAIN</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col1 ref" href="#661N" title='N' data-ref="661N">N</a>, <var>0</var>), <span class='refarg'><a class="local col3 ref" href="#663DAG" title='DAG' data-ref="663DAG">DAG</a></span>)) {</td></tr>
<tr><th id="3948">3948</th><td>      <a class="local col2 ref" href="#662Results" title='Results' data-ref="662Results">Results</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col7 ref" href="#667Res" title='Res' data-ref="667Res">Res</a>);</td></tr>
<tr><th id="3949">3949</th><td>      <a class="local col2 ref" href="#662Results" title='Results' data-ref="662Results">Results</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col7 ref" href="#667Res" title='Res' data-ref="667Res">Res</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue8getValueEj" title='llvm::SDValue::getValue' data-ref="_ZNK4llvm7SDValue8getValueEj">getValue</a>(<var>1</var>));</td></tr>
<tr><th id="3950">3950</th><td>      <b>return</b>;</td></tr>
<tr><th id="3951">3951</th><td>    }</td></tr>
<tr><th id="3952">3952</th><td></td></tr>
<tr><th id="3953">3953</th><td>    <b>break</b>;</td></tr>
<tr><th id="3954">3954</th><td>  }</td></tr>
<tr><th id="3955">3955</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SELECT" title='llvm::ISD::NodeType::SELECT' data-ref="llvm::ISD::NodeType::SELECT">SELECT</a>: {</td></tr>
<tr><th id="3956">3956</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col8 decl" id="668SL" title='SL' data-type='llvm::SDLoc' data-ref="668SL">SL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col1 ref" href="#661N" title='N' data-ref="661N">N</a>);</td></tr>
<tr><th id="3957">3957</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col9 decl" id="669VT" title='VT' data-type='llvm::EVT' data-ref="669VT">VT</dfn> = <a class="local col1 ref" href="#661N" title='N' data-ref="661N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>);</td></tr>
<tr><th id="3958">3958</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col0 decl" id="670NewVT" title='NewVT' data-type='llvm::EVT' data-ref="670NewVT">NewVT</dfn> = <a class="member" href="AMDGPUISelLowering.h.html#_ZN4llvm20AMDGPUTargetLowering20getEquivalentMemTypeERNS_11LLVMContextENS_3EVTE" title='llvm::AMDGPUTargetLowering::getEquivalentMemType' data-ref="_ZN4llvm20AMDGPUTargetLowering20getEquivalentMemTypeERNS_11LLVMContextENS_3EVTE">getEquivalentMemType</a>(<span class='refarg'>*<a class="local col3 ref" href="#663DAG" title='DAG' data-ref="663DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG10getContextEv" title='llvm::SelectionDAG::getContext' data-ref="_ZNK4llvm12SelectionDAG10getContextEv">getContext</a>()</span>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col9 ref" href="#669VT" title='VT' data-ref="669VT">VT</a>);</td></tr>
<tr><th id="3959">3959</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="671LHS" title='LHS' data-type='llvm::SDValue' data-ref="671LHS">LHS</dfn> = <a class="local col3 ref" href="#663DAG" title='DAG' data-ref="663DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BITCAST" title='llvm::ISD::NodeType::BITCAST' data-ref="llvm::ISD::NodeType::BITCAST">BITCAST</a>, <a class="local col8 ref" href="#668SL" title='SL' data-ref="668SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col0 ref" href="#670NewVT" title='NewVT' data-ref="670NewVT">NewVT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#661N" title='N' data-ref="661N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="3960">3960</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="672RHS" title='RHS' data-type='llvm::SDValue' data-ref="672RHS">RHS</dfn> = <a class="local col3 ref" href="#663DAG" title='DAG' data-ref="663DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BITCAST" title='llvm::ISD::NodeType::BITCAST' data-ref="llvm::ISD::NodeType::BITCAST">BITCAST</a>, <a class="local col8 ref" href="#668SL" title='SL' data-ref="668SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col0 ref" href="#670NewVT" title='NewVT' data-ref="670NewVT">NewVT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#661N" title='N' data-ref="661N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>2</var>));</td></tr>
<tr><th id="3961">3961</th><td></td></tr>
<tr><th id="3962">3962</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col3 decl" id="673SelectVT" title='SelectVT' data-type='llvm::EVT' data-ref="673SelectVT">SelectVT</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col0 ref" href="#670NewVT" title='NewVT' data-ref="670NewVT">NewVT</a>;</td></tr>
<tr><th id="3963">3963</th><td>    <b>if</b> (<a class="local col0 ref" href="#670NewVT" title='NewVT' data-ref="670NewVT">NewVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT6bitsLTES0_" title='llvm::EVT::bitsLT' data-ref="_ZNK4llvm3EVT6bitsLTES0_">bitsLT</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>)) {</td></tr>
<tr><th id="3964">3964</th><td>      <a class="local col1 ref" href="#671LHS" title='LHS' data-ref="671LHS">LHS</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col3 ref" href="#663DAG" title='DAG' data-ref="663DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ANY_EXTEND" title='llvm::ISD::NodeType::ANY_EXTEND' data-ref="llvm::ISD::NodeType::ANY_EXTEND">ANY_EXTEND</a>, <a class="local col8 ref" href="#668SL" title='SL' data-ref="668SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#671LHS" title='LHS' data-ref="671LHS">LHS</a>);</td></tr>
<tr><th id="3965">3965</th><td>      <a class="local col2 ref" href="#672RHS" title='RHS' data-ref="672RHS">RHS</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col3 ref" href="#663DAG" title='DAG' data-ref="663DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ANY_EXTEND" title='llvm::ISD::NodeType::ANY_EXTEND' data-ref="llvm::ISD::NodeType::ANY_EXTEND">ANY_EXTEND</a>, <a class="local col8 ref" href="#668SL" title='SL' data-ref="668SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#672RHS" title='RHS' data-ref="672RHS">RHS</a>);</td></tr>
<tr><th id="3966">3966</th><td>      <a class="local col3 ref" href="#673SelectVT" title='SelectVT' data-ref="673SelectVT">SelectVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::operator=' data-ref="_ZN4llvm3EVTaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>;</td></tr>
<tr><th id="3967">3967</th><td>    }</td></tr>
<tr><th id="3968">3968</th><td></td></tr>
<tr><th id="3969">3969</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="674NewSelect" title='NewSelect' data-type='llvm::SDValue' data-ref="674NewSelect">NewSelect</dfn> = <a class="local col3 ref" href="#663DAG" title='DAG' data-ref="663DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SELECT" title='llvm::ISD::NodeType::SELECT' data-ref="llvm::ISD::NodeType::SELECT">SELECT</a>, <a class="local col8 ref" href="#668SL" title='SL' data-ref="668SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col3 ref" href="#673SelectVT" title='SelectVT' data-ref="673SelectVT">SelectVT</a>,</td></tr>
<tr><th id="3970">3970</th><td>                                    <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#661N" title='N' data-ref="661N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#671LHS" title='LHS' data-ref="671LHS">LHS</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#672RHS" title='RHS' data-ref="672RHS">RHS</a>);</td></tr>
<tr><th id="3971">3971</th><td></td></tr>
<tr><th id="3972">3972</th><td>    <b>if</b> (<a class="local col0 ref" href="#670NewVT" title='NewVT' data-ref="670NewVT">NewVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col3 ref" href="#673SelectVT" title='SelectVT' data-ref="673SelectVT">SelectVT</a>)</td></tr>
<tr><th id="3973">3973</th><td>      <a class="local col4 ref" href="#674NewSelect" title='NewSelect' data-ref="674NewSelect">NewSelect</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col3 ref" href="#663DAG" title='DAG' data-ref="663DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::TRUNCATE" title='llvm::ISD::NodeType::TRUNCATE' data-ref="llvm::ISD::NodeType::TRUNCATE">TRUNCATE</a>, <a class="local col8 ref" href="#668SL" title='SL' data-ref="668SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col0 ref" href="#670NewVT" title='NewVT' data-ref="670NewVT">NewVT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#674NewSelect" title='NewSelect' data-ref="674NewSelect">NewSelect</a>);</td></tr>
<tr><th id="3974">3974</th><td>    <a class="local col2 ref" href="#662Results" title='Results' data-ref="662Results">Results</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col3 ref" href="#663DAG" title='DAG' data-ref="663DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BITCAST" title='llvm::ISD::NodeType::BITCAST' data-ref="llvm::ISD::NodeType::BITCAST">BITCAST</a>, <a class="local col8 ref" href="#668SL" title='SL' data-ref="668SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col9 ref" href="#669VT" title='VT' data-ref="669VT">VT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#674NewSelect" title='NewSelect' data-ref="674NewSelect">NewSelect</a>));</td></tr>
<tr><th id="3975">3975</th><td>    <b>return</b>;</td></tr>
<tr><th id="3976">3976</th><td>  }</td></tr>
<tr><th id="3977">3977</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FNEG" title='llvm::ISD::NodeType::FNEG' data-ref="llvm::ISD::NodeType::FNEG">FNEG</a>: {</td></tr>
<tr><th id="3978">3978</th><td>    <b>if</b> (<a class="local col1 ref" href="#661N" title='N' data-ref="661N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>) <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f16" title='llvm::MVT::SimpleValueType::v2f16' data-ref="llvm::MVT::SimpleValueType::v2f16">v2f16</a>)</td></tr>
<tr><th id="3979">3979</th><td>      <b>break</b>;</td></tr>
<tr><th id="3980">3980</th><td></td></tr>
<tr><th id="3981">3981</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col5 decl" id="675SL" title='SL' data-type='llvm::SDLoc' data-ref="675SL">SL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col1 ref" href="#661N" title='N' data-ref="661N">N</a>);</td></tr>
<tr><th id="3982">3982</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="676BC" title='BC' data-type='llvm::SDValue' data-ref="676BC">BC</dfn> = <a class="local col3 ref" href="#663DAG" title='DAG' data-ref="663DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BITCAST" title='llvm::ISD::NodeType::BITCAST' data-ref="llvm::ISD::NodeType::BITCAST">BITCAST</a>, <a class="local col5 ref" href="#675SL" title='SL' data-ref="675SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#661N" title='N' data-ref="661N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="3983">3983</th><td></td></tr>
<tr><th id="3984">3984</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="677Op" title='Op' data-type='llvm::SDValue' data-ref="677Op">Op</dfn> = <a class="local col3 ref" href="#663DAG" title='DAG' data-ref="663DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::XOR" title='llvm::ISD::NodeType::XOR' data-ref="llvm::ISD::NodeType::XOR">XOR</a>, <a class="local col5 ref" href="#675SL" title='SL' data-ref="675SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>,</td></tr>
<tr><th id="3985">3985</th><td>                             <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#676BC" title='BC' data-ref="676BC">BC</a>,</td></tr>
<tr><th id="3986">3986</th><td>                             <a class="local col3 ref" href="#663DAG" title='DAG' data-ref="663DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb" title='llvm::SelectionDAG::getConstant' data-ref="_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb">getConstant</a>(<var>0x80008000</var>, <a class="local col5 ref" href="#675SL" title='SL' data-ref="675SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>));</td></tr>
<tr><th id="3987">3987</th><td>    <a class="local col2 ref" href="#662Results" title='Results' data-ref="662Results">Results</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col3 ref" href="#663DAG" title='DAG' data-ref="663DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BITCAST" title='llvm::ISD::NodeType::BITCAST' data-ref="llvm::ISD::NodeType::BITCAST">BITCAST</a>, <a class="local col5 ref" href="#675SL" title='SL' data-ref="675SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f16" title='llvm::MVT::SimpleValueType::v2f16' data-ref="llvm::MVT::SimpleValueType::v2f16">v2f16</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#677Op" title='Op' data-ref="677Op">Op</a>));</td></tr>
<tr><th id="3988">3988</th><td>    <b>return</b>;</td></tr>
<tr><th id="3989">3989</th><td>  }</td></tr>
<tr><th id="3990">3990</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FABS" title='llvm::ISD::NodeType::FABS' data-ref="llvm::ISD::NodeType::FABS">FABS</a>: {</td></tr>
<tr><th id="3991">3991</th><td>    <b>if</b> (<a class="local col1 ref" href="#661N" title='N' data-ref="661N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>) <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f16" title='llvm::MVT::SimpleValueType::v2f16' data-ref="llvm::MVT::SimpleValueType::v2f16">v2f16</a>)</td></tr>
<tr><th id="3992">3992</th><td>      <b>break</b>;</td></tr>
<tr><th id="3993">3993</th><td></td></tr>
<tr><th id="3994">3994</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col8 decl" id="678SL" title='SL' data-type='llvm::SDLoc' data-ref="678SL">SL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col1 ref" href="#661N" title='N' data-ref="661N">N</a>);</td></tr>
<tr><th id="3995">3995</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="679BC" title='BC' data-type='llvm::SDValue' data-ref="679BC">BC</dfn> = <a class="local col3 ref" href="#663DAG" title='DAG' data-ref="663DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BITCAST" title='llvm::ISD::NodeType::BITCAST' data-ref="llvm::ISD::NodeType::BITCAST">BITCAST</a>, <a class="local col8 ref" href="#678SL" title='SL' data-ref="678SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#661N" title='N' data-ref="661N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="3996">3996</th><td></td></tr>
<tr><th id="3997">3997</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="680Op" title='Op' data-type='llvm::SDValue' data-ref="680Op">Op</dfn> = <a class="local col3 ref" href="#663DAG" title='DAG' data-ref="663DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::AND" title='llvm::ISD::NodeType::AND' data-ref="llvm::ISD::NodeType::AND">AND</a>, <a class="local col8 ref" href="#678SL" title='SL' data-ref="678SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>,</td></tr>
<tr><th id="3998">3998</th><td>                             <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#679BC" title='BC' data-ref="679BC">BC</a>,</td></tr>
<tr><th id="3999">3999</th><td>                             <a class="local col3 ref" href="#663DAG" title='DAG' data-ref="663DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb" title='llvm::SelectionDAG::getConstant' data-ref="_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb">getConstant</a>(<var>0x7fff7fff</var>, <a class="local col8 ref" href="#678SL" title='SL' data-ref="678SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>));</td></tr>
<tr><th id="4000">4000</th><td>    <a class="local col2 ref" href="#662Results" title='Results' data-ref="662Results">Results</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col3 ref" href="#663DAG" title='DAG' data-ref="663DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BITCAST" title='llvm::ISD::NodeType::BITCAST' data-ref="llvm::ISD::NodeType::BITCAST">BITCAST</a>, <a class="local col8 ref" href="#678SL" title='SL' data-ref="678SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f16" title='llvm::MVT::SimpleValueType::v2f16' data-ref="llvm::MVT::SimpleValueType::v2f16">v2f16</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#680Op" title='Op' data-ref="680Op">Op</a>));</td></tr>
<tr><th id="4001">4001</th><td>    <b>return</b>;</td></tr>
<tr><th id="4002">4002</th><td>  }</td></tr>
<tr><th id="4003">4003</th><td>  <b>default</b>:</td></tr>
<tr><th id="4004">4004</th><td>    <b>break</b>;</td></tr>
<tr><th id="4005">4005</th><td>  }</td></tr>
<tr><th id="4006">4006</th><td>}</td></tr>
<tr><th id="4007">4007</th><td></td></tr>
<tr><th id="4008">4008</th><td><i class="doc" data-doc="_ZL8findUserN4llvm7SDValueEj">/// Helper function for LowerBRCOND</i></td></tr>
<tr><th id="4009">4009</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="tu decl def" id="_ZL8findUserN4llvm7SDValueEj" title='findUser' data-type='llvm::SDNode * findUser(llvm::SDValue Value, unsigned int Opcode)' data-ref="_ZL8findUserN4llvm7SDValueEj">findUser</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="681Value" title='Value' data-type='llvm::SDValue' data-ref="681Value">Value</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="682Opcode" title='Opcode' data-type='unsigned int' data-ref="682Opcode">Opcode</dfn>) {</td></tr>
<tr><th id="4010">4010</th><td></td></tr>
<tr><th id="4011">4011</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col3 decl" id="683Parent" title='Parent' data-type='llvm::SDNode *' data-ref="683Parent">Parent</dfn> = <a class="local col1 ref" href="#681Value" title='Value' data-ref="681Value">Value</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>();</td></tr>
<tr><th id="4012">4012</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a>::<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode::use_iterator" title='llvm::SDNode::use_iterator' data-ref="llvm::SDNode::use_iterator">use_iterator</a> <dfn class="local col4 decl" id="684I" title='I' data-type='SDNode::use_iterator' data-ref="684I">I</dfn> = <a class="local col3 ref" href="#683Parent" title='Parent' data-ref="683Parent">Parent</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9use_beginEv" title='llvm::SDNode::use_begin' data-ref="_ZNK4llvm6SDNode9use_beginEv">use_begin</a>(), <dfn class="local col5 decl" id="685E" title='E' data-type='SDNode::use_iterator' data-ref="685E">E</dfn> = <a class="local col3 ref" href="#683Parent" title='Parent' data-ref="683Parent">Parent</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm6SDNode7use_endEv" title='llvm::SDNode::use_end' data-ref="_ZN4llvm6SDNode7use_endEv">use_end</a>();</td></tr>
<tr><th id="4013">4013</th><td>       <a class="local col4 ref" href="#684I" title='I' data-ref="684I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12use_iteratorneERKS1_" title='llvm::SDNode::use_iterator::operator!=' data-ref="_ZNK4llvm6SDNode12use_iteratorneERKS1_">!=</a> <a class="local col5 ref" href="#685E" title='E' data-ref="685E">E</a>; <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm6SDNode12use_iteratorppEv" title='llvm::SDNode::use_iterator::operator++' data-ref="_ZN4llvm6SDNode12use_iteratorppEv">++</a><a class="local col4 ref" href="#684I" title='I' data-ref="684I">I</a>) {</td></tr>
<tr><th id="4014">4014</th><td></td></tr>
<tr><th id="4015">4015</th><td>    <b>if</b> (<a class="local col4 ref" href="#684I" title='I' data-ref="684I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12use_iterator6getUseEv" title='llvm::SDNode::use_iterator::getUse' data-ref="_ZNK4llvm6SDNode12use_iterator6getUseEv">getUse</a>().<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm5SDUse3getEv" title='llvm::SDUse::get' data-ref="_ZNK4llvm5SDUse3getEv">get</a>() <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueneERKS0_" title='llvm::SDValue::operator!=' data-ref="_ZNK4llvm7SDValueneERKS0_">!=</a> <a class="local col1 ref" href="#681Value" title='Value' data-ref="681Value">Value</a>)</td></tr>
<tr><th id="4016">4016</th><td>      <b>continue</b>;</td></tr>
<tr><th id="4017">4017</th><td></td></tr>
<tr><th id="4018">4018</th><td>    <b>if</b> (<a class="local col4 ref" href="#684I" title='I' data-ref="684I">I</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12use_iteratorptEv" title='llvm::SDNode::use_iterator::operator-&gt;' data-ref="_ZNK4llvm6SDNode12use_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() == <a class="local col2 ref" href="#682Opcode" title='Opcode' data-ref="682Opcode">Opcode</a>)</td></tr>
<tr><th id="4019">4019</th><td>      <b>return</b> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12use_iteratordeEv" title='llvm::SDNode::use_iterator::operator*' data-ref="_ZNK4llvm6SDNode12use_iteratordeEv">*</a><a class="local col4 ref" href="#684I" title='I' data-ref="684I">I</a>;</td></tr>
<tr><th id="4020">4020</th><td>  }</td></tr>
<tr><th id="4021">4021</th><td>  <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="4022">4022</th><td>}</td></tr>
<tr><th id="4023">4023</th><td></td></tr>
<tr><th id="4024">4024</th><td><em>unsigned</em> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm16SITargetLowering13isCFIntrinsicEPKNS_6SDNodeE" title='llvm::SITargetLowering::isCFIntrinsic' data-ref="_ZNK4llvm16SITargetLowering13isCFIntrinsicEPKNS_6SDNodeE">isCFIntrinsic</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col6 decl" id="686Intr" title='Intr' data-type='const llvm::SDNode *' data-ref="686Intr">Intr</dfn>) <em>const</em> {</td></tr>
<tr><th id="4025">4025</th><td>  <b>if</b> (<a class="local col6 ref" href="#686Intr" title='Intr' data-ref="686Intr">Intr</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INTRINSIC_W_CHAIN" title='llvm::ISD::NodeType::INTRINSIC_W_CHAIN' data-ref="llvm::ISD::NodeType::INTRINSIC_W_CHAIN">INTRINSIC_W_CHAIN</a>) {</td></tr>
<tr><th id="4026">4026</th><td>    <b>switch</b> (<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERKT0_" title='llvm::cast' data-ref="_ZN4llvm4castERKT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col6 ref" href="#686Intr" title='Intr' data-ref="686Intr">Intr</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>))-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>()) {</td></tr>
<tr><th id="4027">4027</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_if&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_if</span>:</td></tr>
<tr><th id="4028">4028</th><td>      <b>return</b> AMDGPUISD::IF;</td></tr>
<tr><th id="4029">4029</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_else&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_else</span>:</td></tr>
<tr><th id="4030">4030</th><td>      <b>return</b> AMDGPUISD::ELSE;</td></tr>
<tr><th id="4031">4031</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_loop&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_loop</span>:</td></tr>
<tr><th id="4032">4032</th><td>      <b>return</b> AMDGPUISD::LOOP;</td></tr>
<tr><th id="4033">4033</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_end_cf&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_end_cf</span>:</td></tr>
<tr><th id="4034">4034</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;should not occur&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIISelLowering.cpp&quot;, 4034)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"should not occur"</q>);</td></tr>
<tr><th id="4035">4035</th><td>    <b>default</b>:</td></tr>
<tr><th id="4036">4036</th><td>      <b>return</b> <var>0</var>;</td></tr>
<tr><th id="4037">4037</th><td>    }</td></tr>
<tr><th id="4038">4038</th><td>  }</td></tr>
<tr><th id="4039">4039</th><td></td></tr>
<tr><th id="4040">4040</th><td>  <i>// break, if_break, else_break are all only used as inputs to loop, not</i></td></tr>
<tr><th id="4041">4041</th><td><i>  // directly as branch conditions.</i></td></tr>
<tr><th id="4042">4042</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="4043">4043</th><td>}</td></tr>
<tr><th id="4044">4044</th><td></td></tr>
<tr><th id="4045">4045</th><td><em>bool</em> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm16SITargetLowering15shouldEmitFixupEPKNS_11GlobalValueE" title='llvm::SITargetLowering::shouldEmitFixup' data-ref="_ZNK4llvm16SITargetLowering15shouldEmitFixupEPKNS_11GlobalValueE">shouldEmitFixup</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue">GlobalValue</a> *<dfn class="local col7 decl" id="687GV" title='GV' data-type='const llvm::GlobalValue *' data-ref="687GV">GV</dfn>) <em>const</em> {</td></tr>
<tr><th id="4046">4046</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a> &amp;<dfn class="local col8 decl" id="688TT" title='TT' data-type='const llvm::Triple &amp;' data-ref="688TT">TT</dfn> = <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase16getTargetMachineEv" title='llvm::TargetLoweringBase::getTargetMachine' data-ref="_ZNK4llvm18TargetLoweringBase16getTargetMachineEv">getTargetMachine</a>().<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine15getTargetTripleEv" title='llvm::TargetMachine::getTargetTriple' data-ref="_ZNK4llvm13TargetMachine15getTargetTripleEv">getTargetTriple</a>();</td></tr>
<tr><th id="4047">4047</th><td>  <b>return</b> (<a class="local col7 ref" href="#687GV" title='GV' data-ref="687GV">GV</a>-&gt;<a class="ref" href="../../../include/llvm/IR/GlobalValue.h.html#_ZNK4llvm11GlobalValue7getTypeEv" title='llvm::GlobalValue::getType' data-ref="_ZNK4llvm11GlobalValue7getTypeEv">getType</a>()-&gt;<a class="ref" href="../../../include/llvm/IR/DerivedTypes.h.html#_ZNK4llvm11PointerType15getAddressSpaceEv" title='llvm::PointerType::getAddressSpace' data-ref="_ZNK4llvm11PointerType15getAddressSpaceEv">getAddressSpace</a>() == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::CONSTANT_ADDRESS" title='AMDGPUAS::CONSTANT_ADDRESS' data-ref="AMDGPUAS::CONSTANT_ADDRESS">CONSTANT_ADDRESS</a> ||</td></tr>
<tr><th id="4048">4048</th><td>          <a class="local col7 ref" href="#687GV" title='GV' data-ref="687GV">GV</a>-&gt;<a class="ref" href="../../../include/llvm/IR/GlobalValue.h.html#_ZNK4llvm11GlobalValue7getTypeEv" title='llvm::GlobalValue::getType' data-ref="_ZNK4llvm11GlobalValue7getTypeEv">getType</a>()-&gt;<a class="ref" href="../../../include/llvm/IR/DerivedTypes.h.html#_ZNK4llvm11PointerType15getAddressSpaceEv" title='llvm::PointerType::getAddressSpace' data-ref="_ZNK4llvm11PointerType15getAddressSpaceEv">getAddressSpace</a>() == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::CONSTANT_ADDRESS_32BIT" title='AMDGPUAS::CONSTANT_ADDRESS_32BIT' data-ref="AMDGPUAS::CONSTANT_ADDRESS_32BIT">CONSTANT_ADDRESS_32BIT</a>) &amp;&amp;</td></tr>
<tr><th id="4049">4049</th><td>         <span class="namespace">AMDGPU::</span><a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU32shouldEmitConstantsToTextSectionERKNS_6TripleE" title='llvm::AMDGPU::shouldEmitConstantsToTextSection' data-ref="_ZN4llvm6AMDGPU32shouldEmitConstantsToTextSectionERKNS_6TripleE">shouldEmitConstantsToTextSection</a>(<a class="local col8 ref" href="#688TT" title='TT' data-ref="688TT">TT</a>);</td></tr>
<tr><th id="4050">4050</th><td>}</td></tr>
<tr><th id="4051">4051</th><td></td></tr>
<tr><th id="4052">4052</th><td><em>bool</em> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm16SITargetLowering18shouldEmitGOTRelocEPKNS_11GlobalValueE" title='llvm::SITargetLowering::shouldEmitGOTReloc' data-ref="_ZNK4llvm16SITargetLowering18shouldEmitGOTRelocEPKNS_11GlobalValueE">shouldEmitGOTReloc</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue">GlobalValue</a> *<dfn class="local col9 decl" id="689GV" title='GV' data-type='const llvm::GlobalValue *' data-ref="689GV">GV</dfn>) <em>const</em> {</td></tr>
<tr><th id="4053">4053</th><td>  <i>// FIXME: Either avoid relying on address space here or change the default</i></td></tr>
<tr><th id="4054">4054</th><td><i>  // address space for functions to avoid the explicit check.</i></td></tr>
<tr><th id="4055">4055</th><td>  <b>return</b> (<a class="local col9 ref" href="#689GV" title='GV' data-ref="689GV">GV</a>-&gt;<a class="ref" href="../../../include/llvm/IR/GlobalValue.h.html#_ZNK4llvm11GlobalValue12getValueTypeEv" title='llvm::GlobalValue::getValueType' data-ref="_ZNK4llvm11GlobalValue12getValueTypeEv">getValueType</a>()-&gt;<a class="ref" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type12isFunctionTyEv" title='llvm::Type::isFunctionTy' data-ref="_ZNK4llvm4Type12isFunctionTyEv">isFunctionTy</a>() ||</td></tr>
<tr><th id="4056">4056</th><td>          <a class="local col9 ref" href="#689GV" title='GV' data-ref="689GV">GV</a>-&gt;<a class="ref" href="../../../include/llvm/IR/GlobalValue.h.html#_ZNK4llvm11GlobalValue7getTypeEv" title='llvm::GlobalValue::getType' data-ref="_ZNK4llvm11GlobalValue7getTypeEv">getType</a>()-&gt;<a class="ref" href="../../../include/llvm/IR/DerivedTypes.h.html#_ZNK4llvm11PointerType15getAddressSpaceEv" title='llvm::PointerType::getAddressSpace' data-ref="_ZNK4llvm11PointerType15getAddressSpaceEv">getAddressSpace</a>() == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::GLOBAL_ADDRESS" title='AMDGPUAS::GLOBAL_ADDRESS' data-ref="AMDGPUAS::GLOBAL_ADDRESS">GLOBAL_ADDRESS</a> ||</td></tr>
<tr><th id="4057">4057</th><td>          <a class="local col9 ref" href="#689GV" title='GV' data-ref="689GV">GV</a>-&gt;<a class="ref" href="../../../include/llvm/IR/GlobalValue.h.html#_ZNK4llvm11GlobalValue7getTypeEv" title='llvm::GlobalValue::getType' data-ref="_ZNK4llvm11GlobalValue7getTypeEv">getType</a>()-&gt;<a class="ref" href="../../../include/llvm/IR/DerivedTypes.h.html#_ZNK4llvm11PointerType15getAddressSpaceEv" title='llvm::PointerType::getAddressSpace' data-ref="_ZNK4llvm11PointerType15getAddressSpaceEv">getAddressSpace</a>() == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::CONSTANT_ADDRESS" title='AMDGPUAS::CONSTANT_ADDRESS' data-ref="AMDGPUAS::CONSTANT_ADDRESS">CONSTANT_ADDRESS</a> ||</td></tr>
<tr><th id="4058">4058</th><td>          <a class="local col9 ref" href="#689GV" title='GV' data-ref="689GV">GV</a>-&gt;<a class="ref" href="../../../include/llvm/IR/GlobalValue.h.html#_ZNK4llvm11GlobalValue7getTypeEv" title='llvm::GlobalValue::getType' data-ref="_ZNK4llvm11GlobalValue7getTypeEv">getType</a>()-&gt;<a class="ref" href="../../../include/llvm/IR/DerivedTypes.h.html#_ZNK4llvm11PointerType15getAddressSpaceEv" title='llvm::PointerType::getAddressSpace' data-ref="_ZNK4llvm11PointerType15getAddressSpaceEv">getAddressSpace</a>() == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::CONSTANT_ADDRESS_32BIT" title='AMDGPUAS::CONSTANT_ADDRESS_32BIT' data-ref="AMDGPUAS::CONSTANT_ADDRESS_32BIT">CONSTANT_ADDRESS_32BIT</a>) &amp;&amp;</td></tr>
<tr><th id="4059">4059</th><td>         !<a class="member" href="#_ZNK4llvm16SITargetLowering15shouldEmitFixupEPKNS_11GlobalValueE" title='llvm::SITargetLowering::shouldEmitFixup' data-ref="_ZNK4llvm16SITargetLowering15shouldEmitFixupEPKNS_11GlobalValueE">shouldEmitFixup</a>(<a class="local col9 ref" href="#689GV" title='GV' data-ref="689GV">GV</a>) &amp;&amp;</td></tr>
<tr><th id="4060">4060</th><td>         !<a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase16getTargetMachineEv" title='llvm::TargetLoweringBase::getTargetMachine' data-ref="_ZNK4llvm18TargetLoweringBase16getTargetMachineEv">getTargetMachine</a>().<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE" title='llvm::TargetMachine::shouldAssumeDSOLocal' data-ref="_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE">shouldAssumeDSOLocal</a>(*<a class="local col9 ref" href="#689GV" title='GV' data-ref="689GV">GV</a>-&gt;<a class="ref" href="../../../include/llvm/IR/GlobalValue.h.html#_ZNK4llvm11GlobalValue9getParentEv" title='llvm::GlobalValue::getParent' data-ref="_ZNK4llvm11GlobalValue9getParentEv">getParent</a>(), <a class="local col9 ref" href="#689GV" title='GV' data-ref="689GV">GV</a>);</td></tr>
<tr><th id="4061">4061</th><td>}</td></tr>
<tr><th id="4062">4062</th><td></td></tr>
<tr><th id="4063">4063</th><td><em>bool</em> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm16SITargetLowering17shouldEmitPCRelocEPKNS_11GlobalValueE" title='llvm::SITargetLowering::shouldEmitPCReloc' data-ref="_ZNK4llvm16SITargetLowering17shouldEmitPCRelocEPKNS_11GlobalValueE">shouldEmitPCReloc</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue">GlobalValue</a> *<dfn class="local col0 decl" id="690GV" title='GV' data-type='const llvm::GlobalValue *' data-ref="690GV">GV</dfn>) <em>const</em> {</td></tr>
<tr><th id="4064">4064</th><td>  <b>return</b> !<a class="member" href="#_ZNK4llvm16SITargetLowering15shouldEmitFixupEPKNS_11GlobalValueE" title='llvm::SITargetLowering::shouldEmitFixup' data-ref="_ZNK4llvm16SITargetLowering15shouldEmitFixupEPKNS_11GlobalValueE">shouldEmitFixup</a>(<a class="local col0 ref" href="#690GV" title='GV' data-ref="690GV">GV</a>) &amp;&amp; !<a class="member" href="#_ZNK4llvm16SITargetLowering18shouldEmitGOTRelocEPKNS_11GlobalValueE" title='llvm::SITargetLowering::shouldEmitGOTReloc' data-ref="_ZNK4llvm16SITargetLowering18shouldEmitGOTRelocEPKNS_11GlobalValueE">shouldEmitGOTReloc</a>(<a class="local col0 ref" href="#690GV" title='GV' data-ref="690GV">GV</a>);</td></tr>
<tr><th id="4065">4065</th><td>}</td></tr>
<tr><th id="4066">4066</th><td></td></tr>
<tr><th id="4067">4067</th><td><i class="doc">/// This transforms the control flow intrinsics to get the branch destination as</i></td></tr>
<tr><th id="4068">4068</th><td><i class="doc">/// last parameter, also switches branch target with BR if the need arise</i></td></tr>
<tr><th id="4069">4069</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm16SITargetLowering11LowerBRCONDENS_7SDValueERNS_12SelectionDAGE" title='llvm::SITargetLowering::LowerBRCOND' data-ref="_ZNK4llvm16SITargetLowering11LowerBRCONDENS_7SDValueERNS_12SelectionDAGE">LowerBRCOND</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="691BRCOND" title='BRCOND' data-type='llvm::SDValue' data-ref="691BRCOND">BRCOND</dfn>,</td></tr>
<tr><th id="4070">4070</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col2 decl" id="692DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="692DAG">DAG</dfn>) <em>const</em> {</td></tr>
<tr><th id="4071">4071</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col3 decl" id="693DL" title='DL' data-type='llvm::SDLoc' data-ref="693DL">DL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#691BRCOND" title='BRCOND' data-ref="691BRCOND">BRCOND</a>);</td></tr>
<tr><th id="4072">4072</th><td></td></tr>
<tr><th id="4073">4073</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col4 decl" id="694Intr" title='Intr' data-type='llvm::SDNode *' data-ref="694Intr">Intr</dfn> = <a class="local col1 ref" href="#691BRCOND" title='BRCOND' data-ref="691BRCOND">BRCOND</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>();</td></tr>
<tr><th id="4074">4074</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="695Target" title='Target' data-type='llvm::SDValue' data-ref="695Target">Target</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#691BRCOND" title='BRCOND' data-ref="691BRCOND">BRCOND</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="4075">4075</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col6 decl" id="696BR" title='BR' data-type='llvm::SDNode *' data-ref="696BR">BR</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="4076">4076</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col7 decl" id="697SetCC" title='SetCC' data-type='llvm::SDNode *' data-ref="697SetCC">SetCC</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="4077">4077</th><td></td></tr>
<tr><th id="4078">4078</th><td>  <b>if</b> (<a class="local col4 ref" href="#694Intr" title='Intr' data-ref="694Intr">Intr</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SETCC" title='llvm::ISD::NodeType::SETCC' data-ref="llvm::ISD::NodeType::SETCC">SETCC</a>) {</td></tr>
<tr><th id="4079">4079</th><td>    <i>// As long as we negate the condition everything is fine</i></td></tr>
<tr><th id="4080">4080</th><td>    <a class="local col7 ref" href="#697SetCC" title='SetCC' data-ref="697SetCC">SetCC</a> = <a class="local col4 ref" href="#694Intr" title='Intr' data-ref="694Intr">Intr</a>;</td></tr>
<tr><th id="4081">4081</th><td>    <a class="local col4 ref" href="#694Intr" title='Intr' data-ref="694Intr">Intr</a> = <a class="local col7 ref" href="#697SetCC" title='SetCC' data-ref="697SetCC">SetCC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>();</td></tr>
<tr><th id="4082">4082</th><td></td></tr>
<tr><th id="4083">4083</th><td>  } <b>else</b> {</td></tr>
<tr><th id="4084">4084</th><td>    <i>// Get the target from BR if we don't negate the condition</i></td></tr>
<tr><th id="4085">4085</th><td>    <a class="local col6 ref" href="#696BR" title='BR' data-ref="696BR">BR</a> = <a class="tu ref" href="#_ZL8findUserN4llvm7SDValueEj" title='findUser' data-use='c' data-ref="_ZL8findUserN4llvm7SDValueEj">findUser</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#691BRCOND" title='BRCOND' data-ref="691BRCOND">BRCOND</a>, <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BR" title='llvm::ISD::NodeType::BR' data-ref="llvm::ISD::NodeType::BR">BR</a>);</td></tr>
<tr><th id="4086">4086</th><td>    <a class="local col5 ref" href="#695Target" title='Target' data-ref="695Target">Target</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col6 ref" href="#696BR" title='BR' data-ref="696BR">BR</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="4087">4087</th><td>  }</td></tr>
<tr><th id="4088">4088</th><td></td></tr>
<tr><th id="4089">4089</th><td>  <i>// FIXME: This changes the types of the intrinsics instead of introducing new</i></td></tr>
<tr><th id="4090">4090</th><td><i>  // nodes with the correct types.</i></td></tr>
<tr><th id="4091">4091</th><td><i>  // e.g. llvm.amdgcn.loop</i></td></tr>
<tr><th id="4092">4092</th><td><i></i></td></tr>
<tr><th id="4093">4093</th><td><i>  // eg: i1,ch = llvm.amdgcn.loop t0, TargetConstant:i32&lt;6271&gt;, t3</i></td></tr>
<tr><th id="4094">4094</th><td><i>  // =&gt;     t9: ch = llvm.amdgcn.loop t0, TargetConstant:i32&lt;6271&gt;, t3, BasicBlock:ch&lt;bb1 0x7fee5286d088&gt;</i></td></tr>
<tr><th id="4095">4095</th><td></td></tr>
<tr><th id="4096">4096</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="698CFNode" title='CFNode' data-type='unsigned int' data-ref="698CFNode">CFNode</dfn> = <a class="member" href="#_ZNK4llvm16SITargetLowering13isCFIntrinsicEPKNS_6SDNodeE" title='llvm::SITargetLowering::isCFIntrinsic' data-ref="_ZNK4llvm16SITargetLowering13isCFIntrinsicEPKNS_6SDNodeE">isCFIntrinsic</a>(<a class="local col4 ref" href="#694Intr" title='Intr' data-ref="694Intr">Intr</a>);</td></tr>
<tr><th id="4097">4097</th><td>  <b>if</b> (<a class="local col8 ref" href="#698CFNode" title='CFNode' data-ref="698CFNode">CFNode</a> == <var>0</var>) {</td></tr>
<tr><th id="4098">4098</th><td>    <i>// This is a uniform branch so we don't need to legalize.</i></td></tr>
<tr><th id="4099">4099</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EOS0_"></a><a class="local col1 ref" href="#691BRCOND" title='BRCOND' data-ref="691BRCOND">BRCOND</a>;</td></tr>
<tr><th id="4100">4100</th><td>  }</td></tr>
<tr><th id="4101">4101</th><td></td></tr>
<tr><th id="4102">4102</th><td>  <em>bool</em> <dfn class="local col9 decl" id="699HaveChain" title='HaveChain' data-type='bool' data-ref="699HaveChain">HaveChain</dfn> = <a class="local col4 ref" href="#694Intr" title='Intr' data-ref="694Intr">Intr</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INTRINSIC_VOID" title='llvm::ISD::NodeType::INTRINSIC_VOID' data-ref="llvm::ISD::NodeType::INTRINSIC_VOID">INTRINSIC_VOID</a> ||</td></tr>
<tr><th id="4103">4103</th><td>                   <a class="local col4 ref" href="#694Intr" title='Intr' data-ref="694Intr">Intr</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INTRINSIC_W_CHAIN" title='llvm::ISD::NodeType::INTRINSIC_W_CHAIN' data-ref="llvm::ISD::NodeType::INTRINSIC_W_CHAIN">INTRINSIC_W_CHAIN</a>;</td></tr>
<tr><th id="4104">4104</th><td></td></tr>
<tr><th id="4105">4105</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!SetCC || (SetCC-&gt;getConstantOperandVal(1) == 1 &amp;&amp; cast&lt;CondCodeSDNode&gt;(SetCC-&gt;getOperand(2).getNode())-&gt;get() == ISD::SETNE)) ? void (0) : __assert_fail (&quot;!SetCC || (SetCC-&gt;getConstantOperandVal(1) == 1 &amp;&amp; cast&lt;CondCodeSDNode&gt;(SetCC-&gt;getOperand(2).getNode())-&gt;get() == ISD::SETNE)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIISelLowering.cpp&quot;, 4108, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col7 ref" href="#697SetCC" title='SetCC' data-ref="697SetCC">SetCC</a> ||</td></tr>
<tr><th id="4106">4106</th><td>        (<a class="local col7 ref" href="#697SetCC" title='SetCC' data-ref="697SetCC">SetCC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode21getConstantOperandValEj" title='llvm::SDNode::getConstantOperandVal' data-ref="_ZNK4llvm6SDNode21getConstantOperandValEj">getConstantOperandVal</a>(<var>1</var>) == <var>1</var> &amp;&amp;</td></tr>
<tr><th id="4107">4107</th><td>         <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::CondCodeSDNode" title='llvm::CondCodeSDNode' data-ref="llvm::CondCodeSDNode">CondCodeSDNode</a>&gt;(<a class="local col7 ref" href="#697SetCC" title='SetCC' data-ref="697SetCC">SetCC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>())-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14CondCodeSDNode3getEv" title='llvm::CondCodeSDNode::get' data-ref="_ZNK4llvm14CondCodeSDNode3getEv">get</a>() ==</td></tr>
<tr><th id="4108">4108</th><td>                                                             ISD::<a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::CondCode::SETNE" title='llvm::ISD::CondCode::SETNE' data-ref="llvm::ISD::CondCode::SETNE">SETNE</a>));</td></tr>
<tr><th id="4109">4109</th><td></td></tr>
<tr><th id="4110">4110</th><td>  <i>// operands of the new intrinsic call</i></td></tr>
<tr><th id="4111">4111</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col0 decl" id="700Ops" title='Ops' data-type='SmallVector&lt;llvm::SDValue, 4&gt;' data-ref="700Ops">Ops</dfn>;</td></tr>
<tr><th id="4112">4112</th><td>  <b>if</b> (<a class="local col9 ref" href="#699HaveChain" title='HaveChain' data-ref="699HaveChain">HaveChain</a>)</td></tr>
<tr><th id="4113">4113</th><td>    <a class="local col0 ref" href="#700Ops" title='Ops' data-ref="700Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col1 ref" href="#691BRCOND" title='BRCOND' data-ref="691BRCOND">BRCOND</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="4114">4114</th><td></td></tr>
<tr><th id="4115">4115</th><td>  <a class="local col0 ref" href="#700Ops" title='Ops' data-ref="700Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl6appendET_S1_" title='llvm::SmallVectorImpl::append' data-ref="_ZN4llvm15SmallVectorImpl6appendET_S1_">append</a>(<a class="local col4 ref" href="#694Intr" title='Intr' data-ref="694Intr">Intr</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode8op_beginEv" title='llvm::SDNode::op_begin' data-ref="_ZNK4llvm6SDNode8op_beginEv">op_begin</a>() + (<a class="local col9 ref" href="#699HaveChain" title='HaveChain' data-ref="699HaveChain">HaveChain</a> ?  <var>2</var> : <var>1</var>), <a class="local col4 ref" href="#694Intr" title='Intr' data-ref="694Intr">Intr</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode6op_endEv" title='llvm::SDNode::op_end' data-ref="_ZNK4llvm6SDNode6op_endEv">op_end</a>());</td></tr>
<tr><th id="4116">4116</th><td>  <a class="local col0 ref" href="#700Ops" title='Ops' data-ref="700Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col5 ref" href="#695Target" title='Target' data-ref="695Target">Target</a>);</td></tr>
<tr><th id="4117">4117</th><td></td></tr>
<tr><th id="4118">4118</th><td>  <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a>&gt; <dfn class="local col1 decl" id="701Res" title='Res' data-type='ArrayRef&lt;llvm::EVT&gt;' data-ref="701Res">Res</dfn><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1EPKT_S3_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1EPKT_S3_">(</a><a class="local col4 ref" href="#694Intr" title='Intr' data-ref="694Intr">Intr</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode11value_beginEv" title='llvm::SDNode::value_begin' data-ref="_ZNK4llvm6SDNode11value_beginEv">value_begin</a>() + <var>1</var>, <a class="local col4 ref" href="#694Intr" title='Intr' data-ref="694Intr">Intr</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9value_endEv" title='llvm::SDNode::value_end' data-ref="_ZNK4llvm6SDNode9value_endEv">value_end</a>());</td></tr>
<tr><th id="4119">4119</th><td></td></tr>
<tr><th id="4120">4120</th><td>  <i>// build the new intrinsic call</i></td></tr>
<tr><th id="4121">4121</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col2 decl" id="702Result" title='Result' data-type='llvm::SDNode *' data-ref="702Result">Result</dfn> = <a class="local col2 ref" href="#692DAG" title='DAG' data-ref="692DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_8SDVTListENS_8ArrayRefINS_7SDValueEEE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_8SDVTListENS_8ArrayRefINS_7SDValueEEE">getNode</a>(<a class="local col8 ref" href="#698CFNode" title='CFNode' data-ref="698CFNode">CFNode</a>, <a class="local col3 ref" href="#693DL" title='DL' data-ref="693DL">DL</a>, <a class="local col2 ref" href="#692DAG" title='DAG' data-ref="692DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG9getVTListENS_8ArrayRefINS_3EVTEEE" title='llvm::SelectionDAG::getVTList' data-ref="_ZN4llvm12SelectionDAG9getVTListENS_8ArrayRefINS_3EVTEEE">getVTList</a>(<a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;llvm::EVT&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefINS_3EVTEEC1ERKS2_"></a><a class="local col1 ref" href="#701Res" title='Res' data-ref="701Res">Res</a>), <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col0 ref" href="#700Ops" title='Ops' data-ref="700Ops">Ops</a>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>();</td></tr>
<tr><th id="4122">4122</th><td></td></tr>
<tr><th id="4123">4123</th><td>  <b>if</b> (!<a class="local col9 ref" href="#699HaveChain" title='HaveChain' data-ref="699HaveChain">HaveChain</a>) {</td></tr>
<tr><th id="4124">4124</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="703Ops" title='Ops' data-type='llvm::SDValue [2]' data-ref="703Ops">Ops</dfn>[] =  {</td></tr>
<tr><th id="4125">4125</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col2 ref" href="#702Result" title='Result' data-ref="702Result">Result</a>, <var>0</var>),</td></tr>
<tr><th id="4126">4126</th><td>      <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#691BRCOND" title='BRCOND' data-ref="691BRCOND">BRCOND</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>)</td></tr>
<tr><th id="4127">4127</th><td>    };</td></tr>
<tr><th id="4128">4128</th><td></td></tr>
<tr><th id="4129">4129</th><td>    <a class="local col2 ref" href="#702Result" title='Result' data-ref="702Result">Result</a> = <a class="local col2 ref" href="#692DAG" title='DAG' data-ref="692DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getMergeValuesENS_8ArrayRefINS_7SDValueEEERKNS_5SDLocE" title='llvm::SelectionDAG::getMergeValues' data-ref="_ZN4llvm12SelectionDAG14getMergeValuesENS_8ArrayRefINS_7SDValueEEERKNS_5SDLocE">getMergeValues</a>(<a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERAT__KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERAT__KT_"></a><a class="local col3 ref" href="#703Ops" title='Ops' data-ref="703Ops">Ops</a>, <a class="local col3 ref" href="#693DL" title='DL' data-ref="693DL">DL</a>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>();</td></tr>
<tr><th id="4130">4130</th><td>  }</td></tr>
<tr><th id="4131">4131</th><td></td></tr>
<tr><th id="4132">4132</th><td>  <b>if</b> (<a class="local col6 ref" href="#696BR" title='BR' data-ref="696BR">BR</a>) {</td></tr>
<tr><th id="4133">4133</th><td>    <i>// Give the branch instruction our target</i></td></tr>
<tr><th id="4134">4134</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="704Ops" title='Ops' data-type='llvm::SDValue [2]' data-ref="704Ops">Ops</dfn>[] = {</td></tr>
<tr><th id="4135">4135</th><td>      <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#696BR" title='BR' data-ref="696BR">BR</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>),</td></tr>
<tr><th id="4136">4136</th><td>      <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#691BRCOND" title='BRCOND' data-ref="691BRCOND">BRCOND</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>2</var>)</td></tr>
<tr><th id="4137">4137</th><td>    };</td></tr>
<tr><th id="4138">4138</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="705NewBR" title='NewBR' data-type='llvm::SDValue' data-ref="705NewBR">NewBR</dfn> = <a class="local col2 ref" href="#692DAG" title='DAG' data-ref="692DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_8SDVTListENS_8ArrayRefINS_7SDValueEEE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_8SDVTListENS_8ArrayRefINS_7SDValueEEE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BR" title='llvm::ISD::NodeType::BR' data-ref="llvm::ISD::NodeType::BR">BR</a>, <a class="local col3 ref" href="#693DL" title='DL' data-ref="693DL">DL</a>, <a class="local col6 ref" href="#696BR" title='BR' data-ref="696BR">BR</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getVTListEv" title='llvm::SDNode::getVTList' data-ref="_ZNK4llvm6SDNode9getVTListEv">getVTList</a>(), <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERAT__KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERAT__KT_"></a><a class="local col4 ref" href="#704Ops" title='Ops' data-ref="704Ops">Ops</a>);</td></tr>
<tr><th id="4139">4139</th><td>    <a class="local col2 ref" href="#692DAG" title='DAG' data-ref="692DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG18ReplaceAllUsesWithEPNS_6SDNodeES2_" title='llvm::SelectionDAG::ReplaceAllUsesWith' data-ref="_ZN4llvm12SelectionDAG18ReplaceAllUsesWithEPNS_6SDNodeES2_">ReplaceAllUsesWith</a>(<a class="local col6 ref" href="#696BR" title='BR' data-ref="696BR">BR</a>, <a class="local col5 ref" href="#705NewBR" title='NewBR' data-ref="705NewBR">NewBR</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>());</td></tr>
<tr><th id="4140">4140</th><td>    <a class="local col6 ref" href="#696BR" title='BR' data-ref="696BR">BR</a> = <a class="local col5 ref" href="#705NewBR" title='NewBR' data-ref="705NewBR">NewBR</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>();</td></tr>
<tr><th id="4141">4141</th><td>  }</td></tr>
<tr><th id="4142">4142</th><td></td></tr>
<tr><th id="4143">4143</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="706Chain" title='Chain' data-type='llvm::SDValue' data-ref="706Chain">Chain</dfn> = <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col2 ref" href="#702Result" title='Result' data-ref="702Result">Result</a>, <a class="local col2 ref" href="#702Result" title='Result' data-ref="702Result">Result</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getNumValuesEv" title='llvm::SDNode::getNumValues' data-ref="_ZNK4llvm6SDNode12getNumValuesEv">getNumValues</a>() - <var>1</var>);</td></tr>
<tr><th id="4144">4144</th><td></td></tr>
<tr><th id="4145">4145</th><td>  <i>// Copy the intrinsic results to registers</i></td></tr>
<tr><th id="4146">4146</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="707i" title='i' data-type='unsigned int' data-ref="707i">i</dfn> = <var>1</var>, <dfn class="local col8 decl" id="708e" title='e' data-type='unsigned int' data-ref="708e">e</dfn> = <a class="local col4 ref" href="#694Intr" title='Intr' data-ref="694Intr">Intr</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getNumValuesEv" title='llvm::SDNode::getNumValues' data-ref="_ZNK4llvm6SDNode12getNumValuesEv">getNumValues</a>() - <var>1</var>; <a class="local col7 ref" href="#707i" title='i' data-ref="707i">i</a> != <a class="local col8 ref" href="#708e" title='e' data-ref="708e">e</a>; ++<a class="local col7 ref" href="#707i" title='i' data-ref="707i">i</a>) {</td></tr>
<tr><th id="4147">4147</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col9 decl" id="709CopyToReg" title='CopyToReg' data-type='llvm::SDNode *' data-ref="709CopyToReg">CopyToReg</dfn> = <a class="tu ref" href="#_ZL8findUserN4llvm7SDValueEj" title='findUser' data-use='c' data-ref="_ZL8findUserN4llvm7SDValueEj">findUser</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col4 ref" href="#694Intr" title='Intr' data-ref="694Intr">Intr</a>, <a class="local col7 ref" href="#707i" title='i' data-ref="707i">i</a>), <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::CopyToReg" title='llvm::ISD::NodeType::CopyToReg' data-ref="llvm::ISD::NodeType::CopyToReg">CopyToReg</a>);</td></tr>
<tr><th id="4148">4148</th><td>    <b>if</b> (!<a class="local col9 ref" href="#709CopyToReg" title='CopyToReg' data-ref="709CopyToReg">CopyToReg</a>)</td></tr>
<tr><th id="4149">4149</th><td>      <b>continue</b>;</td></tr>
<tr><th id="4150">4150</th><td></td></tr>
<tr><th id="4151">4151</th><td>    <a class="local col6 ref" href="#706Chain" title='Chain' data-ref="706Chain">Chain</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col2 ref" href="#692DAG" title='DAG' data-ref="692DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG12getCopyToRegENS_7SDValueERKNS_5SDLocES1_S1_S1_" title='llvm::SelectionDAG::getCopyToReg' data-ref="_ZN4llvm12SelectionDAG12getCopyToRegENS_7SDValueERKNS_5SDLocES1_S1_S1_">getCopyToReg</a>(</td></tr>
<tr><th id="4152">4152</th><td>      <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#706Chain" title='Chain' data-ref="706Chain">Chain</a>, <a class="local col3 ref" href="#693DL" title='DL' data-ref="693DL">DL</a>,</td></tr>
<tr><th id="4153">4153</th><td>      <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#709CopyToReg" title='CopyToReg' data-ref="709CopyToReg">CopyToReg</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>),</td></tr>
<tr><th id="4154">4154</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col2 ref" href="#702Result" title='Result' data-ref="702Result">Result</a>, <a class="local col7 ref" href="#707i" title='i' data-ref="707i">i</a> - <var>1</var>),</td></tr>
<tr><th id="4155">4155</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>));</td></tr>
<tr><th id="4156">4156</th><td></td></tr>
<tr><th id="4157">4157</th><td>    <a class="local col2 ref" href="#692DAG" title='DAG' data-ref="692DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG18ReplaceAllUsesWithENS_7SDValueES1_" title='llvm::SelectionDAG::ReplaceAllUsesWith' data-ref="_ZN4llvm12SelectionDAG18ReplaceAllUsesWithENS_7SDValueES1_">ReplaceAllUsesWith</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col9 ref" href="#709CopyToReg" title='CopyToReg' data-ref="709CopyToReg">CopyToReg</a>, <var>0</var>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#709CopyToReg" title='CopyToReg' data-ref="709CopyToReg">CopyToReg</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="4158">4158</th><td>  }</td></tr>
<tr><th id="4159">4159</th><td></td></tr>
<tr><th id="4160">4160</th><td>  <i>// Remove the old intrinsic from the chain</i></td></tr>
<tr><th id="4161">4161</th><td>  <a class="local col2 ref" href="#692DAG" title='DAG' data-ref="692DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG25ReplaceAllUsesOfValueWithENS_7SDValueES1_" title='llvm::SelectionDAG::ReplaceAllUsesOfValueWith' data-ref="_ZN4llvm12SelectionDAG25ReplaceAllUsesOfValueWithENS_7SDValueES1_">ReplaceAllUsesOfValueWith</a>(</td></tr>
<tr><th id="4162">4162</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col4 ref" href="#694Intr" title='Intr' data-ref="694Intr">Intr</a>, <a class="local col4 ref" href="#694Intr" title='Intr' data-ref="694Intr">Intr</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getNumValuesEv" title='llvm::SDNode::getNumValues' data-ref="_ZNK4llvm6SDNode12getNumValuesEv">getNumValues</a>() - <var>1</var>),</td></tr>
<tr><th id="4163">4163</th><td>    <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#694Intr" title='Intr' data-ref="694Intr">Intr</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="4164">4164</th><td></td></tr>
<tr><th id="4165">4165</th><td>  <b>return</b> <a class="local col6 ref" href="#706Chain" title='Chain' data-ref="706Chain">Chain</a>;</td></tr>
<tr><th id="4166">4166</th><td>}</td></tr>
<tr><th id="4167">4167</th><td></td></tr>
<tr><th id="4168">4168</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm16SITargetLowering15LowerRETURNADDRENS_7SDValueERNS_12SelectionDAGE" title='llvm::SITargetLowering::LowerRETURNADDR' data-ref="_ZNK4llvm16SITargetLowering15LowerRETURNADDRENS_7SDValueERNS_12SelectionDAGE">LowerRETURNADDR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="710Op" title='Op' data-type='llvm::SDValue' data-ref="710Op">Op</dfn>,</td></tr>
<tr><th id="4169">4169</th><td>                                          <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col1 decl" id="711DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="711DAG">DAG</dfn>) <em>const</em> {</td></tr>
<tr><th id="4170">4170</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col2 decl" id="712VT" title='VT' data-type='llvm::MVT' data-ref="712VT">VT</dfn> = <a class="local col0 ref" href="#710Op" title='Op' data-ref="710Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue18getSimpleValueTypeEv" title='llvm::SDValue::getSimpleValueType' data-ref="_ZNK4llvm7SDValue18getSimpleValueTypeEv">getSimpleValueType</a>();</td></tr>
<tr><th id="4171">4171</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col3 decl" id="713DL" title='DL' data-type='llvm::SDLoc' data-ref="713DL">DL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#710Op" title='Op' data-ref="710Op">Op</a>);</td></tr>
<tr><th id="4172">4172</th><td>  <i>// Checking the depth</i></td></tr>
<tr><th id="4173">4173</th><td>  <b>if</b> (<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERKT0_" title='llvm::cast' data-ref="_ZN4llvm4castERKT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col0 ref" href="#710Op" title='Op' data-ref="710Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>))-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>() != <var>0</var>)</td></tr>
<tr><th id="4174">4174</th><td>    <b>return</b> <a class="local col1 ref" href="#711DAG" title='DAG' data-ref="711DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb" title='llvm::SelectionDAG::getConstant' data-ref="_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb">getConstant</a>(<var>0</var>, <a class="local col3 ref" href="#713DL" title='DL' data-ref="713DL">DL</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col2 ref" href="#712VT" title='VT' data-ref="712VT">VT</a>);</td></tr>
<tr><th id="4175">4175</th><td></td></tr>
<tr><th id="4176">4176</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="714MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="714MF">MF</dfn> = <a class="local col1 ref" href="#711DAG" title='DAG' data-ref="711DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG18getMachineFunctionEv" title='llvm::SelectionDAG::getMachineFunction' data-ref="_ZNK4llvm12SelectionDAG18getMachineFunctionEv">getMachineFunction</a>();</td></tr>
<tr><th id="4177">4177</th><td>  <em>const</em> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col5 decl" id="715Info" title='Info' data-type='const llvm::SIMachineFunctionInfo *' data-ref="715Info">Info</dfn> = <a class="local col4 ref" href="#714MF" title='MF' data-ref="714MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="4178">4178</th><td>  <i>// Check for kernel and shader functions</i></td></tr>
<tr><th id="4179">4179</th><td>  <b>if</b> (<a class="local col5 ref" href="#715Info" title='Info' data-ref="715Info">Info</a>-&gt;<a class="ref" href="AMDGPUMachineFunction.h.html#_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv" title='llvm::AMDGPUMachineFunction::isEntryFunction' data-ref="_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv">isEntryFunction</a>())</td></tr>
<tr><th id="4180">4180</th><td>    <b>return</b> <a class="local col1 ref" href="#711DAG" title='DAG' data-ref="711DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb" title='llvm::SelectionDAG::getConstant' data-ref="_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb">getConstant</a>(<var>0</var>, <a class="local col3 ref" href="#713DL" title='DL' data-ref="713DL">DL</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col2 ref" href="#712VT" title='VT' data-ref="712VT">VT</a>);</td></tr>
<tr><th id="4181">4181</th><td></td></tr>
<tr><th id="4182">4182</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col6 decl" id="716MFI" title='MFI' data-type='llvm::MachineFrameInfo &amp;' data-ref="716MFI">MFI</dfn> = <a class="local col4 ref" href="#714MF" title='MF' data-ref="714MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="4183">4183</th><td>  <i>// There is a call to @llvm.returnaddress in this function</i></td></tr>
<tr><th id="4184">4184</th><td>  <a class="local col6 ref" href="#716MFI" title='MFI' data-ref="716MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZN4llvm16MachineFrameInfo23setReturnAddressIsTakenEb" title='llvm::MachineFrameInfo::setReturnAddressIsTaken' data-ref="_ZN4llvm16MachineFrameInfo23setReturnAddressIsTakenEb">setReturnAddressIsTaken</a>(<b>true</b>);</td></tr>
<tr><th id="4185">4185</th><td></td></tr>
<tr><th id="4186">4186</th><td>  <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> *<dfn class="local col7 decl" id="717TRI" title='TRI' data-type='const llvm::SIRegisterInfo *' data-ref="717TRI">TRI</dfn> = <a class="member" href="#_ZNK4llvm16SITargetLowering12getSubtargetEv" title='llvm::SITargetLowering::getSubtarget' data-ref="_ZNK4llvm16SITargetLowering12getSubtargetEv">getSubtarget</a>()-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget15getRegisterInfoEv" title='llvm::GCNSubtarget::getRegisterInfo' data-ref="_ZNK4llvm12GCNSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="4187">4187</th><td>  <i>// Get the return address reg and mark it as an implicit live-in</i></td></tr>
<tr><th id="4188">4188</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="718Reg" title='Reg' data-type='unsigned int' data-ref="718Reg">Reg</dfn> = <a class="local col4 ref" href="#714MF" title='MF' data-ref="714MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction9addLiveInEjPKNS_19TargetRegisterClassE" title='llvm::MachineFunction::addLiveIn' data-ref="_ZN4llvm15MachineFunction9addLiveInEjPKNS_19TargetRegisterClassE">addLiveIn</a>(<a class="local col7 ref" href="#717TRI" title='TRI' data-ref="717TRI">TRI</a>-&gt;<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo19getReturnAddressRegERKNS_15MachineFunctionE" title='llvm::SIRegisterInfo::getReturnAddressReg' data-ref="_ZNK4llvm14SIRegisterInfo19getReturnAddressRegERKNS_15MachineFunctionE">getReturnAddressReg</a>(<a class="local col4 ref" href="#714MF" title='MF' data-ref="714MF">MF</a>), <a class="virtual member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb" title='llvm::TargetLoweringBase::getRegClassFor' data-ref="_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb">getRegClassFor</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col2 ref" href="#712VT" title='VT' data-ref="712VT">VT</a>, <a class="local col0 ref" href="#710Op" title='Op' data-ref="710Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode11isDivergentEv" title='llvm::SDNode::isDivergent' data-ref="_ZNK4llvm6SDNode11isDivergentEv">isDivergent</a>()));</td></tr>
<tr><th id="4189">4189</th><td></td></tr>
<tr><th id="4190">4190</th><td>  <b>return</b> <a class="local col1 ref" href="#711DAG" title='DAG' data-ref="711DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getCopyFromRegENS_7SDValueERKNS_5SDLocEjNS_3EVTE" title='llvm::SelectionDAG::getCopyFromReg' data-ref="_ZN4llvm12SelectionDAG14getCopyFromRegENS_7SDValueERKNS_5SDLocEjNS_3EVTE">getCopyFromReg</a>(<a class="local col1 ref" href="#711DAG" title='DAG' data-ref="711DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG12getEntryNodeEv" title='llvm::SelectionDAG::getEntryNode' data-ref="_ZNK4llvm12SelectionDAG12getEntryNodeEv">getEntryNode</a>(), <a class="local col3 ref" href="#713DL" title='DL' data-ref="713DL">DL</a>, <a class="local col8 ref" href="#718Reg" title='Reg' data-ref="718Reg">Reg</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col2 ref" href="#712VT" title='VT' data-ref="712VT">VT</a>);</td></tr>
<tr><th id="4191">4191</th><td>}</td></tr>
<tr><th id="4192">4192</th><td></td></tr>
<tr><th id="4193">4193</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm16SITargetLowering17getFPExtOrFPTruncERNS_12SelectionDAGENS_7SDValueERKNS_5SDLocENS_3EVTE" title='llvm::SITargetLowering::getFPExtOrFPTrunc' data-ref="_ZNK4llvm16SITargetLowering17getFPExtOrFPTruncERNS_12SelectionDAGENS_7SDValueERKNS_5SDLocENS_3EVTE">getFPExtOrFPTrunc</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col9 decl" id="719DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="719DAG">DAG</dfn>,</td></tr>
<tr><th id="4194">4194</th><td>                                            <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="720Op" title='Op' data-type='llvm::SDValue' data-ref="720Op">Op</dfn>,</td></tr>
<tr><th id="4195">4195</th><td>                                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col1 decl" id="721DL" title='DL' data-type='const llvm::SDLoc &amp;' data-ref="721DL">DL</dfn>,</td></tr>
<tr><th id="4196">4196</th><td>                                            <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col2 decl" id="722VT" title='VT' data-type='llvm::EVT' data-ref="722VT">VT</dfn>) <em>const</em> {</td></tr>
<tr><th id="4197">4197</th><td>  <b>return</b> <a class="local col0 ref" href="#720Op" title='Op' data-ref="720Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>().<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT6bitsLEES0_" title='llvm::EVT::bitsLE' data-ref="_ZNK4llvm3EVT6bitsLEES0_">bitsLE</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col2 ref" href="#722VT" title='VT' data-ref="722VT">VT</a>) ?</td></tr>
<tr><th id="4198">4198</th><td>      <a class="local col9 ref" href="#719DAG" title='DAG' data-ref="719DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FP_EXTEND" title='llvm::ISD::NodeType::FP_EXTEND' data-ref="llvm::ISD::NodeType::FP_EXTEND">FP_EXTEND</a>, <a class="local col1 ref" href="#721DL" title='DL' data-ref="721DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col2 ref" href="#722VT" title='VT' data-ref="722VT">VT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#720Op" title='Op' data-ref="720Op">Op</a>) :</td></tr>
<tr><th id="4199">4199</th><td>      <a class="local col9 ref" href="#719DAG" title='DAG' data-ref="719DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FTRUNC" title='llvm::ISD::NodeType::FTRUNC' data-ref="llvm::ISD::NodeType::FTRUNC">FTRUNC</a>, <a class="local col1 ref" href="#721DL" title='DL' data-ref="721DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col2 ref" href="#722VT" title='VT' data-ref="722VT">VT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#720Op" title='Op' data-ref="720Op">Op</a>);</td></tr>
<tr><th id="4200">4200</th><td>}</td></tr>
<tr><th id="4201">4201</th><td></td></tr>
<tr><th id="4202">4202</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm16SITargetLowering13lowerFP_ROUNDENS_7SDValueERNS_12SelectionDAGE" title='llvm::SITargetLowering::lowerFP_ROUND' data-ref="_ZNK4llvm16SITargetLowering13lowerFP_ROUNDENS_7SDValueERNS_12SelectionDAGE">lowerFP_ROUND</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="723Op" title='Op' data-type='llvm::SDValue' data-ref="723Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col4 decl" id="724DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="724DAG">DAG</dfn>) <em>const</em> {</td></tr>
<tr><th id="4203">4203</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Op.getValueType() == MVT::f16 &amp;&amp; &quot;Do not know how to custom lower FP_ROUND for non-f16 type&quot;) ? void (0) : __assert_fail (&quot;Op.getValueType() == MVT::f16 &amp;&amp; \&quot;Do not know how to custom lower FP_ROUND for non-f16 type\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIISelLowering.cpp&quot;, 4204, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#723Op" title='Op' data-ref="723Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>() <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f16" title='llvm::MVT::SimpleValueType::f16' data-ref="llvm::MVT::SimpleValueType::f16">f16</a> &amp;&amp;</td></tr>
<tr><th id="4204">4204</th><td>         <q>"Do not know how to custom lower FP_ROUND for non-f16 type"</q>);</td></tr>
<tr><th id="4205">4205</th><td></td></tr>
<tr><th id="4206">4206</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="725Src" title='Src' data-type='llvm::SDValue' data-ref="725Src">Src</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#723Op" title='Op' data-ref="723Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="4207">4207</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col6 decl" id="726SrcVT" title='SrcVT' data-type='llvm::EVT' data-ref="726SrcVT">SrcVT</dfn> = <a class="local col5 ref" href="#725Src" title='Src' data-ref="725Src">Src</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>();</td></tr>
<tr><th id="4208">4208</th><td>  <b>if</b> (<a class="local col6 ref" href="#726SrcVT" title='SrcVT' data-ref="726SrcVT">SrcVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a>)</td></tr>
<tr><th id="4209">4209</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EOS0_"></a><a class="local col3 ref" href="#723Op" title='Op' data-ref="723Op">Op</a>;</td></tr>
<tr><th id="4210">4210</th><td></td></tr>
<tr><th id="4211">4211</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col7 decl" id="727DL" title='DL' data-type='llvm::SDLoc' data-ref="727DL">DL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#723Op" title='Op' data-ref="723Op">Op</a>);</td></tr>
<tr><th id="4212">4212</th><td></td></tr>
<tr><th id="4213">4213</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="728FpToFp16" title='FpToFp16' data-type='llvm::SDValue' data-ref="728FpToFp16">FpToFp16</dfn> = <a class="local col4 ref" href="#724DAG" title='DAG' data-ref="724DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FP_TO_FP16" title='llvm::ISD::NodeType::FP_TO_FP16' data-ref="llvm::ISD::NodeType::FP_TO_FP16">FP_TO_FP16</a>, <a class="local col7 ref" href="#727DL" title='DL' data-ref="727DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#725Src" title='Src' data-ref="725Src">Src</a>);</td></tr>
<tr><th id="4214">4214</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="729Trunc" title='Trunc' data-type='llvm::SDValue' data-ref="729Trunc">Trunc</dfn> = <a class="local col4 ref" href="#724DAG" title='DAG' data-ref="724DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::TRUNCATE" title='llvm::ISD::NodeType::TRUNCATE' data-ref="llvm::ISD::NodeType::TRUNCATE">TRUNCATE</a>, <a class="local col7 ref" href="#727DL" title='DL' data-ref="727DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#728FpToFp16" title='FpToFp16' data-ref="728FpToFp16">FpToFp16</a>);</td></tr>
<tr><th id="4215">4215</th><td>  <b>return</b> <a class="local col4 ref" href="#724DAG" title='DAG' data-ref="724DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BITCAST" title='llvm::ISD::NodeType::BITCAST' data-ref="llvm::ISD::NodeType::BITCAST">BITCAST</a>, <a class="local col7 ref" href="#727DL" title='DL' data-ref="727DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f16" title='llvm::MVT::SimpleValueType::f16' data-ref="llvm::MVT::SimpleValueType::f16">f16</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#729Trunc" title='Trunc' data-ref="729Trunc">Trunc</a>);</td></tr>
<tr><th id="4216">4216</th><td>}</td></tr>
<tr><th id="4217">4217</th><td></td></tr>
<tr><th id="4218">4218</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm16SITargetLowering20lowerFMINNUM_FMAXNUMENS_7SDValueERNS_12SelectionDAGE" title='llvm::SITargetLowering::lowerFMINNUM_FMAXNUM' data-ref="_ZNK4llvm16SITargetLowering20lowerFMINNUM_FMAXNUMENS_7SDValueERNS_12SelectionDAGE">lowerFMINNUM_FMAXNUM</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="730Op" title='Op' data-type='llvm::SDValue' data-ref="730Op">Op</dfn>,</td></tr>
<tr><th id="4219">4219</th><td>                                               <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col1 decl" id="731DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="731DAG">DAG</dfn>) <em>const</em> {</td></tr>
<tr><th id="4220">4220</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col2 decl" id="732VT" title='VT' data-type='llvm::EVT' data-ref="732VT">VT</dfn> = <a class="local col0 ref" href="#730Op" title='Op' data-ref="730Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>();</td></tr>
<tr><th id="4221">4221</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="733MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="733MF">MF</dfn> = <a class="local col1 ref" href="#731DAG" title='DAG' data-ref="731DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG18getMachineFunctionEv" title='llvm::SelectionDAG::getMachineFunction' data-ref="_ZNK4llvm12SelectionDAG18getMachineFunctionEv">getMachineFunction</a>();</td></tr>
<tr><th id="4222">4222</th><td>  <em>const</em> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col4 decl" id="734Info" title='Info' data-type='const llvm::SIMachineFunctionInfo *' data-ref="734Info">Info</dfn> = <a class="local col3 ref" href="#733MF" title='MF' data-ref="733MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZNK4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="4223">4223</th><td>  <em>bool</em> <dfn class="local col5 decl" id="735IsIEEEMode" title='IsIEEEMode' data-type='bool' data-ref="735IsIEEEMode">IsIEEEMode</dfn> = <a class="local col4 ref" href="#734Info" title='Info' data-ref="734Info">Info</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo7getModeEv" title='llvm::SIMachineFunctionInfo::getMode' data-ref="_ZNK4llvm21SIMachineFunctionInfo7getModeEv">getMode</a>().<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::SIModeRegisterDefaults::IEEE" title='llvm::AMDGPU::SIModeRegisterDefaults::IEEE' data-ref="llvm::AMDGPU::SIModeRegisterDefaults::IEEE">IEEE</a>;</td></tr>
<tr><th id="4224">4224</th><td></td></tr>
<tr><th id="4225">4225</th><td>  <i>// FIXME: Assert during eslection that this is only selected for</i></td></tr>
<tr><th id="4226">4226</th><td><i>  // ieee_mode. Currently a combine can produce the ieee version for non-ieee</i></td></tr>
<tr><th id="4227">4227</th><td><i>  // mode functions, but this happens to be OK since it's only done in cases</i></td></tr>
<tr><th id="4228">4228</th><td><i>  // where there is known no sNaN.</i></td></tr>
<tr><th id="4229">4229</th><td>  <b>if</b> (<a class="local col5 ref" href="#735IsIEEEMode" title='IsIEEEMode' data-ref="735IsIEEEMode">IsIEEEMode</a>)</td></tr>
<tr><th id="4230">4230</th><td>    <b>return</b> <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm14TargetLowering21expandFMINNUM_FMAXNUMEPNS_6SDNodeERNS_12SelectionDAGE" title='llvm::TargetLowering::expandFMINNUM_FMAXNUM' data-ref="_ZNK4llvm14TargetLowering21expandFMINNUM_FMAXNUMEPNS_6SDNodeERNS_12SelectionDAGE">expandFMINNUM_FMAXNUM</a>(<a class="local col0 ref" href="#730Op" title='Op' data-ref="730Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>(), <span class='refarg'><a class="local col1 ref" href="#731DAG" title='DAG' data-ref="731DAG">DAG</a></span>);</td></tr>
<tr><th id="4231">4231</th><td></td></tr>
<tr><th id="4232">4232</th><td>  <b>if</b> (<a class="local col2 ref" href="#732VT" title='VT' data-ref="732VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f16" title='llvm::MVT::SimpleValueType::v4f16' data-ref="llvm::MVT::SimpleValueType::v4f16">v4f16</a>)</td></tr>
<tr><th id="4233">4233</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm16SITargetLowering19splitBinaryVectorOpENS_7SDValueERNS_12SelectionDAGE" title='llvm::SITargetLowering::splitBinaryVectorOp' data-ref="_ZNK4llvm16SITargetLowering19splitBinaryVectorOpENS_7SDValueERNS_12SelectionDAGE">splitBinaryVectorOp</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#730Op" title='Op' data-ref="730Op">Op</a>, <span class='refarg'><a class="local col1 ref" href="#731DAG" title='DAG' data-ref="731DAG">DAG</a></span>);</td></tr>
<tr><th id="4234">4234</th><td>  <b>return</b> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EOS0_"></a><a class="local col0 ref" href="#730Op" title='Op' data-ref="730Op">Op</a>;</td></tr>
<tr><th id="4235">4235</th><td>}</td></tr>
<tr><th id="4236">4236</th><td></td></tr>
<tr><th id="4237">4237</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm16SITargetLowering9lowerTRAPENS_7SDValueERNS_12SelectionDAGE" title='llvm::SITargetLowering::lowerTRAP' data-ref="_ZNK4llvm16SITargetLowering9lowerTRAPENS_7SDValueERNS_12SelectionDAGE">lowerTRAP</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="736Op" title='Op' data-type='llvm::SDValue' data-ref="736Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col7 decl" id="737DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="737DAG">DAG</dfn>) <em>const</em> {</td></tr>
<tr><th id="4238">4238</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col8 decl" id="738SL" title='SL' data-type='llvm::SDLoc' data-ref="738SL">SL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#736Op" title='Op' data-ref="736Op">Op</a>);</td></tr>
<tr><th id="4239">4239</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="739Chain" title='Chain' data-type='llvm::SDValue' data-ref="739Chain">Chain</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#736Op" title='Op' data-ref="736Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="4240">4240</th><td></td></tr>
<tr><th id="4241">4241</th><td>  <b>if</b> (<a class="member" href="SIISelLowering.h.html#llvm::SITargetLowering::Subtarget" title='llvm::SITargetLowering::Subtarget' data-ref="llvm::SITargetLowering::Subtarget">Subtarget</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget17getTrapHandlerAbiEv" title='llvm::GCNSubtarget::getTrapHandlerAbi' data-ref="_ZNK4llvm12GCNSubtarget17getTrapHandlerAbiEv">getTrapHandlerAbi</a>() != <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a>::<a class="enum" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::TrapHandlerAbi::TrapHandlerAbiHsa" title='llvm::GCNSubtarget::TrapHandlerAbi::TrapHandlerAbiHsa' data-ref="llvm::GCNSubtarget::TrapHandlerAbi::TrapHandlerAbiHsa">TrapHandlerAbiHsa</a> ||</td></tr>
<tr><th id="4242">4242</th><td>      !<a class="member" href="SIISelLowering.h.html#llvm::SITargetLowering::Subtarget" title='llvm::SITargetLowering::Subtarget' data-ref="llvm::SITargetLowering::Subtarget">Subtarget</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget20isTrapHandlerEnabledEv" title='llvm::GCNSubtarget::isTrapHandlerEnabled' data-ref="_ZNK4llvm12GCNSubtarget20isTrapHandlerEnabledEv">isTrapHandlerEnabled</a>())</td></tr>
<tr><th id="4243">4243</th><td>    <b>return</b> <a class="local col7 ref" href="#737DAG" title='DAG' data-ref="737DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::ENDPGM" title='llvm::AMDGPUISD::NodeType::ENDPGM' data-ref="llvm::AMDGPUISD::NodeType::ENDPGM">ENDPGM</a>, <a class="local col8 ref" href="#738SL" title='SL' data-ref="738SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Other" title='llvm::MVT::SimpleValueType::Other' data-ref="llvm::MVT::SimpleValueType::Other">Other</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#739Chain" title='Chain' data-ref="739Chain">Chain</a>);</td></tr>
<tr><th id="4244">4244</th><td></td></tr>
<tr><th id="4245">4245</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="740MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="740MF">MF</dfn> = <a class="local col7 ref" href="#737DAG" title='DAG' data-ref="737DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG18getMachineFunctionEv" title='llvm::SelectionDAG::getMachineFunction' data-ref="_ZNK4llvm12SelectionDAG18getMachineFunctionEv">getMachineFunction</a>();</td></tr>
<tr><th id="4246">4246</th><td>  <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col1 decl" id="741Info" title='Info' data-type='llvm::SIMachineFunctionInfo *' data-ref="741Info">Info</dfn> = <a class="local col0 ref" href="#740MF" title='MF' data-ref="740MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="4247">4247</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="742UserSGPR" title='UserSGPR' data-type='unsigned int' data-ref="742UserSGPR">UserSGPR</dfn> = <a class="local col1 ref" href="#741Info" title='Info' data-ref="741Info">Info</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo19getQueuePtrUserSGPREv" title='llvm::SIMachineFunctionInfo::getQueuePtrUserSGPR' data-ref="_ZNK4llvm21SIMachineFunctionInfo19getQueuePtrUserSGPREv">getQueuePtrUserSGPR</a>();</td></tr>
<tr><th id="4248">4248</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (UserSGPR != AMDGPU::NoRegister) ? void (0) : __assert_fail (&quot;UserSGPR != AMDGPU::NoRegister&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIISelLowering.cpp&quot;, 4248, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(UserSGPR != AMDGPU::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoRegister</span>);</td></tr>
<tr><th id="4249">4249</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="743QueuePtr" title='QueuePtr' data-type='llvm::SDValue' data-ref="743QueuePtr">QueuePtr</dfn> = CreateLiveInRegister(</td></tr>
<tr><th id="4250">4250</th><td>    DAG, &amp;AMDGPU::<span class='error' title="no member named &apos;SReg_64RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_64RegClass</span>, UserSGPR, MVT::i64);</td></tr>
<tr><th id="4251">4251</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="744SGPR01" title='SGPR01' data-type='llvm::SDValue' data-ref="744SGPR01">SGPR01</dfn> = DAG.getRegister(AMDGPU::<span class='error' title="no member named &apos;SGPR0_SGPR1&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR0_SGPR1</span>, MVT::i64);</td></tr>
<tr><th id="4252">4252</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="745ToReg" title='ToReg' data-type='llvm::SDValue' data-ref="745ToReg">ToReg</dfn> = <a class="local col7 ref" href="#737DAG" title='DAG' data-ref="737DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG12getCopyToRegENS_7SDValueERKNS_5SDLocES1_S1_S1_" title='llvm::SelectionDAG::getCopyToReg' data-ref="_ZN4llvm12SelectionDAG12getCopyToRegENS_7SDValueERKNS_5SDLocES1_S1_S1_">getCopyToReg</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#739Chain" title='Chain' data-ref="739Chain">Chain</a>, <a class="local col8 ref" href="#738SL" title='SL' data-ref="738SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#744SGPR01" title='SGPR01' data-ref="744SGPR01">SGPR01</a>,</td></tr>
<tr><th id="4253">4253</th><td>                                   <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#743QueuePtr" title='QueuePtr' data-ref="743QueuePtr">QueuePtr</a>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>));</td></tr>
<tr><th id="4254">4254</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="746Ops" title='Ops' data-type='llvm::SDValue [4]' data-ref="746Ops">Ops</dfn>[] = {</td></tr>
<tr><th id="4255">4255</th><td>    <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#745ToReg" title='ToReg' data-ref="745ToReg">ToReg</a>,</td></tr>
<tr><th id="4256">4256</th><td>    <a class="local col7 ref" href="#737DAG" title='DAG' data-ref="737DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a>::<a class="enum" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::TrapID::TrapIDLLVMTrap" title='llvm::GCNSubtarget::TrapID::TrapIDLLVMTrap' data-ref="llvm::GCNSubtarget::TrapID::TrapIDLLVMTrap">TrapIDLLVMTrap</a>, <a class="local col8 ref" href="#738SL" title='SL' data-ref="738SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>),</td></tr>
<tr><th id="4257">4257</th><td>    <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#744SGPR01" title='SGPR01' data-ref="744SGPR01">SGPR01</a>,</td></tr>
<tr><th id="4258">4258</th><td>    <a class="local col5 ref" href="#745ToReg" title='ToReg' data-ref="745ToReg">ToReg</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue8getValueEj" title='llvm::SDValue::getValue' data-ref="_ZNK4llvm7SDValue8getValueEj">getValue</a>(<var>1</var>)</td></tr>
<tr><th id="4259">4259</th><td>  };</td></tr>
<tr><th id="4260">4260</th><td>  <b>return</b> <a class="local col7 ref" href="#737DAG" title='DAG' data-ref="737DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_8ArrayRefINS_7SDValueEEENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_8ArrayRefINS_7SDValueEEENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::TRAP" title='llvm::AMDGPUISD::NodeType::TRAP' data-ref="llvm::AMDGPUISD::NodeType::TRAP">TRAP</a>, <a class="local col8 ref" href="#738SL" title='SL' data-ref="738SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Other" title='llvm::MVT::SimpleValueType::Other' data-ref="llvm::MVT::SimpleValueType::Other">Other</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERAT__KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERAT__KT_"></a><a class="local col6 ref" href="#746Ops" title='Ops' data-ref="746Ops">Ops</a>);</td></tr>
<tr><th id="4261">4261</th><td>}</td></tr>
<tr><th id="4262">4262</th><td></td></tr>
<tr><th id="4263">4263</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm16SITargetLowering14lowerDEBUGTRAPENS_7SDValueERNS_12SelectionDAGE" title='llvm::SITargetLowering::lowerDEBUGTRAP' data-ref="_ZNK4llvm16SITargetLowering14lowerDEBUGTRAPENS_7SDValueERNS_12SelectionDAGE">lowerDEBUGTRAP</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="747Op" title='Op' data-type='llvm::SDValue' data-ref="747Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col8 decl" id="748DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="748DAG">DAG</dfn>) <em>const</em> {</td></tr>
<tr><th id="4264">4264</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col9 decl" id="749SL" title='SL' data-type='llvm::SDLoc' data-ref="749SL">SL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#747Op" title='Op' data-ref="747Op">Op</a>);</td></tr>
<tr><th id="4265">4265</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="750Chain" title='Chain' data-type='llvm::SDValue' data-ref="750Chain">Chain</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#747Op" title='Op' data-ref="747Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="4266">4266</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="751MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="751MF">MF</dfn> = <a class="local col8 ref" href="#748DAG" title='DAG' data-ref="748DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG18getMachineFunctionEv" title='llvm::SelectionDAG::getMachineFunction' data-ref="_ZNK4llvm12SelectionDAG18getMachineFunctionEv">getMachineFunction</a>();</td></tr>
<tr><th id="4267">4267</th><td></td></tr>
<tr><th id="4268">4268</th><td>  <b>if</b> (<a class="member" href="SIISelLowering.h.html#llvm::SITargetLowering::Subtarget" title='llvm::SITargetLowering::Subtarget' data-ref="llvm::SITargetLowering::Subtarget">Subtarget</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget17getTrapHandlerAbiEv" title='llvm::GCNSubtarget::getTrapHandlerAbi' data-ref="_ZNK4llvm12GCNSubtarget17getTrapHandlerAbiEv">getTrapHandlerAbi</a>() != <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a>::<a class="enum" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::TrapHandlerAbi::TrapHandlerAbiHsa" title='llvm::GCNSubtarget::TrapHandlerAbi::TrapHandlerAbiHsa' data-ref="llvm::GCNSubtarget::TrapHandlerAbi::TrapHandlerAbiHsa">TrapHandlerAbiHsa</a> ||</td></tr>
<tr><th id="4269">4269</th><td>      !<a class="member" href="SIISelLowering.h.html#llvm::SITargetLowering::Subtarget" title='llvm::SITargetLowering::Subtarget' data-ref="llvm::SITargetLowering::Subtarget">Subtarget</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget20isTrapHandlerEnabledEv" title='llvm::GCNSubtarget::isTrapHandlerEnabled' data-ref="_ZNK4llvm12GCNSubtarget20isTrapHandlerEnabledEv">isTrapHandlerEnabled</a>()) {</td></tr>
<tr><th id="4270">4270</th><td>    <a class="type" href="../../../include/llvm/IR/DiagnosticInfo.h.html#llvm::DiagnosticInfoUnsupported" title='llvm::DiagnosticInfoUnsupported' data-ref="llvm::DiagnosticInfoUnsupported">DiagnosticInfoUnsupported</a> <dfn class="local col2 decl" id="752NoTrap" title='NoTrap' data-type='llvm::DiagnosticInfoUnsupported' data-ref="752NoTrap">NoTrap</dfn><a class="ref" href="../../../include/llvm/IR/DiagnosticInfo.h.html#_ZN4llvm25DiagnosticInfoUnsupportedC1ERKNS_8FunctionERKNS_5TwineERKNS_18DiagnosticLocationENS_18DiagnosticSeverityE" title='llvm::DiagnosticInfoUnsupported::DiagnosticInfoUnsupported' data-ref="_ZN4llvm25DiagnosticInfoUnsupportedC1ERKNS_8FunctionERKNS_5TwineERKNS_18DiagnosticLocationENS_18DiagnosticSeverityE">(</a><a class="local col1 ref" href="#751MF" title='MF' data-ref="751MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>(),</td></tr>
<tr><th id="4271">4271</th><td>                                     <a class="ref fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>"debugtrap handler not supported"</q>,</td></tr>
<tr><th id="4272">4272</th><td>                                     <a class="ref fake" href="../../../include/llvm/IR/DiagnosticInfo.h.html#_ZN4llvm18DiagnosticLocationC1ERKNS_8DebugLocE" title='llvm::DiagnosticLocation::DiagnosticLocation' data-ref="_ZN4llvm18DiagnosticLocationC1ERKNS_8DebugLocE"></a><a class="local col7 ref" href="#747Op" title='Op' data-ref="747Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue11getDebugLocEv" title='llvm::SDValue::getDebugLoc' data-ref="_ZNK4llvm7SDValue11getDebugLocEv">getDebugLoc</a>(),</td></tr>
<tr><th id="4273">4273</th><td>                                     <a class="enum" href="../../../include/llvm/IR/DiagnosticInfo.h.html#llvm::DiagnosticSeverity::DS_Warning" title='llvm::DiagnosticSeverity::DS_Warning' data-ref="llvm::DiagnosticSeverity::DS_Warning">DS_Warning</a>);</td></tr>
<tr><th id="4274">4274</th><td>    <a class="type" href="../../../include/llvm/IR/LLVMContext.h.html#llvm::LLVMContext" title='llvm::LLVMContext' data-ref="llvm::LLVMContext">LLVMContext</a> &amp;<dfn class="local col3 decl" id="753Ctx" title='Ctx' data-type='llvm::LLVMContext &amp;' data-ref="753Ctx">Ctx</dfn> = <a class="local col1 ref" href="#751MF" title='MF' data-ref="751MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10getContextEv" title='llvm::Function::getContext' data-ref="_ZNK4llvm8Function10getContextEv">getContext</a>();</td></tr>
<tr><th id="4275">4275</th><td>    <a class="local col3 ref" href="#753Ctx" title='Ctx' data-ref="753Ctx">Ctx</a>.<a class="ref" href="../../../include/llvm/IR/LLVMContext.h.html#_ZN4llvm11LLVMContext8diagnoseERKNS_14DiagnosticInfoE" title='llvm::LLVMContext::diagnose' data-ref="_ZN4llvm11LLVMContext8diagnoseERKNS_14DiagnosticInfoE">diagnose</a>(<a class="local col2 ref" href="#752NoTrap" title='NoTrap' data-ref="752NoTrap">NoTrap</a>);</td></tr>
<tr><th id="4276">4276</th><td>    <b>return</b> <a class="local col0 ref" href="#750Chain" title='Chain' data-ref="750Chain">Chain</a>;</td></tr>
<tr><th id="4277">4277</th><td>  }</td></tr>
<tr><th id="4278">4278</th><td></td></tr>
<tr><th id="4279">4279</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="754Ops" title='Ops' data-type='llvm::SDValue [2]' data-ref="754Ops">Ops</dfn>[] = {</td></tr>
<tr><th id="4280">4280</th><td>    <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#750Chain" title='Chain' data-ref="750Chain">Chain</a>,</td></tr>
<tr><th id="4281">4281</th><td>    <a class="local col8 ref" href="#748DAG" title='DAG' data-ref="748DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a>::<a class="enum" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::TrapID::TrapIDLLVMDebugTrap" title='llvm::GCNSubtarget::TrapID::TrapIDLLVMDebugTrap' data-ref="llvm::GCNSubtarget::TrapID::TrapIDLLVMDebugTrap">TrapIDLLVMDebugTrap</a>, <a class="local col9 ref" href="#749SL" title='SL' data-ref="749SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>)</td></tr>
<tr><th id="4282">4282</th><td>  };</td></tr>
<tr><th id="4283">4283</th><td>  <b>return</b> <a class="local col8 ref" href="#748DAG" title='DAG' data-ref="748DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_8ArrayRefINS_7SDValueEEENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_8ArrayRefINS_7SDValueEEENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::TRAP" title='llvm::AMDGPUISD::NodeType::TRAP' data-ref="llvm::AMDGPUISD::NodeType::TRAP">TRAP</a>, <a class="local col9 ref" href="#749SL" title='SL' data-ref="749SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Other" title='llvm::MVT::SimpleValueType::Other' data-ref="llvm::MVT::SimpleValueType::Other">Other</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERAT__KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERAT__KT_"></a><a class="local col4 ref" href="#754Ops" title='Ops' data-ref="754Ops">Ops</a>);</td></tr>
<tr><th id="4284">4284</th><td>}</td></tr>
<tr><th id="4285">4285</th><td></td></tr>
<tr><th id="4286">4286</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm16SITargetLowering18getSegmentApertureEjRKNS_5SDLocERNS_12SelectionDAGE" title='llvm::SITargetLowering::getSegmentAperture' data-ref="_ZNK4llvm16SITargetLowering18getSegmentApertureEjRKNS_5SDLocERNS_12SelectionDAGE">getSegmentAperture</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="755AS" title='AS' data-type='unsigned int' data-ref="755AS">AS</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col6 decl" id="756DL" title='DL' data-type='const llvm::SDLoc &amp;' data-ref="756DL">DL</dfn>,</td></tr>
<tr><th id="4287">4287</th><td>                                             <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col7 decl" id="757DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="757DAG">DAG</dfn>) <em>const</em> {</td></tr>
<tr><th id="4288">4288</th><td>  <i>// FIXME: Use inline constants (src_{shared, private}_base) instead.</i></td></tr>
<tr><th id="4289">4289</th><td>  <b>if</b> (<a class="member" href="SIISelLowering.h.html#llvm::SITargetLowering::Subtarget" title='llvm::SITargetLowering::Subtarget' data-ref="llvm::SITargetLowering::Subtarget">Subtarget</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget15hasApertureRegsEv" title='llvm::GCNSubtarget::hasApertureRegs' data-ref="_ZNK4llvm12GCNSubtarget15hasApertureRegsEv">hasApertureRegs</a>()) {</td></tr>
<tr><th id="4290">4290</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="758Offset" title='Offset' data-type='unsigned int' data-ref="758Offset">Offset</dfn> = <a class="local col5 ref" href="#755AS" title='AS' data-ref="755AS">AS</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::LOCAL_ADDRESS" title='AMDGPUAS::LOCAL_ADDRESS' data-ref="AMDGPUAS::LOCAL_ADDRESS">LOCAL_ADDRESS</a> ?</td></tr>
<tr><th id="4291">4291</th><td>        <span class="namespace">AMDGPU::Hwreg::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::Hwreg::Offset::OFFSET_SRC_SHARED_BASE" title='llvm::AMDGPU::Hwreg::Offset::OFFSET_SRC_SHARED_BASE' data-ref="llvm::AMDGPU::Hwreg::Offset::OFFSET_SRC_SHARED_BASE">OFFSET_SRC_SHARED_BASE</a> :</td></tr>
<tr><th id="4292">4292</th><td>        <span class="namespace">AMDGPU::Hwreg::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::Hwreg::Offset::OFFSET_SRC_PRIVATE_BASE" title='llvm::AMDGPU::Hwreg::Offset::OFFSET_SRC_PRIVATE_BASE' data-ref="llvm::AMDGPU::Hwreg::Offset::OFFSET_SRC_PRIVATE_BASE">OFFSET_SRC_PRIVATE_BASE</a>;</td></tr>
<tr><th id="4293">4293</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="759WidthM1" title='WidthM1' data-type='unsigned int' data-ref="759WidthM1">WidthM1</dfn> = <a class="local col5 ref" href="#755AS" title='AS' data-ref="755AS">AS</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::LOCAL_ADDRESS" title='AMDGPUAS::LOCAL_ADDRESS' data-ref="AMDGPUAS::LOCAL_ADDRESS">LOCAL_ADDRESS</a> ?</td></tr>
<tr><th id="4294">4294</th><td>        <span class="namespace">AMDGPU::Hwreg::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::Hwreg::WidthMinusOne::WIDTH_M1_SRC_SHARED_BASE" title='llvm::AMDGPU::Hwreg::WidthMinusOne::WIDTH_M1_SRC_SHARED_BASE' data-ref="llvm::AMDGPU::Hwreg::WidthMinusOne::WIDTH_M1_SRC_SHARED_BASE">WIDTH_M1_SRC_SHARED_BASE</a> :</td></tr>
<tr><th id="4295">4295</th><td>        <span class="namespace">AMDGPU::Hwreg::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::Hwreg::WidthMinusOne::WIDTH_M1_SRC_PRIVATE_BASE" title='llvm::AMDGPU::Hwreg::WidthMinusOne::WIDTH_M1_SRC_PRIVATE_BASE' data-ref="llvm::AMDGPU::Hwreg::WidthMinusOne::WIDTH_M1_SRC_PRIVATE_BASE">WIDTH_M1_SRC_PRIVATE_BASE</a>;</td></tr>
<tr><th id="4296">4296</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="760Encoding" title='Encoding' data-type='unsigned int' data-ref="760Encoding">Encoding</dfn> =</td></tr>
<tr><th id="4297">4297</th><td>        <span class="namespace">AMDGPU::Hwreg::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::Hwreg::Id::ID_MEM_BASES" title='llvm::AMDGPU::Hwreg::Id::ID_MEM_BASES' data-ref="llvm::AMDGPU::Hwreg::Id::ID_MEM_BASES">ID_MEM_BASES</a> &lt;&lt; <span class="namespace">AMDGPU::Hwreg::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::Hwreg::Id::ID_SHIFT_" title='llvm::AMDGPU::Hwreg::Id::ID_SHIFT_' data-ref="llvm::AMDGPU::Hwreg::Id::ID_SHIFT_">ID_SHIFT_</a> |</td></tr>
<tr><th id="4298">4298</th><td>        <a class="local col8 ref" href="#758Offset" title='Offset' data-ref="758Offset">Offset</a> &lt;&lt; <span class="namespace">AMDGPU::Hwreg::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::Hwreg::Offset::OFFSET_SHIFT_" title='llvm::AMDGPU::Hwreg::Offset::OFFSET_SHIFT_' data-ref="llvm::AMDGPU::Hwreg::Offset::OFFSET_SHIFT_">OFFSET_SHIFT_</a> |</td></tr>
<tr><th id="4299">4299</th><td>        <a class="local col9 ref" href="#759WidthM1" title='WidthM1' data-ref="759WidthM1">WidthM1</a> &lt;&lt; <span class="namespace">AMDGPU::Hwreg::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::Hwreg::WidthMinusOne::WIDTH_M1_SHIFT_" title='llvm::AMDGPU::Hwreg::WidthMinusOne::WIDTH_M1_SHIFT_' data-ref="llvm::AMDGPU::Hwreg::WidthMinusOne::WIDTH_M1_SHIFT_">WIDTH_M1_SHIFT_</a>;</td></tr>
<tr><th id="4300">4300</th><td></td></tr>
<tr><th id="4301">4301</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="761EncodingImm" title='EncodingImm' data-type='llvm::SDValue' data-ref="761EncodingImm">EncodingImm</dfn> = <a class="local col7 ref" href="#757DAG" title='DAG' data-ref="757DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col0 ref" href="#760Encoding" title='Encoding' data-ref="760Encoding">Encoding</a>, <a class="local col6 ref" href="#756DL" title='DL' data-ref="756DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>);</td></tr>
<tr><th id="4302">4302</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="762ApertureReg" title='ApertureReg' data-type='llvm::SDValue' data-ref="762ApertureReg">ApertureReg</dfn> = SDValue(</td></tr>
<tr><th id="4303">4303</th><td>        DAG.getMachineNode(AMDGPU::<span class='error' title="no member named &apos;S_GETREG_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_GETREG_B32</span>, DL, MVT::i32, EncodingImm), <var>0</var>);</td></tr>
<tr><th id="4304">4304</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="763ShiftAmount" title='ShiftAmount' data-type='llvm::SDValue' data-ref="763ShiftAmount">ShiftAmount</dfn> = <a class="local col7 ref" href="#757DAG" title='DAG' data-ref="757DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col9 ref" href="#759WidthM1" title='WidthM1' data-ref="759WidthM1">WidthM1</a> + <var>1</var>, <a class="local col6 ref" href="#756DL" title='DL' data-ref="756DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="4305">4305</th><td>    <b>return</b> <a class="local col7 ref" href="#757DAG" title='DAG' data-ref="757DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SHL" title='llvm::ISD::NodeType::SHL' data-ref="llvm::ISD::NodeType::SHL">SHL</a>, <a class="local col6 ref" href="#756DL" title='DL' data-ref="756DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#762ApertureReg" title='ApertureReg' data-ref="762ApertureReg">ApertureReg</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#763ShiftAmount" title='ShiftAmount' data-ref="763ShiftAmount">ShiftAmount</a>);</td></tr>
<tr><th id="4306">4306</th><td>  }</td></tr>
<tr><th id="4307">4307</th><td></td></tr>
<tr><th id="4308">4308</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="764MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="764MF">MF</dfn> = <a class="local col7 ref" href="#757DAG" title='DAG' data-ref="757DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG18getMachineFunctionEv" title='llvm::SelectionDAG::getMachineFunction' data-ref="_ZNK4llvm12SelectionDAG18getMachineFunctionEv">getMachineFunction</a>();</td></tr>
<tr><th id="4309">4309</th><td>  <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col5 decl" id="765Info" title='Info' data-type='llvm::SIMachineFunctionInfo *' data-ref="765Info">Info</dfn> = <a class="local col4 ref" href="#764MF" title='MF' data-ref="764MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="4310">4310</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="766UserSGPR" title='UserSGPR' data-type='unsigned int' data-ref="766UserSGPR">UserSGPR</dfn> = <a class="local col5 ref" href="#765Info" title='Info' data-ref="765Info">Info</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo19getQueuePtrUserSGPREv" title='llvm::SIMachineFunctionInfo::getQueuePtrUserSGPR' data-ref="_ZNK4llvm21SIMachineFunctionInfo19getQueuePtrUserSGPREv">getQueuePtrUserSGPR</a>();</td></tr>
<tr><th id="4311">4311</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (UserSGPR != AMDGPU::NoRegister) ? void (0) : __assert_fail (&quot;UserSGPR != AMDGPU::NoRegister&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIISelLowering.cpp&quot;, 4311, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(UserSGPR != AMDGPU::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoRegister</span>);</td></tr>
<tr><th id="4312">4312</th><td></td></tr>
<tr><th id="4313">4313</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="767QueuePtr" title='QueuePtr' data-type='llvm::SDValue' data-ref="767QueuePtr">QueuePtr</dfn> = CreateLiveInRegister(</td></tr>
<tr><th id="4314">4314</th><td>    DAG, &amp;AMDGPU::<span class='error' title="no member named &apos;SReg_64RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_64RegClass</span>, UserSGPR, MVT::i64);</td></tr>
<tr><th id="4315">4315</th><td></td></tr>
<tr><th id="4316">4316</th><td>  <i>// Offset into amd_queue_t for group_segment_aperture_base_hi /</i></td></tr>
<tr><th id="4317">4317</th><td><i>  // private_segment_aperture_base_hi.</i></td></tr>
<tr><th id="4318">4318</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col8 decl" id="768StructOffset" title='StructOffset' data-type='uint32_t' data-ref="768StructOffset">StructOffset</dfn> = (<a class="local col5 ref" href="#755AS" title='AS' data-ref="755AS">AS</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::LOCAL_ADDRESS" title='AMDGPUAS::LOCAL_ADDRESS' data-ref="AMDGPUAS::LOCAL_ADDRESS">LOCAL_ADDRESS</a>) ? <var>0x40</var> : <var>0x44</var>;</td></tr>
<tr><th id="4319">4319</th><td></td></tr>
<tr><th id="4320">4320</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="769Ptr" title='Ptr' data-type='llvm::SDValue' data-ref="769Ptr">Ptr</dfn> = <a class="local col7 ref" href="#757DAG" title='DAG' data-ref="757DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG18getObjectPtrOffsetERKNS_5SDLocENS_7SDValueEl" title='llvm::SelectionDAG::getObjectPtrOffset' data-ref="_ZN4llvm12SelectionDAG18getObjectPtrOffsetERKNS_5SDLocENS_7SDValueEl">getObjectPtrOffset</a>(<a class="local col6 ref" href="#756DL" title='DL' data-ref="756DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#767QueuePtr" title='QueuePtr' data-ref="767QueuePtr">QueuePtr</a>, <a class="local col8 ref" href="#768StructOffset" title='StructOffset' data-ref="768StructOffset">StructOffset</a>);</td></tr>
<tr><th id="4321">4321</th><td></td></tr>
<tr><th id="4322">4322</th><td>  <i>// TODO: Use custom target PseudoSourceValue.</i></td></tr>
<tr><th id="4323">4323</th><td><i>  // TODO: We should use the value from the IR intrinsic call, but it might not</i></td></tr>
<tr><th id="4324">4324</th><td><i>  // be available and how do we get it?</i></td></tr>
<tr><th id="4325">4325</th><td>  <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col0 decl" id="770V" title='V' data-type='llvm::Value *' data-ref="770V">V</dfn> = <a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::UndefValue" title='llvm::UndefValue' data-ref="llvm::UndefValue">UndefValue</a>::<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZN4llvm10UndefValue3getEPNS_4TypeE" title='llvm::UndefValue::get' data-ref="_ZN4llvm10UndefValue3getEPNS_4TypeE">get</a>(<a class="type" href="../../../include/llvm/IR/DerivedTypes.h.html#llvm::PointerType" title='llvm::PointerType' data-ref="llvm::PointerType">PointerType</a>::<a class="ref" href="../../../include/llvm/IR/DerivedTypes.h.html#_ZN4llvm11PointerType3getEPNS_4TypeEj" title='llvm::PointerType::get' data-ref="_ZN4llvm11PointerType3getEPNS_4TypeEj">get</a>(<a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a>::<a class="ref" href="../../../include/llvm/IR/Type.h.html#_ZN4llvm4Type9getInt8TyERNS_11LLVMContextE" title='llvm::Type::getInt8Ty' data-ref="_ZN4llvm4Type9getInt8TyERNS_11LLVMContextE">getInt8Ty</a>(<span class='refarg'>*<a class="local col7 ref" href="#757DAG" title='DAG' data-ref="757DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG10getContextEv" title='llvm::SelectionDAG::getContext' data-ref="_ZNK4llvm12SelectionDAG10getContextEv">getContext</a>()</span>),</td></tr>
<tr><th id="4326">4326</th><td>                                              <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::CONSTANT_ADDRESS" title='AMDGPUAS::CONSTANT_ADDRESS' data-ref="AMDGPUAS::CONSTANT_ADDRESS">CONSTANT_ADDRESS</a>));</td></tr>
<tr><th id="4327">4327</th><td></td></tr>
<tr><th id="4328">4328</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo">MachinePointerInfo</a> <dfn class="local col1 decl" id="771PtrInfo" title='PtrInfo' data-type='llvm::MachinePointerInfo' data-ref="771PtrInfo">PtrInfo</dfn><a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm18MachinePointerInfoC1EPKNS_5ValueElh" title='llvm::MachinePointerInfo::MachinePointerInfo' data-ref="_ZN4llvm18MachinePointerInfoC1EPKNS_5ValueElh">(</a><a class="local col0 ref" href="#770V" title='V' data-ref="770V">V</a>, <a class="local col8 ref" href="#768StructOffset" title='StructOffset' data-ref="768StructOffset">StructOffset</a>);</td></tr>
<tr><th id="4329">4329</th><td>  <b>return</b> <a class="local col7 ref" href="#757DAG" title='DAG' data-ref="757DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getLoadENS_3EVTERKNS_5SDLocENS_7SDValueES5_NS_18MachinePointerInfoEjNS_17MachineMemOperand5FlagsERKNS_9AAMDNodesEPKNS_6MDNodeE" title='llvm::SelectionDAG::getLoad' data-ref="_ZN4llvm12SelectionDAG7getLoadENS_3EVTERKNS_5SDLocENS_7SDValueES5_NS_18MachinePointerInfoEjNS_17MachineMemOperand5FlagsERKNS_9AAMDNodesEPKNS_6MDNodeE">getLoad</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="local col6 ref" href="#756DL" title='DL' data-ref="756DL">DL</a>, <a class="local col7 ref" href="#767QueuePtr" title='QueuePtr' data-ref="767QueuePtr">QueuePtr</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue8getValueEj" title='llvm::SDValue::getValue' data-ref="_ZNK4llvm7SDValue8getValueEj">getValue</a>(<var>1</var>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#769Ptr" title='Ptr' data-ref="769Ptr">Ptr</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#36" title='llvm::MachinePointerInfo::MachinePointerInfo' data-ref="_ZN4llvm18MachinePointerInfoC1ERKS0_"></a><a class="local col1 ref" href="#771PtrInfo" title='PtrInfo' data-ref="771PtrInfo">PtrInfo</a>,</td></tr>
<tr><th id="4330">4330</th><td>                     <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm8MinAlignEmm" title='llvm::MinAlign' data-ref="_ZN4llvm8MinAlignEmm">MinAlign</a>(<var>64</var>, <a class="local col8 ref" href="#768StructOffset" title='StructOffset' data-ref="768StructOffset">StructOffset</a>),</td></tr>
<tr><th id="4331">4331</th><td>                     <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags::MODereferenceable" title='llvm::MachineMemOperand::Flags::MODereferenceable' data-ref="llvm::MachineMemOperand::Flags::MODereferenceable">MODereferenceable</a> <a class="ref" href="../../../include/llvm/ADT/BitmaskEnum.h.html#_ZN4llvm17BitmaskEnumDetailorET_S1_" title='llvm::BitmaskEnumDetail::operator|' data-ref="_ZN4llvm17BitmaskEnumDetailorET_S1_">|</a></td></tr>
<tr><th id="4332">4332</th><td>                         <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags::MOInvariant" title='llvm::MachineMemOperand::Flags::MOInvariant' data-ref="llvm::MachineMemOperand::Flags::MOInvariant">MOInvariant</a>);</td></tr>
<tr><th id="4333">4333</th><td>}</td></tr>
<tr><th id="4334">4334</th><td></td></tr>
<tr><th id="4335">4335</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm16SITargetLowering18lowerADDRSPACECASTENS_7SDValueERNS_12SelectionDAGE" title='llvm::SITargetLowering::lowerADDRSPACECAST' data-ref="_ZNK4llvm16SITargetLowering18lowerADDRSPACECASTENS_7SDValueERNS_12SelectionDAGE">lowerADDRSPACECAST</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="772Op" title='Op' data-type='llvm::SDValue' data-ref="772Op">Op</dfn>,</td></tr>
<tr><th id="4336">4336</th><td>                                             <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col3 decl" id="773DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="773DAG">DAG</dfn>) <em>const</em> {</td></tr>
<tr><th id="4337">4337</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col4 decl" id="774SL" title='SL' data-type='llvm::SDLoc' data-ref="774SL">SL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#772Op" title='Op' data-ref="772Op">Op</a>);</td></tr>
<tr><th id="4338">4338</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::AddrSpaceCastSDNode" title='llvm::AddrSpaceCastSDNode' data-ref="llvm::AddrSpaceCastSDNode">AddrSpaceCastSDNode</a> *<dfn class="local col5 decl" id="775ASC" title='ASC' data-type='const llvm::AddrSpaceCastSDNode *' data-ref="775ASC">ASC</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERT0_" title='llvm::cast' data-ref="_ZN4llvm4castERT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::AddrSpaceCastSDNode" title='llvm::AddrSpaceCastSDNode' data-ref="llvm::AddrSpaceCastSDNode">AddrSpaceCastSDNode</a>&gt;(<span class='refarg'><a class="local col2 ref" href="#772Op" title='Op' data-ref="772Op">Op</a></span>);</td></tr>
<tr><th id="4339">4339</th><td></td></tr>
<tr><th id="4340">4340</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="776Src" title='Src' data-type='llvm::SDValue' data-ref="776Src">Src</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#775ASC" title='ASC' data-ref="775ASC">ASC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="4341">4341</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="777FlatNullPtr" title='FlatNullPtr' data-type='llvm::SDValue' data-ref="777FlatNullPtr">FlatNullPtr</dfn> = <a class="local col3 ref" href="#773DAG" title='DAG' data-ref="773DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb" title='llvm::SelectionDAG::getConstant' data-ref="_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb">getConstant</a>(<var>0</var>, <a class="local col4 ref" href="#774SL" title='SL' data-ref="774SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>);</td></tr>
<tr><th id="4342">4342</th><td></td></tr>
<tr><th id="4343">4343</th><td>  <em>const</em> <a class="type" href="AMDGPUTargetMachine.h.html#llvm::AMDGPUTargetMachine" title='llvm::AMDGPUTargetMachine' data-ref="llvm::AMDGPUTargetMachine">AMDGPUTargetMachine</a> &amp;<dfn class="local col8 decl" id="778TM" title='TM' data-type='const llvm::AMDGPUTargetMachine &amp;' data-ref="778TM">TM</dfn> =</td></tr>
<tr><th id="4344">4344</th><td>    <b>static_cast</b>&lt;<em>const</em> <a class="type" href="AMDGPUTargetMachine.h.html#llvm::AMDGPUTargetMachine" title='llvm::AMDGPUTargetMachine' data-ref="llvm::AMDGPUTargetMachine">AMDGPUTargetMachine</a> &amp;&gt;(<a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase16getTargetMachineEv" title='llvm::TargetLoweringBase::getTargetMachine' data-ref="_ZNK4llvm18TargetLoweringBase16getTargetMachineEv">getTargetMachine</a>());</td></tr>
<tr><th id="4345">4345</th><td></td></tr>
<tr><th id="4346">4346</th><td>  <i>// flat -&gt; local/private</i></td></tr>
<tr><th id="4347">4347</th><td>  <b>if</b> (<a class="local col5 ref" href="#775ASC" title='ASC' data-ref="775ASC">ASC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm19AddrSpaceCastSDNode18getSrcAddressSpaceEv" title='llvm::AddrSpaceCastSDNode::getSrcAddressSpace' data-ref="_ZNK4llvm19AddrSpaceCastSDNode18getSrcAddressSpaceEv">getSrcAddressSpace</a>() == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::FLAT_ADDRESS" title='AMDGPUAS::FLAT_ADDRESS' data-ref="AMDGPUAS::FLAT_ADDRESS">FLAT_ADDRESS</a>) {</td></tr>
<tr><th id="4348">4348</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="779DestAS" title='DestAS' data-type='unsigned int' data-ref="779DestAS">DestAS</dfn> = <a class="local col5 ref" href="#775ASC" title='ASC' data-ref="775ASC">ASC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm19AddrSpaceCastSDNode19getDestAddressSpaceEv" title='llvm::AddrSpaceCastSDNode::getDestAddressSpace' data-ref="_ZNK4llvm19AddrSpaceCastSDNode19getDestAddressSpaceEv">getDestAddressSpace</a>();</td></tr>
<tr><th id="4349">4349</th><td></td></tr>
<tr><th id="4350">4350</th><td>    <b>if</b> (<a class="local col9 ref" href="#779DestAS" title='DestAS' data-ref="779DestAS">DestAS</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::LOCAL_ADDRESS" title='AMDGPUAS::LOCAL_ADDRESS' data-ref="AMDGPUAS::LOCAL_ADDRESS">LOCAL_ADDRESS</a> ||</td></tr>
<tr><th id="4351">4351</th><td>        <a class="local col9 ref" href="#779DestAS" title='DestAS' data-ref="779DestAS">DestAS</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::PRIVATE_ADDRESS" title='AMDGPUAS::PRIVATE_ADDRESS' data-ref="AMDGPUAS::PRIVATE_ADDRESS">PRIVATE_ADDRESS</a>) {</td></tr>
<tr><th id="4352">4352</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="780NullVal" title='NullVal' data-type='unsigned int' data-ref="780NullVal">NullVal</dfn> = <a class="local col8 ref" href="#778TM" title='TM' data-ref="778TM">TM</a>.<a class="ref" href="AMDGPUTargetMachine.h.html#_ZNK4llvm19AMDGPUTargetMachine19getNullPointerValueEj" title='llvm::AMDGPUTargetMachine::getNullPointerValue' data-ref="_ZNK4llvm19AMDGPUTargetMachine19getNullPointerValueEj">getNullPointerValue</a>(<a class="local col9 ref" href="#779DestAS" title='DestAS' data-ref="779DestAS">DestAS</a>);</td></tr>
<tr><th id="4353">4353</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="781SegmentNullPtr" title='SegmentNullPtr' data-type='llvm::SDValue' data-ref="781SegmentNullPtr">SegmentNullPtr</dfn> = <a class="local col3 ref" href="#773DAG" title='DAG' data-ref="773DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb" title='llvm::SelectionDAG::getConstant' data-ref="_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb">getConstant</a>(<a class="local col0 ref" href="#780NullVal" title='NullVal' data-ref="780NullVal">NullVal</a>, <a class="local col4 ref" href="#774SL" title='SL' data-ref="774SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="4354">4354</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="782NonNull" title='NonNull' data-type='llvm::SDValue' data-ref="782NonNull">NonNull</dfn> = <a class="local col3 ref" href="#773DAG" title='DAG' data-ref="773DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG8getSetCCERKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_3ISD8CondCodeE" title='llvm::SelectionDAG::getSetCC' data-ref="_ZN4llvm12SelectionDAG8getSetCCERKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_3ISD8CondCodeE">getSetCC</a>(<a class="local col4 ref" href="#774SL" title='SL' data-ref="774SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i1" title='llvm::MVT::SimpleValueType::i1' data-ref="llvm::MVT::SimpleValueType::i1">i1</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#776Src" title='Src' data-ref="776Src">Src</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#777FlatNullPtr" title='FlatNullPtr' data-ref="777FlatNullPtr">FlatNullPtr</a>, <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::CondCode::SETNE" title='llvm::ISD::CondCode::SETNE' data-ref="llvm::ISD::CondCode::SETNE">SETNE</a>);</td></tr>
<tr><th id="4355">4355</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="783Ptr" title='Ptr' data-type='llvm::SDValue' data-ref="783Ptr">Ptr</dfn> = <a class="local col3 ref" href="#773DAG" title='DAG' data-ref="773DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::TRUNCATE" title='llvm::ISD::NodeType::TRUNCATE' data-ref="llvm::ISD::NodeType::TRUNCATE">TRUNCATE</a>, <a class="local col4 ref" href="#774SL" title='SL' data-ref="774SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#776Src" title='Src' data-ref="776Src">Src</a>);</td></tr>
<tr><th id="4356">4356</th><td></td></tr>
<tr><th id="4357">4357</th><td>      <b>return</b> <a class="local col3 ref" href="#773DAG" title='DAG' data-ref="773DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SELECT" title='llvm::ISD::NodeType::SELECT' data-ref="llvm::ISD::NodeType::SELECT">SELECT</a>, <a class="local col4 ref" href="#774SL" title='SL' data-ref="774SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>,</td></tr>
<tr><th id="4358">4358</th><td>                         <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#782NonNull" title='NonNull' data-ref="782NonNull">NonNull</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#783Ptr" title='Ptr' data-ref="783Ptr">Ptr</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#781SegmentNullPtr" title='SegmentNullPtr' data-ref="781SegmentNullPtr">SegmentNullPtr</a>);</td></tr>
<tr><th id="4359">4359</th><td>    }</td></tr>
<tr><th id="4360">4360</th><td>  }</td></tr>
<tr><th id="4361">4361</th><td></td></tr>
<tr><th id="4362">4362</th><td>  <i>// local/private -&gt; flat</i></td></tr>
<tr><th id="4363">4363</th><td>  <b>if</b> (<a class="local col5 ref" href="#775ASC" title='ASC' data-ref="775ASC">ASC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm19AddrSpaceCastSDNode19getDestAddressSpaceEv" title='llvm::AddrSpaceCastSDNode::getDestAddressSpace' data-ref="_ZNK4llvm19AddrSpaceCastSDNode19getDestAddressSpaceEv">getDestAddressSpace</a>() == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::FLAT_ADDRESS" title='AMDGPUAS::FLAT_ADDRESS' data-ref="AMDGPUAS::FLAT_ADDRESS">FLAT_ADDRESS</a>) {</td></tr>
<tr><th id="4364">4364</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="784SrcAS" title='SrcAS' data-type='unsigned int' data-ref="784SrcAS">SrcAS</dfn> = <a class="local col5 ref" href="#775ASC" title='ASC' data-ref="775ASC">ASC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm19AddrSpaceCastSDNode18getSrcAddressSpaceEv" title='llvm::AddrSpaceCastSDNode::getSrcAddressSpace' data-ref="_ZNK4llvm19AddrSpaceCastSDNode18getSrcAddressSpaceEv">getSrcAddressSpace</a>();</td></tr>
<tr><th id="4365">4365</th><td></td></tr>
<tr><th id="4366">4366</th><td>    <b>if</b> (<a class="local col4 ref" href="#784SrcAS" title='SrcAS' data-ref="784SrcAS">SrcAS</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::LOCAL_ADDRESS" title='AMDGPUAS::LOCAL_ADDRESS' data-ref="AMDGPUAS::LOCAL_ADDRESS">LOCAL_ADDRESS</a> ||</td></tr>
<tr><th id="4367">4367</th><td>        <a class="local col4 ref" href="#784SrcAS" title='SrcAS' data-ref="784SrcAS">SrcAS</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::PRIVATE_ADDRESS" title='AMDGPUAS::PRIVATE_ADDRESS' data-ref="AMDGPUAS::PRIVATE_ADDRESS">PRIVATE_ADDRESS</a>) {</td></tr>
<tr><th id="4368">4368</th><td>      <em>unsigned</em> <dfn class="local col5 decl" id="785NullVal" title='NullVal' data-type='unsigned int' data-ref="785NullVal">NullVal</dfn> = <a class="local col8 ref" href="#778TM" title='TM' data-ref="778TM">TM</a>.<a class="ref" href="AMDGPUTargetMachine.h.html#_ZNK4llvm19AMDGPUTargetMachine19getNullPointerValueEj" title='llvm::AMDGPUTargetMachine::getNullPointerValue' data-ref="_ZNK4llvm19AMDGPUTargetMachine19getNullPointerValueEj">getNullPointerValue</a>(<a class="local col4 ref" href="#784SrcAS" title='SrcAS' data-ref="784SrcAS">SrcAS</a>);</td></tr>
<tr><th id="4369">4369</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="786SegmentNullPtr" title='SegmentNullPtr' data-type='llvm::SDValue' data-ref="786SegmentNullPtr">SegmentNullPtr</dfn> = <a class="local col3 ref" href="#773DAG" title='DAG' data-ref="773DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb" title='llvm::SelectionDAG::getConstant' data-ref="_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb">getConstant</a>(<a class="local col5 ref" href="#785NullVal" title='NullVal' data-ref="785NullVal">NullVal</a>, <a class="local col4 ref" href="#774SL" title='SL' data-ref="774SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="4370">4370</th><td></td></tr>
<tr><th id="4371">4371</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="787NonNull" title='NonNull' data-type='llvm::SDValue' data-ref="787NonNull">NonNull</dfn></td></tr>
<tr><th id="4372">4372</th><td>        = <a class="local col3 ref" href="#773DAG" title='DAG' data-ref="773DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG8getSetCCERKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_3ISD8CondCodeE" title='llvm::SelectionDAG::getSetCC' data-ref="_ZN4llvm12SelectionDAG8getSetCCERKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_3ISD8CondCodeE">getSetCC</a>(<a class="local col4 ref" href="#774SL" title='SL' data-ref="774SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i1" title='llvm::MVT::SimpleValueType::i1' data-ref="llvm::MVT::SimpleValueType::i1">i1</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#776Src" title='Src' data-ref="776Src">Src</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#786SegmentNullPtr" title='SegmentNullPtr' data-ref="786SegmentNullPtr">SegmentNullPtr</a>, <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::CondCode::SETNE" title='llvm::ISD::CondCode::SETNE' data-ref="llvm::ISD::CondCode::SETNE">SETNE</a>);</td></tr>
<tr><th id="4373">4373</th><td></td></tr>
<tr><th id="4374">4374</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="788Aperture" title='Aperture' data-type='llvm::SDValue' data-ref="788Aperture">Aperture</dfn> = <a class="member" href="#_ZNK4llvm16SITargetLowering18getSegmentApertureEjRKNS_5SDLocERNS_12SelectionDAGE" title='llvm::SITargetLowering::getSegmentAperture' data-ref="_ZNK4llvm16SITargetLowering18getSegmentApertureEjRKNS_5SDLocERNS_12SelectionDAGE">getSegmentAperture</a>(<a class="local col5 ref" href="#775ASC" title='ASC' data-ref="775ASC">ASC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm19AddrSpaceCastSDNode18getSrcAddressSpaceEv" title='llvm::AddrSpaceCastSDNode::getSrcAddressSpace' data-ref="_ZNK4llvm19AddrSpaceCastSDNode18getSrcAddressSpaceEv">getSrcAddressSpace</a>(), <a class="local col4 ref" href="#774SL" title='SL' data-ref="774SL">SL</a>, <span class='refarg'><a class="local col3 ref" href="#773DAG" title='DAG' data-ref="773DAG">DAG</a></span>);</td></tr>
<tr><th id="4375">4375</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="789CvtPtr" title='CvtPtr' data-type='llvm::SDValue' data-ref="789CvtPtr">CvtPtr</dfn></td></tr>
<tr><th id="4376">4376</th><td>        = <a class="local col3 ref" href="#773DAG" title='DAG' data-ref="773DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BUILD_VECTOR" title='llvm::ISD::NodeType::BUILD_VECTOR' data-ref="llvm::ISD::NodeType::BUILD_VECTOR">BUILD_VECTOR</a>, <a class="local col4 ref" href="#774SL" title='SL' data-ref="774SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i32" title='llvm::MVT::SimpleValueType::v2i32' data-ref="llvm::MVT::SimpleValueType::v2i32">v2i32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#776Src" title='Src' data-ref="776Src">Src</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#788Aperture" title='Aperture' data-ref="788Aperture">Aperture</a>);</td></tr>
<tr><th id="4377">4377</th><td></td></tr>
<tr><th id="4378">4378</th><td>      <b>return</b> <a class="local col3 ref" href="#773DAG" title='DAG' data-ref="773DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SELECT" title='llvm::ISD::NodeType::SELECT' data-ref="llvm::ISD::NodeType::SELECT">SELECT</a>, <a class="local col4 ref" href="#774SL" title='SL' data-ref="774SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#787NonNull" title='NonNull' data-ref="787NonNull">NonNull</a>,</td></tr>
<tr><th id="4379">4379</th><td>                         <a class="local col3 ref" href="#773DAG" title='DAG' data-ref="773DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BITCAST" title='llvm::ISD::NodeType::BITCAST' data-ref="llvm::ISD::NodeType::BITCAST">BITCAST</a>, <a class="local col4 ref" href="#774SL" title='SL' data-ref="774SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#789CvtPtr" title='CvtPtr' data-ref="789CvtPtr">CvtPtr</a>),</td></tr>
<tr><th id="4380">4380</th><td>                         <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#777FlatNullPtr" title='FlatNullPtr' data-ref="777FlatNullPtr">FlatNullPtr</a>);</td></tr>
<tr><th id="4381">4381</th><td>    }</td></tr>
<tr><th id="4382">4382</th><td>  }</td></tr>
<tr><th id="4383">4383</th><td></td></tr>
<tr><th id="4384">4384</th><td>  <i>// global &lt;-&gt; flat are no-ops and never emitted.</i></td></tr>
<tr><th id="4385">4385</th><td></td></tr>
<tr><th id="4386">4386</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="790MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="790MF">MF</dfn> = <a class="local col3 ref" href="#773DAG" title='DAG' data-ref="773DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG18getMachineFunctionEv" title='llvm::SelectionDAG::getMachineFunction' data-ref="_ZNK4llvm12SelectionDAG18getMachineFunctionEv">getMachineFunction</a>();</td></tr>
<tr><th id="4387">4387</th><td>  <a class="type" href="../../../include/llvm/IR/DiagnosticInfo.h.html#llvm::DiagnosticInfoUnsupported" title='llvm::DiagnosticInfoUnsupported' data-ref="llvm::DiagnosticInfoUnsupported">DiagnosticInfoUnsupported</a> <dfn class="local col1 decl" id="791InvalidAddrSpaceCast" title='InvalidAddrSpaceCast' data-type='llvm::DiagnosticInfoUnsupported' data-ref="791InvalidAddrSpaceCast">InvalidAddrSpaceCast</dfn><a class="ref" href="../../../include/llvm/IR/DiagnosticInfo.h.html#_ZN4llvm25DiagnosticInfoUnsupportedC1ERKNS_8FunctionERKNS_5TwineERKNS_18DiagnosticLocationENS_18DiagnosticSeverityE" title='llvm::DiagnosticInfoUnsupported::DiagnosticInfoUnsupported' data-ref="_ZN4llvm25DiagnosticInfoUnsupportedC1ERKNS_8FunctionERKNS_5TwineERKNS_18DiagnosticLocationENS_18DiagnosticSeverityE">(</a></td></tr>
<tr><th id="4388">4388</th><td>    <a class="local col0 ref" href="#790MF" title='MF' data-ref="790MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>(), <a class="ref fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>"invalid addrspacecast"</q>, <a class="ref fake" href="../../../include/llvm/IR/DiagnosticInfo.h.html#_ZN4llvm18DiagnosticLocationC1ERKNS_8DebugLocE" title='llvm::DiagnosticLocation::DiagnosticLocation' data-ref="_ZN4llvm18DiagnosticLocationC1ERKNS_8DebugLocE"></a><a class="local col4 ref" href="#774SL" title='SL' data-ref="774SL">SL</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm5SDLoc11getDebugLocEv" title='llvm::SDLoc::getDebugLoc' data-ref="_ZNK4llvm5SDLoc11getDebugLocEv">getDebugLoc</a>());</td></tr>
<tr><th id="4389">4389</th><td>  <a class="local col3 ref" href="#773DAG" title='DAG' data-ref="773DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG10getContextEv" title='llvm::SelectionDAG::getContext' data-ref="_ZNK4llvm12SelectionDAG10getContextEv">getContext</a>()-&gt;<a class="ref" href="../../../include/llvm/IR/LLVMContext.h.html#_ZN4llvm11LLVMContext8diagnoseERKNS_14DiagnosticInfoE" title='llvm::LLVMContext::diagnose' data-ref="_ZN4llvm11LLVMContext8diagnoseERKNS_14DiagnosticInfoE">diagnose</a>(<a class="local col1 ref" href="#791InvalidAddrSpaceCast" title='InvalidAddrSpaceCast' data-ref="791InvalidAddrSpaceCast">InvalidAddrSpaceCast</a>);</td></tr>
<tr><th id="4390">4390</th><td></td></tr>
<tr><th id="4391">4391</th><td>  <b>return</b> <a class="local col3 ref" href="#773DAG" title='DAG' data-ref="773DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG8getUNDEFENS_3EVTE" title='llvm::SelectionDAG::getUNDEF' data-ref="_ZN4llvm12SelectionDAG8getUNDEFENS_3EVTE">getUNDEF</a>(<a class="local col5 ref" href="#775ASC" title='ASC' data-ref="775ASC">ASC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>));</td></tr>
<tr><th id="4392">4392</th><td>}</td></tr>
<tr><th id="4393">4393</th><td></td></tr>
<tr><th id="4394">4394</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm16SITargetLowering22lowerINSERT_VECTOR_ELTENS_7SDValueERNS_12SelectionDAGE" title='llvm::SITargetLowering::lowerINSERT_VECTOR_ELT' data-ref="_ZNK4llvm16SITargetLowering22lowerINSERT_VECTOR_ELTENS_7SDValueERNS_12SelectionDAGE">lowerINSERT_VECTOR_ELT</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="792Op" title='Op' data-type='llvm::SDValue' data-ref="792Op">Op</dfn>,</td></tr>
<tr><th id="4395">4395</th><td>                                                 <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col3 decl" id="793DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="793DAG">DAG</dfn>) <em>const</em> {</td></tr>
<tr><th id="4396">4396</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="794Vec" title='Vec' data-type='llvm::SDValue' data-ref="794Vec">Vec</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#792Op" title='Op' data-ref="792Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="4397">4397</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="795InsVal" title='InsVal' data-type='llvm::SDValue' data-ref="795InsVal">InsVal</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#792Op" title='Op' data-ref="792Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="4398">4398</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="796Idx" title='Idx' data-type='llvm::SDValue' data-ref="796Idx">Idx</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#792Op" title='Op' data-ref="792Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="4399">4399</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col7 decl" id="797VecVT" title='VecVT' data-type='llvm::EVT' data-ref="797VecVT">VecVT</dfn> = <a class="local col4 ref" href="#794Vec" title='Vec' data-ref="794Vec">Vec</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>();</td></tr>
<tr><th id="4400">4400</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col8 decl" id="798EltVT" title='EltVT' data-type='llvm::EVT' data-ref="798EltVT">EltVT</dfn> = <a class="local col7 ref" href="#797VecVT" title='VecVT' data-ref="797VecVT">VecVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT20getVectorElementTypeEv" title='llvm::EVT::getVectorElementType' data-ref="_ZNK4llvm3EVT20getVectorElementTypeEv">getVectorElementType</a>();</td></tr>
<tr><th id="4401">4401</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="799VecSize" title='VecSize' data-type='unsigned int' data-ref="799VecSize">VecSize</dfn> = <a class="local col7 ref" href="#797VecVT" title='VecVT' data-ref="797VecVT">VecVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getSizeInBitsEv" title='llvm::EVT::getSizeInBits' data-ref="_ZNK4llvm3EVT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="4402">4402</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="800EltSize" title='EltSize' data-type='unsigned int' data-ref="800EltSize">EltSize</dfn> = <a class="local col8 ref" href="#798EltVT" title='EltVT' data-ref="798EltVT">EltVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getSizeInBitsEv" title='llvm::EVT::getSizeInBits' data-ref="_ZNK4llvm3EVT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="4403">4403</th><td></td></tr>
<tr><th id="4404">4404</th><td></td></tr>
<tr><th id="4405">4405</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (VecSize &lt;= 64) ? void (0) : __assert_fail (&quot;VecSize &lt;= 64&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIISelLowering.cpp&quot;, 4405, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#799VecSize" title='VecSize' data-ref="799VecSize">VecSize</a> &lt;= <var>64</var>);</td></tr>
<tr><th id="4406">4406</th><td></td></tr>
<tr><th id="4407">4407</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="801NumElts" title='NumElts' data-type='unsigned int' data-ref="801NumElts">NumElts</dfn> = <a class="local col7 ref" href="#797VecVT" title='VecVT' data-ref="797VecVT">VecVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT20getVectorNumElementsEv" title='llvm::EVT::getVectorNumElements' data-ref="_ZNK4llvm3EVT20getVectorNumElementsEv">getVectorNumElements</a>();</td></tr>
<tr><th id="4408">4408</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col2 decl" id="802SL" title='SL' data-type='llvm::SDLoc' data-ref="802SL">SL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#792Op" title='Op' data-ref="792Op">Op</a>);</td></tr>
<tr><th id="4409">4409</th><td>  <em>auto</em> <dfn class="local col3 decl" id="803KIdx" title='KIdx' data-type='llvm::ConstantSDNode *' data-ref="803KIdx">KIdx</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<span class='refarg'><a class="local col6 ref" href="#796Idx" title='Idx' data-ref="796Idx">Idx</a></span>);</td></tr>
<tr><th id="4410">4410</th><td></td></tr>
<tr><th id="4411">4411</th><td>  <b>if</b> (<a class="local col1 ref" href="#801NumElts" title='NumElts' data-ref="801NumElts">NumElts</a> == <var>4</var> &amp;&amp; <a class="local col0 ref" href="#800EltSize" title='EltSize' data-ref="800EltSize">EltSize</a> == <var>16</var> &amp;&amp; <a class="local col3 ref" href="#803KIdx" title='KIdx' data-ref="803KIdx">KIdx</a>) {</td></tr>
<tr><th id="4412">4412</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="804BCVec" title='BCVec' data-type='llvm::SDValue' data-ref="804BCVec">BCVec</dfn> = <a class="local col3 ref" href="#793DAG" title='DAG' data-ref="793DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BITCAST" title='llvm::ISD::NodeType::BITCAST' data-ref="llvm::ISD::NodeType::BITCAST">BITCAST</a>, <a class="local col2 ref" href="#802SL" title='SL' data-ref="802SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i32" title='llvm::MVT::SimpleValueType::v2i32' data-ref="llvm::MVT::SimpleValueType::v2i32">v2i32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#794Vec" title='Vec' data-ref="794Vec">Vec</a>);</td></tr>
<tr><th id="4413">4413</th><td></td></tr>
<tr><th id="4414">4414</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="805LoHalf" title='LoHalf' data-type='llvm::SDValue' data-ref="805LoHalf">LoHalf</dfn> = <a class="local col3 ref" href="#793DAG" title='DAG' data-ref="793DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::EXTRACT_VECTOR_ELT" title='llvm::ISD::NodeType::EXTRACT_VECTOR_ELT' data-ref="llvm::ISD::NodeType::EXTRACT_VECTOR_ELT">EXTRACT_VECTOR_ELT</a>, <a class="local col2 ref" href="#802SL" title='SL' data-ref="802SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#804BCVec" title='BCVec' data-ref="804BCVec">BCVec</a>,</td></tr>
<tr><th id="4415">4415</th><td>                                 <a class="local col3 ref" href="#793DAG" title='DAG' data-ref="793DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb" title='llvm::SelectionDAG::getConstant' data-ref="_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb">getConstant</a>(<var>0</var>, <a class="local col2 ref" href="#802SL" title='SL' data-ref="802SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>));</td></tr>
<tr><th id="4416">4416</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="806HiHalf" title='HiHalf' data-type='llvm::SDValue' data-ref="806HiHalf">HiHalf</dfn> = <a class="local col3 ref" href="#793DAG" title='DAG' data-ref="793DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::EXTRACT_VECTOR_ELT" title='llvm::ISD::NodeType::EXTRACT_VECTOR_ELT' data-ref="llvm::ISD::NodeType::EXTRACT_VECTOR_ELT">EXTRACT_VECTOR_ELT</a>, <a class="local col2 ref" href="#802SL" title='SL' data-ref="802SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#804BCVec" title='BCVec' data-ref="804BCVec">BCVec</a>,</td></tr>
<tr><th id="4417">4417</th><td>                                 <a class="local col3 ref" href="#793DAG" title='DAG' data-ref="793DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb" title='llvm::SelectionDAG::getConstant' data-ref="_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb">getConstant</a>(<var>1</var>, <a class="local col2 ref" href="#802SL" title='SL' data-ref="802SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>));</td></tr>
<tr><th id="4418">4418</th><td></td></tr>
<tr><th id="4419">4419</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="807LoVec" title='LoVec' data-type='llvm::SDValue' data-ref="807LoVec">LoVec</dfn> = <a class="local col3 ref" href="#793DAG" title='DAG' data-ref="793DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BITCAST" title='llvm::ISD::NodeType::BITCAST' data-ref="llvm::ISD::NodeType::BITCAST">BITCAST</a>, <a class="local col2 ref" href="#802SL" title='SL' data-ref="802SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i16" title='llvm::MVT::SimpleValueType::v2i16' data-ref="llvm::MVT::SimpleValueType::v2i16">v2i16</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#805LoHalf" title='LoHalf' data-ref="805LoHalf">LoHalf</a>);</td></tr>
<tr><th id="4420">4420</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="808HiVec" title='HiVec' data-type='llvm::SDValue' data-ref="808HiVec">HiVec</dfn> = <a class="local col3 ref" href="#793DAG" title='DAG' data-ref="793DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BITCAST" title='llvm::ISD::NodeType::BITCAST' data-ref="llvm::ISD::NodeType::BITCAST">BITCAST</a>, <a class="local col2 ref" href="#802SL" title='SL' data-ref="802SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i16" title='llvm::MVT::SimpleValueType::v2i16' data-ref="llvm::MVT::SimpleValueType::v2i16">v2i16</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#806HiHalf" title='HiHalf' data-ref="806HiHalf">HiHalf</a>);</td></tr>
<tr><th id="4421">4421</th><td></td></tr>
<tr><th id="4422">4422</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="809Idx" title='Idx' data-type='unsigned int' data-ref="809Idx">Idx</dfn> = <a class="local col3 ref" href="#803KIdx" title='KIdx' data-ref="803KIdx">KIdx</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="4423">4423</th><td>    <em>bool</em> <dfn class="local col0 decl" id="810InsertLo" title='InsertLo' data-type='bool' data-ref="810InsertLo">InsertLo</dfn> = <a class="local col9 ref" href="#809Idx" title='Idx' data-ref="809Idx">Idx</a> &lt; <var>2</var>;</td></tr>
<tr><th id="4424">4424</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="811InsHalf" title='InsHalf' data-type='llvm::SDValue' data-ref="811InsHalf">InsHalf</dfn> = <a class="local col3 ref" href="#793DAG" title='DAG' data-ref="793DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INSERT_VECTOR_ELT" title='llvm::ISD::NodeType::INSERT_VECTOR_ELT' data-ref="llvm::ISD::NodeType::INSERT_VECTOR_ELT">INSERT_VECTOR_ELT</a>, <a class="local col2 ref" href="#802SL" title='SL' data-ref="802SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i16" title='llvm::MVT::SimpleValueType::v2i16' data-ref="llvm::MVT::SimpleValueType::v2i16">v2i16</a>,</td></tr>
<tr><th id="4425">4425</th><td>      <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#810InsertLo" title='InsertLo' data-ref="810InsertLo">InsertLo</a> ? <a class="local col7 ref" href="#807LoVec" title='LoVec' data-ref="807LoVec">LoVec</a> : <a class="local col8 ref" href="#808HiVec" title='HiVec' data-ref="808HiVec">HiVec</a>,</td></tr>
<tr><th id="4426">4426</th><td>      <a class="local col3 ref" href="#793DAG" title='DAG' data-ref="793DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BITCAST" title='llvm::ISD::NodeType::BITCAST' data-ref="llvm::ISD::NodeType::BITCAST">BITCAST</a>, <a class="local col2 ref" href="#802SL" title='SL' data-ref="802SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#795InsVal" title='InsVal' data-ref="795InsVal">InsVal</a>),</td></tr>
<tr><th id="4427">4427</th><td>      <a class="local col3 ref" href="#793DAG" title='DAG' data-ref="793DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb" title='llvm::SelectionDAG::getConstant' data-ref="_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb">getConstant</a>(<a class="local col0 ref" href="#810InsertLo" title='InsertLo' data-ref="810InsertLo">InsertLo</a> ? <a class="local col9 ref" href="#809Idx" title='Idx' data-ref="809Idx">Idx</a> : (<a class="local col9 ref" href="#809Idx" title='Idx' data-ref="809Idx">Idx</a> - <var>2</var>), <a class="local col2 ref" href="#802SL" title='SL' data-ref="802SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>));</td></tr>
<tr><th id="4428">4428</th><td></td></tr>
<tr><th id="4429">4429</th><td>    <a class="local col1 ref" href="#811InsHalf" title='InsHalf' data-ref="811InsHalf">InsHalf</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col3 ref" href="#793DAG" title='DAG' data-ref="793DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BITCAST" title='llvm::ISD::NodeType::BITCAST' data-ref="llvm::ISD::NodeType::BITCAST">BITCAST</a>, <a class="local col2 ref" href="#802SL" title='SL' data-ref="802SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#811InsHalf" title='InsHalf' data-ref="811InsHalf">InsHalf</a>);</td></tr>
<tr><th id="4430">4430</th><td></td></tr>
<tr><th id="4431">4431</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="812Concat" title='Concat' data-type='llvm::SDValue' data-ref="812Concat">Concat</dfn> = <a class="local col0 ref" href="#810InsertLo" title='InsertLo' data-ref="810InsertLo">InsertLo</a> ?</td></tr>
<tr><th id="4432">4432</th><td>      <a class="local col3 ref" href="#793DAG" title='DAG' data-ref="793DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getBuildVectorENS_3EVTERKNS_5SDLocENS_8ArrayRefINS_7SDValueEEE" title='llvm::SelectionDAG::getBuildVector' data-ref="_ZN4llvm12SelectionDAG14getBuildVectorENS_3EVTERKNS_5SDLocENS_8ArrayRefINS_7SDValueEEE">getBuildVector</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i32" title='llvm::MVT::SimpleValueType::v2i32' data-ref="llvm::MVT::SimpleValueType::v2i32">v2i32</a>, <a class="local col2 ref" href="#802SL" title='SL' data-ref="802SL">SL</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{ <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#811InsHalf" title='InsHalf' data-ref="811InsHalf">InsHalf</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#806HiHalf" title='HiHalf' data-ref="806HiHalf">HiHalf</a> }) :</td></tr>
<tr><th id="4433">4433</th><td>      <a class="local col3 ref" href="#793DAG" title='DAG' data-ref="793DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getBuildVectorENS_3EVTERKNS_5SDLocENS_8ArrayRefINS_7SDValueEEE" title='llvm::SelectionDAG::getBuildVector' data-ref="_ZN4llvm12SelectionDAG14getBuildVectorENS_3EVTERKNS_5SDLocENS_8ArrayRefINS_7SDValueEEE">getBuildVector</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i32" title='llvm::MVT::SimpleValueType::v2i32' data-ref="llvm::MVT::SimpleValueType::v2i32">v2i32</a>, <a class="local col2 ref" href="#802SL" title='SL' data-ref="802SL">SL</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{ <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#805LoHalf" title='LoHalf' data-ref="805LoHalf">LoHalf</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#811InsHalf" title='InsHalf' data-ref="811InsHalf">InsHalf</a> });</td></tr>
<tr><th id="4434">4434</th><td></td></tr>
<tr><th id="4435">4435</th><td>    <b>return</b> <a class="local col3 ref" href="#793DAG" title='DAG' data-ref="793DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BITCAST" title='llvm::ISD::NodeType::BITCAST' data-ref="llvm::ISD::NodeType::BITCAST">BITCAST</a>, <a class="local col2 ref" href="#802SL" title='SL' data-ref="802SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col7 ref" href="#797VecVT" title='VecVT' data-ref="797VecVT">VecVT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#812Concat" title='Concat' data-ref="812Concat">Concat</a>);</td></tr>
<tr><th id="4436">4436</th><td>  }</td></tr>
<tr><th id="4437">4437</th><td></td></tr>
<tr><th id="4438">4438</th><td>  <b>if</b> (<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col6 ref" href="#796Idx" title='Idx' data-ref="796Idx">Idx</a>))</td></tr>
<tr><th id="4439">4439</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="4440">4440</th><td></td></tr>
<tr><th id="4441">4441</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col3 decl" id="813IntVT" title='IntVT' data-type='llvm::MVT' data-ref="813IntVT">IntVT</dfn> = <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVT12getIntegerVTEj" title='llvm::MVT::getIntegerVT' data-ref="_ZN4llvm3MVT12getIntegerVTEj">getIntegerVT</a>(<a class="local col9 ref" href="#799VecSize" title='VecSize' data-ref="799VecSize">VecSize</a>);</td></tr>
<tr><th id="4442">4442</th><td></td></tr>
<tr><th id="4443">4443</th><td>  <i>// Avoid stack access for dynamic indexing.</i></td></tr>
<tr><th id="4444">4444</th><td><i>  // v_bfi_b32 (v_bfm_b32 16, (shl idx, 16)), val, vec</i></td></tr>
<tr><th id="4445">4445</th><td><i></i></td></tr>
<tr><th id="4446">4446</th><td><i>  // Create a congruent vector with the target value in each element so that</i></td></tr>
<tr><th id="4447">4447</th><td><i>  // the required element can be masked and ORed into the target vector.</i></td></tr>
<tr><th id="4448">4448</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="814ExtVal" title='ExtVal' data-type='llvm::SDValue' data-ref="814ExtVal">ExtVal</dfn> = <a class="local col3 ref" href="#793DAG" title='DAG' data-ref="793DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BITCAST" title='llvm::ISD::NodeType::BITCAST' data-ref="llvm::ISD::NodeType::BITCAST">BITCAST</a>, <a class="local col2 ref" href="#802SL" title='SL' data-ref="802SL">SL</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col3 ref" href="#813IntVT" title='IntVT' data-ref="813IntVT">IntVT</a>,</td></tr>
<tr><th id="4449">4449</th><td>                               <a class="local col3 ref" href="#793DAG" title='DAG' data-ref="793DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG19getSplatBuildVectorENS_3EVTERKNS_5SDLocENS_7SDValueE" title='llvm::SelectionDAG::getSplatBuildVector' data-ref="_ZN4llvm12SelectionDAG19getSplatBuildVectorENS_3EVTERKNS_5SDLocENS_7SDValueE">getSplatBuildVector</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col7 ref" href="#797VecVT" title='VecVT' data-ref="797VecVT">VecVT</a>, <a class="local col2 ref" href="#802SL" title='SL' data-ref="802SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#795InsVal" title='InsVal' data-ref="795InsVal">InsVal</a>));</td></tr>
<tr><th id="4450">4450</th><td></td></tr>
<tr><th id="4451">4451</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isPowerOf2_32(EltSize)) ? void (0) : __assert_fail (&quot;isPowerOf2_32(EltSize)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIISelLowering.cpp&quot;, 4451, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm13isPowerOf2_32Ej" title='llvm::isPowerOf2_32' data-ref="_ZN4llvm13isPowerOf2_32Ej">isPowerOf2_32</a>(<a class="local col0 ref" href="#800EltSize" title='EltSize' data-ref="800EltSize">EltSize</a>));</td></tr>
<tr><th id="4452">4452</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="815ScaleFactor" title='ScaleFactor' data-type='llvm::SDValue' data-ref="815ScaleFactor">ScaleFactor</dfn> = <a class="local col3 ref" href="#793DAG" title='DAG' data-ref="793DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb" title='llvm::SelectionDAG::getConstant' data-ref="_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb">getConstant</a>(<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm7Log2_32Ej" title='llvm::Log2_32' data-ref="_ZN4llvm7Log2_32Ej">Log2_32</a>(<a class="local col0 ref" href="#800EltSize" title='EltSize' data-ref="800EltSize">EltSize</a>), <a class="local col2 ref" href="#802SL" title='SL' data-ref="802SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="4453">4453</th><td></td></tr>
<tr><th id="4454">4454</th><td>  <i>// Convert vector index to bit-index.</i></td></tr>
<tr><th id="4455">4455</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="816ScaledIdx" title='ScaledIdx' data-type='llvm::SDValue' data-ref="816ScaledIdx">ScaledIdx</dfn> = <a class="local col3 ref" href="#793DAG" title='DAG' data-ref="793DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SHL" title='llvm::ISD::NodeType::SHL' data-ref="llvm::ISD::NodeType::SHL">SHL</a>, <a class="local col2 ref" href="#802SL" title='SL' data-ref="802SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#796Idx" title='Idx' data-ref="796Idx">Idx</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#815ScaleFactor" title='ScaleFactor' data-ref="815ScaleFactor">ScaleFactor</a>);</td></tr>
<tr><th id="4456">4456</th><td></td></tr>
<tr><th id="4457">4457</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="817BCVec" title='BCVec' data-type='llvm::SDValue' data-ref="817BCVec">BCVec</dfn> = <a class="local col3 ref" href="#793DAG" title='DAG' data-ref="793DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BITCAST" title='llvm::ISD::NodeType::BITCAST' data-ref="llvm::ISD::NodeType::BITCAST">BITCAST</a>, <a class="local col2 ref" href="#802SL" title='SL' data-ref="802SL">SL</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col3 ref" href="#813IntVT" title='IntVT' data-ref="813IntVT">IntVT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#794Vec" title='Vec' data-ref="794Vec">Vec</a>);</td></tr>
<tr><th id="4458">4458</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="818BFM" title='BFM' data-type='llvm::SDValue' data-ref="818BFM">BFM</dfn> = <a class="local col3 ref" href="#793DAG" title='DAG' data-ref="793DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SHL" title='llvm::ISD::NodeType::SHL' data-ref="llvm::ISD::NodeType::SHL">SHL</a>, <a class="local col2 ref" href="#802SL" title='SL' data-ref="802SL">SL</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col3 ref" href="#813IntVT" title='IntVT' data-ref="813IntVT">IntVT</a>,</td></tr>
<tr><th id="4459">4459</th><td>                            <a class="local col3 ref" href="#793DAG" title='DAG' data-ref="793DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb" title='llvm::SelectionDAG::getConstant' data-ref="_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb">getConstant</a>(<var>0xffff</var>, <a class="local col2 ref" href="#802SL" title='SL' data-ref="802SL">SL</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col3 ref" href="#813IntVT" title='IntVT' data-ref="813IntVT">IntVT</a>),</td></tr>
<tr><th id="4460">4460</th><td>                            <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#816ScaledIdx" title='ScaledIdx' data-ref="816ScaledIdx">ScaledIdx</a>);</td></tr>
<tr><th id="4461">4461</th><td></td></tr>
<tr><th id="4462">4462</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="819LHS" title='LHS' data-type='llvm::SDValue' data-ref="819LHS">LHS</dfn> = <a class="local col3 ref" href="#793DAG" title='DAG' data-ref="793DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::AND" title='llvm::ISD::NodeType::AND' data-ref="llvm::ISD::NodeType::AND">AND</a>, <a class="local col2 ref" href="#802SL" title='SL' data-ref="802SL">SL</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col3 ref" href="#813IntVT" title='IntVT' data-ref="813IntVT">IntVT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#818BFM" title='BFM' data-ref="818BFM">BFM</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#814ExtVal" title='ExtVal' data-ref="814ExtVal">ExtVal</a>);</td></tr>
<tr><th id="4463">4463</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="820RHS" title='RHS' data-type='llvm::SDValue' data-ref="820RHS">RHS</dfn> = <a class="local col3 ref" href="#793DAG" title='DAG' data-ref="793DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::AND" title='llvm::ISD::NodeType::AND' data-ref="llvm::ISD::NodeType::AND">AND</a>, <a class="local col2 ref" href="#802SL" title='SL' data-ref="802SL">SL</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col3 ref" href="#813IntVT" title='IntVT' data-ref="813IntVT">IntVT</a>,</td></tr>
<tr><th id="4464">4464</th><td>                            <a class="local col3 ref" href="#793DAG" title='DAG' data-ref="793DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG6getNOTERKNS_5SDLocENS_7SDValueENS_3EVTE" title='llvm::SelectionDAG::getNOT' data-ref="_ZN4llvm12SelectionDAG6getNOTERKNS_5SDLocENS_7SDValueENS_3EVTE">getNOT</a>(<a class="local col2 ref" href="#802SL" title='SL' data-ref="802SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#818BFM" title='BFM' data-ref="818BFM">BFM</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col3 ref" href="#813IntVT" title='IntVT' data-ref="813IntVT">IntVT</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#817BCVec" title='BCVec' data-ref="817BCVec">BCVec</a>);</td></tr>
<tr><th id="4465">4465</th><td></td></tr>
<tr><th id="4466">4466</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="821BFI" title='BFI' data-type='llvm::SDValue' data-ref="821BFI">BFI</dfn> = <a class="local col3 ref" href="#793DAG" title='DAG' data-ref="793DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::OR" title='llvm::ISD::NodeType::OR' data-ref="llvm::ISD::NodeType::OR">OR</a>, <a class="local col2 ref" href="#802SL" title='SL' data-ref="802SL">SL</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col3 ref" href="#813IntVT" title='IntVT' data-ref="813IntVT">IntVT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#819LHS" title='LHS' data-ref="819LHS">LHS</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#820RHS" title='RHS' data-ref="820RHS">RHS</a>);</td></tr>
<tr><th id="4467">4467</th><td>  <b>return</b> <a class="local col3 ref" href="#793DAG" title='DAG' data-ref="793DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BITCAST" title='llvm::ISD::NodeType::BITCAST' data-ref="llvm::ISD::NodeType::BITCAST">BITCAST</a>, <a class="local col2 ref" href="#802SL" title='SL' data-ref="802SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col7 ref" href="#797VecVT" title='VecVT' data-ref="797VecVT">VecVT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#821BFI" title='BFI' data-ref="821BFI">BFI</a>);</td></tr>
<tr><th id="4468">4468</th><td>}</td></tr>
<tr><th id="4469">4469</th><td></td></tr>
<tr><th id="4470">4470</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm16SITargetLowering23lowerEXTRACT_VECTOR_ELTENS_7SDValueERNS_12SelectionDAGE" title='llvm::SITargetLowering::lowerEXTRACT_VECTOR_ELT' data-ref="_ZNK4llvm16SITargetLowering23lowerEXTRACT_VECTOR_ELTENS_7SDValueERNS_12SelectionDAGE">lowerEXTRACT_VECTOR_ELT</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="822Op" title='Op' data-type='llvm::SDValue' data-ref="822Op">Op</dfn>,</td></tr>
<tr><th id="4471">4471</th><td>                                                  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col3 decl" id="823DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="823DAG">DAG</dfn>) <em>const</em> {</td></tr>
<tr><th id="4472">4472</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col4 decl" id="824SL" title='SL' data-type='llvm::SDLoc' data-ref="824SL">SL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#822Op" title='Op' data-ref="822Op">Op</a>);</td></tr>
<tr><th id="4473">4473</th><td></td></tr>
<tr><th id="4474">4474</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col5 decl" id="825ResultVT" title='ResultVT' data-type='llvm::EVT' data-ref="825ResultVT">ResultVT</dfn> = <a class="local col2 ref" href="#822Op" title='Op' data-ref="822Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>();</td></tr>
<tr><th id="4475">4475</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="826Vec" title='Vec' data-type='llvm::SDValue' data-ref="826Vec">Vec</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#822Op" title='Op' data-ref="822Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="4476">4476</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="827Idx" title='Idx' data-type='llvm::SDValue' data-ref="827Idx">Idx</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#822Op" title='Op' data-ref="822Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="4477">4477</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col8 decl" id="828VecVT" title='VecVT' data-type='llvm::EVT' data-ref="828VecVT">VecVT</dfn> = <a class="local col6 ref" href="#826Vec" title='Vec' data-ref="826Vec">Vec</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>();</td></tr>
<tr><th id="4478">4478</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="829VecSize" title='VecSize' data-type='unsigned int' data-ref="829VecSize">VecSize</dfn> = <a class="local col8 ref" href="#828VecVT" title='VecVT' data-ref="828VecVT">VecVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getSizeInBitsEv" title='llvm::EVT::getSizeInBits' data-ref="_ZNK4llvm3EVT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="4479">4479</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col0 decl" id="830EltVT" title='EltVT' data-type='llvm::EVT' data-ref="830EltVT">EltVT</dfn> = <a class="local col8 ref" href="#828VecVT" title='VecVT' data-ref="828VecVT">VecVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT20getVectorElementTypeEv" title='llvm::EVT::getVectorElementType' data-ref="_ZNK4llvm3EVT20getVectorElementTypeEv">getVectorElementType</a>();</td></tr>
<tr><th id="4480">4480</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (VecSize &lt;= 64) ? void (0) : __assert_fail (&quot;VecSize &lt;= 64&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIISelLowering.cpp&quot;, 4480, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#829VecSize" title='VecSize' data-ref="829VecSize">VecSize</a> &lt;= <var>64</var>);</td></tr>
<tr><th id="4481">4481</th><td></td></tr>
<tr><th id="4482">4482</th><td>  <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo">DAGCombinerInfo</a> <dfn class="local col1 decl" id="831DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo' data-ref="831DCI">DCI</dfn><a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm14TargetLowering15DAGCombinerInfoC1ERNS_12SelectionDAGENS_12CombineLevelEbPv" title='llvm::TargetLowering::DAGCombinerInfo::DAGCombinerInfo' data-ref="_ZN4llvm14TargetLowering15DAGCombinerInfoC1ERNS_12SelectionDAGENS_12CombineLevelEbPv">(</a><a class="local col3 ref" href="#823DAG" title='DAG' data-ref="823DAG">DAG</a>, <a class="enum" href="../../../include/llvm/CodeGen/DAGCombine.h.html#llvm::CombineLevel::AfterLegalizeVectorOps" title='llvm::CombineLevel::AfterLegalizeVectorOps' data-ref="llvm::CombineLevel::AfterLegalizeVectorOps">AfterLegalizeVectorOps</a>, <b>true</b>, <b>nullptr</b>);</td></tr>
<tr><th id="4483">4483</th><td></td></tr>
<tr><th id="4484">4484</th><td>  <i>// Make sure we do any optimizations that will make it easier to fold</i></td></tr>
<tr><th id="4485">4485</th><td><i>  // source modifiers before obscuring it with bit operations.</i></td></tr>
<tr><th id="4486">4486</th><td><i></i></td></tr>
<tr><th id="4487">4487</th><td><i>  // XXX - Why doesn't this get called when vector_shuffle is expanded?</i></td></tr>
<tr><th id="4488">4488</th><td>  <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValuecvbEv" title='llvm::SDValue::operator bool' data-ref="_ZNK4llvm7SDValuecvbEv"></a><dfn class="local col2 decl" id="832Combined" title='Combined' data-type='llvm::SDValue' data-ref="832Combined"><a class="local col2 ref" href="#832Combined" title='Combined' data-ref="832Combined">Combined</a></dfn> = <a class="member" href="#_ZNK4llvm16SITargetLowering30performExtractVectorEltCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::SITargetLowering::performExtractVectorEltCombine' data-ref="_ZNK4llvm16SITargetLowering30performExtractVectorEltCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">performExtractVectorEltCombine</a>(<a class="local col2 ref" href="#822Op" title='Op' data-ref="822Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>(), <span class='refarg'><a class="local col1 ref" href="#831DCI" title='DCI' data-ref="831DCI">DCI</a></span>))</td></tr>
<tr><th id="4489">4489</th><td>    <b>return</b> <a class="local col2 ref" href="#832Combined" title='Combined' data-ref="832Combined">Combined</a>;</td></tr>
<tr><th id="4490">4490</th><td></td></tr>
<tr><th id="4491">4491</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="833EltSize" title='EltSize' data-type='unsigned int' data-ref="833EltSize">EltSize</dfn> = <a class="local col0 ref" href="#830EltVT" title='EltVT' data-ref="830EltVT">EltVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getSizeInBitsEv" title='llvm::EVT::getSizeInBits' data-ref="_ZNK4llvm3EVT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="4492">4492</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isPowerOf2_32(EltSize)) ? void (0) : __assert_fail (&quot;isPowerOf2_32(EltSize)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIISelLowering.cpp&quot;, 4492, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm13isPowerOf2_32Ej" title='llvm::isPowerOf2_32' data-ref="_ZN4llvm13isPowerOf2_32Ej">isPowerOf2_32</a>(<a class="local col3 ref" href="#833EltSize" title='EltSize' data-ref="833EltSize">EltSize</a>));</td></tr>
<tr><th id="4493">4493</th><td></td></tr>
<tr><th id="4494">4494</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col4 decl" id="834IntVT" title='IntVT' data-type='llvm::MVT' data-ref="834IntVT">IntVT</dfn> = <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVT12getIntegerVTEj" title='llvm::MVT::getIntegerVT' data-ref="_ZN4llvm3MVT12getIntegerVTEj">getIntegerVT</a>(<a class="local col9 ref" href="#829VecSize" title='VecSize' data-ref="829VecSize">VecSize</a>);</td></tr>
<tr><th id="4495">4495</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="835ScaleFactor" title='ScaleFactor' data-type='llvm::SDValue' data-ref="835ScaleFactor">ScaleFactor</dfn> = <a class="local col3 ref" href="#823DAG" title='DAG' data-ref="823DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb" title='llvm::SelectionDAG::getConstant' data-ref="_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb">getConstant</a>(<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm7Log2_32Ej" title='llvm::Log2_32' data-ref="_ZN4llvm7Log2_32Ej">Log2_32</a>(<a class="local col3 ref" href="#833EltSize" title='EltSize' data-ref="833EltSize">EltSize</a>), <a class="local col4 ref" href="#824SL" title='SL' data-ref="824SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="4496">4496</th><td></td></tr>
<tr><th id="4497">4497</th><td>  <i>// Convert vector index to bit-index (* EltSize)</i></td></tr>
<tr><th id="4498">4498</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="836ScaledIdx" title='ScaledIdx' data-type='llvm::SDValue' data-ref="836ScaledIdx">ScaledIdx</dfn> = <a class="local col3 ref" href="#823DAG" title='DAG' data-ref="823DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SHL" title='llvm::ISD::NodeType::SHL' data-ref="llvm::ISD::NodeType::SHL">SHL</a>, <a class="local col4 ref" href="#824SL" title='SL' data-ref="824SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#827Idx" title='Idx' data-ref="827Idx">Idx</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#835ScaleFactor" title='ScaleFactor' data-ref="835ScaleFactor">ScaleFactor</a>);</td></tr>
<tr><th id="4499">4499</th><td></td></tr>
<tr><th id="4500">4500</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="837BC" title='BC' data-type='llvm::SDValue' data-ref="837BC">BC</dfn> = <a class="local col3 ref" href="#823DAG" title='DAG' data-ref="823DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BITCAST" title='llvm::ISD::NodeType::BITCAST' data-ref="llvm::ISD::NodeType::BITCAST">BITCAST</a>, <a class="local col4 ref" href="#824SL" title='SL' data-ref="824SL">SL</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col4 ref" href="#834IntVT" title='IntVT' data-ref="834IntVT">IntVT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#826Vec" title='Vec' data-ref="826Vec">Vec</a>);</td></tr>
<tr><th id="4501">4501</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="838Elt" title='Elt' data-type='llvm::SDValue' data-ref="838Elt">Elt</dfn> = <a class="local col3 ref" href="#823DAG" title='DAG' data-ref="823DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SRL" title='llvm::ISD::NodeType::SRL' data-ref="llvm::ISD::NodeType::SRL">SRL</a>, <a class="local col4 ref" href="#824SL" title='SL' data-ref="824SL">SL</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col4 ref" href="#834IntVT" title='IntVT' data-ref="834IntVT">IntVT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#837BC" title='BC' data-ref="837BC">BC</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#836ScaledIdx" title='ScaledIdx' data-ref="836ScaledIdx">ScaledIdx</a>);</td></tr>
<tr><th id="4502">4502</th><td></td></tr>
<tr><th id="4503">4503</th><td>  <b>if</b> (<a class="local col5 ref" href="#825ResultVT" title='ResultVT' data-ref="825ResultVT">ResultVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f16" title='llvm::MVT::SimpleValueType::f16' data-ref="llvm::MVT::SimpleValueType::f16">f16</a>) {</td></tr>
<tr><th id="4504">4504</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="839Result" title='Result' data-type='llvm::SDValue' data-ref="839Result">Result</dfn> = <a class="local col3 ref" href="#823DAG" title='DAG' data-ref="823DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::TRUNCATE" title='llvm::ISD::NodeType::TRUNCATE' data-ref="llvm::ISD::NodeType::TRUNCATE">TRUNCATE</a>, <a class="local col4 ref" href="#824SL" title='SL' data-ref="824SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#838Elt" title='Elt' data-ref="838Elt">Elt</a>);</td></tr>
<tr><th id="4505">4505</th><td>    <b>return</b> <a class="local col3 ref" href="#823DAG" title='DAG' data-ref="823DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BITCAST" title='llvm::ISD::NodeType::BITCAST' data-ref="llvm::ISD::NodeType::BITCAST">BITCAST</a>, <a class="local col4 ref" href="#824SL" title='SL' data-ref="824SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col5 ref" href="#825ResultVT" title='ResultVT' data-ref="825ResultVT">ResultVT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#839Result" title='Result' data-ref="839Result">Result</a>);</td></tr>
<tr><th id="4506">4506</th><td>  }</td></tr>
<tr><th id="4507">4507</th><td></td></tr>
<tr><th id="4508">4508</th><td>  <b>return</b> <a class="local col3 ref" href="#823DAG" title='DAG' data-ref="823DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG16getAnyExtOrTruncENS_7SDValueERKNS_5SDLocENS_3EVTE" title='llvm::SelectionDAG::getAnyExtOrTrunc' data-ref="_ZN4llvm12SelectionDAG16getAnyExtOrTruncENS_7SDValueERKNS_5SDLocENS_3EVTE">getAnyExtOrTrunc</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#838Elt" title='Elt' data-ref="838Elt">Elt</a>, <a class="local col4 ref" href="#824SL" title='SL' data-ref="824SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col5 ref" href="#825ResultVT" title='ResultVT' data-ref="825ResultVT">ResultVT</a>);</td></tr>
<tr><th id="4509">4509</th><td>}</td></tr>
<tr><th id="4510">4510</th><td></td></tr>
<tr><th id="4511">4511</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm16SITargetLowering17lowerBUILD_VECTORENS_7SDValueERNS_12SelectionDAGE" title='llvm::SITargetLowering::lowerBUILD_VECTOR' data-ref="_ZNK4llvm16SITargetLowering17lowerBUILD_VECTORENS_7SDValueERNS_12SelectionDAGE">lowerBUILD_VECTOR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="840Op" title='Op' data-type='llvm::SDValue' data-ref="840Op">Op</dfn>,</td></tr>
<tr><th id="4512">4512</th><td>                                            <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col1 decl" id="841DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="841DAG">DAG</dfn>) <em>const</em> {</td></tr>
<tr><th id="4513">4513</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col2 decl" id="842SL" title='SL' data-type='llvm::SDLoc' data-ref="842SL">SL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#840Op" title='Op' data-ref="840Op">Op</a>);</td></tr>
<tr><th id="4514">4514</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col3 decl" id="843VT" title='VT' data-type='llvm::EVT' data-ref="843VT">VT</dfn> = <a class="local col0 ref" href="#840Op" title='Op' data-ref="840Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>();</td></tr>
<tr><th id="4515">4515</th><td></td></tr>
<tr><th id="4516">4516</th><td>  <b>if</b> (<a class="local col3 ref" href="#843VT" title='VT' data-ref="843VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i16" title='llvm::MVT::SimpleValueType::v4i16' data-ref="llvm::MVT::SimpleValueType::v4i16">v4i16</a> || <a class="local col3 ref" href="#843VT" title='VT' data-ref="843VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f16" title='llvm::MVT::SimpleValueType::v4f16' data-ref="llvm::MVT::SimpleValueType::v4f16">v4f16</a>) {</td></tr>
<tr><th id="4517">4517</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col4 decl" id="844HalfVT" title='HalfVT' data-type='llvm::EVT' data-ref="844HalfVT">HalfVT</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVT11getVectorVTES0_j" title='llvm::MVT::getVectorVT' data-ref="_ZN4llvm3MVT11getVectorVTES0_j">getVectorVT</a>(<a class="local col3 ref" href="#843VT" title='VT' data-ref="843VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT20getVectorElementTypeEv" title='llvm::EVT::getVectorElementType' data-ref="_ZNK4llvm3EVT20getVectorElementTypeEv">getVectorElementType</a>().<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT11getSimpleVTEv" title='llvm::EVT::getSimpleVT' data-ref="_ZNK4llvm3EVT11getSimpleVTEv">getSimpleVT</a>(), <var>2</var>);</td></tr>
<tr><th id="4518">4518</th><td></td></tr>
<tr><th id="4519">4519</th><td>    <i>// Turn into pair of packed build_vectors.</i></td></tr>
<tr><th id="4520">4520</th><td><i>    // TODO: Special case for constants that can be materialized with s_mov_b64.</i></td></tr>
<tr><th id="4521">4521</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="845Lo" title='Lo' data-type='llvm::SDValue' data-ref="845Lo">Lo</dfn> = <a class="local col1 ref" href="#841DAG" title='DAG' data-ref="841DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getBuildVectorENS_3EVTERKNS_5SDLocENS_8ArrayRefINS_7SDValueEEE" title='llvm::SelectionDAG::getBuildVector' data-ref="_ZN4llvm12SelectionDAG14getBuildVectorENS_3EVTERKNS_5SDLocENS_8ArrayRefINS_7SDValueEEE">getBuildVector</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col4 ref" href="#844HalfVT" title='HalfVT' data-ref="844HalfVT">HalfVT</a>, <a class="local col2 ref" href="#842SL" title='SL' data-ref="842SL">SL</a>,</td></tr>
<tr><th id="4522">4522</th><td>                                    <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{ <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#840Op" title='Op' data-ref="840Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#840Op" title='Op' data-ref="840Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>) });</td></tr>
<tr><th id="4523">4523</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="846Hi" title='Hi' data-type='llvm::SDValue' data-ref="846Hi">Hi</dfn> = <a class="local col1 ref" href="#841DAG" title='DAG' data-ref="841DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getBuildVectorENS_3EVTERKNS_5SDLocENS_8ArrayRefINS_7SDValueEEE" title='llvm::SelectionDAG::getBuildVector' data-ref="_ZN4llvm12SelectionDAG14getBuildVectorENS_3EVTERKNS_5SDLocENS_8ArrayRefINS_7SDValueEEE">getBuildVector</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col4 ref" href="#844HalfVT" title='HalfVT' data-ref="844HalfVT">HalfVT</a>, <a class="local col2 ref" href="#842SL" title='SL' data-ref="842SL">SL</a>,</td></tr>
<tr><th id="4524">4524</th><td>                                    <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{ <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#840Op" title='Op' data-ref="840Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>2</var>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#840Op" title='Op' data-ref="840Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>3</var>) });</td></tr>
<tr><th id="4525">4525</th><td></td></tr>
<tr><th id="4526">4526</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="847CastLo" title='CastLo' data-type='llvm::SDValue' data-ref="847CastLo">CastLo</dfn> = <a class="local col1 ref" href="#841DAG" title='DAG' data-ref="841DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BITCAST" title='llvm::ISD::NodeType::BITCAST' data-ref="llvm::ISD::NodeType::BITCAST">BITCAST</a>, <a class="local col2 ref" href="#842SL" title='SL' data-ref="842SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#845Lo" title='Lo' data-ref="845Lo">Lo</a>);</td></tr>
<tr><th id="4527">4527</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="848CastHi" title='CastHi' data-type='llvm::SDValue' data-ref="848CastHi">CastHi</dfn> = <a class="local col1 ref" href="#841DAG" title='DAG' data-ref="841DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BITCAST" title='llvm::ISD::NodeType::BITCAST' data-ref="llvm::ISD::NodeType::BITCAST">BITCAST</a>, <a class="local col2 ref" href="#842SL" title='SL' data-ref="842SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#846Hi" title='Hi' data-ref="846Hi">Hi</a>);</td></tr>
<tr><th id="4528">4528</th><td></td></tr>
<tr><th id="4529">4529</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="849Blend" title='Blend' data-type='llvm::SDValue' data-ref="849Blend">Blend</dfn> = <a class="local col1 ref" href="#841DAG" title='DAG' data-ref="841DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getBuildVectorENS_3EVTERKNS_5SDLocENS_8ArrayRefINS_7SDValueEEE" title='llvm::SelectionDAG::getBuildVector' data-ref="_ZN4llvm12SelectionDAG14getBuildVectorENS_3EVTERKNS_5SDLocENS_8ArrayRefINS_7SDValueEEE">getBuildVector</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i32" title='llvm::MVT::SimpleValueType::v2i32' data-ref="llvm::MVT::SimpleValueType::v2i32">v2i32</a>, <a class="local col2 ref" href="#842SL" title='SL' data-ref="842SL">SL</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{ <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#847CastLo" title='CastLo' data-ref="847CastLo">CastLo</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#848CastHi" title='CastHi' data-ref="848CastHi">CastHi</a> });</td></tr>
<tr><th id="4530">4530</th><td>    <b>return</b> <a class="local col1 ref" href="#841DAG" title='DAG' data-ref="841DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BITCAST" title='llvm::ISD::NodeType::BITCAST' data-ref="llvm::ISD::NodeType::BITCAST">BITCAST</a>, <a class="local col2 ref" href="#842SL" title='SL' data-ref="842SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col3 ref" href="#843VT" title='VT' data-ref="843VT">VT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#849Blend" title='Blend' data-ref="849Blend">Blend</a>);</td></tr>
<tr><th id="4531">4531</th><td>  }</td></tr>
<tr><th id="4532">4532</th><td></td></tr>
<tr><th id="4533">4533</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (VT == MVT::v2f16 || VT == MVT::v2i16) ? void (0) : __assert_fail (&quot;VT == MVT::v2f16 || VT == MVT::v2i16&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIISelLowering.cpp&quot;, 4533, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#843VT" title='VT' data-ref="843VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f16" title='llvm::MVT::SimpleValueType::v2f16' data-ref="llvm::MVT::SimpleValueType::v2f16">v2f16</a> || <a class="local col3 ref" href="#843VT" title='VT' data-ref="843VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i16" title='llvm::MVT::SimpleValueType::v2i16' data-ref="llvm::MVT::SimpleValueType::v2i16">v2i16</a>);</td></tr>
<tr><th id="4534">4534</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!Subtarget-&gt;hasVOP3PInsts() &amp;&amp; &quot;this should be legal&quot;) ? void (0) : __assert_fail (&quot;!Subtarget-&gt;hasVOP3PInsts() &amp;&amp; \&quot;this should be legal\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIISelLowering.cpp&quot;, 4534, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">Subtarget</span>-&gt;hasVOP3PInsts() &amp;&amp; <q>"this should be legal"</q>);</td></tr>
<tr><th id="4535">4535</th><td></td></tr>
<tr><th id="4536">4536</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="850Lo" title='Lo' data-type='llvm::SDValue' data-ref="850Lo">Lo</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#840Op" title='Op' data-ref="840Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="4537">4537</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="851Hi" title='Hi' data-type='llvm::SDValue' data-ref="851Hi">Hi</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#840Op" title='Op' data-ref="840Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="4538">4538</th><td></td></tr>
<tr><th id="4539">4539</th><td>  <i>// Avoid adding defined bits with the zero_extend.</i></td></tr>
<tr><th id="4540">4540</th><td>  <b>if</b> (<a class="local col1 ref" href="#851Hi" title='Hi' data-ref="851Hi">Hi</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7isUndefEv" title='llvm::SDValue::isUndef' data-ref="_ZNK4llvm7SDValue7isUndefEv">isUndef</a>()) {</td></tr>
<tr><th id="4541">4541</th><td>    <a class="local col0 ref" href="#850Lo" title='Lo' data-ref="850Lo">Lo</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col1 ref" href="#841DAG" title='DAG' data-ref="841DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BITCAST" title='llvm::ISD::NodeType::BITCAST' data-ref="llvm::ISD::NodeType::BITCAST">BITCAST</a>, <a class="local col2 ref" href="#842SL" title='SL' data-ref="842SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#850Lo" title='Lo' data-ref="850Lo">Lo</a>);</td></tr>
<tr><th id="4542">4542</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="852ExtLo" title='ExtLo' data-type='llvm::SDValue' data-ref="852ExtLo">ExtLo</dfn> = <a class="local col1 ref" href="#841DAG" title='DAG' data-ref="841DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ANY_EXTEND" title='llvm::ISD::NodeType::ANY_EXTEND' data-ref="llvm::ISD::NodeType::ANY_EXTEND">ANY_EXTEND</a>, <a class="local col2 ref" href="#842SL" title='SL' data-ref="842SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#850Lo" title='Lo' data-ref="850Lo">Lo</a>);</td></tr>
<tr><th id="4543">4543</th><td>    <b>return</b> <a class="local col1 ref" href="#841DAG" title='DAG' data-ref="841DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BITCAST" title='llvm::ISD::NodeType::BITCAST' data-ref="llvm::ISD::NodeType::BITCAST">BITCAST</a>, <a class="local col2 ref" href="#842SL" title='SL' data-ref="842SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col3 ref" href="#843VT" title='VT' data-ref="843VT">VT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#852ExtLo" title='ExtLo' data-ref="852ExtLo">ExtLo</a>);</td></tr>
<tr><th id="4544">4544</th><td>  }</td></tr>
<tr><th id="4545">4545</th><td></td></tr>
<tr><th id="4546">4546</th><td>  <a class="local col1 ref" href="#851Hi" title='Hi' data-ref="851Hi">Hi</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col1 ref" href="#841DAG" title='DAG' data-ref="841DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BITCAST" title='llvm::ISD::NodeType::BITCAST' data-ref="llvm::ISD::NodeType::BITCAST">BITCAST</a>, <a class="local col2 ref" href="#842SL" title='SL' data-ref="842SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#851Hi" title='Hi' data-ref="851Hi">Hi</a>);</td></tr>
<tr><th id="4547">4547</th><td>  <a class="local col1 ref" href="#851Hi" title='Hi' data-ref="851Hi">Hi</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col1 ref" href="#841DAG" title='DAG' data-ref="841DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ZERO_EXTEND" title='llvm::ISD::NodeType::ZERO_EXTEND' data-ref="llvm::ISD::NodeType::ZERO_EXTEND">ZERO_EXTEND</a>, <a class="local col2 ref" href="#842SL" title='SL' data-ref="842SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#851Hi" title='Hi' data-ref="851Hi">Hi</a>);</td></tr>
<tr><th id="4548">4548</th><td></td></tr>
<tr><th id="4549">4549</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="853ShlHi" title='ShlHi' data-type='llvm::SDValue' data-ref="853ShlHi">ShlHi</dfn> = <a class="local col1 ref" href="#841DAG" title='DAG' data-ref="841DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SHL" title='llvm::ISD::NodeType::SHL' data-ref="llvm::ISD::NodeType::SHL">SHL</a>, <a class="local col2 ref" href="#842SL" title='SL' data-ref="842SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#851Hi" title='Hi' data-ref="851Hi">Hi</a>,</td></tr>
<tr><th id="4550">4550</th><td>                              <a class="local col1 ref" href="#841DAG" title='DAG' data-ref="841DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb" title='llvm::SelectionDAG::getConstant' data-ref="_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb">getConstant</a>(<var>16</var>, <a class="local col2 ref" href="#842SL" title='SL' data-ref="842SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>));</td></tr>
<tr><th id="4551">4551</th><td>  <b>if</b> (<a class="local col0 ref" href="#850Lo" title='Lo' data-ref="850Lo">Lo</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7isUndefEv" title='llvm::SDValue::isUndef' data-ref="_ZNK4llvm7SDValue7isUndefEv">isUndef</a>())</td></tr>
<tr><th id="4552">4552</th><td>    <b>return</b> <a class="local col1 ref" href="#841DAG" title='DAG' data-ref="841DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BITCAST" title='llvm::ISD::NodeType::BITCAST' data-ref="llvm::ISD::NodeType::BITCAST">BITCAST</a>, <a class="local col2 ref" href="#842SL" title='SL' data-ref="842SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col3 ref" href="#843VT" title='VT' data-ref="843VT">VT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#853ShlHi" title='ShlHi' data-ref="853ShlHi">ShlHi</a>);</td></tr>
<tr><th id="4553">4553</th><td></td></tr>
<tr><th id="4554">4554</th><td>  <a class="local col0 ref" href="#850Lo" title='Lo' data-ref="850Lo">Lo</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col1 ref" href="#841DAG" title='DAG' data-ref="841DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BITCAST" title='llvm::ISD::NodeType::BITCAST' data-ref="llvm::ISD::NodeType::BITCAST">BITCAST</a>, <a class="local col2 ref" href="#842SL" title='SL' data-ref="842SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#850Lo" title='Lo' data-ref="850Lo">Lo</a>);</td></tr>
<tr><th id="4555">4555</th><td>  <a class="local col0 ref" href="#850Lo" title='Lo' data-ref="850Lo">Lo</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col1 ref" href="#841DAG" title='DAG' data-ref="841DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ZERO_EXTEND" title='llvm::ISD::NodeType::ZERO_EXTEND' data-ref="llvm::ISD::NodeType::ZERO_EXTEND">ZERO_EXTEND</a>, <a class="local col2 ref" href="#842SL" title='SL' data-ref="842SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#850Lo" title='Lo' data-ref="850Lo">Lo</a>);</td></tr>
<tr><th id="4556">4556</th><td></td></tr>
<tr><th id="4557">4557</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="854Or" title='Or' data-type='llvm::SDValue' data-ref="854Or">Or</dfn> = <a class="local col1 ref" href="#841DAG" title='DAG' data-ref="841DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::OR" title='llvm::ISD::NodeType::OR' data-ref="llvm::ISD::NodeType::OR">OR</a>, <a class="local col2 ref" href="#842SL" title='SL' data-ref="842SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#850Lo" title='Lo' data-ref="850Lo">Lo</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#853ShlHi" title='ShlHi' data-ref="853ShlHi">ShlHi</a>);</td></tr>
<tr><th id="4558">4558</th><td>  <b>return</b> <a class="local col1 ref" href="#841DAG" title='DAG' data-ref="841DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BITCAST" title='llvm::ISD::NodeType::BITCAST' data-ref="llvm::ISD::NodeType::BITCAST">BITCAST</a>, <a class="local col2 ref" href="#842SL" title='SL' data-ref="842SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col3 ref" href="#843VT" title='VT' data-ref="843VT">VT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#854Or" title='Or' data-ref="854Or">Or</a>);</td></tr>
<tr><th id="4559">4559</th><td>}</td></tr>
<tr><th id="4560">4560</th><td></td></tr>
<tr><th id="4561">4561</th><td><em>bool</em></td></tr>
<tr><th id="4562">4562</th><td><a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm16SITargetLowering20isOffsetFoldingLegalEPKNS_19GlobalAddressSDNodeE" title='llvm::SITargetLowering::isOffsetFoldingLegal' data-ref="_ZNK4llvm16SITargetLowering20isOffsetFoldingLegalEPKNS_19GlobalAddressSDNodeE">isOffsetFoldingLegal</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::GlobalAddressSDNode" title='llvm::GlobalAddressSDNode' data-ref="llvm::GlobalAddressSDNode">GlobalAddressSDNode</a> *<dfn class="local col5 decl" id="855GA" title='GA' data-type='const llvm::GlobalAddressSDNode *' data-ref="855GA">GA</dfn>) <em>const</em> {</td></tr>
<tr><th id="4563">4563</th><td>  <i>// We can fold offsets for anything that doesn't require a GOT relocation.</i></td></tr>
<tr><th id="4564">4564</th><td>  <b>return</b> (<a class="local col5 ref" href="#855GA" title='GA' data-ref="855GA">GA</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm19GlobalAddressSDNode15getAddressSpaceEv" title='llvm::GlobalAddressSDNode::getAddressSpace' data-ref="_ZNK4llvm19GlobalAddressSDNode15getAddressSpaceEv">getAddressSpace</a>() == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::GLOBAL_ADDRESS" title='AMDGPUAS::GLOBAL_ADDRESS' data-ref="AMDGPUAS::GLOBAL_ADDRESS">GLOBAL_ADDRESS</a> ||</td></tr>
<tr><th id="4565">4565</th><td>          <a class="local col5 ref" href="#855GA" title='GA' data-ref="855GA">GA</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm19GlobalAddressSDNode15getAddressSpaceEv" title='llvm::GlobalAddressSDNode::getAddressSpace' data-ref="_ZNK4llvm19GlobalAddressSDNode15getAddressSpaceEv">getAddressSpace</a>() == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::CONSTANT_ADDRESS" title='AMDGPUAS::CONSTANT_ADDRESS' data-ref="AMDGPUAS::CONSTANT_ADDRESS">CONSTANT_ADDRESS</a> ||</td></tr>
<tr><th id="4566">4566</th><td>          <a class="local col5 ref" href="#855GA" title='GA' data-ref="855GA">GA</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm19GlobalAddressSDNode15getAddressSpaceEv" title='llvm::GlobalAddressSDNode::getAddressSpace' data-ref="_ZNK4llvm19GlobalAddressSDNode15getAddressSpaceEv">getAddressSpace</a>() == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::CONSTANT_ADDRESS_32BIT" title='AMDGPUAS::CONSTANT_ADDRESS_32BIT' data-ref="AMDGPUAS::CONSTANT_ADDRESS_32BIT">CONSTANT_ADDRESS_32BIT</a>) &amp;&amp;</td></tr>
<tr><th id="4567">4567</th><td>         !<a class="member" href="#_ZNK4llvm16SITargetLowering18shouldEmitGOTRelocEPKNS_11GlobalValueE" title='llvm::SITargetLowering::shouldEmitGOTReloc' data-ref="_ZNK4llvm16SITargetLowering18shouldEmitGOTRelocEPKNS_11GlobalValueE">shouldEmitGOTReloc</a>(<a class="local col5 ref" href="#855GA" title='GA' data-ref="855GA">GA</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm19GlobalAddressSDNode9getGlobalEv" title='llvm::GlobalAddressSDNode::getGlobal' data-ref="_ZNK4llvm19GlobalAddressSDNode9getGlobalEv">getGlobal</a>());</td></tr>
<tr><th id="4568">4568</th><td>}</td></tr>
<tr><th id="4569">4569</th><td></td></tr>
<tr><th id="4570">4570</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a></td></tr>
<tr><th id="4571">4571</th><td><dfn class="tu decl def" id="_ZL23buildPCRelGlobalAddressRN4llvm12SelectionDAGEPKNS_11GlobalValueERKNS_5SDLocEjNS_3EVTEj" title='buildPCRelGlobalAddress' data-type='llvm::SDValue buildPCRelGlobalAddress(llvm::SelectionDAG &amp; DAG, const llvm::GlobalValue * GV, const llvm::SDLoc &amp; DL, unsigned int Offset, llvm::EVT PtrVT, unsigned int GAFlags = SIInstrInfo::MO_NONE)' data-ref="_ZL23buildPCRelGlobalAddressRN4llvm12SelectionDAGEPKNS_11GlobalValueERKNS_5SDLocEjNS_3EVTEj">buildPCRelGlobalAddress</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col6 decl" id="856DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="856DAG">DAG</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue">GlobalValue</a> *<dfn class="local col7 decl" id="857GV" title='GV' data-type='const llvm::GlobalValue *' data-ref="857GV">GV</dfn>,</td></tr>
<tr><th id="4572">4572</th><td>                        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col8 decl" id="858DL" title='DL' data-type='const llvm::SDLoc &amp;' data-ref="858DL">DL</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="859Offset" title='Offset' data-type='unsigned int' data-ref="859Offset">Offset</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col0 decl" id="860PtrVT" title='PtrVT' data-type='llvm::EVT' data-ref="860PtrVT">PtrVT</dfn>,</td></tr>
<tr><th id="4573">4573</th><td>                        <em>unsigned</em> <dfn class="local col1 decl" id="861GAFlags" title='GAFlags' data-type='unsigned int' data-ref="861GAFlags">GAFlags</dfn> = <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<a class="enum" href="SIInstrInfo.h.html#llvm::SIInstrInfo::TargetOperandFlags::MO_NONE" title='llvm::SIInstrInfo::TargetOperandFlags::MO_NONE' data-ref="llvm::SIInstrInfo::TargetOperandFlags::MO_NONE">MO_NONE</a>) {</td></tr>
<tr><th id="4574">4574</th><td>  <i>// In order to support pc-relative addressing, the PC_ADD_REL_OFFSET SDNode is</i></td></tr>
<tr><th id="4575">4575</th><td><i>  // lowered to the following code sequence:</i></td></tr>
<tr><th id="4576">4576</th><td><i>  //</i></td></tr>
<tr><th id="4577">4577</th><td><i>  // For constant address space:</i></td></tr>
<tr><th id="4578">4578</th><td><i>  //   s_getpc_b64 s[0:1]</i></td></tr>
<tr><th id="4579">4579</th><td><i>  //   s_add_u32 s0, s0, $symbol</i></td></tr>
<tr><th id="4580">4580</th><td><i>  //   s_addc_u32 s1, s1, 0</i></td></tr>
<tr><th id="4581">4581</th><td><i>  //</i></td></tr>
<tr><th id="4582">4582</th><td><i>  //   s_getpc_b64 returns the address of the s_add_u32 instruction and then</i></td></tr>
<tr><th id="4583">4583</th><td><i>  //   a fixup or relocation is emitted to replace $symbol with a literal</i></td></tr>
<tr><th id="4584">4584</th><td><i>  //   constant, which is a pc-relative offset from the encoding of the $symbol</i></td></tr>
<tr><th id="4585">4585</th><td><i>  //   operand to the global variable.</i></td></tr>
<tr><th id="4586">4586</th><td><i>  //</i></td></tr>
<tr><th id="4587">4587</th><td><i>  // For global address space:</i></td></tr>
<tr><th id="4588">4588</th><td><i>  //   s_getpc_b64 s[0:1]</i></td></tr>
<tr><th id="4589">4589</th><td><i>  //   s_add_u32 s0, s0, $symbol@{gotpc}rel32@lo</i></td></tr>
<tr><th id="4590">4590</th><td><i>  //   s_addc_u32 s1, s1, $symbol@{gotpc}rel32@hi</i></td></tr>
<tr><th id="4591">4591</th><td><i>  //</i></td></tr>
<tr><th id="4592">4592</th><td><i>  //   s_getpc_b64 returns the address of the s_add_u32 instruction and then</i></td></tr>
<tr><th id="4593">4593</th><td><i>  //   fixups or relocations are emitted to replace $symbol@*@lo and</i></td></tr>
<tr><th id="4594">4594</th><td><i>  //   $symbol@*@hi with lower 32 bits and higher 32 bits of a literal constant,</i></td></tr>
<tr><th id="4595">4595</th><td><i>  //   which is a 64-bit pc-relative offset from the encoding of the $symbol</i></td></tr>
<tr><th id="4596">4596</th><td><i>  //   operand to the global variable.</i></td></tr>
<tr><th id="4597">4597</th><td><i>  //</i></td></tr>
<tr><th id="4598">4598</th><td><i>  // What we want here is an offset from the value returned by s_getpc</i></td></tr>
<tr><th id="4599">4599</th><td><i>  // (which is the address of the s_add_u32 instruction) to the global</i></td></tr>
<tr><th id="4600">4600</th><td><i>  // variable, but since the encoding of $symbol starts 4 bytes after the start</i></td></tr>
<tr><th id="4601">4601</th><td><i>  // of the s_add_u32 instruction, we end up with an offset that is 4 bytes too</i></td></tr>
<tr><th id="4602">4602</th><td><i>  // small. This requires us to add 4 to the global variable offset in order to</i></td></tr>
<tr><th id="4603">4603</th><td><i>  // compute the correct address.</i></td></tr>
<tr><th id="4604">4604</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="862PtrLo" title='PtrLo' data-type='llvm::SDValue' data-ref="862PtrLo">PtrLo</dfn> = <a class="local col6 ref" href="#856DAG" title='DAG' data-ref="856DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG22getTargetGlobalAddressEPKNS_11GlobalValueERKNS_5SDLocENS_3EVTElh" title='llvm::SelectionDAG::getTargetGlobalAddress' data-ref="_ZN4llvm12SelectionDAG22getTargetGlobalAddressEPKNS_11GlobalValueERKNS_5SDLocENS_3EVTElh">getTargetGlobalAddress</a>(<a class="local col7 ref" href="#857GV" title='GV' data-ref="857GV">GV</a>, <a class="local col8 ref" href="#858DL" title='DL' data-ref="858DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="local col9 ref" href="#859Offset" title='Offset' data-ref="859Offset">Offset</a> + <var>4</var>,</td></tr>
<tr><th id="4605">4605</th><td>                                             <a class="local col1 ref" href="#861GAFlags" title='GAFlags' data-ref="861GAFlags">GAFlags</a>);</td></tr>
<tr><th id="4606">4606</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="863PtrHi" title='PtrHi' data-type='llvm::SDValue' data-ref="863PtrHi">PtrHi</dfn> = <a class="local col6 ref" href="#856DAG" title='DAG' data-ref="856DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG22getTargetGlobalAddressEPKNS_11GlobalValueERKNS_5SDLocENS_3EVTElh" title='llvm::SelectionDAG::getTargetGlobalAddress' data-ref="_ZN4llvm12SelectionDAG22getTargetGlobalAddressEPKNS_11GlobalValueERKNS_5SDLocENS_3EVTElh">getTargetGlobalAddress</a>(<a class="local col7 ref" href="#857GV" title='GV' data-ref="857GV">GV</a>, <a class="local col8 ref" href="#858DL" title='DL' data-ref="858DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="local col9 ref" href="#859Offset" title='Offset' data-ref="859Offset">Offset</a> + <var>4</var>,</td></tr>
<tr><th id="4607">4607</th><td>                                             <a class="local col1 ref" href="#861GAFlags" title='GAFlags' data-ref="861GAFlags">GAFlags</a> == <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<a class="enum" href="SIInstrInfo.h.html#llvm::SIInstrInfo::TargetOperandFlags::MO_NONE" title='llvm::SIInstrInfo::TargetOperandFlags::MO_NONE' data-ref="llvm::SIInstrInfo::TargetOperandFlags::MO_NONE">MO_NONE</a> ?</td></tr>
<tr><th id="4608">4608</th><td>                                             <a class="local col1 ref" href="#861GAFlags" title='GAFlags' data-ref="861GAFlags">GAFlags</a> : <a class="local col1 ref" href="#861GAFlags" title='GAFlags' data-ref="861GAFlags">GAFlags</a> + <var>1</var>);</td></tr>
<tr><th id="4609">4609</th><td>  <b>return</b> <a class="local col6 ref" href="#856DAG" title='DAG' data-ref="856DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::PC_ADD_REL_OFFSET" title='llvm::AMDGPUISD::NodeType::PC_ADD_REL_OFFSET' data-ref="llvm::AMDGPUISD::NodeType::PC_ADD_REL_OFFSET">PC_ADD_REL_OFFSET</a>, <a class="local col8 ref" href="#858DL" title='DL' data-ref="858DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col0 ref" href="#860PtrVT" title='PtrVT' data-ref="860PtrVT">PtrVT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#862PtrLo" title='PtrLo' data-ref="862PtrLo">PtrLo</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#863PtrHi" title='PtrHi' data-ref="863PtrHi">PtrHi</a>);</td></tr>
<tr><th id="4610">4610</th><td>}</td></tr>
<tr><th id="4611">4611</th><td></td></tr>
<tr><th id="4612">4612</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm16SITargetLowering18LowerGlobalAddressEPNS_21AMDGPUMachineFunctionENS_7SDValueERNS_12SelectionDAGE" title='llvm::SITargetLowering::LowerGlobalAddress' data-ref="_ZNK4llvm16SITargetLowering18LowerGlobalAddressEPNS_21AMDGPUMachineFunctionENS_7SDValueERNS_12SelectionDAGE">LowerGlobalAddress</dfn>(<a class="type" href="AMDGPUMachineFunction.h.html#llvm::AMDGPUMachineFunction" title='llvm::AMDGPUMachineFunction' data-ref="llvm::AMDGPUMachineFunction">AMDGPUMachineFunction</a> *<dfn class="local col4 decl" id="864MFI" title='MFI' data-type='llvm::AMDGPUMachineFunction *' data-ref="864MFI">MFI</dfn>,</td></tr>
<tr><th id="4613">4613</th><td>                                             <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="865Op" title='Op' data-type='llvm::SDValue' data-ref="865Op">Op</dfn>,</td></tr>
<tr><th id="4614">4614</th><td>                                             <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col6 decl" id="866DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="866DAG">DAG</dfn>) <em>const</em> {</td></tr>
<tr><th id="4615">4615</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::GlobalAddressSDNode" title='llvm::GlobalAddressSDNode' data-ref="llvm::GlobalAddressSDNode">GlobalAddressSDNode</a> *<dfn class="local col7 decl" id="867GSD" title='GSD' data-type='llvm::GlobalAddressSDNode *' data-ref="867GSD">GSD</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERT0_" title='llvm::cast' data-ref="_ZN4llvm4castERT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::GlobalAddressSDNode" title='llvm::GlobalAddressSDNode' data-ref="llvm::GlobalAddressSDNode">GlobalAddressSDNode</a>&gt;(<span class='refarg'><a class="local col5 ref" href="#865Op" title='Op' data-ref="865Op">Op</a></span>);</td></tr>
<tr><th id="4616">4616</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue">GlobalValue</a> *<dfn class="local col8 decl" id="868GV" title='GV' data-type='const llvm::GlobalValue *' data-ref="868GV">GV</dfn> = <a class="local col7 ref" href="#867GSD" title='GSD' data-ref="867GSD">GSD</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm19GlobalAddressSDNode9getGlobalEv" title='llvm::GlobalAddressSDNode::getGlobal' data-ref="_ZNK4llvm19GlobalAddressSDNode9getGlobalEv">getGlobal</a>();</td></tr>
<tr><th id="4617">4617</th><td>  <b>if</b> (<a class="local col7 ref" href="#867GSD" title='GSD' data-ref="867GSD">GSD</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm19GlobalAddressSDNode15getAddressSpaceEv" title='llvm::GlobalAddressSDNode::getAddressSpace' data-ref="_ZNK4llvm19GlobalAddressSDNode15getAddressSpaceEv">getAddressSpace</a>() == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::LOCAL_ADDRESS" title='AMDGPUAS::LOCAL_ADDRESS' data-ref="AMDGPUAS::LOCAL_ADDRESS">LOCAL_ADDRESS</a> ||</td></tr>
<tr><th id="4618">4618</th><td>      <a class="local col7 ref" href="#867GSD" title='GSD' data-ref="867GSD">GSD</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm19GlobalAddressSDNode15getAddressSpaceEv" title='llvm::GlobalAddressSDNode::getAddressSpace' data-ref="_ZNK4llvm19GlobalAddressSDNode15getAddressSpaceEv">getAddressSpace</a>() == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::REGION_ADDRESS" title='AMDGPUAS::REGION_ADDRESS' data-ref="AMDGPUAS::REGION_ADDRESS">REGION_ADDRESS</a> ||</td></tr>
<tr><th id="4619">4619</th><td>      <a class="local col7 ref" href="#867GSD" title='GSD' data-ref="867GSD">GSD</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm19GlobalAddressSDNode15getAddressSpaceEv" title='llvm::GlobalAddressSDNode::getAddressSpace' data-ref="_ZNK4llvm19GlobalAddressSDNode15getAddressSpaceEv">getAddressSpace</a>() == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::PRIVATE_ADDRESS" title='AMDGPUAS::PRIVATE_ADDRESS' data-ref="AMDGPUAS::PRIVATE_ADDRESS">PRIVATE_ADDRESS</a>)</td></tr>
<tr><th id="4620">4620</th><td>    <b>return</b> <a class="type" href="AMDGPUISelLowering.h.html#llvm::AMDGPUTargetLowering" title='llvm::AMDGPUTargetLowering' data-ref="llvm::AMDGPUTargetLowering">AMDGPUTargetLowering</a>::<a class="virtual member" href="AMDGPUISelLowering.h.html#_ZNK4llvm20AMDGPUTargetLowering18LowerGlobalAddressEPNS_21AMDGPUMachineFunctionENS_7SDValueERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::LowerGlobalAddress' data-ref="_ZNK4llvm20AMDGPUTargetLowering18LowerGlobalAddressEPNS_21AMDGPUMachineFunctionENS_7SDValueERNS_12SelectionDAGE">LowerGlobalAddress</a>(<a class="local col4 ref" href="#864MFI" title='MFI' data-ref="864MFI">MFI</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#865Op" title='Op' data-ref="865Op">Op</a>, <span class='refarg'><a class="local col6 ref" href="#866DAG" title='DAG' data-ref="866DAG">DAG</a></span>);</td></tr>
<tr><th id="4621">4621</th><td></td></tr>
<tr><th id="4622">4622</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col9 decl" id="869DL" title='DL' data-type='llvm::SDLoc' data-ref="869DL">DL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col7 ref" href="#867GSD" title='GSD' data-ref="867GSD">GSD</a>);</td></tr>
<tr><th id="4623">4623</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col0 decl" id="870PtrVT" title='PtrVT' data-type='llvm::EVT' data-ref="870PtrVT">PtrVT</dfn> = <a class="local col5 ref" href="#865Op" title='Op' data-ref="865Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>();</td></tr>
<tr><th id="4624">4624</th><td></td></tr>
<tr><th id="4625">4625</th><td>  <i>// FIXME: Should not make address space based decisions here.</i></td></tr>
<tr><th id="4626">4626</th><td>  <b>if</b> (<a class="member" href="#_ZNK4llvm16SITargetLowering15shouldEmitFixupEPKNS_11GlobalValueE" title='llvm::SITargetLowering::shouldEmitFixup' data-ref="_ZNK4llvm16SITargetLowering15shouldEmitFixupEPKNS_11GlobalValueE">shouldEmitFixup</a>(<a class="local col8 ref" href="#868GV" title='GV' data-ref="868GV">GV</a>))</td></tr>
<tr><th id="4627">4627</th><td>    <b>return</b> <a class="tu ref" href="#_ZL23buildPCRelGlobalAddressRN4llvm12SelectionDAGEPKNS_11GlobalValueERKNS_5SDLocEjNS_3EVTEj" title='buildPCRelGlobalAddress' data-use='c' data-ref="_ZL23buildPCRelGlobalAddressRN4llvm12SelectionDAGEPKNS_11GlobalValueERKNS_5SDLocEjNS_3EVTEj">buildPCRelGlobalAddress</a>(<span class='refarg'><a class="local col6 ref" href="#866DAG" title='DAG' data-ref="866DAG">DAG</a></span>, <a class="local col8 ref" href="#868GV" title='GV' data-ref="868GV">GV</a>, <a class="local col9 ref" href="#869DL" title='DL' data-ref="869DL">DL</a>, <a class="local col7 ref" href="#867GSD" title='GSD' data-ref="867GSD">GSD</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm19GlobalAddressSDNode9getOffsetEv" title='llvm::GlobalAddressSDNode::getOffset' data-ref="_ZNK4llvm19GlobalAddressSDNode9getOffsetEv">getOffset</a>(), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col0 ref" href="#870PtrVT" title='PtrVT' data-ref="870PtrVT">PtrVT</a>);</td></tr>
<tr><th id="4628">4628</th><td>  <b>else</b> <b>if</b> (<a class="member" href="#_ZNK4llvm16SITargetLowering17shouldEmitPCRelocEPKNS_11GlobalValueE" title='llvm::SITargetLowering::shouldEmitPCReloc' data-ref="_ZNK4llvm16SITargetLowering17shouldEmitPCRelocEPKNS_11GlobalValueE">shouldEmitPCReloc</a>(<a class="local col8 ref" href="#868GV" title='GV' data-ref="868GV">GV</a>))</td></tr>
<tr><th id="4629">4629</th><td>    <b>return</b> <a class="tu ref" href="#_ZL23buildPCRelGlobalAddressRN4llvm12SelectionDAGEPKNS_11GlobalValueERKNS_5SDLocEjNS_3EVTEj" title='buildPCRelGlobalAddress' data-use='c' data-ref="_ZL23buildPCRelGlobalAddressRN4llvm12SelectionDAGEPKNS_11GlobalValueERKNS_5SDLocEjNS_3EVTEj">buildPCRelGlobalAddress</a>(<span class='refarg'><a class="local col6 ref" href="#866DAG" title='DAG' data-ref="866DAG">DAG</a></span>, <a class="local col8 ref" href="#868GV" title='GV' data-ref="868GV">GV</a>, <a class="local col9 ref" href="#869DL" title='DL' data-ref="869DL">DL</a>, <a class="local col7 ref" href="#867GSD" title='GSD' data-ref="867GSD">GSD</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm19GlobalAddressSDNode9getOffsetEv" title='llvm::GlobalAddressSDNode::getOffset' data-ref="_ZNK4llvm19GlobalAddressSDNode9getOffsetEv">getOffset</a>(), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col0 ref" href="#870PtrVT" title='PtrVT' data-ref="870PtrVT">PtrVT</a>,</td></tr>
<tr><th id="4630">4630</th><td>                                   <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<a class="enum" href="SIInstrInfo.h.html#llvm::SIInstrInfo::TargetOperandFlags::MO_REL32" title='llvm::SIInstrInfo::TargetOperandFlags::MO_REL32' data-ref="llvm::SIInstrInfo::TargetOperandFlags::MO_REL32">MO_REL32</a>);</td></tr>
<tr><th id="4631">4631</th><td></td></tr>
<tr><th id="4632">4632</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="871GOTAddr" title='GOTAddr' data-type='llvm::SDValue' data-ref="871GOTAddr">GOTAddr</dfn> = <a class="tu ref" href="#_ZL23buildPCRelGlobalAddressRN4llvm12SelectionDAGEPKNS_11GlobalValueERKNS_5SDLocEjNS_3EVTEj" title='buildPCRelGlobalAddress' data-use='c' data-ref="_ZL23buildPCRelGlobalAddressRN4llvm12SelectionDAGEPKNS_11GlobalValueERKNS_5SDLocEjNS_3EVTEj">buildPCRelGlobalAddress</a>(<span class='refarg'><a class="local col6 ref" href="#866DAG" title='DAG' data-ref="866DAG">DAG</a></span>, <a class="local col8 ref" href="#868GV" title='GV' data-ref="868GV">GV</a>, <a class="local col9 ref" href="#869DL" title='DL' data-ref="869DL">DL</a>, <var>0</var>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col0 ref" href="#870PtrVT" title='PtrVT' data-ref="870PtrVT">PtrVT</a>,</td></tr>
<tr><th id="4633">4633</th><td>                                            <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<a class="enum" href="SIInstrInfo.h.html#llvm::SIInstrInfo::TargetOperandFlags::MO_GOTPCREL32" title='llvm::SIInstrInfo::TargetOperandFlags::MO_GOTPCREL32' data-ref="llvm::SIInstrInfo::TargetOperandFlags::MO_GOTPCREL32">MO_GOTPCREL32</a>);</td></tr>
<tr><th id="4634">4634</th><td></td></tr>
<tr><th id="4635">4635</th><td>  <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col2 decl" id="872Ty" title='Ty' data-type='llvm::Type *' data-ref="872Ty">Ty</dfn> = <a class="local col0 ref" href="#870PtrVT" title='PtrVT' data-ref="870PtrVT">PtrVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getTypeForEVTERNS_11LLVMContextE" title='llvm::EVT::getTypeForEVT' data-ref="_ZNK4llvm3EVT13getTypeForEVTERNS_11LLVMContextE">getTypeForEVT</a>(<span class='refarg'>*<a class="local col6 ref" href="#866DAG" title='DAG' data-ref="866DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG10getContextEv" title='llvm::SelectionDAG::getContext' data-ref="_ZNK4llvm12SelectionDAG10getContextEv">getContext</a>()</span>);</td></tr>
<tr><th id="4636">4636</th><td>  <a class="type" href="../../../include/llvm/IR/DerivedTypes.h.html#llvm::PointerType" title='llvm::PointerType' data-ref="llvm::PointerType">PointerType</a> *<dfn class="local col3 decl" id="873PtrTy" title='PtrTy' data-type='llvm::PointerType *' data-ref="873PtrTy">PtrTy</dfn> = <a class="type" href="../../../include/llvm/IR/DerivedTypes.h.html#llvm::PointerType" title='llvm::PointerType' data-ref="llvm::PointerType">PointerType</a>::<a class="ref" href="../../../include/llvm/IR/DerivedTypes.h.html#_ZN4llvm11PointerType3getEPNS_4TypeEj" title='llvm::PointerType::get' data-ref="_ZN4llvm11PointerType3getEPNS_4TypeEj">get</a>(<a class="local col2 ref" href="#872Ty" title='Ty' data-ref="872Ty">Ty</a>, <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::CONSTANT_ADDRESS" title='AMDGPUAS::CONSTANT_ADDRESS' data-ref="AMDGPUAS::CONSTANT_ADDRESS">CONSTANT_ADDRESS</a>);</td></tr>
<tr><th id="4637">4637</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DataLayout.h.html#llvm::DataLayout" title='llvm::DataLayout' data-ref="llvm::DataLayout">DataLayout</a> &amp;<dfn class="local col4 decl" id="874DataLayout" title='DataLayout' data-type='const llvm::DataLayout &amp;' data-ref="874DataLayout">DataLayout</dfn> = <a class="local col6 ref" href="#866DAG" title='DAG' data-ref="866DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG13getDataLayoutEv" title='llvm::SelectionDAG::getDataLayout' data-ref="_ZNK4llvm12SelectionDAG13getDataLayoutEv">getDataLayout</a>();</td></tr>
<tr><th id="4638">4638</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="875Align" title='Align' data-type='unsigned int' data-ref="875Align">Align</dfn> = <a class="local col4 ref" href="#874DataLayout" title='DataLayout' data-ref="874DataLayout">DataLayout</a>.<a class="ref" href="../../../include/llvm/IR/DataLayout.h.html#_ZNK4llvm10DataLayout19getABITypeAlignmentEPNS_4TypeE" title='llvm::DataLayout::getABITypeAlignment' data-ref="_ZNK4llvm10DataLayout19getABITypeAlignmentEPNS_4TypeE">getABITypeAlignment</a>(<a class="local col3 ref" href="#873PtrTy" title='PtrTy' data-ref="873PtrTy">PtrTy</a>);</td></tr>
<tr><th id="4639">4639</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo">MachinePointerInfo</a> <dfn class="local col6 decl" id="876PtrInfo" title='PtrInfo' data-type='llvm::MachinePointerInfo' data-ref="876PtrInfo">PtrInfo</dfn></td></tr>
<tr><th id="4640">4640</th><td>    = <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo">MachinePointerInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm18MachinePointerInfo6getGOTERNS_15MachineFunctionE" title='llvm::MachinePointerInfo::getGOT' data-ref="_ZN4llvm18MachinePointerInfo6getGOTERNS_15MachineFunctionE">getGOT</a>(<span class='refarg'><a class="local col6 ref" href="#866DAG" title='DAG' data-ref="866DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG18getMachineFunctionEv" title='llvm::SelectionDAG::getMachineFunction' data-ref="_ZNK4llvm12SelectionDAG18getMachineFunctionEv">getMachineFunction</a>()</span>);</td></tr>
<tr><th id="4641">4641</th><td></td></tr>
<tr><th id="4642">4642</th><td>  <b>return</b> <a class="local col6 ref" href="#866DAG" title='DAG' data-ref="866DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getLoadENS_3EVTERKNS_5SDLocENS_7SDValueES5_NS_18MachinePointerInfoEjNS_17MachineMemOperand5FlagsERKNS_9AAMDNodesEPKNS_6MDNodeE" title='llvm::SelectionDAG::getLoad' data-ref="_ZN4llvm12SelectionDAG7getLoadENS_3EVTERKNS_5SDLocENS_7SDValueES5_NS_18MachinePointerInfoEjNS_17MachineMemOperand5FlagsERKNS_9AAMDNodesEPKNS_6MDNodeE">getLoad</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col0 ref" href="#870PtrVT" title='PtrVT' data-ref="870PtrVT">PtrVT</a>, <a class="local col9 ref" href="#869DL" title='DL' data-ref="869DL">DL</a>, <a class="local col6 ref" href="#866DAG" title='DAG' data-ref="866DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG12getEntryNodeEv" title='llvm::SelectionDAG::getEntryNode' data-ref="_ZNK4llvm12SelectionDAG12getEntryNodeEv">getEntryNode</a>(), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#871GOTAddr" title='GOTAddr' data-ref="871GOTAddr">GOTAddr</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#36" title='llvm::MachinePointerInfo::MachinePointerInfo' data-ref="_ZN4llvm18MachinePointerInfoC1ERKS0_"></a><a class="local col6 ref" href="#876PtrInfo" title='PtrInfo' data-ref="876PtrInfo">PtrInfo</a>, <a class="local col5 ref" href="#875Align" title='Align' data-ref="875Align">Align</a>,</td></tr>
<tr><th id="4643">4643</th><td>                     <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags::MODereferenceable" title='llvm::MachineMemOperand::Flags::MODereferenceable' data-ref="llvm::MachineMemOperand::Flags::MODereferenceable">MODereferenceable</a> <a class="ref" href="../../../include/llvm/ADT/BitmaskEnum.h.html#_ZN4llvm17BitmaskEnumDetailorET_S1_" title='llvm::BitmaskEnumDetail::operator|' data-ref="_ZN4llvm17BitmaskEnumDetailorET_S1_">|</a></td></tr>
<tr><th id="4644">4644</th><td>                         <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags::MOInvariant" title='llvm::MachineMemOperand::Flags::MOInvariant' data-ref="llvm::MachineMemOperand::Flags::MOInvariant">MOInvariant</a>);</td></tr>
<tr><th id="4645">4645</th><td>}</td></tr>
<tr><th id="4646">4646</th><td></td></tr>
<tr><th id="4647">4647</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm16SITargetLowering8copyToM0ERNS_12SelectionDAGENS_7SDValueERKNS_5SDLocES3_" title='llvm::SITargetLowering::copyToM0' data-ref="_ZNK4llvm16SITargetLowering8copyToM0ERNS_12SelectionDAGENS_7SDValueERKNS_5SDLocES3_">copyToM0</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col7 decl" id="877DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="877DAG">DAG</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="878Chain" title='Chain' data-type='llvm::SDValue' data-ref="878Chain">Chain</dfn>,</td></tr>
<tr><th id="4648">4648</th><td>                                   <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col9 decl" id="879DL" title='DL' data-type='const llvm::SDLoc &amp;' data-ref="879DL">DL</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="880V" title='V' data-type='llvm::SDValue' data-ref="880V">V</dfn>) <em>const</em> {</td></tr>
<tr><th id="4649">4649</th><td>  <i>// We can't use S_MOV_B32 directly, because there is no way to specify m0 as</i></td></tr>
<tr><th id="4650">4650</th><td><i>  // the destination register.</i></td></tr>
<tr><th id="4651">4651</th><td><i>  //</i></td></tr>
<tr><th id="4652">4652</th><td><i>  // We can't use CopyToReg, because MachineCSE won't combine COPY instructions,</i></td></tr>
<tr><th id="4653">4653</th><td><i>  // so we will end up with redundant moves to m0.</i></td></tr>
<tr><th id="4654">4654</th><td><i>  //</i></td></tr>
<tr><th id="4655">4655</th><td><i>  // We use a pseudo to ensure we emit s_mov_b32 with m0 as the direct result.</i></td></tr>
<tr><th id="4656">4656</th><td><i></i></td></tr>
<tr><th id="4657">4657</th><td><i>  // A Null SDValue creates a glue result.</i></td></tr>
<tr><th id="4658">4658</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col1 decl" id="881M0" title='M0' data-type='llvm::SDNode *' data-ref="881M0">M0</dfn> = DAG.getMachineNode(AMDGPU::<span class='error' title="no member named &apos;SI_INIT_M0&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_INIT_M0</span>, DL, MVT::Other, MVT::Glue,</td></tr>
<tr><th id="4659">4659</th><td>                                  V, Chain);</td></tr>
<tr><th id="4660">4660</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col1 ref" href="#881M0" title='M0' data-ref="881M0">M0</a>, <var>0</var>);</td></tr>
<tr><th id="4661">4661</th><td>}</td></tr>
<tr><th id="4662">4662</th><td></td></tr>
<tr><th id="4663">4663</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm16SITargetLowering22lowerImplicitZextParamERNS_12SelectionDAGENS_7SDValueENS_3MVTEj" title='llvm::SITargetLowering::lowerImplicitZextParam' data-ref="_ZNK4llvm16SITargetLowering22lowerImplicitZextParamERNS_12SelectionDAGENS_7SDValueENS_3MVTEj">lowerImplicitZextParam</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col2 decl" id="882DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="882DAG">DAG</dfn>,</td></tr>
<tr><th id="4664">4664</th><td>                                                 <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="883Op" title='Op' data-type='llvm::SDValue' data-ref="883Op">Op</dfn>,</td></tr>
<tr><th id="4665">4665</th><td>                                                 <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col4 decl" id="884VT" title='VT' data-type='llvm::MVT' data-ref="884VT">VT</dfn>,</td></tr>
<tr><th id="4666">4666</th><td>                                                 <em>unsigned</em> <dfn class="local col5 decl" id="885Offset" title='Offset' data-type='unsigned int' data-ref="885Offset">Offset</dfn>) <em>const</em> {</td></tr>
<tr><th id="4667">4667</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col6 decl" id="886SL" title='SL' data-type='llvm::SDLoc' data-ref="886SL">SL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#883Op" title='Op' data-ref="883Op">Op</a>);</td></tr>
<tr><th id="4668">4668</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="887Param" title='Param' data-type='llvm::SDValue' data-ref="887Param">Param</dfn> = <a class="member" href="#_ZNK4llvm16SITargetLowering24lowerKernargMemParameterERNS_12SelectionDAGENS_3EVTES3_RKNS_5SDLocENS_7SDValueEmjbPKNS_3ISD8InputArgE" title='llvm::SITargetLowering::lowerKernargMemParameter' data-ref="_ZNK4llvm16SITargetLowering24lowerKernargMemParameterERNS_12SelectionDAGENS_3EVTES3_RKNS_5SDLocENS_7SDValueEmjbPKNS_3ISD8InputArgE">lowerKernargMemParameter</a>(<span class='refarg'><a class="local col2 ref" href="#882DAG" title='DAG' data-ref="882DAG">DAG</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="local col6 ref" href="#886SL" title='SL' data-ref="886SL">SL</a>,</td></tr>
<tr><th id="4669">4669</th><td>                                           <a class="local col2 ref" href="#882DAG" title='DAG' data-ref="882DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG12getEntryNodeEv" title='llvm::SelectionDAG::getEntryNode' data-ref="_ZNK4llvm12SelectionDAG12getEntryNodeEv">getEntryNode</a>(), <a class="local col5 ref" href="#885Offset" title='Offset' data-ref="885Offset">Offset</a>, <var>4</var>, <b>false</b>);</td></tr>
<tr><th id="4670">4670</th><td>  <i>// The local size values will have the hi 16-bits as zero.</i></td></tr>
<tr><th id="4671">4671</th><td>  <b>return</b> <a class="local col2 ref" href="#882DAG" title='DAG' data-ref="882DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::AssertZext" title='llvm::ISD::NodeType::AssertZext' data-ref="llvm::ISD::NodeType::AssertZext">AssertZext</a>, <a class="local col6 ref" href="#886SL" title='SL' data-ref="886SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#887Param" title='Param' data-ref="887Param">Param</a>,</td></tr>
<tr><th id="4672">4672</th><td>                     <a class="local col2 ref" href="#882DAG" title='DAG' data-ref="882DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG12getValueTypeENS_3EVTE" title='llvm::SelectionDAG::getValueType' data-ref="_ZN4llvm12SelectionDAG12getValueTypeENS_3EVTE">getValueType</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col4 ref" href="#884VT" title='VT' data-ref="884VT">VT</a>));</td></tr>
<tr><th id="4673">4673</th><td>}</td></tr>
<tr><th id="4674">4674</th><td></td></tr>
<tr><th id="4675">4675</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="tu decl def" id="_ZL24emitNonHSAIntrinsicErrorRN4llvm12SelectionDAGERKNS_5SDLocENS_3EVTE" title='emitNonHSAIntrinsicError' data-type='llvm::SDValue emitNonHSAIntrinsicError(llvm::SelectionDAG &amp; DAG, const llvm::SDLoc &amp; DL, llvm::EVT VT)' data-ref="_ZL24emitNonHSAIntrinsicErrorRN4llvm12SelectionDAGERKNS_5SDLocENS_3EVTE">emitNonHSAIntrinsicError</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col8 decl" id="888DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="888DAG">DAG</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col9 decl" id="889DL" title='DL' data-type='const llvm::SDLoc &amp;' data-ref="889DL">DL</dfn>,</td></tr>
<tr><th id="4676">4676</th><td>                                        <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col0 decl" id="890VT" title='VT' data-type='llvm::EVT' data-ref="890VT">VT</dfn>) {</td></tr>
<tr><th id="4677">4677</th><td>  <a class="type" href="../../../include/llvm/IR/DiagnosticInfo.h.html#llvm::DiagnosticInfoUnsupported" title='llvm::DiagnosticInfoUnsupported' data-ref="llvm::DiagnosticInfoUnsupported">DiagnosticInfoUnsupported</a> <dfn class="local col1 decl" id="891BadIntrin" title='BadIntrin' data-type='llvm::DiagnosticInfoUnsupported' data-ref="891BadIntrin">BadIntrin</dfn><a class="ref" href="../../../include/llvm/IR/DiagnosticInfo.h.html#_ZN4llvm25DiagnosticInfoUnsupportedC1ERKNS_8FunctionERKNS_5TwineERKNS_18DiagnosticLocationENS_18DiagnosticSeverityE" title='llvm::DiagnosticInfoUnsupported::DiagnosticInfoUnsupported' data-ref="_ZN4llvm25DiagnosticInfoUnsupportedC1ERKNS_8FunctionERKNS_5TwineERKNS_18DiagnosticLocationENS_18DiagnosticSeverityE">(</a><a class="local col8 ref" href="#888DAG" title='DAG' data-ref="888DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG18getMachineFunctionEv" title='llvm::SelectionDAG::getMachineFunction' data-ref="_ZNK4llvm12SelectionDAG18getMachineFunctionEv">getMachineFunction</a>().<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>(),</td></tr>
<tr><th id="4678">4678</th><td>                                      <a class="ref fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>"non-hsa intrinsic with hsa target"</q>,</td></tr>
<tr><th id="4679">4679</th><td>                                      <a class="ref fake" href="../../../include/llvm/IR/DiagnosticInfo.h.html#_ZN4llvm18DiagnosticLocationC1ERKNS_8DebugLocE" title='llvm::DiagnosticLocation::DiagnosticLocation' data-ref="_ZN4llvm18DiagnosticLocationC1ERKNS_8DebugLocE"></a><a class="local col9 ref" href="#889DL" title='DL' data-ref="889DL">DL</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm5SDLoc11getDebugLocEv" title='llvm::SDLoc::getDebugLoc' data-ref="_ZNK4llvm5SDLoc11getDebugLocEv">getDebugLoc</a>());</td></tr>
<tr><th id="4680">4680</th><td>  <a class="local col8 ref" href="#888DAG" title='DAG' data-ref="888DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG10getContextEv" title='llvm::SelectionDAG::getContext' data-ref="_ZNK4llvm12SelectionDAG10getContextEv">getContext</a>()-&gt;<a class="ref" href="../../../include/llvm/IR/LLVMContext.h.html#_ZN4llvm11LLVMContext8diagnoseERKNS_14DiagnosticInfoE" title='llvm::LLVMContext::diagnose' data-ref="_ZN4llvm11LLVMContext8diagnoseERKNS_14DiagnosticInfoE">diagnose</a>(<a class="local col1 ref" href="#891BadIntrin" title='BadIntrin' data-ref="891BadIntrin">BadIntrin</a>);</td></tr>
<tr><th id="4681">4681</th><td>  <b>return</b> <a class="local col8 ref" href="#888DAG" title='DAG' data-ref="888DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG8getUNDEFENS_3EVTE" title='llvm::SelectionDAG::getUNDEF' data-ref="_ZN4llvm12SelectionDAG8getUNDEFENS_3EVTE">getUNDEF</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col0 ref" href="#890VT" title='VT' data-ref="890VT">VT</a>);</td></tr>
<tr><th id="4682">4682</th><td>}</td></tr>
<tr><th id="4683">4683</th><td></td></tr>
<tr><th id="4684">4684</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="tu decl def" id="_ZL25emitRemovedIntrinsicErrorRN4llvm12SelectionDAGERKNS_5SDLocENS_3EVTE" title='emitRemovedIntrinsicError' data-type='llvm::SDValue emitRemovedIntrinsicError(llvm::SelectionDAG &amp; DAG, const llvm::SDLoc &amp; DL, llvm::EVT VT)' data-ref="_ZL25emitRemovedIntrinsicErrorRN4llvm12SelectionDAGERKNS_5SDLocENS_3EVTE">emitRemovedIntrinsicError</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col2 decl" id="892DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="892DAG">DAG</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col3 decl" id="893DL" title='DL' data-type='const llvm::SDLoc &amp;' data-ref="893DL">DL</dfn>,</td></tr>
<tr><th id="4685">4685</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col4 decl" id="894VT" title='VT' data-type='llvm::EVT' data-ref="894VT">VT</dfn>) {</td></tr>
<tr><th id="4686">4686</th><td>  <a class="type" href="../../../include/llvm/IR/DiagnosticInfo.h.html#llvm::DiagnosticInfoUnsupported" title='llvm::DiagnosticInfoUnsupported' data-ref="llvm::DiagnosticInfoUnsupported">DiagnosticInfoUnsupported</a> <dfn class="local col5 decl" id="895BadIntrin" title='BadIntrin' data-type='llvm::DiagnosticInfoUnsupported' data-ref="895BadIntrin">BadIntrin</dfn><a class="ref" href="../../../include/llvm/IR/DiagnosticInfo.h.html#_ZN4llvm25DiagnosticInfoUnsupportedC1ERKNS_8FunctionERKNS_5TwineERKNS_18DiagnosticLocationENS_18DiagnosticSeverityE" title='llvm::DiagnosticInfoUnsupported::DiagnosticInfoUnsupported' data-ref="_ZN4llvm25DiagnosticInfoUnsupportedC1ERKNS_8FunctionERKNS_5TwineERKNS_18DiagnosticLocationENS_18DiagnosticSeverityE">(</a><a class="local col2 ref" href="#892DAG" title='DAG' data-ref="892DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG18getMachineFunctionEv" title='llvm::SelectionDAG::getMachineFunction' data-ref="_ZNK4llvm12SelectionDAG18getMachineFunctionEv">getMachineFunction</a>().<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>(),</td></tr>
<tr><th id="4687">4687</th><td>                                      <a class="ref fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>"intrinsic not supported on subtarget"</q>,</td></tr>
<tr><th id="4688">4688</th><td>                                      <a class="ref fake" href="../../../include/llvm/IR/DiagnosticInfo.h.html#_ZN4llvm18DiagnosticLocationC1ERKNS_8DebugLocE" title='llvm::DiagnosticLocation::DiagnosticLocation' data-ref="_ZN4llvm18DiagnosticLocationC1ERKNS_8DebugLocE"></a><a class="local col3 ref" href="#893DL" title='DL' data-ref="893DL">DL</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm5SDLoc11getDebugLocEv" title='llvm::SDLoc::getDebugLoc' data-ref="_ZNK4llvm5SDLoc11getDebugLocEv">getDebugLoc</a>());</td></tr>
<tr><th id="4689">4689</th><td>  <a class="local col2 ref" href="#892DAG" title='DAG' data-ref="892DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG10getContextEv" title='llvm::SelectionDAG::getContext' data-ref="_ZNK4llvm12SelectionDAG10getContextEv">getContext</a>()-&gt;<a class="ref" href="../../../include/llvm/IR/LLVMContext.h.html#_ZN4llvm11LLVMContext8diagnoseERKNS_14DiagnosticInfoE" title='llvm::LLVMContext::diagnose' data-ref="_ZN4llvm11LLVMContext8diagnoseERKNS_14DiagnosticInfoE">diagnose</a>(<a class="local col5 ref" href="#895BadIntrin" title='BadIntrin' data-ref="895BadIntrin">BadIntrin</a>);</td></tr>
<tr><th id="4690">4690</th><td>  <b>return</b> <a class="local col2 ref" href="#892DAG" title='DAG' data-ref="892DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG8getUNDEFENS_3EVTE" title='llvm::SelectionDAG::getUNDEF' data-ref="_ZN4llvm12SelectionDAG8getUNDEFENS_3EVTE">getUNDEF</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col4 ref" href="#894VT" title='VT' data-ref="894VT">VT</a>);</td></tr>
<tr><th id="4691">4691</th><td>}</td></tr>
<tr><th id="4692">4692</th><td></td></tr>
<tr><th id="4693">4693</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="tu decl def" id="_ZL20getBuildDwordsVectorRN4llvm12SelectionDAGENS_5SDLocENS_8ArrayRefINS_7SDValueEEE" title='getBuildDwordsVector' data-type='llvm::SDValue getBuildDwordsVector(llvm::SelectionDAG &amp; DAG, llvm::SDLoc DL, ArrayRef&lt;llvm::SDValue&gt; Elts)' data-ref="_ZL20getBuildDwordsVectorRN4llvm12SelectionDAGENS_5SDLocENS_8ArrayRefINS_7SDValueEEE">getBuildDwordsVector</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col6 decl" id="896DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="896DAG">DAG</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col7 decl" id="897DL" title='DL' data-type='llvm::SDLoc' data-ref="897DL">DL</dfn>,</td></tr>
<tr><th id="4694">4694</th><td>                                    <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>&gt; <dfn class="local col8 decl" id="898Elts" title='Elts' data-type='ArrayRef&lt;llvm::SDValue&gt;' data-ref="898Elts">Elts</dfn>) {</td></tr>
<tr><th id="4695">4695</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!Elts.empty()) ? void (0) : __assert_fail (&quot;!Elts.empty()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIISelLowering.cpp&quot;, 4695, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col8 ref" href="#898Elts" title='Elts' data-ref="898Elts">Elts</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5emptyEv" title='llvm::ArrayRef::empty' data-ref="_ZNK4llvm8ArrayRef5emptyEv">empty</a>());</td></tr>
<tr><th id="4696">4696</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1Ev" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1Ev"></a><dfn class="local col9 decl" id="899Type" title='Type' data-type='llvm::MVT' data-ref="899Type">Type</dfn>;</td></tr>
<tr><th id="4697">4697</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="900NumElts" title='NumElts' data-type='unsigned int' data-ref="900NumElts">NumElts</dfn>;</td></tr>
<tr><th id="4698">4698</th><td></td></tr>
<tr><th id="4699">4699</th><td>  <b>if</b> (<a class="local col8 ref" href="#898Elts" title='Elts' data-ref="898Elts">Elts</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() == <var>1</var>) {</td></tr>
<tr><th id="4700">4700</th><td>    <a class="local col9 ref" href="#899Type" title='Type' data-ref="899Type">Type</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::operator=' data-ref="_ZN4llvm3MVTaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a>;</td></tr>
<tr><th id="4701">4701</th><td>    <a class="local col0 ref" href="#900NumElts" title='NumElts' data-ref="900NumElts">NumElts</a> = <var>1</var>;</td></tr>
<tr><th id="4702">4702</th><td>  } <b>else</b> <b>if</b> (<a class="local col8 ref" href="#898Elts" title='Elts' data-ref="898Elts">Elts</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() == <var>2</var>) {</td></tr>
<tr><th id="4703">4703</th><td>    <a class="local col9 ref" href="#899Type" title='Type' data-ref="899Type">Type</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::operator=' data-ref="_ZN4llvm3MVTaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f32" title='llvm::MVT::SimpleValueType::v2f32' data-ref="llvm::MVT::SimpleValueType::v2f32">v2f32</a>;</td></tr>
<tr><th id="4704">4704</th><td>    <a class="local col0 ref" href="#900NumElts" title='NumElts' data-ref="900NumElts">NumElts</a> = <var>2</var>;</td></tr>
<tr><th id="4705">4705</th><td>  } <b>else</b> <b>if</b> (<a class="local col8 ref" href="#898Elts" title='Elts' data-ref="898Elts">Elts</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() &lt;= <var>4</var>) {</td></tr>
<tr><th id="4706">4706</th><td>    <a class="local col9 ref" href="#899Type" title='Type' data-ref="899Type">Type</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::operator=' data-ref="_ZN4llvm3MVTaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f32" title='llvm::MVT::SimpleValueType::v4f32' data-ref="llvm::MVT::SimpleValueType::v4f32">v4f32</a>;</td></tr>
<tr><th id="4707">4707</th><td>    <a class="local col0 ref" href="#900NumElts" title='NumElts' data-ref="900NumElts">NumElts</a> = <var>4</var>;</td></tr>
<tr><th id="4708">4708</th><td>  } <b>else</b> <b>if</b> (<a class="local col8 ref" href="#898Elts" title='Elts' data-ref="898Elts">Elts</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() &lt;= <var>8</var>) {</td></tr>
<tr><th id="4709">4709</th><td>    <a class="local col9 ref" href="#899Type" title='Type' data-ref="899Type">Type</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::operator=' data-ref="_ZN4llvm3MVTaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8f32" title='llvm::MVT::SimpleValueType::v8f32' data-ref="llvm::MVT::SimpleValueType::v8f32">v8f32</a>;</td></tr>
<tr><th id="4710">4710</th><td>    <a class="local col0 ref" href="#900NumElts" title='NumElts' data-ref="900NumElts">NumElts</a> = <var>8</var>;</td></tr>
<tr><th id="4711">4711</th><td>  } <b>else</b> {</td></tr>
<tr><th id="4712">4712</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Elts.size() &lt;= 16) ? void (0) : __assert_fail (&quot;Elts.size() &lt;= 16&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIISelLowering.cpp&quot;, 4712, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#898Elts" title='Elts' data-ref="898Elts">Elts</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() &lt;= <var>16</var>);</td></tr>
<tr><th id="4713">4713</th><td>    <a class="local col9 ref" href="#899Type" title='Type' data-ref="899Type">Type</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::operator=' data-ref="_ZN4llvm3MVTaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v16f32" title='llvm::MVT::SimpleValueType::v16f32' data-ref="llvm::MVT::SimpleValueType::v16f32">v16f32</a>;</td></tr>
<tr><th id="4714">4714</th><td>    <a class="local col0 ref" href="#900NumElts" title='NumElts' data-ref="900NumElts">NumElts</a> = <var>16</var>;</td></tr>
<tr><th id="4715">4715</th><td>  }</td></tr>
<tr><th id="4716">4716</th><td></td></tr>
<tr><th id="4717">4717</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>, <var>16</var>&gt; <dfn class="local col1 decl" id="901VecElts" title='VecElts' data-type='SmallVector&lt;llvm::SDValue, 16&gt;' data-ref="901VecElts">VecElts</dfn><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1EmRKT_" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1EmRKT_">(</a><a class="local col0 ref" href="#900NumElts" title='NumElts' data-ref="900NumElts">NumElts</a>);</td></tr>
<tr><th id="4718">4718</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="902i" title='i' data-type='unsigned int' data-ref="902i">i</dfn> = <var>0</var>; <a class="local col2 ref" href="#902i" title='i' data-ref="902i">i</a> &lt; <a class="local col8 ref" href="#898Elts" title='Elts' data-ref="898Elts">Elts</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>(); ++<a class="local col2 ref" href="#902i" title='i' data-ref="902i">i</a>) {</td></tr>
<tr><th id="4719">4719</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="903Elt" title='Elt' data-type='llvm::SDValue' data-ref="903Elt">Elt</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#898Elts" title='Elts' data-ref="898Elts">Elts</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col2 ref" href="#902i" title='i' data-ref="902i">i</a>]</a>;</td></tr>
<tr><th id="4720">4720</th><td>    <b>if</b> (<a class="local col3 ref" href="#903Elt" title='Elt' data-ref="903Elt">Elt</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>() <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a>)</td></tr>
<tr><th id="4721">4721</th><td>      <a class="local col3 ref" href="#903Elt" title='Elt' data-ref="903Elt">Elt</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col6 ref" href="#896DAG" title='DAG' data-ref="896DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG10getBitcastENS_3EVTENS_7SDValueE" title='llvm::SelectionDAG::getBitcast' data-ref="_ZN4llvm12SelectionDAG10getBitcastENS_3EVTENS_7SDValueE">getBitcast</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#903Elt" title='Elt' data-ref="903Elt">Elt</a>);</td></tr>
<tr><th id="4722">4722</th><td>    <a class="local col1 ref" href="#901VecElts" title='VecElts' data-ref="901VecElts">VecElts</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col2 ref" href="#902i" title='i' data-ref="902i">i</a>]</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col3 ref" href="#903Elt" title='Elt' data-ref="903Elt">Elt</a>;</td></tr>
<tr><th id="4723">4723</th><td>  }</td></tr>
<tr><th id="4724">4724</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="904i" title='i' data-type='unsigned int' data-ref="904i">i</dfn> = <a class="local col8 ref" href="#898Elts" title='Elts' data-ref="898Elts">Elts</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>(); <a class="local col4 ref" href="#904i" title='i' data-ref="904i">i</a> &lt; <a class="local col0 ref" href="#900NumElts" title='NumElts' data-ref="900NumElts">NumElts</a>; ++<a class="local col4 ref" href="#904i" title='i' data-ref="904i">i</a>)</td></tr>
<tr><th id="4725">4725</th><td>    <a class="local col1 ref" href="#901VecElts" title='VecElts' data-ref="901VecElts">VecElts</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col4 ref" href="#904i" title='i' data-ref="904i">i</a>]</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col6 ref" href="#896DAG" title='DAG' data-ref="896DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG8getUNDEFENS_3EVTE" title='llvm::SelectionDAG::getUNDEF' data-ref="_ZN4llvm12SelectionDAG8getUNDEFENS_3EVTE">getUNDEF</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a>);</td></tr>
<tr><th id="4726">4726</th><td></td></tr>
<tr><th id="4727">4727</th><td>  <b>if</b> (<a class="local col0 ref" href="#900NumElts" title='NumElts' data-ref="900NumElts">NumElts</a> == <var>1</var>)</td></tr>
<tr><th id="4728">4728</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#901VecElts" title='VecElts' data-ref="901VecElts">VecElts</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>;</td></tr>
<tr><th id="4729">4729</th><td>  <b>return</b> <a class="local col6 ref" href="#896DAG" title='DAG' data-ref="896DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getBuildVectorENS_3EVTERKNS_5SDLocENS_8ArrayRefINS_7SDValueEEE" title='llvm::SelectionDAG::getBuildVector' data-ref="_ZN4llvm12SelectionDAG14getBuildVectorENS_3EVTERKNS_5SDLocENS_8ArrayRefINS_7SDValueEEE">getBuildVector</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col9 ref" href="#899Type" title='Type' data-ref="899Type">Type</a>, <a class="local col7 ref" href="#897DL" title='DL' data-ref="897DL">DL</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col1 ref" href="#901VecElts" title='VecElts' data-ref="901VecElts">VecElts</a>);</td></tr>
<tr><th id="4730">4730</th><td>}</td></tr>
<tr><th id="4731">4731</th><td></td></tr>
<tr><th id="4732">4732</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL16parseCachePolicyN4llvm7SDValueERNS_12SelectionDAGEPS0_S3_S3_" title='parseCachePolicy' data-type='bool parseCachePolicy(llvm::SDValue CachePolicy, llvm::SelectionDAG &amp; DAG, llvm::SDValue * GLC, llvm::SDValue * SLC, llvm::SDValue * DLC)' data-ref="_ZL16parseCachePolicyN4llvm7SDValueERNS_12SelectionDAGEPS0_S3_S3_">parseCachePolicy</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="905CachePolicy" title='CachePolicy' data-type='llvm::SDValue' data-ref="905CachePolicy">CachePolicy</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col6 decl" id="906DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="906DAG">DAG</dfn>,</td></tr>
<tr><th id="4733">4733</th><td>                             <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> *<dfn class="local col7 decl" id="907GLC" title='GLC' data-type='llvm::SDValue *' data-ref="907GLC">GLC</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> *<dfn class="local col8 decl" id="908SLC" title='SLC' data-type='llvm::SDValue *' data-ref="908SLC">SLC</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> *<dfn class="local col9 decl" id="909DLC" title='DLC' data-type='llvm::SDValue *' data-ref="909DLC">DLC</dfn>) {</td></tr>
<tr><th id="4734">4734</th><td>  <em>auto</em> <dfn class="local col0 decl" id="910CachePolicyConst" title='CachePolicyConst' data-type='llvm::ConstantSDNode *' data-ref="910CachePolicyConst">CachePolicyConst</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col5 ref" href="#905CachePolicy" title='CachePolicy' data-ref="905CachePolicy">CachePolicy</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>());</td></tr>
<tr><th id="4735">4735</th><td></td></tr>
<tr><th id="4736">4736</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="911Value" title='Value' data-type='uint64_t' data-ref="911Value">Value</dfn> = <a class="local col0 ref" href="#910CachePolicyConst" title='CachePolicyConst' data-ref="910CachePolicyConst">CachePolicyConst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="4737">4737</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col2 decl" id="912DL" title='DL' data-type='llvm::SDLoc' data-ref="912DL">DL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#905CachePolicy" title='CachePolicy' data-ref="905CachePolicy">CachePolicy</a>);</td></tr>
<tr><th id="4738">4738</th><td>  <b>if</b> (<a class="local col7 ref" href="#907GLC" title='GLC' data-ref="907GLC">GLC</a>) {</td></tr>
<tr><th id="4739">4739</th><td>    *<a class="local col7 ref" href="#907GLC" title='GLC' data-ref="907GLC">GLC</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col6 ref" href="#906DAG" title='DAG' data-ref="906DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>((<a class="local col1 ref" href="#911Value" title='Value' data-ref="911Value">Value</a> &amp; <var>0x1</var>) ? <var>1</var> : <var>0</var>, <a class="local col2 ref" href="#912DL" title='DL' data-ref="912DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="4740">4740</th><td>    <a class="local col1 ref" href="#911Value" title='Value' data-ref="911Value">Value</a> &amp;= ~(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a>)<var>0x1</var>;</td></tr>
<tr><th id="4741">4741</th><td>  }</td></tr>
<tr><th id="4742">4742</th><td>  <b>if</b> (<a class="local col8 ref" href="#908SLC" title='SLC' data-ref="908SLC">SLC</a>) {</td></tr>
<tr><th id="4743">4743</th><td>    *<a class="local col8 ref" href="#908SLC" title='SLC' data-ref="908SLC">SLC</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col6 ref" href="#906DAG" title='DAG' data-ref="906DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>((<a class="local col1 ref" href="#911Value" title='Value' data-ref="911Value">Value</a> &amp; <var>0x2</var>) ? <var>1</var> : <var>0</var>, <a class="local col2 ref" href="#912DL" title='DL' data-ref="912DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="4744">4744</th><td>    <a class="local col1 ref" href="#911Value" title='Value' data-ref="911Value">Value</a> &amp;= ~(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a>)<var>0x2</var>;</td></tr>
<tr><th id="4745">4745</th><td>  }</td></tr>
<tr><th id="4746">4746</th><td>  <b>if</b> (<a class="local col9 ref" href="#909DLC" title='DLC' data-ref="909DLC">DLC</a>) {</td></tr>
<tr><th id="4747">4747</th><td>    *<a class="local col9 ref" href="#909DLC" title='DLC' data-ref="909DLC">DLC</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col6 ref" href="#906DAG" title='DAG' data-ref="906DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>((<a class="local col1 ref" href="#911Value" title='Value' data-ref="911Value">Value</a> &amp; <var>0x4</var>) ? <var>1</var> : <var>0</var>, <a class="local col2 ref" href="#912DL" title='DL' data-ref="912DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="4748">4748</th><td>    <a class="local col1 ref" href="#911Value" title='Value' data-ref="911Value">Value</a> &amp;= ~(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a>)<var>0x4</var>;</td></tr>
<tr><th id="4749">4749</th><td>  }</td></tr>
<tr><th id="4750">4750</th><td></td></tr>
<tr><th id="4751">4751</th><td>  <b>return</b> <a class="local col1 ref" href="#911Value" title='Value' data-ref="911Value">Value</a> == <var>0</var>;</td></tr>
<tr><th id="4752">4752</th><td>}</td></tr>
<tr><th id="4753">4753</th><td></td></tr>
<tr><th id="4754">4754</th><td><i  data-doc="_ZL17constructRetValueRN4llvm12SelectionDAGEPNS_13MachineSDNodeENS_8ArrayRefINS_3EVTEEEbbbiiRKNS_5SDLocERNS_11LLVMContextE">// Re-construct the required return value for a image load intrinsic.</i></td></tr>
<tr><th id="4755">4755</th><td><i  data-doc="_ZL17constructRetValueRN4llvm12SelectionDAGEPNS_13MachineSDNodeENS_8ArrayRefINS_3EVTEEEbbbiiRKNS_5SDLocERNS_11LLVMContextE">// This is more complicated due to the optional use TexFailCtrl which means the required</i></td></tr>
<tr><th id="4756">4756</th><td><i  data-doc="_ZL17constructRetValueRN4llvm12SelectionDAGEPNS_13MachineSDNodeENS_8ArrayRefINS_3EVTEEEbbbiiRKNS_5SDLocERNS_11LLVMContextE">// return type is an aggregate</i></td></tr>
<tr><th id="4757">4757</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="tu decl def" id="_ZL17constructRetValueRN4llvm12SelectionDAGEPNS_13MachineSDNodeENS_8ArrayRefINS_3EVTEEEbbbiiRKNS_5SDLocERNS_11LLVMContextE" title='constructRetValue' data-type='llvm::SDValue constructRetValue(llvm::SelectionDAG &amp; DAG, llvm::MachineSDNode * Result, ArrayRef&lt;llvm::EVT&gt; ResultTypes, bool IsTexFail, bool Unpacked, bool IsD16, int DMaskPop, int NumVDataDwords, const llvm::SDLoc &amp; DL, llvm::LLVMContext &amp; Context)' data-ref="_ZL17constructRetValueRN4llvm12SelectionDAGEPNS_13MachineSDNodeENS_8ArrayRefINS_3EVTEEEbbbiiRKNS_5SDLocERNS_11LLVMContextE">constructRetValue</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col3 decl" id="913DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="913DAG">DAG</dfn>,</td></tr>
<tr><th id="4758">4758</th><td>                                 <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MachineSDNode" title='llvm::MachineSDNode' data-ref="llvm::MachineSDNode">MachineSDNode</a> *<dfn class="local col4 decl" id="914Result" title='Result' data-type='llvm::MachineSDNode *' data-ref="914Result">Result</dfn>,</td></tr>
<tr><th id="4759">4759</th><td>                                 <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a>&gt; <dfn class="local col5 decl" id="915ResultTypes" title='ResultTypes' data-type='ArrayRef&lt;llvm::EVT&gt;' data-ref="915ResultTypes">ResultTypes</dfn>,</td></tr>
<tr><th id="4760">4760</th><td>                                 <em>bool</em> <dfn class="local col6 decl" id="916IsTexFail" title='IsTexFail' data-type='bool' data-ref="916IsTexFail">IsTexFail</dfn>, <em>bool</em> <dfn class="local col7 decl" id="917Unpacked" title='Unpacked' data-type='bool' data-ref="917Unpacked">Unpacked</dfn>, <em>bool</em> <dfn class="local col8 decl" id="918IsD16" title='IsD16' data-type='bool' data-ref="918IsD16">IsD16</dfn>,</td></tr>
<tr><th id="4761">4761</th><td>                                 <em>int</em> <dfn class="local col9 decl" id="919DMaskPop" title='DMaskPop' data-type='int' data-ref="919DMaskPop">DMaskPop</dfn>, <em>int</em> <dfn class="local col0 decl" id="920NumVDataDwords" title='NumVDataDwords' data-type='int' data-ref="920NumVDataDwords">NumVDataDwords</dfn>,</td></tr>
<tr><th id="4762">4762</th><td>                                 <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col1 decl" id="921DL" title='DL' data-type='const llvm::SDLoc &amp;' data-ref="921DL">DL</dfn>, <a class="type" href="../../../include/llvm/IR/LLVMContext.h.html#llvm::LLVMContext" title='llvm::LLVMContext' data-ref="llvm::LLVMContext">LLVMContext</a> &amp;<dfn class="local col2 decl" id="922Context" title='Context' data-type='llvm::LLVMContext &amp;' data-ref="922Context">Context</dfn>) {</td></tr>
<tr><th id="4763">4763</th><td>  <i>// Determine the required return type. This is the same regardless of IsTexFail flag</i></td></tr>
<tr><th id="4764">4764</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col3 decl" id="923ReqRetVT" title='ReqRetVT' data-type='llvm::EVT' data-ref="923ReqRetVT">ReqRetVT</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col5 ref" href="#915ResultTypes" title='ResultTypes' data-ref="915ResultTypes">ResultTypes</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>;</td></tr>
<tr><th id="4765">4765</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col4 decl" id="924ReqRetEltVT" title='ReqRetEltVT' data-type='llvm::EVT' data-ref="924ReqRetEltVT">ReqRetEltVT</dfn> = <a class="local col3 ref" href="#923ReqRetVT" title='ReqRetVT' data-ref="923ReqRetVT">ReqRetVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT8isVectorEv" title='llvm::EVT::isVector' data-ref="_ZNK4llvm3EVT8isVectorEv">isVector</a>() ? <a class="local col3 ref" href="#923ReqRetVT" title='ReqRetVT' data-ref="923ReqRetVT">ReqRetVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT20getVectorElementTypeEv" title='llvm::EVT::getVectorElementType' data-ref="_ZNK4llvm3EVT20getVectorElementTypeEv">getVectorElementType</a>() : <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col3 ref" href="#923ReqRetVT" title='ReqRetVT' data-ref="923ReqRetVT">ReqRetVT</a>;</td></tr>
<tr><th id="4766">4766</th><td>  <em>int</em> <dfn class="local col5 decl" id="925ReqRetNumElts" title='ReqRetNumElts' data-type='int' data-ref="925ReqRetNumElts">ReqRetNumElts</dfn> = <a class="local col3 ref" href="#923ReqRetVT" title='ReqRetVT' data-ref="923ReqRetVT">ReqRetVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT8isVectorEv" title='llvm::EVT::isVector' data-ref="_ZNK4llvm3EVT8isVectorEv">isVector</a>() ? <a class="local col3 ref" href="#923ReqRetVT" title='ReqRetVT' data-ref="923ReqRetVT">ReqRetVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT20getVectorNumElementsEv" title='llvm::EVT::getVectorNumElements' data-ref="_ZNK4llvm3EVT20getVectorNumElementsEv">getVectorNumElements</a>() : <var>1</var>;</td></tr>
<tr><th id="4767">4767</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col6 decl" id="926AdjEltVT" title='AdjEltVT' data-type='llvm::EVT' data-ref="926AdjEltVT">AdjEltVT</dfn> = <a class="local col7 ref" href="#917Unpacked" title='Unpacked' data-ref="917Unpacked">Unpacked</a> &amp;&amp; <a class="local col8 ref" href="#918IsD16" title='IsD16' data-ref="918IsD16">IsD16</a> ? <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a> : <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col4 ref" href="#924ReqRetEltVT" title='ReqRetEltVT' data-ref="924ReqRetEltVT">ReqRetEltVT</a>;</td></tr>
<tr><th id="4768">4768</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col7 decl" id="927AdjVT" title='AdjVT' data-type='llvm::EVT' data-ref="927AdjVT">AdjVT</dfn> = <a class="local col7 ref" href="#917Unpacked" title='Unpacked' data-ref="917Unpacked">Unpacked</a> ? <a class="local col5 ref" href="#925ReqRetNumElts" title='ReqRetNumElts' data-ref="925ReqRetNumElts">ReqRetNumElts</a> &gt; <var>1</var> ? <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a>::<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVT11getVectorVTERNS_11LLVMContextES0_jb" title='llvm::EVT::getVectorVT' data-ref="_ZN4llvm3EVT11getVectorVTERNS_11LLVMContextES0_jb">getVectorVT</a>(<span class='refarg'><a class="local col2 ref" href="#922Context" title='Context' data-ref="922Context">Context</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col6 ref" href="#926AdjEltVT" title='AdjEltVT' data-ref="926AdjEltVT">AdjEltVT</a>, <a class="local col5 ref" href="#925ReqRetNumElts" title='ReqRetNumElts' data-ref="925ReqRetNumElts">ReqRetNumElts</a>)</td></tr>
<tr><th id="4769">4769</th><td>                                           : <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col6 ref" href="#926AdjEltVT" title='AdjEltVT' data-ref="926AdjEltVT">AdjEltVT</a></td></tr>
<tr><th id="4770">4770</th><td>                       : <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col3 ref" href="#923ReqRetVT" title='ReqRetVT' data-ref="923ReqRetVT">ReqRetVT</a>;</td></tr>
<tr><th id="4771">4771</th><td></td></tr>
<tr><th id="4772">4772</th><td>  <i>// Extract data part of the result</i></td></tr>
<tr><th id="4773">4773</th><td><i>  // Bitcast the result to the same type as the required return type</i></td></tr>
<tr><th id="4774">4774</th><td>  <em>int</em> <dfn class="local col8 decl" id="928NumElts" title='NumElts' data-type='int' data-ref="928NumElts">NumElts</dfn>;</td></tr>
<tr><th id="4775">4775</th><td>  <b>if</b> (<a class="local col8 ref" href="#918IsD16" title='IsD16' data-ref="918IsD16">IsD16</a> &amp;&amp; !<a class="local col7 ref" href="#917Unpacked" title='Unpacked' data-ref="917Unpacked">Unpacked</a>)</td></tr>
<tr><th id="4776">4776</th><td>    <a class="local col8 ref" href="#928NumElts" title='NumElts' data-ref="928NumElts">NumElts</a> = <a class="local col0 ref" href="#920NumVDataDwords" title='NumVDataDwords' data-ref="920NumVDataDwords">NumVDataDwords</a> &lt;&lt; <var>1</var>;</td></tr>
<tr><th id="4777">4777</th><td>  <b>else</b></td></tr>
<tr><th id="4778">4778</th><td>    <a class="local col8 ref" href="#928NumElts" title='NumElts' data-ref="928NumElts">NumElts</a> = <a class="local col0 ref" href="#920NumVDataDwords" title='NumVDataDwords' data-ref="920NumVDataDwords">NumVDataDwords</a>;</td></tr>
<tr><th id="4779">4779</th><td></td></tr>
<tr><th id="4780">4780</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col9 decl" id="929CastVT" title='CastVT' data-type='llvm::EVT' data-ref="929CastVT">CastVT</dfn> = <a class="local col8 ref" href="#928NumElts" title='NumElts' data-ref="928NumElts">NumElts</a> &gt; <var>1</var> ? <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a>::<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVT11getVectorVTERNS_11LLVMContextES0_jb" title='llvm::EVT::getVectorVT' data-ref="_ZN4llvm3EVT11getVectorVTERNS_11LLVMContextES0_jb">getVectorVT</a>(<span class='refarg'><a class="local col2 ref" href="#922Context" title='Context' data-ref="922Context">Context</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col6 ref" href="#926AdjEltVT" title='AdjEltVT' data-ref="926AdjEltVT">AdjEltVT</a>, <a class="local col8 ref" href="#928NumElts" title='NumElts' data-ref="928NumElts">NumElts</a>)</td></tr>
<tr><th id="4781">4781</th><td>                           : <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col6 ref" href="#926AdjEltVT" title='AdjEltVT' data-ref="926AdjEltVT">AdjEltVT</a>;</td></tr>
<tr><th id="4782">4782</th><td></td></tr>
<tr><th id="4783">4783</th><td>  <i>// Special case for v6f16. Rather than add support for this, use v3i32 to</i></td></tr>
<tr><th id="4784">4784</th><td><i>  // extract the data elements</i></td></tr>
<tr><th id="4785">4785</th><td>  <em>bool</em> <dfn class="local col0 decl" id="930V6F16Special" title='V6F16Special' data-type='bool' data-ref="930V6F16Special">V6F16Special</dfn> = <b>false</b>;</td></tr>
<tr><th id="4786">4786</th><td>  <b>if</b> (<a class="local col8 ref" href="#928NumElts" title='NumElts' data-ref="928NumElts">NumElts</a> == <var>6</var>) {</td></tr>
<tr><th id="4787">4787</th><td>    <a class="local col9 ref" href="#929CastVT" title='CastVT' data-ref="929CastVT">CastVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::operator=' data-ref="_ZN4llvm3EVTaSEOS0_">=</a> <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a>::<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVT11getVectorVTERNS_11LLVMContextES0_jb" title='llvm::EVT::getVectorVT' data-ref="_ZN4llvm3EVT11getVectorVTERNS_11LLVMContextES0_jb">getVectorVT</a>(<span class='refarg'><a class="local col2 ref" href="#922Context" title='Context' data-ref="922Context">Context</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="local col8 ref" href="#928NumElts" title='NumElts' data-ref="928NumElts">NumElts</a> / <var>2</var>);</td></tr>
<tr><th id="4788">4788</th><td>    <a class="local col9 ref" href="#919DMaskPop" title='DMaskPop' data-ref="919DMaskPop">DMaskPop</a> &gt;&gt;= <var>1</var>;</td></tr>
<tr><th id="4789">4789</th><td>    <a class="local col5 ref" href="#925ReqRetNumElts" title='ReqRetNumElts' data-ref="925ReqRetNumElts">ReqRetNumElts</a> &gt;&gt;= <var>1</var>;</td></tr>
<tr><th id="4790">4790</th><td>    <a class="local col0 ref" href="#930V6F16Special" title='V6F16Special' data-ref="930V6F16Special">V6F16Special</a> = <b>true</b>;</td></tr>
<tr><th id="4791">4791</th><td>    <a class="local col7 ref" href="#927AdjVT" title='AdjVT' data-ref="927AdjVT">AdjVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::operator=' data-ref="_ZN4llvm3EVTaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i32" title='llvm::MVT::SimpleValueType::v2i32' data-ref="llvm::MVT::SimpleValueType::v2i32">v2i32</a>;</td></tr>
<tr><th id="4792">4792</th><td>  }</td></tr>
<tr><th id="4793">4793</th><td></td></tr>
<tr><th id="4794">4794</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="931N" title='N' data-type='llvm::SDValue' data-ref="931N">N</dfn> = <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col4 ref" href="#914Result" title='Result' data-ref="914Result">Result</a>, <var>0</var>);</td></tr>
<tr><th id="4795">4795</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="932CastRes" title='CastRes' data-type='llvm::SDValue' data-ref="932CastRes">CastRes</dfn> = <a class="local col3 ref" href="#913DAG" title='DAG' data-ref="913DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BITCAST" title='llvm::ISD::NodeType::BITCAST' data-ref="llvm::ISD::NodeType::BITCAST">BITCAST</a>, <a class="local col1 ref" href="#921DL" title='DL' data-ref="921DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col9 ref" href="#929CastVT" title='CastVT' data-ref="929CastVT">CastVT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#931N" title='N' data-ref="931N">N</a>);</td></tr>
<tr><th id="4796">4796</th><td></td></tr>
<tr><th id="4797">4797</th><td>  <i>// Iterate over the result</i></td></tr>
<tr><th id="4798">4798</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col3 decl" id="933BVElts" title='BVElts' data-type='SmallVector&lt;llvm::SDValue, 4&gt;' data-ref="933BVElts">BVElts</dfn>;</td></tr>
<tr><th id="4799">4799</th><td></td></tr>
<tr><th id="4800">4800</th><td>  <b>if</b> (<a class="local col9 ref" href="#929CastVT" title='CastVT' data-ref="929CastVT">CastVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT8isVectorEv" title='llvm::EVT::isVector' data-ref="_ZNK4llvm3EVT8isVectorEv">isVector</a>()) {</td></tr>
<tr><th id="4801">4801</th><td>    <a class="local col3 ref" href="#913DAG" title='DAG' data-ref="913DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG21ExtractVectorElementsENS_7SDValueERNS_15SmallVectorImplIS1_EEjj" title='llvm::SelectionDAG::ExtractVectorElements' data-ref="_ZN4llvm12SelectionDAG21ExtractVectorElementsENS_7SDValueERNS_15SmallVectorImplIS1_EEjj">ExtractVectorElements</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#932CastRes" title='CastRes' data-ref="932CastRes">CastRes</a>, <span class='refarg'><a class="local col3 ref" href="#933BVElts" title='BVElts' data-ref="933BVElts">BVElts</a></span>, <var>0</var>, <a class="local col9 ref" href="#919DMaskPop" title='DMaskPop' data-ref="919DMaskPop">DMaskPop</a>);</td></tr>
<tr><th id="4802">4802</th><td>  } <b>else</b> {</td></tr>
<tr><th id="4803">4803</th><td>    <a class="local col3 ref" href="#933BVElts" title='BVElts' data-ref="933BVElts">BVElts</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col2 ref" href="#932CastRes" title='CastRes' data-ref="932CastRes">CastRes</a>);</td></tr>
<tr><th id="4804">4804</th><td>  }</td></tr>
<tr><th id="4805">4805</th><td>  <em>int</em> <dfn class="local col4 decl" id="934ExtraElts" title='ExtraElts' data-type='int' data-ref="934ExtraElts">ExtraElts</dfn> = <a class="local col5 ref" href="#925ReqRetNumElts" title='ReqRetNumElts' data-ref="925ReqRetNumElts">ReqRetNumElts</a> - <a class="local col9 ref" href="#919DMaskPop" title='DMaskPop' data-ref="919DMaskPop">DMaskPop</a>;</td></tr>
<tr><th id="4806">4806</th><td>  <b>while</b>(<a class="local col4 ref" href="#934ExtraElts" title='ExtraElts' data-ref="934ExtraElts">ExtraElts</a>--)</td></tr>
<tr><th id="4807">4807</th><td>    <a class="local col3 ref" href="#933BVElts" title='BVElts' data-ref="933BVElts">BVElts</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col3 ref" href="#913DAG" title='DAG' data-ref="913DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG8getUNDEFENS_3EVTE" title='llvm::SelectionDAG::getUNDEF' data-ref="_ZN4llvm12SelectionDAG8getUNDEFENS_3EVTE">getUNDEF</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col6 ref" href="#926AdjEltVT" title='AdjEltVT' data-ref="926AdjEltVT">AdjEltVT</a>));</td></tr>
<tr><th id="4808">4808</th><td></td></tr>
<tr><th id="4809">4809</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev"></a><dfn class="local col5 decl" id="935PreTFCRes" title='PreTFCRes' data-type='llvm::SDValue' data-ref="935PreTFCRes">PreTFCRes</dfn>;</td></tr>
<tr><th id="4810">4810</th><td>  <b>if</b> (<a class="local col5 ref" href="#925ReqRetNumElts" title='ReqRetNumElts' data-ref="925ReqRetNumElts">ReqRetNumElts</a> &gt; <var>1</var>) {</td></tr>
<tr><th id="4811">4811</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="936NewVec" title='NewVec' data-type='llvm::SDValue' data-ref="936NewVec">NewVec</dfn> = <a class="local col3 ref" href="#913DAG" title='DAG' data-ref="913DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getBuildVectorENS_3EVTERKNS_5SDLocENS_8ArrayRefINS_7SDValueEEE" title='llvm::SelectionDAG::getBuildVector' data-ref="_ZN4llvm12SelectionDAG14getBuildVectorENS_3EVTERKNS_5SDLocENS_8ArrayRefINS_7SDValueEEE">getBuildVector</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col7 ref" href="#927AdjVT" title='AdjVT' data-ref="927AdjVT">AdjVT</a>, <a class="local col1 ref" href="#921DL" title='DL' data-ref="921DL">DL</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col3 ref" href="#933BVElts" title='BVElts' data-ref="933BVElts">BVElts</a>);</td></tr>
<tr><th id="4812">4812</th><td>    <b>if</b> (<a class="local col8 ref" href="#918IsD16" title='IsD16' data-ref="918IsD16">IsD16</a> &amp;&amp; <a class="local col7 ref" href="#917Unpacked" title='Unpacked' data-ref="917Unpacked">Unpacked</a>)</td></tr>
<tr><th id="4813">4813</th><td>      <a class="local col5 ref" href="#935PreTFCRes" title='PreTFCRes' data-ref="935PreTFCRes">PreTFCRes</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="tu ref" href="#_ZL23adjustLoadValueTypeImplN4llvm7SDValueENS_3EVTERKNS_5SDLocERNS_12SelectionDAGEb" title='adjustLoadValueTypeImpl' data-use='c' data-ref="_ZL23adjustLoadValueTypeImplN4llvm7SDValueENS_3EVTERKNS_5SDLocERNS_12SelectionDAGEb">adjustLoadValueTypeImpl</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#936NewVec" title='NewVec' data-ref="936NewVec">NewVec</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col3 ref" href="#923ReqRetVT" title='ReqRetVT' data-ref="923ReqRetVT">ReqRetVT</a>, <a class="local col1 ref" href="#921DL" title='DL' data-ref="921DL">DL</a>, <span class='refarg'><a class="local col3 ref" href="#913DAG" title='DAG' data-ref="913DAG">DAG</a></span>, <a class="local col7 ref" href="#917Unpacked" title='Unpacked' data-ref="917Unpacked">Unpacked</a>);</td></tr>
<tr><th id="4814">4814</th><td>    <b>else</b></td></tr>
<tr><th id="4815">4815</th><td>      <a class="local col5 ref" href="#935PreTFCRes" title='PreTFCRes' data-ref="935PreTFCRes">PreTFCRes</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col6 ref" href="#936NewVec" title='NewVec' data-ref="936NewVec">NewVec</a>;</td></tr>
<tr><th id="4816">4816</th><td>  } <b>else</b> {</td></tr>
<tr><th id="4817">4817</th><td>    <a class="local col5 ref" href="#935PreTFCRes" title='PreTFCRes' data-ref="935PreTFCRes">PreTFCRes</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col3 ref" href="#933BVElts" title='BVElts' data-ref="933BVElts">BVElts</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>;</td></tr>
<tr><th id="4818">4818</th><td>  }</td></tr>
<tr><th id="4819">4819</th><td></td></tr>
<tr><th id="4820">4820</th><td>  <b>if</b> (<a class="local col0 ref" href="#930V6F16Special" title='V6F16Special' data-ref="930V6F16Special">V6F16Special</a>)</td></tr>
<tr><th id="4821">4821</th><td>    <a class="local col5 ref" href="#935PreTFCRes" title='PreTFCRes' data-ref="935PreTFCRes">PreTFCRes</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col3 ref" href="#913DAG" title='DAG' data-ref="913DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BITCAST" title='llvm::ISD::NodeType::BITCAST' data-ref="llvm::ISD::NodeType::BITCAST">BITCAST</a>, <a class="local col1 ref" href="#921DL" title='DL' data-ref="921DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f16" title='llvm::MVT::SimpleValueType::v4f16' data-ref="llvm::MVT::SimpleValueType::v4f16">v4f16</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#935PreTFCRes" title='PreTFCRes' data-ref="935PreTFCRes">PreTFCRes</a>);</td></tr>
<tr><th id="4822">4822</th><td></td></tr>
<tr><th id="4823">4823</th><td>  <b>if</b> (!<a class="local col6 ref" href="#916IsTexFail" title='IsTexFail' data-ref="916IsTexFail">IsTexFail</a>) {</td></tr>
<tr><th id="4824">4824</th><td>    <b>if</b> (<a class="local col4 ref" href="#914Result" title='Result' data-ref="914Result">Result</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getNumValuesEv" title='llvm::SDNode::getNumValues' data-ref="_ZNK4llvm6SDNode12getNumValuesEv">getNumValues</a>() &gt; <var>1</var>)</td></tr>
<tr><th id="4825">4825</th><td>      <b>return</b> <a class="local col3 ref" href="#913DAG" title='DAG' data-ref="913DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getMergeValuesENS_8ArrayRefINS_7SDValueEEERKNS_5SDLocE" title='llvm::SelectionDAG::getMergeValues' data-ref="_ZN4llvm12SelectionDAG14getMergeValuesENS_8ArrayRefINS_7SDValueEEERKNS_5SDLocE">getMergeValues</a>(<a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#935PreTFCRes" title='PreTFCRes' data-ref="935PreTFCRes">PreTFCRes</a>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col4 ref" href="#914Result" title='Result' data-ref="914Result">Result</a>, <var>1</var>)}, <a class="local col1 ref" href="#921DL" title='DL' data-ref="921DL">DL</a>);</td></tr>
<tr><th id="4826">4826</th><td>    <b>else</b></td></tr>
<tr><th id="4827">4827</th><td>      <b>return</b> <a class="local col5 ref" href="#935PreTFCRes" title='PreTFCRes' data-ref="935PreTFCRes">PreTFCRes</a>;</td></tr>
<tr><th id="4828">4828</th><td>  }</td></tr>
<tr><th id="4829">4829</th><td></td></tr>
<tr><th id="4830">4830</th><td>  <i>// Extract the TexFail result and insert into aggregate return</i></td></tr>
<tr><th id="4831">4831</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>, <var>1</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col7 decl" id="937TFCElt" title='TFCElt' data-type='SmallVector&lt;llvm::SDValue, 1&gt;' data-ref="937TFCElt">TFCElt</dfn>;</td></tr>
<tr><th id="4832">4832</th><td>  <a class="local col3 ref" href="#913DAG" title='DAG' data-ref="913DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG21ExtractVectorElementsENS_7SDValueERNS_15SmallVectorImplIS1_EEjj" title='llvm::SelectionDAG::ExtractVectorElements' data-ref="_ZN4llvm12SelectionDAG21ExtractVectorElementsENS_7SDValueERNS_15SmallVectorImplIS1_EEjj">ExtractVectorElements</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#931N" title='N' data-ref="931N">N</a>, <span class='refarg'><a class="local col7 ref" href="#937TFCElt" title='TFCElt' data-ref="937TFCElt">TFCElt</a></span>, <a class="local col9 ref" href="#919DMaskPop" title='DMaskPop' data-ref="919DMaskPop">DMaskPop</a>, <var>1</var>);</td></tr>
<tr><th id="4833">4833</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="938TFCRes" title='TFCRes' data-type='llvm::SDValue' data-ref="938TFCRes">TFCRes</dfn> = <a class="local col3 ref" href="#913DAG" title='DAG' data-ref="913DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BITCAST" title='llvm::ISD::NodeType::BITCAST' data-ref="llvm::ISD::NodeType::BITCAST">BITCAST</a>, <a class="local col1 ref" href="#921DL" title='DL' data-ref="921DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col5 ref" href="#915ResultTypes" title='ResultTypes' data-ref="915ResultTypes">ResultTypes</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#937TFCElt" title='TFCElt' data-ref="937TFCElt">TFCElt</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>);</td></tr>
<tr><th id="4834">4834</th><td>  <b>return</b> <a class="local col3 ref" href="#913DAG" title='DAG' data-ref="913DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getMergeValuesENS_8ArrayRefINS_7SDValueEEERKNS_5SDLocE" title='llvm::SelectionDAG::getMergeValues' data-ref="_ZN4llvm12SelectionDAG14getMergeValuesENS_8ArrayRefINS_7SDValueEEERKNS_5SDLocE">getMergeValues</a>(<a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#935PreTFCRes" title='PreTFCRes' data-ref="935PreTFCRes">PreTFCRes</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#938TFCRes" title='TFCRes' data-ref="938TFCRes">TFCRes</a>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col4 ref" href="#914Result" title='Result' data-ref="914Result">Result</a>, <var>1</var>)}, <a class="local col1 ref" href="#921DL" title='DL' data-ref="921DL">DL</a>);</td></tr>
<tr><th id="4835">4835</th><td>}</td></tr>
<tr><th id="4836">4836</th><td></td></tr>
<tr><th id="4837">4837</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL12parseTexFailN4llvm7SDValueERNS_12SelectionDAGEPS0_S3_Rb" title='parseTexFail' data-type='bool parseTexFail(llvm::SDValue TexFailCtrl, llvm::SelectionDAG &amp; DAG, llvm::SDValue * TFE, llvm::SDValue * LWE, bool &amp; IsTexFail)' data-ref="_ZL12parseTexFailN4llvm7SDValueERNS_12SelectionDAGEPS0_S3_Rb">parseTexFail</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="939TexFailCtrl" title='TexFailCtrl' data-type='llvm::SDValue' data-ref="939TexFailCtrl">TexFailCtrl</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col0 decl" id="940DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="940DAG">DAG</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> *<dfn class="local col1 decl" id="941TFE" title='TFE' data-type='llvm::SDValue *' data-ref="941TFE">TFE</dfn>,</td></tr>
<tr><th id="4838">4838</th><td>                         <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> *<dfn class="local col2 decl" id="942LWE" title='LWE' data-type='llvm::SDValue *' data-ref="942LWE">LWE</dfn>, <em>bool</em> &amp;<dfn class="local col3 decl" id="943IsTexFail" title='IsTexFail' data-type='bool &amp;' data-ref="943IsTexFail">IsTexFail</dfn>) {</td></tr>
<tr><th id="4839">4839</th><td>  <em>auto</em> <dfn class="local col4 decl" id="944TexFailCtrlConst" title='TexFailCtrlConst' data-type='llvm::ConstantSDNode *' data-ref="944TexFailCtrlConst">TexFailCtrlConst</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col9 ref" href="#939TexFailCtrl" title='TexFailCtrl' data-ref="939TexFailCtrl">TexFailCtrl</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>());</td></tr>
<tr><th id="4840">4840</th><td></td></tr>
<tr><th id="4841">4841</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="945Value" title='Value' data-type='uint64_t' data-ref="945Value">Value</dfn> = <a class="local col4 ref" href="#944TexFailCtrlConst" title='TexFailCtrlConst' data-ref="944TexFailCtrlConst">TexFailCtrlConst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="4842">4842</th><td>  <b>if</b> (<a class="local col5 ref" href="#945Value" title='Value' data-ref="945Value">Value</a>) {</td></tr>
<tr><th id="4843">4843</th><td>    <a class="local col3 ref" href="#943IsTexFail" title='IsTexFail' data-ref="943IsTexFail">IsTexFail</a> = <b>true</b>;</td></tr>
<tr><th id="4844">4844</th><td>  }</td></tr>
<tr><th id="4845">4845</th><td></td></tr>
<tr><th id="4846">4846</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col6 decl" id="946DL" title='DL' data-type='llvm::SDLoc' data-ref="946DL">DL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col4 ref" href="#944TexFailCtrlConst" title='TexFailCtrlConst' data-ref="944TexFailCtrlConst">TexFailCtrlConst</a>);</td></tr>
<tr><th id="4847">4847</th><td>  *<a class="local col1 ref" href="#941TFE" title='TFE' data-ref="941TFE">TFE</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col0 ref" href="#940DAG" title='DAG' data-ref="940DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>((<a class="local col5 ref" href="#945Value" title='Value' data-ref="945Value">Value</a> &amp; <var>0x1</var>) ? <var>1</var> : <var>0</var>, <a class="local col6 ref" href="#946DL" title='DL' data-ref="946DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="4848">4848</th><td>  <a class="local col5 ref" href="#945Value" title='Value' data-ref="945Value">Value</a> &amp;= ~(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a>)<var>0x1</var>;</td></tr>
<tr><th id="4849">4849</th><td>  *<a class="local col2 ref" href="#942LWE" title='LWE' data-ref="942LWE">LWE</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col0 ref" href="#940DAG" title='DAG' data-ref="940DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>((<a class="local col5 ref" href="#945Value" title='Value' data-ref="945Value">Value</a> &amp; <var>0x2</var>) ? <var>1</var> : <var>0</var>, <a class="local col6 ref" href="#946DL" title='DL' data-ref="946DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="4850">4850</th><td>  <a class="local col5 ref" href="#945Value" title='Value' data-ref="945Value">Value</a> &amp;= ~(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a>)<var>0x2</var>;</td></tr>
<tr><th id="4851">4851</th><td></td></tr>
<tr><th id="4852">4852</th><td>  <b>return</b> <a class="local col5 ref" href="#945Value" title='Value' data-ref="945Value">Value</a> == <var>0</var>;</td></tr>
<tr><th id="4853">4853</th><td>}</td></tr>
<tr><th id="4854">4854</th><td></td></tr>
<tr><th id="4855">4855</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm16SITargetLowering10lowerImageENS_7SDValueEPKNS_6AMDGPU21ImageDimIntrinsicInfoERNS_12SelectionDAGE" title='llvm::SITargetLowering::lowerImage' data-ref="_ZNK4llvm16SITargetLowering10lowerImageENS_7SDValueEPKNS_6AMDGPU21ImageDimIntrinsicInfoERNS_12SelectionDAGE">lowerImage</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="947Op" title='Op' data-type='llvm::SDValue' data-ref="947Op">Op</dfn>,</td></tr>
<tr><th id="4856">4856</th><td>                                     <em>const</em> <span class="namespace">AMDGPU::</span><a class="type" href="AMDGPUInstrInfo.h.html#llvm::AMDGPU::ImageDimIntrinsicInfo" title='llvm::AMDGPU::ImageDimIntrinsicInfo' data-ref="llvm::AMDGPU::ImageDimIntrinsicInfo">ImageDimIntrinsicInfo</a> *<dfn class="local col8 decl" id="948Intr" title='Intr' data-type='const AMDGPU::ImageDimIntrinsicInfo *' data-ref="948Intr">Intr</dfn>,</td></tr>
<tr><th id="4857">4857</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col9 decl" id="949DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="949DAG">DAG</dfn>) <em>const</em> {</td></tr>
<tr><th id="4858">4858</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col0 decl" id="950DL" title='DL' data-type='llvm::SDLoc' data-ref="950DL">DL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#947Op" title='Op' data-ref="947Op">Op</a>);</td></tr>
<tr><th id="4859">4859</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="951MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="951MF">MF</dfn> = <a class="local col9 ref" href="#949DAG" title='DAG' data-ref="949DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG18getMachineFunctionEv" title='llvm::SelectionDAG::getMachineFunction' data-ref="_ZNK4llvm12SelectionDAG18getMachineFunctionEv">getMachineFunction</a>();</td></tr>
<tr><th id="4860">4860</th><td>  <em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a>* <dfn class="local col2 decl" id="952ST" title='ST' data-type='const llvm::GCNSubtarget *' data-ref="952ST">ST</dfn> = &amp;<a class="local col1 ref" href="#951MF" title='MF' data-ref="951MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="4861">4861</th><td>  <em>const</em> <span class="namespace">AMDGPU::</span><a class="type" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGBaseOpcodeInfo" title='llvm::AMDGPU::MIMGBaseOpcodeInfo' data-ref="llvm::AMDGPU::MIMGBaseOpcodeInfo">MIMGBaseOpcodeInfo</a> *<dfn class="local col3 decl" id="953BaseOpcode" title='BaseOpcode' data-type='const AMDGPU::MIMGBaseOpcodeInfo *' data-ref="953BaseOpcode">BaseOpcode</dfn> =</td></tr>
<tr><th id="4862">4862</th><td>      <span class="namespace">AMDGPU::</span><a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU21getMIMGBaseOpcodeInfoEj" title='llvm::AMDGPU::getMIMGBaseOpcodeInfo' data-ref="_ZN4llvm6AMDGPU21getMIMGBaseOpcodeInfoEj">getMIMGBaseOpcodeInfo</a>(<a class="local col8 ref" href="#948Intr" title='Intr' data-ref="948Intr">Intr</a>-&gt;<a class="ref" href="AMDGPUInstrInfo.h.html#llvm::AMDGPU::ImageDimIntrinsicInfo::BaseOpcode" title='llvm::AMDGPU::ImageDimIntrinsicInfo::BaseOpcode' data-ref="llvm::AMDGPU::ImageDimIntrinsicInfo::BaseOpcode">BaseOpcode</a>);</td></tr>
<tr><th id="4863">4863</th><td>  <em>const</em> <span class="namespace">AMDGPU::</span><a class="type" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGDimInfo" title='llvm::AMDGPU::MIMGDimInfo' data-ref="llvm::AMDGPU::MIMGDimInfo">MIMGDimInfo</a> *<dfn class="local col4 decl" id="954DimInfo" title='DimInfo' data-type='const AMDGPU::MIMGDimInfo *' data-ref="954DimInfo">DimInfo</dfn> = AMDGPU::getMIMGDimInfo(Intr-&gt;Dim);</td></tr>
<tr><th id="4864">4864</th><td>  <em>const</em> <span class="namespace">AMDGPU::</span><a class="type" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGLZMappingInfo" title='llvm::AMDGPU::MIMGLZMappingInfo' data-ref="llvm::AMDGPU::MIMGLZMappingInfo">MIMGLZMappingInfo</a> *<dfn class="local col5 decl" id="955LZMappingInfo" title='LZMappingInfo' data-type='const AMDGPU::MIMGLZMappingInfo *' data-ref="955LZMappingInfo">LZMappingInfo</dfn> =</td></tr>
<tr><th id="4865">4865</th><td>      <span class="namespace">AMDGPU::</span><a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU20getMIMGLZMappingInfoEj" title='llvm::AMDGPU::getMIMGLZMappingInfo' data-ref="_ZN4llvm6AMDGPU20getMIMGLZMappingInfoEj">getMIMGLZMappingInfo</a>(<a class="local col8 ref" href="#948Intr" title='Intr' data-ref="948Intr">Intr</a>-&gt;<a class="ref" href="AMDGPUInstrInfo.h.html#llvm::AMDGPU::ImageDimIntrinsicInfo::BaseOpcode" title='llvm::AMDGPU::ImageDimIntrinsicInfo::BaseOpcode' data-ref="llvm::AMDGPU::ImageDimIntrinsicInfo::BaseOpcode">BaseOpcode</a>);</td></tr>
<tr><th id="4866">4866</th><td>  <em>const</em> <span class="namespace">AMDGPU::</span><a class="type" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGMIPMappingInfo" title='llvm::AMDGPU::MIMGMIPMappingInfo' data-ref="llvm::AMDGPU::MIMGMIPMappingInfo">MIMGMIPMappingInfo</a> *<dfn class="local col6 decl" id="956MIPMappingInfo" title='MIPMappingInfo' data-type='const AMDGPU::MIMGMIPMappingInfo *' data-ref="956MIPMappingInfo">MIPMappingInfo</dfn> =</td></tr>
<tr><th id="4867">4867</th><td>      <span class="namespace">AMDGPU::</span><a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU21getMIMGMIPMappingInfoEj" title='llvm::AMDGPU::getMIMGMIPMappingInfo' data-ref="_ZN4llvm6AMDGPU21getMIMGMIPMappingInfoEj">getMIMGMIPMappingInfo</a>(<a class="local col8 ref" href="#948Intr" title='Intr' data-ref="948Intr">Intr</a>-&gt;<a class="ref" href="AMDGPUInstrInfo.h.html#llvm::AMDGPU::ImageDimIntrinsicInfo::BaseOpcode" title='llvm::AMDGPU::ImageDimIntrinsicInfo::BaseOpcode' data-ref="llvm::AMDGPU::ImageDimIntrinsicInfo::BaseOpcode">BaseOpcode</a>);</td></tr>
<tr><th id="4868">4868</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="957IntrOpcode" title='IntrOpcode' data-type='unsigned int' data-ref="957IntrOpcode">IntrOpcode</dfn> = <a class="local col8 ref" href="#948Intr" title='Intr' data-ref="948Intr">Intr</a>-&gt;<a class="ref" href="AMDGPUInstrInfo.h.html#llvm::AMDGPU::ImageDimIntrinsicInfo::BaseOpcode" title='llvm::AMDGPU::ImageDimIntrinsicInfo::BaseOpcode' data-ref="llvm::AMDGPU::ImageDimIntrinsicInfo::BaseOpcode">BaseOpcode</a>;</td></tr>
<tr><th id="4869">4869</th><td>  <em>bool</em> <dfn class="local col8 decl" id="958IsGFX10" title='IsGFX10' data-type='bool' data-ref="958IsGFX10">IsGFX10</dfn> = <a class="member" href="SIISelLowering.h.html#llvm::SITargetLowering::Subtarget" title='llvm::SITargetLowering::Subtarget' data-ref="llvm::SITargetLowering::Subtarget">Subtarget</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget13getGenerationEv" title='llvm::GCNSubtarget::getGeneration' data-ref="_ZNK4llvm12GCNSubtarget13getGenerationEv">getGeneration</a>() &gt;= <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget">AMDGPUSubtarget</a>::<a class="enum" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::Generation::GFX10" title='llvm::AMDGPUSubtarget::Generation::GFX10' data-ref="llvm::AMDGPUSubtarget::Generation::GFX10">GFX10</a>;</td></tr>
<tr><th id="4870">4870</th><td></td></tr>
<tr><th id="4871">4871</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a>, <var>3</var>&gt; <dfn class="local col9 decl" id="959ResultTypes" title='ResultTypes' data-type='SmallVector&lt;llvm::EVT, 3&gt;' data-ref="959ResultTypes">ResultTypes</dfn><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ET_S1_" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ET_S1_">(</a><a class="local col7 ref" href="#947Op" title='Op' data-ref="947Op">Op</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode11value_beginEv" title='llvm::SDNode::value_begin' data-ref="_ZNK4llvm6SDNode11value_beginEv">value_begin</a>(), <a class="local col7 ref" href="#947Op" title='Op' data-ref="947Op">Op</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9value_endEv" title='llvm::SDNode::value_end' data-ref="_ZNK4llvm6SDNode9value_endEv">value_end</a>());</td></tr>
<tr><th id="4872">4872</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a>, <var>3</var>&gt; <dfn class="local col0 decl" id="960OrigResultTypes" title='OrigResultTypes' data-type='SmallVector&lt;llvm::EVT, 3&gt;' data-ref="960OrigResultTypes">OrigResultTypes</dfn><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ET_S1_" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ET_S1_">(</a><a class="local col7 ref" href="#947Op" title='Op' data-ref="947Op">Op</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode11value_beginEv" title='llvm::SDNode::value_begin' data-ref="_ZNK4llvm6SDNode11value_beginEv">value_begin</a>(), <a class="local col7 ref" href="#947Op" title='Op' data-ref="947Op">Op</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9value_endEv" title='llvm::SDNode::value_end' data-ref="_ZNK4llvm6SDNode9value_endEv">value_end</a>());</td></tr>
<tr><th id="4873">4873</th><td>  <em>bool</em> <dfn class="local col1 decl" id="961IsD16" title='IsD16' data-type='bool' data-ref="961IsD16">IsD16</dfn> = <b>false</b>;</td></tr>
<tr><th id="4874">4874</th><td>  <em>bool</em> <dfn class="local col2 decl" id="962IsA16" title='IsA16' data-type='bool' data-ref="962IsA16">IsA16</dfn> = <b>false</b>;</td></tr>
<tr><th id="4875">4875</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev"></a><dfn class="local col3 decl" id="963VData" title='VData' data-type='llvm::SDValue' data-ref="963VData">VData</dfn>;</td></tr>
<tr><th id="4876">4876</th><td>  <em>int</em> <dfn class="local col4 decl" id="964NumVDataDwords" title='NumVDataDwords' data-type='int' data-ref="964NumVDataDwords">NumVDataDwords</dfn>;</td></tr>
<tr><th id="4877">4877</th><td>  <em>bool</em> <dfn class="local col5 decl" id="965AdjustRetType" title='AdjustRetType' data-type='bool' data-ref="965AdjustRetType">AdjustRetType</dfn> = <b>false</b>;</td></tr>
<tr><th id="4878">4878</th><td></td></tr>
<tr><th id="4879">4879</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="966AddrIdx" title='AddrIdx' data-type='unsigned int' data-ref="966AddrIdx">AddrIdx</dfn>; <i>// Index of first address argument</i></td></tr>
<tr><th id="4880">4880</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="967DMask" title='DMask' data-type='unsigned int' data-ref="967DMask">DMask</dfn>;</td></tr>
<tr><th id="4881">4881</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="968DMaskLanes" title='DMaskLanes' data-type='unsigned int' data-ref="968DMaskLanes">DMaskLanes</dfn> = <var>0</var>;</td></tr>
<tr><th id="4882">4882</th><td></td></tr>
<tr><th id="4883">4883</th><td>  <b>if</b> (<a class="local col3 ref" href="#953BaseOpcode" title='BaseOpcode' data-ref="953BaseOpcode">BaseOpcode</a>-&gt;<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGBaseOpcodeInfo::Atomic" title='llvm::AMDGPU::MIMGBaseOpcodeInfo::Atomic' data-ref="llvm::AMDGPU::MIMGBaseOpcodeInfo::Atomic">Atomic</a>) {</td></tr>
<tr><th id="4884">4884</th><td>    <a class="local col3 ref" href="#963VData" title='VData' data-ref="963VData">VData</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col7 ref" href="#947Op" title='Op' data-ref="947Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="4885">4885</th><td></td></tr>
<tr><th id="4886">4886</th><td>    <em>bool</em> <dfn class="local col9 decl" id="969Is64Bit" title='Is64Bit' data-type='bool' data-ref="969Is64Bit">Is64Bit</dfn> = <a class="local col3 ref" href="#963VData" title='VData' data-ref="963VData">VData</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>() <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>;</td></tr>
<tr><th id="4887">4887</th><td>    <b>if</b> (<a class="local col3 ref" href="#953BaseOpcode" title='BaseOpcode' data-ref="953BaseOpcode">BaseOpcode</a>-&gt;<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGBaseOpcodeInfo::AtomicX2" title='llvm::AMDGPU::MIMGBaseOpcodeInfo::AtomicX2' data-ref="llvm::AMDGPU::MIMGBaseOpcodeInfo::AtomicX2">AtomicX2</a>) {</td></tr>
<tr><th id="4888">4888</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="970VData2" title='VData2' data-type='llvm::SDValue' data-ref="970VData2">VData2</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#947Op" title='Op' data-ref="947Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>3</var>);</td></tr>
<tr><th id="4889">4889</th><td>      <a class="local col3 ref" href="#963VData" title='VData' data-ref="963VData">VData</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col9 ref" href="#949DAG" title='DAG' data-ref="949DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getBuildVectorENS_3EVTERKNS_5SDLocENS_8ArrayRefINS_7SDValueEEE" title='llvm::SelectionDAG::getBuildVector' data-ref="_ZN4llvm12SelectionDAG14getBuildVectorENS_3EVTERKNS_5SDLocENS_8ArrayRefINS_7SDValueEEE">getBuildVector</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="local col9 ref" href="#969Is64Bit" title='Is64Bit' data-ref="969Is64Bit">Is64Bit</a> ? <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i64" title='llvm::MVT::SimpleValueType::v2i64' data-ref="llvm::MVT::SimpleValueType::v2i64">v2i64</a> : <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i32" title='llvm::MVT::SimpleValueType::v2i32' data-ref="llvm::MVT::SimpleValueType::v2i32">v2i32</a>, <a class="local col0 ref" href="#950DL" title='DL' data-ref="950DL">DL</a>,</td></tr>
<tr><th id="4890">4890</th><td>                                 <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#963VData" title='VData' data-ref="963VData">VData</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#970VData2" title='VData2' data-ref="970VData2">VData2</a>});</td></tr>
<tr><th id="4891">4891</th><td>      <b>if</b> (<a class="local col9 ref" href="#969Is64Bit" title='Is64Bit' data-ref="969Is64Bit">Is64Bit</a>)</td></tr>
<tr><th id="4892">4892</th><td>        <a class="local col3 ref" href="#963VData" title='VData' data-ref="963VData">VData</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col9 ref" href="#949DAG" title='DAG' data-ref="949DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG10getBitcastENS_3EVTENS_7SDValueE" title='llvm::SelectionDAG::getBitcast' data-ref="_ZN4llvm12SelectionDAG10getBitcastENS_3EVTENS_7SDValueE">getBitcast</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i32" title='llvm::MVT::SimpleValueType::v4i32' data-ref="llvm::MVT::SimpleValueType::v4i32">v4i32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#963VData" title='VData' data-ref="963VData">VData</a>);</td></tr>
<tr><th id="4893">4893</th><td></td></tr>
<tr><th id="4894">4894</th><td>      <a class="local col9 ref" href="#959ResultTypes" title='ResultTypes' data-ref="959ResultTypes">ResultTypes</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::operator=' data-ref="_ZN4llvm3EVTaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="local col9 ref" href="#969Is64Bit" title='Is64Bit' data-ref="969Is64Bit">Is64Bit</a> ? <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i64" title='llvm::MVT::SimpleValueType::v2i64' data-ref="llvm::MVT::SimpleValueType::v2i64">v2i64</a> : <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i32" title='llvm::MVT::SimpleValueType::v2i32' data-ref="llvm::MVT::SimpleValueType::v2i32">v2i32</a>;</td></tr>
<tr><th id="4895">4895</th><td>      <a class="local col7 ref" href="#967DMask" title='DMask' data-ref="967DMask">DMask</a> = <a class="local col9 ref" href="#969Is64Bit" title='Is64Bit' data-ref="969Is64Bit">Is64Bit</a> ? <var>0xf</var> : <var>0x3</var>;</td></tr>
<tr><th id="4896">4896</th><td>      <a class="local col4 ref" href="#964NumVDataDwords" title='NumVDataDwords' data-ref="964NumVDataDwords">NumVDataDwords</a> = <a class="local col9 ref" href="#969Is64Bit" title='Is64Bit' data-ref="969Is64Bit">Is64Bit</a> ? <var>4</var> : <var>2</var>;</td></tr>
<tr><th id="4897">4897</th><td>      <a class="local col6 ref" href="#966AddrIdx" title='AddrIdx' data-ref="966AddrIdx">AddrIdx</a> = <var>4</var>;</td></tr>
<tr><th id="4898">4898</th><td>    } <b>else</b> {</td></tr>
<tr><th id="4899">4899</th><td>      <a class="local col7 ref" href="#967DMask" title='DMask' data-ref="967DMask">DMask</a> = <a class="local col9 ref" href="#969Is64Bit" title='Is64Bit' data-ref="969Is64Bit">Is64Bit</a> ? <var>0x3</var> : <var>0x1</var>;</td></tr>
<tr><th id="4900">4900</th><td>      <a class="local col4 ref" href="#964NumVDataDwords" title='NumVDataDwords' data-ref="964NumVDataDwords">NumVDataDwords</a> = <a class="local col9 ref" href="#969Is64Bit" title='Is64Bit' data-ref="969Is64Bit">Is64Bit</a> ? <var>2</var> : <var>1</var>;</td></tr>
<tr><th id="4901">4901</th><td>      <a class="local col6 ref" href="#966AddrIdx" title='AddrIdx' data-ref="966AddrIdx">AddrIdx</a> = <var>3</var>;</td></tr>
<tr><th id="4902">4902</th><td>    }</td></tr>
<tr><th id="4903">4903</th><td>  } <b>else</b> {</td></tr>
<tr><th id="4904">4904</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="971DMaskIdx" title='DMaskIdx' data-type='unsigned int' data-ref="971DMaskIdx">DMaskIdx</dfn> = <a class="local col3 ref" href="#953BaseOpcode" title='BaseOpcode' data-ref="953BaseOpcode">BaseOpcode</a>-&gt;<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGBaseOpcodeInfo::Store" title='llvm::AMDGPU::MIMGBaseOpcodeInfo::Store' data-ref="llvm::AMDGPU::MIMGBaseOpcodeInfo::Store">Store</a> ? <var>3</var> : <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MemSDNode" title='llvm::MemSDNode' data-ref="llvm::MemSDNode">MemSDNode</a>&gt;(<a class="local col7 ref" href="#947Op" title='Op' data-ref="947Op">Op</a>) ? <var>2</var> : <var>1</var>;</td></tr>
<tr><th id="4905">4905</th><td>    <em>auto</em> <dfn class="local col2 decl" id="972DMaskConst" title='DMaskConst' data-type='llvm::ConstantSDNode *' data-ref="972DMaskConst">DMaskConst</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERKT0_" title='llvm::cast' data-ref="_ZN4llvm4castERKT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col7 ref" href="#947Op" title='Op' data-ref="947Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#971DMaskIdx" title='DMaskIdx' data-ref="971DMaskIdx">DMaskIdx</a>));</td></tr>
<tr><th id="4906">4906</th><td>    <a class="local col7 ref" href="#967DMask" title='DMask' data-ref="967DMask">DMask</a> = <a class="local col2 ref" href="#972DMaskConst" title='DMaskConst' data-ref="972DMaskConst">DMaskConst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="4907">4907</th><td>    <a class="local col8 ref" href="#968DMaskLanes" title='DMaskLanes' data-ref="968DMaskLanes">DMaskLanes</a> = <a class="local col3 ref" href="#953BaseOpcode" title='BaseOpcode' data-ref="953BaseOpcode">BaseOpcode</a>-&gt;<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGBaseOpcodeInfo::Gather4" title='llvm::AMDGPU::MIMGBaseOpcodeInfo::Gather4' data-ref="llvm::AMDGPU::MIMGBaseOpcodeInfo::Gather4">Gather4</a> ? <var>4</var> : <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm15countPopulationET_" title='llvm::countPopulation' data-ref="_ZN4llvm15countPopulationET_">countPopulation</a>(<a class="local col7 ref" href="#967DMask" title='DMask' data-ref="967DMask">DMask</a>);</td></tr>
<tr><th id="4908">4908</th><td></td></tr>
<tr><th id="4909">4909</th><td>    <b>if</b> (<a class="local col3 ref" href="#953BaseOpcode" title='BaseOpcode' data-ref="953BaseOpcode">BaseOpcode</a>-&gt;<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGBaseOpcodeInfo::Store" title='llvm::AMDGPU::MIMGBaseOpcodeInfo::Store' data-ref="llvm::AMDGPU::MIMGBaseOpcodeInfo::Store">Store</a>) {</td></tr>
<tr><th id="4910">4910</th><td>      <a class="local col3 ref" href="#963VData" title='VData' data-ref="963VData">VData</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col7 ref" href="#947Op" title='Op' data-ref="947Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="4911">4911</th><td></td></tr>
<tr><th id="4912">4912</th><td>      <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col3 decl" id="973StoreVT" title='StoreVT' data-type='llvm::MVT' data-ref="973StoreVT">StoreVT</dfn> = <a class="local col3 ref" href="#963VData" title='VData' data-ref="963VData">VData</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue18getSimpleValueTypeEv" title='llvm::SDValue::getSimpleValueType' data-ref="_ZNK4llvm7SDValue18getSimpleValueTypeEv">getSimpleValueType</a>();</td></tr>
<tr><th id="4913">4913</th><td>      <b>if</b> (<a class="local col3 ref" href="#973StoreVT" title='StoreVT' data-ref="973StoreVT">StoreVT</a>.<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT13getScalarTypeEv" title='llvm::MVT::getScalarType' data-ref="_ZNK4llvm3MVT13getScalarTypeEv">getScalarType</a>() <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f16" title='llvm::MVT::SimpleValueType::f16' data-ref="llvm::MVT::SimpleValueType::f16">f16</a>) {</td></tr>
<tr><th id="4914">4914</th><td>        <b>if</b> (<a class="member" href="SIISelLowering.h.html#llvm::SITargetLowering::Subtarget" title='llvm::SITargetLowering::Subtarget' data-ref="llvm::SITargetLowering::Subtarget">Subtarget</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget13getGenerationEv" title='llvm::GCNSubtarget::getGeneration' data-ref="_ZNK4llvm12GCNSubtarget13getGenerationEv">getGeneration</a>() &lt; <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget">AMDGPUSubtarget</a>::<a class="enum" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::Generation::VOLCANIC_ISLANDS" title='llvm::AMDGPUSubtarget::Generation::VOLCANIC_ISLANDS' data-ref="llvm::AMDGPUSubtarget::Generation::VOLCANIC_ISLANDS">VOLCANIC_ISLANDS</a> ||</td></tr>
<tr><th id="4915">4915</th><td>            !<a class="local col3 ref" href="#953BaseOpcode" title='BaseOpcode' data-ref="953BaseOpcode">BaseOpcode</a>-&gt;<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGBaseOpcodeInfo::HasD16" title='llvm::AMDGPU::MIMGBaseOpcodeInfo::HasD16' data-ref="llvm::AMDGPU::MIMGBaseOpcodeInfo::HasD16">HasD16</a>)</td></tr>
<tr><th id="4916">4916</th><td>          <b>return</b> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EOS0_"></a><a class="local col7 ref" href="#947Op" title='Op' data-ref="947Op">Op</a>; <i>// D16 is unsupported for this instruction</i></td></tr>
<tr><th id="4917">4917</th><td></td></tr>
<tr><th id="4918">4918</th><td>        <a class="local col1 ref" href="#961IsD16" title='IsD16' data-ref="961IsD16">IsD16</a> = <b>true</b>;</td></tr>
<tr><th id="4919">4919</th><td>        <a class="local col3 ref" href="#963VData" title='VData' data-ref="963VData">VData</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="#_ZNK4llvm16SITargetLowering14handleD16VDataENS_7SDValueERNS_12SelectionDAGE" title='llvm::SITargetLowering::handleD16VData' data-ref="_ZNK4llvm16SITargetLowering14handleD16VDataENS_7SDValueERNS_12SelectionDAGE">handleD16VData</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#963VData" title='VData' data-ref="963VData">VData</a>, <span class='refarg'><a class="local col9 ref" href="#949DAG" title='DAG' data-ref="949DAG">DAG</a></span>);</td></tr>
<tr><th id="4920">4920</th><td>      }</td></tr>
<tr><th id="4921">4921</th><td></td></tr>
<tr><th id="4922">4922</th><td>      <a class="local col4 ref" href="#964NumVDataDwords" title='NumVDataDwords' data-ref="964NumVDataDwords">NumVDataDwords</a> = (<a class="local col3 ref" href="#963VData" title='VData' data-ref="963VData">VData</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>().<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getSizeInBitsEv" title='llvm::EVT::getSizeInBits' data-ref="_ZNK4llvm3EVT13getSizeInBitsEv">getSizeInBits</a>() + <var>31</var>) / <var>32</var>;</td></tr>
<tr><th id="4923">4923</th><td>    } <b>else</b> {</td></tr>
<tr><th id="4924">4924</th><td>      <i>// Work out the num dwords based on the dmask popcount and underlying type</i></td></tr>
<tr><th id="4925">4925</th><td><i>      // and whether packing is supported.</i></td></tr>
<tr><th id="4926">4926</th><td>      <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col4 decl" id="974LoadVT" title='LoadVT' data-type='llvm::MVT' data-ref="974LoadVT">LoadVT</dfn> = <a class="local col9 ref" href="#959ResultTypes" title='ResultTypes' data-ref="959ResultTypes">ResultTypes</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT11getSimpleVTEv" title='llvm::EVT::getSimpleVT' data-ref="_ZNK4llvm3EVT11getSimpleVTEv">getSimpleVT</a>();</td></tr>
<tr><th id="4927">4927</th><td>      <b>if</b> (<a class="local col4 ref" href="#974LoadVT" title='LoadVT' data-ref="974LoadVT">LoadVT</a>.<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT13getScalarTypeEv" title='llvm::MVT::getScalarType' data-ref="_ZNK4llvm3MVT13getScalarTypeEv">getScalarType</a>() <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f16" title='llvm::MVT::SimpleValueType::f16' data-ref="llvm::MVT::SimpleValueType::f16">f16</a>) {</td></tr>
<tr><th id="4928">4928</th><td>        <b>if</b> (<a class="member" href="SIISelLowering.h.html#llvm::SITargetLowering::Subtarget" title='llvm::SITargetLowering::Subtarget' data-ref="llvm::SITargetLowering::Subtarget">Subtarget</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget13getGenerationEv" title='llvm::GCNSubtarget::getGeneration' data-ref="_ZNK4llvm12GCNSubtarget13getGenerationEv">getGeneration</a>() &lt; <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget">AMDGPUSubtarget</a>::<a class="enum" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::Generation::VOLCANIC_ISLANDS" title='llvm::AMDGPUSubtarget::Generation::VOLCANIC_ISLANDS' data-ref="llvm::AMDGPUSubtarget::Generation::VOLCANIC_ISLANDS">VOLCANIC_ISLANDS</a> ||</td></tr>
<tr><th id="4929">4929</th><td>            !<a class="local col3 ref" href="#953BaseOpcode" title='BaseOpcode' data-ref="953BaseOpcode">BaseOpcode</a>-&gt;<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGBaseOpcodeInfo::HasD16" title='llvm::AMDGPU::MIMGBaseOpcodeInfo::HasD16' data-ref="llvm::AMDGPU::MIMGBaseOpcodeInfo::HasD16">HasD16</a>)</td></tr>
<tr><th id="4930">4930</th><td>          <b>return</b> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EOS0_"></a><a class="local col7 ref" href="#947Op" title='Op' data-ref="947Op">Op</a>; <i>// D16 is unsupported for this instruction</i></td></tr>
<tr><th id="4931">4931</th><td></td></tr>
<tr><th id="4932">4932</th><td>        <a class="local col1 ref" href="#961IsD16" title='IsD16' data-ref="961IsD16">IsD16</a> = <b>true</b>;</td></tr>
<tr><th id="4933">4933</th><td>      }</td></tr>
<tr><th id="4934">4934</th><td></td></tr>
<tr><th id="4935">4935</th><td>      <i>// Confirm that the return type is large enough for the dmask specified</i></td></tr>
<tr><th id="4936">4936</th><td>      <b>if</b> ((<a class="local col4 ref" href="#974LoadVT" title='LoadVT' data-ref="974LoadVT">LoadVT</a>.<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT8isVectorEv" title='llvm::MVT::isVector' data-ref="_ZNK4llvm3MVT8isVectorEv">isVector</a>() &amp;&amp; <a class="local col4 ref" href="#974LoadVT" title='LoadVT' data-ref="974LoadVT">LoadVT</a>.<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT20getVectorNumElementsEv" title='llvm::MVT::getVectorNumElements' data-ref="_ZNK4llvm3MVT20getVectorNumElementsEv">getVectorNumElements</a>() &lt; <a class="local col8 ref" href="#968DMaskLanes" title='DMaskLanes' data-ref="968DMaskLanes">DMaskLanes</a>) ||</td></tr>
<tr><th id="4937">4937</th><td>          (!<a class="local col4 ref" href="#974LoadVT" title='LoadVT' data-ref="974LoadVT">LoadVT</a>.<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT8isVectorEv" title='llvm::MVT::isVector' data-ref="_ZNK4llvm3MVT8isVectorEv">isVector</a>() &amp;&amp; <a class="local col8 ref" href="#968DMaskLanes" title='DMaskLanes' data-ref="968DMaskLanes">DMaskLanes</a> &gt; <var>1</var>))</td></tr>
<tr><th id="4938">4938</th><td>          <b>return</b> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EOS0_"></a><a class="local col7 ref" href="#947Op" title='Op' data-ref="947Op">Op</a>;</td></tr>
<tr><th id="4939">4939</th><td></td></tr>
<tr><th id="4940">4940</th><td>      <b>if</b> (<a class="local col1 ref" href="#961IsD16" title='IsD16' data-ref="961IsD16">IsD16</a> &amp;&amp; !<a class="member" href="SIISelLowering.h.html#llvm::SITargetLowering::Subtarget" title='llvm::SITargetLowering::Subtarget' data-ref="llvm::SITargetLowering::Subtarget">Subtarget</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget18hasUnpackedD16VMemEv" title='llvm::GCNSubtarget::hasUnpackedD16VMem' data-ref="_ZNK4llvm12GCNSubtarget18hasUnpackedD16VMemEv">hasUnpackedD16VMem</a>())</td></tr>
<tr><th id="4941">4941</th><td>        <a class="local col4 ref" href="#964NumVDataDwords" title='NumVDataDwords' data-ref="964NumVDataDwords">NumVDataDwords</a> = (<a class="local col8 ref" href="#968DMaskLanes" title='DMaskLanes' data-ref="968DMaskLanes">DMaskLanes</a> + <var>1</var>) / <var>2</var>;</td></tr>
<tr><th id="4942">4942</th><td>      <b>else</b></td></tr>
<tr><th id="4943">4943</th><td>        <a class="local col4 ref" href="#964NumVDataDwords" title='NumVDataDwords' data-ref="964NumVDataDwords">NumVDataDwords</a> = <a class="local col8 ref" href="#968DMaskLanes" title='DMaskLanes' data-ref="968DMaskLanes">DMaskLanes</a>;</td></tr>
<tr><th id="4944">4944</th><td></td></tr>
<tr><th id="4945">4945</th><td>      <a class="local col5 ref" href="#965AdjustRetType" title='AdjustRetType' data-ref="965AdjustRetType">AdjustRetType</a> = <b>true</b>;</td></tr>
<tr><th id="4946">4946</th><td>    }</td></tr>
<tr><th id="4947">4947</th><td></td></tr>
<tr><th id="4948">4948</th><td>    <a class="local col6 ref" href="#966AddrIdx" title='AddrIdx' data-ref="966AddrIdx">AddrIdx</a> = <a class="local col1 ref" href="#971DMaskIdx" title='DMaskIdx' data-ref="971DMaskIdx">DMaskIdx</a> + <var>1</var>;</td></tr>
<tr><th id="4949">4949</th><td>  }</td></tr>
<tr><th id="4950">4950</th><td></td></tr>
<tr><th id="4951">4951</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="975NumGradients" title='NumGradients' data-type='unsigned int' data-ref="975NumGradients">NumGradients</dfn> = <a class="local col3 ref" href="#953BaseOpcode" title='BaseOpcode' data-ref="953BaseOpcode">BaseOpcode</a>-&gt;<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGBaseOpcodeInfo::Gradients" title='llvm::AMDGPU::MIMGBaseOpcodeInfo::Gradients' data-ref="llvm::AMDGPU::MIMGBaseOpcodeInfo::Gradients">Gradients</a> ? <a class="local col4 ref" href="#954DimInfo" title='DimInfo' data-ref="954DimInfo">DimInfo</a>-&gt;<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGDimInfo::NumGradients" title='llvm::AMDGPU::MIMGDimInfo::NumGradients' data-ref="llvm::AMDGPU::MIMGDimInfo::NumGradients">NumGradients</a> : <var>0</var>;</td></tr>
<tr><th id="4952">4952</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="976NumCoords" title='NumCoords' data-type='unsigned int' data-ref="976NumCoords">NumCoords</dfn> = <a class="local col3 ref" href="#953BaseOpcode" title='BaseOpcode' data-ref="953BaseOpcode">BaseOpcode</a>-&gt;<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGBaseOpcodeInfo::Coordinates" title='llvm::AMDGPU::MIMGBaseOpcodeInfo::Coordinates' data-ref="llvm::AMDGPU::MIMGBaseOpcodeInfo::Coordinates">Coordinates</a> ? <a class="local col4 ref" href="#954DimInfo" title='DimInfo' data-ref="954DimInfo">DimInfo</a>-&gt;<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGDimInfo::NumCoords" title='llvm::AMDGPU::MIMGDimInfo::NumCoords' data-ref="llvm::AMDGPU::MIMGDimInfo::NumCoords">NumCoords</a> : <var>0</var>;</td></tr>
<tr><th id="4953">4953</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="977NumLCM" title='NumLCM' data-type='unsigned int' data-ref="977NumLCM">NumLCM</dfn> = <a class="local col3 ref" href="#953BaseOpcode" title='BaseOpcode' data-ref="953BaseOpcode">BaseOpcode</a>-&gt;<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGBaseOpcodeInfo::LodOrClampOrMip" title='llvm::AMDGPU::MIMGBaseOpcodeInfo::LodOrClampOrMip' data-ref="llvm::AMDGPU::MIMGBaseOpcodeInfo::LodOrClampOrMip">LodOrClampOrMip</a> ? <var>1</var> : <var>0</var>;</td></tr>
<tr><th id="4954">4954</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="978NumVAddrs" title='NumVAddrs' data-type='unsigned int' data-ref="978NumVAddrs">NumVAddrs</dfn> = <a class="local col3 ref" href="#953BaseOpcode" title='BaseOpcode' data-ref="953BaseOpcode">BaseOpcode</a>-&gt;<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGBaseOpcodeInfo::NumExtraArgs" title='llvm::AMDGPU::MIMGBaseOpcodeInfo::NumExtraArgs' data-ref="llvm::AMDGPU::MIMGBaseOpcodeInfo::NumExtraArgs">NumExtraArgs</a> + <a class="local col5 ref" href="#975NumGradients" title='NumGradients' data-ref="975NumGradients">NumGradients</a> +</td></tr>
<tr><th id="4955">4955</th><td>                       <a class="local col6 ref" href="#976NumCoords" title='NumCoords' data-ref="976NumCoords">NumCoords</a> + <a class="local col7 ref" href="#977NumLCM" title='NumLCM' data-ref="977NumLCM">NumLCM</a>;</td></tr>
<tr><th id="4956">4956</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="979NumMIVAddrs" title='NumMIVAddrs' data-type='unsigned int' data-ref="979NumMIVAddrs">NumMIVAddrs</dfn> = <a class="local col8 ref" href="#978NumVAddrs" title='NumVAddrs' data-ref="978NumVAddrs">NumVAddrs</a>;</td></tr>
<tr><th id="4957">4957</th><td></td></tr>
<tr><th id="4958">4958</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col0 decl" id="980VAddrs" title='VAddrs' data-type='SmallVector&lt;llvm::SDValue, 4&gt;' data-ref="980VAddrs">VAddrs</dfn>;</td></tr>
<tr><th id="4959">4959</th><td></td></tr>
<tr><th id="4960">4960</th><td>  <i>// Optimize _L to _LZ when _L is zero</i></td></tr>
<tr><th id="4961">4961</th><td>  <b>if</b> (<a class="local col5 ref" href="#955LZMappingInfo" title='LZMappingInfo' data-ref="955LZMappingInfo">LZMappingInfo</a>) {</td></tr>
<tr><th id="4962">4962</th><td>    <b>if</b> (<em>auto</em> <dfn class="local col1 decl" id="981ConstantLod" title='ConstantLod' data-type='llvm::ConstantFPSDNode *' data-ref="981ConstantLod"><a class="local col1 ref" href="#981ConstantLod" title='ConstantLod' data-ref="981ConstantLod">ConstantLod</a></dfn> =</td></tr>
<tr><th id="4963">4963</th><td>         <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERKT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERKT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantFPSDNode" title='llvm::ConstantFPSDNode' data-ref="llvm::ConstantFPSDNode">ConstantFPSDNode</a>&gt;(<a class="local col7 ref" href="#947Op" title='Op' data-ref="947Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#966AddrIdx" title='AddrIdx' data-ref="966AddrIdx">AddrIdx</a>+<a class="local col8 ref" href="#978NumVAddrs" title='NumVAddrs' data-ref="978NumVAddrs">NumVAddrs</a>-<var>1</var>))) {</td></tr>
<tr><th id="4964">4964</th><td>      <b>if</b> (<a class="local col1 ref" href="#981ConstantLod" title='ConstantLod' data-ref="981ConstantLod">ConstantLod</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm16ConstantFPSDNode6isZeroEv" title='llvm::ConstantFPSDNode::isZero' data-ref="_ZNK4llvm16ConstantFPSDNode6isZeroEv">isZero</a>() || <a class="local col1 ref" href="#981ConstantLod" title='ConstantLod' data-ref="981ConstantLod">ConstantLod</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm16ConstantFPSDNode10isNegativeEv" title='llvm::ConstantFPSDNode::isNegative' data-ref="_ZNK4llvm16ConstantFPSDNode10isNegativeEv">isNegative</a>()) {</td></tr>
<tr><th id="4965">4965</th><td>        IntrOpcode = LZMappingInfo-&gt;LZ;  <i>// set new opcode to _lz variant of _l</i></td></tr>
<tr><th id="4966">4966</th><td>        <a class="local col9 ref" href="#979NumMIVAddrs" title='NumMIVAddrs' data-ref="979NumMIVAddrs">NumMIVAddrs</a>--;               <i>// remove 'lod'</i></td></tr>
<tr><th id="4967">4967</th><td>      }</td></tr>
<tr><th id="4968">4968</th><td>    }</td></tr>
<tr><th id="4969">4969</th><td>  }</td></tr>
<tr><th id="4970">4970</th><td></td></tr>
<tr><th id="4971">4971</th><td>  <i>// Optimize _mip away, when 'lod' is zero</i></td></tr>
<tr><th id="4972">4972</th><td>  <b>if</b> (<a class="local col6 ref" href="#956MIPMappingInfo" title='MIPMappingInfo' data-ref="956MIPMappingInfo">MIPMappingInfo</a>) {</td></tr>
<tr><th id="4973">4973</th><td>    <b>if</b> (<em>auto</em> <dfn class="local col2 decl" id="982ConstantLod" title='ConstantLod' data-type='llvm::ConstantSDNode *' data-ref="982ConstantLod"><a class="local col2 ref" href="#982ConstantLod" title='ConstantLod' data-ref="982ConstantLod">ConstantLod</a></dfn> =</td></tr>
<tr><th id="4974">4974</th><td>         <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERKT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERKT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col7 ref" href="#947Op" title='Op' data-ref="947Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#966AddrIdx" title='AddrIdx' data-ref="966AddrIdx">AddrIdx</a>+<a class="local col8 ref" href="#978NumVAddrs" title='NumVAddrs' data-ref="978NumVAddrs">NumVAddrs</a>-<var>1</var>))) {</td></tr>
<tr><th id="4975">4975</th><td>      <b>if</b> (<a class="local col2 ref" href="#982ConstantLod" title='ConstantLod' data-ref="982ConstantLod">ConstantLod</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode11isNullValueEv" title='llvm::ConstantSDNode::isNullValue' data-ref="_ZNK4llvm14ConstantSDNode11isNullValueEv">isNullValue</a>()) {</td></tr>
<tr><th id="4976">4976</th><td>        IntrOpcode = MIPMappingInfo-&gt;NONMIP;  <i>// set new opcode to variant without _mip</i></td></tr>
<tr><th id="4977">4977</th><td>        <a class="local col9 ref" href="#979NumMIVAddrs" title='NumMIVAddrs' data-ref="979NumMIVAddrs">NumMIVAddrs</a>--;               <i>// remove 'lod'</i></td></tr>
<tr><th id="4978">4978</th><td>      }</td></tr>
<tr><th id="4979">4979</th><td>    }</td></tr>
<tr><th id="4980">4980</th><td>  }</td></tr>
<tr><th id="4981">4981</th><td></td></tr>
<tr><th id="4982">4982</th><td>  <i>// Check for 16 bit addresses and pack if true.</i></td></tr>
<tr><th id="4983">4983</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="983DimIdx" title='DimIdx' data-type='unsigned int' data-ref="983DimIdx">DimIdx</dfn> = <a class="local col6 ref" href="#966AddrIdx" title='AddrIdx' data-ref="966AddrIdx">AddrIdx</a> + <a class="local col3 ref" href="#953BaseOpcode" title='BaseOpcode' data-ref="953BaseOpcode">BaseOpcode</a>-&gt;<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGBaseOpcodeInfo::NumExtraArgs" title='llvm::AMDGPU::MIMGBaseOpcodeInfo::NumExtraArgs' data-ref="llvm::AMDGPU::MIMGBaseOpcodeInfo::NumExtraArgs">NumExtraArgs</a>;</td></tr>
<tr><th id="4984">4984</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col4 decl" id="984VAddrVT" title='VAddrVT' data-type='llvm::MVT' data-ref="984VAddrVT">VAddrVT</dfn> = <a class="local col7 ref" href="#947Op" title='Op' data-ref="947Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#983DimIdx" title='DimIdx' data-ref="983DimIdx">DimIdx</a>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue18getSimpleValueTypeEv" title='llvm::SDValue::getSimpleValueType' data-ref="_ZNK4llvm7SDValue18getSimpleValueTypeEv">getSimpleValueType</a>();</td></tr>
<tr><th id="4985">4985</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col5 decl" id="985VAddrScalarVT" title='VAddrScalarVT' data-type='const llvm::MVT' data-ref="985VAddrScalarVT">VAddrScalarVT</dfn> = <a class="local col4 ref" href="#984VAddrVT" title='VAddrVT' data-ref="984VAddrVT">VAddrVT</a>.<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT13getScalarTypeEv" title='llvm::MVT::getScalarType' data-ref="_ZNK4llvm3MVT13getScalarTypeEv">getScalarType</a>();</td></tr>
<tr><th id="4986">4986</th><td>  <b>if</b> (((VAddrScalarVT == MVT::f16) || (VAddrScalarVT == MVT::i16)) &amp;&amp;</td></tr>
<tr><th id="4987">4987</th><td>      ST-&gt;<span class='error' title="no member named &apos;hasFeature&apos; in &apos;llvm::GCNSubtarget&apos;">hasFeature</span>(AMDGPU::<span class='error' title="no member named &apos;FeatureR128A16&apos; in namespace &apos;llvm::AMDGPU&apos;">FeatureR128A16</span>)) {</td></tr>
<tr><th id="4988">4988</th><td>    <a class="local col2 ref" href="#962IsA16" title='IsA16' data-ref="962IsA16">IsA16</a> = <b>true</b>;</td></tr>
<tr><th id="4989">4989</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col6 decl" id="986VectorVT" title='VectorVT' data-type='const llvm::MVT' data-ref="986VectorVT">VectorVT</dfn> = <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="local col5 ref" href="#985VAddrScalarVT" title='VAddrScalarVT' data-ref="985VAddrScalarVT">VAddrScalarVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f16" title='llvm::MVT::SimpleValueType::f16' data-ref="llvm::MVT::SimpleValueType::f16">f16</a> ? <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f16" title='llvm::MVT::SimpleValueType::v2f16' data-ref="llvm::MVT::SimpleValueType::v2f16">v2f16</a> : <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i16" title='llvm::MVT::SimpleValueType::v2i16' data-ref="llvm::MVT::SimpleValueType::v2i16">v2i16</a>;</td></tr>
<tr><th id="4990">4990</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="987i" title='i' data-type='unsigned int' data-ref="987i">i</dfn> = <a class="local col6 ref" href="#966AddrIdx" title='AddrIdx' data-ref="966AddrIdx">AddrIdx</a>; <a class="local col7 ref" href="#987i" title='i' data-ref="987i">i</a> &lt; (<a class="local col6 ref" href="#966AddrIdx" title='AddrIdx' data-ref="966AddrIdx">AddrIdx</a> + <a class="local col9 ref" href="#979NumMIVAddrs" title='NumMIVAddrs' data-ref="979NumMIVAddrs">NumMIVAddrs</a>); ++<a class="local col7 ref" href="#987i" title='i' data-ref="987i">i</a>) {</td></tr>
<tr><th id="4991">4991</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev"></a><dfn class="local col8 decl" id="988AddrLo" title='AddrLo' data-type='llvm::SDValue' data-ref="988AddrLo">AddrLo</dfn>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev"></a><dfn class="local col9 decl" id="989AddrHi" title='AddrHi' data-type='llvm::SDValue' data-ref="989AddrHi">AddrHi</dfn>;</td></tr>
<tr><th id="4992">4992</th><td>      <i>// Push back extra arguments.</i></td></tr>
<tr><th id="4993">4993</th><td>      <b>if</b> (<a class="local col7 ref" href="#987i" title='i' data-ref="987i">i</a> &lt; <a class="local col3 ref" href="#983DimIdx" title='DimIdx' data-ref="983DimIdx">DimIdx</a>) {</td></tr>
<tr><th id="4994">4994</th><td>        <a class="local col8 ref" href="#988AddrLo" title='AddrLo' data-ref="988AddrLo">AddrLo</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col7 ref" href="#947Op" title='Op' data-ref="947Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#987i" title='i' data-ref="987i">i</a>);</td></tr>
<tr><th id="4995">4995</th><td>      } <b>else</b> {</td></tr>
<tr><th id="4996">4996</th><td>        <a class="local col8 ref" href="#988AddrLo" title='AddrLo' data-ref="988AddrLo">AddrLo</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col7 ref" href="#947Op" title='Op' data-ref="947Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#987i" title='i' data-ref="987i">i</a>);</td></tr>
<tr><th id="4997">4997</th><td>        <i>// Dz/dh, dz/dv and the last odd coord are packed with undef. Also,</i></td></tr>
<tr><th id="4998">4998</th><td><i>        // in 1D, derivatives dx/dh and dx/dv are packed with undef.</i></td></tr>
<tr><th id="4999">4999</th><td>        <b>if</b> (((<a class="local col7 ref" href="#987i" title='i' data-ref="987i">i</a> + <var>1</var>) &gt;= (<a class="local col6 ref" href="#966AddrIdx" title='AddrIdx' data-ref="966AddrIdx">AddrIdx</a> + <a class="local col9 ref" href="#979NumMIVAddrs" title='NumMIVAddrs' data-ref="979NumMIVAddrs">NumMIVAddrs</a>)) ||</td></tr>
<tr><th id="5000">5000</th><td>            ((<a class="local col5 ref" href="#975NumGradients" title='NumGradients' data-ref="975NumGradients">NumGradients</a> / <var>2</var>) % <var>2</var> == <var>1</var> &amp;&amp;</td></tr>
<tr><th id="5001">5001</th><td>            (<a class="local col7 ref" href="#987i" title='i' data-ref="987i">i</a> == <a class="local col3 ref" href="#983DimIdx" title='DimIdx' data-ref="983DimIdx">DimIdx</a> + (<a class="local col5 ref" href="#975NumGradients" title='NumGradients' data-ref="975NumGradients">NumGradients</a> / <var>2</var>) - <var>1</var> ||</td></tr>
<tr><th id="5002">5002</th><td>             <a class="local col7 ref" href="#987i" title='i' data-ref="987i">i</a> == <a class="local col3 ref" href="#983DimIdx" title='DimIdx' data-ref="983DimIdx">DimIdx</a> + <a class="local col5 ref" href="#975NumGradients" title='NumGradients' data-ref="975NumGradients">NumGradients</a> - <var>1</var>))) {</td></tr>
<tr><th id="5003">5003</th><td>          <a class="local col9 ref" href="#989AddrHi" title='AddrHi' data-ref="989AddrHi">AddrHi</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col9 ref" href="#949DAG" title='DAG' data-ref="949DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG8getUNDEFENS_3EVTE" title='llvm::SelectionDAG::getUNDEF' data-ref="_ZN4llvm12SelectionDAG8getUNDEFENS_3EVTE">getUNDEF</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f16" title='llvm::MVT::SimpleValueType::f16' data-ref="llvm::MVT::SimpleValueType::f16">f16</a>);</td></tr>
<tr><th id="5004">5004</th><td>        } <b>else</b> {</td></tr>
<tr><th id="5005">5005</th><td>          <a class="local col9 ref" href="#989AddrHi" title='AddrHi' data-ref="989AddrHi">AddrHi</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col7 ref" href="#947Op" title='Op' data-ref="947Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#987i" title='i' data-ref="987i">i</a> + <var>1</var>);</td></tr>
<tr><th id="5006">5006</th><td>          <a class="local col7 ref" href="#987i" title='i' data-ref="987i">i</a>++;</td></tr>
<tr><th id="5007">5007</th><td>        }</td></tr>
<tr><th id="5008">5008</th><td>        <a class="local col8 ref" href="#988AddrLo" title='AddrLo' data-ref="988AddrLo">AddrLo</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col9 ref" href="#949DAG" title='DAG' data-ref="949DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_8ArrayRefINS_7SDValueEEENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_8ArrayRefINS_7SDValueEEENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SCALAR_TO_VECTOR" title='llvm::ISD::NodeType::SCALAR_TO_VECTOR' data-ref="llvm::ISD::NodeType::SCALAR_TO_VECTOR">SCALAR_TO_VECTOR</a>, <a class="local col0 ref" href="#950DL" title='DL' data-ref="950DL">DL</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col6 ref" href="#986VectorVT" title='VectorVT' data-ref="986VectorVT">VectorVT</a>,</td></tr>
<tr><th id="5009">5009</th><td>                             <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#988AddrLo" title='AddrLo' data-ref="988AddrLo">AddrLo</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#989AddrHi" title='AddrHi' data-ref="989AddrHi">AddrHi</a>});</td></tr>
<tr><th id="5010">5010</th><td>        <a class="local col8 ref" href="#988AddrLo" title='AddrLo' data-ref="988AddrLo">AddrLo</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col9 ref" href="#949DAG" title='DAG' data-ref="949DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG10getBitcastENS_3EVTENS_7SDValueE" title='llvm::SelectionDAG::getBitcast' data-ref="_ZN4llvm12SelectionDAG10getBitcastENS_3EVTENS_7SDValueE">getBitcast</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#988AddrLo" title='AddrLo' data-ref="988AddrLo">AddrLo</a>);</td></tr>
<tr><th id="5011">5011</th><td>      }</td></tr>
<tr><th id="5012">5012</th><td>      <a class="local col0 ref" href="#980VAddrs" title='VAddrs' data-ref="980VAddrs">VAddrs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col8 ref" href="#988AddrLo" title='AddrLo' data-ref="988AddrLo">AddrLo</a>);</td></tr>
<tr><th id="5013">5013</th><td>    }</td></tr>
<tr><th id="5014">5014</th><td>  } <b>else</b> {</td></tr>
<tr><th id="5015">5015</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="990i" title='i' data-type='unsigned int' data-ref="990i">i</dfn> = <var>0</var>; <a class="local col0 ref" href="#990i" title='i' data-ref="990i">i</a> &lt; <a class="local col9 ref" href="#979NumMIVAddrs" title='NumMIVAddrs' data-ref="979NumMIVAddrs">NumMIVAddrs</a>; ++<a class="local col0 ref" href="#990i" title='i' data-ref="990i">i</a>)</td></tr>
<tr><th id="5016">5016</th><td>      <a class="local col0 ref" href="#980VAddrs" title='VAddrs' data-ref="980VAddrs">VAddrs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col7 ref" href="#947Op" title='Op' data-ref="947Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#966AddrIdx" title='AddrIdx' data-ref="966AddrIdx">AddrIdx</a> + <a class="local col0 ref" href="#990i" title='i' data-ref="990i">i</a>));</td></tr>
<tr><th id="5017">5017</th><td>  }</td></tr>
<tr><th id="5018">5018</th><td></td></tr>
<tr><th id="5019">5019</th><td>  <i>// If the register allocator cannot place the address registers contiguously</i></td></tr>
<tr><th id="5020">5020</th><td><i>  // without introducing moves, then using the non-sequential address encoding</i></td></tr>
<tr><th id="5021">5021</th><td><i>  // is always preferable, since it saves VALU instructions and is usually a</i></td></tr>
<tr><th id="5022">5022</th><td><i>  // wash in terms of code size or even better.</i></td></tr>
<tr><th id="5023">5023</th><td><i>  //</i></td></tr>
<tr><th id="5024">5024</th><td><i>  // However, we currently have no way of hinting to the register allocator that</i></td></tr>
<tr><th id="5025">5025</th><td><i>  // MIMG addresses should be placed contiguously when it is possible to do so,</i></td></tr>
<tr><th id="5026">5026</th><td><i>  // so force non-NSA for the common 2-address case as a heuristic.</i></td></tr>
<tr><th id="5027">5027</th><td><i>  //</i></td></tr>
<tr><th id="5028">5028</th><td><i>  // SIShrinkInstructions will convert NSA encodings to non-NSA after register</i></td></tr>
<tr><th id="5029">5029</th><td><i>  // allocation when possible.</i></td></tr>
<tr><th id="5030">5030</th><td>  <em>bool</em> <dfn class="local col1 decl" id="991UseNSA" title='UseNSA' data-type='bool' data-ref="991UseNSA">UseNSA</dfn> =</td></tr>
<tr><th id="5031">5031</th><td>      ST-&gt;<span class='error' title="no member named &apos;hasFeature&apos; in &apos;llvm::GCNSubtarget&apos;">hasFeature</span>(AMDGPU::<span class='error' title="no member named &apos;FeatureNSAEncoding&apos; in namespace &apos;llvm::AMDGPU&apos;">FeatureNSAEncoding</span>) &amp;&amp; VAddrs.size() &gt;= <var>3</var>;</td></tr>
<tr><th id="5032">5032</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev"></a><dfn class="local col2 decl" id="992VAddr" title='VAddr' data-type='llvm::SDValue' data-ref="992VAddr">VAddr</dfn>;</td></tr>
<tr><th id="5033">5033</th><td>  <b>if</b> (!<a class="local col1 ref" href="#991UseNSA" title='UseNSA' data-ref="991UseNSA">UseNSA</a>)</td></tr>
<tr><th id="5034">5034</th><td>    <a class="local col2 ref" href="#992VAddr" title='VAddr' data-ref="992VAddr">VAddr</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="tu ref" href="#_ZL20getBuildDwordsVectorRN4llvm12SelectionDAGENS_5SDLocENS_8ArrayRefINS_7SDValueEEE" title='getBuildDwordsVector' data-use='c' data-ref="_ZL20getBuildDwordsVectorRN4llvm12SelectionDAGENS_5SDLocENS_8ArrayRefINS_7SDValueEEE">getBuildDwordsVector</a>(<span class='refarg'><a class="local col9 ref" href="#949DAG" title='DAG' data-ref="949DAG">DAG</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#1116" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ERKS0_"></a><a class="local col0 ref" href="#950DL" title='DL' data-ref="950DL">DL</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col0 ref" href="#980VAddrs" title='VAddrs' data-ref="980VAddrs">VAddrs</a>);</td></tr>
<tr><th id="5035">5035</th><td></td></tr>
<tr><th id="5036">5036</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="993True" title='True' data-type='llvm::SDValue' data-ref="993True">True</dfn> = <a class="local col9 ref" href="#949DAG" title='DAG' data-ref="949DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<var>1</var>, <a class="local col0 ref" href="#950DL" title='DL' data-ref="950DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i1" title='llvm::MVT::SimpleValueType::i1' data-ref="llvm::MVT::SimpleValueType::i1">i1</a>);</td></tr>
<tr><th id="5037">5037</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="994False" title='False' data-type='llvm::SDValue' data-ref="994False">False</dfn> = <a class="local col9 ref" href="#949DAG" title='DAG' data-ref="949DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<var>0</var>, <a class="local col0 ref" href="#950DL" title='DL' data-ref="950DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i1" title='llvm::MVT::SimpleValueType::i1' data-ref="llvm::MVT::SimpleValueType::i1">i1</a>);</td></tr>
<tr><th id="5038">5038</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="995CtrlIdx" title='CtrlIdx' data-type='unsigned int' data-ref="995CtrlIdx">CtrlIdx</dfn>; <i>// Index of texfailctrl argument</i></td></tr>
<tr><th id="5039">5039</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev"></a><dfn class="local col6 decl" id="996Unorm" title='Unorm' data-type='llvm::SDValue' data-ref="996Unorm">Unorm</dfn>;</td></tr>
<tr><th id="5040">5040</th><td>  <b>if</b> (!<a class="local col3 ref" href="#953BaseOpcode" title='BaseOpcode' data-ref="953BaseOpcode">BaseOpcode</a>-&gt;<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGBaseOpcodeInfo::Sampler" title='llvm::AMDGPU::MIMGBaseOpcodeInfo::Sampler' data-ref="llvm::AMDGPU::MIMGBaseOpcodeInfo::Sampler">Sampler</a>) {</td></tr>
<tr><th id="5041">5041</th><td>    <a class="local col6 ref" href="#996Unorm" title='Unorm' data-ref="996Unorm">Unorm</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col3 ref" href="#993True" title='True' data-ref="993True">True</a>;</td></tr>
<tr><th id="5042">5042</th><td>    <a class="local col5 ref" href="#995CtrlIdx" title='CtrlIdx' data-ref="995CtrlIdx">CtrlIdx</a> = <a class="local col6 ref" href="#966AddrIdx" title='AddrIdx' data-ref="966AddrIdx">AddrIdx</a> + <a class="local col8 ref" href="#978NumVAddrs" title='NumVAddrs' data-ref="978NumVAddrs">NumVAddrs</a> + <var>1</var>;</td></tr>
<tr><th id="5043">5043</th><td>  } <b>else</b> {</td></tr>
<tr><th id="5044">5044</th><td>    <em>auto</em> <dfn class="local col7 decl" id="997UnormConst" title='UnormConst' data-type='llvm::ConstantSDNode *' data-ref="997UnormConst">UnormConst</dfn> =</td></tr>
<tr><th id="5045">5045</th><td>        <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERKT0_" title='llvm::cast' data-ref="_ZN4llvm4castERKT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col7 ref" href="#947Op" title='Op' data-ref="947Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#966AddrIdx" title='AddrIdx' data-ref="966AddrIdx">AddrIdx</a> + <a class="local col8 ref" href="#978NumVAddrs" title='NumVAddrs' data-ref="978NumVAddrs">NumVAddrs</a> + <var>2</var>));</td></tr>
<tr><th id="5046">5046</th><td></td></tr>
<tr><th id="5047">5047</th><td>    <a class="local col6 ref" href="#996Unorm" title='Unorm' data-ref="996Unorm">Unorm</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col7 ref" href="#997UnormConst" title='UnormConst' data-ref="997UnormConst">UnormConst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>() ? <a class="local col3 ref" href="#993True" title='True' data-ref="993True">True</a> : <a class="local col4 ref" href="#994False" title='False' data-ref="994False">False</a>;</td></tr>
<tr><th id="5048">5048</th><td>    <a class="local col5 ref" href="#995CtrlIdx" title='CtrlIdx' data-ref="995CtrlIdx">CtrlIdx</a> = <a class="local col6 ref" href="#966AddrIdx" title='AddrIdx' data-ref="966AddrIdx">AddrIdx</a> + <a class="local col8 ref" href="#978NumVAddrs" title='NumVAddrs' data-ref="978NumVAddrs">NumVAddrs</a> + <var>3</var>;</td></tr>
<tr><th id="5049">5049</th><td>  }</td></tr>
<tr><th id="5050">5050</th><td></td></tr>
<tr><th id="5051">5051</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev"></a><dfn class="local col8 decl" id="998TFE" title='TFE' data-type='llvm::SDValue' data-ref="998TFE">TFE</dfn>;</td></tr>
<tr><th id="5052">5052</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev"></a><dfn class="local col9 decl" id="999LWE" title='LWE' data-type='llvm::SDValue' data-ref="999LWE">LWE</dfn>;</td></tr>
<tr><th id="5053">5053</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="1000TexFail" title='TexFail' data-type='llvm::SDValue' data-ref="1000TexFail">TexFail</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#947Op" title='Op' data-ref="947Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#995CtrlIdx" title='CtrlIdx' data-ref="995CtrlIdx">CtrlIdx</a>);</td></tr>
<tr><th id="5054">5054</th><td>  <em>bool</em> <dfn class="local col1 decl" id="1001IsTexFail" title='IsTexFail' data-type='bool' data-ref="1001IsTexFail">IsTexFail</dfn> = <b>false</b>;</td></tr>
<tr><th id="5055">5055</th><td>  <b>if</b> (!<a class="tu ref" href="#_ZL12parseTexFailN4llvm7SDValueERNS_12SelectionDAGEPS0_S3_Rb" title='parseTexFail' data-use='c' data-ref="_ZL12parseTexFailN4llvm7SDValueERNS_12SelectionDAGEPS0_S3_Rb">parseTexFail</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#1000TexFail" title='TexFail' data-ref="1000TexFail">TexFail</a>, <span class='refarg'><a class="local col9 ref" href="#949DAG" title='DAG' data-ref="949DAG">DAG</a></span>, &amp;<a class="local col8 ref" href="#998TFE" title='TFE' data-ref="998TFE">TFE</a>, &amp;<a class="local col9 ref" href="#999LWE" title='LWE' data-ref="999LWE">LWE</a>, <span class='refarg'><a class="local col1 ref" href="#1001IsTexFail" title='IsTexFail' data-ref="1001IsTexFail">IsTexFail</a></span>))</td></tr>
<tr><th id="5056">5056</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EOS0_"></a><a class="local col7 ref" href="#947Op" title='Op' data-ref="947Op">Op</a>;</td></tr>
<tr><th id="5057">5057</th><td></td></tr>
<tr><th id="5058">5058</th><td>  <b>if</b> (<a class="local col1 ref" href="#1001IsTexFail" title='IsTexFail' data-ref="1001IsTexFail">IsTexFail</a>) {</td></tr>
<tr><th id="5059">5059</th><td>    <b>if</b> (!<a class="local col8 ref" href="#968DMaskLanes" title='DMaskLanes' data-ref="968DMaskLanes">DMaskLanes</a>) {</td></tr>
<tr><th id="5060">5060</th><td>      <i>// Expecting to get an error flag since TFC is on - and dmask is 0</i></td></tr>
<tr><th id="5061">5061</th><td><i>      // Force dmask to be at least 1 otherwise the instruction will fail</i></td></tr>
<tr><th id="5062">5062</th><td>      <a class="local col7 ref" href="#967DMask" title='DMask' data-ref="967DMask">DMask</a> = <var>0x1</var>;</td></tr>
<tr><th id="5063">5063</th><td>      <a class="local col8 ref" href="#968DMaskLanes" title='DMaskLanes' data-ref="968DMaskLanes">DMaskLanes</a> = <var>1</var>;</td></tr>
<tr><th id="5064">5064</th><td>      <a class="local col4 ref" href="#964NumVDataDwords" title='NumVDataDwords' data-ref="964NumVDataDwords">NumVDataDwords</a> = <var>1</var>;</td></tr>
<tr><th id="5065">5065</th><td>    }</td></tr>
<tr><th id="5066">5066</th><td>    <a class="local col4 ref" href="#964NumVDataDwords" title='NumVDataDwords' data-ref="964NumVDataDwords">NumVDataDwords</a> += <var>1</var>;</td></tr>
<tr><th id="5067">5067</th><td>    <a class="local col5 ref" href="#965AdjustRetType" title='AdjustRetType' data-ref="965AdjustRetType">AdjustRetType</a> = <b>true</b>;</td></tr>
<tr><th id="5068">5068</th><td>  }</td></tr>
<tr><th id="5069">5069</th><td></td></tr>
<tr><th id="5070">5070</th><td>  <i>// Has something earlier tagged that the return type needs adjusting</i></td></tr>
<tr><th id="5071">5071</th><td><i>  // This happens if the instruction is a load or has set TexFailCtrl flags</i></td></tr>
<tr><th id="5072">5072</th><td>  <b>if</b> (<a class="local col5 ref" href="#965AdjustRetType" title='AdjustRetType' data-ref="965AdjustRetType">AdjustRetType</a>) {</td></tr>
<tr><th id="5073">5073</th><td>    <i>// NumVDataDwords reflects the true number of dwords required in the return type</i></td></tr>
<tr><th id="5074">5074</th><td>    <b>if</b> (<a class="local col8 ref" href="#968DMaskLanes" title='DMaskLanes' data-ref="968DMaskLanes">DMaskLanes</a> == <var>0</var> &amp;&amp; !<a class="local col3 ref" href="#953BaseOpcode" title='BaseOpcode' data-ref="953BaseOpcode">BaseOpcode</a>-&gt;<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGBaseOpcodeInfo::Store" title='llvm::AMDGPU::MIMGBaseOpcodeInfo::Store' data-ref="llvm::AMDGPU::MIMGBaseOpcodeInfo::Store">Store</a>) {</td></tr>
<tr><th id="5075">5075</th><td>      <i>// This is a no-op load. This can be eliminated</i></td></tr>
<tr><th id="5076">5076</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="1002Undef" title='Undef' data-type='llvm::SDValue' data-ref="1002Undef">Undef</dfn> = <a class="local col9 ref" href="#949DAG" title='DAG' data-ref="949DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG8getUNDEFENS_3EVTE" title='llvm::SelectionDAG::getUNDEF' data-ref="_ZN4llvm12SelectionDAG8getUNDEFENS_3EVTE">getUNDEF</a>(<a class="local col7 ref" href="#947Op" title='Op' data-ref="947Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>());</td></tr>
<tr><th id="5077">5077</th><td>      <b>if</b> (<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MemSDNode" title='llvm::MemSDNode' data-ref="llvm::MemSDNode">MemSDNode</a>&gt;(<a class="local col7 ref" href="#947Op" title='Op' data-ref="947Op">Op</a>))</td></tr>
<tr><th id="5078">5078</th><td>        <b>return</b> <a class="local col9 ref" href="#949DAG" title='DAG' data-ref="949DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getMergeValuesENS_8ArrayRefINS_7SDValueEEERKNS_5SDLocE" title='llvm::SelectionDAG::getMergeValues' data-ref="_ZN4llvm12SelectionDAG14getMergeValuesENS_8ArrayRefINS_7SDValueEEERKNS_5SDLocE">getMergeValues</a>(<a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#1002Undef" title='Undef' data-ref="1002Undef">Undef</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#947Op" title='Op' data-ref="947Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>)}, <a class="local col0 ref" href="#950DL" title='DL' data-ref="950DL">DL</a>);</td></tr>
<tr><th id="5079">5079</th><td>      <b>return</b> <a class="local col2 ref" href="#1002Undef" title='Undef' data-ref="1002Undef">Undef</a>;</td></tr>
<tr><th id="5080">5080</th><td>    }</td></tr>
<tr><th id="5081">5081</th><td></td></tr>
<tr><th id="5082">5082</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col3 decl" id="1003NewVT" title='NewVT' data-type='llvm::EVT' data-ref="1003NewVT">NewVT</dfn> = <a class="local col4 ref" href="#964NumVDataDwords" title='NumVDataDwords' data-ref="964NumVDataDwords">NumVDataDwords</a> &gt; <var>1</var> ?</td></tr>
<tr><th id="5083">5083</th><td>                  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a>::<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVT11getVectorVTERNS_11LLVMContextES0_jb" title='llvm::EVT::getVectorVT' data-ref="_ZN4llvm3EVT11getVectorVTERNS_11LLVMContextES0_jb">getVectorVT</a>(<span class='refarg'>*<a class="local col9 ref" href="#949DAG" title='DAG' data-ref="949DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG10getContextEv" title='llvm::SelectionDAG::getContext' data-ref="_ZNK4llvm12SelectionDAG10getContextEv">getContext</a>()</span>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a>, <a class="local col4 ref" href="#964NumVDataDwords" title='NumVDataDwords' data-ref="964NumVDataDwords">NumVDataDwords</a>)</td></tr>
<tr><th id="5084">5084</th><td>                : <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a>;</td></tr>
<tr><th id="5085">5085</th><td></td></tr>
<tr><th id="5086">5086</th><td>    <a class="local col9 ref" href="#959ResultTypes" title='ResultTypes' data-ref="959ResultTypes">ResultTypes</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::operator=' data-ref="_ZN4llvm3EVTaSERKS0_">=</a> <a class="local col3 ref" href="#1003NewVT" title='NewVT' data-ref="1003NewVT">NewVT</a>;</td></tr>
<tr><th id="5087">5087</th><td>    <b>if</b> (<a class="local col9 ref" href="#959ResultTypes" title='ResultTypes' data-ref="959ResultTypes">ResultTypes</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() == <var>3</var>) {</td></tr>
<tr><th id="5088">5088</th><td>      <i>// Original result was aggregate type used for TexFailCtrl results</i></td></tr>
<tr><th id="5089">5089</th><td><i>      // The actual instruction returns as a vector type which has now been</i></td></tr>
<tr><th id="5090">5090</th><td><i>      // created. Remove the aggregate result.</i></td></tr>
<tr><th id="5091">5091</th><td>      <a class="local col9 ref" href="#959ResultTypes" title='ResultTypes' data-ref="959ResultTypes">ResultTypes</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5eraseENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE14const_iteratorE" title='llvm::SmallVectorImpl::erase' data-ref="_ZN4llvm15SmallVectorImpl5eraseENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE14const_iteratorE">erase</a>(&amp;<a class="local col9 ref" href="#959ResultTypes" title='ResultTypes' data-ref="959ResultTypes">ResultTypes</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a>);</td></tr>
<tr><th id="5092">5092</th><td>    }</td></tr>
<tr><th id="5093">5093</th><td>  }</td></tr>
<tr><th id="5094">5094</th><td></td></tr>
<tr><th id="5095">5095</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev"></a><dfn class="local col4 decl" id="1004GLC" title='GLC' data-type='llvm::SDValue' data-ref="1004GLC">GLC</dfn>;</td></tr>
<tr><th id="5096">5096</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev"></a><dfn class="local col5 decl" id="1005SLC" title='SLC' data-type='llvm::SDValue' data-ref="1005SLC">SLC</dfn>;</td></tr>
<tr><th id="5097">5097</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev"></a><dfn class="local col6 decl" id="1006DLC" title='DLC' data-type='llvm::SDValue' data-ref="1006DLC">DLC</dfn>;</td></tr>
<tr><th id="5098">5098</th><td>  <b>if</b> (<a class="local col3 ref" href="#953BaseOpcode" title='BaseOpcode' data-ref="953BaseOpcode">BaseOpcode</a>-&gt;<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGBaseOpcodeInfo::Atomic" title='llvm::AMDGPU::MIMGBaseOpcodeInfo::Atomic' data-ref="llvm::AMDGPU::MIMGBaseOpcodeInfo::Atomic">Atomic</a>) {</td></tr>
<tr><th id="5099">5099</th><td>    <a class="local col4 ref" href="#1004GLC" title='GLC' data-ref="1004GLC">GLC</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col3 ref" href="#993True" title='True' data-ref="993True">True</a>; <i>// TODO no-return optimization</i></td></tr>
<tr><th id="5100">5100</th><td>    <b>if</b> (!<a class="tu ref" href="#_ZL16parseCachePolicyN4llvm7SDValueERNS_12SelectionDAGEPS0_S3_S3_" title='parseCachePolicy' data-use='c' data-ref="_ZL16parseCachePolicyN4llvm7SDValueERNS_12SelectionDAGEPS0_S3_S3_">parseCachePolicy</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#947Op" title='Op' data-ref="947Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#995CtrlIdx" title='CtrlIdx' data-ref="995CtrlIdx">CtrlIdx</a> + <var>1</var>), <span class='refarg'><a class="local col9 ref" href="#949DAG" title='DAG' data-ref="949DAG">DAG</a></span>, <b>nullptr</b>, &amp;<a class="local col5 ref" href="#1005SLC" title='SLC' data-ref="1005SLC">SLC</a>,</td></tr>
<tr><th id="5101">5101</th><td>                          <a class="local col8 ref" href="#958IsGFX10" title='IsGFX10' data-ref="958IsGFX10">IsGFX10</a> ? &amp;<a class="local col6 ref" href="#1006DLC" title='DLC' data-ref="1006DLC">DLC</a> : <b>nullptr</b>))</td></tr>
<tr><th id="5102">5102</th><td>      <b>return</b> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EOS0_"></a><a class="local col7 ref" href="#947Op" title='Op' data-ref="947Op">Op</a>;</td></tr>
<tr><th id="5103">5103</th><td>  } <b>else</b> {</td></tr>
<tr><th id="5104">5104</th><td>    <b>if</b> (!<a class="tu ref" href="#_ZL16parseCachePolicyN4llvm7SDValueERNS_12SelectionDAGEPS0_S3_S3_" title='parseCachePolicy' data-use='c' data-ref="_ZL16parseCachePolicyN4llvm7SDValueERNS_12SelectionDAGEPS0_S3_S3_">parseCachePolicy</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#947Op" title='Op' data-ref="947Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#995CtrlIdx" title='CtrlIdx' data-ref="995CtrlIdx">CtrlIdx</a> + <var>1</var>), <span class='refarg'><a class="local col9 ref" href="#949DAG" title='DAG' data-ref="949DAG">DAG</a></span>, &amp;<a class="local col4 ref" href="#1004GLC" title='GLC' data-ref="1004GLC">GLC</a>, &amp;<a class="local col5 ref" href="#1005SLC" title='SLC' data-ref="1005SLC">SLC</a>,</td></tr>
<tr><th id="5105">5105</th><td>                          <a class="local col8 ref" href="#958IsGFX10" title='IsGFX10' data-ref="958IsGFX10">IsGFX10</a> ? &amp;<a class="local col6 ref" href="#1006DLC" title='DLC' data-ref="1006DLC">DLC</a> : <b>nullptr</b>))</td></tr>
<tr><th id="5106">5106</th><td>      <b>return</b> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EOS0_"></a><a class="local col7 ref" href="#947Op" title='Op' data-ref="947Op">Op</a>;</td></tr>
<tr><th id="5107">5107</th><td>  }</td></tr>
<tr><th id="5108">5108</th><td></td></tr>
<tr><th id="5109">5109</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>, <var>26</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col7 decl" id="1007Ops" title='Ops' data-type='SmallVector&lt;llvm::SDValue, 26&gt;' data-ref="1007Ops">Ops</dfn>;</td></tr>
<tr><th id="5110">5110</th><td>  <b>if</b> (<a class="local col3 ref" href="#953BaseOpcode" title='BaseOpcode' data-ref="953BaseOpcode">BaseOpcode</a>-&gt;<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGBaseOpcodeInfo::Store" title='llvm::AMDGPU::MIMGBaseOpcodeInfo::Store' data-ref="llvm::AMDGPU::MIMGBaseOpcodeInfo::Store">Store</a> || <a class="local col3 ref" href="#953BaseOpcode" title='BaseOpcode' data-ref="953BaseOpcode">BaseOpcode</a>-&gt;<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGBaseOpcodeInfo::Atomic" title='llvm::AMDGPU::MIMGBaseOpcodeInfo::Atomic' data-ref="llvm::AMDGPU::MIMGBaseOpcodeInfo::Atomic">Atomic</a>)</td></tr>
<tr><th id="5111">5111</th><td>    <a class="local col7 ref" href="#1007Ops" title='Ops' data-ref="1007Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col3 ref" href="#963VData" title='VData' data-ref="963VData">VData</a>); <i>// vdata</i></td></tr>
<tr><th id="5112">5112</th><td>  <b>if</b> (<a class="local col1 ref" href="#991UseNSA" title='UseNSA' data-ref="991UseNSA">UseNSA</a>) {</td></tr>
<tr><th id="5113">5113</th><td>    <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col8 decl" id="1008Addr" title='Addr' data-type='const llvm::SDValue &amp;' data-ref="1008Addr">Addr</dfn> : <a class="local col0 ref" href="#980VAddrs" title='VAddrs' data-ref="980VAddrs">VAddrs</a>)</td></tr>
<tr><th id="5114">5114</th><td>      <a class="local col7 ref" href="#1007Ops" title='Ops' data-ref="1007Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col8 ref" href="#1008Addr" title='Addr' data-ref="1008Addr">Addr</a>);</td></tr>
<tr><th id="5115">5115</th><td>  } <b>else</b> {</td></tr>
<tr><th id="5116">5116</th><td>    <a class="local col7 ref" href="#1007Ops" title='Ops' data-ref="1007Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col2 ref" href="#992VAddr" title='VAddr' data-ref="992VAddr">VAddr</a>);</td></tr>
<tr><th id="5117">5117</th><td>  }</td></tr>
<tr><th id="5118">5118</th><td>  <a class="local col7 ref" href="#1007Ops" title='Ops' data-ref="1007Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col7 ref" href="#947Op" title='Op' data-ref="947Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#966AddrIdx" title='AddrIdx' data-ref="966AddrIdx">AddrIdx</a> + <a class="local col8 ref" href="#978NumVAddrs" title='NumVAddrs' data-ref="978NumVAddrs">NumVAddrs</a>)); <i>// rsrc</i></td></tr>
<tr><th id="5119">5119</th><td>  <b>if</b> (<a class="local col3 ref" href="#953BaseOpcode" title='BaseOpcode' data-ref="953BaseOpcode">BaseOpcode</a>-&gt;<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGBaseOpcodeInfo::Sampler" title='llvm::AMDGPU::MIMGBaseOpcodeInfo::Sampler' data-ref="llvm::AMDGPU::MIMGBaseOpcodeInfo::Sampler">Sampler</a>)</td></tr>
<tr><th id="5120">5120</th><td>    <a class="local col7 ref" href="#1007Ops" title='Ops' data-ref="1007Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col7 ref" href="#947Op" title='Op' data-ref="947Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#966AddrIdx" title='AddrIdx' data-ref="966AddrIdx">AddrIdx</a> + <a class="local col8 ref" href="#978NumVAddrs" title='NumVAddrs' data-ref="978NumVAddrs">NumVAddrs</a> + <var>1</var>)); <i>// sampler</i></td></tr>
<tr><th id="5121">5121</th><td>  <a class="local col7 ref" href="#1007Ops" title='Ops' data-ref="1007Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col9 ref" href="#949DAG" title='DAG' data-ref="949DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col7 ref" href="#967DMask" title='DMask' data-ref="967DMask">DMask</a>, <a class="local col0 ref" href="#950DL" title='DL' data-ref="950DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>));</td></tr>
<tr><th id="5122">5122</th><td>  <b>if</b> (<a class="local col8 ref" href="#958IsGFX10" title='IsGFX10' data-ref="958IsGFX10">IsGFX10</a>)</td></tr>
<tr><th id="5123">5123</th><td>    <a class="local col7 ref" href="#1007Ops" title='Ops' data-ref="1007Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col9 ref" href="#949DAG" title='DAG' data-ref="949DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col4 ref" href="#954DimInfo" title='DimInfo' data-ref="954DimInfo">DimInfo</a>-&gt;<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGDimInfo::Encoding" title='llvm::AMDGPU::MIMGDimInfo::Encoding' data-ref="llvm::AMDGPU::MIMGDimInfo::Encoding">Encoding</a>, <a class="local col0 ref" href="#950DL" title='DL' data-ref="950DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>));</td></tr>
<tr><th id="5124">5124</th><td>  <a class="local col7 ref" href="#1007Ops" title='Ops' data-ref="1007Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col6 ref" href="#996Unorm" title='Unorm' data-ref="996Unorm">Unorm</a>);</td></tr>
<tr><th id="5125">5125</th><td>  <b>if</b> (<a class="local col8 ref" href="#958IsGFX10" title='IsGFX10' data-ref="958IsGFX10">IsGFX10</a>)</td></tr>
<tr><th id="5126">5126</th><td>    <a class="local col7 ref" href="#1007Ops" title='Ops' data-ref="1007Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col6 ref" href="#1006DLC" title='DLC' data-ref="1006DLC">DLC</a>);</td></tr>
<tr><th id="5127">5127</th><td>  <a class="local col7 ref" href="#1007Ops" title='Ops' data-ref="1007Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col4 ref" href="#1004GLC" title='GLC' data-ref="1004GLC">GLC</a>);</td></tr>
<tr><th id="5128">5128</th><td>  <a class="local col7 ref" href="#1007Ops" title='Ops' data-ref="1007Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col5 ref" href="#1005SLC" title='SLC' data-ref="1005SLC">SLC</a>);</td></tr>
<tr><th id="5129">5129</th><td>  Ops.push_back(IsA16 &amp;&amp;  <i>// a16 or r128</i></td></tr>
<tr><th id="5130">5130</th><td>                ST-&gt;<span class='error' title="no member named &apos;hasFeature&apos; in &apos;llvm::GCNSubtarget&apos;">hasFeature</span>(AMDGPU::<span class='error' title="no member named &apos;FeatureR128A16&apos; in namespace &apos;llvm::AMDGPU&apos;">FeatureR128A16</span>) ? True : False);</td></tr>
<tr><th id="5131">5131</th><td>  <a class="local col7 ref" href="#1007Ops" title='Ops' data-ref="1007Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col8 ref" href="#998TFE" title='TFE' data-ref="998TFE">TFE</a>); <i>// tfe</i></td></tr>
<tr><th id="5132">5132</th><td>  <a class="local col7 ref" href="#1007Ops" title='Ops' data-ref="1007Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col9 ref" href="#999LWE" title='LWE' data-ref="999LWE">LWE</a>); <i>// lwe</i></td></tr>
<tr><th id="5133">5133</th><td>  <b>if</b> (!<a class="local col8 ref" href="#958IsGFX10" title='IsGFX10' data-ref="958IsGFX10">IsGFX10</a>)</td></tr>
<tr><th id="5134">5134</th><td>    <a class="local col7 ref" href="#1007Ops" title='Ops' data-ref="1007Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col4 ref" href="#954DimInfo" title='DimInfo' data-ref="954DimInfo">DimInfo</a>-&gt;<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGDimInfo::DA" title='llvm::AMDGPU::MIMGDimInfo::DA' data-ref="llvm::AMDGPU::MIMGDimInfo::DA">DA</a> ? <a class="local col3 ref" href="#993True" title='True' data-ref="993True">True</a> : <a class="local col4 ref" href="#994False" title='False' data-ref="994False">False</a>);</td></tr>
<tr><th id="5135">5135</th><td>  <b>if</b> (<a class="local col3 ref" href="#953BaseOpcode" title='BaseOpcode' data-ref="953BaseOpcode">BaseOpcode</a>-&gt;<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGBaseOpcodeInfo::HasD16" title='llvm::AMDGPU::MIMGBaseOpcodeInfo::HasD16' data-ref="llvm::AMDGPU::MIMGBaseOpcodeInfo::HasD16">HasD16</a>)</td></tr>
<tr><th id="5136">5136</th><td>    <a class="local col7 ref" href="#1007Ops" title='Ops' data-ref="1007Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col1 ref" href="#961IsD16" title='IsD16' data-ref="961IsD16">IsD16</a> ? <a class="local col3 ref" href="#993True" title='True' data-ref="993True">True</a> : <a class="local col4 ref" href="#994False" title='False' data-ref="994False">False</a>);</td></tr>
<tr><th id="5137">5137</th><td>  <b>if</b> (<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MemSDNode" title='llvm::MemSDNode' data-ref="llvm::MemSDNode">MemSDNode</a>&gt;(<a class="local col7 ref" href="#947Op" title='Op' data-ref="947Op">Op</a>))</td></tr>
<tr><th id="5138">5138</th><td>    <a class="local col7 ref" href="#1007Ops" title='Ops' data-ref="1007Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col7 ref" href="#947Op" title='Op' data-ref="947Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>)); <i>// chain</i></td></tr>
<tr><th id="5139">5139</th><td></td></tr>
<tr><th id="5140">5140</th><td>  <em>int</em> <dfn class="local col9 decl" id="1009NumVAddrDwords" title='NumVAddrDwords' data-type='int' data-ref="1009NumVAddrDwords">NumVAddrDwords</dfn> =</td></tr>
<tr><th id="5141">5141</th><td>      <a class="local col1 ref" href="#991UseNSA" title='UseNSA' data-ref="991UseNSA">UseNSA</a> ? <a class="local col0 ref" href="#980VAddrs" title='VAddrs' data-ref="980VAddrs">VAddrs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() : <a class="local col2 ref" href="#992VAddr" title='VAddr' data-ref="992VAddr">VAddr</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>().<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getSizeInBitsEv" title='llvm::EVT::getSizeInBits' data-ref="_ZNK4llvm3EVT13getSizeInBitsEv">getSizeInBits</a>() / <var>32</var>;</td></tr>
<tr><th id="5142">5142</th><td>  <em>int</em> <dfn class="local col0 decl" id="1010Opcode" title='Opcode' data-type='int' data-ref="1010Opcode">Opcode</dfn> = -<var>1</var>;</td></tr>
<tr><th id="5143">5143</th><td></td></tr>
<tr><th id="5144">5144</th><td>  <b>if</b> (<a class="local col8 ref" href="#958IsGFX10" title='IsGFX10' data-ref="958IsGFX10">IsGFX10</a>) {</td></tr>
<tr><th id="5145">5145</th><td>    Opcode = AMDGPU::getMIMGOpcode(IntrOpcode,</td></tr>
<tr><th id="5146">5146</th><td>                                   UseNSA ? AMDGPU::<span class='error' title="no member named &apos;MIMGEncGfx10NSA&apos; in namespace &apos;llvm::AMDGPU&apos;">MIMGEncGfx10NSA</span></td></tr>
<tr><th id="5147">5147</th><td>                                          : AMDGPU::<span class='error' title="no member named &apos;MIMGEncGfx10Default&apos; in namespace &apos;llvm::AMDGPU&apos;">MIMGEncGfx10Default</span>,</td></tr>
<tr><th id="5148">5148</th><td>                                   NumVDataDwords, NumVAddrDwords);</td></tr>
<tr><th id="5149">5149</th><td>  } <b>else</b> {</td></tr>
<tr><th id="5150">5150</th><td>    <b>if</b> (Subtarget-&gt;getGeneration() &gt;= AMDGPUSubtarget::VOLCANIC_ISLANDS)</td></tr>
<tr><th id="5151">5151</th><td>      Opcode = AMDGPU::getMIMGOpcode(IntrOpcode, AMDGPU::<span class='error' title="no member named &apos;MIMGEncGfx8&apos; in namespace &apos;llvm::AMDGPU&apos;">MIMGEncGfx8</span>,</td></tr>
<tr><th id="5152">5152</th><td>                                     NumVDataDwords, NumVAddrDwords);</td></tr>
<tr><th id="5153">5153</th><td>    <b>if</b> (Opcode == -<var>1</var>)</td></tr>
<tr><th id="5154">5154</th><td>      Opcode = AMDGPU::getMIMGOpcode(IntrOpcode, AMDGPU::<span class='error' title="no member named &apos;MIMGEncGfx6&apos; in namespace &apos;llvm::AMDGPU&apos;">MIMGEncGfx6</span>,</td></tr>
<tr><th id="5155">5155</th><td>                                     NumVDataDwords, NumVAddrDwords);</td></tr>
<tr><th id="5156">5156</th><td>  }</td></tr>
<tr><th id="5157">5157</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Opcode != -1) ? void (0) : __assert_fail (&quot;Opcode != -1&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIISelLowering.cpp&quot;, 5157, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#1010Opcode" title='Opcode' data-ref="1010Opcode">Opcode</a> != -<var>1</var>);</td></tr>
<tr><th id="5158">5158</th><td></td></tr>
<tr><th id="5159">5159</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MachineSDNode" title='llvm::MachineSDNode' data-ref="llvm::MachineSDNode">MachineSDNode</a> *<dfn class="local col1 decl" id="1011NewNode" title='NewNode' data-type='llvm::MachineSDNode *' data-ref="1011NewNode">NewNode</dfn> = <a class="local col9 ref" href="#949DAG" title='DAG' data-ref="949DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_8ArrayRefINS_3EVTEEENS4_INS_7SDValueEEE" title='llvm::SelectionDAG::getMachineNode' data-ref="_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_8ArrayRefINS_3EVTEEENS4_INS_7SDValueEEE">getMachineNode</a>(<a class="local col0 ref" href="#1010Opcode" title='Opcode' data-ref="1010Opcode">Opcode</a>, <a class="local col0 ref" href="#950DL" title='DL' data-ref="950DL">DL</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col9 ref" href="#959ResultTypes" title='ResultTypes' data-ref="959ResultTypes">ResultTypes</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col7 ref" href="#1007Ops" title='Ops' data-ref="1007Ops">Ops</a>);</td></tr>
<tr><th id="5160">5160</th><td>  <b>if</b> (<em>auto</em> <dfn class="local col2 decl" id="1012MemOp" title='MemOp' data-type='llvm::MemSDNode *' data-ref="1012MemOp"><a class="local col2 ref" href="#1012MemOp" title='MemOp' data-ref="1012MemOp">MemOp</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MemSDNode" title='llvm::MemSDNode' data-ref="llvm::MemSDNode">MemSDNode</a>&gt;(<span class='refarg'><a class="local col7 ref" href="#947Op" title='Op' data-ref="947Op">Op</a></span>)) {</td></tr>
<tr><th id="5161">5161</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col3 decl" id="1013MemRef" title='MemRef' data-type='llvm::MachineMemOperand *' data-ref="1013MemRef">MemRef</dfn> = <a class="local col2 ref" href="#1012MemOp" title='MemOp' data-ref="1012MemOp">MemOp</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm9MemSDNode13getMemOperandEv" title='llvm::MemSDNode::getMemOperand' data-ref="_ZNK4llvm9MemSDNode13getMemOperandEv">getMemOperand</a>();</td></tr>
<tr><th id="5162">5162</th><td>    <a class="local col9 ref" href="#949DAG" title='DAG' data-ref="949DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14setNodeMemRefsEPNS_13MachineSDNodeENS_8ArrayRefIPNS_17MachineMemOperandEEE" title='llvm::SelectionDAG::setNodeMemRefs' data-ref="_ZN4llvm12SelectionDAG14setNodeMemRefsEPNS_13MachineSDNodeENS_8ArrayRefIPNS_17MachineMemOperandEEE">setNodeMemRefs</a>(<a class="local col1 ref" href="#1011NewNode" title='NewNode' data-ref="1011NewNode">NewNode</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col3 ref" href="#1013MemRef" title='MemRef' data-ref="1013MemRef">MemRef</a>});</td></tr>
<tr><th id="5163">5163</th><td>  }</td></tr>
<tr><th id="5164">5164</th><td></td></tr>
<tr><th id="5165">5165</th><td>  <b>if</b> (<a class="local col3 ref" href="#953BaseOpcode" title='BaseOpcode' data-ref="953BaseOpcode">BaseOpcode</a>-&gt;<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGBaseOpcodeInfo::AtomicX2" title='llvm::AMDGPU::MIMGBaseOpcodeInfo::AtomicX2' data-ref="llvm::AMDGPU::MIMGBaseOpcodeInfo::AtomicX2">AtomicX2</a>) {</td></tr>
<tr><th id="5166">5166</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>, <var>1</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col4 decl" id="1014Elt" title='Elt' data-type='SmallVector&lt;llvm::SDValue, 1&gt;' data-ref="1014Elt">Elt</dfn>;</td></tr>
<tr><th id="5167">5167</th><td>    <a class="local col9 ref" href="#949DAG" title='DAG' data-ref="949DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG21ExtractVectorElementsENS_7SDValueERNS_15SmallVectorImplIS1_EEjj" title='llvm::SelectionDAG::ExtractVectorElements' data-ref="_ZN4llvm12SelectionDAG21ExtractVectorElementsENS_7SDValueERNS_15SmallVectorImplIS1_EEjj">ExtractVectorElements</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col1 ref" href="#1011NewNode" title='NewNode' data-ref="1011NewNode">NewNode</a>, <var>0</var>), <span class='refarg'><a class="local col4 ref" href="#1014Elt" title='Elt' data-ref="1014Elt">Elt</a></span>, <var>0</var>, <var>1</var>);</td></tr>
<tr><th id="5168">5168</th><td>    <b>return</b> <a class="local col9 ref" href="#949DAG" title='DAG' data-ref="949DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getMergeValuesENS_8ArrayRefINS_7SDValueEEERKNS_5SDLocE" title='llvm::SelectionDAG::getMergeValues' data-ref="_ZN4llvm12SelectionDAG14getMergeValuesENS_8ArrayRefINS_7SDValueEEERKNS_5SDLocE">getMergeValues</a>(<a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#1014Elt" title='Elt' data-ref="1014Elt">Elt</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col1 ref" href="#1011NewNode" title='NewNode' data-ref="1011NewNode">NewNode</a>, <var>1</var>)}, <a class="local col0 ref" href="#950DL" title='DL' data-ref="950DL">DL</a>);</td></tr>
<tr><th id="5169">5169</th><td>  } <b>else</b> <b>if</b> (!<a class="local col3 ref" href="#953BaseOpcode" title='BaseOpcode' data-ref="953BaseOpcode">BaseOpcode</a>-&gt;<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGBaseOpcodeInfo::Store" title='llvm::AMDGPU::MIMGBaseOpcodeInfo::Store' data-ref="llvm::AMDGPU::MIMGBaseOpcodeInfo::Store">Store</a>) {</td></tr>
<tr><th id="5170">5170</th><td>    <b>return</b> <a class="tu ref" href="#_ZL17constructRetValueRN4llvm12SelectionDAGEPNS_13MachineSDNodeENS_8ArrayRefINS_3EVTEEEbbbiiRKNS_5SDLocERNS_11LLVMContextE" title='constructRetValue' data-use='c' data-ref="_ZL17constructRetValueRN4llvm12SelectionDAGEPNS_13MachineSDNodeENS_8ArrayRefINS_3EVTEEEbbbiiRKNS_5SDLocERNS_11LLVMContextE">constructRetValue</a>(<span class='refarg'><a class="local col9 ref" href="#949DAG" title='DAG' data-ref="949DAG">DAG</a></span>, <a class="local col1 ref" href="#1011NewNode" title='NewNode' data-ref="1011NewNode">NewNode</a>,</td></tr>
<tr><th id="5171">5171</th><td>                             <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col0 ref" href="#960OrigResultTypes" title='OrigResultTypes' data-ref="960OrigResultTypes">OrigResultTypes</a>, <a class="local col1 ref" href="#1001IsTexFail" title='IsTexFail' data-ref="1001IsTexFail">IsTexFail</a>,</td></tr>
<tr><th id="5172">5172</th><td>                             <a class="member" href="SIISelLowering.h.html#llvm::SITargetLowering::Subtarget" title='llvm::SITargetLowering::Subtarget' data-ref="llvm::SITargetLowering::Subtarget">Subtarget</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget18hasUnpackedD16VMemEv" title='llvm::GCNSubtarget::hasUnpackedD16VMem' data-ref="_ZNK4llvm12GCNSubtarget18hasUnpackedD16VMemEv">hasUnpackedD16VMem</a>(), <a class="local col1 ref" href="#961IsD16" title='IsD16' data-ref="961IsD16">IsD16</a>,</td></tr>
<tr><th id="5173">5173</th><td>                             <a class="local col8 ref" href="#968DMaskLanes" title='DMaskLanes' data-ref="968DMaskLanes">DMaskLanes</a>, <a class="local col4 ref" href="#964NumVDataDwords" title='NumVDataDwords' data-ref="964NumVDataDwords">NumVDataDwords</a>, <a class="local col0 ref" href="#950DL" title='DL' data-ref="950DL">DL</a>,</td></tr>
<tr><th id="5174">5174</th><td>                             <span class='refarg'>*<a class="local col9 ref" href="#949DAG" title='DAG' data-ref="949DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG10getContextEv" title='llvm::SelectionDAG::getContext' data-ref="_ZNK4llvm12SelectionDAG10getContextEv">getContext</a>()</span>);</td></tr>
<tr><th id="5175">5175</th><td>  }</td></tr>
<tr><th id="5176">5176</th><td></td></tr>
<tr><th id="5177">5177</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col1 ref" href="#1011NewNode" title='NewNode' data-ref="1011NewNode">NewNode</a>, <var>0</var>);</td></tr>
<tr><th id="5178">5178</th><td>}</td></tr>
<tr><th id="5179">5179</th><td></td></tr>
<tr><th id="5180">5180</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm16SITargetLowering12lowerSBufferENS_3EVTENS_5SDLocENS_7SDValueES3_S3_RNS_12SelectionDAGE" title='llvm::SITargetLowering::lowerSBuffer' data-ref="_ZNK4llvm16SITargetLowering12lowerSBufferENS_3EVTENS_5SDLocENS_7SDValueES3_S3_RNS_12SelectionDAGE">lowerSBuffer</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col5 decl" id="1015VT" title='VT' data-type='llvm::EVT' data-ref="1015VT">VT</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col6 decl" id="1016DL" title='DL' data-type='llvm::SDLoc' data-ref="1016DL">DL</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="1017Rsrc" title='Rsrc' data-type='llvm::SDValue' data-ref="1017Rsrc">Rsrc</dfn>,</td></tr>
<tr><th id="5181">5181</th><td>                                       <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="1018Offset" title='Offset' data-type='llvm::SDValue' data-ref="1018Offset">Offset</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="1019GLC" title='GLC' data-type='llvm::SDValue' data-ref="1019GLC">GLC</dfn>,</td></tr>
<tr><th id="5182">5182</th><td>                                       <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col0 decl" id="1020DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="1020DAG">DAG</dfn>) <em>const</em> {</td></tr>
<tr><th id="5183">5183</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="1021MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="1021MF">MF</dfn> = <a class="local col0 ref" href="#1020DAG" title='DAG' data-ref="1020DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG18getMachineFunctionEv" title='llvm::SelectionDAG::getMachineFunction' data-ref="_ZNK4llvm12SelectionDAG18getMachineFunctionEv">getMachineFunction</a>();</td></tr>
<tr><th id="5184">5184</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col2 decl" id="1022MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="1022MMO">MMO</dfn> = <a class="local col1 ref" href="#1021MF" title='MF' data-ref="1021MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_">getMachineMemOperand</a>(</td></tr>
<tr><th id="5185">5185</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo">MachinePointerInfo</a><a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm18MachinePointerInfoC1Ej" title='llvm::MachinePointerInfo::MachinePointerInfo' data-ref="_ZN4llvm18MachinePointerInfoC1Ej">(</a>),</td></tr>
<tr><th id="5186">5186</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags::MOLoad" title='llvm::MachineMemOperand::Flags::MOLoad' data-ref="llvm::MachineMemOperand::Flags::MOLoad">MOLoad</a> <a class="ref" href="../../../include/llvm/ADT/BitmaskEnum.h.html#_ZN4llvm17BitmaskEnumDetailorET_S1_" title='llvm::BitmaskEnumDetail::operator|' data-ref="_ZN4llvm17BitmaskEnumDetailorET_S1_">|</a> <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags::MODereferenceable" title='llvm::MachineMemOperand::Flags::MODereferenceable' data-ref="llvm::MachineMemOperand::Flags::MODereferenceable">MODereferenceable</a> <a class="ref" href="../../../include/llvm/ADT/BitmaskEnum.h.html#_ZN4llvm17BitmaskEnumDetailorET_S1_" title='llvm::BitmaskEnumDetail::operator|' data-ref="_ZN4llvm17BitmaskEnumDetailorET_S1_">|</a></td></tr>
<tr><th id="5187">5187</th><td>          <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags::MOInvariant" title='llvm::MachineMemOperand::Flags::MOInvariant' data-ref="llvm::MachineMemOperand::Flags::MOInvariant">MOInvariant</a>,</td></tr>
<tr><th id="5188">5188</th><td>      <a class="local col5 ref" href="#1015VT" title='VT' data-ref="1015VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT12getStoreSizeEv" title='llvm::EVT::getStoreSize' data-ref="_ZNK4llvm3EVT12getStoreSizeEv">getStoreSize</a>(), <a class="local col5 ref" href="#1015VT" title='VT' data-ref="1015VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT12getStoreSizeEv" title='llvm::EVT::getStoreSize' data-ref="_ZNK4llvm3EVT12getStoreSizeEv">getStoreSize</a>());</td></tr>
<tr><th id="5189">5189</th><td></td></tr>
<tr><th id="5190">5190</th><td>  <b>if</b> (!<a class="local col8 ref" href="#1018Offset" title='Offset' data-ref="1018Offset">Offset</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode11isDivergentEv" title='llvm::SDNode::isDivergent' data-ref="_ZNK4llvm6SDNode11isDivergentEv">isDivergent</a>()) {</td></tr>
<tr><th id="5191">5191</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="1023Ops" title='Ops' data-type='llvm::SDValue [3]' data-ref="1023Ops">Ops</dfn>[] = {</td></tr>
<tr><th id="5192">5192</th><td>        <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#1017Rsrc" title='Rsrc' data-ref="1017Rsrc">Rsrc</a>,</td></tr>
<tr><th id="5193">5193</th><td>        <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#1018Offset" title='Offset' data-ref="1018Offset">Offset</a>, <i>// Offset</i></td></tr>
<tr><th id="5194">5194</th><td>        <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#1019GLC" title='GLC' data-ref="1019GLC">GLC</a>     <i>// glc</i></td></tr>
<tr><th id="5195">5195</th><td>    };</td></tr>
<tr><th id="5196">5196</th><td>    <b>return</b> <a class="local col0 ref" href="#1020DAG" title='DAG' data-ref="1020DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG19getMemIntrinsicNodeEjRKNS_5SDLocENS_8SDVTListENS_8ArrayRefINS_7SDValueEEENS_3EVTEPNS_17MachineMemOperandE" title='llvm::SelectionDAG::getMemIntrinsicNode' data-ref="_ZN4llvm12SelectionDAG19getMemIntrinsicNodeEjRKNS_5SDLocENS_8SDVTListENS_8ArrayRefINS_7SDValueEEENS_3EVTEPNS_17MachineMemOperandE">getMemIntrinsicNode</a>(<span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::SBUFFER_LOAD" title='llvm::AMDGPUISD::NodeType::SBUFFER_LOAD' data-ref="llvm::AMDGPUISD::NodeType::SBUFFER_LOAD">SBUFFER_LOAD</a>, <a class="local col6 ref" href="#1016DL" title='DL' data-ref="1016DL">DL</a>,</td></tr>
<tr><th id="5197">5197</th><td>                                   <a class="local col0 ref" href="#1020DAG" title='DAG' data-ref="1020DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG9getVTListENS_3EVTE" title='llvm::SelectionDAG::getVTList' data-ref="_ZN4llvm12SelectionDAG9getVTListENS_3EVTE">getVTList</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col5 ref" href="#1015VT" title='VT' data-ref="1015VT">VT</a>), <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERAT__KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERAT__KT_"></a><a class="local col3 ref" href="#1023Ops" title='Ops' data-ref="1023Ops">Ops</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col5 ref" href="#1015VT" title='VT' data-ref="1015VT">VT</a>, <a class="local col2 ref" href="#1022MMO" title='MMO' data-ref="1022MMO">MMO</a>);</td></tr>
<tr><th id="5198">5198</th><td>  }</td></tr>
<tr><th id="5199">5199</th><td></td></tr>
<tr><th id="5200">5200</th><td>  <i>// We have a divergent offset. Emit a MUBUF buffer load instead. We can</i></td></tr>
<tr><th id="5201">5201</th><td><i>  // assume that the buffer is unswizzled.</i></td></tr>
<tr><th id="5202">5202</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col4 decl" id="1024Loads" title='Loads' data-type='SmallVector&lt;llvm::SDValue, 4&gt;' data-ref="1024Loads">Loads</dfn>;</td></tr>
<tr><th id="5203">5203</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="1025NumLoads" title='NumLoads' data-type='unsigned int' data-ref="1025NumLoads">NumLoads</dfn> = <var>1</var>;</td></tr>
<tr><th id="5204">5204</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col6 decl" id="1026LoadVT" title='LoadVT' data-type='llvm::MVT' data-ref="1026LoadVT">LoadVT</dfn> = <a class="local col5 ref" href="#1015VT" title='VT' data-ref="1015VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT11getSimpleVTEv" title='llvm::EVT::getSimpleVT' data-ref="_ZNK4llvm3EVT11getSimpleVTEv">getSimpleVT</a>();</td></tr>
<tr><th id="5205">5205</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="1027NumElts" title='NumElts' data-type='unsigned int' data-ref="1027NumElts">NumElts</dfn> = <a class="local col6 ref" href="#1026LoadVT" title='LoadVT' data-ref="1026LoadVT">LoadVT</a>.<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT8isVectorEv" title='llvm::MVT::isVector' data-ref="_ZNK4llvm3MVT8isVectorEv">isVector</a>() ? <a class="local col6 ref" href="#1026LoadVT" title='LoadVT' data-ref="1026LoadVT">LoadVT</a>.<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT20getVectorNumElementsEv" title='llvm::MVT::getVectorNumElements' data-ref="_ZNK4llvm3MVT20getVectorNumElementsEv">getVectorNumElements</a>() : <var>1</var>;</td></tr>
<tr><th id="5206">5206</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((LoadVT.getScalarType() == MVT::i32 || LoadVT.getScalarType() == MVT::f32) &amp;&amp; isPowerOf2_32(NumElts)) ? void (0) : __assert_fail (&quot;(LoadVT.getScalarType() == MVT::i32 || LoadVT.getScalarType() == MVT::f32) &amp;&amp; isPowerOf2_32(NumElts)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIISelLowering.cpp&quot;, 5208, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col6 ref" href="#1026LoadVT" title='LoadVT' data-ref="1026LoadVT">LoadVT</a>.<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT13getScalarTypeEv" title='llvm::MVT::getScalarType' data-ref="_ZNK4llvm3MVT13getScalarTypeEv">getScalarType</a>() <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a> ||</td></tr>
<tr><th id="5207">5207</th><td>          <a class="local col6 ref" href="#1026LoadVT" title='LoadVT' data-ref="1026LoadVT">LoadVT</a>.<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT13getScalarTypeEv" title='llvm::MVT::getScalarType' data-ref="_ZNK4llvm3MVT13getScalarTypeEv">getScalarType</a>() <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a>) &amp;&amp;</td></tr>
<tr><th id="5208">5208</th><td>         <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm13isPowerOf2_32Ej" title='llvm::isPowerOf2_32' data-ref="_ZN4llvm13isPowerOf2_32Ej">isPowerOf2_32</a>(<a class="local col7 ref" href="#1027NumElts" title='NumElts' data-ref="1027NumElts">NumElts</a>));</td></tr>
<tr><th id="5209">5209</th><td></td></tr>
<tr><th id="5210">5210</th><td>  <b>if</b> (<a class="local col7 ref" href="#1027NumElts" title='NumElts' data-ref="1027NumElts">NumElts</a> == <var>8</var> || <a class="local col7 ref" href="#1027NumElts" title='NumElts' data-ref="1027NumElts">NumElts</a> == <var>16</var>) {</td></tr>
<tr><th id="5211">5211</th><td>    <a class="local col5 ref" href="#1025NumLoads" title='NumLoads' data-ref="1025NumLoads">NumLoads</a> = <a class="local col7 ref" href="#1027NumElts" title='NumElts' data-ref="1027NumElts">NumElts</a> == <var>16</var> ? <var>4</var> : <var>2</var>;</td></tr>
<tr><th id="5212">5212</th><td>    <a class="local col6 ref" href="#1026LoadVT" title='LoadVT' data-ref="1026LoadVT">LoadVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::operator=' data-ref="_ZN4llvm3MVTaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i32" title='llvm::MVT::SimpleValueType::v4i32' data-ref="llvm::MVT::SimpleValueType::v4i32">v4i32</a>;</td></tr>
<tr><th id="5213">5213</th><td>  }</td></tr>
<tr><th id="5214">5214</th><td></td></tr>
<tr><th id="5215">5215</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDVTList" title='llvm::SDVTList' data-ref="llvm::SDVTList">SDVTList</a> <dfn class="local col8 decl" id="1028VTList" title='VTList' data-type='llvm::SDVTList' data-ref="1028VTList">VTList</dfn> = <a class="local col0 ref" href="#1020DAG" title='DAG' data-ref="1020DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG9getVTListENS_8ArrayRefINS_3EVTEEE" title='llvm::SelectionDAG::getVTList' data-ref="_ZN4llvm12SelectionDAG9getVTListENS_8ArrayRefINS_3EVTEEE">getVTList</a>(<a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col6 ref" href="#1026LoadVT" title='LoadVT' data-ref="1026LoadVT">LoadVT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Glue" title='llvm::MVT::SimpleValueType::Glue' data-ref="llvm::MVT::SimpleValueType::Glue">Glue</a>});</td></tr>
<tr><th id="5216">5216</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="1029CachePolicy" title='CachePolicy' data-type='unsigned int' data-ref="1029CachePolicy">CachePolicy</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERT0_" title='llvm::cast' data-ref="_ZN4llvm4castERT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<span class='refarg'><a class="local col9 ref" href="#1019GLC" title='GLC' data-ref="1019GLC">GLC</a></span>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="5217">5217</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="1030Ops" title='Ops' data-type='llvm::SDValue [8]' data-ref="1030Ops">Ops</dfn>[] = {</td></tr>
<tr><th id="5218">5218</th><td>      <a class="local col0 ref" href="#1020DAG" title='DAG' data-ref="1020DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG12getEntryNodeEv" title='llvm::SelectionDAG::getEntryNode' data-ref="_ZNK4llvm12SelectionDAG12getEntryNodeEv">getEntryNode</a>(),                         <i>// Chain</i></td></tr>
<tr><th id="5219">5219</th><td>      <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#1017Rsrc" title='Rsrc' data-ref="1017Rsrc">Rsrc</a>,                                       <i>// rsrc</i></td></tr>
<tr><th id="5220">5220</th><td>      <a class="local col0 ref" href="#1020DAG" title='DAG' data-ref="1020DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb" title='llvm::SelectionDAG::getConstant' data-ref="_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb">getConstant</a>(<var>0</var>, <a class="local col6 ref" href="#1016DL" title='DL' data-ref="1016DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>),           <i>// vindex</i></td></tr>
<tr><th id="5221">5221</th><td>      <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">{</a>},                                         <i>// voffset</i></td></tr>
<tr><th id="5222">5222</th><td>      <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">{</a>},                                         <i>// soffset</i></td></tr>
<tr><th id="5223">5223</th><td>      <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">{</a>},                                         <i>// offset</i></td></tr>
<tr><th id="5224">5224</th><td>      <a class="local col0 ref" href="#1020DAG" title='DAG' data-ref="1020DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb" title='llvm::SelectionDAG::getConstant' data-ref="_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb">getConstant</a>(<a class="local col9 ref" href="#1029CachePolicy" title='CachePolicy' data-ref="1029CachePolicy">CachePolicy</a>, <a class="local col6 ref" href="#1016DL" title='DL' data-ref="1016DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>), <i>// cachepolicy</i></td></tr>
<tr><th id="5225">5225</th><td>      <a class="local col0 ref" href="#1020DAG" title='DAG' data-ref="1020DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb" title='llvm::SelectionDAG::getConstant' data-ref="_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb">getConstant</a>(<var>0</var>, <a class="local col6 ref" href="#1016DL" title='DL' data-ref="1016DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i1" title='llvm::MVT::SimpleValueType::i1' data-ref="llvm::MVT::SimpleValueType::i1">i1</a>),            <i>// idxen</i></td></tr>
<tr><th id="5226">5226</th><td>  };</td></tr>
<tr><th id="5227">5227</th><td></td></tr>
<tr><th id="5228">5228</th><td>  <i>// Use the alignment to ensure that the required offsets will fit into the</i></td></tr>
<tr><th id="5229">5229</th><td><i>  // immediate offsets.</i></td></tr>
<tr><th id="5230">5230</th><td>  <a class="member" href="#_ZNK4llvm16SITargetLowering16setBufferOffsetsENS_7SDValueERNS_12SelectionDAGEPS1_j" title='llvm::SITargetLowering::setBufferOffsets' data-ref="_ZNK4llvm16SITargetLowering16setBufferOffsetsENS_7SDValueERNS_12SelectionDAGEPS1_j">setBufferOffsets</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#1018Offset" title='Offset' data-ref="1018Offset">Offset</a>, <span class='refarg'><a class="local col0 ref" href="#1020DAG" title='DAG' data-ref="1020DAG">DAG</a></span>, &amp;<a class="local col0 ref" href="#1030Ops" title='Ops' data-ref="1030Ops">Ops</a>[<var>3</var>], <a class="local col5 ref" href="#1025NumLoads" title='NumLoads' data-ref="1025NumLoads">NumLoads</a> &gt; <var>1</var> ? <var>16</var> * <a class="local col5 ref" href="#1025NumLoads" title='NumLoads' data-ref="1025NumLoads">NumLoads</a> : <var>4</var>);</td></tr>
<tr><th id="5231">5231</th><td></td></tr>
<tr><th id="5232">5232</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="1031InstOffset" title='InstOffset' data-type='uint64_t' data-ref="1031InstOffset">InstOffset</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERT0_" title='llvm::cast' data-ref="_ZN4llvm4castERT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<span class='refarg'><a class="local col0 ref" href="#1030Ops" title='Ops' data-ref="1030Ops">Ops</a>[<var>5</var>]</span>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="5233">5233</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="1032i" title='i' data-type='unsigned int' data-ref="1032i">i</dfn> = <var>0</var>; <a class="local col2 ref" href="#1032i" title='i' data-ref="1032i">i</a> &lt; <a class="local col5 ref" href="#1025NumLoads" title='NumLoads' data-ref="1025NumLoads">NumLoads</a>; ++<a class="local col2 ref" href="#1032i" title='i' data-ref="1032i">i</a>) {</td></tr>
<tr><th id="5234">5234</th><td>    <a class="local col0 ref" href="#1030Ops" title='Ops' data-ref="1030Ops">Ops</a>[<var>5</var>] <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col0 ref" href="#1020DAG" title='DAG' data-ref="1020DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb" title='llvm::SelectionDAG::getConstant' data-ref="_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb">getConstant</a>(<a class="local col1 ref" href="#1031InstOffset" title='InstOffset' data-ref="1031InstOffset">InstOffset</a> + <var>16</var> * <a class="local col2 ref" href="#1032i" title='i' data-ref="1032i">i</a>, <a class="local col6 ref" href="#1016DL" title='DL' data-ref="1016DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="5235">5235</th><td>    <a class="local col4 ref" href="#1024Loads" title='Loads' data-ref="1024Loads">Loads</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col0 ref" href="#1020DAG" title='DAG' data-ref="1020DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG19getMemIntrinsicNodeEjRKNS_5SDLocENS_8SDVTListENS_8ArrayRefINS_7SDValueEEENS_3EVTEPNS_17MachineMemOperandE" title='llvm::SelectionDAG::getMemIntrinsicNode' data-ref="_ZN4llvm12SelectionDAG19getMemIntrinsicNodeEjRKNS_5SDLocENS_8SDVTListENS_8ArrayRefINS_7SDValueEEENS_3EVTEPNS_17MachineMemOperandE">getMemIntrinsicNode</a>(<span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::BUFFER_LOAD" title='llvm::AMDGPUISD::NodeType::BUFFER_LOAD' data-ref="llvm::AMDGPUISD::NodeType::BUFFER_LOAD">BUFFER_LOAD</a>, <a class="local col6 ref" href="#1016DL" title='DL' data-ref="1016DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#77" title='llvm::SDVTList::SDVTList' data-ref="_ZN4llvm8SDVTListC1ERKS0_"></a><a class="local col8 ref" href="#1028VTList" title='VTList' data-ref="1028VTList">VTList</a>,</td></tr>
<tr><th id="5236">5236</th><td>                                            <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERAT__KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERAT__KT_"></a><a class="local col0 ref" href="#1030Ops" title='Ops' data-ref="1030Ops">Ops</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col6 ref" href="#1026LoadVT" title='LoadVT' data-ref="1026LoadVT">LoadVT</a>, <a class="local col2 ref" href="#1022MMO" title='MMO' data-ref="1022MMO">MMO</a>));</td></tr>
<tr><th id="5237">5237</th><td>  }</td></tr>
<tr><th id="5238">5238</th><td></td></tr>
<tr><th id="5239">5239</th><td>  <b>if</b> (<a class="local col5 ref" href="#1015VT" title='VT' data-ref="1015VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8i32" title='llvm::MVT::SimpleValueType::v8i32' data-ref="llvm::MVT::SimpleValueType::v8i32">v8i32</a> || <a class="local col5 ref" href="#1015VT" title='VT' data-ref="1015VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v16i32" title='llvm::MVT::SimpleValueType::v16i32' data-ref="llvm::MVT::SimpleValueType::v16i32">v16i32</a>)</td></tr>
<tr><th id="5240">5240</th><td>    <b>return</b> <a class="local col0 ref" href="#1020DAG" title='DAG' data-ref="1020DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_8ArrayRefINS_7SDValueEEENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_8ArrayRefINS_7SDValueEEENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::CONCAT_VECTORS" title='llvm::ISD::NodeType::CONCAT_VECTORS' data-ref="llvm::ISD::NodeType::CONCAT_VECTORS">CONCAT_VECTORS</a>, <a class="local col6 ref" href="#1016DL" title='DL' data-ref="1016DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col5 ref" href="#1015VT" title='VT' data-ref="1015VT">VT</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col4 ref" href="#1024Loads" title='Loads' data-ref="1024Loads">Loads</a>);</td></tr>
<tr><th id="5241">5241</th><td></td></tr>
<tr><th id="5242">5242</th><td>  <b>return</b> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#1024Loads" title='Loads' data-ref="1024Loads">Loads</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>;</td></tr>
<tr><th id="5243">5243</th><td>}</td></tr>
<tr><th id="5244">5244</th><td></td></tr>
<tr><th id="5245">5245</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm16SITargetLowering23LowerINTRINSIC_WO_CHAINENS_7SDValueERNS_12SelectionDAGE" title='llvm::SITargetLowering::LowerINTRINSIC_WO_CHAIN' data-ref="_ZNK4llvm16SITargetLowering23LowerINTRINSIC_WO_CHAINENS_7SDValueERNS_12SelectionDAGE">LowerINTRINSIC_WO_CHAIN</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="1033Op" title='Op' data-type='llvm::SDValue' data-ref="1033Op">Op</dfn>,</td></tr>
<tr><th id="5246">5246</th><td>                                                  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col4 decl" id="1034DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="1034DAG">DAG</dfn>) <em>const</em> {</td></tr>
<tr><th id="5247">5247</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="1035MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="1035MF">MF</dfn> = <a class="local col4 ref" href="#1034DAG" title='DAG' data-ref="1034DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG18getMachineFunctionEv" title='llvm::SelectionDAG::getMachineFunction' data-ref="_ZNK4llvm12SelectionDAG18getMachineFunctionEv">getMachineFunction</a>();</td></tr>
<tr><th id="5248">5248</th><td>  <em>auto</em> <dfn class="local col6 decl" id="1036MFI" title='MFI' data-type='llvm::SIMachineFunctionInfo *' data-ref="1036MFI">MFI</dfn> = <a class="local col5 ref" href="#1035MF" title='MF' data-ref="1035MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="5249">5249</th><td></td></tr>
<tr><th id="5250">5250</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col7 decl" id="1037VT" title='VT' data-type='llvm::EVT' data-ref="1037VT">VT</dfn> = <a class="local col3 ref" href="#1033Op" title='Op' data-ref="1033Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>();</td></tr>
<tr><th id="5251">5251</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col8 decl" id="1038DL" title='DL' data-type='llvm::SDLoc' data-ref="1038DL">DL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#1033Op" title='Op' data-ref="1033Op">Op</a>);</td></tr>
<tr><th id="5252">5252</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="1039IntrinsicID" title='IntrinsicID' data-type='unsigned int' data-ref="1039IntrinsicID">IntrinsicID</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERKT0_" title='llvm::cast' data-ref="_ZN4llvm4castERKT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col3 ref" href="#1033Op" title='Op' data-ref="1033Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>))-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="5253">5253</th><td></td></tr>
<tr><th id="5254">5254</th><td>  <i>// TODO: Should this propagate fast-math-flags?</i></td></tr>
<tr><th id="5255">5255</th><td></td></tr>
<tr><th id="5256">5256</th><td>  <b>switch</b> (<a class="local col9 ref" href="#1039IntrinsicID" title='IntrinsicID' data-ref="1039IntrinsicID">IntrinsicID</a>) {</td></tr>
<tr><th id="5257">5257</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_implicit_buffer_ptr&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_implicit_buffer_ptr</span>: {</td></tr>
<tr><th id="5258">5258</th><td>    <b>if</b> (<span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">getSubtarget</span>()-&gt;isAmdHsaOrMesa(MF.getFunction()))</td></tr>
<tr><th id="5259">5259</th><td>      <b>return</b> emitNonHSAIntrinsicError(DAG, DL, VT);</td></tr>
<tr><th id="5260">5260</th><td>    <b>return</b> getPreloadedValue(DAG, *MFI, VT,</td></tr>
<tr><th id="5261">5261</th><td>                             AMDGPUFunctionArgInfo::IMPLICIT_BUFFER_PTR);</td></tr>
<tr><th id="5262">5262</th><td>  }</td></tr>
<tr><th id="5263">5263</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_dispatch_ptr&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_dispatch_ptr</span>:</td></tr>
<tr><th id="5264">5264</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_queue_ptr&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_queue_ptr</span>: {</td></tr>
<tr><th id="5265">5265</th><td>    <b>if</b> (!<span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">Subtarget</span>-&gt;isAmdHsaOrMesa(MF.getFunction())) {</td></tr>
<tr><th id="5266">5266</th><td>      DiagnosticInfoUnsupported BadIntrin(</td></tr>
<tr><th id="5267">5267</th><td>          MF.getFunction(), <q>"unsupported hsa intrinsic without hsa target"</q>,</td></tr>
<tr><th id="5268">5268</th><td>          DL.getDebugLoc());</td></tr>
<tr><th id="5269">5269</th><td>      DAG.getContext()-&gt;diagnose(BadIntrin);</td></tr>
<tr><th id="5270">5270</th><td>      <b>return</b> DAG.getUNDEF(VT);</td></tr>
<tr><th id="5271">5271</th><td>    }</td></tr>
<tr><th id="5272">5272</th><td></td></tr>
<tr><th id="5273">5273</th><td>    <em>auto</em> RegID = IntrinsicID == Intrinsic::<span class='error' title="no member named &apos;amdgcn_dispatch_ptr&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_dispatch_ptr</span> ?</td></tr>
<tr><th id="5274">5274</th><td>      AMDGPUFunctionArgInfo::DISPATCH_PTR : AMDGPUFunctionArgInfo::QUEUE_PTR;</td></tr>
<tr><th id="5275">5275</th><td>    <b>return</b> getPreloadedValue(DAG, *MFI, VT, RegID);</td></tr>
<tr><th id="5276">5276</th><td>  }</td></tr>
<tr><th id="5277">5277</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_implicitarg_ptr&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_implicitarg_ptr</span>: {</td></tr>
<tr><th id="5278">5278</th><td>    <b>if</b> (MFI-&gt;isEntryFunction())</td></tr>
<tr><th id="5279">5279</th><td>      <b>return</b> getImplicitArgPtr(DAG, DL);</td></tr>
<tr><th id="5280">5280</th><td>    <b>return</b> getPreloadedValue(DAG, *MFI, VT,</td></tr>
<tr><th id="5281">5281</th><td>                             AMDGPUFunctionArgInfo::IMPLICIT_ARG_PTR);</td></tr>
<tr><th id="5282">5282</th><td>  }</td></tr>
<tr><th id="5283">5283</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_kernarg_segment_ptr&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_kernarg_segment_ptr</span>: {</td></tr>
<tr><th id="5284">5284</th><td>    <b>return</b> getPreloadedValue(DAG, *MFI, VT,</td></tr>
<tr><th id="5285">5285</th><td>                             AMDGPUFunctionArgInfo::KERNARG_SEGMENT_PTR);</td></tr>
<tr><th id="5286">5286</th><td>  }</td></tr>
<tr><th id="5287">5287</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_dispatch_id&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_dispatch_id</span>: {</td></tr>
<tr><th id="5288">5288</th><td>    <b>return</b> getPreloadedValue(DAG, *MFI, VT, AMDGPUFunctionArgInfo::DISPATCH_ID);</td></tr>
<tr><th id="5289">5289</th><td>  }</td></tr>
<tr><th id="5290">5290</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_rcp&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_rcp</span>:</td></tr>
<tr><th id="5291">5291</th><td>    <b>return</b> DAG.getNode(AMDGPUISD::RCP, DL, VT, Op.getOperand(<var>1</var>));</td></tr>
<tr><th id="5292">5292</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_rsq&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_rsq</span>:</td></tr>
<tr><th id="5293">5293</th><td>    <b>return</b> DAG.getNode(AMDGPUISD::RSQ, DL, VT, Op.getOperand(<var>1</var>));</td></tr>
<tr><th id="5294">5294</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_rsq_legacy&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_rsq_legacy</span>:</td></tr>
<tr><th id="5295">5295</th><td>    <b>if</b> (Subtarget-&gt;getGeneration() &gt;= AMDGPUSubtarget::VOLCANIC_ISLANDS)</td></tr>
<tr><th id="5296">5296</th><td>      <b>return</b> emitRemovedIntrinsicError(DAG, DL, VT);</td></tr>
<tr><th id="5297">5297</th><td></td></tr>
<tr><th id="5298">5298</th><td>    <b>return</b> <a class="local col4 ref" href="#1034DAG" title='DAG' data-ref="1034DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::RSQ_LEGACY" title='llvm::AMDGPUISD::NodeType::RSQ_LEGACY' data-ref="llvm::AMDGPUISD::NodeType::RSQ_LEGACY">RSQ_LEGACY</a>, <a class="local col8 ref" href="#1038DL" title='DL' data-ref="1038DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col7 ref" href="#1037VT" title='VT' data-ref="1037VT">VT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#1033Op" title='Op' data-ref="1033Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="5299">5299</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_rcp_legacy&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_rcp_legacy</span>:</td></tr>
<tr><th id="5300">5300</th><td>    <b>if</b> (Subtarget-&gt;getGeneration() &gt;= AMDGPUSubtarget::VOLCANIC_ISLANDS)</td></tr>
<tr><th id="5301">5301</th><td>      <b>return</b> emitRemovedIntrinsicError(DAG, DL, VT);</td></tr>
<tr><th id="5302">5302</th><td>    <b>return</b> <a class="local col4 ref" href="#1034DAG" title='DAG' data-ref="1034DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::RCP_LEGACY" title='llvm::AMDGPUISD::NodeType::RCP_LEGACY' data-ref="llvm::AMDGPUISD::NodeType::RCP_LEGACY">RCP_LEGACY</a>, <a class="local col8 ref" href="#1038DL" title='DL' data-ref="1038DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col7 ref" href="#1037VT" title='VT' data-ref="1037VT">VT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#1033Op" title='Op' data-ref="1033Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="5303">5303</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_rsq_clamp&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_rsq_clamp</span>: {</td></tr>
<tr><th id="5304">5304</th><td>    <b>if</b> (Subtarget-&gt;getGeneration() &lt; AMDGPUSubtarget::VOLCANIC_ISLANDS)</td></tr>
<tr><th id="5305">5305</th><td>      <b>return</b> DAG.getNode(AMDGPUISD::RSQ_CLAMP, DL, VT, Op.getOperand(<var>1</var>));</td></tr>
<tr><th id="5306">5306</th><td></td></tr>
<tr><th id="5307">5307</th><td>    Type *Type = VT.getTypeForEVT(*DAG.getContext());</td></tr>
<tr><th id="5308">5308</th><td>    APFloat Max = APFloat::getLargest(Type-&gt;getFltSemantics());</td></tr>
<tr><th id="5309">5309</th><td>    APFloat Min = APFloat::getLargest(Type-&gt;getFltSemantics(), <b>true</b>);</td></tr>
<tr><th id="5310">5310</th><td></td></tr>
<tr><th id="5311">5311</th><td>    SDValue Rsq = DAG.getNode(AMDGPUISD::RSQ, DL, VT, Op.getOperand(<var>1</var>));</td></tr>
<tr><th id="5312">5312</th><td>    SDValue Tmp = DAG.getNode(ISD::FMINNUM, DL, VT, Rsq,</td></tr>
<tr><th id="5313">5313</th><td>                              DAG.getConstantFP(Max, DL, VT));</td></tr>
<tr><th id="5314">5314</th><td>    <b>return</b> DAG.getNode(ISD::FMAXNUM, DL, VT, Tmp,</td></tr>
<tr><th id="5315">5315</th><td>                       DAG.getConstantFP(Min, DL, VT));</td></tr>
<tr><th id="5316">5316</th><td>  }</td></tr>
<tr><th id="5317">5317</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;r600_read_ngroups_x&apos; in namespace &apos;llvm::Intrinsic&apos;">r600_read_ngroups_x</span>:</td></tr>
<tr><th id="5318">5318</th><td>    <b>if</b> (<span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">Subtarget</span>-&gt;isAmdHsaOS())</td></tr>
<tr><th id="5319">5319</th><td>      <b>return</b> emitNonHSAIntrinsicError(DAG, DL, VT);</td></tr>
<tr><th id="5320">5320</th><td></td></tr>
<tr><th id="5321">5321</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm16SITargetLowering24lowerKernargMemParameterERNS_12SelectionDAGENS_3EVTES3_RKNS_5SDLocENS_7SDValueEmjbPKNS_3ISD8InputArgE" title='llvm::SITargetLowering::lowerKernargMemParameter' data-ref="_ZNK4llvm16SITargetLowering24lowerKernargMemParameterERNS_12SelectionDAGENS_3EVTES3_RKNS_5SDLocENS_7SDValueEmjbPKNS_3ISD8InputArgE">lowerKernargMemParameter</a>(<span class='refarg'><a class="local col4 ref" href="#1034DAG" title='DAG' data-ref="1034DAG">DAG</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col7 ref" href="#1037VT" title='VT' data-ref="1037VT">VT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col7 ref" href="#1037VT" title='VT' data-ref="1037VT">VT</a>, <a class="local col8 ref" href="#1038DL" title='DL' data-ref="1038DL">DL</a>, <a class="local col4 ref" href="#1034DAG" title='DAG' data-ref="1034DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG12getEntryNodeEv" title='llvm::SelectionDAG::getEntryNode' data-ref="_ZNK4llvm12SelectionDAG12getEntryNodeEv">getEntryNode</a>(),</td></tr>
<tr><th id="5322">5322</th><td>                                    <span class="namespace">SI::KernelInputOffsets::</span><a class="enum" href="SIInstrInfo.h.html#llvm::SI::KernelInputOffsets::Offsets::NGROUPS_X" title='llvm::SI::KernelInputOffsets::Offsets::NGROUPS_X' data-ref="llvm::SI::KernelInputOffsets::Offsets::NGROUPS_X">NGROUPS_X</a>, <var>4</var>, <b>false</b>);</td></tr>
<tr><th id="5323">5323</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;r600_read_ngroups_y&apos; in namespace &apos;llvm::Intrinsic&apos;">r600_read_ngroups_y</span>:</td></tr>
<tr><th id="5324">5324</th><td>    <b>if</b> (<span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">Subtarget</span>-&gt;isAmdHsaOS())</td></tr>
<tr><th id="5325">5325</th><td>      <b>return</b> emitNonHSAIntrinsicError(DAG, DL, VT);</td></tr>
<tr><th id="5326">5326</th><td></td></tr>
<tr><th id="5327">5327</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm16SITargetLowering24lowerKernargMemParameterERNS_12SelectionDAGENS_3EVTES3_RKNS_5SDLocENS_7SDValueEmjbPKNS_3ISD8InputArgE" title='llvm::SITargetLowering::lowerKernargMemParameter' data-ref="_ZNK4llvm16SITargetLowering24lowerKernargMemParameterERNS_12SelectionDAGENS_3EVTES3_RKNS_5SDLocENS_7SDValueEmjbPKNS_3ISD8InputArgE">lowerKernargMemParameter</a>(<span class='refarg'><a class="local col4 ref" href="#1034DAG" title='DAG' data-ref="1034DAG">DAG</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col7 ref" href="#1037VT" title='VT' data-ref="1037VT">VT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col7 ref" href="#1037VT" title='VT' data-ref="1037VT">VT</a>, <a class="local col8 ref" href="#1038DL" title='DL' data-ref="1038DL">DL</a>, <a class="local col4 ref" href="#1034DAG" title='DAG' data-ref="1034DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG12getEntryNodeEv" title='llvm::SelectionDAG::getEntryNode' data-ref="_ZNK4llvm12SelectionDAG12getEntryNodeEv">getEntryNode</a>(),</td></tr>
<tr><th id="5328">5328</th><td>                                    <span class="namespace">SI::KernelInputOffsets::</span><a class="enum" href="SIInstrInfo.h.html#llvm::SI::KernelInputOffsets::Offsets::NGROUPS_Y" title='llvm::SI::KernelInputOffsets::Offsets::NGROUPS_Y' data-ref="llvm::SI::KernelInputOffsets::Offsets::NGROUPS_Y">NGROUPS_Y</a>, <var>4</var>, <b>false</b>);</td></tr>
<tr><th id="5329">5329</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;r600_read_ngroups_z&apos; in namespace &apos;llvm::Intrinsic&apos;">r600_read_ngroups_z</span>:</td></tr>
<tr><th id="5330">5330</th><td>    <b>if</b> (<span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">Subtarget</span>-&gt;isAmdHsaOS())</td></tr>
<tr><th id="5331">5331</th><td>      <b>return</b> emitNonHSAIntrinsicError(DAG, DL, VT);</td></tr>
<tr><th id="5332">5332</th><td></td></tr>
<tr><th id="5333">5333</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm16SITargetLowering24lowerKernargMemParameterERNS_12SelectionDAGENS_3EVTES3_RKNS_5SDLocENS_7SDValueEmjbPKNS_3ISD8InputArgE" title='llvm::SITargetLowering::lowerKernargMemParameter' data-ref="_ZNK4llvm16SITargetLowering24lowerKernargMemParameterERNS_12SelectionDAGENS_3EVTES3_RKNS_5SDLocENS_7SDValueEmjbPKNS_3ISD8InputArgE">lowerKernargMemParameter</a>(<span class='refarg'><a class="local col4 ref" href="#1034DAG" title='DAG' data-ref="1034DAG">DAG</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col7 ref" href="#1037VT" title='VT' data-ref="1037VT">VT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col7 ref" href="#1037VT" title='VT' data-ref="1037VT">VT</a>, <a class="local col8 ref" href="#1038DL" title='DL' data-ref="1038DL">DL</a>, <a class="local col4 ref" href="#1034DAG" title='DAG' data-ref="1034DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG12getEntryNodeEv" title='llvm::SelectionDAG::getEntryNode' data-ref="_ZNK4llvm12SelectionDAG12getEntryNodeEv">getEntryNode</a>(),</td></tr>
<tr><th id="5334">5334</th><td>                                    <span class="namespace">SI::KernelInputOffsets::</span><a class="enum" href="SIInstrInfo.h.html#llvm::SI::KernelInputOffsets::Offsets::NGROUPS_Z" title='llvm::SI::KernelInputOffsets::Offsets::NGROUPS_Z' data-ref="llvm::SI::KernelInputOffsets::Offsets::NGROUPS_Z">NGROUPS_Z</a>, <var>4</var>, <b>false</b>);</td></tr>
<tr><th id="5335">5335</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;r600_read_global_size_x&apos; in namespace &apos;llvm::Intrinsic&apos;">r600_read_global_size_x</span>:</td></tr>
<tr><th id="5336">5336</th><td>    <b>if</b> (<span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">Subtarget</span>-&gt;isAmdHsaOS())</td></tr>
<tr><th id="5337">5337</th><td>      <b>return</b> emitNonHSAIntrinsicError(DAG, DL, VT);</td></tr>
<tr><th id="5338">5338</th><td></td></tr>
<tr><th id="5339">5339</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm16SITargetLowering24lowerKernargMemParameterERNS_12SelectionDAGENS_3EVTES3_RKNS_5SDLocENS_7SDValueEmjbPKNS_3ISD8InputArgE" title='llvm::SITargetLowering::lowerKernargMemParameter' data-ref="_ZNK4llvm16SITargetLowering24lowerKernargMemParameterERNS_12SelectionDAGENS_3EVTES3_RKNS_5SDLocENS_7SDValueEmjbPKNS_3ISD8InputArgE">lowerKernargMemParameter</a>(<span class='refarg'><a class="local col4 ref" href="#1034DAG" title='DAG' data-ref="1034DAG">DAG</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col7 ref" href="#1037VT" title='VT' data-ref="1037VT">VT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col7 ref" href="#1037VT" title='VT' data-ref="1037VT">VT</a>, <a class="local col8 ref" href="#1038DL" title='DL' data-ref="1038DL">DL</a>, <a class="local col4 ref" href="#1034DAG" title='DAG' data-ref="1034DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG12getEntryNodeEv" title='llvm::SelectionDAG::getEntryNode' data-ref="_ZNK4llvm12SelectionDAG12getEntryNodeEv">getEntryNode</a>(),</td></tr>
<tr><th id="5340">5340</th><td>                                    <span class="namespace">SI::KernelInputOffsets::</span><a class="enum" href="SIInstrInfo.h.html#llvm::SI::KernelInputOffsets::Offsets::GLOBAL_SIZE_X" title='llvm::SI::KernelInputOffsets::Offsets::GLOBAL_SIZE_X' data-ref="llvm::SI::KernelInputOffsets::Offsets::GLOBAL_SIZE_X">GLOBAL_SIZE_X</a>, <var>4</var>, <b>false</b>);</td></tr>
<tr><th id="5341">5341</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;r600_read_global_size_y&apos; in namespace &apos;llvm::Intrinsic&apos;">r600_read_global_size_y</span>:</td></tr>
<tr><th id="5342">5342</th><td>    <b>if</b> (<span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">Subtarget</span>-&gt;isAmdHsaOS())</td></tr>
<tr><th id="5343">5343</th><td>      <b>return</b> emitNonHSAIntrinsicError(DAG, DL, VT);</td></tr>
<tr><th id="5344">5344</th><td></td></tr>
<tr><th id="5345">5345</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm16SITargetLowering24lowerKernargMemParameterERNS_12SelectionDAGENS_3EVTES3_RKNS_5SDLocENS_7SDValueEmjbPKNS_3ISD8InputArgE" title='llvm::SITargetLowering::lowerKernargMemParameter' data-ref="_ZNK4llvm16SITargetLowering24lowerKernargMemParameterERNS_12SelectionDAGENS_3EVTES3_RKNS_5SDLocENS_7SDValueEmjbPKNS_3ISD8InputArgE">lowerKernargMemParameter</a>(<span class='refarg'><a class="local col4 ref" href="#1034DAG" title='DAG' data-ref="1034DAG">DAG</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col7 ref" href="#1037VT" title='VT' data-ref="1037VT">VT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col7 ref" href="#1037VT" title='VT' data-ref="1037VT">VT</a>, <a class="local col8 ref" href="#1038DL" title='DL' data-ref="1038DL">DL</a>, <a class="local col4 ref" href="#1034DAG" title='DAG' data-ref="1034DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG12getEntryNodeEv" title='llvm::SelectionDAG::getEntryNode' data-ref="_ZNK4llvm12SelectionDAG12getEntryNodeEv">getEntryNode</a>(),</td></tr>
<tr><th id="5346">5346</th><td>                                    <span class="namespace">SI::KernelInputOffsets::</span><a class="enum" href="SIInstrInfo.h.html#llvm::SI::KernelInputOffsets::Offsets::GLOBAL_SIZE_Y" title='llvm::SI::KernelInputOffsets::Offsets::GLOBAL_SIZE_Y' data-ref="llvm::SI::KernelInputOffsets::Offsets::GLOBAL_SIZE_Y">GLOBAL_SIZE_Y</a>, <var>4</var>, <b>false</b>);</td></tr>
<tr><th id="5347">5347</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;r600_read_global_size_z&apos; in namespace &apos;llvm::Intrinsic&apos;">r600_read_global_size_z</span>:</td></tr>
<tr><th id="5348">5348</th><td>    <b>if</b> (<span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">Subtarget</span>-&gt;isAmdHsaOS())</td></tr>
<tr><th id="5349">5349</th><td>      <b>return</b> emitNonHSAIntrinsicError(DAG, DL, VT);</td></tr>
<tr><th id="5350">5350</th><td></td></tr>
<tr><th id="5351">5351</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm16SITargetLowering24lowerKernargMemParameterERNS_12SelectionDAGENS_3EVTES3_RKNS_5SDLocENS_7SDValueEmjbPKNS_3ISD8InputArgE" title='llvm::SITargetLowering::lowerKernargMemParameter' data-ref="_ZNK4llvm16SITargetLowering24lowerKernargMemParameterERNS_12SelectionDAGENS_3EVTES3_RKNS_5SDLocENS_7SDValueEmjbPKNS_3ISD8InputArgE">lowerKernargMemParameter</a>(<span class='refarg'><a class="local col4 ref" href="#1034DAG" title='DAG' data-ref="1034DAG">DAG</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col7 ref" href="#1037VT" title='VT' data-ref="1037VT">VT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col7 ref" href="#1037VT" title='VT' data-ref="1037VT">VT</a>, <a class="local col8 ref" href="#1038DL" title='DL' data-ref="1038DL">DL</a>, <a class="local col4 ref" href="#1034DAG" title='DAG' data-ref="1034DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG12getEntryNodeEv" title='llvm::SelectionDAG::getEntryNode' data-ref="_ZNK4llvm12SelectionDAG12getEntryNodeEv">getEntryNode</a>(),</td></tr>
<tr><th id="5352">5352</th><td>                                    <span class="namespace">SI::KernelInputOffsets::</span><a class="enum" href="SIInstrInfo.h.html#llvm::SI::KernelInputOffsets::Offsets::GLOBAL_SIZE_Z" title='llvm::SI::KernelInputOffsets::Offsets::GLOBAL_SIZE_Z' data-ref="llvm::SI::KernelInputOffsets::Offsets::GLOBAL_SIZE_Z">GLOBAL_SIZE_Z</a>, <var>4</var>, <b>false</b>);</td></tr>
<tr><th id="5353">5353</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;r600_read_local_size_x&apos; in namespace &apos;llvm::Intrinsic&apos;">r600_read_local_size_x</span>:</td></tr>
<tr><th id="5354">5354</th><td>    <b>if</b> (<span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">Subtarget</span>-&gt;isAmdHsaOS())</td></tr>
<tr><th id="5355">5355</th><td>      <b>return</b> emitNonHSAIntrinsicError(DAG, DL, VT);</td></tr>
<tr><th id="5356">5356</th><td></td></tr>
<tr><th id="5357">5357</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm16SITargetLowering22lowerImplicitZextParamERNS_12SelectionDAGENS_7SDValueENS_3MVTEj" title='llvm::SITargetLowering::lowerImplicitZextParam' data-ref="_ZNK4llvm16SITargetLowering22lowerImplicitZextParamERNS_12SelectionDAGENS_7SDValueENS_3MVTEj">lowerImplicitZextParam</a>(<span class='refarg'><a class="local col4 ref" href="#1034DAG" title='DAG' data-ref="1034DAG">DAG</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#1033Op" title='Op' data-ref="1033Op">Op</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>,</td></tr>
<tr><th id="5358">5358</th><td>                                  <span class="namespace">SI::KernelInputOffsets::</span><a class="enum" href="SIInstrInfo.h.html#llvm::SI::KernelInputOffsets::Offsets::LOCAL_SIZE_X" title='llvm::SI::KernelInputOffsets::Offsets::LOCAL_SIZE_X' data-ref="llvm::SI::KernelInputOffsets::Offsets::LOCAL_SIZE_X">LOCAL_SIZE_X</a>);</td></tr>
<tr><th id="5359">5359</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;r600_read_local_size_y&apos; in namespace &apos;llvm::Intrinsic&apos;">r600_read_local_size_y</span>:</td></tr>
<tr><th id="5360">5360</th><td>    <b>if</b> (<span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">Subtarget</span>-&gt;isAmdHsaOS())</td></tr>
<tr><th id="5361">5361</th><td>      <b>return</b> emitNonHSAIntrinsicError(DAG, DL, VT);</td></tr>
<tr><th id="5362">5362</th><td></td></tr>
<tr><th id="5363">5363</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm16SITargetLowering22lowerImplicitZextParamERNS_12SelectionDAGENS_7SDValueENS_3MVTEj" title='llvm::SITargetLowering::lowerImplicitZextParam' data-ref="_ZNK4llvm16SITargetLowering22lowerImplicitZextParamERNS_12SelectionDAGENS_7SDValueENS_3MVTEj">lowerImplicitZextParam</a>(<span class='refarg'><a class="local col4 ref" href="#1034DAG" title='DAG' data-ref="1034DAG">DAG</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#1033Op" title='Op' data-ref="1033Op">Op</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>,</td></tr>
<tr><th id="5364">5364</th><td>                                  <span class="namespace">SI::KernelInputOffsets::</span><a class="enum" href="SIInstrInfo.h.html#llvm::SI::KernelInputOffsets::Offsets::LOCAL_SIZE_Y" title='llvm::SI::KernelInputOffsets::Offsets::LOCAL_SIZE_Y' data-ref="llvm::SI::KernelInputOffsets::Offsets::LOCAL_SIZE_Y">LOCAL_SIZE_Y</a>);</td></tr>
<tr><th id="5365">5365</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;r600_read_local_size_z&apos; in namespace &apos;llvm::Intrinsic&apos;">r600_read_local_size_z</span>:</td></tr>
<tr><th id="5366">5366</th><td>    <b>if</b> (<span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">Subtarget</span>-&gt;isAmdHsaOS())</td></tr>
<tr><th id="5367">5367</th><td>      <b>return</b> emitNonHSAIntrinsicError(DAG, DL, VT);</td></tr>
<tr><th id="5368">5368</th><td></td></tr>
<tr><th id="5369">5369</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm16SITargetLowering22lowerImplicitZextParamERNS_12SelectionDAGENS_7SDValueENS_3MVTEj" title='llvm::SITargetLowering::lowerImplicitZextParam' data-ref="_ZNK4llvm16SITargetLowering22lowerImplicitZextParamERNS_12SelectionDAGENS_7SDValueENS_3MVTEj">lowerImplicitZextParam</a>(<span class='refarg'><a class="local col4 ref" href="#1034DAG" title='DAG' data-ref="1034DAG">DAG</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#1033Op" title='Op' data-ref="1033Op">Op</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>,</td></tr>
<tr><th id="5370">5370</th><td>                                  <span class="namespace">SI::KernelInputOffsets::</span><a class="enum" href="SIInstrInfo.h.html#llvm::SI::KernelInputOffsets::Offsets::LOCAL_SIZE_Z" title='llvm::SI::KernelInputOffsets::Offsets::LOCAL_SIZE_Z' data-ref="llvm::SI::KernelInputOffsets::Offsets::LOCAL_SIZE_Z">LOCAL_SIZE_Z</a>);</td></tr>
<tr><th id="5371">5371</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_workgroup_id_x&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_workgroup_id_x</span>:</td></tr>
<tr><th id="5372">5372</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;r600_read_tgid_x&apos; in namespace &apos;llvm::Intrinsic&apos;">r600_read_tgid_x</span>:</td></tr>
<tr><th id="5373">5373</th><td>    <b>return</b> getPreloadedValue(DAG, *MFI, VT,</td></tr>
<tr><th id="5374">5374</th><td>                             AMDGPUFunctionArgInfo::WORKGROUP_ID_X);</td></tr>
<tr><th id="5375">5375</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_workgroup_id_y&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_workgroup_id_y</span>:</td></tr>
<tr><th id="5376">5376</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;r600_read_tgid_y&apos; in namespace &apos;llvm::Intrinsic&apos;">r600_read_tgid_y</span>:</td></tr>
<tr><th id="5377">5377</th><td>    <b>return</b> getPreloadedValue(DAG, *MFI, VT,</td></tr>
<tr><th id="5378">5378</th><td>                             AMDGPUFunctionArgInfo::WORKGROUP_ID_Y);</td></tr>
<tr><th id="5379">5379</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_workgroup_id_z&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_workgroup_id_z</span>:</td></tr>
<tr><th id="5380">5380</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;r600_read_tgid_z&apos; in namespace &apos;llvm::Intrinsic&apos;">r600_read_tgid_z</span>:</td></tr>
<tr><th id="5381">5381</th><td>    <b>return</b> getPreloadedValue(DAG, *MFI, VT,</td></tr>
<tr><th id="5382">5382</th><td>                             AMDGPUFunctionArgInfo::WORKGROUP_ID_Z);</td></tr>
<tr><th id="5383">5383</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_workitem_id_x&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_workitem_id_x</span>:</td></tr>
<tr><th id="5384">5384</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;r600_read_tidig_x&apos; in namespace &apos;llvm::Intrinsic&apos;">r600_read_tidig_x</span>:</td></tr>
<tr><th id="5385">5385</th><td>    <b>return</b> loadInputValue(DAG, &amp;AMDGPU::<span class='error' title="no member named &apos;VGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR_32RegClass</span>, MVT::i32,</td></tr>
<tr><th id="5386">5386</th><td>                          SDLoc(DAG.getEntryNode()),</td></tr>
<tr><th id="5387">5387</th><td>                          MFI-&gt;getArgInfo().WorkItemIDX);</td></tr>
<tr><th id="5388">5388</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_workitem_id_y&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_workitem_id_y</span>:</td></tr>
<tr><th id="5389">5389</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;r600_read_tidig_y&apos; in namespace &apos;llvm::Intrinsic&apos;">r600_read_tidig_y</span>:</td></tr>
<tr><th id="5390">5390</th><td>    <b>return</b> loadInputValue(DAG, &amp;AMDGPU::<span class='error' title="no member named &apos;VGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR_32RegClass</span>, MVT::i32,</td></tr>
<tr><th id="5391">5391</th><td>                          SDLoc(DAG.getEntryNode()),</td></tr>
<tr><th id="5392">5392</th><td>                          MFI-&gt;getArgInfo().WorkItemIDY);</td></tr>
<tr><th id="5393">5393</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_workitem_id_z&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_workitem_id_z</span>:</td></tr>
<tr><th id="5394">5394</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;r600_read_tidig_z&apos; in namespace &apos;llvm::Intrinsic&apos;">r600_read_tidig_z</span>:</td></tr>
<tr><th id="5395">5395</th><td>    <b>return</b> loadInputValue(DAG, &amp;AMDGPU::<span class='error' title="no member named &apos;VGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR_32RegClass</span>, MVT::i32,</td></tr>
<tr><th id="5396">5396</th><td>                          SDLoc(DAG.getEntryNode()),</td></tr>
<tr><th id="5397">5397</th><td>                          MFI-&gt;getArgInfo().WorkItemIDZ);</td></tr>
<tr><th id="5398">5398</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_s_buffer_load&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_s_buffer_load</span>: {</td></tr>
<tr><th id="5399">5399</th><td>    <em>unsigned</em> Cache = cast&lt;ConstantSDNode&gt;(Op.getOperand(<var>3</var>))-&gt;getZExtValue();</td></tr>
<tr><th id="5400">5400</th><td>    <b>return</b> lowerSBuffer(VT, DL, Op.getOperand(<var>1</var>), Op.getOperand(<var>2</var>),</td></tr>
<tr><th id="5401">5401</th><td>                        DAG.getTargetConstant(Cache &amp; <var>1</var>, DL, MVT::i1), DAG);</td></tr>
<tr><th id="5402">5402</th><td>  }</td></tr>
<tr><th id="5403">5403</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_fdiv_fast&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_fdiv_fast</span>:</td></tr>
<tr><th id="5404">5404</th><td>    <b>return</b> lowerFDIV_FAST(Op, DAG);</td></tr>
<tr><th id="5405">5405</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_interp_mov&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_interp_mov</span>: {</td></tr>
<tr><th id="5406">5406</th><td>    SDValue M0 = copyToM0(DAG, DAG.getEntryNode(), DL, Op.getOperand(<var>4</var>));</td></tr>
<tr><th id="5407">5407</th><td>    SDValue Glue = M0.getValue(<var>1</var>);</td></tr>
<tr><th id="5408">5408</th><td>    <b>return</b> DAG.getNode(AMDGPUISD::INTERP_MOV, DL, MVT::f32, Op.getOperand(<var>1</var>),</td></tr>
<tr><th id="5409">5409</th><td>                       Op.getOperand(<var>2</var>), Op.getOperand(<var>3</var>), Glue);</td></tr>
<tr><th id="5410">5410</th><td>  }</td></tr>
<tr><th id="5411">5411</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_interp_p1&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_interp_p1</span>: {</td></tr>
<tr><th id="5412">5412</th><td>    SDValue M0 = copyToM0(DAG, DAG.getEntryNode(), DL, Op.getOperand(<var>4</var>));</td></tr>
<tr><th id="5413">5413</th><td>    SDValue Glue = M0.getValue(<var>1</var>);</td></tr>
<tr><th id="5414">5414</th><td>    <b>return</b> DAG.getNode(AMDGPUISD::INTERP_P1, DL, MVT::f32, Op.getOperand(<var>1</var>),</td></tr>
<tr><th id="5415">5415</th><td>                       Op.getOperand(<var>2</var>), Op.getOperand(<var>3</var>), Glue);</td></tr>
<tr><th id="5416">5416</th><td>  }</td></tr>
<tr><th id="5417">5417</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_interp_p2&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_interp_p2</span>: {</td></tr>
<tr><th id="5418">5418</th><td>    SDValue M0 = copyToM0(DAG, DAG.getEntryNode(), DL, Op.getOperand(<var>5</var>));</td></tr>
<tr><th id="5419">5419</th><td>    SDValue Glue = SDValue(M0.getNode(), <var>1</var>);</td></tr>
<tr><th id="5420">5420</th><td>    <b>return</b> DAG.getNode(AMDGPUISD::INTERP_P2, DL, MVT::f32, Op.getOperand(<var>1</var>),</td></tr>
<tr><th id="5421">5421</th><td>                       Op.getOperand(<var>2</var>), Op.getOperand(<var>3</var>), Op.getOperand(<var>4</var>),</td></tr>
<tr><th id="5422">5422</th><td>                       Glue);</td></tr>
<tr><th id="5423">5423</th><td>  }</td></tr>
<tr><th id="5424">5424</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_interp_p1_f16&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_interp_p1_f16</span>: {</td></tr>
<tr><th id="5425">5425</th><td>    SDValue M0 = copyToM0(DAG, DAG.getEntryNode(), DL, Op.getOperand(<var>5</var>));</td></tr>
<tr><th id="5426">5426</th><td>    SDValue Glue = M0.getValue(<var>1</var>);</td></tr>
<tr><th id="5427">5427</th><td>    <b>if</b> (getSubtarget()-&gt;getLDSBankCount() == <var>16</var>) {</td></tr>
<tr><th id="5428">5428</th><td>      <i>// 16 bank LDS</i></td></tr>
<tr><th id="5429">5429</th><td>      SDValue S = DAG.getNode(AMDGPUISD::INTERP_MOV, DL, MVT::f32,</td></tr>
<tr><th id="5430">5430</th><td>                              DAG.getConstant(<var>2</var>, DL, MVT::i32), <i>// P0</i></td></tr>
<tr><th id="5431">5431</th><td>                              Op.getOperand(<var>2</var>), <i>// Attrchan</i></td></tr>
<tr><th id="5432">5432</th><td>                              Op.getOperand(<var>3</var>), <i>// Attr</i></td></tr>
<tr><th id="5433">5433</th><td>                              Glue);</td></tr>
<tr><th id="5434">5434</th><td>      SDValue Ops[] = {</td></tr>
<tr><th id="5435">5435</th><td>        Op.getOperand(<var>1</var>), <i>// Src0</i></td></tr>
<tr><th id="5436">5436</th><td>        Op.getOperand(<var>2</var>), <i>// Attrchan</i></td></tr>
<tr><th id="5437">5437</th><td>        Op.getOperand(<var>3</var>), <i>// Attr</i></td></tr>
<tr><th id="5438">5438</th><td>        DAG.getConstant(<var>0</var>, DL, MVT::i32), <i>// $src0_modifiers</i></td></tr>
<tr><th id="5439">5439</th><td>        S, <i>// Src2 - holds two f16 values selected by high</i></td></tr>
<tr><th id="5440">5440</th><td>        DAG.getConstant(<var>0</var>, DL, MVT::i32), <i>// $src2_modifiers</i></td></tr>
<tr><th id="5441">5441</th><td>        Op.getOperand(<var>4</var>), <i>// high</i></td></tr>
<tr><th id="5442">5442</th><td>        DAG.getConstant(<var>0</var>, DL, MVT::i1), <i>// $clamp</i></td></tr>
<tr><th id="5443">5443</th><td>        DAG.getConstant(<var>0</var>, DL, MVT::i32) <i>// $omod</i></td></tr>
<tr><th id="5444">5444</th><td>      };</td></tr>
<tr><th id="5445">5445</th><td>      <b>return</b> DAG.getNode(AMDGPUISD::INTERP_P1LV_F16, DL, MVT::f32, Ops);</td></tr>
<tr><th id="5446">5446</th><td>    } <b>else</b> {</td></tr>
<tr><th id="5447">5447</th><td>      <i>// 32 bank LDS</i></td></tr>
<tr><th id="5448">5448</th><td>      SDValue Ops[] = {</td></tr>
<tr><th id="5449">5449</th><td>        Op.getOperand(<var>1</var>), <i>// Src0</i></td></tr>
<tr><th id="5450">5450</th><td>        Op.getOperand(<var>2</var>), <i>// Attrchan</i></td></tr>
<tr><th id="5451">5451</th><td>        Op.getOperand(<var>3</var>), <i>// Attr</i></td></tr>
<tr><th id="5452">5452</th><td>        DAG.getConstant(<var>0</var>, DL, MVT::i32), <i>// $src0_modifiers</i></td></tr>
<tr><th id="5453">5453</th><td>        Op.getOperand(<var>4</var>), <i>// high</i></td></tr>
<tr><th id="5454">5454</th><td>        DAG.getConstant(<var>0</var>, DL, MVT::i1), <i>// $clamp</i></td></tr>
<tr><th id="5455">5455</th><td>        DAG.getConstant(<var>0</var>, DL, MVT::i32), <i>// $omod</i></td></tr>
<tr><th id="5456">5456</th><td>        Glue</td></tr>
<tr><th id="5457">5457</th><td>      };</td></tr>
<tr><th id="5458">5458</th><td>      <b>return</b> DAG.getNode(AMDGPUISD::INTERP_P1LL_F16, DL, MVT::f32, Ops);</td></tr>
<tr><th id="5459">5459</th><td>    }</td></tr>
<tr><th id="5460">5460</th><td>  }</td></tr>
<tr><th id="5461">5461</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_interp_p2_f16&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_interp_p2_f16</span>: {</td></tr>
<tr><th id="5462">5462</th><td>    SDValue M0 = copyToM0(DAG, DAG.getEntryNode(), DL, Op.getOperand(<var>6</var>));</td></tr>
<tr><th id="5463">5463</th><td>    SDValue Glue = SDValue(M0.getNode(), <var>1</var>);</td></tr>
<tr><th id="5464">5464</th><td>    SDValue Ops[] = {</td></tr>
<tr><th id="5465">5465</th><td>      Op.getOperand(<var>2</var>), <i>// Src0</i></td></tr>
<tr><th id="5466">5466</th><td>      Op.getOperand(<var>3</var>), <i>// Attrchan</i></td></tr>
<tr><th id="5467">5467</th><td>      Op.getOperand(<var>4</var>), <i>// Attr</i></td></tr>
<tr><th id="5468">5468</th><td>      DAG.getConstant(<var>0</var>, DL, MVT::i32), <i>// $src0_modifiers</i></td></tr>
<tr><th id="5469">5469</th><td>      Op.getOperand(<var>1</var>), <i>// Src2</i></td></tr>
<tr><th id="5470">5470</th><td>      DAG.getConstant(<var>0</var>, DL, MVT::i32), <i>// $src2_modifiers</i></td></tr>
<tr><th id="5471">5471</th><td>      Op.getOperand(<var>5</var>), <i>// high</i></td></tr>
<tr><th id="5472">5472</th><td>      DAG.getConstant(<var>0</var>, DL, MVT::i1), <i>// $clamp</i></td></tr>
<tr><th id="5473">5473</th><td>      Glue</td></tr>
<tr><th id="5474">5474</th><td>    };</td></tr>
<tr><th id="5475">5475</th><td>    <b>return</b> DAG.getNode(AMDGPUISD::INTERP_P2_F16, DL, MVT::f16, Ops);</td></tr>
<tr><th id="5476">5476</th><td>  }</td></tr>
<tr><th id="5477">5477</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_sin&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_sin</span>:</td></tr>
<tr><th id="5478">5478</th><td>    <b>return</b> DAG.getNode(AMDGPUISD::SIN_HW, DL, VT, Op.getOperand(<var>1</var>));</td></tr>
<tr><th id="5479">5479</th><td></td></tr>
<tr><th id="5480">5480</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_cos&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_cos</span>:</td></tr>
<tr><th id="5481">5481</th><td>    <b>return</b> DAG.getNode(AMDGPUISD::COS_HW, DL, VT, Op.getOperand(<var>1</var>));</td></tr>
<tr><th id="5482">5482</th><td></td></tr>
<tr><th id="5483">5483</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_log_clamp&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_log_clamp</span>: {</td></tr>
<tr><th id="5484">5484</th><td>    <b>if</b> (Subtarget-&gt;getGeneration() &lt; AMDGPUSubtarget::VOLCANIC_ISLANDS)</td></tr>
<tr><th id="5485">5485</th><td>      <b>return</b> SDValue();</td></tr>
<tr><th id="5486">5486</th><td></td></tr>
<tr><th id="5487">5487</th><td>    DiagnosticInfoUnsupported BadIntrin(</td></tr>
<tr><th id="5488">5488</th><td>      MF.getFunction(), <q>"intrinsic not supported on subtarget"</q>,</td></tr>
<tr><th id="5489">5489</th><td>      DL.getDebugLoc());</td></tr>
<tr><th id="5490">5490</th><td>      DAG.getContext()-&gt;diagnose(BadIntrin);</td></tr>
<tr><th id="5491">5491</th><td>      <b>return</b> DAG.getUNDEF(VT);</td></tr>
<tr><th id="5492">5492</th><td>  }</td></tr>
<tr><th id="5493">5493</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_ldexp&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_ldexp</span>:</td></tr>
<tr><th id="5494">5494</th><td>    <b>return</b> DAG.getNode(AMDGPUISD::LDEXP, DL, VT,</td></tr>
<tr><th id="5495">5495</th><td>                       Op.getOperand(<var>1</var>), Op.getOperand(<var>2</var>));</td></tr>
<tr><th id="5496">5496</th><td></td></tr>
<tr><th id="5497">5497</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_fract&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_fract</span>:</td></tr>
<tr><th id="5498">5498</th><td>    <b>return</b> DAG.getNode(AMDGPUISD::FRACT, DL, VT, Op.getOperand(<var>1</var>));</td></tr>
<tr><th id="5499">5499</th><td></td></tr>
<tr><th id="5500">5500</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_class&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_class</span>:</td></tr>
<tr><th id="5501">5501</th><td>    <b>return</b> DAG.getNode(AMDGPUISD::FP_CLASS, DL, VT,</td></tr>
<tr><th id="5502">5502</th><td>                       Op.getOperand(<var>1</var>), Op.getOperand(<var>2</var>));</td></tr>
<tr><th id="5503">5503</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_div_fmas&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_div_fmas</span>:</td></tr>
<tr><th id="5504">5504</th><td>    <b>return</b> DAG.getNode(AMDGPUISD::DIV_FMAS, DL, VT,</td></tr>
<tr><th id="5505">5505</th><td>                       Op.getOperand(<var>1</var>), Op.getOperand(<var>2</var>), Op.getOperand(<var>3</var>),</td></tr>
<tr><th id="5506">5506</th><td>                       Op.getOperand(<var>4</var>));</td></tr>
<tr><th id="5507">5507</th><td></td></tr>
<tr><th id="5508">5508</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_div_fixup&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_div_fixup</span>:</td></tr>
<tr><th id="5509">5509</th><td>    <b>return</b> DAG.getNode(AMDGPUISD::DIV_FIXUP, DL, VT,</td></tr>
<tr><th id="5510">5510</th><td>                       Op.getOperand(<var>1</var>), Op.getOperand(<var>2</var>), Op.getOperand(<var>3</var>));</td></tr>
<tr><th id="5511">5511</th><td></td></tr>
<tr><th id="5512">5512</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_trig_preop&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_trig_preop</span>:</td></tr>
<tr><th id="5513">5513</th><td>    <b>return</b> DAG.getNode(AMDGPUISD::TRIG_PREOP, DL, VT,</td></tr>
<tr><th id="5514">5514</th><td>                       Op.getOperand(<var>1</var>), Op.getOperand(<var>2</var>));</td></tr>
<tr><th id="5515">5515</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_div_scale&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_div_scale</span>: {</td></tr>
<tr><th id="5516">5516</th><td>    <em>const</em> ConstantSDNode *Param = cast&lt;ConstantSDNode&gt;(Op.getOperand(<var>3</var>));</td></tr>
<tr><th id="5517">5517</th><td></td></tr>
<tr><th id="5518">5518</th><td>    <i>// Translate to the operands expected by the machine instruction. The</i></td></tr>
<tr><th id="5519">5519</th><td><i>    // first parameter must be the same as the first instruction.</i></td></tr>
<tr><th id="5520">5520</th><td>    SDValue Numerator = Op.getOperand(<var>1</var>);</td></tr>
<tr><th id="5521">5521</th><td>    SDValue Denominator = Op.getOperand(<var>2</var>);</td></tr>
<tr><th id="5522">5522</th><td></td></tr>
<tr><th id="5523">5523</th><td>    <i>// Note this order is opposite of the machine instruction's operations,</i></td></tr>
<tr><th id="5524">5524</th><td><i>    // which is s0.f = Quotient, s1.f = Denominator, s2.f = Numerator. The</i></td></tr>
<tr><th id="5525">5525</th><td><i>    // intrinsic has the numerator as the first operand to match a normal</i></td></tr>
<tr><th id="5526">5526</th><td><i>    // division operation.</i></td></tr>
<tr><th id="5527">5527</th><td></td></tr>
<tr><th id="5528">5528</th><td>    SDValue Src0 = Param-&gt;isAllOnesValue() ? Numerator : Denominator;</td></tr>
<tr><th id="5529">5529</th><td></td></tr>
<tr><th id="5530">5530</th><td>    <b>return</b> DAG.getNode(AMDGPUISD::DIV_SCALE, DL, Op-&gt;getVTList(), Src0,</td></tr>
<tr><th id="5531">5531</th><td>                       Denominator, Numerator);</td></tr>
<tr><th id="5532">5532</th><td>  }</td></tr>
<tr><th id="5533">5533</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_icmp&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_icmp</span>: {</td></tr>
<tr><th id="5534">5534</th><td>    <i>// There is a Pat that handles this variant, so return it as-is.</i></td></tr>
<tr><th id="5535">5535</th><td>    <b>if</b> (Op.getOperand(<var>1</var>).getValueType() == MVT::i1 &amp;&amp;</td></tr>
<tr><th id="5536">5536</th><td>        Op.getConstantOperandVal(<var>2</var>) == <var>0</var> &amp;&amp;</td></tr>
<tr><th id="5537">5537</th><td>        Op.getConstantOperandVal(<var>3</var>) == ICmpInst::Predicate::ICMP_NE)</td></tr>
<tr><th id="5538">5538</th><td>      <b>return</b> Op;</td></tr>
<tr><th id="5539">5539</th><td>    <b>return</b> lowerICMPIntrinsic(*<b>this</b>, Op.getNode(), DAG);</td></tr>
<tr><th id="5540">5540</th><td>  }</td></tr>
<tr><th id="5541">5541</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_fcmp&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_fcmp</span>: {</td></tr>
<tr><th id="5542">5542</th><td>    <b>return</b> lowerFCMPIntrinsic(*<b>this</b>, Op.getNode(), DAG);</td></tr>
<tr><th id="5543">5543</th><td>  }</td></tr>
<tr><th id="5544">5544</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_fmed3&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_fmed3</span>:</td></tr>
<tr><th id="5545">5545</th><td>    <b>return</b> DAG.getNode(AMDGPUISD::FMED3, DL, VT,</td></tr>
<tr><th id="5546">5546</th><td>                       Op.getOperand(<var>1</var>), Op.getOperand(<var>2</var>), Op.getOperand(<var>3</var>));</td></tr>
<tr><th id="5547">5547</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_fdot2&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_fdot2</span>:</td></tr>
<tr><th id="5548">5548</th><td>    <b>return</b> DAG.getNode(AMDGPUISD::FDOT2, DL, VT,</td></tr>
<tr><th id="5549">5549</th><td>                       Op.getOperand(<var>1</var>), Op.getOperand(<var>2</var>), Op.getOperand(<var>3</var>),</td></tr>
<tr><th id="5550">5550</th><td>                       Op.getOperand(<var>4</var>));</td></tr>
<tr><th id="5551">5551</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_fmul_legacy&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_fmul_legacy</span>:</td></tr>
<tr><th id="5552">5552</th><td>    <b>return</b> DAG.getNode(AMDGPUISD::FMUL_LEGACY, DL, VT,</td></tr>
<tr><th id="5553">5553</th><td>                       Op.getOperand(<var>1</var>), Op.getOperand(<var>2</var>));</td></tr>
<tr><th id="5554">5554</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_sffbh&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_sffbh</span>:</td></tr>
<tr><th id="5555">5555</th><td>    <b>return</b> DAG.getNode(AMDGPUISD::FFBH_I32, DL, VT, Op.getOperand(<var>1</var>));</td></tr>
<tr><th id="5556">5556</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_sbfe&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_sbfe</span>:</td></tr>
<tr><th id="5557">5557</th><td>    <b>return</b> DAG.getNode(AMDGPUISD::BFE_I32, DL, VT,</td></tr>
<tr><th id="5558">5558</th><td>                       Op.getOperand(<var>1</var>), Op.getOperand(<var>2</var>), Op.getOperand(<var>3</var>));</td></tr>
<tr><th id="5559">5559</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_ubfe&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_ubfe</span>:</td></tr>
<tr><th id="5560">5560</th><td>    <b>return</b> DAG.getNode(AMDGPUISD::BFE_U32, DL, VT,</td></tr>
<tr><th id="5561">5561</th><td>                       Op.getOperand(<var>1</var>), Op.getOperand(<var>2</var>), Op.getOperand(<var>3</var>));</td></tr>
<tr><th id="5562">5562</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_cvt_pkrtz&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_cvt_pkrtz</span>:</td></tr>
<tr><th id="5563">5563</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_cvt_pknorm_i16&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_cvt_pknorm_i16</span>:</td></tr>
<tr><th id="5564">5564</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_cvt_pknorm_u16&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_cvt_pknorm_u16</span>:</td></tr>
<tr><th id="5565">5565</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_cvt_pk_i16&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_cvt_pk_i16</span>:</td></tr>
<tr><th id="5566">5566</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_cvt_pk_u16&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_cvt_pk_u16</span>: {</td></tr>
<tr><th id="5567">5567</th><td>    <i>// FIXME: Stop adding cast if v2f16/v2i16 are legal.</i></td></tr>
<tr><th id="5568">5568</th><td>    EVT VT = Op.getValueType();</td></tr>
<tr><th id="5569">5569</th><td>    <em>unsigned</em> Opcode;</td></tr>
<tr><th id="5570">5570</th><td></td></tr>
<tr><th id="5571">5571</th><td>    <b>if</b> (IntrinsicID == Intrinsic::<span class='error' title="no member named &apos;amdgcn_cvt_pkrtz&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_cvt_pkrtz</span>)</td></tr>
<tr><th id="5572">5572</th><td>      Opcode = AMDGPUISD::CVT_PKRTZ_F16_F32;</td></tr>
<tr><th id="5573">5573</th><td>    <b>else</b> <b>if</b> (IntrinsicID == Intrinsic::<span class='error' title="no member named &apos;amdgcn_cvt_pknorm_i16&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_cvt_pknorm_i16</span>)</td></tr>
<tr><th id="5574">5574</th><td>      Opcode = AMDGPUISD::CVT_PKNORM_I16_F32;</td></tr>
<tr><th id="5575">5575</th><td>    <b>else</b> <b>if</b> (IntrinsicID == Intrinsic::<span class='error' title="no member named &apos;amdgcn_cvt_pknorm_u16&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_cvt_pknorm_u16</span>)</td></tr>
<tr><th id="5576">5576</th><td>      Opcode = AMDGPUISD::CVT_PKNORM_U16_F32;</td></tr>
<tr><th id="5577">5577</th><td>    <b>else</b> <b>if</b> (IntrinsicID == Intrinsic::<span class='error' title="no member named &apos;amdgcn_cvt_pk_i16&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_cvt_pk_i16</span>)</td></tr>
<tr><th id="5578">5578</th><td>      Opcode = AMDGPUISD::CVT_PK_I16_I32;</td></tr>
<tr><th id="5579">5579</th><td>    <b>else</b></td></tr>
<tr><th id="5580">5580</th><td>      Opcode = AMDGPUISD::CVT_PK_U16_U32;</td></tr>
<tr><th id="5581">5581</th><td></td></tr>
<tr><th id="5582">5582</th><td>    <b>if</b> (isTypeLegal(VT))</td></tr>
<tr><th id="5583">5583</th><td>      <b>return</b> DAG.getNode(Opcode, DL, VT, Op.getOperand(<var>1</var>), Op.getOperand(<var>2</var>));</td></tr>
<tr><th id="5584">5584</th><td></td></tr>
<tr><th id="5585">5585</th><td>    SDValue Node = DAG.getNode(Opcode, DL, MVT::i32,</td></tr>
<tr><th id="5586">5586</th><td>                               Op.getOperand(<var>1</var>), Op.getOperand(<var>2</var>));</td></tr>
<tr><th id="5587">5587</th><td>    <b>return</b> DAG.getNode(ISD::BITCAST, DL, VT, Node);</td></tr>
<tr><th id="5588">5588</th><td>  }</td></tr>
<tr><th id="5589">5589</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_wqm&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_wqm</span>: {</td></tr>
<tr><th id="5590">5590</th><td>    SDValue Src = Op.getOperand(<var>1</var>);</td></tr>
<tr><th id="5591">5591</th><td>    <b>return</b> SDValue(DAG.getMachineNode(AMDGPU::<span class='error' title="no member named &apos;WQM&apos; in namespace &apos;llvm::AMDGPU&apos;">WQM</span>, DL, Src.getValueType(), Src),</td></tr>
<tr><th id="5592">5592</th><td>                   <var>0</var>);</td></tr>
<tr><th id="5593">5593</th><td>  }</td></tr>
<tr><th id="5594">5594</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_wwm&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_wwm</span>: {</td></tr>
<tr><th id="5595">5595</th><td>    SDValue Src = Op.getOperand(<var>1</var>);</td></tr>
<tr><th id="5596">5596</th><td>    <b>return</b> SDValue(DAG.getMachineNode(AMDGPU::<span class='error' title="no member named &apos;WWM&apos; in namespace &apos;llvm::AMDGPU&apos;">WWM</span>, DL, Src.getValueType(), Src),</td></tr>
<tr><th id="5597">5597</th><td>                   <var>0</var>);</td></tr>
<tr><th id="5598">5598</th><td>  }</td></tr>
<tr><th id="5599">5599</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_fmad_ftz&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_fmad_ftz</span>:</td></tr>
<tr><th id="5600">5600</th><td>    <b>return</b> DAG.getNode(AMDGPUISD::FMAD_FTZ, DL, VT, Op.getOperand(<var>1</var>),</td></tr>
<tr><th id="5601">5601</th><td>                       Op.getOperand(<var>2</var>), Op.getOperand(<var>3</var>));</td></tr>
<tr><th id="5602">5602</th><td>  <b>default</b>:</td></tr>
<tr><th id="5603">5603</th><td>    <b>if</b> (<em>const</em> <span class="namespace">AMDGPU::</span><a class="type" href="AMDGPUInstrInfo.h.html#llvm::AMDGPU::ImageDimIntrinsicInfo" title='llvm::AMDGPU::ImageDimIntrinsicInfo' data-ref="llvm::AMDGPU::ImageDimIntrinsicInfo">ImageDimIntrinsicInfo</a> *<dfn class="local col0 decl" id="1040ImageDimIntr" title='ImageDimIntr' data-type='const AMDGPU::ImageDimIntrinsicInfo *' data-ref="1040ImageDimIntr"><a class="local col0 ref" href="#1040ImageDimIntr" title='ImageDimIntr' data-ref="1040ImageDimIntr">ImageDimIntr</a></dfn> =</td></tr>
<tr><th id="5604">5604</th><td>            <span class="namespace">AMDGPU::</span><a class="ref" href="AMDGPUInstrInfo.h.html#_ZN4llvm6AMDGPU24getImageDimIntrinsicInfoEj" title='llvm::AMDGPU::getImageDimIntrinsicInfo' data-ref="_ZN4llvm6AMDGPU24getImageDimIntrinsicInfoEj">getImageDimIntrinsicInfo</a>(<a class="local col9 ref" href="#1039IntrinsicID" title='IntrinsicID' data-ref="1039IntrinsicID">IntrinsicID</a>))</td></tr>
<tr><th id="5605">5605</th><td>      <b>return</b> <a class="member" href="#_ZNK4llvm16SITargetLowering10lowerImageENS_7SDValueEPKNS_6AMDGPU21ImageDimIntrinsicInfoERNS_12SelectionDAGE" title='llvm::SITargetLowering::lowerImage' data-ref="_ZNK4llvm16SITargetLowering10lowerImageENS_7SDValueEPKNS_6AMDGPU21ImageDimIntrinsicInfoERNS_12SelectionDAGE">lowerImage</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#1033Op" title='Op' data-ref="1033Op">Op</a>, <a class="local col0 ref" href="#1040ImageDimIntr" title='ImageDimIntr' data-ref="1040ImageDimIntr">ImageDimIntr</a>, <span class='refarg'><a class="local col4 ref" href="#1034DAG" title='DAG' data-ref="1034DAG">DAG</a></span>);</td></tr>
<tr><th id="5606">5606</th><td></td></tr>
<tr><th id="5607">5607</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EOS0_"></a><a class="local col3 ref" href="#1033Op" title='Op' data-ref="1033Op">Op</a>;</td></tr>
<tr><th id="5608">5608</th><td>  }</td></tr>
<tr><th id="5609">5609</th><td>}</td></tr>
<tr><th id="5610">5610</th><td></td></tr>
<tr><th id="5611">5611</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm16SITargetLowering22LowerINTRINSIC_W_CHAINENS_7SDValueERNS_12SelectionDAGE" title='llvm::SITargetLowering::LowerINTRINSIC_W_CHAIN' data-ref="_ZNK4llvm16SITargetLowering22LowerINTRINSIC_W_CHAINENS_7SDValueERNS_12SelectionDAGE">LowerINTRINSIC_W_CHAIN</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="1041Op" title='Op' data-type='llvm::SDValue' data-ref="1041Op">Op</dfn>,</td></tr>
<tr><th id="5612">5612</th><td>                                                 <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col2 decl" id="1042DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="1042DAG">DAG</dfn>) <em>const</em> {</td></tr>
<tr><th id="5613">5613</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="1043IntrID" title='IntrID' data-type='unsigned int' data-ref="1043IntrID">IntrID</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERKT0_" title='llvm::cast' data-ref="_ZN4llvm4castERKT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col1 ref" href="#1041Op" title='Op' data-ref="1041Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>))-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="5614">5614</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col4 decl" id="1044DL" title='DL' data-type='llvm::SDLoc' data-ref="1044DL">DL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#1041Op" title='Op' data-ref="1041Op">Op</a>);</td></tr>
<tr><th id="5615">5615</th><td></td></tr>
<tr><th id="5616">5616</th><td>  <b>switch</b> (<a class="local col3 ref" href="#1043IntrID" title='IntrID' data-ref="1043IntrID">IntrID</a>) {</td></tr>
<tr><th id="5617">5617</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_ds_ordered_add&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_ds_ordered_add</span>:</td></tr>
<tr><th id="5618">5618</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_ds_ordered_swap&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_ds_ordered_swap</span>: {</td></tr>
<tr><th id="5619">5619</th><td>    MemSDNode *M = cast&lt;MemSDNode&gt;(Op);</td></tr>
<tr><th id="5620">5620</th><td>    SDValue Chain = M-&gt;getOperand(<var>0</var>);</td></tr>
<tr><th id="5621">5621</th><td>    SDValue M0 = M-&gt;getOperand(<var>2</var>);</td></tr>
<tr><th id="5622">5622</th><td>    SDValue Value = M-&gt;getOperand(<var>3</var>);</td></tr>
<tr><th id="5623">5623</th><td>    <em>unsigned</em> OrderedCountIndex = M-&gt;getConstantOperandVal(<var>7</var>);</td></tr>
<tr><th id="5624">5624</th><td>    <em>unsigned</em> WaveRelease = M-&gt;getConstantOperandVal(<var>8</var>);</td></tr>
<tr><th id="5625">5625</th><td>    <em>unsigned</em> WaveDone = M-&gt;getConstantOperandVal(<var>9</var>);</td></tr>
<tr><th id="5626">5626</th><td>    <em>unsigned</em> ShaderType;</td></tr>
<tr><th id="5627">5627</th><td>    <em>unsigned</em> Instruction;</td></tr>
<tr><th id="5628">5628</th><td></td></tr>
<tr><th id="5629">5629</th><td>    <b>switch</b> (IntrID) {</td></tr>
<tr><th id="5630">5630</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_ds_ordered_add&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_ds_ordered_add</span>:</td></tr>
<tr><th id="5631">5631</th><td>      Instruction = <var>0</var>;</td></tr>
<tr><th id="5632">5632</th><td>      <b>break</b>;</td></tr>
<tr><th id="5633">5633</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_ds_ordered_swap&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_ds_ordered_swap</span>:</td></tr>
<tr><th id="5634">5634</th><td>      Instruction = <var>1</var>;</td></tr>
<tr><th id="5635">5635</th><td>      <b>break</b>;</td></tr>
<tr><th id="5636">5636</th><td>    }</td></tr>
<tr><th id="5637">5637</th><td></td></tr>
<tr><th id="5638">5638</th><td>    <b>if</b> (WaveDone &amp;&amp; !WaveRelease)</td></tr>
<tr><th id="5639">5639</th><td>      report_fatal_error(<q>"ds_ordered_count: wave_done requires wave_release"</q>);</td></tr>
<tr><th id="5640">5640</th><td></td></tr>
<tr><th id="5641">5641</th><td>    <b>switch</b> (DAG.getMachineFunction().getFunction().getCallingConv()) {</td></tr>
<tr><th id="5642">5642</th><td>    <b>case</b> CallingConv::AMDGPU_CS:</td></tr>
<tr><th id="5643">5643</th><td>    <b>case</b> CallingConv::AMDGPU_KERNEL:</td></tr>
<tr><th id="5644">5644</th><td>      ShaderType = <var>0</var>;</td></tr>
<tr><th id="5645">5645</th><td>      <b>break</b>;</td></tr>
<tr><th id="5646">5646</th><td>    <b>case</b> CallingConv::AMDGPU_PS:</td></tr>
<tr><th id="5647">5647</th><td>      ShaderType = <var>1</var>;</td></tr>
<tr><th id="5648">5648</th><td>      <b>break</b>;</td></tr>
<tr><th id="5649">5649</th><td>    <b>case</b> CallingConv::AMDGPU_VS:</td></tr>
<tr><th id="5650">5650</th><td>      ShaderType = <var>2</var>;</td></tr>
<tr><th id="5651">5651</th><td>      <b>break</b>;</td></tr>
<tr><th id="5652">5652</th><td>    <b>case</b> CallingConv::AMDGPU_GS:</td></tr>
<tr><th id="5653">5653</th><td>      ShaderType = <var>3</var>;</td></tr>
<tr><th id="5654">5654</th><td>      <b>break</b>;</td></tr>
<tr><th id="5655">5655</th><td>    <b>default</b>:</td></tr>
<tr><th id="5656">5656</th><td>      report_fatal_error(<q>"ds_ordered_count unsupported for this calling conv"</q>);</td></tr>
<tr><th id="5657">5657</th><td>    }</td></tr>
<tr><th id="5658">5658</th><td></td></tr>
<tr><th id="5659">5659</th><td>    <em>unsigned</em> Offset0 = OrderedCountIndex &lt;&lt; <var>2</var>;</td></tr>
<tr><th id="5660">5660</th><td>    <em>unsigned</em> Offset1 = WaveRelease | (WaveDone &lt;&lt; <var>1</var>) | (ShaderType &lt;&lt; <var>2</var>) |</td></tr>
<tr><th id="5661">5661</th><td>                       (Instruction &lt;&lt; <var>4</var>);</td></tr>
<tr><th id="5662">5662</th><td>    <em>unsigned</em> Offset = Offset0 | (Offset1 &lt;&lt; <var>8</var>);</td></tr>
<tr><th id="5663">5663</th><td></td></tr>
<tr><th id="5664">5664</th><td>    SDValue Ops[] = {</td></tr>
<tr><th id="5665">5665</th><td>      Chain,</td></tr>
<tr><th id="5666">5666</th><td>      Value,</td></tr>
<tr><th id="5667">5667</th><td>      DAG.getTargetConstant(Offset, DL, MVT::i16),</td></tr>
<tr><th id="5668">5668</th><td>      copyToM0(DAG, Chain, DL, M0).getValue(<var>1</var>), <i>// Glue</i></td></tr>
<tr><th id="5669">5669</th><td>    };</td></tr>
<tr><th id="5670">5670</th><td>    <b>return</b> DAG.getMemIntrinsicNode(AMDGPUISD::DS_ORDERED_COUNT, DL,</td></tr>
<tr><th id="5671">5671</th><td>                                   M-&gt;getVTList(), Ops, M-&gt;getMemoryVT(),</td></tr>
<tr><th id="5672">5672</th><td>                                   M-&gt;getMemOperand());</td></tr>
<tr><th id="5673">5673</th><td>  }</td></tr>
<tr><th id="5674">5674</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_ds_fadd&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_ds_fadd</span>: {</td></tr>
<tr><th id="5675">5675</th><td>    MemSDNode *M = cast&lt;MemSDNode&gt;(Op);</td></tr>
<tr><th id="5676">5676</th><td>    <em>unsigned</em> Opc;</td></tr>
<tr><th id="5677">5677</th><td>    <b>switch</b> (IntrID) {</td></tr>
<tr><th id="5678">5678</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_ds_fadd&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_ds_fadd</span>:</td></tr>
<tr><th id="5679">5679</th><td>      Opc = ISD::ATOMIC_LOAD_FADD;</td></tr>
<tr><th id="5680">5680</th><td>      <b>break</b>;</td></tr>
<tr><th id="5681">5681</th><td>    }</td></tr>
<tr><th id="5682">5682</th><td></td></tr>
<tr><th id="5683">5683</th><td>    <b>return</b> DAG.getAtomic(Opc, SDLoc(Op), M-&gt;getMemoryVT(),</td></tr>
<tr><th id="5684">5684</th><td>                         M-&gt;getOperand(<var>0</var>), M-&gt;getOperand(<var>2</var>), M-&gt;getOperand(<var>3</var>),</td></tr>
<tr><th id="5685">5685</th><td>                         M-&gt;getMemOperand());</td></tr>
<tr><th id="5686">5686</th><td>  }</td></tr>
<tr><th id="5687">5687</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_atomic_inc&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_atomic_inc</span>:</td></tr>
<tr><th id="5688">5688</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_atomic_dec&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_atomic_dec</span>:</td></tr>
<tr><th id="5689">5689</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_ds_fmin&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_ds_fmin</span>:</td></tr>
<tr><th id="5690">5690</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_ds_fmax&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_ds_fmax</span>: {</td></tr>
<tr><th id="5691">5691</th><td>    MemSDNode *M = cast&lt;MemSDNode&gt;(Op);</td></tr>
<tr><th id="5692">5692</th><td>    <em>unsigned</em> Opc;</td></tr>
<tr><th id="5693">5693</th><td>    <b>switch</b> (IntrID) {</td></tr>
<tr><th id="5694">5694</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_atomic_inc&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_atomic_inc</span>:</td></tr>
<tr><th id="5695">5695</th><td>      Opc = AMDGPUISD::ATOMIC_INC;</td></tr>
<tr><th id="5696">5696</th><td>      <b>break</b>;</td></tr>
<tr><th id="5697">5697</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_atomic_dec&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_atomic_dec</span>:</td></tr>
<tr><th id="5698">5698</th><td>      Opc = AMDGPUISD::ATOMIC_DEC;</td></tr>
<tr><th id="5699">5699</th><td>      <b>break</b>;</td></tr>
<tr><th id="5700">5700</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_ds_fmin&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_ds_fmin</span>:</td></tr>
<tr><th id="5701">5701</th><td>      Opc = AMDGPUISD::ATOMIC_LOAD_FMIN;</td></tr>
<tr><th id="5702">5702</th><td>      <b>break</b>;</td></tr>
<tr><th id="5703">5703</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_ds_fmax&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_ds_fmax</span>:</td></tr>
<tr><th id="5704">5704</th><td>      Opc = AMDGPUISD::ATOMIC_LOAD_FMAX;</td></tr>
<tr><th id="5705">5705</th><td>      <b>break</b>;</td></tr>
<tr><th id="5706">5706</th><td>    <b>default</b>:</td></tr>
<tr><th id="5707">5707</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unknown intrinsic!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIISelLowering.cpp&quot;, 5707)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown intrinsic!"</q>);</td></tr>
<tr><th id="5708">5708</th><td>    }</td></tr>
<tr><th id="5709">5709</th><td>    SDValue Ops[] = {</td></tr>
<tr><th id="5710">5710</th><td>      M-&gt;getOperand(<var>0</var>), <i>// Chain</i></td></tr>
<tr><th id="5711">5711</th><td>      M-&gt;getOperand(<var>2</var>), <i>// Ptr</i></td></tr>
<tr><th id="5712">5712</th><td>      M-&gt;getOperand(<var>3</var>)  <i>// Value</i></td></tr>
<tr><th id="5713">5713</th><td>    };</td></tr>
<tr><th id="5714">5714</th><td></td></tr>
<tr><th id="5715">5715</th><td>    <b>return</b> DAG.getMemIntrinsicNode(Opc, SDLoc(Op), M-&gt;getVTList(), Ops,</td></tr>
<tr><th id="5716">5716</th><td>                                   M-&gt;getMemoryVT(), M-&gt;getMemOperand());</td></tr>
<tr><th id="5717">5717</th><td>  }</td></tr>
<tr><th id="5718">5718</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_buffer_load&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_buffer_load</span>:</td></tr>
<tr><th id="5719">5719</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_buffer_load_format&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_buffer_load_format</span>: {</td></tr>
<tr><th id="5720">5720</th><td>    <em>unsigned</em> Glc = cast&lt;ConstantSDNode&gt;(Op.getOperand(<var>5</var>))-&gt;getZExtValue();</td></tr>
<tr><th id="5721">5721</th><td>    <em>unsigned</em> Slc = cast&lt;ConstantSDNode&gt;(Op.getOperand(<var>6</var>))-&gt;getZExtValue();</td></tr>
<tr><th id="5722">5722</th><td>    <em>unsigned</em> IdxEn = <var>1</var>;</td></tr>
<tr><th id="5723">5723</th><td>    <b>if</b> (<em>auto</em> Idx = dyn_cast&lt;ConstantSDNode&gt;(Op.getOperand(<var>3</var>)))</td></tr>
<tr><th id="5724">5724</th><td>      IdxEn = Idx-&gt;getZExtValue() != <var>0</var>;</td></tr>
<tr><th id="5725">5725</th><td>    SDValue Ops[] = {</td></tr>
<tr><th id="5726">5726</th><td>      Op.getOperand(<var>0</var>), <i>// Chain</i></td></tr>
<tr><th id="5727">5727</th><td>      Op.getOperand(<var>2</var>), <i>// rsrc</i></td></tr>
<tr><th id="5728">5728</th><td>      Op.getOperand(<var>3</var>), <i>// vindex</i></td></tr>
<tr><th id="5729">5729</th><td>      SDValue(),        <i>// voffset -- will be set by setBufferOffsets</i></td></tr>
<tr><th id="5730">5730</th><td>      SDValue(),        <i>// soffset -- will be set by setBufferOffsets</i></td></tr>
<tr><th id="5731">5731</th><td>      SDValue(),        <i>// offset -- will be set by setBufferOffsets</i></td></tr>
<tr><th id="5732">5732</th><td>      DAG.getConstant(Glc | (Slc &lt;&lt; <var>1</var>), DL, MVT::i32), <i>// cachepolicy</i></td></tr>
<tr><th id="5733">5733</th><td>      DAG.getConstant(IdxEn, DL, MVT::i1), <i>// idxen</i></td></tr>
<tr><th id="5734">5734</th><td>    };</td></tr>
<tr><th id="5735">5735</th><td></td></tr>
<tr><th id="5736">5736</th><td>    setBufferOffsets(Op.getOperand(<var>4</var>), DAG, &amp;Ops[<var>3</var>]);</td></tr>
<tr><th id="5737">5737</th><td>    <em>unsigned</em> Opc = (IntrID == Intrinsic::<span class='error' title="no member named &apos;amdgcn_buffer_load&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_buffer_load</span>) ?</td></tr>
<tr><th id="5738">5738</th><td>        AMDGPUISD::BUFFER_LOAD : AMDGPUISD::BUFFER_LOAD_FORMAT;</td></tr>
<tr><th id="5739">5739</th><td></td></tr>
<tr><th id="5740">5740</th><td>    EVT VT = Op.getValueType();</td></tr>
<tr><th id="5741">5741</th><td>    EVT IntVT = VT.changeTypeToInteger();</td></tr>
<tr><th id="5742">5742</th><td>    <em>auto</em> *M = cast&lt;MemSDNode&gt;(Op);</td></tr>
<tr><th id="5743">5743</th><td>    EVT LoadVT = Op.getValueType();</td></tr>
<tr><th id="5744">5744</th><td></td></tr>
<tr><th id="5745">5745</th><td>    <b>if</b> (LoadVT.getScalarType() == MVT::f16)</td></tr>
<tr><th id="5746">5746</th><td>      <b>return</b> adjustLoadValueType(AMDGPUISD::BUFFER_LOAD_FORMAT_D16,</td></tr>
<tr><th id="5747">5747</th><td>                                 M, DAG, Ops);</td></tr>
<tr><th id="5748">5748</th><td></td></tr>
<tr><th id="5749">5749</th><td>    <i>// Handle BUFFER_LOAD_BYTE/UBYTE/SHORT/USHORT overloaded intrinsics</i></td></tr>
<tr><th id="5750">5750</th><td>    <b>if</b> (LoadVT.getScalarType() == MVT::i8 ||</td></tr>
<tr><th id="5751">5751</th><td>        LoadVT.getScalarType() == MVT::i16)</td></tr>
<tr><th id="5752">5752</th><td>      <b>return</b> handleByteShortBufferLoads(DAG, LoadVT, DL, Ops, M);</td></tr>
<tr><th id="5753">5753</th><td></td></tr>
<tr><th id="5754">5754</th><td>    <b>return</b> getMemIntrinsicNode(Opc, DL, Op-&gt;getVTList(), Ops, IntVT,</td></tr>
<tr><th id="5755">5755</th><td>                               M-&gt;getMemOperand(), DAG);</td></tr>
<tr><th id="5756">5756</th><td>  }</td></tr>
<tr><th id="5757">5757</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_raw_buffer_load&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_raw_buffer_load</span>:</td></tr>
<tr><th id="5758">5758</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_raw_buffer_load_format&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_raw_buffer_load_format</span>: {</td></tr>
<tr><th id="5759">5759</th><td>    <em>auto</em> Offsets = splitBufferOffsets(Op.getOperand(<var>3</var>), DAG);</td></tr>
<tr><th id="5760">5760</th><td>    SDValue Ops[] = {</td></tr>
<tr><th id="5761">5761</th><td>      Op.getOperand(<var>0</var>), <i>// Chain</i></td></tr>
<tr><th id="5762">5762</th><td>      Op.getOperand(<var>2</var>), <i>// rsrc</i></td></tr>
<tr><th id="5763">5763</th><td>      DAG.getConstant(<var>0</var>, DL, MVT::i32), <i>// vindex</i></td></tr>
<tr><th id="5764">5764</th><td>      Offsets.first,    <i>// voffset</i></td></tr>
<tr><th id="5765">5765</th><td>      Op.getOperand(<var>4</var>), <i>// soffset</i></td></tr>
<tr><th id="5766">5766</th><td>      Offsets.second,   <i>// offset</i></td></tr>
<tr><th id="5767">5767</th><td>      Op.getOperand(<var>5</var>), <i>// cachepolicy</i></td></tr>
<tr><th id="5768">5768</th><td>      DAG.getConstant(<var>0</var>, DL, MVT::i1), <i>// idxen</i></td></tr>
<tr><th id="5769">5769</th><td>    };</td></tr>
<tr><th id="5770">5770</th><td></td></tr>
<tr><th id="5771">5771</th><td>    <em>unsigned</em> Opc = (IntrID == Intrinsic::<span class='error' title="no member named &apos;amdgcn_raw_buffer_load&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_raw_buffer_load</span>) ?</td></tr>
<tr><th id="5772">5772</th><td>        AMDGPUISD::BUFFER_LOAD : AMDGPUISD::BUFFER_LOAD_FORMAT;</td></tr>
<tr><th id="5773">5773</th><td></td></tr>
<tr><th id="5774">5774</th><td>    EVT VT = Op.getValueType();</td></tr>
<tr><th id="5775">5775</th><td>    EVT IntVT = VT.changeTypeToInteger();</td></tr>
<tr><th id="5776">5776</th><td>    <em>auto</em> *M = cast&lt;MemSDNode&gt;(Op);</td></tr>
<tr><th id="5777">5777</th><td>    EVT LoadVT = Op.getValueType();</td></tr>
<tr><th id="5778">5778</th><td></td></tr>
<tr><th id="5779">5779</th><td>    <b>if</b> (LoadVT.getScalarType() == MVT::f16)</td></tr>
<tr><th id="5780">5780</th><td>      <b>return</b> adjustLoadValueType(AMDGPUISD::BUFFER_LOAD_FORMAT_D16,</td></tr>
<tr><th id="5781">5781</th><td>                                 M, DAG, Ops);</td></tr>
<tr><th id="5782">5782</th><td></td></tr>
<tr><th id="5783">5783</th><td>    <i>// Handle BUFFER_LOAD_BYTE/UBYTE/SHORT/USHORT overloaded intrinsics</i></td></tr>
<tr><th id="5784">5784</th><td>    <b>if</b> (LoadVT.getScalarType() == MVT::i8 ||</td></tr>
<tr><th id="5785">5785</th><td>        LoadVT.getScalarType() == MVT::i16)</td></tr>
<tr><th id="5786">5786</th><td>      <b>return</b> handleByteShortBufferLoads(DAG, LoadVT, DL, Ops, M);</td></tr>
<tr><th id="5787">5787</th><td></td></tr>
<tr><th id="5788">5788</th><td>    <b>return</b> getMemIntrinsicNode(Opc, DL, Op-&gt;getVTList(), Ops, IntVT,</td></tr>
<tr><th id="5789">5789</th><td>                               M-&gt;getMemOperand(), DAG);</td></tr>
<tr><th id="5790">5790</th><td>  }</td></tr>
<tr><th id="5791">5791</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_struct_buffer_load&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_struct_buffer_load</span>:</td></tr>
<tr><th id="5792">5792</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_struct_buffer_load_format&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_struct_buffer_load_format</span>: {</td></tr>
<tr><th id="5793">5793</th><td>    <em>auto</em> Offsets = splitBufferOffsets(Op.getOperand(<var>4</var>), DAG);</td></tr>
<tr><th id="5794">5794</th><td>    SDValue Ops[] = {</td></tr>
<tr><th id="5795">5795</th><td>      Op.getOperand(<var>0</var>), <i>// Chain</i></td></tr>
<tr><th id="5796">5796</th><td>      Op.getOperand(<var>2</var>), <i>// rsrc</i></td></tr>
<tr><th id="5797">5797</th><td>      Op.getOperand(<var>3</var>), <i>// vindex</i></td></tr>
<tr><th id="5798">5798</th><td>      Offsets.first,    <i>// voffset</i></td></tr>
<tr><th id="5799">5799</th><td>      Op.getOperand(<var>5</var>), <i>// soffset</i></td></tr>
<tr><th id="5800">5800</th><td>      Offsets.second,   <i>// offset</i></td></tr>
<tr><th id="5801">5801</th><td>      Op.getOperand(<var>6</var>), <i>// cachepolicy</i></td></tr>
<tr><th id="5802">5802</th><td>      DAG.getConstant(<var>1</var>, DL, MVT::i1), <i>// idxen</i></td></tr>
<tr><th id="5803">5803</th><td>    };</td></tr>
<tr><th id="5804">5804</th><td></td></tr>
<tr><th id="5805">5805</th><td>    <em>unsigned</em> Opc = (IntrID == Intrinsic::<span class='error' title="no member named &apos;amdgcn_struct_buffer_load&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_struct_buffer_load</span>) ?</td></tr>
<tr><th id="5806">5806</th><td>        AMDGPUISD::BUFFER_LOAD : AMDGPUISD::BUFFER_LOAD_FORMAT;</td></tr>
<tr><th id="5807">5807</th><td></td></tr>
<tr><th id="5808">5808</th><td>    EVT VT = Op.getValueType();</td></tr>
<tr><th id="5809">5809</th><td>    EVT IntVT = VT.changeTypeToInteger();</td></tr>
<tr><th id="5810">5810</th><td>    <em>auto</em> *M = cast&lt;MemSDNode&gt;(Op);</td></tr>
<tr><th id="5811">5811</th><td>    EVT LoadVT = Op.getValueType();</td></tr>
<tr><th id="5812">5812</th><td></td></tr>
<tr><th id="5813">5813</th><td>    <b>if</b> (LoadVT.getScalarType() == MVT::f16)</td></tr>
<tr><th id="5814">5814</th><td>      <b>return</b> adjustLoadValueType(AMDGPUISD::BUFFER_LOAD_FORMAT_D16,</td></tr>
<tr><th id="5815">5815</th><td>                                 M, DAG, Ops);</td></tr>
<tr><th id="5816">5816</th><td></td></tr>
<tr><th id="5817">5817</th><td>    <i>// Handle BUFFER_LOAD_BYTE/UBYTE/SHORT/USHORT overloaded intrinsics</i></td></tr>
<tr><th id="5818">5818</th><td>    <b>if</b> (LoadVT.getScalarType() == MVT::i8 ||</td></tr>
<tr><th id="5819">5819</th><td>        LoadVT.getScalarType() == MVT::i16)</td></tr>
<tr><th id="5820">5820</th><td>      <b>return</b> handleByteShortBufferLoads(DAG, LoadVT, DL, Ops, M);</td></tr>
<tr><th id="5821">5821</th><td></td></tr>
<tr><th id="5822">5822</th><td>    <b>return</b> getMemIntrinsicNode(Opc, DL, Op-&gt;getVTList(), Ops, IntVT,</td></tr>
<tr><th id="5823">5823</th><td>                               M-&gt;getMemOperand(), DAG);</td></tr>
<tr><th id="5824">5824</th><td>  }</td></tr>
<tr><th id="5825">5825</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_tbuffer_load&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_tbuffer_load</span>: {</td></tr>
<tr><th id="5826">5826</th><td>    MemSDNode *M = cast&lt;MemSDNode&gt;(Op);</td></tr>
<tr><th id="5827">5827</th><td>    EVT LoadVT = Op.getValueType();</td></tr>
<tr><th id="5828">5828</th><td></td></tr>
<tr><th id="5829">5829</th><td>    <em>unsigned</em> Dfmt = cast&lt;ConstantSDNode&gt;(Op.getOperand(<var>7</var>))-&gt;getZExtValue();</td></tr>
<tr><th id="5830">5830</th><td>    <em>unsigned</em> Nfmt = cast&lt;ConstantSDNode&gt;(Op.getOperand(<var>8</var>))-&gt;getZExtValue();</td></tr>
<tr><th id="5831">5831</th><td>    <em>unsigned</em> Glc = cast&lt;ConstantSDNode&gt;(Op.getOperand(<var>9</var>))-&gt;getZExtValue();</td></tr>
<tr><th id="5832">5832</th><td>    <em>unsigned</em> Slc = cast&lt;ConstantSDNode&gt;(Op.getOperand(<var>10</var>))-&gt;getZExtValue();</td></tr>
<tr><th id="5833">5833</th><td>    <em>unsigned</em> IdxEn = <var>1</var>;</td></tr>
<tr><th id="5834">5834</th><td>    <b>if</b> (<em>auto</em> Idx = dyn_cast&lt;ConstantSDNode&gt;(Op.getOperand(<var>3</var>)))</td></tr>
<tr><th id="5835">5835</th><td>      IdxEn = Idx-&gt;getZExtValue() != <var>0</var>;</td></tr>
<tr><th id="5836">5836</th><td>    SDValue Ops[] = {</td></tr>
<tr><th id="5837">5837</th><td>      Op.getOperand(<var>0</var>),  <i>// Chain</i></td></tr>
<tr><th id="5838">5838</th><td>      Op.getOperand(<var>2</var>),  <i>// rsrc</i></td></tr>
<tr><th id="5839">5839</th><td>      Op.getOperand(<var>3</var>),  <i>// vindex</i></td></tr>
<tr><th id="5840">5840</th><td>      Op.getOperand(<var>4</var>),  <i>// voffset</i></td></tr>
<tr><th id="5841">5841</th><td>      Op.getOperand(<var>5</var>),  <i>// soffset</i></td></tr>
<tr><th id="5842">5842</th><td>      Op.getOperand(<var>6</var>),  <i>// offset</i></td></tr>
<tr><th id="5843">5843</th><td>      DAG.getConstant(Dfmt | (Nfmt &lt;&lt; <var>4</var>), DL, MVT::i32), <i>// format</i></td></tr>
<tr><th id="5844">5844</th><td>      DAG.getConstant(Glc | (Slc &lt;&lt; <var>1</var>), DL, MVT::i32), <i>// cachepolicy</i></td></tr>
<tr><th id="5845">5845</th><td>      DAG.getConstant(IdxEn, DL, MVT::i1), <i>// idxen</i></td></tr>
<tr><th id="5846">5846</th><td>    };</td></tr>
<tr><th id="5847">5847</th><td></td></tr>
<tr><th id="5848">5848</th><td>    <b>if</b> (LoadVT.getScalarType() == MVT::f16)</td></tr>
<tr><th id="5849">5849</th><td>      <b>return</b> adjustLoadValueType(AMDGPUISD::TBUFFER_LOAD_FORMAT_D16,</td></tr>
<tr><th id="5850">5850</th><td>                                 M, DAG, Ops);</td></tr>
<tr><th id="5851">5851</th><td>    <b>return</b> getMemIntrinsicNode(AMDGPUISD::TBUFFER_LOAD_FORMAT, DL,</td></tr>
<tr><th id="5852">5852</th><td>                               Op-&gt;getVTList(), Ops, LoadVT, M-&gt;getMemOperand(),</td></tr>
<tr><th id="5853">5853</th><td>                               DAG);</td></tr>
<tr><th id="5854">5854</th><td>  }</td></tr>
<tr><th id="5855">5855</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_raw_tbuffer_load&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_raw_tbuffer_load</span>: {</td></tr>
<tr><th id="5856">5856</th><td>    MemSDNode *M = cast&lt;MemSDNode&gt;(Op);</td></tr>
<tr><th id="5857">5857</th><td>    EVT LoadVT = Op.getValueType();</td></tr>
<tr><th id="5858">5858</th><td>    <em>auto</em> Offsets = splitBufferOffsets(Op.getOperand(<var>3</var>), DAG);</td></tr>
<tr><th id="5859">5859</th><td></td></tr>
<tr><th id="5860">5860</th><td>    SDValue Ops[] = {</td></tr>
<tr><th id="5861">5861</th><td>      Op.getOperand(<var>0</var>),  <i>// Chain</i></td></tr>
<tr><th id="5862">5862</th><td>      Op.getOperand(<var>2</var>),  <i>// rsrc</i></td></tr>
<tr><th id="5863">5863</th><td>      DAG.getConstant(<var>0</var>, DL, MVT::i32), <i>// vindex</i></td></tr>
<tr><th id="5864">5864</th><td>      Offsets.first,     <i>// voffset</i></td></tr>
<tr><th id="5865">5865</th><td>      Op.getOperand(<var>4</var>),  <i>// soffset</i></td></tr>
<tr><th id="5866">5866</th><td>      Offsets.second,    <i>// offset</i></td></tr>
<tr><th id="5867">5867</th><td>      Op.getOperand(<var>5</var>),  <i>// format</i></td></tr>
<tr><th id="5868">5868</th><td>      Op.getOperand(<var>6</var>),  <i>// cachepolicy</i></td></tr>
<tr><th id="5869">5869</th><td>      DAG.getConstant(<var>0</var>, DL, MVT::i1), <i>// idxen</i></td></tr>
<tr><th id="5870">5870</th><td>    };</td></tr>
<tr><th id="5871">5871</th><td></td></tr>
<tr><th id="5872">5872</th><td>    <b>if</b> (LoadVT.getScalarType() == MVT::f16)</td></tr>
<tr><th id="5873">5873</th><td>      <b>return</b> adjustLoadValueType(AMDGPUISD::TBUFFER_LOAD_FORMAT_D16,</td></tr>
<tr><th id="5874">5874</th><td>                                 M, DAG, Ops);</td></tr>
<tr><th id="5875">5875</th><td>    <b>return</b> getMemIntrinsicNode(AMDGPUISD::TBUFFER_LOAD_FORMAT, DL,</td></tr>
<tr><th id="5876">5876</th><td>                               Op-&gt;getVTList(), Ops, LoadVT, M-&gt;getMemOperand(),</td></tr>
<tr><th id="5877">5877</th><td>                               DAG);</td></tr>
<tr><th id="5878">5878</th><td>  }</td></tr>
<tr><th id="5879">5879</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_struct_tbuffer_load&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_struct_tbuffer_load</span>: {</td></tr>
<tr><th id="5880">5880</th><td>    MemSDNode *M = cast&lt;MemSDNode&gt;(Op);</td></tr>
<tr><th id="5881">5881</th><td>    EVT LoadVT = Op.getValueType();</td></tr>
<tr><th id="5882">5882</th><td>    <em>auto</em> Offsets = splitBufferOffsets(Op.getOperand(<var>4</var>), DAG);</td></tr>
<tr><th id="5883">5883</th><td></td></tr>
<tr><th id="5884">5884</th><td>    SDValue Ops[] = {</td></tr>
<tr><th id="5885">5885</th><td>      Op.getOperand(<var>0</var>),  <i>// Chain</i></td></tr>
<tr><th id="5886">5886</th><td>      Op.getOperand(<var>2</var>),  <i>// rsrc</i></td></tr>
<tr><th id="5887">5887</th><td>      Op.getOperand(<var>3</var>),  <i>// vindex</i></td></tr>
<tr><th id="5888">5888</th><td>      Offsets.first,     <i>// voffset</i></td></tr>
<tr><th id="5889">5889</th><td>      Op.getOperand(<var>5</var>),  <i>// soffset</i></td></tr>
<tr><th id="5890">5890</th><td>      Offsets.second,    <i>// offset</i></td></tr>
<tr><th id="5891">5891</th><td>      Op.getOperand(<var>6</var>),  <i>// format</i></td></tr>
<tr><th id="5892">5892</th><td>      Op.getOperand(<var>7</var>),  <i>// cachepolicy</i></td></tr>
<tr><th id="5893">5893</th><td>      DAG.getConstant(<var>1</var>, DL, MVT::i1), <i>// idxen</i></td></tr>
<tr><th id="5894">5894</th><td>    };</td></tr>
<tr><th id="5895">5895</th><td></td></tr>
<tr><th id="5896">5896</th><td>    <b>if</b> (LoadVT.getScalarType() == MVT::f16)</td></tr>
<tr><th id="5897">5897</th><td>      <b>return</b> adjustLoadValueType(AMDGPUISD::TBUFFER_LOAD_FORMAT_D16,</td></tr>
<tr><th id="5898">5898</th><td>                                 M, DAG, Ops);</td></tr>
<tr><th id="5899">5899</th><td>    <b>return</b> getMemIntrinsicNode(AMDGPUISD::TBUFFER_LOAD_FORMAT, DL,</td></tr>
<tr><th id="5900">5900</th><td>                               Op-&gt;getVTList(), Ops, LoadVT, M-&gt;getMemOperand(),</td></tr>
<tr><th id="5901">5901</th><td>                               DAG);</td></tr>
<tr><th id="5902">5902</th><td>  }</td></tr>
<tr><th id="5903">5903</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_buffer_atomic_swap&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_buffer_atomic_swap</span>:</td></tr>
<tr><th id="5904">5904</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_buffer_atomic_add&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_buffer_atomic_add</span>:</td></tr>
<tr><th id="5905">5905</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_buffer_atomic_sub&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_buffer_atomic_sub</span>:</td></tr>
<tr><th id="5906">5906</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_buffer_atomic_smin&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_buffer_atomic_smin</span>:</td></tr>
<tr><th id="5907">5907</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_buffer_atomic_umin&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_buffer_atomic_umin</span>:</td></tr>
<tr><th id="5908">5908</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_buffer_atomic_smax&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_buffer_atomic_smax</span>:</td></tr>
<tr><th id="5909">5909</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_buffer_atomic_umax&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_buffer_atomic_umax</span>:</td></tr>
<tr><th id="5910">5910</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_buffer_atomic_and&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_buffer_atomic_and</span>:</td></tr>
<tr><th id="5911">5911</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_buffer_atomic_or&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_buffer_atomic_or</span>:</td></tr>
<tr><th id="5912">5912</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_buffer_atomic_xor&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_buffer_atomic_xor</span>: {</td></tr>
<tr><th id="5913">5913</th><td>    <em>unsigned</em> Slc = cast&lt;ConstantSDNode&gt;(Op.getOperand(<var>6</var>))-&gt;getZExtValue();</td></tr>
<tr><th id="5914">5914</th><td>    <em>unsigned</em> IdxEn = <var>1</var>;</td></tr>
<tr><th id="5915">5915</th><td>    <b>if</b> (<em>auto</em> Idx = dyn_cast&lt;ConstantSDNode&gt;(Op.getOperand(<var>4</var>)))</td></tr>
<tr><th id="5916">5916</th><td>      IdxEn = Idx-&gt;getZExtValue() != <var>0</var>;</td></tr>
<tr><th id="5917">5917</th><td>    SDValue Ops[] = {</td></tr>
<tr><th id="5918">5918</th><td>      Op.getOperand(<var>0</var>), <i>// Chain</i></td></tr>
<tr><th id="5919">5919</th><td>      Op.getOperand(<var>2</var>), <i>// vdata</i></td></tr>
<tr><th id="5920">5920</th><td>      Op.getOperand(<var>3</var>), <i>// rsrc</i></td></tr>
<tr><th id="5921">5921</th><td>      Op.getOperand(<var>4</var>), <i>// vindex</i></td></tr>
<tr><th id="5922">5922</th><td>      SDValue(),        <i>// voffset -- will be set by setBufferOffsets</i></td></tr>
<tr><th id="5923">5923</th><td>      SDValue(),        <i>// soffset -- will be set by setBufferOffsets</i></td></tr>
<tr><th id="5924">5924</th><td>      SDValue(),        <i>// offset -- will be set by setBufferOffsets</i></td></tr>
<tr><th id="5925">5925</th><td>      DAG.getConstant(Slc &lt;&lt; <var>1</var>, DL, MVT::i32), <i>// cachepolicy</i></td></tr>
<tr><th id="5926">5926</th><td>      DAG.getConstant(IdxEn, DL, MVT::i1), <i>// idxen</i></td></tr>
<tr><th id="5927">5927</th><td>    };</td></tr>
<tr><th id="5928">5928</th><td>    setBufferOffsets(Op.getOperand(<var>5</var>), DAG, &amp;Ops[<var>4</var>]);</td></tr>
<tr><th id="5929">5929</th><td>    EVT VT = Op.getValueType();</td></tr>
<tr><th id="5930">5930</th><td></td></tr>
<tr><th id="5931">5931</th><td>    <em>auto</em> *M = cast&lt;MemSDNode&gt;(Op);</td></tr>
<tr><th id="5932">5932</th><td>    <em>unsigned</em> Opcode = <var>0</var>;</td></tr>
<tr><th id="5933">5933</th><td></td></tr>
<tr><th id="5934">5934</th><td>    <b>switch</b> (IntrID) {</td></tr>
<tr><th id="5935">5935</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_buffer_atomic_swap&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_buffer_atomic_swap</span>:</td></tr>
<tr><th id="5936">5936</th><td>      Opcode = AMDGPUISD::BUFFER_ATOMIC_SWAP;</td></tr>
<tr><th id="5937">5937</th><td>      <b>break</b>;</td></tr>
<tr><th id="5938">5938</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_buffer_atomic_add&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_buffer_atomic_add</span>:</td></tr>
<tr><th id="5939">5939</th><td>      Opcode = AMDGPUISD::BUFFER_ATOMIC_ADD;</td></tr>
<tr><th id="5940">5940</th><td>      <b>break</b>;</td></tr>
<tr><th id="5941">5941</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_buffer_atomic_sub&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_buffer_atomic_sub</span>:</td></tr>
<tr><th id="5942">5942</th><td>      Opcode = AMDGPUISD::BUFFER_ATOMIC_SUB;</td></tr>
<tr><th id="5943">5943</th><td>      <b>break</b>;</td></tr>
<tr><th id="5944">5944</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_buffer_atomic_smin&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_buffer_atomic_smin</span>:</td></tr>
<tr><th id="5945">5945</th><td>      Opcode = AMDGPUISD::BUFFER_ATOMIC_SMIN;</td></tr>
<tr><th id="5946">5946</th><td>      <b>break</b>;</td></tr>
<tr><th id="5947">5947</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_buffer_atomic_umin&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_buffer_atomic_umin</span>:</td></tr>
<tr><th id="5948">5948</th><td>      Opcode = AMDGPUISD::BUFFER_ATOMIC_UMIN;</td></tr>
<tr><th id="5949">5949</th><td>      <b>break</b>;</td></tr>
<tr><th id="5950">5950</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_buffer_atomic_smax&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_buffer_atomic_smax</span>:</td></tr>
<tr><th id="5951">5951</th><td>      Opcode = AMDGPUISD::BUFFER_ATOMIC_SMAX;</td></tr>
<tr><th id="5952">5952</th><td>      <b>break</b>;</td></tr>
<tr><th id="5953">5953</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_buffer_atomic_umax&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_buffer_atomic_umax</span>:</td></tr>
<tr><th id="5954">5954</th><td>      Opcode = AMDGPUISD::BUFFER_ATOMIC_UMAX;</td></tr>
<tr><th id="5955">5955</th><td>      <b>break</b>;</td></tr>
<tr><th id="5956">5956</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_buffer_atomic_and&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_buffer_atomic_and</span>:</td></tr>
<tr><th id="5957">5957</th><td>      Opcode = AMDGPUISD::BUFFER_ATOMIC_AND;</td></tr>
<tr><th id="5958">5958</th><td>      <b>break</b>;</td></tr>
<tr><th id="5959">5959</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_buffer_atomic_or&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_buffer_atomic_or</span>:</td></tr>
<tr><th id="5960">5960</th><td>      Opcode = AMDGPUISD::BUFFER_ATOMIC_OR;</td></tr>
<tr><th id="5961">5961</th><td>      <b>break</b>;</td></tr>
<tr><th id="5962">5962</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_buffer_atomic_xor&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_buffer_atomic_xor</span>:</td></tr>
<tr><th id="5963">5963</th><td>      Opcode = AMDGPUISD::BUFFER_ATOMIC_XOR;</td></tr>
<tr><th id="5964">5964</th><td>      <b>break</b>;</td></tr>
<tr><th id="5965">5965</th><td>    <b>default</b>:</td></tr>
<tr><th id="5966">5966</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;unhandled atomic opcode&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIISelLowering.cpp&quot;, 5966)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"unhandled atomic opcode"</q>);</td></tr>
<tr><th id="5967">5967</th><td>    }</td></tr>
<tr><th id="5968">5968</th><td></td></tr>
<tr><th id="5969">5969</th><td>    <b>return</b> DAG.getMemIntrinsicNode(Opcode, DL, Op-&gt;getVTList(), Ops, VT,</td></tr>
<tr><th id="5970">5970</th><td>                                   M-&gt;getMemOperand());</td></tr>
<tr><th id="5971">5971</th><td>  }</td></tr>
<tr><th id="5972">5972</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_raw_buffer_atomic_swap&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_raw_buffer_atomic_swap</span>:</td></tr>
<tr><th id="5973">5973</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_raw_buffer_atomic_add&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_raw_buffer_atomic_add</span>:</td></tr>
<tr><th id="5974">5974</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_raw_buffer_atomic_sub&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_raw_buffer_atomic_sub</span>:</td></tr>
<tr><th id="5975">5975</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_raw_buffer_atomic_smin&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_raw_buffer_atomic_smin</span>:</td></tr>
<tr><th id="5976">5976</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_raw_buffer_atomic_umin&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_raw_buffer_atomic_umin</span>:</td></tr>
<tr><th id="5977">5977</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_raw_buffer_atomic_smax&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_raw_buffer_atomic_smax</span>:</td></tr>
<tr><th id="5978">5978</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_raw_buffer_atomic_umax&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_raw_buffer_atomic_umax</span>:</td></tr>
<tr><th id="5979">5979</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_raw_buffer_atomic_and&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_raw_buffer_atomic_and</span>:</td></tr>
<tr><th id="5980">5980</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_raw_buffer_atomic_or&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_raw_buffer_atomic_or</span>:</td></tr>
<tr><th id="5981">5981</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_raw_buffer_atomic_xor&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_raw_buffer_atomic_xor</span>: {</td></tr>
<tr><th id="5982">5982</th><td>    <em>auto</em> Offsets = splitBufferOffsets(Op.getOperand(<var>4</var>), DAG);</td></tr>
<tr><th id="5983">5983</th><td>    SDValue Ops[] = {</td></tr>
<tr><th id="5984">5984</th><td>      Op.getOperand(<var>0</var>), <i>// Chain</i></td></tr>
<tr><th id="5985">5985</th><td>      Op.getOperand(<var>2</var>), <i>// vdata</i></td></tr>
<tr><th id="5986">5986</th><td>      Op.getOperand(<var>3</var>), <i>// rsrc</i></td></tr>
<tr><th id="5987">5987</th><td>      DAG.getConstant(<var>0</var>, DL, MVT::i32), <i>// vindex</i></td></tr>
<tr><th id="5988">5988</th><td>      Offsets.first,    <i>// voffset</i></td></tr>
<tr><th id="5989">5989</th><td>      Op.getOperand(<var>5</var>), <i>// soffset</i></td></tr>
<tr><th id="5990">5990</th><td>      Offsets.second,   <i>// offset</i></td></tr>
<tr><th id="5991">5991</th><td>      Op.getOperand(<var>6</var>), <i>// cachepolicy</i></td></tr>
<tr><th id="5992">5992</th><td>      DAG.getConstant(<var>0</var>, DL, MVT::i1), <i>// idxen</i></td></tr>
<tr><th id="5993">5993</th><td>    };</td></tr>
<tr><th id="5994">5994</th><td>    EVT VT = Op.getValueType();</td></tr>
<tr><th id="5995">5995</th><td></td></tr>
<tr><th id="5996">5996</th><td>    <em>auto</em> *M = cast&lt;MemSDNode&gt;(Op);</td></tr>
<tr><th id="5997">5997</th><td>    <em>unsigned</em> Opcode = <var>0</var>;</td></tr>
<tr><th id="5998">5998</th><td></td></tr>
<tr><th id="5999">5999</th><td>    <b>switch</b> (IntrID) {</td></tr>
<tr><th id="6000">6000</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_raw_buffer_atomic_swap&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_raw_buffer_atomic_swap</span>:</td></tr>
<tr><th id="6001">6001</th><td>      Opcode = AMDGPUISD::BUFFER_ATOMIC_SWAP;</td></tr>
<tr><th id="6002">6002</th><td>      <b>break</b>;</td></tr>
<tr><th id="6003">6003</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_raw_buffer_atomic_add&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_raw_buffer_atomic_add</span>:</td></tr>
<tr><th id="6004">6004</th><td>      Opcode = AMDGPUISD::BUFFER_ATOMIC_ADD;</td></tr>
<tr><th id="6005">6005</th><td>      <b>break</b>;</td></tr>
<tr><th id="6006">6006</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_raw_buffer_atomic_sub&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_raw_buffer_atomic_sub</span>:</td></tr>
<tr><th id="6007">6007</th><td>      Opcode = AMDGPUISD::BUFFER_ATOMIC_SUB;</td></tr>
<tr><th id="6008">6008</th><td>      <b>break</b>;</td></tr>
<tr><th id="6009">6009</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_raw_buffer_atomic_smin&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_raw_buffer_atomic_smin</span>:</td></tr>
<tr><th id="6010">6010</th><td>      Opcode = AMDGPUISD::BUFFER_ATOMIC_SMIN;</td></tr>
<tr><th id="6011">6011</th><td>      <b>break</b>;</td></tr>
<tr><th id="6012">6012</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_raw_buffer_atomic_umin&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_raw_buffer_atomic_umin</span>:</td></tr>
<tr><th id="6013">6013</th><td>      Opcode = AMDGPUISD::BUFFER_ATOMIC_UMIN;</td></tr>
<tr><th id="6014">6014</th><td>      <b>break</b>;</td></tr>
<tr><th id="6015">6015</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_raw_buffer_atomic_smax&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_raw_buffer_atomic_smax</span>:</td></tr>
<tr><th id="6016">6016</th><td>      Opcode = AMDGPUISD::BUFFER_ATOMIC_SMAX;</td></tr>
<tr><th id="6017">6017</th><td>      <b>break</b>;</td></tr>
<tr><th id="6018">6018</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_raw_buffer_atomic_umax&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_raw_buffer_atomic_umax</span>:</td></tr>
<tr><th id="6019">6019</th><td>      Opcode = AMDGPUISD::BUFFER_ATOMIC_UMAX;</td></tr>
<tr><th id="6020">6020</th><td>      <b>break</b>;</td></tr>
<tr><th id="6021">6021</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_raw_buffer_atomic_and&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_raw_buffer_atomic_and</span>:</td></tr>
<tr><th id="6022">6022</th><td>      Opcode = AMDGPUISD::BUFFER_ATOMIC_AND;</td></tr>
<tr><th id="6023">6023</th><td>      <b>break</b>;</td></tr>
<tr><th id="6024">6024</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_raw_buffer_atomic_or&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_raw_buffer_atomic_or</span>:</td></tr>
<tr><th id="6025">6025</th><td>      Opcode = AMDGPUISD::BUFFER_ATOMIC_OR;</td></tr>
<tr><th id="6026">6026</th><td>      <b>break</b>;</td></tr>
<tr><th id="6027">6027</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_raw_buffer_atomic_xor&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_raw_buffer_atomic_xor</span>:</td></tr>
<tr><th id="6028">6028</th><td>      Opcode = AMDGPUISD::BUFFER_ATOMIC_XOR;</td></tr>
<tr><th id="6029">6029</th><td>      <b>break</b>;</td></tr>
<tr><th id="6030">6030</th><td>    <b>default</b>:</td></tr>
<tr><th id="6031">6031</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;unhandled atomic opcode&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIISelLowering.cpp&quot;, 6031)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"unhandled atomic opcode"</q>);</td></tr>
<tr><th id="6032">6032</th><td>    }</td></tr>
<tr><th id="6033">6033</th><td></td></tr>
<tr><th id="6034">6034</th><td>    <b>return</b> DAG.getMemIntrinsicNode(Opcode, DL, Op-&gt;getVTList(), Ops, VT,</td></tr>
<tr><th id="6035">6035</th><td>                                   M-&gt;getMemOperand());</td></tr>
<tr><th id="6036">6036</th><td>  }</td></tr>
<tr><th id="6037">6037</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_struct_buffer_atomic_swap&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_struct_buffer_atomic_swap</span>:</td></tr>
<tr><th id="6038">6038</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_struct_buffer_atomic_add&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_struct_buffer_atomic_add</span>:</td></tr>
<tr><th id="6039">6039</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_struct_buffer_atomic_sub&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_struct_buffer_atomic_sub</span>:</td></tr>
<tr><th id="6040">6040</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_struct_buffer_atomic_smin&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_struct_buffer_atomic_smin</span>:</td></tr>
<tr><th id="6041">6041</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_struct_buffer_atomic_umin&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_struct_buffer_atomic_umin</span>:</td></tr>
<tr><th id="6042">6042</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_struct_buffer_atomic_smax&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_struct_buffer_atomic_smax</span>:</td></tr>
<tr><th id="6043">6043</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_struct_buffer_atomic_umax&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_struct_buffer_atomic_umax</span>:</td></tr>
<tr><th id="6044">6044</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_struct_buffer_atomic_and&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_struct_buffer_atomic_and</span>:</td></tr>
<tr><th id="6045">6045</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_struct_buffer_atomic_or&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_struct_buffer_atomic_or</span>:</td></tr>
<tr><th id="6046">6046</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_struct_buffer_atomic_xor&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_struct_buffer_atomic_xor</span>: {</td></tr>
<tr><th id="6047">6047</th><td>    <em>auto</em> Offsets = splitBufferOffsets(Op.getOperand(<var>5</var>), DAG);</td></tr>
<tr><th id="6048">6048</th><td>    SDValue Ops[] = {</td></tr>
<tr><th id="6049">6049</th><td>      Op.getOperand(<var>0</var>), <i>// Chain</i></td></tr>
<tr><th id="6050">6050</th><td>      Op.getOperand(<var>2</var>), <i>// vdata</i></td></tr>
<tr><th id="6051">6051</th><td>      Op.getOperand(<var>3</var>), <i>// rsrc</i></td></tr>
<tr><th id="6052">6052</th><td>      Op.getOperand(<var>4</var>), <i>// vindex</i></td></tr>
<tr><th id="6053">6053</th><td>      Offsets.first,    <i>// voffset</i></td></tr>
<tr><th id="6054">6054</th><td>      Op.getOperand(<var>6</var>), <i>// soffset</i></td></tr>
<tr><th id="6055">6055</th><td>      Offsets.second,   <i>// offset</i></td></tr>
<tr><th id="6056">6056</th><td>      Op.getOperand(<var>7</var>), <i>// cachepolicy</i></td></tr>
<tr><th id="6057">6057</th><td>      DAG.getConstant(<var>1</var>, DL, MVT::i1), <i>// idxen</i></td></tr>
<tr><th id="6058">6058</th><td>    };</td></tr>
<tr><th id="6059">6059</th><td>    EVT VT = Op.getValueType();</td></tr>
<tr><th id="6060">6060</th><td></td></tr>
<tr><th id="6061">6061</th><td>    <em>auto</em> *M = cast&lt;MemSDNode&gt;(Op);</td></tr>
<tr><th id="6062">6062</th><td>    <em>unsigned</em> Opcode = <var>0</var>;</td></tr>
<tr><th id="6063">6063</th><td></td></tr>
<tr><th id="6064">6064</th><td>    <b>switch</b> (IntrID) {</td></tr>
<tr><th id="6065">6065</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_struct_buffer_atomic_swap&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_struct_buffer_atomic_swap</span>:</td></tr>
<tr><th id="6066">6066</th><td>      Opcode = AMDGPUISD::BUFFER_ATOMIC_SWAP;</td></tr>
<tr><th id="6067">6067</th><td>      <b>break</b>;</td></tr>
<tr><th id="6068">6068</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_struct_buffer_atomic_add&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_struct_buffer_atomic_add</span>:</td></tr>
<tr><th id="6069">6069</th><td>      Opcode = AMDGPUISD::BUFFER_ATOMIC_ADD;</td></tr>
<tr><th id="6070">6070</th><td>      <b>break</b>;</td></tr>
<tr><th id="6071">6071</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_struct_buffer_atomic_sub&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_struct_buffer_atomic_sub</span>:</td></tr>
<tr><th id="6072">6072</th><td>      Opcode = AMDGPUISD::BUFFER_ATOMIC_SUB;</td></tr>
<tr><th id="6073">6073</th><td>      <b>break</b>;</td></tr>
<tr><th id="6074">6074</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_struct_buffer_atomic_smin&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_struct_buffer_atomic_smin</span>:</td></tr>
<tr><th id="6075">6075</th><td>      Opcode = AMDGPUISD::BUFFER_ATOMIC_SMIN;</td></tr>
<tr><th id="6076">6076</th><td>      <b>break</b>;</td></tr>
<tr><th id="6077">6077</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_struct_buffer_atomic_umin&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_struct_buffer_atomic_umin</span>:</td></tr>
<tr><th id="6078">6078</th><td>      Opcode = AMDGPUISD::BUFFER_ATOMIC_UMIN;</td></tr>
<tr><th id="6079">6079</th><td>      <b>break</b>;</td></tr>
<tr><th id="6080">6080</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_struct_buffer_atomic_smax&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_struct_buffer_atomic_smax</span>:</td></tr>
<tr><th id="6081">6081</th><td>      Opcode = AMDGPUISD::BUFFER_ATOMIC_SMAX;</td></tr>
<tr><th id="6082">6082</th><td>      <b>break</b>;</td></tr>
<tr><th id="6083">6083</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_struct_buffer_atomic_umax&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_struct_buffer_atomic_umax</span>:</td></tr>
<tr><th id="6084">6084</th><td>      Opcode = AMDGPUISD::BUFFER_ATOMIC_UMAX;</td></tr>
<tr><th id="6085">6085</th><td>      <b>break</b>;</td></tr>
<tr><th id="6086">6086</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_struct_buffer_atomic_and&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_struct_buffer_atomic_and</span>:</td></tr>
<tr><th id="6087">6087</th><td>      Opcode = AMDGPUISD::BUFFER_ATOMIC_AND;</td></tr>
<tr><th id="6088">6088</th><td>      <b>break</b>;</td></tr>
<tr><th id="6089">6089</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_struct_buffer_atomic_or&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_struct_buffer_atomic_or</span>:</td></tr>
<tr><th id="6090">6090</th><td>      Opcode = AMDGPUISD::BUFFER_ATOMIC_OR;</td></tr>
<tr><th id="6091">6091</th><td>      <b>break</b>;</td></tr>
<tr><th id="6092">6092</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_struct_buffer_atomic_xor&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_struct_buffer_atomic_xor</span>:</td></tr>
<tr><th id="6093">6093</th><td>      Opcode = AMDGPUISD::BUFFER_ATOMIC_XOR;</td></tr>
<tr><th id="6094">6094</th><td>      <b>break</b>;</td></tr>
<tr><th id="6095">6095</th><td>    <b>default</b>:</td></tr>
<tr><th id="6096">6096</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;unhandled atomic opcode&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIISelLowering.cpp&quot;, 6096)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"unhandled atomic opcode"</q>);</td></tr>
<tr><th id="6097">6097</th><td>    }</td></tr>
<tr><th id="6098">6098</th><td></td></tr>
<tr><th id="6099">6099</th><td>    <b>return</b> DAG.getMemIntrinsicNode(Opcode, DL, Op-&gt;getVTList(), Ops, VT,</td></tr>
<tr><th id="6100">6100</th><td>                                   M-&gt;getMemOperand());</td></tr>
<tr><th id="6101">6101</th><td>  }</td></tr>
<tr><th id="6102">6102</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_buffer_atomic_cmpswap&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_buffer_atomic_cmpswap</span>: {</td></tr>
<tr><th id="6103">6103</th><td>    <em>unsigned</em> Slc = cast&lt;ConstantSDNode&gt;(Op.getOperand(<var>7</var>))-&gt;getZExtValue();</td></tr>
<tr><th id="6104">6104</th><td>    <em>unsigned</em> IdxEn = <var>1</var>;</td></tr>
<tr><th id="6105">6105</th><td>    <b>if</b> (<em>auto</em> Idx = dyn_cast&lt;ConstantSDNode&gt;(Op.getOperand(<var>5</var>)))</td></tr>
<tr><th id="6106">6106</th><td>      IdxEn = Idx-&gt;getZExtValue() != <var>0</var>;</td></tr>
<tr><th id="6107">6107</th><td>    SDValue Ops[] = {</td></tr>
<tr><th id="6108">6108</th><td>      Op.getOperand(<var>0</var>), <i>// Chain</i></td></tr>
<tr><th id="6109">6109</th><td>      Op.getOperand(<var>2</var>), <i>// src</i></td></tr>
<tr><th id="6110">6110</th><td>      Op.getOperand(<var>3</var>), <i>// cmp</i></td></tr>
<tr><th id="6111">6111</th><td>      Op.getOperand(<var>4</var>), <i>// rsrc</i></td></tr>
<tr><th id="6112">6112</th><td>      Op.getOperand(<var>5</var>), <i>// vindex</i></td></tr>
<tr><th id="6113">6113</th><td>      SDValue(),        <i>// voffset -- will be set by setBufferOffsets</i></td></tr>
<tr><th id="6114">6114</th><td>      SDValue(),        <i>// soffset -- will be set by setBufferOffsets</i></td></tr>
<tr><th id="6115">6115</th><td>      SDValue(),        <i>// offset -- will be set by setBufferOffsets</i></td></tr>
<tr><th id="6116">6116</th><td>      DAG.getConstant(Slc &lt;&lt; <var>1</var>, DL, MVT::i32), <i>// cachepolicy</i></td></tr>
<tr><th id="6117">6117</th><td>      DAG.getConstant(IdxEn, DL, MVT::i1), <i>// idxen</i></td></tr>
<tr><th id="6118">6118</th><td>    };</td></tr>
<tr><th id="6119">6119</th><td>    setBufferOffsets(Op.getOperand(<var>6</var>), DAG, &amp;Ops[<var>5</var>]);</td></tr>
<tr><th id="6120">6120</th><td>    EVT VT = Op.getValueType();</td></tr>
<tr><th id="6121">6121</th><td>    <em>auto</em> *M = cast&lt;MemSDNode&gt;(Op);</td></tr>
<tr><th id="6122">6122</th><td></td></tr>
<tr><th id="6123">6123</th><td>    <b>return</b> DAG.getMemIntrinsicNode(AMDGPUISD::BUFFER_ATOMIC_CMPSWAP, DL,</td></tr>
<tr><th id="6124">6124</th><td>                                   Op-&gt;getVTList(), Ops, VT, M-&gt;getMemOperand());</td></tr>
<tr><th id="6125">6125</th><td>  }</td></tr>
<tr><th id="6126">6126</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_raw_buffer_atomic_cmpswap&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_raw_buffer_atomic_cmpswap</span>: {</td></tr>
<tr><th id="6127">6127</th><td>    <em>auto</em> Offsets = splitBufferOffsets(Op.getOperand(<var>5</var>), DAG);</td></tr>
<tr><th id="6128">6128</th><td>    SDValue Ops[] = {</td></tr>
<tr><th id="6129">6129</th><td>      Op.getOperand(<var>0</var>), <i>// Chain</i></td></tr>
<tr><th id="6130">6130</th><td>      Op.getOperand(<var>2</var>), <i>// src</i></td></tr>
<tr><th id="6131">6131</th><td>      Op.getOperand(<var>3</var>), <i>// cmp</i></td></tr>
<tr><th id="6132">6132</th><td>      Op.getOperand(<var>4</var>), <i>// rsrc</i></td></tr>
<tr><th id="6133">6133</th><td>      DAG.getConstant(<var>0</var>, DL, MVT::i32), <i>// vindex</i></td></tr>
<tr><th id="6134">6134</th><td>      Offsets.first,    <i>// voffset</i></td></tr>
<tr><th id="6135">6135</th><td>      Op.getOperand(<var>6</var>), <i>// soffset</i></td></tr>
<tr><th id="6136">6136</th><td>      Offsets.second,   <i>// offset</i></td></tr>
<tr><th id="6137">6137</th><td>      Op.getOperand(<var>7</var>), <i>// cachepolicy</i></td></tr>
<tr><th id="6138">6138</th><td>      DAG.getConstant(<var>0</var>, DL, MVT::i1), <i>// idxen</i></td></tr>
<tr><th id="6139">6139</th><td>    };</td></tr>
<tr><th id="6140">6140</th><td>    EVT VT = Op.getValueType();</td></tr>
<tr><th id="6141">6141</th><td>    <em>auto</em> *M = cast&lt;MemSDNode&gt;(Op);</td></tr>
<tr><th id="6142">6142</th><td></td></tr>
<tr><th id="6143">6143</th><td>    <b>return</b> DAG.getMemIntrinsicNode(AMDGPUISD::BUFFER_ATOMIC_CMPSWAP, DL,</td></tr>
<tr><th id="6144">6144</th><td>                                   Op-&gt;getVTList(), Ops, VT, M-&gt;getMemOperand());</td></tr>
<tr><th id="6145">6145</th><td>  }</td></tr>
<tr><th id="6146">6146</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_struct_buffer_atomic_cmpswap&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_struct_buffer_atomic_cmpswap</span>: {</td></tr>
<tr><th id="6147">6147</th><td>    <em>auto</em> Offsets = splitBufferOffsets(Op.getOperand(<var>6</var>), DAG);</td></tr>
<tr><th id="6148">6148</th><td>    SDValue Ops[] = {</td></tr>
<tr><th id="6149">6149</th><td>      Op.getOperand(<var>0</var>), <i>// Chain</i></td></tr>
<tr><th id="6150">6150</th><td>      Op.getOperand(<var>2</var>), <i>// src</i></td></tr>
<tr><th id="6151">6151</th><td>      Op.getOperand(<var>3</var>), <i>// cmp</i></td></tr>
<tr><th id="6152">6152</th><td>      Op.getOperand(<var>4</var>), <i>// rsrc</i></td></tr>
<tr><th id="6153">6153</th><td>      Op.getOperand(<var>5</var>), <i>// vindex</i></td></tr>
<tr><th id="6154">6154</th><td>      Offsets.first,    <i>// voffset</i></td></tr>
<tr><th id="6155">6155</th><td>      Op.getOperand(<var>7</var>), <i>// soffset</i></td></tr>
<tr><th id="6156">6156</th><td>      Offsets.second,   <i>// offset</i></td></tr>
<tr><th id="6157">6157</th><td>      Op.getOperand(<var>8</var>), <i>// cachepolicy</i></td></tr>
<tr><th id="6158">6158</th><td>      DAG.getConstant(<var>1</var>, DL, MVT::i1), <i>// idxen</i></td></tr>
<tr><th id="6159">6159</th><td>    };</td></tr>
<tr><th id="6160">6160</th><td>    EVT VT = Op.getValueType();</td></tr>
<tr><th id="6161">6161</th><td>    <em>auto</em> *M = cast&lt;MemSDNode&gt;(Op);</td></tr>
<tr><th id="6162">6162</th><td></td></tr>
<tr><th id="6163">6163</th><td>    <b>return</b> DAG.getMemIntrinsicNode(AMDGPUISD::BUFFER_ATOMIC_CMPSWAP, DL,</td></tr>
<tr><th id="6164">6164</th><td>                                   Op-&gt;getVTList(), Ops, VT, M-&gt;getMemOperand());</td></tr>
<tr><th id="6165">6165</th><td>  }</td></tr>
<tr><th id="6166">6166</th><td></td></tr>
<tr><th id="6167">6167</th><td>  <b>default</b>:</td></tr>
<tr><th id="6168">6168</th><td>    <b>if</b> (<em>const</em> <span class="namespace">AMDGPU::</span><a class="type" href="AMDGPUInstrInfo.h.html#llvm::AMDGPU::ImageDimIntrinsicInfo" title='llvm::AMDGPU::ImageDimIntrinsicInfo' data-ref="llvm::AMDGPU::ImageDimIntrinsicInfo">ImageDimIntrinsicInfo</a> *<dfn class="local col5 decl" id="1045ImageDimIntr" title='ImageDimIntr' data-type='const AMDGPU::ImageDimIntrinsicInfo *' data-ref="1045ImageDimIntr"><a class="local col5 ref" href="#1045ImageDimIntr" title='ImageDimIntr' data-ref="1045ImageDimIntr">ImageDimIntr</a></dfn> =</td></tr>
<tr><th id="6169">6169</th><td>            <span class="namespace">AMDGPU::</span><a class="ref" href="AMDGPUInstrInfo.h.html#_ZN4llvm6AMDGPU24getImageDimIntrinsicInfoEj" title='llvm::AMDGPU::getImageDimIntrinsicInfo' data-ref="_ZN4llvm6AMDGPU24getImageDimIntrinsicInfoEj">getImageDimIntrinsicInfo</a>(<a class="local col3 ref" href="#1043IntrID" title='IntrID' data-ref="1043IntrID">IntrID</a>))</td></tr>
<tr><th id="6170">6170</th><td>      <b>return</b> <a class="member" href="#_ZNK4llvm16SITargetLowering10lowerImageENS_7SDValueEPKNS_6AMDGPU21ImageDimIntrinsicInfoERNS_12SelectionDAGE" title='llvm::SITargetLowering::lowerImage' data-ref="_ZNK4llvm16SITargetLowering10lowerImageENS_7SDValueEPKNS_6AMDGPU21ImageDimIntrinsicInfoERNS_12SelectionDAGE">lowerImage</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#1041Op" title='Op' data-ref="1041Op">Op</a>, <a class="local col5 ref" href="#1045ImageDimIntr" title='ImageDimIntr' data-ref="1045ImageDimIntr">ImageDimIntr</a>, <span class='refarg'><a class="local col2 ref" href="#1042DAG" title='DAG' data-ref="1042DAG">DAG</a></span>);</td></tr>
<tr><th id="6171">6171</th><td></td></tr>
<tr><th id="6172">6172</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="6173">6173</th><td>  }</td></tr>
<tr><th id="6174">6174</th><td>}</td></tr>
<tr><th id="6175">6175</th><td></td></tr>
<tr><th id="6176">6176</th><td><i>// Call DAG.getMemIntrinsicNode for a load, but first widen a dwordx3 type to</i></td></tr>
<tr><th id="6177">6177</th><td><i>// dwordx4 if on SI.</i></td></tr>
<tr><th id="6178">6178</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm16SITargetLowering19getMemIntrinsicNodeEjRKNS_5SDLocENS_8SDVTListENS_8ArrayRefINS_7SDValueEEENS_3EVTEPNS_17MachineMemOperandERNS_12SelectionDAGE" title='llvm::SITargetLowering::getMemIntrinsicNode' data-ref="_ZNK4llvm16SITargetLowering19getMemIntrinsicNodeEjRKNS_5SDLocENS_8SDVTListENS_8ArrayRefINS_7SDValueEEENS_3EVTEPNS_17MachineMemOperandERNS_12SelectionDAGE">getMemIntrinsicNode</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="1046Opcode" title='Opcode' data-type='unsigned int' data-ref="1046Opcode">Opcode</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col7 decl" id="1047DL" title='DL' data-type='const llvm::SDLoc &amp;' data-ref="1047DL">DL</dfn>,</td></tr>
<tr><th id="6179">6179</th><td>                                              <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDVTList" title='llvm::SDVTList' data-ref="llvm::SDVTList">SDVTList</a> <dfn class="local col8 decl" id="1048VTList" title='VTList' data-type='llvm::SDVTList' data-ref="1048VTList">VTList</dfn>,</td></tr>
<tr><th id="6180">6180</th><td>                                              <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>&gt; <dfn class="local col9 decl" id="1049Ops" title='Ops' data-type='ArrayRef&lt;llvm::SDValue&gt;' data-ref="1049Ops">Ops</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col0 decl" id="1050MemVT" title='MemVT' data-type='llvm::EVT' data-ref="1050MemVT">MemVT</dfn>,</td></tr>
<tr><th id="6181">6181</th><td>                                              <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col1 decl" id="1051MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="1051MMO">MMO</dfn>,</td></tr>
<tr><th id="6182">6182</th><td>                                              <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col2 decl" id="1052DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="1052DAG">DAG</dfn>) <em>const</em> {</td></tr>
<tr><th id="6183">6183</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col3 decl" id="1053VT" title='VT' data-type='llvm::EVT' data-ref="1053VT">VT</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col8 ref" href="#1048VTList" title='VTList' data-ref="1048VTList">VTList</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDVTList::VTs" title='llvm::SDVTList::VTs' data-ref="llvm::SDVTList::VTs">VTs</a>[<var>0</var>];</td></tr>
<tr><th id="6184">6184</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col4 decl" id="1054WidenedVT" title='WidenedVT' data-type='llvm::EVT' data-ref="1054WidenedVT">WidenedVT</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col3 ref" href="#1053VT" title='VT' data-ref="1053VT">VT</a>;</td></tr>
<tr><th id="6185">6185</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col5 decl" id="1055WidenedMemVT" title='WidenedMemVT' data-type='llvm::EVT' data-ref="1055WidenedMemVT">WidenedMemVT</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col0 ref" href="#1050MemVT" title='MemVT' data-ref="1050MemVT">MemVT</a>;</td></tr>
<tr><th id="6186">6186</th><td>  <b>if</b> (!<a class="member" href="SIISelLowering.h.html#llvm::SITargetLowering::Subtarget" title='llvm::SITargetLowering::Subtarget' data-ref="llvm::SITargetLowering::Subtarget">Subtarget</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget20hasDwordx3LoadStoresEv" title='llvm::GCNSubtarget::hasDwordx3LoadStores' data-ref="_ZNK4llvm12GCNSubtarget20hasDwordx3LoadStoresEv">hasDwordx3LoadStores</a>() &amp;&amp;</td></tr>
<tr><th id="6187">6187</th><td>      (<a class="local col4 ref" href="#1054WidenedVT" title='WidenedVT' data-ref="1054WidenedVT">WidenedVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v3i32" title='llvm::MVT::SimpleValueType::v3i32' data-ref="llvm::MVT::SimpleValueType::v3i32">v3i32</a> || <a class="local col4 ref" href="#1054WidenedVT" title='WidenedVT' data-ref="1054WidenedVT">WidenedVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v3f32" title='llvm::MVT::SimpleValueType::v3f32' data-ref="llvm::MVT::SimpleValueType::v3f32">v3f32</a>)) {</td></tr>
<tr><th id="6188">6188</th><td>    <a class="local col4 ref" href="#1054WidenedVT" title='WidenedVT' data-ref="1054WidenedVT">WidenedVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::operator=' data-ref="_ZN4llvm3EVTaSEOS0_">=</a> <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a>::<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVT11getVectorVTERNS_11LLVMContextES0_jb" title='llvm::EVT::getVectorVT' data-ref="_ZN4llvm3EVT11getVectorVTERNS_11LLVMContextES0_jb">getVectorVT</a>(<span class='refarg'>*<a class="local col2 ref" href="#1052DAG" title='DAG' data-ref="1052DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG10getContextEv" title='llvm::SelectionDAG::getContext' data-ref="_ZNK4llvm12SelectionDAG10getContextEv">getContext</a>()</span>,</td></tr>
<tr><th id="6189">6189</th><td>                                 <a class="local col4 ref" href="#1054WidenedVT" title='WidenedVT' data-ref="1054WidenedVT">WidenedVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT20getVectorElementTypeEv" title='llvm::EVT::getVectorElementType' data-ref="_ZNK4llvm3EVT20getVectorElementTypeEv">getVectorElementType</a>(), <var>4</var>);</td></tr>
<tr><th id="6190">6190</th><td>    <a class="local col5 ref" href="#1055WidenedMemVT" title='WidenedMemVT' data-ref="1055WidenedMemVT">WidenedMemVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::operator=' data-ref="_ZN4llvm3EVTaSEOS0_">=</a> <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a>::<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVT11getVectorVTERNS_11LLVMContextES0_jb" title='llvm::EVT::getVectorVT' data-ref="_ZN4llvm3EVT11getVectorVTERNS_11LLVMContextES0_jb">getVectorVT</a>(<span class='refarg'>*<a class="local col2 ref" href="#1052DAG" title='DAG' data-ref="1052DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG10getContextEv" title='llvm::SelectionDAG::getContext' data-ref="_ZNK4llvm12SelectionDAG10getContextEv">getContext</a>()</span>,</td></tr>
<tr><th id="6191">6191</th><td>                                    <a class="local col5 ref" href="#1055WidenedMemVT" title='WidenedMemVT' data-ref="1055WidenedMemVT">WidenedMemVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT20getVectorElementTypeEv" title='llvm::EVT::getVectorElementType' data-ref="_ZNK4llvm3EVT20getVectorElementTypeEv">getVectorElementType</a>(), <var>4</var>);</td></tr>
<tr><th id="6192">6192</th><td>    <a class="local col1 ref" href="#1051MMO" title='MMO' data-ref="1051MMO">MMO</a> = <a class="local col2 ref" href="#1052DAG" title='DAG' data-ref="1052DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG18getMachineFunctionEv" title='llvm::SelectionDAG::getMachineFunction' data-ref="_ZNK4llvm12SelectionDAG18getMachineFunctionEv">getMachineFunction</a>().<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandEPKNS_17MachineMemOperandElm" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandEPKNS_17MachineMemOperandElm">getMachineMemOperand</a>(<a class="local col1 ref" href="#1051MMO" title='MMO' data-ref="1051MMO">MMO</a>, <var>0</var>, <var>16</var>);</td></tr>
<tr><th id="6193">6193</th><td>  }</td></tr>
<tr><th id="6194">6194</th><td></td></tr>
<tr><th id="6195">6195</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (VTList.NumVTs == 2) ? void (0) : __assert_fail (&quot;VTList.NumVTs == 2&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIISelLowering.cpp&quot;, 6195, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#1048VTList" title='VTList' data-ref="1048VTList">VTList</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDVTList::NumVTs" title='llvm::SDVTList::NumVTs' data-ref="llvm::SDVTList::NumVTs">NumVTs</a> == <var>2</var>);</td></tr>
<tr><th id="6196">6196</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDVTList" title='llvm::SDVTList' data-ref="llvm::SDVTList">SDVTList</a> <dfn class="local col6 decl" id="1056WidenedVTList" title='WidenedVTList' data-type='llvm::SDVTList' data-ref="1056WidenedVTList">WidenedVTList</dfn> = <a class="local col2 ref" href="#1052DAG" title='DAG' data-ref="1052DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG9getVTListENS_3EVTES1_" title='llvm::SelectionDAG::getVTList' data-ref="_ZN4llvm12SelectionDAG9getVTListENS_3EVTES1_">getVTList</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col4 ref" href="#1054WidenedVT" title='WidenedVT' data-ref="1054WidenedVT">WidenedVT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col8 ref" href="#1048VTList" title='VTList' data-ref="1048VTList">VTList</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDVTList::VTs" title='llvm::SDVTList::VTs' data-ref="llvm::SDVTList::VTs">VTs</a>[<var>1</var>]);</td></tr>
<tr><th id="6197">6197</th><td></td></tr>
<tr><th id="6198">6198</th><td>  <em>auto</em> <dfn class="local col7 decl" id="1057NewOp" title='NewOp' data-type='llvm::SDValue' data-ref="1057NewOp">NewOp</dfn> = <a class="local col2 ref" href="#1052DAG" title='DAG' data-ref="1052DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG19getMemIntrinsicNodeEjRKNS_5SDLocENS_8SDVTListENS_8ArrayRefINS_7SDValueEEENS_3EVTEPNS_17MachineMemOperandE" title='llvm::SelectionDAG::getMemIntrinsicNode' data-ref="_ZN4llvm12SelectionDAG19getMemIntrinsicNodeEjRKNS_5SDLocENS_8SDVTListENS_8ArrayRefINS_7SDValueEEENS_3EVTEPNS_17MachineMemOperandE">getMemIntrinsicNode</a>(<a class="local col6 ref" href="#1046Opcode" title='Opcode' data-ref="1046Opcode">Opcode</a>, <a class="local col7 ref" href="#1047DL" title='DL' data-ref="1047DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#77" title='llvm::SDVTList::SDVTList' data-ref="_ZN4llvm8SDVTListC1ERKS0_"></a><a class="local col6 ref" href="#1056WidenedVTList" title='WidenedVTList' data-ref="1056WidenedVTList">WidenedVTList</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;llvm::SDValue&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefINS_7SDValueEEC1ERKS2_"></a><a class="local col9 ref" href="#1049Ops" title='Ops' data-ref="1049Ops">Ops</a>,</td></tr>
<tr><th id="6199">6199</th><td>                                       <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col5 ref" href="#1055WidenedMemVT" title='WidenedMemVT' data-ref="1055WidenedMemVT">WidenedMemVT</a>, <a class="local col1 ref" href="#1051MMO" title='MMO' data-ref="1051MMO">MMO</a>);</td></tr>
<tr><th id="6200">6200</th><td>  <b>if</b> (<a class="local col4 ref" href="#1054WidenedVT" title='WidenedVT' data-ref="1054WidenedVT">WidenedVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col3 ref" href="#1053VT" title='VT' data-ref="1053VT">VT</a>) {</td></tr>
<tr><th id="6201">6201</th><td>    <em>auto</em> <dfn class="local col8 decl" id="1058Extract" title='Extract' data-type='llvm::SDValue' data-ref="1058Extract">Extract</dfn> = <a class="local col2 ref" href="#1052DAG" title='DAG' data-ref="1052DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(</td></tr>
<tr><th id="6202">6202</th><td>        <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::EXTRACT_SUBVECTOR" title='llvm::ISD::NodeType::EXTRACT_SUBVECTOR' data-ref="llvm::ISD::NodeType::EXTRACT_SUBVECTOR">EXTRACT_SUBVECTOR</a>, <a class="local col7 ref" href="#1047DL" title='DL' data-ref="1047DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col3 ref" href="#1053VT" title='VT' data-ref="1053VT">VT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#1057NewOp" title='NewOp' data-ref="1057NewOp">NewOp</a>,</td></tr>
<tr><th id="6203">6203</th><td>        <a class="local col2 ref" href="#1052DAG" title='DAG' data-ref="1052DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb" title='llvm::SelectionDAG::getConstant' data-ref="_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb">getConstant</a>(<var>0</var>, <a class="local col7 ref" href="#1047DL" title='DL' data-ref="1047DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="virtual member" href="AMDGPUISelLowering.h.html#_ZNK4llvm20AMDGPUTargetLowering14getVectorIdxTyERKNS_10DataLayoutE" title='llvm::AMDGPUTargetLowering::getVectorIdxTy' data-ref="_ZNK4llvm20AMDGPUTargetLowering14getVectorIdxTyERKNS_10DataLayoutE">getVectorIdxTy</a>(<a class="local col2 ref" href="#1052DAG" title='DAG' data-ref="1052DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG13getDataLayoutEv" title='llvm::SelectionDAG::getDataLayout' data-ref="_ZNK4llvm12SelectionDAG13getDataLayoutEv">getDataLayout</a>())));</td></tr>
<tr><th id="6204">6204</th><td>    <a class="local col7 ref" href="#1057NewOp" title='NewOp' data-ref="1057NewOp">NewOp</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col2 ref" href="#1052DAG" title='DAG' data-ref="1052DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getMergeValuesENS_8ArrayRefINS_7SDValueEEERKNS_5SDLocE" title='llvm::SelectionDAG::getMergeValues' data-ref="_ZN4llvm12SelectionDAG14getMergeValuesENS_8ArrayRefINS_7SDValueEEERKNS_5SDLocE">getMergeValues</a>(<a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{ <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#1058Extract" title='Extract' data-ref="1058Extract">Extract</a>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col7 ref" href="#1057NewOp" title='NewOp' data-ref="1057NewOp">NewOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>(), <var>1</var>) }, <a class="local col7 ref" href="#1047DL" title='DL' data-ref="1047DL">DL</a>);</td></tr>
<tr><th id="6205">6205</th><td>  }</td></tr>
<tr><th id="6206">6206</th><td>  <b>return</b> <a class="local col7 ref" href="#1057NewOp" title='NewOp' data-ref="1057NewOp">NewOp</a>;</td></tr>
<tr><th id="6207">6207</th><td>}</td></tr>
<tr><th id="6208">6208</th><td></td></tr>
<tr><th id="6209">6209</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm16SITargetLowering14handleD16VDataENS_7SDValueERNS_12SelectionDAGE" title='llvm::SITargetLowering::handleD16VData' data-ref="_ZNK4llvm16SITargetLowering14handleD16VDataENS_7SDValueERNS_12SelectionDAGE">handleD16VData</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="1059VData" title='VData' data-type='llvm::SDValue' data-ref="1059VData">VData</dfn>,</td></tr>
<tr><th id="6210">6210</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col0 decl" id="1060DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="1060DAG">DAG</dfn>) <em>const</em> {</td></tr>
<tr><th id="6211">6211</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col1 decl" id="1061StoreVT" title='StoreVT' data-type='llvm::EVT' data-ref="1061StoreVT">StoreVT</dfn> = <a class="local col9 ref" href="#1059VData" title='VData' data-ref="1059VData">VData</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>();</td></tr>
<tr><th id="6212">6212</th><td></td></tr>
<tr><th id="6213">6213</th><td>  <i>// No change for f16 and legal vector D16 types.</i></td></tr>
<tr><th id="6214">6214</th><td>  <b>if</b> (!<a class="local col1 ref" href="#1061StoreVT" title='StoreVT' data-ref="1061StoreVT">StoreVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT8isVectorEv" title='llvm::EVT::isVector' data-ref="_ZNK4llvm3EVT8isVectorEv">isVector</a>())</td></tr>
<tr><th id="6215">6215</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EOS0_"></a><a class="local col9 ref" href="#1059VData" title='VData' data-ref="1059VData">VData</a>;</td></tr>
<tr><th id="6216">6216</th><td></td></tr>
<tr><th id="6217">6217</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col2 decl" id="1062DL" title='DL' data-type='llvm::SDLoc' data-ref="1062DL">DL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#1059VData" title='VData' data-ref="1059VData">VData</a>);</td></tr>
<tr><th id="6218">6218</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((StoreVT.getVectorNumElements() != 3) &amp;&amp; &quot;Handle v3f16&quot;) ? void (0) : __assert_fail (&quot;(StoreVT.getVectorNumElements() != 3) &amp;&amp; \&quot;Handle v3f16\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIISelLowering.cpp&quot;, 6218, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col1 ref" href="#1061StoreVT" title='StoreVT' data-ref="1061StoreVT">StoreVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT20getVectorNumElementsEv" title='llvm::EVT::getVectorNumElements' data-ref="_ZNK4llvm3EVT20getVectorNumElementsEv">getVectorNumElements</a>() != <var>3</var>) &amp;&amp; <q>"Handle v3f16"</q>);</td></tr>
<tr><th id="6219">6219</th><td></td></tr>
<tr><th id="6220">6220</th><td>  <b>if</b> (<a class="member" href="SIISelLowering.h.html#llvm::SITargetLowering::Subtarget" title='llvm::SITargetLowering::Subtarget' data-ref="llvm::SITargetLowering::Subtarget">Subtarget</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget18hasUnpackedD16VMemEv" title='llvm::GCNSubtarget::hasUnpackedD16VMem' data-ref="_ZNK4llvm12GCNSubtarget18hasUnpackedD16VMemEv">hasUnpackedD16VMem</a>()) {</td></tr>
<tr><th id="6221">6221</th><td>    <i>// We need to unpack the packed data to store.</i></td></tr>
<tr><th id="6222">6222</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col3 decl" id="1063IntStoreVT" title='IntStoreVT' data-type='llvm::EVT' data-ref="1063IntStoreVT">IntStoreVT</dfn> = <a class="local col1 ref" href="#1061StoreVT" title='StoreVT' data-ref="1061StoreVT">StoreVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVT19changeTypeToIntegerEv" title='llvm::EVT::changeTypeToInteger' data-ref="_ZN4llvm3EVT19changeTypeToIntegerEv">changeTypeToInteger</a>();</td></tr>
<tr><th id="6223">6223</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="1064IntVData" title='IntVData' data-type='llvm::SDValue' data-ref="1064IntVData">IntVData</dfn> = <a class="local col0 ref" href="#1060DAG" title='DAG' data-ref="1060DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BITCAST" title='llvm::ISD::NodeType::BITCAST' data-ref="llvm::ISD::NodeType::BITCAST">BITCAST</a>, <a class="local col2 ref" href="#1062DL" title='DL' data-ref="1062DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col3 ref" href="#1063IntStoreVT" title='IntStoreVT' data-ref="1063IntStoreVT">IntStoreVT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#1059VData" title='VData' data-ref="1059VData">VData</a>);</td></tr>
<tr><th id="6224">6224</th><td></td></tr>
<tr><th id="6225">6225</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col5 decl" id="1065EquivStoreVT" title='EquivStoreVT' data-type='llvm::EVT' data-ref="1065EquivStoreVT">EquivStoreVT</dfn> = <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a>::<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVT11getVectorVTERNS_11LLVMContextES0_jb" title='llvm::EVT::getVectorVT' data-ref="_ZN4llvm3EVT11getVectorVTERNS_11LLVMContextES0_jb">getVectorVT</a>(<span class='refarg'>*<a class="local col0 ref" href="#1060DAG" title='DAG' data-ref="1060DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG10getContextEv" title='llvm::SelectionDAG::getContext' data-ref="_ZNK4llvm12SelectionDAG10getContextEv">getContext</a>()</span>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>,</td></tr>
<tr><th id="6226">6226</th><td>                                        <a class="local col1 ref" href="#1061StoreVT" title='StoreVT' data-ref="1061StoreVT">StoreVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT20getVectorNumElementsEv" title='llvm::EVT::getVectorNumElements' data-ref="_ZNK4llvm3EVT20getVectorNumElementsEv">getVectorNumElements</a>());</td></tr>
<tr><th id="6227">6227</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="1066ZExt" title='ZExt' data-type='llvm::SDValue' data-ref="1066ZExt">ZExt</dfn> = <a class="local col0 ref" href="#1060DAG" title='DAG' data-ref="1060DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ZERO_EXTEND" title='llvm::ISD::NodeType::ZERO_EXTEND' data-ref="llvm::ISD::NodeType::ZERO_EXTEND">ZERO_EXTEND</a>, <a class="local col2 ref" href="#1062DL" title='DL' data-ref="1062DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col5 ref" href="#1065EquivStoreVT" title='EquivStoreVT' data-ref="1065EquivStoreVT">EquivStoreVT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#1064IntVData" title='IntVData' data-ref="1064IntVData">IntVData</a>);</td></tr>
<tr><th id="6228">6228</th><td>    <b>return</b> <a class="local col0 ref" href="#1060DAG" title='DAG' data-ref="1060DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14UnrollVectorOpEPNS_6SDNodeEj" title='llvm::SelectionDAG::UnrollVectorOp' data-ref="_ZN4llvm12SelectionDAG14UnrollVectorOpEPNS_6SDNodeEj">UnrollVectorOp</a>(<a class="local col6 ref" href="#1066ZExt" title='ZExt' data-ref="1066ZExt">ZExt</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>());</td></tr>
<tr><th id="6229">6229</th><td>  }</td></tr>
<tr><th id="6230">6230</th><td></td></tr>
<tr><th id="6231">6231</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isTypeLegal(StoreVT)) ? void (0) : __assert_fail (&quot;isTypeLegal(StoreVT)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIISelLowering.cpp&quot;, 6231, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase11isTypeLegalENS_3EVTE" title='llvm::TargetLoweringBase::isTypeLegal' data-ref="_ZNK4llvm18TargetLoweringBase11isTypeLegalENS_3EVTE">isTypeLegal</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col1 ref" href="#1061StoreVT" title='StoreVT' data-ref="1061StoreVT">StoreVT</a>));</td></tr>
<tr><th id="6232">6232</th><td>  <b>return</b> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EOS0_"></a><a class="local col9 ref" href="#1059VData" title='VData' data-ref="1059VData">VData</a>;</td></tr>
<tr><th id="6233">6233</th><td>}</td></tr>
<tr><th id="6234">6234</th><td></td></tr>
<tr><th id="6235">6235</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm16SITargetLowering19LowerINTRINSIC_VOIDENS_7SDValueERNS_12SelectionDAGE" title='llvm::SITargetLowering::LowerINTRINSIC_VOID' data-ref="_ZNK4llvm16SITargetLowering19LowerINTRINSIC_VOIDENS_7SDValueERNS_12SelectionDAGE">LowerINTRINSIC_VOID</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="1067Op" title='Op' data-type='llvm::SDValue' data-ref="1067Op">Op</dfn>,</td></tr>
<tr><th id="6236">6236</th><td>                                              <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col8 decl" id="1068DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="1068DAG">DAG</dfn>) <em>const</em> {</td></tr>
<tr><th id="6237">6237</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col9 decl" id="1069DL" title='DL' data-type='llvm::SDLoc' data-ref="1069DL">DL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#1067Op" title='Op' data-ref="1067Op">Op</a>);</td></tr>
<tr><th id="6238">6238</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="1070Chain" title='Chain' data-type='llvm::SDValue' data-ref="1070Chain">Chain</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#1067Op" title='Op' data-ref="1067Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="6239">6239</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="1071IntrinsicID" title='IntrinsicID' data-type='unsigned int' data-ref="1071IntrinsicID">IntrinsicID</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERKT0_" title='llvm::cast' data-ref="_ZN4llvm4castERKT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col7 ref" href="#1067Op" title='Op' data-ref="1067Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>))-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="6240">6240</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="1072MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="1072MF">MF</dfn> = <a class="local col8 ref" href="#1068DAG" title='DAG' data-ref="1068DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG18getMachineFunctionEv" title='llvm::SelectionDAG::getMachineFunction' data-ref="_ZNK4llvm12SelectionDAG18getMachineFunctionEv">getMachineFunction</a>();</td></tr>
<tr><th id="6241">6241</th><td></td></tr>
<tr><th id="6242">6242</th><td>  <b>switch</b> (<a class="local col1 ref" href="#1071IntrinsicID" title='IntrinsicID' data-ref="1071IntrinsicID">IntrinsicID</a>) {</td></tr>
<tr><th id="6243">6243</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_exp&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_exp</span>: {</td></tr>
<tr><th id="6244">6244</th><td>    <em>const</em> ConstantSDNode *Tgt = cast&lt;ConstantSDNode&gt;(Op.getOperand(<var>2</var>));</td></tr>
<tr><th id="6245">6245</th><td>    <em>const</em> ConstantSDNode *En = cast&lt;ConstantSDNode&gt;(Op.getOperand(<var>3</var>));</td></tr>
<tr><th id="6246">6246</th><td>    <em>const</em> ConstantSDNode *Done = cast&lt;ConstantSDNode&gt;(Op.getOperand(<var>8</var>));</td></tr>
<tr><th id="6247">6247</th><td>    <em>const</em> ConstantSDNode *VM = cast&lt;ConstantSDNode&gt;(Op.getOperand(<var>9</var>));</td></tr>
<tr><th id="6248">6248</th><td></td></tr>
<tr><th id="6249">6249</th><td>    <em>const</em> SDValue Ops[] = {</td></tr>
<tr><th id="6250">6250</th><td>      Chain,</td></tr>
<tr><th id="6251">6251</th><td>      DAG.getTargetConstant(Tgt-&gt;getZExtValue(), DL, MVT::i8), <i>// tgt</i></td></tr>
<tr><th id="6252">6252</th><td>      DAG.getTargetConstant(En-&gt;getZExtValue(), DL, MVT::i8),  <i>// en</i></td></tr>
<tr><th id="6253">6253</th><td>      Op.getOperand(<var>4</var>), <i>// src0</i></td></tr>
<tr><th id="6254">6254</th><td>      Op.getOperand(<var>5</var>), <i>// src1</i></td></tr>
<tr><th id="6255">6255</th><td>      Op.getOperand(<var>6</var>), <i>// src2</i></td></tr>
<tr><th id="6256">6256</th><td>      Op.getOperand(<var>7</var>), <i>// src3</i></td></tr>
<tr><th id="6257">6257</th><td>      DAG.getTargetConstant(<var>0</var>, DL, MVT::i1), <i>// compr</i></td></tr>
<tr><th id="6258">6258</th><td>      DAG.getTargetConstant(VM-&gt;getZExtValue(), DL, MVT::i1)</td></tr>
<tr><th id="6259">6259</th><td>    };</td></tr>
<tr><th id="6260">6260</th><td></td></tr>
<tr><th id="6261">6261</th><td>    <em>unsigned</em> Opc = Done-&gt;isNullValue() ?</td></tr>
<tr><th id="6262">6262</th><td>      AMDGPUISD::EXPORT : AMDGPUISD::EXPORT_DONE;</td></tr>
<tr><th id="6263">6263</th><td>    <b>return</b> DAG.getNode(Opc, DL, Op-&gt;getVTList(), Ops);</td></tr>
<tr><th id="6264">6264</th><td>  }</td></tr>
<tr><th id="6265">6265</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_exp_compr&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_exp_compr</span>: {</td></tr>
<tr><th id="6266">6266</th><td>    <em>const</em> ConstantSDNode *Tgt = cast&lt;ConstantSDNode&gt;(Op.getOperand(<var>2</var>));</td></tr>
<tr><th id="6267">6267</th><td>    <em>const</em> ConstantSDNode *En = cast&lt;ConstantSDNode&gt;(Op.getOperand(<var>3</var>));</td></tr>
<tr><th id="6268">6268</th><td>    SDValue Src0 = Op.getOperand(<var>4</var>);</td></tr>
<tr><th id="6269">6269</th><td>    SDValue Src1 = Op.getOperand(<var>5</var>);</td></tr>
<tr><th id="6270">6270</th><td>    <em>const</em> ConstantSDNode *Done = cast&lt;ConstantSDNode&gt;(Op.getOperand(<var>6</var>));</td></tr>
<tr><th id="6271">6271</th><td>    <em>const</em> ConstantSDNode *VM = cast&lt;ConstantSDNode&gt;(Op.getOperand(<var>7</var>));</td></tr>
<tr><th id="6272">6272</th><td></td></tr>
<tr><th id="6273">6273</th><td>    SDValue Undef = DAG.getUNDEF(MVT::f32);</td></tr>
<tr><th id="6274">6274</th><td>    <em>const</em> SDValue Ops[] = {</td></tr>
<tr><th id="6275">6275</th><td>      Chain,</td></tr>
<tr><th id="6276">6276</th><td>      DAG.getTargetConstant(Tgt-&gt;getZExtValue(), DL, MVT::i8), <i>// tgt</i></td></tr>
<tr><th id="6277">6277</th><td>      DAG.getTargetConstant(En-&gt;getZExtValue(), DL, MVT::i8),  <i>// en</i></td></tr>
<tr><th id="6278">6278</th><td>      DAG.getNode(ISD::BITCAST, DL, MVT::f32, Src0),</td></tr>
<tr><th id="6279">6279</th><td>      DAG.getNode(ISD::BITCAST, DL, MVT::f32, Src1),</td></tr>
<tr><th id="6280">6280</th><td>      Undef, <i>// src2</i></td></tr>
<tr><th id="6281">6281</th><td>      Undef, <i>// src3</i></td></tr>
<tr><th id="6282">6282</th><td>      DAG.getTargetConstant(<var>1</var>, DL, MVT::i1), <i>// compr</i></td></tr>
<tr><th id="6283">6283</th><td>      DAG.getTargetConstant(VM-&gt;getZExtValue(), DL, MVT::i1)</td></tr>
<tr><th id="6284">6284</th><td>    };</td></tr>
<tr><th id="6285">6285</th><td></td></tr>
<tr><th id="6286">6286</th><td>    <em>unsigned</em> Opc = Done-&gt;isNullValue() ?</td></tr>
<tr><th id="6287">6287</th><td>      AMDGPUISD::EXPORT : AMDGPUISD::EXPORT_DONE;</td></tr>
<tr><th id="6288">6288</th><td>    <b>return</b> DAG.getNode(Opc, DL, Op-&gt;getVTList(), Ops);</td></tr>
<tr><th id="6289">6289</th><td>  }</td></tr>
<tr><th id="6290">6290</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_s_sendmsg&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_s_sendmsg</span>:</td></tr>
<tr><th id="6291">6291</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_s_sendmsghalt&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_s_sendmsghalt</span>: {</td></tr>
<tr><th id="6292">6292</th><td>    <em>unsigned</em> NodeOp = (IntrinsicID == Intrinsic::<span class='error' title="no member named &apos;amdgcn_s_sendmsg&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_s_sendmsg</span>) ?</td></tr>
<tr><th id="6293">6293</th><td>      AMDGPUISD::SENDMSG : AMDGPUISD::SENDMSGHALT;</td></tr>
<tr><th id="6294">6294</th><td>    Chain = copyToM0(DAG, Chain, DL, Op.getOperand(<var>3</var>));</td></tr>
<tr><th id="6295">6295</th><td>    SDValue Glue = Chain.getValue(<var>1</var>);</td></tr>
<tr><th id="6296">6296</th><td>    <b>return</b> DAG.getNode(NodeOp, DL, MVT::Other, Chain,</td></tr>
<tr><th id="6297">6297</th><td>                       Op.getOperand(<var>2</var>), Glue);</td></tr>
<tr><th id="6298">6298</th><td>  }</td></tr>
<tr><th id="6299">6299</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_init_exec&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_init_exec</span>: {</td></tr>
<tr><th id="6300">6300</th><td>    <b>return</b> DAG.getNode(AMDGPUISD::INIT_EXEC, DL, MVT::Other, Chain,</td></tr>
<tr><th id="6301">6301</th><td>                       Op.getOperand(<var>2</var>));</td></tr>
<tr><th id="6302">6302</th><td>  }</td></tr>
<tr><th id="6303">6303</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_init_exec_from_input&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_init_exec_from_input</span>: {</td></tr>
<tr><th id="6304">6304</th><td>    <b>return</b> DAG.getNode(AMDGPUISD::INIT_EXEC_FROM_INPUT, DL, MVT::Other, Chain,</td></tr>
<tr><th id="6305">6305</th><td>                       Op.getOperand(<var>2</var>), Op.getOperand(<var>3</var>));</td></tr>
<tr><th id="6306">6306</th><td>  }</td></tr>
<tr><th id="6307">6307</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_s_barrier&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_s_barrier</span>: {</td></tr>
<tr><th id="6308">6308</th><td>    <b>if</b> (getTargetMachine().getOptLevel() &gt; CodeGenOpt::None) {</td></tr>
<tr><th id="6309">6309</th><td>      <em>const</em> GCNSubtarget &amp;ST = MF.getSubtarget&lt;GCNSubtarget&gt;();</td></tr>
<tr><th id="6310">6310</th><td>      <em>unsigned</em> WGSize = <span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">ST</span>.getFlatWorkGroupSizes(MF.getFunction()).second;</td></tr>
<tr><th id="6311">6311</th><td>      <b>if</b> (WGSize &lt;= <span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">ST</span>.getWavefrontSize())</td></tr>
<tr><th id="6312">6312</th><td>        <b>return</b> SDValue(DAG.getMachineNode(AMDGPU::<span class='error' title="no member named &apos;WAVE_BARRIER&apos; in namespace &apos;llvm::AMDGPU&apos;">WAVE_BARRIER</span>, DL, MVT::Other,</td></tr>
<tr><th id="6313">6313</th><td>                                          Op.getOperand(<var>0</var>)), <var>0</var>);</td></tr>
<tr><th id="6314">6314</th><td>    }</td></tr>
<tr><th id="6315">6315</th><td>    <b>return</b> SDValue();</td></tr>
<tr><th id="6316">6316</th><td>  };</td></tr>
<tr><th id="6317">6317</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_tbuffer_store&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_tbuffer_store</span>: {</td></tr>
<tr><th id="6318">6318</th><td>    SDValue VData = Op.getOperand(<var>2</var>);</td></tr>
<tr><th id="6319">6319</th><td>    <em>bool</em> IsD16 = (VData.getValueType().getScalarType() == MVT::f16);</td></tr>
<tr><th id="6320">6320</th><td>    <b>if</b> (IsD16)</td></tr>
<tr><th id="6321">6321</th><td>      VData = handleD16VData(VData, DAG);</td></tr>
<tr><th id="6322">6322</th><td>    <em>unsigned</em> Dfmt = cast&lt;ConstantSDNode&gt;(Op.getOperand(<var>8</var>))-&gt;getZExtValue();</td></tr>
<tr><th id="6323">6323</th><td>    <em>unsigned</em> Nfmt = cast&lt;ConstantSDNode&gt;(Op.getOperand(<var>9</var>))-&gt;getZExtValue();</td></tr>
<tr><th id="6324">6324</th><td>    <em>unsigned</em> Glc = cast&lt;ConstantSDNode&gt;(Op.getOperand(<var>10</var>))-&gt;getZExtValue();</td></tr>
<tr><th id="6325">6325</th><td>    <em>unsigned</em> Slc = cast&lt;ConstantSDNode&gt;(Op.getOperand(<var>11</var>))-&gt;getZExtValue();</td></tr>
<tr><th id="6326">6326</th><td>    <em>unsigned</em> IdxEn = <var>1</var>;</td></tr>
<tr><th id="6327">6327</th><td>    <b>if</b> (<em>auto</em> Idx = dyn_cast&lt;ConstantSDNode&gt;(Op.getOperand(<var>4</var>)))</td></tr>
<tr><th id="6328">6328</th><td>      IdxEn = Idx-&gt;getZExtValue() != <var>0</var>;</td></tr>
<tr><th id="6329">6329</th><td>    SDValue Ops[] = {</td></tr>
<tr><th id="6330">6330</th><td>      Chain,</td></tr>
<tr><th id="6331">6331</th><td>      VData,             <i>// vdata</i></td></tr>
<tr><th id="6332">6332</th><td>      Op.getOperand(<var>3</var>),  <i>// rsrc</i></td></tr>
<tr><th id="6333">6333</th><td>      Op.getOperand(<var>4</var>),  <i>// vindex</i></td></tr>
<tr><th id="6334">6334</th><td>      Op.getOperand(<var>5</var>),  <i>// voffset</i></td></tr>
<tr><th id="6335">6335</th><td>      Op.getOperand(<var>6</var>),  <i>// soffset</i></td></tr>
<tr><th id="6336">6336</th><td>      Op.getOperand(<var>7</var>),  <i>// offset</i></td></tr>
<tr><th id="6337">6337</th><td>      DAG.getConstant(Dfmt | (Nfmt &lt;&lt; <var>4</var>), DL, MVT::i32), <i>// format</i></td></tr>
<tr><th id="6338">6338</th><td>      DAG.getConstant(Glc | (Slc &lt;&lt; <var>1</var>), DL, MVT::i32), <i>// cachepolicy</i></td></tr>
<tr><th id="6339">6339</th><td>      DAG.getConstant(IdxEn, DL, MVT::i1), <i>// idexen</i></td></tr>
<tr><th id="6340">6340</th><td>    };</td></tr>
<tr><th id="6341">6341</th><td>    <em>unsigned</em> Opc = IsD16 ? AMDGPUISD::TBUFFER_STORE_FORMAT_D16 :</td></tr>
<tr><th id="6342">6342</th><td>                           AMDGPUISD::TBUFFER_STORE_FORMAT;</td></tr>
<tr><th id="6343">6343</th><td>    MemSDNode *M = cast&lt;MemSDNode&gt;(Op);</td></tr>
<tr><th id="6344">6344</th><td>    <b>return</b> DAG.getMemIntrinsicNode(Opc, DL, Op-&gt;getVTList(), Ops,</td></tr>
<tr><th id="6345">6345</th><td>                                   M-&gt;getMemoryVT(), M-&gt;getMemOperand());</td></tr>
<tr><th id="6346">6346</th><td>  }</td></tr>
<tr><th id="6347">6347</th><td></td></tr>
<tr><th id="6348">6348</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_struct_tbuffer_store&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_struct_tbuffer_store</span>: {</td></tr>
<tr><th id="6349">6349</th><td>    SDValue VData = Op.getOperand(<var>2</var>);</td></tr>
<tr><th id="6350">6350</th><td>    <em>bool</em> IsD16 = (VData.getValueType().getScalarType() == MVT::f16);</td></tr>
<tr><th id="6351">6351</th><td>    <b>if</b> (IsD16)</td></tr>
<tr><th id="6352">6352</th><td>      VData = handleD16VData(VData, DAG);</td></tr>
<tr><th id="6353">6353</th><td>    <em>auto</em> Offsets = splitBufferOffsets(Op.getOperand(<var>5</var>), DAG);</td></tr>
<tr><th id="6354">6354</th><td>    SDValue Ops[] = {</td></tr>
<tr><th id="6355">6355</th><td>      Chain,</td></tr>
<tr><th id="6356">6356</th><td>      VData,             <i>// vdata</i></td></tr>
<tr><th id="6357">6357</th><td>      Op.getOperand(<var>3</var>),  <i>// rsrc</i></td></tr>
<tr><th id="6358">6358</th><td>      Op.getOperand(<var>4</var>),  <i>// vindex</i></td></tr>
<tr><th id="6359">6359</th><td>      Offsets.first,     <i>// voffset</i></td></tr>
<tr><th id="6360">6360</th><td>      Op.getOperand(<var>6</var>),  <i>// soffset</i></td></tr>
<tr><th id="6361">6361</th><td>      Offsets.second,    <i>// offset</i></td></tr>
<tr><th id="6362">6362</th><td>      Op.getOperand(<var>7</var>),  <i>// format</i></td></tr>
<tr><th id="6363">6363</th><td>      Op.getOperand(<var>8</var>),  <i>// cachepolicy</i></td></tr>
<tr><th id="6364">6364</th><td>      DAG.getConstant(<var>1</var>, DL, MVT::i1), <i>// idexen</i></td></tr>
<tr><th id="6365">6365</th><td>    };</td></tr>
<tr><th id="6366">6366</th><td>    <em>unsigned</em> Opc = IsD16 ? AMDGPUISD::TBUFFER_STORE_FORMAT_D16 :</td></tr>
<tr><th id="6367">6367</th><td>                           AMDGPUISD::TBUFFER_STORE_FORMAT;</td></tr>
<tr><th id="6368">6368</th><td>    MemSDNode *M = cast&lt;MemSDNode&gt;(Op);</td></tr>
<tr><th id="6369">6369</th><td>    <b>return</b> DAG.getMemIntrinsicNode(Opc, DL, Op-&gt;getVTList(), Ops,</td></tr>
<tr><th id="6370">6370</th><td>                                   M-&gt;getMemoryVT(), M-&gt;getMemOperand());</td></tr>
<tr><th id="6371">6371</th><td>  }</td></tr>
<tr><th id="6372">6372</th><td></td></tr>
<tr><th id="6373">6373</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_raw_tbuffer_store&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_raw_tbuffer_store</span>: {</td></tr>
<tr><th id="6374">6374</th><td>    SDValue VData = Op.getOperand(<var>2</var>);</td></tr>
<tr><th id="6375">6375</th><td>    <em>bool</em> IsD16 = (VData.getValueType().getScalarType() == MVT::f16);</td></tr>
<tr><th id="6376">6376</th><td>    <b>if</b> (IsD16)</td></tr>
<tr><th id="6377">6377</th><td>      VData = handleD16VData(VData, DAG);</td></tr>
<tr><th id="6378">6378</th><td>    <em>auto</em> Offsets = splitBufferOffsets(Op.getOperand(<var>4</var>), DAG);</td></tr>
<tr><th id="6379">6379</th><td>    SDValue Ops[] = {</td></tr>
<tr><th id="6380">6380</th><td>      Chain,</td></tr>
<tr><th id="6381">6381</th><td>      VData,             <i>// vdata</i></td></tr>
<tr><th id="6382">6382</th><td>      Op.getOperand(<var>3</var>),  <i>// rsrc</i></td></tr>
<tr><th id="6383">6383</th><td>      DAG.getConstant(<var>0</var>, DL, MVT::i32), <i>// vindex</i></td></tr>
<tr><th id="6384">6384</th><td>      Offsets.first,     <i>// voffset</i></td></tr>
<tr><th id="6385">6385</th><td>      Op.getOperand(<var>5</var>),  <i>// soffset</i></td></tr>
<tr><th id="6386">6386</th><td>      Offsets.second,    <i>// offset</i></td></tr>
<tr><th id="6387">6387</th><td>      Op.getOperand(<var>6</var>),  <i>// format</i></td></tr>
<tr><th id="6388">6388</th><td>      Op.getOperand(<var>7</var>),  <i>// cachepolicy</i></td></tr>
<tr><th id="6389">6389</th><td>      DAG.getConstant(<var>0</var>, DL, MVT::i1), <i>// idexen</i></td></tr>
<tr><th id="6390">6390</th><td>    };</td></tr>
<tr><th id="6391">6391</th><td>    <em>unsigned</em> Opc = IsD16 ? AMDGPUISD::TBUFFER_STORE_FORMAT_D16 :</td></tr>
<tr><th id="6392">6392</th><td>                           AMDGPUISD::TBUFFER_STORE_FORMAT;</td></tr>
<tr><th id="6393">6393</th><td>    MemSDNode *M = cast&lt;MemSDNode&gt;(Op);</td></tr>
<tr><th id="6394">6394</th><td>    <b>return</b> DAG.getMemIntrinsicNode(Opc, DL, Op-&gt;getVTList(), Ops,</td></tr>
<tr><th id="6395">6395</th><td>                                   M-&gt;getMemoryVT(), M-&gt;getMemOperand());</td></tr>
<tr><th id="6396">6396</th><td>  }</td></tr>
<tr><th id="6397">6397</th><td></td></tr>
<tr><th id="6398">6398</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_buffer_store&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_buffer_store</span>:</td></tr>
<tr><th id="6399">6399</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_buffer_store_format&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_buffer_store_format</span>: {</td></tr>
<tr><th id="6400">6400</th><td>    SDValue VData = Op.getOperand(<var>2</var>);</td></tr>
<tr><th id="6401">6401</th><td>    <em>bool</em> IsD16 = (VData.getValueType().getScalarType() == MVT::f16);</td></tr>
<tr><th id="6402">6402</th><td>    <b>if</b> (IsD16)</td></tr>
<tr><th id="6403">6403</th><td>      VData = handleD16VData(VData, DAG);</td></tr>
<tr><th id="6404">6404</th><td>    <em>unsigned</em> Glc = cast&lt;ConstantSDNode&gt;(Op.getOperand(<var>6</var>))-&gt;getZExtValue();</td></tr>
<tr><th id="6405">6405</th><td>    <em>unsigned</em> Slc = cast&lt;ConstantSDNode&gt;(Op.getOperand(<var>7</var>))-&gt;getZExtValue();</td></tr>
<tr><th id="6406">6406</th><td>    <em>unsigned</em> IdxEn = <var>1</var>;</td></tr>
<tr><th id="6407">6407</th><td>    <b>if</b> (<em>auto</em> Idx = dyn_cast&lt;ConstantSDNode&gt;(Op.getOperand(<var>4</var>)))</td></tr>
<tr><th id="6408">6408</th><td>      IdxEn = Idx-&gt;getZExtValue() != <var>0</var>;</td></tr>
<tr><th id="6409">6409</th><td>    SDValue Ops[] = {</td></tr>
<tr><th id="6410">6410</th><td>      Chain,</td></tr>
<tr><th id="6411">6411</th><td>      VData,</td></tr>
<tr><th id="6412">6412</th><td>      Op.getOperand(<var>3</var>), <i>// rsrc</i></td></tr>
<tr><th id="6413">6413</th><td>      Op.getOperand(<var>4</var>), <i>// vindex</i></td></tr>
<tr><th id="6414">6414</th><td>      SDValue(), <i>// voffset -- will be set by setBufferOffsets</i></td></tr>
<tr><th id="6415">6415</th><td>      SDValue(), <i>// soffset -- will be set by setBufferOffsets</i></td></tr>
<tr><th id="6416">6416</th><td>      SDValue(), <i>// offset -- will be set by setBufferOffsets</i></td></tr>
<tr><th id="6417">6417</th><td>      DAG.getConstant(Glc | (Slc &lt;&lt; <var>1</var>), DL, MVT::i32), <i>// cachepolicy</i></td></tr>
<tr><th id="6418">6418</th><td>      DAG.getConstant(IdxEn, DL, MVT::i1), <i>// idxen</i></td></tr>
<tr><th id="6419">6419</th><td>    };</td></tr>
<tr><th id="6420">6420</th><td>    setBufferOffsets(Op.getOperand(<var>5</var>), DAG, &amp;Ops[<var>4</var>]);</td></tr>
<tr><th id="6421">6421</th><td>    <em>unsigned</em> Opc = IntrinsicID == Intrinsic::<span class='error' title="no member named &apos;amdgcn_buffer_store&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_buffer_store</span> ?</td></tr>
<tr><th id="6422">6422</th><td>                   AMDGPUISD::BUFFER_STORE : AMDGPUISD::BUFFER_STORE_FORMAT;</td></tr>
<tr><th id="6423">6423</th><td>    Opc = IsD16 ? AMDGPUISD::BUFFER_STORE_FORMAT_D16 : Opc;</td></tr>
<tr><th id="6424">6424</th><td>    MemSDNode *M = cast&lt;MemSDNode&gt;(Op);</td></tr>
<tr><th id="6425">6425</th><td></td></tr>
<tr><th id="6426">6426</th><td>    <i>// Handle BUFFER_STORE_BYTE/SHORT overloaded intrinsics</i></td></tr>
<tr><th id="6427">6427</th><td>    EVT VDataType = VData.getValueType().getScalarType();</td></tr>
<tr><th id="6428">6428</th><td>    <b>if</b> (VDataType == MVT::i8 || VDataType == MVT::i16)</td></tr>
<tr><th id="6429">6429</th><td>      <b>return</b> handleByteShortBufferStores(DAG, VDataType, DL, Ops, M);</td></tr>
<tr><th id="6430">6430</th><td></td></tr>
<tr><th id="6431">6431</th><td>    <b>return</b> DAG.getMemIntrinsicNode(Opc, DL, Op-&gt;getVTList(), Ops,</td></tr>
<tr><th id="6432">6432</th><td>                                   M-&gt;getMemoryVT(), M-&gt;getMemOperand());</td></tr>
<tr><th id="6433">6433</th><td>  }</td></tr>
<tr><th id="6434">6434</th><td></td></tr>
<tr><th id="6435">6435</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_raw_buffer_store&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_raw_buffer_store</span>:</td></tr>
<tr><th id="6436">6436</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_raw_buffer_store_format&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_raw_buffer_store_format</span>: {</td></tr>
<tr><th id="6437">6437</th><td>    SDValue VData = Op.getOperand(<var>2</var>);</td></tr>
<tr><th id="6438">6438</th><td>    <em>bool</em> IsD16 = (VData.getValueType().getScalarType() == MVT::f16);</td></tr>
<tr><th id="6439">6439</th><td>    <b>if</b> (IsD16)</td></tr>
<tr><th id="6440">6440</th><td>      VData = handleD16VData(VData, DAG);</td></tr>
<tr><th id="6441">6441</th><td>    <em>auto</em> Offsets = splitBufferOffsets(Op.getOperand(<var>4</var>), DAG);</td></tr>
<tr><th id="6442">6442</th><td>    SDValue Ops[] = {</td></tr>
<tr><th id="6443">6443</th><td>      Chain,</td></tr>
<tr><th id="6444">6444</th><td>      VData,</td></tr>
<tr><th id="6445">6445</th><td>      Op.getOperand(<var>3</var>), <i>// rsrc</i></td></tr>
<tr><th id="6446">6446</th><td>      DAG.getConstant(<var>0</var>, DL, MVT::i32), <i>// vindex</i></td></tr>
<tr><th id="6447">6447</th><td>      Offsets.first,    <i>// voffset</i></td></tr>
<tr><th id="6448">6448</th><td>      Op.getOperand(<var>5</var>), <i>// soffset</i></td></tr>
<tr><th id="6449">6449</th><td>      Offsets.second,   <i>// offset</i></td></tr>
<tr><th id="6450">6450</th><td>      Op.getOperand(<var>6</var>), <i>// cachepolicy</i></td></tr>
<tr><th id="6451">6451</th><td>      DAG.getConstant(<var>0</var>, DL, MVT::i1), <i>// idxen</i></td></tr>
<tr><th id="6452">6452</th><td>    };</td></tr>
<tr><th id="6453">6453</th><td>    <em>unsigned</em> Opc = IntrinsicID == Intrinsic::<span class='error' title="no member named &apos;amdgcn_raw_buffer_store&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_raw_buffer_store</span> ?</td></tr>
<tr><th id="6454">6454</th><td>                   AMDGPUISD::BUFFER_STORE : AMDGPUISD::BUFFER_STORE_FORMAT;</td></tr>
<tr><th id="6455">6455</th><td>    Opc = IsD16 ? AMDGPUISD::BUFFER_STORE_FORMAT_D16 : Opc;</td></tr>
<tr><th id="6456">6456</th><td>    MemSDNode *M = cast&lt;MemSDNode&gt;(Op);</td></tr>
<tr><th id="6457">6457</th><td></td></tr>
<tr><th id="6458">6458</th><td>    <i>// Handle BUFFER_STORE_BYTE/SHORT overloaded intrinsics</i></td></tr>
<tr><th id="6459">6459</th><td>    EVT VDataType = VData.getValueType().getScalarType();</td></tr>
<tr><th id="6460">6460</th><td>    <b>if</b> (VDataType == MVT::i8 || VDataType == MVT::i16)</td></tr>
<tr><th id="6461">6461</th><td>      <b>return</b> handleByteShortBufferStores(DAG, VDataType, DL, Ops, M);</td></tr>
<tr><th id="6462">6462</th><td></td></tr>
<tr><th id="6463">6463</th><td>    <b>return</b> DAG.getMemIntrinsicNode(Opc, DL, Op-&gt;getVTList(), Ops,</td></tr>
<tr><th id="6464">6464</th><td>                                   M-&gt;getMemoryVT(), M-&gt;getMemOperand());</td></tr>
<tr><th id="6465">6465</th><td>  }</td></tr>
<tr><th id="6466">6466</th><td></td></tr>
<tr><th id="6467">6467</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_struct_buffer_store&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_struct_buffer_store</span>:</td></tr>
<tr><th id="6468">6468</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_struct_buffer_store_format&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_struct_buffer_store_format</span>: {</td></tr>
<tr><th id="6469">6469</th><td>    SDValue VData = Op.getOperand(<var>2</var>);</td></tr>
<tr><th id="6470">6470</th><td>    <em>bool</em> IsD16 = (VData.getValueType().getScalarType() == MVT::f16);</td></tr>
<tr><th id="6471">6471</th><td>    <b>if</b> (IsD16)</td></tr>
<tr><th id="6472">6472</th><td>      VData = handleD16VData(VData, DAG);</td></tr>
<tr><th id="6473">6473</th><td>    <em>auto</em> Offsets = splitBufferOffsets(Op.getOperand(<var>5</var>), DAG);</td></tr>
<tr><th id="6474">6474</th><td>    SDValue Ops[] = {</td></tr>
<tr><th id="6475">6475</th><td>      Chain,</td></tr>
<tr><th id="6476">6476</th><td>      VData,</td></tr>
<tr><th id="6477">6477</th><td>      Op.getOperand(<var>3</var>), <i>// rsrc</i></td></tr>
<tr><th id="6478">6478</th><td>      Op.getOperand(<var>4</var>), <i>// vindex</i></td></tr>
<tr><th id="6479">6479</th><td>      Offsets.first,    <i>// voffset</i></td></tr>
<tr><th id="6480">6480</th><td>      Op.getOperand(<var>6</var>), <i>// soffset</i></td></tr>
<tr><th id="6481">6481</th><td>      Offsets.second,   <i>// offset</i></td></tr>
<tr><th id="6482">6482</th><td>      Op.getOperand(<var>7</var>), <i>// cachepolicy</i></td></tr>
<tr><th id="6483">6483</th><td>      DAG.getConstant(<var>1</var>, DL, MVT::i1), <i>// idxen</i></td></tr>
<tr><th id="6484">6484</th><td>    };</td></tr>
<tr><th id="6485">6485</th><td>    <em>unsigned</em> Opc = IntrinsicID == Intrinsic::<span class='error' title="no member named &apos;amdgcn_struct_buffer_store&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_struct_buffer_store</span> ?</td></tr>
<tr><th id="6486">6486</th><td>                   AMDGPUISD::BUFFER_STORE : AMDGPUISD::BUFFER_STORE_FORMAT;</td></tr>
<tr><th id="6487">6487</th><td>    Opc = IsD16 ? AMDGPUISD::BUFFER_STORE_FORMAT_D16 : Opc;</td></tr>
<tr><th id="6488">6488</th><td>    MemSDNode *M = cast&lt;MemSDNode&gt;(Op);</td></tr>
<tr><th id="6489">6489</th><td></td></tr>
<tr><th id="6490">6490</th><td>    <i>// Handle BUFFER_STORE_BYTE/SHORT overloaded intrinsics</i></td></tr>
<tr><th id="6491">6491</th><td>    EVT VDataType = VData.getValueType().getScalarType();</td></tr>
<tr><th id="6492">6492</th><td>    <b>if</b> (VDataType == MVT::i8 || VDataType == MVT::i16)</td></tr>
<tr><th id="6493">6493</th><td>      <b>return</b> handleByteShortBufferStores(DAG, VDataType, DL, Ops, M);</td></tr>
<tr><th id="6494">6494</th><td></td></tr>
<tr><th id="6495">6495</th><td>    <b>return</b> DAG.getMemIntrinsicNode(Opc, DL, Op-&gt;getVTList(), Ops,</td></tr>
<tr><th id="6496">6496</th><td>                                   M-&gt;getMemoryVT(), M-&gt;getMemOperand());</td></tr>
<tr><th id="6497">6497</th><td>  }</td></tr>
<tr><th id="6498">6498</th><td></td></tr>
<tr><th id="6499">6499</th><td>  <b>default</b>: {</td></tr>
<tr><th id="6500">6500</th><td>    <b>if</b> (<em>const</em> <span class="namespace">AMDGPU::</span><a class="type" href="AMDGPUInstrInfo.h.html#llvm::AMDGPU::ImageDimIntrinsicInfo" title='llvm::AMDGPU::ImageDimIntrinsicInfo' data-ref="llvm::AMDGPU::ImageDimIntrinsicInfo">ImageDimIntrinsicInfo</a> *<dfn class="local col3 decl" id="1073ImageDimIntr" title='ImageDimIntr' data-type='const AMDGPU::ImageDimIntrinsicInfo *' data-ref="1073ImageDimIntr"><a class="local col3 ref" href="#1073ImageDimIntr" title='ImageDimIntr' data-ref="1073ImageDimIntr">ImageDimIntr</a></dfn> =</td></tr>
<tr><th id="6501">6501</th><td>            <span class="namespace">AMDGPU::</span><a class="ref" href="AMDGPUInstrInfo.h.html#_ZN4llvm6AMDGPU24getImageDimIntrinsicInfoEj" title='llvm::AMDGPU::getImageDimIntrinsicInfo' data-ref="_ZN4llvm6AMDGPU24getImageDimIntrinsicInfoEj">getImageDimIntrinsicInfo</a>(<a class="local col1 ref" href="#1071IntrinsicID" title='IntrinsicID' data-ref="1071IntrinsicID">IntrinsicID</a>))</td></tr>
<tr><th id="6502">6502</th><td>      <b>return</b> <a class="member" href="#_ZNK4llvm16SITargetLowering10lowerImageENS_7SDValueEPKNS_6AMDGPU21ImageDimIntrinsicInfoERNS_12SelectionDAGE" title='llvm::SITargetLowering::lowerImage' data-ref="_ZNK4llvm16SITargetLowering10lowerImageENS_7SDValueEPKNS_6AMDGPU21ImageDimIntrinsicInfoERNS_12SelectionDAGE">lowerImage</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#1067Op" title='Op' data-ref="1067Op">Op</a>, <a class="local col3 ref" href="#1073ImageDimIntr" title='ImageDimIntr' data-ref="1073ImageDimIntr">ImageDimIntr</a>, <span class='refarg'><a class="local col8 ref" href="#1068DAG" title='DAG' data-ref="1068DAG">DAG</a></span>);</td></tr>
<tr><th id="6503">6503</th><td></td></tr>
<tr><th id="6504">6504</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EOS0_"></a><a class="local col7 ref" href="#1067Op" title='Op' data-ref="1067Op">Op</a>;</td></tr>
<tr><th id="6505">6505</th><td>  }</td></tr>
<tr><th id="6506">6506</th><td>  }</td></tr>
<tr><th id="6507">6507</th><td>}</td></tr>
<tr><th id="6508">6508</th><td></td></tr>
<tr><th id="6509">6509</th><td><i>// The raw.(t)buffer and struct.(t)buffer intrinsics have two offset args:</i></td></tr>
<tr><th id="6510">6510</th><td><i>// offset (the offset that is included in bounds checking and swizzling, to be</i></td></tr>
<tr><th id="6511">6511</th><td><i>// split between the instruction's voffset and immoffset fields) and soffset</i></td></tr>
<tr><th id="6512">6512</th><td><i>// (the offset that is excluded from bounds checking and swizzling, to go in</i></td></tr>
<tr><th id="6513">6513</th><td><i>// the instruction's soffset field).  This function takes the first kind of</i></td></tr>
<tr><th id="6514">6514</th><td><i>// offset and figures out how to split it between voffset and immoffset.</i></td></tr>
<tr><th id="6515">6515</th><td><span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>&gt; <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm16SITargetLowering18splitBufferOffsetsENS_7SDValueERNS_12SelectionDAGE" title='llvm::SITargetLowering::splitBufferOffsets' data-ref="_ZNK4llvm16SITargetLowering18splitBufferOffsetsENS_7SDValueERNS_12SelectionDAGE">splitBufferOffsets</dfn>(</td></tr>
<tr><th id="6516">6516</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="1074Offset" title='Offset' data-type='llvm::SDValue' data-ref="1074Offset">Offset</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col5 decl" id="1075DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="1075DAG">DAG</dfn>) <em>const</em> {</td></tr>
<tr><th id="6517">6517</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col6 decl" id="1076DL" title='DL' data-type='llvm::SDLoc' data-ref="1076DL">DL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#1074Offset" title='Offset' data-ref="1074Offset">Offset</a>);</td></tr>
<tr><th id="6518">6518</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col7 decl" id="1077MaxImm" title='MaxImm' data-type='const unsigned int' data-ref="1077MaxImm">MaxImm</dfn> = <var>4095</var>;</td></tr>
<tr><th id="6519">6519</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="1078N0" title='N0' data-type='llvm::SDValue' data-ref="1078N0">N0</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#1074Offset" title='Offset' data-ref="1074Offset">Offset</a>;</td></tr>
<tr><th id="6520">6520</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a> *<dfn class="local col9 decl" id="1079C1" title='C1' data-type='llvm::ConstantSDNode *' data-ref="1079C1">C1</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="6521">6521</th><td></td></tr>
<tr><th id="6522">6522</th><td>  <b>if</b> ((<a class="local col9 ref" href="#1079C1" title='C1' data-ref="1079C1">C1</a> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<span class='refarg'><a class="local col8 ref" href="#1078N0" title='N0' data-ref="1078N0">N0</a></span>)))</td></tr>
<tr><th id="6523">6523</th><td>    <a class="local col8 ref" href="#1078N0" title='N0' data-ref="1078N0">N0</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="6524">6524</th><td>  <b>else</b> <b>if</b> (<a class="local col5 ref" href="#1075DAG" title='DAG' data-ref="1075DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG24isBaseWithConstantOffsetENS_7SDValueE" title='llvm::SelectionDAG::isBaseWithConstantOffset' data-ref="_ZNK4llvm12SelectionDAG24isBaseWithConstantOffsetENS_7SDValueE">isBaseWithConstantOffset</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#1078N0" title='N0' data-ref="1078N0">N0</a>)) {</td></tr>
<tr><th id="6525">6525</th><td>    <a class="local col9 ref" href="#1079C1" title='C1' data-ref="1079C1">C1</a> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERKT0_" title='llvm::cast' data-ref="_ZN4llvm4castERKT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col8 ref" href="#1078N0" title='N0' data-ref="1078N0">N0</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="6526">6526</th><td>    <a class="local col8 ref" href="#1078N0" title='N0' data-ref="1078N0">N0</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col8 ref" href="#1078N0" title='N0' data-ref="1078N0">N0</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="6527">6527</th><td>  }</td></tr>
<tr><th id="6528">6528</th><td></td></tr>
<tr><th id="6529">6529</th><td>  <b>if</b> (<a class="local col9 ref" href="#1079C1" title='C1' data-ref="1079C1">C1</a>) {</td></tr>
<tr><th id="6530">6530</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="1080ImmOffset" title='ImmOffset' data-type='unsigned int' data-ref="1080ImmOffset">ImmOffset</dfn> = <a class="local col9 ref" href="#1079C1" title='C1' data-ref="1079C1">C1</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="6531">6531</th><td>    <i>// If the immediate value is too big for the immoffset field, put the value</i></td></tr>
<tr><th id="6532">6532</th><td><i>    // and -4096 into the immoffset field so that the value that is copied/added</i></td></tr>
<tr><th id="6533">6533</th><td><i>    // for the voffset field is a multiple of 4096, and it stands more chance</i></td></tr>
<tr><th id="6534">6534</th><td><i>    // of being CSEd with the copy/add for another similar load/store.</i></td></tr>
<tr><th id="6535">6535</th><td><i>    // However, do not do that rounding down to a multiple of 4096 if that is a</i></td></tr>
<tr><th id="6536">6536</th><td><i>    // negative number, as it appears to be illegal to have a negative offset</i></td></tr>
<tr><th id="6537">6537</th><td><i>    // in the vgpr, even if adding the immediate offset makes it positive.</i></td></tr>
<tr><th id="6538">6538</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="1081Overflow" title='Overflow' data-type='unsigned int' data-ref="1081Overflow">Overflow</dfn> = <a class="local col0 ref" href="#1080ImmOffset" title='ImmOffset' data-ref="1080ImmOffset">ImmOffset</a> &amp; ~<a class="local col7 ref" href="#1077MaxImm" title='MaxImm' data-ref="1077MaxImm">MaxImm</a>;</td></tr>
<tr><th id="6539">6539</th><td>    <a class="local col0 ref" href="#1080ImmOffset" title='ImmOffset' data-ref="1080ImmOffset">ImmOffset</a> -= <a class="local col1 ref" href="#1081Overflow" title='Overflow' data-ref="1081Overflow">Overflow</a>;</td></tr>
<tr><th id="6540">6540</th><td>    <b>if</b> ((<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t">int32_t</a>)<a class="local col1 ref" href="#1081Overflow" title='Overflow' data-ref="1081Overflow">Overflow</a> &lt; <var>0</var>) {</td></tr>
<tr><th id="6541">6541</th><td>      <a class="local col1 ref" href="#1081Overflow" title='Overflow' data-ref="1081Overflow">Overflow</a> += <a class="local col0 ref" href="#1080ImmOffset" title='ImmOffset' data-ref="1080ImmOffset">ImmOffset</a>;</td></tr>
<tr><th id="6542">6542</th><td>      <a class="local col0 ref" href="#1080ImmOffset" title='ImmOffset' data-ref="1080ImmOffset">ImmOffset</a> = <var>0</var>;</td></tr>
<tr><th id="6543">6543</th><td>    }</td></tr>
<tr><th id="6544">6544</th><td>    <a class="local col9 ref" href="#1079C1" title='C1' data-ref="1079C1">C1</a> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERKT0_" title='llvm::cast' data-ref="_ZN4llvm4castERKT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col5 ref" href="#1075DAG" title='DAG' data-ref="1075DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb" title='llvm::SelectionDAG::getConstant' data-ref="_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb">getConstant</a>(<a class="local col0 ref" href="#1080ImmOffset" title='ImmOffset' data-ref="1080ImmOffset">ImmOffset</a>, <a class="local col6 ref" href="#1076DL" title='DL' data-ref="1076DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>));</td></tr>
<tr><th id="6545">6545</th><td>    <b>if</b> (<a class="local col1 ref" href="#1081Overflow" title='Overflow' data-ref="1081Overflow">Overflow</a>) {</td></tr>
<tr><th id="6546">6546</th><td>      <em>auto</em> <dfn class="local col2 decl" id="1082OverflowVal" title='OverflowVal' data-type='llvm::SDValue' data-ref="1082OverflowVal">OverflowVal</dfn> = <a class="local col5 ref" href="#1075DAG" title='DAG' data-ref="1075DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb" title='llvm::SelectionDAG::getConstant' data-ref="_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb">getConstant</a>(<a class="local col1 ref" href="#1081Overflow" title='Overflow' data-ref="1081Overflow">Overflow</a>, <a class="local col6 ref" href="#1076DL" title='DL' data-ref="1076DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="6547">6547</th><td>      <b>if</b> (!<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValuecvbEv" title='llvm::SDValue::operator bool' data-ref="_ZNK4llvm7SDValuecvbEv"></a><a class="local col8 ref" href="#1078N0" title='N0' data-ref="1078N0">N0</a>)</td></tr>
<tr><th id="6548">6548</th><td>        <a class="local col8 ref" href="#1078N0" title='N0' data-ref="1078N0">N0</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col2 ref" href="#1082OverflowVal" title='OverflowVal' data-ref="1082OverflowVal">OverflowVal</a>;</td></tr>
<tr><th id="6549">6549</th><td>      <b>else</b> {</td></tr>
<tr><th id="6550">6550</th><td>        <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="1083Ops" title='Ops' data-type='llvm::SDValue [2]' data-ref="1083Ops">Ops</dfn>[] = { <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#1078N0" title='N0' data-ref="1078N0">N0</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#1082OverflowVal" title='OverflowVal' data-ref="1082OverflowVal">OverflowVal</a> };</td></tr>
<tr><th id="6551">6551</th><td>        <a class="local col8 ref" href="#1078N0" title='N0' data-ref="1078N0">N0</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col5 ref" href="#1075DAG" title='DAG' data-ref="1075DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_8ArrayRefINS_7SDValueEEENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_8ArrayRefINS_7SDValueEEENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ADD" title='llvm::ISD::NodeType::ADD' data-ref="llvm::ISD::NodeType::ADD">ADD</a>, <a class="local col6 ref" href="#1076DL" title='DL' data-ref="1076DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERAT__KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERAT__KT_"></a><a class="local col3 ref" href="#1083Ops" title='Ops' data-ref="1083Ops">Ops</a>);</td></tr>
<tr><th id="6552">6552</th><td>      }</td></tr>
<tr><th id="6553">6553</th><td>    }</td></tr>
<tr><th id="6554">6554</th><td>  }</td></tr>
<tr><th id="6555">6555</th><td>  <b>if</b> (!<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValuecvbEv" title='llvm::SDValue::operator bool' data-ref="_ZNK4llvm7SDValuecvbEv"></a><a class="local col8 ref" href="#1078N0" title='N0' data-ref="1078N0">N0</a>)</td></tr>
<tr><th id="6556">6556</th><td>    <a class="local col8 ref" href="#1078N0" title='N0' data-ref="1078N0">N0</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col5 ref" href="#1075DAG" title='DAG' data-ref="1075DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb" title='llvm::SelectionDAG::getConstant' data-ref="_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb">getConstant</a>(<var>0</var>, <a class="local col6 ref" href="#1076DL" title='DL' data-ref="1076DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="6557">6557</th><td>  <b>if</b> (!<a class="local col9 ref" href="#1079C1" title='C1' data-ref="1079C1">C1</a>)</td></tr>
<tr><th id="6558">6558</th><td>    <a class="local col9 ref" href="#1079C1" title='C1' data-ref="1079C1">C1</a> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERKT0_" title='llvm::cast' data-ref="_ZN4llvm4castERKT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col5 ref" href="#1075DAG" title='DAG' data-ref="1075DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb" title='llvm::SelectionDAG::getConstant' data-ref="_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb">getConstant</a>(<var>0</var>, <a class="local col6 ref" href="#1076DL" title='DL' data-ref="1076DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>));</td></tr>
<tr><th id="6559">6559</th><td>  <b>return</b> <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_OT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_OT0_">{</a><a class="local col8 ref" href="#1078N0" title='N0' data-ref="1078N0">N0</a>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col9 ref" href="#1079C1" title='C1' data-ref="1079C1">C1</a>, <var>0</var>)};</td></tr>
<tr><th id="6560">6560</th><td>}</td></tr>
<tr><th id="6561">6561</th><td></td></tr>
<tr><th id="6562">6562</th><td><i>// Analyze a combined offset from an amdgcn_buffer_ intrinsic and store the</i></td></tr>
<tr><th id="6563">6563</th><td><i>// three offsets (voffset, soffset and instoffset) into the SDValue[3] array</i></td></tr>
<tr><th id="6564">6564</th><td><i>// pointed to by Offsets.</i></td></tr>
<tr><th id="6565">6565</th><td><em>void</em> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm16SITargetLowering16setBufferOffsetsENS_7SDValueERNS_12SelectionDAGEPS1_j" title='llvm::SITargetLowering::setBufferOffsets' data-ref="_ZNK4llvm16SITargetLowering16setBufferOffsetsENS_7SDValueERNS_12SelectionDAGEPS1_j">setBufferOffsets</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="1084CombinedOffset" title='CombinedOffset' data-type='llvm::SDValue' data-ref="1084CombinedOffset">CombinedOffset</dfn>,</td></tr>
<tr><th id="6566">6566</th><td>                                        <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col5 decl" id="1085DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="1085DAG">DAG</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> *<dfn class="local col6 decl" id="1086Offsets" title='Offsets' data-type='llvm::SDValue *' data-ref="1086Offsets">Offsets</dfn>,</td></tr>
<tr><th id="6567">6567</th><td>                                        <em>unsigned</em> <dfn class="local col7 decl" id="1087Align" title='Align' data-type='unsigned int' data-ref="1087Align">Align</dfn>) <em>const</em> {</td></tr>
<tr><th id="6568">6568</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col8 decl" id="1088DL" title='DL' data-type='llvm::SDLoc' data-ref="1088DL">DL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#1084CombinedOffset" title='CombinedOffset' data-ref="1084CombinedOffset">CombinedOffset</a>);</td></tr>
<tr><th id="6569">6569</th><td>  <b>if</b> (<em>auto</em> <dfn class="local col9 decl" id="1089C" title='C' data-type='llvm::ConstantSDNode *' data-ref="1089C"><a class="local col9 ref" href="#1089C" title='C' data-ref="1089C">C</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<span class='refarg'><a class="local col4 ref" href="#1084CombinedOffset" title='CombinedOffset' data-ref="1084CombinedOffset">CombinedOffset</a></span>)) {</td></tr>
<tr><th id="6570">6570</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col0 decl" id="1090Imm" title='Imm' data-type='uint32_t' data-ref="1090Imm">Imm</dfn> = <a class="local col9 ref" href="#1089C" title='C' data-ref="1089C">C</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="6571">6571</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col1 decl" id="1091SOffset" title='SOffset' data-type='uint32_t' data-ref="1091SOffset">SOffset</dfn>, <dfn class="local col2 decl" id="1092ImmOffset" title='ImmOffset' data-type='uint32_t' data-ref="1092ImmOffset">ImmOffset</dfn>;</td></tr>
<tr><th id="6572">6572</th><td>    <b>if</b> (<span class="namespace">AMDGPU::</span><a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU16splitMUBUFOffsetEjRjS1_PKNS_12GCNSubtargetEj" title='llvm::AMDGPU::splitMUBUFOffset' data-ref="_ZN4llvm6AMDGPU16splitMUBUFOffsetEjRjS1_PKNS_12GCNSubtargetEj">splitMUBUFOffset</a>(<a class="local col0 ref" href="#1090Imm" title='Imm' data-ref="1090Imm">Imm</a>, <span class='refarg'><a class="local col1 ref" href="#1091SOffset" title='SOffset' data-ref="1091SOffset">SOffset</a></span>, <span class='refarg'><a class="local col2 ref" href="#1092ImmOffset" title='ImmOffset' data-ref="1092ImmOffset">ImmOffset</a></span>, <a class="member" href="SIISelLowering.h.html#llvm::SITargetLowering::Subtarget" title='llvm::SITargetLowering::Subtarget' data-ref="llvm::SITargetLowering::Subtarget">Subtarget</a>, <a class="local col7 ref" href="#1087Align" title='Align' data-ref="1087Align">Align</a>)) {</td></tr>
<tr><th id="6573">6573</th><td>      <a class="local col6 ref" href="#1086Offsets" title='Offsets' data-ref="1086Offsets">Offsets</a>[<var>0</var>] <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col5 ref" href="#1085DAG" title='DAG' data-ref="1085DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb" title='llvm::SelectionDAG::getConstant' data-ref="_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb">getConstant</a>(<var>0</var>, <a class="local col8 ref" href="#1088DL" title='DL' data-ref="1088DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="6574">6574</th><td>      <a class="local col6 ref" href="#1086Offsets" title='Offsets' data-ref="1086Offsets">Offsets</a>[<var>1</var>] <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col5 ref" href="#1085DAG" title='DAG' data-ref="1085DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb" title='llvm::SelectionDAG::getConstant' data-ref="_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb">getConstant</a>(<a class="local col1 ref" href="#1091SOffset" title='SOffset' data-ref="1091SOffset">SOffset</a>, <a class="local col8 ref" href="#1088DL" title='DL' data-ref="1088DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="6575">6575</th><td>      <a class="local col6 ref" href="#1086Offsets" title='Offsets' data-ref="1086Offsets">Offsets</a>[<var>2</var>] <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col5 ref" href="#1085DAG" title='DAG' data-ref="1085DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb" title='llvm::SelectionDAG::getConstant' data-ref="_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb">getConstant</a>(<a class="local col2 ref" href="#1092ImmOffset" title='ImmOffset' data-ref="1092ImmOffset">ImmOffset</a>, <a class="local col8 ref" href="#1088DL" title='DL' data-ref="1088DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="6576">6576</th><td>      <b>return</b>;</td></tr>
<tr><th id="6577">6577</th><td>    }</td></tr>
<tr><th id="6578">6578</th><td>  }</td></tr>
<tr><th id="6579">6579</th><td>  <b>if</b> (<a class="local col5 ref" href="#1085DAG" title='DAG' data-ref="1085DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG24isBaseWithConstantOffsetENS_7SDValueE" title='llvm::SelectionDAG::isBaseWithConstantOffset' data-ref="_ZNK4llvm12SelectionDAG24isBaseWithConstantOffsetENS_7SDValueE">isBaseWithConstantOffset</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#1084CombinedOffset" title='CombinedOffset' data-ref="1084CombinedOffset">CombinedOffset</a>)) {</td></tr>
<tr><th id="6580">6580</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="1093N0" title='N0' data-type='llvm::SDValue' data-ref="1093N0">N0</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#1084CombinedOffset" title='CombinedOffset' data-ref="1084CombinedOffset">CombinedOffset</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="6581">6581</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="1094N1" title='N1' data-type='llvm::SDValue' data-ref="1094N1">N1</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#1084CombinedOffset" title='CombinedOffset' data-ref="1084CombinedOffset">CombinedOffset</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="6582">6582</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col5 decl" id="1095SOffset" title='SOffset' data-type='uint32_t' data-ref="1095SOffset">SOffset</dfn>, <dfn class="local col6 decl" id="1096ImmOffset" title='ImmOffset' data-type='uint32_t' data-ref="1096ImmOffset">ImmOffset</dfn>;</td></tr>
<tr><th id="6583">6583</th><td>    <em>int</em> <dfn class="local col7 decl" id="1097Offset" title='Offset' data-type='int' data-ref="1097Offset">Offset</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERT0_" title='llvm::cast' data-ref="_ZN4llvm4castERT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<span class='refarg'><a class="local col4 ref" href="#1094N1" title='N1' data-ref="1094N1">N1</a></span>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getSExtValueEv" title='llvm::ConstantSDNode::getSExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getSExtValueEv">getSExtValue</a>();</td></tr>
<tr><th id="6584">6584</th><td>    <b>if</b> (<a class="local col7 ref" href="#1097Offset" title='Offset' data-ref="1097Offset">Offset</a> &gt;= <var>0</var> &amp;&amp; <span class="namespace">AMDGPU::</span><a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU16splitMUBUFOffsetEjRjS1_PKNS_12GCNSubtargetEj" title='llvm::AMDGPU::splitMUBUFOffset' data-ref="_ZN4llvm6AMDGPU16splitMUBUFOffsetEjRjS1_PKNS_12GCNSubtargetEj">splitMUBUFOffset</a>(<a class="local col7 ref" href="#1097Offset" title='Offset' data-ref="1097Offset">Offset</a>, <span class='refarg'><a class="local col5 ref" href="#1095SOffset" title='SOffset' data-ref="1095SOffset">SOffset</a></span>, <span class='refarg'><a class="local col6 ref" href="#1096ImmOffset" title='ImmOffset' data-ref="1096ImmOffset">ImmOffset</a></span>,</td></tr>
<tr><th id="6585">6585</th><td>                                                <a class="member" href="SIISelLowering.h.html#llvm::SITargetLowering::Subtarget" title='llvm::SITargetLowering::Subtarget' data-ref="llvm::SITargetLowering::Subtarget">Subtarget</a>, <a class="local col7 ref" href="#1087Align" title='Align' data-ref="1087Align">Align</a>)) {</td></tr>
<tr><th id="6586">6586</th><td>      <a class="local col6 ref" href="#1086Offsets" title='Offsets' data-ref="1086Offsets">Offsets</a>[<var>0</var>] <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col3 ref" href="#1093N0" title='N0' data-ref="1093N0">N0</a>;</td></tr>
<tr><th id="6587">6587</th><td>      <a class="local col6 ref" href="#1086Offsets" title='Offsets' data-ref="1086Offsets">Offsets</a>[<var>1</var>] <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col5 ref" href="#1085DAG" title='DAG' data-ref="1085DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb" title='llvm::SelectionDAG::getConstant' data-ref="_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb">getConstant</a>(<a class="local col5 ref" href="#1095SOffset" title='SOffset' data-ref="1095SOffset">SOffset</a>, <a class="local col8 ref" href="#1088DL" title='DL' data-ref="1088DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="6588">6588</th><td>      <a class="local col6 ref" href="#1086Offsets" title='Offsets' data-ref="1086Offsets">Offsets</a>[<var>2</var>] <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col5 ref" href="#1085DAG" title='DAG' data-ref="1085DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb" title='llvm::SelectionDAG::getConstant' data-ref="_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb">getConstant</a>(<a class="local col6 ref" href="#1096ImmOffset" title='ImmOffset' data-ref="1096ImmOffset">ImmOffset</a>, <a class="local col8 ref" href="#1088DL" title='DL' data-ref="1088DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="6589">6589</th><td>      <b>return</b>;</td></tr>
<tr><th id="6590">6590</th><td>    }</td></tr>
<tr><th id="6591">6591</th><td>  }</td></tr>
<tr><th id="6592">6592</th><td>  <a class="local col6 ref" href="#1086Offsets" title='Offsets' data-ref="1086Offsets">Offsets</a>[<var>0</var>] <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col4 ref" href="#1084CombinedOffset" title='CombinedOffset' data-ref="1084CombinedOffset">CombinedOffset</a>;</td></tr>
<tr><th id="6593">6593</th><td>  <a class="local col6 ref" href="#1086Offsets" title='Offsets' data-ref="1086Offsets">Offsets</a>[<var>1</var>] <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col5 ref" href="#1085DAG" title='DAG' data-ref="1085DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb" title='llvm::SelectionDAG::getConstant' data-ref="_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb">getConstant</a>(<var>0</var>, <a class="local col8 ref" href="#1088DL" title='DL' data-ref="1088DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="6594">6594</th><td>  <a class="local col6 ref" href="#1086Offsets" title='Offsets' data-ref="1086Offsets">Offsets</a>[<var>2</var>] <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col5 ref" href="#1085DAG" title='DAG' data-ref="1085DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb" title='llvm::SelectionDAG::getConstant' data-ref="_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb">getConstant</a>(<var>0</var>, <a class="local col8 ref" href="#1088DL" title='DL' data-ref="1088DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="6595">6595</th><td>}</td></tr>
<tr><th id="6596">6596</th><td></td></tr>
<tr><th id="6597">6597</th><td><i>// Handle 8 bit and 16 bit buffer loads</i></td></tr>
<tr><th id="6598">6598</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm16SITargetLowering26handleByteShortBufferLoadsERNS_12SelectionDAGENS_3EVTENS_5SDLocENS_8ArrayRefINS_7SDValueEEEPNS_9MemSDNodeE" title='llvm::SITargetLowering::handleByteShortBufferLoads' data-ref="_ZNK4llvm16SITargetLowering26handleByteShortBufferLoadsERNS_12SelectionDAGENS_3EVTENS_5SDLocENS_8ArrayRefINS_7SDValueEEEPNS_9MemSDNodeE">handleByteShortBufferLoads</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col8 decl" id="1098DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="1098DAG">DAG</dfn>,</td></tr>
<tr><th id="6599">6599</th><td>                                                     <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col9 decl" id="1099LoadVT" title='LoadVT' data-type='llvm::EVT' data-ref="1099LoadVT">LoadVT</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col0 decl" id="1100DL" title='DL' data-type='llvm::SDLoc' data-ref="1100DL">DL</dfn>,</td></tr>
<tr><th id="6600">6600</th><td>                                                     <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>&gt; <dfn class="local col1 decl" id="1101Ops" title='Ops' data-type='ArrayRef&lt;llvm::SDValue&gt;' data-ref="1101Ops">Ops</dfn>,</td></tr>
<tr><th id="6601">6601</th><td>                                                     <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MemSDNode" title='llvm::MemSDNode' data-ref="llvm::MemSDNode">MemSDNode</a> *<dfn class="local col2 decl" id="1102M" title='M' data-type='llvm::MemSDNode *' data-ref="1102M">M</dfn>) <em>const</em> {</td></tr>
<tr><th id="6602">6602</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col3 decl" id="1103IntVT" title='IntVT' data-type='llvm::EVT' data-ref="1103IntVT">IntVT</dfn> = <a class="local col9 ref" href="#1099LoadVT" title='LoadVT' data-ref="1099LoadVT">LoadVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVT19changeTypeToIntegerEv" title='llvm::EVT::changeTypeToInteger' data-ref="_ZN4llvm3EVT19changeTypeToIntegerEv">changeTypeToInteger</a>();</td></tr>
<tr><th id="6603">6603</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="1104Opc" title='Opc' data-type='unsigned int' data-ref="1104Opc">Opc</dfn> = (<a class="local col9 ref" href="#1099LoadVT" title='LoadVT' data-ref="1099LoadVT">LoadVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getScalarTypeEv" title='llvm::EVT::getScalarType' data-ref="_ZNK4llvm3EVT13getScalarTypeEv">getScalarType</a>() <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a>) ?</td></tr>
<tr><th id="6604">6604</th><td>         <span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::BUFFER_LOAD_UBYTE" title='llvm::AMDGPUISD::NodeType::BUFFER_LOAD_UBYTE' data-ref="llvm::AMDGPUISD::NodeType::BUFFER_LOAD_UBYTE">BUFFER_LOAD_UBYTE</a> : <span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::BUFFER_LOAD_USHORT" title='llvm::AMDGPUISD::NodeType::BUFFER_LOAD_USHORT' data-ref="llvm::AMDGPUISD::NodeType::BUFFER_LOAD_USHORT">BUFFER_LOAD_USHORT</a>;</td></tr>
<tr><th id="6605">6605</th><td></td></tr>
<tr><th id="6606">6606</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDVTList" title='llvm::SDVTList' data-ref="llvm::SDVTList">SDVTList</a> <dfn class="local col5 decl" id="1105ResList" title='ResList' data-type='llvm::SDVTList' data-ref="1105ResList">ResList</dfn> = <a class="local col8 ref" href="#1098DAG" title='DAG' data-ref="1098DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG9getVTListENS_3EVTES1_" title='llvm::SelectionDAG::getVTList' data-ref="_ZN4llvm12SelectionDAG9getVTListENS_3EVTES1_">getVTList</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Other" title='llvm::MVT::SimpleValueType::Other' data-ref="llvm::MVT::SimpleValueType::Other">Other</a>);</td></tr>
<tr><th id="6607">6607</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="1106BufferLoad" title='BufferLoad' data-type='llvm::SDValue' data-ref="1106BufferLoad">BufferLoad</dfn> = <a class="local col8 ref" href="#1098DAG" title='DAG' data-ref="1098DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG19getMemIntrinsicNodeEjRKNS_5SDLocENS_8SDVTListENS_8ArrayRefINS_7SDValueEEENS_3EVTEPNS_17MachineMemOperandE" title='llvm::SelectionDAG::getMemIntrinsicNode' data-ref="_ZN4llvm12SelectionDAG19getMemIntrinsicNodeEjRKNS_5SDLocENS_8SDVTListENS_8ArrayRefINS_7SDValueEEENS_3EVTEPNS_17MachineMemOperandE">getMemIntrinsicNode</a>(<a class="local col4 ref" href="#1104Opc" title='Opc' data-ref="1104Opc">Opc</a>, <a class="local col0 ref" href="#1100DL" title='DL' data-ref="1100DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#77" title='llvm::SDVTList::SDVTList' data-ref="_ZN4llvm8SDVTListC1ERKS0_"></a><a class="local col5 ref" href="#1105ResList" title='ResList' data-ref="1105ResList">ResList</a>,</td></tr>
<tr><th id="6608">6608</th><td>                                               <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;llvm::SDValue&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefINS_7SDValueEEC1ERKS2_"></a><a class="local col1 ref" href="#1101Ops" title='Ops' data-ref="1101Ops">Ops</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col3 ref" href="#1103IntVT" title='IntVT' data-ref="1103IntVT">IntVT</a>,</td></tr>
<tr><th id="6609">6609</th><td>                                               <a class="local col2 ref" href="#1102M" title='M' data-ref="1102M">M</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm9MemSDNode13getMemOperandEv" title='llvm::MemSDNode::getMemOperand' data-ref="_ZNK4llvm9MemSDNode13getMemOperandEv">getMemOperand</a>());</td></tr>
<tr><th id="6610">6610</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="1107BufferLoadTrunc" title='BufferLoadTrunc' data-type='llvm::SDValue' data-ref="1107BufferLoadTrunc">BufferLoadTrunc</dfn> = <a class="local col8 ref" href="#1098DAG" title='DAG' data-ref="1098DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::TRUNCATE" title='llvm::ISD::NodeType::TRUNCATE' data-ref="llvm::ISD::NodeType::TRUNCATE">TRUNCATE</a>, <a class="local col0 ref" href="#1100DL" title='DL' data-ref="1100DL">DL</a>,</td></tr>
<tr><th id="6611">6611</th><td>                                        <a class="local col9 ref" href="#1099LoadVT" title='LoadVT' data-ref="1099LoadVT">LoadVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getScalarTypeEv" title='llvm::EVT::getScalarType' data-ref="_ZNK4llvm3EVT13getScalarTypeEv">getScalarType</a>(), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#1106BufferLoad" title='BufferLoad' data-ref="1106BufferLoad">BufferLoad</a>);</td></tr>
<tr><th id="6612">6612</th><td>  <b>return</b> <a class="local col8 ref" href="#1098DAG" title='DAG' data-ref="1098DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getMergeValuesENS_8ArrayRefINS_7SDValueEEERKNS_5SDLocE" title='llvm::SelectionDAG::getMergeValues' data-ref="_ZN4llvm12SelectionDAG14getMergeValuesENS_8ArrayRefINS_7SDValueEEERKNS_5SDLocE">getMergeValues</a>(<a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#1107BufferLoadTrunc" title='BufferLoadTrunc' data-ref="1107BufferLoadTrunc">BufferLoadTrunc</a>, <a class="local col6 ref" href="#1106BufferLoad" title='BufferLoad' data-ref="1106BufferLoad">BufferLoad</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue8getValueEj" title='llvm::SDValue::getValue' data-ref="_ZNK4llvm7SDValue8getValueEj">getValue</a>(<var>1</var>)}, <a class="local col0 ref" href="#1100DL" title='DL' data-ref="1100DL">DL</a>);</td></tr>
<tr><th id="6613">6613</th><td>}</td></tr>
<tr><th id="6614">6614</th><td></td></tr>
<tr><th id="6615">6615</th><td><i>// Handle 8 bit and 16 bit buffer stores</i></td></tr>
<tr><th id="6616">6616</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm16SITargetLowering27handleByteShortBufferStoresERNS_12SelectionDAGENS_3EVTENS_5SDLocEPNS_7SDValueEPNS_9MemSDNodeE" title='llvm::SITargetLowering::handleByteShortBufferStores' data-ref="_ZNK4llvm16SITargetLowering27handleByteShortBufferStoresERNS_12SelectionDAGENS_3EVTENS_5SDLocEPNS_7SDValueEPNS_9MemSDNodeE">handleByteShortBufferStores</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col8 decl" id="1108DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="1108DAG">DAG</dfn>,</td></tr>
<tr><th id="6617">6617</th><td>                                                      <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col9 decl" id="1109VDataType" title='VDataType' data-type='llvm::EVT' data-ref="1109VDataType">VDataType</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col0 decl" id="1110DL" title='DL' data-type='llvm::SDLoc' data-ref="1110DL">DL</dfn>,</td></tr>
<tr><th id="6618">6618</th><td>                                                      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="1111Ops" title='Ops' data-type='llvm::SDValue *' data-ref="1111Ops">Ops</dfn>[],</td></tr>
<tr><th id="6619">6619</th><td>                                                      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MemSDNode" title='llvm::MemSDNode' data-ref="llvm::MemSDNode">MemSDNode</a> *<dfn class="local col2 decl" id="1112M" title='M' data-type='llvm::MemSDNode *' data-ref="1112M">M</dfn>) <em>const</em> {</td></tr>
<tr><th id="6620">6620</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="1113BufferStoreExt" title='BufferStoreExt' data-type='llvm::SDValue' data-ref="1113BufferStoreExt">BufferStoreExt</dfn> = <a class="local col8 ref" href="#1108DAG" title='DAG' data-ref="1108DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ANY_EXTEND" title='llvm::ISD::NodeType::ANY_EXTEND' data-ref="llvm::ISD::NodeType::ANY_EXTEND">ANY_EXTEND</a>, <a class="local col0 ref" href="#1110DL" title='DL' data-ref="1110DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#1111Ops" title='Ops' data-ref="1111Ops">Ops</a>[<var>1</var>]);</td></tr>
<tr><th id="6621">6621</th><td>  <a class="local col1 ref" href="#1111Ops" title='Ops' data-ref="1111Ops">Ops</a>[<var>1</var>] <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col3 ref" href="#1113BufferStoreExt" title='BufferStoreExt' data-ref="1113BufferStoreExt">BufferStoreExt</a>;</td></tr>
<tr><th id="6622">6622</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="1114Opc" title='Opc' data-type='unsigned int' data-ref="1114Opc">Opc</dfn> = (<a class="local col9 ref" href="#1109VDataType" title='VDataType' data-ref="1109VDataType">VDataType</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a>) ? <span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::BUFFER_STORE_BYTE" title='llvm::AMDGPUISD::NodeType::BUFFER_STORE_BYTE' data-ref="llvm::AMDGPUISD::NodeType::BUFFER_STORE_BYTE">BUFFER_STORE_BYTE</a> :</td></tr>
<tr><th id="6623">6623</th><td>                                 <span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::BUFFER_STORE_SHORT" title='llvm::AMDGPUISD::NodeType::BUFFER_STORE_SHORT' data-ref="llvm::AMDGPUISD::NodeType::BUFFER_STORE_SHORT">BUFFER_STORE_SHORT</a>;</td></tr>
<tr><th id="6624">6624</th><td>  <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>&gt; <dfn class="local col5 decl" id="1115OpsRef" title='OpsRef' data-type='ArrayRef&lt;llvm::SDValue&gt;' data-ref="1115OpsRef">OpsRef</dfn> = <a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm12makeArrayRefEPKT_m" title='llvm::makeArrayRef' data-ref="_ZN4llvm12makeArrayRefEPKT_m">makeArrayRef</a>(&amp;<a class="local col1 ref" href="#1111Ops" title='Ops' data-ref="1111Ops">Ops</a>[<var>0</var>], <var>9</var>);</td></tr>
<tr><th id="6625">6625</th><td>  <b>return</b> <a class="local col8 ref" href="#1108DAG" title='DAG' data-ref="1108DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG19getMemIntrinsicNodeEjRKNS_5SDLocENS_8SDVTListENS_8ArrayRefINS_7SDValueEEENS_3EVTEPNS_17MachineMemOperandE" title='llvm::SelectionDAG::getMemIntrinsicNode' data-ref="_ZN4llvm12SelectionDAG19getMemIntrinsicNodeEjRKNS_5SDLocENS_8SDVTListENS_8ArrayRefINS_7SDValueEEENS_3EVTEPNS_17MachineMemOperandE">getMemIntrinsicNode</a>(<a class="local col4 ref" href="#1114Opc" title='Opc' data-ref="1114Opc">Opc</a>, <a class="local col0 ref" href="#1110DL" title='DL' data-ref="1110DL">DL</a>, <a class="local col2 ref" href="#1112M" title='M' data-ref="1112M">M</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getVTListEv" title='llvm::SDNode::getVTList' data-ref="_ZNK4llvm6SDNode9getVTListEv">getVTList</a>(), <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;llvm::SDValue&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefINS_7SDValueEEC1ERKS2_"></a><a class="local col5 ref" href="#1115OpsRef" title='OpsRef' data-ref="1115OpsRef">OpsRef</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col9 ref" href="#1109VDataType" title='VDataType' data-ref="1109VDataType">VDataType</a>,</td></tr>
<tr><th id="6626">6626</th><td>                                     <a class="local col2 ref" href="#1112M" title='M' data-ref="1112M">M</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm9MemSDNode13getMemOperandEv" title='llvm::MemSDNode::getMemOperand' data-ref="_ZNK4llvm9MemSDNode13getMemOperandEv">getMemOperand</a>());</td></tr>
<tr><th id="6627">6627</th><td>}</td></tr>
<tr><th id="6628">6628</th><td></td></tr>
<tr><th id="6629">6629</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="tu decl def" id="_ZL17getLoadExtOrTruncRN4llvm12SelectionDAGENS_3ISD11LoadExtTypeENS_7SDValueERKNS_5SDLocENS_3EVTE" title='getLoadExtOrTrunc' data-type='llvm::SDValue getLoadExtOrTrunc(llvm::SelectionDAG &amp; DAG, ISD::LoadExtType ExtType, llvm::SDValue Op, const llvm::SDLoc &amp; SL, llvm::EVT VT)' data-ref="_ZL17getLoadExtOrTruncRN4llvm12SelectionDAGENS_3ISD11LoadExtTypeENS_7SDValueERKNS_5SDLocENS_3EVTE">getLoadExtOrTrunc</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col6 decl" id="1116DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="1116DAG">DAG</dfn>,</td></tr>
<tr><th id="6630">6630</th><td>                                 <span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::LoadExtType" title='llvm::ISD::LoadExtType' data-ref="llvm::ISD::LoadExtType">LoadExtType</a> <dfn class="local col7 decl" id="1117ExtType" title='ExtType' data-type='ISD::LoadExtType' data-ref="1117ExtType">ExtType</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="1118Op" title='Op' data-type='llvm::SDValue' data-ref="1118Op">Op</dfn>,</td></tr>
<tr><th id="6631">6631</th><td>                                 <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col9 decl" id="1119SL" title='SL' data-type='const llvm::SDLoc &amp;' data-ref="1119SL">SL</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col0 decl" id="1120VT" title='VT' data-type='llvm::EVT' data-ref="1120VT">VT</dfn>) {</td></tr>
<tr><th id="6632">6632</th><td>  <b>if</b> (<a class="local col0 ref" href="#1120VT" title='VT' data-ref="1120VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT6bitsLTES0_" title='llvm::EVT::bitsLT' data-ref="_ZNK4llvm3EVT6bitsLTES0_">bitsLT</a>(<a class="local col8 ref" href="#1118Op" title='Op' data-ref="1118Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>()))</td></tr>
<tr><th id="6633">6633</th><td>    <b>return</b> <a class="local col6 ref" href="#1116DAG" title='DAG' data-ref="1116DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::TRUNCATE" title='llvm::ISD::NodeType::TRUNCATE' data-ref="llvm::ISD::NodeType::TRUNCATE">TRUNCATE</a>, <a class="local col9 ref" href="#1119SL" title='SL' data-ref="1119SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col0 ref" href="#1120VT" title='VT' data-ref="1120VT">VT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#1118Op" title='Op' data-ref="1118Op">Op</a>);</td></tr>
<tr><th id="6634">6634</th><td></td></tr>
<tr><th id="6635">6635</th><td>  <b>switch</b> (<a class="local col7 ref" href="#1117ExtType" title='ExtType' data-ref="1117ExtType">ExtType</a>) {</td></tr>
<tr><th id="6636">6636</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::LoadExtType::SEXTLOAD" title='llvm::ISD::LoadExtType::SEXTLOAD' data-ref="llvm::ISD::LoadExtType::SEXTLOAD">SEXTLOAD</a>:</td></tr>
<tr><th id="6637">6637</th><td>    <b>return</b> <a class="local col6 ref" href="#1116DAG" title='DAG' data-ref="1116DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SIGN_EXTEND" title='llvm::ISD::NodeType::SIGN_EXTEND' data-ref="llvm::ISD::NodeType::SIGN_EXTEND">SIGN_EXTEND</a>, <a class="local col9 ref" href="#1119SL" title='SL' data-ref="1119SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col0 ref" href="#1120VT" title='VT' data-ref="1120VT">VT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#1118Op" title='Op' data-ref="1118Op">Op</a>);</td></tr>
<tr><th id="6638">6638</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::LoadExtType::ZEXTLOAD" title='llvm::ISD::LoadExtType::ZEXTLOAD' data-ref="llvm::ISD::LoadExtType::ZEXTLOAD">ZEXTLOAD</a>:</td></tr>
<tr><th id="6639">6639</th><td>    <b>return</b> <a class="local col6 ref" href="#1116DAG" title='DAG' data-ref="1116DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ZERO_EXTEND" title='llvm::ISD::NodeType::ZERO_EXTEND' data-ref="llvm::ISD::NodeType::ZERO_EXTEND">ZERO_EXTEND</a>, <a class="local col9 ref" href="#1119SL" title='SL' data-ref="1119SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col0 ref" href="#1120VT" title='VT' data-ref="1120VT">VT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#1118Op" title='Op' data-ref="1118Op">Op</a>);</td></tr>
<tr><th id="6640">6640</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::LoadExtType::EXTLOAD" title='llvm::ISD::LoadExtType::EXTLOAD' data-ref="llvm::ISD::LoadExtType::EXTLOAD">EXTLOAD</a>:</td></tr>
<tr><th id="6641">6641</th><td>    <b>return</b> <a class="local col6 ref" href="#1116DAG" title='DAG' data-ref="1116DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ANY_EXTEND" title='llvm::ISD::NodeType::ANY_EXTEND' data-ref="llvm::ISD::NodeType::ANY_EXTEND">ANY_EXTEND</a>, <a class="local col9 ref" href="#1119SL" title='SL' data-ref="1119SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col0 ref" href="#1120VT" title='VT' data-ref="1120VT">VT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#1118Op" title='Op' data-ref="1118Op">Op</a>);</td></tr>
<tr><th id="6642">6642</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::LoadExtType::NON_EXTLOAD" title='llvm::ISD::LoadExtType::NON_EXTLOAD' data-ref="llvm::ISD::LoadExtType::NON_EXTLOAD">NON_EXTLOAD</a>:</td></tr>
<tr><th id="6643">6643</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EOS0_"></a><a class="local col8 ref" href="#1118Op" title='Op' data-ref="1118Op">Op</a>;</td></tr>
<tr><th id="6644">6644</th><td>  }</td></tr>
<tr><th id="6645">6645</th><td></td></tr>
<tr><th id="6646">6646</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;invalid ext type&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIISelLowering.cpp&quot;, 6646)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"invalid ext type"</q>);</td></tr>
<tr><th id="6647">6647</th><td>}</td></tr>
<tr><th id="6648">6648</th><td></td></tr>
<tr><th id="6649">6649</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm16SITargetLowering9widenLoadEPNS_10LoadSDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::SITargetLowering::widenLoad' data-ref="_ZNK4llvm16SITargetLowering9widenLoadEPNS_10LoadSDNodeERNS_14TargetLowering15DAGCombinerInfoE">widenLoad</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::LoadSDNode" title='llvm::LoadSDNode' data-ref="llvm::LoadSDNode">LoadSDNode</a> *<dfn class="local col1 decl" id="1121Ld" title='Ld' data-type='llvm::LoadSDNode *' data-ref="1121Ld">Ld</dfn>, <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col2 decl" id="1122DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="1122DCI">DCI</dfn>) <em>const</em> {</td></tr>
<tr><th id="6650">6650</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col3 decl" id="1123DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="1123DAG">DAG</dfn> = <a class="local col2 ref" href="#1122DCI" title='DCI' data-ref="1122DCI">DCI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo::DAG" title='llvm::TargetLowering::DAGCombinerInfo::DAG' data-ref="llvm::TargetLowering::DAGCombinerInfo::DAG">DAG</a>;</td></tr>
<tr><th id="6651">6651</th><td>  <b>if</b> (<a class="local col1 ref" href="#1121Ld" title='Ld' data-ref="1121Ld">Ld</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm9MemSDNode12getAlignmentEv" title='llvm::MemSDNode::getAlignment' data-ref="_ZNK4llvm9MemSDNode12getAlignmentEv">getAlignment</a>() &lt; <var>4</var> || <a class="local col1 ref" href="#1121Ld" title='Ld' data-ref="1121Ld">Ld</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode11isDivergentEv" title='llvm::SDNode::isDivergent' data-ref="_ZNK4llvm6SDNode11isDivergentEv">isDivergent</a>())</td></tr>
<tr><th id="6652">6652</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="6653">6653</th><td></td></tr>
<tr><th id="6654">6654</th><td>  <i>// FIXME: Constant loads should all be marked invariant.</i></td></tr>
<tr><th id="6655">6655</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="1124AS" title='AS' data-type='unsigned int' data-ref="1124AS">AS</dfn> = <a class="local col1 ref" href="#1121Ld" title='Ld' data-ref="1121Ld">Ld</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm9MemSDNode15getAddressSpaceEv" title='llvm::MemSDNode::getAddressSpace' data-ref="_ZNK4llvm9MemSDNode15getAddressSpaceEv">getAddressSpace</a>();</td></tr>
<tr><th id="6656">6656</th><td>  <b>if</b> (<a class="local col4 ref" href="#1124AS" title='AS' data-ref="1124AS">AS</a> != <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::CONSTANT_ADDRESS" title='AMDGPUAS::CONSTANT_ADDRESS' data-ref="AMDGPUAS::CONSTANT_ADDRESS">CONSTANT_ADDRESS</a> &amp;&amp;</td></tr>
<tr><th id="6657">6657</th><td>      <a class="local col4 ref" href="#1124AS" title='AS' data-ref="1124AS">AS</a> != <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::CONSTANT_ADDRESS_32BIT" title='AMDGPUAS::CONSTANT_ADDRESS_32BIT' data-ref="AMDGPUAS::CONSTANT_ADDRESS_32BIT">CONSTANT_ADDRESS_32BIT</a> &amp;&amp;</td></tr>
<tr><th id="6658">6658</th><td>      (<a class="local col4 ref" href="#1124AS" title='AS' data-ref="1124AS">AS</a> != <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::GLOBAL_ADDRESS" title='AMDGPUAS::GLOBAL_ADDRESS' data-ref="AMDGPUAS::GLOBAL_ADDRESS">GLOBAL_ADDRESS</a> || !<a class="local col1 ref" href="#1121Ld" title='Ld' data-ref="1121Ld">Ld</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm9MemSDNode11isInvariantEv" title='llvm::MemSDNode::isInvariant' data-ref="_ZNK4llvm9MemSDNode11isInvariantEv">isInvariant</a>()))</td></tr>
<tr><th id="6659">6659</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="6660">6660</th><td></td></tr>
<tr><th id="6661">6661</th><td>  <i>// Don't do this early, since it may interfere with adjacent load merging for</i></td></tr>
<tr><th id="6662">6662</th><td><i>  // illegal types. We can avoid losing alignment information for exotic types</i></td></tr>
<tr><th id="6663">6663</th><td><i>  // pre-legalize.</i></td></tr>
<tr><th id="6664">6664</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col5 decl" id="1125MemVT" title='MemVT' data-type='llvm::EVT' data-ref="1125MemVT">MemVT</dfn> = <a class="local col1 ref" href="#1121Ld" title='Ld' data-ref="1121Ld">Ld</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm9MemSDNode11getMemoryVTEv" title='llvm::MemSDNode::getMemoryVT' data-ref="_ZNK4llvm9MemSDNode11getMemoryVTEv">getMemoryVT</a>();</td></tr>
<tr><th id="6665">6665</th><td>  <b>if</b> ((<a class="local col5 ref" href="#1125MemVT" title='MemVT' data-ref="1125MemVT">MemVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT8isSimpleEv" title='llvm::EVT::isSimple' data-ref="_ZNK4llvm3EVT8isSimpleEv">isSimple</a>() &amp;&amp; !<a class="local col2 ref" href="#1122DCI" title='DCI' data-ref="1122DCI">DCI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm14TargetLowering15DAGCombinerInfo18isAfterLegalizeDAGEv" title='llvm::TargetLowering::DAGCombinerInfo::isAfterLegalizeDAG' data-ref="_ZNK4llvm14TargetLowering15DAGCombinerInfo18isAfterLegalizeDAGEv">isAfterLegalizeDAG</a>()) ||</td></tr>
<tr><th id="6666">6666</th><td>      <a class="local col5 ref" href="#1125MemVT" title='MemVT' data-ref="1125MemVT">MemVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getSizeInBitsEv" title='llvm::EVT::getSizeInBits' data-ref="_ZNK4llvm3EVT13getSizeInBitsEv">getSizeInBits</a>() &gt;= <var>32</var>)</td></tr>
<tr><th id="6667">6667</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="6668">6668</th><td></td></tr>
<tr><th id="6669">6669</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col6 decl" id="1126SL" title='SL' data-type='llvm::SDLoc' data-ref="1126SL">SL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col1 ref" href="#1121Ld" title='Ld' data-ref="1121Ld">Ld</a>);</td></tr>
<tr><th id="6670">6670</th><td></td></tr>
<tr><th id="6671">6671</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((!MemVT.isVector() || Ld-&gt;getExtensionType() == ISD::NON_EXTLOAD) &amp;&amp; &quot;unexpected vector extload&quot;) ? void (0) : __assert_fail (&quot;(!MemVT.isVector() || Ld-&gt;getExtensionType() == ISD::NON_EXTLOAD) &amp;&amp; \&quot;unexpected vector extload\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIISelLowering.cpp&quot;, 6672, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((!<a class="local col5 ref" href="#1125MemVT" title='MemVT' data-ref="1125MemVT">MemVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT8isVectorEv" title='llvm::EVT::isVector' data-ref="_ZNK4llvm3EVT8isVectorEv">isVector</a>() || <a class="local col1 ref" href="#1121Ld" title='Ld' data-ref="1121Ld">Ld</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm10LoadSDNode16getExtensionTypeEv" title='llvm::LoadSDNode::getExtensionType' data-ref="_ZNK4llvm10LoadSDNode16getExtensionTypeEv">getExtensionType</a>() == ISD::<a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::LoadExtType::NON_EXTLOAD" title='llvm::ISD::LoadExtType::NON_EXTLOAD' data-ref="llvm::ISD::LoadExtType::NON_EXTLOAD">NON_EXTLOAD</a>) &amp;&amp;</td></tr>
<tr><th id="6672">6672</th><td>         <q>"unexpected vector extload"</q>);</td></tr>
<tr><th id="6673">6673</th><td></td></tr>
<tr><th id="6674">6674</th><td>  <i>// TODO: Drop only high part of range.</i></td></tr>
<tr><th id="6675">6675</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="1127Ptr" title='Ptr' data-type='llvm::SDValue' data-ref="1127Ptr">Ptr</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#1121Ld" title='Ld' data-ref="1121Ld">Ld</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm10LoadSDNode10getBasePtrEv" title='llvm::LoadSDNode::getBasePtr' data-ref="_ZNK4llvm10LoadSDNode10getBasePtrEv">getBasePtr</a>();</td></tr>
<tr><th id="6676">6676</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="1128NewLoad" title='NewLoad' data-type='llvm::SDValue' data-ref="1128NewLoad">NewLoad</dfn> = <a class="local col3 ref" href="#1123DAG" title='DAG' data-ref="1123DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getLoadENS_3ISD14MemIndexedModeENS1_11LoadExtTypeENS_3EVTERKNS_5SDLocENS_7SDValueES8_S8_NS_18MachinePointerInfoES4_jNS_17Machin12803204" title='llvm::SelectionDAG::getLoad' data-ref="_ZN4llvm12SelectionDAG7getLoadENS_3ISD14MemIndexedModeENS1_11LoadExtTypeENS_3EVTERKNS_5SDLocENS_7SDValueES8_S8_NS_18MachinePointerInfoES4_jNS_17Machin12803204">getLoad</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::MemIndexedMode::UNINDEXED" title='llvm::ISD::MemIndexedMode::UNINDEXED' data-ref="llvm::ISD::MemIndexedMode::UNINDEXED">UNINDEXED</a>, <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::LoadExtType::NON_EXTLOAD" title='llvm::ISD::LoadExtType::NON_EXTLOAD' data-ref="llvm::ISD::LoadExtType::NON_EXTLOAD">NON_EXTLOAD</a>,</td></tr>
<tr><th id="6677">6677</th><td>                                <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="local col6 ref" href="#1126SL" title='SL' data-ref="1126SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#1121Ld" title='Ld' data-ref="1121Ld">Ld</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm9MemSDNode8getChainEv" title='llvm::MemSDNode::getChain' data-ref="_ZNK4llvm9MemSDNode8getChainEv">getChain</a>(), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#1127Ptr" title='Ptr' data-ref="1127Ptr">Ptr</a>,</td></tr>
<tr><th id="6678">6678</th><td>                                <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#1121Ld" title='Ld' data-ref="1121Ld">Ld</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm10LoadSDNode9getOffsetEv" title='llvm::LoadSDNode::getOffset' data-ref="_ZNK4llvm10LoadSDNode9getOffsetEv">getOffset</a>(),</td></tr>
<tr><th id="6679">6679</th><td>                                <a class="ref fake" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#36" title='llvm::MachinePointerInfo::MachinePointerInfo' data-ref="_ZN4llvm18MachinePointerInfoC1ERKS0_"></a><a class="local col1 ref" href="#1121Ld" title='Ld' data-ref="1121Ld">Ld</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm9MemSDNode14getPointerInfoEv" title='llvm::MemSDNode::getPointerInfo' data-ref="_ZNK4llvm9MemSDNode14getPointerInfoEv">getPointerInfo</a>(), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>,</td></tr>
<tr><th id="6680">6680</th><td>                                <a class="local col1 ref" href="#1121Ld" title='Ld' data-ref="1121Ld">Ld</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm9MemSDNode12getAlignmentEv" title='llvm::MemSDNode::getAlignment' data-ref="_ZNK4llvm9MemSDNode12getAlignmentEv">getAlignment</a>(),</td></tr>
<tr><th id="6681">6681</th><td>                                <a class="local col1 ref" href="#1121Ld" title='Ld' data-ref="1121Ld">Ld</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm9MemSDNode13getMemOperandEv" title='llvm::MemSDNode::getMemOperand' data-ref="_ZNK4llvm9MemSDNode13getMemOperandEv">getMemOperand</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand8getFlagsEv" title='llvm::MachineMemOperand::getFlags' data-ref="_ZNK4llvm17MachineMemOperand8getFlagsEv">getFlags</a>(),</td></tr>
<tr><th id="6682">6682</th><td>                                <a class="local col1 ref" href="#1121Ld" title='Ld' data-ref="1121Ld">Ld</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm9MemSDNode9getAAInfoEv" title='llvm::MemSDNode::getAAInfo' data-ref="_ZNK4llvm9MemSDNode9getAAInfoEv">getAAInfo</a>(),</td></tr>
<tr><th id="6683">6683</th><td>                                <b>nullptr</b>); <i>// Drop ranges</i></td></tr>
<tr><th id="6684">6684</th><td></td></tr>
<tr><th id="6685">6685</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col9 decl" id="1129TruncVT" title='TruncVT' data-type='llvm::EVT' data-ref="1129TruncVT">TruncVT</dfn> = <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a>::<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVT12getIntegerVTERNS_11LLVMContextEj" title='llvm::EVT::getIntegerVT' data-ref="_ZN4llvm3EVT12getIntegerVTERNS_11LLVMContextEj">getIntegerVT</a>(<span class='refarg'>*<a class="local col3 ref" href="#1123DAG" title='DAG' data-ref="1123DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG10getContextEv" title='llvm::SelectionDAG::getContext' data-ref="_ZNK4llvm12SelectionDAG10getContextEv">getContext</a>()</span>, <a class="local col5 ref" href="#1125MemVT" title='MemVT' data-ref="1125MemVT">MemVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getSizeInBitsEv" title='llvm::EVT::getSizeInBits' data-ref="_ZNK4llvm3EVT13getSizeInBitsEv">getSizeInBits</a>());</td></tr>
<tr><th id="6686">6686</th><td>  <b>if</b> (<a class="local col5 ref" href="#1125MemVT" title='MemVT' data-ref="1125MemVT">MemVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT15isFloatingPointEv" title='llvm::EVT::isFloatingPoint' data-ref="_ZNK4llvm3EVT15isFloatingPointEv">isFloatingPoint</a>()) {</td></tr>
<tr><th id="6687">6687</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Ld-&gt;getExtensionType() == ISD::NON_EXTLOAD &amp;&amp; &quot;unexpected fp extload&quot;) ? void (0) : __assert_fail (&quot;Ld-&gt;getExtensionType() == ISD::NON_EXTLOAD &amp;&amp; \&quot;unexpected fp extload\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIISelLowering.cpp&quot;, 6688, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#1121Ld" title='Ld' data-ref="1121Ld">Ld</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm10LoadSDNode16getExtensionTypeEv" title='llvm::LoadSDNode::getExtensionType' data-ref="_ZNK4llvm10LoadSDNode16getExtensionTypeEv">getExtensionType</a>() == ISD::<a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::LoadExtType::NON_EXTLOAD" title='llvm::ISD::LoadExtType::NON_EXTLOAD' data-ref="llvm::ISD::LoadExtType::NON_EXTLOAD">NON_EXTLOAD</a> &amp;&amp;</td></tr>
<tr><th id="6688">6688</th><td>           <q>"unexpected fp extload"</q>);</td></tr>
<tr><th id="6689">6689</th><td>    <a class="local col9 ref" href="#1129TruncVT" title='TruncVT' data-ref="1129TruncVT">TruncVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::operator=' data-ref="_ZN4llvm3EVTaSEOS0_">=</a> <a class="local col5 ref" href="#1125MemVT" title='MemVT' data-ref="1125MemVT">MemVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVT19changeTypeToIntegerEv" title='llvm::EVT::changeTypeToInteger' data-ref="_ZN4llvm3EVT19changeTypeToIntegerEv">changeTypeToInteger</a>();</td></tr>
<tr><th id="6690">6690</th><td>  }</td></tr>
<tr><th id="6691">6691</th><td></td></tr>
<tr><th id="6692">6692</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="1130Cvt" title='Cvt' data-type='llvm::SDValue' data-ref="1130Cvt">Cvt</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#1128NewLoad" title='NewLoad' data-ref="1128NewLoad">NewLoad</a>;</td></tr>
<tr><th id="6693">6693</th><td>  <b>if</b> (<a class="local col1 ref" href="#1121Ld" title='Ld' data-ref="1121Ld">Ld</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm10LoadSDNode16getExtensionTypeEv" title='llvm::LoadSDNode::getExtensionType' data-ref="_ZNK4llvm10LoadSDNode16getExtensionTypeEv">getExtensionType</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::LoadExtType::SEXTLOAD" title='llvm::ISD::LoadExtType::SEXTLOAD' data-ref="llvm::ISD::LoadExtType::SEXTLOAD">SEXTLOAD</a>) {</td></tr>
<tr><th id="6694">6694</th><td>    <a class="local col0 ref" href="#1130Cvt" title='Cvt' data-ref="1130Cvt">Cvt</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col3 ref" href="#1123DAG" title='DAG' data-ref="1123DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SIGN_EXTEND_INREG" title='llvm::ISD::NodeType::SIGN_EXTEND_INREG' data-ref="llvm::ISD::NodeType::SIGN_EXTEND_INREG">SIGN_EXTEND_INREG</a>, <a class="local col6 ref" href="#1126SL" title='SL' data-ref="1126SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#1128NewLoad" title='NewLoad' data-ref="1128NewLoad">NewLoad</a>,</td></tr>
<tr><th id="6695">6695</th><td>                      <a class="local col3 ref" href="#1123DAG" title='DAG' data-ref="1123DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG12getValueTypeENS_3EVTE" title='llvm::SelectionDAG::getValueType' data-ref="_ZN4llvm12SelectionDAG12getValueTypeENS_3EVTE">getValueType</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col9 ref" href="#1129TruncVT" title='TruncVT' data-ref="1129TruncVT">TruncVT</a>));</td></tr>
<tr><th id="6696">6696</th><td>  } <b>else</b> <b>if</b> (<a class="local col1 ref" href="#1121Ld" title='Ld' data-ref="1121Ld">Ld</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm10LoadSDNode16getExtensionTypeEv" title='llvm::LoadSDNode::getExtensionType' data-ref="_ZNK4llvm10LoadSDNode16getExtensionTypeEv">getExtensionType</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::LoadExtType::ZEXTLOAD" title='llvm::ISD::LoadExtType::ZEXTLOAD' data-ref="llvm::ISD::LoadExtType::ZEXTLOAD">ZEXTLOAD</a> ||</td></tr>
<tr><th id="6697">6697</th><td>             <a class="local col1 ref" href="#1121Ld" title='Ld' data-ref="1121Ld">Ld</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm10LoadSDNode16getExtensionTypeEv" title='llvm::LoadSDNode::getExtensionType' data-ref="_ZNK4llvm10LoadSDNode16getExtensionTypeEv">getExtensionType</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::LoadExtType::NON_EXTLOAD" title='llvm::ISD::LoadExtType::NON_EXTLOAD' data-ref="llvm::ISD::LoadExtType::NON_EXTLOAD">NON_EXTLOAD</a>) {</td></tr>
<tr><th id="6698">6698</th><td>    <a class="local col0 ref" href="#1130Cvt" title='Cvt' data-ref="1130Cvt">Cvt</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col3 ref" href="#1123DAG" title='DAG' data-ref="1123DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG18getZeroExtendInRegENS_7SDValueERKNS_5SDLocENS_3EVTE" title='llvm::SelectionDAG::getZeroExtendInReg' data-ref="_ZN4llvm12SelectionDAG18getZeroExtendInRegENS_7SDValueERKNS_5SDLocENS_3EVTE">getZeroExtendInReg</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#1128NewLoad" title='NewLoad' data-ref="1128NewLoad">NewLoad</a>, <a class="local col6 ref" href="#1126SL" title='SL' data-ref="1126SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col9 ref" href="#1129TruncVT" title='TruncVT' data-ref="1129TruncVT">TruncVT</a>);</td></tr>
<tr><th id="6699">6699</th><td>  } <b>else</b> {</td></tr>
<tr><th id="6700">6700</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Ld-&gt;getExtensionType() == ISD::EXTLOAD) ? void (0) : __assert_fail (&quot;Ld-&gt;getExtensionType() == ISD::EXTLOAD&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIISelLowering.cpp&quot;, 6700, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#1121Ld" title='Ld' data-ref="1121Ld">Ld</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm10LoadSDNode16getExtensionTypeEv" title='llvm::LoadSDNode::getExtensionType' data-ref="_ZNK4llvm10LoadSDNode16getExtensionTypeEv">getExtensionType</a>() == ISD::<a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::LoadExtType::EXTLOAD" title='llvm::ISD::LoadExtType::EXTLOAD' data-ref="llvm::ISD::LoadExtType::EXTLOAD">EXTLOAD</a>);</td></tr>
<tr><th id="6701">6701</th><td>  }</td></tr>
<tr><th id="6702">6702</th><td></td></tr>
<tr><th id="6703">6703</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col1 decl" id="1131VT" title='VT' data-type='llvm::EVT' data-ref="1131VT">VT</dfn> = <a class="local col1 ref" href="#1121Ld" title='Ld' data-ref="1121Ld">Ld</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>);</td></tr>
<tr><th id="6704">6704</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col2 decl" id="1132IntVT" title='IntVT' data-type='llvm::EVT' data-ref="1132IntVT">IntVT</dfn> = <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a>::<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVT12getIntegerVTERNS_11LLVMContextEj" title='llvm::EVT::getIntegerVT' data-ref="_ZN4llvm3EVT12getIntegerVTERNS_11LLVMContextEj">getIntegerVT</a>(<span class='refarg'>*<a class="local col3 ref" href="#1123DAG" title='DAG' data-ref="1123DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG10getContextEv" title='llvm::SelectionDAG::getContext' data-ref="_ZNK4llvm12SelectionDAG10getContextEv">getContext</a>()</span>, <a class="local col1 ref" href="#1131VT" title='VT' data-ref="1131VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getSizeInBitsEv" title='llvm::EVT::getSizeInBits' data-ref="_ZNK4llvm3EVT13getSizeInBitsEv">getSizeInBits</a>());</td></tr>
<tr><th id="6705">6705</th><td></td></tr>
<tr><th id="6706">6706</th><td>  <a class="local col2 ref" href="#1122DCI" title='DCI' data-ref="1122DCI">DCI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm14TargetLowering15DAGCombinerInfo13AddToWorklistEPNS_6SDNodeE" title='llvm::TargetLowering::DAGCombinerInfo::AddToWorklist' data-ref="_ZN4llvm14TargetLowering15DAGCombinerInfo13AddToWorklistEPNS_6SDNodeE">AddToWorklist</a>(<a class="local col0 ref" href="#1130Cvt" title='Cvt' data-ref="1130Cvt">Cvt</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>());</td></tr>
<tr><th id="6707">6707</th><td></td></tr>
<tr><th id="6708">6708</th><td>  <i>// We may need to handle exotic cases, such as i16-&gt;i64 extloads, so insert</i></td></tr>
<tr><th id="6709">6709</th><td><i>  // the appropriate extension from the 32-bit load.</i></td></tr>
<tr><th id="6710">6710</th><td>  <a class="local col0 ref" href="#1130Cvt" title='Cvt' data-ref="1130Cvt">Cvt</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="tu ref" href="#_ZL17getLoadExtOrTruncRN4llvm12SelectionDAGENS_3ISD11LoadExtTypeENS_7SDValueERKNS_5SDLocENS_3EVTE" title='getLoadExtOrTrunc' data-use='c' data-ref="_ZL17getLoadExtOrTruncRN4llvm12SelectionDAGENS_3ISD11LoadExtTypeENS_7SDValueERKNS_5SDLocENS_3EVTE">getLoadExtOrTrunc</a>(<span class='refarg'><a class="local col3 ref" href="#1123DAG" title='DAG' data-ref="1123DAG">DAG</a></span>, <a class="local col1 ref" href="#1121Ld" title='Ld' data-ref="1121Ld">Ld</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm10LoadSDNode16getExtensionTypeEv" title='llvm::LoadSDNode::getExtensionType' data-ref="_ZNK4llvm10LoadSDNode16getExtensionTypeEv">getExtensionType</a>(), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#1130Cvt" title='Cvt' data-ref="1130Cvt">Cvt</a>, <a class="local col6 ref" href="#1126SL" title='SL' data-ref="1126SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col2 ref" href="#1132IntVT" title='IntVT' data-ref="1132IntVT">IntVT</a>);</td></tr>
<tr><th id="6711">6711</th><td>  <a class="local col2 ref" href="#1122DCI" title='DCI' data-ref="1122DCI">DCI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm14TargetLowering15DAGCombinerInfo13AddToWorklistEPNS_6SDNodeE" title='llvm::TargetLowering::DAGCombinerInfo::AddToWorklist' data-ref="_ZN4llvm14TargetLowering15DAGCombinerInfo13AddToWorklistEPNS_6SDNodeE">AddToWorklist</a>(<a class="local col0 ref" href="#1130Cvt" title='Cvt' data-ref="1130Cvt">Cvt</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>());</td></tr>
<tr><th id="6712">6712</th><td></td></tr>
<tr><th id="6713">6713</th><td>  <i>// Handle conversion back to floating point if necessary.</i></td></tr>
<tr><th id="6714">6714</th><td>  <a class="local col0 ref" href="#1130Cvt" title='Cvt' data-ref="1130Cvt">Cvt</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col3 ref" href="#1123DAG" title='DAG' data-ref="1123DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BITCAST" title='llvm::ISD::NodeType::BITCAST' data-ref="llvm::ISD::NodeType::BITCAST">BITCAST</a>, <a class="local col6 ref" href="#1126SL" title='SL' data-ref="1126SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col1 ref" href="#1131VT" title='VT' data-ref="1131VT">VT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#1130Cvt" title='Cvt' data-ref="1130Cvt">Cvt</a>);</td></tr>
<tr><th id="6715">6715</th><td></td></tr>
<tr><th id="6716">6716</th><td>  <b>return</b> <a class="local col3 ref" href="#1123DAG" title='DAG' data-ref="1123DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getMergeValuesENS_8ArrayRefINS_7SDValueEEERKNS_5SDLocE" title='llvm::SelectionDAG::getMergeValues' data-ref="_ZN4llvm12SelectionDAG14getMergeValuesENS_8ArrayRefINS_7SDValueEEERKNS_5SDLocE">getMergeValues</a>(<a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{ <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#1130Cvt" title='Cvt' data-ref="1130Cvt">Cvt</a>, <a class="local col8 ref" href="#1128NewLoad" title='NewLoad' data-ref="1128NewLoad">NewLoad</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue8getValueEj" title='llvm::SDValue::getValue' data-ref="_ZNK4llvm7SDValue8getValueEj">getValue</a>(<var>1</var>) }, <a class="local col6 ref" href="#1126SL" title='SL' data-ref="1126SL">SL</a>);</td></tr>
<tr><th id="6717">6717</th><td>}</td></tr>
<tr><th id="6718">6718</th><td></td></tr>
<tr><th id="6719">6719</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm16SITargetLowering9LowerLOADENS_7SDValueERNS_12SelectionDAGE" title='llvm::SITargetLowering::LowerLOAD' data-ref="_ZNK4llvm16SITargetLowering9LowerLOADENS_7SDValueERNS_12SelectionDAGE">LowerLOAD</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="1133Op" title='Op' data-type='llvm::SDValue' data-ref="1133Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col4 decl" id="1134DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="1134DAG">DAG</dfn>) <em>const</em> {</td></tr>
<tr><th id="6720">6720</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col5 decl" id="1135DL" title='DL' data-type='llvm::SDLoc' data-ref="1135DL">DL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#1133Op" title='Op' data-ref="1133Op">Op</a>);</td></tr>
<tr><th id="6721">6721</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::LoadSDNode" title='llvm::LoadSDNode' data-ref="llvm::LoadSDNode">LoadSDNode</a> *<dfn class="local col6 decl" id="1136Load" title='Load' data-type='llvm::LoadSDNode *' data-ref="1136Load">Load</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERT0_" title='llvm::cast' data-ref="_ZN4llvm4castERT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::LoadSDNode" title='llvm::LoadSDNode' data-ref="llvm::LoadSDNode">LoadSDNode</a>&gt;(<span class='refarg'><a class="local col3 ref" href="#1133Op" title='Op' data-ref="1133Op">Op</a></span>);</td></tr>
<tr><th id="6722">6722</th><td>  <span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::LoadExtType" title='llvm::ISD::LoadExtType' data-ref="llvm::ISD::LoadExtType">LoadExtType</a> <dfn class="local col7 decl" id="1137ExtType" title='ExtType' data-type='ISD::LoadExtType' data-ref="1137ExtType">ExtType</dfn> = <a class="local col6 ref" href="#1136Load" title='Load' data-ref="1136Load">Load</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm10LoadSDNode16getExtensionTypeEv" title='llvm::LoadSDNode::getExtensionType' data-ref="_ZNK4llvm10LoadSDNode16getExtensionTypeEv">getExtensionType</a>();</td></tr>
<tr><th id="6723">6723</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col8 decl" id="1138MemVT" title='MemVT' data-type='llvm::EVT' data-ref="1138MemVT">MemVT</dfn> = <a class="local col6 ref" href="#1136Load" title='Load' data-ref="1136Load">Load</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm9MemSDNode11getMemoryVTEv" title='llvm::MemSDNode::getMemoryVT' data-ref="_ZNK4llvm9MemSDNode11getMemoryVTEv">getMemoryVT</a>();</td></tr>
<tr><th id="6724">6724</th><td></td></tr>
<tr><th id="6725">6725</th><td>  <b>if</b> (<a class="local col7 ref" href="#1137ExtType" title='ExtType' data-ref="1137ExtType">ExtType</a> == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::LoadExtType::NON_EXTLOAD" title='llvm::ISD::LoadExtType::NON_EXTLOAD' data-ref="llvm::ISD::LoadExtType::NON_EXTLOAD">NON_EXTLOAD</a> &amp;&amp; <a class="local col8 ref" href="#1138MemVT" title='MemVT' data-ref="1138MemVT">MemVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getSizeInBitsEv" title='llvm::EVT::getSizeInBits' data-ref="_ZNK4llvm3EVT13getSizeInBitsEv">getSizeInBits</a>() &lt; <var>32</var>) {</td></tr>
<tr><th id="6726">6726</th><td>    <b>if</b> (<a class="local col8 ref" href="#1138MemVT" title='MemVT' data-ref="1138MemVT">MemVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a> &amp;&amp; <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase11isTypeLegalENS_3EVTE" title='llvm::TargetLoweringBase::isTypeLegal' data-ref="_ZNK4llvm18TargetLoweringBase11isTypeLegalENS_3EVTE">isTypeLegal</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>))</td></tr>
<tr><th id="6727">6727</th><td>      <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="6728">6728</th><td></td></tr>
<tr><th id="6729">6729</th><td>    <i>// FIXME: Copied from PPC</i></td></tr>
<tr><th id="6730">6730</th><td><i>    // First, load into 32 bits, then truncate to 1 bit.</i></td></tr>
<tr><th id="6731">6731</th><td></td></tr>
<tr><th id="6732">6732</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="1139Chain" title='Chain' data-type='llvm::SDValue' data-ref="1139Chain">Chain</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#1136Load" title='Load' data-ref="1136Load">Load</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm9MemSDNode8getChainEv" title='llvm::MemSDNode::getChain' data-ref="_ZNK4llvm9MemSDNode8getChainEv">getChain</a>();</td></tr>
<tr><th id="6733">6733</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="1140BasePtr" title='BasePtr' data-type='llvm::SDValue' data-ref="1140BasePtr">BasePtr</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#1136Load" title='Load' data-ref="1136Load">Load</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm10LoadSDNode10getBasePtrEv" title='llvm::LoadSDNode::getBasePtr' data-ref="_ZNK4llvm10LoadSDNode10getBasePtrEv">getBasePtr</a>();</td></tr>
<tr><th id="6734">6734</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col1 decl" id="1141MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="1141MMO">MMO</dfn> = <a class="local col6 ref" href="#1136Load" title='Load' data-ref="1136Load">Load</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm9MemSDNode13getMemOperandEv" title='llvm::MemSDNode::getMemOperand' data-ref="_ZNK4llvm9MemSDNode13getMemOperandEv">getMemOperand</a>();</td></tr>
<tr><th id="6735">6735</th><td></td></tr>
<tr><th id="6736">6736</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col2 decl" id="1142RealMemVT" title='RealMemVT' data-type='llvm::EVT' data-ref="1142RealMemVT">RealMemVT</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a>(<a class="local col8 ref" href="#1138MemVT" title='MemVT' data-ref="1138MemVT">MemVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i1" title='llvm::MVT::SimpleValueType::i1' data-ref="llvm::MVT::SimpleValueType::i1">i1</a>) ? <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a> : <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>;</td></tr>
<tr><th id="6737">6737</th><td></td></tr>
<tr><th id="6738">6738</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="1143NewLD" title='NewLD' data-type='llvm::SDValue' data-ref="1143NewLD">NewLD</dfn> = <a class="local col4 ref" href="#1134DAG" title='DAG' data-ref="1134DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG10getExtLoadENS_3ISD11LoadExtTypeERKNS_5SDLocENS_3EVTENS_7SDValueES7_S6_PNS_17MachineMemOperandE" title='llvm::SelectionDAG::getExtLoad' data-ref="_ZN4llvm12SelectionDAG10getExtLoadENS_3ISD11LoadExtTypeERKNS_5SDLocENS_3EVTENS_7SDValueES7_S6_PNS_17MachineMemOperandE">getExtLoad</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::LoadExtType::EXTLOAD" title='llvm::ISD::LoadExtType::EXTLOAD' data-ref="llvm::ISD::LoadExtType::EXTLOAD">EXTLOAD</a>, <a class="local col5 ref" href="#1135DL" title='DL' data-ref="1135DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#1139Chain" title='Chain' data-ref="1139Chain">Chain</a>,</td></tr>
<tr><th id="6739">6739</th><td>                                   <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#1140BasePtr" title='BasePtr' data-ref="1140BasePtr">BasePtr</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col2 ref" href="#1142RealMemVT" title='RealMemVT' data-ref="1142RealMemVT">RealMemVT</a>, <a class="local col1 ref" href="#1141MMO" title='MMO' data-ref="1141MMO">MMO</a>);</td></tr>
<tr><th id="6740">6740</th><td></td></tr>
<tr><th id="6741">6741</th><td>    <b>if</b> (!<a class="local col8 ref" href="#1138MemVT" title='MemVT' data-ref="1138MemVT">MemVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT8isVectorEv" title='llvm::EVT::isVector' data-ref="_ZNK4llvm3EVT8isVectorEv">isVector</a>()) {</td></tr>
<tr><th id="6742">6742</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="1144Ops" title='Ops' data-type='llvm::SDValue [2]' data-ref="1144Ops">Ops</dfn>[] = {</td></tr>
<tr><th id="6743">6743</th><td>        <a class="local col4 ref" href="#1134DAG" title='DAG' data-ref="1134DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::TRUNCATE" title='llvm::ISD::NodeType::TRUNCATE' data-ref="llvm::ISD::NodeType::TRUNCATE">TRUNCATE</a>, <a class="local col5 ref" href="#1135DL" title='DL' data-ref="1135DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col8 ref" href="#1138MemVT" title='MemVT' data-ref="1138MemVT">MemVT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#1143NewLD" title='NewLD' data-ref="1143NewLD">NewLD</a>),</td></tr>
<tr><th id="6744">6744</th><td>        <a class="local col3 ref" href="#1143NewLD" title='NewLD' data-ref="1143NewLD">NewLD</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue8getValueEj" title='llvm::SDValue::getValue' data-ref="_ZNK4llvm7SDValue8getValueEj">getValue</a>(<var>1</var>)</td></tr>
<tr><th id="6745">6745</th><td>      };</td></tr>
<tr><th id="6746">6746</th><td></td></tr>
<tr><th id="6747">6747</th><td>      <b>return</b> <a class="local col4 ref" href="#1134DAG" title='DAG' data-ref="1134DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getMergeValuesENS_8ArrayRefINS_7SDValueEEERKNS_5SDLocE" title='llvm::SelectionDAG::getMergeValues' data-ref="_ZN4llvm12SelectionDAG14getMergeValuesENS_8ArrayRefINS_7SDValueEEERKNS_5SDLocE">getMergeValues</a>(<a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERAT__KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERAT__KT_"></a><a class="local col4 ref" href="#1144Ops" title='Ops' data-ref="1144Ops">Ops</a>, <a class="local col5 ref" href="#1135DL" title='DL' data-ref="1135DL">DL</a>);</td></tr>
<tr><th id="6748">6748</th><td>    }</td></tr>
<tr><th id="6749">6749</th><td></td></tr>
<tr><th id="6750">6750</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>, <var>3</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col5 decl" id="1145Elts" title='Elts' data-type='SmallVector&lt;llvm::SDValue, 3&gt;' data-ref="1145Elts">Elts</dfn>;</td></tr>
<tr><th id="6751">6751</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="1146I" title='I' data-type='unsigned int' data-ref="1146I">I</dfn> = <var>0</var>, <dfn class="local col7 decl" id="1147N" title='N' data-type='unsigned int' data-ref="1147N">N</dfn> = <a class="local col8 ref" href="#1138MemVT" title='MemVT' data-ref="1138MemVT">MemVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT20getVectorNumElementsEv" title='llvm::EVT::getVectorNumElements' data-ref="_ZNK4llvm3EVT20getVectorNumElementsEv">getVectorNumElements</a>(); <a class="local col6 ref" href="#1146I" title='I' data-ref="1146I">I</a> != <a class="local col7 ref" href="#1147N" title='N' data-ref="1147N">N</a>; ++<a class="local col6 ref" href="#1146I" title='I' data-ref="1146I">I</a>) {</td></tr>
<tr><th id="6752">6752</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="1148Elt" title='Elt' data-type='llvm::SDValue' data-ref="1148Elt">Elt</dfn> = <a class="local col4 ref" href="#1134DAG" title='DAG' data-ref="1134DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SRL" title='llvm::ISD::NodeType::SRL' data-ref="llvm::ISD::NodeType::SRL">SRL</a>, <a class="local col5 ref" href="#1135DL" title='DL' data-ref="1135DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#1143NewLD" title='NewLD' data-ref="1143NewLD">NewLD</a>,</td></tr>
<tr><th id="6753">6753</th><td>                                <a class="local col4 ref" href="#1134DAG" title='DAG' data-ref="1134DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb" title='llvm::SelectionDAG::getConstant' data-ref="_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb">getConstant</a>(<a class="local col6 ref" href="#1146I" title='I' data-ref="1146I">I</a>, <a class="local col5 ref" href="#1135DL" title='DL' data-ref="1135DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>));</td></tr>
<tr><th id="6754">6754</th><td></td></tr>
<tr><th id="6755">6755</th><td>      <a class="local col5 ref" href="#1145Elts" title='Elts' data-ref="1145Elts">Elts</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col4 ref" href="#1134DAG" title='DAG' data-ref="1134DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::TRUNCATE" title='llvm::ISD::NodeType::TRUNCATE' data-ref="llvm::ISD::NodeType::TRUNCATE">TRUNCATE</a>, <a class="local col5 ref" href="#1135DL" title='DL' data-ref="1135DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i1" title='llvm::MVT::SimpleValueType::i1' data-ref="llvm::MVT::SimpleValueType::i1">i1</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#1148Elt" title='Elt' data-ref="1148Elt">Elt</a>));</td></tr>
<tr><th id="6756">6756</th><td>    }</td></tr>
<tr><th id="6757">6757</th><td></td></tr>
<tr><th id="6758">6758</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="1149Ops" title='Ops' data-type='llvm::SDValue [2]' data-ref="1149Ops">Ops</dfn>[] = {</td></tr>
<tr><th id="6759">6759</th><td>      <a class="local col4 ref" href="#1134DAG" title='DAG' data-ref="1134DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getBuildVectorENS_3EVTERKNS_5SDLocENS_8ArrayRefINS_7SDValueEEE" title='llvm::SelectionDAG::getBuildVector' data-ref="_ZN4llvm12SelectionDAG14getBuildVectorENS_3EVTERKNS_5SDLocENS_8ArrayRefINS_7SDValueEEE">getBuildVector</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col8 ref" href="#1138MemVT" title='MemVT' data-ref="1138MemVT">MemVT</a>, <a class="local col5 ref" href="#1135DL" title='DL' data-ref="1135DL">DL</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col5 ref" href="#1145Elts" title='Elts' data-ref="1145Elts">Elts</a>),</td></tr>
<tr><th id="6760">6760</th><td>      <a class="local col3 ref" href="#1143NewLD" title='NewLD' data-ref="1143NewLD">NewLD</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue8getValueEj" title='llvm::SDValue::getValue' data-ref="_ZNK4llvm7SDValue8getValueEj">getValue</a>(<var>1</var>)</td></tr>
<tr><th id="6761">6761</th><td>    };</td></tr>
<tr><th id="6762">6762</th><td></td></tr>
<tr><th id="6763">6763</th><td>    <b>return</b> <a class="local col4 ref" href="#1134DAG" title='DAG' data-ref="1134DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getMergeValuesENS_8ArrayRefINS_7SDValueEEERKNS_5SDLocE" title='llvm::SelectionDAG::getMergeValues' data-ref="_ZN4llvm12SelectionDAG14getMergeValuesENS_8ArrayRefINS_7SDValueEEERKNS_5SDLocE">getMergeValues</a>(<a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERAT__KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERAT__KT_"></a><a class="local col9 ref" href="#1149Ops" title='Ops' data-ref="1149Ops">Ops</a>, <a class="local col5 ref" href="#1135DL" title='DL' data-ref="1135DL">DL</a>);</td></tr>
<tr><th id="6764">6764</th><td>  }</td></tr>
<tr><th id="6765">6765</th><td></td></tr>
<tr><th id="6766">6766</th><td>  <b>if</b> (!<a class="local col8 ref" href="#1138MemVT" title='MemVT' data-ref="1138MemVT">MemVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT8isVectorEv" title='llvm::EVT::isVector' data-ref="_ZNK4llvm3EVT8isVectorEv">isVector</a>())</td></tr>
<tr><th id="6767">6767</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="6768">6768</th><td></td></tr>
<tr><th id="6769">6769</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Op.getValueType().getVectorElementType() == MVT::i32 &amp;&amp; &quot;Custom lowering for non-i32 vectors hasn&apos;t been implemented.&quot;) ? void (0) : __assert_fail (&quot;Op.getValueType().getVectorElementType() == MVT::i32 &amp;&amp; \&quot;Custom lowering for non-i32 vectors hasn&apos;t been implemented.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIISelLowering.cpp&quot;, 6770, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#1133Op" title='Op' data-ref="1133Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>().<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT20getVectorElementTypeEv" title='llvm::EVT::getVectorElementType' data-ref="_ZNK4llvm3EVT20getVectorElementTypeEv">getVectorElementType</a>() <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a> &amp;&amp;</td></tr>
<tr><th id="6770">6770</th><td>         <q>"Custom lowering for non-i32 vectors hasn't been implemented."</q>);</td></tr>
<tr><th id="6771">6771</th><td></td></tr>
<tr><th id="6772">6772</th><td>  <b>if</b> (!<a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase18allowsMemoryAccessERNS_11LLVMContextERKNS_10DataLayoutENS_3EVTERKNS_17MachineMemOperandEPb" title='llvm::TargetLoweringBase::allowsMemoryAccess' data-ref="_ZNK4llvm18TargetLoweringBase18allowsMemoryAccessERNS_11LLVMContextERKNS_10DataLayoutENS_3EVTERKNS_17MachineMemOperandEPb">allowsMemoryAccess</a>(<span class='refarg'>*<a class="local col4 ref" href="#1134DAG" title='DAG' data-ref="1134DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG10getContextEv" title='llvm::SelectionDAG::getContext' data-ref="_ZNK4llvm12SelectionDAG10getContextEv">getContext</a>()</span>, <a class="local col4 ref" href="#1134DAG" title='DAG' data-ref="1134DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG13getDataLayoutEv" title='llvm::SelectionDAG::getDataLayout' data-ref="_ZNK4llvm12SelectionDAG13getDataLayoutEv">getDataLayout</a>(), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col8 ref" href="#1138MemVT" title='MemVT' data-ref="1138MemVT">MemVT</a>,</td></tr>
<tr><th id="6773">6773</th><td>                          *<a class="local col6 ref" href="#1136Load" title='Load' data-ref="1136Load">Load</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm9MemSDNode13getMemOperandEv" title='llvm::MemSDNode::getMemOperand' data-ref="_ZNK4llvm9MemSDNode13getMemOperandEv">getMemOperand</a>())) {</td></tr>
<tr><th id="6774">6774</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev"></a><dfn class="local col0 decl" id="1150Ops" title='Ops' data-type='llvm::SDValue [2]' data-ref="1150Ops">Ops</dfn>[<var>2</var>];</td></tr>
<tr><th id="6775">6775</th><td>    <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/tuple.html#_ZSt3tieDpRT_" title='std::tie' data-ref="_ZSt3tieDpRT_">tie</a>(<span class='refarg'><a class="local col0 ref" href="#1150Ops" title='Ops' data-ref="1150Ops">Ops</a>[<var>0</var>]</span>, <span class='refarg'><a class="local col0 ref" href="#1150Ops" title='Ops' data-ref="1150Ops">Ops</a>[<var>1</var>]</span>) <a class="ref" href="../../../../../include/c++/7/tuple.html#_ZNSt5tupleIJT_T0_EEaSEOSt4pairIT_T0_E" title='std::tuple&lt;type-parameter-0-0, type-parameter-0-1&gt;::operator=' data-ref="_ZNSt5tupleIJT_T0_EEaSEOSt4pairIT_T0_E">=</a> <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm14TargetLowering19expandUnalignedLoadEPNS_10LoadSDNodeERNS_12SelectionDAGE" title='llvm::TargetLowering::expandUnalignedLoad' data-ref="_ZNK4llvm14TargetLowering19expandUnalignedLoadEPNS_10LoadSDNodeERNS_12SelectionDAGE">expandUnalignedLoad</a>(<a class="local col6 ref" href="#1136Load" title='Load' data-ref="1136Load">Load</a>, <span class='refarg'><a class="local col4 ref" href="#1134DAG" title='DAG' data-ref="1134DAG">DAG</a></span>);</td></tr>
<tr><th id="6776">6776</th><td>    <b>return</b> <a class="local col4 ref" href="#1134DAG" title='DAG' data-ref="1134DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getMergeValuesENS_8ArrayRefINS_7SDValueEEERKNS_5SDLocE" title='llvm::SelectionDAG::getMergeValues' data-ref="_ZN4llvm12SelectionDAG14getMergeValuesENS_8ArrayRefINS_7SDValueEEERKNS_5SDLocE">getMergeValues</a>(<a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERAT__KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERAT__KT_"></a><a class="local col0 ref" href="#1150Ops" title='Ops' data-ref="1150Ops">Ops</a>, <a class="local col5 ref" href="#1135DL" title='DL' data-ref="1135DL">DL</a>);</td></tr>
<tr><th id="6777">6777</th><td>  }</td></tr>
<tr><th id="6778">6778</th><td></td></tr>
<tr><th id="6779">6779</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="1151Alignment" title='Alignment' data-type='unsigned int' data-ref="1151Alignment">Alignment</dfn> = <a class="local col6 ref" href="#1136Load" title='Load' data-ref="1136Load">Load</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm9MemSDNode12getAlignmentEv" title='llvm::MemSDNode::getAlignment' data-ref="_ZNK4llvm9MemSDNode12getAlignmentEv">getAlignment</a>();</td></tr>
<tr><th id="6780">6780</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="1152AS" title='AS' data-type='unsigned int' data-ref="1152AS">AS</dfn> = <a class="local col6 ref" href="#1136Load" title='Load' data-ref="1136Load">Load</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm9MemSDNode15getAddressSpaceEv" title='llvm::MemSDNode::getAddressSpace' data-ref="_ZNK4llvm9MemSDNode15getAddressSpaceEv">getAddressSpace</a>();</td></tr>
<tr><th id="6781">6781</th><td>  <b>if</b> (<a class="member" href="SIISelLowering.h.html#llvm::SITargetLowering::Subtarget" title='llvm::SITargetLowering::Subtarget' data-ref="llvm::SITargetLowering::Subtarget">Subtarget</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget19hasLDSMisalignedBugEv" title='llvm::GCNSubtarget::hasLDSMisalignedBug' data-ref="_ZNK4llvm12GCNSubtarget19hasLDSMisalignedBugEv">hasLDSMisalignedBug</a>() &amp;&amp;</td></tr>
<tr><th id="6782">6782</th><td>      <a class="local col2 ref" href="#1152AS" title='AS' data-ref="1152AS">AS</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::FLAT_ADDRESS" title='AMDGPUAS::FLAT_ADDRESS' data-ref="AMDGPUAS::FLAT_ADDRESS">FLAT_ADDRESS</a> &amp;&amp;</td></tr>
<tr><th id="6783">6783</th><td>      <a class="local col1 ref" href="#1151Alignment" title='Alignment' data-ref="1151Alignment">Alignment</a> &lt; <a class="local col8 ref" href="#1138MemVT" title='MemVT' data-ref="1138MemVT">MemVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT12getStoreSizeEv" title='llvm::EVT::getStoreSize' data-ref="_ZNK4llvm3EVT12getStoreSizeEv">getStoreSize</a>() &amp;&amp; <a class="local col8 ref" href="#1138MemVT" title='MemVT' data-ref="1138MemVT">MemVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getSizeInBitsEv" title='llvm::EVT::getSizeInBits' data-ref="_ZNK4llvm3EVT13getSizeInBitsEv">getSizeInBits</a>() &gt; <var>32</var>) {</td></tr>
<tr><th id="6784">6784</th><td>    <b>return</b> <a class="member" href="AMDGPUISelLowering.h.html#_ZNK4llvm20AMDGPUTargetLowering15SplitVectorLoadENS_7SDValueERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::SplitVectorLoad' data-ref="_ZNK4llvm20AMDGPUTargetLowering15SplitVectorLoadENS_7SDValueERNS_12SelectionDAGE">SplitVectorLoad</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#1133Op" title='Op' data-ref="1133Op">Op</a>, <span class='refarg'><a class="local col4 ref" href="#1134DAG" title='DAG' data-ref="1134DAG">DAG</a></span>);</td></tr>
<tr><th id="6785">6785</th><td>  }</td></tr>
<tr><th id="6786">6786</th><td></td></tr>
<tr><th id="6787">6787</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="1153MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="1153MF">MF</dfn> = <a class="local col4 ref" href="#1134DAG" title='DAG' data-ref="1134DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG18getMachineFunctionEv" title='llvm::SelectionDAG::getMachineFunction' data-ref="_ZNK4llvm12SelectionDAG18getMachineFunctionEv">getMachineFunction</a>();</td></tr>
<tr><th id="6788">6788</th><td>  <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col4 decl" id="1154MFI" title='MFI' data-type='llvm::SIMachineFunctionInfo *' data-ref="1154MFI">MFI</dfn> = <a class="local col3 ref" href="#1153MF" title='MF' data-ref="1153MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="6789">6789</th><td>  <i>// If there is a possibilty that flat instruction access scratch memory</i></td></tr>
<tr><th id="6790">6790</th><td><i>  // then we need to use the same legalization rules we use for private.</i></td></tr>
<tr><th id="6791">6791</th><td>  <b>if</b> (<a class="local col2 ref" href="#1152AS" title='AS' data-ref="1152AS">AS</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::FLAT_ADDRESS" title='AMDGPUAS::FLAT_ADDRESS' data-ref="AMDGPUAS::FLAT_ADDRESS">FLAT_ADDRESS</a>)</td></tr>
<tr><th id="6792">6792</th><td>    <a class="local col2 ref" href="#1152AS" title='AS' data-ref="1152AS">AS</a> = <a class="local col4 ref" href="#1154MFI" title='MFI' data-ref="1154MFI">MFI</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo18hasFlatScratchInitEv" title='llvm::SIMachineFunctionInfo::hasFlatScratchInit' data-ref="_ZNK4llvm21SIMachineFunctionInfo18hasFlatScratchInitEv">hasFlatScratchInit</a>() ?</td></tr>
<tr><th id="6793">6793</th><td>         <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::PRIVATE_ADDRESS" title='AMDGPUAS::PRIVATE_ADDRESS' data-ref="AMDGPUAS::PRIVATE_ADDRESS">PRIVATE_ADDRESS</a> : <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::GLOBAL_ADDRESS" title='AMDGPUAS::GLOBAL_ADDRESS' data-ref="AMDGPUAS::GLOBAL_ADDRESS">GLOBAL_ADDRESS</a>;</td></tr>
<tr><th id="6794">6794</th><td></td></tr>
<tr><th id="6795">6795</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="1155NumElements" title='NumElements' data-type='unsigned int' data-ref="1155NumElements">NumElements</dfn> = <a class="local col8 ref" href="#1138MemVT" title='MemVT' data-ref="1138MemVT">MemVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT20getVectorNumElementsEv" title='llvm::EVT::getVectorNumElements' data-ref="_ZNK4llvm3EVT20getVectorNumElementsEv">getVectorNumElements</a>();</td></tr>
<tr><th id="6796">6796</th><td></td></tr>
<tr><th id="6797">6797</th><td>  <b>if</b> (<a class="local col2 ref" href="#1152AS" title='AS' data-ref="1152AS">AS</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::CONSTANT_ADDRESS" title='AMDGPUAS::CONSTANT_ADDRESS' data-ref="AMDGPUAS::CONSTANT_ADDRESS">CONSTANT_ADDRESS</a> ||</td></tr>
<tr><th id="6798">6798</th><td>      <a class="local col2 ref" href="#1152AS" title='AS' data-ref="1152AS">AS</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::CONSTANT_ADDRESS_32BIT" title='AMDGPUAS::CONSTANT_ADDRESS_32BIT' data-ref="AMDGPUAS::CONSTANT_ADDRESS_32BIT">CONSTANT_ADDRESS_32BIT</a>) {</td></tr>
<tr><th id="6799">6799</th><td>    <b>if</b> (!<a class="local col3 ref" href="#1133Op" title='Op' data-ref="1133Op">Op</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode11isDivergentEv" title='llvm::SDNode::isDivergent' data-ref="_ZNK4llvm6SDNode11isDivergentEv">isDivergent</a>() &amp;&amp; <a class="local col1 ref" href="#1151Alignment" title='Alignment' data-ref="1151Alignment">Alignment</a> &gt;= <var>4</var> &amp;&amp; <a class="local col5 ref" href="#1155NumElements" title='NumElements' data-ref="1155NumElements">NumElements</a> &lt; <var>32</var>) {</td></tr>
<tr><th id="6800">6800</th><td>      <b>if</b> (<a class="local col8 ref" href="#1138MemVT" title='MemVT' data-ref="1138MemVT">MemVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT16isPow2VectorTypeEv" title='llvm::EVT::isPow2VectorType' data-ref="_ZNK4llvm3EVT16isPow2VectorTypeEv">isPow2VectorType</a>())</td></tr>
<tr><th id="6801">6801</th><td>        <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="6802">6802</th><td>      <b>if</b> (<a class="local col5 ref" href="#1155NumElements" title='NumElements' data-ref="1155NumElements">NumElements</a> == <var>3</var>)</td></tr>
<tr><th id="6803">6803</th><td>        <b>return</b> <a class="member" href="AMDGPUISelLowering.h.html#_ZNK4llvm20AMDGPUTargetLowering15WidenVectorLoadENS_7SDValueERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::WidenVectorLoad' data-ref="_ZNK4llvm20AMDGPUTargetLowering15WidenVectorLoadENS_7SDValueERNS_12SelectionDAGE">WidenVectorLoad</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#1133Op" title='Op' data-ref="1133Op">Op</a>, <span class='refarg'><a class="local col4 ref" href="#1134DAG" title='DAG' data-ref="1134DAG">DAG</a></span>);</td></tr>
<tr><th id="6804">6804</th><td>      <b>return</b> <a class="member" href="AMDGPUISelLowering.h.html#_ZNK4llvm20AMDGPUTargetLowering15SplitVectorLoadENS_7SDValueERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::SplitVectorLoad' data-ref="_ZNK4llvm20AMDGPUTargetLowering15SplitVectorLoadENS_7SDValueERNS_12SelectionDAGE">SplitVectorLoad</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#1133Op" title='Op' data-ref="1133Op">Op</a>, <span class='refarg'><a class="local col4 ref" href="#1134DAG" title='DAG' data-ref="1134DAG">DAG</a></span>);</td></tr>
<tr><th id="6805">6805</th><td>    }</td></tr>
<tr><th id="6806">6806</th><td>    <i>// Non-uniform loads will be selected to MUBUF instructions, so they</i></td></tr>
<tr><th id="6807">6807</th><td><i>    // have the same legalization requirements as global and private</i></td></tr>
<tr><th id="6808">6808</th><td><i>    // loads.</i></td></tr>
<tr><th id="6809">6809</th><td><i>    //</i></td></tr>
<tr><th id="6810">6810</th><td>  }</td></tr>
<tr><th id="6811">6811</th><td></td></tr>
<tr><th id="6812">6812</th><td>  <b>if</b> (<a class="local col2 ref" href="#1152AS" title='AS' data-ref="1152AS">AS</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::CONSTANT_ADDRESS" title='AMDGPUAS::CONSTANT_ADDRESS' data-ref="AMDGPUAS::CONSTANT_ADDRESS">CONSTANT_ADDRESS</a> ||</td></tr>
<tr><th id="6813">6813</th><td>      <a class="local col2 ref" href="#1152AS" title='AS' data-ref="1152AS">AS</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::CONSTANT_ADDRESS_32BIT" title='AMDGPUAS::CONSTANT_ADDRESS_32BIT' data-ref="AMDGPUAS::CONSTANT_ADDRESS_32BIT">CONSTANT_ADDRESS_32BIT</a> ||</td></tr>
<tr><th id="6814">6814</th><td>      <a class="local col2 ref" href="#1152AS" title='AS' data-ref="1152AS">AS</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::GLOBAL_ADDRESS" title='AMDGPUAS::GLOBAL_ADDRESS' data-ref="AMDGPUAS::GLOBAL_ADDRESS">GLOBAL_ADDRESS</a>) {</td></tr>
<tr><th id="6815">6815</th><td>    <b>if</b> (<a class="member" href="SIISelLowering.h.html#llvm::SITargetLowering::Subtarget" title='llvm::SITargetLowering::Subtarget' data-ref="llvm::SITargetLowering::Subtarget">Subtarget</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget26getScalarizeGlobalBehaviorEv" title='llvm::GCNSubtarget::getScalarizeGlobalBehavior' data-ref="_ZNK4llvm12GCNSubtarget26getScalarizeGlobalBehaviorEv">getScalarizeGlobalBehavior</a>() &amp;&amp; !<a class="local col3 ref" href="#1133Op" title='Op' data-ref="1133Op">Op</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode11isDivergentEv" title='llvm::SDNode::isDivergent' data-ref="_ZNK4llvm6SDNode11isDivergentEv">isDivergent</a>() &amp;&amp;</td></tr>
<tr><th id="6816">6816</th><td>        !<a class="local col6 ref" href="#1136Load" title='Load' data-ref="1136Load">Load</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm9MemSDNode10isVolatileEv" title='llvm::MemSDNode::isVolatile' data-ref="_ZNK4llvm9MemSDNode10isVolatileEv">isVolatile</a>() &amp;&amp; <a class="member" href="#_ZNK4llvm16SITargetLowering31isMemOpHasNoClobberedMemOperandEPKNS_6SDNodeE" title='llvm::SITargetLowering::isMemOpHasNoClobberedMemOperand' data-ref="_ZNK4llvm16SITargetLowering31isMemOpHasNoClobberedMemOperandEPKNS_6SDNodeE">isMemOpHasNoClobberedMemOperand</a>(<a class="local col6 ref" href="#1136Load" title='Load' data-ref="1136Load">Load</a>) &amp;&amp;</td></tr>
<tr><th id="6817">6817</th><td>        <a class="local col1 ref" href="#1151Alignment" title='Alignment' data-ref="1151Alignment">Alignment</a> &gt;= <var>4</var> &amp;&amp; <a class="local col5 ref" href="#1155NumElements" title='NumElements' data-ref="1155NumElements">NumElements</a> &lt; <var>32</var>) {</td></tr>
<tr><th id="6818">6818</th><td>      <b>if</b> (<a class="local col8 ref" href="#1138MemVT" title='MemVT' data-ref="1138MemVT">MemVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT16isPow2VectorTypeEv" title='llvm::EVT::isPow2VectorType' data-ref="_ZNK4llvm3EVT16isPow2VectorTypeEv">isPow2VectorType</a>())</td></tr>
<tr><th id="6819">6819</th><td>        <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="6820">6820</th><td>      <b>if</b> (<a class="local col5 ref" href="#1155NumElements" title='NumElements' data-ref="1155NumElements">NumElements</a> == <var>3</var>)</td></tr>
<tr><th id="6821">6821</th><td>        <b>return</b> <a class="member" href="AMDGPUISelLowering.h.html#_ZNK4llvm20AMDGPUTargetLowering15WidenVectorLoadENS_7SDValueERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::WidenVectorLoad' data-ref="_ZNK4llvm20AMDGPUTargetLowering15WidenVectorLoadENS_7SDValueERNS_12SelectionDAGE">WidenVectorLoad</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#1133Op" title='Op' data-ref="1133Op">Op</a>, <span class='refarg'><a class="local col4 ref" href="#1134DAG" title='DAG' data-ref="1134DAG">DAG</a></span>);</td></tr>
<tr><th id="6822">6822</th><td>      <b>return</b> <a class="member" href="AMDGPUISelLowering.h.html#_ZNK4llvm20AMDGPUTargetLowering15SplitVectorLoadENS_7SDValueERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::SplitVectorLoad' data-ref="_ZNK4llvm20AMDGPUTargetLowering15SplitVectorLoadENS_7SDValueERNS_12SelectionDAGE">SplitVectorLoad</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#1133Op" title='Op' data-ref="1133Op">Op</a>, <span class='refarg'><a class="local col4 ref" href="#1134DAG" title='DAG' data-ref="1134DAG">DAG</a></span>);</td></tr>
<tr><th id="6823">6823</th><td>    }</td></tr>
<tr><th id="6824">6824</th><td>    <i>// Non-uniform loads will be selected to MUBUF instructions, so they</i></td></tr>
<tr><th id="6825">6825</th><td><i>    // have the same legalization requirements as global and private</i></td></tr>
<tr><th id="6826">6826</th><td><i>    // loads.</i></td></tr>
<tr><th id="6827">6827</th><td><i>    //</i></td></tr>
<tr><th id="6828">6828</th><td>  }</td></tr>
<tr><th id="6829">6829</th><td>  <b>if</b> (<a class="local col2 ref" href="#1152AS" title='AS' data-ref="1152AS">AS</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::CONSTANT_ADDRESS" title='AMDGPUAS::CONSTANT_ADDRESS' data-ref="AMDGPUAS::CONSTANT_ADDRESS">CONSTANT_ADDRESS</a> ||</td></tr>
<tr><th id="6830">6830</th><td>      <a class="local col2 ref" href="#1152AS" title='AS' data-ref="1152AS">AS</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::CONSTANT_ADDRESS_32BIT" title='AMDGPUAS::CONSTANT_ADDRESS_32BIT' data-ref="AMDGPUAS::CONSTANT_ADDRESS_32BIT">CONSTANT_ADDRESS_32BIT</a> ||</td></tr>
<tr><th id="6831">6831</th><td>      <a class="local col2 ref" href="#1152AS" title='AS' data-ref="1152AS">AS</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::GLOBAL_ADDRESS" title='AMDGPUAS::GLOBAL_ADDRESS' data-ref="AMDGPUAS::GLOBAL_ADDRESS">GLOBAL_ADDRESS</a> ||</td></tr>
<tr><th id="6832">6832</th><td>      <a class="local col2 ref" href="#1152AS" title='AS' data-ref="1152AS">AS</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::FLAT_ADDRESS" title='AMDGPUAS::FLAT_ADDRESS' data-ref="AMDGPUAS::FLAT_ADDRESS">FLAT_ADDRESS</a>) {</td></tr>
<tr><th id="6833">6833</th><td>    <b>if</b> (<a class="local col5 ref" href="#1155NumElements" title='NumElements' data-ref="1155NumElements">NumElements</a> &gt; <var>4</var>)</td></tr>
<tr><th id="6834">6834</th><td>      <b>return</b> <a class="member" href="AMDGPUISelLowering.h.html#_ZNK4llvm20AMDGPUTargetLowering15SplitVectorLoadENS_7SDValueERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::SplitVectorLoad' data-ref="_ZNK4llvm20AMDGPUTargetLowering15SplitVectorLoadENS_7SDValueERNS_12SelectionDAGE">SplitVectorLoad</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#1133Op" title='Op' data-ref="1133Op">Op</a>, <span class='refarg'><a class="local col4 ref" href="#1134DAG" title='DAG' data-ref="1134DAG">DAG</a></span>);</td></tr>
<tr><th id="6835">6835</th><td>    <i>// v3 loads not supported on SI.</i></td></tr>
<tr><th id="6836">6836</th><td>    <b>if</b> (<a class="local col5 ref" href="#1155NumElements" title='NumElements' data-ref="1155NumElements">NumElements</a> == <var>3</var> &amp;&amp; !<a class="member" href="SIISelLowering.h.html#llvm::SITargetLowering::Subtarget" title='llvm::SITargetLowering::Subtarget' data-ref="llvm::SITargetLowering::Subtarget">Subtarget</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget20hasDwordx3LoadStoresEv" title='llvm::GCNSubtarget::hasDwordx3LoadStores' data-ref="_ZNK4llvm12GCNSubtarget20hasDwordx3LoadStoresEv">hasDwordx3LoadStores</a>())</td></tr>
<tr><th id="6837">6837</th><td>      <b>return</b> <a class="member" href="AMDGPUISelLowering.h.html#_ZNK4llvm20AMDGPUTargetLowering15WidenVectorLoadENS_7SDValueERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::WidenVectorLoad' data-ref="_ZNK4llvm20AMDGPUTargetLowering15WidenVectorLoadENS_7SDValueERNS_12SelectionDAGE">WidenVectorLoad</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#1133Op" title='Op' data-ref="1133Op">Op</a>, <span class='refarg'><a class="local col4 ref" href="#1134DAG" title='DAG' data-ref="1134DAG">DAG</a></span>);</td></tr>
<tr><th id="6838">6838</th><td>    <i>// v3 and v4 loads are supported for private and global memory.</i></td></tr>
<tr><th id="6839">6839</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="6840">6840</th><td>  }</td></tr>
<tr><th id="6841">6841</th><td>  <b>if</b> (<a class="local col2 ref" href="#1152AS" title='AS' data-ref="1152AS">AS</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::PRIVATE_ADDRESS" title='AMDGPUAS::PRIVATE_ADDRESS' data-ref="AMDGPUAS::PRIVATE_ADDRESS">PRIVATE_ADDRESS</a>) {</td></tr>
<tr><th id="6842">6842</th><td>    <i>// Depending on the setting of the private_element_size field in the</i></td></tr>
<tr><th id="6843">6843</th><td><i>    // resource descriptor, we can only make private accesses up to a certain</i></td></tr>
<tr><th id="6844">6844</th><td><i>    // size.</i></td></tr>
<tr><th id="6845">6845</th><td>    <b>switch</b> (<a class="member" href="SIISelLowering.h.html#llvm::SITargetLowering::Subtarget" title='llvm::SITargetLowering::Subtarget' data-ref="llvm::SITargetLowering::Subtarget">Subtarget</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget24getMaxPrivateElementSizeEv" title='llvm::GCNSubtarget::getMaxPrivateElementSize' data-ref="_ZNK4llvm12GCNSubtarget24getMaxPrivateElementSizeEv">getMaxPrivateElementSize</a>()) {</td></tr>
<tr><th id="6846">6846</th><td>    <b>case</b> <var>4</var>:</td></tr>
<tr><th id="6847">6847</th><td>      <b>return</b> <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm14TargetLowering19scalarizeVectorLoadEPNS_10LoadSDNodeERNS_12SelectionDAGE" title='llvm::TargetLowering::scalarizeVectorLoad' data-ref="_ZNK4llvm14TargetLowering19scalarizeVectorLoadEPNS_10LoadSDNodeERNS_12SelectionDAGE">scalarizeVectorLoad</a>(<a class="local col6 ref" href="#1136Load" title='Load' data-ref="1136Load">Load</a>, <span class='refarg'><a class="local col4 ref" href="#1134DAG" title='DAG' data-ref="1134DAG">DAG</a></span>);</td></tr>
<tr><th id="6848">6848</th><td>    <b>case</b> <var>8</var>:</td></tr>
<tr><th id="6849">6849</th><td>      <b>if</b> (<a class="local col5 ref" href="#1155NumElements" title='NumElements' data-ref="1155NumElements">NumElements</a> &gt; <var>2</var>)</td></tr>
<tr><th id="6850">6850</th><td>        <b>return</b> <a class="member" href="AMDGPUISelLowering.h.html#_ZNK4llvm20AMDGPUTargetLowering15SplitVectorLoadENS_7SDValueERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::SplitVectorLoad' data-ref="_ZNK4llvm20AMDGPUTargetLowering15SplitVectorLoadENS_7SDValueERNS_12SelectionDAGE">SplitVectorLoad</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#1133Op" title='Op' data-ref="1133Op">Op</a>, <span class='refarg'><a class="local col4 ref" href="#1134DAG" title='DAG' data-ref="1134DAG">DAG</a></span>);</td></tr>
<tr><th id="6851">6851</th><td>      <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="6852">6852</th><td>    <b>case</b> <var>16</var>:</td></tr>
<tr><th id="6853">6853</th><td>      <i>// Same as global/flat</i></td></tr>
<tr><th id="6854">6854</th><td>      <b>if</b> (<a class="local col5 ref" href="#1155NumElements" title='NumElements' data-ref="1155NumElements">NumElements</a> &gt; <var>4</var>)</td></tr>
<tr><th id="6855">6855</th><td>        <b>return</b> <a class="member" href="AMDGPUISelLowering.h.html#_ZNK4llvm20AMDGPUTargetLowering15SplitVectorLoadENS_7SDValueERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::SplitVectorLoad' data-ref="_ZNK4llvm20AMDGPUTargetLowering15SplitVectorLoadENS_7SDValueERNS_12SelectionDAGE">SplitVectorLoad</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#1133Op" title='Op' data-ref="1133Op">Op</a>, <span class='refarg'><a class="local col4 ref" href="#1134DAG" title='DAG' data-ref="1134DAG">DAG</a></span>);</td></tr>
<tr><th id="6856">6856</th><td>      <i>// v3 loads not supported on SI.</i></td></tr>
<tr><th id="6857">6857</th><td>      <b>if</b> (<a class="local col5 ref" href="#1155NumElements" title='NumElements' data-ref="1155NumElements">NumElements</a> == <var>3</var> &amp;&amp; !<a class="member" href="SIISelLowering.h.html#llvm::SITargetLowering::Subtarget" title='llvm::SITargetLowering::Subtarget' data-ref="llvm::SITargetLowering::Subtarget">Subtarget</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget20hasDwordx3LoadStoresEv" title='llvm::GCNSubtarget::hasDwordx3LoadStores' data-ref="_ZNK4llvm12GCNSubtarget20hasDwordx3LoadStoresEv">hasDwordx3LoadStores</a>())</td></tr>
<tr><th id="6858">6858</th><td>        <b>return</b> <a class="member" href="AMDGPUISelLowering.h.html#_ZNK4llvm20AMDGPUTargetLowering15WidenVectorLoadENS_7SDValueERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::WidenVectorLoad' data-ref="_ZNK4llvm20AMDGPUTargetLowering15WidenVectorLoadENS_7SDValueERNS_12SelectionDAGE">WidenVectorLoad</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#1133Op" title='Op' data-ref="1133Op">Op</a>, <span class='refarg'><a class="local col4 ref" href="#1134DAG" title='DAG' data-ref="1134DAG">DAG</a></span>);</td></tr>
<tr><th id="6859">6859</th><td>      <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="6860">6860</th><td>    <b>default</b>:</td></tr>
<tr><th id="6861">6861</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;unsupported private_element_size&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIISelLowering.cpp&quot;, 6861)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"unsupported private_element_size"</q>);</td></tr>
<tr><th id="6862">6862</th><td>    }</td></tr>
<tr><th id="6863">6863</th><td>  } <b>else</b> <b>if</b> (<a class="local col2 ref" href="#1152AS" title='AS' data-ref="1152AS">AS</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::LOCAL_ADDRESS" title='AMDGPUAS::LOCAL_ADDRESS' data-ref="AMDGPUAS::LOCAL_ADDRESS">LOCAL_ADDRESS</a>) {</td></tr>
<tr><th id="6864">6864</th><td>    <i>// Use ds_read_b128 if possible.</i></td></tr>
<tr><th id="6865">6865</th><td>    <b>if</b> (<a class="member" href="SIISelLowering.h.html#llvm::SITargetLowering::Subtarget" title='llvm::SITargetLowering::Subtarget' data-ref="llvm::SITargetLowering::Subtarget">Subtarget</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget8useDS128Ev" title='llvm::GCNSubtarget::useDS128' data-ref="_ZNK4llvm12GCNSubtarget8useDS128Ev">useDS128</a>() &amp;&amp; <a class="local col6 ref" href="#1136Load" title='Load' data-ref="1136Load">Load</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm9MemSDNode12getAlignmentEv" title='llvm::MemSDNode::getAlignment' data-ref="_ZNK4llvm9MemSDNode12getAlignmentEv">getAlignment</a>() &gt;= <var>16</var> &amp;&amp;</td></tr>
<tr><th id="6866">6866</th><td>        <a class="local col8 ref" href="#1138MemVT" title='MemVT' data-ref="1138MemVT">MemVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT12getStoreSizeEv" title='llvm::EVT::getStoreSize' data-ref="_ZNK4llvm3EVT12getStoreSizeEv">getStoreSize</a>() == <var>16</var>)</td></tr>
<tr><th id="6867">6867</th><td>      <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="6868">6868</th><td></td></tr>
<tr><th id="6869">6869</th><td>    <b>if</b> (<a class="local col5 ref" href="#1155NumElements" title='NumElements' data-ref="1155NumElements">NumElements</a> &gt; <var>2</var>)</td></tr>
<tr><th id="6870">6870</th><td>      <b>return</b> <a class="member" href="AMDGPUISelLowering.h.html#_ZNK4llvm20AMDGPUTargetLowering15SplitVectorLoadENS_7SDValueERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::SplitVectorLoad' data-ref="_ZNK4llvm20AMDGPUTargetLowering15SplitVectorLoadENS_7SDValueERNS_12SelectionDAGE">SplitVectorLoad</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#1133Op" title='Op' data-ref="1133Op">Op</a>, <span class='refarg'><a class="local col4 ref" href="#1134DAG" title='DAG' data-ref="1134DAG">DAG</a></span>);</td></tr>
<tr><th id="6871">6871</th><td></td></tr>
<tr><th id="6872">6872</th><td>    <i>// SI has a hardware bug in the LDS / GDS boounds checking: if the base</i></td></tr>
<tr><th id="6873">6873</th><td><i>    // address is negative, then the instruction is incorrectly treated as</i></td></tr>
<tr><th id="6874">6874</th><td><i>    // out-of-bounds even if base + offsets is in bounds. Split vectorized</i></td></tr>
<tr><th id="6875">6875</th><td><i>    // loads here to avoid emitting ds_read2_b32. We may re-combine the</i></td></tr>
<tr><th id="6876">6876</th><td><i>    // load later in the SILoadStoreOptimizer.</i></td></tr>
<tr><th id="6877">6877</th><td>    <b>if</b> (<a class="member" href="SIISelLowering.h.html#llvm::SITargetLowering::Subtarget" title='llvm::SITargetLowering::Subtarget' data-ref="llvm::SITargetLowering::Subtarget">Subtarget</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget13getGenerationEv" title='llvm::GCNSubtarget::getGeneration' data-ref="_ZNK4llvm12GCNSubtarget13getGenerationEv">getGeneration</a>() == <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget">AMDGPUSubtarget</a>::<a class="enum" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::Generation::SOUTHERN_ISLANDS" title='llvm::AMDGPUSubtarget::Generation::SOUTHERN_ISLANDS' data-ref="llvm::AMDGPUSubtarget::Generation::SOUTHERN_ISLANDS">SOUTHERN_ISLANDS</a> &amp;&amp;</td></tr>
<tr><th id="6878">6878</th><td>        <a class="local col5 ref" href="#1155NumElements" title='NumElements' data-ref="1155NumElements">NumElements</a> == <var>2</var> &amp;&amp; <a class="local col8 ref" href="#1138MemVT" title='MemVT' data-ref="1138MemVT">MemVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT12getStoreSizeEv" title='llvm::EVT::getStoreSize' data-ref="_ZNK4llvm3EVT12getStoreSizeEv">getStoreSize</a>() == <var>8</var> &amp;&amp;</td></tr>
<tr><th id="6879">6879</th><td>        <a class="local col6 ref" href="#1136Load" title='Load' data-ref="1136Load">Load</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm9MemSDNode12getAlignmentEv" title='llvm::MemSDNode::getAlignment' data-ref="_ZNK4llvm9MemSDNode12getAlignmentEv">getAlignment</a>() &lt; <var>8</var>) {</td></tr>
<tr><th id="6880">6880</th><td>      <b>return</b> <a class="member" href="AMDGPUISelLowering.h.html#_ZNK4llvm20AMDGPUTargetLowering15SplitVectorLoadENS_7SDValueERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::SplitVectorLoad' data-ref="_ZNK4llvm20AMDGPUTargetLowering15SplitVectorLoadENS_7SDValueERNS_12SelectionDAGE">SplitVectorLoad</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#1133Op" title='Op' data-ref="1133Op">Op</a>, <span class='refarg'><a class="local col4 ref" href="#1134DAG" title='DAG' data-ref="1134DAG">DAG</a></span>);</td></tr>
<tr><th id="6881">6881</th><td>    }</td></tr>
<tr><th id="6882">6882</th><td>  }</td></tr>
<tr><th id="6883">6883</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="6884">6884</th><td>}</td></tr>
<tr><th id="6885">6885</th><td></td></tr>
<tr><th id="6886">6886</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm16SITargetLowering11LowerSELECTENS_7SDValueERNS_12SelectionDAGE" title='llvm::SITargetLowering::LowerSELECT' data-ref="_ZNK4llvm16SITargetLowering11LowerSELECTENS_7SDValueERNS_12SelectionDAGE">LowerSELECT</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="1156Op" title='Op' data-type='llvm::SDValue' data-ref="1156Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col7 decl" id="1157DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="1157DAG">DAG</dfn>) <em>const</em> {</td></tr>
<tr><th id="6887">6887</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col8 decl" id="1158VT" title='VT' data-type='llvm::EVT' data-ref="1158VT">VT</dfn> = <a class="local col6 ref" href="#1156Op" title='Op' data-ref="1156Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>();</td></tr>
<tr><th id="6888">6888</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (VT.getSizeInBits() == 64) ? void (0) : __assert_fail (&quot;VT.getSizeInBits() == 64&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIISelLowering.cpp&quot;, 6888, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#1158VT" title='VT' data-ref="1158VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getSizeInBitsEv" title='llvm::EVT::getSizeInBits' data-ref="_ZNK4llvm3EVT13getSizeInBitsEv">getSizeInBits</a>() == <var>64</var>);</td></tr>
<tr><th id="6889">6889</th><td></td></tr>
<tr><th id="6890">6890</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col9 decl" id="1159DL" title='DL' data-type='llvm::SDLoc' data-ref="1159DL">DL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#1156Op" title='Op' data-ref="1156Op">Op</a>);</td></tr>
<tr><th id="6891">6891</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="1160Cond" title='Cond' data-type='llvm::SDValue' data-ref="1160Cond">Cond</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#1156Op" title='Op' data-ref="1156Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="6892">6892</th><td></td></tr>
<tr><th id="6893">6893</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="1161Zero" title='Zero' data-type='llvm::SDValue' data-ref="1161Zero">Zero</dfn> = <a class="local col7 ref" href="#1157DAG" title='DAG' data-ref="1157DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb" title='llvm::SelectionDAG::getConstant' data-ref="_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb">getConstant</a>(<var>0</var>, <a class="local col9 ref" href="#1159DL" title='DL' data-ref="1159DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="6894">6894</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="1162One" title='One' data-type='llvm::SDValue' data-ref="1162One">One</dfn> = <a class="local col7 ref" href="#1157DAG" title='DAG' data-ref="1157DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb" title='llvm::SelectionDAG::getConstant' data-ref="_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb">getConstant</a>(<var>1</var>, <a class="local col9 ref" href="#1159DL" title='DL' data-ref="1159DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="6895">6895</th><td></td></tr>
<tr><th id="6896">6896</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="1163LHS" title='LHS' data-type='llvm::SDValue' data-ref="1163LHS">LHS</dfn> = <a class="local col7 ref" href="#1157DAG" title='DAG' data-ref="1157DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BITCAST" title='llvm::ISD::NodeType::BITCAST' data-ref="llvm::ISD::NodeType::BITCAST">BITCAST</a>, <a class="local col9 ref" href="#1159DL" title='DL' data-ref="1159DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i32" title='llvm::MVT::SimpleValueType::v2i32' data-ref="llvm::MVT::SimpleValueType::v2i32">v2i32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#1156Op" title='Op' data-ref="1156Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="6897">6897</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="1164RHS" title='RHS' data-type='llvm::SDValue' data-ref="1164RHS">RHS</dfn> = <a class="local col7 ref" href="#1157DAG" title='DAG' data-ref="1157DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BITCAST" title='llvm::ISD::NodeType::BITCAST' data-ref="llvm::ISD::NodeType::BITCAST">BITCAST</a>, <a class="local col9 ref" href="#1159DL" title='DL' data-ref="1159DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i32" title='llvm::MVT::SimpleValueType::v2i32' data-ref="llvm::MVT::SimpleValueType::v2i32">v2i32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#1156Op" title='Op' data-ref="1156Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>2</var>));</td></tr>
<tr><th id="6898">6898</th><td></td></tr>
<tr><th id="6899">6899</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="1165Lo0" title='Lo0' data-type='llvm::SDValue' data-ref="1165Lo0">Lo0</dfn> = <a class="local col7 ref" href="#1157DAG" title='DAG' data-ref="1157DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::EXTRACT_VECTOR_ELT" title='llvm::ISD::NodeType::EXTRACT_VECTOR_ELT' data-ref="llvm::ISD::NodeType::EXTRACT_VECTOR_ELT">EXTRACT_VECTOR_ELT</a>, <a class="local col9 ref" href="#1159DL" title='DL' data-ref="1159DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#1163LHS" title='LHS' data-ref="1163LHS">LHS</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#1161Zero" title='Zero' data-ref="1161Zero">Zero</a>);</td></tr>
<tr><th id="6900">6900</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="1166Lo1" title='Lo1' data-type='llvm::SDValue' data-ref="1166Lo1">Lo1</dfn> = <a class="local col7 ref" href="#1157DAG" title='DAG' data-ref="1157DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::EXTRACT_VECTOR_ELT" title='llvm::ISD::NodeType::EXTRACT_VECTOR_ELT' data-ref="llvm::ISD::NodeType::EXTRACT_VECTOR_ELT">EXTRACT_VECTOR_ELT</a>, <a class="local col9 ref" href="#1159DL" title='DL' data-ref="1159DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#1164RHS" title='RHS' data-ref="1164RHS">RHS</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#1161Zero" title='Zero' data-ref="1161Zero">Zero</a>);</td></tr>
<tr><th id="6901">6901</th><td></td></tr>
<tr><th id="6902">6902</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="1167Lo" title='Lo' data-type='llvm::SDValue' data-ref="1167Lo">Lo</dfn> = <a class="local col7 ref" href="#1157DAG" title='DAG' data-ref="1157DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG9getSelectERKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_" title='llvm::SelectionDAG::getSelect' data-ref="_ZN4llvm12SelectionDAG9getSelectERKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_">getSelect</a>(<a class="local col9 ref" href="#1159DL" title='DL' data-ref="1159DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#1160Cond" title='Cond' data-ref="1160Cond">Cond</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#1165Lo0" title='Lo0' data-ref="1165Lo0">Lo0</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#1166Lo1" title='Lo1' data-ref="1166Lo1">Lo1</a>);</td></tr>
<tr><th id="6903">6903</th><td></td></tr>
<tr><th id="6904">6904</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="1168Hi0" title='Hi0' data-type='llvm::SDValue' data-ref="1168Hi0">Hi0</dfn> = <a class="local col7 ref" href="#1157DAG" title='DAG' data-ref="1157DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::EXTRACT_VECTOR_ELT" title='llvm::ISD::NodeType::EXTRACT_VECTOR_ELT' data-ref="llvm::ISD::NodeType::EXTRACT_VECTOR_ELT">EXTRACT_VECTOR_ELT</a>, <a class="local col9 ref" href="#1159DL" title='DL' data-ref="1159DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#1163LHS" title='LHS' data-ref="1163LHS">LHS</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#1162One" title='One' data-ref="1162One">One</a>);</td></tr>
<tr><th id="6905">6905</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="1169Hi1" title='Hi1' data-type='llvm::SDValue' data-ref="1169Hi1">Hi1</dfn> = <a class="local col7 ref" href="#1157DAG" title='DAG' data-ref="1157DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::EXTRACT_VECTOR_ELT" title='llvm::ISD::NodeType::EXTRACT_VECTOR_ELT' data-ref="llvm::ISD::NodeType::EXTRACT_VECTOR_ELT">EXTRACT_VECTOR_ELT</a>, <a class="local col9 ref" href="#1159DL" title='DL' data-ref="1159DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#1164RHS" title='RHS' data-ref="1164RHS">RHS</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#1162One" title='One' data-ref="1162One">One</a>);</td></tr>
<tr><th id="6906">6906</th><td></td></tr>
<tr><th id="6907">6907</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="1170Hi" title='Hi' data-type='llvm::SDValue' data-ref="1170Hi">Hi</dfn> = <a class="local col7 ref" href="#1157DAG" title='DAG' data-ref="1157DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG9getSelectERKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_" title='llvm::SelectionDAG::getSelect' data-ref="_ZN4llvm12SelectionDAG9getSelectERKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_">getSelect</a>(<a class="local col9 ref" href="#1159DL" title='DL' data-ref="1159DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#1160Cond" title='Cond' data-ref="1160Cond">Cond</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#1168Hi0" title='Hi0' data-ref="1168Hi0">Hi0</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#1169Hi1" title='Hi1' data-ref="1169Hi1">Hi1</a>);</td></tr>
<tr><th id="6908">6908</th><td></td></tr>
<tr><th id="6909">6909</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="1171Res" title='Res' data-type='llvm::SDValue' data-ref="1171Res">Res</dfn> = <a class="local col7 ref" href="#1157DAG" title='DAG' data-ref="1157DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getBuildVectorENS_3EVTERKNS_5SDLocENS_8ArrayRefINS_7SDValueEEE" title='llvm::SelectionDAG::getBuildVector' data-ref="_ZN4llvm12SelectionDAG14getBuildVectorENS_3EVTERKNS_5SDLocENS_8ArrayRefINS_7SDValueEEE">getBuildVector</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i32" title='llvm::MVT::SimpleValueType::v2i32' data-ref="llvm::MVT::SimpleValueType::v2i32">v2i32</a>, <a class="local col9 ref" href="#1159DL" title='DL' data-ref="1159DL">DL</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#1167Lo" title='Lo' data-ref="1167Lo">Lo</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#1170Hi" title='Hi' data-ref="1170Hi">Hi</a>});</td></tr>
<tr><th id="6910">6910</th><td>  <b>return</b> <a class="local col7 ref" href="#1157DAG" title='DAG' data-ref="1157DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BITCAST" title='llvm::ISD::NodeType::BITCAST' data-ref="llvm::ISD::NodeType::BITCAST">BITCAST</a>, <a class="local col9 ref" href="#1159DL" title='DL' data-ref="1159DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col8 ref" href="#1158VT" title='VT' data-ref="1158VT">VT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#1171Res" title='Res' data-ref="1171Res">Res</a>);</td></tr>
<tr><th id="6911">6911</th><td>}</td></tr>
<tr><th id="6912">6912</th><td></td></tr>
<tr><th id="6913">6913</th><td><i>// Catch division cases where we can use shortcuts with rcp and rsq</i></td></tr>
<tr><th id="6914">6914</th><td><i>// instructions.</i></td></tr>
<tr><th id="6915">6915</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm16SITargetLowering19lowerFastUnsafeFDIVENS_7SDValueERNS_12SelectionDAGE" title='llvm::SITargetLowering::lowerFastUnsafeFDIV' data-ref="_ZNK4llvm16SITargetLowering19lowerFastUnsafeFDIVENS_7SDValueERNS_12SelectionDAGE">lowerFastUnsafeFDIV</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="1172Op" title='Op' data-type='llvm::SDValue' data-ref="1172Op">Op</dfn>,</td></tr>
<tr><th id="6916">6916</th><td>                                              <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col3 decl" id="1173DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="1173DAG">DAG</dfn>) <em>const</em> {</td></tr>
<tr><th id="6917">6917</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col4 decl" id="1174SL" title='SL' data-type='llvm::SDLoc' data-ref="1174SL">SL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#1172Op" title='Op' data-ref="1172Op">Op</a>);</td></tr>
<tr><th id="6918">6918</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="1175LHS" title='LHS' data-type='llvm::SDValue' data-ref="1175LHS">LHS</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#1172Op" title='Op' data-ref="1172Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="6919">6919</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="1176RHS" title='RHS' data-type='llvm::SDValue' data-ref="1176RHS">RHS</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#1172Op" title='Op' data-ref="1172Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="6920">6920</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col7 decl" id="1177VT" title='VT' data-type='llvm::EVT' data-ref="1177VT">VT</dfn> = <a class="local col2 ref" href="#1172Op" title='Op' data-ref="1172Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>();</td></tr>
<tr><th id="6921">6921</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNodeFlags" title='llvm::SDNodeFlags' data-ref="llvm::SDNodeFlags">SDNodeFlags</a> <dfn class="local col8 decl" id="1178Flags" title='Flags' data-type='const llvm::SDNodeFlags' data-ref="1178Flags">Flags</dfn> = <a class="local col2 ref" href="#1172Op" title='Op' data-ref="1172Op">Op</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode8getFlagsEv" title='llvm::SDNode::getFlags' data-ref="_ZNK4llvm6SDNode8getFlagsEv">getFlags</a>();</td></tr>
<tr><th id="6922">6922</th><td>  <em>bool</em> <dfn class="local col9 decl" id="1179Unsafe" title='Unsafe' data-type='bool' data-ref="1179Unsafe">Unsafe</dfn> = <a class="local col3 ref" href="#1173DAG" title='DAG' data-ref="1173DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG9getTargetEv" title='llvm::SelectionDAG::getTarget' data-ref="_ZNK4llvm12SelectionDAG9getTargetEv">getTarget</a>().<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::TargetMachine::Options" title='llvm::TargetMachine::Options' data-ref="llvm::TargetMachine::Options">Options</a>.<a class="ref" href="../../../include/llvm/Target/TargetOptions.h.html#llvm::TargetOptions::UnsafeFPMath" title='llvm::TargetOptions::UnsafeFPMath' data-ref="llvm::TargetOptions::UnsafeFPMath">UnsafeFPMath</a> || <a class="local col8 ref" href="#1178Flags" title='Flags' data-ref="1178Flags">Flags</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm11SDNodeFlags18hasAllowReciprocalEv" title='llvm::SDNodeFlags::hasAllowReciprocal' data-ref="_ZNK4llvm11SDNodeFlags18hasAllowReciprocalEv">hasAllowReciprocal</a>();</td></tr>
<tr><th id="6923">6923</th><td></td></tr>
<tr><th id="6924">6924</th><td>  <b>if</b> (!Unsafe &amp;&amp; VT == MVT::f32 &amp;&amp; <span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">Subtarget</span>-&gt;hasFP32Denormals())</td></tr>
<tr><th id="6925">6925</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="6926">6926</th><td></td></tr>
<tr><th id="6927">6927</th><td>  <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantFPSDNode" title='llvm::ConstantFPSDNode' data-ref="llvm::ConstantFPSDNode">ConstantFPSDNode</a> *<dfn class="local col0 decl" id="1180CLHS" title='CLHS' data-type='const llvm::ConstantFPSDNode *' data-ref="1180CLHS"><a class="local col0 ref" href="#1180CLHS" title='CLHS' data-ref="1180CLHS">CLHS</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantFPSDNode" title='llvm::ConstantFPSDNode' data-ref="llvm::ConstantFPSDNode">ConstantFPSDNode</a>&gt;(<span class='refarg'><a class="local col5 ref" href="#1175LHS" title='LHS' data-ref="1175LHS">LHS</a></span>)) {</td></tr>
<tr><th id="6928">6928</th><td>    <b>if</b> (<a class="local col9 ref" href="#1179Unsafe" title='Unsafe' data-ref="1179Unsafe">Unsafe</a> || <a class="local col7 ref" href="#1177VT" title='VT' data-ref="1177VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a> || <a class="local col7 ref" href="#1177VT" title='VT' data-ref="1177VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f16" title='llvm::MVT::SimpleValueType::f16' data-ref="llvm::MVT::SimpleValueType::f16">f16</a>) {</td></tr>
<tr><th id="6929">6929</th><td>      <b>if</b> (<a class="local col0 ref" href="#1180CLHS" title='CLHS' data-ref="1180CLHS">CLHS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm16ConstantFPSDNode14isExactlyValueEd" title='llvm::ConstantFPSDNode::isExactlyValue' data-ref="_ZNK4llvm16ConstantFPSDNode14isExactlyValueEd">isExactlyValue</a>(<var>1.0</var>)) {</td></tr>
<tr><th id="6930">6930</th><td>        <i>// v_rcp_f32 and v_rsq_f32 do not support denormals, and according to</i></td></tr>
<tr><th id="6931">6931</th><td><i>        // the CI documentation has a worst case error of 1 ulp.</i></td></tr>
<tr><th id="6932">6932</th><td><i>        // OpenCL requires &lt;= 2.5 ulp for 1.0 / x, so it should always be OK to</i></td></tr>
<tr><th id="6933">6933</th><td><i>        // use it as long as we aren't trying to use denormals.</i></td></tr>
<tr><th id="6934">6934</th><td><i>        //</i></td></tr>
<tr><th id="6935">6935</th><td><i>        // v_rcp_f16 and v_rsq_f16 DO support denormals.</i></td></tr>
<tr><th id="6936">6936</th><td><i></i></td></tr>
<tr><th id="6937">6937</th><td><i>        // 1.0 / sqrt(x) -&gt; rsq(x)</i></td></tr>
<tr><th id="6938">6938</th><td><i></i></td></tr>
<tr><th id="6939">6939</th><td><i>        // XXX - Is UnsafeFPMath sufficient to do this for f64? The maximum ULP</i></td></tr>
<tr><th id="6940">6940</th><td><i>        // error seems really high at 2^29 ULP.</i></td></tr>
<tr><th id="6941">6941</th><td>        <b>if</b> (<a class="local col6 ref" href="#1176RHS" title='RHS' data-ref="1176RHS">RHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FSQRT" title='llvm::ISD::NodeType::FSQRT' data-ref="llvm::ISD::NodeType::FSQRT">FSQRT</a>)</td></tr>
<tr><th id="6942">6942</th><td>          <b>return</b> <a class="local col3 ref" href="#1173DAG" title='DAG' data-ref="1173DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::RSQ" title='llvm::AMDGPUISD::NodeType::RSQ' data-ref="llvm::AMDGPUISD::NodeType::RSQ">RSQ</a>, <a class="local col4 ref" href="#1174SL" title='SL' data-ref="1174SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col7 ref" href="#1177VT" title='VT' data-ref="1177VT">VT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#1176RHS" title='RHS' data-ref="1176RHS">RHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="6943">6943</th><td></td></tr>
<tr><th id="6944">6944</th><td>        <i>// 1.0 / x -&gt; rcp(x)</i></td></tr>
<tr><th id="6945">6945</th><td>        <b>return</b> <a class="local col3 ref" href="#1173DAG" title='DAG' data-ref="1173DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::RCP" title='llvm::AMDGPUISD::NodeType::RCP' data-ref="llvm::AMDGPUISD::NodeType::RCP">RCP</a>, <a class="local col4 ref" href="#1174SL" title='SL' data-ref="1174SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col7 ref" href="#1177VT" title='VT' data-ref="1177VT">VT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#1176RHS" title='RHS' data-ref="1176RHS">RHS</a>);</td></tr>
<tr><th id="6946">6946</th><td>      }</td></tr>
<tr><th id="6947">6947</th><td></td></tr>
<tr><th id="6948">6948</th><td>      <i>// Same as for 1.0, but expand the sign out of the constant.</i></td></tr>
<tr><th id="6949">6949</th><td>      <b>if</b> (<a class="local col0 ref" href="#1180CLHS" title='CLHS' data-ref="1180CLHS">CLHS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm16ConstantFPSDNode14isExactlyValueEd" title='llvm::ConstantFPSDNode::isExactlyValue' data-ref="_ZNK4llvm16ConstantFPSDNode14isExactlyValueEd">isExactlyValue</a>(-<var>1.0</var>)) {</td></tr>
<tr><th id="6950">6950</th><td>        <i>// -1.0 / x -&gt; rcp (fneg x)</i></td></tr>
<tr><th id="6951">6951</th><td>        <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="1181FNegRHS" title='FNegRHS' data-type='llvm::SDValue' data-ref="1181FNegRHS">FNegRHS</dfn> = <a class="local col3 ref" href="#1173DAG" title='DAG' data-ref="1173DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FNEG" title='llvm::ISD::NodeType::FNEG' data-ref="llvm::ISD::NodeType::FNEG">FNEG</a>, <a class="local col4 ref" href="#1174SL" title='SL' data-ref="1174SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col7 ref" href="#1177VT" title='VT' data-ref="1177VT">VT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#1176RHS" title='RHS' data-ref="1176RHS">RHS</a>);</td></tr>
<tr><th id="6952">6952</th><td>        <b>return</b> <a class="local col3 ref" href="#1173DAG" title='DAG' data-ref="1173DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::RCP" title='llvm::AMDGPUISD::NodeType::RCP' data-ref="llvm::AMDGPUISD::NodeType::RCP">RCP</a>, <a class="local col4 ref" href="#1174SL" title='SL' data-ref="1174SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col7 ref" href="#1177VT" title='VT' data-ref="1177VT">VT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#1181FNegRHS" title='FNegRHS' data-ref="1181FNegRHS">FNegRHS</a>);</td></tr>
<tr><th id="6953">6953</th><td>      }</td></tr>
<tr><th id="6954">6954</th><td>    }</td></tr>
<tr><th id="6955">6955</th><td>  }</td></tr>
<tr><th id="6956">6956</th><td></td></tr>
<tr><th id="6957">6957</th><td>  <b>if</b> (<a class="local col9 ref" href="#1179Unsafe" title='Unsafe' data-ref="1179Unsafe">Unsafe</a>) {</td></tr>
<tr><th id="6958">6958</th><td>    <i>// Turn into multiply by the reciprocal.</i></td></tr>
<tr><th id="6959">6959</th><td><i>    // x / y -&gt; x * (1.0 / y)</i></td></tr>
<tr><th id="6960">6960</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="1182Recip" title='Recip' data-type='llvm::SDValue' data-ref="1182Recip">Recip</dfn> = <a class="local col3 ref" href="#1173DAG" title='DAG' data-ref="1173DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::RCP" title='llvm::AMDGPUISD::NodeType::RCP' data-ref="llvm::AMDGPUISD::NodeType::RCP">RCP</a>, <a class="local col4 ref" href="#1174SL" title='SL' data-ref="1174SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col7 ref" href="#1177VT" title='VT' data-ref="1177VT">VT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#1176RHS" title='RHS' data-ref="1176RHS">RHS</a>);</td></tr>
<tr><th id="6961">6961</th><td>    <b>return</b> <a class="local col3 ref" href="#1173DAG" title='DAG' data-ref="1173DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMUL" title='llvm::ISD::NodeType::FMUL' data-ref="llvm::ISD::NodeType::FMUL">FMUL</a>, <a class="local col4 ref" href="#1174SL" title='SL' data-ref="1174SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col7 ref" href="#1177VT" title='VT' data-ref="1177VT">VT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#1175LHS" title='LHS' data-ref="1175LHS">LHS</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#1182Recip" title='Recip' data-ref="1182Recip">Recip</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#352" title='llvm::SDNodeFlags::SDNodeFlags' data-ref="_ZN4llvm11SDNodeFlagsC1ERKS0_"></a><a class="local col8 ref" href="#1178Flags" title='Flags' data-ref="1178Flags">Flags</a>);</td></tr>
<tr><th id="6962">6962</th><td>  }</td></tr>
<tr><th id="6963">6963</th><td></td></tr>
<tr><th id="6964">6964</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="6965">6965</th><td>}</td></tr>
<tr><th id="6966">6966</th><td></td></tr>
<tr><th id="6967">6967</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="tu decl def" id="_ZL10getFPBinOpRN4llvm12SelectionDAGEjRKNS_5SDLocENS_3EVTENS_7SDValueES6_S6_" title='getFPBinOp' data-type='llvm::SDValue getFPBinOp(llvm::SelectionDAG &amp; DAG, unsigned int Opcode, const llvm::SDLoc &amp; SL, llvm::EVT VT, llvm::SDValue A, llvm::SDValue B, llvm::SDValue GlueChain)' data-ref="_ZL10getFPBinOpRN4llvm12SelectionDAGEjRKNS_5SDLocENS_3EVTENS_7SDValueES6_S6_">getFPBinOp</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col3 decl" id="1183DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="1183DAG">DAG</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="1184Opcode" title='Opcode' data-type='unsigned int' data-ref="1184Opcode">Opcode</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col5 decl" id="1185SL" title='SL' data-type='const llvm::SDLoc &amp;' data-ref="1185SL">SL</dfn>,</td></tr>
<tr><th id="6968">6968</th><td>                          <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col6 decl" id="1186VT" title='VT' data-type='llvm::EVT' data-ref="1186VT">VT</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="1187A" title='A' data-type='llvm::SDValue' data-ref="1187A">A</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="1188B" title='B' data-type='llvm::SDValue' data-ref="1188B">B</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="1189GlueChain" title='GlueChain' data-type='llvm::SDValue' data-ref="1189GlueChain">GlueChain</dfn>) {</td></tr>
<tr><th id="6969">6969</th><td>  <b>if</b> (<a class="local col9 ref" href="#1189GlueChain" title='GlueChain' data-ref="1189GlueChain">GlueChain</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getNumValuesEv" title='llvm::SDNode::getNumValues' data-ref="_ZNK4llvm6SDNode12getNumValuesEv">getNumValues</a>() &lt;= <var>1</var>) {</td></tr>
<tr><th id="6970">6970</th><td>    <b>return</b> <a class="local col3 ref" href="#1183DAG" title='DAG' data-ref="1183DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<a class="local col4 ref" href="#1184Opcode" title='Opcode' data-ref="1184Opcode">Opcode</a>, <a class="local col5 ref" href="#1185SL" title='SL' data-ref="1185SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col6 ref" href="#1186VT" title='VT' data-ref="1186VT">VT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#1187A" title='A' data-ref="1187A">A</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#1188B" title='B' data-ref="1188B">B</a>);</td></tr>
<tr><th id="6971">6971</th><td>  }</td></tr>
<tr><th id="6972">6972</th><td></td></tr>
<tr><th id="6973">6973</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (GlueChain-&gt;getNumValues() == 3) ? void (0) : __assert_fail (&quot;GlueChain-&gt;getNumValues() == 3&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIISelLowering.cpp&quot;, 6973, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#1189GlueChain" title='GlueChain' data-ref="1189GlueChain">GlueChain</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getNumValuesEv" title='llvm::SDNode::getNumValues' data-ref="_ZNK4llvm6SDNode12getNumValuesEv">getNumValues</a>() == <var>3</var>);</td></tr>
<tr><th id="6974">6974</th><td></td></tr>
<tr><th id="6975">6975</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDVTList" title='llvm::SDVTList' data-ref="llvm::SDVTList">SDVTList</a> <dfn class="local col0 decl" id="1190VTList" title='VTList' data-type='llvm::SDVTList' data-ref="1190VTList">VTList</dfn> = <a class="local col3 ref" href="#1183DAG" title='DAG' data-ref="1183DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG9getVTListENS_3EVTES1_S1_" title='llvm::SelectionDAG::getVTList' data-ref="_ZN4llvm12SelectionDAG9getVTListENS_3EVTES1_S1_">getVTList</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col6 ref" href="#1186VT" title='VT' data-ref="1186VT">VT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Other" title='llvm::MVT::SimpleValueType::Other' data-ref="llvm::MVT::SimpleValueType::Other">Other</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Glue" title='llvm::MVT::SimpleValueType::Glue' data-ref="llvm::MVT::SimpleValueType::Glue">Glue</a>);</td></tr>
<tr><th id="6976">6976</th><td>  <b>switch</b> (<a class="local col4 ref" href="#1184Opcode" title='Opcode' data-ref="1184Opcode">Opcode</a>) {</td></tr>
<tr><th id="6977">6977</th><td>  <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;no chain equivalent for opcode&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIISelLowering.cpp&quot;, 6977)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"no chain equivalent for opcode"</q>);</td></tr>
<tr><th id="6978">6978</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMUL" title='llvm::ISD::NodeType::FMUL' data-ref="llvm::ISD::NodeType::FMUL">FMUL</a>:</td></tr>
<tr><th id="6979">6979</th><td>    <a class="local col4 ref" href="#1184Opcode" title='Opcode' data-ref="1184Opcode">Opcode</a> = <span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::FMUL_W_CHAIN" title='llvm::AMDGPUISD::NodeType::FMUL_W_CHAIN' data-ref="llvm::AMDGPUISD::NodeType::FMUL_W_CHAIN">FMUL_W_CHAIN</a>;</td></tr>
<tr><th id="6980">6980</th><td>    <b>break</b>;</td></tr>
<tr><th id="6981">6981</th><td>  }</td></tr>
<tr><th id="6982">6982</th><td></td></tr>
<tr><th id="6983">6983</th><td>  <b>return</b> <a class="local col3 ref" href="#1183DAG" title='DAG' data-ref="1183DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_8SDVTListENS_7SDValueES5_S5_S5_" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_8SDVTListENS_7SDValueES5_S5_S5_">getNode</a>(<a class="local col4 ref" href="#1184Opcode" title='Opcode' data-ref="1184Opcode">Opcode</a>, <a class="local col5 ref" href="#1185SL" title='SL' data-ref="1185SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#77" title='llvm::SDVTList::SDVTList' data-ref="_ZN4llvm8SDVTListC1ERKS0_"></a><a class="local col0 ref" href="#1190VTList" title='VTList' data-ref="1190VTList">VTList</a>, <a class="local col9 ref" href="#1189GlueChain" title='GlueChain' data-ref="1189GlueChain">GlueChain</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue8getValueEj" title='llvm::SDValue::getValue' data-ref="_ZNK4llvm7SDValue8getValueEj">getValue</a>(<var>1</var>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#1187A" title='A' data-ref="1187A">A</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#1188B" title='B' data-ref="1188B">B</a>,</td></tr>
<tr><th id="6984">6984</th><td>                     <a class="local col9 ref" href="#1189GlueChain" title='GlueChain' data-ref="1189GlueChain">GlueChain</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue8getValueEj" title='llvm::SDValue::getValue' data-ref="_ZNK4llvm7SDValue8getValueEj">getValue</a>(<var>2</var>));</td></tr>
<tr><th id="6985">6985</th><td>}</td></tr>
<tr><th id="6986">6986</th><td></td></tr>
<tr><th id="6987">6987</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="tu decl def" id="_ZL11getFPTernOpRN4llvm12SelectionDAGEjRKNS_5SDLocENS_3EVTENS_7SDValueES6_S6_S6_" title='getFPTernOp' data-type='llvm::SDValue getFPTernOp(llvm::SelectionDAG &amp; DAG, unsigned int Opcode, const llvm::SDLoc &amp; SL, llvm::EVT VT, llvm::SDValue A, llvm::SDValue B, llvm::SDValue C, llvm::SDValue GlueChain)' data-ref="_ZL11getFPTernOpRN4llvm12SelectionDAGEjRKNS_5SDLocENS_3EVTENS_7SDValueES6_S6_S6_">getFPTernOp</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col1 decl" id="1191DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="1191DAG">DAG</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="1192Opcode" title='Opcode' data-type='unsigned int' data-ref="1192Opcode">Opcode</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col3 decl" id="1193SL" title='SL' data-type='const llvm::SDLoc &amp;' data-ref="1193SL">SL</dfn>,</td></tr>
<tr><th id="6988">6988</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col4 decl" id="1194VT" title='VT' data-type='llvm::EVT' data-ref="1194VT">VT</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="1195A" title='A' data-type='llvm::SDValue' data-ref="1195A">A</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="1196B" title='B' data-type='llvm::SDValue' data-ref="1196B">B</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="1197C" title='C' data-type='llvm::SDValue' data-ref="1197C">C</dfn>,</td></tr>
<tr><th id="6989">6989</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="1198GlueChain" title='GlueChain' data-type='llvm::SDValue' data-ref="1198GlueChain">GlueChain</dfn>) {</td></tr>
<tr><th id="6990">6990</th><td>  <b>if</b> (<a class="local col8 ref" href="#1198GlueChain" title='GlueChain' data-ref="1198GlueChain">GlueChain</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getNumValuesEv" title='llvm::SDNode::getNumValues' data-ref="_ZNK4llvm6SDNode12getNumValuesEv">getNumValues</a>() &lt;= <var>1</var>) {</td></tr>
<tr><th id="6991">6991</th><td>    <b>return</b> <a class="local col1 ref" href="#1191DAG" title='DAG' data-ref="1191DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_NS_11SDNodeFlagsE">getNode</a>(<a class="local col2 ref" href="#1192Opcode" title='Opcode' data-ref="1192Opcode">Opcode</a>, <a class="local col3 ref" href="#1193SL" title='SL' data-ref="1193SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col4 ref" href="#1194VT" title='VT' data-ref="1194VT">VT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#1195A" title='A' data-ref="1195A">A</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#1196B" title='B' data-ref="1196B">B</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#1197C" title='C' data-ref="1197C">C</a>);</td></tr>
<tr><th id="6992">6992</th><td>  }</td></tr>
<tr><th id="6993">6993</th><td></td></tr>
<tr><th id="6994">6994</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (GlueChain-&gt;getNumValues() == 3) ? void (0) : __assert_fail (&quot;GlueChain-&gt;getNumValues() == 3&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIISelLowering.cpp&quot;, 6994, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#1198GlueChain" title='GlueChain' data-ref="1198GlueChain">GlueChain</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getNumValuesEv" title='llvm::SDNode::getNumValues' data-ref="_ZNK4llvm6SDNode12getNumValuesEv">getNumValues</a>() == <var>3</var>);</td></tr>
<tr><th id="6995">6995</th><td></td></tr>
<tr><th id="6996">6996</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDVTList" title='llvm::SDVTList' data-ref="llvm::SDVTList">SDVTList</a> <dfn class="local col9 decl" id="1199VTList" title='VTList' data-type='llvm::SDVTList' data-ref="1199VTList">VTList</dfn> = <a class="local col1 ref" href="#1191DAG" title='DAG' data-ref="1191DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG9getVTListENS_3EVTES1_S1_" title='llvm::SelectionDAG::getVTList' data-ref="_ZN4llvm12SelectionDAG9getVTListENS_3EVTES1_S1_">getVTList</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col4 ref" href="#1194VT" title='VT' data-ref="1194VT">VT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Other" title='llvm::MVT::SimpleValueType::Other' data-ref="llvm::MVT::SimpleValueType::Other">Other</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Glue" title='llvm::MVT::SimpleValueType::Glue' data-ref="llvm::MVT::SimpleValueType::Glue">Glue</a>);</td></tr>
<tr><th id="6997">6997</th><td>  <b>switch</b> (<a class="local col2 ref" href="#1192Opcode" title='Opcode' data-ref="1192Opcode">Opcode</a>) {</td></tr>
<tr><th id="6998">6998</th><td>  <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;no chain equivalent for opcode&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIISelLowering.cpp&quot;, 6998)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"no chain equivalent for opcode"</q>);</td></tr>
<tr><th id="6999">6999</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMA" title='llvm::ISD::NodeType::FMA' data-ref="llvm::ISD::NodeType::FMA">FMA</a>:</td></tr>
<tr><th id="7000">7000</th><td>    <a class="local col2 ref" href="#1192Opcode" title='Opcode' data-ref="1192Opcode">Opcode</a> = <span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::FMA_W_CHAIN" title='llvm::AMDGPUISD::NodeType::FMA_W_CHAIN' data-ref="llvm::AMDGPUISD::NodeType::FMA_W_CHAIN">FMA_W_CHAIN</a>;</td></tr>
<tr><th id="7001">7001</th><td>    <b>break</b>;</td></tr>
<tr><th id="7002">7002</th><td>  }</td></tr>
<tr><th id="7003">7003</th><td></td></tr>
<tr><th id="7004">7004</th><td>  <b>return</b> <a class="local col1 ref" href="#1191DAG" title='DAG' data-ref="1191DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_8SDVTListENS_7SDValueES5_S5_S5_S5_" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_8SDVTListENS_7SDValueES5_S5_S5_S5_">getNode</a>(<a class="local col2 ref" href="#1192Opcode" title='Opcode' data-ref="1192Opcode">Opcode</a>, <a class="local col3 ref" href="#1193SL" title='SL' data-ref="1193SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#77" title='llvm::SDVTList::SDVTList' data-ref="_ZN4llvm8SDVTListC1ERKS0_"></a><a class="local col9 ref" href="#1199VTList" title='VTList' data-ref="1199VTList">VTList</a>, <a class="local col8 ref" href="#1198GlueChain" title='GlueChain' data-ref="1198GlueChain">GlueChain</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue8getValueEj" title='llvm::SDValue::getValue' data-ref="_ZNK4llvm7SDValue8getValueEj">getValue</a>(<var>1</var>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#1195A" title='A' data-ref="1195A">A</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#1196B" title='B' data-ref="1196B">B</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#1197C" title='C' data-ref="1197C">C</a>,</td></tr>
<tr><th id="7005">7005</th><td>                     <a class="local col8 ref" href="#1198GlueChain" title='GlueChain' data-ref="1198GlueChain">GlueChain</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue8getValueEj" title='llvm::SDValue::getValue' data-ref="_ZNK4llvm7SDValue8getValueEj">getValue</a>(<var>2</var>));</td></tr>
<tr><th id="7006">7006</th><td>}</td></tr>
<tr><th id="7007">7007</th><td></td></tr>
<tr><th id="7008">7008</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm16SITargetLowering11LowerFDIV16ENS_7SDValueERNS_12SelectionDAGE" title='llvm::SITargetLowering::LowerFDIV16' data-ref="_ZNK4llvm16SITargetLowering11LowerFDIV16ENS_7SDValueERNS_12SelectionDAGE">LowerFDIV16</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="1200Op" title='Op' data-type='llvm::SDValue' data-ref="1200Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col1 decl" id="1201DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="1201DAG">DAG</dfn>) <em>const</em> {</td></tr>
<tr><th id="7009">7009</th><td>  <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValuecvbEv" title='llvm::SDValue::operator bool' data-ref="_ZNK4llvm7SDValuecvbEv"></a><dfn class="local col2 decl" id="1202FastLowered" title='FastLowered' data-type='llvm::SDValue' data-ref="1202FastLowered"><a class="local col2 ref" href="#1202FastLowered" title='FastLowered' data-ref="1202FastLowered">FastLowered</a></dfn> = <a class="member" href="#_ZNK4llvm16SITargetLowering19lowerFastUnsafeFDIVENS_7SDValueERNS_12SelectionDAGE" title='llvm::SITargetLowering::lowerFastUnsafeFDIV' data-ref="_ZNK4llvm16SITargetLowering19lowerFastUnsafeFDIVENS_7SDValueERNS_12SelectionDAGE">lowerFastUnsafeFDIV</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#1200Op" title='Op' data-ref="1200Op">Op</a>, <span class='refarg'><a class="local col1 ref" href="#1201DAG" title='DAG' data-ref="1201DAG">DAG</a></span>))</td></tr>
<tr><th id="7010">7010</th><td>    <b>return</b> <a class="local col2 ref" href="#1202FastLowered" title='FastLowered' data-ref="1202FastLowered">FastLowered</a>;</td></tr>
<tr><th id="7011">7011</th><td></td></tr>
<tr><th id="7012">7012</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col3 decl" id="1203SL" title='SL' data-type='llvm::SDLoc' data-ref="1203SL">SL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#1200Op" title='Op' data-ref="1200Op">Op</a>);</td></tr>
<tr><th id="7013">7013</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="1204Src0" title='Src0' data-type='llvm::SDValue' data-ref="1204Src0">Src0</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#1200Op" title='Op' data-ref="1200Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="7014">7014</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="1205Src1" title='Src1' data-type='llvm::SDValue' data-ref="1205Src1">Src1</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#1200Op" title='Op' data-ref="1200Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="7015">7015</th><td></td></tr>
<tr><th id="7016">7016</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="1206CvtSrc0" title='CvtSrc0' data-type='llvm::SDValue' data-ref="1206CvtSrc0">CvtSrc0</dfn> = <a class="local col1 ref" href="#1201DAG" title='DAG' data-ref="1201DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FP_EXTEND" title='llvm::ISD::NodeType::FP_EXTEND' data-ref="llvm::ISD::NodeType::FP_EXTEND">FP_EXTEND</a>, <a class="local col3 ref" href="#1203SL" title='SL' data-ref="1203SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#1204Src0" title='Src0' data-ref="1204Src0">Src0</a>);</td></tr>
<tr><th id="7017">7017</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="1207CvtSrc1" title='CvtSrc1' data-type='llvm::SDValue' data-ref="1207CvtSrc1">CvtSrc1</dfn> = <a class="local col1 ref" href="#1201DAG" title='DAG' data-ref="1201DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FP_EXTEND" title='llvm::ISD::NodeType::FP_EXTEND' data-ref="llvm::ISD::NodeType::FP_EXTEND">FP_EXTEND</a>, <a class="local col3 ref" href="#1203SL" title='SL' data-ref="1203SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#1205Src1" title='Src1' data-ref="1205Src1">Src1</a>);</td></tr>
<tr><th id="7018">7018</th><td></td></tr>
<tr><th id="7019">7019</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="1208RcpSrc1" title='RcpSrc1' data-type='llvm::SDValue' data-ref="1208RcpSrc1">RcpSrc1</dfn> = <a class="local col1 ref" href="#1201DAG" title='DAG' data-ref="1201DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::RCP" title='llvm::AMDGPUISD::NodeType::RCP' data-ref="llvm::AMDGPUISD::NodeType::RCP">RCP</a>, <a class="local col3 ref" href="#1203SL" title='SL' data-ref="1203SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#1207CvtSrc1" title='CvtSrc1' data-ref="1207CvtSrc1">CvtSrc1</a>);</td></tr>
<tr><th id="7020">7020</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="1209Quot" title='Quot' data-type='llvm::SDValue' data-ref="1209Quot">Quot</dfn> = <a class="local col1 ref" href="#1201DAG" title='DAG' data-ref="1201DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMUL" title='llvm::ISD::NodeType::FMUL' data-ref="llvm::ISD::NodeType::FMUL">FMUL</a>, <a class="local col3 ref" href="#1203SL" title='SL' data-ref="1203SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#1206CvtSrc0" title='CvtSrc0' data-ref="1206CvtSrc0">CvtSrc0</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#1208RcpSrc1" title='RcpSrc1' data-ref="1208RcpSrc1">RcpSrc1</a>);</td></tr>
<tr><th id="7021">7021</th><td></td></tr>
<tr><th id="7022">7022</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="1210FPRoundFlag" title='FPRoundFlag' data-type='llvm::SDValue' data-ref="1210FPRoundFlag">FPRoundFlag</dfn> = <a class="local col1 ref" href="#1201DAG" title='DAG' data-ref="1201DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<var>0</var>, <a class="local col3 ref" href="#1203SL" title='SL' data-ref="1203SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="7023">7023</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="1211BestQuot" title='BestQuot' data-type='llvm::SDValue' data-ref="1211BestQuot">BestQuot</dfn> = <a class="local col1 ref" href="#1201DAG" title='DAG' data-ref="1201DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FP_ROUND" title='llvm::ISD::NodeType::FP_ROUND' data-ref="llvm::ISD::NodeType::FP_ROUND">FP_ROUND</a>, <a class="local col3 ref" href="#1203SL" title='SL' data-ref="1203SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f16" title='llvm::MVT::SimpleValueType::f16' data-ref="llvm::MVT::SimpleValueType::f16">f16</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#1209Quot" title='Quot' data-ref="1209Quot">Quot</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#1210FPRoundFlag" title='FPRoundFlag' data-ref="1210FPRoundFlag">FPRoundFlag</a>);</td></tr>
<tr><th id="7024">7024</th><td></td></tr>
<tr><th id="7025">7025</th><td>  <b>return</b> <a class="local col1 ref" href="#1201DAG" title='DAG' data-ref="1201DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::DIV_FIXUP" title='llvm::AMDGPUISD::NodeType::DIV_FIXUP' data-ref="llvm::AMDGPUISD::NodeType::DIV_FIXUP">DIV_FIXUP</a>, <a class="local col3 ref" href="#1203SL" title='SL' data-ref="1203SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f16" title='llvm::MVT::SimpleValueType::f16' data-ref="llvm::MVT::SimpleValueType::f16">f16</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#1211BestQuot" title='BestQuot' data-ref="1211BestQuot">BestQuot</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#1205Src1" title='Src1' data-ref="1205Src1">Src1</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#1204Src0" title='Src0' data-ref="1204Src0">Src0</a>);</td></tr>
<tr><th id="7026">7026</th><td>}</td></tr>
<tr><th id="7027">7027</th><td></td></tr>
<tr><th id="7028">7028</th><td><i>// Faster 2.5 ULP division that does not support denormals.</i></td></tr>
<tr><th id="7029">7029</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm16SITargetLowering14lowerFDIV_FASTENS_7SDValueERNS_12SelectionDAGE" title='llvm::SITargetLowering::lowerFDIV_FAST' data-ref="_ZNK4llvm16SITargetLowering14lowerFDIV_FASTENS_7SDValueERNS_12SelectionDAGE">lowerFDIV_FAST</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="1212Op" title='Op' data-type='llvm::SDValue' data-ref="1212Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col3 decl" id="1213DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="1213DAG">DAG</dfn>) <em>const</em> {</td></tr>
<tr><th id="7030">7030</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col4 decl" id="1214SL" title='SL' data-type='llvm::SDLoc' data-ref="1214SL">SL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#1212Op" title='Op' data-ref="1212Op">Op</a>);</td></tr>
<tr><th id="7031">7031</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="1215LHS" title='LHS' data-type='llvm::SDValue' data-ref="1215LHS">LHS</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#1212Op" title='Op' data-ref="1212Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="7032">7032</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="1216RHS" title='RHS' data-type='llvm::SDValue' data-ref="1216RHS">RHS</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#1212Op" title='Op' data-ref="1212Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="7033">7033</th><td></td></tr>
<tr><th id="7034">7034</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="1217r1" title='r1' data-type='llvm::SDValue' data-ref="1217r1">r1</dfn> = <a class="local col3 ref" href="#1213DAG" title='DAG' data-ref="1213DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FABS" title='llvm::ISD::NodeType::FABS' data-ref="llvm::ISD::NodeType::FABS">FABS</a>, <a class="local col4 ref" href="#1214SL" title='SL' data-ref="1214SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#1216RHS" title='RHS' data-ref="1216RHS">RHS</a>);</td></tr>
<tr><th id="7035">7035</th><td></td></tr>
<tr><th id="7036">7036</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/ADT/APFloat.h.html#llvm::APFloat" title='llvm::APFloat' data-ref="llvm::APFloat">APFloat</a> <dfn class="local col8 decl" id="1218K0Val" title='K0Val' data-type='const llvm::APFloat' data-ref="1218K0Val">K0Val</dfn><a class="ref" href="../../../include/llvm/ADT/APFloat.h.html#_ZN4llvm7APFloatC1Ef" title='llvm::APFloat::APFloat' data-ref="_ZN4llvm7APFloatC1Ef">(</a><a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm11BitsToFloatEj" title='llvm::BitsToFloat' data-ref="_ZN4llvm11BitsToFloatEj">BitsToFloat</a>(<var>0x6f800000</var>));</td></tr>
<tr><th id="7037">7037</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="1219K0" title='K0' data-type='const llvm::SDValue' data-ref="1219K0">K0</dfn> = <a class="local col3 ref" href="#1213DAG" title='DAG' data-ref="1213DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG13getConstantFPERKNS_7APFloatERKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getConstantFP' data-ref="_ZN4llvm12SelectionDAG13getConstantFPERKNS_7APFloatERKNS_5SDLocENS_3EVTEb">getConstantFP</a>(<a class="local col8 ref" href="#1218K0Val" title='K0Val' data-ref="1218K0Val">K0Val</a>, <a class="local col4 ref" href="#1214SL" title='SL' data-ref="1214SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a>);</td></tr>
<tr><th id="7038">7038</th><td></td></tr>
<tr><th id="7039">7039</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/ADT/APFloat.h.html#llvm::APFloat" title='llvm::APFloat' data-ref="llvm::APFloat">APFloat</a> <dfn class="local col0 decl" id="1220K1Val" title='K1Val' data-type='const llvm::APFloat' data-ref="1220K1Val">K1Val</dfn><a class="ref" href="../../../include/llvm/ADT/APFloat.h.html#_ZN4llvm7APFloatC1Ef" title='llvm::APFloat::APFloat' data-ref="_ZN4llvm7APFloatC1Ef">(</a><a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm11BitsToFloatEj" title='llvm::BitsToFloat' data-ref="_ZN4llvm11BitsToFloatEj">BitsToFloat</a>(<var>0x2f800000</var>));</td></tr>
<tr><th id="7040">7040</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="1221K1" title='K1' data-type='const llvm::SDValue' data-ref="1221K1">K1</dfn> = <a class="local col3 ref" href="#1213DAG" title='DAG' data-ref="1213DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG13getConstantFPERKNS_7APFloatERKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getConstantFP' data-ref="_ZN4llvm12SelectionDAG13getConstantFPERKNS_7APFloatERKNS_5SDLocENS_3EVTEb">getConstantFP</a>(<a class="local col0 ref" href="#1220K1Val" title='K1Val' data-ref="1220K1Val">K1Val</a>, <a class="local col4 ref" href="#1214SL" title='SL' data-ref="1214SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a>);</td></tr>
<tr><th id="7041">7041</th><td></td></tr>
<tr><th id="7042">7042</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="1222One" title='One' data-type='const llvm::SDValue' data-ref="1222One">One</dfn> = <a class="local col3 ref" href="#1213DAG" title='DAG' data-ref="1213DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG13getConstantFPEdRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getConstantFP' data-ref="_ZN4llvm12SelectionDAG13getConstantFPEdRKNS_5SDLocENS_3EVTEb">getConstantFP</a>(<var>1.0</var>, <a class="local col4 ref" href="#1214SL" title='SL' data-ref="1214SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a>);</td></tr>
<tr><th id="7043">7043</th><td></td></tr>
<tr><th id="7044">7044</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col3 decl" id="1223SetCCVT" title='SetCCVT' data-type='llvm::EVT' data-ref="1223SetCCVT">SetCCVT</dfn> =</td></tr>
<tr><th id="7045">7045</th><td>    <a class="virtual member" href="#_ZNK4llvm16SITargetLowering18getSetCCResultTypeERKNS_10DataLayoutERNS_11LLVMContextENS_3EVTE" title='llvm::SITargetLowering::getSetCCResultType' data-ref="_ZNK4llvm16SITargetLowering18getSetCCResultTypeERKNS_10DataLayoutERNS_11LLVMContextENS_3EVTE">getSetCCResultType</a>(<a class="local col3 ref" href="#1213DAG" title='DAG' data-ref="1213DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG13getDataLayoutEv" title='llvm::SelectionDAG::getDataLayout' data-ref="_ZNK4llvm12SelectionDAG13getDataLayoutEv">getDataLayout</a>(), <span class='refarg'>*<a class="local col3 ref" href="#1213DAG" title='DAG' data-ref="1213DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG10getContextEv" title='llvm::SelectionDAG::getContext' data-ref="_ZNK4llvm12SelectionDAG10getContextEv">getContext</a>()</span>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a>);</td></tr>
<tr><th id="7046">7046</th><td></td></tr>
<tr><th id="7047">7047</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="1224r2" title='r2' data-type='llvm::SDValue' data-ref="1224r2">r2</dfn> = <a class="local col3 ref" href="#1213DAG" title='DAG' data-ref="1213DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG8getSetCCERKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_3ISD8CondCodeE" title='llvm::SelectionDAG::getSetCC' data-ref="_ZN4llvm12SelectionDAG8getSetCCERKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_3ISD8CondCodeE">getSetCC</a>(<a class="local col4 ref" href="#1214SL" title='SL' data-ref="1214SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col3 ref" href="#1223SetCCVT" title='SetCCVT' data-ref="1223SetCCVT">SetCCVT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#1217r1" title='r1' data-ref="1217r1">r1</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#1219K0" title='K0' data-ref="1219K0">K0</a>, <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::CondCode::SETOGT" title='llvm::ISD::CondCode::SETOGT' data-ref="llvm::ISD::CondCode::SETOGT">SETOGT</a>);</td></tr>
<tr><th id="7048">7048</th><td></td></tr>
<tr><th id="7049">7049</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="1225r3" title='r3' data-type='llvm::SDValue' data-ref="1225r3">r3</dfn> = <a class="local col3 ref" href="#1213DAG" title='DAG' data-ref="1213DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SELECT" title='llvm::ISD::NodeType::SELECT' data-ref="llvm::ISD::NodeType::SELECT">SELECT</a>, <a class="local col4 ref" href="#1214SL" title='SL' data-ref="1214SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#1224r2" title='r2' data-ref="1224r2">r2</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#1221K1" title='K1' data-ref="1221K1">K1</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#1222One" title='One' data-ref="1222One">One</a>);</td></tr>
<tr><th id="7050">7050</th><td></td></tr>
<tr><th id="7051">7051</th><td>  <i>// TODO: Should this propagate fast-math-flags?</i></td></tr>
<tr><th id="7052">7052</th><td>  <a class="local col7 ref" href="#1217r1" title='r1' data-ref="1217r1">r1</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col3 ref" href="#1213DAG" title='DAG' data-ref="1213DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMUL" title='llvm::ISD::NodeType::FMUL' data-ref="llvm::ISD::NodeType::FMUL">FMUL</a>, <a class="local col4 ref" href="#1214SL" title='SL' data-ref="1214SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#1216RHS" title='RHS' data-ref="1216RHS">RHS</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#1225r3" title='r3' data-ref="1225r3">r3</a>);</td></tr>
<tr><th id="7053">7053</th><td></td></tr>
<tr><th id="7054">7054</th><td>  <i>// rcp does not support denormals.</i></td></tr>
<tr><th id="7055">7055</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="1226r0" title='r0' data-type='llvm::SDValue' data-ref="1226r0">r0</dfn> = <a class="local col3 ref" href="#1213DAG" title='DAG' data-ref="1213DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::RCP" title='llvm::AMDGPUISD::NodeType::RCP' data-ref="llvm::AMDGPUISD::NodeType::RCP">RCP</a>, <a class="local col4 ref" href="#1214SL" title='SL' data-ref="1214SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#1217r1" title='r1' data-ref="1217r1">r1</a>);</td></tr>
<tr><th id="7056">7056</th><td></td></tr>
<tr><th id="7057">7057</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="1227Mul" title='Mul' data-type='llvm::SDValue' data-ref="1227Mul">Mul</dfn> = <a class="local col3 ref" href="#1213DAG" title='DAG' data-ref="1213DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMUL" title='llvm::ISD::NodeType::FMUL' data-ref="llvm::ISD::NodeType::FMUL">FMUL</a>, <a class="local col4 ref" href="#1214SL" title='SL' data-ref="1214SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#1215LHS" title='LHS' data-ref="1215LHS">LHS</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#1226r0" title='r0' data-ref="1226r0">r0</a>);</td></tr>
<tr><th id="7058">7058</th><td></td></tr>
<tr><th id="7059">7059</th><td>  <b>return</b> <a class="local col3 ref" href="#1213DAG" title='DAG' data-ref="1213DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMUL" title='llvm::ISD::NodeType::FMUL' data-ref="llvm::ISD::NodeType::FMUL">FMUL</a>, <a class="local col4 ref" href="#1214SL" title='SL' data-ref="1214SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#1225r3" title='r3' data-ref="1225r3">r3</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#1227Mul" title='Mul' data-ref="1227Mul">Mul</a>);</td></tr>
<tr><th id="7060">7060</th><td>}</td></tr>
<tr><th id="7061">7061</th><td></td></tr>
<tr><th id="7062">7062</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm16SITargetLowering11LowerFDIV32ENS_7SDValueERNS_12SelectionDAGE" title='llvm::SITargetLowering::LowerFDIV32' data-ref="_ZNK4llvm16SITargetLowering11LowerFDIV32ENS_7SDValueERNS_12SelectionDAGE">LowerFDIV32</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="1228Op" title='Op' data-type='llvm::SDValue' data-ref="1228Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col9 decl" id="1229DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="1229DAG">DAG</dfn>) <em>const</em> {</td></tr>
<tr><th id="7063">7063</th><td>  <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValuecvbEv" title='llvm::SDValue::operator bool' data-ref="_ZNK4llvm7SDValuecvbEv"></a><dfn class="local col0 decl" id="1230FastLowered" title='FastLowered' data-type='llvm::SDValue' data-ref="1230FastLowered"><a class="local col0 ref" href="#1230FastLowered" title='FastLowered' data-ref="1230FastLowered">FastLowered</a></dfn> = <a class="member" href="#_ZNK4llvm16SITargetLowering19lowerFastUnsafeFDIVENS_7SDValueERNS_12SelectionDAGE" title='llvm::SITargetLowering::lowerFastUnsafeFDIV' data-ref="_ZNK4llvm16SITargetLowering19lowerFastUnsafeFDIVENS_7SDValueERNS_12SelectionDAGE">lowerFastUnsafeFDIV</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#1228Op" title='Op' data-ref="1228Op">Op</a>, <span class='refarg'><a class="local col9 ref" href="#1229DAG" title='DAG' data-ref="1229DAG">DAG</a></span>))</td></tr>
<tr><th id="7064">7064</th><td>    <b>return</b> <a class="local col0 ref" href="#1230FastLowered" title='FastLowered' data-ref="1230FastLowered">FastLowered</a>;</td></tr>
<tr><th id="7065">7065</th><td></td></tr>
<tr><th id="7066">7066</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col1 decl" id="1231SL" title='SL' data-type='llvm::SDLoc' data-ref="1231SL">SL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#1228Op" title='Op' data-ref="1228Op">Op</a>);</td></tr>
<tr><th id="7067">7067</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="1232LHS" title='LHS' data-type='llvm::SDValue' data-ref="1232LHS">LHS</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#1228Op" title='Op' data-ref="1228Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="7068">7068</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="1233RHS" title='RHS' data-type='llvm::SDValue' data-ref="1233RHS">RHS</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#1228Op" title='Op' data-ref="1228Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="7069">7069</th><td></td></tr>
<tr><th id="7070">7070</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="1234One" title='One' data-type='const llvm::SDValue' data-ref="1234One">One</dfn> = <a class="local col9 ref" href="#1229DAG" title='DAG' data-ref="1229DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG13getConstantFPEdRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getConstantFP' data-ref="_ZN4llvm12SelectionDAG13getConstantFPEdRKNS_5SDLocENS_3EVTEb">getConstantFP</a>(<var>1.0</var>, <a class="local col1 ref" href="#1231SL" title='SL' data-ref="1231SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a>);</td></tr>
<tr><th id="7071">7071</th><td></td></tr>
<tr><th id="7072">7072</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDVTList" title='llvm::SDVTList' data-ref="llvm::SDVTList">SDVTList</a> <dfn class="local col5 decl" id="1235ScaleVT" title='ScaleVT' data-type='llvm::SDVTList' data-ref="1235ScaleVT">ScaleVT</dfn> = <a class="local col9 ref" href="#1229DAG" title='DAG' data-ref="1229DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG9getVTListENS_3EVTES1_" title='llvm::SelectionDAG::getVTList' data-ref="_ZN4llvm12SelectionDAG9getVTListENS_3EVTES1_">getVTList</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i1" title='llvm::MVT::SimpleValueType::i1' data-ref="llvm::MVT::SimpleValueType::i1">i1</a>);</td></tr>
<tr><th id="7073">7073</th><td></td></tr>
<tr><th id="7074">7074</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="1236DenominatorScaled" title='DenominatorScaled' data-type='llvm::SDValue' data-ref="1236DenominatorScaled">DenominatorScaled</dfn> = <a class="local col9 ref" href="#1229DAG" title='DAG' data-ref="1229DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_8SDVTListENS_7SDValueES5_S5_" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_8SDVTListENS_7SDValueES5_S5_">getNode</a>(<span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::DIV_SCALE" title='llvm::AMDGPUISD::NodeType::DIV_SCALE' data-ref="llvm::AMDGPUISD::NodeType::DIV_SCALE">DIV_SCALE</a>, <a class="local col1 ref" href="#1231SL" title='SL' data-ref="1231SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#77" title='llvm::SDVTList::SDVTList' data-ref="_ZN4llvm8SDVTListC1ERKS0_"></a><a class="local col5 ref" href="#1235ScaleVT" title='ScaleVT' data-ref="1235ScaleVT">ScaleVT</a>,</td></tr>
<tr><th id="7075">7075</th><td>                                          <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#1233RHS" title='RHS' data-ref="1233RHS">RHS</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#1233RHS" title='RHS' data-ref="1233RHS">RHS</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#1232LHS" title='LHS' data-ref="1232LHS">LHS</a>);</td></tr>
<tr><th id="7076">7076</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="1237NumeratorScaled" title='NumeratorScaled' data-type='llvm::SDValue' data-ref="1237NumeratorScaled">NumeratorScaled</dfn> = <a class="local col9 ref" href="#1229DAG" title='DAG' data-ref="1229DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_8SDVTListENS_7SDValueES5_S5_" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_8SDVTListENS_7SDValueES5_S5_">getNode</a>(<span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::DIV_SCALE" title='llvm::AMDGPUISD::NodeType::DIV_SCALE' data-ref="llvm::AMDGPUISD::NodeType::DIV_SCALE">DIV_SCALE</a>, <a class="local col1 ref" href="#1231SL" title='SL' data-ref="1231SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#77" title='llvm::SDVTList::SDVTList' data-ref="_ZN4llvm8SDVTListC1ERKS0_"></a><a class="local col5 ref" href="#1235ScaleVT" title='ScaleVT' data-ref="1235ScaleVT">ScaleVT</a>,</td></tr>
<tr><th id="7077">7077</th><td>                                        <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#1232LHS" title='LHS' data-ref="1232LHS">LHS</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#1233RHS" title='RHS' data-ref="1233RHS">RHS</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#1232LHS" title='LHS' data-ref="1232LHS">LHS</a>);</td></tr>
<tr><th id="7078">7078</th><td></td></tr>
<tr><th id="7079">7079</th><td>  <i>// Denominator is scaled to not be denormal, so using rcp is ok.</i></td></tr>
<tr><th id="7080">7080</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="1238ApproxRcp" title='ApproxRcp' data-type='llvm::SDValue' data-ref="1238ApproxRcp">ApproxRcp</dfn> = <a class="local col9 ref" href="#1229DAG" title='DAG' data-ref="1229DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::RCP" title='llvm::AMDGPUISD::NodeType::RCP' data-ref="llvm::AMDGPUISD::NodeType::RCP">RCP</a>, <a class="local col1 ref" href="#1231SL" title='SL' data-ref="1231SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a>,</td></tr>
<tr><th id="7081">7081</th><td>                                  <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#1236DenominatorScaled" title='DenominatorScaled' data-ref="1236DenominatorScaled">DenominatorScaled</a>);</td></tr>
<tr><th id="7082">7082</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="1239NegDivScale0" title='NegDivScale0' data-type='llvm::SDValue' data-ref="1239NegDivScale0">NegDivScale0</dfn> = <a class="local col9 ref" href="#1229DAG" title='DAG' data-ref="1229DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FNEG" title='llvm::ISD::NodeType::FNEG' data-ref="llvm::ISD::NodeType::FNEG">FNEG</a>, <a class="local col1 ref" href="#1231SL" title='SL' data-ref="1231SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a>,</td></tr>
<tr><th id="7083">7083</th><td>                                     <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#1236DenominatorScaled" title='DenominatorScaled' data-ref="1236DenominatorScaled">DenominatorScaled</a>);</td></tr>
<tr><th id="7084">7084</th><td></td></tr>
<tr><th id="7085">7085</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col0 decl" id="1240Denorm32Reg" title='Denorm32Reg' data-type='const unsigned int' data-ref="1240Denorm32Reg">Denorm32Reg</dfn> = <span class="namespace">AMDGPU::Hwreg::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::Hwreg::Id::ID_MODE" title='llvm::AMDGPU::Hwreg::Id::ID_MODE' data-ref="llvm::AMDGPU::Hwreg::Id::ID_MODE">ID_MODE</a> |</td></tr>
<tr><th id="7086">7086</th><td>                               (<var>4</var> &lt;&lt; <span class="namespace">AMDGPU::Hwreg::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::Hwreg::Offset::OFFSET_SHIFT_" title='llvm::AMDGPU::Hwreg::Offset::OFFSET_SHIFT_' data-ref="llvm::AMDGPU::Hwreg::Offset::OFFSET_SHIFT_">OFFSET_SHIFT_</a>) |</td></tr>
<tr><th id="7087">7087</th><td>                               (<var>1</var> &lt;&lt; <span class="namespace">AMDGPU::Hwreg::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::Hwreg::WidthMinusOne::WIDTH_M1_SHIFT_" title='llvm::AMDGPU::Hwreg::WidthMinusOne::WIDTH_M1_SHIFT_' data-ref="llvm::AMDGPU::Hwreg::WidthMinusOne::WIDTH_M1_SHIFT_">WIDTH_M1_SHIFT_</a>);</td></tr>
<tr><th id="7088">7088</th><td></td></tr>
<tr><th id="7089">7089</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="1241BitField" title='BitField' data-type='const llvm::SDValue' data-ref="1241BitField">BitField</dfn> = <a class="local col9 ref" href="#1229DAG" title='DAG' data-ref="1229DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col0 ref" href="#1240Denorm32Reg" title='Denorm32Reg' data-ref="1240Denorm32Reg">Denorm32Reg</a>, <a class="local col1 ref" href="#1231SL" title='SL' data-ref="1231SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>);</td></tr>
<tr><th id="7090">7090</th><td></td></tr>
<tr><th id="7091">7091</th><td>  <b>if</b> (!<span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">Subtarget</span>-&gt;hasFP32Denormals()) {</td></tr>
<tr><th id="7092">7092</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDVTList" title='llvm::SDVTList' data-ref="llvm::SDVTList">SDVTList</a> <dfn class="local col2 decl" id="1242BindParamVTs" title='BindParamVTs' data-type='llvm::SDVTList' data-ref="1242BindParamVTs">BindParamVTs</dfn> = <a class="local col9 ref" href="#1229DAG" title='DAG' data-ref="1229DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG9getVTListENS_3EVTES1_" title='llvm::SelectionDAG::getVTList' data-ref="_ZN4llvm12SelectionDAG9getVTListENS_3EVTES1_">getVTList</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Other" title='llvm::MVT::SimpleValueType::Other' data-ref="llvm::MVT::SimpleValueType::Other">Other</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Glue" title='llvm::MVT::SimpleValueType::Glue' data-ref="llvm::MVT::SimpleValueType::Glue">Glue</a>);</td></tr>
<tr><th id="7093">7093</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="1243EnableDenormValue" title='EnableDenormValue' data-type='const llvm::SDValue' data-ref="1243EnableDenormValue">EnableDenormValue</dfn> = <a class="local col9 ref" href="#1229DAG" title='DAG' data-ref="1229DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb" title='llvm::SelectionDAG::getConstant' data-ref="_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb">getConstant</a>(<a class="macro" href="SIDefines.h.html#583" title="3" data-ref="_M/FP_DENORM_FLUSH_NONE">FP_DENORM_FLUSH_NONE</a>,</td></tr>
<tr><th id="7094">7094</th><td>                                                      <a class="local col1 ref" href="#1231SL" title='SL' data-ref="1231SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="7095">7095</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="1244EnableDenorm" title='EnableDenorm' data-type='llvm::SDValue' data-ref="1244EnableDenorm">EnableDenorm</dfn> = <a class="local col9 ref" href="#1229DAG" title='DAG' data-ref="1229DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_8SDVTListENS_7SDValueES5_S5_" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_8SDVTListENS_7SDValueES5_S5_">getNode</a>(<span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::SETREG" title='llvm::AMDGPUISD::NodeType::SETREG' data-ref="llvm::AMDGPUISD::NodeType::SETREG">SETREG</a>, <a class="local col1 ref" href="#1231SL" title='SL' data-ref="1231SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#77" title='llvm::SDVTList::SDVTList' data-ref="_ZN4llvm8SDVTListC1ERKS0_"></a><a class="local col2 ref" href="#1242BindParamVTs" title='BindParamVTs' data-ref="1242BindParamVTs">BindParamVTs</a>,</td></tr>
<tr><th id="7096">7096</th><td>                                       <a class="local col9 ref" href="#1229DAG" title='DAG' data-ref="1229DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG12getEntryNodeEv" title='llvm::SelectionDAG::getEntryNode' data-ref="_ZNK4llvm12SelectionDAG12getEntryNodeEv">getEntryNode</a>(),</td></tr>
<tr><th id="7097">7097</th><td>                                       <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#1243EnableDenormValue" title='EnableDenormValue' data-ref="1243EnableDenormValue">EnableDenormValue</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#1241BitField" title='BitField' data-ref="1241BitField">BitField</a>);</td></tr>
<tr><th id="7098">7098</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="1245Ops" title='Ops' data-type='llvm::SDValue [3]' data-ref="1245Ops">Ops</dfn>[<var>3</var>] = {</td></tr>
<tr><th id="7099">7099</th><td>      <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#1239NegDivScale0" title='NegDivScale0' data-ref="1239NegDivScale0">NegDivScale0</a>,</td></tr>
<tr><th id="7100">7100</th><td>      <a class="local col4 ref" href="#1244EnableDenorm" title='EnableDenorm' data-ref="1244EnableDenorm">EnableDenorm</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue8getValueEj" title='llvm::SDValue::getValue' data-ref="_ZNK4llvm7SDValue8getValueEj">getValue</a>(<var>0</var>),</td></tr>
<tr><th id="7101">7101</th><td>      <a class="local col4 ref" href="#1244EnableDenorm" title='EnableDenorm' data-ref="1244EnableDenorm">EnableDenorm</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue8getValueEj" title='llvm::SDValue::getValue' data-ref="_ZNK4llvm7SDValue8getValueEj">getValue</a>(<var>1</var>)</td></tr>
<tr><th id="7102">7102</th><td>    };</td></tr>
<tr><th id="7103">7103</th><td></td></tr>
<tr><th id="7104">7104</th><td>    <a class="local col9 ref" href="#1239NegDivScale0" title='NegDivScale0' data-ref="1239NegDivScale0">NegDivScale0</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col9 ref" href="#1229DAG" title='DAG' data-ref="1229DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getMergeValuesENS_8ArrayRefINS_7SDValueEEERKNS_5SDLocE" title='llvm::SelectionDAG::getMergeValues' data-ref="_ZN4llvm12SelectionDAG14getMergeValuesENS_8ArrayRefINS_7SDValueEEERKNS_5SDLocE">getMergeValues</a>(<a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERAT__KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERAT__KT_"></a><a class="local col5 ref" href="#1245Ops" title='Ops' data-ref="1245Ops">Ops</a>, <a class="local col1 ref" href="#1231SL" title='SL' data-ref="1231SL">SL</a>);</td></tr>
<tr><th id="7105">7105</th><td>  }</td></tr>
<tr><th id="7106">7106</th><td></td></tr>
<tr><th id="7107">7107</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="1246Fma0" title='Fma0' data-type='llvm::SDValue' data-ref="1246Fma0">Fma0</dfn> = <a class="tu ref" href="#_ZL11getFPTernOpRN4llvm12SelectionDAGEjRKNS_5SDLocENS_3EVTENS_7SDValueES6_S6_S6_" title='getFPTernOp' data-use='c' data-ref="_ZL11getFPTernOpRN4llvm12SelectionDAGEjRKNS_5SDLocENS_3EVTENS_7SDValueES6_S6_S6_">getFPTernOp</a>(<span class='refarg'><a class="local col9 ref" href="#1229DAG" title='DAG' data-ref="1229DAG">DAG</a></span>, <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMA" title='llvm::ISD::NodeType::FMA' data-ref="llvm::ISD::NodeType::FMA">FMA</a>, <a class="local col1 ref" href="#1231SL" title='SL' data-ref="1231SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#1239NegDivScale0" title='NegDivScale0' data-ref="1239NegDivScale0">NegDivScale0</a>,</td></tr>
<tr><th id="7108">7108</th><td>                             <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#1238ApproxRcp" title='ApproxRcp' data-ref="1238ApproxRcp">ApproxRcp</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#1234One" title='One' data-ref="1234One">One</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#1239NegDivScale0" title='NegDivScale0' data-ref="1239NegDivScale0">NegDivScale0</a>);</td></tr>
<tr><th id="7109">7109</th><td></td></tr>
<tr><th id="7110">7110</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="1247Fma1" title='Fma1' data-type='llvm::SDValue' data-ref="1247Fma1">Fma1</dfn> = <a class="tu ref" href="#_ZL11getFPTernOpRN4llvm12SelectionDAGEjRKNS_5SDLocENS_3EVTENS_7SDValueES6_S6_S6_" title='getFPTernOp' data-use='c' data-ref="_ZL11getFPTernOpRN4llvm12SelectionDAGEjRKNS_5SDLocENS_3EVTENS_7SDValueES6_S6_S6_">getFPTernOp</a>(<span class='refarg'><a class="local col9 ref" href="#1229DAG" title='DAG' data-ref="1229DAG">DAG</a></span>, <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMA" title='llvm::ISD::NodeType::FMA' data-ref="llvm::ISD::NodeType::FMA">FMA</a>, <a class="local col1 ref" href="#1231SL" title='SL' data-ref="1231SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#1246Fma0" title='Fma0' data-ref="1246Fma0">Fma0</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#1238ApproxRcp" title='ApproxRcp' data-ref="1238ApproxRcp">ApproxRcp</a>,</td></tr>
<tr><th id="7111">7111</th><td>                             <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#1238ApproxRcp" title='ApproxRcp' data-ref="1238ApproxRcp">ApproxRcp</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#1246Fma0" title='Fma0' data-ref="1246Fma0">Fma0</a>);</td></tr>
<tr><th id="7112">7112</th><td></td></tr>
<tr><th id="7113">7113</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="1248Mul" title='Mul' data-type='llvm::SDValue' data-ref="1248Mul">Mul</dfn> = <a class="tu ref" href="#_ZL10getFPBinOpRN4llvm12SelectionDAGEjRKNS_5SDLocENS_3EVTENS_7SDValueES6_S6_" title='getFPBinOp' data-use='c' data-ref="_ZL10getFPBinOpRN4llvm12SelectionDAGEjRKNS_5SDLocENS_3EVTENS_7SDValueES6_S6_">getFPBinOp</a>(<span class='refarg'><a class="local col9 ref" href="#1229DAG" title='DAG' data-ref="1229DAG">DAG</a></span>, <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMUL" title='llvm::ISD::NodeType::FMUL' data-ref="llvm::ISD::NodeType::FMUL">FMUL</a>, <a class="local col1 ref" href="#1231SL" title='SL' data-ref="1231SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#1237NumeratorScaled" title='NumeratorScaled' data-ref="1237NumeratorScaled">NumeratorScaled</a>,</td></tr>
<tr><th id="7114">7114</th><td>                           <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#1247Fma1" title='Fma1' data-ref="1247Fma1">Fma1</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#1247Fma1" title='Fma1' data-ref="1247Fma1">Fma1</a>);</td></tr>
<tr><th id="7115">7115</th><td></td></tr>
<tr><th id="7116">7116</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="1249Fma2" title='Fma2' data-type='llvm::SDValue' data-ref="1249Fma2">Fma2</dfn> = <a class="tu ref" href="#_ZL11getFPTernOpRN4llvm12SelectionDAGEjRKNS_5SDLocENS_3EVTENS_7SDValueES6_S6_S6_" title='getFPTernOp' data-use='c' data-ref="_ZL11getFPTernOpRN4llvm12SelectionDAGEjRKNS_5SDLocENS_3EVTENS_7SDValueES6_S6_S6_">getFPTernOp</a>(<span class='refarg'><a class="local col9 ref" href="#1229DAG" title='DAG' data-ref="1229DAG">DAG</a></span>, <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMA" title='llvm::ISD::NodeType::FMA' data-ref="llvm::ISD::NodeType::FMA">FMA</a>, <a class="local col1 ref" href="#1231SL" title='SL' data-ref="1231SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#1239NegDivScale0" title='NegDivScale0' data-ref="1239NegDivScale0">NegDivScale0</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#1248Mul" title='Mul' data-ref="1248Mul">Mul</a>,</td></tr>
<tr><th id="7117">7117</th><td>                             <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#1237NumeratorScaled" title='NumeratorScaled' data-ref="1237NumeratorScaled">NumeratorScaled</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#1248Mul" title='Mul' data-ref="1248Mul">Mul</a>);</td></tr>
<tr><th id="7118">7118</th><td></td></tr>
<tr><th id="7119">7119</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="1250Fma3" title='Fma3' data-type='llvm::SDValue' data-ref="1250Fma3">Fma3</dfn> = <a class="tu ref" href="#_ZL11getFPTernOpRN4llvm12SelectionDAGEjRKNS_5SDLocENS_3EVTENS_7SDValueES6_S6_S6_" title='getFPTernOp' data-use='c' data-ref="_ZL11getFPTernOpRN4llvm12SelectionDAGEjRKNS_5SDLocENS_3EVTENS_7SDValueES6_S6_S6_">getFPTernOp</a>(<span class='refarg'><a class="local col9 ref" href="#1229DAG" title='DAG' data-ref="1229DAG">DAG</a></span>, <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMA" title='llvm::ISD::NodeType::FMA' data-ref="llvm::ISD::NodeType::FMA">FMA</a>,<a class="local col1 ref" href="#1231SL" title='SL' data-ref="1231SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#1249Fma2" title='Fma2' data-ref="1249Fma2">Fma2</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#1247Fma1" title='Fma1' data-ref="1247Fma1">Fma1</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#1248Mul" title='Mul' data-ref="1248Mul">Mul</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#1249Fma2" title='Fma2' data-ref="1249Fma2">Fma2</a>);</td></tr>
<tr><th id="7120">7120</th><td></td></tr>
<tr><th id="7121">7121</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="1251Fma4" title='Fma4' data-type='llvm::SDValue' data-ref="1251Fma4">Fma4</dfn> = <a class="tu ref" href="#_ZL11getFPTernOpRN4llvm12SelectionDAGEjRKNS_5SDLocENS_3EVTENS_7SDValueES6_S6_S6_" title='getFPTernOp' data-use='c' data-ref="_ZL11getFPTernOpRN4llvm12SelectionDAGEjRKNS_5SDLocENS_3EVTENS_7SDValueES6_S6_S6_">getFPTernOp</a>(<span class='refarg'><a class="local col9 ref" href="#1229DAG" title='DAG' data-ref="1229DAG">DAG</a></span>, <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMA" title='llvm::ISD::NodeType::FMA' data-ref="llvm::ISD::NodeType::FMA">FMA</a>, <a class="local col1 ref" href="#1231SL" title='SL' data-ref="1231SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#1239NegDivScale0" title='NegDivScale0' data-ref="1239NegDivScale0">NegDivScale0</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#1250Fma3" title='Fma3' data-ref="1250Fma3">Fma3</a>,</td></tr>
<tr><th id="7122">7122</th><td>                             <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#1237NumeratorScaled" title='NumeratorScaled' data-ref="1237NumeratorScaled">NumeratorScaled</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#1250Fma3" title='Fma3' data-ref="1250Fma3">Fma3</a>);</td></tr>
<tr><th id="7123">7123</th><td></td></tr>
<tr><th id="7124">7124</th><td>  <b>if</b> (!<span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">Subtarget</span>-&gt;hasFP32Denormals()) {</td></tr>
<tr><th id="7125">7125</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="1252DisableDenormValue" title='DisableDenormValue' data-type='const llvm::SDValue' data-ref="1252DisableDenormValue">DisableDenormValue</dfn> =</td></tr>
<tr><th id="7126">7126</th><td>        <a class="local col9 ref" href="#1229DAG" title='DAG' data-ref="1229DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb" title='llvm::SelectionDAG::getConstant' data-ref="_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb">getConstant</a>(<a class="macro" href="SIDefines.h.html#580" title="0" data-ref="_M/FP_DENORM_FLUSH_IN_FLUSH_OUT">FP_DENORM_FLUSH_IN_FLUSH_OUT</a>, <a class="local col1 ref" href="#1231SL" title='SL' data-ref="1231SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="7127">7127</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="1253DisableDenorm" title='DisableDenorm' data-type='llvm::SDValue' data-ref="1253DisableDenorm">DisableDenorm</dfn> = <a class="local col9 ref" href="#1229DAG" title='DAG' data-ref="1229DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_S5_" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_S5_">getNode</a>(<span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::SETREG" title='llvm::AMDGPUISD::NodeType::SETREG' data-ref="llvm::AMDGPUISD::NodeType::SETREG">SETREG</a>, <a class="local col1 ref" href="#1231SL" title='SL' data-ref="1231SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Other" title='llvm::MVT::SimpleValueType::Other' data-ref="llvm::MVT::SimpleValueType::Other">Other</a>,</td></tr>
<tr><th id="7128">7128</th><td>                                        <a class="local col1 ref" href="#1251Fma4" title='Fma4' data-ref="1251Fma4">Fma4</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue8getValueEj" title='llvm::SDValue::getValue' data-ref="_ZNK4llvm7SDValue8getValueEj">getValue</a>(<var>1</var>),</td></tr>
<tr><th id="7129">7129</th><td>                                        <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#1252DisableDenormValue" title='DisableDenormValue' data-ref="1252DisableDenormValue">DisableDenormValue</a>,</td></tr>
<tr><th id="7130">7130</th><td>                                        <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#1241BitField" title='BitField' data-ref="1241BitField">BitField</a>,</td></tr>
<tr><th id="7131">7131</th><td>                                        <a class="local col1 ref" href="#1251Fma4" title='Fma4' data-ref="1251Fma4">Fma4</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue8getValueEj" title='llvm::SDValue::getValue' data-ref="_ZNK4llvm7SDValue8getValueEj">getValue</a>(<var>2</var>));</td></tr>
<tr><th id="7132">7132</th><td></td></tr>
<tr><th id="7133">7133</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="1254OutputChain" title='OutputChain' data-type='llvm::SDValue' data-ref="1254OutputChain">OutputChain</dfn> = <a class="local col9 ref" href="#1229DAG" title='DAG' data-ref="1229DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::TokenFactor" title='llvm::ISD::NodeType::TokenFactor' data-ref="llvm::ISD::NodeType::TokenFactor">TokenFactor</a>, <a class="local col1 ref" href="#1231SL" title='SL' data-ref="1231SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Other" title='llvm::MVT::SimpleValueType::Other' data-ref="llvm::MVT::SimpleValueType::Other">Other</a>,</td></tr>
<tr><th id="7134">7134</th><td>                                      <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#1253DisableDenorm" title='DisableDenorm' data-ref="1253DisableDenorm">DisableDenorm</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#1229DAG" title='DAG' data-ref="1229DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG7getRootEv" title='llvm::SelectionDAG::getRoot' data-ref="_ZNK4llvm12SelectionDAG7getRootEv">getRoot</a>());</td></tr>
<tr><th id="7135">7135</th><td>    <a class="local col9 ref" href="#1229DAG" title='DAG' data-ref="1229DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7setRootENS_7SDValueE" title='llvm::SelectionDAG::setRoot' data-ref="_ZN4llvm12SelectionDAG7setRootENS_7SDValueE">setRoot</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#1254OutputChain" title='OutputChain' data-ref="1254OutputChain">OutputChain</a>);</td></tr>
<tr><th id="7136">7136</th><td>  }</td></tr>
<tr><th id="7137">7137</th><td></td></tr>
<tr><th id="7138">7138</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="1255Scale" title='Scale' data-type='llvm::SDValue' data-ref="1255Scale">Scale</dfn> = <a class="local col7 ref" href="#1237NumeratorScaled" title='NumeratorScaled' data-ref="1237NumeratorScaled">NumeratorScaled</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue8getValueEj" title='llvm::SDValue::getValue' data-ref="_ZNK4llvm7SDValue8getValueEj">getValue</a>(<var>1</var>);</td></tr>
<tr><th id="7139">7139</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="1256Fmas" title='Fmas' data-type='llvm::SDValue' data-ref="1256Fmas">Fmas</dfn> = <a class="local col9 ref" href="#1229DAG" title='DAG' data-ref="1229DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_S5_" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_S5_">getNode</a>(<span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::DIV_FMAS" title='llvm::AMDGPUISD::NodeType::DIV_FMAS' data-ref="llvm::AMDGPUISD::NodeType::DIV_FMAS">DIV_FMAS</a>, <a class="local col1 ref" href="#1231SL" title='SL' data-ref="1231SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a>,</td></tr>
<tr><th id="7140">7140</th><td>                             <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#1251Fma4" title='Fma4' data-ref="1251Fma4">Fma4</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#1247Fma1" title='Fma1' data-ref="1247Fma1">Fma1</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#1250Fma3" title='Fma3' data-ref="1250Fma3">Fma3</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#1255Scale" title='Scale' data-ref="1255Scale">Scale</a>);</td></tr>
<tr><th id="7141">7141</th><td></td></tr>
<tr><th id="7142">7142</th><td>  <b>return</b> <a class="local col9 ref" href="#1229DAG" title='DAG' data-ref="1229DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::DIV_FIXUP" title='llvm::AMDGPUISD::NodeType::DIV_FIXUP' data-ref="llvm::AMDGPUISD::NodeType::DIV_FIXUP">DIV_FIXUP</a>, <a class="local col1 ref" href="#1231SL" title='SL' data-ref="1231SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#1256Fmas" title='Fmas' data-ref="1256Fmas">Fmas</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#1233RHS" title='RHS' data-ref="1233RHS">RHS</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#1232LHS" title='LHS' data-ref="1232LHS">LHS</a>);</td></tr>
<tr><th id="7143">7143</th><td>}</td></tr>
<tr><th id="7144">7144</th><td></td></tr>
<tr><th id="7145">7145</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm16SITargetLowering11LowerFDIV64ENS_7SDValueERNS_12SelectionDAGE" title='llvm::SITargetLowering::LowerFDIV64' data-ref="_ZNK4llvm16SITargetLowering11LowerFDIV64ENS_7SDValueERNS_12SelectionDAGE">LowerFDIV64</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="1257Op" title='Op' data-type='llvm::SDValue' data-ref="1257Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col8 decl" id="1258DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="1258DAG">DAG</dfn>) <em>const</em> {</td></tr>
<tr><th id="7146">7146</th><td>  <b>if</b> (<a class="local col8 ref" href="#1258DAG" title='DAG' data-ref="1258DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG9getTargetEv" title='llvm::SelectionDAG::getTarget' data-ref="_ZNK4llvm12SelectionDAG9getTargetEv">getTarget</a>().<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::TargetMachine::Options" title='llvm::TargetMachine::Options' data-ref="llvm::TargetMachine::Options">Options</a>.<a class="ref" href="../../../include/llvm/Target/TargetOptions.h.html#llvm::TargetOptions::UnsafeFPMath" title='llvm::TargetOptions::UnsafeFPMath' data-ref="llvm::TargetOptions::UnsafeFPMath">UnsafeFPMath</a>)</td></tr>
<tr><th id="7147">7147</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm16SITargetLowering19lowerFastUnsafeFDIVENS_7SDValueERNS_12SelectionDAGE" title='llvm::SITargetLowering::lowerFastUnsafeFDIV' data-ref="_ZNK4llvm16SITargetLowering19lowerFastUnsafeFDIVENS_7SDValueERNS_12SelectionDAGE">lowerFastUnsafeFDIV</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#1257Op" title='Op' data-ref="1257Op">Op</a>, <span class='refarg'><a class="local col8 ref" href="#1258DAG" title='DAG' data-ref="1258DAG">DAG</a></span>);</td></tr>
<tr><th id="7148">7148</th><td></td></tr>
<tr><th id="7149">7149</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col9 decl" id="1259SL" title='SL' data-type='llvm::SDLoc' data-ref="1259SL">SL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#1257Op" title='Op' data-ref="1257Op">Op</a>);</td></tr>
<tr><th id="7150">7150</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="1260X" title='X' data-type='llvm::SDValue' data-ref="1260X">X</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#1257Op" title='Op' data-ref="1257Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="7151">7151</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="1261Y" title='Y' data-type='llvm::SDValue' data-ref="1261Y">Y</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#1257Op" title='Op' data-ref="1257Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="7152">7152</th><td></td></tr>
<tr><th id="7153">7153</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="1262One" title='One' data-type='const llvm::SDValue' data-ref="1262One">One</dfn> = <a class="local col8 ref" href="#1258DAG" title='DAG' data-ref="1258DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG13getConstantFPEdRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getConstantFP' data-ref="_ZN4llvm12SelectionDAG13getConstantFPEdRKNS_5SDLocENS_3EVTEb">getConstantFP</a>(<var>1.0</var>, <a class="local col9 ref" href="#1259SL" title='SL' data-ref="1259SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a>);</td></tr>
<tr><th id="7154">7154</th><td></td></tr>
<tr><th id="7155">7155</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDVTList" title='llvm::SDVTList' data-ref="llvm::SDVTList">SDVTList</a> <dfn class="local col3 decl" id="1263ScaleVT" title='ScaleVT' data-type='llvm::SDVTList' data-ref="1263ScaleVT">ScaleVT</dfn> = <a class="local col8 ref" href="#1258DAG" title='DAG' data-ref="1258DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG9getVTListENS_3EVTES1_" title='llvm::SelectionDAG::getVTList' data-ref="_ZN4llvm12SelectionDAG9getVTListENS_3EVTES1_">getVTList</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i1" title='llvm::MVT::SimpleValueType::i1' data-ref="llvm::MVT::SimpleValueType::i1">i1</a>);</td></tr>
<tr><th id="7156">7156</th><td></td></tr>
<tr><th id="7157">7157</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="1264DivScale0" title='DivScale0' data-type='llvm::SDValue' data-ref="1264DivScale0">DivScale0</dfn> = <a class="local col8 ref" href="#1258DAG" title='DAG' data-ref="1258DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_8SDVTListENS_7SDValueES5_S5_" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_8SDVTListENS_7SDValueES5_S5_">getNode</a>(<span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::DIV_SCALE" title='llvm::AMDGPUISD::NodeType::DIV_SCALE' data-ref="llvm::AMDGPUISD::NodeType::DIV_SCALE">DIV_SCALE</a>, <a class="local col9 ref" href="#1259SL" title='SL' data-ref="1259SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#77" title='llvm::SDVTList::SDVTList' data-ref="_ZN4llvm8SDVTListC1ERKS0_"></a><a class="local col3 ref" href="#1263ScaleVT" title='ScaleVT' data-ref="1263ScaleVT">ScaleVT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#1261Y" title='Y' data-ref="1261Y">Y</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#1261Y" title='Y' data-ref="1261Y">Y</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#1260X" title='X' data-ref="1260X">X</a>);</td></tr>
<tr><th id="7158">7158</th><td></td></tr>
<tr><th id="7159">7159</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="1265NegDivScale0" title='NegDivScale0' data-type='llvm::SDValue' data-ref="1265NegDivScale0">NegDivScale0</dfn> = <a class="local col8 ref" href="#1258DAG" title='DAG' data-ref="1258DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FNEG" title='llvm::ISD::NodeType::FNEG' data-ref="llvm::ISD::NodeType::FNEG">FNEG</a>, <a class="local col9 ref" href="#1259SL" title='SL' data-ref="1259SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#1264DivScale0" title='DivScale0' data-ref="1264DivScale0">DivScale0</a>);</td></tr>
<tr><th id="7160">7160</th><td></td></tr>
<tr><th id="7161">7161</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="1266Rcp" title='Rcp' data-type='llvm::SDValue' data-ref="1266Rcp">Rcp</dfn> = <a class="local col8 ref" href="#1258DAG" title='DAG' data-ref="1258DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::RCP" title='llvm::AMDGPUISD::NodeType::RCP' data-ref="llvm::AMDGPUISD::NodeType::RCP">RCP</a>, <a class="local col9 ref" href="#1259SL" title='SL' data-ref="1259SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#1264DivScale0" title='DivScale0' data-ref="1264DivScale0">DivScale0</a>);</td></tr>
<tr><th id="7162">7162</th><td></td></tr>
<tr><th id="7163">7163</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="1267Fma0" title='Fma0' data-type='llvm::SDValue' data-ref="1267Fma0">Fma0</dfn> = <a class="local col8 ref" href="#1258DAG" title='DAG' data-ref="1258DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMA" title='llvm::ISD::NodeType::FMA' data-ref="llvm::ISD::NodeType::FMA">FMA</a>, <a class="local col9 ref" href="#1259SL" title='SL' data-ref="1259SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#1265NegDivScale0" title='NegDivScale0' data-ref="1265NegDivScale0">NegDivScale0</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#1266Rcp" title='Rcp' data-ref="1266Rcp">Rcp</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#1262One" title='One' data-ref="1262One">One</a>);</td></tr>
<tr><th id="7164">7164</th><td></td></tr>
<tr><th id="7165">7165</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="1268Fma1" title='Fma1' data-type='llvm::SDValue' data-ref="1268Fma1">Fma1</dfn> = <a class="local col8 ref" href="#1258DAG" title='DAG' data-ref="1258DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMA" title='llvm::ISD::NodeType::FMA' data-ref="llvm::ISD::NodeType::FMA">FMA</a>, <a class="local col9 ref" href="#1259SL" title='SL' data-ref="1259SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#1266Rcp" title='Rcp' data-ref="1266Rcp">Rcp</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#1267Fma0" title='Fma0' data-ref="1267Fma0">Fma0</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#1266Rcp" title='Rcp' data-ref="1266Rcp">Rcp</a>);</td></tr>
<tr><th id="7166">7166</th><td></td></tr>
<tr><th id="7167">7167</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="1269Fma2" title='Fma2' data-type='llvm::SDValue' data-ref="1269Fma2">Fma2</dfn> = <a class="local col8 ref" href="#1258DAG" title='DAG' data-ref="1258DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMA" title='llvm::ISD::NodeType::FMA' data-ref="llvm::ISD::NodeType::FMA">FMA</a>, <a class="local col9 ref" href="#1259SL" title='SL' data-ref="1259SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#1265NegDivScale0" title='NegDivScale0' data-ref="1265NegDivScale0">NegDivScale0</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#1268Fma1" title='Fma1' data-ref="1268Fma1">Fma1</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#1262One" title='One' data-ref="1262One">One</a>);</td></tr>
<tr><th id="7168">7168</th><td></td></tr>
<tr><th id="7169">7169</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="1270DivScale1" title='DivScale1' data-type='llvm::SDValue' data-ref="1270DivScale1">DivScale1</dfn> = <a class="local col8 ref" href="#1258DAG" title='DAG' data-ref="1258DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_8SDVTListENS_7SDValueES5_S5_" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_8SDVTListENS_7SDValueES5_S5_">getNode</a>(<span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::DIV_SCALE" title='llvm::AMDGPUISD::NodeType::DIV_SCALE' data-ref="llvm::AMDGPUISD::NodeType::DIV_SCALE">DIV_SCALE</a>, <a class="local col9 ref" href="#1259SL" title='SL' data-ref="1259SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#77" title='llvm::SDVTList::SDVTList' data-ref="_ZN4llvm8SDVTListC1ERKS0_"></a><a class="local col3 ref" href="#1263ScaleVT" title='ScaleVT' data-ref="1263ScaleVT">ScaleVT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#1260X" title='X' data-ref="1260X">X</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#1261Y" title='Y' data-ref="1261Y">Y</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#1260X" title='X' data-ref="1260X">X</a>);</td></tr>
<tr><th id="7170">7170</th><td></td></tr>
<tr><th id="7171">7171</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="1271Fma3" title='Fma3' data-type='llvm::SDValue' data-ref="1271Fma3">Fma3</dfn> = <a class="local col8 ref" href="#1258DAG" title='DAG' data-ref="1258DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMA" title='llvm::ISD::NodeType::FMA' data-ref="llvm::ISD::NodeType::FMA">FMA</a>, <a class="local col9 ref" href="#1259SL" title='SL' data-ref="1259SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#1268Fma1" title='Fma1' data-ref="1268Fma1">Fma1</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#1269Fma2" title='Fma2' data-ref="1269Fma2">Fma2</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#1268Fma1" title='Fma1' data-ref="1268Fma1">Fma1</a>);</td></tr>
<tr><th id="7172">7172</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="1272Mul" title='Mul' data-type='llvm::SDValue' data-ref="1272Mul">Mul</dfn> = <a class="local col8 ref" href="#1258DAG" title='DAG' data-ref="1258DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMUL" title='llvm::ISD::NodeType::FMUL' data-ref="llvm::ISD::NodeType::FMUL">FMUL</a>, <a class="local col9 ref" href="#1259SL" title='SL' data-ref="1259SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#1270DivScale1" title='DivScale1' data-ref="1270DivScale1">DivScale1</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#1271Fma3" title='Fma3' data-ref="1271Fma3">Fma3</a>);</td></tr>
<tr><th id="7173">7173</th><td></td></tr>
<tr><th id="7174">7174</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="1273Fma4" title='Fma4' data-type='llvm::SDValue' data-ref="1273Fma4">Fma4</dfn> = <a class="local col8 ref" href="#1258DAG" title='DAG' data-ref="1258DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMA" title='llvm::ISD::NodeType::FMA' data-ref="llvm::ISD::NodeType::FMA">FMA</a>, <a class="local col9 ref" href="#1259SL" title='SL' data-ref="1259SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a>,</td></tr>
<tr><th id="7175">7175</th><td>                             <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#1265NegDivScale0" title='NegDivScale0' data-ref="1265NegDivScale0">NegDivScale0</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#1272Mul" title='Mul' data-ref="1272Mul">Mul</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#1270DivScale1" title='DivScale1' data-ref="1270DivScale1">DivScale1</a>);</td></tr>
<tr><th id="7176">7176</th><td></td></tr>
<tr><th id="7177">7177</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev"></a><dfn class="local col4 decl" id="1274Scale" title='Scale' data-type='llvm::SDValue' data-ref="1274Scale">Scale</dfn>;</td></tr>
<tr><th id="7178">7178</th><td></td></tr>
<tr><th id="7179">7179</th><td>  <b>if</b> (<a class="member" href="SIISelLowering.h.html#llvm::SITargetLowering::Subtarget" title='llvm::SITargetLowering::Subtarget' data-ref="llvm::SITargetLowering::Subtarget">Subtarget</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget13getGenerationEv" title='llvm::GCNSubtarget::getGeneration' data-ref="_ZNK4llvm12GCNSubtarget13getGenerationEv">getGeneration</a>() == <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget">AMDGPUSubtarget</a>::<a class="enum" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::Generation::SOUTHERN_ISLANDS" title='llvm::AMDGPUSubtarget::Generation::SOUTHERN_ISLANDS' data-ref="llvm::AMDGPUSubtarget::Generation::SOUTHERN_ISLANDS">SOUTHERN_ISLANDS</a>) {</td></tr>
<tr><th id="7180">7180</th><td>    <i>// Workaround a hardware bug on SI where the condition output from div_scale</i></td></tr>
<tr><th id="7181">7181</th><td><i>    // is not usable.</i></td></tr>
<tr><th id="7182">7182</th><td></td></tr>
<tr><th id="7183">7183</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="1275Hi" title='Hi' data-type='const llvm::SDValue' data-ref="1275Hi">Hi</dfn> = <a class="local col8 ref" href="#1258DAG" title='DAG' data-ref="1258DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb" title='llvm::SelectionDAG::getConstant' data-ref="_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb">getConstant</a>(<var>1</var>, <a class="local col9 ref" href="#1259SL" title='SL' data-ref="1259SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="7184">7184</th><td></td></tr>
<tr><th id="7185">7185</th><td>    <i>// Figure out if the scale to use for div_fmas.</i></td></tr>
<tr><th id="7186">7186</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="1276NumBC" title='NumBC' data-type='llvm::SDValue' data-ref="1276NumBC">NumBC</dfn> = <a class="local col8 ref" href="#1258DAG" title='DAG' data-ref="1258DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BITCAST" title='llvm::ISD::NodeType::BITCAST' data-ref="llvm::ISD::NodeType::BITCAST">BITCAST</a>, <a class="local col9 ref" href="#1259SL" title='SL' data-ref="1259SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i32" title='llvm::MVT::SimpleValueType::v2i32' data-ref="llvm::MVT::SimpleValueType::v2i32">v2i32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#1260X" title='X' data-ref="1260X">X</a>);</td></tr>
<tr><th id="7187">7187</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="1277DenBC" title='DenBC' data-type='llvm::SDValue' data-ref="1277DenBC">DenBC</dfn> = <a class="local col8 ref" href="#1258DAG" title='DAG' data-ref="1258DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BITCAST" title='llvm::ISD::NodeType::BITCAST' data-ref="llvm::ISD::NodeType::BITCAST">BITCAST</a>, <a class="local col9 ref" href="#1259SL" title='SL' data-ref="1259SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i32" title='llvm::MVT::SimpleValueType::v2i32' data-ref="llvm::MVT::SimpleValueType::v2i32">v2i32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#1261Y" title='Y' data-ref="1261Y">Y</a>);</td></tr>
<tr><th id="7188">7188</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="1278Scale0BC" title='Scale0BC' data-type='llvm::SDValue' data-ref="1278Scale0BC">Scale0BC</dfn> = <a class="local col8 ref" href="#1258DAG" title='DAG' data-ref="1258DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BITCAST" title='llvm::ISD::NodeType::BITCAST' data-ref="llvm::ISD::NodeType::BITCAST">BITCAST</a>, <a class="local col9 ref" href="#1259SL" title='SL' data-ref="1259SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i32" title='llvm::MVT::SimpleValueType::v2i32' data-ref="llvm::MVT::SimpleValueType::v2i32">v2i32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#1264DivScale0" title='DivScale0' data-ref="1264DivScale0">DivScale0</a>);</td></tr>
<tr><th id="7189">7189</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="1279Scale1BC" title='Scale1BC' data-type='llvm::SDValue' data-ref="1279Scale1BC">Scale1BC</dfn> = <a class="local col8 ref" href="#1258DAG" title='DAG' data-ref="1258DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BITCAST" title='llvm::ISD::NodeType::BITCAST' data-ref="llvm::ISD::NodeType::BITCAST">BITCAST</a>, <a class="local col9 ref" href="#1259SL" title='SL' data-ref="1259SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i32" title='llvm::MVT::SimpleValueType::v2i32' data-ref="llvm::MVT::SimpleValueType::v2i32">v2i32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#1270DivScale1" title='DivScale1' data-ref="1270DivScale1">DivScale1</a>);</td></tr>
<tr><th id="7190">7190</th><td></td></tr>
<tr><th id="7191">7191</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="1280NumHi" title='NumHi' data-type='llvm::SDValue' data-ref="1280NumHi">NumHi</dfn> = <a class="local col8 ref" href="#1258DAG" title='DAG' data-ref="1258DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::EXTRACT_VECTOR_ELT" title='llvm::ISD::NodeType::EXTRACT_VECTOR_ELT' data-ref="llvm::ISD::NodeType::EXTRACT_VECTOR_ELT">EXTRACT_VECTOR_ELT</a>, <a class="local col9 ref" href="#1259SL" title='SL' data-ref="1259SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#1276NumBC" title='NumBC' data-ref="1276NumBC">NumBC</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#1275Hi" title='Hi' data-ref="1275Hi">Hi</a>);</td></tr>
<tr><th id="7192">7192</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="1281DenHi" title='DenHi' data-type='llvm::SDValue' data-ref="1281DenHi">DenHi</dfn> = <a class="local col8 ref" href="#1258DAG" title='DAG' data-ref="1258DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::EXTRACT_VECTOR_ELT" title='llvm::ISD::NodeType::EXTRACT_VECTOR_ELT' data-ref="llvm::ISD::NodeType::EXTRACT_VECTOR_ELT">EXTRACT_VECTOR_ELT</a>, <a class="local col9 ref" href="#1259SL" title='SL' data-ref="1259SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#1277DenBC" title='DenBC' data-ref="1277DenBC">DenBC</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#1275Hi" title='Hi' data-ref="1275Hi">Hi</a>);</td></tr>
<tr><th id="7193">7193</th><td></td></tr>
<tr><th id="7194">7194</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="1282Scale0Hi" title='Scale0Hi' data-type='llvm::SDValue' data-ref="1282Scale0Hi">Scale0Hi</dfn></td></tr>
<tr><th id="7195">7195</th><td>      = <a class="local col8 ref" href="#1258DAG" title='DAG' data-ref="1258DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::EXTRACT_VECTOR_ELT" title='llvm::ISD::NodeType::EXTRACT_VECTOR_ELT' data-ref="llvm::ISD::NodeType::EXTRACT_VECTOR_ELT">EXTRACT_VECTOR_ELT</a>, <a class="local col9 ref" href="#1259SL" title='SL' data-ref="1259SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#1278Scale0BC" title='Scale0BC' data-ref="1278Scale0BC">Scale0BC</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#1275Hi" title='Hi' data-ref="1275Hi">Hi</a>);</td></tr>
<tr><th id="7196">7196</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="1283Scale1Hi" title='Scale1Hi' data-type='llvm::SDValue' data-ref="1283Scale1Hi">Scale1Hi</dfn></td></tr>
<tr><th id="7197">7197</th><td>      = <a class="local col8 ref" href="#1258DAG" title='DAG' data-ref="1258DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::EXTRACT_VECTOR_ELT" title='llvm::ISD::NodeType::EXTRACT_VECTOR_ELT' data-ref="llvm::ISD::NodeType::EXTRACT_VECTOR_ELT">EXTRACT_VECTOR_ELT</a>, <a class="local col9 ref" href="#1259SL" title='SL' data-ref="1259SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#1279Scale1BC" title='Scale1BC' data-ref="1279Scale1BC">Scale1BC</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#1275Hi" title='Hi' data-ref="1275Hi">Hi</a>);</td></tr>
<tr><th id="7198">7198</th><td></td></tr>
<tr><th id="7199">7199</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="1284CmpDen" title='CmpDen' data-type='llvm::SDValue' data-ref="1284CmpDen">CmpDen</dfn> = <a class="local col8 ref" href="#1258DAG" title='DAG' data-ref="1258DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG8getSetCCERKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_3ISD8CondCodeE" title='llvm::SelectionDAG::getSetCC' data-ref="_ZN4llvm12SelectionDAG8getSetCCERKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_3ISD8CondCodeE">getSetCC</a>(<a class="local col9 ref" href="#1259SL" title='SL' data-ref="1259SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i1" title='llvm::MVT::SimpleValueType::i1' data-ref="llvm::MVT::SimpleValueType::i1">i1</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#1281DenHi" title='DenHi' data-ref="1281DenHi">DenHi</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#1282Scale0Hi" title='Scale0Hi' data-ref="1282Scale0Hi">Scale0Hi</a>, <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::CondCode::SETEQ" title='llvm::ISD::CondCode::SETEQ' data-ref="llvm::ISD::CondCode::SETEQ">SETEQ</a>);</td></tr>
<tr><th id="7200">7200</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="1285CmpNum" title='CmpNum' data-type='llvm::SDValue' data-ref="1285CmpNum">CmpNum</dfn> = <a class="local col8 ref" href="#1258DAG" title='DAG' data-ref="1258DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG8getSetCCERKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_3ISD8CondCodeE" title='llvm::SelectionDAG::getSetCC' data-ref="_ZN4llvm12SelectionDAG8getSetCCERKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_3ISD8CondCodeE">getSetCC</a>(<a class="local col9 ref" href="#1259SL" title='SL' data-ref="1259SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i1" title='llvm::MVT::SimpleValueType::i1' data-ref="llvm::MVT::SimpleValueType::i1">i1</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#1280NumHi" title='NumHi' data-ref="1280NumHi">NumHi</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#1283Scale1Hi" title='Scale1Hi' data-ref="1283Scale1Hi">Scale1Hi</a>, <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::CondCode::SETEQ" title='llvm::ISD::CondCode::SETEQ' data-ref="llvm::ISD::CondCode::SETEQ">SETEQ</a>);</td></tr>
<tr><th id="7201">7201</th><td>    <a class="local col4 ref" href="#1274Scale" title='Scale' data-ref="1274Scale">Scale</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col8 ref" href="#1258DAG" title='DAG' data-ref="1258DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::XOR" title='llvm::ISD::NodeType::XOR' data-ref="llvm::ISD::NodeType::XOR">XOR</a>, <a class="local col9 ref" href="#1259SL" title='SL' data-ref="1259SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i1" title='llvm::MVT::SimpleValueType::i1' data-ref="llvm::MVT::SimpleValueType::i1">i1</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#1285CmpNum" title='CmpNum' data-ref="1285CmpNum">CmpNum</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#1284CmpDen" title='CmpDen' data-ref="1284CmpDen">CmpDen</a>);</td></tr>
<tr><th id="7202">7202</th><td>  } <b>else</b> {</td></tr>
<tr><th id="7203">7203</th><td>    <a class="local col4 ref" href="#1274Scale" title='Scale' data-ref="1274Scale">Scale</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col0 ref" href="#1270DivScale1" title='DivScale1' data-ref="1270DivScale1">DivScale1</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue8getValueEj" title='llvm::SDValue::getValue' data-ref="_ZNK4llvm7SDValue8getValueEj">getValue</a>(<var>1</var>);</td></tr>
<tr><th id="7204">7204</th><td>  }</td></tr>
<tr><th id="7205">7205</th><td></td></tr>
<tr><th id="7206">7206</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="1286Fmas" title='Fmas' data-type='llvm::SDValue' data-ref="1286Fmas">Fmas</dfn> = <a class="local col8 ref" href="#1258DAG" title='DAG' data-ref="1258DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_S5_" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_S5_">getNode</a>(<span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::DIV_FMAS" title='llvm::AMDGPUISD::NodeType::DIV_FMAS' data-ref="llvm::AMDGPUISD::NodeType::DIV_FMAS">DIV_FMAS</a>, <a class="local col9 ref" href="#1259SL" title='SL' data-ref="1259SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a>,</td></tr>
<tr><th id="7207">7207</th><td>                             <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#1273Fma4" title='Fma4' data-ref="1273Fma4">Fma4</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#1271Fma3" title='Fma3' data-ref="1271Fma3">Fma3</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#1272Mul" title='Mul' data-ref="1272Mul">Mul</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#1274Scale" title='Scale' data-ref="1274Scale">Scale</a>);</td></tr>
<tr><th id="7208">7208</th><td></td></tr>
<tr><th id="7209">7209</th><td>  <b>return</b> <a class="local col8 ref" href="#1258DAG" title='DAG' data-ref="1258DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::DIV_FIXUP" title='llvm::AMDGPUISD::NodeType::DIV_FIXUP' data-ref="llvm::AMDGPUISD::NodeType::DIV_FIXUP">DIV_FIXUP</a>, <a class="local col9 ref" href="#1259SL" title='SL' data-ref="1259SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#1286Fmas" title='Fmas' data-ref="1286Fmas">Fmas</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#1261Y" title='Y' data-ref="1261Y">Y</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#1260X" title='X' data-ref="1260X">X</a>);</td></tr>
<tr><th id="7210">7210</th><td>}</td></tr>
<tr><th id="7211">7211</th><td></td></tr>
<tr><th id="7212">7212</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm16SITargetLowering9LowerFDIVENS_7SDValueERNS_12SelectionDAGE" title='llvm::SITargetLowering::LowerFDIV' data-ref="_ZNK4llvm16SITargetLowering9LowerFDIVENS_7SDValueERNS_12SelectionDAGE">LowerFDIV</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="1287Op" title='Op' data-type='llvm::SDValue' data-ref="1287Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col8 decl" id="1288DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="1288DAG">DAG</dfn>) <em>const</em> {</td></tr>
<tr><th id="7213">7213</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col9 decl" id="1289VT" title='VT' data-type='llvm::EVT' data-ref="1289VT">VT</dfn> = <a class="local col7 ref" href="#1287Op" title='Op' data-ref="1287Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>();</td></tr>
<tr><th id="7214">7214</th><td></td></tr>
<tr><th id="7215">7215</th><td>  <b>if</b> (<a class="local col9 ref" href="#1289VT" title='VT' data-ref="1289VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a>)</td></tr>
<tr><th id="7216">7216</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm16SITargetLowering11LowerFDIV32ENS_7SDValueERNS_12SelectionDAGE" title='llvm::SITargetLowering::LowerFDIV32' data-ref="_ZNK4llvm16SITargetLowering11LowerFDIV32ENS_7SDValueERNS_12SelectionDAGE">LowerFDIV32</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#1287Op" title='Op' data-ref="1287Op">Op</a>, <span class='refarg'><a class="local col8 ref" href="#1288DAG" title='DAG' data-ref="1288DAG">DAG</a></span>);</td></tr>
<tr><th id="7217">7217</th><td></td></tr>
<tr><th id="7218">7218</th><td>  <b>if</b> (<a class="local col9 ref" href="#1289VT" title='VT' data-ref="1289VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a>)</td></tr>
<tr><th id="7219">7219</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm16SITargetLowering11LowerFDIV64ENS_7SDValueERNS_12SelectionDAGE" title='llvm::SITargetLowering::LowerFDIV64' data-ref="_ZNK4llvm16SITargetLowering11LowerFDIV64ENS_7SDValueERNS_12SelectionDAGE">LowerFDIV64</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#1287Op" title='Op' data-ref="1287Op">Op</a>, <span class='refarg'><a class="local col8 ref" href="#1288DAG" title='DAG' data-ref="1288DAG">DAG</a></span>);</td></tr>
<tr><th id="7220">7220</th><td></td></tr>
<tr><th id="7221">7221</th><td>  <b>if</b> (<a class="local col9 ref" href="#1289VT" title='VT' data-ref="1289VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f16" title='llvm::MVT::SimpleValueType::f16' data-ref="llvm::MVT::SimpleValueType::f16">f16</a>)</td></tr>
<tr><th id="7222">7222</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm16SITargetLowering11LowerFDIV16ENS_7SDValueERNS_12SelectionDAGE" title='llvm::SITargetLowering::LowerFDIV16' data-ref="_ZNK4llvm16SITargetLowering11LowerFDIV16ENS_7SDValueERNS_12SelectionDAGE">LowerFDIV16</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#1287Op" title='Op' data-ref="1287Op">Op</a>, <span class='refarg'><a class="local col8 ref" href="#1288DAG" title='DAG' data-ref="1288DAG">DAG</a></span>);</td></tr>
<tr><th id="7223">7223</th><td></td></tr>
<tr><th id="7224">7224</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unexpected type for fdiv&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIISelLowering.cpp&quot;, 7224)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected type for fdiv"</q>);</td></tr>
<tr><th id="7225">7225</th><td>}</td></tr>
<tr><th id="7226">7226</th><td></td></tr>
<tr><th id="7227">7227</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm16SITargetLowering10LowerSTOREENS_7SDValueERNS_12SelectionDAGE" title='llvm::SITargetLowering::LowerSTORE' data-ref="_ZNK4llvm16SITargetLowering10LowerSTOREENS_7SDValueERNS_12SelectionDAGE">LowerSTORE</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="1290Op" title='Op' data-type='llvm::SDValue' data-ref="1290Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col1 decl" id="1291DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="1291DAG">DAG</dfn>) <em>const</em> {</td></tr>
<tr><th id="7228">7228</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col2 decl" id="1292DL" title='DL' data-type='llvm::SDLoc' data-ref="1292DL">DL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#1290Op" title='Op' data-ref="1290Op">Op</a>);</td></tr>
<tr><th id="7229">7229</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::StoreSDNode" title='llvm::StoreSDNode' data-ref="llvm::StoreSDNode">StoreSDNode</a> *<dfn class="local col3 decl" id="1293Store" title='Store' data-type='llvm::StoreSDNode *' data-ref="1293Store">Store</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERT0_" title='llvm::cast' data-ref="_ZN4llvm4castERT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::StoreSDNode" title='llvm::StoreSDNode' data-ref="llvm::StoreSDNode">StoreSDNode</a>&gt;(<span class='refarg'><a class="local col0 ref" href="#1290Op" title='Op' data-ref="1290Op">Op</a></span>);</td></tr>
<tr><th id="7230">7230</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col4 decl" id="1294VT" title='VT' data-type='llvm::EVT' data-ref="1294VT">VT</dfn> = <a class="local col3 ref" href="#1293Store" title='Store' data-ref="1293Store">Store</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm9MemSDNode11getMemoryVTEv" title='llvm::MemSDNode::getMemoryVT' data-ref="_ZNK4llvm9MemSDNode11getMemoryVTEv">getMemoryVT</a>();</td></tr>
<tr><th id="7231">7231</th><td></td></tr>
<tr><th id="7232">7232</th><td>  <b>if</b> (<a class="local col4 ref" href="#1294VT" title='VT' data-ref="1294VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i1" title='llvm::MVT::SimpleValueType::i1' data-ref="llvm::MVT::SimpleValueType::i1">i1</a>) {</td></tr>
<tr><th id="7233">7233</th><td>    <b>return</b> <a class="local col1 ref" href="#1291DAG" title='DAG' data-ref="1291DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG13getTruncStoreENS_7SDValueERKNS_5SDLocES1_S1_NS_3EVTEPNS_17MachineMemOperandE" title='llvm::SelectionDAG::getTruncStore' data-ref="_ZN4llvm12SelectionDAG13getTruncStoreENS_7SDValueERKNS_5SDLocES1_S1_NS_3EVTEPNS_17MachineMemOperandE">getTruncStore</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#1293Store" title='Store' data-ref="1293Store">Store</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm9MemSDNode8getChainEv" title='llvm::MemSDNode::getChain' data-ref="_ZNK4llvm9MemSDNode8getChainEv">getChain</a>(), <a class="local col2 ref" href="#1292DL" title='DL' data-ref="1292DL">DL</a>,</td></tr>
<tr><th id="7234">7234</th><td>       <a class="local col1 ref" href="#1291DAG" title='DAG' data-ref="1291DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getSExtOrTruncENS_7SDValueERKNS_5SDLocENS_3EVTE" title='llvm::SelectionDAG::getSExtOrTrunc' data-ref="_ZN4llvm12SelectionDAG14getSExtOrTruncENS_7SDValueERKNS_5SDLocENS_3EVTE">getSExtOrTrunc</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#1293Store" title='Store' data-ref="1293Store">Store</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm11StoreSDNode8getValueEv" title='llvm::StoreSDNode::getValue' data-ref="_ZNK4llvm11StoreSDNode8getValueEv">getValue</a>(), <a class="local col2 ref" href="#1292DL" title='DL' data-ref="1292DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>),</td></tr>
<tr><th id="7235">7235</th><td>       <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#1293Store" title='Store' data-ref="1293Store">Store</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm11StoreSDNode10getBasePtrEv" title='llvm::StoreSDNode::getBasePtr' data-ref="_ZNK4llvm11StoreSDNode10getBasePtrEv">getBasePtr</a>(), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i1" title='llvm::MVT::SimpleValueType::i1' data-ref="llvm::MVT::SimpleValueType::i1">i1</a>, <a class="local col3 ref" href="#1293Store" title='Store' data-ref="1293Store">Store</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm9MemSDNode13getMemOperandEv" title='llvm::MemSDNode::getMemOperand' data-ref="_ZNK4llvm9MemSDNode13getMemOperandEv">getMemOperand</a>());</td></tr>
<tr><th id="7236">7236</th><td>  }</td></tr>
<tr><th id="7237">7237</th><td></td></tr>
<tr><th id="7238">7238</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (VT.isVector() &amp;&amp; Store-&gt;getValue().getValueType().getScalarType() == MVT::i32) ? void (0) : __assert_fail (&quot;VT.isVector() &amp;&amp; Store-&gt;getValue().getValueType().getScalarType() == MVT::i32&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIISelLowering.cpp&quot;, 7239, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#1294VT" title='VT' data-ref="1294VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT8isVectorEv" title='llvm::EVT::isVector' data-ref="_ZNK4llvm3EVT8isVectorEv">isVector</a>() &amp;&amp;</td></tr>
<tr><th id="7239">7239</th><td>         <a class="local col3 ref" href="#1293Store" title='Store' data-ref="1293Store">Store</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm11StoreSDNode8getValueEv" title='llvm::StoreSDNode::getValue' data-ref="_ZNK4llvm11StoreSDNode8getValueEv">getValue</a>().<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>().<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getScalarTypeEv" title='llvm::EVT::getScalarType' data-ref="_ZNK4llvm3EVT13getScalarTypeEv">getScalarType</a>() <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="7240">7240</th><td></td></tr>
<tr><th id="7241">7241</th><td>  <b>if</b> (!<a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase18allowsMemoryAccessERNS_11LLVMContextERKNS_10DataLayoutENS_3EVTERKNS_17MachineMemOperandEPb" title='llvm::TargetLoweringBase::allowsMemoryAccess' data-ref="_ZNK4llvm18TargetLoweringBase18allowsMemoryAccessERNS_11LLVMContextERKNS_10DataLayoutENS_3EVTERKNS_17MachineMemOperandEPb">allowsMemoryAccess</a>(<span class='refarg'>*<a class="local col1 ref" href="#1291DAG" title='DAG' data-ref="1291DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG10getContextEv" title='llvm::SelectionDAG::getContext' data-ref="_ZNK4llvm12SelectionDAG10getContextEv">getContext</a>()</span>, <a class="local col1 ref" href="#1291DAG" title='DAG' data-ref="1291DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG13getDataLayoutEv" title='llvm::SelectionDAG::getDataLayout' data-ref="_ZNK4llvm12SelectionDAG13getDataLayoutEv">getDataLayout</a>(), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col4 ref" href="#1294VT" title='VT' data-ref="1294VT">VT</a>,</td></tr>
<tr><th id="7242">7242</th><td>                          *<a class="local col3 ref" href="#1293Store" title='Store' data-ref="1293Store">Store</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm9MemSDNode13getMemOperandEv" title='llvm::MemSDNode::getMemOperand' data-ref="_ZNK4llvm9MemSDNode13getMemOperandEv">getMemOperand</a>())) {</td></tr>
<tr><th id="7243">7243</th><td>    <b>return</b> <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm14TargetLowering20expandUnalignedStoreEPNS_11StoreSDNodeERNS_12SelectionDAGE" title='llvm::TargetLowering::expandUnalignedStore' data-ref="_ZNK4llvm14TargetLowering20expandUnalignedStoreEPNS_11StoreSDNodeERNS_12SelectionDAGE">expandUnalignedStore</a>(<a class="local col3 ref" href="#1293Store" title='Store' data-ref="1293Store">Store</a>, <span class='refarg'><a class="local col1 ref" href="#1291DAG" title='DAG' data-ref="1291DAG">DAG</a></span>);</td></tr>
<tr><th id="7244">7244</th><td>  }</td></tr>
<tr><th id="7245">7245</th><td></td></tr>
<tr><th id="7246">7246</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="1295AS" title='AS' data-type='unsigned int' data-ref="1295AS">AS</dfn> = <a class="local col3 ref" href="#1293Store" title='Store' data-ref="1293Store">Store</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm9MemSDNode15getAddressSpaceEv" title='llvm::MemSDNode::getAddressSpace' data-ref="_ZNK4llvm9MemSDNode15getAddressSpaceEv">getAddressSpace</a>();</td></tr>
<tr><th id="7247">7247</th><td>  <b>if</b> (<a class="member" href="SIISelLowering.h.html#llvm::SITargetLowering::Subtarget" title='llvm::SITargetLowering::Subtarget' data-ref="llvm::SITargetLowering::Subtarget">Subtarget</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget19hasLDSMisalignedBugEv" title='llvm::GCNSubtarget::hasLDSMisalignedBug' data-ref="_ZNK4llvm12GCNSubtarget19hasLDSMisalignedBugEv">hasLDSMisalignedBug</a>() &amp;&amp;</td></tr>
<tr><th id="7248">7248</th><td>      <a class="local col5 ref" href="#1295AS" title='AS' data-ref="1295AS">AS</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::FLAT_ADDRESS" title='AMDGPUAS::FLAT_ADDRESS' data-ref="AMDGPUAS::FLAT_ADDRESS">FLAT_ADDRESS</a> &amp;&amp;</td></tr>
<tr><th id="7249">7249</th><td>      <a class="local col3 ref" href="#1293Store" title='Store' data-ref="1293Store">Store</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm9MemSDNode12getAlignmentEv" title='llvm::MemSDNode::getAlignment' data-ref="_ZNK4llvm9MemSDNode12getAlignmentEv">getAlignment</a>() &lt; <a class="local col4 ref" href="#1294VT" title='VT' data-ref="1294VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT12getStoreSizeEv" title='llvm::EVT::getStoreSize' data-ref="_ZNK4llvm3EVT12getStoreSizeEv">getStoreSize</a>() &amp;&amp; <a class="local col4 ref" href="#1294VT" title='VT' data-ref="1294VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getSizeInBitsEv" title='llvm::EVT::getSizeInBits' data-ref="_ZNK4llvm3EVT13getSizeInBitsEv">getSizeInBits</a>() &gt; <var>32</var>) {</td></tr>
<tr><th id="7250">7250</th><td>    <b>return</b> <a class="member" href="AMDGPUISelLowering.h.html#_ZNK4llvm20AMDGPUTargetLowering16SplitVectorStoreENS_7SDValueERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::SplitVectorStore' data-ref="_ZNK4llvm20AMDGPUTargetLowering16SplitVectorStoreENS_7SDValueERNS_12SelectionDAGE">SplitVectorStore</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#1290Op" title='Op' data-ref="1290Op">Op</a>, <span class='refarg'><a class="local col1 ref" href="#1291DAG" title='DAG' data-ref="1291DAG">DAG</a></span>);</td></tr>
<tr><th id="7251">7251</th><td>  }</td></tr>
<tr><th id="7252">7252</th><td></td></tr>
<tr><th id="7253">7253</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="1296MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="1296MF">MF</dfn> = <a class="local col1 ref" href="#1291DAG" title='DAG' data-ref="1291DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG18getMachineFunctionEv" title='llvm::SelectionDAG::getMachineFunction' data-ref="_ZNK4llvm12SelectionDAG18getMachineFunctionEv">getMachineFunction</a>();</td></tr>
<tr><th id="7254">7254</th><td>  <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col7 decl" id="1297MFI" title='MFI' data-type='llvm::SIMachineFunctionInfo *' data-ref="1297MFI">MFI</dfn> = <a class="local col6 ref" href="#1296MF" title='MF' data-ref="1296MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="7255">7255</th><td>  <i>// If there is a possibilty that flat instruction access scratch memory</i></td></tr>
<tr><th id="7256">7256</th><td><i>  // then we need to use the same legalization rules we use for private.</i></td></tr>
<tr><th id="7257">7257</th><td>  <b>if</b> (<a class="local col5 ref" href="#1295AS" title='AS' data-ref="1295AS">AS</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::FLAT_ADDRESS" title='AMDGPUAS::FLAT_ADDRESS' data-ref="AMDGPUAS::FLAT_ADDRESS">FLAT_ADDRESS</a>)</td></tr>
<tr><th id="7258">7258</th><td>    <a class="local col5 ref" href="#1295AS" title='AS' data-ref="1295AS">AS</a> = <a class="local col7 ref" href="#1297MFI" title='MFI' data-ref="1297MFI">MFI</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo18hasFlatScratchInitEv" title='llvm::SIMachineFunctionInfo::hasFlatScratchInit' data-ref="_ZNK4llvm21SIMachineFunctionInfo18hasFlatScratchInitEv">hasFlatScratchInit</a>() ?</td></tr>
<tr><th id="7259">7259</th><td>         <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::PRIVATE_ADDRESS" title='AMDGPUAS::PRIVATE_ADDRESS' data-ref="AMDGPUAS::PRIVATE_ADDRESS">PRIVATE_ADDRESS</a> : <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::GLOBAL_ADDRESS" title='AMDGPUAS::GLOBAL_ADDRESS' data-ref="AMDGPUAS::GLOBAL_ADDRESS">GLOBAL_ADDRESS</a>;</td></tr>
<tr><th id="7260">7260</th><td></td></tr>
<tr><th id="7261">7261</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="1298NumElements" title='NumElements' data-type='unsigned int' data-ref="1298NumElements">NumElements</dfn> = <a class="local col4 ref" href="#1294VT" title='VT' data-ref="1294VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT20getVectorNumElementsEv" title='llvm::EVT::getVectorNumElements' data-ref="_ZNK4llvm3EVT20getVectorNumElementsEv">getVectorNumElements</a>();</td></tr>
<tr><th id="7262">7262</th><td>  <b>if</b> (<a class="local col5 ref" href="#1295AS" title='AS' data-ref="1295AS">AS</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::GLOBAL_ADDRESS" title='AMDGPUAS::GLOBAL_ADDRESS' data-ref="AMDGPUAS::GLOBAL_ADDRESS">GLOBAL_ADDRESS</a> ||</td></tr>
<tr><th id="7263">7263</th><td>      <a class="local col5 ref" href="#1295AS" title='AS' data-ref="1295AS">AS</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::FLAT_ADDRESS" title='AMDGPUAS::FLAT_ADDRESS' data-ref="AMDGPUAS::FLAT_ADDRESS">FLAT_ADDRESS</a>) {</td></tr>
<tr><th id="7264">7264</th><td>    <b>if</b> (<a class="local col8 ref" href="#1298NumElements" title='NumElements' data-ref="1298NumElements">NumElements</a> &gt; <var>4</var>)</td></tr>
<tr><th id="7265">7265</th><td>      <b>return</b> <a class="member" href="AMDGPUISelLowering.h.html#_ZNK4llvm20AMDGPUTargetLowering16SplitVectorStoreENS_7SDValueERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::SplitVectorStore' data-ref="_ZNK4llvm20AMDGPUTargetLowering16SplitVectorStoreENS_7SDValueERNS_12SelectionDAGE">SplitVectorStore</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#1290Op" title='Op' data-ref="1290Op">Op</a>, <span class='refarg'><a class="local col1 ref" href="#1291DAG" title='DAG' data-ref="1291DAG">DAG</a></span>);</td></tr>
<tr><th id="7266">7266</th><td>    <i>// v3 stores not supported on SI.</i></td></tr>
<tr><th id="7267">7267</th><td>    <b>if</b> (<a class="local col8 ref" href="#1298NumElements" title='NumElements' data-ref="1298NumElements">NumElements</a> == <var>3</var> &amp;&amp; !<a class="member" href="SIISelLowering.h.html#llvm::SITargetLowering::Subtarget" title='llvm::SITargetLowering::Subtarget' data-ref="llvm::SITargetLowering::Subtarget">Subtarget</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget20hasDwordx3LoadStoresEv" title='llvm::GCNSubtarget::hasDwordx3LoadStores' data-ref="_ZNK4llvm12GCNSubtarget20hasDwordx3LoadStoresEv">hasDwordx3LoadStores</a>())</td></tr>
<tr><th id="7268">7268</th><td>      <b>return</b> <a class="member" href="AMDGPUISelLowering.h.html#_ZNK4llvm20AMDGPUTargetLowering16SplitVectorStoreENS_7SDValueERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::SplitVectorStore' data-ref="_ZNK4llvm20AMDGPUTargetLowering16SplitVectorStoreENS_7SDValueERNS_12SelectionDAGE">SplitVectorStore</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#1290Op" title='Op' data-ref="1290Op">Op</a>, <span class='refarg'><a class="local col1 ref" href="#1291DAG" title='DAG' data-ref="1291DAG">DAG</a></span>);</td></tr>
<tr><th id="7269">7269</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="7270">7270</th><td>  } <b>else</b> <b>if</b> (<a class="local col5 ref" href="#1295AS" title='AS' data-ref="1295AS">AS</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::PRIVATE_ADDRESS" title='AMDGPUAS::PRIVATE_ADDRESS' data-ref="AMDGPUAS::PRIVATE_ADDRESS">PRIVATE_ADDRESS</a>) {</td></tr>
<tr><th id="7271">7271</th><td>    <b>switch</b> (<a class="member" href="SIISelLowering.h.html#llvm::SITargetLowering::Subtarget" title='llvm::SITargetLowering::Subtarget' data-ref="llvm::SITargetLowering::Subtarget">Subtarget</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget24getMaxPrivateElementSizeEv" title='llvm::GCNSubtarget::getMaxPrivateElementSize' data-ref="_ZNK4llvm12GCNSubtarget24getMaxPrivateElementSizeEv">getMaxPrivateElementSize</a>()) {</td></tr>
<tr><th id="7272">7272</th><td>    <b>case</b> <var>4</var>:</td></tr>
<tr><th id="7273">7273</th><td>      <b>return</b> <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm14TargetLowering20scalarizeVectorStoreEPNS_11StoreSDNodeERNS_12SelectionDAGE" title='llvm::TargetLowering::scalarizeVectorStore' data-ref="_ZNK4llvm14TargetLowering20scalarizeVectorStoreEPNS_11StoreSDNodeERNS_12SelectionDAGE">scalarizeVectorStore</a>(<a class="local col3 ref" href="#1293Store" title='Store' data-ref="1293Store">Store</a>, <span class='refarg'><a class="local col1 ref" href="#1291DAG" title='DAG' data-ref="1291DAG">DAG</a></span>);</td></tr>
<tr><th id="7274">7274</th><td>    <b>case</b> <var>8</var>:</td></tr>
<tr><th id="7275">7275</th><td>      <b>if</b> (<a class="local col8 ref" href="#1298NumElements" title='NumElements' data-ref="1298NumElements">NumElements</a> &gt; <var>2</var>)</td></tr>
<tr><th id="7276">7276</th><td>        <b>return</b> <a class="member" href="AMDGPUISelLowering.h.html#_ZNK4llvm20AMDGPUTargetLowering16SplitVectorStoreENS_7SDValueERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::SplitVectorStore' data-ref="_ZNK4llvm20AMDGPUTargetLowering16SplitVectorStoreENS_7SDValueERNS_12SelectionDAGE">SplitVectorStore</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#1290Op" title='Op' data-ref="1290Op">Op</a>, <span class='refarg'><a class="local col1 ref" href="#1291DAG" title='DAG' data-ref="1291DAG">DAG</a></span>);</td></tr>
<tr><th id="7277">7277</th><td>      <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="7278">7278</th><td>    <b>case</b> <var>16</var>:</td></tr>
<tr><th id="7279">7279</th><td>      <b>if</b> (<a class="local col8 ref" href="#1298NumElements" title='NumElements' data-ref="1298NumElements">NumElements</a> &gt; <var>4</var> || <a class="local col8 ref" href="#1298NumElements" title='NumElements' data-ref="1298NumElements">NumElements</a> == <var>3</var>)</td></tr>
<tr><th id="7280">7280</th><td>        <b>return</b> <a class="member" href="AMDGPUISelLowering.h.html#_ZNK4llvm20AMDGPUTargetLowering16SplitVectorStoreENS_7SDValueERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::SplitVectorStore' data-ref="_ZNK4llvm20AMDGPUTargetLowering16SplitVectorStoreENS_7SDValueERNS_12SelectionDAGE">SplitVectorStore</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#1290Op" title='Op' data-ref="1290Op">Op</a>, <span class='refarg'><a class="local col1 ref" href="#1291DAG" title='DAG' data-ref="1291DAG">DAG</a></span>);</td></tr>
<tr><th id="7281">7281</th><td>      <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="7282">7282</th><td>    <b>default</b>:</td></tr>
<tr><th id="7283">7283</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;unsupported private_element_size&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIISelLowering.cpp&quot;, 7283)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"unsupported private_element_size"</q>);</td></tr>
<tr><th id="7284">7284</th><td>    }</td></tr>
<tr><th id="7285">7285</th><td>  } <b>else</b> <b>if</b> (<a class="local col5 ref" href="#1295AS" title='AS' data-ref="1295AS">AS</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::LOCAL_ADDRESS" title='AMDGPUAS::LOCAL_ADDRESS' data-ref="AMDGPUAS::LOCAL_ADDRESS">LOCAL_ADDRESS</a>) {</td></tr>
<tr><th id="7286">7286</th><td>    <i>// Use ds_write_b128 if possible.</i></td></tr>
<tr><th id="7287">7287</th><td>    <b>if</b> (<a class="member" href="SIISelLowering.h.html#llvm::SITargetLowering::Subtarget" title='llvm::SITargetLowering::Subtarget' data-ref="llvm::SITargetLowering::Subtarget">Subtarget</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget8useDS128Ev" title='llvm::GCNSubtarget::useDS128' data-ref="_ZNK4llvm12GCNSubtarget8useDS128Ev">useDS128</a>() &amp;&amp; <a class="local col3 ref" href="#1293Store" title='Store' data-ref="1293Store">Store</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm9MemSDNode12getAlignmentEv" title='llvm::MemSDNode::getAlignment' data-ref="_ZNK4llvm9MemSDNode12getAlignmentEv">getAlignment</a>() &gt;= <var>16</var> &amp;&amp;</td></tr>
<tr><th id="7288">7288</th><td>        <a class="local col4 ref" href="#1294VT" title='VT' data-ref="1294VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT12getStoreSizeEv" title='llvm::EVT::getStoreSize' data-ref="_ZNK4llvm3EVT12getStoreSizeEv">getStoreSize</a>() == <var>16</var> &amp;&amp; <a class="local col8 ref" href="#1298NumElements" title='NumElements' data-ref="1298NumElements">NumElements</a> != <var>3</var>)</td></tr>
<tr><th id="7289">7289</th><td>      <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="7290">7290</th><td></td></tr>
<tr><th id="7291">7291</th><td>    <b>if</b> (<a class="local col8 ref" href="#1298NumElements" title='NumElements' data-ref="1298NumElements">NumElements</a> &gt; <var>2</var>)</td></tr>
<tr><th id="7292">7292</th><td>      <b>return</b> <a class="member" href="AMDGPUISelLowering.h.html#_ZNK4llvm20AMDGPUTargetLowering16SplitVectorStoreENS_7SDValueERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::SplitVectorStore' data-ref="_ZNK4llvm20AMDGPUTargetLowering16SplitVectorStoreENS_7SDValueERNS_12SelectionDAGE">SplitVectorStore</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#1290Op" title='Op' data-ref="1290Op">Op</a>, <span class='refarg'><a class="local col1 ref" href="#1291DAG" title='DAG' data-ref="1291DAG">DAG</a></span>);</td></tr>
<tr><th id="7293">7293</th><td></td></tr>
<tr><th id="7294">7294</th><td>    <i>// SI has a hardware bug in the LDS / GDS boounds checking: if the base</i></td></tr>
<tr><th id="7295">7295</th><td><i>    // address is negative, then the instruction is incorrectly treated as</i></td></tr>
<tr><th id="7296">7296</th><td><i>    // out-of-bounds even if base + offsets is in bounds. Split vectorized</i></td></tr>
<tr><th id="7297">7297</th><td><i>    // stores here to avoid emitting ds_write2_b32. We may re-combine the</i></td></tr>
<tr><th id="7298">7298</th><td><i>    // store later in the SILoadStoreOptimizer.</i></td></tr>
<tr><th id="7299">7299</th><td>    <b>if</b> (<a class="member" href="SIISelLowering.h.html#llvm::SITargetLowering::Subtarget" title='llvm::SITargetLowering::Subtarget' data-ref="llvm::SITargetLowering::Subtarget">Subtarget</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget13getGenerationEv" title='llvm::GCNSubtarget::getGeneration' data-ref="_ZNK4llvm12GCNSubtarget13getGenerationEv">getGeneration</a>() == <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget">AMDGPUSubtarget</a>::<a class="enum" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::Generation::SOUTHERN_ISLANDS" title='llvm::AMDGPUSubtarget::Generation::SOUTHERN_ISLANDS' data-ref="llvm::AMDGPUSubtarget::Generation::SOUTHERN_ISLANDS">SOUTHERN_ISLANDS</a> &amp;&amp;</td></tr>
<tr><th id="7300">7300</th><td>        <a class="local col8 ref" href="#1298NumElements" title='NumElements' data-ref="1298NumElements">NumElements</a> == <var>2</var> &amp;&amp; <a class="local col4 ref" href="#1294VT" title='VT' data-ref="1294VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT12getStoreSizeEv" title='llvm::EVT::getStoreSize' data-ref="_ZNK4llvm3EVT12getStoreSizeEv">getStoreSize</a>() == <var>8</var> &amp;&amp;</td></tr>
<tr><th id="7301">7301</th><td>        <a class="local col3 ref" href="#1293Store" title='Store' data-ref="1293Store">Store</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm9MemSDNode12getAlignmentEv" title='llvm::MemSDNode::getAlignment' data-ref="_ZNK4llvm9MemSDNode12getAlignmentEv">getAlignment</a>() &lt; <var>8</var>) {</td></tr>
<tr><th id="7302">7302</th><td>      <b>return</b> <a class="member" href="AMDGPUISelLowering.h.html#_ZNK4llvm20AMDGPUTargetLowering16SplitVectorStoreENS_7SDValueERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::SplitVectorStore' data-ref="_ZNK4llvm20AMDGPUTargetLowering16SplitVectorStoreENS_7SDValueERNS_12SelectionDAGE">SplitVectorStore</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#1290Op" title='Op' data-ref="1290Op">Op</a>, <span class='refarg'><a class="local col1 ref" href="#1291DAG" title='DAG' data-ref="1291DAG">DAG</a></span>);</td></tr>
<tr><th id="7303">7303</th><td>    }</td></tr>
<tr><th id="7304">7304</th><td></td></tr>
<tr><th id="7305">7305</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="7306">7306</th><td>  } <b>else</b> {</td></tr>
<tr><th id="7307">7307</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;unhandled address space&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIISelLowering.cpp&quot;, 7307)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"unhandled address space"</q>);</td></tr>
<tr><th id="7308">7308</th><td>  }</td></tr>
<tr><th id="7309">7309</th><td>}</td></tr>
<tr><th id="7310">7310</th><td></td></tr>
<tr><th id="7311">7311</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm16SITargetLowering9LowerTrigENS_7SDValueERNS_12SelectionDAGE" title='llvm::SITargetLowering::LowerTrig' data-ref="_ZNK4llvm16SITargetLowering9LowerTrigENS_7SDValueERNS_12SelectionDAGE">LowerTrig</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="1299Op" title='Op' data-type='llvm::SDValue' data-ref="1299Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col0 decl" id="1300DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="1300DAG">DAG</dfn>) <em>const</em> {</td></tr>
<tr><th id="7312">7312</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col1 decl" id="1301DL" title='DL' data-type='llvm::SDLoc' data-ref="1301DL">DL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#1299Op" title='Op' data-ref="1299Op">Op</a>);</td></tr>
<tr><th id="7313">7313</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col2 decl" id="1302VT" title='VT' data-type='llvm::EVT' data-ref="1302VT">VT</dfn> = <a class="local col9 ref" href="#1299Op" title='Op' data-ref="1299Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>();</td></tr>
<tr><th id="7314">7314</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="1303Arg" title='Arg' data-type='llvm::SDValue' data-ref="1303Arg">Arg</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#1299Op" title='Op' data-ref="1299Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="7315">7315</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev"></a><dfn class="local col4 decl" id="1304TrigVal" title='TrigVal' data-type='llvm::SDValue' data-ref="1304TrigVal">TrigVal</dfn>;</td></tr>
<tr><th id="7316">7316</th><td></td></tr>
<tr><th id="7317">7317</th><td>  <i>// TODO: Should this propagate fast-math-flags?</i></td></tr>
<tr><th id="7318">7318</th><td></td></tr>
<tr><th id="7319">7319</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="1305OneOver2Pi" title='OneOver2Pi' data-type='llvm::SDValue' data-ref="1305OneOver2Pi">OneOver2Pi</dfn> = <a class="local col0 ref" href="#1300DAG" title='DAG' data-ref="1300DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG13getConstantFPEdRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getConstantFP' data-ref="_ZN4llvm12SelectionDAG13getConstantFPEdRKNS_5SDLocENS_3EVTEb">getConstantFP</a>(<var>0.5</var> / <a class="macro" href="../../../../../include/math.h.html#777" title="3.14159265358979323846" data-ref="_M/M_PI">M_PI</a>, <a class="local col1 ref" href="#1301DL" title='DL' data-ref="1301DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col2 ref" href="#1302VT" title='VT' data-ref="1302VT">VT</a>);</td></tr>
<tr><th id="7320">7320</th><td></td></tr>
<tr><th id="7321">7321</th><td>  <b>if</b> (<span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">Subtarget</span>-&gt;hasTrigReducedRange()) {</td></tr>
<tr><th id="7322">7322</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="1306MulVal" title='MulVal' data-type='llvm::SDValue' data-ref="1306MulVal">MulVal</dfn> = <a class="local col0 ref" href="#1300DAG" title='DAG' data-ref="1300DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMUL" title='llvm::ISD::NodeType::FMUL' data-ref="llvm::ISD::NodeType::FMUL">FMUL</a>, <a class="local col1 ref" href="#1301DL" title='DL' data-ref="1301DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col2 ref" href="#1302VT" title='VT' data-ref="1302VT">VT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#1303Arg" title='Arg' data-ref="1303Arg">Arg</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#1305OneOver2Pi" title='OneOver2Pi' data-ref="1305OneOver2Pi">OneOver2Pi</a>);</td></tr>
<tr><th id="7323">7323</th><td>    <a class="local col4 ref" href="#1304TrigVal" title='TrigVal' data-ref="1304TrigVal">TrigVal</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col0 ref" href="#1300DAG" title='DAG' data-ref="1300DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::FRACT" title='llvm::AMDGPUISD::NodeType::FRACT' data-ref="llvm::AMDGPUISD::NodeType::FRACT">FRACT</a>, <a class="local col1 ref" href="#1301DL" title='DL' data-ref="1301DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col2 ref" href="#1302VT" title='VT' data-ref="1302VT">VT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#1306MulVal" title='MulVal' data-ref="1306MulVal">MulVal</a>);</td></tr>
<tr><th id="7324">7324</th><td>  } <b>else</b> {</td></tr>
<tr><th id="7325">7325</th><td>    <a class="local col4 ref" href="#1304TrigVal" title='TrigVal' data-ref="1304TrigVal">TrigVal</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col0 ref" href="#1300DAG" title='DAG' data-ref="1300DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMUL" title='llvm::ISD::NodeType::FMUL' data-ref="llvm::ISD::NodeType::FMUL">FMUL</a>, <a class="local col1 ref" href="#1301DL" title='DL' data-ref="1301DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col2 ref" href="#1302VT" title='VT' data-ref="1302VT">VT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#1303Arg" title='Arg' data-ref="1303Arg">Arg</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#1305OneOver2Pi" title='OneOver2Pi' data-ref="1305OneOver2Pi">OneOver2Pi</a>);</td></tr>
<tr><th id="7326">7326</th><td>  }</td></tr>
<tr><th id="7327">7327</th><td></td></tr>
<tr><th id="7328">7328</th><td>  <b>switch</b> (<a class="local col9 ref" href="#1299Op" title='Op' data-ref="1299Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="7329">7329</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FCOS" title='llvm::ISD::NodeType::FCOS' data-ref="llvm::ISD::NodeType::FCOS">FCOS</a>:</td></tr>
<tr><th id="7330">7330</th><td>    <b>return</b> <a class="local col0 ref" href="#1300DAG" title='DAG' data-ref="1300DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::COS_HW" title='llvm::AMDGPUISD::NodeType::COS_HW' data-ref="llvm::AMDGPUISD::NodeType::COS_HW">COS_HW</a>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#1299Op" title='Op' data-ref="1299Op">Op</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col2 ref" href="#1302VT" title='VT' data-ref="1302VT">VT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#1304TrigVal" title='TrigVal' data-ref="1304TrigVal">TrigVal</a>);</td></tr>
<tr><th id="7331">7331</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FSIN" title='llvm::ISD::NodeType::FSIN' data-ref="llvm::ISD::NodeType::FSIN">FSIN</a>:</td></tr>
<tr><th id="7332">7332</th><td>    <b>return</b> <a class="local col0 ref" href="#1300DAG" title='DAG' data-ref="1300DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::SIN_HW" title='llvm::AMDGPUISD::NodeType::SIN_HW' data-ref="llvm::AMDGPUISD::NodeType::SIN_HW">SIN_HW</a>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#1299Op" title='Op' data-ref="1299Op">Op</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col2 ref" href="#1302VT" title='VT' data-ref="1302VT">VT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#1304TrigVal" title='TrigVal' data-ref="1304TrigVal">TrigVal</a>);</td></tr>
<tr><th id="7333">7333</th><td>  <b>default</b>:</td></tr>
<tr><th id="7334">7334</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Wrong trig opcode&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIISelLowering.cpp&quot;, 7334)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Wrong trig opcode"</q>);</td></tr>
<tr><th id="7335">7335</th><td>  }</td></tr>
<tr><th id="7336">7336</th><td>}</td></tr>
<tr><th id="7337">7337</th><td></td></tr>
<tr><th id="7338">7338</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm16SITargetLowering20LowerATOMIC_CMP_SWAPENS_7SDValueERNS_12SelectionDAGE" title='llvm::SITargetLowering::LowerATOMIC_CMP_SWAP' data-ref="_ZNK4llvm16SITargetLowering20LowerATOMIC_CMP_SWAPENS_7SDValueERNS_12SelectionDAGE">LowerATOMIC_CMP_SWAP</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="1307Op" title='Op' data-type='llvm::SDValue' data-ref="1307Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col8 decl" id="1308DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="1308DAG">DAG</dfn>) <em>const</em> {</td></tr>
<tr><th id="7339">7339</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::AtomicSDNode" title='llvm::AtomicSDNode' data-ref="llvm::AtomicSDNode">AtomicSDNode</a> *<dfn class="local col9 decl" id="1309AtomicNode" title='AtomicNode' data-type='llvm::AtomicSDNode *' data-ref="1309AtomicNode">AtomicNode</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERT0_" title='llvm::cast' data-ref="_ZN4llvm4castERT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::AtomicSDNode" title='llvm::AtomicSDNode' data-ref="llvm::AtomicSDNode">AtomicSDNode</a>&gt;(<span class='refarg'><a class="local col7 ref" href="#1307Op" title='Op' data-ref="1307Op">Op</a></span>);</td></tr>
<tr><th id="7340">7340</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (AtomicNode-&gt;isCompareAndSwap()) ? void (0) : __assert_fail (&quot;AtomicNode-&gt;isCompareAndSwap()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIISelLowering.cpp&quot;, 7340, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#1309AtomicNode" title='AtomicNode' data-ref="1309AtomicNode">AtomicNode</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm12AtomicSDNode16isCompareAndSwapEv" title='llvm::AtomicSDNode::isCompareAndSwap' data-ref="_ZNK4llvm12AtomicSDNode16isCompareAndSwapEv">isCompareAndSwap</a>());</td></tr>
<tr><th id="7341">7341</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="1310AS" title='AS' data-type='unsigned int' data-ref="1310AS">AS</dfn> = <a class="local col9 ref" href="#1309AtomicNode" title='AtomicNode' data-ref="1309AtomicNode">AtomicNode</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm9MemSDNode15getAddressSpaceEv" title='llvm::MemSDNode::getAddressSpace' data-ref="_ZNK4llvm9MemSDNode15getAddressSpaceEv">getAddressSpace</a>();</td></tr>
<tr><th id="7342">7342</th><td></td></tr>
<tr><th id="7343">7343</th><td>  <i>// No custom lowering required for local address space</i></td></tr>
<tr><th id="7344">7344</th><td>  <b>if</b> (!<a class="tu ref" href="#_ZL21isFlatGlobalAddrSpacej" title='isFlatGlobalAddrSpace' data-use='c' data-ref="_ZL21isFlatGlobalAddrSpacej">isFlatGlobalAddrSpace</a>(<a class="local col0 ref" href="#1310AS" title='AS' data-ref="1310AS">AS</a>))</td></tr>
<tr><th id="7345">7345</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EOS0_"></a><a class="local col7 ref" href="#1307Op" title='Op' data-ref="1307Op">Op</a>;</td></tr>
<tr><th id="7346">7346</th><td></td></tr>
<tr><th id="7347">7347</th><td>  <i>// Non-local address space requires custom lowering for atomic compare</i></td></tr>
<tr><th id="7348">7348</th><td><i>  // and swap; cmp and swap should be in a v2i32 or v2i64 in case of _X2</i></td></tr>
<tr><th id="7349">7349</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col1 decl" id="1311DL" title='DL' data-type='llvm::SDLoc' data-ref="1311DL">DL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#1307Op" title='Op' data-ref="1307Op">Op</a>);</td></tr>
<tr><th id="7350">7350</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="1312ChainIn" title='ChainIn' data-type='llvm::SDValue' data-ref="1312ChainIn">ChainIn</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#1307Op" title='Op' data-ref="1307Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="7351">7351</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="1313Addr" title='Addr' data-type='llvm::SDValue' data-ref="1313Addr">Addr</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#1307Op" title='Op' data-ref="1307Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="7352">7352</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="1314Old" title='Old' data-type='llvm::SDValue' data-ref="1314Old">Old</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#1307Op" title='Op' data-ref="1307Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="7353">7353</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="1315New" title='New' data-type='llvm::SDValue' data-ref="1315New">New</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#1307Op" title='Op' data-ref="1307Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>3</var>);</td></tr>
<tr><th id="7354">7354</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col6 decl" id="1316VT" title='VT' data-type='llvm::EVT' data-ref="1316VT">VT</dfn> = <a class="local col7 ref" href="#1307Op" title='Op' data-ref="1307Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>();</td></tr>
<tr><th id="7355">7355</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col7 decl" id="1317SimpleVT" title='SimpleVT' data-type='llvm::MVT' data-ref="1317SimpleVT">SimpleVT</dfn> = <a class="local col6 ref" href="#1316VT" title='VT' data-ref="1316VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT11getSimpleVTEv" title='llvm::EVT::getSimpleVT' data-ref="_ZNK4llvm3EVT11getSimpleVTEv">getSimpleVT</a>();</td></tr>
<tr><th id="7356">7356</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col8 decl" id="1318VecType" title='VecType' data-type='llvm::MVT' data-ref="1318VecType">VecType</dfn> = <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVT11getVectorVTES0_j" title='llvm::MVT::getVectorVT' data-ref="_ZN4llvm3MVT11getVectorVTES0_j">getVectorVT</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col7 ref" href="#1317SimpleVT" title='SimpleVT' data-ref="1317SimpleVT">SimpleVT</a>, <var>2</var>);</td></tr>
<tr><th id="7357">7357</th><td></td></tr>
<tr><th id="7358">7358</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="1319NewOld" title='NewOld' data-type='llvm::SDValue' data-ref="1319NewOld">NewOld</dfn> = <a class="local col8 ref" href="#1308DAG" title='DAG' data-ref="1308DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getBuildVectorENS_3EVTERKNS_5SDLocENS_8ArrayRefINS_7SDValueEEE" title='llvm::SelectionDAG::getBuildVector' data-ref="_ZN4llvm12SelectionDAG14getBuildVectorENS_3EVTERKNS_5SDLocENS_8ArrayRefINS_7SDValueEEE">getBuildVector</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col8 ref" href="#1318VecType" title='VecType' data-ref="1318VecType">VecType</a>, <a class="local col1 ref" href="#1311DL" title='DL' data-ref="1311DL">DL</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#1315New" title='New' data-ref="1315New">New</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#1314Old" title='Old' data-ref="1314Old">Old</a>});</td></tr>
<tr><th id="7359">7359</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="1320Ops" title='Ops' data-type='llvm::SDValue [3]' data-ref="1320Ops">Ops</dfn>[] = { <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#1312ChainIn" title='ChainIn' data-ref="1312ChainIn">ChainIn</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#1313Addr" title='Addr' data-ref="1313Addr">Addr</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#1319NewOld" title='NewOld' data-ref="1319NewOld">NewOld</a> };</td></tr>
<tr><th id="7360">7360</th><td></td></tr>
<tr><th id="7361">7361</th><td>  <b>return</b> <a class="local col8 ref" href="#1308DAG" title='DAG' data-ref="1308DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG19getMemIntrinsicNodeEjRKNS_5SDLocENS_8SDVTListENS_8ArrayRefINS_7SDValueEEENS_3EVTEPNS_17MachineMemOperandE" title='llvm::SelectionDAG::getMemIntrinsicNode' data-ref="_ZN4llvm12SelectionDAG19getMemIntrinsicNodeEjRKNS_5SDLocENS_8SDVTListENS_8ArrayRefINS_7SDValueEEENS_3EVTEPNS_17MachineMemOperandE">getMemIntrinsicNode</a>(<span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::ATOMIC_CMP_SWAP" title='llvm::AMDGPUISD::NodeType::ATOMIC_CMP_SWAP' data-ref="llvm::AMDGPUISD::NodeType::ATOMIC_CMP_SWAP">ATOMIC_CMP_SWAP</a>, <a class="local col1 ref" href="#1311DL" title='DL' data-ref="1311DL">DL</a>, <a class="local col7 ref" href="#1307Op" title='Op' data-ref="1307Op">Op</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getVTListEv" title='llvm::SDNode::getVTList' data-ref="_ZNK4llvm6SDNode9getVTListEv">getVTList</a>(),</td></tr>
<tr><th id="7362">7362</th><td>                                 <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERAT__KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERAT__KT_"></a><a class="local col0 ref" href="#1320Ops" title='Ops' data-ref="1320Ops">Ops</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col6 ref" href="#1316VT" title='VT' data-ref="1316VT">VT</a>, <a class="local col9 ref" href="#1309AtomicNode" title='AtomicNode' data-ref="1309AtomicNode">AtomicNode</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm9MemSDNode13getMemOperandEv" title='llvm::MemSDNode::getMemOperand' data-ref="_ZNK4llvm9MemSDNode13getMemOperandEv">getMemOperand</a>());</td></tr>
<tr><th id="7363">7363</th><td>}</td></tr>
<tr><th id="7364">7364</th><td></td></tr>
<tr><th id="7365">7365</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="7366">7366</th><td><i>// Custom DAG optimizations</i></td></tr>
<tr><th id="7367">7367</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="7368">7368</th><td></td></tr>
<tr><th id="7369">7369</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm16SITargetLowering26performUCharToFloatCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::SITargetLowering::performUCharToFloatCombine' data-ref="_ZNK4llvm16SITargetLowering26performUCharToFloatCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">performUCharToFloatCombine</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col1 decl" id="1321N" title='N' data-type='llvm::SDNode *' data-ref="1321N">N</dfn>,</td></tr>
<tr><th id="7370">7370</th><td>                                                     <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col2 decl" id="1322DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="1322DCI">DCI</dfn>) <em>const</em> {</td></tr>
<tr><th id="7371">7371</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col3 decl" id="1323VT" title='VT' data-type='llvm::EVT' data-ref="1323VT">VT</dfn> = <a class="local col1 ref" href="#1321N" title='N' data-ref="1321N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>);</td></tr>
<tr><th id="7372">7372</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col4 decl" id="1324ScalarVT" title='ScalarVT' data-type='llvm::EVT' data-ref="1324ScalarVT">ScalarVT</dfn> = <a class="local col3 ref" href="#1323VT" title='VT' data-ref="1323VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getScalarTypeEv" title='llvm::EVT::getScalarType' data-ref="_ZNK4llvm3EVT13getScalarTypeEv">getScalarType</a>();</td></tr>
<tr><th id="7373">7373</th><td>  <b>if</b> (<a class="local col4 ref" href="#1324ScalarVT" title='ScalarVT' data-ref="1324ScalarVT">ScalarVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a>)</td></tr>
<tr><th id="7374">7374</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="7375">7375</th><td></td></tr>
<tr><th id="7376">7376</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col5 decl" id="1325DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="1325DAG">DAG</dfn> = <a class="local col2 ref" href="#1322DCI" title='DCI' data-ref="1322DCI">DCI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo::DAG" title='llvm::TargetLowering::DAGCombinerInfo::DAG' data-ref="llvm::TargetLowering::DAGCombinerInfo::DAG">DAG</a>;</td></tr>
<tr><th id="7377">7377</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col6 decl" id="1326DL" title='DL' data-type='llvm::SDLoc' data-ref="1326DL">DL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col1 ref" href="#1321N" title='N' data-ref="1321N">N</a>);</td></tr>
<tr><th id="7378">7378</th><td></td></tr>
<tr><th id="7379">7379</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="1327Src" title='Src' data-type='llvm::SDValue' data-ref="1327Src">Src</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#1321N" title='N' data-ref="1321N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="7380">7380</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col8 decl" id="1328SrcVT" title='SrcVT' data-type='llvm::EVT' data-ref="1328SrcVT">SrcVT</dfn> = <a class="local col7 ref" href="#1327Src" title='Src' data-ref="1327Src">Src</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>();</td></tr>
<tr><th id="7381">7381</th><td></td></tr>
<tr><th id="7382">7382</th><td>  <i>// TODO: We could try to match extracting the higher bytes, which would be</i></td></tr>
<tr><th id="7383">7383</th><td><i>  // easier if i8 vectors weren't promoted to i32 vectors, particularly after</i></td></tr>
<tr><th id="7384">7384</th><td><i>  // types are legalized. v4i8 -&gt; v4f32 is probably the only case to worry</i></td></tr>
<tr><th id="7385">7385</th><td><i>  // about in practice.</i></td></tr>
<tr><th id="7386">7386</th><td>  <b>if</b> (<a class="local col2 ref" href="#1322DCI" title='DCI' data-ref="1322DCI">DCI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm14TargetLowering15DAGCombinerInfo18isAfterLegalizeDAGEv" title='llvm::TargetLowering::DAGCombinerInfo::isAfterLegalizeDAG' data-ref="_ZNK4llvm14TargetLowering15DAGCombinerInfo18isAfterLegalizeDAGEv">isAfterLegalizeDAG</a>() &amp;&amp; <a class="local col8 ref" href="#1328SrcVT" title='SrcVT' data-ref="1328SrcVT">SrcVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>) {</td></tr>
<tr><th id="7387">7387</th><td>    <b>if</b> (<a class="local col5 ref" href="#1325DAG" title='DAG' data-ref="1325DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG17MaskedValueIsZeroENS_7SDValueERKNS_5APIntEj" title='llvm::SelectionDAG::MaskedValueIsZero' data-ref="_ZNK4llvm12SelectionDAG17MaskedValueIsZeroENS_7SDValueERKNS_5APIntEj">MaskedValueIsZero</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#1327Src" title='Src' data-ref="1327Src">Src</a>, <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a>::<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APInt14getHighBitsSetEjj" title='llvm::APInt::getHighBitsSet' data-ref="_ZN4llvm5APInt14getHighBitsSetEjj">getHighBitsSet</a>(<var>32</var>, <var>24</var>))) {</td></tr>
<tr><th id="7388">7388</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="1329Cvt" title='Cvt' data-type='llvm::SDValue' data-ref="1329Cvt">Cvt</dfn> = <a class="local col5 ref" href="#1325DAG" title='DAG' data-ref="1325DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::CVT_F32_UBYTE0" title='llvm::AMDGPUISD::NodeType::CVT_F32_UBYTE0' data-ref="llvm::AMDGPUISD::NodeType::CVT_F32_UBYTE0">CVT_F32_UBYTE0</a>, <a class="local col6 ref" href="#1326DL" title='DL' data-ref="1326DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col3 ref" href="#1323VT" title='VT' data-ref="1323VT">VT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#1327Src" title='Src' data-ref="1327Src">Src</a>);</td></tr>
<tr><th id="7389">7389</th><td>      <a class="local col2 ref" href="#1322DCI" title='DCI' data-ref="1322DCI">DCI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm14TargetLowering15DAGCombinerInfo13AddToWorklistEPNS_6SDNodeE" title='llvm::TargetLowering::DAGCombinerInfo::AddToWorklist' data-ref="_ZN4llvm14TargetLowering15DAGCombinerInfo13AddToWorklistEPNS_6SDNodeE">AddToWorklist</a>(<a class="local col9 ref" href="#1329Cvt" title='Cvt' data-ref="1329Cvt">Cvt</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>());</td></tr>
<tr><th id="7390">7390</th><td>      <b>return</b> <a class="local col9 ref" href="#1329Cvt" title='Cvt' data-ref="1329Cvt">Cvt</a>;</td></tr>
<tr><th id="7391">7391</th><td>    }</td></tr>
<tr><th id="7392">7392</th><td>  }</td></tr>
<tr><th id="7393">7393</th><td></td></tr>
<tr><th id="7394">7394</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="7395">7395</th><td>}</td></tr>
<tr><th id="7396">7396</th><td></td></tr>
<tr><th id="7397">7397</th><td><i>// (shl (add x, c1), c2) -&gt; add (shl x, c2), (shl c1, c2)</i></td></tr>
<tr><th id="7398">7398</th><td><i></i></td></tr>
<tr><th id="7399">7399</th><td><i>// This is a variant of</i></td></tr>
<tr><th id="7400">7400</th><td><i>// (mul (add x, c1), c2) -&gt; add (mul x, c2), (mul c1, c2),</i></td></tr>
<tr><th id="7401">7401</th><td><i>//</i></td></tr>
<tr><th id="7402">7402</th><td><i>// The normal DAG combiner will do this, but only if the add has one use since</i></td></tr>
<tr><th id="7403">7403</th><td><i>// that would increase the number of instructions.</i></td></tr>
<tr><th id="7404">7404</th><td><i>//</i></td></tr>
<tr><th id="7405">7405</th><td><i>// This prevents us from seeing a constant offset that can be folded into a</i></td></tr>
<tr><th id="7406">7406</th><td><i>// memory instruction's addressing mode. If we know the resulting add offset of</i></td></tr>
<tr><th id="7407">7407</th><td><i>// a pointer can be folded into an addressing offset, we can replace the pointer</i></td></tr>
<tr><th id="7408">7408</th><td><i>// operand with the add of new constant offset. This eliminates one of the uses,</i></td></tr>
<tr><th id="7409">7409</th><td><i>// and may allow the remaining use to also be simplified.</i></td></tr>
<tr><th id="7410">7410</th><td><i>//</i></td></tr>
<tr><th id="7411">7411</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm16SITargetLowering20performSHLPtrCombineEPNS_6SDNodeEjNS_3EVTERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::SITargetLowering::performSHLPtrCombine' data-ref="_ZNK4llvm16SITargetLowering20performSHLPtrCombineEPNS_6SDNodeEjNS_3EVTERNS_14TargetLowering15DAGCombinerInfoE">performSHLPtrCombine</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col0 decl" id="1330N" title='N' data-type='llvm::SDNode *' data-ref="1330N">N</dfn>,</td></tr>
<tr><th id="7412">7412</th><td>                                               <em>unsigned</em> <dfn class="local col1 decl" id="1331AddrSpace" title='AddrSpace' data-type='unsigned int' data-ref="1331AddrSpace">AddrSpace</dfn>,</td></tr>
<tr><th id="7413">7413</th><td>                                               <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col2 decl" id="1332MemVT" title='MemVT' data-type='llvm::EVT' data-ref="1332MemVT">MemVT</dfn>,</td></tr>
<tr><th id="7414">7414</th><td>                                               <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col3 decl" id="1333DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="1333DCI">DCI</dfn>) <em>const</em> {</td></tr>
<tr><th id="7415">7415</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="1334N0" title='N0' data-type='llvm::SDValue' data-ref="1334N0">N0</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#1330N" title='N' data-ref="1330N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="7416">7416</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="1335N1" title='N1' data-type='llvm::SDValue' data-ref="1335N1">N1</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#1330N" title='N' data-ref="1330N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="7417">7417</th><td></td></tr>
<tr><th id="7418">7418</th><td>  <i>// We only do this to handle cases where it's profitable when there are</i></td></tr>
<tr><th id="7419">7419</th><td><i>  // multiple uses of the add, so defer to the standard combine.</i></td></tr>
<tr><th id="7420">7420</th><td>  <b>if</b> ((<a class="local col4 ref" href="#1334N0" title='N0' data-ref="1334N0">N0</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() != <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ADD" title='llvm::ISD::NodeType::ADD' data-ref="llvm::ISD::NodeType::ADD">ADD</a> &amp;&amp; <a class="local col4 ref" href="#1334N0" title='N0' data-ref="1334N0">N0</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() != <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::OR" title='llvm::ISD::NodeType::OR' data-ref="llvm::ISD::NodeType::OR">OR</a>) ||</td></tr>
<tr><th id="7421">7421</th><td>      <a class="local col4 ref" href="#1334N0" title='N0' data-ref="1334N0">N0</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9hasOneUseEv" title='llvm::SDNode::hasOneUse' data-ref="_ZNK4llvm6SDNode9hasOneUseEv">hasOneUse</a>())</td></tr>
<tr><th id="7422">7422</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="7423">7423</th><td></td></tr>
<tr><th id="7424">7424</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a> *<dfn class="local col6 decl" id="1336CN1" title='CN1' data-type='const llvm::ConstantSDNode *' data-ref="1336CN1">CN1</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<span class='refarg'><a class="local col5 ref" href="#1335N1" title='N1' data-ref="1335N1">N1</a></span>);</td></tr>
<tr><th id="7425">7425</th><td>  <b>if</b> (!<a class="local col6 ref" href="#1336CN1" title='CN1' data-ref="1336CN1">CN1</a>)</td></tr>
<tr><th id="7426">7426</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="7427">7427</th><td></td></tr>
<tr><th id="7428">7428</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a> *<dfn class="local col7 decl" id="1337CAdd" title='CAdd' data-type='const llvm::ConstantSDNode *' data-ref="1337CAdd">CAdd</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERKT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERKT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col4 ref" href="#1334N0" title='N0' data-ref="1334N0">N0</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="7429">7429</th><td>  <b>if</b> (!<a class="local col7 ref" href="#1337CAdd" title='CAdd' data-ref="1337CAdd">CAdd</a>)</td></tr>
<tr><th id="7430">7430</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="7431">7431</th><td></td></tr>
<tr><th id="7432">7432</th><td>  <i>// If the resulting offset is too large, we can't fold it into the addressing</i></td></tr>
<tr><th id="7433">7433</th><td><i>  // mode offset.</i></td></tr>
<tr><th id="7434">7434</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> <dfn class="local col8 decl" id="1338Offset" title='Offset' data-type='llvm::APInt' data-ref="1338Offset">Offset</dfn> = <a class="local col7 ref" href="#1337CAdd" title='CAdd' data-ref="1337CAdd">CAdd</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode13getAPIntValueEv" title='llvm::ConstantSDNode::getAPIntValue' data-ref="_ZNK4llvm14ConstantSDNode13getAPIntValueEv">getAPIntValue</a>() <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APIntlsERKS0_" title='llvm::APInt::operator&lt;&lt;' data-ref="_ZNK4llvm5APIntlsERKS0_">&lt;&lt;</a> <a class="local col6 ref" href="#1336CN1" title='CN1' data-ref="1336CN1">CN1</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode13getAPIntValueEv" title='llvm::ConstantSDNode::getAPIntValue' data-ref="_ZNK4llvm14ConstantSDNode13getAPIntValueEv">getAPIntValue</a>();</td></tr>
<tr><th id="7435">7435</th><td>  <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col9 decl" id="1339Ty" title='Ty' data-type='llvm::Type *' data-ref="1339Ty">Ty</dfn> = <a class="local col2 ref" href="#1332MemVT" title='MemVT' data-ref="1332MemVT">MemVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getTypeForEVTERNS_11LLVMContextE" title='llvm::EVT::getTypeForEVT' data-ref="_ZNK4llvm3EVT13getTypeForEVTERNS_11LLVMContextE">getTypeForEVT</a>(<span class='refarg'>*<a class="local col3 ref" href="#1333DCI" title='DCI' data-ref="1333DCI">DCI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo::DAG" title='llvm::TargetLowering::DAGCombinerInfo::DAG' data-ref="llvm::TargetLowering::DAGCombinerInfo::DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG10getContextEv" title='llvm::SelectionDAG::getContext' data-ref="_ZNK4llvm12SelectionDAG10getContextEv">getContext</a>()</span>);</td></tr>
<tr><th id="7436">7436</th><td></td></tr>
<tr><th id="7437">7437</th><td>  <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::AddrMode" title='llvm::TargetLoweringBase::AddrMode' data-ref="llvm::TargetLoweringBase::AddrMode">AddrMode</a> <a class="ref fake" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase8AddrModeC1Ev" title='llvm::TargetLoweringBase::AddrMode::AddrMode' data-ref="_ZN4llvm18TargetLoweringBase8AddrModeC1Ev"></a><dfn class="local col0 decl" id="1340AM" title='AM' data-type='llvm::TargetLoweringBase::AddrMode' data-ref="1340AM">AM</dfn>;</td></tr>
<tr><th id="7438">7438</th><td>  <a class="local col0 ref" href="#1340AM" title='AM' data-ref="1340AM">AM</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::AddrMode::HasBaseReg" title='llvm::TargetLoweringBase::AddrMode::HasBaseReg' data-ref="llvm::TargetLoweringBase::AddrMode::HasBaseReg">HasBaseReg</a> = <b>true</b>;</td></tr>
<tr><th id="7439">7439</th><td>  <a class="local col0 ref" href="#1340AM" title='AM' data-ref="1340AM">AM</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::AddrMode::BaseOffs" title='llvm::TargetLoweringBase::AddrMode::BaseOffs' data-ref="llvm::TargetLoweringBase::AddrMode::BaseOffs">BaseOffs</a> = <a class="local col8 ref" href="#1338Offset" title='Offset' data-ref="1338Offset">Offset</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12getSExtValueEv" title='llvm::APInt::getSExtValue' data-ref="_ZNK4llvm5APInt12getSExtValueEv">getSExtValue</a>();</td></tr>
<tr><th id="7440">7440</th><td>  <b>if</b> (!<a class="virtual member" href="#_ZNK4llvm16SITargetLowering21isLegalAddressingModeERKNS_10DataLayoutERKNS_18TargetLoweringBase8AddrModeEPNS_4TypeEjPNS_11InstructionE" title='llvm::SITargetLowering::isLegalAddressingMode' data-ref="_ZNK4llvm16SITargetLowering21isLegalAddressingModeERKNS_10DataLayoutERKNS_18TargetLoweringBase8AddrModeEPNS_4TypeEjPNS_11InstructionE">isLegalAddressingMode</a>(<a class="local col3 ref" href="#1333DCI" title='DCI' data-ref="1333DCI">DCI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo::DAG" title='llvm::TargetLowering::DAGCombinerInfo::DAG' data-ref="llvm::TargetLowering::DAGCombinerInfo::DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG13getDataLayoutEv" title='llvm::SelectionDAG::getDataLayout' data-ref="_ZNK4llvm12SelectionDAG13getDataLayoutEv">getDataLayout</a>(), <a class="local col0 ref" href="#1340AM" title='AM' data-ref="1340AM">AM</a>, <a class="local col9 ref" href="#1339Ty" title='Ty' data-ref="1339Ty">Ty</a>, <a class="local col1 ref" href="#1331AddrSpace" title='AddrSpace' data-ref="1331AddrSpace">AddrSpace</a>))</td></tr>
<tr><th id="7441">7441</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="7442">7442</th><td></td></tr>
<tr><th id="7443">7443</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col1 decl" id="1341DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="1341DAG">DAG</dfn> = <a class="local col3 ref" href="#1333DCI" title='DCI' data-ref="1333DCI">DCI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo::DAG" title='llvm::TargetLowering::DAGCombinerInfo::DAG' data-ref="llvm::TargetLowering::DAGCombinerInfo::DAG">DAG</a>;</td></tr>
<tr><th id="7444">7444</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col2 decl" id="1342SL" title='SL' data-type='llvm::SDLoc' data-ref="1342SL">SL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col0 ref" href="#1330N" title='N' data-ref="1330N">N</a>);</td></tr>
<tr><th id="7445">7445</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col3 decl" id="1343VT" title='VT' data-type='llvm::EVT' data-ref="1343VT">VT</dfn> = <a class="local col0 ref" href="#1330N" title='N' data-ref="1330N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>);</td></tr>
<tr><th id="7446">7446</th><td></td></tr>
<tr><th id="7447">7447</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="1344ShlX" title='ShlX' data-type='llvm::SDValue' data-ref="1344ShlX">ShlX</dfn> = <a class="local col1 ref" href="#1341DAG" title='DAG' data-ref="1341DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SHL" title='llvm::ISD::NodeType::SHL' data-ref="llvm::ISD::NodeType::SHL">SHL</a>, <a class="local col2 ref" href="#1342SL" title='SL' data-ref="1342SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col3 ref" href="#1343VT" title='VT' data-ref="1343VT">VT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#1334N0" title='N0' data-ref="1334N0">N0</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#1335N1" title='N1' data-ref="1335N1">N1</a>);</td></tr>
<tr><th id="7448">7448</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="1345COffset" title='COffset' data-type='llvm::SDValue' data-ref="1345COffset">COffset</dfn> = <a class="local col1 ref" href="#1341DAG" title='DAG' data-ref="1341DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getConstantERKNS_5APIntERKNS_5SDLocENS_3EVTEbb" title='llvm::SelectionDAG::getConstant' data-ref="_ZN4llvm12SelectionDAG11getConstantERKNS_5APIntERKNS_5SDLocENS_3EVTEbb">getConstant</a>(<a class="local col8 ref" href="#1338Offset" title='Offset' data-ref="1338Offset">Offset</a>, <a class="local col2 ref" href="#1342SL" title='SL' data-ref="1342SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="7449">7449</th><td></td></tr>
<tr><th id="7450">7450</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNodeFlags" title='llvm::SDNodeFlags' data-ref="llvm::SDNodeFlags">SDNodeFlags</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm11SDNodeFlagsC1Ev" title='llvm::SDNodeFlags::SDNodeFlags' data-ref="_ZN4llvm11SDNodeFlagsC1Ev"></a><dfn class="local col6 decl" id="1346Flags" title='Flags' data-type='llvm::SDNodeFlags' data-ref="1346Flags">Flags</dfn>;</td></tr>
<tr><th id="7451">7451</th><td>  <a class="local col6 ref" href="#1346Flags" title='Flags' data-ref="1346Flags">Flags</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm11SDNodeFlags17setNoUnsignedWrapEb" title='llvm::SDNodeFlags::setNoUnsignedWrap' data-ref="_ZN4llvm11SDNodeFlags17setNoUnsignedWrapEb">setNoUnsignedWrap</a>(<a class="local col0 ref" href="#1330N" title='N' data-ref="1330N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode8getFlagsEv" title='llvm::SDNode::getFlags' data-ref="_ZNK4llvm6SDNode8getFlagsEv">getFlags</a>().<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm11SDNodeFlags17hasNoUnsignedWrapEv" title='llvm::SDNodeFlags::hasNoUnsignedWrap' data-ref="_ZNK4llvm11SDNodeFlags17hasNoUnsignedWrapEv">hasNoUnsignedWrap</a>() &amp;&amp;</td></tr>
<tr><th id="7452">7452</th><td>                          (<a class="local col4 ref" href="#1334N0" title='N0' data-ref="1334N0">N0</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::OR" title='llvm::ISD::NodeType::OR' data-ref="llvm::ISD::NodeType::OR">OR</a> ||</td></tr>
<tr><th id="7453">7453</th><td>                           <a class="local col4 ref" href="#1334N0" title='N0' data-ref="1334N0">N0</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode8getFlagsEv" title='llvm::SDNode::getFlags' data-ref="_ZNK4llvm6SDNode8getFlagsEv">getFlags</a>().<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm11SDNodeFlags17hasNoUnsignedWrapEv" title='llvm::SDNodeFlags::hasNoUnsignedWrap' data-ref="_ZNK4llvm11SDNodeFlags17hasNoUnsignedWrapEv">hasNoUnsignedWrap</a>()));</td></tr>
<tr><th id="7454">7454</th><td></td></tr>
<tr><th id="7455">7455</th><td>  <b>return</b> <a class="local col1 ref" href="#1341DAG" title='DAG' data-ref="1341DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ADD" title='llvm::ISD::NodeType::ADD' data-ref="llvm::ISD::NodeType::ADD">ADD</a>, <a class="local col2 ref" href="#1342SL" title='SL' data-ref="1342SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col3 ref" href="#1343VT" title='VT' data-ref="1343VT">VT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#1344ShlX" title='ShlX' data-ref="1344ShlX">ShlX</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#1345COffset" title='COffset' data-ref="1345COffset">COffset</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#352" title='llvm::SDNodeFlags::SDNodeFlags' data-ref="_ZN4llvm11SDNodeFlagsC1ERKS0_"></a><a class="local col6 ref" href="#1346Flags" title='Flags' data-ref="1346Flags">Flags</a>);</td></tr>
<tr><th id="7456">7456</th><td>}</td></tr>
<tr><th id="7457">7457</th><td></td></tr>
<tr><th id="7458">7458</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm16SITargetLowering23performMemSDNodeCombineEPNS_9MemSDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::SITargetLowering::performMemSDNodeCombine' data-ref="_ZNK4llvm16SITargetLowering23performMemSDNodeCombineEPNS_9MemSDNodeERNS_14TargetLowering15DAGCombinerInfoE">performMemSDNodeCombine</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MemSDNode" title='llvm::MemSDNode' data-ref="llvm::MemSDNode">MemSDNode</a> *<dfn class="local col7 decl" id="1347N" title='N' data-type='llvm::MemSDNode *' data-ref="1347N">N</dfn>,</td></tr>
<tr><th id="7459">7459</th><td>                                                  <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col8 decl" id="1348DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="1348DCI">DCI</dfn>) <em>const</em> {</td></tr>
<tr><th id="7460">7460</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="1349Ptr" title='Ptr' data-type='llvm::SDValue' data-ref="1349Ptr">Ptr</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#1347N" title='N' data-ref="1347N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm9MemSDNode10getBasePtrEv" title='llvm::MemSDNode::getBasePtr' data-ref="_ZNK4llvm9MemSDNode10getBasePtrEv">getBasePtr</a>();</td></tr>
<tr><th id="7461">7461</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col0 decl" id="1350DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="1350DAG">DAG</dfn> = <a class="local col8 ref" href="#1348DCI" title='DCI' data-ref="1348DCI">DCI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo::DAG" title='llvm::TargetLowering::DAGCombinerInfo::DAG' data-ref="llvm::TargetLowering::DAGCombinerInfo::DAG">DAG</a>;</td></tr>
<tr><th id="7462">7462</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col1 decl" id="1351SL" title='SL' data-type='llvm::SDLoc' data-ref="1351SL">SL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col7 ref" href="#1347N" title='N' data-ref="1347N">N</a>);</td></tr>
<tr><th id="7463">7463</th><td></td></tr>
<tr><th id="7464">7464</th><td>  <i>// TODO: We could also do this for multiplies.</i></td></tr>
<tr><th id="7465">7465</th><td>  <b>if</b> (<a class="local col9 ref" href="#1349Ptr" title='Ptr' data-ref="1349Ptr">Ptr</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SHL" title='llvm::ISD::NodeType::SHL' data-ref="llvm::ISD::NodeType::SHL">SHL</a>) {</td></tr>
<tr><th id="7466">7466</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="1352NewPtr" title='NewPtr' data-type='llvm::SDValue' data-ref="1352NewPtr">NewPtr</dfn> = <a class="member" href="#_ZNK4llvm16SITargetLowering20performSHLPtrCombineEPNS_6SDNodeEjNS_3EVTERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::SITargetLowering::performSHLPtrCombine' data-ref="_ZNK4llvm16SITargetLowering20performSHLPtrCombineEPNS_6SDNodeEjNS_3EVTERNS_14TargetLowering15DAGCombinerInfoE">performSHLPtrCombine</a>(<a class="local col9 ref" href="#1349Ptr" title='Ptr' data-ref="1349Ptr">Ptr</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>(),  <a class="local col7 ref" href="#1347N" title='N' data-ref="1347N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm9MemSDNode15getAddressSpaceEv" title='llvm::MemSDNode::getAddressSpace' data-ref="_ZNK4llvm9MemSDNode15getAddressSpaceEv">getAddressSpace</a>(),</td></tr>
<tr><th id="7467">7467</th><td>                                          <a class="local col7 ref" href="#1347N" title='N' data-ref="1347N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm9MemSDNode11getMemoryVTEv" title='llvm::MemSDNode::getMemoryVT' data-ref="_ZNK4llvm9MemSDNode11getMemoryVTEv">getMemoryVT</a>(), <span class='refarg'><a class="local col8 ref" href="#1348DCI" title='DCI' data-ref="1348DCI">DCI</a></span>);</td></tr>
<tr><th id="7468">7468</th><td>    <b>if</b> (<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValuecvbEv" title='llvm::SDValue::operator bool' data-ref="_ZNK4llvm7SDValuecvbEv"></a><a class="local col2 ref" href="#1352NewPtr" title='NewPtr' data-ref="1352NewPtr">NewPtr</a>) {</td></tr>
<tr><th id="7469">7469</th><td>      <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>, <var>8</var>&gt; <dfn class="local col3 decl" id="1353NewOps" title='NewOps' data-type='SmallVector&lt;llvm::SDValue, 8&gt;' data-ref="1353NewOps">NewOps</dfn><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ET_S1_" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ET_S1_">(</a><a class="local col7 ref" href="#1347N" title='N' data-ref="1347N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode8op_beginEv" title='llvm::SDNode::op_begin' data-ref="_ZNK4llvm6SDNode8op_beginEv">op_begin</a>(), <a class="local col7 ref" href="#1347N" title='N' data-ref="1347N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode6op_endEv" title='llvm::SDNode::op_end' data-ref="_ZNK4llvm6SDNode6op_endEv">op_end</a>());</td></tr>
<tr><th id="7470">7470</th><td></td></tr>
<tr><th id="7471">7471</th><td>      <a class="local col3 ref" href="#1353NewOps" title='NewOps' data-ref="1353NewOps">NewOps</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col7 ref" href="#1347N" title='N' data-ref="1347N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::STORE" title='llvm::ISD::NodeType::STORE' data-ref="llvm::ISD::NodeType::STORE">STORE</a> ? <var>2</var> : <var>1</var>]</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col2 ref" href="#1352NewPtr" title='NewPtr' data-ref="1352NewPtr">NewPtr</a>;</td></tr>
<tr><th id="7472">7472</th><td>      <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col0 ref" href="#1350DAG" title='DAG' data-ref="1350DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG18UpdateNodeOperandsEPNS_6SDNodeENS_8ArrayRefINS_7SDValueEEE" title='llvm::SelectionDAG::UpdateNodeOperands' data-ref="_ZN4llvm12SelectionDAG18UpdateNodeOperandsEPNS_6SDNodeENS_8ArrayRefINS_7SDValueEEE">UpdateNodeOperands</a>(<a class="local col7 ref" href="#1347N" title='N' data-ref="1347N">N</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col3 ref" href="#1353NewOps" title='NewOps' data-ref="1353NewOps">NewOps</a>), <var>0</var>);</td></tr>
<tr><th id="7473">7473</th><td>    }</td></tr>
<tr><th id="7474">7474</th><td>  }</td></tr>
<tr><th id="7475">7475</th><td></td></tr>
<tr><th id="7476">7476</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="7477">7477</th><td>}</td></tr>
<tr><th id="7478">7478</th><td></td></tr>
<tr><th id="7479">7479</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL28bitOpWithConstantIsReduciblejj" title='bitOpWithConstantIsReducible' data-type='bool bitOpWithConstantIsReducible(unsigned int Opc, uint32_t Val)' data-ref="_ZL28bitOpWithConstantIsReduciblejj">bitOpWithConstantIsReducible</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="1354Opc" title='Opc' data-type='unsigned int' data-ref="1354Opc">Opc</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col5 decl" id="1355Val" title='Val' data-type='uint32_t' data-ref="1355Val">Val</dfn>) {</td></tr>
<tr><th id="7480">7480</th><td>  <b>return</b> (<a class="local col4 ref" href="#1354Opc" title='Opc' data-ref="1354Opc">Opc</a> == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::AND" title='llvm::ISD::NodeType::AND' data-ref="llvm::ISD::NodeType::AND">AND</a> &amp;&amp; (<a class="local col5 ref" href="#1355Val" title='Val' data-ref="1355Val">Val</a> == <var>0</var> || <a class="local col5 ref" href="#1355Val" title='Val' data-ref="1355Val">Val</a> == <var>0xffffffff</var>)) ||</td></tr>
<tr><th id="7481">7481</th><td>         (<a class="local col4 ref" href="#1354Opc" title='Opc' data-ref="1354Opc">Opc</a> == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::OR" title='llvm::ISD::NodeType::OR' data-ref="llvm::ISD::NodeType::OR">OR</a> &amp;&amp; (<a class="local col5 ref" href="#1355Val" title='Val' data-ref="1355Val">Val</a> == <var>0xffffffff</var> || <a class="local col5 ref" href="#1355Val" title='Val' data-ref="1355Val">Val</a> == <var>0</var>)) ||</td></tr>
<tr><th id="7482">7482</th><td>         (<a class="local col4 ref" href="#1354Opc" title='Opc' data-ref="1354Opc">Opc</a> == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::XOR" title='llvm::ISD::NodeType::XOR' data-ref="llvm::ISD::NodeType::XOR">XOR</a> &amp;&amp; <a class="local col5 ref" href="#1355Val" title='Val' data-ref="1355Val">Val</a> == <var>0</var>);</td></tr>
<tr><th id="7483">7483</th><td>}</td></tr>
<tr><th id="7484">7484</th><td></td></tr>
<tr><th id="7485">7485</th><td><i>// Break up 64-bit bit operation of a constant into two 32-bit and/or/xor. This</i></td></tr>
<tr><th id="7486">7486</th><td><i>// will typically happen anyway for a VALU 64-bit and. This exposes other 32-bit</i></td></tr>
<tr><th id="7487">7487</th><td><i>// integer combine opportunities since most 64-bit operations are decomposed</i></td></tr>
<tr><th id="7488">7488</th><td><i>// this way.  TODO: We won't want this for SALU especially if it is an inline</i></td></tr>
<tr><th id="7489">7489</th><td><i>// immediate.</i></td></tr>
<tr><th id="7490">7490</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm16SITargetLowering24splitBinaryBitConstantOpERNS_14TargetLowering15DAGCombinerInfoERKNS_5SDLocEjNS_7SDValueEPKNS_14ConstantSDNodeE" title='llvm::SITargetLowering::splitBinaryBitConstantOp' data-ref="_ZNK4llvm16SITargetLowering24splitBinaryBitConstantOpERNS_14TargetLowering15DAGCombinerInfoERKNS_5SDLocEjNS_7SDValueEPKNS_14ConstantSDNodeE">splitBinaryBitConstantOp</dfn>(</td></tr>
<tr><th id="7491">7491</th><td>  <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col6 decl" id="1356DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="1356DCI">DCI</dfn>,</td></tr>
<tr><th id="7492">7492</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col7 decl" id="1357SL" title='SL' data-type='const llvm::SDLoc &amp;' data-ref="1357SL">SL</dfn>,</td></tr>
<tr><th id="7493">7493</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="1358Opc" title='Opc' data-type='unsigned int' data-ref="1358Opc">Opc</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="1359LHS" title='LHS' data-type='llvm::SDValue' data-ref="1359LHS">LHS</dfn>,</td></tr>
<tr><th id="7494">7494</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a> *<dfn class="local col0 decl" id="1360CRHS" title='CRHS' data-type='const llvm::ConstantSDNode *' data-ref="1360CRHS">CRHS</dfn>) <em>const</em> {</td></tr>
<tr><th id="7495">7495</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="1361Val" title='Val' data-type='uint64_t' data-ref="1361Val">Val</dfn> = <a class="local col0 ref" href="#1360CRHS" title='CRHS' data-ref="1360CRHS">CRHS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="7496">7496</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col2 decl" id="1362ValLo" title='ValLo' data-type='uint32_t' data-ref="1362ValLo">ValLo</dfn> = <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5Lo_32Em" title='llvm::Lo_32' data-ref="_ZN4llvm5Lo_32Em">Lo_32</a>(<a class="local col1 ref" href="#1361Val" title='Val' data-ref="1361Val">Val</a>);</td></tr>
<tr><th id="7497">7497</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col3 decl" id="1363ValHi" title='ValHi' data-type='uint32_t' data-ref="1363ValHi">ValHi</dfn> = <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5Hi_32Em" title='llvm::Hi_32' data-ref="_ZN4llvm5Hi_32Em">Hi_32</a>(<a class="local col1 ref" href="#1361Val" title='Val' data-ref="1361Val">Val</a>);</td></tr>
<tr><th id="7498">7498</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col4 decl" id="1364TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="1364TII">TII</dfn> = <a class="member" href="#_ZNK4llvm16SITargetLowering12getSubtargetEv" title='llvm::SITargetLowering::getSubtarget' data-ref="_ZNK4llvm16SITargetLowering12getSubtargetEv">getSubtarget</a>()-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="7499">7499</th><td></td></tr>
<tr><th id="7500">7500</th><td>    <b>if</b> ((<a class="tu ref" href="#_ZL28bitOpWithConstantIsReduciblejj" title='bitOpWithConstantIsReducible' data-use='c' data-ref="_ZL28bitOpWithConstantIsReduciblejj">bitOpWithConstantIsReducible</a>(<a class="local col8 ref" href="#1358Opc" title='Opc' data-ref="1358Opc">Opc</a>, <a class="local col2 ref" href="#1362ValLo" title='ValLo' data-ref="1362ValLo">ValLo</a>) ||</td></tr>
<tr><th id="7501">7501</th><td>         <a class="tu ref" href="#_ZL28bitOpWithConstantIsReduciblejj" title='bitOpWithConstantIsReducible' data-use='c' data-ref="_ZL28bitOpWithConstantIsReduciblejj">bitOpWithConstantIsReducible</a>(<a class="local col8 ref" href="#1358Opc" title='Opc' data-ref="1358Opc">Opc</a>, <a class="local col3 ref" href="#1363ValHi" title='ValHi' data-ref="1363ValHi">ValHi</a>)) ||</td></tr>
<tr><th id="7502">7502</th><td>        (<a class="local col0 ref" href="#1360CRHS" title='CRHS' data-ref="1360CRHS">CRHS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9hasOneUseEv" title='llvm::SDNode::hasOneUse' data-ref="_ZNK4llvm6SDNode9hasOneUseEv">hasOneUse</a>() &amp;&amp; !<a class="local col4 ref" href="#1364TII" title='TII' data-ref="1364TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_5APIntE" title='llvm::SIInstrInfo::isInlineConstant' data-ref="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_5APIntE">isInlineConstant</a>(<a class="local col0 ref" href="#1360CRHS" title='CRHS' data-ref="1360CRHS">CRHS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode13getAPIntValueEv" title='llvm::ConstantSDNode::getAPIntValue' data-ref="_ZNK4llvm14ConstantSDNode13getAPIntValueEv">getAPIntValue</a>()))) {</td></tr>
<tr><th id="7503">7503</th><td>    <i>// If we need to materialize a 64-bit immediate, it will be split up later</i></td></tr>
<tr><th id="7504">7504</th><td><i>    // anyway. Avoid creating the harder to understand 64-bit immediate</i></td></tr>
<tr><th id="7505">7505</th><td><i>    // materialization.</i></td></tr>
<tr><th id="7506">7506</th><td>    <b>return</b> <a class="member" href="AMDGPUISelLowering.h.html#_ZNK4llvm20AMDGPUTargetLowering28splitBinaryBitConstantOpImplERNS_14TargetLowering15DAGCombinerInfoERKNS_5SDLocEjNS_7SDValueEjj" title='llvm::AMDGPUTargetLowering::splitBinaryBitConstantOpImpl' data-ref="_ZNK4llvm20AMDGPUTargetLowering28splitBinaryBitConstantOpImplERNS_14TargetLowering15DAGCombinerInfoERKNS_5SDLocEjNS_7SDValueEjj">splitBinaryBitConstantOpImpl</a>(<span class='refarg'><a class="local col6 ref" href="#1356DCI" title='DCI' data-ref="1356DCI">DCI</a></span>, <a class="local col7 ref" href="#1357SL" title='SL' data-ref="1357SL">SL</a>, <a class="local col8 ref" href="#1358Opc" title='Opc' data-ref="1358Opc">Opc</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#1359LHS" title='LHS' data-ref="1359LHS">LHS</a>, <a class="local col2 ref" href="#1362ValLo" title='ValLo' data-ref="1362ValLo">ValLo</a>, <a class="local col3 ref" href="#1363ValHi" title='ValHi' data-ref="1363ValHi">ValHi</a>);</td></tr>
<tr><th id="7507">7507</th><td>  }</td></tr>
<tr><th id="7508">7508</th><td></td></tr>
<tr><th id="7509">7509</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="7510">7510</th><td>}</td></tr>
<tr><th id="7511">7511</th><td></td></tr>
<tr><th id="7512">7512</th><td><i  data-doc="_ZL10isBoolSGPRN4llvm7SDValueE">// Returns true if argument is a boolean value which is not serialized into</i></td></tr>
<tr><th id="7513">7513</th><td><i  data-doc="_ZL10isBoolSGPRN4llvm7SDValueE">// memory or argument and does not require v_cmdmask_b32 to be deserialized.</i></td></tr>
<tr><th id="7514">7514</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL10isBoolSGPRN4llvm7SDValueE" title='isBoolSGPR' data-type='bool isBoolSGPR(llvm::SDValue V)' data-ref="_ZL10isBoolSGPRN4llvm7SDValueE">isBoolSGPR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="1365V" title='V' data-type='llvm::SDValue' data-ref="1365V">V</dfn>) {</td></tr>
<tr><th id="7515">7515</th><td>  <b>if</b> (<a class="local col5 ref" href="#1365V" title='V' data-ref="1365V">V</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>() <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i1" title='llvm::MVT::SimpleValueType::i1' data-ref="llvm::MVT::SimpleValueType::i1">i1</a>)</td></tr>
<tr><th id="7516">7516</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="7517">7517</th><td>  <b>switch</b> (<a class="local col5 ref" href="#1365V" title='V' data-ref="1365V">V</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="7518">7518</th><td>  <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="7519">7519</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SETCC" title='llvm::ISD::NodeType::SETCC' data-ref="llvm::ISD::NodeType::SETCC">SETCC</a>:</td></tr>
<tr><th id="7520">7520</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::AND" title='llvm::ISD::NodeType::AND' data-ref="llvm::ISD::NodeType::AND">AND</a>:</td></tr>
<tr><th id="7521">7521</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::OR" title='llvm::ISD::NodeType::OR' data-ref="llvm::ISD::NodeType::OR">OR</a>:</td></tr>
<tr><th id="7522">7522</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::XOR" title='llvm::ISD::NodeType::XOR' data-ref="llvm::ISD::NodeType::XOR">XOR</a>:</td></tr>
<tr><th id="7523">7523</th><td>  <b>case</b> <span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::FP_CLASS" title='llvm::AMDGPUISD::NodeType::FP_CLASS' data-ref="llvm::AMDGPUISD::NodeType::FP_CLASS">FP_CLASS</a>:</td></tr>
<tr><th id="7524">7524</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7525">7525</th><td>  }</td></tr>
<tr><th id="7526">7526</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="7527">7527</th><td>}</td></tr>
<tr><th id="7528">7528</th><td></td></tr>
<tr><th id="7529">7529</th><td><i  data-doc="_ZL22getConstantPermuteMaskj">// If a constant has all zeroes or all ones within each byte return it.</i></td></tr>
<tr><th id="7530">7530</th><td><i  data-doc="_ZL22getConstantPermuteMaskj">// Otherwise return 0.</i></td></tr>
<tr><th id="7531">7531</th><td><em>static</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="tu decl def" id="_ZL22getConstantPermuteMaskj" title='getConstantPermuteMask' data-type='uint32_t getConstantPermuteMask(uint32_t C)' data-ref="_ZL22getConstantPermuteMaskj">getConstantPermuteMask</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col6 decl" id="1366C" title='C' data-type='uint32_t' data-ref="1366C">C</dfn>) {</td></tr>
<tr><th id="7532">7532</th><td>  <i>// 0xff for any zero byte in the mask</i></td></tr>
<tr><th id="7533">7533</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col7 decl" id="1367ZeroByteMask" title='ZeroByteMask' data-type='uint32_t' data-ref="1367ZeroByteMask">ZeroByteMask</dfn> = <var>0</var>;</td></tr>
<tr><th id="7534">7534</th><td>  <b>if</b> (!(<a class="local col6 ref" href="#1366C" title='C' data-ref="1366C">C</a> &amp; <var>0x000000ff</var>)) <a class="local col7 ref" href="#1367ZeroByteMask" title='ZeroByteMask' data-ref="1367ZeroByteMask">ZeroByteMask</a> |= <var>0x000000ff</var>;</td></tr>
<tr><th id="7535">7535</th><td>  <b>if</b> (!(<a class="local col6 ref" href="#1366C" title='C' data-ref="1366C">C</a> &amp; <var>0x0000ff00</var>)) <a class="local col7 ref" href="#1367ZeroByteMask" title='ZeroByteMask' data-ref="1367ZeroByteMask">ZeroByteMask</a> |= <var>0x0000ff00</var>;</td></tr>
<tr><th id="7536">7536</th><td>  <b>if</b> (!(<a class="local col6 ref" href="#1366C" title='C' data-ref="1366C">C</a> &amp; <var>0x00ff0000</var>)) <a class="local col7 ref" href="#1367ZeroByteMask" title='ZeroByteMask' data-ref="1367ZeroByteMask">ZeroByteMask</a> |= <var>0x00ff0000</var>;</td></tr>
<tr><th id="7537">7537</th><td>  <b>if</b> (!(<a class="local col6 ref" href="#1366C" title='C' data-ref="1366C">C</a> &amp; <var>0xff000000</var>)) <a class="local col7 ref" href="#1367ZeroByteMask" title='ZeroByteMask' data-ref="1367ZeroByteMask">ZeroByteMask</a> |= <var>0xff000000</var>;</td></tr>
<tr><th id="7538">7538</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col8 decl" id="1368NonZeroByteMask" title='NonZeroByteMask' data-type='uint32_t' data-ref="1368NonZeroByteMask">NonZeroByteMask</dfn> = ~<a class="local col7 ref" href="#1367ZeroByteMask" title='ZeroByteMask' data-ref="1367ZeroByteMask">ZeroByteMask</a>; <i>// 0xff for any non-zero byte</i></td></tr>
<tr><th id="7539">7539</th><td>  <b>if</b> ((<a class="local col8 ref" href="#1368NonZeroByteMask" title='NonZeroByteMask' data-ref="1368NonZeroByteMask">NonZeroByteMask</a> &amp; <a class="local col6 ref" href="#1366C" title='C' data-ref="1366C">C</a>) != <a class="local col8 ref" href="#1368NonZeroByteMask" title='NonZeroByteMask' data-ref="1368NonZeroByteMask">NonZeroByteMask</a>)</td></tr>
<tr><th id="7540">7540</th><td>    <b>return</b> <var>0</var>; <i>// Partial bytes selected.</i></td></tr>
<tr><th id="7541">7541</th><td>  <b>return</b> <a class="local col6 ref" href="#1366C" title='C' data-ref="1366C">C</a>;</td></tr>
<tr><th id="7542">7542</th><td>}</td></tr>
<tr><th id="7543">7543</th><td></td></tr>
<tr><th id="7544">7544</th><td><i  data-doc="_ZL14getPermuteMaskRN4llvm12SelectionDAGENS_7SDValueE">// Check if a node selects whole bytes from its operand 0 starting at a byte</i></td></tr>
<tr><th id="7545">7545</th><td><i  data-doc="_ZL14getPermuteMaskRN4llvm12SelectionDAGENS_7SDValueE">// boundary while masking the rest. Returns select mask as in the v_perm_b32</i></td></tr>
<tr><th id="7546">7546</th><td><i  data-doc="_ZL14getPermuteMaskRN4llvm12SelectionDAGENS_7SDValueE">// or -1 if not succeeded.</i></td></tr>
<tr><th id="7547">7547</th><td><i  data-doc="_ZL14getPermuteMaskRN4llvm12SelectionDAGENS_7SDValueE">// Note byte select encoding:</i></td></tr>
<tr><th id="7548">7548</th><td><i  data-doc="_ZL14getPermuteMaskRN4llvm12SelectionDAGENS_7SDValueE">// value 0-3 selects corresponding source byte;</i></td></tr>
<tr><th id="7549">7549</th><td><i  data-doc="_ZL14getPermuteMaskRN4llvm12SelectionDAGENS_7SDValueE">// value 0xc selects zero;</i></td></tr>
<tr><th id="7550">7550</th><td><i  data-doc="_ZL14getPermuteMaskRN4llvm12SelectionDAGENS_7SDValueE">// value 0xff selects 0xff.</i></td></tr>
<tr><th id="7551">7551</th><td><em>static</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="tu decl def" id="_ZL14getPermuteMaskRN4llvm12SelectionDAGENS_7SDValueE" title='getPermuteMask' data-type='uint32_t getPermuteMask(llvm::SelectionDAG &amp; DAG, llvm::SDValue V)' data-ref="_ZL14getPermuteMaskRN4llvm12SelectionDAGENS_7SDValueE">getPermuteMask</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col9 decl" id="1369DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="1369DAG">DAG</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="1370V" title='V' data-type='llvm::SDValue' data-ref="1370V">V</dfn>) {</td></tr>
<tr><th id="7552">7552</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (V.getValueSizeInBits() == 32) ? void (0) : __assert_fail (&quot;V.getValueSizeInBits() == 32&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIISelLowering.cpp&quot;, 7552, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#1370V" title='V' data-ref="1370V">V</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue18getValueSizeInBitsEv" title='llvm::SDValue::getValueSizeInBits' data-ref="_ZNK4llvm7SDValue18getValueSizeInBitsEv">getValueSizeInBits</a>() == <var>32</var>);</td></tr>
<tr><th id="7553">7553</th><td></td></tr>
<tr><th id="7554">7554</th><td>  <b>if</b> (<a class="local col0 ref" href="#1370V" title='V' data-ref="1370V">V</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue14getNumOperandsEv" title='llvm::SDValue::getNumOperands' data-ref="_ZNK4llvm7SDValue14getNumOperandsEv">getNumOperands</a>() != <var>2</var>)</td></tr>
<tr><th id="7555">7555</th><td>    <b>return</b> ~<var>0</var>;</td></tr>
<tr><th id="7556">7556</th><td></td></tr>
<tr><th id="7557">7557</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a> *<dfn class="local col1 decl" id="1371N1" title='N1' data-type='llvm::ConstantSDNode *' data-ref="1371N1">N1</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERKT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERKT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col0 ref" href="#1370V" title='V' data-ref="1370V">V</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="7558">7558</th><td>  <b>if</b> (!<a class="local col1 ref" href="#1371N1" title='N1' data-ref="1371N1">N1</a>)</td></tr>
<tr><th id="7559">7559</th><td>    <b>return</b> ~<var>0</var>;</td></tr>
<tr><th id="7560">7560</th><td></td></tr>
<tr><th id="7561">7561</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col2 decl" id="1372C" title='C' data-type='uint32_t' data-ref="1372C">C</dfn> = <a class="local col1 ref" href="#1371N1" title='N1' data-ref="1371N1">N1</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="7562">7562</th><td></td></tr>
<tr><th id="7563">7563</th><td>  <b>switch</b> (<a class="local col0 ref" href="#1370V" title='V' data-ref="1370V">V</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="7564">7564</th><td>  <b>default</b>:</td></tr>
<tr><th id="7565">7565</th><td>    <b>break</b>;</td></tr>
<tr><th id="7566">7566</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::AND" title='llvm::ISD::NodeType::AND' data-ref="llvm::ISD::NodeType::AND">AND</a>:</td></tr>
<tr><th id="7567">7567</th><td>    <b>if</b> (<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col3 decl" id="1373ConstMask" title='ConstMask' data-type='uint32_t' data-ref="1373ConstMask"><a class="local col3 ref" href="#1373ConstMask" title='ConstMask' data-ref="1373ConstMask">ConstMask</a></dfn> = <a class="tu ref" href="#_ZL22getConstantPermuteMaskj" title='getConstantPermuteMask' data-use='c' data-ref="_ZL22getConstantPermuteMaskj">getConstantPermuteMask</a>(<a class="local col2 ref" href="#1372C" title='C' data-ref="1372C">C</a>)) {</td></tr>
<tr><th id="7568">7568</th><td>      <b>return</b> (<var>0x03020100</var> &amp; <a class="local col3 ref" href="#1373ConstMask" title='ConstMask' data-ref="1373ConstMask">ConstMask</a>) | (<var>0x0c0c0c0c</var> &amp; ~<a class="local col3 ref" href="#1373ConstMask" title='ConstMask' data-ref="1373ConstMask">ConstMask</a>);</td></tr>
<tr><th id="7569">7569</th><td>    }</td></tr>
<tr><th id="7570">7570</th><td>    <b>break</b>;</td></tr>
<tr><th id="7571">7571</th><td></td></tr>
<tr><th id="7572">7572</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::OR" title='llvm::ISD::NodeType::OR' data-ref="llvm::ISD::NodeType::OR">OR</a>:</td></tr>
<tr><th id="7573">7573</th><td>    <b>if</b> (<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col4 decl" id="1374ConstMask" title='ConstMask' data-type='uint32_t' data-ref="1374ConstMask"><a class="local col4 ref" href="#1374ConstMask" title='ConstMask' data-ref="1374ConstMask">ConstMask</a></dfn> = <a class="tu ref" href="#_ZL22getConstantPermuteMaskj" title='getConstantPermuteMask' data-use='c' data-ref="_ZL22getConstantPermuteMaskj">getConstantPermuteMask</a>(<a class="local col2 ref" href="#1372C" title='C' data-ref="1372C">C</a>)) {</td></tr>
<tr><th id="7574">7574</th><td>      <b>return</b> (<var>0x03020100</var> &amp; ~<a class="local col4 ref" href="#1374ConstMask" title='ConstMask' data-ref="1374ConstMask">ConstMask</a>) | <a class="local col4 ref" href="#1374ConstMask" title='ConstMask' data-ref="1374ConstMask">ConstMask</a>;</td></tr>
<tr><th id="7575">7575</th><td>    }</td></tr>
<tr><th id="7576">7576</th><td>    <b>break</b>;</td></tr>
<tr><th id="7577">7577</th><td></td></tr>
<tr><th id="7578">7578</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SHL" title='llvm::ISD::NodeType::SHL' data-ref="llvm::ISD::NodeType::SHL">SHL</a>:</td></tr>
<tr><th id="7579">7579</th><td>    <b>if</b> (<a class="local col2 ref" href="#1372C" title='C' data-ref="1372C">C</a> % <var>8</var>)</td></tr>
<tr><th id="7580">7580</th><td>      <b>return</b> ~<var>0</var>;</td></tr>
<tr><th id="7581">7581</th><td></td></tr>
<tr><th id="7582">7582</th><td>    <b>return</b> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a>((<var>0x030201000c0c0c0cull</var> &lt;&lt; <a class="local col2 ref" href="#1372C" title='C' data-ref="1372C">C</a>) &gt;&gt; <var>32</var>);</td></tr>
<tr><th id="7583">7583</th><td></td></tr>
<tr><th id="7584">7584</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SRL" title='llvm::ISD::NodeType::SRL' data-ref="llvm::ISD::NodeType::SRL">SRL</a>:</td></tr>
<tr><th id="7585">7585</th><td>    <b>if</b> (<a class="local col2 ref" href="#1372C" title='C' data-ref="1372C">C</a> % <var>8</var>)</td></tr>
<tr><th id="7586">7586</th><td>      <b>return</b> ~<var>0</var>;</td></tr>
<tr><th id="7587">7587</th><td></td></tr>
<tr><th id="7588">7588</th><td>    <b>return</b> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a>(<var>0x0c0c0c0c03020100ull</var> &gt;&gt; <a class="local col2 ref" href="#1372C" title='C' data-ref="1372C">C</a>);</td></tr>
<tr><th id="7589">7589</th><td>  }</td></tr>
<tr><th id="7590">7590</th><td></td></tr>
<tr><th id="7591">7591</th><td>  <b>return</b> ~<var>0</var>;</td></tr>
<tr><th id="7592">7592</th><td>}</td></tr>
<tr><th id="7593">7593</th><td></td></tr>
<tr><th id="7594">7594</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm16SITargetLowering17performAndCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::SITargetLowering::performAndCombine' data-ref="_ZNK4llvm16SITargetLowering17performAndCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">performAndCombine</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col5 decl" id="1375N" title='N' data-type='llvm::SDNode *' data-ref="1375N">N</dfn>,</td></tr>
<tr><th id="7595">7595</th><td>                                            <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col6 decl" id="1376DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="1376DCI">DCI</dfn>) <em>const</em> {</td></tr>
<tr><th id="7596">7596</th><td>  <b>if</b> (<a class="local col6 ref" href="#1376DCI" title='DCI' data-ref="1376DCI">DCI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm14TargetLowering15DAGCombinerInfo16isBeforeLegalizeEv" title='llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalize' data-ref="_ZNK4llvm14TargetLowering15DAGCombinerInfo16isBeforeLegalizeEv">isBeforeLegalize</a>())</td></tr>
<tr><th id="7597">7597</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="7598">7598</th><td></td></tr>
<tr><th id="7599">7599</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col7 decl" id="1377DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="1377DAG">DAG</dfn> = <a class="local col6 ref" href="#1376DCI" title='DCI' data-ref="1376DCI">DCI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo::DAG" title='llvm::TargetLowering::DAGCombinerInfo::DAG' data-ref="llvm::TargetLowering::DAGCombinerInfo::DAG">DAG</a>;</td></tr>
<tr><th id="7600">7600</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col8 decl" id="1378VT" title='VT' data-type='llvm::EVT' data-ref="1378VT">VT</dfn> = <a class="local col5 ref" href="#1375N" title='N' data-ref="1375N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>);</td></tr>
<tr><th id="7601">7601</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="1379LHS" title='LHS' data-type='llvm::SDValue' data-ref="1379LHS">LHS</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#1375N" title='N' data-ref="1375N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="7602">7602</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="1380RHS" title='RHS' data-type='llvm::SDValue' data-ref="1380RHS">RHS</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#1375N" title='N' data-ref="1375N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="7603">7603</th><td></td></tr>
<tr><th id="7604">7604</th><td></td></tr>
<tr><th id="7605">7605</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a> *<dfn class="local col1 decl" id="1381CRHS" title='CRHS' data-type='const llvm::ConstantSDNode *' data-ref="1381CRHS">CRHS</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<span class='refarg'><a class="local col0 ref" href="#1380RHS" title='RHS' data-ref="1380RHS">RHS</a></span>);</td></tr>
<tr><th id="7606">7606</th><td>  <b>if</b> (<a class="local col8 ref" href="#1378VT" title='VT' data-ref="1378VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a> &amp;&amp; <a class="local col1 ref" href="#1381CRHS" title='CRHS' data-ref="1381CRHS">CRHS</a>) {</td></tr>
<tr><th id="7607">7607</th><td>    <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValuecvbEv" title='llvm::SDValue::operator bool' data-ref="_ZNK4llvm7SDValuecvbEv"></a><dfn class="local col2 decl" id="1382Split" title='Split' data-type='llvm::SDValue' data-ref="1382Split"><a class="local col2 ref" href="#1382Split" title='Split' data-ref="1382Split">Split</a></dfn></td></tr>
<tr><th id="7608">7608</th><td>        = <a class="member" href="#_ZNK4llvm16SITargetLowering24splitBinaryBitConstantOpERNS_14TargetLowering15DAGCombinerInfoERKNS_5SDLocEjNS_7SDValueEPKNS_14ConstantSDNodeE" title='llvm::SITargetLowering::splitBinaryBitConstantOp' data-ref="_ZNK4llvm16SITargetLowering24splitBinaryBitConstantOpERNS_14TargetLowering15DAGCombinerInfoERKNS_5SDLocEjNS_7SDValueEPKNS_14ConstantSDNodeE">splitBinaryBitConstantOp</a>(<span class='refarg'><a class="local col6 ref" href="#1376DCI" title='DCI' data-ref="1376DCI">DCI</a></span>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col5 ref" href="#1375N" title='N' data-ref="1375N">N</a>), <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::AND" title='llvm::ISD::NodeType::AND' data-ref="llvm::ISD::NodeType::AND">AND</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#1379LHS" title='LHS' data-ref="1379LHS">LHS</a>, <a class="local col1 ref" href="#1381CRHS" title='CRHS' data-ref="1381CRHS">CRHS</a>))</td></tr>
<tr><th id="7609">7609</th><td>      <b>return</b> <a class="local col2 ref" href="#1382Split" title='Split' data-ref="1382Split">Split</a>;</td></tr>
<tr><th id="7610">7610</th><td>  }</td></tr>
<tr><th id="7611">7611</th><td></td></tr>
<tr><th id="7612">7612</th><td>  <b>if</b> (<a class="local col1 ref" href="#1381CRHS" title='CRHS' data-ref="1381CRHS">CRHS</a> &amp;&amp; <a class="local col8 ref" href="#1378VT" title='VT' data-ref="1378VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>) {</td></tr>
<tr><th id="7613">7613</th><td>    <i>// and (srl x, c), mask =&gt; shl (bfe x, nb + c, mask &gt;&gt; nb), nb</i></td></tr>
<tr><th id="7614">7614</th><td><i>    // nb = number of trailing zeroes in mask</i></td></tr>
<tr><th id="7615">7615</th><td><i>    // It can be optimized out using SDWA for GFX8+ in the SDWA peephole pass,</i></td></tr>
<tr><th id="7616">7616</th><td><i>    // given that we are selecting 8 or 16 bit fields starting at byte boundary.</i></td></tr>
<tr><th id="7617">7617</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col3 decl" id="1383Mask" title='Mask' data-type='uint64_t' data-ref="1383Mask">Mask</dfn> = <a class="local col1 ref" href="#1381CRHS" title='CRHS' data-ref="1381CRHS">CRHS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="7618">7618</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="1384Bits" title='Bits' data-type='unsigned int' data-ref="1384Bits">Bits</dfn> = <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm15countPopulationET_" title='llvm::countPopulation' data-ref="_ZN4llvm15countPopulationET_">countPopulation</a>(<a class="local col3 ref" href="#1383Mask" title='Mask' data-ref="1383Mask">Mask</a>);</td></tr>
<tr><th id="7619">7619</th><td>    <b>if</b> (<span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">getSubtarget</span>()-&gt;hasSDWA() &amp;&amp; LHS-&gt;getOpcode() == ISD::SRL &amp;&amp;</td></tr>
<tr><th id="7620">7620</th><td>        (Bits == <var>8</var> || Bits == <var>16</var>) &amp;&amp; isShiftedMask_64(Mask) &amp;&amp; !(Mask &amp; <var>1</var>)) {</td></tr>
<tr><th id="7621">7621</th><td>      <b>if</b> (<em>auto</em> *<dfn class="local col5 decl" id="1385CShift" title='CShift' data-type='llvm::ConstantSDNode *' data-ref="1385CShift"><a class="local col5 ref" href="#1385CShift" title='CShift' data-ref="1385CShift">CShift</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERKT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERKT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col9 ref" href="#1379LHS" title='LHS' data-ref="1379LHS">LHS</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>))) {</td></tr>
<tr><th id="7622">7622</th><td>        <em>unsigned</em> <dfn class="local col6 decl" id="1386Shift" title='Shift' data-type='unsigned int' data-ref="1386Shift">Shift</dfn> = <a class="local col5 ref" href="#1385CShift" title='CShift' data-ref="1385CShift">CShift</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="7623">7623</th><td>        <em>unsigned</em> <dfn class="local col7 decl" id="1387NB" title='NB' data-type='unsigned int' data-ref="1387NB">NB</dfn> = <a class="local col1 ref" href="#1381CRHS" title='CRHS' data-ref="1381CRHS">CRHS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode13getAPIntValueEv" title='llvm::ConstantSDNode::getAPIntValue' data-ref="_ZNK4llvm14ConstantSDNode13getAPIntValueEv">getAPIntValue</a>().<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt18countTrailingZerosEv" title='llvm::APInt::countTrailingZeros' data-ref="_ZNK4llvm5APInt18countTrailingZerosEv">countTrailingZeros</a>();</td></tr>
<tr><th id="7624">7624</th><td>        <em>unsigned</em> <dfn class="local col8 decl" id="1388Offset" title='Offset' data-type='unsigned int' data-ref="1388Offset">Offset</dfn> = <a class="local col7 ref" href="#1387NB" title='NB' data-ref="1387NB">NB</a> + <a class="local col6 ref" href="#1386Shift" title='Shift' data-ref="1386Shift">Shift</a>;</td></tr>
<tr><th id="7625">7625</th><td>        <b>if</b> ((<a class="local col8 ref" href="#1388Offset" title='Offset' data-ref="1388Offset">Offset</a> &amp; (<a class="local col4 ref" href="#1384Bits" title='Bits' data-ref="1384Bits">Bits</a> - <var>1</var>)) == <var>0</var>) { <i>// Starts at a byte or word boundary.</i></td></tr>
<tr><th id="7626">7626</th><td>          <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col9 decl" id="1389SL" title='SL' data-type='llvm::SDLoc' data-ref="1389SL">SL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col5 ref" href="#1375N" title='N' data-ref="1375N">N</a>);</td></tr>
<tr><th id="7627">7627</th><td>          <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="1390BFE" title='BFE' data-type='llvm::SDValue' data-ref="1390BFE">BFE</dfn> = <a class="local col7 ref" href="#1377DAG" title='DAG' data-ref="1377DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::BFE_U32" title='llvm::AMDGPUISD::NodeType::BFE_U32' data-ref="llvm::AMDGPUISD::NodeType::BFE_U32">BFE_U32</a>, <a class="local col9 ref" href="#1389SL" title='SL' data-ref="1389SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>,</td></tr>
<tr><th id="7628">7628</th><td>                                    <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#1379LHS" title='LHS' data-ref="1379LHS">LHS</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>),</td></tr>
<tr><th id="7629">7629</th><td>                                    <a class="local col7 ref" href="#1377DAG" title='DAG' data-ref="1377DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb" title='llvm::SelectionDAG::getConstant' data-ref="_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb">getConstant</a>(<a class="local col8 ref" href="#1388Offset" title='Offset' data-ref="1388Offset">Offset</a>, <a class="local col9 ref" href="#1389SL" title='SL' data-ref="1389SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>),</td></tr>
<tr><th id="7630">7630</th><td>                                    <a class="local col7 ref" href="#1377DAG" title='DAG' data-ref="1377DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb" title='llvm::SelectionDAG::getConstant' data-ref="_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb">getConstant</a>(<a class="local col4 ref" href="#1384Bits" title='Bits' data-ref="1384Bits">Bits</a>, <a class="local col9 ref" href="#1389SL" title='SL' data-ref="1389SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>));</td></tr>
<tr><th id="7631">7631</th><td>          <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col1 decl" id="1391NarrowVT" title='NarrowVT' data-type='llvm::EVT' data-ref="1391NarrowVT">NarrowVT</dfn> = <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a>::<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVT12getIntegerVTERNS_11LLVMContextEj" title='llvm::EVT::getIntegerVT' data-ref="_ZN4llvm3EVT12getIntegerVTERNS_11LLVMContextEj">getIntegerVT</a>(<span class='refarg'>*<a class="local col7 ref" href="#1377DAG" title='DAG' data-ref="1377DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG10getContextEv" title='llvm::SelectionDAG::getContext' data-ref="_ZNK4llvm12SelectionDAG10getContextEv">getContext</a>()</span>, <a class="local col4 ref" href="#1384Bits" title='Bits' data-ref="1384Bits">Bits</a>);</td></tr>
<tr><th id="7632">7632</th><td>          <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="1392Ext" title='Ext' data-type='llvm::SDValue' data-ref="1392Ext">Ext</dfn> = <a class="local col7 ref" href="#1377DAG" title='DAG' data-ref="1377DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::AssertZext" title='llvm::ISD::NodeType::AssertZext' data-ref="llvm::ISD::NodeType::AssertZext">AssertZext</a>, <a class="local col9 ref" href="#1389SL" title='SL' data-ref="1389SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col8 ref" href="#1378VT" title='VT' data-ref="1378VT">VT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#1390BFE" title='BFE' data-ref="1390BFE">BFE</a>,</td></tr>
<tr><th id="7633">7633</th><td>                                    <a class="local col7 ref" href="#1377DAG" title='DAG' data-ref="1377DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG12getValueTypeENS_3EVTE" title='llvm::SelectionDAG::getValueType' data-ref="_ZN4llvm12SelectionDAG12getValueTypeENS_3EVTE">getValueType</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col1 ref" href="#1391NarrowVT" title='NarrowVT' data-ref="1391NarrowVT">NarrowVT</a>));</td></tr>
<tr><th id="7634">7634</th><td>          <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="1393Shl" title='Shl' data-type='llvm::SDValue' data-ref="1393Shl">Shl</dfn> = <a class="local col7 ref" href="#1377DAG" title='DAG' data-ref="1377DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SHL" title='llvm::ISD::NodeType::SHL' data-ref="llvm::ISD::NodeType::SHL">SHL</a>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#1379LHS" title='LHS' data-ref="1379LHS">LHS</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col8 ref" href="#1378VT" title='VT' data-ref="1378VT">VT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#1392Ext" title='Ext' data-ref="1392Ext">Ext</a>,</td></tr>
<tr><th id="7635">7635</th><td>                                    <a class="local col7 ref" href="#1377DAG" title='DAG' data-ref="1377DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb" title='llvm::SelectionDAG::getConstant' data-ref="_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb">getConstant</a>(<a class="local col7 ref" href="#1387NB" title='NB' data-ref="1387NB">NB</a>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col1 ref" href="#1381CRHS" title='CRHS' data-ref="1381CRHS">CRHS</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>));</td></tr>
<tr><th id="7636">7636</th><td>          <b>return</b> <a class="local col3 ref" href="#1393Shl" title='Shl' data-ref="1393Shl">Shl</a>;</td></tr>
<tr><th id="7637">7637</th><td>        }</td></tr>
<tr><th id="7638">7638</th><td>      }</td></tr>
<tr><th id="7639">7639</th><td>    }</td></tr>
<tr><th id="7640">7640</th><td></td></tr>
<tr><th id="7641">7641</th><td>    <i>// and (perm x, y, c1), c2 -&gt; perm x, y, permute_mask(c1, c2)</i></td></tr>
<tr><th id="7642">7642</th><td>    <b>if</b> (<a class="local col9 ref" href="#1379LHS" title='LHS' data-ref="1379LHS">LHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9hasOneUseEv" title='llvm::SDValue::hasOneUse' data-ref="_ZNK4llvm7SDValue9hasOneUseEv">hasOneUse</a>() &amp;&amp; <a class="local col9 ref" href="#1379LHS" title='LHS' data-ref="1379LHS">LHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::PERM" title='llvm::AMDGPUISD::NodeType::PERM' data-ref="llvm::AMDGPUISD::NodeType::PERM">PERM</a> &amp;&amp;</td></tr>
<tr><th id="7643">7643</th><td>        <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col9 ref" href="#1379LHS" title='LHS' data-ref="1379LHS">LHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>2</var>))) {</td></tr>
<tr><th id="7644">7644</th><td>      <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col4 decl" id="1394Sel" title='Sel' data-type='uint32_t' data-ref="1394Sel">Sel</dfn> = <a class="tu ref" href="#_ZL22getConstantPermuteMaskj" title='getConstantPermuteMask' data-use='c' data-ref="_ZL22getConstantPermuteMaskj">getConstantPermuteMask</a>(<a class="local col3 ref" href="#1383Mask" title='Mask' data-ref="1383Mask">Mask</a>);</td></tr>
<tr><th id="7645">7645</th><td>      <b>if</b> (!<a class="local col4 ref" href="#1394Sel" title='Sel' data-ref="1394Sel">Sel</a>)</td></tr>
<tr><th id="7646">7646</th><td>        <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="7647">7647</th><td></td></tr>
<tr><th id="7648">7648</th><td>      <i>// Select 0xc for all zero bytes</i></td></tr>
<tr><th id="7649">7649</th><td>      <a class="local col4 ref" href="#1394Sel" title='Sel' data-ref="1394Sel">Sel</a> = (<a class="local col9 ref" href="#1379LHS" title='LHS' data-ref="1379LHS">LHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue21getConstantOperandValEj" title='llvm::SDValue::getConstantOperandVal' data-ref="_ZNK4llvm7SDValue21getConstantOperandValEj">getConstantOperandVal</a>(<var>2</var>) &amp; <a class="local col4 ref" href="#1394Sel" title='Sel' data-ref="1394Sel">Sel</a>) | (~<a class="local col4 ref" href="#1394Sel" title='Sel' data-ref="1394Sel">Sel</a> &amp; <var>0x0c0c0c0c</var>);</td></tr>
<tr><th id="7650">7650</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col5 decl" id="1395DL" title='DL' data-type='llvm::SDLoc' data-ref="1395DL">DL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col5 ref" href="#1375N" title='N' data-ref="1375N">N</a>);</td></tr>
<tr><th id="7651">7651</th><td>      <b>return</b> <a class="local col7 ref" href="#1377DAG" title='DAG' data-ref="1377DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::PERM" title='llvm::AMDGPUISD::NodeType::PERM' data-ref="llvm::AMDGPUISD::NodeType::PERM">PERM</a>, <a class="local col5 ref" href="#1395DL" title='DL' data-ref="1395DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#1379LHS" title='LHS' data-ref="1379LHS">LHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>),</td></tr>
<tr><th id="7652">7652</th><td>                         <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#1379LHS" title='LHS' data-ref="1379LHS">LHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>), <a class="local col7 ref" href="#1377DAG" title='DAG' data-ref="1377DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb" title='llvm::SelectionDAG::getConstant' data-ref="_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb">getConstant</a>(<a class="local col4 ref" href="#1394Sel" title='Sel' data-ref="1394Sel">Sel</a>, <a class="local col5 ref" href="#1395DL" title='DL' data-ref="1395DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>));</td></tr>
<tr><th id="7653">7653</th><td>    }</td></tr>
<tr><th id="7654">7654</th><td>  }</td></tr>
<tr><th id="7655">7655</th><td></td></tr>
<tr><th id="7656">7656</th><td>  <i>// (and (fcmp ord x, x), (fcmp une (fabs x), inf)) -&gt;</i></td></tr>
<tr><th id="7657">7657</th><td><i>  // fp_class x, ~(s_nan | q_nan | n_infinity | p_infinity)</i></td></tr>
<tr><th id="7658">7658</th><td>  <b>if</b> (<a class="local col9 ref" href="#1379LHS" title='LHS' data-ref="1379LHS">LHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SETCC" title='llvm::ISD::NodeType::SETCC' data-ref="llvm::ISD::NodeType::SETCC">SETCC</a> &amp;&amp; <a class="local col0 ref" href="#1380RHS" title='RHS' data-ref="1380RHS">RHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SETCC" title='llvm::ISD::NodeType::SETCC' data-ref="llvm::ISD::NodeType::SETCC">SETCC</a>) {</td></tr>
<tr><th id="7659">7659</th><td>    <span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::CondCode" title='llvm::ISD::CondCode' data-ref="llvm::ISD::CondCode">CondCode</a> <dfn class="local col6 decl" id="1396LCC" title='LCC' data-type='ISD::CondCode' data-ref="1396LCC">LCC</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERKT0_" title='llvm::cast' data-ref="_ZN4llvm4castERKT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::CondCodeSDNode" title='llvm::CondCodeSDNode' data-ref="llvm::CondCodeSDNode">CondCodeSDNode</a>&gt;(<a class="local col9 ref" href="#1379LHS" title='LHS' data-ref="1379LHS">LHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>2</var>))-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14CondCodeSDNode3getEv" title='llvm::CondCodeSDNode::get' data-ref="_ZNK4llvm14CondCodeSDNode3getEv">get</a>();</td></tr>
<tr><th id="7660">7660</th><td>    <span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::CondCode" title='llvm::ISD::CondCode' data-ref="llvm::ISD::CondCode">CondCode</a> <dfn class="local col7 decl" id="1397RCC" title='RCC' data-type='ISD::CondCode' data-ref="1397RCC">RCC</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERKT0_" title='llvm::cast' data-ref="_ZN4llvm4castERKT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::CondCodeSDNode" title='llvm::CondCodeSDNode' data-ref="llvm::CondCodeSDNode">CondCodeSDNode</a>&gt;(<a class="local col0 ref" href="#1380RHS" title='RHS' data-ref="1380RHS">RHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>2</var>))-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14CondCodeSDNode3getEv" title='llvm::CondCodeSDNode::get' data-ref="_ZNK4llvm14CondCodeSDNode3getEv">get</a>();</td></tr>
<tr><th id="7661">7661</th><td></td></tr>
<tr><th id="7662">7662</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="1398X" title='X' data-type='llvm::SDValue' data-ref="1398X">X</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#1379LHS" title='LHS' data-ref="1379LHS">LHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="7663">7663</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="1399Y" title='Y' data-type='llvm::SDValue' data-ref="1399Y">Y</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#1380RHS" title='RHS' data-ref="1380RHS">RHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="7664">7664</th><td>    <b>if</b> (<a class="local col9 ref" href="#1399Y" title='Y' data-ref="1399Y">Y</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() != <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FABS" title='llvm::ISD::NodeType::FABS' data-ref="llvm::ISD::NodeType::FABS">FABS</a> || <a class="local col9 ref" href="#1399Y" title='Y' data-ref="1399Y">Y</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>) <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueneERKS0_" title='llvm::SDValue::operator!=' data-ref="_ZNK4llvm7SDValueneERKS0_">!=</a> <a class="local col8 ref" href="#1398X" title='X' data-ref="1398X">X</a>)</td></tr>
<tr><th id="7665">7665</th><td>      <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="7666">7666</th><td></td></tr>
<tr><th id="7667">7667</th><td>    <b>if</b> (<a class="local col6 ref" href="#1396LCC" title='LCC' data-ref="1396LCC">LCC</a> == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::CondCode::SETO" title='llvm::ISD::CondCode::SETO' data-ref="llvm::ISD::CondCode::SETO">SETO</a>) {</td></tr>
<tr><th id="7668">7668</th><td>      <b>if</b> (<a class="local col8 ref" href="#1398X" title='X' data-ref="1398X">X</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueneERKS0_" title='llvm::SDValue::operator!=' data-ref="_ZNK4llvm7SDValueneERKS0_">!=</a> <a class="local col9 ref" href="#1379LHS" title='LHS' data-ref="1379LHS">LHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>))</td></tr>
<tr><th id="7669">7669</th><td>        <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="7670">7670</th><td></td></tr>
<tr><th id="7671">7671</th><td>      <b>if</b> (<a class="local col7 ref" href="#1397RCC" title='RCC' data-ref="1397RCC">RCC</a> == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::CondCode::SETUNE" title='llvm::ISD::CondCode::SETUNE' data-ref="llvm::ISD::CondCode::SETUNE">SETUNE</a>) {</td></tr>
<tr><th id="7672">7672</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantFPSDNode" title='llvm::ConstantFPSDNode' data-ref="llvm::ConstantFPSDNode">ConstantFPSDNode</a> *<dfn class="local col0 decl" id="1400C1" title='C1' data-type='const llvm::ConstantFPSDNode *' data-ref="1400C1">C1</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERKT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERKT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantFPSDNode" title='llvm::ConstantFPSDNode' data-ref="llvm::ConstantFPSDNode">ConstantFPSDNode</a>&gt;(<a class="local col0 ref" href="#1380RHS" title='RHS' data-ref="1380RHS">RHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="7673">7673</th><td>        <b>if</b> (!<a class="local col0 ref" href="#1400C1" title='C1' data-ref="1400C1">C1</a> || !<a class="local col0 ref" href="#1400C1" title='C1' data-ref="1400C1">C1</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm16ConstantFPSDNode10isInfinityEv" title='llvm::ConstantFPSDNode::isInfinity' data-ref="_ZNK4llvm16ConstantFPSDNode10isInfinityEv">isInfinity</a>() || <a class="local col0 ref" href="#1400C1" title='C1' data-ref="1400C1">C1</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm16ConstantFPSDNode10isNegativeEv" title='llvm::ConstantFPSDNode::isNegative' data-ref="_ZNK4llvm16ConstantFPSDNode10isNegativeEv">isNegative</a>())</td></tr>
<tr><th id="7674">7674</th><td>          <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="7675">7675</th><td></td></tr>
<tr><th id="7676">7676</th><td>        <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col1 decl" id="1401Mask" title='Mask' data-type='const uint32_t' data-ref="1401Mask">Mask</dfn> = <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::ClassFlags::N_NORMAL" title='llvm::SIInstrFlags::ClassFlags::N_NORMAL' data-ref="llvm::SIInstrFlags::ClassFlags::N_NORMAL">N_NORMAL</a> |</td></tr>
<tr><th id="7677">7677</th><td>                              <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::ClassFlags::N_SUBNORMAL" title='llvm::SIInstrFlags::ClassFlags::N_SUBNORMAL' data-ref="llvm::SIInstrFlags::ClassFlags::N_SUBNORMAL">N_SUBNORMAL</a> |</td></tr>
<tr><th id="7678">7678</th><td>                              <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::ClassFlags::N_ZERO" title='llvm::SIInstrFlags::ClassFlags::N_ZERO' data-ref="llvm::SIInstrFlags::ClassFlags::N_ZERO">N_ZERO</a> |</td></tr>
<tr><th id="7679">7679</th><td>                              <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::ClassFlags::P_ZERO" title='llvm::SIInstrFlags::ClassFlags::P_ZERO' data-ref="llvm::SIInstrFlags::ClassFlags::P_ZERO">P_ZERO</a> |</td></tr>
<tr><th id="7680">7680</th><td>                              <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::ClassFlags::P_SUBNORMAL" title='llvm::SIInstrFlags::ClassFlags::P_SUBNORMAL' data-ref="llvm::SIInstrFlags::ClassFlags::P_SUBNORMAL">P_SUBNORMAL</a> |</td></tr>
<tr><th id="7681">7681</th><td>                              <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::ClassFlags::P_NORMAL" title='llvm::SIInstrFlags::ClassFlags::P_NORMAL' data-ref="llvm::SIInstrFlags::ClassFlags::P_NORMAL">P_NORMAL</a>;</td></tr>
<tr><th id="7682">7682</th><td></td></tr>
<tr><th id="7683">7683</th><td>        <b>static_assert</b>(((~(<span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::ClassFlags::S_NAN" title='llvm::SIInstrFlags::ClassFlags::S_NAN' data-ref="llvm::SIInstrFlags::ClassFlags::S_NAN">S_NAN</a> |</td></tr>
<tr><th id="7684">7684</th><td>                          <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::ClassFlags::Q_NAN" title='llvm::SIInstrFlags::ClassFlags::Q_NAN' data-ref="llvm::SIInstrFlags::ClassFlags::Q_NAN">Q_NAN</a> |</td></tr>
<tr><th id="7685">7685</th><td>                          <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::ClassFlags::N_INFINITY" title='llvm::SIInstrFlags::ClassFlags::N_INFINITY' data-ref="llvm::SIInstrFlags::ClassFlags::N_INFINITY">N_INFINITY</a> |</td></tr>
<tr><th id="7686">7686</th><td>                          <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::ClassFlags::P_INFINITY" title='llvm::SIInstrFlags::ClassFlags::P_INFINITY' data-ref="llvm::SIInstrFlags::ClassFlags::P_INFINITY">P_INFINITY</a>)) &amp; <var>0x3ff</var>) == <a class="local col1 ref" href="#1401Mask" title='Mask' data-ref="1401Mask">Mask</a>,</td></tr>
<tr><th id="7687">7687</th><td>                      <q>"mask not equal"</q>);</td></tr>
<tr><th id="7688">7688</th><td></td></tr>
<tr><th id="7689">7689</th><td>        <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col2 decl" id="1402DL" title='DL' data-type='llvm::SDLoc' data-ref="1402DL">DL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col5 ref" href="#1375N" title='N' data-ref="1375N">N</a>);</td></tr>
<tr><th id="7690">7690</th><td>        <b>return</b> <a class="local col7 ref" href="#1377DAG" title='DAG' data-ref="1377DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::FP_CLASS" title='llvm::AMDGPUISD::NodeType::FP_CLASS' data-ref="llvm::AMDGPUISD::NodeType::FP_CLASS">FP_CLASS</a>, <a class="local col2 ref" href="#1402DL" title='DL' data-ref="1402DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i1" title='llvm::MVT::SimpleValueType::i1' data-ref="llvm::MVT::SimpleValueType::i1">i1</a>,</td></tr>
<tr><th id="7691">7691</th><td>                           <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#1398X" title='X' data-ref="1398X">X</a>, <a class="local col7 ref" href="#1377DAG" title='DAG' data-ref="1377DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb" title='llvm::SelectionDAG::getConstant' data-ref="_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb">getConstant</a>(<a class="local col1 ref" href="#1401Mask" title='Mask' data-ref="1401Mask">Mask</a>, <a class="local col2 ref" href="#1402DL" title='DL' data-ref="1402DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>));</td></tr>
<tr><th id="7692">7692</th><td>      }</td></tr>
<tr><th id="7693">7693</th><td>    }</td></tr>
<tr><th id="7694">7694</th><td>  }</td></tr>
<tr><th id="7695">7695</th><td></td></tr>
<tr><th id="7696">7696</th><td>  <b>if</b> (<a class="local col0 ref" href="#1380RHS" title='RHS' data-ref="1380RHS">RHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SETCC" title='llvm::ISD::NodeType::SETCC' data-ref="llvm::ISD::NodeType::SETCC">SETCC</a> &amp;&amp; <a class="local col9 ref" href="#1379LHS" title='LHS' data-ref="1379LHS">LHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::FP_CLASS" title='llvm::AMDGPUISD::NodeType::FP_CLASS' data-ref="llvm::AMDGPUISD::NodeType::FP_CLASS">FP_CLASS</a>)</td></tr>
<tr><th id="7697">7697</th><td>    <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/move.h.html#_ZSt4swapRT_S0_" title='std::swap' data-ref="_ZSt4swapRT_S0_">swap</a>(<span class='refarg'><a class="local col9 ref" href="#1379LHS" title='LHS' data-ref="1379LHS">LHS</a></span>, <span class='refarg'><a class="local col0 ref" href="#1380RHS" title='RHS' data-ref="1380RHS">RHS</a></span>);</td></tr>
<tr><th id="7698">7698</th><td></td></tr>
<tr><th id="7699">7699</th><td>  <b>if</b> (<a class="local col9 ref" href="#1379LHS" title='LHS' data-ref="1379LHS">LHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SETCC" title='llvm::ISD::NodeType::SETCC' data-ref="llvm::ISD::NodeType::SETCC">SETCC</a> &amp;&amp; <a class="local col0 ref" href="#1380RHS" title='RHS' data-ref="1380RHS">RHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::FP_CLASS" title='llvm::AMDGPUISD::NodeType::FP_CLASS' data-ref="llvm::AMDGPUISD::NodeType::FP_CLASS">FP_CLASS</a> &amp;&amp;</td></tr>
<tr><th id="7700">7700</th><td>      <a class="local col0 ref" href="#1380RHS" title='RHS' data-ref="1380RHS">RHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9hasOneUseEv" title='llvm::SDValue::hasOneUse' data-ref="_ZNK4llvm7SDValue9hasOneUseEv">hasOneUse</a>()) {</td></tr>
<tr><th id="7701">7701</th><td>    <span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::CondCode" title='llvm::ISD::CondCode' data-ref="llvm::ISD::CondCode">CondCode</a> <dfn class="local col3 decl" id="1403LCC" title='LCC' data-type='ISD::CondCode' data-ref="1403LCC">LCC</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERKT0_" title='llvm::cast' data-ref="_ZN4llvm4castERKT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::CondCodeSDNode" title='llvm::CondCodeSDNode' data-ref="llvm::CondCodeSDNode">CondCodeSDNode</a>&gt;(<a class="local col9 ref" href="#1379LHS" title='LHS' data-ref="1379LHS">LHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>2</var>))-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14CondCodeSDNode3getEv" title='llvm::CondCodeSDNode::get' data-ref="_ZNK4llvm14CondCodeSDNode3getEv">get</a>();</td></tr>
<tr><th id="7702">7702</th><td>    <i>// and (fcmp seto), (fp_class x, mask) -&gt; fp_class x, mask &amp; ~(p_nan | n_nan)</i></td></tr>
<tr><th id="7703">7703</th><td><i>    // and (fcmp setuo), (fp_class x, mask) -&gt; fp_class x, mask &amp; (p_nan | n_nan)</i></td></tr>
<tr><th id="7704">7704</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a> *<dfn class="local col4 decl" id="1404Mask" title='Mask' data-type='const llvm::ConstantSDNode *' data-ref="1404Mask">Mask</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERKT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERKT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col0 ref" href="#1380RHS" title='RHS' data-ref="1380RHS">RHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="7705">7705</th><td>    <b>if</b> ((<a class="local col3 ref" href="#1403LCC" title='LCC' data-ref="1403LCC">LCC</a> == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::CondCode::SETO" title='llvm::ISD::CondCode::SETO' data-ref="llvm::ISD::CondCode::SETO">SETO</a> || <a class="local col3 ref" href="#1403LCC" title='LCC' data-ref="1403LCC">LCC</a> == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::CondCode::SETUO" title='llvm::ISD::CondCode::SETUO' data-ref="llvm::ISD::CondCode::SETUO">SETUO</a>) &amp;&amp; <a class="local col4 ref" href="#1404Mask" title='Mask' data-ref="1404Mask">Mask</a> &amp;&amp;</td></tr>
<tr><th id="7706">7706</th><td>        (<a class="local col0 ref" href="#1380RHS" title='RHS' data-ref="1380RHS">RHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>) <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueeqERKS0_" title='llvm::SDValue::operator==' data-ref="_ZNK4llvm7SDValueeqERKS0_">==</a> <a class="local col9 ref" href="#1379LHS" title='LHS' data-ref="1379LHS">LHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>) &amp;&amp;</td></tr>
<tr><th id="7707">7707</th><td>         <a class="local col9 ref" href="#1379LHS" title='LHS' data-ref="1379LHS">LHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>) <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueeqERKS0_" title='llvm::SDValue::operator==' data-ref="_ZNK4llvm7SDValueeqERKS0_">==</a> <a class="local col9 ref" href="#1379LHS" title='LHS' data-ref="1379LHS">LHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>))) {</td></tr>
<tr><th id="7708">7708</th><td>      <em>const</em> <em>unsigned</em> <dfn class="local col5 decl" id="1405OrdMask" title='OrdMask' data-type='const unsigned int' data-ref="1405OrdMask">OrdMask</dfn> = <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::ClassFlags::S_NAN" title='llvm::SIInstrFlags::ClassFlags::S_NAN' data-ref="llvm::SIInstrFlags::ClassFlags::S_NAN">S_NAN</a> | <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::ClassFlags::Q_NAN" title='llvm::SIInstrFlags::ClassFlags::Q_NAN' data-ref="llvm::SIInstrFlags::ClassFlags::Q_NAN">Q_NAN</a>;</td></tr>
<tr><th id="7709">7709</th><td>      <em>unsigned</em> <dfn class="local col6 decl" id="1406NewMask" title='NewMask' data-type='unsigned int' data-ref="1406NewMask">NewMask</dfn> = <a class="local col3 ref" href="#1403LCC" title='LCC' data-ref="1403LCC">LCC</a> == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::CondCode::SETO" title='llvm::ISD::CondCode::SETO' data-ref="llvm::ISD::CondCode::SETO">SETO</a> ?</td></tr>
<tr><th id="7710">7710</th><td>        <a class="local col4 ref" href="#1404Mask" title='Mask' data-ref="1404Mask">Mask</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>() &amp; ~<a class="local col5 ref" href="#1405OrdMask" title='OrdMask' data-ref="1405OrdMask">OrdMask</a> :</td></tr>
<tr><th id="7711">7711</th><td>        <a class="local col4 ref" href="#1404Mask" title='Mask' data-ref="1404Mask">Mask</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>() &amp; <a class="local col5 ref" href="#1405OrdMask" title='OrdMask' data-ref="1405OrdMask">OrdMask</a>;</td></tr>
<tr><th id="7712">7712</th><td></td></tr>
<tr><th id="7713">7713</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col7 decl" id="1407DL" title='DL' data-type='llvm::SDLoc' data-ref="1407DL">DL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col5 ref" href="#1375N" title='N' data-ref="1375N">N</a>);</td></tr>
<tr><th id="7714">7714</th><td>      <b>return</b> <a class="local col7 ref" href="#1377DAG" title='DAG' data-ref="1377DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::FP_CLASS" title='llvm::AMDGPUISD::NodeType::FP_CLASS' data-ref="llvm::AMDGPUISD::NodeType::FP_CLASS">FP_CLASS</a>, <a class="local col7 ref" href="#1407DL" title='DL' data-ref="1407DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i1" title='llvm::MVT::SimpleValueType::i1' data-ref="llvm::MVT::SimpleValueType::i1">i1</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#1380RHS" title='RHS' data-ref="1380RHS">RHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>),</td></tr>
<tr><th id="7715">7715</th><td>                         <a class="local col7 ref" href="#1377DAG" title='DAG' data-ref="1377DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb" title='llvm::SelectionDAG::getConstant' data-ref="_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb">getConstant</a>(<a class="local col6 ref" href="#1406NewMask" title='NewMask' data-ref="1406NewMask">NewMask</a>, <a class="local col7 ref" href="#1407DL" title='DL' data-ref="1407DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>));</td></tr>
<tr><th id="7716">7716</th><td>    }</td></tr>
<tr><th id="7717">7717</th><td>  }</td></tr>
<tr><th id="7718">7718</th><td></td></tr>
<tr><th id="7719">7719</th><td>  <b>if</b> (<a class="local col8 ref" href="#1378VT" title='VT' data-ref="1378VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a> &amp;&amp;</td></tr>
<tr><th id="7720">7720</th><td>      (<a class="local col0 ref" href="#1380RHS" title='RHS' data-ref="1380RHS">RHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SIGN_EXTEND" title='llvm::ISD::NodeType::SIGN_EXTEND' data-ref="llvm::ISD::NodeType::SIGN_EXTEND">SIGN_EXTEND</a> || <a class="local col9 ref" href="#1379LHS" title='LHS' data-ref="1379LHS">LHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SIGN_EXTEND" title='llvm::ISD::NodeType::SIGN_EXTEND' data-ref="llvm::ISD::NodeType::SIGN_EXTEND">SIGN_EXTEND</a>)) {</td></tr>
<tr><th id="7721">7721</th><td>    <i>// and x, (sext cc from i1) =&gt; select cc, x, 0</i></td></tr>
<tr><th id="7722">7722</th><td>    <b>if</b> (<a class="local col0 ref" href="#1380RHS" title='RHS' data-ref="1380RHS">RHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() != <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SIGN_EXTEND" title='llvm::ISD::NodeType::SIGN_EXTEND' data-ref="llvm::ISD::NodeType::SIGN_EXTEND">SIGN_EXTEND</a>)</td></tr>
<tr><th id="7723">7723</th><td>      <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/move.h.html#_ZSt4swapRT_S0_" title='std::swap' data-ref="_ZSt4swapRT_S0_">swap</a>(<span class='refarg'><a class="local col9 ref" href="#1379LHS" title='LHS' data-ref="1379LHS">LHS</a></span>, <span class='refarg'><a class="local col0 ref" href="#1380RHS" title='RHS' data-ref="1380RHS">RHS</a></span>);</td></tr>
<tr><th id="7724">7724</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL10isBoolSGPRN4llvm7SDValueE" title='isBoolSGPR' data-use='c' data-ref="_ZL10isBoolSGPRN4llvm7SDValueE">isBoolSGPR</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#1380RHS" title='RHS' data-ref="1380RHS">RHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>)))</td></tr>
<tr><th id="7725">7725</th><td>      <b>return</b> <a class="local col7 ref" href="#1377DAG" title='DAG' data-ref="1377DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG9getSelectERKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_" title='llvm::SelectionDAG::getSelect' data-ref="_ZN4llvm12SelectionDAG9getSelectERKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_">getSelect</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col5 ref" href="#1375N" title='N' data-ref="1375N">N</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#1380RHS" title='RHS' data-ref="1380RHS">RHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>),</td></tr>
<tr><th id="7726">7726</th><td>                           <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#1379LHS" title='LHS' data-ref="1379LHS">LHS</a>, <a class="local col7 ref" href="#1377DAG" title='DAG' data-ref="1377DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb" title='llvm::SelectionDAG::getConstant' data-ref="_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb">getConstant</a>(<var>0</var>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col5 ref" href="#1375N" title='N' data-ref="1375N">N</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>));</td></tr>
<tr><th id="7727">7727</th><td>  }</td></tr>
<tr><th id="7728">7728</th><td></td></tr>
<tr><th id="7729">7729</th><td>  <i>// and (op x, c1), (op y, c2) -&gt; perm x, y, permute_mask(c1, c2)</i></td></tr>
<tr><th id="7730">7730</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col8 decl" id="1408TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="1408TII">TII</dfn> = <a class="member" href="#_ZNK4llvm16SITargetLowering12getSubtargetEv" title='llvm::SITargetLowering::getSubtarget' data-ref="_ZNK4llvm16SITargetLowering12getSubtargetEv">getSubtarget</a>()-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="7731">7731</th><td>  <b>if</b> (VT == MVT::i32 &amp;&amp; LHS.hasOneUse() &amp;&amp; RHS.hasOneUse() &amp;&amp;</td></tr>
<tr><th id="7732">7732</th><td>      N-&gt;isDivergent() &amp;&amp; TII-&gt;pseudoToMCOpcode(AMDGPU::<span class='error' title="no member named &apos;V_PERM_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_PERM_B32</span>) != -<var>1</var>) {</td></tr>
<tr><th id="7733">7733</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col9 decl" id="1409LHSMask" title='LHSMask' data-type='uint32_t' data-ref="1409LHSMask">LHSMask</dfn> = <a class="tu ref" href="#_ZL14getPermuteMaskRN4llvm12SelectionDAGENS_7SDValueE" title='getPermuteMask' data-use='c' data-ref="_ZL14getPermuteMaskRN4llvm12SelectionDAGENS_7SDValueE">getPermuteMask</a>(<span class='refarg'><a class="local col7 ref" href="#1377DAG" title='DAG' data-ref="1377DAG">DAG</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#1379LHS" title='LHS' data-ref="1379LHS">LHS</a>);</td></tr>
<tr><th id="7734">7734</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col0 decl" id="1410RHSMask" title='RHSMask' data-type='uint32_t' data-ref="1410RHSMask">RHSMask</dfn> = <a class="tu ref" href="#_ZL14getPermuteMaskRN4llvm12SelectionDAGENS_7SDValueE" title='getPermuteMask' data-use='c' data-ref="_ZL14getPermuteMaskRN4llvm12SelectionDAGENS_7SDValueE">getPermuteMask</a>(<span class='refarg'><a class="local col7 ref" href="#1377DAG" title='DAG' data-ref="1377DAG">DAG</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#1380RHS" title='RHS' data-ref="1380RHS">RHS</a>);</td></tr>
<tr><th id="7735">7735</th><td>    <b>if</b> (<a class="local col9 ref" href="#1409LHSMask" title='LHSMask' data-ref="1409LHSMask">LHSMask</a> != ~<var>0u</var> &amp;&amp; <a class="local col0 ref" href="#1410RHSMask" title='RHSMask' data-ref="1410RHSMask">RHSMask</a> != ~<var>0u</var>) {</td></tr>
<tr><th id="7736">7736</th><td>      <i>// Canonicalize the expression in an attempt to have fewer unique masks</i></td></tr>
<tr><th id="7737">7737</th><td><i>      // and therefore fewer registers used to hold the masks.</i></td></tr>
<tr><th id="7738">7738</th><td>      <b>if</b> (<a class="local col9 ref" href="#1409LHSMask" title='LHSMask' data-ref="1409LHSMask">LHSMask</a> &gt; <a class="local col0 ref" href="#1410RHSMask" title='RHSMask' data-ref="1410RHSMask">RHSMask</a>) {</td></tr>
<tr><th id="7739">7739</th><td>        <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/move.h.html#_ZSt4swapRT_S0_" title='std::swap' data-ref="_ZSt4swapRT_S0_">swap</a>(<span class='refarg'><a class="local col9 ref" href="#1409LHSMask" title='LHSMask' data-ref="1409LHSMask">LHSMask</a></span>, <span class='refarg'><a class="local col0 ref" href="#1410RHSMask" title='RHSMask' data-ref="1410RHSMask">RHSMask</a></span>);</td></tr>
<tr><th id="7740">7740</th><td>        <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/move.h.html#_ZSt4swapRT_S0_" title='std::swap' data-ref="_ZSt4swapRT_S0_">swap</a>(<span class='refarg'><a class="local col9 ref" href="#1379LHS" title='LHS' data-ref="1379LHS">LHS</a></span>, <span class='refarg'><a class="local col0 ref" href="#1380RHS" title='RHS' data-ref="1380RHS">RHS</a></span>);</td></tr>
<tr><th id="7741">7741</th><td>      }</td></tr>
<tr><th id="7742">7742</th><td></td></tr>
<tr><th id="7743">7743</th><td>      <i>// Select 0xc for each lane used from source operand. Zero has 0xc mask</i></td></tr>
<tr><th id="7744">7744</th><td><i>      // set, 0xff have 0xff in the mask, actual lanes are in the 0-3 range.</i></td></tr>
<tr><th id="7745">7745</th><td>      <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col1 decl" id="1411LHSUsedLanes" title='LHSUsedLanes' data-type='uint32_t' data-ref="1411LHSUsedLanes">LHSUsedLanes</dfn> = ~(<a class="local col9 ref" href="#1409LHSMask" title='LHSMask' data-ref="1409LHSMask">LHSMask</a> &amp; <var>0x0c0c0c0c</var>) &amp; <var>0x0c0c0c0c</var>;</td></tr>
<tr><th id="7746">7746</th><td>      <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col2 decl" id="1412RHSUsedLanes" title='RHSUsedLanes' data-type='uint32_t' data-ref="1412RHSUsedLanes">RHSUsedLanes</dfn> = ~(<a class="local col0 ref" href="#1410RHSMask" title='RHSMask' data-ref="1410RHSMask">RHSMask</a> &amp; <var>0x0c0c0c0c</var>) &amp; <var>0x0c0c0c0c</var>;</td></tr>
<tr><th id="7747">7747</th><td></td></tr>
<tr><th id="7748">7748</th><td>      <i>// Check of we need to combine values from two sources within a byte.</i></td></tr>
<tr><th id="7749">7749</th><td>      <b>if</b> (!(<a class="local col1 ref" href="#1411LHSUsedLanes" title='LHSUsedLanes' data-ref="1411LHSUsedLanes">LHSUsedLanes</a> &amp; <a class="local col2 ref" href="#1412RHSUsedLanes" title='RHSUsedLanes' data-ref="1412RHSUsedLanes">RHSUsedLanes</a>) &amp;&amp;</td></tr>
<tr><th id="7750">7750</th><td>          <i>// If we select high and lower word keep it for SDWA.</i></td></tr>
<tr><th id="7751">7751</th><td><i>          // TODO: teach SDWA to work with v_perm_b32 and remove the check.</i></td></tr>
<tr><th id="7752">7752</th><td>          !(<a class="local col1 ref" href="#1411LHSUsedLanes" title='LHSUsedLanes' data-ref="1411LHSUsedLanes">LHSUsedLanes</a> == <var>0x0c0c0000</var> &amp;&amp; <a class="local col2 ref" href="#1412RHSUsedLanes" title='RHSUsedLanes' data-ref="1412RHSUsedLanes">RHSUsedLanes</a> == <var>0x00000c0c</var>)) {</td></tr>
<tr><th id="7753">7753</th><td>        <i>// Each byte in each mask is either selector mask 0-3, or has higher</i></td></tr>
<tr><th id="7754">7754</th><td><i>        // bits set in either of masks, which can be 0xff for 0xff or 0x0c for</i></td></tr>
<tr><th id="7755">7755</th><td><i>        // zero. If 0x0c is in either mask it shall always be 0x0c. Otherwise</i></td></tr>
<tr><th id="7756">7756</th><td><i>        // mask which is not 0xff wins. By anding both masks we have a correct</i></td></tr>
<tr><th id="7757">7757</th><td><i>        // result except that 0x0c shall be corrected to give 0x0c only.</i></td></tr>
<tr><th id="7758">7758</th><td>        <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col3 decl" id="1413Mask" title='Mask' data-type='uint32_t' data-ref="1413Mask">Mask</dfn> = <a class="local col9 ref" href="#1409LHSMask" title='LHSMask' data-ref="1409LHSMask">LHSMask</a> &amp; <a class="local col0 ref" href="#1410RHSMask" title='RHSMask' data-ref="1410RHSMask">RHSMask</a>;</td></tr>
<tr><th id="7759">7759</th><td>        <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="1414I" title='I' data-type='unsigned int' data-ref="1414I">I</dfn> = <var>0</var>; <a class="local col4 ref" href="#1414I" title='I' data-ref="1414I">I</a> &lt; <var>32</var>; <a class="local col4 ref" href="#1414I" title='I' data-ref="1414I">I</a> += <var>8</var>) {</td></tr>
<tr><th id="7760">7760</th><td>          <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col5 decl" id="1415ByteSel" title='ByteSel' data-type='uint32_t' data-ref="1415ByteSel">ByteSel</dfn> = <var>0xff</var> &lt;&lt; <a class="local col4 ref" href="#1414I" title='I' data-ref="1414I">I</a>;</td></tr>
<tr><th id="7761">7761</th><td>          <b>if</b> ((<a class="local col9 ref" href="#1409LHSMask" title='LHSMask' data-ref="1409LHSMask">LHSMask</a> &amp; <a class="local col5 ref" href="#1415ByteSel" title='ByteSel' data-ref="1415ByteSel">ByteSel</a>) == <var>0x0c</var> || (<a class="local col0 ref" href="#1410RHSMask" title='RHSMask' data-ref="1410RHSMask">RHSMask</a> &amp; <a class="local col5 ref" href="#1415ByteSel" title='ByteSel' data-ref="1415ByteSel">ByteSel</a>) == <var>0x0c</var>)</td></tr>
<tr><th id="7762">7762</th><td>            <a class="local col3 ref" href="#1413Mask" title='Mask' data-ref="1413Mask">Mask</a> &amp;= (<var>0x0c</var> &lt;&lt; <a class="local col4 ref" href="#1414I" title='I' data-ref="1414I">I</a>) &amp; <var>0xffffffff</var>;</td></tr>
<tr><th id="7763">7763</th><td>        }</td></tr>
<tr><th id="7764">7764</th><td></td></tr>
<tr><th id="7765">7765</th><td>        <i>// Add 4 to each active LHS lane. It will not affect any existing 0xff</i></td></tr>
<tr><th id="7766">7766</th><td><i>        // or 0x0c.</i></td></tr>
<tr><th id="7767">7767</th><td>        <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col6 decl" id="1416Sel" title='Sel' data-type='uint32_t' data-ref="1416Sel">Sel</dfn> = <a class="local col3 ref" href="#1413Mask" title='Mask' data-ref="1413Mask">Mask</a> | (<a class="local col1 ref" href="#1411LHSUsedLanes" title='LHSUsedLanes' data-ref="1411LHSUsedLanes">LHSUsedLanes</a> &amp; <var>0x04040404</var>);</td></tr>
<tr><th id="7768">7768</th><td>        <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col7 decl" id="1417DL" title='DL' data-type='llvm::SDLoc' data-ref="1417DL">DL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col5 ref" href="#1375N" title='N' data-ref="1375N">N</a>);</td></tr>
<tr><th id="7769">7769</th><td></td></tr>
<tr><th id="7770">7770</th><td>        <b>return</b> <a class="local col7 ref" href="#1377DAG" title='DAG' data-ref="1377DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::PERM" title='llvm::AMDGPUISD::NodeType::PERM' data-ref="llvm::AMDGPUISD::NodeType::PERM">PERM</a>, <a class="local col7 ref" href="#1417DL" title='DL' data-ref="1417DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>,</td></tr>
<tr><th id="7771">7771</th><td>                           <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#1379LHS" title='LHS' data-ref="1379LHS">LHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#1380RHS" title='RHS' data-ref="1380RHS">RHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>),</td></tr>
<tr><th id="7772">7772</th><td>                           <a class="local col7 ref" href="#1377DAG" title='DAG' data-ref="1377DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb" title='llvm::SelectionDAG::getConstant' data-ref="_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb">getConstant</a>(<a class="local col6 ref" href="#1416Sel" title='Sel' data-ref="1416Sel">Sel</a>, <a class="local col7 ref" href="#1417DL" title='DL' data-ref="1417DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>));</td></tr>
<tr><th id="7773">7773</th><td>      }</td></tr>
<tr><th id="7774">7774</th><td>    }</td></tr>
<tr><th id="7775">7775</th><td>  }</td></tr>
<tr><th id="7776">7776</th><td></td></tr>
<tr><th id="7777">7777</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="7778">7778</th><td>}</td></tr>
<tr><th id="7779">7779</th><td></td></tr>
<tr><th id="7780">7780</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm16SITargetLowering16performOrCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::SITargetLowering::performOrCombine' data-ref="_ZNK4llvm16SITargetLowering16performOrCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">performOrCombine</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col8 decl" id="1418N" title='N' data-type='llvm::SDNode *' data-ref="1418N">N</dfn>,</td></tr>
<tr><th id="7781">7781</th><td>                                           <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col9 decl" id="1419DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="1419DCI">DCI</dfn>) <em>const</em> {</td></tr>
<tr><th id="7782">7782</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col0 decl" id="1420DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="1420DAG">DAG</dfn> = <a class="local col9 ref" href="#1419DCI" title='DCI' data-ref="1419DCI">DCI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo::DAG" title='llvm::TargetLowering::DAGCombinerInfo::DAG' data-ref="llvm::TargetLowering::DAGCombinerInfo::DAG">DAG</a>;</td></tr>
<tr><th id="7783">7783</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="1421LHS" title='LHS' data-type='llvm::SDValue' data-ref="1421LHS">LHS</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#1418N" title='N' data-ref="1418N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="7784">7784</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="1422RHS" title='RHS' data-type='llvm::SDValue' data-ref="1422RHS">RHS</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#1418N" title='N' data-ref="1418N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="7785">7785</th><td></td></tr>
<tr><th id="7786">7786</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col3 decl" id="1423VT" title='VT' data-type='llvm::EVT' data-ref="1423VT">VT</dfn> = <a class="local col8 ref" href="#1418N" title='N' data-ref="1418N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>);</td></tr>
<tr><th id="7787">7787</th><td>  <b>if</b> (<a class="local col3 ref" href="#1423VT" title='VT' data-ref="1423VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i1" title='llvm::MVT::SimpleValueType::i1' data-ref="llvm::MVT::SimpleValueType::i1">i1</a>) {</td></tr>
<tr><th id="7788">7788</th><td>    <i>// or (fp_class x, c1), (fp_class x, c2) -&gt; fp_class x, (c1 | c2)</i></td></tr>
<tr><th id="7789">7789</th><td>    <b>if</b> (<a class="local col1 ref" href="#1421LHS" title='LHS' data-ref="1421LHS">LHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::FP_CLASS" title='llvm::AMDGPUISD::NodeType::FP_CLASS' data-ref="llvm::AMDGPUISD::NodeType::FP_CLASS">FP_CLASS</a> &amp;&amp;</td></tr>
<tr><th id="7790">7790</th><td>        <a class="local col2 ref" href="#1422RHS" title='RHS' data-ref="1422RHS">RHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::FP_CLASS" title='llvm::AMDGPUISD::NodeType::FP_CLASS' data-ref="llvm::AMDGPUISD::NodeType::FP_CLASS">FP_CLASS</a>) {</td></tr>
<tr><th id="7791">7791</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="1424Src" title='Src' data-type='llvm::SDValue' data-ref="1424Src">Src</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#1421LHS" title='LHS' data-ref="1421LHS">LHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="7792">7792</th><td>      <b>if</b> (<a class="local col4 ref" href="#1424Src" title='Src' data-ref="1424Src">Src</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueneERKS0_" title='llvm::SDValue::operator!=' data-ref="_ZNK4llvm7SDValueneERKS0_">!=</a> <a class="local col2 ref" href="#1422RHS" title='RHS' data-ref="1422RHS">RHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>))</td></tr>
<tr><th id="7793">7793</th><td>        <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="7794">7794</th><td></td></tr>
<tr><th id="7795">7795</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a> *<dfn class="local col5 decl" id="1425CLHS" title='CLHS' data-type='const llvm::ConstantSDNode *' data-ref="1425CLHS">CLHS</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERKT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERKT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col1 ref" href="#1421LHS" title='LHS' data-ref="1421LHS">LHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="7796">7796</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a> *<dfn class="local col6 decl" id="1426CRHS" title='CRHS' data-type='const llvm::ConstantSDNode *' data-ref="1426CRHS">CRHS</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERKT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERKT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col2 ref" href="#1422RHS" title='RHS' data-ref="1422RHS">RHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="7797">7797</th><td>      <b>if</b> (!<a class="local col5 ref" href="#1425CLHS" title='CLHS' data-ref="1425CLHS">CLHS</a> || !<a class="local col6 ref" href="#1426CRHS" title='CRHS' data-ref="1426CRHS">CRHS</a>)</td></tr>
<tr><th id="7798">7798</th><td>        <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="7799">7799</th><td></td></tr>
<tr><th id="7800">7800</th><td>      <i>// Only 10 bits are used.</i></td></tr>
<tr><th id="7801">7801</th><td>      <em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col7 decl" id="1427MaxMask" title='MaxMask' data-type='const uint32_t' data-ref="1427MaxMask">MaxMask</dfn> = <var>0x3ff</var>;</td></tr>
<tr><th id="7802">7802</th><td></td></tr>
<tr><th id="7803">7803</th><td>      <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col8 decl" id="1428NewMask" title='NewMask' data-type='uint32_t' data-ref="1428NewMask">NewMask</dfn> = (<a class="local col5 ref" href="#1425CLHS" title='CLHS' data-ref="1425CLHS">CLHS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>() | <a class="local col6 ref" href="#1426CRHS" title='CRHS' data-ref="1426CRHS">CRHS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>()) &amp; <a class="local col7 ref" href="#1427MaxMask" title='MaxMask' data-ref="1427MaxMask">MaxMask</a>;</td></tr>
<tr><th id="7804">7804</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col9 decl" id="1429DL" title='DL' data-type='llvm::SDLoc' data-ref="1429DL">DL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col8 ref" href="#1418N" title='N' data-ref="1418N">N</a>);</td></tr>
<tr><th id="7805">7805</th><td>      <b>return</b> <a class="local col0 ref" href="#1420DAG" title='DAG' data-ref="1420DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::FP_CLASS" title='llvm::AMDGPUISD::NodeType::FP_CLASS' data-ref="llvm::AMDGPUISD::NodeType::FP_CLASS">FP_CLASS</a>, <a class="local col9 ref" href="#1429DL" title='DL' data-ref="1429DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i1" title='llvm::MVT::SimpleValueType::i1' data-ref="llvm::MVT::SimpleValueType::i1">i1</a>,</td></tr>
<tr><th id="7806">7806</th><td>                         <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#1424Src" title='Src' data-ref="1424Src">Src</a>, <a class="local col0 ref" href="#1420DAG" title='DAG' data-ref="1420DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb" title='llvm::SelectionDAG::getConstant' data-ref="_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb">getConstant</a>(<a class="local col8 ref" href="#1428NewMask" title='NewMask' data-ref="1428NewMask">NewMask</a>, <a class="local col9 ref" href="#1429DL" title='DL' data-ref="1429DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>));</td></tr>
<tr><th id="7807">7807</th><td>    }</td></tr>
<tr><th id="7808">7808</th><td></td></tr>
<tr><th id="7809">7809</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="7810">7810</th><td>  }</td></tr>
<tr><th id="7811">7811</th><td></td></tr>
<tr><th id="7812">7812</th><td>  <i>// or (perm x, y, c1), c2 -&gt; perm x, y, permute_mask(c1, c2)</i></td></tr>
<tr><th id="7813">7813</th><td>  <b>if</b> (<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col2 ref" href="#1422RHS" title='RHS' data-ref="1422RHS">RHS</a>) &amp;&amp; <a class="local col1 ref" href="#1421LHS" title='LHS' data-ref="1421LHS">LHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9hasOneUseEv" title='llvm::SDValue::hasOneUse' data-ref="_ZNK4llvm7SDValue9hasOneUseEv">hasOneUse</a>() &amp;&amp;</td></tr>
<tr><th id="7814">7814</th><td>      <a class="local col1 ref" href="#1421LHS" title='LHS' data-ref="1421LHS">LHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::PERM" title='llvm::AMDGPUISD::NodeType::PERM' data-ref="llvm::AMDGPUISD::NodeType::PERM">PERM</a> &amp;&amp;</td></tr>
<tr><th id="7815">7815</th><td>      <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col1 ref" href="#1421LHS" title='LHS' data-ref="1421LHS">LHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>2</var>))) {</td></tr>
<tr><th id="7816">7816</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col0 decl" id="1430Sel" title='Sel' data-type='uint32_t' data-ref="1430Sel">Sel</dfn> = <a class="tu ref" href="#_ZL22getConstantPermuteMaskj" title='getConstantPermuteMask' data-use='c' data-ref="_ZL22getConstantPermuteMaskj">getConstantPermuteMask</a>(<a class="local col8 ref" href="#1418N" title='N' data-ref="1418N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode21getConstantOperandValEj" title='llvm::SDNode::getConstantOperandVal' data-ref="_ZNK4llvm6SDNode21getConstantOperandValEj">getConstantOperandVal</a>(<var>1</var>));</td></tr>
<tr><th id="7817">7817</th><td>    <b>if</b> (!<a class="local col0 ref" href="#1430Sel" title='Sel' data-ref="1430Sel">Sel</a>)</td></tr>
<tr><th id="7818">7818</th><td>      <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="7819">7819</th><td></td></tr>
<tr><th id="7820">7820</th><td>    <a class="local col0 ref" href="#1430Sel" title='Sel' data-ref="1430Sel">Sel</a> |= <a class="local col1 ref" href="#1421LHS" title='LHS' data-ref="1421LHS">LHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue21getConstantOperandValEj" title='llvm::SDValue::getConstantOperandVal' data-ref="_ZNK4llvm7SDValue21getConstantOperandValEj">getConstantOperandVal</a>(<var>2</var>);</td></tr>
<tr><th id="7821">7821</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col1 decl" id="1431DL" title='DL' data-type='llvm::SDLoc' data-ref="1431DL">DL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col8 ref" href="#1418N" title='N' data-ref="1418N">N</a>);</td></tr>
<tr><th id="7822">7822</th><td>    <b>return</b> <a class="local col0 ref" href="#1420DAG" title='DAG' data-ref="1420DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::PERM" title='llvm::AMDGPUISD::NodeType::PERM' data-ref="llvm::AMDGPUISD::NodeType::PERM">PERM</a>, <a class="local col1 ref" href="#1431DL" title='DL' data-ref="1431DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#1421LHS" title='LHS' data-ref="1421LHS">LHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>),</td></tr>
<tr><th id="7823">7823</th><td>                       <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#1421LHS" title='LHS' data-ref="1421LHS">LHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>), <a class="local col0 ref" href="#1420DAG" title='DAG' data-ref="1420DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb" title='llvm::SelectionDAG::getConstant' data-ref="_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb">getConstant</a>(<a class="local col0 ref" href="#1430Sel" title='Sel' data-ref="1430Sel">Sel</a>, <a class="local col1 ref" href="#1431DL" title='DL' data-ref="1431DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>));</td></tr>
<tr><th id="7824">7824</th><td>  }</td></tr>
<tr><th id="7825">7825</th><td></td></tr>
<tr><th id="7826">7826</th><td>  <i>// or (op x, c1), (op y, c2) -&gt; perm x, y, permute_mask(c1, c2)</i></td></tr>
<tr><th id="7827">7827</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col2 decl" id="1432TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="1432TII">TII</dfn> = <a class="member" href="#_ZNK4llvm16SITargetLowering12getSubtargetEv" title='llvm::SITargetLowering::getSubtarget' data-ref="_ZNK4llvm16SITargetLowering12getSubtargetEv">getSubtarget</a>()-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="7828">7828</th><td>  <b>if</b> (VT == MVT::i32 &amp;&amp; LHS.hasOneUse() &amp;&amp; RHS.hasOneUse() &amp;&amp;</td></tr>
<tr><th id="7829">7829</th><td>      N-&gt;isDivergent() &amp;&amp; TII-&gt;pseudoToMCOpcode(AMDGPU::<span class='error' title="no member named &apos;V_PERM_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_PERM_B32</span>) != -<var>1</var>) {</td></tr>
<tr><th id="7830">7830</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col3 decl" id="1433LHSMask" title='LHSMask' data-type='uint32_t' data-ref="1433LHSMask">LHSMask</dfn> = <a class="tu ref" href="#_ZL14getPermuteMaskRN4llvm12SelectionDAGENS_7SDValueE" title='getPermuteMask' data-use='c' data-ref="_ZL14getPermuteMaskRN4llvm12SelectionDAGENS_7SDValueE">getPermuteMask</a>(<span class='refarg'><a class="local col0 ref" href="#1420DAG" title='DAG' data-ref="1420DAG">DAG</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#1421LHS" title='LHS' data-ref="1421LHS">LHS</a>);</td></tr>
<tr><th id="7831">7831</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col4 decl" id="1434RHSMask" title='RHSMask' data-type='uint32_t' data-ref="1434RHSMask">RHSMask</dfn> = <a class="tu ref" href="#_ZL14getPermuteMaskRN4llvm12SelectionDAGENS_7SDValueE" title='getPermuteMask' data-use='c' data-ref="_ZL14getPermuteMaskRN4llvm12SelectionDAGENS_7SDValueE">getPermuteMask</a>(<span class='refarg'><a class="local col0 ref" href="#1420DAG" title='DAG' data-ref="1420DAG">DAG</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#1422RHS" title='RHS' data-ref="1422RHS">RHS</a>);</td></tr>
<tr><th id="7832">7832</th><td>    <b>if</b> (<a class="local col3 ref" href="#1433LHSMask" title='LHSMask' data-ref="1433LHSMask">LHSMask</a> != ~<var>0u</var> &amp;&amp; <a class="local col4 ref" href="#1434RHSMask" title='RHSMask' data-ref="1434RHSMask">RHSMask</a> != ~<var>0u</var>) {</td></tr>
<tr><th id="7833">7833</th><td>      <i>// Canonicalize the expression in an attempt to have fewer unique masks</i></td></tr>
<tr><th id="7834">7834</th><td><i>      // and therefore fewer registers used to hold the masks.</i></td></tr>
<tr><th id="7835">7835</th><td>      <b>if</b> (<a class="local col3 ref" href="#1433LHSMask" title='LHSMask' data-ref="1433LHSMask">LHSMask</a> &gt; <a class="local col4 ref" href="#1434RHSMask" title='RHSMask' data-ref="1434RHSMask">RHSMask</a>) {</td></tr>
<tr><th id="7836">7836</th><td>        <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/move.h.html#_ZSt4swapRT_S0_" title='std::swap' data-ref="_ZSt4swapRT_S0_">swap</a>(<span class='refarg'><a class="local col3 ref" href="#1433LHSMask" title='LHSMask' data-ref="1433LHSMask">LHSMask</a></span>, <span class='refarg'><a class="local col4 ref" href="#1434RHSMask" title='RHSMask' data-ref="1434RHSMask">RHSMask</a></span>);</td></tr>
<tr><th id="7837">7837</th><td>        <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/move.h.html#_ZSt4swapRT_S0_" title='std::swap' data-ref="_ZSt4swapRT_S0_">swap</a>(<span class='refarg'><a class="local col1 ref" href="#1421LHS" title='LHS' data-ref="1421LHS">LHS</a></span>, <span class='refarg'><a class="local col2 ref" href="#1422RHS" title='RHS' data-ref="1422RHS">RHS</a></span>);</td></tr>
<tr><th id="7838">7838</th><td>      }</td></tr>
<tr><th id="7839">7839</th><td></td></tr>
<tr><th id="7840">7840</th><td>      <i>// Select 0xc for each lane used from source operand. Zero has 0xc mask</i></td></tr>
<tr><th id="7841">7841</th><td><i>      // set, 0xff have 0xff in the mask, actual lanes are in the 0-3 range.</i></td></tr>
<tr><th id="7842">7842</th><td>      <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col5 decl" id="1435LHSUsedLanes" title='LHSUsedLanes' data-type='uint32_t' data-ref="1435LHSUsedLanes">LHSUsedLanes</dfn> = ~(<a class="local col3 ref" href="#1433LHSMask" title='LHSMask' data-ref="1433LHSMask">LHSMask</a> &amp; <var>0x0c0c0c0c</var>) &amp; <var>0x0c0c0c0c</var>;</td></tr>
<tr><th id="7843">7843</th><td>      <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col6 decl" id="1436RHSUsedLanes" title='RHSUsedLanes' data-type='uint32_t' data-ref="1436RHSUsedLanes">RHSUsedLanes</dfn> = ~(<a class="local col4 ref" href="#1434RHSMask" title='RHSMask' data-ref="1434RHSMask">RHSMask</a> &amp; <var>0x0c0c0c0c</var>) &amp; <var>0x0c0c0c0c</var>;</td></tr>
<tr><th id="7844">7844</th><td></td></tr>
<tr><th id="7845">7845</th><td>      <i>// Check of we need to combine values from two sources within a byte.</i></td></tr>
<tr><th id="7846">7846</th><td>      <b>if</b> (!(<a class="local col5 ref" href="#1435LHSUsedLanes" title='LHSUsedLanes' data-ref="1435LHSUsedLanes">LHSUsedLanes</a> &amp; <a class="local col6 ref" href="#1436RHSUsedLanes" title='RHSUsedLanes' data-ref="1436RHSUsedLanes">RHSUsedLanes</a>) &amp;&amp;</td></tr>
<tr><th id="7847">7847</th><td>          <i>// If we select high and lower word keep it for SDWA.</i></td></tr>
<tr><th id="7848">7848</th><td><i>          // TODO: teach SDWA to work with v_perm_b32 and remove the check.</i></td></tr>
<tr><th id="7849">7849</th><td>          !(<a class="local col5 ref" href="#1435LHSUsedLanes" title='LHSUsedLanes' data-ref="1435LHSUsedLanes">LHSUsedLanes</a> == <var>0x0c0c0000</var> &amp;&amp; <a class="local col6 ref" href="#1436RHSUsedLanes" title='RHSUsedLanes' data-ref="1436RHSUsedLanes">RHSUsedLanes</a> == <var>0x00000c0c</var>)) {</td></tr>
<tr><th id="7850">7850</th><td>        <i>// Kill zero bytes selected by other mask. Zero value is 0xc.</i></td></tr>
<tr><th id="7851">7851</th><td>        <a class="local col3 ref" href="#1433LHSMask" title='LHSMask' data-ref="1433LHSMask">LHSMask</a> &amp;= ~<a class="local col6 ref" href="#1436RHSUsedLanes" title='RHSUsedLanes' data-ref="1436RHSUsedLanes">RHSUsedLanes</a>;</td></tr>
<tr><th id="7852">7852</th><td>        <a class="local col4 ref" href="#1434RHSMask" title='RHSMask' data-ref="1434RHSMask">RHSMask</a> &amp;= ~<a class="local col5 ref" href="#1435LHSUsedLanes" title='LHSUsedLanes' data-ref="1435LHSUsedLanes">LHSUsedLanes</a>;</td></tr>
<tr><th id="7853">7853</th><td>        <i>// Add 4 to each active LHS lane</i></td></tr>
<tr><th id="7854">7854</th><td>        <a class="local col3 ref" href="#1433LHSMask" title='LHSMask' data-ref="1433LHSMask">LHSMask</a> |= <a class="local col5 ref" href="#1435LHSUsedLanes" title='LHSUsedLanes' data-ref="1435LHSUsedLanes">LHSUsedLanes</a> &amp; <var>0x04040404</var>;</td></tr>
<tr><th id="7855">7855</th><td>        <i>// Combine masks</i></td></tr>
<tr><th id="7856">7856</th><td>        <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col7 decl" id="1437Sel" title='Sel' data-type='uint32_t' data-ref="1437Sel">Sel</dfn> = <a class="local col3 ref" href="#1433LHSMask" title='LHSMask' data-ref="1433LHSMask">LHSMask</a> | <a class="local col4 ref" href="#1434RHSMask" title='RHSMask' data-ref="1434RHSMask">RHSMask</a>;</td></tr>
<tr><th id="7857">7857</th><td>        <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col8 decl" id="1438DL" title='DL' data-type='llvm::SDLoc' data-ref="1438DL">DL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col8 ref" href="#1418N" title='N' data-ref="1418N">N</a>);</td></tr>
<tr><th id="7858">7858</th><td></td></tr>
<tr><th id="7859">7859</th><td>        <b>return</b> <a class="local col0 ref" href="#1420DAG" title='DAG' data-ref="1420DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::PERM" title='llvm::AMDGPUISD::NodeType::PERM' data-ref="llvm::AMDGPUISD::NodeType::PERM">PERM</a>, <a class="local col8 ref" href="#1438DL" title='DL' data-ref="1438DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>,</td></tr>
<tr><th id="7860">7860</th><td>                           <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#1421LHS" title='LHS' data-ref="1421LHS">LHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#1422RHS" title='RHS' data-ref="1422RHS">RHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>),</td></tr>
<tr><th id="7861">7861</th><td>                           <a class="local col0 ref" href="#1420DAG" title='DAG' data-ref="1420DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb" title='llvm::SelectionDAG::getConstant' data-ref="_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb">getConstant</a>(<a class="local col7 ref" href="#1437Sel" title='Sel' data-ref="1437Sel">Sel</a>, <a class="local col8 ref" href="#1438DL" title='DL' data-ref="1438DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>));</td></tr>
<tr><th id="7862">7862</th><td>      }</td></tr>
<tr><th id="7863">7863</th><td>    }</td></tr>
<tr><th id="7864">7864</th><td>  }</td></tr>
<tr><th id="7865">7865</th><td></td></tr>
<tr><th id="7866">7866</th><td>  <b>if</b> (<a class="local col3 ref" href="#1423VT" title='VT' data-ref="1423VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>)</td></tr>
<tr><th id="7867">7867</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="7868">7868</th><td></td></tr>
<tr><th id="7869">7869</th><td>  <i>// TODO: This could be a generic combine with a predicate for extracting the</i></td></tr>
<tr><th id="7870">7870</th><td><i>  // high half of an integer being free.</i></td></tr>
<tr><th id="7871">7871</th><td><i></i></td></tr>
<tr><th id="7872">7872</th><td><i>  // (or i64:x, (zero_extend i32:y)) -&gt;</i></td></tr>
<tr><th id="7873">7873</th><td><i>  //   i64 (bitcast (v2i32 build_vector (or i32:y, lo_32(x)), hi_32(x)))</i></td></tr>
<tr><th id="7874">7874</th><td>  <b>if</b> (<a class="local col1 ref" href="#1421LHS" title='LHS' data-ref="1421LHS">LHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ZERO_EXTEND" title='llvm::ISD::NodeType::ZERO_EXTEND' data-ref="llvm::ISD::NodeType::ZERO_EXTEND">ZERO_EXTEND</a> &amp;&amp;</td></tr>
<tr><th id="7875">7875</th><td>      <a class="local col2 ref" href="#1422RHS" title='RHS' data-ref="1422RHS">RHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() != <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ZERO_EXTEND" title='llvm::ISD::NodeType::ZERO_EXTEND' data-ref="llvm::ISD::NodeType::ZERO_EXTEND">ZERO_EXTEND</a>)</td></tr>
<tr><th id="7876">7876</th><td>    <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/move.h.html#_ZSt4swapRT_S0_" title='std::swap' data-ref="_ZSt4swapRT_S0_">swap</a>(<span class='refarg'><a class="local col1 ref" href="#1421LHS" title='LHS' data-ref="1421LHS">LHS</a></span>, <span class='refarg'><a class="local col2 ref" href="#1422RHS" title='RHS' data-ref="1422RHS">RHS</a></span>);</td></tr>
<tr><th id="7877">7877</th><td></td></tr>
<tr><th id="7878">7878</th><td>  <b>if</b> (<a class="local col2 ref" href="#1422RHS" title='RHS' data-ref="1422RHS">RHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ZERO_EXTEND" title='llvm::ISD::NodeType::ZERO_EXTEND' data-ref="llvm::ISD::NodeType::ZERO_EXTEND">ZERO_EXTEND</a>) {</td></tr>
<tr><th id="7879">7879</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="1439ExtSrc" title='ExtSrc' data-type='llvm::SDValue' data-ref="1439ExtSrc">ExtSrc</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#1422RHS" title='RHS' data-ref="1422RHS">RHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="7880">7880</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col0 decl" id="1440SrcVT" title='SrcVT' data-type='llvm::EVT' data-ref="1440SrcVT">SrcVT</dfn> = <a class="local col9 ref" href="#1439ExtSrc" title='ExtSrc' data-ref="1439ExtSrc">ExtSrc</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>();</td></tr>
<tr><th id="7881">7881</th><td>    <b>if</b> (<a class="local col0 ref" href="#1440SrcVT" title='SrcVT' data-ref="1440SrcVT">SrcVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>) {</td></tr>
<tr><th id="7882">7882</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col1 decl" id="1441SL" title='SL' data-type='llvm::SDLoc' data-ref="1441SL">SL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col8 ref" href="#1418N" title='N' data-ref="1418N">N</a>);</td></tr>
<tr><th id="7883">7883</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev"></a><dfn class="local col2 decl" id="1442LowLHS" title='LowLHS' data-type='llvm::SDValue' data-ref="1442LowLHS">LowLHS</dfn>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev"></a><dfn class="local col3 decl" id="1443HiBits" title='HiBits' data-type='llvm::SDValue' data-ref="1443HiBits">HiBits</dfn>;</td></tr>
<tr><th id="7884">7884</th><td>      <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/tuple.html#_ZSt3tieDpRT_" title='std::tie' data-ref="_ZSt3tieDpRT_">tie</a>(<span class='refarg'><a class="local col2 ref" href="#1442LowLHS" title='LowLHS' data-ref="1442LowLHS">LowLHS</a></span>, <span class='refarg'><a class="local col3 ref" href="#1443HiBits" title='HiBits' data-ref="1443HiBits">HiBits</a></span>) <a class="ref" href="../../../../../include/c++/7/tuple.html#_ZNSt5tupleIJT_T0_EEaSEOSt4pairIT_T0_E" title='std::tuple&lt;type-parameter-0-0, type-parameter-0-1&gt;::operator=' data-ref="_ZNSt5tupleIJT_T0_EEaSEOSt4pairIT_T0_E">=</a> <a class="member" href="AMDGPUISelLowering.h.html#_ZNK4llvm20AMDGPUTargetLowering15split64BitValueENS_7SDValueERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::split64BitValue' data-ref="_ZNK4llvm20AMDGPUTargetLowering15split64BitValueENS_7SDValueERNS_12SelectionDAGE">split64BitValue</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#1421LHS" title='LHS' data-ref="1421LHS">LHS</a>, <span class='refarg'><a class="local col0 ref" href="#1420DAG" title='DAG' data-ref="1420DAG">DAG</a></span>);</td></tr>
<tr><th id="7885">7885</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="1444LowOr" title='LowOr' data-type='llvm::SDValue' data-ref="1444LowOr">LowOr</dfn> = <a class="local col0 ref" href="#1420DAG" title='DAG' data-ref="1420DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::OR" title='llvm::ISD::NodeType::OR' data-ref="llvm::ISD::NodeType::OR">OR</a>, <a class="local col1 ref" href="#1441SL" title='SL' data-ref="1441SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#1442LowLHS" title='LowLHS' data-ref="1442LowLHS">LowLHS</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#1439ExtSrc" title='ExtSrc' data-ref="1439ExtSrc">ExtSrc</a>);</td></tr>
<tr><th id="7886">7886</th><td></td></tr>
<tr><th id="7887">7887</th><td>      <a class="local col9 ref" href="#1419DCI" title='DCI' data-ref="1419DCI">DCI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm14TargetLowering15DAGCombinerInfo13AddToWorklistEPNS_6SDNodeE" title='llvm::TargetLowering::DAGCombinerInfo::AddToWorklist' data-ref="_ZN4llvm14TargetLowering15DAGCombinerInfo13AddToWorklistEPNS_6SDNodeE">AddToWorklist</a>(<a class="local col4 ref" href="#1444LowOr" title='LowOr' data-ref="1444LowOr">LowOr</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>());</td></tr>
<tr><th id="7888">7888</th><td>      <a class="local col9 ref" href="#1419DCI" title='DCI' data-ref="1419DCI">DCI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm14TargetLowering15DAGCombinerInfo13AddToWorklistEPNS_6SDNodeE" title='llvm::TargetLowering::DAGCombinerInfo::AddToWorklist' data-ref="_ZN4llvm14TargetLowering15DAGCombinerInfo13AddToWorklistEPNS_6SDNodeE">AddToWorklist</a>(<a class="local col3 ref" href="#1443HiBits" title='HiBits' data-ref="1443HiBits">HiBits</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>());</td></tr>
<tr><th id="7889">7889</th><td></td></tr>
<tr><th id="7890">7890</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="1445Vec" title='Vec' data-type='llvm::SDValue' data-ref="1445Vec">Vec</dfn> = <a class="local col0 ref" href="#1420DAG" title='DAG' data-ref="1420DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BUILD_VECTOR" title='llvm::ISD::NodeType::BUILD_VECTOR' data-ref="llvm::ISD::NodeType::BUILD_VECTOR">BUILD_VECTOR</a>, <a class="local col1 ref" href="#1441SL" title='SL' data-ref="1441SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i32" title='llvm::MVT::SimpleValueType::v2i32' data-ref="llvm::MVT::SimpleValueType::v2i32">v2i32</a>,</td></tr>
<tr><th id="7891">7891</th><td>                                <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#1444LowOr" title='LowOr' data-ref="1444LowOr">LowOr</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#1443HiBits" title='HiBits' data-ref="1443HiBits">HiBits</a>);</td></tr>
<tr><th id="7892">7892</th><td>      <b>return</b> <a class="local col0 ref" href="#1420DAG" title='DAG' data-ref="1420DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BITCAST" title='llvm::ISD::NodeType::BITCAST' data-ref="llvm::ISD::NodeType::BITCAST">BITCAST</a>, <a class="local col1 ref" href="#1441SL" title='SL' data-ref="1441SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#1445Vec" title='Vec' data-ref="1445Vec">Vec</a>);</td></tr>
<tr><th id="7893">7893</th><td>    }</td></tr>
<tr><th id="7894">7894</th><td>  }</td></tr>
<tr><th id="7895">7895</th><td></td></tr>
<tr><th id="7896">7896</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a> *<dfn class="local col6 decl" id="1446CRHS" title='CRHS' data-type='const llvm::ConstantSDNode *' data-ref="1446CRHS">CRHS</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERKT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERKT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col8 ref" href="#1418N" title='N' data-ref="1418N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="7897">7897</th><td>  <b>if</b> (<a class="local col6 ref" href="#1446CRHS" title='CRHS' data-ref="1446CRHS">CRHS</a>) {</td></tr>
<tr><th id="7898">7898</th><td>    <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValuecvbEv" title='llvm::SDValue::operator bool' data-ref="_ZNK4llvm7SDValuecvbEv"></a><dfn class="local col7 decl" id="1447Split" title='Split' data-type='llvm::SDValue' data-ref="1447Split"><a class="local col7 ref" href="#1447Split" title='Split' data-ref="1447Split">Split</a></dfn></td></tr>
<tr><th id="7899">7899</th><td>          = <a class="member" href="#_ZNK4llvm16SITargetLowering24splitBinaryBitConstantOpERNS_14TargetLowering15DAGCombinerInfoERKNS_5SDLocEjNS_7SDValueEPKNS_14ConstantSDNodeE" title='llvm::SITargetLowering::splitBinaryBitConstantOp' data-ref="_ZNK4llvm16SITargetLowering24splitBinaryBitConstantOpERNS_14TargetLowering15DAGCombinerInfoERKNS_5SDLocEjNS_7SDValueEPKNS_14ConstantSDNodeE">splitBinaryBitConstantOp</a>(<span class='refarg'><a class="local col9 ref" href="#1419DCI" title='DCI' data-ref="1419DCI">DCI</a></span>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col8 ref" href="#1418N" title='N' data-ref="1418N">N</a>), <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::OR" title='llvm::ISD::NodeType::OR' data-ref="llvm::ISD::NodeType::OR">OR</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#1421LHS" title='LHS' data-ref="1421LHS">LHS</a>, <a class="local col6 ref" href="#1446CRHS" title='CRHS' data-ref="1446CRHS">CRHS</a>))</td></tr>
<tr><th id="7900">7900</th><td>      <b>return</b> <a class="local col7 ref" href="#1447Split" title='Split' data-ref="1447Split">Split</a>;</td></tr>
<tr><th id="7901">7901</th><td>  }</td></tr>
<tr><th id="7902">7902</th><td></td></tr>
<tr><th id="7903">7903</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="7904">7904</th><td>}</td></tr>
<tr><th id="7905">7905</th><td></td></tr>
<tr><th id="7906">7906</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm16SITargetLowering17performXorCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::SITargetLowering::performXorCombine' data-ref="_ZNK4llvm16SITargetLowering17performXorCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">performXorCombine</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col8 decl" id="1448N" title='N' data-type='llvm::SDNode *' data-ref="1448N">N</dfn>,</td></tr>
<tr><th id="7907">7907</th><td>                                            <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col9 decl" id="1449DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="1449DCI">DCI</dfn>) <em>const</em> {</td></tr>
<tr><th id="7908">7908</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col0 decl" id="1450VT" title='VT' data-type='llvm::EVT' data-ref="1450VT">VT</dfn> = <a class="local col8 ref" href="#1448N" title='N' data-ref="1448N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>);</td></tr>
<tr><th id="7909">7909</th><td>  <b>if</b> (<a class="local col0 ref" href="#1450VT" title='VT' data-ref="1450VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>)</td></tr>
<tr><th id="7910">7910</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="7911">7911</th><td></td></tr>
<tr><th id="7912">7912</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="1451LHS" title='LHS' data-type='llvm::SDValue' data-ref="1451LHS">LHS</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#1448N" title='N' data-ref="1448N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="7913">7913</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="1452RHS" title='RHS' data-type='llvm::SDValue' data-ref="1452RHS">RHS</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#1448N" title='N' data-ref="1448N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="7914">7914</th><td></td></tr>
<tr><th id="7915">7915</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a> *<dfn class="local col3 decl" id="1453CRHS" title='CRHS' data-type='const llvm::ConstantSDNode *' data-ref="1453CRHS">CRHS</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<span class='refarg'><a class="local col2 ref" href="#1452RHS" title='RHS' data-ref="1452RHS">RHS</a></span>);</td></tr>
<tr><th id="7916">7916</th><td>  <b>if</b> (<a class="local col3 ref" href="#1453CRHS" title='CRHS' data-ref="1453CRHS">CRHS</a>) {</td></tr>
<tr><th id="7917">7917</th><td>    <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValuecvbEv" title='llvm::SDValue::operator bool' data-ref="_ZNK4llvm7SDValuecvbEv"></a><dfn class="local col4 decl" id="1454Split" title='Split' data-type='llvm::SDValue' data-ref="1454Split"><a class="local col4 ref" href="#1454Split" title='Split' data-ref="1454Split">Split</a></dfn></td></tr>
<tr><th id="7918">7918</th><td>          = <a class="member" href="#_ZNK4llvm16SITargetLowering24splitBinaryBitConstantOpERNS_14TargetLowering15DAGCombinerInfoERKNS_5SDLocEjNS_7SDValueEPKNS_14ConstantSDNodeE" title='llvm::SITargetLowering::splitBinaryBitConstantOp' data-ref="_ZNK4llvm16SITargetLowering24splitBinaryBitConstantOpERNS_14TargetLowering15DAGCombinerInfoERKNS_5SDLocEjNS_7SDValueEPKNS_14ConstantSDNodeE">splitBinaryBitConstantOp</a>(<span class='refarg'><a class="local col9 ref" href="#1449DCI" title='DCI' data-ref="1449DCI">DCI</a></span>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col8 ref" href="#1448N" title='N' data-ref="1448N">N</a>), <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::XOR" title='llvm::ISD::NodeType::XOR' data-ref="llvm::ISD::NodeType::XOR">XOR</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#1451LHS" title='LHS' data-ref="1451LHS">LHS</a>, <a class="local col3 ref" href="#1453CRHS" title='CRHS' data-ref="1453CRHS">CRHS</a>))</td></tr>
<tr><th id="7919">7919</th><td>      <b>return</b> <a class="local col4 ref" href="#1454Split" title='Split' data-ref="1454Split">Split</a>;</td></tr>
<tr><th id="7920">7920</th><td>  }</td></tr>
<tr><th id="7921">7921</th><td></td></tr>
<tr><th id="7922">7922</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="7923">7923</th><td>}</td></tr>
<tr><th id="7924">7924</th><td></td></tr>
<tr><th id="7925">7925</th><td><i  data-doc="_ZL20fp16SrcZerosHighBitsj">// Instructions that will be lowered with a final instruction that zeros the</i></td></tr>
<tr><th id="7926">7926</th><td><i  data-doc="_ZL20fp16SrcZerosHighBitsj">// high result bits.</i></td></tr>
<tr><th id="7927">7927</th><td><i  data-doc="_ZL20fp16SrcZerosHighBitsj">// XXX - probably only need to list legal operations.</i></td></tr>
<tr><th id="7928">7928</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL20fp16SrcZerosHighBitsj" title='fp16SrcZerosHighBits' data-type='bool fp16SrcZerosHighBits(unsigned int Opc)' data-ref="_ZL20fp16SrcZerosHighBitsj">fp16SrcZerosHighBits</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="1455Opc" title='Opc' data-type='unsigned int' data-ref="1455Opc">Opc</dfn>) {</td></tr>
<tr><th id="7929">7929</th><td>  <b>switch</b> (<a class="local col5 ref" href="#1455Opc" title='Opc' data-ref="1455Opc">Opc</a>) {</td></tr>
<tr><th id="7930">7930</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FADD" title='llvm::ISD::NodeType::FADD' data-ref="llvm::ISD::NodeType::FADD">FADD</a>:</td></tr>
<tr><th id="7931">7931</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FSUB" title='llvm::ISD::NodeType::FSUB' data-ref="llvm::ISD::NodeType::FSUB">FSUB</a>:</td></tr>
<tr><th id="7932">7932</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMUL" title='llvm::ISD::NodeType::FMUL' data-ref="llvm::ISD::NodeType::FMUL">FMUL</a>:</td></tr>
<tr><th id="7933">7933</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FDIV" title='llvm::ISD::NodeType::FDIV' data-ref="llvm::ISD::NodeType::FDIV">FDIV</a>:</td></tr>
<tr><th id="7934">7934</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FREM" title='llvm::ISD::NodeType::FREM' data-ref="llvm::ISD::NodeType::FREM">FREM</a>:</td></tr>
<tr><th id="7935">7935</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMA" title='llvm::ISD::NodeType::FMA' data-ref="llvm::ISD::NodeType::FMA">FMA</a>:</td></tr>
<tr><th id="7936">7936</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMAD" title='llvm::ISD::NodeType::FMAD' data-ref="llvm::ISD::NodeType::FMAD">FMAD</a>:</td></tr>
<tr><th id="7937">7937</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FCANONICALIZE" title='llvm::ISD::NodeType::FCANONICALIZE' data-ref="llvm::ISD::NodeType::FCANONICALIZE">FCANONICALIZE</a>:</td></tr>
<tr><th id="7938">7938</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FP_ROUND" title='llvm::ISD::NodeType::FP_ROUND' data-ref="llvm::ISD::NodeType::FP_ROUND">FP_ROUND</a>:</td></tr>
<tr><th id="7939">7939</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::UINT_TO_FP" title='llvm::ISD::NodeType::UINT_TO_FP' data-ref="llvm::ISD::NodeType::UINT_TO_FP">UINT_TO_FP</a>:</td></tr>
<tr><th id="7940">7940</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SINT_TO_FP" title='llvm::ISD::NodeType::SINT_TO_FP' data-ref="llvm::ISD::NodeType::SINT_TO_FP">SINT_TO_FP</a>:</td></tr>
<tr><th id="7941">7941</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FABS" title='llvm::ISD::NodeType::FABS' data-ref="llvm::ISD::NodeType::FABS">FABS</a>:</td></tr>
<tr><th id="7942">7942</th><td>    <i>// Fabs is lowered to a bit operation, but it's an and which will clear the</i></td></tr>
<tr><th id="7943">7943</th><td><i>    // high bits anyway.</i></td></tr>
<tr><th id="7944">7944</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FSQRT" title='llvm::ISD::NodeType::FSQRT' data-ref="llvm::ISD::NodeType::FSQRT">FSQRT</a>:</td></tr>
<tr><th id="7945">7945</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FSIN" title='llvm::ISD::NodeType::FSIN' data-ref="llvm::ISD::NodeType::FSIN">FSIN</a>:</td></tr>
<tr><th id="7946">7946</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FCOS" title='llvm::ISD::NodeType::FCOS' data-ref="llvm::ISD::NodeType::FCOS">FCOS</a>:</td></tr>
<tr><th id="7947">7947</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FPOWI" title='llvm::ISD::NodeType::FPOWI' data-ref="llvm::ISD::NodeType::FPOWI">FPOWI</a>:</td></tr>
<tr><th id="7948">7948</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FPOW" title='llvm::ISD::NodeType::FPOW' data-ref="llvm::ISD::NodeType::FPOW">FPOW</a>:</td></tr>
<tr><th id="7949">7949</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FLOG" title='llvm::ISD::NodeType::FLOG' data-ref="llvm::ISD::NodeType::FLOG">FLOG</a>:</td></tr>
<tr><th id="7950">7950</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FLOG2" title='llvm::ISD::NodeType::FLOG2' data-ref="llvm::ISD::NodeType::FLOG2">FLOG2</a>:</td></tr>
<tr><th id="7951">7951</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FLOG10" title='llvm::ISD::NodeType::FLOG10' data-ref="llvm::ISD::NodeType::FLOG10">FLOG10</a>:</td></tr>
<tr><th id="7952">7952</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FEXP" title='llvm::ISD::NodeType::FEXP' data-ref="llvm::ISD::NodeType::FEXP">FEXP</a>:</td></tr>
<tr><th id="7953">7953</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FEXP2" title='llvm::ISD::NodeType::FEXP2' data-ref="llvm::ISD::NodeType::FEXP2">FEXP2</a>:</td></tr>
<tr><th id="7954">7954</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FCEIL" title='llvm::ISD::NodeType::FCEIL' data-ref="llvm::ISD::NodeType::FCEIL">FCEIL</a>:</td></tr>
<tr><th id="7955">7955</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FTRUNC" title='llvm::ISD::NodeType::FTRUNC' data-ref="llvm::ISD::NodeType::FTRUNC">FTRUNC</a>:</td></tr>
<tr><th id="7956">7956</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FRINT" title='llvm::ISD::NodeType::FRINT' data-ref="llvm::ISD::NodeType::FRINT">FRINT</a>:</td></tr>
<tr><th id="7957">7957</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FNEARBYINT" title='llvm::ISD::NodeType::FNEARBYINT' data-ref="llvm::ISD::NodeType::FNEARBYINT">FNEARBYINT</a>:</td></tr>
<tr><th id="7958">7958</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FROUND" title='llvm::ISD::NodeType::FROUND' data-ref="llvm::ISD::NodeType::FROUND">FROUND</a>:</td></tr>
<tr><th id="7959">7959</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FFLOOR" title='llvm::ISD::NodeType::FFLOOR' data-ref="llvm::ISD::NodeType::FFLOOR">FFLOOR</a>:</td></tr>
<tr><th id="7960">7960</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMINNUM" title='llvm::ISD::NodeType::FMINNUM' data-ref="llvm::ISD::NodeType::FMINNUM">FMINNUM</a>:</td></tr>
<tr><th id="7961">7961</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMAXNUM" title='llvm::ISD::NodeType::FMAXNUM' data-ref="llvm::ISD::NodeType::FMAXNUM">FMAXNUM</a>:</td></tr>
<tr><th id="7962">7962</th><td>  <b>case</b> <span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::FRACT" title='llvm::AMDGPUISD::NodeType::FRACT' data-ref="llvm::AMDGPUISD::NodeType::FRACT">FRACT</a>:</td></tr>
<tr><th id="7963">7963</th><td>  <b>case</b> <span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::CLAMP" title='llvm::AMDGPUISD::NodeType::CLAMP' data-ref="llvm::AMDGPUISD::NodeType::CLAMP">CLAMP</a>:</td></tr>
<tr><th id="7964">7964</th><td>  <b>case</b> <span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::COS_HW" title='llvm::AMDGPUISD::NodeType::COS_HW' data-ref="llvm::AMDGPUISD::NodeType::COS_HW">COS_HW</a>:</td></tr>
<tr><th id="7965">7965</th><td>  <b>case</b> <span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::SIN_HW" title='llvm::AMDGPUISD::NodeType::SIN_HW' data-ref="llvm::AMDGPUISD::NodeType::SIN_HW">SIN_HW</a>:</td></tr>
<tr><th id="7966">7966</th><td>  <b>case</b> <span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::FMIN3" title='llvm::AMDGPUISD::NodeType::FMIN3' data-ref="llvm::AMDGPUISD::NodeType::FMIN3">FMIN3</a>:</td></tr>
<tr><th id="7967">7967</th><td>  <b>case</b> <span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::FMAX3" title='llvm::AMDGPUISD::NodeType::FMAX3' data-ref="llvm::AMDGPUISD::NodeType::FMAX3">FMAX3</a>:</td></tr>
<tr><th id="7968">7968</th><td>  <b>case</b> <span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::FMED3" title='llvm::AMDGPUISD::NodeType::FMED3' data-ref="llvm::AMDGPUISD::NodeType::FMED3">FMED3</a>:</td></tr>
<tr><th id="7969">7969</th><td>  <b>case</b> <span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::FMAD_FTZ" title='llvm::AMDGPUISD::NodeType::FMAD_FTZ' data-ref="llvm::AMDGPUISD::NodeType::FMAD_FTZ">FMAD_FTZ</a>:</td></tr>
<tr><th id="7970">7970</th><td>  <b>case</b> <span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::RCP" title='llvm::AMDGPUISD::NodeType::RCP' data-ref="llvm::AMDGPUISD::NodeType::RCP">RCP</a>:</td></tr>
<tr><th id="7971">7971</th><td>  <b>case</b> <span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::RSQ" title='llvm::AMDGPUISD::NodeType::RSQ' data-ref="llvm::AMDGPUISD::NodeType::RSQ">RSQ</a>:</td></tr>
<tr><th id="7972">7972</th><td>  <b>case</b> <span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::RCP_IFLAG" title='llvm::AMDGPUISD::NodeType::RCP_IFLAG' data-ref="llvm::AMDGPUISD::NodeType::RCP_IFLAG">RCP_IFLAG</a>:</td></tr>
<tr><th id="7973">7973</th><td>  <b>case</b> <span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::LDEXP" title='llvm::AMDGPUISD::NodeType::LDEXP' data-ref="llvm::AMDGPUISD::NodeType::LDEXP">LDEXP</a>:</td></tr>
<tr><th id="7974">7974</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7975">7975</th><td>  <b>default</b>:</td></tr>
<tr><th id="7976">7976</th><td>    <i>// fcopysign, select and others may be lowered to 32-bit bit operations</i></td></tr>
<tr><th id="7977">7977</th><td><i>    // which don't zero the high bits.</i></td></tr>
<tr><th id="7978">7978</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="7979">7979</th><td>  }</td></tr>
<tr><th id="7980">7980</th><td>}</td></tr>
<tr><th id="7981">7981</th><td></td></tr>
<tr><th id="7982">7982</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm16SITargetLowering24performZeroExtendCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::SITargetLowering::performZeroExtendCombine' data-ref="_ZNK4llvm16SITargetLowering24performZeroExtendCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">performZeroExtendCombine</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col6 decl" id="1456N" title='N' data-type='llvm::SDNode *' data-ref="1456N">N</dfn>,</td></tr>
<tr><th id="7983">7983</th><td>                                                   <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col7 decl" id="1457DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="1457DCI">DCI</dfn>) <em>const</em> {</td></tr>
<tr><th id="7984">7984</th><td>  <b>if</b> (!<span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">Subtarget</span>-&gt;has16BitInsts() ||</td></tr>
<tr><th id="7985">7985</th><td>      DCI.getDAGCombineLevel() &lt; AfterLegalizeDAG)</td></tr>
<tr><th id="7986">7986</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="7987">7987</th><td></td></tr>
<tr><th id="7988">7988</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col8 decl" id="1458VT" title='VT' data-type='llvm::EVT' data-ref="1458VT">VT</dfn> = <a class="local col6 ref" href="#1456N" title='N' data-ref="1456N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>);</td></tr>
<tr><th id="7989">7989</th><td>  <b>if</b> (<a class="local col8 ref" href="#1458VT" title='VT' data-ref="1458VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>)</td></tr>
<tr><th id="7990">7990</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="7991">7991</th><td></td></tr>
<tr><th id="7992">7992</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="1459Src" title='Src' data-type='llvm::SDValue' data-ref="1459Src">Src</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#1456N" title='N' data-ref="1456N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="7993">7993</th><td>  <b>if</b> (<a class="local col9 ref" href="#1459Src" title='Src' data-ref="1459Src">Src</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>() <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>)</td></tr>
<tr><th id="7994">7994</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="7995">7995</th><td></td></tr>
<tr><th id="7996">7996</th><td>  <i>// (i32 zext (i16 (bitcast f16:$src))) -&gt; fp16_zext $src</i></td></tr>
<tr><th id="7997">7997</th><td><i>  // FIXME: It is not universally true that the high bits are zeroed on gfx9.</i></td></tr>
<tr><th id="7998">7998</th><td>  <b>if</b> (<a class="local col9 ref" href="#1459Src" title='Src' data-ref="1459Src">Src</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BITCAST" title='llvm::ISD::NodeType::BITCAST' data-ref="llvm::ISD::NodeType::BITCAST">BITCAST</a>) {</td></tr>
<tr><th id="7999">7999</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="1460BCSrc" title='BCSrc' data-type='llvm::SDValue' data-ref="1460BCSrc">BCSrc</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#1459Src" title='Src' data-ref="1459Src">Src</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="8000">8000</th><td>    <b>if</b> (<a class="local col0 ref" href="#1460BCSrc" title='BCSrc' data-ref="1460BCSrc">BCSrc</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>() <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f16" title='llvm::MVT::SimpleValueType::f16' data-ref="llvm::MVT::SimpleValueType::f16">f16</a> &amp;&amp;</td></tr>
<tr><th id="8001">8001</th><td>        <a class="tu ref" href="#_ZL20fp16SrcZerosHighBitsj" title='fp16SrcZerosHighBits' data-use='c' data-ref="_ZL20fp16SrcZerosHighBitsj">fp16SrcZerosHighBits</a>(<a class="local col0 ref" href="#1460BCSrc" title='BCSrc' data-ref="1460BCSrc">BCSrc</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>()))</td></tr>
<tr><th id="8002">8002</th><td>      <b>return</b> <a class="local col7 ref" href="#1457DCI" title='DCI' data-ref="1457DCI">DCI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo::DAG" title='llvm::TargetLowering::DAGCombinerInfo::DAG' data-ref="llvm::TargetLowering::DAGCombinerInfo::DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::FP16_ZEXT" title='llvm::AMDGPUISD::NodeType::FP16_ZEXT' data-ref="llvm::AMDGPUISD::NodeType::FP16_ZEXT">FP16_ZEXT</a>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col6 ref" href="#1456N" title='N' data-ref="1456N">N</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col8 ref" href="#1458VT" title='VT' data-ref="1458VT">VT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#1460BCSrc" title='BCSrc' data-ref="1460BCSrc">BCSrc</a>);</td></tr>
<tr><th id="8003">8003</th><td>  }</td></tr>
<tr><th id="8004">8004</th><td></td></tr>
<tr><th id="8005">8005</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="8006">8006</th><td>}</td></tr>
<tr><th id="8007">8007</th><td></td></tr>
<tr><th id="8008">8008</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm16SITargetLowering29performSignExtendInRegCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::SITargetLowering::performSignExtendInRegCombine' data-ref="_ZNK4llvm16SITargetLowering29performSignExtendInRegCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">performSignExtendInRegCombine</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col1 decl" id="1461N" title='N' data-type='llvm::SDNode *' data-ref="1461N">N</dfn>,</td></tr>
<tr><th id="8009">8009</th><td>                                                        <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col2 decl" id="1462DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="1462DCI">DCI</dfn>)</td></tr>
<tr><th id="8010">8010</th><td>                                                        <em>const</em> {</td></tr>
<tr><th id="8011">8011</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="1463Src" title='Src' data-type='llvm::SDValue' data-ref="1463Src">Src</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#1461N" title='N' data-ref="1461N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="8012">8012</th><td>  <em>auto</em> *<dfn class="local col4 decl" id="1464VTSign" title='VTSign' data-type='llvm::VTSDNode *' data-ref="1464VTSign">VTSign</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERKT0_" title='llvm::cast' data-ref="_ZN4llvm4castERKT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::VTSDNode" title='llvm::VTSDNode' data-ref="llvm::VTSDNode">VTSDNode</a>&gt;(<a class="local col1 ref" href="#1461N" title='N' data-ref="1461N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="8013">8013</th><td></td></tr>
<tr><th id="8014">8014</th><td>  <b>if</b> (((<a class="local col3 ref" href="#1463Src" title='Src' data-ref="1463Src">Src</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::BUFFER_LOAD_UBYTE" title='llvm::AMDGPUISD::NodeType::BUFFER_LOAD_UBYTE' data-ref="llvm::AMDGPUISD::NodeType::BUFFER_LOAD_UBYTE">BUFFER_LOAD_UBYTE</a> &amp;&amp;</td></tr>
<tr><th id="8015">8015</th><td>      <a class="local col4 ref" href="#1464VTSign" title='VTSign' data-ref="1464VTSign">VTSign</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm8VTSDNode5getVTEv" title='llvm::VTSDNode::getVT' data-ref="_ZNK4llvm8VTSDNode5getVTEv">getVT</a>() <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a>) ||</td></tr>
<tr><th id="8016">8016</th><td>      (<a class="local col3 ref" href="#1463Src" title='Src' data-ref="1463Src">Src</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::BUFFER_LOAD_USHORT" title='llvm::AMDGPUISD::NodeType::BUFFER_LOAD_USHORT' data-ref="llvm::AMDGPUISD::NodeType::BUFFER_LOAD_USHORT">BUFFER_LOAD_USHORT</a> &amp;&amp;</td></tr>
<tr><th id="8017">8017</th><td>      <a class="local col4 ref" href="#1464VTSign" title='VTSign' data-ref="1464VTSign">VTSign</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm8VTSDNode5getVTEv" title='llvm::VTSDNode::getVT' data-ref="_ZNK4llvm8VTSDNode5getVTEv">getVT</a>() <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>)) &amp;&amp;</td></tr>
<tr><th id="8018">8018</th><td>      <a class="local col3 ref" href="#1463Src" title='Src' data-ref="1463Src">Src</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9hasOneUseEv" title='llvm::SDValue::hasOneUse' data-ref="_ZNK4llvm7SDValue9hasOneUseEv">hasOneUse</a>()) {</td></tr>
<tr><th id="8019">8019</th><td>    <em>auto</em> *<dfn class="local col5 decl" id="1465M" title='M' data-type='llvm::MemSDNode *' data-ref="1465M">M</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERT0_" title='llvm::cast' data-ref="_ZN4llvm4castERT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MemSDNode" title='llvm::MemSDNode' data-ref="llvm::MemSDNode">MemSDNode</a>&gt;(<span class='refarg'><a class="local col3 ref" href="#1463Src" title='Src' data-ref="1463Src">Src</a></span>);</td></tr>
<tr><th id="8020">8020</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="1466Ops" title='Ops' data-type='llvm::SDValue [8]' data-ref="1466Ops">Ops</dfn>[] = {</td></tr>
<tr><th id="8021">8021</th><td>      <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#1463Src" title='Src' data-ref="1463Src">Src</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>), <i>// Chain</i></td></tr>
<tr><th id="8022">8022</th><td>      <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#1463Src" title='Src' data-ref="1463Src">Src</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>), <i>// rsrc</i></td></tr>
<tr><th id="8023">8023</th><td>      <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#1463Src" title='Src' data-ref="1463Src">Src</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>2</var>), <i>// vindex</i></td></tr>
<tr><th id="8024">8024</th><td>      <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#1463Src" title='Src' data-ref="1463Src">Src</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>3</var>), <i>// voffset</i></td></tr>
<tr><th id="8025">8025</th><td>      <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#1463Src" title='Src' data-ref="1463Src">Src</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>4</var>), <i>// soffset</i></td></tr>
<tr><th id="8026">8026</th><td>      <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#1463Src" title='Src' data-ref="1463Src">Src</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>5</var>), <i>// offset</i></td></tr>
<tr><th id="8027">8027</th><td>      <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#1463Src" title='Src' data-ref="1463Src">Src</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>6</var>),</td></tr>
<tr><th id="8028">8028</th><td>      <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#1463Src" title='Src' data-ref="1463Src">Src</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>7</var>)</td></tr>
<tr><th id="8029">8029</th><td>    };</td></tr>
<tr><th id="8030">8030</th><td>    <i>// replace with BUFFER_LOAD_BYTE/SHORT</i></td></tr>
<tr><th id="8031">8031</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDVTList" title='llvm::SDVTList' data-ref="llvm::SDVTList">SDVTList</a> <dfn class="local col7 decl" id="1467ResList" title='ResList' data-type='llvm::SDVTList' data-ref="1467ResList">ResList</dfn> = <a class="local col2 ref" href="#1462DCI" title='DCI' data-ref="1462DCI">DCI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo::DAG" title='llvm::TargetLowering::DAGCombinerInfo::DAG' data-ref="llvm::TargetLowering::DAGCombinerInfo::DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG9getVTListENS_3EVTES1_" title='llvm::SelectionDAG::getVTList' data-ref="_ZN4llvm12SelectionDAG9getVTListENS_3EVTES1_">getVTList</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>,</td></tr>
<tr><th id="8032">8032</th><td>                                         <a class="local col3 ref" href="#1463Src" title='Src' data-ref="1463Src">Src</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>());</td></tr>
<tr><th id="8033">8033</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="1468Opc" title='Opc' data-type='unsigned int' data-ref="1468Opc">Opc</dfn> = (<a class="local col3 ref" href="#1463Src" title='Src' data-ref="1463Src">Src</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::BUFFER_LOAD_UBYTE" title='llvm::AMDGPUISD::NodeType::BUFFER_LOAD_UBYTE' data-ref="llvm::AMDGPUISD::NodeType::BUFFER_LOAD_UBYTE">BUFFER_LOAD_UBYTE</a>) ?</td></tr>
<tr><th id="8034">8034</th><td>                   <span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::BUFFER_LOAD_BYTE" title='llvm::AMDGPUISD::NodeType::BUFFER_LOAD_BYTE' data-ref="llvm::AMDGPUISD::NodeType::BUFFER_LOAD_BYTE">BUFFER_LOAD_BYTE</a> : <span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::BUFFER_LOAD_SHORT" title='llvm::AMDGPUISD::NodeType::BUFFER_LOAD_SHORT' data-ref="llvm::AMDGPUISD::NodeType::BUFFER_LOAD_SHORT">BUFFER_LOAD_SHORT</a>;</td></tr>
<tr><th id="8035">8035</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="1469BufferLoadSignExt" title='BufferLoadSignExt' data-type='llvm::SDValue' data-ref="1469BufferLoadSignExt">BufferLoadSignExt</dfn> = <a class="local col2 ref" href="#1462DCI" title='DCI' data-ref="1462DCI">DCI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo::DAG" title='llvm::TargetLowering::DAGCombinerInfo::DAG' data-ref="llvm::TargetLowering::DAGCombinerInfo::DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG19getMemIntrinsicNodeEjRKNS_5SDLocENS_8SDVTListENS_8ArrayRefINS_7SDValueEEENS_3EVTEPNS_17MachineMemOperandE" title='llvm::SelectionDAG::getMemIntrinsicNode' data-ref="_ZN4llvm12SelectionDAG19getMemIntrinsicNodeEjRKNS_5SDLocENS_8SDVTListENS_8ArrayRefINS_7SDValueEEENS_3EVTEPNS_17MachineMemOperandE">getMemIntrinsicNode</a>(<a class="local col8 ref" href="#1468Opc" title='Opc' data-ref="1468Opc">Opc</a>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col1 ref" href="#1461N" title='N' data-ref="1461N">N</a>),</td></tr>
<tr><th id="8036">8036</th><td>                                                          <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#77" title='llvm::SDVTList::SDVTList' data-ref="_ZN4llvm8SDVTListC1ERKS0_"></a><a class="local col7 ref" href="#1467ResList" title='ResList' data-ref="1467ResList">ResList</a>,</td></tr>
<tr><th id="8037">8037</th><td>                                                          <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERAT__KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERAT__KT_"></a><a class="local col6 ref" href="#1466Ops" title='Ops' data-ref="1466Ops">Ops</a>, <a class="local col5 ref" href="#1465M" title='M' data-ref="1465M">M</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm9MemSDNode11getMemoryVTEv" title='llvm::MemSDNode::getMemoryVT' data-ref="_ZNK4llvm9MemSDNode11getMemoryVTEv">getMemoryVT</a>(),</td></tr>
<tr><th id="8038">8038</th><td>                                                          <a class="local col5 ref" href="#1465M" title='M' data-ref="1465M">M</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm9MemSDNode13getMemOperandEv" title='llvm::MemSDNode::getMemOperand' data-ref="_ZNK4llvm9MemSDNode13getMemOperandEv">getMemOperand</a>());</td></tr>
<tr><th id="8039">8039</th><td>    <b>return</b> <a class="local col2 ref" href="#1462DCI" title='DCI' data-ref="1462DCI">DCI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo::DAG" title='llvm::TargetLowering::DAGCombinerInfo::DAG' data-ref="llvm::TargetLowering::DAGCombinerInfo::DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getMergeValuesENS_8ArrayRefINS_7SDValueEEERKNS_5SDLocE" title='llvm::SelectionDAG::getMergeValues' data-ref="_ZN4llvm12SelectionDAG14getMergeValuesENS_8ArrayRefINS_7SDValueEEERKNS_5SDLocE">getMergeValues</a>(<a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#1469BufferLoadSignExt" title='BufferLoadSignExt' data-ref="1469BufferLoadSignExt">BufferLoadSignExt</a>,</td></tr>
<tr><th id="8040">8040</th><td>                                  <a class="local col9 ref" href="#1469BufferLoadSignExt" title='BufferLoadSignExt' data-ref="1469BufferLoadSignExt">BufferLoadSignExt</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue8getValueEj" title='llvm::SDValue::getValue' data-ref="_ZNK4llvm7SDValue8getValueEj">getValue</a>(<var>1</var>)}, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col1 ref" href="#1461N" title='N' data-ref="1461N">N</a>));</td></tr>
<tr><th id="8041">8041</th><td>  }</td></tr>
<tr><th id="8042">8042</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="8043">8043</th><td>}</td></tr>
<tr><th id="8044">8044</th><td></td></tr>
<tr><th id="8045">8045</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm16SITargetLowering19performClassCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::SITargetLowering::performClassCombine' data-ref="_ZNK4llvm16SITargetLowering19performClassCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">performClassCombine</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col0 decl" id="1470N" title='N' data-type='llvm::SDNode *' data-ref="1470N">N</dfn>,</td></tr>
<tr><th id="8046">8046</th><td>                                              <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col1 decl" id="1471DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="1471DCI">DCI</dfn>) <em>const</em> {</td></tr>
<tr><th id="8047">8047</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col2 decl" id="1472DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="1472DAG">DAG</dfn> = <a class="local col1 ref" href="#1471DCI" title='DCI' data-ref="1471DCI">DCI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo::DAG" title='llvm::TargetLowering::DAGCombinerInfo::DAG' data-ref="llvm::TargetLowering::DAGCombinerInfo::DAG">DAG</a>;</td></tr>
<tr><th id="8048">8048</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="1473Mask" title='Mask' data-type='llvm::SDValue' data-ref="1473Mask">Mask</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#1470N" title='N' data-ref="1470N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="8049">8049</th><td></td></tr>
<tr><th id="8050">8050</th><td>  <i>// fp_class x, 0 -&gt; false</i></td></tr>
<tr><th id="8051">8051</th><td>  <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a> *<dfn class="local col4 decl" id="1474CMask" title='CMask' data-type='const llvm::ConstantSDNode *' data-ref="1474CMask"><a class="local col4 ref" href="#1474CMask" title='CMask' data-ref="1474CMask">CMask</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<span class='refarg'><a class="local col3 ref" href="#1473Mask" title='Mask' data-ref="1473Mask">Mask</a></span>)) {</td></tr>
<tr><th id="8052">8052</th><td>    <b>if</b> (<a class="local col4 ref" href="#1474CMask" title='CMask' data-ref="1474CMask">CMask</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode11isNullValueEv" title='llvm::ConstantSDNode::isNullValue' data-ref="_ZNK4llvm14ConstantSDNode11isNullValueEv">isNullValue</a>())</td></tr>
<tr><th id="8053">8053</th><td>      <b>return</b> <a class="local col2 ref" href="#1472DAG" title='DAG' data-ref="1472DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb" title='llvm::SelectionDAG::getConstant' data-ref="_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb">getConstant</a>(<var>0</var>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col0 ref" href="#1470N" title='N' data-ref="1470N">N</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i1" title='llvm::MVT::SimpleValueType::i1' data-ref="llvm::MVT::SimpleValueType::i1">i1</a>);</td></tr>
<tr><th id="8054">8054</th><td>  }</td></tr>
<tr><th id="8055">8055</th><td></td></tr>
<tr><th id="8056">8056</th><td>  <b>if</b> (<a class="local col0 ref" href="#1470N" title='N' data-ref="1470N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7isUndefEv" title='llvm::SDValue::isUndef' data-ref="_ZNK4llvm7SDValue7isUndefEv">isUndef</a>())</td></tr>
<tr><th id="8057">8057</th><td>    <b>return</b> <a class="local col2 ref" href="#1472DAG" title='DAG' data-ref="1472DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG8getUNDEFENS_3EVTE" title='llvm::SelectionDAG::getUNDEF' data-ref="_ZN4llvm12SelectionDAG8getUNDEFENS_3EVTE">getUNDEF</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i1" title='llvm::MVT::SimpleValueType::i1' data-ref="llvm::MVT::SimpleValueType::i1">i1</a>);</td></tr>
<tr><th id="8058">8058</th><td></td></tr>
<tr><th id="8059">8059</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="8060">8060</th><td>}</td></tr>
<tr><th id="8061">8061</th><td></td></tr>
<tr><th id="8062">8062</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm16SITargetLowering17performRcpCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::SITargetLowering::performRcpCombine' data-ref="_ZNK4llvm16SITargetLowering17performRcpCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">performRcpCombine</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col5 decl" id="1475N" title='N' data-type='llvm::SDNode *' data-ref="1475N">N</dfn>,</td></tr>
<tr><th id="8063">8063</th><td>                                            <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col6 decl" id="1476DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="1476DCI">DCI</dfn>) <em>const</em> {</td></tr>
<tr><th id="8064">8064</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col7 decl" id="1477VT" title='VT' data-type='llvm::EVT' data-ref="1477VT">VT</dfn> = <a class="local col5 ref" href="#1475N" title='N' data-ref="1475N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>);</td></tr>
<tr><th id="8065">8065</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="1478N0" title='N0' data-type='llvm::SDValue' data-ref="1478N0">N0</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#1475N" title='N' data-ref="1475N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="8066">8066</th><td></td></tr>
<tr><th id="8067">8067</th><td>  <b>if</b> (<a class="local col8 ref" href="#1478N0" title='N0' data-ref="1478N0">N0</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7isUndefEv" title='llvm::SDValue::isUndef' data-ref="_ZNK4llvm7SDValue7isUndefEv">isUndef</a>())</td></tr>
<tr><th id="8068">8068</th><td>    <b>return</b> <a class="local col8 ref" href="#1478N0" title='N0' data-ref="1478N0">N0</a>;</td></tr>
<tr><th id="8069">8069</th><td></td></tr>
<tr><th id="8070">8070</th><td>  <b>if</b> (<a class="local col7 ref" href="#1477VT" title='VT' data-ref="1477VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a> &amp;&amp; (<a class="local col8 ref" href="#1478N0" title='N0' data-ref="1478N0">N0</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::UINT_TO_FP" title='llvm::ISD::NodeType::UINT_TO_FP' data-ref="llvm::ISD::NodeType::UINT_TO_FP">UINT_TO_FP</a> ||</td></tr>
<tr><th id="8071">8071</th><td>                         <a class="local col8 ref" href="#1478N0" title='N0' data-ref="1478N0">N0</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SINT_TO_FP" title='llvm::ISD::NodeType::SINT_TO_FP' data-ref="llvm::ISD::NodeType::SINT_TO_FP">SINT_TO_FP</a>)) {</td></tr>
<tr><th id="8072">8072</th><td>    <b>return</b> <a class="local col6 ref" href="#1476DCI" title='DCI' data-ref="1476DCI">DCI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo::DAG" title='llvm::TargetLowering::DAGCombinerInfo::DAG' data-ref="llvm::TargetLowering::DAGCombinerInfo::DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::RCP_IFLAG" title='llvm::AMDGPUISD::NodeType::RCP_IFLAG' data-ref="llvm::AMDGPUISD::NodeType::RCP_IFLAG">RCP_IFLAG</a>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col5 ref" href="#1475N" title='N' data-ref="1475N">N</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col7 ref" href="#1477VT" title='VT' data-ref="1477VT">VT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#1478N0" title='N0' data-ref="1478N0">N0</a>,</td></tr>
<tr><th id="8073">8073</th><td>                           <a class="local col5 ref" href="#1475N" title='N' data-ref="1475N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode8getFlagsEv" title='llvm::SDNode::getFlags' data-ref="_ZNK4llvm6SDNode8getFlagsEv">getFlags</a>());</td></tr>
<tr><th id="8074">8074</th><td>  }</td></tr>
<tr><th id="8075">8075</th><td></td></tr>
<tr><th id="8076">8076</th><td>  <b>return</b> <a class="type" href="AMDGPUISelLowering.h.html#llvm::AMDGPUTargetLowering" title='llvm::AMDGPUTargetLowering' data-ref="llvm::AMDGPUTargetLowering">AMDGPUTargetLowering</a>::<a class="member" href="AMDGPUISelLowering.h.html#_ZNK4llvm20AMDGPUTargetLowering17performRcpCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::AMDGPUTargetLowering::performRcpCombine' data-ref="_ZNK4llvm20AMDGPUTargetLowering17performRcpCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">performRcpCombine</a>(<a class="local col5 ref" href="#1475N" title='N' data-ref="1475N">N</a>, <span class='refarg'><a class="local col6 ref" href="#1476DCI" title='DCI' data-ref="1476DCI">DCI</a></span>);</td></tr>
<tr><th id="8077">8077</th><td>}</td></tr>
<tr><th id="8078">8078</th><td></td></tr>
<tr><th id="8079">8079</th><td><em>bool</em> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm16SITargetLowering15isCanonicalizedERNS_12SelectionDAGENS_7SDValueEj" title='llvm::SITargetLowering::isCanonicalized' data-ref="_ZNK4llvm16SITargetLowering15isCanonicalizedERNS_12SelectionDAGENS_7SDValueEj">isCanonicalized</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col9 decl" id="1479DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="1479DAG">DAG</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="1480Op" title='Op' data-type='llvm::SDValue' data-ref="1480Op">Op</dfn>,</td></tr>
<tr><th id="8080">8080</th><td>                                       <em>unsigned</em> <dfn class="local col1 decl" id="1481MaxDepth" title='MaxDepth' data-type='unsigned int' data-ref="1481MaxDepth">MaxDepth</dfn>) <em>const</em> {</td></tr>
<tr><th id="8081">8081</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="1482Opcode" title='Opcode' data-type='unsigned int' data-ref="1482Opcode">Opcode</dfn> = <a class="local col0 ref" href="#1480Op" title='Op' data-ref="1480Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="8082">8082</th><td>  <b>if</b> (<a class="local col2 ref" href="#1482Opcode" title='Opcode' data-ref="1482Opcode">Opcode</a> == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FCANONICALIZE" title='llvm::ISD::NodeType::FCANONICALIZE' data-ref="llvm::ISD::NodeType::FCANONICALIZE">FCANONICALIZE</a>)</td></tr>
<tr><th id="8083">8083</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="8084">8084</th><td></td></tr>
<tr><th id="8085">8085</th><td>  <b>if</b> (<em>auto</em> *<dfn class="local col3 decl" id="1483CFP" title='CFP' data-type='llvm::ConstantFPSDNode *' data-ref="1483CFP"><a class="local col3 ref" href="#1483CFP" title='CFP' data-ref="1483CFP">CFP</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantFPSDNode" title='llvm::ConstantFPSDNode' data-ref="llvm::ConstantFPSDNode">ConstantFPSDNode</a>&gt;(<span class='refarg'><a class="local col0 ref" href="#1480Op" title='Op' data-ref="1480Op">Op</a></span>)) {</td></tr>
<tr><th id="8086">8086</th><td>    <em>auto</em> <dfn class="local col4 decl" id="1484F" title='F' data-type='llvm::APFloat' data-ref="1484F">F</dfn> = <a class="ref fake" href="../../../include/llvm/ADT/APFloat.h.html#_ZN4llvm7APFloatC1ERKS0_" title='llvm::APFloat::APFloat' data-ref="_ZN4llvm7APFloatC1ERKS0_"></a><a class="local col3 ref" href="#1483CFP" title='CFP' data-ref="1483CFP">CFP</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm16ConstantFPSDNode11getValueAPFEv" title='llvm::ConstantFPSDNode::getValueAPF' data-ref="_ZNK4llvm16ConstantFPSDNode11getValueAPFEv">getValueAPF</a>();</td></tr>
<tr><th id="8087">8087</th><td>    <b>if</b> (<a class="local col4 ref" href="#1484F" title='F' data-ref="1484F">F</a>.<a class="ref" href="../../../include/llvm/ADT/APFloat.h.html#_ZNK4llvm7APFloat5isNaNEv" title='llvm::APFloat::isNaN' data-ref="_ZNK4llvm7APFloat5isNaNEv">isNaN</a>() &amp;&amp; <a class="local col4 ref" href="#1484F" title='F' data-ref="1484F">F</a>.<a class="ref" href="../../../include/llvm/ADT/APFloat.h.html#_ZNK4llvm7APFloat11isSignalingEv" title='llvm::APFloat::isSignaling' data-ref="_ZNK4llvm7APFloat11isSignalingEv">isSignaling</a>())</td></tr>
<tr><th id="8088">8088</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="8089">8089</th><td>    <b>return</b> !<a class="local col4 ref" href="#1484F" title='F' data-ref="1484F">F</a>.<a class="ref" href="../../../include/llvm/ADT/APFloat.h.html#_ZNK4llvm7APFloat10isDenormalEv" title='llvm::APFloat::isDenormal' data-ref="_ZNK4llvm7APFloat10isDenormalEv">isDenormal</a>() || <a class="member" href="#_ZNK4llvm16SITargetLowering23denormalsEnabledForTypeENS_3EVTE" title='llvm::SITargetLowering::denormalsEnabledForType' data-ref="_ZNK4llvm16SITargetLowering23denormalsEnabledForTypeENS_3EVTE">denormalsEnabledForType</a>(<a class="local col0 ref" href="#1480Op" title='Op' data-ref="1480Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>());</td></tr>
<tr><th id="8090">8090</th><td>  }</td></tr>
<tr><th id="8091">8091</th><td></td></tr>
<tr><th id="8092">8092</th><td>  <i>// If source is a result of another standard FP operation it is already in</i></td></tr>
<tr><th id="8093">8093</th><td><i>  // canonical form.</i></td></tr>
<tr><th id="8094">8094</th><td>  <b>if</b> (<a class="local col1 ref" href="#1481MaxDepth" title='MaxDepth' data-ref="1481MaxDepth">MaxDepth</a> == <var>0</var>)</td></tr>
<tr><th id="8095">8095</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="8096">8096</th><td></td></tr>
<tr><th id="8097">8097</th><td>  <b>switch</b> (<a class="local col2 ref" href="#1482Opcode" title='Opcode' data-ref="1482Opcode">Opcode</a>) {</td></tr>
<tr><th id="8098">8098</th><td>  <i>// These will flush denorms if required.</i></td></tr>
<tr><th id="8099">8099</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FADD" title='llvm::ISD::NodeType::FADD' data-ref="llvm::ISD::NodeType::FADD">FADD</a>:</td></tr>
<tr><th id="8100">8100</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FSUB" title='llvm::ISD::NodeType::FSUB' data-ref="llvm::ISD::NodeType::FSUB">FSUB</a>:</td></tr>
<tr><th id="8101">8101</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMUL" title='llvm::ISD::NodeType::FMUL' data-ref="llvm::ISD::NodeType::FMUL">FMUL</a>:</td></tr>
<tr><th id="8102">8102</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FCEIL" title='llvm::ISD::NodeType::FCEIL' data-ref="llvm::ISD::NodeType::FCEIL">FCEIL</a>:</td></tr>
<tr><th id="8103">8103</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FFLOOR" title='llvm::ISD::NodeType::FFLOOR' data-ref="llvm::ISD::NodeType::FFLOOR">FFLOOR</a>:</td></tr>
<tr><th id="8104">8104</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMA" title='llvm::ISD::NodeType::FMA' data-ref="llvm::ISD::NodeType::FMA">FMA</a>:</td></tr>
<tr><th id="8105">8105</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMAD" title='llvm::ISD::NodeType::FMAD' data-ref="llvm::ISD::NodeType::FMAD">FMAD</a>:</td></tr>
<tr><th id="8106">8106</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FSQRT" title='llvm::ISD::NodeType::FSQRT' data-ref="llvm::ISD::NodeType::FSQRT">FSQRT</a>:</td></tr>
<tr><th id="8107">8107</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FDIV" title='llvm::ISD::NodeType::FDIV' data-ref="llvm::ISD::NodeType::FDIV">FDIV</a>:</td></tr>
<tr><th id="8108">8108</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FREM" title='llvm::ISD::NodeType::FREM' data-ref="llvm::ISD::NodeType::FREM">FREM</a>:</td></tr>
<tr><th id="8109">8109</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FP_ROUND" title='llvm::ISD::NodeType::FP_ROUND' data-ref="llvm::ISD::NodeType::FP_ROUND">FP_ROUND</a>:</td></tr>
<tr><th id="8110">8110</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FP_EXTEND" title='llvm::ISD::NodeType::FP_EXTEND' data-ref="llvm::ISD::NodeType::FP_EXTEND">FP_EXTEND</a>:</td></tr>
<tr><th id="8111">8111</th><td>  <b>case</b> <span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::FMUL_LEGACY" title='llvm::AMDGPUISD::NodeType::FMUL_LEGACY' data-ref="llvm::AMDGPUISD::NodeType::FMUL_LEGACY">FMUL_LEGACY</a>:</td></tr>
<tr><th id="8112">8112</th><td>  <b>case</b> <span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::FMAD_FTZ" title='llvm::AMDGPUISD::NodeType::FMAD_FTZ' data-ref="llvm::AMDGPUISD::NodeType::FMAD_FTZ">FMAD_FTZ</a>:</td></tr>
<tr><th id="8113">8113</th><td>  <b>case</b> <span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::RCP" title='llvm::AMDGPUISD::NodeType::RCP' data-ref="llvm::AMDGPUISD::NodeType::RCP">RCP</a>:</td></tr>
<tr><th id="8114">8114</th><td>  <b>case</b> <span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::RSQ" title='llvm::AMDGPUISD::NodeType::RSQ' data-ref="llvm::AMDGPUISD::NodeType::RSQ">RSQ</a>:</td></tr>
<tr><th id="8115">8115</th><td>  <b>case</b> <span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::RSQ_CLAMP" title='llvm::AMDGPUISD::NodeType::RSQ_CLAMP' data-ref="llvm::AMDGPUISD::NodeType::RSQ_CLAMP">RSQ_CLAMP</a>:</td></tr>
<tr><th id="8116">8116</th><td>  <b>case</b> <span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::RCP_LEGACY" title='llvm::AMDGPUISD::NodeType::RCP_LEGACY' data-ref="llvm::AMDGPUISD::NodeType::RCP_LEGACY">RCP_LEGACY</a>:</td></tr>
<tr><th id="8117">8117</th><td>  <b>case</b> <span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::RSQ_LEGACY" title='llvm::AMDGPUISD::NodeType::RSQ_LEGACY' data-ref="llvm::AMDGPUISD::NodeType::RSQ_LEGACY">RSQ_LEGACY</a>:</td></tr>
<tr><th id="8118">8118</th><td>  <b>case</b> <span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::RCP_IFLAG" title='llvm::AMDGPUISD::NodeType::RCP_IFLAG' data-ref="llvm::AMDGPUISD::NodeType::RCP_IFLAG">RCP_IFLAG</a>:</td></tr>
<tr><th id="8119">8119</th><td>  <b>case</b> <span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::TRIG_PREOP" title='llvm::AMDGPUISD::NodeType::TRIG_PREOP' data-ref="llvm::AMDGPUISD::NodeType::TRIG_PREOP">TRIG_PREOP</a>:</td></tr>
<tr><th id="8120">8120</th><td>  <b>case</b> <span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::DIV_SCALE" title='llvm::AMDGPUISD::NodeType::DIV_SCALE' data-ref="llvm::AMDGPUISD::NodeType::DIV_SCALE">DIV_SCALE</a>:</td></tr>
<tr><th id="8121">8121</th><td>  <b>case</b> <span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::DIV_FMAS" title='llvm::AMDGPUISD::NodeType::DIV_FMAS' data-ref="llvm::AMDGPUISD::NodeType::DIV_FMAS">DIV_FMAS</a>:</td></tr>
<tr><th id="8122">8122</th><td>  <b>case</b> <span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::DIV_FIXUP" title='llvm::AMDGPUISD::NodeType::DIV_FIXUP' data-ref="llvm::AMDGPUISD::NodeType::DIV_FIXUP">DIV_FIXUP</a>:</td></tr>
<tr><th id="8123">8123</th><td>  <b>case</b> <span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::FRACT" title='llvm::AMDGPUISD::NodeType::FRACT' data-ref="llvm::AMDGPUISD::NodeType::FRACT">FRACT</a>:</td></tr>
<tr><th id="8124">8124</th><td>  <b>case</b> <span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::LDEXP" title='llvm::AMDGPUISD::NodeType::LDEXP' data-ref="llvm::AMDGPUISD::NodeType::LDEXP">LDEXP</a>:</td></tr>
<tr><th id="8125">8125</th><td>  <b>case</b> <span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::CVT_PKRTZ_F16_F32" title='llvm::AMDGPUISD::NodeType::CVT_PKRTZ_F16_F32' data-ref="llvm::AMDGPUISD::NodeType::CVT_PKRTZ_F16_F32">CVT_PKRTZ_F16_F32</a>:</td></tr>
<tr><th id="8126">8126</th><td>  <b>case</b> <span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::CVT_F32_UBYTE0" title='llvm::AMDGPUISD::NodeType::CVT_F32_UBYTE0' data-ref="llvm::AMDGPUISD::NodeType::CVT_F32_UBYTE0">CVT_F32_UBYTE0</a>:</td></tr>
<tr><th id="8127">8127</th><td>  <b>case</b> <span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::CVT_F32_UBYTE1" title='llvm::AMDGPUISD::NodeType::CVT_F32_UBYTE1' data-ref="llvm::AMDGPUISD::NodeType::CVT_F32_UBYTE1">CVT_F32_UBYTE1</a>:</td></tr>
<tr><th id="8128">8128</th><td>  <b>case</b> <span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::CVT_F32_UBYTE2" title='llvm::AMDGPUISD::NodeType::CVT_F32_UBYTE2' data-ref="llvm::AMDGPUISD::NodeType::CVT_F32_UBYTE2">CVT_F32_UBYTE2</a>:</td></tr>
<tr><th id="8129">8129</th><td>  <b>case</b> <span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::CVT_F32_UBYTE3" title='llvm::AMDGPUISD::NodeType::CVT_F32_UBYTE3' data-ref="llvm::AMDGPUISD::NodeType::CVT_F32_UBYTE3">CVT_F32_UBYTE3</a>:</td></tr>
<tr><th id="8130">8130</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="8131">8131</th><td></td></tr>
<tr><th id="8132">8132</th><td>  <i>// It can/will be lowered or combined as a bit operation.</i></td></tr>
<tr><th id="8133">8133</th><td><i>  // Need to check their input recursively to handle.</i></td></tr>
<tr><th id="8134">8134</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FNEG" title='llvm::ISD::NodeType::FNEG' data-ref="llvm::ISD::NodeType::FNEG">FNEG</a>:</td></tr>
<tr><th id="8135">8135</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FABS" title='llvm::ISD::NodeType::FABS' data-ref="llvm::ISD::NodeType::FABS">FABS</a>:</td></tr>
<tr><th id="8136">8136</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FCOPYSIGN" title='llvm::ISD::NodeType::FCOPYSIGN' data-ref="llvm::ISD::NodeType::FCOPYSIGN">FCOPYSIGN</a>:</td></tr>
<tr><th id="8137">8137</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm16SITargetLowering15isCanonicalizedERNS_12SelectionDAGENS_7SDValueEj" title='llvm::SITargetLowering::isCanonicalized' data-ref="_ZNK4llvm16SITargetLowering15isCanonicalizedERNS_12SelectionDAGENS_7SDValueEj">isCanonicalized</a>(<span class='refarg'><a class="local col9 ref" href="#1479DAG" title='DAG' data-ref="1479DAG">DAG</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#1480Op" title='Op' data-ref="1480Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>), <a class="local col1 ref" href="#1481MaxDepth" title='MaxDepth' data-ref="1481MaxDepth">MaxDepth</a> - <var>1</var>);</td></tr>
<tr><th id="8138">8138</th><td></td></tr>
<tr><th id="8139">8139</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FSIN" title='llvm::ISD::NodeType::FSIN' data-ref="llvm::ISD::NodeType::FSIN">FSIN</a>:</td></tr>
<tr><th id="8140">8140</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FCOS" title='llvm::ISD::NodeType::FCOS' data-ref="llvm::ISD::NodeType::FCOS">FCOS</a>:</td></tr>
<tr><th id="8141">8141</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FSINCOS" title='llvm::ISD::NodeType::FSINCOS' data-ref="llvm::ISD::NodeType::FSINCOS">FSINCOS</a>:</td></tr>
<tr><th id="8142">8142</th><td>    <b>return</b> <a class="local col0 ref" href="#1480Op" title='Op' data-ref="1480Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>().<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getScalarTypeEv" title='llvm::EVT::getScalarType' data-ref="_ZNK4llvm3EVT13getScalarTypeEv">getScalarType</a>() <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f16" title='llvm::MVT::SimpleValueType::f16' data-ref="llvm::MVT::SimpleValueType::f16">f16</a>;</td></tr>
<tr><th id="8143">8143</th><td></td></tr>
<tr><th id="8144">8144</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMINNUM" title='llvm::ISD::NodeType::FMINNUM' data-ref="llvm::ISD::NodeType::FMINNUM">FMINNUM</a>:</td></tr>
<tr><th id="8145">8145</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMAXNUM" title='llvm::ISD::NodeType::FMAXNUM' data-ref="llvm::ISD::NodeType::FMAXNUM">FMAXNUM</a>:</td></tr>
<tr><th id="8146">8146</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMINNUM_IEEE" title='llvm::ISD::NodeType::FMINNUM_IEEE' data-ref="llvm::ISD::NodeType::FMINNUM_IEEE">FMINNUM_IEEE</a>:</td></tr>
<tr><th id="8147">8147</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMAXNUM_IEEE" title='llvm::ISD::NodeType::FMAXNUM_IEEE' data-ref="llvm::ISD::NodeType::FMAXNUM_IEEE">FMAXNUM_IEEE</a>:</td></tr>
<tr><th id="8148">8148</th><td>  <b>case</b> <span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::CLAMP" title='llvm::AMDGPUISD::NodeType::CLAMP' data-ref="llvm::AMDGPUISD::NodeType::CLAMP">CLAMP</a>:</td></tr>
<tr><th id="8149">8149</th><td>  <b>case</b> <span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::FMED3" title='llvm::AMDGPUISD::NodeType::FMED3' data-ref="llvm::AMDGPUISD::NodeType::FMED3">FMED3</a>:</td></tr>
<tr><th id="8150">8150</th><td>  <b>case</b> <span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::FMAX3" title='llvm::AMDGPUISD::NodeType::FMAX3' data-ref="llvm::AMDGPUISD::NodeType::FMAX3">FMAX3</a>:</td></tr>
<tr><th id="8151">8151</th><td>  <b>case</b> <span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::FMIN3" title='llvm::AMDGPUISD::NodeType::FMIN3' data-ref="llvm::AMDGPUISD::NodeType::FMIN3">FMIN3</a>: {</td></tr>
<tr><th id="8152">8152</th><td>    <i>// FIXME: Shouldn't treat the generic operations different based these.</i></td></tr>
<tr><th id="8153">8153</th><td><i>    // However, we aren't really required to flush the result from</i></td></tr>
<tr><th id="8154">8154</th><td><i>    // minnum/maxnum..</i></td></tr>
<tr><th id="8155">8155</th><td><i></i></td></tr>
<tr><th id="8156">8156</th><td><i>    // snans will be quieted, so we only need to worry about denormals.</i></td></tr>
<tr><th id="8157">8157</th><td>    <b>if</b> (<a class="member" href="SIISelLowering.h.html#llvm::SITargetLowering::Subtarget" title='llvm::SITargetLowering::Subtarget' data-ref="llvm::SITargetLowering::Subtarget">Subtarget</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget25supportsMinMaxDenormModesEv" title='llvm::GCNSubtarget::supportsMinMaxDenormModes' data-ref="_ZNK4llvm12GCNSubtarget25supportsMinMaxDenormModesEv">supportsMinMaxDenormModes</a>() ||</td></tr>
<tr><th id="8158">8158</th><td>        <a class="member" href="#_ZNK4llvm16SITargetLowering23denormalsEnabledForTypeENS_3EVTE" title='llvm::SITargetLowering::denormalsEnabledForType' data-ref="_ZNK4llvm16SITargetLowering23denormalsEnabledForTypeENS_3EVTE">denormalsEnabledForType</a>(<a class="local col0 ref" href="#1480Op" title='Op' data-ref="1480Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>()))</td></tr>
<tr><th id="8159">8159</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="8160">8160</th><td></td></tr>
<tr><th id="8161">8161</th><td>    <i>// Flushing may be required.</i></td></tr>
<tr><th id="8162">8162</th><td><i>    // In pre-GFX9 targets V_MIN_F32 and others do not flush denorms. For such</i></td></tr>
<tr><th id="8163">8163</th><td><i>    // targets need to check their input recursively.</i></td></tr>
<tr><th id="8164">8164</th><td><i></i></td></tr>
<tr><th id="8165">8165</th><td><i>    // FIXME: Does this apply with clamp? It's implemented with max.</i></td></tr>
<tr><th id="8166">8166</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="1485I" title='I' data-type='unsigned int' data-ref="1485I">I</dfn> = <var>0</var>, <dfn class="local col6 decl" id="1486E" title='E' data-type='unsigned int' data-ref="1486E">E</dfn> = <a class="local col0 ref" href="#1480Op" title='Op' data-ref="1480Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue14getNumOperandsEv" title='llvm::SDValue::getNumOperands' data-ref="_ZNK4llvm7SDValue14getNumOperandsEv">getNumOperands</a>(); <a class="local col5 ref" href="#1485I" title='I' data-ref="1485I">I</a> != <a class="local col6 ref" href="#1486E" title='E' data-ref="1486E">E</a>; ++<a class="local col5 ref" href="#1485I" title='I' data-ref="1485I">I</a>) {</td></tr>
<tr><th id="8167">8167</th><td>      <b>if</b> (!<a class="member" href="#_ZNK4llvm16SITargetLowering15isCanonicalizedERNS_12SelectionDAGENS_7SDValueEj" title='llvm::SITargetLowering::isCanonicalized' data-ref="_ZNK4llvm16SITargetLowering15isCanonicalizedERNS_12SelectionDAGENS_7SDValueEj">isCanonicalized</a>(<span class='refarg'><a class="local col9 ref" href="#1479DAG" title='DAG' data-ref="1479DAG">DAG</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#1480Op" title='Op' data-ref="1480Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#1485I" title='I' data-ref="1485I">I</a>), <a class="local col1 ref" href="#1481MaxDepth" title='MaxDepth' data-ref="1481MaxDepth">MaxDepth</a> - <var>1</var>))</td></tr>
<tr><th id="8168">8168</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="8169">8169</th><td>    }</td></tr>
<tr><th id="8170">8170</th><td></td></tr>
<tr><th id="8171">8171</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="8172">8172</th><td>  }</td></tr>
<tr><th id="8173">8173</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SELECT" title='llvm::ISD::NodeType::SELECT' data-ref="llvm::ISD::NodeType::SELECT">SELECT</a>: {</td></tr>
<tr><th id="8174">8174</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm16SITargetLowering15isCanonicalizedERNS_12SelectionDAGENS_7SDValueEj" title='llvm::SITargetLowering::isCanonicalized' data-ref="_ZNK4llvm16SITargetLowering15isCanonicalizedERNS_12SelectionDAGENS_7SDValueEj">isCanonicalized</a>(<span class='refarg'><a class="local col9 ref" href="#1479DAG" title='DAG' data-ref="1479DAG">DAG</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#1480Op" title='Op' data-ref="1480Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>), <a class="local col1 ref" href="#1481MaxDepth" title='MaxDepth' data-ref="1481MaxDepth">MaxDepth</a> - <var>1</var>) &amp;&amp;</td></tr>
<tr><th id="8175">8175</th><td>           <a class="member" href="#_ZNK4llvm16SITargetLowering15isCanonicalizedERNS_12SelectionDAGENS_7SDValueEj" title='llvm::SITargetLowering::isCanonicalized' data-ref="_ZNK4llvm16SITargetLowering15isCanonicalizedERNS_12SelectionDAGENS_7SDValueEj">isCanonicalized</a>(<span class='refarg'><a class="local col9 ref" href="#1479DAG" title='DAG' data-ref="1479DAG">DAG</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#1480Op" title='Op' data-ref="1480Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>2</var>), <a class="local col1 ref" href="#1481MaxDepth" title='MaxDepth' data-ref="1481MaxDepth">MaxDepth</a> - <var>1</var>);</td></tr>
<tr><th id="8176">8176</th><td>  }</td></tr>
<tr><th id="8177">8177</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BUILD_VECTOR" title='llvm::ISD::NodeType::BUILD_VECTOR' data-ref="llvm::ISD::NodeType::BUILD_VECTOR">BUILD_VECTOR</a>: {</td></tr>
<tr><th id="8178">8178</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="1487i" title='i' data-type='unsigned int' data-ref="1487i">i</dfn> = <var>0</var>, <dfn class="local col8 decl" id="1488e" title='e' data-type='unsigned int' data-ref="1488e">e</dfn> = <a class="local col0 ref" href="#1480Op" title='Op' data-ref="1480Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue14getNumOperandsEv" title='llvm::SDValue::getNumOperands' data-ref="_ZNK4llvm7SDValue14getNumOperandsEv">getNumOperands</a>(); <a class="local col7 ref" href="#1487i" title='i' data-ref="1487i">i</a> != <a class="local col8 ref" href="#1488e" title='e' data-ref="1488e">e</a>; ++<a class="local col7 ref" href="#1487i" title='i' data-ref="1487i">i</a>) {</td></tr>
<tr><th id="8179">8179</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="1489SrcOp" title='SrcOp' data-type='llvm::SDValue' data-ref="1489SrcOp">SrcOp</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#1480Op" title='Op' data-ref="1480Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#1487i" title='i' data-ref="1487i">i</a>);</td></tr>
<tr><th id="8180">8180</th><td>      <b>if</b> (!<a class="member" href="#_ZNK4llvm16SITargetLowering15isCanonicalizedERNS_12SelectionDAGENS_7SDValueEj" title='llvm::SITargetLowering::isCanonicalized' data-ref="_ZNK4llvm16SITargetLowering15isCanonicalizedERNS_12SelectionDAGENS_7SDValueEj">isCanonicalized</a>(<span class='refarg'><a class="local col9 ref" href="#1479DAG" title='DAG' data-ref="1479DAG">DAG</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#1489SrcOp" title='SrcOp' data-ref="1489SrcOp">SrcOp</a>, <a class="local col1 ref" href="#1481MaxDepth" title='MaxDepth' data-ref="1481MaxDepth">MaxDepth</a> - <var>1</var>))</td></tr>
<tr><th id="8181">8181</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="8182">8182</th><td>    }</td></tr>
<tr><th id="8183">8183</th><td></td></tr>
<tr><th id="8184">8184</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="8185">8185</th><td>  }</td></tr>
<tr><th id="8186">8186</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::EXTRACT_VECTOR_ELT" title='llvm::ISD::NodeType::EXTRACT_VECTOR_ELT' data-ref="llvm::ISD::NodeType::EXTRACT_VECTOR_ELT">EXTRACT_VECTOR_ELT</a>:</td></tr>
<tr><th id="8187">8187</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::EXTRACT_SUBVECTOR" title='llvm::ISD::NodeType::EXTRACT_SUBVECTOR' data-ref="llvm::ISD::NodeType::EXTRACT_SUBVECTOR">EXTRACT_SUBVECTOR</a>: {</td></tr>
<tr><th id="8188">8188</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm16SITargetLowering15isCanonicalizedERNS_12SelectionDAGENS_7SDValueEj" title='llvm::SITargetLowering::isCanonicalized' data-ref="_ZNK4llvm16SITargetLowering15isCanonicalizedERNS_12SelectionDAGENS_7SDValueEj">isCanonicalized</a>(<span class='refarg'><a class="local col9 ref" href="#1479DAG" title='DAG' data-ref="1479DAG">DAG</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#1480Op" title='Op' data-ref="1480Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>), <a class="local col1 ref" href="#1481MaxDepth" title='MaxDepth' data-ref="1481MaxDepth">MaxDepth</a> - <var>1</var>);</td></tr>
<tr><th id="8189">8189</th><td>  }</td></tr>
<tr><th id="8190">8190</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INSERT_VECTOR_ELT" title='llvm::ISD::NodeType::INSERT_VECTOR_ELT' data-ref="llvm::ISD::NodeType::INSERT_VECTOR_ELT">INSERT_VECTOR_ELT</a>: {</td></tr>
<tr><th id="8191">8191</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm16SITargetLowering15isCanonicalizedERNS_12SelectionDAGENS_7SDValueEj" title='llvm::SITargetLowering::isCanonicalized' data-ref="_ZNK4llvm16SITargetLowering15isCanonicalizedERNS_12SelectionDAGENS_7SDValueEj">isCanonicalized</a>(<span class='refarg'><a class="local col9 ref" href="#1479DAG" title='DAG' data-ref="1479DAG">DAG</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#1480Op" title='Op' data-ref="1480Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>), <a class="local col1 ref" href="#1481MaxDepth" title='MaxDepth' data-ref="1481MaxDepth">MaxDepth</a> - <var>1</var>) &amp;&amp;</td></tr>
<tr><th id="8192">8192</th><td>           <a class="member" href="#_ZNK4llvm16SITargetLowering15isCanonicalizedERNS_12SelectionDAGENS_7SDValueEj" title='llvm::SITargetLowering::isCanonicalized' data-ref="_ZNK4llvm16SITargetLowering15isCanonicalizedERNS_12SelectionDAGENS_7SDValueEj">isCanonicalized</a>(<span class='refarg'><a class="local col9 ref" href="#1479DAG" title='DAG' data-ref="1479DAG">DAG</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#1480Op" title='Op' data-ref="1480Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>), <a class="local col1 ref" href="#1481MaxDepth" title='MaxDepth' data-ref="1481MaxDepth">MaxDepth</a> - <var>1</var>);</td></tr>
<tr><th id="8193">8193</th><td>  }</td></tr>
<tr><th id="8194">8194</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::UNDEF" title='llvm::ISD::NodeType::UNDEF' data-ref="llvm::ISD::NodeType::UNDEF">UNDEF</a>:</td></tr>
<tr><th id="8195">8195</th><td>    <i>// Could be anything.</i></td></tr>
<tr><th id="8196">8196</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="8197">8197</th><td></td></tr>
<tr><th id="8198">8198</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BITCAST" title='llvm::ISD::NodeType::BITCAST' data-ref="llvm::ISD::NodeType::BITCAST">BITCAST</a>: {</td></tr>
<tr><th id="8199">8199</th><td>    <i>// Hack round the mess we make when legalizing extract_vector_elt</i></td></tr>
<tr><th id="8200">8200</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="1490Src" title='Src' data-type='llvm::SDValue' data-ref="1490Src">Src</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#1480Op" title='Op' data-ref="1480Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="8201">8201</th><td>    <b>if</b> (<a class="local col0 ref" href="#1490Src" title='Src' data-ref="1490Src">Src</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>() <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a> &amp;&amp;</td></tr>
<tr><th id="8202">8202</th><td>        <a class="local col0 ref" href="#1490Src" title='Src' data-ref="1490Src">Src</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::TRUNCATE" title='llvm::ISD::NodeType::TRUNCATE' data-ref="llvm::ISD::NodeType::TRUNCATE">TRUNCATE</a>) {</td></tr>
<tr><th id="8203">8203</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="1491TruncSrc" title='TruncSrc' data-type='llvm::SDValue' data-ref="1491TruncSrc">TruncSrc</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#1490Src" title='Src' data-ref="1490Src">Src</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="8204">8204</th><td>      <b>if</b> (<a class="local col1 ref" href="#1491TruncSrc" title='TruncSrc' data-ref="1491TruncSrc">TruncSrc</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>() <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a> &amp;&amp;</td></tr>
<tr><th id="8205">8205</th><td>          <a class="local col1 ref" href="#1491TruncSrc" title='TruncSrc' data-ref="1491TruncSrc">TruncSrc</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BITCAST" title='llvm::ISD::NodeType::BITCAST' data-ref="llvm::ISD::NodeType::BITCAST">BITCAST</a> &amp;&amp;</td></tr>
<tr><th id="8206">8206</th><td>          <a class="local col1 ref" href="#1491TruncSrc" title='TruncSrc' data-ref="1491TruncSrc">TruncSrc</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>() <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f16" title='llvm::MVT::SimpleValueType::v2f16' data-ref="llvm::MVT::SimpleValueType::v2f16">v2f16</a>) {</td></tr>
<tr><th id="8207">8207</th><td>        <b>return</b> <a class="member" href="#_ZNK4llvm16SITargetLowering15isCanonicalizedERNS_12SelectionDAGENS_7SDValueEj" title='llvm::SITargetLowering::isCanonicalized' data-ref="_ZNK4llvm16SITargetLowering15isCanonicalizedERNS_12SelectionDAGENS_7SDValueEj">isCanonicalized</a>(<span class='refarg'><a class="local col9 ref" href="#1479DAG" title='DAG' data-ref="1479DAG">DAG</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#1491TruncSrc" title='TruncSrc' data-ref="1491TruncSrc">TruncSrc</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>), <a class="local col1 ref" href="#1481MaxDepth" title='MaxDepth' data-ref="1481MaxDepth">MaxDepth</a> - <var>1</var>);</td></tr>
<tr><th id="8208">8208</th><td>      }</td></tr>
<tr><th id="8209">8209</th><td>    }</td></tr>
<tr><th id="8210">8210</th><td></td></tr>
<tr><th id="8211">8211</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="8212">8212</th><td>  }</td></tr>
<tr><th id="8213">8213</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INTRINSIC_WO_CHAIN" title='llvm::ISD::NodeType::INTRINSIC_WO_CHAIN' data-ref="llvm::ISD::NodeType::INTRINSIC_WO_CHAIN">INTRINSIC_WO_CHAIN</a>: {</td></tr>
<tr><th id="8214">8214</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="1492IntrinsicID" title='IntrinsicID' data-type='unsigned int' data-ref="1492IntrinsicID">IntrinsicID</dfn></td></tr>
<tr><th id="8215">8215</th><td>      = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERKT0_" title='llvm::cast' data-ref="_ZN4llvm4castERKT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col0 ref" href="#1480Op" title='Op' data-ref="1480Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>))-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="8216">8216</th><td>    <i>// TODO: Handle more intrinsics</i></td></tr>
<tr><th id="8217">8217</th><td>    <b>switch</b> (<a class="local col2 ref" href="#1492IntrinsicID" title='IntrinsicID' data-ref="1492IntrinsicID">IntrinsicID</a>) {</td></tr>
<tr><th id="8218">8218</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_cvt_pkrtz&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_cvt_pkrtz</span>:</td></tr>
<tr><th id="8219">8219</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_cubeid&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_cubeid</span>:</td></tr>
<tr><th id="8220">8220</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_frexp_mant&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_frexp_mant</span>:</td></tr>
<tr><th id="8221">8221</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_fdot2&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_fdot2</span>:</td></tr>
<tr><th id="8222">8222</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="8223">8223</th><td>    <b>default</b>:</td></tr>
<tr><th id="8224">8224</th><td>      <b>break</b>;</td></tr>
<tr><th id="8225">8225</th><td>    }</td></tr>
<tr><th id="8226">8226</th><td></td></tr>
<tr><th id="8227">8227</th><td>    <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="8228">8228</th><td>  }</td></tr>
<tr><th id="8229">8229</th><td>  <b>default</b>:</td></tr>
<tr><th id="8230">8230</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm16SITargetLowering23denormalsEnabledForTypeENS_3EVTE" title='llvm::SITargetLowering::denormalsEnabledForType' data-ref="_ZNK4llvm16SITargetLowering23denormalsEnabledForTypeENS_3EVTE">denormalsEnabledForType</a>(<a class="local col0 ref" href="#1480Op" title='Op' data-ref="1480Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>()) &amp;&amp;</td></tr>
<tr><th id="8231">8231</th><td>           <a class="local col9 ref" href="#1479DAG" title='DAG' data-ref="1479DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG16isKnownNeverSNaNENS_7SDValueEj" title='llvm::SelectionDAG::isKnownNeverSNaN' data-ref="_ZNK4llvm12SelectionDAG16isKnownNeverSNaNENS_7SDValueEj">isKnownNeverSNaN</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#1480Op" title='Op' data-ref="1480Op">Op</a>);</td></tr>
<tr><th id="8232">8232</th><td>  }</td></tr>
<tr><th id="8233">8233</th><td></td></tr>
<tr><th id="8234">8234</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;invalid operation&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIISelLowering.cpp&quot;, 8234)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"invalid operation"</q>);</td></tr>
<tr><th id="8235">8235</th><td>}</td></tr>
<tr><th id="8236">8236</th><td></td></tr>
<tr><th id="8237">8237</th><td><i>// Constant fold canonicalize.</i></td></tr>
<tr><th id="8238">8238</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm16SITargetLowering22getCanonicalConstantFPERNS_12SelectionDAGERKNS_5SDLocENS_3EVTERKNS_7APFloatE" title='llvm::SITargetLowering::getCanonicalConstantFP' data-ref="_ZNK4llvm16SITargetLowering22getCanonicalConstantFPERNS_12SelectionDAGERKNS_5SDLocENS_3EVTERKNS_7APFloatE">getCanonicalConstantFP</dfn>(</td></tr>
<tr><th id="8239">8239</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col3 decl" id="1493DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="1493DAG">DAG</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col4 decl" id="1494SL" title='SL' data-type='const llvm::SDLoc &amp;' data-ref="1494SL">SL</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col5 decl" id="1495VT" title='VT' data-type='llvm::EVT' data-ref="1495VT">VT</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/ADT/APFloat.h.html#llvm::APFloat" title='llvm::APFloat' data-ref="llvm::APFloat">APFloat</a> &amp;<dfn class="local col6 decl" id="1496C" title='C' data-type='const llvm::APFloat &amp;' data-ref="1496C">C</dfn>) <em>const</em> {</td></tr>
<tr><th id="8240">8240</th><td>  <i>// Flush denormals to 0 if not enabled.</i></td></tr>
<tr><th id="8241">8241</th><td>  <b>if</b> (<a class="local col6 ref" href="#1496C" title='C' data-ref="1496C">C</a>.<a class="ref" href="../../../include/llvm/ADT/APFloat.h.html#_ZNK4llvm7APFloat10isDenormalEv" title='llvm::APFloat::isDenormal' data-ref="_ZNK4llvm7APFloat10isDenormalEv">isDenormal</a>() &amp;&amp; !<a class="member" href="#_ZNK4llvm16SITargetLowering23denormalsEnabledForTypeENS_3EVTE" title='llvm::SITargetLowering::denormalsEnabledForType' data-ref="_ZNK4llvm16SITargetLowering23denormalsEnabledForTypeENS_3EVTE">denormalsEnabledForType</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col5 ref" href="#1495VT" title='VT' data-ref="1495VT">VT</a>))</td></tr>
<tr><th id="8242">8242</th><td>    <b>return</b> <a class="local col3 ref" href="#1493DAG" title='DAG' data-ref="1493DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG13getConstantFPEdRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getConstantFP' data-ref="_ZN4llvm12SelectionDAG13getConstantFPEdRKNS_5SDLocENS_3EVTEb">getConstantFP</a>(<var>0.0</var>, <a class="local col4 ref" href="#1494SL" title='SL' data-ref="1494SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col5 ref" href="#1495VT" title='VT' data-ref="1495VT">VT</a>);</td></tr>
<tr><th id="8243">8243</th><td></td></tr>
<tr><th id="8244">8244</th><td>  <b>if</b> (<a class="local col6 ref" href="#1496C" title='C' data-ref="1496C">C</a>.<a class="ref" href="../../../include/llvm/ADT/APFloat.h.html#_ZNK4llvm7APFloat5isNaNEv" title='llvm::APFloat::isNaN' data-ref="_ZNK4llvm7APFloat5isNaNEv">isNaN</a>()) {</td></tr>
<tr><th id="8245">8245</th><td>    <a class="type" href="../../../include/llvm/ADT/APFloat.h.html#llvm::APFloat" title='llvm::APFloat' data-ref="llvm::APFloat">APFloat</a> <dfn class="local col7 decl" id="1497CanonicalQNaN" title='CanonicalQNaN' data-type='llvm::APFloat' data-ref="1497CanonicalQNaN">CanonicalQNaN</dfn> = <a class="type" href="../../../include/llvm/ADT/APFloat.h.html#llvm::APFloat" title='llvm::APFloat' data-ref="llvm::APFloat">APFloat</a>::<a class="ref" href="../../../include/llvm/ADT/APFloat.h.html#_ZN4llvm7APFloat7getQNaNERKNS_12fltSemanticsEbPKNS_5APIntE" title='llvm::APFloat::getQNaN' data-ref="_ZN4llvm7APFloat7getQNaNERKNS_12fltSemanticsEbPKNS_5APIntE">getQNaN</a>(<a class="local col6 ref" href="#1496C" title='C' data-ref="1496C">C</a>.<a class="ref" href="../../../include/llvm/ADT/APFloat.h.html#_ZNK4llvm7APFloat12getSemanticsEv" title='llvm::APFloat::getSemantics' data-ref="_ZNK4llvm7APFloat12getSemanticsEv">getSemantics</a>());</td></tr>
<tr><th id="8246">8246</th><td>    <b>if</b> (<a class="local col6 ref" href="#1496C" title='C' data-ref="1496C">C</a>.<a class="ref" href="../../../include/llvm/ADT/APFloat.h.html#_ZNK4llvm7APFloat11isSignalingEv" title='llvm::APFloat::isSignaling' data-ref="_ZNK4llvm7APFloat11isSignalingEv">isSignaling</a>()) {</td></tr>
<tr><th id="8247">8247</th><td>      <i>// Quiet a signaling NaN.</i></td></tr>
<tr><th id="8248">8248</th><td><i>      // FIXME: Is this supposed to preserve payload bits?</i></td></tr>
<tr><th id="8249">8249</th><td>      <b>return</b> <a class="local col3 ref" href="#1493DAG" title='DAG' data-ref="1493DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG13getConstantFPERKNS_7APFloatERKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getConstantFP' data-ref="_ZN4llvm12SelectionDAG13getConstantFPERKNS_7APFloatERKNS_5SDLocENS_3EVTEb">getConstantFP</a>(<a class="local col7 ref" href="#1497CanonicalQNaN" title='CanonicalQNaN' data-ref="1497CanonicalQNaN">CanonicalQNaN</a>, <a class="local col4 ref" href="#1494SL" title='SL' data-ref="1494SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col5 ref" href="#1495VT" title='VT' data-ref="1495VT">VT</a>);</td></tr>
<tr><th id="8250">8250</th><td>    }</td></tr>
<tr><th id="8251">8251</th><td></td></tr>
<tr><th id="8252">8252</th><td>    <i>// Make sure it is the canonical NaN bitpattern.</i></td></tr>
<tr><th id="8253">8253</th><td><i>    //</i></td></tr>
<tr><th id="8254">8254</th><td><i>    // TODO: Can we use -1 as the canonical NaN value since it's an inline</i></td></tr>
<tr><th id="8255">8255</th><td><i>    // immediate?</i></td></tr>
<tr><th id="8256">8256</th><td>    <b>if</b> (<a class="local col6 ref" href="#1496C" title='C' data-ref="1496C">C</a>.<a class="ref" href="../../../include/llvm/ADT/APFloat.h.html#_ZNK4llvm7APFloat14bitcastToAPIntEv" title='llvm::APFloat::bitcastToAPInt' data-ref="_ZNK4llvm7APFloat14bitcastToAPIntEv">bitcastToAPInt</a>() <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APIntneERKS0_" title='llvm::APInt::operator!=' data-ref="_ZNK4llvm5APIntneERKS0_">!=</a> <a class="local col7 ref" href="#1497CanonicalQNaN" title='CanonicalQNaN' data-ref="1497CanonicalQNaN">CanonicalQNaN</a>.<a class="ref" href="../../../include/llvm/ADT/APFloat.h.html#_ZNK4llvm7APFloat14bitcastToAPIntEv" title='llvm::APFloat::bitcastToAPInt' data-ref="_ZNK4llvm7APFloat14bitcastToAPIntEv">bitcastToAPInt</a>())</td></tr>
<tr><th id="8257">8257</th><td>      <b>return</b> <a class="local col3 ref" href="#1493DAG" title='DAG' data-ref="1493DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG13getConstantFPERKNS_7APFloatERKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getConstantFP' data-ref="_ZN4llvm12SelectionDAG13getConstantFPERKNS_7APFloatERKNS_5SDLocENS_3EVTEb">getConstantFP</a>(<a class="local col7 ref" href="#1497CanonicalQNaN" title='CanonicalQNaN' data-ref="1497CanonicalQNaN">CanonicalQNaN</a>, <a class="local col4 ref" href="#1494SL" title='SL' data-ref="1494SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col5 ref" href="#1495VT" title='VT' data-ref="1495VT">VT</a>);</td></tr>
<tr><th id="8258">8258</th><td>  }</td></tr>
<tr><th id="8259">8259</th><td></td></tr>
<tr><th id="8260">8260</th><td>  <i>// Already canonical.</i></td></tr>
<tr><th id="8261">8261</th><td>  <b>return</b> <a class="local col3 ref" href="#1493DAG" title='DAG' data-ref="1493DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG13getConstantFPERKNS_7APFloatERKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getConstantFP' data-ref="_ZN4llvm12SelectionDAG13getConstantFPERKNS_7APFloatERKNS_5SDLocENS_3EVTEb">getConstantFP</a>(<a class="local col6 ref" href="#1496C" title='C' data-ref="1496C">C</a>, <a class="local col4 ref" href="#1494SL" title='SL' data-ref="1494SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col5 ref" href="#1495VT" title='VT' data-ref="1495VT">VT</a>);</td></tr>
<tr><th id="8262">8262</th><td>}</td></tr>
<tr><th id="8263">8263</th><td></td></tr>
<tr><th id="8264">8264</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL21vectorEltWillFoldAwayN4llvm7SDValueE" title='vectorEltWillFoldAway' data-type='bool vectorEltWillFoldAway(llvm::SDValue Op)' data-ref="_ZL21vectorEltWillFoldAwayN4llvm7SDValueE">vectorEltWillFoldAway</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="1498Op" title='Op' data-type='llvm::SDValue' data-ref="1498Op">Op</dfn>) {</td></tr>
<tr><th id="8265">8265</th><td>  <b>return</b> <a class="local col8 ref" href="#1498Op" title='Op' data-ref="1498Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7isUndefEv" title='llvm::SDValue::isUndef' data-ref="_ZNK4llvm7SDValue7isUndefEv">isUndef</a>() || <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantFPSDNode" title='llvm::ConstantFPSDNode' data-ref="llvm::ConstantFPSDNode">ConstantFPSDNode</a>&gt;(<a class="local col8 ref" href="#1498Op" title='Op' data-ref="1498Op">Op</a>);</td></tr>
<tr><th id="8266">8266</th><td>}</td></tr>
<tr><th id="8267">8267</th><td></td></tr>
<tr><th id="8268">8268</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm16SITargetLowering27performFCanonicalizeCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::SITargetLowering::performFCanonicalizeCombine' data-ref="_ZNK4llvm16SITargetLowering27performFCanonicalizeCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">performFCanonicalizeCombine</dfn>(</td></tr>
<tr><th id="8269">8269</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col9 decl" id="1499N" title='N' data-type='llvm::SDNode *' data-ref="1499N">N</dfn>,</td></tr>
<tr><th id="8270">8270</th><td>  <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col0 decl" id="1500DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="1500DCI">DCI</dfn>) <em>const</em> {</td></tr>
<tr><th id="8271">8271</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col1 decl" id="1501DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="1501DAG">DAG</dfn> = <a class="local col0 ref" href="#1500DCI" title='DCI' data-ref="1500DCI">DCI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo::DAG" title='llvm::TargetLowering::DAGCombinerInfo::DAG' data-ref="llvm::TargetLowering::DAGCombinerInfo::DAG">DAG</a>;</td></tr>
<tr><th id="8272">8272</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="1502N0" title='N0' data-type='llvm::SDValue' data-ref="1502N0">N0</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#1499N" title='N' data-ref="1499N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="8273">8273</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col3 decl" id="1503VT" title='VT' data-type='llvm::EVT' data-ref="1503VT">VT</dfn> = <a class="local col9 ref" href="#1499N" title='N' data-ref="1499N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>);</td></tr>
<tr><th id="8274">8274</th><td></td></tr>
<tr><th id="8275">8275</th><td>  <i>// fcanonicalize undef -&gt; qnan</i></td></tr>
<tr><th id="8276">8276</th><td>  <b>if</b> (<a class="local col2 ref" href="#1502N0" title='N0' data-ref="1502N0">N0</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7isUndefEv" title='llvm::SDValue::isUndef' data-ref="_ZNK4llvm7SDValue7isUndefEv">isUndef</a>()) {</td></tr>
<tr><th id="8277">8277</th><td>    <a class="type" href="../../../include/llvm/ADT/APFloat.h.html#llvm::APFloat" title='llvm::APFloat' data-ref="llvm::APFloat">APFloat</a> <dfn class="local col4 decl" id="1504QNaN" title='QNaN' data-type='llvm::APFloat' data-ref="1504QNaN">QNaN</dfn> = <a class="type" href="../../../include/llvm/ADT/APFloat.h.html#llvm::APFloat" title='llvm::APFloat' data-ref="llvm::APFloat">APFloat</a>::<a class="ref" href="../../../include/llvm/ADT/APFloat.h.html#_ZN4llvm7APFloat7getQNaNERKNS_12fltSemanticsEbPKNS_5APIntE" title='llvm::APFloat::getQNaN' data-ref="_ZN4llvm7APFloat7getQNaNERKNS_12fltSemanticsEbPKNS_5APIntE">getQNaN</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a>::<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG21EVTToAPFloatSemanticsENS_3EVTE" title='llvm::SelectionDAG::EVTToAPFloatSemantics' data-ref="_ZN4llvm12SelectionDAG21EVTToAPFloatSemanticsENS_3EVTE">EVTToAPFloatSemantics</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col3 ref" href="#1503VT" title='VT' data-ref="1503VT">VT</a>));</td></tr>
<tr><th id="8278">8278</th><td>    <b>return</b> <a class="local col1 ref" href="#1501DAG" title='DAG' data-ref="1501DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG13getConstantFPERKNS_7APFloatERKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getConstantFP' data-ref="_ZN4llvm12SelectionDAG13getConstantFPERKNS_7APFloatERKNS_5SDLocENS_3EVTEb">getConstantFP</a>(<a class="local col4 ref" href="#1504QNaN" title='QNaN' data-ref="1504QNaN">QNaN</a>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col9 ref" href="#1499N" title='N' data-ref="1499N">N</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col3 ref" href="#1503VT" title='VT' data-ref="1503VT">VT</a>);</td></tr>
<tr><th id="8279">8279</th><td>  }</td></tr>
<tr><th id="8280">8280</th><td></td></tr>
<tr><th id="8281">8281</th><td>  <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantFPSDNode" title='llvm::ConstantFPSDNode' data-ref="llvm::ConstantFPSDNode">ConstantFPSDNode</a> *<dfn class="local col5 decl" id="1505CFP" title='CFP' data-type='llvm::ConstantFPSDNode *' data-ref="1505CFP"><a class="local col5 ref" href="#1505CFP" title='CFP' data-ref="1505CFP">CFP</a></dfn> = <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm21isConstOrConstSplatFPENS_7SDValueEb" title='llvm::isConstOrConstSplatFP' data-ref="_ZN4llvm21isConstOrConstSplatFPENS_7SDValueEb">isConstOrConstSplatFP</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#1502N0" title='N0' data-ref="1502N0">N0</a>)) {</td></tr>
<tr><th id="8282">8282</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col6 decl" id="1506VT" title='VT' data-type='llvm::EVT' data-ref="1506VT">VT</dfn> = <a class="local col9 ref" href="#1499N" title='N' data-ref="1499N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>);</td></tr>
<tr><th id="8283">8283</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm16SITargetLowering22getCanonicalConstantFPERNS_12SelectionDAGERKNS_5SDLocENS_3EVTERKNS_7APFloatE" title='llvm::SITargetLowering::getCanonicalConstantFP' data-ref="_ZNK4llvm16SITargetLowering22getCanonicalConstantFPERNS_12SelectionDAGERKNS_5SDLocENS_3EVTERKNS_7APFloatE">getCanonicalConstantFP</a>(<span class='refarg'><a class="local col1 ref" href="#1501DAG" title='DAG' data-ref="1501DAG">DAG</a></span>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col9 ref" href="#1499N" title='N' data-ref="1499N">N</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col6 ref" href="#1506VT" title='VT' data-ref="1506VT">VT</a>, <a class="local col5 ref" href="#1505CFP" title='CFP' data-ref="1505CFP">CFP</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm16ConstantFPSDNode11getValueAPFEv" title='llvm::ConstantFPSDNode::getValueAPF' data-ref="_ZNK4llvm16ConstantFPSDNode11getValueAPFEv">getValueAPF</a>());</td></tr>
<tr><th id="8284">8284</th><td>  }</td></tr>
<tr><th id="8285">8285</th><td></td></tr>
<tr><th id="8286">8286</th><td>  <i>// fcanonicalize (build_vector x, k) -&gt; build_vector (fcanonicalize x),</i></td></tr>
<tr><th id="8287">8287</th><td><i>  //                                                   (fcanonicalize k)</i></td></tr>
<tr><th id="8288">8288</th><td><i>  //</i></td></tr>
<tr><th id="8289">8289</th><td><i>  // fcanonicalize (build_vector x, undef) -&gt; build_vector (fcanonicalize x), 0</i></td></tr>
<tr><th id="8290">8290</th><td><i></i></td></tr>
<tr><th id="8291">8291</th><td><i>  // TODO: This could be better with wider vectors that will be split to v2f16,</i></td></tr>
<tr><th id="8292">8292</th><td><i>  // and to consider uses since there aren't that many packed operations.</i></td></tr>
<tr><th id="8293">8293</th><td>  <b>if</b> (<a class="local col2 ref" href="#1502N0" title='N0' data-ref="1502N0">N0</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BUILD_VECTOR" title='llvm::ISD::NodeType::BUILD_VECTOR' data-ref="llvm::ISD::NodeType::BUILD_VECTOR">BUILD_VECTOR</a> &amp;&amp; <a class="local col3 ref" href="#1503VT" title='VT' data-ref="1503VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f16" title='llvm::MVT::SimpleValueType::v2f16' data-ref="llvm::MVT::SimpleValueType::v2f16">v2f16</a> &amp;&amp;</td></tr>
<tr><th id="8294">8294</th><td>      <a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase11isTypeLegalENS_3EVTE" title='llvm::TargetLoweringBase::isTypeLegal' data-ref="_ZNK4llvm18TargetLoweringBase11isTypeLegalENS_3EVTE">isTypeLegal</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f16" title='llvm::MVT::SimpleValueType::v2f16' data-ref="llvm::MVT::SimpleValueType::v2f16">v2f16</a>)) {</td></tr>
<tr><th id="8295">8295</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col7 decl" id="1507SL" title='SL' data-type='llvm::SDLoc' data-ref="1507SL">SL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col9 ref" href="#1499N" title='N' data-ref="1499N">N</a>);</td></tr>
<tr><th id="8296">8296</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev"></a><dfn class="local col8 decl" id="1508NewElts" title='NewElts' data-type='llvm::SDValue [2]' data-ref="1508NewElts">NewElts</dfn>[<var>2</var>];</td></tr>
<tr><th id="8297">8297</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="1509Lo" title='Lo' data-type='llvm::SDValue' data-ref="1509Lo">Lo</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#1502N0" title='N0' data-ref="1502N0">N0</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="8298">8298</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="1510Hi" title='Hi' data-type='llvm::SDValue' data-ref="1510Hi">Hi</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#1502N0" title='N0' data-ref="1502N0">N0</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="8299">8299</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col1 decl" id="1511EltVT" title='EltVT' data-type='llvm::EVT' data-ref="1511EltVT">EltVT</dfn> = <a class="local col9 ref" href="#1509Lo" title='Lo' data-ref="1509Lo">Lo</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>();</td></tr>
<tr><th id="8300">8300</th><td></td></tr>
<tr><th id="8301">8301</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL21vectorEltWillFoldAwayN4llvm7SDValueE" title='vectorEltWillFoldAway' data-use='c' data-ref="_ZL21vectorEltWillFoldAwayN4llvm7SDValueE">vectorEltWillFoldAway</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#1509Lo" title='Lo' data-ref="1509Lo">Lo</a>) || <a class="tu ref" href="#_ZL21vectorEltWillFoldAwayN4llvm7SDValueE" title='vectorEltWillFoldAway' data-use='c' data-ref="_ZL21vectorEltWillFoldAwayN4llvm7SDValueE">vectorEltWillFoldAway</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#1510Hi" title='Hi' data-ref="1510Hi">Hi</a>)) {</td></tr>
<tr><th id="8302">8302</th><td>      <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="1512I" title='I' data-type='unsigned int' data-ref="1512I">I</dfn> = <var>0</var>; <a class="local col2 ref" href="#1512I" title='I' data-ref="1512I">I</a> != <var>2</var>; ++<a class="local col2 ref" href="#1512I" title='I' data-ref="1512I">I</a>) {</td></tr>
<tr><th id="8303">8303</th><td>        <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="1513Op" title='Op' data-type='llvm::SDValue' data-ref="1513Op">Op</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#1502N0" title='N0' data-ref="1502N0">N0</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#1512I" title='I' data-ref="1512I">I</a>);</td></tr>
<tr><th id="8304">8304</th><td>        <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantFPSDNode" title='llvm::ConstantFPSDNode' data-ref="llvm::ConstantFPSDNode">ConstantFPSDNode</a> *<dfn class="local col4 decl" id="1514CFP" title='CFP' data-type='llvm::ConstantFPSDNode *' data-ref="1514CFP"><a class="local col4 ref" href="#1514CFP" title='CFP' data-ref="1514CFP">CFP</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantFPSDNode" title='llvm::ConstantFPSDNode' data-ref="llvm::ConstantFPSDNode">ConstantFPSDNode</a>&gt;(<span class='refarg'><a class="local col3 ref" href="#1513Op" title='Op' data-ref="1513Op">Op</a></span>)) {</td></tr>
<tr><th id="8305">8305</th><td>          <a class="local col8 ref" href="#1508NewElts" title='NewElts' data-ref="1508NewElts">NewElts</a>[<a class="local col2 ref" href="#1512I" title='I' data-ref="1512I">I</a>] <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="#_ZNK4llvm16SITargetLowering22getCanonicalConstantFPERNS_12SelectionDAGERKNS_5SDLocENS_3EVTERKNS_7APFloatE" title='llvm::SITargetLowering::getCanonicalConstantFP' data-ref="_ZNK4llvm16SITargetLowering22getCanonicalConstantFPERNS_12SelectionDAGERKNS_5SDLocENS_3EVTERKNS_7APFloatE">getCanonicalConstantFP</a>(<span class='refarg'><a class="local col1 ref" href="#1501DAG" title='DAG' data-ref="1501DAG">DAG</a></span>, <a class="local col7 ref" href="#1507SL" title='SL' data-ref="1507SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col1 ref" href="#1511EltVT" title='EltVT' data-ref="1511EltVT">EltVT</a>,</td></tr>
<tr><th id="8306">8306</th><td>                                              <a class="local col4 ref" href="#1514CFP" title='CFP' data-ref="1514CFP">CFP</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm16ConstantFPSDNode11getValueAPFEv" title='llvm::ConstantFPSDNode::getValueAPF' data-ref="_ZNK4llvm16ConstantFPSDNode11getValueAPFEv">getValueAPF</a>());</td></tr>
<tr><th id="8307">8307</th><td>        } <b>else</b> <b>if</b> (<a class="local col3 ref" href="#1513Op" title='Op' data-ref="1513Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7isUndefEv" title='llvm::SDValue::isUndef' data-ref="_ZNK4llvm7SDValue7isUndefEv">isUndef</a>()) {</td></tr>
<tr><th id="8308">8308</th><td>          <i>// Handled below based on what the other operand is.</i></td></tr>
<tr><th id="8309">8309</th><td>          <a class="local col8 ref" href="#1508NewElts" title='NewElts' data-ref="1508NewElts">NewElts</a>[<a class="local col2 ref" href="#1512I" title='I' data-ref="1512I">I</a>] <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col3 ref" href="#1513Op" title='Op' data-ref="1513Op">Op</a>;</td></tr>
<tr><th id="8310">8310</th><td>        } <b>else</b> {</td></tr>
<tr><th id="8311">8311</th><td>          <a class="local col8 ref" href="#1508NewElts" title='NewElts' data-ref="1508NewElts">NewElts</a>[<a class="local col2 ref" href="#1512I" title='I' data-ref="1512I">I</a>] <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col1 ref" href="#1501DAG" title='DAG' data-ref="1501DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FCANONICALIZE" title='llvm::ISD::NodeType::FCANONICALIZE' data-ref="llvm::ISD::NodeType::FCANONICALIZE">FCANONICALIZE</a>, <a class="local col7 ref" href="#1507SL" title='SL' data-ref="1507SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col1 ref" href="#1511EltVT" title='EltVT' data-ref="1511EltVT">EltVT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#1513Op" title='Op' data-ref="1513Op">Op</a>);</td></tr>
<tr><th id="8312">8312</th><td>        }</td></tr>
<tr><th id="8313">8313</th><td>      }</td></tr>
<tr><th id="8314">8314</th><td></td></tr>
<tr><th id="8315">8315</th><td>      <i>// If one half is undef, and one is constant, perfer a splat vector rather</i></td></tr>
<tr><th id="8316">8316</th><td><i>      // than the normal qNaN. If it's a register, prefer 0.0 since that's</i></td></tr>
<tr><th id="8317">8317</th><td><i>      // cheaper to use and may be free with a packed operation.</i></td></tr>
<tr><th id="8318">8318</th><td>      <b>if</b> (<a class="local col8 ref" href="#1508NewElts" title='NewElts' data-ref="1508NewElts">NewElts</a>[<var>0</var>].<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7isUndefEv" title='llvm::SDValue::isUndef' data-ref="_ZNK4llvm7SDValue7isUndefEv">isUndef</a>()) {</td></tr>
<tr><th id="8319">8319</th><td>        <b>if</b> (<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantFPSDNode" title='llvm::ConstantFPSDNode' data-ref="llvm::ConstantFPSDNode">ConstantFPSDNode</a>&gt;(<a class="local col8 ref" href="#1508NewElts" title='NewElts' data-ref="1508NewElts">NewElts</a>[<var>1</var>]))</td></tr>
<tr><th id="8320">8320</th><td>          <a class="local col8 ref" href="#1508NewElts" title='NewElts' data-ref="1508NewElts">NewElts</a>[<var>0</var>] <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantFPSDNode" title='llvm::ConstantFPSDNode' data-ref="llvm::ConstantFPSDNode">ConstantFPSDNode</a>&gt;(<a class="local col8 ref" href="#1508NewElts" title='NewElts' data-ref="1508NewElts">NewElts</a>[<var>1</var>]) ?</td></tr>
<tr><th id="8321">8321</th><td>            <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#1508NewElts" title='NewElts' data-ref="1508NewElts">NewElts</a>[<var>1</var>]: <a class="local col1 ref" href="#1501DAG" title='DAG' data-ref="1501DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG13getConstantFPEdRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getConstantFP' data-ref="_ZN4llvm12SelectionDAG13getConstantFPEdRKNS_5SDLocENS_3EVTEb">getConstantFP</a>(<var>0.0f</var>, <a class="local col7 ref" href="#1507SL" title='SL' data-ref="1507SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col1 ref" href="#1511EltVT" title='EltVT' data-ref="1511EltVT">EltVT</a>);</td></tr>
<tr><th id="8322">8322</th><td>      }</td></tr>
<tr><th id="8323">8323</th><td></td></tr>
<tr><th id="8324">8324</th><td>      <b>if</b> (<a class="local col8 ref" href="#1508NewElts" title='NewElts' data-ref="1508NewElts">NewElts</a>[<var>1</var>].<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7isUndefEv" title='llvm::SDValue::isUndef' data-ref="_ZNK4llvm7SDValue7isUndefEv">isUndef</a>()) {</td></tr>
<tr><th id="8325">8325</th><td>        <a class="local col8 ref" href="#1508NewElts" title='NewElts' data-ref="1508NewElts">NewElts</a>[<var>1</var>] <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantFPSDNode" title='llvm::ConstantFPSDNode' data-ref="llvm::ConstantFPSDNode">ConstantFPSDNode</a>&gt;(<a class="local col8 ref" href="#1508NewElts" title='NewElts' data-ref="1508NewElts">NewElts</a>[<var>0</var>]) ?</td></tr>
<tr><th id="8326">8326</th><td>          <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#1508NewElts" title='NewElts' data-ref="1508NewElts">NewElts</a>[<var>0</var>] : <a class="local col1 ref" href="#1501DAG" title='DAG' data-ref="1501DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG13getConstantFPEdRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getConstantFP' data-ref="_ZN4llvm12SelectionDAG13getConstantFPEdRKNS_5SDLocENS_3EVTEb">getConstantFP</a>(<var>0.0f</var>, <a class="local col7 ref" href="#1507SL" title='SL' data-ref="1507SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col1 ref" href="#1511EltVT" title='EltVT' data-ref="1511EltVT">EltVT</a>);</td></tr>
<tr><th id="8327">8327</th><td>      }</td></tr>
<tr><th id="8328">8328</th><td></td></tr>
<tr><th id="8329">8329</th><td>      <b>return</b> <a class="local col1 ref" href="#1501DAG" title='DAG' data-ref="1501DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getBuildVectorENS_3EVTERKNS_5SDLocENS_8ArrayRefINS_7SDValueEEE" title='llvm::SelectionDAG::getBuildVector' data-ref="_ZN4llvm12SelectionDAG14getBuildVectorENS_3EVTERKNS_5SDLocENS_8ArrayRefINS_7SDValueEEE">getBuildVector</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col3 ref" href="#1503VT" title='VT' data-ref="1503VT">VT</a>, <a class="local col7 ref" href="#1507SL" title='SL' data-ref="1507SL">SL</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERAT__KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERAT__KT_"></a><a class="local col8 ref" href="#1508NewElts" title='NewElts' data-ref="1508NewElts">NewElts</a>);</td></tr>
<tr><th id="8330">8330</th><td>    }</td></tr>
<tr><th id="8331">8331</th><td>  }</td></tr>
<tr><th id="8332">8332</th><td></td></tr>
<tr><th id="8333">8333</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="1515SrcOpc" title='SrcOpc' data-type='unsigned int' data-ref="1515SrcOpc">SrcOpc</dfn> = <a class="local col2 ref" href="#1502N0" title='N0' data-ref="1502N0">N0</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="8334">8334</th><td></td></tr>
<tr><th id="8335">8335</th><td>  <i>// If it's free to do so, push canonicalizes further up the source, which may</i></td></tr>
<tr><th id="8336">8336</th><td><i>  // find a canonical source.</i></td></tr>
<tr><th id="8337">8337</th><td><i>  //</i></td></tr>
<tr><th id="8338">8338</th><td><i>  // TODO: More opcodes. Note this is unsafe for the the _ieee minnum/maxnum for</i></td></tr>
<tr><th id="8339">8339</th><td><i>  // sNaNs.</i></td></tr>
<tr><th id="8340">8340</th><td>  <b>if</b> (<a class="local col5 ref" href="#1515SrcOpc" title='SrcOpc' data-ref="1515SrcOpc">SrcOpc</a> == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMINNUM" title='llvm::ISD::NodeType::FMINNUM' data-ref="llvm::ISD::NodeType::FMINNUM">FMINNUM</a> || <a class="local col5 ref" href="#1515SrcOpc" title='SrcOpc' data-ref="1515SrcOpc">SrcOpc</a> == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMAXNUM" title='llvm::ISD::NodeType::FMAXNUM' data-ref="llvm::ISD::NodeType::FMAXNUM">FMAXNUM</a>) {</td></tr>
<tr><th id="8341">8341</th><td>    <em>auto</em> *<dfn class="local col6 decl" id="1516CRHS" title='CRHS' data-type='llvm::ConstantFPSDNode *' data-ref="1516CRHS">CRHS</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERKT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERKT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantFPSDNode" title='llvm::ConstantFPSDNode' data-ref="llvm::ConstantFPSDNode">ConstantFPSDNode</a>&gt;(<a class="local col2 ref" href="#1502N0" title='N0' data-ref="1502N0">N0</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="8342">8342</th><td>    <b>if</b> (<a class="local col6 ref" href="#1516CRHS" title='CRHS' data-ref="1516CRHS">CRHS</a> &amp;&amp; <a class="local col2 ref" href="#1502N0" title='N0' data-ref="1502N0">N0</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9hasOneUseEv" title='llvm::SDValue::hasOneUse' data-ref="_ZNK4llvm7SDValue9hasOneUseEv">hasOneUse</a>()) {</td></tr>
<tr><th id="8343">8343</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col7 decl" id="1517SL" title='SL' data-type='llvm::SDLoc' data-ref="1517SL">SL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col9 ref" href="#1499N" title='N' data-ref="1499N">N</a>);</td></tr>
<tr><th id="8344">8344</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="1518Canon0" title='Canon0' data-type='llvm::SDValue' data-ref="1518Canon0">Canon0</dfn> = <a class="local col1 ref" href="#1501DAG" title='DAG' data-ref="1501DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FCANONICALIZE" title='llvm::ISD::NodeType::FCANONICALIZE' data-ref="llvm::ISD::NodeType::FCANONICALIZE">FCANONICALIZE</a>, <a class="local col7 ref" href="#1517SL" title='SL' data-ref="1517SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col3 ref" href="#1503VT" title='VT' data-ref="1503VT">VT</a>,</td></tr>
<tr><th id="8345">8345</th><td>                                   <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#1502N0" title='N0' data-ref="1502N0">N0</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="8346">8346</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="1519Canon1" title='Canon1' data-type='llvm::SDValue' data-ref="1519Canon1">Canon1</dfn> = <a class="member" href="#_ZNK4llvm16SITargetLowering22getCanonicalConstantFPERNS_12SelectionDAGERKNS_5SDLocENS_3EVTERKNS_7APFloatE" title='llvm::SITargetLowering::getCanonicalConstantFP' data-ref="_ZNK4llvm16SITargetLowering22getCanonicalConstantFPERNS_12SelectionDAGERKNS_5SDLocENS_3EVTERKNS_7APFloatE">getCanonicalConstantFP</a>(<span class='refarg'><a class="local col1 ref" href="#1501DAG" title='DAG' data-ref="1501DAG">DAG</a></span>, <a class="local col7 ref" href="#1517SL" title='SL' data-ref="1517SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col3 ref" href="#1503VT" title='VT' data-ref="1503VT">VT</a>, <a class="local col6 ref" href="#1516CRHS" title='CRHS' data-ref="1516CRHS">CRHS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm16ConstantFPSDNode11getValueAPFEv" title='llvm::ConstantFPSDNode::getValueAPF' data-ref="_ZNK4llvm16ConstantFPSDNode11getValueAPFEv">getValueAPF</a>());</td></tr>
<tr><th id="8347">8347</th><td>      <a class="local col0 ref" href="#1500DCI" title='DCI' data-ref="1500DCI">DCI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm14TargetLowering15DAGCombinerInfo13AddToWorklistEPNS_6SDNodeE" title='llvm::TargetLowering::DAGCombinerInfo::AddToWorklist' data-ref="_ZN4llvm14TargetLowering15DAGCombinerInfo13AddToWorklistEPNS_6SDNodeE">AddToWorklist</a>(<a class="local col8 ref" href="#1518Canon0" title='Canon0' data-ref="1518Canon0">Canon0</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>());</td></tr>
<tr><th id="8348">8348</th><td></td></tr>
<tr><th id="8349">8349</th><td>      <b>return</b> <a class="local col1 ref" href="#1501DAG" title='DAG' data-ref="1501DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<a class="local col2 ref" href="#1502N0" title='N0' data-ref="1502N0">N0</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>(), <a class="local col7 ref" href="#1517SL" title='SL' data-ref="1517SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col3 ref" href="#1503VT" title='VT' data-ref="1503VT">VT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#1518Canon0" title='Canon0' data-ref="1518Canon0">Canon0</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#1519Canon1" title='Canon1' data-ref="1519Canon1">Canon1</a>);</td></tr>
<tr><th id="8350">8350</th><td>    }</td></tr>
<tr><th id="8351">8351</th><td>  }</td></tr>
<tr><th id="8352">8352</th><td></td></tr>
<tr><th id="8353">8353</th><td>  <b>return</b> <a class="member" href="#_ZNK4llvm16SITargetLowering15isCanonicalizedERNS_12SelectionDAGENS_7SDValueEj" title='llvm::SITargetLowering::isCanonicalized' data-ref="_ZNK4llvm16SITargetLowering15isCanonicalizedERNS_12SelectionDAGENS_7SDValueEj">isCanonicalized</a>(<span class='refarg'><a class="local col1 ref" href="#1501DAG" title='DAG' data-ref="1501DAG">DAG</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#1502N0" title='N0' data-ref="1502N0">N0</a>) ? <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#1502N0" title='N0' data-ref="1502N0">N0</a> : <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="8354">8354</th><td>}</td></tr>
<tr><th id="8355">8355</th><td></td></tr>
<tr><th id="8356">8356</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL22minMaxOpcToMin3Max3Opcj" title='minMaxOpcToMin3Max3Opc' data-type='unsigned int minMaxOpcToMin3Max3Opc(unsigned int Opc)' data-ref="_ZL22minMaxOpcToMin3Max3Opcj">minMaxOpcToMin3Max3Opc</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="1520Opc" title='Opc' data-type='unsigned int' data-ref="1520Opc">Opc</dfn>) {</td></tr>
<tr><th id="8357">8357</th><td>  <b>switch</b> (<a class="local col0 ref" href="#1520Opc" title='Opc' data-ref="1520Opc">Opc</a>) {</td></tr>
<tr><th id="8358">8358</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMAXNUM" title='llvm::ISD::NodeType::FMAXNUM' data-ref="llvm::ISD::NodeType::FMAXNUM">FMAXNUM</a>:</td></tr>
<tr><th id="8359">8359</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMAXNUM_IEEE" title='llvm::ISD::NodeType::FMAXNUM_IEEE' data-ref="llvm::ISD::NodeType::FMAXNUM_IEEE">FMAXNUM_IEEE</a>:</td></tr>
<tr><th id="8360">8360</th><td>    <b>return</b> <span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::FMAX3" title='llvm::AMDGPUISD::NodeType::FMAX3' data-ref="llvm::AMDGPUISD::NodeType::FMAX3">FMAX3</a>;</td></tr>
<tr><th id="8361">8361</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SMAX" title='llvm::ISD::NodeType::SMAX' data-ref="llvm::ISD::NodeType::SMAX">SMAX</a>:</td></tr>
<tr><th id="8362">8362</th><td>    <b>return</b> <span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::SMAX3" title='llvm::AMDGPUISD::NodeType::SMAX3' data-ref="llvm::AMDGPUISD::NodeType::SMAX3">SMAX3</a>;</td></tr>
<tr><th id="8363">8363</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::UMAX" title='llvm::ISD::NodeType::UMAX' data-ref="llvm::ISD::NodeType::UMAX">UMAX</a>:</td></tr>
<tr><th id="8364">8364</th><td>    <b>return</b> <span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::UMAX3" title='llvm::AMDGPUISD::NodeType::UMAX3' data-ref="llvm::AMDGPUISD::NodeType::UMAX3">UMAX3</a>;</td></tr>
<tr><th id="8365">8365</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMINNUM" title='llvm::ISD::NodeType::FMINNUM' data-ref="llvm::ISD::NodeType::FMINNUM">FMINNUM</a>:</td></tr>
<tr><th id="8366">8366</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMINNUM_IEEE" title='llvm::ISD::NodeType::FMINNUM_IEEE' data-ref="llvm::ISD::NodeType::FMINNUM_IEEE">FMINNUM_IEEE</a>:</td></tr>
<tr><th id="8367">8367</th><td>    <b>return</b> <span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::FMIN3" title='llvm::AMDGPUISD::NodeType::FMIN3' data-ref="llvm::AMDGPUISD::NodeType::FMIN3">FMIN3</a>;</td></tr>
<tr><th id="8368">8368</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SMIN" title='llvm::ISD::NodeType::SMIN' data-ref="llvm::ISD::NodeType::SMIN">SMIN</a>:</td></tr>
<tr><th id="8369">8369</th><td>    <b>return</b> <span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::SMIN3" title='llvm::AMDGPUISD::NodeType::SMIN3' data-ref="llvm::AMDGPUISD::NodeType::SMIN3">SMIN3</a>;</td></tr>
<tr><th id="8370">8370</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::UMIN" title='llvm::ISD::NodeType::UMIN' data-ref="llvm::ISD::NodeType::UMIN">UMIN</a>:</td></tr>
<tr><th id="8371">8371</th><td>    <b>return</b> <span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::UMIN3" title='llvm::AMDGPUISD::NodeType::UMIN3' data-ref="llvm::AMDGPUISD::NodeType::UMIN3">UMIN3</a>;</td></tr>
<tr><th id="8372">8372</th><td>  <b>default</b>:</td></tr>
<tr><th id="8373">8373</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Not a min/max opcode&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIISelLowering.cpp&quot;, 8373)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Not a min/max opcode"</q>);</td></tr>
<tr><th id="8374">8374</th><td>  }</td></tr>
<tr><th id="8375">8375</th><td>}</td></tr>
<tr><th id="8376">8376</th><td></td></tr>
<tr><th id="8377">8377</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm16SITargetLowering24performIntMed3ImmCombineERNS_12SelectionDAGERKNS_5SDLocENS_7SDValueES6_b" title='llvm::SITargetLowering::performIntMed3ImmCombine' data-ref="_ZNK4llvm16SITargetLowering24performIntMed3ImmCombineERNS_12SelectionDAGERKNS_5SDLocENS_7SDValueES6_b">performIntMed3ImmCombine</dfn>(</td></tr>
<tr><th id="8378">8378</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col1 decl" id="1521DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="1521DAG">DAG</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col2 decl" id="1522SL" title='SL' data-type='const llvm::SDLoc &amp;' data-ref="1522SL">SL</dfn>,</td></tr>
<tr><th id="8379">8379</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="1523Op0" title='Op0' data-type='llvm::SDValue' data-ref="1523Op0">Op0</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="1524Op1" title='Op1' data-type='llvm::SDValue' data-ref="1524Op1">Op1</dfn>, <em>bool</em> <dfn class="local col5 decl" id="1525Signed" title='Signed' data-type='bool' data-ref="1525Signed">Signed</dfn>) <em>const</em> {</td></tr>
<tr><th id="8380">8380</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a> *<dfn class="local col6 decl" id="1526K1" title='K1' data-type='llvm::ConstantSDNode *' data-ref="1526K1">K1</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<span class='refarg'><a class="local col4 ref" href="#1524Op1" title='Op1' data-ref="1524Op1">Op1</a></span>);</td></tr>
<tr><th id="8381">8381</th><td>  <b>if</b> (!<a class="local col6 ref" href="#1526K1" title='K1' data-ref="1526K1">K1</a>)</td></tr>
<tr><th id="8382">8382</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="8383">8383</th><td></td></tr>
<tr><th id="8384">8384</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a> *<dfn class="local col7 decl" id="1527K0" title='K0' data-type='llvm::ConstantSDNode *' data-ref="1527K0">K0</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERKT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERKT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col3 ref" href="#1523Op0" title='Op0' data-ref="1523Op0">Op0</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="8385">8385</th><td>  <b>if</b> (!<a class="local col7 ref" href="#1527K0" title='K0' data-ref="1527K0">K0</a>)</td></tr>
<tr><th id="8386">8386</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="8387">8387</th><td></td></tr>
<tr><th id="8388">8388</th><td>  <b>if</b> (<a class="local col5 ref" href="#1525Signed" title='Signed' data-ref="1525Signed">Signed</a>) {</td></tr>
<tr><th id="8389">8389</th><td>    <b>if</b> (<a class="local col7 ref" href="#1527K0" title='K0' data-ref="1527K0">K0</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode13getAPIntValueEv" title='llvm::ConstantSDNode::getAPIntValue' data-ref="_ZNK4llvm14ConstantSDNode13getAPIntValueEv">getAPIntValue</a>().<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt3sgeERKS0_" title='llvm::APInt::sge' data-ref="_ZNK4llvm5APInt3sgeERKS0_">sge</a>(<a class="local col6 ref" href="#1526K1" title='K1' data-ref="1526K1">K1</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode13getAPIntValueEv" title='llvm::ConstantSDNode::getAPIntValue' data-ref="_ZNK4llvm14ConstantSDNode13getAPIntValueEv">getAPIntValue</a>()))</td></tr>
<tr><th id="8390">8390</th><td>      <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="8391">8391</th><td>  } <b>else</b> {</td></tr>
<tr><th id="8392">8392</th><td>    <b>if</b> (<a class="local col7 ref" href="#1527K0" title='K0' data-ref="1527K0">K0</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode13getAPIntValueEv" title='llvm::ConstantSDNode::getAPIntValue' data-ref="_ZNK4llvm14ConstantSDNode13getAPIntValueEv">getAPIntValue</a>().<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt3ugeERKS0_" title='llvm::APInt::uge' data-ref="_ZNK4llvm5APInt3ugeERKS0_">uge</a>(<a class="local col6 ref" href="#1526K1" title='K1' data-ref="1526K1">K1</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode13getAPIntValueEv" title='llvm::ConstantSDNode::getAPIntValue' data-ref="_ZNK4llvm14ConstantSDNode13getAPIntValueEv">getAPIntValue</a>()))</td></tr>
<tr><th id="8393">8393</th><td>      <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="8394">8394</th><td>  }</td></tr>
<tr><th id="8395">8395</th><td></td></tr>
<tr><th id="8396">8396</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col8 decl" id="1528VT" title='VT' data-type='llvm::EVT' data-ref="1528VT">VT</dfn> = <a class="local col7 ref" href="#1527K0" title='K0' data-ref="1527K0">K0</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>);</td></tr>
<tr><th id="8397">8397</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="1529Med3Opc" title='Med3Opc' data-type='unsigned int' data-ref="1529Med3Opc">Med3Opc</dfn> = <a class="local col5 ref" href="#1525Signed" title='Signed' data-ref="1525Signed">Signed</a> ? <span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::SMED3" title='llvm::AMDGPUISD::NodeType::SMED3' data-ref="llvm::AMDGPUISD::NodeType::SMED3">SMED3</a> : <span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::UMED3" title='llvm::AMDGPUISD::NodeType::UMED3' data-ref="llvm::AMDGPUISD::NodeType::UMED3">UMED3</a>;</td></tr>
<tr><th id="8398">8398</th><td>  <b>if</b> (<a class="local col8 ref" href="#1528VT" title='VT' data-ref="1528VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a> || (<a class="local col8 ref" href="#1528VT" title='VT' data-ref="1528VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a> &amp;&amp; <a class="member" href="SIISelLowering.h.html#llvm::SITargetLowering::Subtarget" title='llvm::SITargetLowering::Subtarget' data-ref="llvm::SITargetLowering::Subtarget">Subtarget</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget10hasMed3_16Ev" title='llvm::GCNSubtarget::hasMed3_16' data-ref="_ZNK4llvm12GCNSubtarget10hasMed3_16Ev">hasMed3_16</a>())) {</td></tr>
<tr><th id="8399">8399</th><td>    <b>return</b> <a class="local col1 ref" href="#1521DAG" title='DAG' data-ref="1521DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_NS_11SDNodeFlagsE">getNode</a>(<a class="local col9 ref" href="#1529Med3Opc" title='Med3Opc' data-ref="1529Med3Opc">Med3Opc</a>, <a class="local col2 ref" href="#1522SL" title='SL' data-ref="1522SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col8 ref" href="#1528VT" title='VT' data-ref="1528VT">VT</a>,</td></tr>
<tr><th id="8400">8400</th><td>                       <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#1523Op0" title='Op0' data-ref="1523Op0">Op0</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>), <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col7 ref" href="#1527K0" title='K0' data-ref="1527K0">K0</a>, <var>0</var>), <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col6 ref" href="#1526K1" title='K1' data-ref="1526K1">K1</a>, <var>0</var>));</td></tr>
<tr><th id="8401">8401</th><td>  }</td></tr>
<tr><th id="8402">8402</th><td></td></tr>
<tr><th id="8403">8403</th><td>  <i>// If there isn't a 16-bit med3 operation, convert to 32-bit.</i></td></tr>
<tr><th id="8404">8404</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col0 decl" id="1530NVT" title='NVT' data-type='llvm::MVT' data-ref="1530NVT">NVT</dfn> = <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>;</td></tr>
<tr><th id="8405">8405</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="1531ExtOp" title='ExtOp' data-type='unsigned int' data-ref="1531ExtOp">ExtOp</dfn> = <a class="local col5 ref" href="#1525Signed" title='Signed' data-ref="1525Signed">Signed</a> ? <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SIGN_EXTEND" title='llvm::ISD::NodeType::SIGN_EXTEND' data-ref="llvm::ISD::NodeType::SIGN_EXTEND">SIGN_EXTEND</a> : <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ZERO_EXTEND" title='llvm::ISD::NodeType::ZERO_EXTEND' data-ref="llvm::ISD::NodeType::ZERO_EXTEND">ZERO_EXTEND</a>;</td></tr>
<tr><th id="8406">8406</th><td></td></tr>
<tr><th id="8407">8407</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="1532Tmp1" title='Tmp1' data-type='llvm::SDValue' data-ref="1532Tmp1">Tmp1</dfn> = <a class="local col1 ref" href="#1521DAG" title='DAG' data-ref="1521DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<a class="local col1 ref" href="#1531ExtOp" title='ExtOp' data-ref="1531ExtOp">ExtOp</a>, <a class="local col2 ref" href="#1522SL" title='SL' data-ref="1522SL">SL</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col0 ref" href="#1530NVT" title='NVT' data-ref="1530NVT">NVT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#1523Op0" title='Op0' data-ref="1523Op0">Op0</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="8408">8408</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="1533Tmp2" title='Tmp2' data-type='llvm::SDValue' data-ref="1533Tmp2">Tmp2</dfn> = <a class="local col1 ref" href="#1521DAG" title='DAG' data-ref="1521DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<a class="local col1 ref" href="#1531ExtOp" title='ExtOp' data-ref="1531ExtOp">ExtOp</a>, <a class="local col2 ref" href="#1522SL" title='SL' data-ref="1522SL">SL</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col0 ref" href="#1530NVT" title='NVT' data-ref="1530NVT">NVT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#1523Op0" title='Op0' data-ref="1523Op0">Op0</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="8409">8409</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="1534Tmp3" title='Tmp3' data-type='llvm::SDValue' data-ref="1534Tmp3">Tmp3</dfn> = <a class="local col1 ref" href="#1521DAG" title='DAG' data-ref="1521DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<a class="local col1 ref" href="#1531ExtOp" title='ExtOp' data-ref="1531ExtOp">ExtOp</a>, <a class="local col2 ref" href="#1522SL" title='SL' data-ref="1522SL">SL</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col0 ref" href="#1530NVT" title='NVT' data-ref="1530NVT">NVT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#1524Op1" title='Op1' data-ref="1524Op1">Op1</a>);</td></tr>
<tr><th id="8410">8410</th><td></td></tr>
<tr><th id="8411">8411</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="1535Med3" title='Med3' data-type='llvm::SDValue' data-ref="1535Med3">Med3</dfn> = <a class="local col1 ref" href="#1521DAG" title='DAG' data-ref="1521DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_NS_11SDNodeFlagsE">getNode</a>(<a class="local col9 ref" href="#1529Med3Opc" title='Med3Opc' data-ref="1529Med3Opc">Med3Opc</a>, <a class="local col2 ref" href="#1522SL" title='SL' data-ref="1522SL">SL</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col0 ref" href="#1530NVT" title='NVT' data-ref="1530NVT">NVT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#1532Tmp1" title='Tmp1' data-ref="1532Tmp1">Tmp1</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#1533Tmp2" title='Tmp2' data-ref="1533Tmp2">Tmp2</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#1534Tmp3" title='Tmp3' data-ref="1534Tmp3">Tmp3</a>);</td></tr>
<tr><th id="8412">8412</th><td>  <b>return</b> <a class="local col1 ref" href="#1521DAG" title='DAG' data-ref="1521DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::TRUNCATE" title='llvm::ISD::NodeType::TRUNCATE' data-ref="llvm::ISD::NodeType::TRUNCATE">TRUNCATE</a>, <a class="local col2 ref" href="#1522SL" title='SL' data-ref="1522SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col8 ref" href="#1528VT" title='VT' data-ref="1528VT">VT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#1535Med3" title='Med3' data-ref="1535Med3">Med3</a>);</td></tr>
<tr><th id="8413">8413</th><td>}</td></tr>
<tr><th id="8414">8414</th><td></td></tr>
<tr><th id="8415">8415</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantFPSDNode" title='llvm::ConstantFPSDNode' data-ref="llvm::ConstantFPSDNode">ConstantFPSDNode</a> *<dfn class="tu decl def" id="_ZL18getSplatConstantFPN4llvm7SDValueE" title='getSplatConstantFP' data-type='llvm::ConstantFPSDNode * getSplatConstantFP(llvm::SDValue Op)' data-ref="_ZL18getSplatConstantFPN4llvm7SDValueE">getSplatConstantFP</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="1536Op" title='Op' data-type='llvm::SDValue' data-ref="1536Op">Op</dfn>) {</td></tr>
<tr><th id="8416">8416</th><td>  <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantFPSDNode" title='llvm::ConstantFPSDNode' data-ref="llvm::ConstantFPSDNode">ConstantFPSDNode</a> *<dfn class="local col7 decl" id="1537C" title='C' data-type='llvm::ConstantFPSDNode *' data-ref="1537C"><a class="local col7 ref" href="#1537C" title='C' data-ref="1537C">C</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantFPSDNode" title='llvm::ConstantFPSDNode' data-ref="llvm::ConstantFPSDNode">ConstantFPSDNode</a>&gt;(<span class='refarg'><a class="local col6 ref" href="#1536Op" title='Op' data-ref="1536Op">Op</a></span>))</td></tr>
<tr><th id="8417">8417</th><td>    <b>return</b> <a class="local col7 ref" href="#1537C" title='C' data-ref="1537C">C</a>;</td></tr>
<tr><th id="8418">8418</th><td></td></tr>
<tr><th id="8419">8419</th><td>  <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::BuildVectorSDNode" title='llvm::BuildVectorSDNode' data-ref="llvm::BuildVectorSDNode">BuildVectorSDNode</a> *<dfn class="local col8 decl" id="1538BV" title='BV' data-type='llvm::BuildVectorSDNode *' data-ref="1538BV"><a class="local col8 ref" href="#1538BV" title='BV' data-ref="1538BV">BV</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::BuildVectorSDNode" title='llvm::BuildVectorSDNode' data-ref="llvm::BuildVectorSDNode">BuildVectorSDNode</a>&gt;(<span class='refarg'><a class="local col6 ref" href="#1536Op" title='Op' data-ref="1536Op">Op</a></span>)) {</td></tr>
<tr><th id="8420">8420</th><td>    <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantFPSDNode" title='llvm::ConstantFPSDNode' data-ref="llvm::ConstantFPSDNode">ConstantFPSDNode</a> *<dfn class="local col9 decl" id="1539C" title='C' data-type='llvm::ConstantFPSDNode *' data-ref="1539C"><a class="local col9 ref" href="#1539C" title='C' data-ref="1539C">C</a></dfn> = <a class="local col8 ref" href="#1538BV" title='BV' data-ref="1538BV">BV</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm17BuildVectorSDNode22getConstantFPSplatNodeEPNS_9BitVectorE" title='llvm::BuildVectorSDNode::getConstantFPSplatNode' data-ref="_ZNK4llvm17BuildVectorSDNode22getConstantFPSplatNodeEPNS_9BitVectorE">getConstantFPSplatNode</a>())</td></tr>
<tr><th id="8421">8421</th><td>      <b>return</b> <a class="local col9 ref" href="#1539C" title='C' data-ref="1539C">C</a>;</td></tr>
<tr><th id="8422">8422</th><td>  }</td></tr>
<tr><th id="8423">8423</th><td></td></tr>
<tr><th id="8424">8424</th><td>  <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="8425">8425</th><td>}</td></tr>
<tr><th id="8426">8426</th><td></td></tr>
<tr><th id="8427">8427</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm16SITargetLowering23performFPMed3ImmCombineERNS_12SelectionDAGERKNS_5SDLocENS_7SDValueES6_" title='llvm::SITargetLowering::performFPMed3ImmCombine' data-ref="_ZNK4llvm16SITargetLowering23performFPMed3ImmCombineERNS_12SelectionDAGERKNS_5SDLocENS_7SDValueES6_">performFPMed3ImmCombine</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col0 decl" id="1540DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="1540DAG">DAG</dfn>,</td></tr>
<tr><th id="8428">8428</th><td>                                                  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col1 decl" id="1541SL" title='SL' data-type='const llvm::SDLoc &amp;' data-ref="1541SL">SL</dfn>,</td></tr>
<tr><th id="8429">8429</th><td>                                                  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="1542Op0" title='Op0' data-type='llvm::SDValue' data-ref="1542Op0">Op0</dfn>,</td></tr>
<tr><th id="8430">8430</th><td>                                                  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="1543Op1" title='Op1' data-type='llvm::SDValue' data-ref="1543Op1">Op1</dfn>) <em>const</em> {</td></tr>
<tr><th id="8431">8431</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantFPSDNode" title='llvm::ConstantFPSDNode' data-ref="llvm::ConstantFPSDNode">ConstantFPSDNode</a> *<dfn class="local col4 decl" id="1544K1" title='K1' data-type='llvm::ConstantFPSDNode *' data-ref="1544K1">K1</dfn> = <a class="tu ref" href="#_ZL18getSplatConstantFPN4llvm7SDValueE" title='getSplatConstantFP' data-use='c' data-ref="_ZL18getSplatConstantFPN4llvm7SDValueE">getSplatConstantFP</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#1543Op1" title='Op1' data-ref="1543Op1">Op1</a>);</td></tr>
<tr><th id="8432">8432</th><td>  <b>if</b> (!<a class="local col4 ref" href="#1544K1" title='K1' data-ref="1544K1">K1</a>)</td></tr>
<tr><th id="8433">8433</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="8434">8434</th><td></td></tr>
<tr><th id="8435">8435</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantFPSDNode" title='llvm::ConstantFPSDNode' data-ref="llvm::ConstantFPSDNode">ConstantFPSDNode</a> *<dfn class="local col5 decl" id="1545K0" title='K0' data-type='llvm::ConstantFPSDNode *' data-ref="1545K0">K0</dfn> = <a class="tu ref" href="#_ZL18getSplatConstantFPN4llvm7SDValueE" title='getSplatConstantFP' data-use='c' data-ref="_ZL18getSplatConstantFPN4llvm7SDValueE">getSplatConstantFP</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#1542Op0" title='Op0' data-ref="1542Op0">Op0</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="8436">8436</th><td>  <b>if</b> (!<a class="local col5 ref" href="#1545K0" title='K0' data-ref="1545K0">K0</a>)</td></tr>
<tr><th id="8437">8437</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="8438">8438</th><td></td></tr>
<tr><th id="8439">8439</th><td>  <i>// Ordered &gt;= (although NaN inputs should have folded away by now).</i></td></tr>
<tr><th id="8440">8440</th><td>  <a class="type" href="../../../include/llvm/ADT/APFloat.h.html#llvm::APFloat" title='llvm::APFloat' data-ref="llvm::APFloat">APFloat</a>::<a class="type" href="../../../include/llvm/ADT/APFloat.h.html#llvm::APFloatBase::cmpResult" title='llvm::APFloatBase::cmpResult' data-ref="llvm::APFloatBase::cmpResult">cmpResult</a> <dfn class="local col6 decl" id="1546Cmp" title='Cmp' data-type='APFloat::cmpResult' data-ref="1546Cmp">Cmp</dfn> = <a class="local col5 ref" href="#1545K0" title='K0' data-ref="1545K0">K0</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm16ConstantFPSDNode11getValueAPFEv" title='llvm::ConstantFPSDNode::getValueAPF' data-ref="_ZNK4llvm16ConstantFPSDNode11getValueAPFEv">getValueAPF</a>().<a class="ref" href="../../../include/llvm/ADT/APFloat.h.html#_ZNK4llvm7APFloat7compareERKS0_" title='llvm::APFloat::compare' data-ref="_ZNK4llvm7APFloat7compareERKS0_">compare</a>(<a class="local col4 ref" href="#1544K1" title='K1' data-ref="1544K1">K1</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm16ConstantFPSDNode11getValueAPFEv" title='llvm::ConstantFPSDNode::getValueAPF' data-ref="_ZNK4llvm16ConstantFPSDNode11getValueAPFEv">getValueAPF</a>());</td></tr>
<tr><th id="8441">8441</th><td>  <b>if</b> (<a class="local col6 ref" href="#1546Cmp" title='Cmp' data-ref="1546Cmp">Cmp</a> == <a class="type" href="../../../include/llvm/ADT/APFloat.h.html#llvm::APFloat" title='llvm::APFloat' data-ref="llvm::APFloat">APFloat</a>::<a class="enum" href="../../../include/llvm/ADT/APFloat.h.html#llvm::APFloatBase::cmpResult::cmpGreaterThan" title='llvm::APFloatBase::cmpResult::cmpGreaterThan' data-ref="llvm::APFloatBase::cmpResult::cmpGreaterThan">cmpGreaterThan</a>)</td></tr>
<tr><th id="8442">8442</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="8443">8443</th><td></td></tr>
<tr><th id="8444">8444</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="1547MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="1547MF">MF</dfn> = <a class="local col0 ref" href="#1540DAG" title='DAG' data-ref="1540DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG18getMachineFunctionEv" title='llvm::SelectionDAG::getMachineFunction' data-ref="_ZNK4llvm12SelectionDAG18getMachineFunctionEv">getMachineFunction</a>();</td></tr>
<tr><th id="8445">8445</th><td>  <em>const</em> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col8 decl" id="1548Info" title='Info' data-type='const llvm::SIMachineFunctionInfo *' data-ref="1548Info">Info</dfn> = <a class="local col7 ref" href="#1547MF" title='MF' data-ref="1547MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZNK4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="8446">8446</th><td></td></tr>
<tr><th id="8447">8447</th><td>  <i>// TODO: Check IEEE bit enabled?</i></td></tr>
<tr><th id="8448">8448</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col9 decl" id="1549VT" title='VT' data-type='llvm::EVT' data-ref="1549VT">VT</dfn> = <a class="local col2 ref" href="#1542Op0" title='Op0' data-ref="1542Op0">Op0</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>();</td></tr>
<tr><th id="8449">8449</th><td>  <b>if</b> (<a class="local col8 ref" href="#1548Info" title='Info' data-ref="1548Info">Info</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo7getModeEv" title='llvm::SIMachineFunctionInfo::getMode' data-ref="_ZNK4llvm21SIMachineFunctionInfo7getModeEv">getMode</a>().<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::SIModeRegisterDefaults::DX10Clamp" title='llvm::AMDGPU::SIModeRegisterDefaults::DX10Clamp' data-ref="llvm::AMDGPU::SIModeRegisterDefaults::DX10Clamp">DX10Clamp</a>) {</td></tr>
<tr><th id="8450">8450</th><td>    <i>// If dx10_clamp is enabled, NaNs clamp to 0.0. This is the same as the</i></td></tr>
<tr><th id="8451">8451</th><td><i>    // hardware fmed3 behavior converting to a min.</i></td></tr>
<tr><th id="8452">8452</th><td><i>    // FIXME: Should this be allowing -0.0?</i></td></tr>
<tr><th id="8453">8453</th><td>    <b>if</b> (<a class="local col4 ref" href="#1544K1" title='K1' data-ref="1544K1">K1</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm16ConstantFPSDNode14isExactlyValueEd" title='llvm::ConstantFPSDNode::isExactlyValue' data-ref="_ZNK4llvm16ConstantFPSDNode14isExactlyValueEd">isExactlyValue</a>(<var>1.0</var>) &amp;&amp; <a class="local col5 ref" href="#1545K0" title='K0' data-ref="1545K0">K0</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm16ConstantFPSDNode14isExactlyValueEd" title='llvm::ConstantFPSDNode::isExactlyValue' data-ref="_ZNK4llvm16ConstantFPSDNode14isExactlyValueEd">isExactlyValue</a>(<var>0.0</var>))</td></tr>
<tr><th id="8454">8454</th><td>      <b>return</b> <a class="local col0 ref" href="#1540DAG" title='DAG' data-ref="1540DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::CLAMP" title='llvm::AMDGPUISD::NodeType::CLAMP' data-ref="llvm::AMDGPUISD::NodeType::CLAMP">CLAMP</a>, <a class="local col1 ref" href="#1541SL" title='SL' data-ref="1541SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col9 ref" href="#1549VT" title='VT' data-ref="1549VT">VT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#1542Op0" title='Op0' data-ref="1542Op0">Op0</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="8455">8455</th><td>  }</td></tr>
<tr><th id="8456">8456</th><td></td></tr>
<tr><th id="8457">8457</th><td>  <i>// med3 for f16 is only available on gfx9+, and not available for v2f16.</i></td></tr>
<tr><th id="8458">8458</th><td>  <b>if</b> (<a class="local col9 ref" href="#1549VT" title='VT' data-ref="1549VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a> || (<a class="local col9 ref" href="#1549VT" title='VT' data-ref="1549VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f16" title='llvm::MVT::SimpleValueType::f16' data-ref="llvm::MVT::SimpleValueType::f16">f16</a> &amp;&amp; <a class="member" href="SIISelLowering.h.html#llvm::SITargetLowering::Subtarget" title='llvm::SITargetLowering::Subtarget' data-ref="llvm::SITargetLowering::Subtarget">Subtarget</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget10hasMed3_16Ev" title='llvm::GCNSubtarget::hasMed3_16' data-ref="_ZNK4llvm12GCNSubtarget10hasMed3_16Ev">hasMed3_16</a>())) {</td></tr>
<tr><th id="8459">8459</th><td>    <i>// This isn't safe with signaling NaNs because in IEEE mode, min/max on a</i></td></tr>
<tr><th id="8460">8460</th><td><i>    // signaling NaN gives a quiet NaN. The quiet NaN input to the min would</i></td></tr>
<tr><th id="8461">8461</th><td><i>    // then give the other result, which is different from med3 with a NaN</i></td></tr>
<tr><th id="8462">8462</th><td><i>    // input.</i></td></tr>
<tr><th id="8463">8463</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="1550Var" title='Var' data-type='llvm::SDValue' data-ref="1550Var">Var</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#1542Op0" title='Op0' data-ref="1542Op0">Op0</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="8464">8464</th><td>    <b>if</b> (!<a class="local col0 ref" href="#1540DAG" title='DAG' data-ref="1540DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG16isKnownNeverSNaNENS_7SDValueEj" title='llvm::SelectionDAG::isKnownNeverSNaN' data-ref="_ZNK4llvm12SelectionDAG16isKnownNeverSNaNENS_7SDValueEj">isKnownNeverSNaN</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#1550Var" title='Var' data-ref="1550Var">Var</a>))</td></tr>
<tr><th id="8465">8465</th><td>      <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="8466">8466</th><td></td></tr>
<tr><th id="8467">8467</th><td>    <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col1 decl" id="1551TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="1551TII">TII</dfn> = <a class="member" href="#_ZNK4llvm16SITargetLowering12getSubtargetEv" title='llvm::SITargetLowering::getSubtarget' data-ref="_ZNK4llvm16SITargetLowering12getSubtargetEv">getSubtarget</a>()-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="8468">8468</th><td></td></tr>
<tr><th id="8469">8469</th><td>    <b>if</b> ((!<a class="local col5 ref" href="#1545K0" title='K0' data-ref="1545K0">K0</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9hasOneUseEv" title='llvm::SDNode::hasOneUse' data-ref="_ZNK4llvm6SDNode9hasOneUseEv">hasOneUse</a>() ||</td></tr>
<tr><th id="8470">8470</th><td>         <a class="local col1 ref" href="#1551TII" title='TII' data-ref="1551TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_5APIntE" title='llvm::SIInstrInfo::isInlineConstant' data-ref="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_5APIntE">isInlineConstant</a>(<a class="local col5 ref" href="#1545K0" title='K0' data-ref="1545K0">K0</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm16ConstantFPSDNode11getValueAPFEv" title='llvm::ConstantFPSDNode::getValueAPF' data-ref="_ZNK4llvm16ConstantFPSDNode11getValueAPFEv">getValueAPF</a>().<a class="ref" href="../../../include/llvm/ADT/APFloat.h.html#_ZNK4llvm7APFloat14bitcastToAPIntEv" title='llvm::APFloat::bitcastToAPInt' data-ref="_ZNK4llvm7APFloat14bitcastToAPIntEv">bitcastToAPInt</a>())) &amp;&amp;</td></tr>
<tr><th id="8471">8471</th><td>        (!<a class="local col4 ref" href="#1544K1" title='K1' data-ref="1544K1">K1</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9hasOneUseEv" title='llvm::SDNode::hasOneUse' data-ref="_ZNK4llvm6SDNode9hasOneUseEv">hasOneUse</a>() ||</td></tr>
<tr><th id="8472">8472</th><td>         <a class="local col1 ref" href="#1551TII" title='TII' data-ref="1551TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_5APIntE" title='llvm::SIInstrInfo::isInlineConstant' data-ref="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_5APIntE">isInlineConstant</a>(<a class="local col4 ref" href="#1544K1" title='K1' data-ref="1544K1">K1</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm16ConstantFPSDNode11getValueAPFEv" title='llvm::ConstantFPSDNode::getValueAPF' data-ref="_ZNK4llvm16ConstantFPSDNode11getValueAPFEv">getValueAPF</a>().<a class="ref" href="../../../include/llvm/ADT/APFloat.h.html#_ZNK4llvm7APFloat14bitcastToAPIntEv" title='llvm::APFloat::bitcastToAPInt' data-ref="_ZNK4llvm7APFloat14bitcastToAPIntEv">bitcastToAPInt</a>()))) {</td></tr>
<tr><th id="8473">8473</th><td>      <b>return</b> <a class="local col0 ref" href="#1540DAG" title='DAG' data-ref="1540DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::FMED3" title='llvm::AMDGPUISD::NodeType::FMED3' data-ref="llvm::AMDGPUISD::NodeType::FMED3">FMED3</a>, <a class="local col1 ref" href="#1541SL" title='SL' data-ref="1541SL">SL</a>, <a class="local col5 ref" href="#1545K0" title='K0' data-ref="1545K0">K0</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>),</td></tr>
<tr><th id="8474">8474</th><td>                         <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#1550Var" title='Var' data-ref="1550Var">Var</a>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col5 ref" href="#1545K0" title='K0' data-ref="1545K0">K0</a>, <var>0</var>), <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col4 ref" href="#1544K1" title='K1' data-ref="1544K1">K1</a>, <var>0</var>));</td></tr>
<tr><th id="8475">8475</th><td>    }</td></tr>
<tr><th id="8476">8476</th><td>  }</td></tr>
<tr><th id="8477">8477</th><td></td></tr>
<tr><th id="8478">8478</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="8479">8479</th><td>}</td></tr>
<tr><th id="8480">8480</th><td></td></tr>
<tr><th id="8481">8481</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm16SITargetLowering20performMinMaxCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::SITargetLowering::performMinMaxCombine' data-ref="_ZNK4llvm16SITargetLowering20performMinMaxCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">performMinMaxCombine</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col2 decl" id="1552N" title='N' data-type='llvm::SDNode *' data-ref="1552N">N</dfn>,</td></tr>
<tr><th id="8482">8482</th><td>                                               <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col3 decl" id="1553DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="1553DCI">DCI</dfn>) <em>const</em> {</td></tr>
<tr><th id="8483">8483</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col4 decl" id="1554DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="1554DAG">DAG</dfn> = <a class="local col3 ref" href="#1553DCI" title='DCI' data-ref="1553DCI">DCI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo::DAG" title='llvm::TargetLowering::DAGCombinerInfo::DAG' data-ref="llvm::TargetLowering::DAGCombinerInfo::DAG">DAG</a>;</td></tr>
<tr><th id="8484">8484</th><td></td></tr>
<tr><th id="8485">8485</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col5 decl" id="1555VT" title='VT' data-type='llvm::EVT' data-ref="1555VT">VT</dfn> = <a class="local col2 ref" href="#1552N" title='N' data-ref="1552N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>);</td></tr>
<tr><th id="8486">8486</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="1556Opc" title='Opc' data-type='unsigned int' data-ref="1556Opc">Opc</dfn> = <a class="local col2 ref" href="#1552N" title='N' data-ref="1552N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="8487">8487</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="1557Op0" title='Op0' data-type='llvm::SDValue' data-ref="1557Op0">Op0</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#1552N" title='N' data-ref="1552N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="8488">8488</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="1558Op1" title='Op1' data-type='llvm::SDValue' data-ref="1558Op1">Op1</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#1552N" title='N' data-ref="1552N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="8489">8489</th><td></td></tr>
<tr><th id="8490">8490</th><td>  <i>// Only do this if the inner op has one use since this will just increases</i></td></tr>
<tr><th id="8491">8491</th><td><i>  // register pressure for no benefit.</i></td></tr>
<tr><th id="8492">8492</th><td></td></tr>
<tr><th id="8493">8493</th><td>  <b>if</b> (<a class="local col6 ref" href="#1556Opc" title='Opc' data-ref="1556Opc">Opc</a> != <span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::FMIN_LEGACY" title='llvm::AMDGPUISD::NodeType::FMIN_LEGACY' data-ref="llvm::AMDGPUISD::NodeType::FMIN_LEGACY">FMIN_LEGACY</a> &amp;&amp; <a class="local col6 ref" href="#1556Opc" title='Opc' data-ref="1556Opc">Opc</a> != <span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::FMAX_LEGACY" title='llvm::AMDGPUISD::NodeType::FMAX_LEGACY' data-ref="llvm::AMDGPUISD::NodeType::FMAX_LEGACY">FMAX_LEGACY</a> &amp;&amp;</td></tr>
<tr><th id="8494">8494</th><td>      !<a class="local col5 ref" href="#1555VT" title='VT' data-ref="1555VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT8isVectorEv" title='llvm::EVT::isVector' data-ref="_ZNK4llvm3EVT8isVectorEv">isVector</a>() &amp;&amp;</td></tr>
<tr><th id="8495">8495</th><td>      (<a class="local col5 ref" href="#1555VT" title='VT' data-ref="1555VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a> || <a class="local col5 ref" href="#1555VT" title='VT' data-ref="1555VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a> ||</td></tr>
<tr><th id="8496">8496</th><td>       ((<a class="local col5 ref" href="#1555VT" title='VT' data-ref="1555VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f16" title='llvm::MVT::SimpleValueType::f16' data-ref="llvm::MVT::SimpleValueType::f16">f16</a> || <a class="local col5 ref" href="#1555VT" title='VT' data-ref="1555VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>) &amp;&amp; <a class="member" href="SIISelLowering.h.html#llvm::SITargetLowering::Subtarget" title='llvm::SITargetLowering::Subtarget' data-ref="llvm::SITargetLowering::Subtarget">Subtarget</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget14hasMin3Max3_16Ev" title='llvm::GCNSubtarget::hasMin3Max3_16' data-ref="_ZNK4llvm12GCNSubtarget14hasMin3Max3_16Ev">hasMin3Max3_16</a>()))) {</td></tr>
<tr><th id="8497">8497</th><td>    <i>// max(max(a, b), c) -&gt; max3(a, b, c)</i></td></tr>
<tr><th id="8498">8498</th><td><i>    // min(min(a, b), c) -&gt; min3(a, b, c)</i></td></tr>
<tr><th id="8499">8499</th><td>    <b>if</b> (<a class="local col7 ref" href="#1557Op0" title='Op0' data-ref="1557Op0">Op0</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <a class="local col6 ref" href="#1556Opc" title='Opc' data-ref="1556Opc">Opc</a> &amp;&amp; <a class="local col7 ref" href="#1557Op0" title='Op0' data-ref="1557Op0">Op0</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9hasOneUseEv" title='llvm::SDValue::hasOneUse' data-ref="_ZNK4llvm7SDValue9hasOneUseEv">hasOneUse</a>()) {</td></tr>
<tr><th id="8500">8500</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col9 decl" id="1559DL" title='DL' data-type='llvm::SDLoc' data-ref="1559DL">DL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col2 ref" href="#1552N" title='N' data-ref="1552N">N</a>);</td></tr>
<tr><th id="8501">8501</th><td>      <b>return</b> <a class="local col4 ref" href="#1554DAG" title='DAG' data-ref="1554DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_NS_11SDNodeFlagsE">getNode</a>(<a class="tu ref" href="#_ZL22minMaxOpcToMin3Max3Opcj" title='minMaxOpcToMin3Max3Opc' data-use='c' data-ref="_ZL22minMaxOpcToMin3Max3Opcj">minMaxOpcToMin3Max3Opc</a>(<a class="local col6 ref" href="#1556Opc" title='Opc' data-ref="1556Opc">Opc</a>),</td></tr>
<tr><th id="8502">8502</th><td>                         <a class="local col9 ref" href="#1559DL" title='DL' data-ref="1559DL">DL</a>,</td></tr>
<tr><th id="8503">8503</th><td>                         <a class="local col2 ref" href="#1552N" title='N' data-ref="1552N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>),</td></tr>
<tr><th id="8504">8504</th><td>                         <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#1557Op0" title='Op0' data-ref="1557Op0">Op0</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>),</td></tr>
<tr><th id="8505">8505</th><td>                         <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#1557Op0" title='Op0' data-ref="1557Op0">Op0</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>),</td></tr>
<tr><th id="8506">8506</th><td>                         <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#1558Op1" title='Op1' data-ref="1558Op1">Op1</a>);</td></tr>
<tr><th id="8507">8507</th><td>    }</td></tr>
<tr><th id="8508">8508</th><td></td></tr>
<tr><th id="8509">8509</th><td>    <i>// Try commuted.</i></td></tr>
<tr><th id="8510">8510</th><td><i>    // max(a, max(b, c)) -&gt; max3(a, b, c)</i></td></tr>
<tr><th id="8511">8511</th><td><i>    // min(a, min(b, c)) -&gt; min3(a, b, c)</i></td></tr>
<tr><th id="8512">8512</th><td>    <b>if</b> (<a class="local col8 ref" href="#1558Op1" title='Op1' data-ref="1558Op1">Op1</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <a class="local col6 ref" href="#1556Opc" title='Opc' data-ref="1556Opc">Opc</a> &amp;&amp; <a class="local col8 ref" href="#1558Op1" title='Op1' data-ref="1558Op1">Op1</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9hasOneUseEv" title='llvm::SDValue::hasOneUse' data-ref="_ZNK4llvm7SDValue9hasOneUseEv">hasOneUse</a>()) {</td></tr>
<tr><th id="8513">8513</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col0 decl" id="1560DL" title='DL' data-type='llvm::SDLoc' data-ref="1560DL">DL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col2 ref" href="#1552N" title='N' data-ref="1552N">N</a>);</td></tr>
<tr><th id="8514">8514</th><td>      <b>return</b> <a class="local col4 ref" href="#1554DAG" title='DAG' data-ref="1554DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_NS_11SDNodeFlagsE">getNode</a>(<a class="tu ref" href="#_ZL22minMaxOpcToMin3Max3Opcj" title='minMaxOpcToMin3Max3Opc' data-use='c' data-ref="_ZL22minMaxOpcToMin3Max3Opcj">minMaxOpcToMin3Max3Opc</a>(<a class="local col6 ref" href="#1556Opc" title='Opc' data-ref="1556Opc">Opc</a>),</td></tr>
<tr><th id="8515">8515</th><td>                         <a class="local col0 ref" href="#1560DL" title='DL' data-ref="1560DL">DL</a>,</td></tr>
<tr><th id="8516">8516</th><td>                         <a class="local col2 ref" href="#1552N" title='N' data-ref="1552N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>),</td></tr>
<tr><th id="8517">8517</th><td>                         <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#1557Op0" title='Op0' data-ref="1557Op0">Op0</a>,</td></tr>
<tr><th id="8518">8518</th><td>                         <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#1558Op1" title='Op1' data-ref="1558Op1">Op1</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>),</td></tr>
<tr><th id="8519">8519</th><td>                         <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#1558Op1" title='Op1' data-ref="1558Op1">Op1</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="8520">8520</th><td>    }</td></tr>
<tr><th id="8521">8521</th><td>  }</td></tr>
<tr><th id="8522">8522</th><td></td></tr>
<tr><th id="8523">8523</th><td>  <i>// min(max(x, K0), K1), K0 &lt; K1 -&gt; med3(x, K0, K1)</i></td></tr>
<tr><th id="8524">8524</th><td>  <b>if</b> (<a class="local col6 ref" href="#1556Opc" title='Opc' data-ref="1556Opc">Opc</a> == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SMIN" title='llvm::ISD::NodeType::SMIN' data-ref="llvm::ISD::NodeType::SMIN">SMIN</a> &amp;&amp; <a class="local col7 ref" href="#1557Op0" title='Op0' data-ref="1557Op0">Op0</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SMAX" title='llvm::ISD::NodeType::SMAX' data-ref="llvm::ISD::NodeType::SMAX">SMAX</a> &amp;&amp; <a class="local col7 ref" href="#1557Op0" title='Op0' data-ref="1557Op0">Op0</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9hasOneUseEv" title='llvm::SDValue::hasOneUse' data-ref="_ZNK4llvm7SDValue9hasOneUseEv">hasOneUse</a>()) {</td></tr>
<tr><th id="8525">8525</th><td>    <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValuecvbEv" title='llvm::SDValue::operator bool' data-ref="_ZNK4llvm7SDValuecvbEv"></a><dfn class="local col1 decl" id="1561Med3" title='Med3' data-type='llvm::SDValue' data-ref="1561Med3"><a class="local col1 ref" href="#1561Med3" title='Med3' data-ref="1561Med3">Med3</a></dfn> = <a class="member" href="#_ZNK4llvm16SITargetLowering24performIntMed3ImmCombineERNS_12SelectionDAGERKNS_5SDLocENS_7SDValueES6_b" title='llvm::SITargetLowering::performIntMed3ImmCombine' data-ref="_ZNK4llvm16SITargetLowering24performIntMed3ImmCombineERNS_12SelectionDAGERKNS_5SDLocENS_7SDValueES6_b">performIntMed3ImmCombine</a>(<span class='refarg'><a class="local col4 ref" href="#1554DAG" title='DAG' data-ref="1554DAG">DAG</a></span>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col2 ref" href="#1552N" title='N' data-ref="1552N">N</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#1557Op0" title='Op0' data-ref="1557Op0">Op0</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#1558Op1" title='Op1' data-ref="1558Op1">Op1</a>, <b>true</b>))</td></tr>
<tr><th id="8526">8526</th><td>      <b>return</b> <a class="local col1 ref" href="#1561Med3" title='Med3' data-ref="1561Med3">Med3</a>;</td></tr>
<tr><th id="8527">8527</th><td>  }</td></tr>
<tr><th id="8528">8528</th><td></td></tr>
<tr><th id="8529">8529</th><td>  <b>if</b> (<a class="local col6 ref" href="#1556Opc" title='Opc' data-ref="1556Opc">Opc</a> == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::UMIN" title='llvm::ISD::NodeType::UMIN' data-ref="llvm::ISD::NodeType::UMIN">UMIN</a> &amp;&amp; <a class="local col7 ref" href="#1557Op0" title='Op0' data-ref="1557Op0">Op0</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::UMAX" title='llvm::ISD::NodeType::UMAX' data-ref="llvm::ISD::NodeType::UMAX">UMAX</a> &amp;&amp; <a class="local col7 ref" href="#1557Op0" title='Op0' data-ref="1557Op0">Op0</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9hasOneUseEv" title='llvm::SDValue::hasOneUse' data-ref="_ZNK4llvm7SDValue9hasOneUseEv">hasOneUse</a>()) {</td></tr>
<tr><th id="8530">8530</th><td>    <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValuecvbEv" title='llvm::SDValue::operator bool' data-ref="_ZNK4llvm7SDValuecvbEv"></a><dfn class="local col2 decl" id="1562Med3" title='Med3' data-type='llvm::SDValue' data-ref="1562Med3"><a class="local col2 ref" href="#1562Med3" title='Med3' data-ref="1562Med3">Med3</a></dfn> = <a class="member" href="#_ZNK4llvm16SITargetLowering24performIntMed3ImmCombineERNS_12SelectionDAGERKNS_5SDLocENS_7SDValueES6_b" title='llvm::SITargetLowering::performIntMed3ImmCombine' data-ref="_ZNK4llvm16SITargetLowering24performIntMed3ImmCombineERNS_12SelectionDAGERKNS_5SDLocENS_7SDValueES6_b">performIntMed3ImmCombine</a>(<span class='refarg'><a class="local col4 ref" href="#1554DAG" title='DAG' data-ref="1554DAG">DAG</a></span>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col2 ref" href="#1552N" title='N' data-ref="1552N">N</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#1557Op0" title='Op0' data-ref="1557Op0">Op0</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#1558Op1" title='Op1' data-ref="1558Op1">Op1</a>, <b>false</b>))</td></tr>
<tr><th id="8531">8531</th><td>      <b>return</b> <a class="local col2 ref" href="#1562Med3" title='Med3' data-ref="1562Med3">Med3</a>;</td></tr>
<tr><th id="8532">8532</th><td>  }</td></tr>
<tr><th id="8533">8533</th><td></td></tr>
<tr><th id="8534">8534</th><td>  <i>// fminnum(fmaxnum(x, K0), K1), K0 &lt; K1 &amp;&amp; !is_snan(x) -&gt; fmed3(x, K0, K1)</i></td></tr>
<tr><th id="8535">8535</th><td>  <b>if</b> (((Opc == ISD::FMINNUM &amp;&amp; Op0.getOpcode() == ISD::FMAXNUM) ||</td></tr>
<tr><th id="8536">8536</th><td>       (Opc == ISD::FMINNUM_IEEE &amp;&amp; Op0.getOpcode() == ISD::FMAXNUM_IEEE) ||</td></tr>
<tr><th id="8537">8537</th><td>       (Opc == AMDGPUISD::FMIN_LEGACY &amp;&amp;</td></tr>
<tr><th id="8538">8538</th><td>        Op0.getOpcode() == AMDGPUISD::FMAX_LEGACY)) &amp;&amp;</td></tr>
<tr><th id="8539">8539</th><td>      (VT == MVT::f32 || VT == MVT::f64 ||</td></tr>
<tr><th id="8540">8540</th><td>       (VT == MVT::f16 &amp;&amp; <span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">Subtarget</span>-&gt;has16BitInsts()) ||</td></tr>
<tr><th id="8541">8541</th><td>       (VT == MVT::v2f16 &amp;&amp; <span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">Subtarget</span>-&gt;hasVOP3PInsts())) &amp;&amp;</td></tr>
<tr><th id="8542">8542</th><td>      Op0.hasOneUse()) {</td></tr>
<tr><th id="8543">8543</th><td>    <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValuecvbEv" title='llvm::SDValue::operator bool' data-ref="_ZNK4llvm7SDValuecvbEv"></a><dfn class="local col3 decl" id="1563Res" title='Res' data-type='llvm::SDValue' data-ref="1563Res"><a class="local col3 ref" href="#1563Res" title='Res' data-ref="1563Res">Res</a></dfn> = <a class="member" href="#_ZNK4llvm16SITargetLowering23performFPMed3ImmCombineERNS_12SelectionDAGERKNS_5SDLocENS_7SDValueES6_" title='llvm::SITargetLowering::performFPMed3ImmCombine' data-ref="_ZNK4llvm16SITargetLowering23performFPMed3ImmCombineERNS_12SelectionDAGERKNS_5SDLocENS_7SDValueES6_">performFPMed3ImmCombine</a>(<span class='refarg'><a class="local col4 ref" href="#1554DAG" title='DAG' data-ref="1554DAG">DAG</a></span>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col2 ref" href="#1552N" title='N' data-ref="1552N">N</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#1557Op0" title='Op0' data-ref="1557Op0">Op0</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#1558Op1" title='Op1' data-ref="1558Op1">Op1</a>))</td></tr>
<tr><th id="8544">8544</th><td>      <b>return</b> <a class="local col3 ref" href="#1563Res" title='Res' data-ref="1563Res">Res</a>;</td></tr>
<tr><th id="8545">8545</th><td>  }</td></tr>
<tr><th id="8546">8546</th><td></td></tr>
<tr><th id="8547">8547</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="8548">8548</th><td>}</td></tr>
<tr><th id="8549">8549</th><td></td></tr>
<tr><th id="8550">8550</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL16isClampZeroToOneN4llvm7SDValueES0_" title='isClampZeroToOne' data-type='bool isClampZeroToOne(llvm::SDValue A, llvm::SDValue B)' data-ref="_ZL16isClampZeroToOneN4llvm7SDValueES0_">isClampZeroToOne</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="1564A" title='A' data-type='llvm::SDValue' data-ref="1564A">A</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="1565B" title='B' data-type='llvm::SDValue' data-ref="1565B">B</dfn>) {</td></tr>
<tr><th id="8551">8551</th><td>  <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantFPSDNode" title='llvm::ConstantFPSDNode' data-ref="llvm::ConstantFPSDNode">ConstantFPSDNode</a> *<dfn class="local col6 decl" id="1566CA" title='CA' data-type='llvm::ConstantFPSDNode *' data-ref="1566CA"><a class="local col6 ref" href="#1566CA" title='CA' data-ref="1566CA">CA</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantFPSDNode" title='llvm::ConstantFPSDNode' data-ref="llvm::ConstantFPSDNode">ConstantFPSDNode</a>&gt;(<span class='refarg'><a class="local col4 ref" href="#1564A" title='A' data-ref="1564A">A</a></span>)) {</td></tr>
<tr><th id="8552">8552</th><td>    <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantFPSDNode" title='llvm::ConstantFPSDNode' data-ref="llvm::ConstantFPSDNode">ConstantFPSDNode</a> *<dfn class="local col7 decl" id="1567CB" title='CB' data-type='llvm::ConstantFPSDNode *' data-ref="1567CB"><a class="local col7 ref" href="#1567CB" title='CB' data-ref="1567CB">CB</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantFPSDNode" title='llvm::ConstantFPSDNode' data-ref="llvm::ConstantFPSDNode">ConstantFPSDNode</a>&gt;(<span class='refarg'><a class="local col5 ref" href="#1565B" title='B' data-ref="1565B">B</a></span>)) {</td></tr>
<tr><th id="8553">8553</th><td>      <i>// FIXME: Should this be allowing -0.0?</i></td></tr>
<tr><th id="8554">8554</th><td>      <b>return</b> (<a class="local col6 ref" href="#1566CA" title='CA' data-ref="1566CA">CA</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm16ConstantFPSDNode14isExactlyValueEd" title='llvm::ConstantFPSDNode::isExactlyValue' data-ref="_ZNK4llvm16ConstantFPSDNode14isExactlyValueEd">isExactlyValue</a>(<var>0.0</var>) &amp;&amp; <a class="local col7 ref" href="#1567CB" title='CB' data-ref="1567CB">CB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm16ConstantFPSDNode14isExactlyValueEd" title='llvm::ConstantFPSDNode::isExactlyValue' data-ref="_ZNK4llvm16ConstantFPSDNode14isExactlyValueEd">isExactlyValue</a>(<var>1.0</var>)) ||</td></tr>
<tr><th id="8555">8555</th><td>             (<a class="local col6 ref" href="#1566CA" title='CA' data-ref="1566CA">CA</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm16ConstantFPSDNode14isExactlyValueEd" title='llvm::ConstantFPSDNode::isExactlyValue' data-ref="_ZNK4llvm16ConstantFPSDNode14isExactlyValueEd">isExactlyValue</a>(<var>1.0</var>) &amp;&amp; <a class="local col7 ref" href="#1567CB" title='CB' data-ref="1567CB">CB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm16ConstantFPSDNode14isExactlyValueEd" title='llvm::ConstantFPSDNode::isExactlyValue' data-ref="_ZNK4llvm16ConstantFPSDNode14isExactlyValueEd">isExactlyValue</a>(<var>0.0</var>));</td></tr>
<tr><th id="8556">8556</th><td>    }</td></tr>
<tr><th id="8557">8557</th><td>  }</td></tr>
<tr><th id="8558">8558</th><td></td></tr>
<tr><th id="8559">8559</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="8560">8560</th><td>}</td></tr>
<tr><th id="8561">8561</th><td></td></tr>
<tr><th id="8562">8562</th><td><i>// FIXME: Should only worry about snans for version with chain.</i></td></tr>
<tr><th id="8563">8563</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm16SITargetLowering19performFMed3CombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::SITargetLowering::performFMed3Combine' data-ref="_ZNK4llvm16SITargetLowering19performFMed3CombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">performFMed3Combine</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col8 decl" id="1568N" title='N' data-type='llvm::SDNode *' data-ref="1568N">N</dfn>,</td></tr>
<tr><th id="8564">8564</th><td>                                              <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col9 decl" id="1569DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="1569DCI">DCI</dfn>) <em>const</em> {</td></tr>
<tr><th id="8565">8565</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col0 decl" id="1570VT" title='VT' data-type='llvm::EVT' data-ref="1570VT">VT</dfn> = <a class="local col8 ref" href="#1568N" title='N' data-ref="1568N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>);</td></tr>
<tr><th id="8566">8566</th><td>  <i>// v_med3_f32 and v_max_f32 behave identically wrt denorms, exceptions and</i></td></tr>
<tr><th id="8567">8567</th><td><i>  // NaNs. With a NaN input, the order of the operands may change the result.</i></td></tr>
<tr><th id="8568">8568</th><td></td></tr>
<tr><th id="8569">8569</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col1 decl" id="1571DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="1571DAG">DAG</dfn> = <a class="local col9 ref" href="#1569DCI" title='DCI' data-ref="1569DCI">DCI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo::DAG" title='llvm::TargetLowering::DAGCombinerInfo::DAG' data-ref="llvm::TargetLowering::DAGCombinerInfo::DAG">DAG</a>;</td></tr>
<tr><th id="8570">8570</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col2 decl" id="1572SL" title='SL' data-type='llvm::SDLoc' data-ref="1572SL">SL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col8 ref" href="#1568N" title='N' data-ref="1568N">N</a>);</td></tr>
<tr><th id="8571">8571</th><td></td></tr>
<tr><th id="8572">8572</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="1573Src0" title='Src0' data-type='llvm::SDValue' data-ref="1573Src0">Src0</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#1568N" title='N' data-ref="1568N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="8573">8573</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="1574Src1" title='Src1' data-type='llvm::SDValue' data-ref="1574Src1">Src1</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#1568N" title='N' data-ref="1568N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="8574">8574</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="1575Src2" title='Src2' data-type='llvm::SDValue' data-ref="1575Src2">Src2</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#1568N" title='N' data-ref="1568N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="8575">8575</th><td></td></tr>
<tr><th id="8576">8576</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL16isClampZeroToOneN4llvm7SDValueES0_" title='isClampZeroToOne' data-use='c' data-ref="_ZL16isClampZeroToOneN4llvm7SDValueES0_">isClampZeroToOne</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#1573Src0" title='Src0' data-ref="1573Src0">Src0</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#1574Src1" title='Src1' data-ref="1574Src1">Src1</a>)) {</td></tr>
<tr><th id="8577">8577</th><td>    <i>// const_a, const_b, x -&gt; clamp is safe in all cases including signaling</i></td></tr>
<tr><th id="8578">8578</th><td><i>    // nans.</i></td></tr>
<tr><th id="8579">8579</th><td><i>    // FIXME: Should this be allowing -0.0?</i></td></tr>
<tr><th id="8580">8580</th><td>    <b>return</b> <a class="local col1 ref" href="#1571DAG" title='DAG' data-ref="1571DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::CLAMP" title='llvm::AMDGPUISD::NodeType::CLAMP' data-ref="llvm::AMDGPUISD::NodeType::CLAMP">CLAMP</a>, <a class="local col2 ref" href="#1572SL" title='SL' data-ref="1572SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col0 ref" href="#1570VT" title='VT' data-ref="1570VT">VT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#1575Src2" title='Src2' data-ref="1575Src2">Src2</a>);</td></tr>
<tr><th id="8581">8581</th><td>  }</td></tr>
<tr><th id="8582">8582</th><td></td></tr>
<tr><th id="8583">8583</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="1576MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="1576MF">MF</dfn> = <a class="local col1 ref" href="#1571DAG" title='DAG' data-ref="1571DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG18getMachineFunctionEv" title='llvm::SelectionDAG::getMachineFunction' data-ref="_ZNK4llvm12SelectionDAG18getMachineFunctionEv">getMachineFunction</a>();</td></tr>
<tr><th id="8584">8584</th><td>  <em>const</em> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col7 decl" id="1577Info" title='Info' data-type='const llvm::SIMachineFunctionInfo *' data-ref="1577Info">Info</dfn> = <a class="local col6 ref" href="#1576MF" title='MF' data-ref="1576MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZNK4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="8585">8585</th><td></td></tr>
<tr><th id="8586">8586</th><td>  <i>// FIXME: dx10_clamp behavior assumed in instcombine. Should we really bother</i></td></tr>
<tr><th id="8587">8587</th><td><i>  // handling no dx10-clamp?</i></td></tr>
<tr><th id="8588">8588</th><td>  <b>if</b> (<a class="local col7 ref" href="#1577Info" title='Info' data-ref="1577Info">Info</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo7getModeEv" title='llvm::SIMachineFunctionInfo::getMode' data-ref="_ZNK4llvm21SIMachineFunctionInfo7getModeEv">getMode</a>().<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::SIModeRegisterDefaults::DX10Clamp" title='llvm::AMDGPU::SIModeRegisterDefaults::DX10Clamp' data-ref="llvm::AMDGPU::SIModeRegisterDefaults::DX10Clamp">DX10Clamp</a>) {</td></tr>
<tr><th id="8589">8589</th><td>    <i>// If NaNs is clamped to 0, we are free to reorder the inputs.</i></td></tr>
<tr><th id="8590">8590</th><td></td></tr>
<tr><th id="8591">8591</th><td>    <b>if</b> (<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantFPSDNode" title='llvm::ConstantFPSDNode' data-ref="llvm::ConstantFPSDNode">ConstantFPSDNode</a>&gt;(<a class="local col3 ref" href="#1573Src0" title='Src0' data-ref="1573Src0">Src0</a>) &amp;&amp; !<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantFPSDNode" title='llvm::ConstantFPSDNode' data-ref="llvm::ConstantFPSDNode">ConstantFPSDNode</a>&gt;(<a class="local col4 ref" href="#1574Src1" title='Src1' data-ref="1574Src1">Src1</a>))</td></tr>
<tr><th id="8592">8592</th><td>      <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/move.h.html#_ZSt4swapRT_S0_" title='std::swap' data-ref="_ZSt4swapRT_S0_">swap</a>(<span class='refarg'><a class="local col3 ref" href="#1573Src0" title='Src0' data-ref="1573Src0">Src0</a></span>, <span class='refarg'><a class="local col4 ref" href="#1574Src1" title='Src1' data-ref="1574Src1">Src1</a></span>);</td></tr>
<tr><th id="8593">8593</th><td></td></tr>
<tr><th id="8594">8594</th><td>    <b>if</b> (<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantFPSDNode" title='llvm::ConstantFPSDNode' data-ref="llvm::ConstantFPSDNode">ConstantFPSDNode</a>&gt;(<a class="local col4 ref" href="#1574Src1" title='Src1' data-ref="1574Src1">Src1</a>) &amp;&amp; !<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantFPSDNode" title='llvm::ConstantFPSDNode' data-ref="llvm::ConstantFPSDNode">ConstantFPSDNode</a>&gt;(<a class="local col5 ref" href="#1575Src2" title='Src2' data-ref="1575Src2">Src2</a>))</td></tr>
<tr><th id="8595">8595</th><td>      <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/move.h.html#_ZSt4swapRT_S0_" title='std::swap' data-ref="_ZSt4swapRT_S0_">swap</a>(<span class='refarg'><a class="local col4 ref" href="#1574Src1" title='Src1' data-ref="1574Src1">Src1</a></span>, <span class='refarg'><a class="local col5 ref" href="#1575Src2" title='Src2' data-ref="1575Src2">Src2</a></span>);</td></tr>
<tr><th id="8596">8596</th><td></td></tr>
<tr><th id="8597">8597</th><td>    <b>if</b> (<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantFPSDNode" title='llvm::ConstantFPSDNode' data-ref="llvm::ConstantFPSDNode">ConstantFPSDNode</a>&gt;(<a class="local col3 ref" href="#1573Src0" title='Src0' data-ref="1573Src0">Src0</a>) &amp;&amp; !<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantFPSDNode" title='llvm::ConstantFPSDNode' data-ref="llvm::ConstantFPSDNode">ConstantFPSDNode</a>&gt;(<a class="local col4 ref" href="#1574Src1" title='Src1' data-ref="1574Src1">Src1</a>))</td></tr>
<tr><th id="8598">8598</th><td>      <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/move.h.html#_ZSt4swapRT_S0_" title='std::swap' data-ref="_ZSt4swapRT_S0_">swap</a>(<span class='refarg'><a class="local col3 ref" href="#1573Src0" title='Src0' data-ref="1573Src0">Src0</a></span>, <span class='refarg'><a class="local col4 ref" href="#1574Src1" title='Src1' data-ref="1574Src1">Src1</a></span>);</td></tr>
<tr><th id="8599">8599</th><td></td></tr>
<tr><th id="8600">8600</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL16isClampZeroToOneN4llvm7SDValueES0_" title='isClampZeroToOne' data-use='c' data-ref="_ZL16isClampZeroToOneN4llvm7SDValueES0_">isClampZeroToOne</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#1574Src1" title='Src1' data-ref="1574Src1">Src1</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#1575Src2" title='Src2' data-ref="1575Src2">Src2</a>))</td></tr>
<tr><th id="8601">8601</th><td>      <b>return</b> <a class="local col1 ref" href="#1571DAG" title='DAG' data-ref="1571DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::CLAMP" title='llvm::AMDGPUISD::NodeType::CLAMP' data-ref="llvm::AMDGPUISD::NodeType::CLAMP">CLAMP</a>, <a class="local col2 ref" href="#1572SL" title='SL' data-ref="1572SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col0 ref" href="#1570VT" title='VT' data-ref="1570VT">VT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#1573Src0" title='Src0' data-ref="1573Src0">Src0</a>);</td></tr>
<tr><th id="8602">8602</th><td>  }</td></tr>
<tr><th id="8603">8603</th><td></td></tr>
<tr><th id="8604">8604</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="8605">8605</th><td>}</td></tr>
<tr><th id="8606">8606</th><td></td></tr>
<tr><th id="8607">8607</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm16SITargetLowering22performCvtPkRTZCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::SITargetLowering::performCvtPkRTZCombine' data-ref="_ZNK4llvm16SITargetLowering22performCvtPkRTZCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">performCvtPkRTZCombine</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col8 decl" id="1578N" title='N' data-type='llvm::SDNode *' data-ref="1578N">N</dfn>,</td></tr>
<tr><th id="8608">8608</th><td>                                                 <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col9 decl" id="1579DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="1579DCI">DCI</dfn>) <em>const</em> {</td></tr>
<tr><th id="8609">8609</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="1580Src0" title='Src0' data-type='llvm::SDValue' data-ref="1580Src0">Src0</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#1578N" title='N' data-ref="1578N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="8610">8610</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="1581Src1" title='Src1' data-type='llvm::SDValue' data-ref="1581Src1">Src1</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#1578N" title='N' data-ref="1578N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="8611">8611</th><td>  <b>if</b> (<a class="local col0 ref" href="#1580Src0" title='Src0' data-ref="1580Src0">Src0</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7isUndefEv" title='llvm::SDValue::isUndef' data-ref="_ZNK4llvm7SDValue7isUndefEv">isUndef</a>() &amp;&amp; <a class="local col1 ref" href="#1581Src1" title='Src1' data-ref="1581Src1">Src1</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7isUndefEv" title='llvm::SDValue::isUndef' data-ref="_ZNK4llvm7SDValue7isUndefEv">isUndef</a>())</td></tr>
<tr><th id="8612">8612</th><td>    <b>return</b> <a class="local col9 ref" href="#1579DCI" title='DCI' data-ref="1579DCI">DCI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo::DAG" title='llvm::TargetLowering::DAGCombinerInfo::DAG' data-ref="llvm::TargetLowering::DAGCombinerInfo::DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG8getUNDEFENS_3EVTE" title='llvm::SelectionDAG::getUNDEF' data-ref="_ZN4llvm12SelectionDAG8getUNDEFENS_3EVTE">getUNDEF</a>(<a class="local col8 ref" href="#1578N" title='N' data-ref="1578N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>));</td></tr>
<tr><th id="8613">8613</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="8614">8614</th><td>}</td></tr>
<tr><th id="8615">8615</th><td></td></tr>
<tr><th id="8616">8616</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm16SITargetLowering30performExtractVectorEltCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::SITargetLowering::performExtractVectorEltCombine' data-ref="_ZNK4llvm16SITargetLowering30performExtractVectorEltCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">performExtractVectorEltCombine</dfn>(</td></tr>
<tr><th id="8617">8617</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col2 decl" id="1582N" title='N' data-type='llvm::SDNode *' data-ref="1582N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col3 decl" id="1583DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="1583DCI">DCI</dfn>) <em>const</em> {</td></tr>
<tr><th id="8618">8618</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="1584Vec" title='Vec' data-type='llvm::SDValue' data-ref="1584Vec">Vec</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#1582N" title='N' data-ref="1582N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="8619">8619</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col5 decl" id="1585DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="1585DAG">DAG</dfn> = <a class="local col3 ref" href="#1583DCI" title='DCI' data-ref="1583DCI">DCI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo::DAG" title='llvm::TargetLowering::DAGCombinerInfo::DAG' data-ref="llvm::TargetLowering::DAGCombinerInfo::DAG">DAG</a>;</td></tr>
<tr><th id="8620">8620</th><td></td></tr>
<tr><th id="8621">8621</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col6 decl" id="1586VecVT" title='VecVT' data-type='llvm::EVT' data-ref="1586VecVT">VecVT</dfn> = <a class="local col4 ref" href="#1584Vec" title='Vec' data-ref="1584Vec">Vec</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>();</td></tr>
<tr><th id="8622">8622</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col7 decl" id="1587EltVT" title='EltVT' data-type='llvm::EVT' data-ref="1587EltVT">EltVT</dfn> = <a class="local col6 ref" href="#1586VecVT" title='VecVT' data-ref="1586VecVT">VecVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT20getVectorElementTypeEv" title='llvm::EVT::getVectorElementType' data-ref="_ZNK4llvm3EVT20getVectorElementTypeEv">getVectorElementType</a>();</td></tr>
<tr><th id="8623">8623</th><td></td></tr>
<tr><th id="8624">8624</th><td>  <b>if</b> ((<a class="local col4 ref" href="#1584Vec" title='Vec' data-ref="1584Vec">Vec</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FNEG" title='llvm::ISD::NodeType::FNEG' data-ref="llvm::ISD::NodeType::FNEG">FNEG</a> ||</td></tr>
<tr><th id="8625">8625</th><td>       <a class="local col4 ref" href="#1584Vec" title='Vec' data-ref="1584Vec">Vec</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FABS" title='llvm::ISD::NodeType::FABS' data-ref="llvm::ISD::NodeType::FABS">FABS</a>) &amp;&amp; <a class="member" href="AMDGPUISelLowering.h.html#_ZN4llvm20AMDGPUTargetLowering21allUsesHaveSourceModsEPKNS_6SDNodeEj" title='llvm::AMDGPUTargetLowering::allUsesHaveSourceMods' data-ref="_ZN4llvm20AMDGPUTargetLowering21allUsesHaveSourceModsEPKNS_6SDNodeEj">allUsesHaveSourceMods</a>(<a class="local col2 ref" href="#1582N" title='N' data-ref="1582N">N</a>)) {</td></tr>
<tr><th id="8626">8626</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col8 decl" id="1588SL" title='SL' data-type='llvm::SDLoc' data-ref="1588SL">SL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col2 ref" href="#1582N" title='N' data-ref="1582N">N</a>);</td></tr>
<tr><th id="8627">8627</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col9 decl" id="1589EltVT" title='EltVT' data-type='llvm::EVT' data-ref="1589EltVT">EltVT</dfn> = <a class="local col2 ref" href="#1582N" title='N' data-ref="1582N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>);</td></tr>
<tr><th id="8628">8628</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="1590Idx" title='Idx' data-type='llvm::SDValue' data-ref="1590Idx">Idx</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#1582N" title='N' data-ref="1582N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="8629">8629</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="1591Elt" title='Elt' data-type='llvm::SDValue' data-ref="1591Elt">Elt</dfn> = <a class="local col5 ref" href="#1585DAG" title='DAG' data-ref="1585DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::EXTRACT_VECTOR_ELT" title='llvm::ISD::NodeType::EXTRACT_VECTOR_ELT' data-ref="llvm::ISD::NodeType::EXTRACT_VECTOR_ELT">EXTRACT_VECTOR_ELT</a>, <a class="local col8 ref" href="#1588SL" title='SL' data-ref="1588SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col9 ref" href="#1589EltVT" title='EltVT' data-ref="1589EltVT">EltVT</a>,</td></tr>
<tr><th id="8630">8630</th><td>                              <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#1584Vec" title='Vec' data-ref="1584Vec">Vec</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#1590Idx" title='Idx' data-ref="1590Idx">Idx</a>);</td></tr>
<tr><th id="8631">8631</th><td>    <b>return</b> <a class="local col5 ref" href="#1585DAG" title='DAG' data-ref="1585DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<a class="local col4 ref" href="#1584Vec" title='Vec' data-ref="1584Vec">Vec</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>(), <a class="local col8 ref" href="#1588SL" title='SL' data-ref="1588SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col9 ref" href="#1589EltVT" title='EltVT' data-ref="1589EltVT">EltVT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#1591Elt" title='Elt' data-ref="1591Elt">Elt</a>);</td></tr>
<tr><th id="8632">8632</th><td>  }</td></tr>
<tr><th id="8633">8633</th><td></td></tr>
<tr><th id="8634">8634</th><td>  <i>// ScalarRes = EXTRACT_VECTOR_ELT ((vector-BINOP Vec1, Vec2), Idx)</i></td></tr>
<tr><th id="8635">8635</th><td><i>  //    =&gt;</i></td></tr>
<tr><th id="8636">8636</th><td><i>  // Vec1Elt = EXTRACT_VECTOR_ELT(Vec1, Idx)</i></td></tr>
<tr><th id="8637">8637</th><td><i>  // Vec2Elt = EXTRACT_VECTOR_ELT(Vec2, Idx)</i></td></tr>
<tr><th id="8638">8638</th><td><i>  // ScalarRes = scalar-BINOP Vec1Elt, Vec2Elt</i></td></tr>
<tr><th id="8639">8639</th><td>  <b>if</b> (<a class="local col4 ref" href="#1584Vec" title='Vec' data-ref="1584Vec">Vec</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9hasOneUseEv" title='llvm::SDValue::hasOneUse' data-ref="_ZNK4llvm7SDValue9hasOneUseEv">hasOneUse</a>() &amp;&amp; <a class="local col3 ref" href="#1583DCI" title='DCI' data-ref="1583DCI">DCI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm14TargetLowering15DAGCombinerInfo16isBeforeLegalizeEv" title='llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalize' data-ref="_ZNK4llvm14TargetLowering15DAGCombinerInfo16isBeforeLegalizeEv">isBeforeLegalize</a>()) {</td></tr>
<tr><th id="8640">8640</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col2 decl" id="1592SL" title='SL' data-type='llvm::SDLoc' data-ref="1592SL">SL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col2 ref" href="#1582N" title='N' data-ref="1582N">N</a>);</td></tr>
<tr><th id="8641">8641</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col3 decl" id="1593EltVT" title='EltVT' data-type='llvm::EVT' data-ref="1593EltVT">EltVT</dfn> = <a class="local col2 ref" href="#1582N" title='N' data-ref="1582N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>);</td></tr>
<tr><th id="8642">8642</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="1594Idx" title='Idx' data-type='llvm::SDValue' data-ref="1594Idx">Idx</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#1582N" title='N' data-ref="1582N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="8643">8643</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="1595Opc" title='Opc' data-type='unsigned int' data-ref="1595Opc">Opc</dfn> = <a class="local col4 ref" href="#1584Vec" title='Vec' data-ref="1584Vec">Vec</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="8644">8644</th><td></td></tr>
<tr><th id="8645">8645</th><td>    <b>switch</b>(<a class="local col5 ref" href="#1595Opc" title='Opc' data-ref="1595Opc">Opc</a>) {</td></tr>
<tr><th id="8646">8646</th><td>    <b>default</b>:</td></tr>
<tr><th id="8647">8647</th><td>      <b>break</b>;</td></tr>
<tr><th id="8648">8648</th><td>      <i>// TODO: Support other binary operations.</i></td></tr>
<tr><th id="8649">8649</th><td>    <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FADD" title='llvm::ISD::NodeType::FADD' data-ref="llvm::ISD::NodeType::FADD">FADD</a>:</td></tr>
<tr><th id="8650">8650</th><td>    <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FSUB" title='llvm::ISD::NodeType::FSUB' data-ref="llvm::ISD::NodeType::FSUB">FSUB</a>:</td></tr>
<tr><th id="8651">8651</th><td>    <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMUL" title='llvm::ISD::NodeType::FMUL' data-ref="llvm::ISD::NodeType::FMUL">FMUL</a>:</td></tr>
<tr><th id="8652">8652</th><td>    <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ADD" title='llvm::ISD::NodeType::ADD' data-ref="llvm::ISD::NodeType::ADD">ADD</a>:</td></tr>
<tr><th id="8653">8653</th><td>    <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::UMIN" title='llvm::ISD::NodeType::UMIN' data-ref="llvm::ISD::NodeType::UMIN">UMIN</a>:</td></tr>
<tr><th id="8654">8654</th><td>    <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::UMAX" title='llvm::ISD::NodeType::UMAX' data-ref="llvm::ISD::NodeType::UMAX">UMAX</a>:</td></tr>
<tr><th id="8655">8655</th><td>    <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SMIN" title='llvm::ISD::NodeType::SMIN' data-ref="llvm::ISD::NodeType::SMIN">SMIN</a>:</td></tr>
<tr><th id="8656">8656</th><td>    <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SMAX" title='llvm::ISD::NodeType::SMAX' data-ref="llvm::ISD::NodeType::SMAX">SMAX</a>:</td></tr>
<tr><th id="8657">8657</th><td>    <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMAXNUM" title='llvm::ISD::NodeType::FMAXNUM' data-ref="llvm::ISD::NodeType::FMAXNUM">FMAXNUM</a>:</td></tr>
<tr><th id="8658">8658</th><td>    <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMINNUM" title='llvm::ISD::NodeType::FMINNUM' data-ref="llvm::ISD::NodeType::FMINNUM">FMINNUM</a>:</td></tr>
<tr><th id="8659">8659</th><td>    <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMAXNUM_IEEE" title='llvm::ISD::NodeType::FMAXNUM_IEEE' data-ref="llvm::ISD::NodeType::FMAXNUM_IEEE">FMAXNUM_IEEE</a>:</td></tr>
<tr><th id="8660">8660</th><td>    <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMINNUM_IEEE" title='llvm::ISD::NodeType::FMINNUM_IEEE' data-ref="llvm::ISD::NodeType::FMINNUM_IEEE">FMINNUM_IEEE</a>: {</td></tr>
<tr><th id="8661">8661</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="1596Elt0" title='Elt0' data-type='llvm::SDValue' data-ref="1596Elt0">Elt0</dfn> = <a class="local col5 ref" href="#1585DAG" title='DAG' data-ref="1585DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::EXTRACT_VECTOR_ELT" title='llvm::ISD::NodeType::EXTRACT_VECTOR_ELT' data-ref="llvm::ISD::NodeType::EXTRACT_VECTOR_ELT">EXTRACT_VECTOR_ELT</a>, <a class="local col2 ref" href="#1592SL" title='SL' data-ref="1592SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col3 ref" href="#1593EltVT" title='EltVT' data-ref="1593EltVT">EltVT</a>,</td></tr>
<tr><th id="8662">8662</th><td>                                 <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#1584Vec" title='Vec' data-ref="1584Vec">Vec</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#1594Idx" title='Idx' data-ref="1594Idx">Idx</a>);</td></tr>
<tr><th id="8663">8663</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="1597Elt1" title='Elt1' data-type='llvm::SDValue' data-ref="1597Elt1">Elt1</dfn> = <a class="local col5 ref" href="#1585DAG" title='DAG' data-ref="1585DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::EXTRACT_VECTOR_ELT" title='llvm::ISD::NodeType::EXTRACT_VECTOR_ELT' data-ref="llvm::ISD::NodeType::EXTRACT_VECTOR_ELT">EXTRACT_VECTOR_ELT</a>, <a class="local col2 ref" href="#1592SL" title='SL' data-ref="1592SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col3 ref" href="#1593EltVT" title='EltVT' data-ref="1593EltVT">EltVT</a>,</td></tr>
<tr><th id="8664">8664</th><td>                                 <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#1584Vec" title='Vec' data-ref="1584Vec">Vec</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#1594Idx" title='Idx' data-ref="1594Idx">Idx</a>);</td></tr>
<tr><th id="8665">8665</th><td></td></tr>
<tr><th id="8666">8666</th><td>      <a class="local col3 ref" href="#1583DCI" title='DCI' data-ref="1583DCI">DCI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm14TargetLowering15DAGCombinerInfo13AddToWorklistEPNS_6SDNodeE" title='llvm::TargetLowering::DAGCombinerInfo::AddToWorklist' data-ref="_ZN4llvm14TargetLowering15DAGCombinerInfo13AddToWorklistEPNS_6SDNodeE">AddToWorklist</a>(<a class="local col6 ref" href="#1596Elt0" title='Elt0' data-ref="1596Elt0">Elt0</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>());</td></tr>
<tr><th id="8667">8667</th><td>      <a class="local col3 ref" href="#1583DCI" title='DCI' data-ref="1583DCI">DCI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm14TargetLowering15DAGCombinerInfo13AddToWorklistEPNS_6SDNodeE" title='llvm::TargetLowering::DAGCombinerInfo::AddToWorklist' data-ref="_ZN4llvm14TargetLowering15DAGCombinerInfo13AddToWorklistEPNS_6SDNodeE">AddToWorklist</a>(<a class="local col7 ref" href="#1597Elt1" title='Elt1' data-ref="1597Elt1">Elt1</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>());</td></tr>
<tr><th id="8668">8668</th><td>      <b>return</b> <a class="local col5 ref" href="#1585DAG" title='DAG' data-ref="1585DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<a class="local col5 ref" href="#1595Opc" title='Opc' data-ref="1595Opc">Opc</a>, <a class="local col2 ref" href="#1592SL" title='SL' data-ref="1592SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col3 ref" href="#1593EltVT" title='EltVT' data-ref="1593EltVT">EltVT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#1596Elt0" title='Elt0' data-ref="1596Elt0">Elt0</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#1597Elt1" title='Elt1' data-ref="1597Elt1">Elt1</a>, <a class="local col4 ref" href="#1584Vec" title='Vec' data-ref="1584Vec">Vec</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode8getFlagsEv" title='llvm::SDNode::getFlags' data-ref="_ZNK4llvm6SDNode8getFlagsEv">getFlags</a>());</td></tr>
<tr><th id="8669">8669</th><td>    }</td></tr>
<tr><th id="8670">8670</th><td>    }</td></tr>
<tr><th id="8671">8671</th><td>  }</td></tr>
<tr><th id="8672">8672</th><td></td></tr>
<tr><th id="8673">8673</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="1598VecSize" title='VecSize' data-type='unsigned int' data-ref="1598VecSize">VecSize</dfn> = <a class="local col6 ref" href="#1586VecVT" title='VecVT' data-ref="1586VecVT">VecVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getSizeInBitsEv" title='llvm::EVT::getSizeInBits' data-ref="_ZNK4llvm3EVT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="8674">8674</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="1599EltSize" title='EltSize' data-type='unsigned int' data-ref="1599EltSize">EltSize</dfn> = <a class="local col7 ref" href="#1587EltVT" title='EltVT' data-ref="1587EltVT">EltVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getSizeInBitsEv" title='llvm::EVT::getSizeInBits' data-ref="_ZNK4llvm3EVT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="8675">8675</th><td></td></tr>
<tr><th id="8676">8676</th><td>  <i>// EXTRACT_VECTOR_ELT (&lt;n x e&gt;, var-idx) =&gt; n x select (e, const-idx)</i></td></tr>
<tr><th id="8677">8677</th><td><i>  // This elminates non-constant index and subsequent movrel or scratch access.</i></td></tr>
<tr><th id="8678">8678</th><td><i>  // Sub-dword vectors of size 2 dword or less have better implementation.</i></td></tr>
<tr><th id="8679">8679</th><td><i>  // Vectors of size bigger than 8 dwords would yield too many v_cndmask_b32</i></td></tr>
<tr><th id="8680">8680</th><td><i>  // instructions.</i></td></tr>
<tr><th id="8681">8681</th><td>  <b>if</b> (<a class="local col8 ref" href="#1598VecSize" title='VecSize' data-ref="1598VecSize">VecSize</a> &lt;= <var>256</var> &amp;&amp; (<a class="local col8 ref" href="#1598VecSize" title='VecSize' data-ref="1598VecSize">VecSize</a> &gt; <var>64</var> || <a class="local col9 ref" href="#1599EltSize" title='EltSize' data-ref="1599EltSize">EltSize</a> &gt;= <var>32</var>) &amp;&amp;</td></tr>
<tr><th id="8682">8682</th><td>      !<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col2 ref" href="#1582N" title='N' data-ref="1582N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>))) {</td></tr>
<tr><th id="8683">8683</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col0 decl" id="1600SL" title='SL' data-type='llvm::SDLoc' data-ref="1600SL">SL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col2 ref" href="#1582N" title='N' data-ref="1582N">N</a>);</td></tr>
<tr><th id="8684">8684</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="1601Idx" title='Idx' data-type='llvm::SDValue' data-ref="1601Idx">Idx</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#1582N" title='N' data-ref="1582N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="8685">8685</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col2 decl" id="1602IdxVT" title='IdxVT' data-type='llvm::EVT' data-ref="1602IdxVT">IdxVT</dfn> = <a class="local col1 ref" href="#1601Idx" title='Idx' data-ref="1601Idx">Idx</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>();</td></tr>
<tr><th id="8686">8686</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev"></a><dfn class="local col3 decl" id="1603V" title='V' data-type='llvm::SDValue' data-ref="1603V">V</dfn>;</td></tr>
<tr><th id="8687">8687</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="1604I" title='I' data-type='unsigned int' data-ref="1604I">I</dfn> = <var>0</var>, <dfn class="local col5 decl" id="1605E" title='E' data-type='unsigned int' data-ref="1605E">E</dfn> = <a class="local col6 ref" href="#1586VecVT" title='VecVT' data-ref="1586VecVT">VecVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT20getVectorNumElementsEv" title='llvm::EVT::getVectorNumElements' data-ref="_ZNK4llvm3EVT20getVectorNumElementsEv">getVectorNumElements</a>(); <a class="local col4 ref" href="#1604I" title='I' data-ref="1604I">I</a> &lt; <a class="local col5 ref" href="#1605E" title='E' data-ref="1605E">E</a>; ++<a class="local col4 ref" href="#1604I" title='I' data-ref="1604I">I</a>) {</td></tr>
<tr><th id="8688">8688</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="1606IC" title='IC' data-type='llvm::SDValue' data-ref="1606IC">IC</dfn> = <a class="local col5 ref" href="#1585DAG" title='DAG' data-ref="1585DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb" title='llvm::SelectionDAG::getConstant' data-ref="_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb">getConstant</a>(<a class="local col4 ref" href="#1604I" title='I' data-ref="1604I">I</a>, <a class="local col0 ref" href="#1600SL" title='SL' data-ref="1600SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col2 ref" href="#1602IdxVT" title='IdxVT' data-ref="1602IdxVT">IdxVT</a>);</td></tr>
<tr><th id="8689">8689</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="1607Elt" title='Elt' data-type='llvm::SDValue' data-ref="1607Elt">Elt</dfn> = <a class="local col5 ref" href="#1585DAG" title='DAG' data-ref="1585DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::EXTRACT_VECTOR_ELT" title='llvm::ISD::NodeType::EXTRACT_VECTOR_ELT' data-ref="llvm::ISD::NodeType::EXTRACT_VECTOR_ELT">EXTRACT_VECTOR_ELT</a>, <a class="local col0 ref" href="#1600SL" title='SL' data-ref="1600SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col7 ref" href="#1587EltVT" title='EltVT' data-ref="1587EltVT">EltVT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#1584Vec" title='Vec' data-ref="1584Vec">Vec</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#1606IC" title='IC' data-ref="1606IC">IC</a>);</td></tr>
<tr><th id="8690">8690</th><td>      <b>if</b> (<a class="local col4 ref" href="#1604I" title='I' data-ref="1604I">I</a> == <var>0</var>)</td></tr>
<tr><th id="8691">8691</th><td>        <a class="local col3 ref" href="#1603V" title='V' data-ref="1603V">V</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col7 ref" href="#1607Elt" title='Elt' data-ref="1607Elt">Elt</a>;</td></tr>
<tr><th id="8692">8692</th><td>      <b>else</b></td></tr>
<tr><th id="8693">8693</th><td>        <a class="local col3 ref" href="#1603V" title='V' data-ref="1603V">V</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col5 ref" href="#1585DAG" title='DAG' data-ref="1585DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getSelectCCERKNS_5SDLocENS_7SDValueES4_S4_S4_NS_3ISD8CondCodeE" title='llvm::SelectionDAG::getSelectCC' data-ref="_ZN4llvm12SelectionDAG11getSelectCCERKNS_5SDLocENS_7SDValueES4_S4_S4_NS_3ISD8CondCodeE">getSelectCC</a>(<a class="local col0 ref" href="#1600SL" title='SL' data-ref="1600SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#1601Idx" title='Idx' data-ref="1601Idx">Idx</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#1606IC" title='IC' data-ref="1606IC">IC</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#1607Elt" title='Elt' data-ref="1607Elt">Elt</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#1603V" title='V' data-ref="1603V">V</a>, <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::CondCode::SETEQ" title='llvm::ISD::CondCode::SETEQ' data-ref="llvm::ISD::CondCode::SETEQ">SETEQ</a>);</td></tr>
<tr><th id="8694">8694</th><td>    }</td></tr>
<tr><th id="8695">8695</th><td>    <b>return</b> <a class="local col3 ref" href="#1603V" title='V' data-ref="1603V">V</a>;</td></tr>
<tr><th id="8696">8696</th><td>  }</td></tr>
<tr><th id="8697">8697</th><td></td></tr>
<tr><th id="8698">8698</th><td>  <b>if</b> (!<a class="local col3 ref" href="#1583DCI" title='DCI' data-ref="1583DCI">DCI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm14TargetLowering15DAGCombinerInfo16isBeforeLegalizeEv" title='llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalize' data-ref="_ZNK4llvm14TargetLowering15DAGCombinerInfo16isBeforeLegalizeEv">isBeforeLegalize</a>())</td></tr>
<tr><th id="8699">8699</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="8700">8700</th><td></td></tr>
<tr><th id="8701">8701</th><td>  <i>// Try to turn sub-dword accesses of vectors into accesses of the same 32-bit</i></td></tr>
<tr><th id="8702">8702</th><td><i>  // elements. This exposes more load reduction opportunities by replacing</i></td></tr>
<tr><th id="8703">8703</th><td><i>  // multiple small extract_vector_elements with a single 32-bit extract.</i></td></tr>
<tr><th id="8704">8704</th><td>  <em>auto</em> *<dfn class="local col8 decl" id="1608Idx" title='Idx' data-type='llvm::ConstantSDNode *' data-ref="1608Idx">Idx</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERKT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERKT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col2 ref" href="#1582N" title='N' data-ref="1582N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="8705">8705</th><td>  <b>if</b> (<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MemSDNode" title='llvm::MemSDNode' data-ref="llvm::MemSDNode">MemSDNode</a>&gt;(<a class="local col4 ref" href="#1584Vec" title='Vec' data-ref="1584Vec">Vec</a>) &amp;&amp;</td></tr>
<tr><th id="8706">8706</th><td>      <a class="local col9 ref" href="#1599EltSize" title='EltSize' data-ref="1599EltSize">EltSize</a> &lt;= <var>16</var> &amp;&amp;</td></tr>
<tr><th id="8707">8707</th><td>      <a class="local col7 ref" href="#1587EltVT" title='EltVT' data-ref="1587EltVT">EltVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT11isByteSizedEv" title='llvm::EVT::isByteSized' data-ref="_ZNK4llvm3EVT11isByteSizedEv">isByteSized</a>() &amp;&amp;</td></tr>
<tr><th id="8708">8708</th><td>      <a class="local col8 ref" href="#1598VecSize" title='VecSize' data-ref="1598VecSize">VecSize</a> &gt; <var>32</var> &amp;&amp;</td></tr>
<tr><th id="8709">8709</th><td>      <a class="local col8 ref" href="#1598VecSize" title='VecSize' data-ref="1598VecSize">VecSize</a> % <var>32</var> == <var>0</var> &amp;&amp;</td></tr>
<tr><th id="8710">8710</th><td>      <a class="local col8 ref" href="#1608Idx" title='Idx' data-ref="1608Idx">Idx</a>) {</td></tr>
<tr><th id="8711">8711</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col9 decl" id="1609NewVT" title='NewVT' data-type='llvm::EVT' data-ref="1609NewVT">NewVT</dfn> = <a class="member" href="AMDGPUISelLowering.h.html#_ZN4llvm20AMDGPUTargetLowering20getEquivalentMemTypeERNS_11LLVMContextENS_3EVTE" title='llvm::AMDGPUTargetLowering::getEquivalentMemType' data-ref="_ZN4llvm20AMDGPUTargetLowering20getEquivalentMemTypeERNS_11LLVMContextENS_3EVTE">getEquivalentMemType</a>(<span class='refarg'>*<a class="local col5 ref" href="#1585DAG" title='DAG' data-ref="1585DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG10getContextEv" title='llvm::SelectionDAG::getContext' data-ref="_ZNK4llvm12SelectionDAG10getContextEv">getContext</a>()</span>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col6 ref" href="#1586VecVT" title='VecVT' data-ref="1586VecVT">VecVT</a>);</td></tr>
<tr><th id="8712">8712</th><td></td></tr>
<tr><th id="8713">8713</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="1610BitIndex" title='BitIndex' data-type='unsigned int' data-ref="1610BitIndex">BitIndex</dfn> = <a class="local col8 ref" href="#1608Idx" title='Idx' data-ref="1608Idx">Idx</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>() * <a class="local col9 ref" href="#1599EltSize" title='EltSize' data-ref="1599EltSize">EltSize</a>;</td></tr>
<tr><th id="8714">8714</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="1611EltIdx" title='EltIdx' data-type='unsigned int' data-ref="1611EltIdx">EltIdx</dfn> = <a class="local col0 ref" href="#1610BitIndex" title='BitIndex' data-ref="1610BitIndex">BitIndex</a> / <var>32</var>;</td></tr>
<tr><th id="8715">8715</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="1612LeftoverBitIdx" title='LeftoverBitIdx' data-type='unsigned int' data-ref="1612LeftoverBitIdx">LeftoverBitIdx</dfn> = <a class="local col0 ref" href="#1610BitIndex" title='BitIndex' data-ref="1610BitIndex">BitIndex</a> % <var>32</var>;</td></tr>
<tr><th id="8716">8716</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col3 decl" id="1613SL" title='SL' data-type='llvm::SDLoc' data-ref="1613SL">SL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col2 ref" href="#1582N" title='N' data-ref="1582N">N</a>);</td></tr>
<tr><th id="8717">8717</th><td></td></tr>
<tr><th id="8718">8718</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="1614Cast" title='Cast' data-type='llvm::SDValue' data-ref="1614Cast">Cast</dfn> = <a class="local col5 ref" href="#1585DAG" title='DAG' data-ref="1585DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BITCAST" title='llvm::ISD::NodeType::BITCAST' data-ref="llvm::ISD::NodeType::BITCAST">BITCAST</a>, <a class="local col3 ref" href="#1613SL" title='SL' data-ref="1613SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col9 ref" href="#1609NewVT" title='NewVT' data-ref="1609NewVT">NewVT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#1584Vec" title='Vec' data-ref="1584Vec">Vec</a>);</td></tr>
<tr><th id="8719">8719</th><td>    <a class="local col3 ref" href="#1583DCI" title='DCI' data-ref="1583DCI">DCI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm14TargetLowering15DAGCombinerInfo13AddToWorklistEPNS_6SDNodeE" title='llvm::TargetLowering::DAGCombinerInfo::AddToWorklist' data-ref="_ZN4llvm14TargetLowering15DAGCombinerInfo13AddToWorklistEPNS_6SDNodeE">AddToWorklist</a>(<a class="local col4 ref" href="#1614Cast" title='Cast' data-ref="1614Cast">Cast</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>());</td></tr>
<tr><th id="8720">8720</th><td></td></tr>
<tr><th id="8721">8721</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="1615Elt" title='Elt' data-type='llvm::SDValue' data-ref="1615Elt">Elt</dfn> = <a class="local col5 ref" href="#1585DAG" title='DAG' data-ref="1585DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::EXTRACT_VECTOR_ELT" title='llvm::ISD::NodeType::EXTRACT_VECTOR_ELT' data-ref="llvm::ISD::NodeType::EXTRACT_VECTOR_ELT">EXTRACT_VECTOR_ELT</a>, <a class="local col3 ref" href="#1613SL" title='SL' data-ref="1613SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#1614Cast" title='Cast' data-ref="1614Cast">Cast</a>,</td></tr>
<tr><th id="8722">8722</th><td>                              <a class="local col5 ref" href="#1585DAG" title='DAG' data-ref="1585DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb" title='llvm::SelectionDAG::getConstant' data-ref="_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb">getConstant</a>(<a class="local col1 ref" href="#1611EltIdx" title='EltIdx' data-ref="1611EltIdx">EltIdx</a>, <a class="local col3 ref" href="#1613SL" title='SL' data-ref="1613SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>));</td></tr>
<tr><th id="8723">8723</th><td>    <a class="local col3 ref" href="#1583DCI" title='DCI' data-ref="1583DCI">DCI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm14TargetLowering15DAGCombinerInfo13AddToWorklistEPNS_6SDNodeE" title='llvm::TargetLowering::DAGCombinerInfo::AddToWorklist' data-ref="_ZN4llvm14TargetLowering15DAGCombinerInfo13AddToWorklistEPNS_6SDNodeE">AddToWorklist</a>(<a class="local col5 ref" href="#1615Elt" title='Elt' data-ref="1615Elt">Elt</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>());</td></tr>
<tr><th id="8724">8724</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="1616Srl" title='Srl' data-type='llvm::SDValue' data-ref="1616Srl">Srl</dfn> = <a class="local col5 ref" href="#1585DAG" title='DAG' data-ref="1585DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SRL" title='llvm::ISD::NodeType::SRL' data-ref="llvm::ISD::NodeType::SRL">SRL</a>, <a class="local col3 ref" href="#1613SL" title='SL' data-ref="1613SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#1615Elt" title='Elt' data-ref="1615Elt">Elt</a>,</td></tr>
<tr><th id="8725">8725</th><td>                              <a class="local col5 ref" href="#1585DAG" title='DAG' data-ref="1585DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb" title='llvm::SelectionDAG::getConstant' data-ref="_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb">getConstant</a>(<a class="local col2 ref" href="#1612LeftoverBitIdx" title='LeftoverBitIdx' data-ref="1612LeftoverBitIdx">LeftoverBitIdx</a>, <a class="local col3 ref" href="#1613SL" title='SL' data-ref="1613SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>));</td></tr>
<tr><th id="8726">8726</th><td>    <a class="local col3 ref" href="#1583DCI" title='DCI' data-ref="1583DCI">DCI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm14TargetLowering15DAGCombinerInfo13AddToWorklistEPNS_6SDNodeE" title='llvm::TargetLowering::DAGCombinerInfo::AddToWorklist' data-ref="_ZN4llvm14TargetLowering15DAGCombinerInfo13AddToWorklistEPNS_6SDNodeE">AddToWorklist</a>(<a class="local col6 ref" href="#1616Srl" title='Srl' data-ref="1616Srl">Srl</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>());</td></tr>
<tr><th id="8727">8727</th><td></td></tr>
<tr><th id="8728">8728</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="1617Trunc" title='Trunc' data-type='llvm::SDValue' data-ref="1617Trunc">Trunc</dfn> = <a class="local col5 ref" href="#1585DAG" title='DAG' data-ref="1585DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::TRUNCATE" title='llvm::ISD::NodeType::TRUNCATE' data-ref="llvm::ISD::NodeType::TRUNCATE">TRUNCATE</a>, <a class="local col3 ref" href="#1613SL" title='SL' data-ref="1613SL">SL</a>, <a class="local col7 ref" href="#1587EltVT" title='EltVT' data-ref="1587EltVT">EltVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVT19changeTypeToIntegerEv" title='llvm::EVT::changeTypeToInteger' data-ref="_ZN4llvm3EVT19changeTypeToIntegerEv">changeTypeToInteger</a>(), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#1616Srl" title='Srl' data-ref="1616Srl">Srl</a>);</td></tr>
<tr><th id="8729">8729</th><td>    <a class="local col3 ref" href="#1583DCI" title='DCI' data-ref="1583DCI">DCI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm14TargetLowering15DAGCombinerInfo13AddToWorklistEPNS_6SDNodeE" title='llvm::TargetLowering::DAGCombinerInfo::AddToWorklist' data-ref="_ZN4llvm14TargetLowering15DAGCombinerInfo13AddToWorklistEPNS_6SDNodeE">AddToWorklist</a>(<a class="local col7 ref" href="#1617Trunc" title='Trunc' data-ref="1617Trunc">Trunc</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>());</td></tr>
<tr><th id="8730">8730</th><td>    <b>return</b> <a class="local col5 ref" href="#1585DAG" title='DAG' data-ref="1585DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BITCAST" title='llvm::ISD::NodeType::BITCAST' data-ref="llvm::ISD::NodeType::BITCAST">BITCAST</a>, <a class="local col3 ref" href="#1613SL" title='SL' data-ref="1613SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col7 ref" href="#1587EltVT" title='EltVT' data-ref="1587EltVT">EltVT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#1617Trunc" title='Trunc' data-ref="1617Trunc">Trunc</a>);</td></tr>
<tr><th id="8731">8731</th><td>  }</td></tr>
<tr><th id="8732">8732</th><td></td></tr>
<tr><th id="8733">8733</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="8734">8734</th><td>}</td></tr>
<tr><th id="8735">8735</th><td></td></tr>
<tr><th id="8736">8736</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a></td></tr>
<tr><th id="8737">8737</th><td><a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm16SITargetLowering29performInsertVectorEltCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::SITargetLowering::performInsertVectorEltCombine' data-ref="_ZNK4llvm16SITargetLowering29performInsertVectorEltCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">performInsertVectorEltCombine</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col8 decl" id="1618N" title='N' data-type='llvm::SDNode *' data-ref="1618N">N</dfn>,</td></tr>
<tr><th id="8738">8738</th><td>                                                <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col9 decl" id="1619DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="1619DCI">DCI</dfn>) <em>const</em> {</td></tr>
<tr><th id="8739">8739</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="1620Vec" title='Vec' data-type='llvm::SDValue' data-ref="1620Vec">Vec</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#1618N" title='N' data-ref="1618N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="8740">8740</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="1621Idx" title='Idx' data-type='llvm::SDValue' data-ref="1621Idx">Idx</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#1618N" title='N' data-ref="1618N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="8741">8741</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col2 decl" id="1622VecVT" title='VecVT' data-type='llvm::EVT' data-ref="1622VecVT">VecVT</dfn> = <a class="local col0 ref" href="#1620Vec" title='Vec' data-ref="1620Vec">Vec</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>();</td></tr>
<tr><th id="8742">8742</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col3 decl" id="1623EltVT" title='EltVT' data-type='llvm::EVT' data-ref="1623EltVT">EltVT</dfn> = <a class="local col2 ref" href="#1622VecVT" title='VecVT' data-ref="1622VecVT">VecVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT20getVectorElementTypeEv" title='llvm::EVT::getVectorElementType' data-ref="_ZNK4llvm3EVT20getVectorElementTypeEv">getVectorElementType</a>();</td></tr>
<tr><th id="8743">8743</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="1624VecSize" title='VecSize' data-type='unsigned int' data-ref="1624VecSize">VecSize</dfn> = <a class="local col2 ref" href="#1622VecVT" title='VecVT' data-ref="1622VecVT">VecVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getSizeInBitsEv" title='llvm::EVT::getSizeInBits' data-ref="_ZNK4llvm3EVT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="8744">8744</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="1625EltSize" title='EltSize' data-type='unsigned int' data-ref="1625EltSize">EltSize</dfn> = <a class="local col3 ref" href="#1623EltVT" title='EltVT' data-ref="1623EltVT">EltVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getSizeInBitsEv" title='llvm::EVT::getSizeInBits' data-ref="_ZNK4llvm3EVT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="8745">8745</th><td></td></tr>
<tr><th id="8746">8746</th><td>  <i>// INSERT_VECTOR_ELT (&lt;n x e&gt;, var-idx)</i></td></tr>
<tr><th id="8747">8747</th><td><i>  // =&gt; BUILD_VECTOR n x select (e, const-idx)</i></td></tr>
<tr><th id="8748">8748</th><td><i>  // This elminates non-constant index and subsequent movrel or scratch access.</i></td></tr>
<tr><th id="8749">8749</th><td><i>  // Sub-dword vectors of size 2 dword or less have better implementation.</i></td></tr>
<tr><th id="8750">8750</th><td><i>  // Vectors of size bigger than 8 dwords would yield too many v_cndmask_b32</i></td></tr>
<tr><th id="8751">8751</th><td><i>  // instructions.</i></td></tr>
<tr><th id="8752">8752</th><td>  <b>if</b> (<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col1 ref" href="#1621Idx" title='Idx' data-ref="1621Idx">Idx</a>) ||</td></tr>
<tr><th id="8753">8753</th><td>      <a class="local col4 ref" href="#1624VecSize" title='VecSize' data-ref="1624VecSize">VecSize</a> &gt; <var>256</var> || (<a class="local col4 ref" href="#1624VecSize" title='VecSize' data-ref="1624VecSize">VecSize</a> &lt;= <var>64</var> &amp;&amp; <a class="local col5 ref" href="#1625EltSize" title='EltSize' data-ref="1625EltSize">EltSize</a> &lt; <var>32</var>))</td></tr>
<tr><th id="8754">8754</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="8755">8755</th><td></td></tr>
<tr><th id="8756">8756</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col6 decl" id="1626DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="1626DAG">DAG</dfn> = <a class="local col9 ref" href="#1619DCI" title='DCI' data-ref="1619DCI">DCI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo::DAG" title='llvm::TargetLowering::DAGCombinerInfo::DAG' data-ref="llvm::TargetLowering::DAGCombinerInfo::DAG">DAG</a>;</td></tr>
<tr><th id="8757">8757</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col7 decl" id="1627SL" title='SL' data-type='llvm::SDLoc' data-ref="1627SL">SL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col8 ref" href="#1618N" title='N' data-ref="1618N">N</a>);</td></tr>
<tr><th id="8758">8758</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="1628Ins" title='Ins' data-type='llvm::SDValue' data-ref="1628Ins">Ins</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#1618N" title='N' data-ref="1618N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="8759">8759</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col9 decl" id="1629IdxVT" title='IdxVT' data-type='llvm::EVT' data-ref="1629IdxVT">IdxVT</dfn> = <a class="local col1 ref" href="#1621Idx" title='Idx' data-ref="1621Idx">Idx</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>();</td></tr>
<tr><th id="8760">8760</th><td></td></tr>
<tr><th id="8761">8761</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>, <var>16</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col0 decl" id="1630Ops" title='Ops' data-type='SmallVector&lt;llvm::SDValue, 16&gt;' data-ref="1630Ops">Ops</dfn>;</td></tr>
<tr><th id="8762">8762</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="1631I" title='I' data-type='unsigned int' data-ref="1631I">I</dfn> = <var>0</var>, <dfn class="local col2 decl" id="1632E" title='E' data-type='unsigned int' data-ref="1632E">E</dfn> = <a class="local col2 ref" href="#1622VecVT" title='VecVT' data-ref="1622VecVT">VecVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT20getVectorNumElementsEv" title='llvm::EVT::getVectorNumElements' data-ref="_ZNK4llvm3EVT20getVectorNumElementsEv">getVectorNumElements</a>(); <a class="local col1 ref" href="#1631I" title='I' data-ref="1631I">I</a> &lt; <a class="local col2 ref" href="#1632E" title='E' data-ref="1632E">E</a>; ++<a class="local col1 ref" href="#1631I" title='I' data-ref="1631I">I</a>) {</td></tr>
<tr><th id="8763">8763</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="1633IC" title='IC' data-type='llvm::SDValue' data-ref="1633IC">IC</dfn> = <a class="local col6 ref" href="#1626DAG" title='DAG' data-ref="1626DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb" title='llvm::SelectionDAG::getConstant' data-ref="_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb">getConstant</a>(<a class="local col1 ref" href="#1631I" title='I' data-ref="1631I">I</a>, <a class="local col7 ref" href="#1627SL" title='SL' data-ref="1627SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col9 ref" href="#1629IdxVT" title='IdxVT' data-ref="1629IdxVT">IdxVT</a>);</td></tr>
<tr><th id="8764">8764</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="1634Elt" title='Elt' data-type='llvm::SDValue' data-ref="1634Elt">Elt</dfn> = <a class="local col6 ref" href="#1626DAG" title='DAG' data-ref="1626DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::EXTRACT_VECTOR_ELT" title='llvm::ISD::NodeType::EXTRACT_VECTOR_ELT' data-ref="llvm::ISD::NodeType::EXTRACT_VECTOR_ELT">EXTRACT_VECTOR_ELT</a>, <a class="local col7 ref" href="#1627SL" title='SL' data-ref="1627SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col3 ref" href="#1623EltVT" title='EltVT' data-ref="1623EltVT">EltVT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#1620Vec" title='Vec' data-ref="1620Vec">Vec</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#1633IC" title='IC' data-ref="1633IC">IC</a>);</td></tr>
<tr><th id="8765">8765</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="1635V" title='V' data-type='llvm::SDValue' data-ref="1635V">V</dfn> = <a class="local col6 ref" href="#1626DAG" title='DAG' data-ref="1626DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getSelectCCERKNS_5SDLocENS_7SDValueES4_S4_S4_NS_3ISD8CondCodeE" title='llvm::SelectionDAG::getSelectCC' data-ref="_ZN4llvm12SelectionDAG11getSelectCCERKNS_5SDLocENS_7SDValueES4_S4_S4_NS_3ISD8CondCodeE">getSelectCC</a>(<a class="local col7 ref" href="#1627SL" title='SL' data-ref="1627SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#1621Idx" title='Idx' data-ref="1621Idx">Idx</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#1633IC" title='IC' data-ref="1633IC">IC</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#1628Ins" title='Ins' data-ref="1628Ins">Ins</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#1634Elt" title='Elt' data-ref="1634Elt">Elt</a>, <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::CondCode::SETEQ" title='llvm::ISD::CondCode::SETEQ' data-ref="llvm::ISD::CondCode::SETEQ">SETEQ</a>);</td></tr>
<tr><th id="8766">8766</th><td>    <a class="local col0 ref" href="#1630Ops" title='Ops' data-ref="1630Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col5 ref" href="#1635V" title='V' data-ref="1635V">V</a>);</td></tr>
<tr><th id="8767">8767</th><td>  }</td></tr>
<tr><th id="8768">8768</th><td></td></tr>
<tr><th id="8769">8769</th><td>  <b>return</b> <a class="local col6 ref" href="#1626DAG" title='DAG' data-ref="1626DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getBuildVectorENS_3EVTERKNS_5SDLocENS_8ArrayRefINS_7SDValueEEE" title='llvm::SelectionDAG::getBuildVector' data-ref="_ZN4llvm12SelectionDAG14getBuildVectorENS_3EVTERKNS_5SDLocENS_8ArrayRefINS_7SDValueEEE">getBuildVector</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col2 ref" href="#1622VecVT" title='VecVT' data-ref="1622VecVT">VecVT</a>, <a class="local col7 ref" href="#1627SL" title='SL' data-ref="1627SL">SL</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col0 ref" href="#1630Ops" title='Ops' data-ref="1630Ops">Ops</a>);</td></tr>
<tr><th id="8770">8770</th><td>}</td></tr>
<tr><th id="8771">8771</th><td></td></tr>
<tr><th id="8772">8772</th><td><em>unsigned</em> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm16SITargetLowering14getFusedOpcodeERKNS_12SelectionDAGEPKNS_6SDNodeES6_" title='llvm::SITargetLowering::getFusedOpcode' data-ref="_ZNK4llvm16SITargetLowering14getFusedOpcodeERKNS_12SelectionDAGEPKNS_6SDNodeES6_">getFusedOpcode</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col6 decl" id="1636DAG" title='DAG' data-type='const llvm::SelectionDAG &amp;' data-ref="1636DAG">DAG</dfn>,</td></tr>
<tr><th id="8773">8773</th><td>                                          <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col7 decl" id="1637N0" title='N0' data-type='const llvm::SDNode *' data-ref="1637N0">N0</dfn>,</td></tr>
<tr><th id="8774">8774</th><td>                                          <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col8 decl" id="1638N1" title='N1' data-type='const llvm::SDNode *' data-ref="1638N1">N1</dfn>) <em>const</em> {</td></tr>
<tr><th id="8775">8775</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col9 decl" id="1639VT" title='VT' data-type='llvm::EVT' data-ref="1639VT">VT</dfn> = <a class="local col7 ref" href="#1637N0" title='N0' data-ref="1637N0">N0</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>);</td></tr>
<tr><th id="8776">8776</th><td></td></tr>
<tr><th id="8777">8777</th><td>  <i>// Only do this if we are not trying to support denormals. v_mad_f32 does not</i></td></tr>
<tr><th id="8778">8778</th><td><i>  // support denormals ever.</i></td></tr>
<tr><th id="8779">8779</th><td>  <b>if</b> (((VT == MVT::f32 &amp;&amp; !<span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">Subtarget</span>-&gt;hasFP32Denormals()) ||</td></tr>
<tr><th id="8780">8780</th><td>       (VT == MVT::f16 &amp;&amp; !Subtarget-&gt;hasFP16Denormals() &amp;&amp;</td></tr>
<tr><th id="8781">8781</th><td>        getSubtarget()-&gt;hasMadF16())) &amp;&amp;</td></tr>
<tr><th id="8782">8782</th><td>       isOperationLegal(ISD::FMAD, VT))</td></tr>
<tr><th id="8783">8783</th><td>    <b>return</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMAD" title='llvm::ISD::NodeType::FMAD' data-ref="llvm::ISD::NodeType::FMAD">FMAD</a>;</td></tr>
<tr><th id="8784">8784</th><td></td></tr>
<tr><th id="8785">8785</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Target/TargetOptions.h.html#llvm::TargetOptions" title='llvm::TargetOptions' data-ref="llvm::TargetOptions">TargetOptions</a> &amp;<dfn class="local col0 decl" id="1640Options" title='Options' data-type='const llvm::TargetOptions &amp;' data-ref="1640Options">Options</dfn> = <a class="local col6 ref" href="#1636DAG" title='DAG' data-ref="1636DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG9getTargetEv" title='llvm::SelectionDAG::getTarget' data-ref="_ZNK4llvm12SelectionDAG9getTargetEv">getTarget</a>().<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::TargetMachine::Options" title='llvm::TargetMachine::Options' data-ref="llvm::TargetMachine::Options">Options</a>;</td></tr>
<tr><th id="8786">8786</th><td>  <b>if</b> ((<a class="local col0 ref" href="#1640Options" title='Options' data-ref="1640Options">Options</a>.<a class="ref" href="../../../include/llvm/Target/TargetOptions.h.html#llvm::TargetOptions::AllowFPOpFusion" title='llvm::TargetOptions::AllowFPOpFusion' data-ref="llvm::TargetOptions::AllowFPOpFusion">AllowFPOpFusion</a> == <span class="namespace">FPOpFusion::</span><a class="enum" href="../../../include/llvm/Target/TargetOptions.h.html#llvm::FPOpFusion::FPOpFusionMode::Fast" title='llvm::FPOpFusion::FPOpFusionMode::Fast' data-ref="llvm::FPOpFusion::FPOpFusionMode::Fast">Fast</a> || <a class="local col0 ref" href="#1640Options" title='Options' data-ref="1640Options">Options</a>.<a class="ref" href="../../../include/llvm/Target/TargetOptions.h.html#llvm::TargetOptions::UnsafeFPMath" title='llvm::TargetOptions::UnsafeFPMath' data-ref="llvm::TargetOptions::UnsafeFPMath">UnsafeFPMath</a> ||</td></tr>
<tr><th id="8787">8787</th><td>       (<a class="local col7 ref" href="#1637N0" title='N0' data-ref="1637N0">N0</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode8getFlagsEv" title='llvm::SDNode::getFlags' data-ref="_ZNK4llvm6SDNode8getFlagsEv">getFlags</a>().<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm11SDNodeFlags16hasAllowContractEv" title='llvm::SDNodeFlags::hasAllowContract' data-ref="_ZNK4llvm11SDNodeFlags16hasAllowContractEv">hasAllowContract</a>() &amp;&amp;</td></tr>
<tr><th id="8788">8788</th><td>        <a class="local col8 ref" href="#1638N1" title='N1' data-ref="1638N1">N1</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode8getFlagsEv" title='llvm::SDNode::getFlags' data-ref="_ZNK4llvm6SDNode8getFlagsEv">getFlags</a>().<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm11SDNodeFlags16hasAllowContractEv" title='llvm::SDNodeFlags::hasAllowContract' data-ref="_ZNK4llvm11SDNodeFlags16hasAllowContractEv">hasAllowContract</a>())) &amp;&amp;</td></tr>
<tr><th id="8789">8789</th><td>      <a class="virtual member" href="#_ZNK4llvm16SITargetLowering26isFMAFasterThanFMulAndFAddENS_3EVTE" title='llvm::SITargetLowering::isFMAFasterThanFMulAndFAdd' data-ref="_ZNK4llvm16SITargetLowering26isFMAFasterThanFMulAndFAddENS_3EVTE">isFMAFasterThanFMulAndFAdd</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col9 ref" href="#1639VT" title='VT' data-ref="1639VT">VT</a>)) {</td></tr>
<tr><th id="8790">8790</th><td>    <b>return</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMA" title='llvm::ISD::NodeType::FMA' data-ref="llvm::ISD::NodeType::FMA">FMA</a>;</td></tr>
<tr><th id="8791">8791</th><td>  }</td></tr>
<tr><th id="8792">8792</th><td></td></tr>
<tr><th id="8793">8793</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="8794">8794</th><td>}</td></tr>
<tr><th id="8795">8795</th><td></td></tr>
<tr><th id="8796">8796</th><td><i>// For a reassociatable opcode perform:</i></td></tr>
<tr><th id="8797">8797</th><td><i>// op x, (op y, z) -&gt; op (op x, z), y, if x and z are uniform</i></td></tr>
<tr><th id="8798">8798</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm16SITargetLowering20reassociateScalarOpsEPNS_6SDNodeERNS_12SelectionDAGE" title='llvm::SITargetLowering::reassociateScalarOps' data-ref="_ZNK4llvm16SITargetLowering20reassociateScalarOpsEPNS_6SDNodeERNS_12SelectionDAGE">reassociateScalarOps</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col1 decl" id="1641N" title='N' data-type='llvm::SDNode *' data-ref="1641N">N</dfn>,</td></tr>
<tr><th id="8799">8799</th><td>                                               <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col2 decl" id="1642DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="1642DAG">DAG</dfn>) <em>const</em> {</td></tr>
<tr><th id="8800">8800</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col3 decl" id="1643VT" title='VT' data-type='llvm::EVT' data-ref="1643VT">VT</dfn> = <a class="local col1 ref" href="#1641N" title='N' data-ref="1641N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>);</td></tr>
<tr><th id="8801">8801</th><td>  <b>if</b> (<a class="local col3 ref" href="#1643VT" title='VT' data-ref="1643VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a> &amp;&amp; <a class="local col3 ref" href="#1643VT" title='VT' data-ref="1643VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>)</td></tr>
<tr><th id="8802">8802</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="8803">8803</th><td></td></tr>
<tr><th id="8804">8804</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="1644Opc" title='Opc' data-type='unsigned int' data-ref="1644Opc">Opc</dfn> = <a class="local col1 ref" href="#1641N" title='N' data-ref="1641N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="8805">8805</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="1645Op0" title='Op0' data-type='llvm::SDValue' data-ref="1645Op0">Op0</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#1641N" title='N' data-ref="1641N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="8806">8806</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="1646Op1" title='Op1' data-type='llvm::SDValue' data-ref="1646Op1">Op1</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#1641N" title='N' data-ref="1641N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="8807">8807</th><td></td></tr>
<tr><th id="8808">8808</th><td>  <b>if</b> (!(<a class="local col5 ref" href="#1645Op0" title='Op0' data-ref="1645Op0">Op0</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode11isDivergentEv" title='llvm::SDNode::isDivergent' data-ref="_ZNK4llvm6SDNode11isDivergentEv">isDivergent</a>() ^ <a class="local col6 ref" href="#1646Op1" title='Op1' data-ref="1646Op1">Op1</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode11isDivergentEv" title='llvm::SDNode::isDivergent' data-ref="_ZNK4llvm6SDNode11isDivergentEv">isDivergent</a>()))</td></tr>
<tr><th id="8809">8809</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="8810">8810</th><td></td></tr>
<tr><th id="8811">8811</th><td>  <b>if</b> (<a class="local col5 ref" href="#1645Op0" title='Op0' data-ref="1645Op0">Op0</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode11isDivergentEv" title='llvm::SDNode::isDivergent' data-ref="_ZNK4llvm6SDNode11isDivergentEv">isDivergent</a>())</td></tr>
<tr><th id="8812">8812</th><td>    <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/move.h.html#_ZSt4swapRT_S0_" title='std::swap' data-ref="_ZSt4swapRT_S0_">swap</a>(<span class='refarg'><a class="local col5 ref" href="#1645Op0" title='Op0' data-ref="1645Op0">Op0</a></span>, <span class='refarg'><a class="local col6 ref" href="#1646Op1" title='Op1' data-ref="1646Op1">Op1</a></span>);</td></tr>
<tr><th id="8813">8813</th><td></td></tr>
<tr><th id="8814">8814</th><td>  <b>if</b> (<a class="local col6 ref" href="#1646Op1" title='Op1' data-ref="1646Op1">Op1</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() != <a class="local col4 ref" href="#1644Opc" title='Opc' data-ref="1644Opc">Opc</a> || !<a class="local col6 ref" href="#1646Op1" title='Op1' data-ref="1646Op1">Op1</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9hasOneUseEv" title='llvm::SDValue::hasOneUse' data-ref="_ZNK4llvm7SDValue9hasOneUseEv">hasOneUse</a>())</td></tr>
<tr><th id="8815">8815</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="8816">8816</th><td></td></tr>
<tr><th id="8817">8817</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="1647Op2" title='Op2' data-type='llvm::SDValue' data-ref="1647Op2">Op2</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#1646Op1" title='Op1' data-ref="1646Op1">Op1</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="8818">8818</th><td>  <a class="local col6 ref" href="#1646Op1" title='Op1' data-ref="1646Op1">Op1</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col6 ref" href="#1646Op1" title='Op1' data-ref="1646Op1">Op1</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="8819">8819</th><td>  <b>if</b> (!(<a class="local col6 ref" href="#1646Op1" title='Op1' data-ref="1646Op1">Op1</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode11isDivergentEv" title='llvm::SDNode::isDivergent' data-ref="_ZNK4llvm6SDNode11isDivergentEv">isDivergent</a>() ^ <a class="local col7 ref" href="#1647Op2" title='Op2' data-ref="1647Op2">Op2</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode11isDivergentEv" title='llvm::SDNode::isDivergent' data-ref="_ZNK4llvm6SDNode11isDivergentEv">isDivergent</a>()))</td></tr>
<tr><th id="8820">8820</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="8821">8821</th><td></td></tr>
<tr><th id="8822">8822</th><td>  <b>if</b> (<a class="local col6 ref" href="#1646Op1" title='Op1' data-ref="1646Op1">Op1</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode11isDivergentEv" title='llvm::SDNode::isDivergent' data-ref="_ZNK4llvm6SDNode11isDivergentEv">isDivergent</a>())</td></tr>
<tr><th id="8823">8823</th><td>    <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/move.h.html#_ZSt4swapRT_S0_" title='std::swap' data-ref="_ZSt4swapRT_S0_">swap</a>(<span class='refarg'><a class="local col6 ref" href="#1646Op1" title='Op1' data-ref="1646Op1">Op1</a></span>, <span class='refarg'><a class="local col7 ref" href="#1647Op2" title='Op2' data-ref="1647Op2">Op2</a></span>);</td></tr>
<tr><th id="8824">8824</th><td></td></tr>
<tr><th id="8825">8825</th><td>  <i>// If either operand is constant this will conflict with</i></td></tr>
<tr><th id="8826">8826</th><td><i>  // DAGCombiner::ReassociateOps().</i></td></tr>
<tr><th id="8827">8827</th><td>  <b>if</b> (<a class="local col2 ref" href="#1642DAG" title='DAG' data-ref="1642DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG37isConstantIntBuildVectorOrConstantIntENS_7SDValueE" title='llvm::SelectionDAG::isConstantIntBuildVectorOrConstantInt' data-ref="_ZN4llvm12SelectionDAG37isConstantIntBuildVectorOrConstantIntENS_7SDValueE">isConstantIntBuildVectorOrConstantInt</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#1645Op0" title='Op0' data-ref="1645Op0">Op0</a>) ||</td></tr>
<tr><th id="8828">8828</th><td>      <a class="local col2 ref" href="#1642DAG" title='DAG' data-ref="1642DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG37isConstantIntBuildVectorOrConstantIntENS_7SDValueE" title='llvm::SelectionDAG::isConstantIntBuildVectorOrConstantInt' data-ref="_ZN4llvm12SelectionDAG37isConstantIntBuildVectorOrConstantIntENS_7SDValueE">isConstantIntBuildVectorOrConstantInt</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#1646Op1" title='Op1' data-ref="1646Op1">Op1</a>))</td></tr>
<tr><th id="8829">8829</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="8830">8830</th><td></td></tr>
<tr><th id="8831">8831</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col8 decl" id="1648SL" title='SL' data-type='llvm::SDLoc' data-ref="1648SL">SL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col1 ref" href="#1641N" title='N' data-ref="1641N">N</a>);</td></tr>
<tr><th id="8832">8832</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="1649Add1" title='Add1' data-type='llvm::SDValue' data-ref="1649Add1">Add1</dfn> = <a class="local col2 ref" href="#1642DAG" title='DAG' data-ref="1642DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<a class="local col4 ref" href="#1644Opc" title='Opc' data-ref="1644Opc">Opc</a>, <a class="local col8 ref" href="#1648SL" title='SL' data-ref="1648SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col3 ref" href="#1643VT" title='VT' data-ref="1643VT">VT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#1645Op0" title='Op0' data-ref="1645Op0">Op0</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#1646Op1" title='Op1' data-ref="1646Op1">Op1</a>);</td></tr>
<tr><th id="8833">8833</th><td>  <b>return</b> <a class="local col2 ref" href="#1642DAG" title='DAG' data-ref="1642DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<a class="local col4 ref" href="#1644Opc" title='Opc' data-ref="1644Opc">Opc</a>, <a class="local col8 ref" href="#1648SL" title='SL' data-ref="1648SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col3 ref" href="#1643VT" title='VT' data-ref="1643VT">VT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#1649Add1" title='Add1' data-ref="1649Add1">Add1</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#1647Op2" title='Op2' data-ref="1647Op2">Op2</a>);</td></tr>
<tr><th id="8834">8834</th><td>}</td></tr>
<tr><th id="8835">8835</th><td></td></tr>
<tr><th id="8836">8836</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="tu decl def" id="_ZL11getMad64_32RN4llvm12SelectionDAGERKNS_5SDLocENS_3EVTENS_7SDValueES6_S6_b" title='getMad64_32' data-type='llvm::SDValue getMad64_32(llvm::SelectionDAG &amp; DAG, const llvm::SDLoc &amp; SL, llvm::EVT VT, llvm::SDValue N0, llvm::SDValue N1, llvm::SDValue N2, bool Signed)' data-ref="_ZL11getMad64_32RN4llvm12SelectionDAGERKNS_5SDLocENS_3EVTENS_7SDValueES6_S6_b">getMad64_32</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col0 decl" id="1650DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="1650DAG">DAG</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col1 decl" id="1651SL" title='SL' data-type='const llvm::SDLoc &amp;' data-ref="1651SL">SL</dfn>,</td></tr>
<tr><th id="8837">8837</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col2 decl" id="1652VT" title='VT' data-type='llvm::EVT' data-ref="1652VT">VT</dfn>,</td></tr>
<tr><th id="8838">8838</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="1653N0" title='N0' data-type='llvm::SDValue' data-ref="1653N0">N0</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="1654N1" title='N1' data-type='llvm::SDValue' data-ref="1654N1">N1</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="1655N2" title='N2' data-type='llvm::SDValue' data-ref="1655N2">N2</dfn>,</td></tr>
<tr><th id="8839">8839</th><td>                           <em>bool</em> <dfn class="local col6 decl" id="1656Signed" title='Signed' data-type='bool' data-ref="1656Signed">Signed</dfn>) {</td></tr>
<tr><th id="8840">8840</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="1657MadOpc" title='MadOpc' data-type='unsigned int' data-ref="1657MadOpc">MadOpc</dfn> = <a class="local col6 ref" href="#1656Signed" title='Signed' data-ref="1656Signed">Signed</a> ? <span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::MAD_I64_I32" title='llvm::AMDGPUISD::NodeType::MAD_I64_I32' data-ref="llvm::AMDGPUISD::NodeType::MAD_I64_I32">MAD_I64_I32</a> : <span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::MAD_U64_U32" title='llvm::AMDGPUISD::NodeType::MAD_U64_U32' data-ref="llvm::AMDGPUISD::NodeType::MAD_U64_U32">MAD_U64_U32</a>;</td></tr>
<tr><th id="8841">8841</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDVTList" title='llvm::SDVTList' data-ref="llvm::SDVTList">SDVTList</a> <dfn class="local col8 decl" id="1658VTs" title='VTs' data-type='llvm::SDVTList' data-ref="1658VTs">VTs</dfn> = <a class="local col0 ref" href="#1650DAG" title='DAG' data-ref="1650DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG9getVTListENS_3EVTES1_" title='llvm::SelectionDAG::getVTList' data-ref="_ZN4llvm12SelectionDAG9getVTListENS_3EVTES1_">getVTList</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i1" title='llvm::MVT::SimpleValueType::i1' data-ref="llvm::MVT::SimpleValueType::i1">i1</a>);</td></tr>
<tr><th id="8842">8842</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="1659Mad" title='Mad' data-type='llvm::SDValue' data-ref="1659Mad">Mad</dfn> = <a class="local col0 ref" href="#1650DAG" title='DAG' data-ref="1650DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_8SDVTListENS_7SDValueES5_S5_" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_8SDVTListENS_7SDValueES5_S5_">getNode</a>(<a class="local col7 ref" href="#1657MadOpc" title='MadOpc' data-ref="1657MadOpc">MadOpc</a>, <a class="local col1 ref" href="#1651SL" title='SL' data-ref="1651SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#77" title='llvm::SDVTList::SDVTList' data-ref="_ZN4llvm8SDVTListC1ERKS0_"></a><a class="local col8 ref" href="#1658VTs" title='VTs' data-ref="1658VTs">VTs</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#1653N0" title='N0' data-ref="1653N0">N0</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#1654N1" title='N1' data-ref="1654N1">N1</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#1655N2" title='N2' data-ref="1655N2">N2</a>);</td></tr>
<tr><th id="8843">8843</th><td>  <b>return</b> <a class="local col0 ref" href="#1650DAG" title='DAG' data-ref="1650DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::TRUNCATE" title='llvm::ISD::NodeType::TRUNCATE' data-ref="llvm::ISD::NodeType::TRUNCATE">TRUNCATE</a>, <a class="local col1 ref" href="#1651SL" title='SL' data-ref="1651SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col2 ref" href="#1652VT" title='VT' data-ref="1652VT">VT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#1659Mad" title='Mad' data-ref="1659Mad">Mad</a>);</td></tr>
<tr><th id="8844">8844</th><td>}</td></tr>
<tr><th id="8845">8845</th><td></td></tr>
<tr><th id="8846">8846</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm16SITargetLowering17performAddCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::SITargetLowering::performAddCombine' data-ref="_ZNK4llvm16SITargetLowering17performAddCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">performAddCombine</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col0 decl" id="1660N" title='N' data-type='llvm::SDNode *' data-ref="1660N">N</dfn>,</td></tr>
<tr><th id="8847">8847</th><td>                                            <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col1 decl" id="1661DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="1661DCI">DCI</dfn>) <em>const</em> {</td></tr>
<tr><th id="8848">8848</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col2 decl" id="1662DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="1662DAG">DAG</dfn> = <a class="local col1 ref" href="#1661DCI" title='DCI' data-ref="1661DCI">DCI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo::DAG" title='llvm::TargetLowering::DAGCombinerInfo::DAG' data-ref="llvm::TargetLowering::DAGCombinerInfo::DAG">DAG</a>;</td></tr>
<tr><th id="8849">8849</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col3 decl" id="1663VT" title='VT' data-type='llvm::EVT' data-ref="1663VT">VT</dfn> = <a class="local col0 ref" href="#1660N" title='N' data-ref="1660N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>);</td></tr>
<tr><th id="8850">8850</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col4 decl" id="1664SL" title='SL' data-type='llvm::SDLoc' data-ref="1664SL">SL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col0 ref" href="#1660N" title='N' data-ref="1660N">N</a>);</td></tr>
<tr><th id="8851">8851</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="1665LHS" title='LHS' data-type='llvm::SDValue' data-ref="1665LHS">LHS</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#1660N" title='N' data-ref="1660N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="8852">8852</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="1666RHS" title='RHS' data-type='llvm::SDValue' data-ref="1666RHS">RHS</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#1660N" title='N' data-ref="1660N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="8853">8853</th><td></td></tr>
<tr><th id="8854">8854</th><td>  <b>if</b> ((<a class="local col5 ref" href="#1665LHS" title='LHS' data-ref="1665LHS">LHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::MUL" title='llvm::ISD::NodeType::MUL' data-ref="llvm::ISD::NodeType::MUL">MUL</a> || <a class="local col6 ref" href="#1666RHS" title='RHS' data-ref="1666RHS">RHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::MUL" title='llvm::ISD::NodeType::MUL' data-ref="llvm::ISD::NodeType::MUL">MUL</a>)</td></tr>
<tr><th id="8855">8855</th><td>      &amp;&amp; <a class="member" href="SIISelLowering.h.html#llvm::SITargetLowering::Subtarget" title='llvm::SITargetLowering::Subtarget' data-ref="llvm::SITargetLowering::Subtarget">Subtarget</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget11hasMad64_32Ev" title='llvm::GCNSubtarget::hasMad64_32' data-ref="_ZNK4llvm12GCNSubtarget11hasMad64_32Ev">hasMad64_32</a>() &amp;&amp;</td></tr>
<tr><th id="8856">8856</th><td>      !<a class="local col3 ref" href="#1663VT" title='VT' data-ref="1663VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT8isVectorEv" title='llvm::EVT::isVector' data-ref="_ZNK4llvm3EVT8isVectorEv">isVector</a>() &amp;&amp; <a class="local col3 ref" href="#1663VT" title='VT' data-ref="1663VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT19getScalarSizeInBitsEv" title='llvm::EVT::getScalarSizeInBits' data-ref="_ZNK4llvm3EVT19getScalarSizeInBitsEv">getScalarSizeInBits</a>() &gt; <var>32</var> &amp;&amp;</td></tr>
<tr><th id="8857">8857</th><td>      <a class="local col3 ref" href="#1663VT" title='VT' data-ref="1663VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT19getScalarSizeInBitsEv" title='llvm::EVT::getScalarSizeInBits' data-ref="_ZNK4llvm3EVT19getScalarSizeInBitsEv">getScalarSizeInBits</a>() &lt;= <var>64</var>) {</td></tr>
<tr><th id="8858">8858</th><td>    <b>if</b> (<a class="local col5 ref" href="#1665LHS" title='LHS' data-ref="1665LHS">LHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() != <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::MUL" title='llvm::ISD::NodeType::MUL' data-ref="llvm::ISD::NodeType::MUL">MUL</a>)</td></tr>
<tr><th id="8859">8859</th><td>      <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/move.h.html#_ZSt4swapRT_S0_" title='std::swap' data-ref="_ZSt4swapRT_S0_">swap</a>(<span class='refarg'><a class="local col5 ref" href="#1665LHS" title='LHS' data-ref="1665LHS">LHS</a></span>, <span class='refarg'><a class="local col6 ref" href="#1666RHS" title='RHS' data-ref="1666RHS">RHS</a></span>);</td></tr>
<tr><th id="8860">8860</th><td></td></tr>
<tr><th id="8861">8861</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="1667MulLHS" title='MulLHS' data-type='llvm::SDValue' data-ref="1667MulLHS">MulLHS</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#1665LHS" title='LHS' data-ref="1665LHS">LHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="8862">8862</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="1668MulRHS" title='MulRHS' data-type='llvm::SDValue' data-ref="1668MulRHS">MulRHS</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#1665LHS" title='LHS' data-ref="1665LHS">LHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="8863">8863</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="1669AddRHS" title='AddRHS' data-type='llvm::SDValue' data-ref="1669AddRHS">AddRHS</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#1666RHS" title='RHS' data-ref="1666RHS">RHS</a>;</td></tr>
<tr><th id="8864">8864</th><td></td></tr>
<tr><th id="8865">8865</th><td>    <i>// TODO: Maybe restrict if SGPR inputs.</i></td></tr>
<tr><th id="8866">8866</th><td>    <b>if</b> (<a class="member" href="AMDGPUISelLowering.h.html#_ZN4llvm20AMDGPUTargetLowering15numBitsUnsignedENS_7SDValueERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::numBitsUnsigned' data-ref="_ZN4llvm20AMDGPUTargetLowering15numBitsUnsignedENS_7SDValueERNS_12SelectionDAGE">numBitsUnsigned</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#1667MulLHS" title='MulLHS' data-ref="1667MulLHS">MulLHS</a>, <span class='refarg'><a class="local col2 ref" href="#1662DAG" title='DAG' data-ref="1662DAG">DAG</a></span>) &lt;= <var>32</var> &amp;&amp;</td></tr>
<tr><th id="8867">8867</th><td>        <a class="member" href="AMDGPUISelLowering.h.html#_ZN4llvm20AMDGPUTargetLowering15numBitsUnsignedENS_7SDValueERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::numBitsUnsigned' data-ref="_ZN4llvm20AMDGPUTargetLowering15numBitsUnsignedENS_7SDValueERNS_12SelectionDAGE">numBitsUnsigned</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#1668MulRHS" title='MulRHS' data-ref="1668MulRHS">MulRHS</a>, <span class='refarg'><a class="local col2 ref" href="#1662DAG" title='DAG' data-ref="1662DAG">DAG</a></span>) &lt;= <var>32</var>) {</td></tr>
<tr><th id="8868">8868</th><td>      <a class="local col7 ref" href="#1667MulLHS" title='MulLHS' data-ref="1667MulLHS">MulLHS</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col2 ref" href="#1662DAG" title='DAG' data-ref="1662DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getZExtOrTruncENS_7SDValueERKNS_5SDLocENS_3EVTE" title='llvm::SelectionDAG::getZExtOrTrunc' data-ref="_ZN4llvm12SelectionDAG14getZExtOrTruncENS_7SDValueERKNS_5SDLocENS_3EVTE">getZExtOrTrunc</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#1667MulLHS" title='MulLHS' data-ref="1667MulLHS">MulLHS</a>, <a class="local col4 ref" href="#1664SL" title='SL' data-ref="1664SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="8869">8869</th><td>      <a class="local col8 ref" href="#1668MulRHS" title='MulRHS' data-ref="1668MulRHS">MulRHS</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col2 ref" href="#1662DAG" title='DAG' data-ref="1662DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getZExtOrTruncENS_7SDValueERKNS_5SDLocENS_3EVTE" title='llvm::SelectionDAG::getZExtOrTrunc' data-ref="_ZN4llvm12SelectionDAG14getZExtOrTruncENS_7SDValueERKNS_5SDLocENS_3EVTE">getZExtOrTrunc</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#1668MulRHS" title='MulRHS' data-ref="1668MulRHS">MulRHS</a>, <a class="local col4 ref" href="#1664SL" title='SL' data-ref="1664SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="8870">8870</th><td>      <a class="local col9 ref" href="#1669AddRHS" title='AddRHS' data-ref="1669AddRHS">AddRHS</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col2 ref" href="#1662DAG" title='DAG' data-ref="1662DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getZExtOrTruncENS_7SDValueERKNS_5SDLocENS_3EVTE" title='llvm::SelectionDAG::getZExtOrTrunc' data-ref="_ZN4llvm12SelectionDAG14getZExtOrTruncENS_7SDValueERKNS_5SDLocENS_3EVTE">getZExtOrTrunc</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#1669AddRHS" title='AddRHS' data-ref="1669AddRHS">AddRHS</a>, <a class="local col4 ref" href="#1664SL" title='SL' data-ref="1664SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>);</td></tr>
<tr><th id="8871">8871</th><td>      <b>return</b> <a class="tu ref" href="#_ZL11getMad64_32RN4llvm12SelectionDAGERKNS_5SDLocENS_3EVTENS_7SDValueES6_S6_b" title='getMad64_32' data-use='c' data-ref="_ZL11getMad64_32RN4llvm12SelectionDAGERKNS_5SDLocENS_3EVTENS_7SDValueES6_S6_b">getMad64_32</a>(<span class='refarg'><a class="local col2 ref" href="#1662DAG" title='DAG' data-ref="1662DAG">DAG</a></span>, <a class="local col4 ref" href="#1664SL" title='SL' data-ref="1664SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col3 ref" href="#1663VT" title='VT' data-ref="1663VT">VT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#1667MulLHS" title='MulLHS' data-ref="1667MulLHS">MulLHS</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#1668MulRHS" title='MulRHS' data-ref="1668MulRHS">MulRHS</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#1669AddRHS" title='AddRHS' data-ref="1669AddRHS">AddRHS</a>, <b>false</b>);</td></tr>
<tr><th id="8872">8872</th><td>    }</td></tr>
<tr><th id="8873">8873</th><td></td></tr>
<tr><th id="8874">8874</th><td>    <b>if</b> (<a class="member" href="AMDGPUISelLowering.h.html#_ZN4llvm20AMDGPUTargetLowering13numBitsSignedENS_7SDValueERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::numBitsSigned' data-ref="_ZN4llvm20AMDGPUTargetLowering13numBitsSignedENS_7SDValueERNS_12SelectionDAGE">numBitsSigned</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#1667MulLHS" title='MulLHS' data-ref="1667MulLHS">MulLHS</a>, <span class='refarg'><a class="local col2 ref" href="#1662DAG" title='DAG' data-ref="1662DAG">DAG</a></span>) &lt; <var>32</var> &amp;&amp; <a class="member" href="AMDGPUISelLowering.h.html#_ZN4llvm20AMDGPUTargetLowering13numBitsSignedENS_7SDValueERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::numBitsSigned' data-ref="_ZN4llvm20AMDGPUTargetLowering13numBitsSignedENS_7SDValueERNS_12SelectionDAGE">numBitsSigned</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#1668MulRHS" title='MulRHS' data-ref="1668MulRHS">MulRHS</a>, <span class='refarg'><a class="local col2 ref" href="#1662DAG" title='DAG' data-ref="1662DAG">DAG</a></span>) &lt; <var>32</var>) {</td></tr>
<tr><th id="8875">8875</th><td>      <a class="local col7 ref" href="#1667MulLHS" title='MulLHS' data-ref="1667MulLHS">MulLHS</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col2 ref" href="#1662DAG" title='DAG' data-ref="1662DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getSExtOrTruncENS_7SDValueERKNS_5SDLocENS_3EVTE" title='llvm::SelectionDAG::getSExtOrTrunc' data-ref="_ZN4llvm12SelectionDAG14getSExtOrTruncENS_7SDValueERKNS_5SDLocENS_3EVTE">getSExtOrTrunc</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#1667MulLHS" title='MulLHS' data-ref="1667MulLHS">MulLHS</a>, <a class="local col4 ref" href="#1664SL" title='SL' data-ref="1664SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="8876">8876</th><td>      <a class="local col8 ref" href="#1668MulRHS" title='MulRHS' data-ref="1668MulRHS">MulRHS</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col2 ref" href="#1662DAG" title='DAG' data-ref="1662DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getSExtOrTruncENS_7SDValueERKNS_5SDLocENS_3EVTE" title='llvm::SelectionDAG::getSExtOrTrunc' data-ref="_ZN4llvm12SelectionDAG14getSExtOrTruncENS_7SDValueERKNS_5SDLocENS_3EVTE">getSExtOrTrunc</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#1668MulRHS" title='MulRHS' data-ref="1668MulRHS">MulRHS</a>, <a class="local col4 ref" href="#1664SL" title='SL' data-ref="1664SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="8877">8877</th><td>      <a class="local col9 ref" href="#1669AddRHS" title='AddRHS' data-ref="1669AddRHS">AddRHS</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col2 ref" href="#1662DAG" title='DAG' data-ref="1662DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getSExtOrTruncENS_7SDValueERKNS_5SDLocENS_3EVTE" title='llvm::SelectionDAG::getSExtOrTrunc' data-ref="_ZN4llvm12SelectionDAG14getSExtOrTruncENS_7SDValueERKNS_5SDLocENS_3EVTE">getSExtOrTrunc</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#1669AddRHS" title='AddRHS' data-ref="1669AddRHS">AddRHS</a>, <a class="local col4 ref" href="#1664SL" title='SL' data-ref="1664SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>);</td></tr>
<tr><th id="8878">8878</th><td>      <b>return</b> <a class="tu ref" href="#_ZL11getMad64_32RN4llvm12SelectionDAGERKNS_5SDLocENS_3EVTENS_7SDValueES6_S6_b" title='getMad64_32' data-use='c' data-ref="_ZL11getMad64_32RN4llvm12SelectionDAGERKNS_5SDLocENS_3EVTENS_7SDValueES6_S6_b">getMad64_32</a>(<span class='refarg'><a class="local col2 ref" href="#1662DAG" title='DAG' data-ref="1662DAG">DAG</a></span>, <a class="local col4 ref" href="#1664SL" title='SL' data-ref="1664SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col3 ref" href="#1663VT" title='VT' data-ref="1663VT">VT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#1667MulLHS" title='MulLHS' data-ref="1667MulLHS">MulLHS</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#1668MulRHS" title='MulRHS' data-ref="1668MulRHS">MulRHS</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#1669AddRHS" title='AddRHS' data-ref="1669AddRHS">AddRHS</a>, <b>true</b>);</td></tr>
<tr><th id="8879">8879</th><td>    }</td></tr>
<tr><th id="8880">8880</th><td></td></tr>
<tr><th id="8881">8881</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="8882">8882</th><td>  }</td></tr>
<tr><th id="8883">8883</th><td></td></tr>
<tr><th id="8884">8884</th><td>  <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValuecvbEv" title='llvm::SDValue::operator bool' data-ref="_ZNK4llvm7SDValuecvbEv"></a><dfn class="local col0 decl" id="1670V" title='V' data-type='llvm::SDValue' data-ref="1670V"><a class="local col0 ref" href="#1670V" title='V' data-ref="1670V">V</a></dfn> = <a class="member" href="#_ZNK4llvm16SITargetLowering20reassociateScalarOpsEPNS_6SDNodeERNS_12SelectionDAGE" title='llvm::SITargetLowering::reassociateScalarOps' data-ref="_ZNK4llvm16SITargetLowering20reassociateScalarOpsEPNS_6SDNodeERNS_12SelectionDAGE">reassociateScalarOps</a>(<a class="local col0 ref" href="#1660N" title='N' data-ref="1660N">N</a>, <span class='refarg'><a class="local col2 ref" href="#1662DAG" title='DAG' data-ref="1662DAG">DAG</a></span>)) {</td></tr>
<tr><th id="8885">8885</th><td>    <b>return</b> <a class="local col0 ref" href="#1670V" title='V' data-ref="1670V">V</a>;</td></tr>
<tr><th id="8886">8886</th><td>  }</td></tr>
<tr><th id="8887">8887</th><td></td></tr>
<tr><th id="8888">8888</th><td>  <b>if</b> (<a class="local col3 ref" href="#1663VT" title='VT' data-ref="1663VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a> || !<a class="local col1 ref" href="#1661DCI" title='DCI' data-ref="1661DCI">DCI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm14TargetLowering15DAGCombinerInfo18isAfterLegalizeDAGEv" title='llvm::TargetLowering::DAGCombinerInfo::isAfterLegalizeDAG' data-ref="_ZNK4llvm14TargetLowering15DAGCombinerInfo18isAfterLegalizeDAGEv">isAfterLegalizeDAG</a>())</td></tr>
<tr><th id="8889">8889</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="8890">8890</th><td></td></tr>
<tr><th id="8891">8891</th><td>  <i>// add x, zext (setcc) =&gt; addcarry x, 0, setcc</i></td></tr>
<tr><th id="8892">8892</th><td><i>  // add x, sext (setcc) =&gt; subcarry x, 0, setcc</i></td></tr>
<tr><th id="8893">8893</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="1671Opc" title='Opc' data-type='unsigned int' data-ref="1671Opc">Opc</dfn> = <a class="local col5 ref" href="#1665LHS" title='LHS' data-ref="1665LHS">LHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="8894">8894</th><td>  <b>if</b> (<a class="local col1 ref" href="#1671Opc" title='Opc' data-ref="1671Opc">Opc</a> == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ZERO_EXTEND" title='llvm::ISD::NodeType::ZERO_EXTEND' data-ref="llvm::ISD::NodeType::ZERO_EXTEND">ZERO_EXTEND</a> || <a class="local col1 ref" href="#1671Opc" title='Opc' data-ref="1671Opc">Opc</a> == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SIGN_EXTEND" title='llvm::ISD::NodeType::SIGN_EXTEND' data-ref="llvm::ISD::NodeType::SIGN_EXTEND">SIGN_EXTEND</a> ||</td></tr>
<tr><th id="8895">8895</th><td>      <a class="local col1 ref" href="#1671Opc" title='Opc' data-ref="1671Opc">Opc</a> == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ANY_EXTEND" title='llvm::ISD::NodeType::ANY_EXTEND' data-ref="llvm::ISD::NodeType::ANY_EXTEND">ANY_EXTEND</a> || <a class="local col1 ref" href="#1671Opc" title='Opc' data-ref="1671Opc">Opc</a> == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ADDCARRY" title='llvm::ISD::NodeType::ADDCARRY' data-ref="llvm::ISD::NodeType::ADDCARRY">ADDCARRY</a>)</td></tr>
<tr><th id="8896">8896</th><td>    <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/move.h.html#_ZSt4swapRT_S0_" title='std::swap' data-ref="_ZSt4swapRT_S0_">swap</a>(<span class='refarg'><a class="local col6 ref" href="#1666RHS" title='RHS' data-ref="1666RHS">RHS</a></span>, <span class='refarg'><a class="local col5 ref" href="#1665LHS" title='LHS' data-ref="1665LHS">LHS</a></span>);</td></tr>
<tr><th id="8897">8897</th><td></td></tr>
<tr><th id="8898">8898</th><td>  <a class="local col1 ref" href="#1671Opc" title='Opc' data-ref="1671Opc">Opc</a> = <a class="local col6 ref" href="#1666RHS" title='RHS' data-ref="1666RHS">RHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="8899">8899</th><td>  <b>switch</b> (<a class="local col1 ref" href="#1671Opc" title='Opc' data-ref="1671Opc">Opc</a>) {</td></tr>
<tr><th id="8900">8900</th><td>  <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="8901">8901</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ZERO_EXTEND" title='llvm::ISD::NodeType::ZERO_EXTEND' data-ref="llvm::ISD::NodeType::ZERO_EXTEND">ZERO_EXTEND</a>:</td></tr>
<tr><th id="8902">8902</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SIGN_EXTEND" title='llvm::ISD::NodeType::SIGN_EXTEND' data-ref="llvm::ISD::NodeType::SIGN_EXTEND">SIGN_EXTEND</a>:</td></tr>
<tr><th id="8903">8903</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ANY_EXTEND" title='llvm::ISD::NodeType::ANY_EXTEND' data-ref="llvm::ISD::NodeType::ANY_EXTEND">ANY_EXTEND</a>: {</td></tr>
<tr><th id="8904">8904</th><td>    <em>auto</em> <dfn class="local col2 decl" id="1672Cond" title='Cond' data-type='llvm::SDValue' data-ref="1672Cond">Cond</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#1666RHS" title='RHS' data-ref="1666RHS">RHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="8905">8905</th><td>    <b>if</b> (!<a class="tu ref" href="#_ZL10isBoolSGPRN4llvm7SDValueE" title='isBoolSGPR' data-use='c' data-ref="_ZL10isBoolSGPRN4llvm7SDValueE">isBoolSGPR</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#1672Cond" title='Cond' data-ref="1672Cond">Cond</a>))</td></tr>
<tr><th id="8906">8906</th><td>      <b>break</b>;</td></tr>
<tr><th id="8907">8907</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDVTList" title='llvm::SDVTList' data-ref="llvm::SDVTList">SDVTList</a> <dfn class="local col3 decl" id="1673VTList" title='VTList' data-type='llvm::SDVTList' data-ref="1673VTList">VTList</dfn> = <a class="local col2 ref" href="#1662DAG" title='DAG' data-ref="1662DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG9getVTListENS_3EVTES1_" title='llvm::SelectionDAG::getVTList' data-ref="_ZN4llvm12SelectionDAG9getVTListENS_3EVTES1_">getVTList</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i1" title='llvm::MVT::SimpleValueType::i1' data-ref="llvm::MVT::SimpleValueType::i1">i1</a>);</td></tr>
<tr><th id="8908">8908</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="1674Args" title='Args' data-type='llvm::SDValue [3]' data-ref="1674Args">Args</dfn>[] = { <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#1665LHS" title='LHS' data-ref="1665LHS">LHS</a>, <a class="local col2 ref" href="#1662DAG" title='DAG' data-ref="1662DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb" title='llvm::SelectionDAG::getConstant' data-ref="_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb">getConstant</a>(<var>0</var>, <a class="local col4 ref" href="#1664SL" title='SL' data-ref="1664SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#1672Cond" title='Cond' data-ref="1672Cond">Cond</a> };</td></tr>
<tr><th id="8909">8909</th><td>    <a class="local col1 ref" href="#1671Opc" title='Opc' data-ref="1671Opc">Opc</a> = (<a class="local col1 ref" href="#1671Opc" title='Opc' data-ref="1671Opc">Opc</a> == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SIGN_EXTEND" title='llvm::ISD::NodeType::SIGN_EXTEND' data-ref="llvm::ISD::NodeType::SIGN_EXTEND">SIGN_EXTEND</a>) ? <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SUBCARRY" title='llvm::ISD::NodeType::SUBCARRY' data-ref="llvm::ISD::NodeType::SUBCARRY">SUBCARRY</a> : <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ADDCARRY" title='llvm::ISD::NodeType::ADDCARRY' data-ref="llvm::ISD::NodeType::ADDCARRY">ADDCARRY</a>;</td></tr>
<tr><th id="8910">8910</th><td>    <b>return</b> <a class="local col2 ref" href="#1662DAG" title='DAG' data-ref="1662DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_8SDVTListENS_8ArrayRefINS_7SDValueEEE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_8SDVTListENS_8ArrayRefINS_7SDValueEEE">getNode</a>(<a class="local col1 ref" href="#1671Opc" title='Opc' data-ref="1671Opc">Opc</a>, <a class="local col4 ref" href="#1664SL" title='SL' data-ref="1664SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#77" title='llvm::SDVTList::SDVTList' data-ref="_ZN4llvm8SDVTListC1ERKS0_"></a><a class="local col3 ref" href="#1673VTList" title='VTList' data-ref="1673VTList">VTList</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERAT__KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERAT__KT_"></a><a class="local col4 ref" href="#1674Args" title='Args' data-ref="1674Args">Args</a>);</td></tr>
<tr><th id="8911">8911</th><td>  }</td></tr>
<tr><th id="8912">8912</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ADDCARRY" title='llvm::ISD::NodeType::ADDCARRY' data-ref="llvm::ISD::NodeType::ADDCARRY">ADDCARRY</a>: {</td></tr>
<tr><th id="8913">8913</th><td>    <i>// add x, (addcarry y, 0, cc) =&gt; addcarry x, y, cc</i></td></tr>
<tr><th id="8914">8914</th><td>    <em>auto</em> <dfn class="local col5 decl" id="1675C" title='C' data-type='llvm::ConstantSDNode *' data-ref="1675C">C</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERKT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERKT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col6 ref" href="#1666RHS" title='RHS' data-ref="1666RHS">RHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="8915">8915</th><td>    <b>if</b> (!<a class="local col5 ref" href="#1675C" title='C' data-ref="1675C">C</a> || <a class="local col5 ref" href="#1675C" title='C' data-ref="1675C">C</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>() != <var>0</var>) <b>break</b>;</td></tr>
<tr><th id="8916">8916</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="1676Args" title='Args' data-type='llvm::SDValue [3]' data-ref="1676Args">Args</dfn>[] = { <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#1665LHS" title='LHS' data-ref="1665LHS">LHS</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#1666RHS" title='RHS' data-ref="1666RHS">RHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#1666RHS" title='RHS' data-ref="1666RHS">RHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>2</var>) };</td></tr>
<tr><th id="8917">8917</th><td>    <b>return</b> <a class="local col2 ref" href="#1662DAG" title='DAG' data-ref="1662DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_8SDVTListENS_8ArrayRefINS_7SDValueEEE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_8SDVTListENS_8ArrayRefINS_7SDValueEEE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ADDCARRY" title='llvm::ISD::NodeType::ADDCARRY' data-ref="llvm::ISD::NodeType::ADDCARRY">ADDCARRY</a>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col0 ref" href="#1660N" title='N' data-ref="1660N">N</a>), <a class="local col6 ref" href="#1666RHS" title='RHS' data-ref="1666RHS">RHS</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getVTListEv" title='llvm::SDNode::getVTList' data-ref="_ZNK4llvm6SDNode9getVTListEv">getVTList</a>(), <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERAT__KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERAT__KT_"></a><a class="local col6 ref" href="#1676Args" title='Args' data-ref="1676Args">Args</a>);</td></tr>
<tr><th id="8918">8918</th><td>  }</td></tr>
<tr><th id="8919">8919</th><td>  }</td></tr>
<tr><th id="8920">8920</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="8921">8921</th><td>}</td></tr>
<tr><th id="8922">8922</th><td></td></tr>
<tr><th id="8923">8923</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm16SITargetLowering17performSubCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::SITargetLowering::performSubCombine' data-ref="_ZNK4llvm16SITargetLowering17performSubCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">performSubCombine</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col7 decl" id="1677N" title='N' data-type='llvm::SDNode *' data-ref="1677N">N</dfn>,</td></tr>
<tr><th id="8924">8924</th><td>                                            <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col8 decl" id="1678DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="1678DCI">DCI</dfn>) <em>const</em> {</td></tr>
<tr><th id="8925">8925</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col9 decl" id="1679DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="1679DAG">DAG</dfn> = <a class="local col8 ref" href="#1678DCI" title='DCI' data-ref="1678DCI">DCI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo::DAG" title='llvm::TargetLowering::DAGCombinerInfo::DAG' data-ref="llvm::TargetLowering::DAGCombinerInfo::DAG">DAG</a>;</td></tr>
<tr><th id="8926">8926</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col0 decl" id="1680VT" title='VT' data-type='llvm::EVT' data-ref="1680VT">VT</dfn> = <a class="local col7 ref" href="#1677N" title='N' data-ref="1677N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>);</td></tr>
<tr><th id="8927">8927</th><td></td></tr>
<tr><th id="8928">8928</th><td>  <b>if</b> (<a class="local col0 ref" href="#1680VT" title='VT' data-ref="1680VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>)</td></tr>
<tr><th id="8929">8929</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="8930">8930</th><td></td></tr>
<tr><th id="8931">8931</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col1 decl" id="1681SL" title='SL' data-type='llvm::SDLoc' data-ref="1681SL">SL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col7 ref" href="#1677N" title='N' data-ref="1677N">N</a>);</td></tr>
<tr><th id="8932">8932</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="1682LHS" title='LHS' data-type='llvm::SDValue' data-ref="1682LHS">LHS</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#1677N" title='N' data-ref="1677N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="8933">8933</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="1683RHS" title='RHS' data-type='llvm::SDValue' data-ref="1683RHS">RHS</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#1677N" title='N' data-ref="1677N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="8934">8934</th><td></td></tr>
<tr><th id="8935">8935</th><td>  <b>if</b> (<a class="local col2 ref" href="#1682LHS" title='LHS' data-ref="1682LHS">LHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SUBCARRY" title='llvm::ISD::NodeType::SUBCARRY' data-ref="llvm::ISD::NodeType::SUBCARRY">SUBCARRY</a>) {</td></tr>
<tr><th id="8936">8936</th><td>    <i>// sub (subcarry x, 0, cc), y =&gt; subcarry x, y, cc</i></td></tr>
<tr><th id="8937">8937</th><td>    <em>auto</em> <dfn class="local col4 decl" id="1684C" title='C' data-type='llvm::ConstantSDNode *' data-ref="1684C">C</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERKT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERKT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col2 ref" href="#1682LHS" title='LHS' data-ref="1682LHS">LHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="8938">8938</th><td>    <b>if</b> (!<a class="local col4 ref" href="#1684C" title='C' data-ref="1684C">C</a> || !<a class="local col4 ref" href="#1684C" title='C' data-ref="1684C">C</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode11isNullValueEv" title='llvm::ConstantSDNode::isNullValue' data-ref="_ZNK4llvm14ConstantSDNode11isNullValueEv">isNullValue</a>())</td></tr>
<tr><th id="8939">8939</th><td>      <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="8940">8940</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="1685Args" title='Args' data-type='llvm::SDValue [3]' data-ref="1685Args">Args</dfn>[] = { <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#1682LHS" title='LHS' data-ref="1682LHS">LHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#1683RHS" title='RHS' data-ref="1683RHS">RHS</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#1682LHS" title='LHS' data-ref="1682LHS">LHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>2</var>) };</td></tr>
<tr><th id="8941">8941</th><td>    <b>return</b> <a class="local col9 ref" href="#1679DAG" title='DAG' data-ref="1679DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_8SDVTListENS_8ArrayRefINS_7SDValueEEE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_8SDVTListENS_8ArrayRefINS_7SDValueEEE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SUBCARRY" title='llvm::ISD::NodeType::SUBCARRY' data-ref="llvm::ISD::NodeType::SUBCARRY">SUBCARRY</a>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col7 ref" href="#1677N" title='N' data-ref="1677N">N</a>), <a class="local col2 ref" href="#1682LHS" title='LHS' data-ref="1682LHS">LHS</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getVTListEv" title='llvm::SDNode::getVTList' data-ref="_ZNK4llvm6SDNode9getVTListEv">getVTList</a>(), <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERAT__KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERAT__KT_"></a><a class="local col5 ref" href="#1685Args" title='Args' data-ref="1685Args">Args</a>);</td></tr>
<tr><th id="8942">8942</th><td>  }</td></tr>
<tr><th id="8943">8943</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="8944">8944</th><td>}</td></tr>
<tr><th id="8945">8945</th><td></td></tr>
<tr><th id="8946">8946</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm16SITargetLowering30performAddCarrySubCarryCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::SITargetLowering::performAddCarrySubCarryCombine' data-ref="_ZNK4llvm16SITargetLowering30performAddCarrySubCarryCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">performAddCarrySubCarryCombine</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col6 decl" id="1686N" title='N' data-type='llvm::SDNode *' data-ref="1686N">N</dfn>,</td></tr>
<tr><th id="8947">8947</th><td>  <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col7 decl" id="1687DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="1687DCI">DCI</dfn>) <em>const</em> {</td></tr>
<tr><th id="8948">8948</th><td></td></tr>
<tr><th id="8949">8949</th><td>  <b>if</b> (<a class="local col6 ref" href="#1686N" title='N' data-ref="1686N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>) <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>)</td></tr>
<tr><th id="8950">8950</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="8951">8951</th><td></td></tr>
<tr><th id="8952">8952</th><td>  <em>auto</em> <dfn class="local col8 decl" id="1688C" title='C' data-type='llvm::ConstantSDNode *' data-ref="1688C">C</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERKT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERKT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col6 ref" href="#1686N" title='N' data-ref="1686N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="8953">8953</th><td>  <b>if</b> (!<a class="local col8 ref" href="#1688C" title='C' data-ref="1688C">C</a> || <a class="local col8 ref" href="#1688C" title='C' data-ref="1688C">C</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>() != <var>0</var>)</td></tr>
<tr><th id="8954">8954</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="8955">8955</th><td></td></tr>
<tr><th id="8956">8956</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col9 decl" id="1689DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="1689DAG">DAG</dfn> = <a class="local col7 ref" href="#1687DCI" title='DCI' data-ref="1687DCI">DCI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo::DAG" title='llvm::TargetLowering::DAGCombinerInfo::DAG' data-ref="llvm::TargetLowering::DAGCombinerInfo::DAG">DAG</a>;</td></tr>
<tr><th id="8957">8957</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="1690LHS" title='LHS' data-type='llvm::SDValue' data-ref="1690LHS">LHS</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#1686N" title='N' data-ref="1686N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="8958">8958</th><td></td></tr>
<tr><th id="8959">8959</th><td>  <i>// addcarry (add x, y), 0, cc =&gt; addcarry x, y, cc</i></td></tr>
<tr><th id="8960">8960</th><td><i>  // subcarry (sub x, y), 0, cc =&gt; subcarry x, y, cc</i></td></tr>
<tr><th id="8961">8961</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="1691LHSOpc" title='LHSOpc' data-type='unsigned int' data-ref="1691LHSOpc">LHSOpc</dfn> = <a class="local col0 ref" href="#1690LHS" title='LHS' data-ref="1690LHS">LHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="8962">8962</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="1692Opc" title='Opc' data-type='unsigned int' data-ref="1692Opc">Opc</dfn> = <a class="local col6 ref" href="#1686N" title='N' data-ref="1686N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="8963">8963</th><td>  <b>if</b> ((<a class="local col1 ref" href="#1691LHSOpc" title='LHSOpc' data-ref="1691LHSOpc">LHSOpc</a> == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ADD" title='llvm::ISD::NodeType::ADD' data-ref="llvm::ISD::NodeType::ADD">ADD</a> &amp;&amp; <a class="local col2 ref" href="#1692Opc" title='Opc' data-ref="1692Opc">Opc</a> == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ADDCARRY" title='llvm::ISD::NodeType::ADDCARRY' data-ref="llvm::ISD::NodeType::ADDCARRY">ADDCARRY</a>) ||</td></tr>
<tr><th id="8964">8964</th><td>      (<a class="local col1 ref" href="#1691LHSOpc" title='LHSOpc' data-ref="1691LHSOpc">LHSOpc</a> == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SUB" title='llvm::ISD::NodeType::SUB' data-ref="llvm::ISD::NodeType::SUB">SUB</a> &amp;&amp; <a class="local col2 ref" href="#1692Opc" title='Opc' data-ref="1692Opc">Opc</a> == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SUBCARRY" title='llvm::ISD::NodeType::SUBCARRY' data-ref="llvm::ISD::NodeType::SUBCARRY">SUBCARRY</a>)) {</td></tr>
<tr><th id="8965">8965</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="1693Args" title='Args' data-type='llvm::SDValue [3]' data-ref="1693Args">Args</dfn>[] = { <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#1690LHS" title='LHS' data-ref="1690LHS">LHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#1690LHS" title='LHS' data-ref="1690LHS">LHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#1686N" title='N' data-ref="1686N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>2</var>) };</td></tr>
<tr><th id="8966">8966</th><td>    <b>return</b> <a class="local col9 ref" href="#1689DAG" title='DAG' data-ref="1689DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_8SDVTListENS_8ArrayRefINS_7SDValueEEE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_8SDVTListENS_8ArrayRefINS_7SDValueEEE">getNode</a>(<a class="local col2 ref" href="#1692Opc" title='Opc' data-ref="1692Opc">Opc</a>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col6 ref" href="#1686N" title='N' data-ref="1686N">N</a>), <a class="local col6 ref" href="#1686N" title='N' data-ref="1686N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getVTListEv" title='llvm::SDNode::getVTList' data-ref="_ZNK4llvm6SDNode9getVTListEv">getVTList</a>(), <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERAT__KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERAT__KT_"></a><a class="local col3 ref" href="#1693Args" title='Args' data-ref="1693Args">Args</a>);</td></tr>
<tr><th id="8967">8967</th><td>  }</td></tr>
<tr><th id="8968">8968</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="8969">8969</th><td>}</td></tr>
<tr><th id="8970">8970</th><td></td></tr>
<tr><th id="8971">8971</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm16SITargetLowering18performFAddCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::SITargetLowering::performFAddCombine' data-ref="_ZNK4llvm16SITargetLowering18performFAddCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">performFAddCombine</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col4 decl" id="1694N" title='N' data-type='llvm::SDNode *' data-ref="1694N">N</dfn>,</td></tr>
<tr><th id="8972">8972</th><td>                                             <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col5 decl" id="1695DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="1695DCI">DCI</dfn>) <em>const</em> {</td></tr>
<tr><th id="8973">8973</th><td>  <b>if</b> (<a class="local col5 ref" href="#1695DCI" title='DCI' data-ref="1695DCI">DCI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm14TargetLowering15DAGCombinerInfo18getDAGCombineLevelEv" title='llvm::TargetLowering::DAGCombinerInfo::getDAGCombineLevel' data-ref="_ZN4llvm14TargetLowering15DAGCombinerInfo18getDAGCombineLevelEv">getDAGCombineLevel</a>() &lt; <a class="enum" href="../../../include/llvm/CodeGen/DAGCombine.h.html#llvm::CombineLevel::AfterLegalizeDAG" title='llvm::CombineLevel::AfterLegalizeDAG' data-ref="llvm::CombineLevel::AfterLegalizeDAG">AfterLegalizeDAG</a>)</td></tr>
<tr><th id="8974">8974</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="8975">8975</th><td></td></tr>
<tr><th id="8976">8976</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col6 decl" id="1696DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="1696DAG">DAG</dfn> = <a class="local col5 ref" href="#1695DCI" title='DCI' data-ref="1695DCI">DCI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo::DAG" title='llvm::TargetLowering::DAGCombinerInfo::DAG' data-ref="llvm::TargetLowering::DAGCombinerInfo::DAG">DAG</a>;</td></tr>
<tr><th id="8977">8977</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col7 decl" id="1697VT" title='VT' data-type='llvm::EVT' data-ref="1697VT">VT</dfn> = <a class="local col4 ref" href="#1694N" title='N' data-ref="1694N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>);</td></tr>
<tr><th id="8978">8978</th><td></td></tr>
<tr><th id="8979">8979</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col8 decl" id="1698SL" title='SL' data-type='llvm::SDLoc' data-ref="1698SL">SL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col4 ref" href="#1694N" title='N' data-ref="1694N">N</a>);</td></tr>
<tr><th id="8980">8980</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="1699LHS" title='LHS' data-type='llvm::SDValue' data-ref="1699LHS">LHS</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#1694N" title='N' data-ref="1694N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="8981">8981</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="1700RHS" title='RHS' data-type='llvm::SDValue' data-ref="1700RHS">RHS</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#1694N" title='N' data-ref="1694N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="8982">8982</th><td></td></tr>
<tr><th id="8983">8983</th><td>  <i>// These should really be instruction patterns, but writing patterns with</i></td></tr>
<tr><th id="8984">8984</th><td><i>  // source modiifiers is a pain.</i></td></tr>
<tr><th id="8985">8985</th><td><i></i></td></tr>
<tr><th id="8986">8986</th><td><i>  // fadd (fadd (a, a), b) -&gt; mad 2.0, a, b</i></td></tr>
<tr><th id="8987">8987</th><td>  <b>if</b> (<a class="local col9 ref" href="#1699LHS" title='LHS' data-ref="1699LHS">LHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FADD" title='llvm::ISD::NodeType::FADD' data-ref="llvm::ISD::NodeType::FADD">FADD</a>) {</td></tr>
<tr><th id="8988">8988</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="1701A" title='A' data-type='llvm::SDValue' data-ref="1701A">A</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#1699LHS" title='LHS' data-ref="1699LHS">LHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="8989">8989</th><td>    <b>if</b> (<a class="local col1 ref" href="#1701A" title='A' data-ref="1701A">A</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueeqERKS0_" title='llvm::SDValue::operator==' data-ref="_ZNK4llvm7SDValueeqERKS0_">==</a> <a class="local col9 ref" href="#1699LHS" title='LHS' data-ref="1699LHS">LHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>)) {</td></tr>
<tr><th id="8990">8990</th><td>      <em>unsigned</em> <dfn class="local col2 decl" id="1702FusedOp" title='FusedOp' data-type='unsigned int' data-ref="1702FusedOp">FusedOp</dfn> = <a class="member" href="#_ZNK4llvm16SITargetLowering14getFusedOpcodeERKNS_12SelectionDAGEPKNS_6SDNodeES6_" title='llvm::SITargetLowering::getFusedOpcode' data-ref="_ZNK4llvm16SITargetLowering14getFusedOpcodeERKNS_12SelectionDAGEPKNS_6SDNodeES6_">getFusedOpcode</a>(<a class="local col6 ref" href="#1696DAG" title='DAG' data-ref="1696DAG">DAG</a>, <a class="local col4 ref" href="#1694N" title='N' data-ref="1694N">N</a>, <a class="local col9 ref" href="#1699LHS" title='LHS' data-ref="1699LHS">LHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>());</td></tr>
<tr><th id="8991">8991</th><td>      <b>if</b> (<a class="local col2 ref" href="#1702FusedOp" title='FusedOp' data-ref="1702FusedOp">FusedOp</a> != <var>0</var>) {</td></tr>
<tr><th id="8992">8992</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="1703Two" title='Two' data-type='const llvm::SDValue' data-ref="1703Two">Two</dfn> = <a class="local col6 ref" href="#1696DAG" title='DAG' data-ref="1696DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG13getConstantFPEdRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getConstantFP' data-ref="_ZN4llvm12SelectionDAG13getConstantFPEdRKNS_5SDLocENS_3EVTEb">getConstantFP</a>(<var>2.0</var>, <a class="local col8 ref" href="#1698SL" title='SL' data-ref="1698SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col7 ref" href="#1697VT" title='VT' data-ref="1697VT">VT</a>);</td></tr>
<tr><th id="8993">8993</th><td>        <b>return</b> <a class="local col6 ref" href="#1696DAG" title='DAG' data-ref="1696DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_NS_11SDNodeFlagsE">getNode</a>(<a class="local col2 ref" href="#1702FusedOp" title='FusedOp' data-ref="1702FusedOp">FusedOp</a>, <a class="local col8 ref" href="#1698SL" title='SL' data-ref="1698SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col7 ref" href="#1697VT" title='VT' data-ref="1697VT">VT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#1701A" title='A' data-ref="1701A">A</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#1703Two" title='Two' data-ref="1703Two">Two</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#1700RHS" title='RHS' data-ref="1700RHS">RHS</a>);</td></tr>
<tr><th id="8994">8994</th><td>      }</td></tr>
<tr><th id="8995">8995</th><td>    }</td></tr>
<tr><th id="8996">8996</th><td>  }</td></tr>
<tr><th id="8997">8997</th><td></td></tr>
<tr><th id="8998">8998</th><td>  <i>// fadd (b, fadd (a, a)) -&gt; mad 2.0, a, b</i></td></tr>
<tr><th id="8999">8999</th><td>  <b>if</b> (<a class="local col0 ref" href="#1700RHS" title='RHS' data-ref="1700RHS">RHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FADD" title='llvm::ISD::NodeType::FADD' data-ref="llvm::ISD::NodeType::FADD">FADD</a>) {</td></tr>
<tr><th id="9000">9000</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="1704A" title='A' data-type='llvm::SDValue' data-ref="1704A">A</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#1700RHS" title='RHS' data-ref="1700RHS">RHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="9001">9001</th><td>    <b>if</b> (<a class="local col4 ref" href="#1704A" title='A' data-ref="1704A">A</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueeqERKS0_" title='llvm::SDValue::operator==' data-ref="_ZNK4llvm7SDValueeqERKS0_">==</a> <a class="local col0 ref" href="#1700RHS" title='RHS' data-ref="1700RHS">RHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>)) {</td></tr>
<tr><th id="9002">9002</th><td>      <em>unsigned</em> <dfn class="local col5 decl" id="1705FusedOp" title='FusedOp' data-type='unsigned int' data-ref="1705FusedOp">FusedOp</dfn> = <a class="member" href="#_ZNK4llvm16SITargetLowering14getFusedOpcodeERKNS_12SelectionDAGEPKNS_6SDNodeES6_" title='llvm::SITargetLowering::getFusedOpcode' data-ref="_ZNK4llvm16SITargetLowering14getFusedOpcodeERKNS_12SelectionDAGEPKNS_6SDNodeES6_">getFusedOpcode</a>(<a class="local col6 ref" href="#1696DAG" title='DAG' data-ref="1696DAG">DAG</a>, <a class="local col4 ref" href="#1694N" title='N' data-ref="1694N">N</a>, <a class="local col0 ref" href="#1700RHS" title='RHS' data-ref="1700RHS">RHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>());</td></tr>
<tr><th id="9003">9003</th><td>      <b>if</b> (<a class="local col5 ref" href="#1705FusedOp" title='FusedOp' data-ref="1705FusedOp">FusedOp</a> != <var>0</var>) {</td></tr>
<tr><th id="9004">9004</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="1706Two" title='Two' data-type='const llvm::SDValue' data-ref="1706Two">Two</dfn> = <a class="local col6 ref" href="#1696DAG" title='DAG' data-ref="1696DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG13getConstantFPEdRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getConstantFP' data-ref="_ZN4llvm12SelectionDAG13getConstantFPEdRKNS_5SDLocENS_3EVTEb">getConstantFP</a>(<var>2.0</var>, <a class="local col8 ref" href="#1698SL" title='SL' data-ref="1698SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col7 ref" href="#1697VT" title='VT' data-ref="1697VT">VT</a>);</td></tr>
<tr><th id="9005">9005</th><td>        <b>return</b> <a class="local col6 ref" href="#1696DAG" title='DAG' data-ref="1696DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_NS_11SDNodeFlagsE">getNode</a>(<a class="local col5 ref" href="#1705FusedOp" title='FusedOp' data-ref="1705FusedOp">FusedOp</a>, <a class="local col8 ref" href="#1698SL" title='SL' data-ref="1698SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col7 ref" href="#1697VT" title='VT' data-ref="1697VT">VT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#1704A" title='A' data-ref="1704A">A</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#1706Two" title='Two' data-ref="1706Two">Two</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#1699LHS" title='LHS' data-ref="1699LHS">LHS</a>);</td></tr>
<tr><th id="9006">9006</th><td>      }</td></tr>
<tr><th id="9007">9007</th><td>    }</td></tr>
<tr><th id="9008">9008</th><td>  }</td></tr>
<tr><th id="9009">9009</th><td></td></tr>
<tr><th id="9010">9010</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="9011">9011</th><td>}</td></tr>
<tr><th id="9012">9012</th><td></td></tr>
<tr><th id="9013">9013</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm16SITargetLowering18performFSubCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::SITargetLowering::performFSubCombine' data-ref="_ZNK4llvm16SITargetLowering18performFSubCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">performFSubCombine</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col7 decl" id="1707N" title='N' data-type='llvm::SDNode *' data-ref="1707N">N</dfn>,</td></tr>
<tr><th id="9014">9014</th><td>                                             <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col8 decl" id="1708DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="1708DCI">DCI</dfn>) <em>const</em> {</td></tr>
<tr><th id="9015">9015</th><td>  <b>if</b> (<a class="local col8 ref" href="#1708DCI" title='DCI' data-ref="1708DCI">DCI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm14TargetLowering15DAGCombinerInfo18getDAGCombineLevelEv" title='llvm::TargetLowering::DAGCombinerInfo::getDAGCombineLevel' data-ref="_ZN4llvm14TargetLowering15DAGCombinerInfo18getDAGCombineLevelEv">getDAGCombineLevel</a>() &lt; <a class="enum" href="../../../include/llvm/CodeGen/DAGCombine.h.html#llvm::CombineLevel::AfterLegalizeDAG" title='llvm::CombineLevel::AfterLegalizeDAG' data-ref="llvm::CombineLevel::AfterLegalizeDAG">AfterLegalizeDAG</a>)</td></tr>
<tr><th id="9016">9016</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="9017">9017</th><td></td></tr>
<tr><th id="9018">9018</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col9 decl" id="1709DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="1709DAG">DAG</dfn> = <a class="local col8 ref" href="#1708DCI" title='DCI' data-ref="1708DCI">DCI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo::DAG" title='llvm::TargetLowering::DAGCombinerInfo::DAG' data-ref="llvm::TargetLowering::DAGCombinerInfo::DAG">DAG</a>;</td></tr>
<tr><th id="9019">9019</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col0 decl" id="1710SL" title='SL' data-type='llvm::SDLoc' data-ref="1710SL">SL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col7 ref" href="#1707N" title='N' data-ref="1707N">N</a>);</td></tr>
<tr><th id="9020">9020</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col1 decl" id="1711VT" title='VT' data-type='llvm::EVT' data-ref="1711VT">VT</dfn> = <a class="local col7 ref" href="#1707N" title='N' data-ref="1707N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>);</td></tr>
<tr><th id="9021">9021</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!VT.isVector()) ? void (0) : __assert_fail (&quot;!VT.isVector()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIISelLowering.cpp&quot;, 9021, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col1 ref" href="#1711VT" title='VT' data-ref="1711VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT8isVectorEv" title='llvm::EVT::isVector' data-ref="_ZNK4llvm3EVT8isVectorEv">isVector</a>());</td></tr>
<tr><th id="9022">9022</th><td></td></tr>
<tr><th id="9023">9023</th><td>  <i>// Try to get the fneg to fold into the source modifier. This undoes generic</i></td></tr>
<tr><th id="9024">9024</th><td><i>  // DAG combines and folds them into the mad.</i></td></tr>
<tr><th id="9025">9025</th><td><i>  //</i></td></tr>
<tr><th id="9026">9026</th><td><i>  // Only do this if we are not trying to support denormals. v_mad_f32 does</i></td></tr>
<tr><th id="9027">9027</th><td><i>  // not support denormals ever.</i></td></tr>
<tr><th id="9028">9028</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="1712LHS" title='LHS' data-type='llvm::SDValue' data-ref="1712LHS">LHS</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#1707N" title='N' data-ref="1707N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="9029">9029</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="1713RHS" title='RHS' data-type='llvm::SDValue' data-ref="1713RHS">RHS</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#1707N" title='N' data-ref="1707N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="9030">9030</th><td>  <b>if</b> (<a class="local col2 ref" href="#1712LHS" title='LHS' data-ref="1712LHS">LHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FADD" title='llvm::ISD::NodeType::FADD' data-ref="llvm::ISD::NodeType::FADD">FADD</a>) {</td></tr>
<tr><th id="9031">9031</th><td>    <i>// (fsub (fadd a, a), c) -&gt; mad 2.0, a, (fneg c)</i></td></tr>
<tr><th id="9032">9032</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="1714A" title='A' data-type='llvm::SDValue' data-ref="1714A">A</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#1712LHS" title='LHS' data-ref="1712LHS">LHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="9033">9033</th><td>    <b>if</b> (<a class="local col4 ref" href="#1714A" title='A' data-ref="1714A">A</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueeqERKS0_" title='llvm::SDValue::operator==' data-ref="_ZNK4llvm7SDValueeqERKS0_">==</a> <a class="local col2 ref" href="#1712LHS" title='LHS' data-ref="1712LHS">LHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>)) {</td></tr>
<tr><th id="9034">9034</th><td>      <em>unsigned</em> <dfn class="local col5 decl" id="1715FusedOp" title='FusedOp' data-type='unsigned int' data-ref="1715FusedOp">FusedOp</dfn> = <a class="member" href="#_ZNK4llvm16SITargetLowering14getFusedOpcodeERKNS_12SelectionDAGEPKNS_6SDNodeES6_" title='llvm::SITargetLowering::getFusedOpcode' data-ref="_ZNK4llvm16SITargetLowering14getFusedOpcodeERKNS_12SelectionDAGEPKNS_6SDNodeES6_">getFusedOpcode</a>(<a class="local col9 ref" href="#1709DAG" title='DAG' data-ref="1709DAG">DAG</a>, <a class="local col7 ref" href="#1707N" title='N' data-ref="1707N">N</a>, <a class="local col2 ref" href="#1712LHS" title='LHS' data-ref="1712LHS">LHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>());</td></tr>
<tr><th id="9035">9035</th><td>      <b>if</b> (<a class="local col5 ref" href="#1715FusedOp" title='FusedOp' data-ref="1715FusedOp">FusedOp</a> != <var>0</var>){</td></tr>
<tr><th id="9036">9036</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="1716Two" title='Two' data-type='const llvm::SDValue' data-ref="1716Two">Two</dfn> = <a class="local col9 ref" href="#1709DAG" title='DAG' data-ref="1709DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG13getConstantFPEdRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getConstantFP' data-ref="_ZN4llvm12SelectionDAG13getConstantFPEdRKNS_5SDLocENS_3EVTEb">getConstantFP</a>(<var>2.0</var>, <a class="local col0 ref" href="#1710SL" title='SL' data-ref="1710SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col1 ref" href="#1711VT" title='VT' data-ref="1711VT">VT</a>);</td></tr>
<tr><th id="9037">9037</th><td>        <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="1717NegRHS" title='NegRHS' data-type='llvm::SDValue' data-ref="1717NegRHS">NegRHS</dfn> = <a class="local col9 ref" href="#1709DAG" title='DAG' data-ref="1709DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FNEG" title='llvm::ISD::NodeType::FNEG' data-ref="llvm::ISD::NodeType::FNEG">FNEG</a>, <a class="local col0 ref" href="#1710SL" title='SL' data-ref="1710SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col1 ref" href="#1711VT" title='VT' data-ref="1711VT">VT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#1713RHS" title='RHS' data-ref="1713RHS">RHS</a>);</td></tr>
<tr><th id="9038">9038</th><td></td></tr>
<tr><th id="9039">9039</th><td>        <b>return</b> <a class="local col9 ref" href="#1709DAG" title='DAG' data-ref="1709DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_NS_11SDNodeFlagsE">getNode</a>(<a class="local col5 ref" href="#1715FusedOp" title='FusedOp' data-ref="1715FusedOp">FusedOp</a>, <a class="local col0 ref" href="#1710SL" title='SL' data-ref="1710SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col1 ref" href="#1711VT" title='VT' data-ref="1711VT">VT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#1714A" title='A' data-ref="1714A">A</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#1716Two" title='Two' data-ref="1716Two">Two</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#1717NegRHS" title='NegRHS' data-ref="1717NegRHS">NegRHS</a>);</td></tr>
<tr><th id="9040">9040</th><td>      }</td></tr>
<tr><th id="9041">9041</th><td>    }</td></tr>
<tr><th id="9042">9042</th><td>  }</td></tr>
<tr><th id="9043">9043</th><td></td></tr>
<tr><th id="9044">9044</th><td>  <b>if</b> (<a class="local col3 ref" href="#1713RHS" title='RHS' data-ref="1713RHS">RHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FADD" title='llvm::ISD::NodeType::FADD' data-ref="llvm::ISD::NodeType::FADD">FADD</a>) {</td></tr>
<tr><th id="9045">9045</th><td>    <i>// (fsub c, (fadd a, a)) -&gt; mad -2.0, a, c</i></td></tr>
<tr><th id="9046">9046</th><td></td></tr>
<tr><th id="9047">9047</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="1718A" title='A' data-type='llvm::SDValue' data-ref="1718A">A</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#1713RHS" title='RHS' data-ref="1713RHS">RHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="9048">9048</th><td>    <b>if</b> (<a class="local col8 ref" href="#1718A" title='A' data-ref="1718A">A</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueeqERKS0_" title='llvm::SDValue::operator==' data-ref="_ZNK4llvm7SDValueeqERKS0_">==</a> <a class="local col3 ref" href="#1713RHS" title='RHS' data-ref="1713RHS">RHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>)) {</td></tr>
<tr><th id="9049">9049</th><td>      <em>unsigned</em> <dfn class="local col9 decl" id="1719FusedOp" title='FusedOp' data-type='unsigned int' data-ref="1719FusedOp">FusedOp</dfn> = <a class="member" href="#_ZNK4llvm16SITargetLowering14getFusedOpcodeERKNS_12SelectionDAGEPKNS_6SDNodeES6_" title='llvm::SITargetLowering::getFusedOpcode' data-ref="_ZNK4llvm16SITargetLowering14getFusedOpcodeERKNS_12SelectionDAGEPKNS_6SDNodeES6_">getFusedOpcode</a>(<a class="local col9 ref" href="#1709DAG" title='DAG' data-ref="1709DAG">DAG</a>, <a class="local col7 ref" href="#1707N" title='N' data-ref="1707N">N</a>, <a class="local col3 ref" href="#1713RHS" title='RHS' data-ref="1713RHS">RHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>());</td></tr>
<tr><th id="9050">9050</th><td>      <b>if</b> (<a class="local col9 ref" href="#1719FusedOp" title='FusedOp' data-ref="1719FusedOp">FusedOp</a> != <var>0</var>){</td></tr>
<tr><th id="9051">9051</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="1720NegTwo" title='NegTwo' data-type='const llvm::SDValue' data-ref="1720NegTwo">NegTwo</dfn> = <a class="local col9 ref" href="#1709DAG" title='DAG' data-ref="1709DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG13getConstantFPEdRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getConstantFP' data-ref="_ZN4llvm12SelectionDAG13getConstantFPEdRKNS_5SDLocENS_3EVTEb">getConstantFP</a>(-<var>2.0</var>, <a class="local col0 ref" href="#1710SL" title='SL' data-ref="1710SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col1 ref" href="#1711VT" title='VT' data-ref="1711VT">VT</a>);</td></tr>
<tr><th id="9052">9052</th><td>        <b>return</b> <a class="local col9 ref" href="#1709DAG" title='DAG' data-ref="1709DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_NS_11SDNodeFlagsE">getNode</a>(<a class="local col9 ref" href="#1719FusedOp" title='FusedOp' data-ref="1719FusedOp">FusedOp</a>, <a class="local col0 ref" href="#1710SL" title='SL' data-ref="1710SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col1 ref" href="#1711VT" title='VT' data-ref="1711VT">VT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#1718A" title='A' data-ref="1718A">A</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#1720NegTwo" title='NegTwo' data-ref="1720NegTwo">NegTwo</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#1712LHS" title='LHS' data-ref="1712LHS">LHS</a>);</td></tr>
<tr><th id="9053">9053</th><td>      }</td></tr>
<tr><th id="9054">9054</th><td>    }</td></tr>
<tr><th id="9055">9055</th><td>  }</td></tr>
<tr><th id="9056">9056</th><td></td></tr>
<tr><th id="9057">9057</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="9058">9058</th><td>}</td></tr>
<tr><th id="9059">9059</th><td></td></tr>
<tr><th id="9060">9060</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm16SITargetLowering17performFMACombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::SITargetLowering::performFMACombine' data-ref="_ZNK4llvm16SITargetLowering17performFMACombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">performFMACombine</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col1 decl" id="1721N" title='N' data-type='llvm::SDNode *' data-ref="1721N">N</dfn>,</td></tr>
<tr><th id="9061">9061</th><td>                                            <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col2 decl" id="1722DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="1722DCI">DCI</dfn>) <em>const</em> {</td></tr>
<tr><th id="9062">9062</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col3 decl" id="1723DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="1723DAG">DAG</dfn> = <a class="local col2 ref" href="#1722DCI" title='DCI' data-ref="1722DCI">DCI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo::DAG" title='llvm::TargetLowering::DAGCombinerInfo::DAG' data-ref="llvm::TargetLowering::DAGCombinerInfo::DAG">DAG</a>;</td></tr>
<tr><th id="9063">9063</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col4 decl" id="1724VT" title='VT' data-type='llvm::EVT' data-ref="1724VT">VT</dfn> = <a class="local col1 ref" href="#1721N" title='N' data-ref="1721N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>);</td></tr>
<tr><th id="9064">9064</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col5 decl" id="1725SL" title='SL' data-type='llvm::SDLoc' data-ref="1725SL">SL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col1 ref" href="#1721N" title='N' data-ref="1721N">N</a>);</td></tr>
<tr><th id="9065">9065</th><td></td></tr>
<tr><th id="9066">9066</th><td>  <b>if</b> (!<a class="member" href="SIISelLowering.h.html#llvm::SITargetLowering::Subtarget" title='llvm::SITargetLowering::Subtarget' data-ref="llvm::SITargetLowering::Subtarget">Subtarget</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget12hasDot2InstsEv" title='llvm::GCNSubtarget::hasDot2Insts' data-ref="_ZNK4llvm12GCNSubtarget12hasDot2InstsEv">hasDot2Insts</a>() || <a class="local col4 ref" href="#1724VT" title='VT' data-ref="1724VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a>)</td></tr>
<tr><th id="9067">9067</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="9068">9068</th><td></td></tr>
<tr><th id="9069">9069</th><td>  <i>// FMA((F32)S0.x, (F32)S1. x, FMA((F32)S0.y, (F32)S1.y, (F32)z)) -&gt;</i></td></tr>
<tr><th id="9070">9070</th><td><i>  //   FDOT2((V2F16)S0, (V2F16)S1, (F32)z))</i></td></tr>
<tr><th id="9071">9071</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="1726Op1" title='Op1' data-type='llvm::SDValue' data-ref="1726Op1">Op1</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#1721N" title='N' data-ref="1721N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="9072">9072</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="1727Op2" title='Op2' data-type='llvm::SDValue' data-ref="1727Op2">Op2</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#1721N" title='N' data-ref="1721N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="9073">9073</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="1728FMA" title='FMA' data-type='llvm::SDValue' data-ref="1728FMA">FMA</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#1721N" title='N' data-ref="1721N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="9074">9074</th><td></td></tr>
<tr><th id="9075">9075</th><td>  <b>if</b> (<a class="local col8 ref" href="#1728FMA" title='FMA' data-ref="1728FMA">FMA</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() != <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMA" title='llvm::ISD::NodeType::FMA' data-ref="llvm::ISD::NodeType::FMA">FMA</a> ||</td></tr>
<tr><th id="9076">9076</th><td>      <a class="local col6 ref" href="#1726Op1" title='Op1' data-ref="1726Op1">Op1</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() != <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FP_EXTEND" title='llvm::ISD::NodeType::FP_EXTEND' data-ref="llvm::ISD::NodeType::FP_EXTEND">FP_EXTEND</a> ||</td></tr>
<tr><th id="9077">9077</th><td>      <a class="local col7 ref" href="#1727Op2" title='Op2' data-ref="1727Op2">Op2</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() != <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FP_EXTEND" title='llvm::ISD::NodeType::FP_EXTEND' data-ref="llvm::ISD::NodeType::FP_EXTEND">FP_EXTEND</a>)</td></tr>
<tr><th id="9078">9078</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="9079">9079</th><td></td></tr>
<tr><th id="9080">9080</th><td>  <i>// fdot2_f32_f16 always flushes fp32 denormal operand and output to zero,</i></td></tr>
<tr><th id="9081">9081</th><td><i>  // regardless of the denorm mode setting. Therefore, unsafe-fp-math/fp-contract</i></td></tr>
<tr><th id="9082">9082</th><td><i>  // is sufficient to allow generaing fdot2.</i></td></tr>
<tr><th id="9083">9083</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Target/TargetOptions.h.html#llvm::TargetOptions" title='llvm::TargetOptions' data-ref="llvm::TargetOptions">TargetOptions</a> &amp;<dfn class="local col9 decl" id="1729Options" title='Options' data-type='const llvm::TargetOptions &amp;' data-ref="1729Options">Options</dfn> = <a class="local col3 ref" href="#1723DAG" title='DAG' data-ref="1723DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG9getTargetEv" title='llvm::SelectionDAG::getTarget' data-ref="_ZNK4llvm12SelectionDAG9getTargetEv">getTarget</a>().<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::TargetMachine::Options" title='llvm::TargetMachine::Options' data-ref="llvm::TargetMachine::Options">Options</a>;</td></tr>
<tr><th id="9084">9084</th><td>  <b>if</b> (<a class="local col9 ref" href="#1729Options" title='Options' data-ref="1729Options">Options</a>.<a class="ref" href="../../../include/llvm/Target/TargetOptions.h.html#llvm::TargetOptions::AllowFPOpFusion" title='llvm::TargetOptions::AllowFPOpFusion' data-ref="llvm::TargetOptions::AllowFPOpFusion">AllowFPOpFusion</a> == <span class="namespace">FPOpFusion::</span><a class="enum" href="../../../include/llvm/Target/TargetOptions.h.html#llvm::FPOpFusion::FPOpFusionMode::Fast" title='llvm::FPOpFusion::FPOpFusionMode::Fast' data-ref="llvm::FPOpFusion::FPOpFusionMode::Fast">Fast</a> || <a class="local col9 ref" href="#1729Options" title='Options' data-ref="1729Options">Options</a>.<a class="ref" href="../../../include/llvm/Target/TargetOptions.h.html#llvm::TargetOptions::UnsafeFPMath" title='llvm::TargetOptions::UnsafeFPMath' data-ref="llvm::TargetOptions::UnsafeFPMath">UnsafeFPMath</a> ||</td></tr>
<tr><th id="9085">9085</th><td>      (<a class="local col1 ref" href="#1721N" title='N' data-ref="1721N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode8getFlagsEv" title='llvm::SDNode::getFlags' data-ref="_ZNK4llvm6SDNode8getFlagsEv">getFlags</a>().<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm11SDNodeFlags16hasAllowContractEv" title='llvm::SDNodeFlags::hasAllowContract' data-ref="_ZNK4llvm11SDNodeFlags16hasAllowContractEv">hasAllowContract</a>() &amp;&amp;</td></tr>
<tr><th id="9086">9086</th><td>       <a class="local col8 ref" href="#1728FMA" title='FMA' data-ref="1728FMA">FMA</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode8getFlagsEv" title='llvm::SDNode::getFlags' data-ref="_ZNK4llvm6SDNode8getFlagsEv">getFlags</a>().<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm11SDNodeFlags16hasAllowContractEv" title='llvm::SDNodeFlags::hasAllowContract' data-ref="_ZNK4llvm11SDNodeFlags16hasAllowContractEv">hasAllowContract</a>())) {</td></tr>
<tr><th id="9087">9087</th><td>    <a class="local col6 ref" href="#1726Op1" title='Op1' data-ref="1726Op1">Op1</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col6 ref" href="#1726Op1" title='Op1' data-ref="1726Op1">Op1</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="9088">9088</th><td>    <a class="local col7 ref" href="#1727Op2" title='Op2' data-ref="1727Op2">Op2</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col7 ref" href="#1727Op2" title='Op2' data-ref="1727Op2">Op2</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="9089">9089</th><td>    <b>if</b> (<a class="local col6 ref" href="#1726Op1" title='Op1' data-ref="1726Op1">Op1</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() != <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::EXTRACT_VECTOR_ELT" title='llvm::ISD::NodeType::EXTRACT_VECTOR_ELT' data-ref="llvm::ISD::NodeType::EXTRACT_VECTOR_ELT">EXTRACT_VECTOR_ELT</a> ||</td></tr>
<tr><th id="9090">9090</th><td>        <a class="local col7 ref" href="#1727Op2" title='Op2' data-ref="1727Op2">Op2</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() != <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::EXTRACT_VECTOR_ELT" title='llvm::ISD::NodeType::EXTRACT_VECTOR_ELT' data-ref="llvm::ISD::NodeType::EXTRACT_VECTOR_ELT">EXTRACT_VECTOR_ELT</a>)</td></tr>
<tr><th id="9091">9091</th><td>      <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="9092">9092</th><td></td></tr>
<tr><th id="9093">9093</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="1730Vec1" title='Vec1' data-type='llvm::SDValue' data-ref="1730Vec1">Vec1</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#1726Op1" title='Op1' data-ref="1726Op1">Op1</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="9094">9094</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="1731Idx1" title='Idx1' data-type='llvm::SDValue' data-ref="1731Idx1">Idx1</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#1726Op1" title='Op1' data-ref="1726Op1">Op1</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="9095">9095</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="1732Vec2" title='Vec2' data-type='llvm::SDValue' data-ref="1732Vec2">Vec2</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#1727Op2" title='Op2' data-ref="1727Op2">Op2</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="9096">9096</th><td></td></tr>
<tr><th id="9097">9097</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="1733FMAOp1" title='FMAOp1' data-type='llvm::SDValue' data-ref="1733FMAOp1">FMAOp1</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#1728FMA" title='FMA' data-ref="1728FMA">FMA</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="9098">9098</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="1734FMAOp2" title='FMAOp2' data-type='llvm::SDValue' data-ref="1734FMAOp2">FMAOp2</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#1728FMA" title='FMA' data-ref="1728FMA">FMA</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="9099">9099</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="1735FMAAcc" title='FMAAcc' data-type='llvm::SDValue' data-ref="1735FMAAcc">FMAAcc</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#1728FMA" title='FMA' data-ref="1728FMA">FMA</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="9100">9100</th><td></td></tr>
<tr><th id="9101">9101</th><td>    <b>if</b> (<a class="local col3 ref" href="#1733FMAOp1" title='FMAOp1' data-ref="1733FMAOp1">FMAOp1</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() != <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FP_EXTEND" title='llvm::ISD::NodeType::FP_EXTEND' data-ref="llvm::ISD::NodeType::FP_EXTEND">FP_EXTEND</a> ||</td></tr>
<tr><th id="9102">9102</th><td>        <a class="local col4 ref" href="#1734FMAOp2" title='FMAOp2' data-ref="1734FMAOp2">FMAOp2</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() != <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FP_EXTEND" title='llvm::ISD::NodeType::FP_EXTEND' data-ref="llvm::ISD::NodeType::FP_EXTEND">FP_EXTEND</a>)</td></tr>
<tr><th id="9103">9103</th><td>      <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="9104">9104</th><td></td></tr>
<tr><th id="9105">9105</th><td>    <a class="local col3 ref" href="#1733FMAOp1" title='FMAOp1' data-ref="1733FMAOp1">FMAOp1</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col3 ref" href="#1733FMAOp1" title='FMAOp1' data-ref="1733FMAOp1">FMAOp1</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="9106">9106</th><td>    <a class="local col4 ref" href="#1734FMAOp2" title='FMAOp2' data-ref="1734FMAOp2">FMAOp2</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col4 ref" href="#1734FMAOp2" title='FMAOp2' data-ref="1734FMAOp2">FMAOp2</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="9107">9107</th><td>    <b>if</b> (<a class="local col3 ref" href="#1733FMAOp1" title='FMAOp1' data-ref="1733FMAOp1">FMAOp1</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() != <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::EXTRACT_VECTOR_ELT" title='llvm::ISD::NodeType::EXTRACT_VECTOR_ELT' data-ref="llvm::ISD::NodeType::EXTRACT_VECTOR_ELT">EXTRACT_VECTOR_ELT</a> ||</td></tr>
<tr><th id="9108">9108</th><td>        <a class="local col4 ref" href="#1734FMAOp2" title='FMAOp2' data-ref="1734FMAOp2">FMAOp2</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() != <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::EXTRACT_VECTOR_ELT" title='llvm::ISD::NodeType::EXTRACT_VECTOR_ELT' data-ref="llvm::ISD::NodeType::EXTRACT_VECTOR_ELT">EXTRACT_VECTOR_ELT</a>)</td></tr>
<tr><th id="9109">9109</th><td>      <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="9110">9110</th><td></td></tr>
<tr><th id="9111">9111</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="1736Vec3" title='Vec3' data-type='llvm::SDValue' data-ref="1736Vec3">Vec3</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#1733FMAOp1" title='FMAOp1' data-ref="1733FMAOp1">FMAOp1</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="9112">9112</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="1737Vec4" title='Vec4' data-type='llvm::SDValue' data-ref="1737Vec4">Vec4</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#1734FMAOp2" title='FMAOp2' data-ref="1734FMAOp2">FMAOp2</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="9113">9113</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="1738Idx2" title='Idx2' data-type='llvm::SDValue' data-ref="1738Idx2">Idx2</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#1733FMAOp1" title='FMAOp1' data-ref="1733FMAOp1">FMAOp1</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="9114">9114</th><td></td></tr>
<tr><th id="9115">9115</th><td>    <b>if</b> (<a class="local col1 ref" href="#1731Idx1" title='Idx1' data-ref="1731Idx1">Idx1</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueneERKS0_" title='llvm::SDValue::operator!=' data-ref="_ZNK4llvm7SDValueneERKS0_">!=</a> <a class="local col7 ref" href="#1727Op2" title='Op2' data-ref="1727Op2">Op2</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>) || <a class="local col8 ref" href="#1738Idx2" title='Idx2' data-ref="1738Idx2">Idx2</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueneERKS0_" title='llvm::SDValue::operator!=' data-ref="_ZNK4llvm7SDValueneERKS0_">!=</a> <a class="local col4 ref" href="#1734FMAOp2" title='FMAOp2' data-ref="1734FMAOp2">FMAOp2</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>) ||</td></tr>
<tr><th id="9116">9116</th><td>        <i>// Idx1 and Idx2 cannot be the same.</i></td></tr>
<tr><th id="9117">9117</th><td>        <a class="local col1 ref" href="#1731Idx1" title='Idx1' data-ref="1731Idx1">Idx1</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueeqERKS0_" title='llvm::SDValue::operator==' data-ref="_ZNK4llvm7SDValueeqERKS0_">==</a> <a class="local col8 ref" href="#1738Idx2" title='Idx2' data-ref="1738Idx2">Idx2</a>)</td></tr>
<tr><th id="9118">9118</th><td>      <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="9119">9119</th><td></td></tr>
<tr><th id="9120">9120</th><td>    <b>if</b> (<a class="local col0 ref" href="#1730Vec1" title='Vec1' data-ref="1730Vec1">Vec1</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueeqERKS0_" title='llvm::SDValue::operator==' data-ref="_ZNK4llvm7SDValueeqERKS0_">==</a> <a class="local col2 ref" href="#1732Vec2" title='Vec2' data-ref="1732Vec2">Vec2</a> || <a class="local col6 ref" href="#1736Vec3" title='Vec3' data-ref="1736Vec3">Vec3</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueeqERKS0_" title='llvm::SDValue::operator==' data-ref="_ZNK4llvm7SDValueeqERKS0_">==</a> <a class="local col7 ref" href="#1737Vec4" title='Vec4' data-ref="1737Vec4">Vec4</a>)</td></tr>
<tr><th id="9121">9121</th><td>      <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="9122">9122</th><td></td></tr>
<tr><th id="9123">9123</th><td>    <b>if</b> (<a class="local col0 ref" href="#1730Vec1" title='Vec1' data-ref="1730Vec1">Vec1</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>() <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f16" title='llvm::MVT::SimpleValueType::v2f16' data-ref="llvm::MVT::SimpleValueType::v2f16">v2f16</a> || <a class="local col2 ref" href="#1732Vec2" title='Vec2' data-ref="1732Vec2">Vec2</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>() <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f16" title='llvm::MVT::SimpleValueType::v2f16' data-ref="llvm::MVT::SimpleValueType::v2f16">v2f16</a>)</td></tr>
<tr><th id="9124">9124</th><td>      <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="9125">9125</th><td></td></tr>
<tr><th id="9126">9126</th><td>    <b>if</b> ((<a class="local col0 ref" href="#1730Vec1" title='Vec1' data-ref="1730Vec1">Vec1</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueeqERKS0_" title='llvm::SDValue::operator==' data-ref="_ZNK4llvm7SDValueeqERKS0_">==</a> <a class="local col6 ref" href="#1736Vec3" title='Vec3' data-ref="1736Vec3">Vec3</a> &amp;&amp; <a class="local col2 ref" href="#1732Vec2" title='Vec2' data-ref="1732Vec2">Vec2</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueeqERKS0_" title='llvm::SDValue::operator==' data-ref="_ZNK4llvm7SDValueeqERKS0_">==</a> <a class="local col7 ref" href="#1737Vec4" title='Vec4' data-ref="1737Vec4">Vec4</a>) ||</td></tr>
<tr><th id="9127">9127</th><td>        (<a class="local col0 ref" href="#1730Vec1" title='Vec1' data-ref="1730Vec1">Vec1</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueeqERKS0_" title='llvm::SDValue::operator==' data-ref="_ZNK4llvm7SDValueeqERKS0_">==</a> <a class="local col7 ref" href="#1737Vec4" title='Vec4' data-ref="1737Vec4">Vec4</a> &amp;&amp; <a class="local col2 ref" href="#1732Vec2" title='Vec2' data-ref="1732Vec2">Vec2</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueeqERKS0_" title='llvm::SDValue::operator==' data-ref="_ZNK4llvm7SDValueeqERKS0_">==</a> <a class="local col6 ref" href="#1736Vec3" title='Vec3' data-ref="1736Vec3">Vec3</a>)) {</td></tr>
<tr><th id="9128">9128</th><td>      <b>return</b> <a class="local col3 ref" href="#1723DAG" title='DAG' data-ref="1723DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_S5_" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_S5_">getNode</a>(<span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::FDOT2" title='llvm::AMDGPUISD::NodeType::FDOT2' data-ref="llvm::AMDGPUISD::NodeType::FDOT2">FDOT2</a>, <a class="local col5 ref" href="#1725SL" title='SL' data-ref="1725SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#1730Vec1" title='Vec1' data-ref="1730Vec1">Vec1</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#1732Vec2" title='Vec2' data-ref="1732Vec2">Vec2</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#1735FMAAcc" title='FMAAcc' data-ref="1735FMAAcc">FMAAcc</a>,</td></tr>
<tr><th id="9129">9129</th><td>                         <a class="local col3 ref" href="#1723DAG" title='DAG' data-ref="1723DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<var>0</var>, <a class="local col5 ref" href="#1725SL" title='SL' data-ref="1725SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i1" title='llvm::MVT::SimpleValueType::i1' data-ref="llvm::MVT::SimpleValueType::i1">i1</a>));</td></tr>
<tr><th id="9130">9130</th><td>    }</td></tr>
<tr><th id="9131">9131</th><td>  }</td></tr>
<tr><th id="9132">9132</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="9133">9133</th><td>}</td></tr>
<tr><th id="9134">9134</th><td></td></tr>
<tr><th id="9135">9135</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm16SITargetLowering19performSetCCCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::SITargetLowering::performSetCCCombine' data-ref="_ZNK4llvm16SITargetLowering19performSetCCCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">performSetCCCombine</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col9 decl" id="1739N" title='N' data-type='llvm::SDNode *' data-ref="1739N">N</dfn>,</td></tr>
<tr><th id="9136">9136</th><td>                                              <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col0 decl" id="1740DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="1740DCI">DCI</dfn>) <em>const</em> {</td></tr>
<tr><th id="9137">9137</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col1 decl" id="1741DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="1741DAG">DAG</dfn> = <a class="local col0 ref" href="#1740DCI" title='DCI' data-ref="1740DCI">DCI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo::DAG" title='llvm::TargetLowering::DAGCombinerInfo::DAG' data-ref="llvm::TargetLowering::DAGCombinerInfo::DAG">DAG</a>;</td></tr>
<tr><th id="9138">9138</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col2 decl" id="1742SL" title='SL' data-type='llvm::SDLoc' data-ref="1742SL">SL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col9 ref" href="#1739N" title='N' data-ref="1739N">N</a>);</td></tr>
<tr><th id="9139">9139</th><td></td></tr>
<tr><th id="9140">9140</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="1743LHS" title='LHS' data-type='llvm::SDValue' data-ref="1743LHS">LHS</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#1739N" title='N' data-ref="1739N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="9141">9141</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="1744RHS" title='RHS' data-type='llvm::SDValue' data-ref="1744RHS">RHS</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#1739N" title='N' data-ref="1739N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="9142">9142</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col5 decl" id="1745VT" title='VT' data-type='llvm::EVT' data-ref="1745VT">VT</dfn> = <a class="local col3 ref" href="#1743LHS" title='LHS' data-ref="1743LHS">LHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>();</td></tr>
<tr><th id="9143">9143</th><td>  <span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::CondCode" title='llvm::ISD::CondCode' data-ref="llvm::ISD::CondCode">CondCode</a> <dfn class="local col6 decl" id="1746CC" title='CC' data-type='ISD::CondCode' data-ref="1746CC">CC</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERKT0_" title='llvm::cast' data-ref="_ZN4llvm4castERKT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::CondCodeSDNode" title='llvm::CondCodeSDNode' data-ref="llvm::CondCodeSDNode">CondCodeSDNode</a>&gt;(<a class="local col9 ref" href="#1739N" title='N' data-ref="1739N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>2</var>))-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14CondCodeSDNode3getEv" title='llvm::CondCodeSDNode::get' data-ref="_ZNK4llvm14CondCodeSDNode3getEv">get</a>();</td></tr>
<tr><th id="9144">9144</th><td></td></tr>
<tr><th id="9145">9145</th><td>  <em>auto</em> <dfn class="local col7 decl" id="1747CRHS" title='CRHS' data-type='llvm::ConstantSDNode *' data-ref="1747CRHS">CRHS</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<span class='refarg'><a class="local col4 ref" href="#1744RHS" title='RHS' data-ref="1744RHS">RHS</a></span>);</td></tr>
<tr><th id="9146">9146</th><td>  <b>if</b> (!<a class="local col7 ref" href="#1747CRHS" title='CRHS' data-ref="1747CRHS">CRHS</a>) {</td></tr>
<tr><th id="9147">9147</th><td>    <a class="local col7 ref" href="#1747CRHS" title='CRHS' data-ref="1747CRHS">CRHS</a> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<span class='refarg'><a class="local col3 ref" href="#1743LHS" title='LHS' data-ref="1743LHS">LHS</a></span>);</td></tr>
<tr><th id="9148">9148</th><td>    <b>if</b> (<a class="local col7 ref" href="#1747CRHS" title='CRHS' data-ref="1747CRHS">CRHS</a>) {</td></tr>
<tr><th id="9149">9149</th><td>      <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/move.h.html#_ZSt4swapRT_S0_" title='std::swap' data-ref="_ZSt4swapRT_S0_">swap</a>(<span class='refarg'><a class="local col3 ref" href="#1743LHS" title='LHS' data-ref="1743LHS">LHS</a></span>, <span class='refarg'><a class="local col4 ref" href="#1744RHS" title='RHS' data-ref="1744RHS">RHS</a></span>);</td></tr>
<tr><th id="9150">9150</th><td>      <a class="local col6 ref" href="#1746CC" title='CC' data-ref="1746CC">CC</a> = <a class="ref" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#_ZN4llvm3ISD23getSetCCSwappedOperandsENS0_8CondCodeE" title='llvm::ISD::getSetCCSwappedOperands' data-ref="_ZN4llvm3ISD23getSetCCSwappedOperandsENS0_8CondCodeE">getSetCCSwappedOperands</a>(<a class="local col6 ref" href="#1746CC" title='CC' data-ref="1746CC">CC</a>);</td></tr>
<tr><th id="9151">9151</th><td>    }</td></tr>
<tr><th id="9152">9152</th><td>  }</td></tr>
<tr><th id="9153">9153</th><td></td></tr>
<tr><th id="9154">9154</th><td>  <b>if</b> (<a class="local col7 ref" href="#1747CRHS" title='CRHS' data-ref="1747CRHS">CRHS</a>) {</td></tr>
<tr><th id="9155">9155</th><td>    <b>if</b> (<a class="local col5 ref" href="#1745VT" title='VT' data-ref="1745VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a> &amp;&amp; <a class="local col3 ref" href="#1743LHS" title='LHS' data-ref="1743LHS">LHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SIGN_EXTEND" title='llvm::ISD::NodeType::SIGN_EXTEND' data-ref="llvm::ISD::NodeType::SIGN_EXTEND">SIGN_EXTEND</a> &amp;&amp;</td></tr>
<tr><th id="9156">9156</th><td>        <a class="tu ref" href="#_ZL10isBoolSGPRN4llvm7SDValueE" title='isBoolSGPR' data-use='c' data-ref="_ZL10isBoolSGPRN4llvm7SDValueE">isBoolSGPR</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#1743LHS" title='LHS' data-ref="1743LHS">LHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>))) {</td></tr>
<tr><th id="9157">9157</th><td>      <i>// setcc (sext from i1 cc), -1, ne|sgt|ult) =&gt; not cc =&gt; xor cc, -1</i></td></tr>
<tr><th id="9158">9158</th><td><i>      // setcc (sext from i1 cc), -1, eq|sle|uge) =&gt; cc</i></td></tr>
<tr><th id="9159">9159</th><td><i>      // setcc (sext from i1 cc),  0, eq|sge|ule) =&gt; not cc =&gt; xor cc, -1</i></td></tr>
<tr><th id="9160">9160</th><td><i>      // setcc (sext from i1 cc),  0, ne|ugt|slt) =&gt; cc</i></td></tr>
<tr><th id="9161">9161</th><td>      <b>if</b> ((<a class="local col7 ref" href="#1747CRHS" title='CRHS' data-ref="1747CRHS">CRHS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode14isAllOnesValueEv" title='llvm::ConstantSDNode::isAllOnesValue' data-ref="_ZNK4llvm14ConstantSDNode14isAllOnesValueEv">isAllOnesValue</a>() &amp;&amp;</td></tr>
<tr><th id="9162">9162</th><td>           (<a class="local col6 ref" href="#1746CC" title='CC' data-ref="1746CC">CC</a> == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::CondCode::SETNE" title='llvm::ISD::CondCode::SETNE' data-ref="llvm::ISD::CondCode::SETNE">SETNE</a> || <a class="local col6 ref" href="#1746CC" title='CC' data-ref="1746CC">CC</a> == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::CondCode::SETGT" title='llvm::ISD::CondCode::SETGT' data-ref="llvm::ISD::CondCode::SETGT">SETGT</a> || <a class="local col6 ref" href="#1746CC" title='CC' data-ref="1746CC">CC</a> == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::CondCode::SETULT" title='llvm::ISD::CondCode::SETULT' data-ref="llvm::ISD::CondCode::SETULT">SETULT</a>)) ||</td></tr>
<tr><th id="9163">9163</th><td>          (<a class="local col7 ref" href="#1747CRHS" title='CRHS' data-ref="1747CRHS">CRHS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode11isNullValueEv" title='llvm::ConstantSDNode::isNullValue' data-ref="_ZNK4llvm14ConstantSDNode11isNullValueEv">isNullValue</a>() &amp;&amp;</td></tr>
<tr><th id="9164">9164</th><td>           (<a class="local col6 ref" href="#1746CC" title='CC' data-ref="1746CC">CC</a> == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::CondCode::SETEQ" title='llvm::ISD::CondCode::SETEQ' data-ref="llvm::ISD::CondCode::SETEQ">SETEQ</a> || <a class="local col6 ref" href="#1746CC" title='CC' data-ref="1746CC">CC</a> == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::CondCode::SETGE" title='llvm::ISD::CondCode::SETGE' data-ref="llvm::ISD::CondCode::SETGE">SETGE</a> || <a class="local col6 ref" href="#1746CC" title='CC' data-ref="1746CC">CC</a> == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::CondCode::SETULE" title='llvm::ISD::CondCode::SETULE' data-ref="llvm::ISD::CondCode::SETULE">SETULE</a>)))</td></tr>
<tr><th id="9165">9165</th><td>        <b>return</b> <a class="local col1 ref" href="#1741DAG" title='DAG' data-ref="1741DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::XOR" title='llvm::ISD::NodeType::XOR' data-ref="llvm::ISD::NodeType::XOR">XOR</a>, <a class="local col2 ref" href="#1742SL" title='SL' data-ref="1742SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i1" title='llvm::MVT::SimpleValueType::i1' data-ref="llvm::MVT::SimpleValueType::i1">i1</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#1743LHS" title='LHS' data-ref="1743LHS">LHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>),</td></tr>
<tr><th id="9166">9166</th><td>                           <a class="local col1 ref" href="#1741DAG" title='DAG' data-ref="1741DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb" title='llvm::SelectionDAG::getConstant' data-ref="_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb">getConstant</a>(-<var>1</var>, <a class="local col2 ref" href="#1742SL" title='SL' data-ref="1742SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i1" title='llvm::MVT::SimpleValueType::i1' data-ref="llvm::MVT::SimpleValueType::i1">i1</a>));</td></tr>
<tr><th id="9167">9167</th><td>      <b>if</b> ((<a class="local col7 ref" href="#1747CRHS" title='CRHS' data-ref="1747CRHS">CRHS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode14isAllOnesValueEv" title='llvm::ConstantSDNode::isAllOnesValue' data-ref="_ZNK4llvm14ConstantSDNode14isAllOnesValueEv">isAllOnesValue</a>() &amp;&amp;</td></tr>
<tr><th id="9168">9168</th><td>           (<a class="local col6 ref" href="#1746CC" title='CC' data-ref="1746CC">CC</a> == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::CondCode::SETEQ" title='llvm::ISD::CondCode::SETEQ' data-ref="llvm::ISD::CondCode::SETEQ">SETEQ</a> || <a class="local col6 ref" href="#1746CC" title='CC' data-ref="1746CC">CC</a> == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::CondCode::SETLE" title='llvm::ISD::CondCode::SETLE' data-ref="llvm::ISD::CondCode::SETLE">SETLE</a> || <a class="local col6 ref" href="#1746CC" title='CC' data-ref="1746CC">CC</a> == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::CondCode::SETUGE" title='llvm::ISD::CondCode::SETUGE' data-ref="llvm::ISD::CondCode::SETUGE">SETUGE</a>)) ||</td></tr>
<tr><th id="9169">9169</th><td>          (<a class="local col7 ref" href="#1747CRHS" title='CRHS' data-ref="1747CRHS">CRHS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode11isNullValueEv" title='llvm::ConstantSDNode::isNullValue' data-ref="_ZNK4llvm14ConstantSDNode11isNullValueEv">isNullValue</a>() &amp;&amp;</td></tr>
<tr><th id="9170">9170</th><td>           (<a class="local col6 ref" href="#1746CC" title='CC' data-ref="1746CC">CC</a> == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::CondCode::SETNE" title='llvm::ISD::CondCode::SETNE' data-ref="llvm::ISD::CondCode::SETNE">SETNE</a> || <a class="local col6 ref" href="#1746CC" title='CC' data-ref="1746CC">CC</a> == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::CondCode::SETUGT" title='llvm::ISD::CondCode::SETUGT' data-ref="llvm::ISD::CondCode::SETUGT">SETUGT</a> || <a class="local col6 ref" href="#1746CC" title='CC' data-ref="1746CC">CC</a> == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::CondCode::SETLT" title='llvm::ISD::CondCode::SETLT' data-ref="llvm::ISD::CondCode::SETLT">SETLT</a>)))</td></tr>
<tr><th id="9171">9171</th><td>        <b>return</b> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#1743LHS" title='LHS' data-ref="1743LHS">LHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="9172">9172</th><td>    }</td></tr>
<tr><th id="9173">9173</th><td></td></tr>
<tr><th id="9174">9174</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="1748CRHSVal" title='CRHSVal' data-type='uint64_t' data-ref="1748CRHSVal">CRHSVal</dfn> = <a class="local col7 ref" href="#1747CRHS" title='CRHS' data-ref="1747CRHS">CRHS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="9175">9175</th><td>    <b>if</b> ((<a class="local col6 ref" href="#1746CC" title='CC' data-ref="1746CC">CC</a> == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::CondCode::SETEQ" title='llvm::ISD::CondCode::SETEQ' data-ref="llvm::ISD::CondCode::SETEQ">SETEQ</a> || <a class="local col6 ref" href="#1746CC" title='CC' data-ref="1746CC">CC</a> == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::CondCode::SETNE" title='llvm::ISD::CondCode::SETNE' data-ref="llvm::ISD::CondCode::SETNE">SETNE</a>) &amp;&amp;</td></tr>
<tr><th id="9176">9176</th><td>        <a class="local col3 ref" href="#1743LHS" title='LHS' data-ref="1743LHS">LHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SELECT" title='llvm::ISD::NodeType::SELECT' data-ref="llvm::ISD::NodeType::SELECT">SELECT</a> &amp;&amp;</td></tr>
<tr><th id="9177">9177</th><td>        <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col3 ref" href="#1743LHS" title='LHS' data-ref="1743LHS">LHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>)) &amp;&amp;</td></tr>
<tr><th id="9178">9178</th><td>        <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col3 ref" href="#1743LHS" title='LHS' data-ref="1743LHS">LHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>2</var>)) &amp;&amp;</td></tr>
<tr><th id="9179">9179</th><td>        <a class="local col3 ref" href="#1743LHS" title='LHS' data-ref="1743LHS">LHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue21getConstantOperandValEj" title='llvm::SDValue::getConstantOperandVal' data-ref="_ZNK4llvm7SDValue21getConstantOperandValEj">getConstantOperandVal</a>(<var>1</var>) != <a class="local col3 ref" href="#1743LHS" title='LHS' data-ref="1743LHS">LHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue21getConstantOperandValEj" title='llvm::SDValue::getConstantOperandVal' data-ref="_ZNK4llvm7SDValue21getConstantOperandValEj">getConstantOperandVal</a>(<var>2</var>) &amp;&amp;</td></tr>
<tr><th id="9180">9180</th><td>        <a class="tu ref" href="#_ZL10isBoolSGPRN4llvm7SDValueE" title='isBoolSGPR' data-use='c' data-ref="_ZL10isBoolSGPRN4llvm7SDValueE">isBoolSGPR</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#1743LHS" title='LHS' data-ref="1743LHS">LHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>))) {</td></tr>
<tr><th id="9181">9181</th><td>      <i>// Given CT != FT:</i></td></tr>
<tr><th id="9182">9182</th><td><i>      // setcc (select cc, CT, CF), CF, eq =&gt; xor cc, -1</i></td></tr>
<tr><th id="9183">9183</th><td><i>      // setcc (select cc, CT, CF), CF, ne =&gt; cc</i></td></tr>
<tr><th id="9184">9184</th><td><i>      // setcc (select cc, CT, CF), CT, ne =&gt; xor cc, -1</i></td></tr>
<tr><th id="9185">9185</th><td><i>      // setcc (select cc, CT, CF), CT, eq =&gt; cc</i></td></tr>
<tr><th id="9186">9186</th><td>      <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col9 decl" id="1749CT" title='CT' data-type='uint64_t' data-ref="1749CT">CT</dfn> = <a class="local col3 ref" href="#1743LHS" title='LHS' data-ref="1743LHS">LHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue21getConstantOperandValEj" title='llvm::SDValue::getConstantOperandVal' data-ref="_ZNK4llvm7SDValue21getConstantOperandValEj">getConstantOperandVal</a>(<var>1</var>);</td></tr>
<tr><th id="9187">9187</th><td>      <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="1750CF" title='CF' data-type='uint64_t' data-ref="1750CF">CF</dfn> = <a class="local col3 ref" href="#1743LHS" title='LHS' data-ref="1743LHS">LHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue21getConstantOperandValEj" title='llvm::SDValue::getConstantOperandVal' data-ref="_ZNK4llvm7SDValue21getConstantOperandValEj">getConstantOperandVal</a>(<var>2</var>);</td></tr>
<tr><th id="9188">9188</th><td></td></tr>
<tr><th id="9189">9189</th><td>      <b>if</b> ((<a class="local col0 ref" href="#1750CF" title='CF' data-ref="1750CF">CF</a> == <a class="local col8 ref" href="#1748CRHSVal" title='CRHSVal' data-ref="1748CRHSVal">CRHSVal</a> &amp;&amp; <a class="local col6 ref" href="#1746CC" title='CC' data-ref="1746CC">CC</a> == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::CondCode::SETEQ" title='llvm::ISD::CondCode::SETEQ' data-ref="llvm::ISD::CondCode::SETEQ">SETEQ</a>) ||</td></tr>
<tr><th id="9190">9190</th><td>          (<a class="local col9 ref" href="#1749CT" title='CT' data-ref="1749CT">CT</a> == <a class="local col8 ref" href="#1748CRHSVal" title='CRHSVal' data-ref="1748CRHSVal">CRHSVal</a> &amp;&amp; <a class="local col6 ref" href="#1746CC" title='CC' data-ref="1746CC">CC</a> == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::CondCode::SETNE" title='llvm::ISD::CondCode::SETNE' data-ref="llvm::ISD::CondCode::SETNE">SETNE</a>))</td></tr>
<tr><th id="9191">9191</th><td>        <b>return</b> <a class="local col1 ref" href="#1741DAG" title='DAG' data-ref="1741DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::XOR" title='llvm::ISD::NodeType::XOR' data-ref="llvm::ISD::NodeType::XOR">XOR</a>, <a class="local col2 ref" href="#1742SL" title='SL' data-ref="1742SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i1" title='llvm::MVT::SimpleValueType::i1' data-ref="llvm::MVT::SimpleValueType::i1">i1</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#1743LHS" title='LHS' data-ref="1743LHS">LHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>),</td></tr>
<tr><th id="9192">9192</th><td>                           <a class="local col1 ref" href="#1741DAG" title='DAG' data-ref="1741DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb" title='llvm::SelectionDAG::getConstant' data-ref="_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb">getConstant</a>(-<var>1</var>, <a class="local col2 ref" href="#1742SL" title='SL' data-ref="1742SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i1" title='llvm::MVT::SimpleValueType::i1' data-ref="llvm::MVT::SimpleValueType::i1">i1</a>));</td></tr>
<tr><th id="9193">9193</th><td>      <b>if</b> ((<a class="local col0 ref" href="#1750CF" title='CF' data-ref="1750CF">CF</a> == <a class="local col8 ref" href="#1748CRHSVal" title='CRHSVal' data-ref="1748CRHSVal">CRHSVal</a> &amp;&amp; <a class="local col6 ref" href="#1746CC" title='CC' data-ref="1746CC">CC</a> == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::CondCode::SETNE" title='llvm::ISD::CondCode::SETNE' data-ref="llvm::ISD::CondCode::SETNE">SETNE</a>) ||</td></tr>
<tr><th id="9194">9194</th><td>          (<a class="local col9 ref" href="#1749CT" title='CT' data-ref="1749CT">CT</a> == <a class="local col8 ref" href="#1748CRHSVal" title='CRHSVal' data-ref="1748CRHSVal">CRHSVal</a> &amp;&amp; <a class="local col6 ref" href="#1746CC" title='CC' data-ref="1746CC">CC</a> == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::CondCode::SETEQ" title='llvm::ISD::CondCode::SETEQ' data-ref="llvm::ISD::CondCode::SETEQ">SETEQ</a>))</td></tr>
<tr><th id="9195">9195</th><td>        <b>return</b> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#1743LHS" title='LHS' data-ref="1743LHS">LHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="9196">9196</th><td>    }</td></tr>
<tr><th id="9197">9197</th><td>  }</td></tr>
<tr><th id="9198">9198</th><td></td></tr>
<tr><th id="9199">9199</th><td>  <b>if</b> (VT != MVT::f32 &amp;&amp; VT != MVT::f64 &amp;&amp; (<span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">Subtarget</span>-&gt;has16BitInsts() &amp;&amp;</td></tr>
<tr><th id="9200">9200</th><td>                                           VT != MVT::f16))</td></tr>
<tr><th id="9201">9201</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="9202">9202</th><td></td></tr>
<tr><th id="9203">9203</th><td>  <i>// Match isinf/isfinite pattern</i></td></tr>
<tr><th id="9204">9204</th><td><i>  // (fcmp oeq (fabs x), inf) -&gt; (fp_class x, (p_infinity | n_infinity))</i></td></tr>
<tr><th id="9205">9205</th><td><i>  // (fcmp one (fabs x), inf) -&gt; (fp_class x,</i></td></tr>
<tr><th id="9206">9206</th><td><i>  // (p_normal | n_normal | p_subnormal | n_subnormal | p_zero | n_zero)</i></td></tr>
<tr><th id="9207">9207</th><td>  <b>if</b> ((<a class="local col6 ref" href="#1746CC" title='CC' data-ref="1746CC">CC</a> == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::CondCode::SETOEQ" title='llvm::ISD::CondCode::SETOEQ' data-ref="llvm::ISD::CondCode::SETOEQ">SETOEQ</a> || <a class="local col6 ref" href="#1746CC" title='CC' data-ref="1746CC">CC</a> == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::CondCode::SETONE" title='llvm::ISD::CondCode::SETONE' data-ref="llvm::ISD::CondCode::SETONE">SETONE</a>) &amp;&amp; <a class="local col3 ref" href="#1743LHS" title='LHS' data-ref="1743LHS">LHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FABS" title='llvm::ISD::NodeType::FABS' data-ref="llvm::ISD::NodeType::FABS">FABS</a>) {</td></tr>
<tr><th id="9208">9208</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantFPSDNode" title='llvm::ConstantFPSDNode' data-ref="llvm::ConstantFPSDNode">ConstantFPSDNode</a> *<dfn class="local col1 decl" id="1751CRHS" title='CRHS' data-type='const llvm::ConstantFPSDNode *' data-ref="1751CRHS">CRHS</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantFPSDNode" title='llvm::ConstantFPSDNode' data-ref="llvm::ConstantFPSDNode">ConstantFPSDNode</a>&gt;(<span class='refarg'><a class="local col4 ref" href="#1744RHS" title='RHS' data-ref="1744RHS">RHS</a></span>);</td></tr>
<tr><th id="9209">9209</th><td>    <b>if</b> (!<a class="local col1 ref" href="#1751CRHS" title='CRHS' data-ref="1751CRHS">CRHS</a>)</td></tr>
<tr><th id="9210">9210</th><td>      <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="9211">9211</th><td></td></tr>
<tr><th id="9212">9212</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/ADT/APFloat.h.html#llvm::APFloat" title='llvm::APFloat' data-ref="llvm::APFloat">APFloat</a> &amp;<dfn class="local col2 decl" id="1752APF" title='APF' data-type='const llvm::APFloat &amp;' data-ref="1752APF">APF</dfn> = <a class="local col1 ref" href="#1751CRHS" title='CRHS' data-ref="1751CRHS">CRHS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm16ConstantFPSDNode11getValueAPFEv" title='llvm::ConstantFPSDNode::getValueAPF' data-ref="_ZNK4llvm16ConstantFPSDNode11getValueAPFEv">getValueAPF</a>();</td></tr>
<tr><th id="9213">9213</th><td>    <b>if</b> (<a class="local col2 ref" href="#1752APF" title='APF' data-ref="1752APF">APF</a>.<a class="ref" href="../../../include/llvm/ADT/APFloat.h.html#_ZNK4llvm7APFloat10isInfinityEv" title='llvm::APFloat::isInfinity' data-ref="_ZNK4llvm7APFloat10isInfinityEv">isInfinity</a>() &amp;&amp; !<a class="local col2 ref" href="#1752APF" title='APF' data-ref="1752APF">APF</a>.<a class="ref" href="../../../include/llvm/ADT/APFloat.h.html#_ZNK4llvm7APFloat10isNegativeEv" title='llvm::APFloat::isNegative' data-ref="_ZNK4llvm7APFloat10isNegativeEv">isNegative</a>()) {</td></tr>
<tr><th id="9214">9214</th><td>      <em>const</em> <em>unsigned</em> <dfn class="local col3 decl" id="1753IsInfMask" title='IsInfMask' data-type='const unsigned int' data-ref="1753IsInfMask">IsInfMask</dfn> = <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::ClassFlags::P_INFINITY" title='llvm::SIInstrFlags::ClassFlags::P_INFINITY' data-ref="llvm::SIInstrFlags::ClassFlags::P_INFINITY">P_INFINITY</a> |</td></tr>
<tr><th id="9215">9215</th><td>                                 <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::ClassFlags::N_INFINITY" title='llvm::SIInstrFlags::ClassFlags::N_INFINITY' data-ref="llvm::SIInstrFlags::ClassFlags::N_INFINITY">N_INFINITY</a>;</td></tr>
<tr><th id="9216">9216</th><td>      <em>const</em> <em>unsigned</em> <dfn class="local col4 decl" id="1754IsFiniteMask" title='IsFiniteMask' data-type='const unsigned int' data-ref="1754IsFiniteMask">IsFiniteMask</dfn> = <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::ClassFlags::N_ZERO" title='llvm::SIInstrFlags::ClassFlags::N_ZERO' data-ref="llvm::SIInstrFlags::ClassFlags::N_ZERO">N_ZERO</a> |</td></tr>
<tr><th id="9217">9217</th><td>                                    <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::ClassFlags::P_ZERO" title='llvm::SIInstrFlags::ClassFlags::P_ZERO' data-ref="llvm::SIInstrFlags::ClassFlags::P_ZERO">P_ZERO</a> |</td></tr>
<tr><th id="9218">9218</th><td>                                    <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::ClassFlags::N_NORMAL" title='llvm::SIInstrFlags::ClassFlags::N_NORMAL' data-ref="llvm::SIInstrFlags::ClassFlags::N_NORMAL">N_NORMAL</a> |</td></tr>
<tr><th id="9219">9219</th><td>                                    <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::ClassFlags::P_NORMAL" title='llvm::SIInstrFlags::ClassFlags::P_NORMAL' data-ref="llvm::SIInstrFlags::ClassFlags::P_NORMAL">P_NORMAL</a> |</td></tr>
<tr><th id="9220">9220</th><td>                                    <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::ClassFlags::N_SUBNORMAL" title='llvm::SIInstrFlags::ClassFlags::N_SUBNORMAL' data-ref="llvm::SIInstrFlags::ClassFlags::N_SUBNORMAL">N_SUBNORMAL</a> |</td></tr>
<tr><th id="9221">9221</th><td>                                    <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::ClassFlags::P_SUBNORMAL" title='llvm::SIInstrFlags::ClassFlags::P_SUBNORMAL' data-ref="llvm::SIInstrFlags::ClassFlags::P_SUBNORMAL">P_SUBNORMAL</a>;</td></tr>
<tr><th id="9222">9222</th><td>      <em>unsigned</em> <dfn class="local col5 decl" id="1755Mask" title='Mask' data-type='unsigned int' data-ref="1755Mask">Mask</dfn> = <a class="local col6 ref" href="#1746CC" title='CC' data-ref="1746CC">CC</a> == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::CondCode::SETOEQ" title='llvm::ISD::CondCode::SETOEQ' data-ref="llvm::ISD::CondCode::SETOEQ">SETOEQ</a> ? <a class="local col3 ref" href="#1753IsInfMask" title='IsInfMask' data-ref="1753IsInfMask">IsInfMask</a> : <a class="local col4 ref" href="#1754IsFiniteMask" title='IsFiniteMask' data-ref="1754IsFiniteMask">IsFiniteMask</a>;</td></tr>
<tr><th id="9223">9223</th><td>      <b>return</b> <a class="local col1 ref" href="#1741DAG" title='DAG' data-ref="1741DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::FP_CLASS" title='llvm::AMDGPUISD::NodeType::FP_CLASS' data-ref="llvm::AMDGPUISD::NodeType::FP_CLASS">FP_CLASS</a>, <a class="local col2 ref" href="#1742SL" title='SL' data-ref="1742SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i1" title='llvm::MVT::SimpleValueType::i1' data-ref="llvm::MVT::SimpleValueType::i1">i1</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#1743LHS" title='LHS' data-ref="1743LHS">LHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>),</td></tr>
<tr><th id="9224">9224</th><td>                         <a class="local col1 ref" href="#1741DAG" title='DAG' data-ref="1741DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb" title='llvm::SelectionDAG::getConstant' data-ref="_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb">getConstant</a>(<a class="local col5 ref" href="#1755Mask" title='Mask' data-ref="1755Mask">Mask</a>, <a class="local col2 ref" href="#1742SL" title='SL' data-ref="1742SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>));</td></tr>
<tr><th id="9225">9225</th><td>    }</td></tr>
<tr><th id="9226">9226</th><td>  }</td></tr>
<tr><th id="9227">9227</th><td></td></tr>
<tr><th id="9228">9228</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="9229">9229</th><td>}</td></tr>
<tr><th id="9230">9230</th><td></td></tr>
<tr><th id="9231">9231</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm16SITargetLowering26performCvtF32UByteNCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::SITargetLowering::performCvtF32UByteNCombine' data-ref="_ZNK4llvm16SITargetLowering26performCvtF32UByteNCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">performCvtF32UByteNCombine</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col6 decl" id="1756N" title='N' data-type='llvm::SDNode *' data-ref="1756N">N</dfn>,</td></tr>
<tr><th id="9232">9232</th><td>                                                     <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col7 decl" id="1757DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="1757DCI">DCI</dfn>) <em>const</em> {</td></tr>
<tr><th id="9233">9233</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col8 decl" id="1758DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="1758DAG">DAG</dfn> = <a class="local col7 ref" href="#1757DCI" title='DCI' data-ref="1757DCI">DCI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo::DAG" title='llvm::TargetLowering::DAGCombinerInfo::DAG' data-ref="llvm::TargetLowering::DAGCombinerInfo::DAG">DAG</a>;</td></tr>
<tr><th id="9234">9234</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col9 decl" id="1759SL" title='SL' data-type='llvm::SDLoc' data-ref="1759SL">SL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col6 ref" href="#1756N" title='N' data-ref="1756N">N</a>);</td></tr>
<tr><th id="9235">9235</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="1760Offset" title='Offset' data-type='unsigned int' data-ref="1760Offset">Offset</dfn> = <a class="local col6 ref" href="#1756N" title='N' data-ref="1756N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() - <span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::CVT_F32_UBYTE0" title='llvm::AMDGPUISD::NodeType::CVT_F32_UBYTE0' data-ref="llvm::AMDGPUISD::NodeType::CVT_F32_UBYTE0">CVT_F32_UBYTE0</a>;</td></tr>
<tr><th id="9236">9236</th><td></td></tr>
<tr><th id="9237">9237</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="1761Src" title='Src' data-type='llvm::SDValue' data-ref="1761Src">Src</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#1756N" title='N' data-ref="1756N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="9238">9238</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="1762Srl" title='Srl' data-type='llvm::SDValue' data-ref="1762Srl">Srl</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#1756N" title='N' data-ref="1756N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="9239">9239</th><td>  <b>if</b> (<a class="local col2 ref" href="#1762Srl" title='Srl' data-ref="1762Srl">Srl</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ZERO_EXTEND" title='llvm::ISD::NodeType::ZERO_EXTEND' data-ref="llvm::ISD::NodeType::ZERO_EXTEND">ZERO_EXTEND</a>)</td></tr>
<tr><th id="9240">9240</th><td>    <a class="local col2 ref" href="#1762Srl" title='Srl' data-ref="1762Srl">Srl</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col2 ref" href="#1762Srl" title='Srl' data-ref="1762Srl">Srl</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="9241">9241</th><td></td></tr>
<tr><th id="9242">9242</th><td>  <i>// TODO: Handle (or x, (srl y, 8)) pattern when known bits are zero.</i></td></tr>
<tr><th id="9243">9243</th><td>  <b>if</b> (<a class="local col2 ref" href="#1762Srl" title='Srl' data-ref="1762Srl">Srl</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SRL" title='llvm::ISD::NodeType::SRL' data-ref="llvm::ISD::NodeType::SRL">SRL</a>) {</td></tr>
<tr><th id="9244">9244</th><td>    <i>// cvt_f32_ubyte0 (srl x, 16) -&gt; cvt_f32_ubyte2 x</i></td></tr>
<tr><th id="9245">9245</th><td><i>    // cvt_f32_ubyte1 (srl x, 16) -&gt; cvt_f32_ubyte3 x</i></td></tr>
<tr><th id="9246">9246</th><td><i>    // cvt_f32_ubyte0 (srl x, 8) -&gt; cvt_f32_ubyte1 x</i></td></tr>
<tr><th id="9247">9247</th><td></td></tr>
<tr><th id="9248">9248</th><td>    <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a> *<dfn class="local col3 decl" id="1763C" title='C' data-type='const llvm::ConstantSDNode *' data-ref="1763C"><a class="local col3 ref" href="#1763C" title='C' data-ref="1763C">C</a></dfn> =</td></tr>
<tr><th id="9249">9249</th><td>        <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERKT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERKT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col2 ref" href="#1762Srl" title='Srl' data-ref="1762Srl">Srl</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>))) {</td></tr>
<tr><th id="9250">9250</th><td>      <a class="local col2 ref" href="#1762Srl" title='Srl' data-ref="1762Srl">Srl</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col8 ref" href="#1758DAG" title='DAG' data-ref="1758DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getZExtOrTruncENS_7SDValueERKNS_5SDLocENS_3EVTE" title='llvm::SelectionDAG::getZExtOrTrunc' data-ref="_ZN4llvm12SelectionDAG14getZExtOrTruncENS_7SDValueERKNS_5SDLocENS_3EVTE">getZExtOrTrunc</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#1762Srl" title='Srl' data-ref="1762Srl">Srl</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>), <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#1762Srl" title='Srl' data-ref="1762Srl">Srl</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>)),</td></tr>
<tr><th id="9251">9251</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a><a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE">(</a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>));</td></tr>
<tr><th id="9252">9252</th><td></td></tr>
<tr><th id="9253">9253</th><td>      <em>unsigned</em> <dfn class="local col4 decl" id="1764SrcOffset" title='SrcOffset' data-type='unsigned int' data-ref="1764SrcOffset">SrcOffset</dfn> = <a class="local col3 ref" href="#1763C" title='C' data-ref="1763C">C</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>() + <var>8</var> * <a class="local col0 ref" href="#1760Offset" title='Offset' data-ref="1760Offset">Offset</a>;</td></tr>
<tr><th id="9254">9254</th><td>      <b>if</b> (<a class="local col4 ref" href="#1764SrcOffset" title='SrcOffset' data-ref="1764SrcOffset">SrcOffset</a> &lt; <var>32</var> &amp;&amp; <a class="local col4 ref" href="#1764SrcOffset" title='SrcOffset' data-ref="1764SrcOffset">SrcOffset</a> % <var>8</var> == <var>0</var>) {</td></tr>
<tr><th id="9255">9255</th><td>        <b>return</b> <a class="local col8 ref" href="#1758DAG" title='DAG' data-ref="1758DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::CVT_F32_UBYTE0" title='llvm::AMDGPUISD::NodeType::CVT_F32_UBYTE0' data-ref="llvm::AMDGPUISD::NodeType::CVT_F32_UBYTE0">CVT_F32_UBYTE0</a> + <a class="local col4 ref" href="#1764SrcOffset" title='SrcOffset' data-ref="1764SrcOffset">SrcOffset</a> / <var>8</var>, <a class="local col9 ref" href="#1759SL" title='SL' data-ref="1759SL">SL</a>,</td></tr>
<tr><th id="9256">9256</th><td>                           <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#1762Srl" title='Srl' data-ref="1762Srl">Srl</a>);</td></tr>
<tr><th id="9257">9257</th><td>      }</td></tr>
<tr><th id="9258">9258</th><td>    }</td></tr>
<tr><th id="9259">9259</th><td>  }</td></tr>
<tr><th id="9260">9260</th><td></td></tr>
<tr><th id="9261">9261</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> <dfn class="local col5 decl" id="1765Demanded" title='Demanded' data-type='llvm::APInt' data-ref="1765Demanded">Demanded</dfn> = <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a>::<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APInt10getBitsSetEjjj" title='llvm::APInt::getBitsSet' data-ref="_ZN4llvm5APInt10getBitsSetEjjj">getBitsSet</a>(<var>32</var>, <var>8</var> * <a class="local col0 ref" href="#1760Offset" title='Offset' data-ref="1760Offset">Offset</a>, <var>8</var> * <a class="local col0 ref" href="#1760Offset" title='Offset' data-ref="1760Offset">Offset</a> + <var>8</var>);</td></tr>
<tr><th id="9262">9262</th><td></td></tr>
<tr><th id="9263">9263</th><td>  <a class="type" href="../../../include/llvm/Support/KnownBits.h.html#llvm::KnownBits" title='llvm::KnownBits' data-ref="llvm::KnownBits">KnownBits</a> <a class="ref fake" href="../../../include/llvm/Support/KnownBits.h.html#_ZN4llvm9KnownBitsC1Ev" title='llvm::KnownBits::KnownBits' data-ref="_ZN4llvm9KnownBitsC1Ev"></a><dfn class="local col6 decl" id="1766Known" title='Known' data-type='llvm::KnownBits' data-ref="1766Known">Known</dfn>;</td></tr>
<tr><th id="9264">9264</th><td>  <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering">TargetLowering</a>::<a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::TargetLoweringOpt" title='llvm::TargetLowering::TargetLoweringOpt' data-ref="llvm::TargetLowering::TargetLoweringOpt">TargetLoweringOpt</a> <dfn class="local col7 decl" id="1767TLO" title='TLO' data-type='TargetLowering::TargetLoweringOpt' data-ref="1767TLO">TLO</dfn><a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm14TargetLowering17TargetLoweringOptC1ERNS_12SelectionDAGEbb" title='llvm::TargetLowering::TargetLoweringOpt::TargetLoweringOpt' data-ref="_ZN4llvm14TargetLowering17TargetLoweringOptC1ERNS_12SelectionDAGEbb">(</a><a class="local col8 ref" href="#1758DAG" title='DAG' data-ref="1758DAG">DAG</a>, !<a class="local col7 ref" href="#1757DCI" title='DCI' data-ref="1757DCI">DCI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm14TargetLowering15DAGCombinerInfo16isBeforeLegalizeEv" title='llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalize' data-ref="_ZNK4llvm14TargetLowering15DAGCombinerInfo16isBeforeLegalizeEv">isBeforeLegalize</a>(),</td></tr>
<tr><th id="9265">9265</th><td>                                        !<a class="local col7 ref" href="#1757DCI" title='DCI' data-ref="1757DCI">DCI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm14TargetLowering15DAGCombinerInfo19isBeforeLegalizeOpsEv" title='llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps' data-ref="_ZNK4llvm14TargetLowering15DAGCombinerInfo19isBeforeLegalizeOpsEv">isBeforeLegalizeOps</a>());</td></tr>
<tr><th id="9266">9266</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering">TargetLowering</a> &amp;<dfn class="local col8 decl" id="1768TLI" title='TLI' data-type='const llvm::TargetLowering &amp;' data-ref="1768TLI">TLI</dfn> = <a class="local col8 ref" href="#1758DAG" title='DAG' data-ref="1758DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG21getTargetLoweringInfoEv" title='llvm::SelectionDAG::getTargetLoweringInfo' data-ref="_ZNK4llvm12SelectionDAG21getTargetLoweringInfoEv">getTargetLoweringInfo</a>();</td></tr>
<tr><th id="9267">9267</th><td>  <b>if</b> (<a class="local col8 ref" href="#1768TLI" title='TLI' data-ref="1768TLI">TLI</a>.<a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm14TargetLowering20SimplifyDemandedBitsENS_7SDValueERKNS_5APIntERNS_9KnownBitsERNS0_17TargetLoweringOptEjb" title='llvm::TargetLowering::SimplifyDemandedBits' data-ref="_ZNK4llvm14TargetLowering20SimplifyDemandedBitsENS_7SDValueERKNS_5APIntERNS_9KnownBitsERNS0_17TargetLoweringOptEjb">SimplifyDemandedBits</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#1761Src" title='Src' data-ref="1761Src">Src</a>, <a class="local col5 ref" href="#1765Demanded" title='Demanded' data-ref="1765Demanded">Demanded</a>, <span class='refarg'><a class="local col6 ref" href="#1766Known" title='Known' data-ref="1766Known">Known</a></span>, <span class='refarg'><a class="local col7 ref" href="#1767TLO" title='TLO' data-ref="1767TLO">TLO</a></span>)) {</td></tr>
<tr><th id="9268">9268</th><td>    <a class="local col7 ref" href="#1757DCI" title='DCI' data-ref="1757DCI">DCI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm14TargetLowering15DAGCombinerInfo23CommitTargetLoweringOptERKNS0_17TargetLoweringOptE" title='llvm::TargetLowering::DAGCombinerInfo::CommitTargetLoweringOpt' data-ref="_ZN4llvm14TargetLowering15DAGCombinerInfo23CommitTargetLoweringOptERKNS0_17TargetLoweringOptE">CommitTargetLoweringOpt</a>(<a class="local col7 ref" href="#1767TLO" title='TLO' data-ref="1767TLO">TLO</a>);</td></tr>
<tr><th id="9269">9269</th><td>  }</td></tr>
<tr><th id="9270">9270</th><td></td></tr>
<tr><th id="9271">9271</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="9272">9272</th><td>}</td></tr>
<tr><th id="9273">9273</th><td></td></tr>
<tr><th id="9274">9274</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm16SITargetLowering19performClampCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::SITargetLowering::performClampCombine' data-ref="_ZNK4llvm16SITargetLowering19performClampCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">performClampCombine</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col9 decl" id="1769N" title='N' data-type='llvm::SDNode *' data-ref="1769N">N</dfn>,</td></tr>
<tr><th id="9275">9275</th><td>                                              <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col0 decl" id="1770DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="1770DCI">DCI</dfn>) <em>const</em> {</td></tr>
<tr><th id="9276">9276</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantFPSDNode" title='llvm::ConstantFPSDNode' data-ref="llvm::ConstantFPSDNode">ConstantFPSDNode</a> *<dfn class="local col1 decl" id="1771CSrc" title='CSrc' data-type='llvm::ConstantFPSDNode *' data-ref="1771CSrc">CSrc</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERKT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERKT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantFPSDNode" title='llvm::ConstantFPSDNode' data-ref="llvm::ConstantFPSDNode">ConstantFPSDNode</a>&gt;(<a class="local col9 ref" href="#1769N" title='N' data-ref="1769N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="9277">9277</th><td>  <b>if</b> (!<a class="local col1 ref" href="#1771CSrc" title='CSrc' data-ref="1771CSrc">CSrc</a>)</td></tr>
<tr><th id="9278">9278</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="9279">9279</th><td></td></tr>
<tr><th id="9280">9280</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="1772MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="1772MF">MF</dfn> = <a class="local col0 ref" href="#1770DCI" title='DCI' data-ref="1770DCI">DCI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo::DAG" title='llvm::TargetLowering::DAGCombinerInfo::DAG' data-ref="llvm::TargetLowering::DAGCombinerInfo::DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG18getMachineFunctionEv" title='llvm::SelectionDAG::getMachineFunction' data-ref="_ZNK4llvm12SelectionDAG18getMachineFunctionEv">getMachineFunction</a>();</td></tr>
<tr><th id="9281">9281</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/ADT/APFloat.h.html#llvm::APFloat" title='llvm::APFloat' data-ref="llvm::APFloat">APFloat</a> &amp;<dfn class="local col3 decl" id="1773F" title='F' data-type='const llvm::APFloat &amp;' data-ref="1773F">F</dfn> = <a class="local col1 ref" href="#1771CSrc" title='CSrc' data-ref="1771CSrc">CSrc</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm16ConstantFPSDNode11getValueAPFEv" title='llvm::ConstantFPSDNode::getValueAPF' data-ref="_ZNK4llvm16ConstantFPSDNode11getValueAPFEv">getValueAPF</a>();</td></tr>
<tr><th id="9282">9282</th><td>  <a class="type" href="../../../include/llvm/ADT/APFloat.h.html#llvm::APFloat" title='llvm::APFloat' data-ref="llvm::APFloat">APFloat</a> <dfn class="local col4 decl" id="1774Zero" title='Zero' data-type='llvm::APFloat' data-ref="1774Zero">Zero</dfn> = <a class="type" href="../../../include/llvm/ADT/APFloat.h.html#llvm::APFloat" title='llvm::APFloat' data-ref="llvm::APFloat">APFloat</a>::<a class="ref" href="../../../include/llvm/ADT/APFloat.h.html#_ZN4llvm7APFloat7getZeroERKNS_12fltSemanticsEb" title='llvm::APFloat::getZero' data-ref="_ZN4llvm7APFloat7getZeroERKNS_12fltSemanticsEb">getZero</a>(<a class="local col3 ref" href="#1773F" title='F' data-ref="1773F">F</a>.<a class="ref" href="../../../include/llvm/ADT/APFloat.h.html#_ZNK4llvm7APFloat12getSemanticsEv" title='llvm::APFloat::getSemantics' data-ref="_ZNK4llvm7APFloat12getSemanticsEv">getSemantics</a>());</td></tr>
<tr><th id="9283">9283</th><td>  <a class="type" href="../../../include/llvm/ADT/APFloat.h.html#llvm::APFloat" title='llvm::APFloat' data-ref="llvm::APFloat">APFloat</a>::<a class="type" href="../../../include/llvm/ADT/APFloat.h.html#llvm::APFloatBase::cmpResult" title='llvm::APFloatBase::cmpResult' data-ref="llvm::APFloatBase::cmpResult">cmpResult</a> <dfn class="local col5 decl" id="1775Cmp0" title='Cmp0' data-type='APFloat::cmpResult' data-ref="1775Cmp0">Cmp0</dfn> = <a class="local col3 ref" href="#1773F" title='F' data-ref="1773F">F</a>.<a class="ref" href="../../../include/llvm/ADT/APFloat.h.html#_ZNK4llvm7APFloat7compareERKS0_" title='llvm::APFloat::compare' data-ref="_ZNK4llvm7APFloat7compareERKS0_">compare</a>(<a class="local col4 ref" href="#1774Zero" title='Zero' data-ref="1774Zero">Zero</a>);</td></tr>
<tr><th id="9284">9284</th><td>  <b>if</b> (<a class="local col5 ref" href="#1775Cmp0" title='Cmp0' data-ref="1775Cmp0">Cmp0</a> == <a class="type" href="../../../include/llvm/ADT/APFloat.h.html#llvm::APFloat" title='llvm::APFloat' data-ref="llvm::APFloat">APFloat</a>::<a class="enum" href="../../../include/llvm/ADT/APFloat.h.html#llvm::APFloatBase::cmpResult::cmpLessThan" title='llvm::APFloatBase::cmpResult::cmpLessThan' data-ref="llvm::APFloatBase::cmpResult::cmpLessThan">cmpLessThan</a> ||</td></tr>
<tr><th id="9285">9285</th><td>      (<a class="local col5 ref" href="#1775Cmp0" title='Cmp0' data-ref="1775Cmp0">Cmp0</a> == <a class="type" href="../../../include/llvm/ADT/APFloat.h.html#llvm::APFloat" title='llvm::APFloat' data-ref="llvm::APFloat">APFloat</a>::<a class="enum" href="../../../include/llvm/ADT/APFloat.h.html#llvm::APFloatBase::cmpResult::cmpUnordered" title='llvm::APFloatBase::cmpResult::cmpUnordered' data-ref="llvm::APFloatBase::cmpResult::cmpUnordered">cmpUnordered</a> &amp;&amp;</td></tr>
<tr><th id="9286">9286</th><td>       <a class="local col2 ref" href="#1772MF" title='MF' data-ref="1772MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZNK4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;()-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo7getModeEv" title='llvm::SIMachineFunctionInfo::getMode' data-ref="_ZNK4llvm21SIMachineFunctionInfo7getModeEv">getMode</a>().<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::SIModeRegisterDefaults::DX10Clamp" title='llvm::AMDGPU::SIModeRegisterDefaults::DX10Clamp' data-ref="llvm::AMDGPU::SIModeRegisterDefaults::DX10Clamp">DX10Clamp</a>)) {</td></tr>
<tr><th id="9287">9287</th><td>    <b>return</b> <a class="local col0 ref" href="#1770DCI" title='DCI' data-ref="1770DCI">DCI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo::DAG" title='llvm::TargetLowering::DAGCombinerInfo::DAG' data-ref="llvm::TargetLowering::DAGCombinerInfo::DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG13getConstantFPERKNS_7APFloatERKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getConstantFP' data-ref="_ZN4llvm12SelectionDAG13getConstantFPERKNS_7APFloatERKNS_5SDLocENS_3EVTEb">getConstantFP</a>(<a class="local col4 ref" href="#1774Zero" title='Zero' data-ref="1774Zero">Zero</a>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col9 ref" href="#1769N" title='N' data-ref="1769N">N</a>), <a class="local col9 ref" href="#1769N" title='N' data-ref="1769N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>));</td></tr>
<tr><th id="9288">9288</th><td>  }</td></tr>
<tr><th id="9289">9289</th><td></td></tr>
<tr><th id="9290">9290</th><td>  <a class="type" href="../../../include/llvm/ADT/APFloat.h.html#llvm::APFloat" title='llvm::APFloat' data-ref="llvm::APFloat">APFloat</a> <dfn class="local col6 decl" id="1776One" title='One' data-type='llvm::APFloat' data-ref="1776One">One</dfn><a class="ref" href="../../../include/llvm/ADT/APFloat.h.html#_ZN4llvm7APFloatC1ERKNS_12fltSemanticsENS_9StringRefE" title='llvm::APFloat::APFloat' data-ref="_ZN4llvm7APFloatC1ERKNS_12fltSemanticsENS_9StringRefE">(</a><a class="local col3 ref" href="#1773F" title='F' data-ref="1773F">F</a>.<a class="ref" href="../../../include/llvm/ADT/APFloat.h.html#_ZNK4llvm7APFloat12getSemanticsEv" title='llvm::APFloat::getSemantics' data-ref="_ZNK4llvm7APFloat12getSemanticsEv">getSemantics</a>(), <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"1.0"</q>);</td></tr>
<tr><th id="9291">9291</th><td>  <a class="type" href="../../../include/llvm/ADT/APFloat.h.html#llvm::APFloat" title='llvm::APFloat' data-ref="llvm::APFloat">APFloat</a>::<a class="type" href="../../../include/llvm/ADT/APFloat.h.html#llvm::APFloatBase::cmpResult" title='llvm::APFloatBase::cmpResult' data-ref="llvm::APFloatBase::cmpResult">cmpResult</a> <dfn class="local col7 decl" id="1777Cmp1" title='Cmp1' data-type='APFloat::cmpResult' data-ref="1777Cmp1">Cmp1</dfn> = <a class="local col3 ref" href="#1773F" title='F' data-ref="1773F">F</a>.<a class="ref" href="../../../include/llvm/ADT/APFloat.h.html#_ZNK4llvm7APFloat7compareERKS0_" title='llvm::APFloat::compare' data-ref="_ZNK4llvm7APFloat7compareERKS0_">compare</a>(<a class="local col6 ref" href="#1776One" title='One' data-ref="1776One">One</a>);</td></tr>
<tr><th id="9292">9292</th><td>  <b>if</b> (<a class="local col7 ref" href="#1777Cmp1" title='Cmp1' data-ref="1777Cmp1">Cmp1</a> == <a class="type" href="../../../include/llvm/ADT/APFloat.h.html#llvm::APFloat" title='llvm::APFloat' data-ref="llvm::APFloat">APFloat</a>::<a class="enum" href="../../../include/llvm/ADT/APFloat.h.html#llvm::APFloatBase::cmpResult::cmpGreaterThan" title='llvm::APFloatBase::cmpResult::cmpGreaterThan' data-ref="llvm::APFloatBase::cmpResult::cmpGreaterThan">cmpGreaterThan</a>)</td></tr>
<tr><th id="9293">9293</th><td>    <b>return</b> <a class="local col0 ref" href="#1770DCI" title='DCI' data-ref="1770DCI">DCI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo::DAG" title='llvm::TargetLowering::DAGCombinerInfo::DAG' data-ref="llvm::TargetLowering::DAGCombinerInfo::DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG13getConstantFPERKNS_7APFloatERKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getConstantFP' data-ref="_ZN4llvm12SelectionDAG13getConstantFPERKNS_7APFloatERKNS_5SDLocENS_3EVTEb">getConstantFP</a>(<a class="local col6 ref" href="#1776One" title='One' data-ref="1776One">One</a>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col9 ref" href="#1769N" title='N' data-ref="1769N">N</a>), <a class="local col9 ref" href="#1769N" title='N' data-ref="1769N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>));</td></tr>
<tr><th id="9294">9294</th><td></td></tr>
<tr><th id="9295">9295</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col1 ref" href="#1771CSrc" title='CSrc' data-ref="1771CSrc">CSrc</a>, <var>0</var>);</td></tr>
<tr><th id="9296">9296</th><td>}</td></tr>
<tr><th id="9297">9297</th><td></td></tr>
<tr><th id="9298">9298</th><td></td></tr>
<tr><th id="9299">9299</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm16SITargetLowering17PerformDAGCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::SITargetLowering::PerformDAGCombine' data-ref="_ZNK4llvm16SITargetLowering17PerformDAGCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">PerformDAGCombine</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col8 decl" id="1778N" title='N' data-type='llvm::SDNode *' data-ref="1778N">N</dfn>,</td></tr>
<tr><th id="9300">9300</th><td>                                            <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col9 decl" id="1779DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="1779DCI">DCI</dfn>) <em>const</em> {</td></tr>
<tr><th id="9301">9301</th><td>  <b>if</b> (<a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase16getTargetMachineEv" title='llvm::TargetLoweringBase::getTargetMachine' data-ref="_ZNK4llvm18TargetLoweringBase16getTargetMachineEv">getTargetMachine</a>().<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine11getOptLevelEv" title='llvm::TargetMachine::getOptLevel' data-ref="_ZNK4llvm13TargetMachine11getOptLevelEv">getOptLevel</a>() == <span class="namespace">CodeGenOpt::</span><a class="enum" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeGenOpt::Level::None" title='llvm::CodeGenOpt::Level::None' data-ref="llvm::CodeGenOpt::Level::None">None</a>)</td></tr>
<tr><th id="9302">9302</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>);</td></tr>
<tr><th id="9303">9303</th><td>  <b>switch</b> (<a class="local col8 ref" href="#1778N" title='N' data-ref="1778N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="9304">9304</th><td>  <b>default</b>:</td></tr>
<tr><th id="9305">9305</th><td>    <b>return</b> <a class="type" href="AMDGPUISelLowering.h.html#llvm::AMDGPUTargetLowering" title='llvm::AMDGPUTargetLowering' data-ref="llvm::AMDGPUTargetLowering">AMDGPUTargetLowering</a>::<a class="virtual member" href="AMDGPUISelLowering.h.html#_ZNK4llvm20AMDGPUTargetLowering17PerformDAGCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::AMDGPUTargetLowering::PerformDAGCombine' data-ref="_ZNK4llvm20AMDGPUTargetLowering17PerformDAGCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">PerformDAGCombine</a>(<a class="local col8 ref" href="#1778N" title='N' data-ref="1778N">N</a>, <span class='refarg'><a class="local col9 ref" href="#1779DCI" title='DCI' data-ref="1779DCI">DCI</a></span>);</td></tr>
<tr><th id="9306">9306</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ADD" title='llvm::ISD::NodeType::ADD' data-ref="llvm::ISD::NodeType::ADD">ADD</a>:</td></tr>
<tr><th id="9307">9307</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm16SITargetLowering17performAddCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::SITargetLowering::performAddCombine' data-ref="_ZNK4llvm16SITargetLowering17performAddCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">performAddCombine</a>(<a class="local col8 ref" href="#1778N" title='N' data-ref="1778N">N</a>, <span class='refarg'><a class="local col9 ref" href="#1779DCI" title='DCI' data-ref="1779DCI">DCI</a></span>);</td></tr>
<tr><th id="9308">9308</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SUB" title='llvm::ISD::NodeType::SUB' data-ref="llvm::ISD::NodeType::SUB">SUB</a>:</td></tr>
<tr><th id="9309">9309</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm16SITargetLowering17performSubCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::SITargetLowering::performSubCombine' data-ref="_ZNK4llvm16SITargetLowering17performSubCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">performSubCombine</a>(<a class="local col8 ref" href="#1778N" title='N' data-ref="1778N">N</a>, <span class='refarg'><a class="local col9 ref" href="#1779DCI" title='DCI' data-ref="1779DCI">DCI</a></span>);</td></tr>
<tr><th id="9310">9310</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ADDCARRY" title='llvm::ISD::NodeType::ADDCARRY' data-ref="llvm::ISD::NodeType::ADDCARRY">ADDCARRY</a>:</td></tr>
<tr><th id="9311">9311</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SUBCARRY" title='llvm::ISD::NodeType::SUBCARRY' data-ref="llvm::ISD::NodeType::SUBCARRY">SUBCARRY</a>:</td></tr>
<tr><th id="9312">9312</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm16SITargetLowering30performAddCarrySubCarryCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::SITargetLowering::performAddCarrySubCarryCombine' data-ref="_ZNK4llvm16SITargetLowering30performAddCarrySubCarryCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">performAddCarrySubCarryCombine</a>(<a class="local col8 ref" href="#1778N" title='N' data-ref="1778N">N</a>, <span class='refarg'><a class="local col9 ref" href="#1779DCI" title='DCI' data-ref="1779DCI">DCI</a></span>);</td></tr>
<tr><th id="9313">9313</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FADD" title='llvm::ISD::NodeType::FADD' data-ref="llvm::ISD::NodeType::FADD">FADD</a>:</td></tr>
<tr><th id="9314">9314</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm16SITargetLowering18performFAddCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::SITargetLowering::performFAddCombine' data-ref="_ZNK4llvm16SITargetLowering18performFAddCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">performFAddCombine</a>(<a class="local col8 ref" href="#1778N" title='N' data-ref="1778N">N</a>, <span class='refarg'><a class="local col9 ref" href="#1779DCI" title='DCI' data-ref="1779DCI">DCI</a></span>);</td></tr>
<tr><th id="9315">9315</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FSUB" title='llvm::ISD::NodeType::FSUB' data-ref="llvm::ISD::NodeType::FSUB">FSUB</a>:</td></tr>
<tr><th id="9316">9316</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm16SITargetLowering18performFSubCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::SITargetLowering::performFSubCombine' data-ref="_ZNK4llvm16SITargetLowering18performFSubCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">performFSubCombine</a>(<a class="local col8 ref" href="#1778N" title='N' data-ref="1778N">N</a>, <span class='refarg'><a class="local col9 ref" href="#1779DCI" title='DCI' data-ref="1779DCI">DCI</a></span>);</td></tr>
<tr><th id="9317">9317</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SETCC" title='llvm::ISD::NodeType::SETCC' data-ref="llvm::ISD::NodeType::SETCC">SETCC</a>:</td></tr>
<tr><th id="9318">9318</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm16SITargetLowering19performSetCCCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::SITargetLowering::performSetCCCombine' data-ref="_ZNK4llvm16SITargetLowering19performSetCCCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">performSetCCCombine</a>(<a class="local col8 ref" href="#1778N" title='N' data-ref="1778N">N</a>, <span class='refarg'><a class="local col9 ref" href="#1779DCI" title='DCI' data-ref="1779DCI">DCI</a></span>);</td></tr>
<tr><th id="9319">9319</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMAXNUM" title='llvm::ISD::NodeType::FMAXNUM' data-ref="llvm::ISD::NodeType::FMAXNUM">FMAXNUM</a>:</td></tr>
<tr><th id="9320">9320</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMINNUM" title='llvm::ISD::NodeType::FMINNUM' data-ref="llvm::ISD::NodeType::FMINNUM">FMINNUM</a>:</td></tr>
<tr><th id="9321">9321</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMAXNUM_IEEE" title='llvm::ISD::NodeType::FMAXNUM_IEEE' data-ref="llvm::ISD::NodeType::FMAXNUM_IEEE">FMAXNUM_IEEE</a>:</td></tr>
<tr><th id="9322">9322</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMINNUM_IEEE" title='llvm::ISD::NodeType::FMINNUM_IEEE' data-ref="llvm::ISD::NodeType::FMINNUM_IEEE">FMINNUM_IEEE</a>:</td></tr>
<tr><th id="9323">9323</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SMAX" title='llvm::ISD::NodeType::SMAX' data-ref="llvm::ISD::NodeType::SMAX">SMAX</a>:</td></tr>
<tr><th id="9324">9324</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SMIN" title='llvm::ISD::NodeType::SMIN' data-ref="llvm::ISD::NodeType::SMIN">SMIN</a>:</td></tr>
<tr><th id="9325">9325</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::UMAX" title='llvm::ISD::NodeType::UMAX' data-ref="llvm::ISD::NodeType::UMAX">UMAX</a>:</td></tr>
<tr><th id="9326">9326</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::UMIN" title='llvm::ISD::NodeType::UMIN' data-ref="llvm::ISD::NodeType::UMIN">UMIN</a>:</td></tr>
<tr><th id="9327">9327</th><td>  <b>case</b> <span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::FMIN_LEGACY" title='llvm::AMDGPUISD::NodeType::FMIN_LEGACY' data-ref="llvm::AMDGPUISD::NodeType::FMIN_LEGACY">FMIN_LEGACY</a>:</td></tr>
<tr><th id="9328">9328</th><td>  <b>case</b> <span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::FMAX_LEGACY" title='llvm::AMDGPUISD::NodeType::FMAX_LEGACY' data-ref="llvm::AMDGPUISD::NodeType::FMAX_LEGACY">FMAX_LEGACY</a>:</td></tr>
<tr><th id="9329">9329</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm16SITargetLowering20performMinMaxCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::SITargetLowering::performMinMaxCombine' data-ref="_ZNK4llvm16SITargetLowering20performMinMaxCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">performMinMaxCombine</a>(<a class="local col8 ref" href="#1778N" title='N' data-ref="1778N">N</a>, <span class='refarg'><a class="local col9 ref" href="#1779DCI" title='DCI' data-ref="1779DCI">DCI</a></span>);</td></tr>
<tr><th id="9330">9330</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMA" title='llvm::ISD::NodeType::FMA' data-ref="llvm::ISD::NodeType::FMA">FMA</a>:</td></tr>
<tr><th id="9331">9331</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm16SITargetLowering17performFMACombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::SITargetLowering::performFMACombine' data-ref="_ZNK4llvm16SITargetLowering17performFMACombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">performFMACombine</a>(<a class="local col8 ref" href="#1778N" title='N' data-ref="1778N">N</a>, <span class='refarg'><a class="local col9 ref" href="#1779DCI" title='DCI' data-ref="1779DCI">DCI</a></span>);</td></tr>
<tr><th id="9332">9332</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::LOAD" title='llvm::ISD::NodeType::LOAD' data-ref="llvm::ISD::NodeType::LOAD">LOAD</a>: {</td></tr>
<tr><th id="9333">9333</th><td>    <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValuecvbEv" title='llvm::SDValue::operator bool' data-ref="_ZNK4llvm7SDValuecvbEv"></a><dfn class="local col0 decl" id="1780Widended" title='Widended' data-type='llvm::SDValue' data-ref="1780Widended"><a class="local col0 ref" href="#1780Widended" title='Widended' data-ref="1780Widended">Widended</a></dfn> = <a class="member" href="#_ZNK4llvm16SITargetLowering9widenLoadEPNS_10LoadSDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::SITargetLowering::widenLoad' data-ref="_ZNK4llvm16SITargetLowering9widenLoadEPNS_10LoadSDNodeERNS_14TargetLowering15DAGCombinerInfoE">widenLoad</a>(<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::LoadSDNode" title='llvm::LoadSDNode' data-ref="llvm::LoadSDNode">LoadSDNode</a>&gt;(<a class="local col8 ref" href="#1778N" title='N' data-ref="1778N">N</a>), <span class='refarg'><a class="local col9 ref" href="#1779DCI" title='DCI' data-ref="1779DCI">DCI</a></span>))</td></tr>
<tr><th id="9334">9334</th><td>      <b>return</b> <a class="local col0 ref" href="#1780Widended" title='Widended' data-ref="1780Widended">Widended</a>;</td></tr>
<tr><th id="9335">9335</th><td>    <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="9336">9336</th><td>  }</td></tr>
<tr><th id="9337">9337</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::STORE" title='llvm::ISD::NodeType::STORE' data-ref="llvm::ISD::NodeType::STORE">STORE</a>:</td></tr>
<tr><th id="9338">9338</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ATOMIC_LOAD" title='llvm::ISD::NodeType::ATOMIC_LOAD' data-ref="llvm::ISD::NodeType::ATOMIC_LOAD">ATOMIC_LOAD</a>:</td></tr>
<tr><th id="9339">9339</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ATOMIC_STORE" title='llvm::ISD::NodeType::ATOMIC_STORE' data-ref="llvm::ISD::NodeType::ATOMIC_STORE">ATOMIC_STORE</a>:</td></tr>
<tr><th id="9340">9340</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ATOMIC_CMP_SWAP" title='llvm::ISD::NodeType::ATOMIC_CMP_SWAP' data-ref="llvm::ISD::NodeType::ATOMIC_CMP_SWAP">ATOMIC_CMP_SWAP</a>:</td></tr>
<tr><th id="9341">9341</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ATOMIC_CMP_SWAP_WITH_SUCCESS" title='llvm::ISD::NodeType::ATOMIC_CMP_SWAP_WITH_SUCCESS' data-ref="llvm::ISD::NodeType::ATOMIC_CMP_SWAP_WITH_SUCCESS">ATOMIC_CMP_SWAP_WITH_SUCCESS</a>:</td></tr>
<tr><th id="9342">9342</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ATOMIC_SWAP" title='llvm::ISD::NodeType::ATOMIC_SWAP' data-ref="llvm::ISD::NodeType::ATOMIC_SWAP">ATOMIC_SWAP</a>:</td></tr>
<tr><th id="9343">9343</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ATOMIC_LOAD_ADD" title='llvm::ISD::NodeType::ATOMIC_LOAD_ADD' data-ref="llvm::ISD::NodeType::ATOMIC_LOAD_ADD">ATOMIC_LOAD_ADD</a>:</td></tr>
<tr><th id="9344">9344</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ATOMIC_LOAD_SUB" title='llvm::ISD::NodeType::ATOMIC_LOAD_SUB' data-ref="llvm::ISD::NodeType::ATOMIC_LOAD_SUB">ATOMIC_LOAD_SUB</a>:</td></tr>
<tr><th id="9345">9345</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ATOMIC_LOAD_AND" title='llvm::ISD::NodeType::ATOMIC_LOAD_AND' data-ref="llvm::ISD::NodeType::ATOMIC_LOAD_AND">ATOMIC_LOAD_AND</a>:</td></tr>
<tr><th id="9346">9346</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ATOMIC_LOAD_OR" title='llvm::ISD::NodeType::ATOMIC_LOAD_OR' data-ref="llvm::ISD::NodeType::ATOMIC_LOAD_OR">ATOMIC_LOAD_OR</a>:</td></tr>
<tr><th id="9347">9347</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ATOMIC_LOAD_XOR" title='llvm::ISD::NodeType::ATOMIC_LOAD_XOR' data-ref="llvm::ISD::NodeType::ATOMIC_LOAD_XOR">ATOMIC_LOAD_XOR</a>:</td></tr>
<tr><th id="9348">9348</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ATOMIC_LOAD_NAND" title='llvm::ISD::NodeType::ATOMIC_LOAD_NAND' data-ref="llvm::ISD::NodeType::ATOMIC_LOAD_NAND">ATOMIC_LOAD_NAND</a>:</td></tr>
<tr><th id="9349">9349</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ATOMIC_LOAD_MIN" title='llvm::ISD::NodeType::ATOMIC_LOAD_MIN' data-ref="llvm::ISD::NodeType::ATOMIC_LOAD_MIN">ATOMIC_LOAD_MIN</a>:</td></tr>
<tr><th id="9350">9350</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ATOMIC_LOAD_MAX" title='llvm::ISD::NodeType::ATOMIC_LOAD_MAX' data-ref="llvm::ISD::NodeType::ATOMIC_LOAD_MAX">ATOMIC_LOAD_MAX</a>:</td></tr>
<tr><th id="9351">9351</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ATOMIC_LOAD_UMIN" title='llvm::ISD::NodeType::ATOMIC_LOAD_UMIN' data-ref="llvm::ISD::NodeType::ATOMIC_LOAD_UMIN">ATOMIC_LOAD_UMIN</a>:</td></tr>
<tr><th id="9352">9352</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ATOMIC_LOAD_UMAX" title='llvm::ISD::NodeType::ATOMIC_LOAD_UMAX' data-ref="llvm::ISD::NodeType::ATOMIC_LOAD_UMAX">ATOMIC_LOAD_UMAX</a>:</td></tr>
<tr><th id="9353">9353</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ATOMIC_LOAD_FADD" title='llvm::ISD::NodeType::ATOMIC_LOAD_FADD' data-ref="llvm::ISD::NodeType::ATOMIC_LOAD_FADD">ATOMIC_LOAD_FADD</a>:</td></tr>
<tr><th id="9354">9354</th><td>  <b>case</b> <span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::ATOMIC_INC" title='llvm::AMDGPUISD::NodeType::ATOMIC_INC' data-ref="llvm::AMDGPUISD::NodeType::ATOMIC_INC">ATOMIC_INC</a>:</td></tr>
<tr><th id="9355">9355</th><td>  <b>case</b> <span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::ATOMIC_DEC" title='llvm::AMDGPUISD::NodeType::ATOMIC_DEC' data-ref="llvm::AMDGPUISD::NodeType::ATOMIC_DEC">ATOMIC_DEC</a>:</td></tr>
<tr><th id="9356">9356</th><td>  <b>case</b> <span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::ATOMIC_LOAD_FMIN" title='llvm::AMDGPUISD::NodeType::ATOMIC_LOAD_FMIN' data-ref="llvm::AMDGPUISD::NodeType::ATOMIC_LOAD_FMIN">ATOMIC_LOAD_FMIN</a>:</td></tr>
<tr><th id="9357">9357</th><td>  <b>case</b> <span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::ATOMIC_LOAD_FMAX" title='llvm::AMDGPUISD::NodeType::ATOMIC_LOAD_FMAX' data-ref="llvm::AMDGPUISD::NodeType::ATOMIC_LOAD_FMAX">ATOMIC_LOAD_FMAX</a>: <i>// TODO: Target mem intrinsics.</i></td></tr>
<tr><th id="9358">9358</th><td>    <b>if</b> (<a class="local col9 ref" href="#1779DCI" title='DCI' data-ref="1779DCI">DCI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm14TargetLowering15DAGCombinerInfo16isBeforeLegalizeEv" title='llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalize' data-ref="_ZNK4llvm14TargetLowering15DAGCombinerInfo16isBeforeLegalizeEv">isBeforeLegalize</a>())</td></tr>
<tr><th id="9359">9359</th><td>      <b>break</b>;</td></tr>
<tr><th id="9360">9360</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm16SITargetLowering23performMemSDNodeCombineEPNS_9MemSDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::SITargetLowering::performMemSDNodeCombine' data-ref="_ZNK4llvm16SITargetLowering23performMemSDNodeCombineEPNS_9MemSDNodeERNS_14TargetLowering15DAGCombinerInfoE">performMemSDNodeCombine</a>(<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MemSDNode" title='llvm::MemSDNode' data-ref="llvm::MemSDNode">MemSDNode</a>&gt;(<a class="local col8 ref" href="#1778N" title='N' data-ref="1778N">N</a>), <span class='refarg'><a class="local col9 ref" href="#1779DCI" title='DCI' data-ref="1779DCI">DCI</a></span>);</td></tr>
<tr><th id="9361">9361</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::AND" title='llvm::ISD::NodeType::AND' data-ref="llvm::ISD::NodeType::AND">AND</a>:</td></tr>
<tr><th id="9362">9362</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm16SITargetLowering17performAndCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::SITargetLowering::performAndCombine' data-ref="_ZNK4llvm16SITargetLowering17performAndCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">performAndCombine</a>(<a class="local col8 ref" href="#1778N" title='N' data-ref="1778N">N</a>, <span class='refarg'><a class="local col9 ref" href="#1779DCI" title='DCI' data-ref="1779DCI">DCI</a></span>);</td></tr>
<tr><th id="9363">9363</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::OR" title='llvm::ISD::NodeType::OR' data-ref="llvm::ISD::NodeType::OR">OR</a>:</td></tr>
<tr><th id="9364">9364</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm16SITargetLowering16performOrCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::SITargetLowering::performOrCombine' data-ref="_ZNK4llvm16SITargetLowering16performOrCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">performOrCombine</a>(<a class="local col8 ref" href="#1778N" title='N' data-ref="1778N">N</a>, <span class='refarg'><a class="local col9 ref" href="#1779DCI" title='DCI' data-ref="1779DCI">DCI</a></span>);</td></tr>
<tr><th id="9365">9365</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::XOR" title='llvm::ISD::NodeType::XOR' data-ref="llvm::ISD::NodeType::XOR">XOR</a>:</td></tr>
<tr><th id="9366">9366</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm16SITargetLowering17performXorCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::SITargetLowering::performXorCombine' data-ref="_ZNK4llvm16SITargetLowering17performXorCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">performXorCombine</a>(<a class="local col8 ref" href="#1778N" title='N' data-ref="1778N">N</a>, <span class='refarg'><a class="local col9 ref" href="#1779DCI" title='DCI' data-ref="1779DCI">DCI</a></span>);</td></tr>
<tr><th id="9367">9367</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ZERO_EXTEND" title='llvm::ISD::NodeType::ZERO_EXTEND' data-ref="llvm::ISD::NodeType::ZERO_EXTEND">ZERO_EXTEND</a>:</td></tr>
<tr><th id="9368">9368</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm16SITargetLowering24performZeroExtendCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::SITargetLowering::performZeroExtendCombine' data-ref="_ZNK4llvm16SITargetLowering24performZeroExtendCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">performZeroExtendCombine</a>(<a class="local col8 ref" href="#1778N" title='N' data-ref="1778N">N</a>, <span class='refarg'><a class="local col9 ref" href="#1779DCI" title='DCI' data-ref="1779DCI">DCI</a></span>);</td></tr>
<tr><th id="9369">9369</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SIGN_EXTEND_INREG" title='llvm::ISD::NodeType::SIGN_EXTEND_INREG' data-ref="llvm::ISD::NodeType::SIGN_EXTEND_INREG">SIGN_EXTEND_INREG</a>:</td></tr>
<tr><th id="9370">9370</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm16SITargetLowering29performSignExtendInRegCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::SITargetLowering::performSignExtendInRegCombine' data-ref="_ZNK4llvm16SITargetLowering29performSignExtendInRegCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">performSignExtendInRegCombine</a>(<a class="local col8 ref" href="#1778N" title='N' data-ref="1778N">N</a> , <span class='refarg'><a class="local col9 ref" href="#1779DCI" title='DCI' data-ref="1779DCI">DCI</a></span>);</td></tr>
<tr><th id="9371">9371</th><td>  <b>case</b> <span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::FP_CLASS" title='llvm::AMDGPUISD::NodeType::FP_CLASS' data-ref="llvm::AMDGPUISD::NodeType::FP_CLASS">FP_CLASS</a>:</td></tr>
<tr><th id="9372">9372</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm16SITargetLowering19performClassCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::SITargetLowering::performClassCombine' data-ref="_ZNK4llvm16SITargetLowering19performClassCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">performClassCombine</a>(<a class="local col8 ref" href="#1778N" title='N' data-ref="1778N">N</a>, <span class='refarg'><a class="local col9 ref" href="#1779DCI" title='DCI' data-ref="1779DCI">DCI</a></span>);</td></tr>
<tr><th id="9373">9373</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FCANONICALIZE" title='llvm::ISD::NodeType::FCANONICALIZE' data-ref="llvm::ISD::NodeType::FCANONICALIZE">FCANONICALIZE</a>:</td></tr>
<tr><th id="9374">9374</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm16SITargetLowering27performFCanonicalizeCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::SITargetLowering::performFCanonicalizeCombine' data-ref="_ZNK4llvm16SITargetLowering27performFCanonicalizeCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">performFCanonicalizeCombine</a>(<a class="local col8 ref" href="#1778N" title='N' data-ref="1778N">N</a>, <span class='refarg'><a class="local col9 ref" href="#1779DCI" title='DCI' data-ref="1779DCI">DCI</a></span>);</td></tr>
<tr><th id="9375">9375</th><td>  <b>case</b> <span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::RCP" title='llvm::AMDGPUISD::NodeType::RCP' data-ref="llvm::AMDGPUISD::NodeType::RCP">RCP</a>:</td></tr>
<tr><th id="9376">9376</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm16SITargetLowering17performRcpCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::SITargetLowering::performRcpCombine' data-ref="_ZNK4llvm16SITargetLowering17performRcpCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">performRcpCombine</a>(<a class="local col8 ref" href="#1778N" title='N' data-ref="1778N">N</a>, <span class='refarg'><a class="local col9 ref" href="#1779DCI" title='DCI' data-ref="1779DCI">DCI</a></span>);</td></tr>
<tr><th id="9377">9377</th><td>  <b>case</b> <span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::FRACT" title='llvm::AMDGPUISD::NodeType::FRACT' data-ref="llvm::AMDGPUISD::NodeType::FRACT">FRACT</a>:</td></tr>
<tr><th id="9378">9378</th><td>  <b>case</b> <span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::RSQ" title='llvm::AMDGPUISD::NodeType::RSQ' data-ref="llvm::AMDGPUISD::NodeType::RSQ">RSQ</a>:</td></tr>
<tr><th id="9379">9379</th><td>  <b>case</b> <span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::RCP_LEGACY" title='llvm::AMDGPUISD::NodeType::RCP_LEGACY' data-ref="llvm::AMDGPUISD::NodeType::RCP_LEGACY">RCP_LEGACY</a>:</td></tr>
<tr><th id="9380">9380</th><td>  <b>case</b> <span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::RSQ_LEGACY" title='llvm::AMDGPUISD::NodeType::RSQ_LEGACY' data-ref="llvm::AMDGPUISD::NodeType::RSQ_LEGACY">RSQ_LEGACY</a>:</td></tr>
<tr><th id="9381">9381</th><td>  <b>case</b> <span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::RCP_IFLAG" title='llvm::AMDGPUISD::NodeType::RCP_IFLAG' data-ref="llvm::AMDGPUISD::NodeType::RCP_IFLAG">RCP_IFLAG</a>:</td></tr>
<tr><th id="9382">9382</th><td>  <b>case</b> <span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::RSQ_CLAMP" title='llvm::AMDGPUISD::NodeType::RSQ_CLAMP' data-ref="llvm::AMDGPUISD::NodeType::RSQ_CLAMP">RSQ_CLAMP</a>:</td></tr>
<tr><th id="9383">9383</th><td>  <b>case</b> <span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::LDEXP" title='llvm::AMDGPUISD::NodeType::LDEXP' data-ref="llvm::AMDGPUISD::NodeType::LDEXP">LDEXP</a>: {</td></tr>
<tr><th id="9384">9384</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="1781Src" title='Src' data-type='llvm::SDValue' data-ref="1781Src">Src</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#1778N" title='N' data-ref="1778N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="9385">9385</th><td>    <b>if</b> (<a class="local col1 ref" href="#1781Src" title='Src' data-ref="1781Src">Src</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7isUndefEv" title='llvm::SDValue::isUndef' data-ref="_ZNK4llvm7SDValue7isUndefEv">isUndef</a>())</td></tr>
<tr><th id="9386">9386</th><td>      <b>return</b> <a class="local col1 ref" href="#1781Src" title='Src' data-ref="1781Src">Src</a>;</td></tr>
<tr><th id="9387">9387</th><td>    <b>break</b>;</td></tr>
<tr><th id="9388">9388</th><td>  }</td></tr>
<tr><th id="9389">9389</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SINT_TO_FP" title='llvm::ISD::NodeType::SINT_TO_FP' data-ref="llvm::ISD::NodeType::SINT_TO_FP">SINT_TO_FP</a>:</td></tr>
<tr><th id="9390">9390</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::UINT_TO_FP" title='llvm::ISD::NodeType::UINT_TO_FP' data-ref="llvm::ISD::NodeType::UINT_TO_FP">UINT_TO_FP</a>:</td></tr>
<tr><th id="9391">9391</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm16SITargetLowering26performUCharToFloatCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::SITargetLowering::performUCharToFloatCombine' data-ref="_ZNK4llvm16SITargetLowering26performUCharToFloatCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">performUCharToFloatCombine</a>(<a class="local col8 ref" href="#1778N" title='N' data-ref="1778N">N</a>, <span class='refarg'><a class="local col9 ref" href="#1779DCI" title='DCI' data-ref="1779DCI">DCI</a></span>);</td></tr>
<tr><th id="9392">9392</th><td>  <b>case</b> <span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::CVT_F32_UBYTE0" title='llvm::AMDGPUISD::NodeType::CVT_F32_UBYTE0' data-ref="llvm::AMDGPUISD::NodeType::CVT_F32_UBYTE0">CVT_F32_UBYTE0</a>:</td></tr>
<tr><th id="9393">9393</th><td>  <b>case</b> <span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::CVT_F32_UBYTE1" title='llvm::AMDGPUISD::NodeType::CVT_F32_UBYTE1' data-ref="llvm::AMDGPUISD::NodeType::CVT_F32_UBYTE1">CVT_F32_UBYTE1</a>:</td></tr>
<tr><th id="9394">9394</th><td>  <b>case</b> <span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::CVT_F32_UBYTE2" title='llvm::AMDGPUISD::NodeType::CVT_F32_UBYTE2' data-ref="llvm::AMDGPUISD::NodeType::CVT_F32_UBYTE2">CVT_F32_UBYTE2</a>:</td></tr>
<tr><th id="9395">9395</th><td>  <b>case</b> <span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::CVT_F32_UBYTE3" title='llvm::AMDGPUISD::NodeType::CVT_F32_UBYTE3' data-ref="llvm::AMDGPUISD::NodeType::CVT_F32_UBYTE3">CVT_F32_UBYTE3</a>:</td></tr>
<tr><th id="9396">9396</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm16SITargetLowering26performCvtF32UByteNCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::SITargetLowering::performCvtF32UByteNCombine' data-ref="_ZNK4llvm16SITargetLowering26performCvtF32UByteNCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">performCvtF32UByteNCombine</a>(<a class="local col8 ref" href="#1778N" title='N' data-ref="1778N">N</a>, <span class='refarg'><a class="local col9 ref" href="#1779DCI" title='DCI' data-ref="1779DCI">DCI</a></span>);</td></tr>
<tr><th id="9397">9397</th><td>  <b>case</b> <span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::FMED3" title='llvm::AMDGPUISD::NodeType::FMED3' data-ref="llvm::AMDGPUISD::NodeType::FMED3">FMED3</a>:</td></tr>
<tr><th id="9398">9398</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm16SITargetLowering19performFMed3CombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::SITargetLowering::performFMed3Combine' data-ref="_ZNK4llvm16SITargetLowering19performFMed3CombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">performFMed3Combine</a>(<a class="local col8 ref" href="#1778N" title='N' data-ref="1778N">N</a>, <span class='refarg'><a class="local col9 ref" href="#1779DCI" title='DCI' data-ref="1779DCI">DCI</a></span>);</td></tr>
<tr><th id="9399">9399</th><td>  <b>case</b> <span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::CVT_PKRTZ_F16_F32" title='llvm::AMDGPUISD::NodeType::CVT_PKRTZ_F16_F32' data-ref="llvm::AMDGPUISD::NodeType::CVT_PKRTZ_F16_F32">CVT_PKRTZ_F16_F32</a>:</td></tr>
<tr><th id="9400">9400</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm16SITargetLowering22performCvtPkRTZCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::SITargetLowering::performCvtPkRTZCombine' data-ref="_ZNK4llvm16SITargetLowering22performCvtPkRTZCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">performCvtPkRTZCombine</a>(<a class="local col8 ref" href="#1778N" title='N' data-ref="1778N">N</a>, <span class='refarg'><a class="local col9 ref" href="#1779DCI" title='DCI' data-ref="1779DCI">DCI</a></span>);</td></tr>
<tr><th id="9401">9401</th><td>  <b>case</b> <span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::CLAMP" title='llvm::AMDGPUISD::NodeType::CLAMP' data-ref="llvm::AMDGPUISD::NodeType::CLAMP">CLAMP</a>:</td></tr>
<tr><th id="9402">9402</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm16SITargetLowering19performClampCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::SITargetLowering::performClampCombine' data-ref="_ZNK4llvm16SITargetLowering19performClampCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">performClampCombine</a>(<a class="local col8 ref" href="#1778N" title='N' data-ref="1778N">N</a>, <span class='refarg'><a class="local col9 ref" href="#1779DCI" title='DCI' data-ref="1779DCI">DCI</a></span>);</td></tr>
<tr><th id="9403">9403</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SCALAR_TO_VECTOR" title='llvm::ISD::NodeType::SCALAR_TO_VECTOR' data-ref="llvm::ISD::NodeType::SCALAR_TO_VECTOR">SCALAR_TO_VECTOR</a>: {</td></tr>
<tr><th id="9404">9404</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col2 decl" id="1782DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="1782DAG">DAG</dfn> = <a class="local col9 ref" href="#1779DCI" title='DCI' data-ref="1779DCI">DCI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo::DAG" title='llvm::TargetLowering::DAGCombinerInfo::DAG' data-ref="llvm::TargetLowering::DAGCombinerInfo::DAG">DAG</a>;</td></tr>
<tr><th id="9405">9405</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col3 decl" id="1783VT" title='VT' data-type='llvm::EVT' data-ref="1783VT">VT</dfn> = <a class="local col8 ref" href="#1778N" title='N' data-ref="1778N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>);</td></tr>
<tr><th id="9406">9406</th><td></td></tr>
<tr><th id="9407">9407</th><td>    <i>// v2i16 (scalar_to_vector i16:x) -&gt; v2i16 (bitcast (any_extend i16:x))</i></td></tr>
<tr><th id="9408">9408</th><td>    <b>if</b> (<a class="local col3 ref" href="#1783VT" title='VT' data-ref="1783VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i16" title='llvm::MVT::SimpleValueType::v2i16' data-ref="llvm::MVT::SimpleValueType::v2i16">v2i16</a> || <a class="local col3 ref" href="#1783VT" title='VT' data-ref="1783VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f16" title='llvm::MVT::SimpleValueType::v2f16' data-ref="llvm::MVT::SimpleValueType::v2f16">v2f16</a>) {</td></tr>
<tr><th id="9409">9409</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col4 decl" id="1784SL" title='SL' data-type='llvm::SDLoc' data-ref="1784SL">SL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col8 ref" href="#1778N" title='N' data-ref="1778N">N</a>);</td></tr>
<tr><th id="9410">9410</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="1785Src" title='Src' data-type='llvm::SDValue' data-ref="1785Src">Src</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#1778N" title='N' data-ref="1778N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="9411">9411</th><td>      <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col6 decl" id="1786EltVT" title='EltVT' data-type='llvm::EVT' data-ref="1786EltVT">EltVT</dfn> = <a class="local col5 ref" href="#1785Src" title='Src' data-ref="1785Src">Src</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>();</td></tr>
<tr><th id="9412">9412</th><td>      <b>if</b> (<a class="local col6 ref" href="#1786EltVT" title='EltVT' data-ref="1786EltVT">EltVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f16" title='llvm::MVT::SimpleValueType::f16' data-ref="llvm::MVT::SimpleValueType::f16">f16</a>)</td></tr>
<tr><th id="9413">9413</th><td>        <a class="local col5 ref" href="#1785Src" title='Src' data-ref="1785Src">Src</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col2 ref" href="#1782DAG" title='DAG' data-ref="1782DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BITCAST" title='llvm::ISD::NodeType::BITCAST' data-ref="llvm::ISD::NodeType::BITCAST">BITCAST</a>, <a class="local col4 ref" href="#1784SL" title='SL' data-ref="1784SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#1785Src" title='Src' data-ref="1785Src">Src</a>);</td></tr>
<tr><th id="9414">9414</th><td></td></tr>
<tr><th id="9415">9415</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="1787Ext" title='Ext' data-type='llvm::SDValue' data-ref="1787Ext">Ext</dfn> = <a class="local col2 ref" href="#1782DAG" title='DAG' data-ref="1782DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ANY_EXTEND" title='llvm::ISD::NodeType::ANY_EXTEND' data-ref="llvm::ISD::NodeType::ANY_EXTEND">ANY_EXTEND</a>, <a class="local col4 ref" href="#1784SL" title='SL' data-ref="1784SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#1785Src" title='Src' data-ref="1785Src">Src</a>);</td></tr>
<tr><th id="9416">9416</th><td>      <b>return</b> <a class="local col2 ref" href="#1782DAG" title='DAG' data-ref="1782DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueENS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BITCAST" title='llvm::ISD::NodeType::BITCAST' data-ref="llvm::ISD::NodeType::BITCAST">BITCAST</a>, <a class="local col4 ref" href="#1784SL" title='SL' data-ref="1784SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col3 ref" href="#1783VT" title='VT' data-ref="1783VT">VT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#1787Ext" title='Ext' data-ref="1787Ext">Ext</a>);</td></tr>
<tr><th id="9417">9417</th><td>    }</td></tr>
<tr><th id="9418">9418</th><td></td></tr>
<tr><th id="9419">9419</th><td>    <b>break</b>;</td></tr>
<tr><th id="9420">9420</th><td>  }</td></tr>
<tr><th id="9421">9421</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::EXTRACT_VECTOR_ELT" title='llvm::ISD::NodeType::EXTRACT_VECTOR_ELT' data-ref="llvm::ISD::NodeType::EXTRACT_VECTOR_ELT">EXTRACT_VECTOR_ELT</a>:</td></tr>
<tr><th id="9422">9422</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm16SITargetLowering30performExtractVectorEltCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::SITargetLowering::performExtractVectorEltCombine' data-ref="_ZNK4llvm16SITargetLowering30performExtractVectorEltCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">performExtractVectorEltCombine</a>(<a class="local col8 ref" href="#1778N" title='N' data-ref="1778N">N</a>, <span class='refarg'><a class="local col9 ref" href="#1779DCI" title='DCI' data-ref="1779DCI">DCI</a></span>);</td></tr>
<tr><th id="9423">9423</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INSERT_VECTOR_ELT" title='llvm::ISD::NodeType::INSERT_VECTOR_ELT' data-ref="llvm::ISD::NodeType::INSERT_VECTOR_ELT">INSERT_VECTOR_ELT</a>:</td></tr>
<tr><th id="9424">9424</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm16SITargetLowering29performInsertVectorEltCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::SITargetLowering::performInsertVectorEltCombine' data-ref="_ZNK4llvm16SITargetLowering29performInsertVectorEltCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">performInsertVectorEltCombine</a>(<a class="local col8 ref" href="#1778N" title='N' data-ref="1778N">N</a>, <span class='refarg'><a class="local col9 ref" href="#1779DCI" title='DCI' data-ref="1779DCI">DCI</a></span>);</td></tr>
<tr><th id="9425">9425</th><td>  }</td></tr>
<tr><th id="9426">9426</th><td>  <b>return</b> <a class="type" href="AMDGPUISelLowering.h.html#llvm::AMDGPUTargetLowering" title='llvm::AMDGPUTargetLowering' data-ref="llvm::AMDGPUTargetLowering">AMDGPUTargetLowering</a>::<a class="virtual member" href="AMDGPUISelLowering.h.html#_ZNK4llvm20AMDGPUTargetLowering17PerformDAGCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::AMDGPUTargetLowering::PerformDAGCombine' data-ref="_ZNK4llvm20AMDGPUTargetLowering17PerformDAGCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">PerformDAGCombine</a>(<a class="local col8 ref" href="#1778N" title='N' data-ref="1778N">N</a>, <span class='refarg'><a class="local col9 ref" href="#1779DCI" title='DCI' data-ref="1779DCI">DCI</a></span>);</td></tr>
<tr><th id="9427">9427</th><td>}</td></tr>
<tr><th id="9428">9428</th><td></td></tr>
<tr><th id="9429">9429</th><td><i class="doc" data-doc="_ZL11SubIdx2Lanej">/// Helper function for adjustWritemask</i></td></tr>
<tr><th id="9430">9430</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL11SubIdx2Lanej" title='SubIdx2Lane' data-type='unsigned int SubIdx2Lane(unsigned int Idx)' data-ref="_ZL11SubIdx2Lanej">SubIdx2Lane</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="1788Idx" title='Idx' data-type='unsigned int' data-ref="1788Idx">Idx</dfn>) {</td></tr>
<tr><th id="9431">9431</th><td>  <b>switch</b> (<a class="local col8 ref" href="#1788Idx" title='Idx' data-ref="1788Idx">Idx</a>) {</td></tr>
<tr><th id="9432">9432</th><td>  <b>default</b>: <b>return</b> <var>0</var>;</td></tr>
<tr><th id="9433">9433</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;sub0&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0</span>: <b>return</b> <var>0</var>;</td></tr>
<tr><th id="9434">9434</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;sub1&apos; in namespace &apos;llvm::AMDGPU&apos;">sub1</span>: <b>return</b> <var>1</var>;</td></tr>
<tr><th id="9435">9435</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;sub2&apos; in namespace &apos;llvm::AMDGPU&apos;">sub2</span>: <b>return</b> <var>2</var>;</td></tr>
<tr><th id="9436">9436</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;sub3&apos; in namespace &apos;llvm::AMDGPU&apos;">sub3</span>: <b>return</b> <var>3</var>;</td></tr>
<tr><th id="9437">9437</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;sub4&apos; in namespace &apos;llvm::AMDGPU&apos;">sub4</span>: <b>return</b> <var>4</var>; <i>// Possible with TFE/LWE</i></td></tr>
<tr><th id="9438">9438</th><td>  }</td></tr>
<tr><th id="9439">9439</th><td>}</td></tr>
<tr><th id="9440">9440</th><td></td></tr>
<tr><th id="9441">9441</th><td><i class="doc">/// Adjust the writemask of MIMG instructions</i></td></tr>
<tr><th id="9442">9442</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm16SITargetLowering15adjustWritemaskERPNS_13MachineSDNodeERNS_12SelectionDAGE" title='llvm::SITargetLowering::adjustWritemask' data-ref="_ZNK4llvm16SITargetLowering15adjustWritemaskERPNS_13MachineSDNodeERNS_12SelectionDAGE">adjustWritemask</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MachineSDNode" title='llvm::MachineSDNode' data-ref="llvm::MachineSDNode">MachineSDNode</a> *&amp;<dfn class="local col9 decl" id="1789Node" title='Node' data-type='llvm::MachineSDNode *&amp;' data-ref="1789Node">Node</dfn>,</td></tr>
<tr><th id="9443">9443</th><td>                                          <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col0 decl" id="1790DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="1790DAG">DAG</dfn>) <em>const</em> {</td></tr>
<tr><th id="9444">9444</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="1791Opcode" title='Opcode' data-type='unsigned int' data-ref="1791Opcode">Opcode</dfn> = <a class="local col9 ref" href="#1789Node" title='Node' data-ref="1789Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16getMachineOpcodeEv" title='llvm::SDNode::getMachineOpcode' data-ref="_ZNK4llvm6SDNode16getMachineOpcodeEv">getMachineOpcode</a>();</td></tr>
<tr><th id="9445">9445</th><td></td></tr>
<tr><th id="9446">9446</th><td>  <i>// Subtract 1 because the vdata output is not a MachineSDNode operand.</i></td></tr>
<tr><th id="9447">9447</th><td>  <em>int</em> <dfn class="local col2 decl" id="1792D16Idx" title='D16Idx' data-type='int' data-ref="1792D16Idx">D16Idx</dfn> = AMDGPU::getNamedOperandIdx(Opcode, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::d16) - <var>1</var>;</td></tr>
<tr><th id="9448">9448</th><td>  <b>if</b> (<a class="local col2 ref" href="#1792D16Idx" title='D16Idx' data-ref="1792D16Idx">D16Idx</a> &gt;= <var>0</var> &amp;&amp; <a class="local col9 ref" href="#1789Node" title='Node' data-ref="1789Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode21getConstantOperandValEj" title='llvm::SDNode::getConstantOperandVal' data-ref="_ZNK4llvm6SDNode21getConstantOperandValEj">getConstantOperandVal</a>(<a class="local col2 ref" href="#1792D16Idx" title='D16Idx' data-ref="1792D16Idx">D16Idx</a>))</td></tr>
<tr><th id="9449">9449</th><td>    <b>return</b> <a class="local col9 ref" href="#1789Node" title='Node' data-ref="1789Node">Node</a>; <i>// not implemented for D16</i></td></tr>
<tr><th id="9450">9450</th><td></td></tr>
<tr><th id="9451">9451</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col3 decl" id="1793Users" title='Users' data-type='llvm::SDNode *[5]' data-ref="1793Users">Users</dfn>[<var>5</var>] = { <b>nullptr</b> };</td></tr>
<tr><th id="9452">9452</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="1794Lane" title='Lane' data-type='unsigned int' data-ref="1794Lane">Lane</dfn> = <var>0</var>;</td></tr>
<tr><th id="9453">9453</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="1795DmaskIdx" title='DmaskIdx' data-type='unsigned int' data-ref="1795DmaskIdx">DmaskIdx</dfn> = AMDGPU::getNamedOperandIdx(Opcode, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::dmask) - <var>1</var>;</td></tr>
<tr><th id="9454">9454</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="1796OldDmask" title='OldDmask' data-type='unsigned int' data-ref="1796OldDmask">OldDmask</dfn> = <a class="local col9 ref" href="#1789Node" title='Node' data-ref="1789Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode21getConstantOperandValEj" title='llvm::SDNode::getConstantOperandVal' data-ref="_ZNK4llvm6SDNode21getConstantOperandValEj">getConstantOperandVal</a>(<a class="local col5 ref" href="#1795DmaskIdx" title='DmaskIdx' data-ref="1795DmaskIdx">DmaskIdx</a>);</td></tr>
<tr><th id="9455">9455</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="1797NewDmask" title='NewDmask' data-type='unsigned int' data-ref="1797NewDmask">NewDmask</dfn> = <var>0</var>;</td></tr>
<tr><th id="9456">9456</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="1798TFEIdx" title='TFEIdx' data-type='unsigned int' data-ref="1798TFEIdx">TFEIdx</dfn> = AMDGPU::getNamedOperandIdx(Opcode, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::tfe) - <var>1</var>;</td></tr>
<tr><th id="9457">9457</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="1799LWEIdx" title='LWEIdx' data-type='unsigned int' data-ref="1799LWEIdx">LWEIdx</dfn> = AMDGPU::getNamedOperandIdx(Opcode, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::lwe) - <var>1</var>;</td></tr>
<tr><th id="9458">9458</th><td>  <em>bool</em> <dfn class="local col0 decl" id="1800UsesTFC" title='UsesTFC' data-type='bool' data-ref="1800UsesTFC">UsesTFC</dfn> = (<a class="local col9 ref" href="#1789Node" title='Node' data-ref="1789Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode21getConstantOperandValEj" title='llvm::SDNode::getConstantOperandVal' data-ref="_ZNK4llvm6SDNode21getConstantOperandValEj">getConstantOperandVal</a>(<a class="local col8 ref" href="#1798TFEIdx" title='TFEIdx' data-ref="1798TFEIdx">TFEIdx</a>) ||</td></tr>
<tr><th id="9459">9459</th><td>                  <a class="local col9 ref" href="#1789Node" title='Node' data-ref="1789Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode21getConstantOperandValEj" title='llvm::SDNode::getConstantOperandVal' data-ref="_ZNK4llvm6SDNode21getConstantOperandValEj">getConstantOperandVal</a>(<a class="local col9 ref" href="#1799LWEIdx" title='LWEIdx' data-ref="1799LWEIdx">LWEIdx</a>)) ? <var>1</var> : <var>0</var>;</td></tr>
<tr><th id="9460">9460</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="1801TFCLane" title='TFCLane' data-type='unsigned int' data-ref="1801TFCLane">TFCLane</dfn> = <var>0</var>;</td></tr>
<tr><th id="9461">9461</th><td>  <em>bool</em> <dfn class="local col2 decl" id="1802HasChain" title='HasChain' data-type='bool' data-ref="1802HasChain">HasChain</dfn> = <a class="local col9 ref" href="#1789Node" title='Node' data-ref="1789Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getNumValuesEv" title='llvm::SDNode::getNumValues' data-ref="_ZNK4llvm6SDNode12getNumValuesEv">getNumValues</a>() &gt; <var>1</var>;</td></tr>
<tr><th id="9462">9462</th><td></td></tr>
<tr><th id="9463">9463</th><td>  <b>if</b> (<a class="local col6 ref" href="#1796OldDmask" title='OldDmask' data-ref="1796OldDmask">OldDmask</a> == <var>0</var>) {</td></tr>
<tr><th id="9464">9464</th><td>    <i>// These are folded out, but on the chance it happens don't assert.</i></td></tr>
<tr><th id="9465">9465</th><td>    <b>return</b> <a class="local col9 ref" href="#1789Node" title='Node' data-ref="1789Node">Node</a>;</td></tr>
<tr><th id="9466">9466</th><td>  }</td></tr>
<tr><th id="9467">9467</th><td></td></tr>
<tr><th id="9468">9468</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="1803OldBitsSet" title='OldBitsSet' data-type='unsigned int' data-ref="1803OldBitsSet">OldBitsSet</dfn> = <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm15countPopulationET_" title='llvm::countPopulation' data-ref="_ZN4llvm15countPopulationET_">countPopulation</a>(<a class="local col6 ref" href="#1796OldDmask" title='OldDmask' data-ref="1796OldDmask">OldDmask</a>);</td></tr>
<tr><th id="9469">9469</th><td>  <i>// Work out which is the TFE/LWE lane if that is enabled.</i></td></tr>
<tr><th id="9470">9470</th><td>  <b>if</b> (<a class="local col0 ref" href="#1800UsesTFC" title='UsesTFC' data-ref="1800UsesTFC">UsesTFC</a>) {</td></tr>
<tr><th id="9471">9471</th><td>    <a class="local col1 ref" href="#1801TFCLane" title='TFCLane' data-ref="1801TFCLane">TFCLane</a> = <a class="local col3 ref" href="#1803OldBitsSet" title='OldBitsSet' data-ref="1803OldBitsSet">OldBitsSet</a>;</td></tr>
<tr><th id="9472">9472</th><td>  }</td></tr>
<tr><th id="9473">9473</th><td></td></tr>
<tr><th id="9474">9474</th><td>  <i>// Try to figure out the used register components</i></td></tr>
<tr><th id="9475">9475</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a>::<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode::use_iterator" title='llvm::SDNode::use_iterator' data-ref="llvm::SDNode::use_iterator">use_iterator</a> <dfn class="local col4 decl" id="1804I" title='I' data-type='SDNode::use_iterator' data-ref="1804I">I</dfn> = <a class="local col9 ref" href="#1789Node" title='Node' data-ref="1789Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9use_beginEv" title='llvm::SDNode::use_begin' data-ref="_ZNK4llvm6SDNode9use_beginEv">use_begin</a>(), <dfn class="local col5 decl" id="1805E" title='E' data-type='SDNode::use_iterator' data-ref="1805E">E</dfn> = <a class="local col9 ref" href="#1789Node" title='Node' data-ref="1789Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm6SDNode7use_endEv" title='llvm::SDNode::use_end' data-ref="_ZN4llvm6SDNode7use_endEv">use_end</a>();</td></tr>
<tr><th id="9476">9476</th><td>       <a class="local col4 ref" href="#1804I" title='I' data-ref="1804I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12use_iteratorneERKS1_" title='llvm::SDNode::use_iterator::operator!=' data-ref="_ZNK4llvm6SDNode12use_iteratorneERKS1_">!=</a> <a class="local col5 ref" href="#1805E" title='E' data-ref="1805E">E</a>; <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm6SDNode12use_iteratorppEv" title='llvm::SDNode::use_iterator::operator++' data-ref="_ZN4llvm6SDNode12use_iteratorppEv">++</a><a class="local col4 ref" href="#1804I" title='I' data-ref="1804I">I</a>) {</td></tr>
<tr><th id="9477">9477</th><td></td></tr>
<tr><th id="9478">9478</th><td>    <i>// Don't look at users of the chain.</i></td></tr>
<tr><th id="9479">9479</th><td>    <b>if</b> (<a class="local col4 ref" href="#1804I" title='I' data-ref="1804I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12use_iterator6getUseEv" title='llvm::SDNode::use_iterator::getUse' data-ref="_ZNK4llvm6SDNode12use_iterator6getUseEv">getUse</a>().<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm5SDUse8getResNoEv" title='llvm::SDUse::getResNo' data-ref="_ZNK4llvm5SDUse8getResNoEv">getResNo</a>() != <var>0</var>)</td></tr>
<tr><th id="9480">9480</th><td>      <b>continue</b>;</td></tr>
<tr><th id="9481">9481</th><td></td></tr>
<tr><th id="9482">9482</th><td>    <i>// Abort if we can't understand the usage</i></td></tr>
<tr><th id="9483">9483</th><td>    <b>if</b> (!<a class="local col4 ref" href="#1804I" title='I' data-ref="1804I">I</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12use_iteratorptEv" title='llvm::SDNode::use_iterator::operator-&gt;' data-ref="_ZNK4llvm6SDNode12use_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode15isMachineOpcodeEv" title='llvm::SDNode::isMachineOpcode' data-ref="_ZNK4llvm6SDNode15isMachineOpcodeEv">isMachineOpcode</a>() ||</td></tr>
<tr><th id="9484">9484</th><td>        <a class="local col4 ref" href="#1804I" title='I' data-ref="1804I">I</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12use_iteratorptEv" title='llvm::SDNode::use_iterator::operator-&gt;' data-ref="_ZNK4llvm6SDNode12use_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16getMachineOpcodeEv" title='llvm::SDNode::getMachineOpcode' data-ref="_ZNK4llvm6SDNode16getMachineOpcodeEv">getMachineOpcode</a>() != <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#46" title='llvm::TargetOpcode::EXTRACT_SUBREG' data-ref="llvm::TargetOpcode::EXTRACT_SUBREG">EXTRACT_SUBREG</a>)</td></tr>
<tr><th id="9485">9485</th><td>      <b>return</b> <a class="local col9 ref" href="#1789Node" title='Node' data-ref="1789Node">Node</a>;</td></tr>
<tr><th id="9486">9486</th><td></td></tr>
<tr><th id="9487">9487</th><td>    <i>// Lane means which subreg of %vgpra_vgprb_vgprc_vgprd is used.</i></td></tr>
<tr><th id="9488">9488</th><td><i>    // Note that subregs are packed, i.e. Lane==0 is the first bit set</i></td></tr>
<tr><th id="9489">9489</th><td><i>    // in OldDmask, so it can be any of X,Y,Z,W; Lane==1 is the second bit</i></td></tr>
<tr><th id="9490">9490</th><td><i>    // set, etc.</i></td></tr>
<tr><th id="9491">9491</th><td>    <a class="local col4 ref" href="#1794Lane" title='Lane' data-ref="1794Lane">Lane</a> = <a class="tu ref" href="#_ZL11SubIdx2Lanej" title='SubIdx2Lane' data-use='c' data-ref="_ZL11SubIdx2Lanej">SubIdx2Lane</a>(<a class="local col4 ref" href="#1804I" title='I' data-ref="1804I">I</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12use_iteratorptEv" title='llvm::SDNode::use_iterator::operator-&gt;' data-ref="_ZNK4llvm6SDNode12use_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode21getConstantOperandValEj" title='llvm::SDNode::getConstantOperandVal' data-ref="_ZNK4llvm6SDNode21getConstantOperandValEj">getConstantOperandVal</a>(<var>1</var>));</td></tr>
<tr><th id="9492">9492</th><td></td></tr>
<tr><th id="9493">9493</th><td>    <i>// Check if the use is for the TFE/LWE generated result at VGPRn+1.</i></td></tr>
<tr><th id="9494">9494</th><td>    <b>if</b> (<a class="local col0 ref" href="#1800UsesTFC" title='UsesTFC' data-ref="1800UsesTFC">UsesTFC</a> &amp;&amp; <a class="local col4 ref" href="#1794Lane" title='Lane' data-ref="1794Lane">Lane</a> == <a class="local col1 ref" href="#1801TFCLane" title='TFCLane' data-ref="1801TFCLane">TFCLane</a>) {</td></tr>
<tr><th id="9495">9495</th><td>      <a class="local col3 ref" href="#1793Users" title='Users' data-ref="1793Users">Users</a>[<a class="local col4 ref" href="#1794Lane" title='Lane' data-ref="1794Lane">Lane</a>] = <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12use_iteratordeEv" title='llvm::SDNode::use_iterator::operator*' data-ref="_ZNK4llvm6SDNode12use_iteratordeEv">*</a><a class="local col4 ref" href="#1804I" title='I' data-ref="1804I">I</a>;</td></tr>
<tr><th id="9496">9496</th><td>    } <b>else</b> {</td></tr>
<tr><th id="9497">9497</th><td>      <i>// Set which texture component corresponds to the lane.</i></td></tr>
<tr><th id="9498">9498</th><td>      <em>unsigned</em> <dfn class="local col6 decl" id="1806Comp" title='Comp' data-type='unsigned int' data-ref="1806Comp">Comp</dfn>;</td></tr>
<tr><th id="9499">9499</th><td>      <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="1807i" title='i' data-type='unsigned int' data-ref="1807i">i</dfn> = <var>0</var>, <dfn class="local col8 decl" id="1808Dmask" title='Dmask' data-type='unsigned int' data-ref="1808Dmask">Dmask</dfn> = <a class="local col6 ref" href="#1796OldDmask" title='OldDmask' data-ref="1796OldDmask">OldDmask</a>; (<a class="local col7 ref" href="#1807i" title='i' data-ref="1807i">i</a> &lt;= <a class="local col4 ref" href="#1794Lane" title='Lane' data-ref="1794Lane">Lane</a>) &amp;&amp; (<a class="local col8 ref" href="#1808Dmask" title='Dmask' data-ref="1808Dmask">Dmask</a> != <var>0</var>); <a class="local col7 ref" href="#1807i" title='i' data-ref="1807i">i</a>++) {</td></tr>
<tr><th id="9500">9500</th><td>        <a class="local col6 ref" href="#1806Comp" title='Comp' data-ref="1806Comp">Comp</a> = <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm18countTrailingZerosET_NS_12ZeroBehaviorE" title='llvm::countTrailingZeros' data-ref="_ZN4llvm18countTrailingZerosET_NS_12ZeroBehaviorE">countTrailingZeros</a>(<a class="local col8 ref" href="#1808Dmask" title='Dmask' data-ref="1808Dmask">Dmask</a>);</td></tr>
<tr><th id="9501">9501</th><td>        <a class="local col8 ref" href="#1808Dmask" title='Dmask' data-ref="1808Dmask">Dmask</a> &amp;= ~(<var>1</var> &lt;&lt; <a class="local col6 ref" href="#1806Comp" title='Comp' data-ref="1806Comp">Comp</a>);</td></tr>
<tr><th id="9502">9502</th><td>      }</td></tr>
<tr><th id="9503">9503</th><td></td></tr>
<tr><th id="9504">9504</th><td>      <i>// Abort if we have more than one user per component.</i></td></tr>
<tr><th id="9505">9505</th><td>      <b>if</b> (<a class="local col3 ref" href="#1793Users" title='Users' data-ref="1793Users">Users</a>[<a class="local col4 ref" href="#1794Lane" title='Lane' data-ref="1794Lane">Lane</a>])</td></tr>
<tr><th id="9506">9506</th><td>        <b>return</b> <a class="local col9 ref" href="#1789Node" title='Node' data-ref="1789Node">Node</a>;</td></tr>
<tr><th id="9507">9507</th><td></td></tr>
<tr><th id="9508">9508</th><td>      <a class="local col3 ref" href="#1793Users" title='Users' data-ref="1793Users">Users</a>[<a class="local col4 ref" href="#1794Lane" title='Lane' data-ref="1794Lane">Lane</a>] = <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12use_iteratordeEv" title='llvm::SDNode::use_iterator::operator*' data-ref="_ZNK4llvm6SDNode12use_iteratordeEv">*</a><a class="local col4 ref" href="#1804I" title='I' data-ref="1804I">I</a>;</td></tr>
<tr><th id="9509">9509</th><td>      <a class="local col7 ref" href="#1797NewDmask" title='NewDmask' data-ref="1797NewDmask">NewDmask</a> |= <var>1</var> &lt;&lt; <a class="local col6 ref" href="#1806Comp" title='Comp' data-ref="1806Comp">Comp</a>;</td></tr>
<tr><th id="9510">9510</th><td>    }</td></tr>
<tr><th id="9511">9511</th><td>  }</td></tr>
<tr><th id="9512">9512</th><td></td></tr>
<tr><th id="9513">9513</th><td>  <i>// Don't allow 0 dmask, as hardware assumes one channel enabled.</i></td></tr>
<tr><th id="9514">9514</th><td>  <em>bool</em> <dfn class="local col9 decl" id="1809NoChannels" title='NoChannels' data-type='bool' data-ref="1809NoChannels">NoChannels</dfn> = !<a class="local col7 ref" href="#1797NewDmask" title='NewDmask' data-ref="1797NewDmask">NewDmask</a>;</td></tr>
<tr><th id="9515">9515</th><td>  <b>if</b> (<a class="local col9 ref" href="#1809NoChannels" title='NoChannels' data-ref="1809NoChannels">NoChannels</a>) {</td></tr>
<tr><th id="9516">9516</th><td>    <b>if</b> (!<a class="local col0 ref" href="#1800UsesTFC" title='UsesTFC' data-ref="1800UsesTFC">UsesTFC</a>) {</td></tr>
<tr><th id="9517">9517</th><td>      <i>// No uses of the result and not using TFC. Then do nothing.</i></td></tr>
<tr><th id="9518">9518</th><td>      <b>return</b> <a class="local col9 ref" href="#1789Node" title='Node' data-ref="1789Node">Node</a>;</td></tr>
<tr><th id="9519">9519</th><td>    }</td></tr>
<tr><th id="9520">9520</th><td>    <i>// If the original dmask has one channel - then nothing to do</i></td></tr>
<tr><th id="9521">9521</th><td>    <b>if</b> (<a class="local col3 ref" href="#1803OldBitsSet" title='OldBitsSet' data-ref="1803OldBitsSet">OldBitsSet</a> == <var>1</var>)</td></tr>
<tr><th id="9522">9522</th><td>      <b>return</b> <a class="local col9 ref" href="#1789Node" title='Node' data-ref="1789Node">Node</a>;</td></tr>
<tr><th id="9523">9523</th><td>    <i>// Use an arbitrary dmask - required for the instruction to work</i></td></tr>
<tr><th id="9524">9524</th><td>    <a class="local col7 ref" href="#1797NewDmask" title='NewDmask' data-ref="1797NewDmask">NewDmask</a> = <var>1</var>;</td></tr>
<tr><th id="9525">9525</th><td>  }</td></tr>
<tr><th id="9526">9526</th><td>  <i>// Abort if there's no change</i></td></tr>
<tr><th id="9527">9527</th><td>  <b>if</b> (<a class="local col7 ref" href="#1797NewDmask" title='NewDmask' data-ref="1797NewDmask">NewDmask</a> == <a class="local col6 ref" href="#1796OldDmask" title='OldDmask' data-ref="1796OldDmask">OldDmask</a>)</td></tr>
<tr><th id="9528">9528</th><td>    <b>return</b> <a class="local col9 ref" href="#1789Node" title='Node' data-ref="1789Node">Node</a>;</td></tr>
<tr><th id="9529">9529</th><td></td></tr>
<tr><th id="9530">9530</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="1810BitsSet" title='BitsSet' data-type='unsigned int' data-ref="1810BitsSet">BitsSet</dfn> = <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm15countPopulationET_" title='llvm::countPopulation' data-ref="_ZN4llvm15countPopulationET_">countPopulation</a>(<a class="local col7 ref" href="#1797NewDmask" title='NewDmask' data-ref="1797NewDmask">NewDmask</a>);</td></tr>
<tr><th id="9531">9531</th><td></td></tr>
<tr><th id="9532">9532</th><td>  <i>// Check for TFE or LWE - increase the number of channels by one to account</i></td></tr>
<tr><th id="9533">9533</th><td><i>  // for the extra return value</i></td></tr>
<tr><th id="9534">9534</th><td><i>  // This will need adjustment for D16 if this is also included in</i></td></tr>
<tr><th id="9535">9535</th><td><i>  // adjustWriteMask (this function) but at present D16 are excluded.</i></td></tr>
<tr><th id="9536">9536</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="1811NewChannels" title='NewChannels' data-type='unsigned int' data-ref="1811NewChannels">NewChannels</dfn> = <a class="local col0 ref" href="#1810BitsSet" title='BitsSet' data-ref="1810BitsSet">BitsSet</a> + <a class="local col0 ref" href="#1800UsesTFC" title='UsesTFC' data-ref="1800UsesTFC">UsesTFC</a>;</td></tr>
<tr><th id="9537">9537</th><td></td></tr>
<tr><th id="9538">9538</th><td>  <em>int</em> <dfn class="local col2 decl" id="1812NewOpcode" title='NewOpcode' data-type='int' data-ref="1812NewOpcode">NewOpcode</dfn> =</td></tr>
<tr><th id="9539">9539</th><td>      <span class="namespace">AMDGPU::</span><a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU15getMaskedMIMGOpEjj" title='llvm::AMDGPU::getMaskedMIMGOp' data-ref="_ZN4llvm6AMDGPU15getMaskedMIMGOpEjj">getMaskedMIMGOp</a>(<a class="local col9 ref" href="#1789Node" title='Node' data-ref="1789Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16getMachineOpcodeEv" title='llvm::SDNode::getMachineOpcode' data-ref="_ZNK4llvm6SDNode16getMachineOpcodeEv">getMachineOpcode</a>(), <a class="local col1 ref" href="#1811NewChannels" title='NewChannels' data-ref="1811NewChannels">NewChannels</a>);</td></tr>
<tr><th id="9540">9540</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (NewOpcode != -1 &amp;&amp; NewOpcode != static_cast&lt;int&gt;(Node-&gt;getMachineOpcode()) &amp;&amp; &quot;failed to find equivalent MIMG op&quot;) ? void (0) : __assert_fail (&quot;NewOpcode != -1 &amp;&amp; NewOpcode != static_cast&lt;int&gt;(Node-&gt;getMachineOpcode()) &amp;&amp; \&quot;failed to find equivalent MIMG op\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIISelLowering.cpp&quot;, 9542, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#1812NewOpcode" title='NewOpcode' data-ref="1812NewOpcode">NewOpcode</a> != -<var>1</var> &amp;&amp;</td></tr>
<tr><th id="9541">9541</th><td>         <a class="local col2 ref" href="#1812NewOpcode" title='NewOpcode' data-ref="1812NewOpcode">NewOpcode</a> != <b>static_cast</b>&lt;<em>int</em>&gt;(<a class="local col9 ref" href="#1789Node" title='Node' data-ref="1789Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16getMachineOpcodeEv" title='llvm::SDNode::getMachineOpcode' data-ref="_ZNK4llvm6SDNode16getMachineOpcodeEv">getMachineOpcode</a>()) &amp;&amp;</td></tr>
<tr><th id="9542">9542</th><td>         <q>"failed to find equivalent MIMG op"</q>);</td></tr>
<tr><th id="9543">9543</th><td></td></tr>
<tr><th id="9544">9544</th><td>  <i>// Adjust the writemask in the node</i></td></tr>
<tr><th id="9545">9545</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>, <var>12</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col3 decl" id="1813Ops" title='Ops' data-type='SmallVector&lt;llvm::SDValue, 12&gt;' data-ref="1813Ops">Ops</dfn>;</td></tr>
<tr><th id="9546">9546</th><td>  <a class="local col3 ref" href="#1813Ops" title='Ops' data-ref="1813Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl6insertENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE8iteratorET_S5_" title='llvm::SmallVectorImpl::insert' data-ref="_ZN4llvm15SmallVectorImpl6insertENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE8iteratorET_S5_">insert</a>(<a class="local col3 ref" href="#1813Ops" title='Ops' data-ref="1813Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>(), <a class="local col9 ref" href="#1789Node" title='Node' data-ref="1789Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode8op_beginEv" title='llvm::SDNode::op_begin' data-ref="_ZNK4llvm6SDNode8op_beginEv">op_begin</a>(), <a class="local col9 ref" href="#1789Node" title='Node' data-ref="1789Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode8op_beginEv" title='llvm::SDNode::op_begin' data-ref="_ZNK4llvm6SDNode8op_beginEv">op_begin</a>() + <a class="local col5 ref" href="#1795DmaskIdx" title='DmaskIdx' data-ref="1795DmaskIdx">DmaskIdx</a>);</td></tr>
<tr><th id="9547">9547</th><td>  <a class="local col3 ref" href="#1813Ops" title='Ops' data-ref="1813Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col0 ref" href="#1790DAG" title='DAG' data-ref="1790DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col7 ref" href="#1797NewDmask" title='NewDmask' data-ref="1797NewDmask">NewDmask</a>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col9 ref" href="#1789Node" title='Node' data-ref="1789Node">Node</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>));</td></tr>
<tr><th id="9548">9548</th><td>  <a class="local col3 ref" href="#1813Ops" title='Ops' data-ref="1813Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl6insertENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE8iteratorET_S5_" title='llvm::SmallVectorImpl::insert' data-ref="_ZN4llvm15SmallVectorImpl6insertENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE8iteratorET_S5_">insert</a>(<a class="local col3 ref" href="#1813Ops" title='Ops' data-ref="1813Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>(), <a class="local col9 ref" href="#1789Node" title='Node' data-ref="1789Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode8op_beginEv" title='llvm::SDNode::op_begin' data-ref="_ZNK4llvm6SDNode8op_beginEv">op_begin</a>() + <a class="local col5 ref" href="#1795DmaskIdx" title='DmaskIdx' data-ref="1795DmaskIdx">DmaskIdx</a> + <var>1</var>, <a class="local col9 ref" href="#1789Node" title='Node' data-ref="1789Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode6op_endEv" title='llvm::SDNode::op_end' data-ref="_ZNK4llvm6SDNode6op_endEv">op_end</a>());</td></tr>
<tr><th id="9549">9549</th><td></td></tr>
<tr><th id="9550">9550</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col4 decl" id="1814SVT" title='SVT' data-type='llvm::MVT' data-ref="1814SVT">SVT</dfn> = <a class="local col9 ref" href="#1789Node" title='Node' data-ref="1789Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT20getVectorElementTypeEv" title='llvm::EVT::getVectorElementType' data-ref="_ZNK4llvm3EVT20getVectorElementTypeEv">getVectorElementType</a>().<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT11getSimpleVTEv" title='llvm::EVT::getSimpleVT' data-ref="_ZNK4llvm3EVT11getSimpleVTEv">getSimpleVT</a>();</td></tr>
<tr><th id="9551">9551</th><td></td></tr>
<tr><th id="9552">9552</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col5 decl" id="1815ResultVT" title='ResultVT' data-type='llvm::MVT' data-ref="1815ResultVT">ResultVT</dfn> = <a class="local col1 ref" href="#1811NewChannels" title='NewChannels' data-ref="1811NewChannels">NewChannels</a> == <var>1</var> ?</td></tr>
<tr><th id="9553">9553</th><td>    <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col4 ref" href="#1814SVT" title='SVT' data-ref="1814SVT">SVT</a> : <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVT11getVectorVTES0_j" title='llvm::MVT::getVectorVT' data-ref="_ZN4llvm3MVT11getVectorVTES0_j">getVectorVT</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col4 ref" href="#1814SVT" title='SVT' data-ref="1814SVT">SVT</a>, <a class="local col1 ref" href="#1811NewChannels" title='NewChannels' data-ref="1811NewChannels">NewChannels</a> == <var>3</var> ? <var>4</var> :</td></tr>
<tr><th id="9554">9554</th><td>                           <a class="local col1 ref" href="#1811NewChannels" title='NewChannels' data-ref="1811NewChannels">NewChannels</a> == <var>5</var> ? <var>8</var> : <a class="local col1 ref" href="#1811NewChannels" title='NewChannels' data-ref="1811NewChannels">NewChannels</a>);</td></tr>
<tr><th id="9555">9555</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDVTList" title='llvm::SDVTList' data-ref="llvm::SDVTList">SDVTList</a> <dfn class="local col6 decl" id="1816NewVTList" title='NewVTList' data-type='llvm::SDVTList' data-ref="1816NewVTList">NewVTList</dfn> = <a class="local col2 ref" href="#1802HasChain" title='HasChain' data-ref="1802HasChain">HasChain</a> ?</td></tr>
<tr><th id="9556">9556</th><td>    <a class="local col0 ref" href="#1790DAG" title='DAG' data-ref="1790DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG9getVTListENS_3EVTES1_" title='llvm::SelectionDAG::getVTList' data-ref="_ZN4llvm12SelectionDAG9getVTListENS_3EVTES1_">getVTList</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col5 ref" href="#1815ResultVT" title='ResultVT' data-ref="1815ResultVT">ResultVT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Other" title='llvm::MVT::SimpleValueType::Other' data-ref="llvm::MVT::SimpleValueType::Other">Other</a>) : <a class="local col0 ref" href="#1790DAG" title='DAG' data-ref="1790DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG9getVTListENS_3EVTE" title='llvm::SelectionDAG::getVTList' data-ref="_ZN4llvm12SelectionDAG9getVTListENS_3EVTE">getVTList</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col5 ref" href="#1815ResultVT" title='ResultVT' data-ref="1815ResultVT">ResultVT</a>);</td></tr>
<tr><th id="9557">9557</th><td></td></tr>
<tr><th id="9558">9558</th><td></td></tr>
<tr><th id="9559">9559</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MachineSDNode" title='llvm::MachineSDNode' data-ref="llvm::MachineSDNode">MachineSDNode</a> *<dfn class="local col7 decl" id="1817NewNode" title='NewNode' data-type='llvm::MachineSDNode *' data-ref="1817NewNode">NewNode</dfn> = <a class="local col0 ref" href="#1790DAG" title='DAG' data-ref="1790DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_8SDVTListENS_8ArrayRefINS_7SDValueEEE" title='llvm::SelectionDAG::getMachineNode' data-ref="_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_8SDVTListENS_8ArrayRefINS_7SDValueEEE">getMachineNode</a>(<a class="local col2 ref" href="#1812NewOpcode" title='NewOpcode' data-ref="1812NewOpcode">NewOpcode</a>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col9 ref" href="#1789Node" title='Node' data-ref="1789Node">Node</a>),</td></tr>
<tr><th id="9560">9560</th><td>                                              <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#77" title='llvm::SDVTList::SDVTList' data-ref="_ZN4llvm8SDVTListC1ERKS0_"></a><a class="local col6 ref" href="#1816NewVTList" title='NewVTList' data-ref="1816NewVTList">NewVTList</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col3 ref" href="#1813Ops" title='Ops' data-ref="1813Ops">Ops</a>);</td></tr>
<tr><th id="9561">9561</th><td></td></tr>
<tr><th id="9562">9562</th><td>  <b>if</b> (<a class="local col2 ref" href="#1802HasChain" title='HasChain' data-ref="1802HasChain">HasChain</a>) {</td></tr>
<tr><th id="9563">9563</th><td>    <i>// Update chain.</i></td></tr>
<tr><th id="9564">9564</th><td>    <a class="local col0 ref" href="#1790DAG" title='DAG' data-ref="1790DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14setNodeMemRefsEPNS_13MachineSDNodeENS_8ArrayRefIPNS_17MachineMemOperandEEE" title='llvm::SelectionDAG::setNodeMemRefs' data-ref="_ZN4llvm12SelectionDAG14setNodeMemRefsEPNS_13MachineSDNodeENS_8ArrayRefIPNS_17MachineMemOperandEEE">setNodeMemRefs</a>(<a class="local col7 ref" href="#1817NewNode" title='NewNode' data-ref="1817NewNode">NewNode</a>, <a class="local col9 ref" href="#1789Node" title='Node' data-ref="1789Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm13MachineSDNode11memoperandsEv" title='llvm::MachineSDNode::memoperands' data-ref="_ZNK4llvm13MachineSDNode11memoperandsEv">memoperands</a>());</td></tr>
<tr><th id="9565">9565</th><td>    <a class="local col0 ref" href="#1790DAG" title='DAG' data-ref="1790DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG25ReplaceAllUsesOfValueWithENS_7SDValueES1_" title='llvm::SelectionDAG::ReplaceAllUsesOfValueWith' data-ref="_ZN4llvm12SelectionDAG25ReplaceAllUsesOfValueWithENS_7SDValueES1_">ReplaceAllUsesOfValueWith</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col9 ref" href="#1789Node" title='Node' data-ref="1789Node">Node</a>, <var>1</var>), <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col7 ref" href="#1817NewNode" title='NewNode' data-ref="1817NewNode">NewNode</a>, <var>1</var>));</td></tr>
<tr><th id="9566">9566</th><td>  }</td></tr>
<tr><th id="9567">9567</th><td></td></tr>
<tr><th id="9568">9568</th><td>  <b>if</b> (<a class="local col1 ref" href="#1811NewChannels" title='NewChannels' data-ref="1811NewChannels">NewChannels</a> == <var>1</var>) {</td></tr>
<tr><th id="9569">9569</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Node-&gt;hasNUsesOfValue(1, 0)) ? void (0) : __assert_fail (&quot;Node-&gt;hasNUsesOfValue(1, 0)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIISelLowering.cpp&quot;, 9569, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#1789Node" title='Node' data-ref="1789Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode15hasNUsesOfValueEjj" title='llvm::SDNode::hasNUsesOfValue' data-ref="_ZNK4llvm6SDNode15hasNUsesOfValueEjj">hasNUsesOfValue</a>(<var>1</var>, <var>0</var>));</td></tr>
<tr><th id="9570">9570</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col8 decl" id="1818Copy" title='Copy' data-type='llvm::SDNode *' data-ref="1818Copy">Copy</dfn> = <a class="local col0 ref" href="#1790DAG" title='DAG' data-ref="1790DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueE" title='llvm::SelectionDAG::getMachineNode' data-ref="_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueE">getMachineNode</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>,</td></tr>
<tr><th id="9571">9571</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col9 ref" href="#1789Node" title='Node' data-ref="1789Node">Node</a>), <a class="local col3 ref" href="#1793Users" title='Users' data-ref="1793Users">Users</a>[<a class="local col4 ref" href="#1794Lane" title='Lane' data-ref="1794Lane">Lane</a>]-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>),</td></tr>
<tr><th id="9572">9572</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col7 ref" href="#1817NewNode" title='NewNode' data-ref="1817NewNode">NewNode</a>, <var>0</var>));</td></tr>
<tr><th id="9573">9573</th><td>    <a class="local col0 ref" href="#1790DAG" title='DAG' data-ref="1790DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG18ReplaceAllUsesWithEPNS_6SDNodeES2_" title='llvm::SelectionDAG::ReplaceAllUsesWith' data-ref="_ZN4llvm12SelectionDAG18ReplaceAllUsesWithEPNS_6SDNodeES2_">ReplaceAllUsesWith</a>(<a class="local col3 ref" href="#1793Users" title='Users' data-ref="1793Users">Users</a>[<a class="local col4 ref" href="#1794Lane" title='Lane' data-ref="1794Lane">Lane</a>], <a class="local col8 ref" href="#1818Copy" title='Copy' data-ref="1818Copy">Copy</a>);</td></tr>
<tr><th id="9574">9574</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="9575">9575</th><td>  }</td></tr>
<tr><th id="9576">9576</th><td></td></tr>
<tr><th id="9577">9577</th><td>  <i>// Update the users of the node with the new indices</i></td></tr>
<tr><th id="9578">9578</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="1819i" title='i' data-type='unsigned int' data-ref="1819i">i</dfn> = <var>0</var>, <dfn class="local col0 decl" id="1820Idx" title='Idx' data-type='unsigned int' data-ref="1820Idx">Idx</dfn> = AMDGPU::<span class='error' title="no member named &apos;sub0&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0</span>; <a class="local col9 ref" href="#1819i" title='i' data-ref="1819i">i</a> &lt; <var>5</var>; ++<a class="local col9 ref" href="#1819i" title='i' data-ref="1819i">i</a>) {</td></tr>
<tr><th id="9579">9579</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col1 decl" id="1821User" title='User' data-type='llvm::SDNode *' data-ref="1821User">User</dfn> = <a class="local col3 ref" href="#1793Users" title='Users' data-ref="1793Users">Users</a>[<a class="local col9 ref" href="#1819i" title='i' data-ref="1819i">i</a>];</td></tr>
<tr><th id="9580">9580</th><td>    <b>if</b> (!<a class="local col1 ref" href="#1821User" title='User' data-ref="1821User">User</a>) {</td></tr>
<tr><th id="9581">9581</th><td>      <i>// Handle the special case of NoChannels. We set NewDmask to 1 above, but</i></td></tr>
<tr><th id="9582">9582</th><td><i>      // Users[0] is still nullptr because channel 0 doesn't really have a use.</i></td></tr>
<tr><th id="9583">9583</th><td>      <b>if</b> (<a class="local col9 ref" href="#1819i" title='i' data-ref="1819i">i</a> || !<a class="local col9 ref" href="#1809NoChannels" title='NoChannels' data-ref="1809NoChannels">NoChannels</a>)</td></tr>
<tr><th id="9584">9584</th><td>        <b>continue</b>;</td></tr>
<tr><th id="9585">9585</th><td>    } <b>else</b> {</td></tr>
<tr><th id="9586">9586</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="1822Op" title='Op' data-type='llvm::SDValue' data-ref="1822Op">Op</dfn> = <a class="local col0 ref" href="#1790DAG" title='DAG' data-ref="1790DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col0 ref" href="#1820Idx" title='Idx' data-ref="1820Idx">Idx</a>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col1 ref" href="#1821User" title='User' data-ref="1821User">User</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="9587">9587</th><td>      <a class="local col0 ref" href="#1790DAG" title='DAG' data-ref="1790DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG18UpdateNodeOperandsEPNS_6SDNodeENS_7SDValueES3_" title='llvm::SelectionDAG::UpdateNodeOperands' data-ref="_ZN4llvm12SelectionDAG18UpdateNodeOperandsEPNS_6SDNodeENS_7SDValueES3_">UpdateNodeOperands</a>(<a class="local col1 ref" href="#1821User" title='User' data-ref="1821User">User</a>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col7 ref" href="#1817NewNode" title='NewNode' data-ref="1817NewNode">NewNode</a>, <var>0</var>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#1822Op" title='Op' data-ref="1822Op">Op</a>);</td></tr>
<tr><th id="9588">9588</th><td>    }</td></tr>
<tr><th id="9589">9589</th><td></td></tr>
<tr><th id="9590">9590</th><td>    <b>switch</b> (<a class="local col0 ref" href="#1820Idx" title='Idx' data-ref="1820Idx">Idx</a>) {</td></tr>
<tr><th id="9591">9591</th><td>    <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="9592">9592</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;sub0&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0</span>: Idx = AMDGPU::<span class='error' title="no member named &apos;sub1&apos; in namespace &apos;llvm::AMDGPU&apos;">sub1</span>; <b>break</b>;</td></tr>
<tr><th id="9593">9593</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;sub1&apos; in namespace &apos;llvm::AMDGPU&apos;">sub1</span>: Idx = AMDGPU::<span class='error' title="no member named &apos;sub2&apos; in namespace &apos;llvm::AMDGPU&apos;">sub2</span>; <b>break</b>;</td></tr>
<tr><th id="9594">9594</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;sub2&apos; in namespace &apos;llvm::AMDGPU&apos;">sub2</span>: Idx = AMDGPU::<span class='error' title="no member named &apos;sub3&apos; in namespace &apos;llvm::AMDGPU&apos;">sub3</span>; <b>break</b>;</td></tr>
<tr><th id="9595">9595</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;sub3&apos; in namespace &apos;llvm::AMDGPU&apos;">sub3</span>: Idx = AMDGPU::<span class='error' title="no member named &apos;sub4&apos; in namespace &apos;llvm::AMDGPU&apos;">sub4</span>; <b>break</b>;</td></tr>
<tr><th id="9596">9596</th><td>    }</td></tr>
<tr><th id="9597">9597</th><td>  }</td></tr>
<tr><th id="9598">9598</th><td></td></tr>
<tr><th id="9599">9599</th><td>  <a class="local col0 ref" href="#1790DAG" title='DAG' data-ref="1790DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14RemoveDeadNodeEPNS_6SDNodeE" title='llvm::SelectionDAG::RemoveDeadNode' data-ref="_ZN4llvm12SelectionDAG14RemoveDeadNodeEPNS_6SDNodeE">RemoveDeadNode</a>(<a class="local col9 ref" href="#1789Node" title='Node' data-ref="1789Node">Node</a>);</td></tr>
<tr><th id="9600">9600</th><td>  <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="9601">9601</th><td>}</td></tr>
<tr><th id="9602">9602</th><td></td></tr>
<tr><th id="9603">9603</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL14isFrameIndexOpN4llvm7SDValueE" title='isFrameIndexOp' data-type='bool isFrameIndexOp(llvm::SDValue Op)' data-ref="_ZL14isFrameIndexOpN4llvm7SDValueE">isFrameIndexOp</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="1823Op" title='Op' data-type='llvm::SDValue' data-ref="1823Op">Op</dfn>) {</td></tr>
<tr><th id="9604">9604</th><td>  <b>if</b> (<a class="local col3 ref" href="#1823Op" title='Op' data-ref="1823Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::AssertZext" title='llvm::ISD::NodeType::AssertZext' data-ref="llvm::ISD::NodeType::AssertZext">AssertZext</a>)</td></tr>
<tr><th id="9605">9605</th><td>    <a class="local col3 ref" href="#1823Op" title='Op' data-ref="1823Op">Op</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col3 ref" href="#1823Op" title='Op' data-ref="1823Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="9606">9606</th><td></td></tr>
<tr><th id="9607">9607</th><td>  <b>return</b> <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::FrameIndexSDNode" title='llvm::FrameIndexSDNode' data-ref="llvm::FrameIndexSDNode">FrameIndexSDNode</a>&gt;(<a class="local col3 ref" href="#1823Op" title='Op' data-ref="1823Op">Op</a>);</td></tr>
<tr><th id="9608">9608</th><td>}</td></tr>
<tr><th id="9609">9609</th><td></td></tr>
<tr><th id="9610">9610</th><td><i class="doc">/// Legalize target independent instructions (e.g. INSERT_SUBREG)</i></td></tr>
<tr><th id="9611">9611</th><td><i class="doc">/// with frame index operands.</i></td></tr>
<tr><th id="9612">9612</th><td><i class="doc">/// LLVM assumes that inputs are to these instructions are registers.</i></td></tr>
<tr><th id="9613">9613</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm16SITargetLowering29legalizeTargetIndependentNodeEPNS_6SDNodeERNS_12SelectionDAGE" title='llvm::SITargetLowering::legalizeTargetIndependentNode' data-ref="_ZNK4llvm16SITargetLowering29legalizeTargetIndependentNodeEPNS_6SDNodeERNS_12SelectionDAGE">legalizeTargetIndependentNode</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col4 decl" id="1824Node" title='Node' data-type='llvm::SDNode *' data-ref="1824Node">Node</dfn>,</td></tr>
<tr><th id="9614">9614</th><td>                                                        <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col5 decl" id="1825DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="1825DAG">DAG</dfn>) <em>const</em> {</td></tr>
<tr><th id="9615">9615</th><td>  <b>if</b> (<a class="local col4 ref" href="#1824Node" title='Node' data-ref="1824Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::CopyToReg" title='llvm::ISD::NodeType::CopyToReg' data-ref="llvm::ISD::NodeType::CopyToReg">CopyToReg</a>) {</td></tr>
<tr><th id="9616">9616</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::RegisterSDNode" title='llvm::RegisterSDNode' data-ref="llvm::RegisterSDNode">RegisterSDNode</a> *<dfn class="local col6 decl" id="1826DestReg" title='DestReg' data-type='llvm::RegisterSDNode *' data-ref="1826DestReg">DestReg</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERKT0_" title='llvm::cast' data-ref="_ZN4llvm4castERKT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::RegisterSDNode" title='llvm::RegisterSDNode' data-ref="llvm::RegisterSDNode">RegisterSDNode</a>&gt;(<a class="local col4 ref" href="#1824Node" title='Node' data-ref="1824Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="9617">9617</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="1827SrcVal" title='SrcVal' data-type='llvm::SDValue' data-ref="1827SrcVal">SrcVal</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#1824Node" title='Node' data-ref="1824Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="9618">9618</th><td></td></tr>
<tr><th id="9619">9619</th><td>    <i>// Insert a copy to a VReg_1 virtual register so LowerI1Copies doesn't have</i></td></tr>
<tr><th id="9620">9620</th><td><i>    // to try understanding copies to physical registers.</i></td></tr>
<tr><th id="9621">9621</th><td>    <b>if</b> (<a class="local col7 ref" href="#1827SrcVal" title='SrcVal' data-ref="1827SrcVal">SrcVal</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>() <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i1" title='llvm::MVT::SimpleValueType::i1' data-ref="llvm::MVT::SimpleValueType::i1">i1</a> &amp;&amp;</td></tr>
<tr><th id="9622">9622</th><td>        <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col6 ref" href="#1826DestReg" title='DestReg' data-ref="1826DestReg">DestReg</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14RegisterSDNode6getRegEv" title='llvm::RegisterSDNode::getReg' data-ref="_ZNK4llvm14RegisterSDNode6getRegEv">getReg</a>())) {</td></tr>
<tr><th id="9623">9623</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col8 decl" id="1828SL" title='SL' data-type='llvm::SDLoc' data-ref="1828SL">SL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col4 ref" href="#1824Node" title='Node' data-ref="1824Node">Node</a>);</td></tr>
<tr><th id="9624">9624</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col9 decl" id="1829MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1829MRI">MRI</dfn> = <a class="local col5 ref" href="#1825DAG" title='DAG' data-ref="1825DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG18getMachineFunctionEv" title='llvm::SelectionDAG::getMachineFunction' data-ref="_ZNK4llvm12SelectionDAG18getMachineFunctionEv">getMachineFunction</a>().<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="9625">9625</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="1830VReg" title='VReg' data-type='llvm::SDValue' data-ref="1830VReg">VReg</dfn> = DAG.getRegister(</td></tr>
<tr><th id="9626">9626</th><td>        MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;VReg_1RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VReg_1RegClass</span>), MVT::i1);</td></tr>
<tr><th id="9627">9627</th><td></td></tr>
<tr><th id="9628">9628</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col1 decl" id="1831Glued" title='Glued' data-type='llvm::SDNode *' data-ref="1831Glued">Glued</dfn> = <a class="local col4 ref" href="#1824Node" title='Node' data-ref="1824Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getGluedNodeEv" title='llvm::SDNode::getGluedNode' data-ref="_ZNK4llvm6SDNode12getGluedNodeEv">getGluedNode</a>();</td></tr>
<tr><th id="9629">9629</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="1832ToVReg" title='ToVReg' data-type='llvm::SDValue' data-ref="1832ToVReg">ToVReg</dfn></td></tr>
<tr><th id="9630">9630</th><td>        = <a class="local col5 ref" href="#1825DAG" title='DAG' data-ref="1825DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG12getCopyToRegENS_7SDValueERKNS_5SDLocES1_S1_S1_" title='llvm::SelectionDAG::getCopyToReg' data-ref="_ZN4llvm12SelectionDAG12getCopyToRegENS_7SDValueERKNS_5SDLocES1_S1_S1_">getCopyToReg</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#1824Node" title='Node' data-ref="1824Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>), <a class="local col8 ref" href="#1828SL" title='SL' data-ref="1828SL">SL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#1830VReg" title='VReg' data-ref="1830VReg">VReg</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#1827SrcVal" title='SrcVal' data-ref="1827SrcVal">SrcVal</a>,</td></tr>
<tr><th id="9631">9631</th><td>                         <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col1 ref" href="#1831Glued" title='Glued' data-ref="1831Glued">Glued</a>, <a class="local col1 ref" href="#1831Glued" title='Glued' data-ref="1831Glued">Glued</a> ? <a class="local col1 ref" href="#1831Glued" title='Glued' data-ref="1831Glued">Glued</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getNumValuesEv" title='llvm::SDNode::getNumValues' data-ref="_ZNK4llvm6SDNode12getNumValuesEv">getNumValues</a>() - <var>1</var> : <var>0</var>));</td></tr>
<tr><th id="9632">9632</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="1833ToResultReg" title='ToResultReg' data-type='llvm::SDValue' data-ref="1833ToResultReg">ToResultReg</dfn></td></tr>
<tr><th id="9633">9633</th><td>        = <a class="local col5 ref" href="#1825DAG" title='DAG' data-ref="1825DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG12getCopyToRegENS_7SDValueERKNS_5SDLocES1_S1_S1_" title='llvm::SelectionDAG::getCopyToReg' data-ref="_ZN4llvm12SelectionDAG12getCopyToRegENS_7SDValueERKNS_5SDLocES1_S1_S1_">getCopyToReg</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#1832ToVReg" title='ToVReg' data-ref="1832ToVReg">ToVReg</a>, <a class="local col8 ref" href="#1828SL" title='SL' data-ref="1828SL">SL</a>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col6 ref" href="#1826DestReg" title='DestReg' data-ref="1826DestReg">DestReg</a>, <var>0</var>),</td></tr>
<tr><th id="9634">9634</th><td>                           <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#1830VReg" title='VReg' data-ref="1830VReg">VReg</a>, <a class="local col2 ref" href="#1832ToVReg" title='ToVReg' data-ref="1832ToVReg">ToVReg</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue8getValueEj" title='llvm::SDValue::getValue' data-ref="_ZNK4llvm7SDValue8getValueEj">getValue</a>(<var>1</var>));</td></tr>
<tr><th id="9635">9635</th><td>      <a class="local col5 ref" href="#1825DAG" title='DAG' data-ref="1825DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG18ReplaceAllUsesWithEPNS_6SDNodeES2_" title='llvm::SelectionDAG::ReplaceAllUsesWith' data-ref="_ZN4llvm12SelectionDAG18ReplaceAllUsesWithEPNS_6SDNodeES2_">ReplaceAllUsesWith</a>(<a class="local col4 ref" href="#1824Node" title='Node' data-ref="1824Node">Node</a>, <a class="local col3 ref" href="#1833ToResultReg" title='ToResultReg' data-ref="1833ToResultReg">ToResultReg</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>());</td></tr>
<tr><th id="9636">9636</th><td>      <a class="local col5 ref" href="#1825DAG" title='DAG' data-ref="1825DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14RemoveDeadNodeEPNS_6SDNodeE" title='llvm::SelectionDAG::RemoveDeadNode' data-ref="_ZN4llvm12SelectionDAG14RemoveDeadNodeEPNS_6SDNodeE">RemoveDeadNode</a>(<a class="local col4 ref" href="#1824Node" title='Node' data-ref="1824Node">Node</a>);</td></tr>
<tr><th id="9637">9637</th><td>      <b>return</b> <a class="local col3 ref" href="#1833ToResultReg" title='ToResultReg' data-ref="1833ToResultReg">ToResultReg</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>();</td></tr>
<tr><th id="9638">9638</th><td>    }</td></tr>
<tr><th id="9639">9639</th><td>  }</td></tr>
<tr><th id="9640">9640</th><td></td></tr>
<tr><th id="9641">9641</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>, <var>8</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col4 decl" id="1834Ops" title='Ops' data-type='SmallVector&lt;llvm::SDValue, 8&gt;' data-ref="1834Ops">Ops</dfn>;</td></tr>
<tr><th id="9642">9642</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="1835i" title='i' data-type='unsigned int' data-ref="1835i">i</dfn> = <var>0</var>; <a class="local col5 ref" href="#1835i" title='i' data-ref="1835i">i</a> &lt; <a class="local col4 ref" href="#1824Node" title='Node' data-ref="1824Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode14getNumOperandsEv" title='llvm::SDNode::getNumOperands' data-ref="_ZNK4llvm6SDNode14getNumOperandsEv">getNumOperands</a>(); ++<a class="local col5 ref" href="#1835i" title='i' data-ref="1835i">i</a>) {</td></tr>
<tr><th id="9643">9643</th><td>    <b>if</b> (!<a class="tu ref" href="#_ZL14isFrameIndexOpN4llvm7SDValueE" title='isFrameIndexOp' data-use='c' data-ref="_ZL14isFrameIndexOpN4llvm7SDValueE">isFrameIndexOp</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#1824Node" title='Node' data-ref="1824Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#1835i" title='i' data-ref="1835i">i</a>))) {</td></tr>
<tr><th id="9644">9644</th><td>      <a class="local col4 ref" href="#1834Ops" title='Ops' data-ref="1834Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col4 ref" href="#1824Node" title='Node' data-ref="1824Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#1835i" title='i' data-ref="1835i">i</a>));</td></tr>
<tr><th id="9645">9645</th><td>      <b>continue</b>;</td></tr>
<tr><th id="9646">9646</th><td>    }</td></tr>
<tr><th id="9647">9647</th><td></td></tr>
<tr><th id="9648">9648</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col6 decl" id="1836DL" title='DL' data-type='llvm::SDLoc' data-ref="1836DL">DL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col4 ref" href="#1824Node" title='Node' data-ref="1824Node">Node</a>);</td></tr>
<tr><th id="9649">9649</th><td>    Ops.push_back(SDValue(DAG.getMachineNode(AMDGPU::<span class='error' title="no member named &apos;S_MOV_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_MOV_B32</span>, DL,</td></tr>
<tr><th id="9650">9650</th><td>                                     Node-&gt;getOperand(i).getValueType(),</td></tr>
<tr><th id="9651">9651</th><td>                                     Node-&gt;getOperand(i)), <var>0</var>));</td></tr>
<tr><th id="9652">9652</th><td>  }</td></tr>
<tr><th id="9653">9653</th><td></td></tr>
<tr><th id="9654">9654</th><td>  <b>return</b> <a class="local col5 ref" href="#1825DAG" title='DAG' data-ref="1825DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG18UpdateNodeOperandsEPNS_6SDNodeENS_8ArrayRefINS_7SDValueEEE" title='llvm::SelectionDAG::UpdateNodeOperands' data-ref="_ZN4llvm12SelectionDAG18UpdateNodeOperandsEPNS_6SDNodeENS_8ArrayRefINS_7SDValueEEE">UpdateNodeOperands</a>(<a class="local col4 ref" href="#1824Node" title='Node' data-ref="1824Node">Node</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col4 ref" href="#1834Ops" title='Ops' data-ref="1834Ops">Ops</a>);</td></tr>
<tr><th id="9655">9655</th><td>}</td></tr>
<tr><th id="9656">9656</th><td></td></tr>
<tr><th id="9657">9657</th><td><i class="doc">/// Fold the instructions after selecting them.</i></td></tr>
<tr><th id="9658">9658</th><td><i class="doc">/// Returns null if users were already updated.</i></td></tr>
<tr><th id="9659">9659</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm16SITargetLowering15PostISelFoldingEPNS_13MachineSDNodeERNS_12SelectionDAGE" title='llvm::SITargetLowering::PostISelFolding' data-ref="_ZNK4llvm16SITargetLowering15PostISelFoldingEPNS_13MachineSDNodeERNS_12SelectionDAGE">PostISelFolding</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MachineSDNode" title='llvm::MachineSDNode' data-ref="llvm::MachineSDNode">MachineSDNode</a> *<dfn class="local col7 decl" id="1837Node" title='Node' data-type='llvm::MachineSDNode *' data-ref="1837Node">Node</dfn>,</td></tr>
<tr><th id="9660">9660</th><td>                                          <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col8 decl" id="1838DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="1838DAG">DAG</dfn>) <em>const</em> {</td></tr>
<tr><th id="9661">9661</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col9 decl" id="1839TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="1839TII">TII</dfn> = <a class="member" href="#_ZNK4llvm16SITargetLowering12getSubtargetEv" title='llvm::SITargetLowering::getSubtarget' data-ref="_ZNK4llvm16SITargetLowering12getSubtargetEv">getSubtarget</a>()-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="9662">9662</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="1840Opcode" title='Opcode' data-type='unsigned int' data-ref="1840Opcode">Opcode</dfn> = <a class="local col7 ref" href="#1837Node" title='Node' data-ref="1837Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16getMachineOpcodeEv" title='llvm::SDNode::getMachineOpcode' data-ref="_ZNK4llvm6SDNode16getMachineOpcodeEv">getMachineOpcode</a>();</td></tr>
<tr><th id="9663">9663</th><td></td></tr>
<tr><th id="9664">9664</th><td>  <b>if</b> (TII-&gt;isMIMG(Opcode) &amp;&amp; !TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(Opcode).mayStore() &amp;&amp;</td></tr>
<tr><th id="9665">9665</th><td>      !TII-&gt;isGather4(Opcode)) {</td></tr>
<tr><th id="9666">9666</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm16SITargetLowering15adjustWritemaskERPNS_13MachineSDNodeERNS_12SelectionDAGE" title='llvm::SITargetLowering::adjustWritemask' data-ref="_ZNK4llvm16SITargetLowering15adjustWritemaskERPNS_13MachineSDNodeERNS_12SelectionDAGE">adjustWritemask</a>(<span class='refarg'><a class="local col7 ref" href="#1837Node" title='Node' data-ref="1837Node">Node</a></span>, <span class='refarg'><a class="local col8 ref" href="#1838DAG" title='DAG' data-ref="1838DAG">DAG</a></span>);</td></tr>
<tr><th id="9667">9667</th><td>  }</td></tr>
<tr><th id="9668">9668</th><td></td></tr>
<tr><th id="9669">9669</th><td>  <b>if</b> (Opcode == AMDGPU::<span class='error' title="no member named &apos;INSERT_SUBREG&apos; in namespace &apos;llvm::AMDGPU&apos;">INSERT_SUBREG</span> ||</td></tr>
<tr><th id="9670">9670</th><td>      Opcode == AMDGPU::<span class='error' title="no member named &apos;REG_SEQUENCE&apos; in namespace &apos;llvm::AMDGPU&apos;">REG_SEQUENCE</span>) {</td></tr>
<tr><th id="9671">9671</th><td>    <a class="member" href="#_ZNK4llvm16SITargetLowering29legalizeTargetIndependentNodeEPNS_6SDNodeERNS_12SelectionDAGE" title='llvm::SITargetLowering::legalizeTargetIndependentNode' data-ref="_ZNK4llvm16SITargetLowering29legalizeTargetIndependentNodeEPNS_6SDNodeERNS_12SelectionDAGE">legalizeTargetIndependentNode</a>(<a class="local col7 ref" href="#1837Node" title='Node' data-ref="1837Node">Node</a>, <span class='refarg'><a class="local col8 ref" href="#1838DAG" title='DAG' data-ref="1838DAG">DAG</a></span>);</td></tr>
<tr><th id="9672">9672</th><td>    <b>return</b> <a class="local col7 ref" href="#1837Node" title='Node' data-ref="1837Node">Node</a>;</td></tr>
<tr><th id="9673">9673</th><td>  }</td></tr>
<tr><th id="9674">9674</th><td></td></tr>
<tr><th id="9675">9675</th><td>  <b>switch</b> (<a class="local col0 ref" href="#1840Opcode" title='Opcode' data-ref="1840Opcode">Opcode</a>) {</td></tr>
<tr><th id="9676">9676</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_DIV_SCALE_F32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_DIV_SCALE_F32</span>:</td></tr>
<tr><th id="9677">9677</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_DIV_SCALE_F64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_DIV_SCALE_F64</span>: {</td></tr>
<tr><th id="9678">9678</th><td>    <i>// Satisfy the operand register constraint when one of the inputs is</i></td></tr>
<tr><th id="9679">9679</th><td><i>    // undefined. Ordinarily each undef value will have its own implicit_def of</i></td></tr>
<tr><th id="9680">9680</th><td><i>    // a vreg, so force these to use a single register.</i></td></tr>
<tr><th id="9681">9681</th><td>    SDValue Src0 = Node-&gt;getOperand(<var>0</var>);</td></tr>
<tr><th id="9682">9682</th><td>    SDValue Src1 = Node-&gt;getOperand(<var>1</var>);</td></tr>
<tr><th id="9683">9683</th><td>    SDValue Src2 = Node-&gt;getOperand(<var>2</var>);</td></tr>
<tr><th id="9684">9684</th><td></td></tr>
<tr><th id="9685">9685</th><td>    <b>if</b> ((Src0.isMachineOpcode() &amp;&amp;</td></tr>
<tr><th id="9686">9686</th><td>         Src0.getMachineOpcode() != AMDGPU::<span class='error' title="no member named &apos;IMPLICIT_DEF&apos; in namespace &apos;llvm::AMDGPU&apos;">IMPLICIT_DEF</span>) &amp;&amp;</td></tr>
<tr><th id="9687">9687</th><td>        (Src0 == Src1 || Src0 == Src2))</td></tr>
<tr><th id="9688">9688</th><td>      <b>break</b>;</td></tr>
<tr><th id="9689">9689</th><td></td></tr>
<tr><th id="9690">9690</th><td>    MVT VT = Src0.getValueType().getSimpleVT();</td></tr>
<tr><th id="9691">9691</th><td>    <em>const</em> TargetRegisterClass *RC =</td></tr>
<tr><th id="9692">9692</th><td>        getRegClassFor(VT, Src0.getNode()-&gt;isDivergent());</td></tr>
<tr><th id="9693">9693</th><td></td></tr>
<tr><th id="9694">9694</th><td>    MachineRegisterInfo &amp;MRI = DAG.getMachineFunction().getRegInfo();</td></tr>
<tr><th id="9695">9695</th><td>    SDValue UndefReg = DAG.getRegister(MRI.createVirtualRegister(RC), VT);</td></tr>
<tr><th id="9696">9696</th><td></td></tr>
<tr><th id="9697">9697</th><td>    SDValue ImpDef = DAG.getCopyToReg(DAG.getEntryNode(), SDLoc(Node),</td></tr>
<tr><th id="9698">9698</th><td>                                      UndefReg, Src0, SDValue());</td></tr>
<tr><th id="9699">9699</th><td></td></tr>
<tr><th id="9700">9700</th><td>    <i>// src0 must be the same register as src1 or src2, even if the value is</i></td></tr>
<tr><th id="9701">9701</th><td><i>    // undefined, so make sure we don't violate this constraint.</i></td></tr>
<tr><th id="9702">9702</th><td>    <b>if</b> (Src0.isMachineOpcode() &amp;&amp;</td></tr>
<tr><th id="9703">9703</th><td>        Src0.getMachineOpcode() == AMDGPU::<span class='error' title="no member named &apos;IMPLICIT_DEF&apos; in namespace &apos;llvm::AMDGPU&apos;">IMPLICIT_DEF</span>) {</td></tr>
<tr><th id="9704">9704</th><td>      <b>if</b> (Src1.isMachineOpcode() &amp;&amp;</td></tr>
<tr><th id="9705">9705</th><td>          Src1.getMachineOpcode() != AMDGPU::<span class='error' title="no member named &apos;IMPLICIT_DEF&apos; in namespace &apos;llvm::AMDGPU&apos;">IMPLICIT_DEF</span>)</td></tr>
<tr><th id="9706">9706</th><td>        Src0 = Src1;</td></tr>
<tr><th id="9707">9707</th><td>      <b>else</b> <b>if</b> (Src2.isMachineOpcode() &amp;&amp;</td></tr>
<tr><th id="9708">9708</th><td>               Src2.getMachineOpcode() != AMDGPU::<span class='error' title="no member named &apos;IMPLICIT_DEF&apos; in namespace &apos;llvm::AMDGPU&apos;">IMPLICIT_DEF</span>)</td></tr>
<tr><th id="9709">9709</th><td>        Src0 = Src2;</td></tr>
<tr><th id="9710">9710</th><td>      <b>else</b> {</td></tr>
<tr><th id="9711">9711</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Src1.getMachineOpcode() == AMDGPU::IMPLICIT_DEF) ? void (0) : __assert_fail (&quot;Src1.getMachineOpcode() == AMDGPU::IMPLICIT_DEF&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIISelLowering.cpp&quot;, 9711, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(Src1.getMachineOpcode() == AMDGPU::<span class='error' title="no member named &apos;IMPLICIT_DEF&apos; in namespace &apos;llvm::AMDGPU&apos;">IMPLICIT_DEF</span>);</td></tr>
<tr><th id="9712">9712</th><td>        Src0 = UndefReg;</td></tr>
<tr><th id="9713">9713</th><td>        Src1 = UndefReg;</td></tr>
<tr><th id="9714">9714</th><td>      }</td></tr>
<tr><th id="9715">9715</th><td>    } <b>else</b></td></tr>
<tr><th id="9716">9716</th><td>      <b>break</b>;</td></tr>
<tr><th id="9717">9717</th><td></td></tr>
<tr><th id="9718">9718</th><td>    SmallVector&lt;SDValue, <var>4</var>&gt; Ops = { Src0, Src1, Src2 };</td></tr>
<tr><th id="9719">9719</th><td>    <b>for</b> (<em>unsigned</em> I = <var>3</var>, N = Node-&gt;getNumOperands(); I != N; ++I)</td></tr>
<tr><th id="9720">9720</th><td>      Ops.push_back(Node-&gt;getOperand(I));</td></tr>
<tr><th id="9721">9721</th><td></td></tr>
<tr><th id="9722">9722</th><td>    Ops.push_back(ImpDef.getValue(<var>1</var>));</td></tr>
<tr><th id="9723">9723</th><td>    <b>return</b> DAG.getMachineNode(Opcode, SDLoc(Node), Node-&gt;getVTList(), Ops);</td></tr>
<tr><th id="9724">9724</th><td>  }</td></tr>
<tr><th id="9725">9725</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_PERMLANE16_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_PERMLANE16_B32</span>:</td></tr>
<tr><th id="9726">9726</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_PERMLANEX16_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_PERMLANEX16_B32</span>: {</td></tr>
<tr><th id="9727">9727</th><td>    ConstantSDNode *FI = cast&lt;ConstantSDNode&gt;(Node-&gt;getOperand(<var>0</var>));</td></tr>
<tr><th id="9728">9728</th><td>    ConstantSDNode *BC = cast&lt;ConstantSDNode&gt;(Node-&gt;getOperand(<var>2</var>));</td></tr>
<tr><th id="9729">9729</th><td>    <b>if</b> (!FI-&gt;getZExtValue() &amp;&amp; !BC-&gt;getZExtValue())</td></tr>
<tr><th id="9730">9730</th><td>      <b>break</b>;</td></tr>
<tr><th id="9731">9731</th><td>    SDValue VDstIn = Node-&gt;getOperand(<var>6</var>);</td></tr>
<tr><th id="9732">9732</th><td>    <b>if</b> (VDstIn.isMachineOpcode()</td></tr>
<tr><th id="9733">9733</th><td>        &amp;&amp; VDstIn.getMachineOpcode() == AMDGPU::<span class='error' title="no member named &apos;IMPLICIT_DEF&apos; in namespace &apos;llvm::AMDGPU&apos;">IMPLICIT_DEF</span>)</td></tr>
<tr><th id="9734">9734</th><td>      <b>break</b>;</td></tr>
<tr><th id="9735">9735</th><td>    MachineSDNode *ImpDef = DAG.getMachineNode(TargetOpcode::IMPLICIT_DEF,</td></tr>
<tr><th id="9736">9736</th><td>                                               SDLoc(Node), MVT::i32);</td></tr>
<tr><th id="9737">9737</th><td>    SmallVector&lt;SDValue, <var>8</var>&gt; Ops = { SDValue(FI, <var>0</var>), Node-&gt;getOperand(<var>1</var>),</td></tr>
<tr><th id="9738">9738</th><td>                                    SDValue(BC, <var>0</var>), Node-&gt;getOperand(<var>3</var>),</td></tr>
<tr><th id="9739">9739</th><td>                                    Node-&gt;getOperand(<var>4</var>), Node-&gt;getOperand(<var>5</var>),</td></tr>
<tr><th id="9740">9740</th><td>                                    SDValue(ImpDef, <var>0</var>), Node-&gt;getOperand(<var>7</var>) };</td></tr>
<tr><th id="9741">9741</th><td>    <b>return</b> DAG.getMachineNode(Opcode, SDLoc(Node), Node-&gt;getVTList(), Ops);</td></tr>
<tr><th id="9742">9742</th><td>  }</td></tr>
<tr><th id="9743">9743</th><td>  <b>default</b>:</td></tr>
<tr><th id="9744">9744</th><td>    <b>break</b>;</td></tr>
<tr><th id="9745">9745</th><td>  }</td></tr>
<tr><th id="9746">9746</th><td></td></tr>
<tr><th id="9747">9747</th><td>  <b>return</b> <a class="local col7 ref" href="#1837Node" title='Node' data-ref="1837Node">Node</a>;</td></tr>
<tr><th id="9748">9748</th><td>}</td></tr>
<tr><th id="9749">9749</th><td></td></tr>
<tr><th id="9750">9750</th><td><i class="doc">/// Assign the register class depending on the number of</i></td></tr>
<tr><th id="9751">9751</th><td><i class="doc">/// bits set in the writemask</i></td></tr>
<tr><th id="9752">9752</th><td><em>void</em> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm16SITargetLowering29AdjustInstrPostInstrSelectionERNS_12MachineInstrEPNS_6SDNodeE" title='llvm::SITargetLowering::AdjustInstrPostInstrSelection' data-ref="_ZNK4llvm16SITargetLowering29AdjustInstrPostInstrSelectionERNS_12MachineInstrEPNS_6SDNodeE">AdjustInstrPostInstrSelection</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="1841MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="1841MI">MI</dfn>,</td></tr>
<tr><th id="9753">9753</th><td>                                                     <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col2 decl" id="1842Node" title='Node' data-type='llvm::SDNode *' data-ref="1842Node">Node</dfn>) <em>const</em> {</td></tr>
<tr><th id="9754">9754</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col3 decl" id="1843TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="1843TII">TII</dfn> = <a class="member" href="#_ZNK4llvm16SITargetLowering12getSubtargetEv" title='llvm::SITargetLowering::getSubtarget' data-ref="_ZNK4llvm16SITargetLowering12getSubtargetEv">getSubtarget</a>()-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="9755">9755</th><td></td></tr>
<tr><th id="9756">9756</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="1844MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1844MRI">MRI</dfn> = <a class="local col1 ref" href="#1841MI" title='MI' data-ref="1841MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="9757">9757</th><td></td></tr>
<tr><th id="9758">9758</th><td>  <b>if</b> (<a class="local col3 ref" href="#1843TII" title='TII' data-ref="1843TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo6isVOP3Et" title='llvm::SIInstrInfo::isVOP3' data-ref="_ZNK4llvm11SIInstrInfo6isVOP3Et">isVOP3</a>(<a class="local col1 ref" href="#1841MI" title='MI' data-ref="1841MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>())) {</td></tr>
<tr><th id="9759">9759</th><td>    <i>// Make sure constant bus requirements are respected.</i></td></tr>
<tr><th id="9760">9760</th><td>    <a class="local col3 ref" href="#1843TII" title='TII' data-ref="1843TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo20legalizeOperandsVOP3ERNS_19MachineRegisterInfoERNS_12MachineInstrE" title='llvm::SIInstrInfo::legalizeOperandsVOP3' data-ref="_ZNK4llvm11SIInstrInfo20legalizeOperandsVOP3ERNS_19MachineRegisterInfoERNS_12MachineInstrE">legalizeOperandsVOP3</a>(<span class='refarg'><a class="local col4 ref" href="#1844MRI" title='MRI' data-ref="1844MRI">MRI</a></span>, <span class='refarg'><a class="local col1 ref" href="#1841MI" title='MI' data-ref="1841MI">MI</a></span>);</td></tr>
<tr><th id="9761">9761</th><td>    <b>return</b>;</td></tr>
<tr><th id="9762">9762</th><td>  }</td></tr>
<tr><th id="9763">9763</th><td></td></tr>
<tr><th id="9764">9764</th><td>  <i>// Replace unused atomics with the no return version.</i></td></tr>
<tr><th id="9765">9765</th><td>  <em>int</em> <dfn class="local col5 decl" id="1845NoRetAtomicOp" title='NoRetAtomicOp' data-type='int' data-ref="1845NoRetAtomicOp">NoRetAtomicOp</dfn> = <span class="namespace">AMDGPU::</span><a class="ref" href="SIInstrInfo.h.html#_ZN4llvm6AMDGPU16getAtomicNoRetOpEt" title='llvm::AMDGPU::getAtomicNoRetOp' data-ref="_ZN4llvm6AMDGPU16getAtomicNoRetOpEt">getAtomicNoRetOp</a>(<a class="local col1 ref" href="#1841MI" title='MI' data-ref="1841MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="9766">9766</th><td>  <b>if</b> (<a class="local col5 ref" href="#1845NoRetAtomicOp" title='NoRetAtomicOp' data-ref="1845NoRetAtomicOp">NoRetAtomicOp</a> != -<var>1</var>) {</td></tr>
<tr><th id="9767">9767</th><td>    <b>if</b> (!<a class="local col2 ref" href="#1842Node" title='Node' data-ref="1842Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16hasAnyUseOfValueEj" title='llvm::SDNode::hasAnyUseOfValue' data-ref="_ZNK4llvm6SDNode16hasAnyUseOfValueEj">hasAnyUseOfValue</a>(<var>0</var>)) {</td></tr>
<tr><th id="9768">9768</th><td>      MI.setDesc(TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(NoRetAtomicOp));</td></tr>
<tr><th id="9769">9769</th><td>      <a class="local col1 ref" href="#1841MI" title='MI' data-ref="1841MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<var>0</var>);</td></tr>
<tr><th id="9770">9770</th><td>      <b>return</b>;</td></tr>
<tr><th id="9771">9771</th><td>    }</td></tr>
<tr><th id="9772">9772</th><td></td></tr>
<tr><th id="9773">9773</th><td>    <i>// For mubuf_atomic_cmpswap, we need to have tablegen use an extract_subreg</i></td></tr>
<tr><th id="9774">9774</th><td><i>    // instruction, because the return type of these instructions is a vec2 of</i></td></tr>
<tr><th id="9775">9775</th><td><i>    // the memory type, so it can be tied to the input operand.</i></td></tr>
<tr><th id="9776">9776</th><td><i>    // This means these instructions always have a use, so we need to add a</i></td></tr>
<tr><th id="9777">9777</th><td><i>    // special case to check if the atomic has only one extract_subreg use,</i></td></tr>
<tr><th id="9778">9778</th><td><i>    // which itself has no uses.</i></td></tr>
<tr><th id="9779">9779</th><td>    <b>if</b> ((Node-&gt;hasNUsesOfValue(<var>1</var>, <var>0</var>) &amp;&amp;</td></tr>
<tr><th id="9780">9780</th><td>         Node-&gt;use_begin()-&gt;isMachineOpcode() &amp;&amp;</td></tr>
<tr><th id="9781">9781</th><td>         Node-&gt;use_begin()-&gt;getMachineOpcode() == AMDGPU::<span class='error' title="no member named &apos;EXTRACT_SUBREG&apos; in namespace &apos;llvm::AMDGPU&apos;">EXTRACT_SUBREG</span> &amp;&amp;</td></tr>
<tr><th id="9782">9782</th><td>         !Node-&gt;use_begin()-&gt;hasAnyUseOfValue(<var>0</var>))) {</td></tr>
<tr><th id="9783">9783</th><td>      <em>unsigned</em> <dfn class="local col6 decl" id="1846Def" title='Def' data-type='unsigned int' data-ref="1846Def">Def</dfn> = <a class="local col1 ref" href="#1841MI" title='MI' data-ref="1841MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="9784">9784</th><td></td></tr>
<tr><th id="9785">9785</th><td>      <i>// Change this into a noret atomic.</i></td></tr>
<tr><th id="9786">9786</th><td>      MI.setDesc(TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(NoRetAtomicOp));</td></tr>
<tr><th id="9787">9787</th><td>      <a class="local col1 ref" href="#1841MI" title='MI' data-ref="1841MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<var>0</var>);</td></tr>
<tr><th id="9788">9788</th><td></td></tr>
<tr><th id="9789">9789</th><td>      <i>// If we only remove the def operand from the atomic instruction, the</i></td></tr>
<tr><th id="9790">9790</th><td><i>      // extract_subreg will be left with a use of a vreg without a def.</i></td></tr>
<tr><th id="9791">9791</th><td><i>      // So we need to insert an implicit_def to avoid machine verifier</i></td></tr>
<tr><th id="9792">9792</th><td><i>      // errors.</i></td></tr>
<tr><th id="9793">9793</th><td>      BuildMI(*MI.getParent(), MI, MI.getDebugLoc(),</td></tr>
<tr><th id="9794">9794</th><td>              TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;IMPLICIT_DEF&apos; in namespace &apos;llvm::AMDGPU&apos;">IMPLICIT_DEF</span>), Def);</td></tr>
<tr><th id="9795">9795</th><td>    }</td></tr>
<tr><th id="9796">9796</th><td>    <b>return</b>;</td></tr>
<tr><th id="9797">9797</th><td>  }</td></tr>
<tr><th id="9798">9798</th><td>}</td></tr>
<tr><th id="9799">9799</th><td></td></tr>
<tr><th id="9800">9800</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="tu decl def" id="_ZL14buildSMovImm32RN4llvm12SelectionDAGERKNS_5SDLocEm" title='buildSMovImm32' data-type='llvm::SDValue buildSMovImm32(llvm::SelectionDAG &amp; DAG, const llvm::SDLoc &amp; DL, uint64_t Val)' data-ref="_ZL14buildSMovImm32RN4llvm12SelectionDAGERKNS_5SDLocEm">buildSMovImm32</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col7 decl" id="1847DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="1847DAG">DAG</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col8 decl" id="1848DL" title='DL' data-type='const llvm::SDLoc &amp;' data-ref="1848DL">DL</dfn>,</td></tr>
<tr><th id="9801">9801</th><td>                              <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col9 decl" id="1849Val" title='Val' data-type='uint64_t' data-ref="1849Val">Val</dfn>) {</td></tr>
<tr><th id="9802">9802</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="1850K" title='K' data-type='llvm::SDValue' data-ref="1850K">K</dfn> = <a class="local col7 ref" href="#1847DAG" title='DAG' data-ref="1847DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col9 ref" href="#1849Val" title='Val' data-ref="1849Val">Val</a>, <a class="local col8 ref" href="#1848DL" title='DL' data-ref="1848DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="9803">9803</th><td>  <b>return</b> SDValue(DAG.getMachineNode(AMDGPU::<span class='error' title="no member named &apos;S_MOV_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_MOV_B32</span>, DL, MVT::i32, K), <var>0</var>);</td></tr>
<tr><th id="9804">9804</th><td>}</td></tr>
<tr><th id="9805">9805</th><td></td></tr>
<tr><th id="9806">9806</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MachineSDNode" title='llvm::MachineSDNode' data-ref="llvm::MachineSDNode">MachineSDNode</a> *<a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm16SITargetLowering14wrapAddr64RsrcERNS_12SelectionDAGERKNS_5SDLocENS_7SDValueE" title='llvm::SITargetLowering::wrapAddr64Rsrc' data-ref="_ZNK4llvm16SITargetLowering14wrapAddr64RsrcERNS_12SelectionDAGERKNS_5SDLocENS_7SDValueE">wrapAddr64Rsrc</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col1 decl" id="1851DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="1851DAG">DAG</dfn>,</td></tr>
<tr><th id="9807">9807</th><td>                                                <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col2 decl" id="1852DL" title='DL' data-type='const llvm::SDLoc &amp;' data-ref="1852DL">DL</dfn>,</td></tr>
<tr><th id="9808">9808</th><td>                                                <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="1853Ptr" title='Ptr' data-type='llvm::SDValue' data-ref="1853Ptr">Ptr</dfn>) <em>const</em> {</td></tr>
<tr><th id="9809">9809</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col4 decl" id="1854TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="1854TII">TII</dfn> = <a class="member" href="#_ZNK4llvm16SITargetLowering12getSubtargetEv" title='llvm::SITargetLowering::getSubtarget' data-ref="_ZNK4llvm16SITargetLowering12getSubtargetEv">getSubtarget</a>()-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="9810">9810</th><td></td></tr>
<tr><th id="9811">9811</th><td>  <i>// Build the half of the subregister with the constants before building the</i></td></tr>
<tr><th id="9812">9812</th><td><i>  // full 128-bit register. If we are building multiple resource descriptors,</i></td></tr>
<tr><th id="9813">9813</th><td><i>  // this will allow CSEing of the 2-component register.</i></td></tr>
<tr><th id="9814">9814</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="1855Ops0" title='Ops0' data-type='const llvm::SDValue []' data-ref="1855Ops0">Ops0</dfn>[] = {</td></tr>
<tr><th id="9815">9815</th><td>    DAG.getTargetConstant(AMDGPU::<span class='error' title="no member named &apos;SGPR_64RegClassID&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR_64RegClassID</span>, DL, MVT::i32),</td></tr>
<tr><th id="9816">9816</th><td>    buildSMovImm32(DAG, DL, <var>0</var>),</td></tr>
<tr><th id="9817">9817</th><td>    DAG.getTargetConstant(AMDGPU::<span class='error' title="no member named &apos;sub0&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0</span>, DL, MVT::i32),</td></tr>
<tr><th id="9818">9818</th><td>    buildSMovImm32(DAG, DL, TII-&gt;getDefaultRsrcDataFormat() &gt;&gt; <var>32</var>),</td></tr>
<tr><th id="9819">9819</th><td>    DAG.getTargetConstant(AMDGPU::<span class='error' title="no member named &apos;sub1&apos; in namespace &apos;llvm::AMDGPU&apos;">sub1</span>, DL, MVT::i32)</td></tr>
<tr><th id="9820">9820</th><td>  };</td></tr>
<tr><th id="9821">9821</th><td></td></tr>
<tr><th id="9822">9822</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="1856SubRegHi" title='SubRegHi' data-type='llvm::SDValue' data-ref="1856SubRegHi">SubRegHi</dfn> = SDValue(DAG.getMachineNode(AMDGPU::<span class='error' title="no member named &apos;REG_SEQUENCE&apos; in namespace &apos;llvm::AMDGPU&apos;">REG_SEQUENCE</span>, DL,</td></tr>
<tr><th id="9823">9823</th><td>                                                MVT::v2i32, Ops0), <var>0</var>);</td></tr>
<tr><th id="9824">9824</th><td></td></tr>
<tr><th id="9825">9825</th><td>  <i>// Combine the constants and the pointer.</i></td></tr>
<tr><th id="9826">9826</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="1857Ops1" title='Ops1' data-type='const llvm::SDValue []' data-ref="1857Ops1">Ops1</dfn>[] = {</td></tr>
<tr><th id="9827">9827</th><td>    DAG.getTargetConstant(AMDGPU::<span class='error' title="no member named &apos;SReg_128RegClassID&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_128RegClassID</span>, DL, MVT::i32),</td></tr>
<tr><th id="9828">9828</th><td>    Ptr,</td></tr>
<tr><th id="9829">9829</th><td>    DAG.getTargetConstant(AMDGPU::<span class='error' title="no member named &apos;sub0_sub1&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0_sub1</span>, DL, MVT::i32),</td></tr>
<tr><th id="9830">9830</th><td>    SubRegHi,</td></tr>
<tr><th id="9831">9831</th><td>    DAG.getTargetConstant(AMDGPU::<span class='error' title="no member named &apos;sub2_sub3&apos; in namespace &apos;llvm::AMDGPU&apos;">sub2_sub3</span>, DL, MVT::i32)</td></tr>
<tr><th id="9832">9832</th><td>  };</td></tr>
<tr><th id="9833">9833</th><td></td></tr>
<tr><th id="9834">9834</th><td>  <b>return</b> DAG.getMachineNode(AMDGPU::<span class='error' title="no member named &apos;REG_SEQUENCE&apos; in namespace &apos;llvm::AMDGPU&apos;">REG_SEQUENCE</span>, DL, MVT::v4i32, Ops1);</td></tr>
<tr><th id="9835">9835</th><td>}</td></tr>
<tr><th id="9836">9836</th><td></td></tr>
<tr><th id="9837">9837</th><td><i class="doc">/// Return a resource descriptor with the 'Add TID' bit enabled</i></td></tr>
<tr><th id="9838">9838</th><td><i class="doc">///        The TID (Thread ID) is multiplied by the stride value (bits [61:48]</i></td></tr>
<tr><th id="9839">9839</th><td><i class="doc">///        of the resource descriptor) to create an offset, which is added to</i></td></tr>
<tr><th id="9840">9840</th><td><i class="doc">///        the resource pointer.</i></td></tr>
<tr><th id="9841">9841</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MachineSDNode" title='llvm::MachineSDNode' data-ref="llvm::MachineSDNode">MachineSDNode</a> *<a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm16SITargetLowering9buildRSRCERNS_12SelectionDAGERKNS_5SDLocENS_7SDValueEjm" title='llvm::SITargetLowering::buildRSRC' data-ref="_ZNK4llvm16SITargetLowering9buildRSRCERNS_12SelectionDAGERKNS_5SDLocENS_7SDValueEjm">buildRSRC</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col8 decl" id="1858DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="1858DAG">DAG</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col9 decl" id="1859DL" title='DL' data-type='const llvm::SDLoc &amp;' data-ref="1859DL">DL</dfn>,</td></tr>
<tr><th id="9842">9842</th><td>                                           <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="1860Ptr" title='Ptr' data-type='llvm::SDValue' data-ref="1860Ptr">Ptr</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col1 decl" id="1861RsrcDword1" title='RsrcDword1' data-type='uint32_t' data-ref="1861RsrcDword1">RsrcDword1</dfn>,</td></tr>
<tr><th id="9843">9843</th><td>                                           <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="1862RsrcDword2And3" title='RsrcDword2And3' data-type='uint64_t' data-ref="1862RsrcDword2And3">RsrcDword2And3</dfn>) <em>const</em> {</td></tr>
<tr><th id="9844">9844</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="1863PtrLo" title='PtrLo' data-type='llvm::SDValue' data-ref="1863PtrLo">PtrLo</dfn> = DAG.getTargetExtractSubreg(AMDGPU::<span class='error' title="no member named &apos;sub0&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0</span>, DL, MVT::i32, Ptr);</td></tr>
<tr><th id="9845">9845</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="1864PtrHi" title='PtrHi' data-type='llvm::SDValue' data-ref="1864PtrHi">PtrHi</dfn> = DAG.getTargetExtractSubreg(AMDGPU::<span class='error' title="no member named &apos;sub1&apos; in namespace &apos;llvm::AMDGPU&apos;">sub1</span>, DL, MVT::i32, Ptr);</td></tr>
<tr><th id="9846">9846</th><td>  <b>if</b> (<a class="local col1 ref" href="#1861RsrcDword1" title='RsrcDword1' data-ref="1861RsrcDword1">RsrcDword1</a>) {</td></tr>
<tr><th id="9847">9847</th><td>    PtrHi = SDValue(DAG.getMachineNode(AMDGPU::<span class='error' title="no member named &apos;S_OR_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_OR_B32</span>, DL, MVT::i32, PtrHi,</td></tr>
<tr><th id="9848">9848</th><td>                                     DAG.getConstant(RsrcDword1, DL, MVT::i32)),</td></tr>
<tr><th id="9849">9849</th><td>                    <var>0</var>);</td></tr>
<tr><th id="9850">9850</th><td>  }</td></tr>
<tr><th id="9851">9851</th><td></td></tr>
<tr><th id="9852">9852</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="1865DataLo" title='DataLo' data-type='llvm::SDValue' data-ref="1865DataLo">DataLo</dfn> = <a class="tu ref" href="#_ZL14buildSMovImm32RN4llvm12SelectionDAGERKNS_5SDLocEm" title='buildSMovImm32' data-use='c' data-ref="_ZL14buildSMovImm32RN4llvm12SelectionDAGERKNS_5SDLocEm">buildSMovImm32</a>(<span class='refarg'><a class="local col8 ref" href="#1858DAG" title='DAG' data-ref="1858DAG">DAG</a></span>, <a class="local col9 ref" href="#1859DL" title='DL' data-ref="1859DL">DL</a>,</td></tr>
<tr><th id="9853">9853</th><td>                                  <a class="local col2 ref" href="#1862RsrcDword2And3" title='RsrcDword2And3' data-ref="1862RsrcDword2And3">RsrcDword2And3</a> &amp; <a class="macro" href="../../../../../include/stdint.h.html#272" title="0xFFFFFFFFUL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0xFFFFFFFF</var>));</td></tr>
<tr><th id="9854">9854</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="1866DataHi" title='DataHi' data-type='llvm::SDValue' data-ref="1866DataHi">DataHi</dfn> = <a class="tu ref" href="#_ZL14buildSMovImm32RN4llvm12SelectionDAGERKNS_5SDLocEm" title='buildSMovImm32' data-use='c' data-ref="_ZL14buildSMovImm32RN4llvm12SelectionDAGERKNS_5SDLocEm">buildSMovImm32</a>(<span class='refarg'><a class="local col8 ref" href="#1858DAG" title='DAG' data-ref="1858DAG">DAG</a></span>, <a class="local col9 ref" href="#1859DL" title='DL' data-ref="1859DL">DL</a>, <a class="local col2 ref" href="#1862RsrcDword2And3" title='RsrcDword2And3' data-ref="1862RsrcDword2And3">RsrcDword2And3</a> &gt;&gt; <var>32</var>);</td></tr>
<tr><th id="9855">9855</th><td></td></tr>
<tr><th id="9856">9856</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="1867Ops" title='Ops' data-type='const llvm::SDValue []' data-ref="1867Ops">Ops</dfn>[] = {</td></tr>
<tr><th id="9857">9857</th><td>    DAG.getTargetConstant(AMDGPU::<span class='error' title="no member named &apos;SReg_128RegClassID&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_128RegClassID</span>, DL, MVT::i32),</td></tr>
<tr><th id="9858">9858</th><td>    PtrLo,</td></tr>
<tr><th id="9859">9859</th><td>    DAG.getTargetConstant(AMDGPU::<span class='error' title="no member named &apos;sub0&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0</span>, DL, MVT::i32),</td></tr>
<tr><th id="9860">9860</th><td>    PtrHi,</td></tr>
<tr><th id="9861">9861</th><td>    DAG.getTargetConstant(AMDGPU::<span class='error' title="no member named &apos;sub1&apos; in namespace &apos;llvm::AMDGPU&apos;">sub1</span>, DL, MVT::i32),</td></tr>
<tr><th id="9862">9862</th><td>    DataLo,</td></tr>
<tr><th id="9863">9863</th><td>    DAG.getTargetConstant(AMDGPU::<span class='error' title="no member named &apos;sub2&apos; in namespace &apos;llvm::AMDGPU&apos;">sub2</span>, DL, MVT::i32),</td></tr>
<tr><th id="9864">9864</th><td>    DataHi,</td></tr>
<tr><th id="9865">9865</th><td>    DAG.getTargetConstant(AMDGPU::<span class='error' title="no member named &apos;sub3&apos; in namespace &apos;llvm::AMDGPU&apos;">sub3</span>, DL, MVT::i32)</td></tr>
<tr><th id="9866">9866</th><td>  };</td></tr>
<tr><th id="9867">9867</th><td></td></tr>
<tr><th id="9868">9868</th><td>  <b>return</b> DAG.getMachineNode(AMDGPU::<span class='error' title="no member named &apos;REG_SEQUENCE&apos; in namespace &apos;llvm::AMDGPU&apos;">REG_SEQUENCE</span>, DL, MVT::v4i32, Ops);</td></tr>
<tr><th id="9869">9869</th><td>}</td></tr>
<tr><th id="9870">9870</th><td></td></tr>
<tr><th id="9871">9871</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="9872">9872</th><td><i>//                         SI Inline Assembly Support</i></td></tr>
<tr><th id="9873">9873</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="9874">9874</th><td></td></tr>
<tr><th id="9875">9875</th><td><span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *&gt;</td></tr>
<tr><th id="9876">9876</th><td><a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm16SITargetLowering28getRegForInlineAsmConstraintEPKNS_18TargetRegisterInfoENS_9StringRefENS_3MVTE" title='llvm::SITargetLowering::getRegForInlineAsmConstraint' data-ref="_ZNK4llvm16SITargetLowering28getRegForInlineAsmConstraintEPKNS_18TargetRegisterInfoENS_9StringRefENS_3MVTE">getRegForInlineAsmConstraint</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col8 decl" id="1868TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="1868TRI">TRI</dfn>,</td></tr>
<tr><th id="9877">9877</th><td>                                               <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col9 decl" id="1869Constraint" title='Constraint' data-type='llvm::StringRef' data-ref="1869Constraint">Constraint</dfn>,</td></tr>
<tr><th id="9878">9878</th><td>                                               <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col0 decl" id="1870VT" title='VT' data-type='llvm::MVT' data-ref="1870VT">VT</dfn>) <em>const</em> {</td></tr>
<tr><th id="9879">9879</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="1871RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="1871RC">RC</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="9880">9880</th><td>  <b>if</b> (<a class="local col9 ref" href="#1869Constraint" title='Constraint' data-ref="1869Constraint">Constraint</a>.<a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef4sizeEv" title='llvm::StringRef::size' data-ref="_ZNK4llvm9StringRef4sizeEv">size</a>() == <var>1</var>) {</td></tr>
<tr><th id="9881">9881</th><td>    <b>switch</b> (<a class="local col9 ref" href="#1869Constraint" title='Constraint' data-ref="1869Constraint">Constraint</a><a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRefixEm" title='llvm::StringRef::operator[]' data-ref="_ZNK4llvm9StringRefixEm">[<var>0</var>]</a>) {</td></tr>
<tr><th id="9882">9882</th><td>    <b>default</b>:</td></tr>
<tr><th id="9883">9883</th><td>      <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering">TargetLowering</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm14TargetLowering28getRegForInlineAsmConstraintEPKNS_18TargetRegisterInfoENS_9StringRefENS_3MVTE" title='llvm::TargetLowering::getRegForInlineAsmConstraint' data-ref="_ZNK4llvm14TargetLowering28getRegForInlineAsmConstraintEPKNS_18TargetRegisterInfoENS_9StringRefENS_3MVTE">getRegForInlineAsmConstraint</a>(<a class="local col8 ref" href="#1868TRI" title='TRI' data-ref="1868TRI">TRI</a>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col9 ref" href="#1869Constraint" title='Constraint' data-ref="1869Constraint">Constraint</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col0 ref" href="#1870VT" title='VT' data-ref="1870VT">VT</a>);</td></tr>
<tr><th id="9884">9884</th><td>    <b>case</b> <kbd>'s'</kbd>:</td></tr>
<tr><th id="9885">9885</th><td>    <b>case</b> <kbd>'r'</kbd>:</td></tr>
<tr><th id="9886">9886</th><td>      <b>switch</b> (<a class="local col0 ref" href="#1870VT" title='VT' data-ref="1870VT">VT</a>.<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT13getSizeInBitsEv" title='llvm::MVT::getSizeInBits' data-ref="_ZNK4llvm3MVT13getSizeInBitsEv">getSizeInBits</a>()) {</td></tr>
<tr><th id="9887">9887</th><td>      <b>default</b>:</td></tr>
<tr><th id="9888">9888</th><td>        <b>return</b> <a class="ref fake" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOSt4pairIT_T0_E" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairIT_T0_E"></a><span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<var>0U</var>, <b>nullptr</b>);</td></tr>
<tr><th id="9889">9889</th><td>      <b>case</b> <var>32</var>:</td></tr>
<tr><th id="9890">9890</th><td>      <b>case</b> <var>16</var>:</td></tr>
<tr><th id="9891">9891</th><td>        RC = &amp;AMDGPU::<span class='error' title="no member named &apos;SReg_32_XM0RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_32_XM0RegClass</span>;</td></tr>
<tr><th id="9892">9892</th><td>        <b>break</b>;</td></tr>
<tr><th id="9893">9893</th><td>      <b>case</b> <var>64</var>:</td></tr>
<tr><th id="9894">9894</th><td>        RC = &amp;AMDGPU::<span class='error' title="no member named &apos;SGPR_64RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR_64RegClass</span>;</td></tr>
<tr><th id="9895">9895</th><td>        <b>break</b>;</td></tr>
<tr><th id="9896">9896</th><td>      <b>case</b> <var>96</var>:</td></tr>
<tr><th id="9897">9897</th><td>        RC = &amp;AMDGPU::<span class='error' title="no member named &apos;SReg_96RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_96RegClass</span>;</td></tr>
<tr><th id="9898">9898</th><td>        <b>break</b>;</td></tr>
<tr><th id="9899">9899</th><td>      <b>case</b> <var>128</var>:</td></tr>
<tr><th id="9900">9900</th><td>        RC = &amp;AMDGPU::<span class='error' title="no member named &apos;SReg_128RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_128RegClass</span>;</td></tr>
<tr><th id="9901">9901</th><td>        <b>break</b>;</td></tr>
<tr><th id="9902">9902</th><td>      <b>case</b> <var>160</var>:</td></tr>
<tr><th id="9903">9903</th><td>        RC = &amp;AMDGPU::<span class='error' title="no member named &apos;SReg_160RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_160RegClass</span>;</td></tr>
<tr><th id="9904">9904</th><td>        <b>break</b>;</td></tr>
<tr><th id="9905">9905</th><td>      <b>case</b> <var>256</var>:</td></tr>
<tr><th id="9906">9906</th><td>        RC = &amp;AMDGPU::<span class='error' title="no member named &apos;SReg_256RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_256RegClass</span>;</td></tr>
<tr><th id="9907">9907</th><td>        <b>break</b>;</td></tr>
<tr><th id="9908">9908</th><td>      <b>case</b> <var>512</var>:</td></tr>
<tr><th id="9909">9909</th><td>        RC = &amp;AMDGPU::<span class='error' title="no member named &apos;SReg_512RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_512RegClass</span>;</td></tr>
<tr><th id="9910">9910</th><td>        <b>break</b>;</td></tr>
<tr><th id="9911">9911</th><td>      }</td></tr>
<tr><th id="9912">9912</th><td>      <b>break</b>;</td></tr>
<tr><th id="9913">9913</th><td>    <b>case</b> <kbd>'v'</kbd>:</td></tr>
<tr><th id="9914">9914</th><td>      <b>switch</b> (<a class="local col0 ref" href="#1870VT" title='VT' data-ref="1870VT">VT</a>.<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT13getSizeInBitsEv" title='llvm::MVT::getSizeInBits' data-ref="_ZNK4llvm3MVT13getSizeInBitsEv">getSizeInBits</a>()) {</td></tr>
<tr><th id="9915">9915</th><td>      <b>default</b>:</td></tr>
<tr><th id="9916">9916</th><td>        <b>return</b> <a class="ref fake" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOSt4pairIT_T0_E" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairIT_T0_E"></a><span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<var>0U</var>, <b>nullptr</b>);</td></tr>
<tr><th id="9917">9917</th><td>      <b>case</b> <var>32</var>:</td></tr>
<tr><th id="9918">9918</th><td>      <b>case</b> <var>16</var>:</td></tr>
<tr><th id="9919">9919</th><td>        RC = &amp;AMDGPU::<span class='error' title="no member named &apos;VGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR_32RegClass</span>;</td></tr>
<tr><th id="9920">9920</th><td>        <b>break</b>;</td></tr>
<tr><th id="9921">9921</th><td>      <b>case</b> <var>64</var>:</td></tr>
<tr><th id="9922">9922</th><td>        RC = &amp;AMDGPU::<span class='error' title="no member named &apos;VReg_64RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VReg_64RegClass</span>;</td></tr>
<tr><th id="9923">9923</th><td>        <b>break</b>;</td></tr>
<tr><th id="9924">9924</th><td>      <b>case</b> <var>96</var>:</td></tr>
<tr><th id="9925">9925</th><td>        RC = &amp;AMDGPU::<span class='error' title="no member named &apos;VReg_96RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VReg_96RegClass</span>;</td></tr>
<tr><th id="9926">9926</th><td>        <b>break</b>;</td></tr>
<tr><th id="9927">9927</th><td>      <b>case</b> <var>128</var>:</td></tr>
<tr><th id="9928">9928</th><td>        RC = &amp;AMDGPU::<span class='error' title="no member named &apos;VReg_128RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VReg_128RegClass</span>;</td></tr>
<tr><th id="9929">9929</th><td>        <b>break</b>;</td></tr>
<tr><th id="9930">9930</th><td>      <b>case</b> <var>160</var>:</td></tr>
<tr><th id="9931">9931</th><td>        RC = &amp;AMDGPU::<span class='error' title="no member named &apos;VReg_160RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VReg_160RegClass</span>;</td></tr>
<tr><th id="9932">9932</th><td>        <b>break</b>;</td></tr>
<tr><th id="9933">9933</th><td>      <b>case</b> <var>256</var>:</td></tr>
<tr><th id="9934">9934</th><td>        RC = &amp;AMDGPU::<span class='error' title="no member named &apos;VReg_256RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VReg_256RegClass</span>;</td></tr>
<tr><th id="9935">9935</th><td>        <b>break</b>;</td></tr>
<tr><th id="9936">9936</th><td>      <b>case</b> <var>512</var>:</td></tr>
<tr><th id="9937">9937</th><td>        RC = &amp;AMDGPU::<span class='error' title="no member named &apos;VReg_512RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VReg_512RegClass</span>;</td></tr>
<tr><th id="9938">9938</th><td>        <b>break</b>;</td></tr>
<tr><th id="9939">9939</th><td>      }</td></tr>
<tr><th id="9940">9940</th><td>      <b>break</b>;</td></tr>
<tr><th id="9941">9941</th><td>    }</td></tr>
<tr><th id="9942">9942</th><td>    <i>// We actually support i128, i16 and f16 as inline parameters</i></td></tr>
<tr><th id="9943">9943</th><td><i>    // even if they are not reported as legal</i></td></tr>
<tr><th id="9944">9944</th><td>    <b>if</b> (<a class="local col1 ref" href="#1871RC" title='RC' data-ref="1871RC">RC</a> &amp;&amp; (<a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase11isTypeLegalENS_3EVTE" title='llvm::TargetLoweringBase::isTypeLegal' data-ref="_ZNK4llvm18TargetLoweringBase11isTypeLegalENS_3EVTE">isTypeLegal</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col0 ref" href="#1870VT" title='VT' data-ref="1870VT">VT</a>) || <a class="local col0 ref" href="#1870VT" title='VT' data-ref="1870VT">VT</a>.<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleTy" title='llvm::MVT::SimpleTy' data-ref="llvm::MVT::SimpleTy">SimpleTy</a> == <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i128" title='llvm::MVT::SimpleValueType::i128' data-ref="llvm::MVT::SimpleValueType::i128">i128</a> ||</td></tr>
<tr><th id="9945">9945</th><td>               <a class="local col0 ref" href="#1870VT" title='VT' data-ref="1870VT">VT</a>.<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleTy" title='llvm::MVT::SimpleTy' data-ref="llvm::MVT::SimpleTy">SimpleTy</a> == <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a> || <a class="local col0 ref" href="#1870VT" title='VT' data-ref="1870VT">VT</a>.<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleTy" title='llvm::MVT::SimpleTy' data-ref="llvm::MVT::SimpleTy">SimpleTy</a> == <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f16" title='llvm::MVT::SimpleValueType::f16' data-ref="llvm::MVT::SimpleValueType::f16">f16</a>))</td></tr>
<tr><th id="9946">9946</th><td>      <b>return</b> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<var>0U</var>, <span class='refarg'><a class="local col1 ref" href="#1871RC" title='RC' data-ref="1871RC">RC</a></span>);</td></tr>
<tr><th id="9947">9947</th><td>  }</td></tr>
<tr><th id="9948">9948</th><td></td></tr>
<tr><th id="9949">9949</th><td>  <b>if</b> (<a class="local col9 ref" href="#1869Constraint" title='Constraint' data-ref="1869Constraint">Constraint</a>.<a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef4sizeEv" title='llvm::StringRef::size' data-ref="_ZNK4llvm9StringRef4sizeEv">size</a>() &gt; <var>1</var>) {</td></tr>
<tr><th id="9950">9950</th><td>    <b>if</b> (<a class="local col9 ref" href="#1869Constraint" title='Constraint' data-ref="1869Constraint">Constraint</a><a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRefixEm" title='llvm::StringRef::operator[]' data-ref="_ZNK4llvm9StringRefixEm">[<var>1</var>]</a> == <kbd>'v'</kbd>) {</td></tr>
<tr><th id="9951">9951</th><td>      RC = &amp;AMDGPU::<span class='error' title="no member named &apos;VGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR_32RegClass</span>;</td></tr>
<tr><th id="9952">9952</th><td>    } <b>else</b> <b>if</b> (<a class="local col9 ref" href="#1869Constraint" title='Constraint' data-ref="1869Constraint">Constraint</a><a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRefixEm" title='llvm::StringRef::operator[]' data-ref="_ZNK4llvm9StringRefixEm">[<var>1</var>]</a> == <kbd>'s'</kbd>) {</td></tr>
<tr><th id="9953">9953</th><td>      RC = &amp;AMDGPU::<span class='error' title="no member named &apos;SGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR_32RegClass</span>;</td></tr>
<tr><th id="9954">9954</th><td>    }</td></tr>
<tr><th id="9955">9955</th><td></td></tr>
<tr><th id="9956">9956</th><td>    <b>if</b> (<a class="local col1 ref" href="#1871RC" title='RC' data-ref="1871RC">RC</a>) {</td></tr>
<tr><th id="9957">9957</th><td>      <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col2 decl" id="1872Idx" title='Idx' data-type='uint32_t' data-ref="1872Idx">Idx</dfn>;</td></tr>
<tr><th id="9958">9958</th><td>      <em>bool</em> <dfn class="local col3 decl" id="1873Failed" title='Failed' data-type='bool' data-ref="1873Failed">Failed</dfn> = <a class="local col9 ref" href="#1869Constraint" title='Constraint' data-ref="1869Constraint">Constraint</a>.<a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef6substrEmm" title='llvm::StringRef::substr' data-ref="_ZNK4llvm9StringRef6substrEmm">substr</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef12getAsIntegerEjRT_" title='llvm::StringRef::getAsInteger' data-ref="_ZNK4llvm9StringRef12getAsIntegerEjRT_">getAsInteger</a>(<var>10</var>, <span class='refarg'><a class="local col2 ref" href="#1872Idx" title='Idx' data-ref="1872Idx">Idx</a></span>);</td></tr>
<tr><th id="9959">9959</th><td>      <b>if</b> (!<a class="local col3 ref" href="#1873Failed" title='Failed' data-ref="1873Failed">Failed</a> &amp;&amp; <a class="local col2 ref" href="#1872Idx" title='Idx' data-ref="1872Idx">Idx</a> &lt; <a class="local col1 ref" href="#1871RC" title='RC' data-ref="1871RC">RC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass10getNumRegsEv" title='llvm::TargetRegisterClass::getNumRegs' data-ref="_ZNK4llvm19TargetRegisterClass10getNumRegsEv">getNumRegs</a>())</td></tr>
<tr><th id="9960">9960</th><td>        <b>return</b> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<a class="local col1 ref" href="#1871RC" title='RC' data-ref="1871RC">RC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass11getRegisterEj" title='llvm::TargetRegisterClass::getRegister' data-ref="_ZNK4llvm19TargetRegisterClass11getRegisterEj">getRegister</a>(<a class="local col2 ref" href="#1872Idx" title='Idx' data-ref="1872Idx">Idx</a>), <span class='refarg'><a class="local col1 ref" href="#1871RC" title='RC' data-ref="1871RC">RC</a></span>);</td></tr>
<tr><th id="9961">9961</th><td>    }</td></tr>
<tr><th id="9962">9962</th><td>  }</td></tr>
<tr><th id="9963">9963</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering">TargetLowering</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm14TargetLowering28getRegForInlineAsmConstraintEPKNS_18TargetRegisterInfoENS_9StringRefENS_3MVTE" title='llvm::TargetLowering::getRegForInlineAsmConstraint' data-ref="_ZNK4llvm14TargetLowering28getRegForInlineAsmConstraintEPKNS_18TargetRegisterInfoENS_9StringRefENS_3MVTE">getRegForInlineAsmConstraint</a>(<a class="local col8 ref" href="#1868TRI" title='TRI' data-ref="1868TRI">TRI</a>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col9 ref" href="#1869Constraint" title='Constraint' data-ref="1869Constraint">Constraint</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col0 ref" href="#1870VT" title='VT' data-ref="1870VT">VT</a>);</td></tr>
<tr><th id="9964">9964</th><td>}</td></tr>
<tr><th id="9965">9965</th><td></td></tr>
<tr><th id="9966">9966</th><td><a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::ConstraintType" title='llvm::TargetLowering::ConstraintType' data-ref="llvm::TargetLowering::ConstraintType">ConstraintType</a></td></tr>
<tr><th id="9967">9967</th><td><a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm16SITargetLowering17getConstraintTypeENS_9StringRefE" title='llvm::SITargetLowering::getConstraintType' data-ref="_ZNK4llvm16SITargetLowering17getConstraintTypeENS_9StringRefE">getConstraintType</dfn>(<a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col4 decl" id="1874Constraint" title='Constraint' data-type='llvm::StringRef' data-ref="1874Constraint">Constraint</dfn>) <em>const</em> {</td></tr>
<tr><th id="9968">9968</th><td>  <b>if</b> (<a class="local col4 ref" href="#1874Constraint" title='Constraint' data-ref="1874Constraint">Constraint</a>.<a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef4sizeEv" title='llvm::StringRef::size' data-ref="_ZNK4llvm9StringRef4sizeEv">size</a>() == <var>1</var>) {</td></tr>
<tr><th id="9969">9969</th><td>    <b>switch</b> (<a class="local col4 ref" href="#1874Constraint" title='Constraint' data-ref="1874Constraint">Constraint</a><a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRefixEm" title='llvm::StringRef::operator[]' data-ref="_ZNK4llvm9StringRefixEm">[<var>0</var>]</a>) {</td></tr>
<tr><th id="9970">9970</th><td>    <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="9971">9971</th><td>    <b>case</b> <kbd>'s'</kbd>:</td></tr>
<tr><th id="9972">9972</th><td>    <b>case</b> <kbd>'v'</kbd>:</td></tr>
<tr><th id="9973">9973</th><td>      <b>return</b> <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::ConstraintType::C_RegisterClass" title='llvm::TargetLowering::ConstraintType::C_RegisterClass' data-ref="llvm::TargetLowering::ConstraintType::C_RegisterClass">C_RegisterClass</a>;</td></tr>
<tr><th id="9974">9974</th><td>    }</td></tr>
<tr><th id="9975">9975</th><td>  }</td></tr>
<tr><th id="9976">9976</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering">TargetLowering</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm14TargetLowering17getConstraintTypeENS_9StringRefE" title='llvm::TargetLowering::getConstraintType' data-ref="_ZNK4llvm14TargetLowering17getConstraintTypeENS_9StringRefE">getConstraintType</a>(<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col4 ref" href="#1874Constraint" title='Constraint' data-ref="1874Constraint">Constraint</a>);</td></tr>
<tr><th id="9977">9977</th><td>}</td></tr>
<tr><th id="9978">9978</th><td></td></tr>
<tr><th id="9979">9979</th><td><i>// Figure out which registers should be reserved for stack access. Only after</i></td></tr>
<tr><th id="9980">9980</th><td><i>// the function is legalized do we know all of the non-spill stack objects or if</i></td></tr>
<tr><th id="9981">9981</th><td><i>// calls are present.</i></td></tr>
<tr><th id="9982">9982</th><td><em>void</em> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm16SITargetLowering16finalizeLoweringERNS_15MachineFunctionE" title='llvm::SITargetLowering::finalizeLowering' data-ref="_ZNK4llvm16SITargetLowering16finalizeLoweringERNS_15MachineFunctionE">finalizeLowering</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="1875MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="1875MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="9983">9983</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="1876MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1876MRI">MRI</dfn> = <a class="local col5 ref" href="#1875MF" title='MF' data-ref="1875MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="9984">9984</th><td>  <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col7 decl" id="1877Info" title='Info' data-type='llvm::SIMachineFunctionInfo *' data-ref="1877Info">Info</dfn> = <a class="local col5 ref" href="#1875MF" title='MF' data-ref="1875MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="9985">9985</th><td>  <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> *<dfn class="local col8 decl" id="1878TRI" title='TRI' data-type='const llvm::SIRegisterInfo *' data-ref="1878TRI">TRI</dfn> = <a class="member" href="SIISelLowering.h.html#llvm::SITargetLowering::Subtarget" title='llvm::SITargetLowering::Subtarget' data-ref="llvm::SITargetLowering::Subtarget">Subtarget</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget15getRegisterInfoEv" title='llvm::GCNSubtarget::getRegisterInfo' data-ref="_ZNK4llvm12GCNSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="9986">9986</th><td></td></tr>
<tr><th id="9987">9987</th><td>  <b>if</b> (<a class="local col7 ref" href="#1877Info" title='Info' data-ref="1877Info">Info</a>-&gt;<a class="ref" href="AMDGPUMachineFunction.h.html#_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv" title='llvm::AMDGPUMachineFunction::isEntryFunction' data-ref="_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv">isEntryFunction</a>()) {</td></tr>
<tr><th id="9988">9988</th><td>    <i>// Callable functions have fixed registers used for stack access.</i></td></tr>
<tr><th id="9989">9989</th><td>    <a class="tu ref" href="#_ZL24reservePrivateMemoryRegsRKN4llvm13TargetMachineERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE" title='reservePrivateMemoryRegs' data-use='c' data-ref="_ZL24reservePrivateMemoryRegsRKN4llvm13TargetMachineERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE">reservePrivateMemoryRegs</a>(<a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase16getTargetMachineEv" title='llvm::TargetLoweringBase::getTargetMachine' data-ref="_ZNK4llvm18TargetLoweringBase16getTargetMachineEv">getTargetMachine</a>(), <span class='refarg'><a class="local col5 ref" href="#1875MF" title='MF' data-ref="1875MF">MF</a></span>, *<a class="local col8 ref" href="#1878TRI" title='TRI' data-ref="1878TRI">TRI</a>, <span class='refarg'>*<a class="local col7 ref" href="#1877Info" title='Info' data-ref="1877Info">Info</a></span>);</td></tr>
<tr><th id="9990">9990</th><td>  }</td></tr>
<tr><th id="9991">9991</th><td></td></tr>
<tr><th id="9992">9992</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!TRI-&gt;isSubRegister(Info-&gt;getScratchRSrcReg(), Info-&gt;getStackPtrOffsetReg())) ? void (0) : __assert_fail (&quot;!TRI-&gt;isSubRegister(Info-&gt;getScratchRSrcReg(), Info-&gt;getStackPtrOffsetReg())&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIISelLowering.cpp&quot;, 9993, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!TRI-&gt;<span class='error' title="no member named &apos;isSubRegister&apos; in &apos;llvm::SIRegisterInfo&apos;">isSubRegister</span>(Info-&gt;getScratchRSrcReg(),</td></tr>
<tr><th id="9993">9993</th><td>                             Info-&gt;getStackPtrOffsetReg()));</td></tr>
<tr><th id="9994">9994</th><td>  <b>if</b> (Info-&gt;getStackPtrOffsetReg() != AMDGPU::<span class='error' title="no member named &apos;SP_REG&apos; in namespace &apos;llvm::AMDGPU&apos;">SP_REG</span>)</td></tr>
<tr><th id="9995">9995</th><td>    MRI.replaceRegWith(AMDGPU::<span class='error' title="no member named &apos;SP_REG&apos; in namespace &apos;llvm::AMDGPU&apos;">SP_REG</span>, Info-&gt;getStackPtrOffsetReg());</td></tr>
<tr><th id="9996">9996</th><td></td></tr>
<tr><th id="9997">9997</th><td>  <i>// We need to worry about replacing the default register with itself in case</i></td></tr>
<tr><th id="9998">9998</th><td><i>  // of MIR testcases missing the MFI.</i></td></tr>
<tr><th id="9999">9999</th><td>  <b>if</b> (Info-&gt;getScratchRSrcReg() != AMDGPU::<span class='error' title="no member named &apos;PRIVATE_RSRC_REG&apos; in namespace &apos;llvm::AMDGPU&apos;">PRIVATE_RSRC_REG</span>)</td></tr>
<tr><th id="10000">10000</th><td>    MRI.replaceRegWith(AMDGPU::<span class='error' title="no member named &apos;PRIVATE_RSRC_REG&apos; in namespace &apos;llvm::AMDGPU&apos;">PRIVATE_RSRC_REG</span>, Info-&gt;getScratchRSrcReg());</td></tr>
<tr><th id="10001">10001</th><td></td></tr>
<tr><th id="10002">10002</th><td>  <b>if</b> (Info-&gt;getFrameOffsetReg() != AMDGPU::<span class='error' title="no member named &apos;FP_REG&apos; in namespace &apos;llvm::AMDGPU&apos;">FP_REG</span>)</td></tr>
<tr><th id="10003">10003</th><td>    MRI.replaceRegWith(AMDGPU::<span class='error' title="no member named &apos;FP_REG&apos; in namespace &apos;llvm::AMDGPU&apos;">FP_REG</span>, Info-&gt;getFrameOffsetReg());</td></tr>
<tr><th id="10004">10004</th><td></td></tr>
<tr><th id="10005">10005</th><td>  <b>if</b> (Info-&gt;getScratchWaveOffsetReg() != AMDGPU::<span class='error' title="no member named &apos;SCRATCH_WAVE_OFFSET_REG&apos; in namespace &apos;llvm::AMDGPU&apos;">SCRATCH_WAVE_OFFSET_REG</span>) {</td></tr>
<tr><th id="10006">10006</th><td>    MRI.replaceRegWith(AMDGPU::<span class='error' title="no member named &apos;SCRATCH_WAVE_OFFSET_REG&apos; in namespace &apos;llvm::AMDGPU&apos;">SCRATCH_WAVE_OFFSET_REG</span>,</td></tr>
<tr><th id="10007">10007</th><td>                       Info-&gt;getScratchWaveOffsetReg());</td></tr>
<tr><th id="10008">10008</th><td>  }</td></tr>
<tr><th id="10009">10009</th><td></td></tr>
<tr><th id="10010">10010</th><td>  <a class="local col7 ref" href="#1877Info" title='Info' data-ref="1877Info">Info</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo14limitOccupancyERKNS_15MachineFunctionE" title='llvm::SIMachineFunctionInfo::limitOccupancy' data-ref="_ZN4llvm21SIMachineFunctionInfo14limitOccupancyERKNS_15MachineFunctionE">limitOccupancy</a>(<a class="local col5 ref" href="#1875MF" title='MF' data-ref="1875MF">MF</a>);</td></tr>
<tr><th id="10011">10011</th><td></td></tr>
<tr><th id="10012">10012</th><td>  <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase" title='llvm::TargetLoweringBase' data-ref="llvm::TargetLoweringBase">TargetLoweringBase</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase16finalizeLoweringERNS_15MachineFunctionE" title='llvm::TargetLoweringBase::finalizeLowering' data-ref="_ZNK4llvm18TargetLoweringBase16finalizeLoweringERNS_15MachineFunctionE">finalizeLowering</a>(<span class='refarg'><a class="local col5 ref" href="#1875MF" title='MF' data-ref="1875MF">MF</a></span>);</td></tr>
<tr><th id="10013">10013</th><td>}</td></tr>
<tr><th id="10014">10014</th><td></td></tr>
<tr><th id="10015">10015</th><td><em>void</em> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm16SITargetLowering29computeKnownBitsForFrameIndexENS_7SDValueERNS_9KnownBitsERKNS_5APIntERKNS_12SelectionDAGEj" title='llvm::SITargetLowering::computeKnownBitsForFrameIndex' data-ref="_ZNK4llvm16SITargetLowering29computeKnownBitsForFrameIndexENS_7SDValueERNS_9KnownBitsERKNS_5APIntERKNS_12SelectionDAGEj">computeKnownBitsForFrameIndex</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="1879Op" title='Op' data-type='const llvm::SDValue' data-ref="1879Op">Op</dfn>,</td></tr>
<tr><th id="10016">10016</th><td>                                                     <a class="type" href="../../../include/llvm/Support/KnownBits.h.html#llvm::KnownBits" title='llvm::KnownBits' data-ref="llvm::KnownBits">KnownBits</a> &amp;<dfn class="local col0 decl" id="1880Known" title='Known' data-type='llvm::KnownBits &amp;' data-ref="1880Known">Known</dfn>,</td></tr>
<tr><th id="10017">10017</th><td>                                                     <em>const</em> <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> &amp;<dfn class="local col1 decl" id="1881DemandedElts" title='DemandedElts' data-type='const llvm::APInt &amp;' data-ref="1881DemandedElts">DemandedElts</dfn>,</td></tr>
<tr><th id="10018">10018</th><td>                                                     <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col2 decl" id="1882DAG" title='DAG' data-type='const llvm::SelectionDAG &amp;' data-ref="1882DAG">DAG</dfn>,</td></tr>
<tr><th id="10019">10019</th><td>                                                     <em>unsigned</em> <dfn class="local col3 decl" id="1883Depth" title='Depth' data-type='unsigned int' data-ref="1883Depth">Depth</dfn>) <em>const</em> {</td></tr>
<tr><th id="10020">10020</th><td>  <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering">TargetLowering</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm14TargetLowering29computeKnownBitsForFrameIndexENS_7SDValueERNS_9KnownBitsERKNS_5APIntERKNS_12SelectionDAGEj" title='llvm::TargetLowering::computeKnownBitsForFrameIndex' data-ref="_ZNK4llvm14TargetLowering29computeKnownBitsForFrameIndexENS_7SDValueERNS_9KnownBitsERKNS_5APIntERKNS_12SelectionDAGEj">computeKnownBitsForFrameIndex</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#1879Op" title='Op' data-ref="1879Op">Op</a>, <span class='refarg'><a class="local col0 ref" href="#1880Known" title='Known' data-ref="1880Known">Known</a></span>, <a class="local col1 ref" href="#1881DemandedElts" title='DemandedElts' data-ref="1881DemandedElts">DemandedElts</a>,</td></tr>
<tr><th id="10021">10021</th><td>                                                <a class="local col2 ref" href="#1882DAG" title='DAG' data-ref="1882DAG">DAG</a>, <a class="local col3 ref" href="#1883Depth" title='Depth' data-ref="1883Depth">Depth</a>);</td></tr>
<tr><th id="10022">10022</th><td></td></tr>
<tr><th id="10023">10023</th><td>  <i>// Set the high bits to zero based on the maximum allowed scratch size per</i></td></tr>
<tr><th id="10024">10024</th><td><i>  // wave. We can't use vaddr in MUBUF instructions if we don't know the address</i></td></tr>
<tr><th id="10025">10025</th><td><i>  // calculation won't overflow, so assume the sign bit is never set.</i></td></tr>
<tr><th id="10026">10026</th><td>  <a class="local col0 ref" href="#1880Known" title='Known' data-ref="1880Known">Known</a>.<a class="ref" href="../../../include/llvm/Support/KnownBits.h.html#llvm::KnownBits::Zero" title='llvm::KnownBits::Zero' data-ref="llvm::KnownBits::Zero">Zero</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APInt11setHighBitsEj" title='llvm::APInt::setHighBits' data-ref="_ZN4llvm5APInt11setHighBitsEj">setHighBits</a>(<a class="member" href="#_ZNK4llvm16SITargetLowering12getSubtargetEv" title='llvm::SITargetLowering::getSubtarget' data-ref="_ZNK4llvm16SITargetLowering12getSubtargetEv">getSubtarget</a>()-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget33getKnownHighZeroBitsForFrameIndexEv" title='llvm::GCNSubtarget::getKnownHighZeroBitsForFrameIndex' data-ref="_ZNK4llvm12GCNSubtarget33getKnownHighZeroBitsForFrameIndexEv">getKnownHighZeroBitsForFrameIndex</a>());</td></tr>
<tr><th id="10027">10027</th><td>}</td></tr>
<tr><th id="10028">10028</th><td></td></tr>
<tr><th id="10029">10029</th><td><em>unsigned</em> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm16SITargetLowering20getPrefLoopAlignmentEPNS_11MachineLoopE" title='llvm::SITargetLowering::getPrefLoopAlignment' data-ref="_ZNK4llvm16SITargetLowering20getPrefLoopAlignmentEPNS_11MachineLoopE">getPrefLoopAlignment</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoop" title='llvm::MachineLoop' data-ref="llvm::MachineLoop">MachineLoop</a> *<dfn class="local col4 decl" id="1884ML" title='ML' data-type='llvm::MachineLoop *' data-ref="1884ML">ML</dfn>) <em>const</em> {</td></tr>
<tr><th id="10030">10030</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col5 decl" id="1885PrefAlign" title='PrefAlign' data-type='const unsigned int' data-ref="1885PrefAlign">PrefAlign</dfn> = <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering">TargetLowering</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase20getPrefLoopAlignmentEPNS_11MachineLoopE" title='llvm::TargetLoweringBase::getPrefLoopAlignment' data-ref="_ZNK4llvm18TargetLoweringBase20getPrefLoopAlignmentEPNS_11MachineLoopE">getPrefLoopAlignment</a>(<a class="local col4 ref" href="#1884ML" title='ML' data-ref="1884ML">ML</a>);</td></tr>
<tr><th id="10031">10031</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col6 decl" id="1886CacheLineAlign" title='CacheLineAlign' data-type='const unsigned int' data-ref="1886CacheLineAlign">CacheLineAlign</dfn> = <var>6</var>; <i>// log2(64)</i></td></tr>
<tr><th id="10032">10032</th><td></td></tr>
<tr><th id="10033">10033</th><td>  <i>// Pre-GFX10 target did not benefit from loop alignment</i></td></tr>
<tr><th id="10034">10034</th><td>  <b>if</b> (!<a class="local col4 ref" href="#1884ML" title='ML' data-ref="1884ML">ML</a> || <a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#DisableLoopAlignment" title='DisableLoopAlignment' data-use='m' data-ref="DisableLoopAlignment">DisableLoopAlignment</a> ||</td></tr>
<tr><th id="10035">10035</th><td>      (<a class="member" href="#_ZNK4llvm16SITargetLowering12getSubtargetEv" title='llvm::SITargetLowering::getSubtarget' data-ref="_ZNK4llvm16SITargetLowering12getSubtargetEv">getSubtarget</a>()-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget13getGenerationEv" title='llvm::GCNSubtarget::getGeneration' data-ref="_ZNK4llvm12GCNSubtarget13getGenerationEv">getGeneration</a>() &lt; <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget">AMDGPUSubtarget</a>::<a class="enum" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::Generation::GFX10" title='llvm::AMDGPUSubtarget::Generation::GFX10' data-ref="llvm::AMDGPUSubtarget::Generation::GFX10">GFX10</a>) ||</td></tr>
<tr><th id="10036">10036</th><td>      <a class="member" href="#_ZNK4llvm16SITargetLowering12getSubtargetEv" title='llvm::SITargetLowering::getSubtarget' data-ref="_ZNK4llvm16SITargetLowering12getSubtargetEv">getSubtarget</a>()-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget21hasInstFwdPrefetchBugEv" title='llvm::GCNSubtarget::hasInstFwdPrefetchBug' data-ref="_ZNK4llvm12GCNSubtarget21hasInstFwdPrefetchBugEv">hasInstFwdPrefetchBug</a>())</td></tr>
<tr><th id="10037">10037</th><td>    <b>return</b> <a class="local col5 ref" href="#1885PrefAlign" title='PrefAlign' data-ref="1885PrefAlign">PrefAlign</a>;</td></tr>
<tr><th id="10038">10038</th><td></td></tr>
<tr><th id="10039">10039</th><td>  <i>// On GFX10 I$ is 4 x 64 bytes cache lines.</i></td></tr>
<tr><th id="10040">10040</th><td><i>  // By default prefetcher keeps one cache line behind and reads two ahead.</i></td></tr>
<tr><th id="10041">10041</th><td><i>  // We can modify it with S_INST_PREFETCH for larger loops to have two lines</i></td></tr>
<tr><th id="10042">10042</th><td><i>  // behind and one ahead.</i></td></tr>
<tr><th id="10043">10043</th><td><i>  // Therefor we can benefit from aligning loop headers if loop fits 192 bytes.</i></td></tr>
<tr><th id="10044">10044</th><td><i>  // If loop fits 64 bytes it always spans no more than two cache lines and</i></td></tr>
<tr><th id="10045">10045</th><td><i>  // does not need an alignment.</i></td></tr>
<tr><th id="10046">10046</th><td><i>  // Else if loop is less or equal 128 bytes we do not need to modify prefetch,</i></td></tr>
<tr><th id="10047">10047</th><td><i>  // Else if loop is less or equal 192 bytes we need two lines behind.</i></td></tr>
<tr><th id="10048">10048</th><td></td></tr>
<tr><th id="10049">10049</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col7 decl" id="1887TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="1887TII">TII</dfn> = <a class="member" href="#_ZNK4llvm16SITargetLowering12getSubtargetEv" title='llvm::SITargetLowering::getSubtarget' data-ref="_ZNK4llvm16SITargetLowering12getSubtargetEv">getSubtarget</a>()-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="10050">10050</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="1888Header" title='Header' data-type='const llvm::MachineBasicBlock *' data-ref="1888Header">Header</dfn> = <a class="local col4 ref" href="#1884ML" title='ML' data-ref="1884ML">ML</a>-&gt;<a class="ref" href="../../../include/llvm/Analysis/LoopInfo.h.html#_ZNK4llvm8LoopBase9getHeaderEv" title='llvm::LoopBase::getHeader' data-ref="_ZNK4llvm8LoopBase9getHeaderEv">getHeader</a>();</td></tr>
<tr><th id="10051">10051</th><td>  <b>if</b> (<a class="local col8 ref" href="#1888Header" title='Header' data-ref="1888Header">Header</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock12getAlignmentEv" title='llvm::MachineBasicBlock::getAlignment' data-ref="_ZNK4llvm17MachineBasicBlock12getAlignmentEv">getAlignment</a>() != <a class="local col5 ref" href="#1885PrefAlign" title='PrefAlign' data-ref="1885PrefAlign">PrefAlign</a>)</td></tr>
<tr><th id="10052">10052</th><td>    <b>return</b> <a class="local col8 ref" href="#1888Header" title='Header' data-ref="1888Header">Header</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock12getAlignmentEv" title='llvm::MachineBasicBlock::getAlignment' data-ref="_ZNK4llvm17MachineBasicBlock12getAlignmentEv">getAlignment</a>(); <i>// Already processed.</i></td></tr>
<tr><th id="10053">10053</th><td></td></tr>
<tr><th id="10054">10054</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="1889LoopSize" title='LoopSize' data-type='unsigned int' data-ref="1889LoopSize">LoopSize</dfn> = <var>0</var>;</td></tr>
<tr><th id="10055">10055</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="1890MBB" title='MBB' data-type='const llvm::MachineBasicBlock *' data-ref="1890MBB">MBB</dfn> : <a class="local col4 ref" href="#1884ML" title='ML' data-ref="1884ML">ML</a>-&gt;<a class="ref" href="../../../include/llvm/Analysis/LoopInfo.h.html#_ZNK4llvm8LoopBase6blocksEv" title='llvm::LoopBase::blocks' data-ref="_ZNK4llvm8LoopBase6blocksEv">blocks</a>()) {</td></tr>
<tr><th id="10056">10056</th><td>    <i>// If inner loop block is aligned assume in average half of the alignment</i></td></tr>
<tr><th id="10057">10057</th><td><i>    // size to be added as nops.</i></td></tr>
<tr><th id="10058">10058</th><td>    <b>if</b> (<a class="local col0 ref" href="#1890MBB" title='MBB' data-ref="1890MBB">MBB</a> != <a class="local col8 ref" href="#1888Header" title='Header' data-ref="1888Header">Header</a>)</td></tr>
<tr><th id="10059">10059</th><td>      <a class="local col9 ref" href="#1889LoopSize" title='LoopSize' data-ref="1889LoopSize">LoopSize</a> += (<var>1</var> &lt;&lt; <a class="local col0 ref" href="#1890MBB" title='MBB' data-ref="1890MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock12getAlignmentEv" title='llvm::MachineBasicBlock::getAlignment' data-ref="_ZNK4llvm17MachineBasicBlock12getAlignmentEv">getAlignment</a>()) / <var>2</var>;</td></tr>
<tr><th id="10060">10060</th><td></td></tr>
<tr><th id="10061">10061</th><td>    <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="1891MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1891MI">MI</dfn> : *<a class="local col0 ref" href="#1890MBB" title='MBB' data-ref="1890MBB">MBB</a>) {</td></tr>
<tr><th id="10062">10062</th><td>      <a class="local col9 ref" href="#1889LoopSize" title='LoopSize' data-ref="1889LoopSize">LoopSize</a> += <a class="local col7 ref" href="#1887TII" title='TII' data-ref="1887TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE" title='llvm::SIInstrInfo::getInstSizeInBytes' data-ref="_ZNK4llvm11SIInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE">getInstSizeInBytes</a>(<a class="local col1 ref" href="#1891MI" title='MI' data-ref="1891MI">MI</a>);</td></tr>
<tr><th id="10063">10063</th><td>      <b>if</b> (<a class="local col9 ref" href="#1889LoopSize" title='LoopSize' data-ref="1889LoopSize">LoopSize</a> &gt; <var>192</var>)</td></tr>
<tr><th id="10064">10064</th><td>        <b>return</b> <a class="local col5 ref" href="#1885PrefAlign" title='PrefAlign' data-ref="1885PrefAlign">PrefAlign</a>;</td></tr>
<tr><th id="10065">10065</th><td>    }</td></tr>
<tr><th id="10066">10066</th><td>  }</td></tr>
<tr><th id="10067">10067</th><td></td></tr>
<tr><th id="10068">10068</th><td>  <b>if</b> (<a class="local col9 ref" href="#1889LoopSize" title='LoopSize' data-ref="1889LoopSize">LoopSize</a> &lt;= <var>64</var>)</td></tr>
<tr><th id="10069">10069</th><td>    <b>return</b> <a class="local col5 ref" href="#1885PrefAlign" title='PrefAlign' data-ref="1885PrefAlign">PrefAlign</a>;</td></tr>
<tr><th id="10070">10070</th><td></td></tr>
<tr><th id="10071">10071</th><td>  <b>if</b> (<a class="local col9 ref" href="#1889LoopSize" title='LoopSize' data-ref="1889LoopSize">LoopSize</a> &lt;= <var>128</var>)</td></tr>
<tr><th id="10072">10072</th><td>    <b>return</b> <a class="local col6 ref" href="#1886CacheLineAlign" title='CacheLineAlign' data-ref="1886CacheLineAlign">CacheLineAlign</a>;</td></tr>
<tr><th id="10073">10073</th><td></td></tr>
<tr><th id="10074">10074</th><td>  <i>// If any of parent loops is surrounded by prefetch instructions do not</i></td></tr>
<tr><th id="10075">10075</th><td><i>  // insert new for inner loop, which would reset parent's settings.</i></td></tr>
<tr><th id="10076">10076</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoop" title='llvm::MachineLoop' data-ref="llvm::MachineLoop">MachineLoop</a> *<dfn class="local col2 decl" id="1892P" title='P' data-type='llvm::MachineLoop *' data-ref="1892P">P</dfn> = <a class="local col4 ref" href="#1884ML" title='ML' data-ref="1884ML">ML</a>-&gt;<a class="ref" href="../../../include/llvm/Analysis/LoopInfo.h.html#_ZNK4llvm8LoopBase13getParentLoopEv" title='llvm::LoopBase::getParentLoop' data-ref="_ZNK4llvm8LoopBase13getParentLoopEv">getParentLoop</a>(); <a class="local col2 ref" href="#1892P" title='P' data-ref="1892P">P</a>; <a class="local col2 ref" href="#1892P" title='P' data-ref="1892P">P</a> = <a class="local col2 ref" href="#1892P" title='P' data-ref="1892P">P</a>-&gt;<a class="ref" href="../../../include/llvm/Analysis/LoopInfo.h.html#_ZNK4llvm8LoopBase13getParentLoopEv" title='llvm::LoopBase::getParentLoop' data-ref="_ZNK4llvm8LoopBase13getParentLoopEv">getParentLoop</a>()) {</td></tr>
<tr><th id="10077">10077</th><td>    <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="1893Exit" title='Exit' data-type='llvm::MachineBasicBlock *' data-ref="1893Exit"><a class="local col3 ref" href="#1893Exit" title='Exit' data-ref="1893Exit">Exit</a></dfn> = <a class="local col2 ref" href="#1892P" title='P' data-ref="1892P">P</a>-&gt;<a class="ref" href="../../../include/llvm/Analysis/LoopInfo.h.html#_ZNK4llvm8LoopBase12getExitBlockEv" title='llvm::LoopBase::getExitBlock' data-ref="_ZNK4llvm8LoopBase12getExitBlockEv">getExitBlock</a>()) {</td></tr>
<tr><th id="10078">10078</th><td>      <em>auto</em> <dfn class="local col4 decl" id="1894I" title='I' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="1894I">I</dfn> = <a class="local col3 ref" href="#1893Exit" title='Exit' data-ref="1893Exit">Exit</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock21getFirstNonDebugInstrEv" title='llvm::MachineBasicBlock::getFirstNonDebugInstr' data-ref="_ZN4llvm17MachineBasicBlock21getFirstNonDebugInstrEv">getFirstNonDebugInstr</a>();</td></tr>
<tr><th id="10079">10079</th><td>      <b>if</b> (I != Exit-&gt;end() &amp;&amp; I-&gt;getOpcode() == AMDGPU::<span class='error' title="no member named &apos;S_INST_PREFETCH&apos; in namespace &apos;llvm::AMDGPU&apos;">S_INST_PREFETCH</span>)</td></tr>
<tr><th id="10080">10080</th><td>        <b>return</b> <a class="local col6 ref" href="#1886CacheLineAlign" title='CacheLineAlign' data-ref="1886CacheLineAlign">CacheLineAlign</a>;</td></tr>
<tr><th id="10081">10081</th><td>    }</td></tr>
<tr><th id="10082">10082</th><td>  }</td></tr>
<tr><th id="10083">10083</th><td></td></tr>
<tr><th id="10084">10084</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="1895Pre" title='Pre' data-type='llvm::MachineBasicBlock *' data-ref="1895Pre">Pre</dfn> = <a class="local col4 ref" href="#1884ML" title='ML' data-ref="1884ML">ML</a>-&gt;<a class="ref" href="../../../include/llvm/Analysis/LoopInfo.h.html#_ZNK4llvm8LoopBase16getLoopPreheaderEv" title='llvm::LoopBase::getLoopPreheader' data-ref="_ZNK4llvm8LoopBase16getLoopPreheaderEv">getLoopPreheader</a>();</td></tr>
<tr><th id="10085">10085</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="1896Exit" title='Exit' data-type='llvm::MachineBasicBlock *' data-ref="1896Exit">Exit</dfn> = <a class="local col4 ref" href="#1884ML" title='ML' data-ref="1884ML">ML</a>-&gt;<a class="ref" href="../../../include/llvm/Analysis/LoopInfo.h.html#_ZNK4llvm8LoopBase12getExitBlockEv" title='llvm::LoopBase::getExitBlock' data-ref="_ZNK4llvm8LoopBase12getExitBlockEv">getExitBlock</a>();</td></tr>
<tr><th id="10086">10086</th><td></td></tr>
<tr><th id="10087">10087</th><td>  <b>if</b> (<a class="local col5 ref" href="#1895Pre" title='Pre' data-ref="1895Pre">Pre</a> &amp;&amp; <a class="local col6 ref" href="#1896Exit" title='Exit' data-ref="1896Exit">Exit</a>) {</td></tr>
<tr><th id="10088">10088</th><td>    BuildMI(*Pre, Pre-&gt;getFirstTerminator(), DebugLoc(),</td></tr>
<tr><th id="10089">10089</th><td>            TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_INST_PREFETCH&apos; in namespace &apos;llvm::AMDGPU&apos;">S_INST_PREFETCH</span>))</td></tr>
<tr><th id="10090">10090</th><td>      .addImm(<var>1</var>); <i>// prefetch 2 lines behind PC</i></td></tr>
<tr><th id="10091">10091</th><td></td></tr>
<tr><th id="10092">10092</th><td>    BuildMI(*Exit, Exit-&gt;getFirstNonDebugInstr(), DebugLoc(),</td></tr>
<tr><th id="10093">10093</th><td>            TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_INST_PREFETCH&apos; in namespace &apos;llvm::AMDGPU&apos;">S_INST_PREFETCH</span>))</td></tr>
<tr><th id="10094">10094</th><td>      .addImm(<var>2</var>); <i>// prefetch 1 line behind PC</i></td></tr>
<tr><th id="10095">10095</th><td>  }</td></tr>
<tr><th id="10096">10096</th><td></td></tr>
<tr><th id="10097">10097</th><td>  <b>return</b> <a class="local col6 ref" href="#1886CacheLineAlign" title='CacheLineAlign' data-ref="1886CacheLineAlign">CacheLineAlign</a>;</td></tr>
<tr><th id="10098">10098</th><td>}</td></tr>
<tr><th id="10099">10099</th><td></td></tr>
<tr><th id="10100">10100</th><td><a class="macro" href="../../../include/llvm/Support/Compiler.h.html#157" title="__attribute__((__unused__))" data-ref="_M/LLVM_ATTRIBUTE_UNUSED">LLVM_ATTRIBUTE_UNUSED</a></td></tr>
<tr><th id="10101">10101</th><td><em>static</em> <em>bool</em> <dfn class="decl def" id="_ZL24isCopyFromRegOfInlineAsmPKN4llvm6SDNodeE" title='isCopyFromRegOfInlineAsm' data-ref="_ZL24isCopyFromRegOfInlineAsmPKN4llvm6SDNodeE">isCopyFromRegOfInlineAsm</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col7 decl" id="1897N" title='N' data-type='const llvm::SDNode *' data-ref="1897N">N</dfn>) {</td></tr>
<tr><th id="10102">10102</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (N-&gt;getOpcode() == ISD::CopyFromReg) ? void (0) : __assert_fail (&quot;N-&gt;getOpcode() == ISD::CopyFromReg&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIISelLowering.cpp&quot;, 10102, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#1897N" title='N' data-ref="1897N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() == ISD::<a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::CopyFromReg" title='llvm::ISD::NodeType::CopyFromReg' data-ref="llvm::ISD::NodeType::CopyFromReg">CopyFromReg</a>);</td></tr>
<tr><th id="10103">10103</th><td>  <b>do</b> {</td></tr>
<tr><th id="10104">10104</th><td>    <i>// Follow the chain until we find an INLINEASM node.</i></td></tr>
<tr><th id="10105">10105</th><td>    <a class="local col7 ref" href="#1897N" title='N' data-ref="1897N">N</a> = <a class="local col7 ref" href="#1897N" title='N' data-ref="1897N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>();</td></tr>
<tr><th id="10106">10106</th><td>    <b>if</b> (<a class="local col7 ref" href="#1897N" title='N' data-ref="1897N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INLINEASM" title='llvm::ISD::NodeType::INLINEASM' data-ref="llvm::ISD::NodeType::INLINEASM">INLINEASM</a> ||</td></tr>
<tr><th id="10107">10107</th><td>        <a class="local col7 ref" href="#1897N" title='N' data-ref="1897N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INLINEASM_BR" title='llvm::ISD::NodeType::INLINEASM_BR' data-ref="llvm::ISD::NodeType::INLINEASM_BR">INLINEASM_BR</a>)</td></tr>
<tr><th id="10108">10108</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="10109">10109</th><td>  } <b>while</b> (<a class="local col7 ref" href="#1897N" title='N' data-ref="1897N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::CopyFromReg" title='llvm::ISD::NodeType::CopyFromReg' data-ref="llvm::ISD::NodeType::CopyFromReg">CopyFromReg</a>);</td></tr>
<tr><th id="10110">10110</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="10111">10111</th><td>}</td></tr>
<tr><th id="10112">10112</th><td></td></tr>
<tr><th id="10113">10113</th><td><em>bool</em> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm16SITargetLowering26isSDNodeSourceOfDivergenceEPKNS_6SDNodeEPNS_20FunctionLoweringInfoEPNS_24LegacyDivergenceAnalysisE" title='llvm::SITargetLowering::isSDNodeSourceOfDivergence' data-ref="_ZNK4llvm16SITargetLowering26isSDNodeSourceOfDivergenceEPKNS_6SDNodeEPNS_20FunctionLoweringInfoEPNS_24LegacyDivergenceAnalysisE">isSDNodeSourceOfDivergence</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> * <dfn class="local col8 decl" id="1898N" title='N' data-type='const llvm::SDNode *' data-ref="1898N">N</dfn>,</td></tr>
<tr><th id="10114">10114</th><td>  <a class="type" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo" title='llvm::FunctionLoweringInfo' data-ref="llvm::FunctionLoweringInfo">FunctionLoweringInfo</a> * <dfn class="local col9 decl" id="1899FLI" title='FLI' data-type='llvm::FunctionLoweringInfo *' data-ref="1899FLI">FLI</dfn>, <a class="type" href="../../../include/llvm/Analysis/LegacyDivergenceAnalysis.h.html#llvm::LegacyDivergenceAnalysis" title='llvm::LegacyDivergenceAnalysis' data-ref="llvm::LegacyDivergenceAnalysis">LegacyDivergenceAnalysis</a> * <dfn class="local col0 decl" id="1900KDA" title='KDA' data-type='llvm::LegacyDivergenceAnalysis *' data-ref="1900KDA">KDA</dfn>) <em>const</em></td></tr>
<tr><th id="10115">10115</th><td>{</td></tr>
<tr><th id="10116">10116</th><td>  <b>switch</b> (<a class="local col8 ref" href="#1898N" title='N' data-ref="1898N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="10117">10117</th><td>    <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::CopyFromReg" title='llvm::ISD::NodeType::CopyFromReg' data-ref="llvm::ISD::NodeType::CopyFromReg">CopyFromReg</a>:</td></tr>
<tr><th id="10118">10118</th><td>    {</td></tr>
<tr><th id="10119">10119</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::RegisterSDNode" title='llvm::RegisterSDNode' data-ref="llvm::RegisterSDNode">RegisterSDNode</a> *<dfn class="local col1 decl" id="1901R" title='R' data-type='const llvm::RegisterSDNode *' data-ref="1901R">R</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERKT0_" title='llvm::cast' data-ref="_ZN4llvm4castERKT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::RegisterSDNode" title='llvm::RegisterSDNode' data-ref="llvm::RegisterSDNode">RegisterSDNode</a>&gt;(<a class="local col8 ref" href="#1898N" title='N' data-ref="1898N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="10120">10120</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> * <dfn class="local col2 decl" id="1902MF" title='MF' data-type='const llvm::MachineFunction *' data-ref="1902MF">MF</dfn> = <a class="local col9 ref" href="#1899FLI" title='FLI' data-ref="1899FLI">FLI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MF" title='llvm::FunctionLoweringInfo::MF' data-ref="llvm::FunctionLoweringInfo::MF">MF</a>;</td></tr>
<tr><th id="10121">10121</th><td>      <em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col3 decl" id="1903ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="1903ST">ST</dfn> = <a class="local col2 ref" href="#1902MF" title='MF' data-ref="1902MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="10122">10122</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="1904MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="1904MRI">MRI</dfn> = <a class="local col2 ref" href="#1902MF" title='MF' data-ref="1902MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="10123">10123</th><td>      <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> &amp;<dfn class="local col5 decl" id="1905TRI" title='TRI' data-type='const llvm::SIRegisterInfo &amp;' data-ref="1905TRI">TRI</dfn> = <a class="local col3 ref" href="#1903ST" title='ST' data-ref="1903ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>()-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getRegisterInfoEv" title='llvm::SIInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm11SIInstrInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="10124">10124</th><td>      <em>unsigned</em> <dfn class="local col6 decl" id="1906Reg" title='Reg' data-type='unsigned int' data-ref="1906Reg">Reg</dfn> = <a class="local col1 ref" href="#1901R" title='R' data-ref="1901R">R</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14RegisterSDNode6getRegEv" title='llvm::RegisterSDNode::getReg' data-ref="_ZNK4llvm14RegisterSDNode6getRegEv">getReg</a>();</td></tr>
<tr><th id="10125">10125</th><td>      <b>if</b> (TRI.<span class='error' title="no member named &apos;isPhysicalRegister&apos; in &apos;llvm::SIRegisterInfo&apos;">isPhysicalRegister</span>(Reg))</td></tr>
<tr><th id="10126">10126</th><td>        <b>return</b> !<a class="local col5 ref" href="#1905TRI" title='TRI' data-ref="1905TRI">TRI</a>.<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo9isSGPRRegERKNS_19MachineRegisterInfoEj" title='llvm::SIRegisterInfo::isSGPRReg' data-ref="_ZNK4llvm14SIRegisterInfo9isSGPRRegERKNS_19MachineRegisterInfoEj">isSGPRReg</a>(<a class="local col4 ref" href="#1904MRI" title='MRI' data-ref="1904MRI">MRI</a>, <a class="local col6 ref" href="#1906Reg" title='Reg' data-ref="1906Reg">Reg</a>);</td></tr>
<tr><th id="10127">10127</th><td></td></tr>
<tr><th id="10128">10128</th><td>      <b>if</b> (<a class="local col4 ref" href="#1904MRI" title='MRI' data-ref="1904MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo8isLiveInEj" title='llvm::MachineRegisterInfo::isLiveIn' data-ref="_ZNK4llvm19MachineRegisterInfo8isLiveInEj">isLiveIn</a>(<a class="local col6 ref" href="#1906Reg" title='Reg' data-ref="1906Reg">Reg</a>)) {</td></tr>
<tr><th id="10129">10129</th><td>        <i>// workitem.id.x workitem.id.y workitem.id.z</i></td></tr>
<tr><th id="10130">10130</th><td><i>        // Any VGPR formal argument is also considered divergent</i></td></tr>
<tr><th id="10131">10131</th><td>        <b>if</b> (!<a class="local col5 ref" href="#1905TRI" title='TRI' data-ref="1905TRI">TRI</a>.<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo9isSGPRRegERKNS_19MachineRegisterInfoEj" title='llvm::SIRegisterInfo::isSGPRReg' data-ref="_ZNK4llvm14SIRegisterInfo9isSGPRRegERKNS_19MachineRegisterInfoEj">isSGPRReg</a>(<a class="local col4 ref" href="#1904MRI" title='MRI' data-ref="1904MRI">MRI</a>, <a class="local col6 ref" href="#1906Reg" title='Reg' data-ref="1906Reg">Reg</a>))</td></tr>
<tr><th id="10132">10132</th><td>          <b>return</b> <b>true</b>;</td></tr>
<tr><th id="10133">10133</th><td>        <i>// Formal arguments of non-entry functions</i></td></tr>
<tr><th id="10134">10134</th><td><i>        // are conservatively considered divergent</i></td></tr>
<tr><th id="10135">10135</th><td>        <b>else</b> <b>if</b> (!<span class="namespace">AMDGPU::</span><a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU17isEntryFunctionCCEj" title='llvm::AMDGPU::isEntryFunctionCC' data-ref="_ZN4llvm6AMDGPU17isEntryFunctionCCEj">isEntryFunctionCC</a>(<a class="local col9 ref" href="#1899FLI" title='FLI' data-ref="1899FLI">FLI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::Fn" title='llvm::FunctionLoweringInfo::Fn' data-ref="llvm::FunctionLoweringInfo::Fn">Fn</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>()))</td></tr>
<tr><th id="10136">10136</th><td>          <b>return</b> <b>true</b>;</td></tr>
<tr><th id="10137">10137</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="10138">10138</th><td>      }</td></tr>
<tr><th id="10139">10139</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col7 decl" id="1907V" title='V' data-type='const llvm::Value *' data-ref="1907V">V</dfn> = <a class="local col9 ref" href="#1899FLI" title='FLI' data-ref="1899FLI">FLI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#_ZN4llvm20FunctionLoweringInfo22getValueFromVirtualRegEj" title='llvm::FunctionLoweringInfo::getValueFromVirtualReg' data-ref="_ZN4llvm20FunctionLoweringInfo22getValueFromVirtualRegEj">getValueFromVirtualReg</a>(<a class="local col6 ref" href="#1906Reg" title='Reg' data-ref="1906Reg">Reg</a>);</td></tr>
<tr><th id="10140">10140</th><td>      <b>if</b> (<a class="local col7 ref" href="#1907V" title='V' data-ref="1907V">V</a>)</td></tr>
<tr><th id="10141">10141</th><td>        <b>return</b> <a class="local col0 ref" href="#1900KDA" title='KDA' data-ref="1900KDA">KDA</a>-&gt;<a class="ref" href="../../../include/llvm/Analysis/LegacyDivergenceAnalysis.h.html#_ZNK4llvm24LegacyDivergenceAnalysis11isDivergentEPKNS_5ValueE" title='llvm::LegacyDivergenceAnalysis::isDivergent' data-ref="_ZNK4llvm24LegacyDivergenceAnalysis11isDivergentEPKNS_5ValueE">isDivergent</a>(<a class="local col7 ref" href="#1907V" title='V' data-ref="1907V">V</a>);</td></tr>
<tr><th id="10142">10142</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Reg == FLI-&gt;DemoteRegister || isCopyFromRegOfInlineAsm(N)) ? void (0) : __assert_fail (&quot;Reg == FLI-&gt;DemoteRegister || isCopyFromRegOfInlineAsm(N)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIISelLowering.cpp&quot;, 10142, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#1906Reg" title='Reg' data-ref="1906Reg">Reg</a> == <a class="local col9 ref" href="#1899FLI" title='FLI' data-ref="1899FLI">FLI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::DemoteRegister" title='llvm::FunctionLoweringInfo::DemoteRegister' data-ref="llvm::FunctionLoweringInfo::DemoteRegister">DemoteRegister</a> || <a class="ref" href="#_ZL24isCopyFromRegOfInlineAsmPKN4llvm6SDNodeE" title='isCopyFromRegOfInlineAsm' data-ref="_ZL24isCopyFromRegOfInlineAsmPKN4llvm6SDNodeE">isCopyFromRegOfInlineAsm</a>(<a class="local col8 ref" href="#1898N" title='N' data-ref="1898N">N</a>));</td></tr>
<tr><th id="10143">10143</th><td>      <b>return</b> !<a class="local col5 ref" href="#1905TRI" title='TRI' data-ref="1905TRI">TRI</a>.<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo9isSGPRRegERKNS_19MachineRegisterInfoEj" title='llvm::SIRegisterInfo::isSGPRReg' data-ref="_ZNK4llvm14SIRegisterInfo9isSGPRRegERKNS_19MachineRegisterInfoEj">isSGPRReg</a>(<a class="local col4 ref" href="#1904MRI" title='MRI' data-ref="1904MRI">MRI</a>, <a class="local col6 ref" href="#1906Reg" title='Reg' data-ref="1906Reg">Reg</a>);</td></tr>
<tr><th id="10144">10144</th><td>    }</td></tr>
<tr><th id="10145">10145</th><td>    <b>break</b>;</td></tr>
<tr><th id="10146">10146</th><td>    <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::LOAD" title='llvm::ISD::NodeType::LOAD' data-ref="llvm::ISD::NodeType::LOAD">LOAD</a>: {</td></tr>
<tr><th id="10147">10147</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::LoadSDNode" title='llvm::LoadSDNode' data-ref="llvm::LoadSDNode">LoadSDNode</a> *<dfn class="local col8 decl" id="1908L" title='L' data-type='const llvm::LoadSDNode *' data-ref="1908L">L</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::LoadSDNode" title='llvm::LoadSDNode' data-ref="llvm::LoadSDNode">LoadSDNode</a>&gt;(<a class="local col8 ref" href="#1898N" title='N' data-ref="1898N">N</a>);</td></tr>
<tr><th id="10148">10148</th><td>      <em>unsigned</em> <dfn class="local col9 decl" id="1909AS" title='AS' data-type='unsigned int' data-ref="1909AS">AS</dfn> = <a class="local col8 ref" href="#1908L" title='L' data-ref="1908L">L</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm9MemSDNode15getAddressSpaceEv" title='llvm::MemSDNode::getAddressSpace' data-ref="_ZNK4llvm9MemSDNode15getAddressSpaceEv">getAddressSpace</a>();</td></tr>
<tr><th id="10149">10149</th><td>      <i>// A flat load may access private memory.</i></td></tr>
<tr><th id="10150">10150</th><td>      <b>return</b> <a class="local col9 ref" href="#1909AS" title='AS' data-ref="1909AS">AS</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::PRIVATE_ADDRESS" title='AMDGPUAS::PRIVATE_ADDRESS' data-ref="AMDGPUAS::PRIVATE_ADDRESS">PRIVATE_ADDRESS</a> || <a class="local col9 ref" href="#1909AS" title='AS' data-ref="1909AS">AS</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::FLAT_ADDRESS" title='AMDGPUAS::FLAT_ADDRESS' data-ref="AMDGPUAS::FLAT_ADDRESS">FLAT_ADDRESS</a>;</td></tr>
<tr><th id="10151">10151</th><td>    } <b>break</b>;</td></tr>
<tr><th id="10152">10152</th><td>    <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::CALLSEQ_END" title='llvm::ISD::NodeType::CALLSEQ_END' data-ref="llvm::ISD::NodeType::CALLSEQ_END">CALLSEQ_END</a>:</td></tr>
<tr><th id="10153">10153</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="10154">10154</th><td>    <b>break</b>;</td></tr>
<tr><th id="10155">10155</th><td>    <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INTRINSIC_WO_CHAIN" title='llvm::ISD::NodeType::INTRINSIC_WO_CHAIN' data-ref="llvm::ISD::NodeType::INTRINSIC_WO_CHAIN">INTRINSIC_WO_CHAIN</a>:</td></tr>
<tr><th id="10156">10156</th><td>    {</td></tr>
<tr><th id="10157">10157</th><td></td></tr>
<tr><th id="10158">10158</th><td>    }</td></tr>
<tr><th id="10159">10159</th><td>      <b>return</b> <span class="namespace">AMDGPU::</span><a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU29isIntrinsicSourceOfDivergenceEj" title='llvm::AMDGPU::isIntrinsicSourceOfDivergence' data-ref="_ZN4llvm6AMDGPU29isIntrinsicSourceOfDivergenceEj">isIntrinsicSourceOfDivergence</a>(</td></tr>
<tr><th id="10160">10160</th><td>      <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERKT0_" title='llvm::cast' data-ref="_ZN4llvm4castERKT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col8 ref" href="#1898N" title='N' data-ref="1898N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>))-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>());</td></tr>
<tr><th id="10161">10161</th><td>    <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INTRINSIC_W_CHAIN" title='llvm::ISD::NodeType::INTRINSIC_W_CHAIN' data-ref="llvm::ISD::NodeType::INTRINSIC_W_CHAIN">INTRINSIC_W_CHAIN</a>:</td></tr>
<tr><th id="10162">10162</th><td>      <b>return</b> <span class="namespace">AMDGPU::</span><a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU29isIntrinsicSourceOfDivergenceEj" title='llvm::AMDGPU::isIntrinsicSourceOfDivergence' data-ref="_ZN4llvm6AMDGPU29isIntrinsicSourceOfDivergenceEj">isIntrinsicSourceOfDivergence</a>(</td></tr>
<tr><th id="10163">10163</th><td>      <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERKT0_" title='llvm::cast' data-ref="_ZN4llvm4castERKT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col8 ref" href="#1898N" title='N' data-ref="1898N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>))-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>());</td></tr>
<tr><th id="10164">10164</th><td>    <i>// In some cases intrinsics that are a source of divergence have been</i></td></tr>
<tr><th id="10165">10165</th><td><i>    // lowered to AMDGPUISD so we also need to check those too.</i></td></tr>
<tr><th id="10166">10166</th><td>    <b>case</b> <span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::INTERP_MOV" title='llvm::AMDGPUISD::NodeType::INTERP_MOV' data-ref="llvm::AMDGPUISD::NodeType::INTERP_MOV">INTERP_MOV</a>:</td></tr>
<tr><th id="10167">10167</th><td>    <b>case</b> <span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::INTERP_P1" title='llvm::AMDGPUISD::NodeType::INTERP_P1' data-ref="llvm::AMDGPUISD::NodeType::INTERP_P1">INTERP_P1</a>:</td></tr>
<tr><th id="10168">10168</th><td>    <b>case</b> <span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::INTERP_P2" title='llvm::AMDGPUISD::NodeType::INTERP_P2' data-ref="llvm::AMDGPUISD::NodeType::INTERP_P2">INTERP_P2</a>:</td></tr>
<tr><th id="10169">10169</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="10170">10170</th><td>  }</td></tr>
<tr><th id="10171">10171</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="10172">10172</th><td>}</td></tr>
<tr><th id="10173">10173</th><td></td></tr>
<tr><th id="10174">10174</th><td><em>bool</em> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="decl def" id="_ZNK4llvm16SITargetLowering23denormalsEnabledForTypeENS_3EVTE" title='llvm::SITargetLowering::denormalsEnabledForType' data-ref="_ZNK4llvm16SITargetLowering23denormalsEnabledForTypeENS_3EVTE">denormalsEnabledForType</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col0 decl" id="1910VT" title='VT' data-type='llvm::EVT' data-ref="1910VT">VT</dfn>) <em>const</em> {</td></tr>
<tr><th id="10175">10175</th><td>  <b>switch</b> (<a class="local col0 ref" href="#1910VT" title='VT' data-ref="1910VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getScalarTypeEv" title='llvm::EVT::getScalarType' data-ref="_ZNK4llvm3EVT13getScalarTypeEv">getScalarType</a>().<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT11getSimpleVTEv" title='llvm::EVT::getSimpleVT' data-ref="_ZNK4llvm3EVT11getSimpleVTEv">getSimpleVT</a>().<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleTy" title='llvm::MVT::SimpleTy' data-ref="llvm::MVT::SimpleTy">SimpleTy</a>) {</td></tr>
<tr><th id="10176">10176</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a>:</td></tr>
<tr><th id="10177">10177</th><td>    <b>return</b> <span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">Subtarget</span>-&gt;hasFP32Denormals();</td></tr>
<tr><th id="10178">10178</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a>:</td></tr>
<tr><th id="10179">10179</th><td>    <b>return</b> <a class="member" href="SIISelLowering.h.html#llvm::SITargetLowering::Subtarget" title='llvm::SITargetLowering::Subtarget' data-ref="llvm::SITargetLowering::Subtarget">Subtarget</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget16hasFP64DenormalsEv" title='llvm::GCNSubtarget::hasFP64Denormals' data-ref="_ZNK4llvm12GCNSubtarget16hasFP64DenormalsEv">hasFP64Denormals</a>();</td></tr>
<tr><th id="10180">10180</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f16" title='llvm::MVT::SimpleValueType::f16' data-ref="llvm::MVT::SimpleValueType::f16">f16</a>:</td></tr>
<tr><th id="10181">10181</th><td>    <b>return</b> <a class="member" href="SIISelLowering.h.html#llvm::SITargetLowering::Subtarget" title='llvm::SITargetLowering::Subtarget' data-ref="llvm::SITargetLowering::Subtarget">Subtarget</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget16hasFP16DenormalsEv" title='llvm::GCNSubtarget::hasFP16Denormals' data-ref="_ZNK4llvm12GCNSubtarget16hasFP16DenormalsEv">hasFP16Denormals</a>();</td></tr>
<tr><th id="10182">10182</th><td>  <b>default</b>:</td></tr>
<tr><th id="10183">10183</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="10184">10184</th><td>  }</td></tr>
<tr><th id="10185">10185</th><td>}</td></tr>
<tr><th id="10186">10186</th><td></td></tr>
<tr><th id="10187">10187</th><td><em>bool</em> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm16SITargetLowering28isKnownNeverNaNForTargetNodeENS_7SDValueERKNS_12SelectionDAGEbj" title='llvm::SITargetLowering::isKnownNeverNaNForTargetNode' data-ref="_ZNK4llvm16SITargetLowering28isKnownNeverNaNForTargetNodeENS_7SDValueERKNS_12SelectionDAGEbj">isKnownNeverNaNForTargetNode</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="1911Op" title='Op' data-type='llvm::SDValue' data-ref="1911Op">Op</dfn>,</td></tr>
<tr><th id="10188">10188</th><td>                                                    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col2 decl" id="1912DAG" title='DAG' data-type='const llvm::SelectionDAG &amp;' data-ref="1912DAG">DAG</dfn>,</td></tr>
<tr><th id="10189">10189</th><td>                                                    <em>bool</em> <dfn class="local col3 decl" id="1913SNaN" title='SNaN' data-type='bool' data-ref="1913SNaN">SNaN</dfn>,</td></tr>
<tr><th id="10190">10190</th><td>                                                    <em>unsigned</em> <dfn class="local col4 decl" id="1914Depth" title='Depth' data-type='unsigned int' data-ref="1914Depth">Depth</dfn>) <em>const</em> {</td></tr>
<tr><th id="10191">10191</th><td>  <b>if</b> (<a class="local col1 ref" href="#1911Op" title='Op' data-ref="1911Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPUISD::</span><a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::CLAMP" title='llvm::AMDGPUISD::NodeType::CLAMP' data-ref="llvm::AMDGPUISD::NodeType::CLAMP">CLAMP</a>) {</td></tr>
<tr><th id="10192">10192</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="1915MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="1915MF">MF</dfn> = <a class="local col2 ref" href="#1912DAG" title='DAG' data-ref="1912DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG18getMachineFunctionEv" title='llvm::SelectionDAG::getMachineFunction' data-ref="_ZNK4llvm12SelectionDAG18getMachineFunctionEv">getMachineFunction</a>();</td></tr>
<tr><th id="10193">10193</th><td>    <em>const</em> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col6 decl" id="1916Info" title='Info' data-type='const llvm::SIMachineFunctionInfo *' data-ref="1916Info">Info</dfn> = <a class="local col5 ref" href="#1915MF" title='MF' data-ref="1915MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZNK4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="10194">10194</th><td></td></tr>
<tr><th id="10195">10195</th><td>    <b>if</b> (<a class="local col6 ref" href="#1916Info" title='Info' data-ref="1916Info">Info</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo7getModeEv" title='llvm::SIMachineFunctionInfo::getMode' data-ref="_ZNK4llvm21SIMachineFunctionInfo7getModeEv">getMode</a>().<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::SIModeRegisterDefaults::DX10Clamp" title='llvm::AMDGPU::SIModeRegisterDefaults::DX10Clamp' data-ref="llvm::AMDGPU::SIModeRegisterDefaults::DX10Clamp">DX10Clamp</a>)</td></tr>
<tr><th id="10196">10196</th><td>      <b>return</b> <b>true</b>; <i>// Clamped to 0.</i></td></tr>
<tr><th id="10197">10197</th><td>    <b>return</b> <a class="local col2 ref" href="#1912DAG" title='DAG' data-ref="1912DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG15isKnownNeverNaNENS_7SDValueEbj" title='llvm::SelectionDAG::isKnownNeverNaN' data-ref="_ZNK4llvm12SelectionDAG15isKnownNeverNaNENS_7SDValueEbj">isKnownNeverNaN</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#1911Op" title='Op' data-ref="1911Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>), <a class="local col3 ref" href="#1913SNaN" title='SNaN' data-ref="1913SNaN">SNaN</a>, <a class="local col4 ref" href="#1914Depth" title='Depth' data-ref="1914Depth">Depth</a> + <var>1</var>);</td></tr>
<tr><th id="10198">10198</th><td>  }</td></tr>
<tr><th id="10199">10199</th><td></td></tr>
<tr><th id="10200">10200</th><td>  <b>return</b> <a class="type" href="AMDGPUISelLowering.h.html#llvm::AMDGPUTargetLowering" title='llvm::AMDGPUTargetLowering' data-ref="llvm::AMDGPUTargetLowering">AMDGPUTargetLowering</a>::<a class="virtual member" href="AMDGPUISelLowering.h.html#_ZNK4llvm20AMDGPUTargetLowering28isKnownNeverNaNForTargetNodeENS_7SDValueERKNS_12SelectionDAGEbj" title='llvm::AMDGPUTargetLowering::isKnownNeverNaNForTargetNode' data-ref="_ZNK4llvm20AMDGPUTargetLowering28isKnownNeverNaNForTargetNodeENS_7SDValueERKNS_12SelectionDAGEbj">isKnownNeverNaNForTargetNode</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#1911Op" title='Op' data-ref="1911Op">Op</a>, <a class="local col2 ref" href="#1912DAG" title='DAG' data-ref="1912DAG">DAG</a>,</td></tr>
<tr><th id="10201">10201</th><td>                                                            <a class="local col3 ref" href="#1913SNaN" title='SNaN' data-ref="1913SNaN">SNaN</a>, <a class="local col4 ref" href="#1914Depth" title='Depth' data-ref="1914Depth">Depth</a>);</td></tr>
<tr><th id="10202">10202</th><td>}</td></tr>
<tr><th id="10203">10203</th><td></td></tr>
<tr><th id="10204">10204</th><td><a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering">TargetLowering</a>::<a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::AtomicExpansionKind" title='llvm::TargetLoweringBase::AtomicExpansionKind' data-ref="llvm::TargetLoweringBase::AtomicExpansionKind">AtomicExpansionKind</a></td></tr>
<tr><th id="10205">10205</th><td><a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm16SITargetLowering25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE" title='llvm::SITargetLowering::shouldExpandAtomicRMWInIR' data-ref="_ZNK4llvm16SITargetLowering25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE">shouldExpandAtomicRMWInIR</dfn>(<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::AtomicRMWInst" title='llvm::AtomicRMWInst' data-ref="llvm::AtomicRMWInst">AtomicRMWInst</a> *<dfn class="local col7 decl" id="1917RMW" title='RMW' data-type='llvm::AtomicRMWInst *' data-ref="1917RMW">RMW</dfn>) <em>const</em> {</td></tr>
<tr><th id="10206">10206</th><td>  <b>switch</b> (<a class="local col7 ref" href="#1917RMW" title='RMW' data-ref="1917RMW">RMW</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm13AtomicRMWInst12getOperationEv" title='llvm::AtomicRMWInst::getOperation' data-ref="_ZNK4llvm13AtomicRMWInst12getOperationEv">getOperation</a>()) {</td></tr>
<tr><th id="10207">10207</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::AtomicRMWInst" title='llvm::AtomicRMWInst' data-ref="llvm::AtomicRMWInst">AtomicRMWInst</a>::<a class="enum" href="../../../include/llvm/IR/Instructions.h.html#llvm::AtomicRMWInst::BinOp::FAdd" title='llvm::AtomicRMWInst::BinOp::FAdd' data-ref="llvm::AtomicRMWInst::BinOp::FAdd">FAdd</a>: {</td></tr>
<tr><th id="10208">10208</th><td>    <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col8 decl" id="1918Ty" title='Ty' data-type='llvm::Type *' data-ref="1918Ty">Ty</dfn> = <a class="local col7 ref" href="#1917RMW" title='RMW' data-ref="1917RMW">RMW</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>();</td></tr>
<tr><th id="10209">10209</th><td></td></tr>
<tr><th id="10210">10210</th><td>    <i>// We don't have a way to support 16-bit atomics now, so just leave them</i></td></tr>
<tr><th id="10211">10211</th><td><i>    // as-is.</i></td></tr>
<tr><th id="10212">10212</th><td>    <b>if</b> (<a class="local col8 ref" href="#1918Ty" title='Ty' data-ref="1918Ty">Ty</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type8isHalfTyEv" title='llvm::Type::isHalfTy' data-ref="_ZNK4llvm4Type8isHalfTyEv">isHalfTy</a>())</td></tr>
<tr><th id="10213">10213</th><td>      <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::AtomicExpansionKind" title='llvm::TargetLoweringBase::AtomicExpansionKind' data-ref="llvm::TargetLoweringBase::AtomicExpansionKind">AtomicExpansionKind</a>::<a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::AtomicExpansionKind::None" title='llvm::TargetLoweringBase::AtomicExpansionKind::None' data-ref="llvm::TargetLoweringBase::AtomicExpansionKind::None">None</a>;</td></tr>
<tr><th id="10214">10214</th><td></td></tr>
<tr><th id="10215">10215</th><td>    <b>if</b> (!<a class="local col8 ref" href="#1918Ty" title='Ty' data-ref="1918Ty">Ty</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type9isFloatTyEv" title='llvm::Type::isFloatTy' data-ref="_ZNK4llvm4Type9isFloatTyEv">isFloatTy</a>())</td></tr>
<tr><th id="10216">10216</th><td>      <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::AtomicExpansionKind" title='llvm::TargetLoweringBase::AtomicExpansionKind' data-ref="llvm::TargetLoweringBase::AtomicExpansionKind">AtomicExpansionKind</a>::<a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::AtomicExpansionKind::CmpXChg" title='llvm::TargetLoweringBase::AtomicExpansionKind::CmpXChg' data-ref="llvm::TargetLoweringBase::AtomicExpansionKind::CmpXChg">CmpXChg</a>;</td></tr>
<tr><th id="10217">10217</th><td></td></tr>
<tr><th id="10218">10218</th><td>    <i>// TODO: Do have these for flat. Older targets also had them for buffers.</i></td></tr>
<tr><th id="10219">10219</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="1919AS" title='AS' data-type='unsigned int' data-ref="1919AS">AS</dfn> = <a class="local col7 ref" href="#1917RMW" title='RMW' data-ref="1917RMW">RMW</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm13AtomicRMWInst22getPointerAddressSpaceEv" title='llvm::AtomicRMWInst::getPointerAddressSpace' data-ref="_ZNK4llvm13AtomicRMWInst22getPointerAddressSpaceEv">getPointerAddressSpace</a>();</td></tr>
<tr><th id="10220">10220</th><td>    <b>return</b> (<a class="local col9 ref" href="#1919AS" title='AS' data-ref="1919AS">AS</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::LOCAL_ADDRESS" title='AMDGPUAS::LOCAL_ADDRESS' data-ref="AMDGPUAS::LOCAL_ADDRESS">LOCAL_ADDRESS</a> &amp;&amp; <a class="member" href="SIISelLowering.h.html#llvm::SITargetLowering::Subtarget" title='llvm::SITargetLowering::Subtarget' data-ref="llvm::SITargetLowering::Subtarget">Subtarget</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget15hasLDSFPAtomicsEv" title='llvm::GCNSubtarget::hasLDSFPAtomics' data-ref="_ZNK4llvm12GCNSubtarget15hasLDSFPAtomicsEv">hasLDSFPAtomics</a>()) ?</td></tr>
<tr><th id="10221">10221</th><td>      <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::AtomicExpansionKind" title='llvm::TargetLoweringBase::AtomicExpansionKind' data-ref="llvm::TargetLoweringBase::AtomicExpansionKind">AtomicExpansionKind</a>::<a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::AtomicExpansionKind::None" title='llvm::TargetLoweringBase::AtomicExpansionKind::None' data-ref="llvm::TargetLoweringBase::AtomicExpansionKind::None">None</a> : <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::AtomicExpansionKind" title='llvm::TargetLoweringBase::AtomicExpansionKind' data-ref="llvm::TargetLoweringBase::AtomicExpansionKind">AtomicExpansionKind</a>::<a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::AtomicExpansionKind::CmpXChg" title='llvm::TargetLoweringBase::AtomicExpansionKind::CmpXChg' data-ref="llvm::TargetLoweringBase::AtomicExpansionKind::CmpXChg">CmpXChg</a>;</td></tr>
<tr><th id="10222">10222</th><td>  }</td></tr>
<tr><th id="10223">10223</th><td>  <b>default</b>:</td></tr>
<tr><th id="10224">10224</th><td>    <b>break</b>;</td></tr>
<tr><th id="10225">10225</th><td>  }</td></tr>
<tr><th id="10226">10226</th><td></td></tr>
<tr><th id="10227">10227</th><td>  <b>return</b> <a class="type" href="AMDGPUISelLowering.h.html#llvm::AMDGPUTargetLowering" title='llvm::AMDGPUTargetLowering' data-ref="llvm::AMDGPUTargetLowering">AMDGPUTargetLowering</a>::<a class="virtual member" href="AMDGPUISelLowering.h.html#_ZNK4llvm20AMDGPUTargetLowering25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE" title='llvm::AMDGPUTargetLowering::shouldExpandAtomicRMWInIR' data-ref="_ZNK4llvm20AMDGPUTargetLowering25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE">shouldExpandAtomicRMWInIR</a>(<a class="local col7 ref" href="#1917RMW" title='RMW' data-ref="1917RMW">RMW</a>);</td></tr>
<tr><th id="10228">10228</th><td>}</td></tr>
<tr><th id="10229">10229</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
