

================================================================
== Vitis HLS Report for 'harris'
================================================================
* Date:           Sun Nov 13 19:18:48 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        hls_harris_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.00 ns|  4.371 ns|     1.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+----------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline |
    |   min   |   max   |    min    |    max    |  min |  max |   Type   |
    +---------+---------+-----------+-----------+------+------+----------+
    |     2240|     2240|  13.440 us|  13.440 us|  2205|  2205|  dataflow|
    +---------+---------+-----------+-----------+------+------+----------+

    + Detail: 
        * Instance: 
        +-----------------+--------------+---------+---------+-----------+-----------+------+------+----------+
        |                 |              |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline |
        |     Instance    |    Module    |   min   |   max   |    min    |    max    |  min |  max |   Type   |
        +-----------------+--------------+---------+---------+-----------+-----------+------+------+----------+
        |read_input_U0    |read_input    |     2051|     2051|  12.306 us|  12.306 us|  2051|  2051|        no|
        |sobel_U0         |sobel         |     2060|     2060|  12.360 us|  12.360 us|  2060|  2060|        no|
        |filter_U0        |filter        |     2188|     2188|  13.128 us|  13.128 us|  2189|  2189|  dataflow|
        |entry_proc_U0    |entry_proc    |        0|        0|       0 ns|       0 ns|     0|     0|        no|
        |response_U0      |response      |     2164|     2164|  12.984 us|  12.984 us|  2164|  2164|        no|
        |findCorner_U0    |findCorner    |     2204|     2204|  13.224 us|  13.224 us|  2204|  2204|        no|
        |write_result_U0  |write_result  |     2051|     2051|  12.306 us|  12.306 us|  2051|  2051|        no|
        +-----------------+--------------+---------+---------+-----------+-----------+------+------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     12|    -|
|FIFO             |      135|    -|    1521|    787|    -|
|Instance         |      110|  160|   54059|  17488|    0|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     18|    -|
|Register         |        -|    -|       2|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      245|  160|   55582|  18305|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       87|   72|      52|     34|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------+--------------+---------+----+-------+------+-----+
    |     Instance    |    Module    | BRAM_18K| DSP|   FF  |  LUT | URAM|
    +-----------------+--------------+---------+----+-------+------+-----+
    |entry_proc_U0    |entry_proc    |        0|   0|      3|    29|    0|
    |filter_U0        |filter        |       66|   0|  25710|  9431|    0|
    |findCorner_U0    |findCorner    |       22|   0|   4462|  1967|    0|
    |read_input_U0    |read_input    |        0|   0|    277|    80|    0|
    |response_U0      |response      |        0|  88|  11349|  2621|    0|
    |sobel_U0         |sobel         |       22|  72|  11960|  3289|    0|
    |write_result_U0  |write_result  |        0|   0|    298|    71|    0|
    +-----------------+--------------+---------+----+-------+------+-----+
    |Total            |              |      110| 160|  54059| 17488|    0|
    +-----------------+--------------+---------+----+-------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-------------+---------+-----+----+-----+------+-----+---------+
    |     Name    | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-------------+---------+-----+----+-----+------+-----+---------+
    |GxxStream_U  |       15|  158|   0|    -|    16|  256|     4096|
    |GxyStream_U  |       15|  158|   0|    -|    16|  256|     4096|
    |GyyStream_U  |       15|  158|   0|    -|    16|  256|     4096|
    |RStream_U    |       15|  158|   0|    -|    16|  256|     4096|
    |SxxStream_U  |       15|  158|   0|    -|    16|  256|     4096|
    |SxyStream_U  |       15|  158|   0|    -|    16|  256|     4096|
    |SyyStream_U  |       15|  158|   0|    -|    16|  256|     4096|
    |alpha_c_U    |        0|   99|   0|    -|     5|   64|      320|
    |inStream_U   |       15|  158|   0|    -|    16|  256|     4096|
    |outStream_U  |       15|  158|   0|    -|    16|  256|     4096|
    +-------------+---------+-----+----+-----+------+-----+---------+
    |Total        |      135| 1521|   0|    0|   149| 2368|    37184|
    +-------------+---------+-----+----+-----+------+-----+---------+

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |ap_idle                         |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                   |       and|   0|  0|   2|           1|           1|
    |entry_proc_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |read_input_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |ap_sync_entry_proc_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_read_input_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0|  12|           6|           6|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_entry_proc_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_read_input_U0_ap_ready  |   9|          2|    1|          2|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               |  18|          4|    2|          4|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+---+----+-----+-----------+
    |                Name                | FF| LUT| Bits| Const Bits|
    +------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_entry_proc_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_read_input_U0_ap_ready  |  1|   0|    1|          0|
    +------------------------------------+---+----+-----+-----------+
    |Total                               |  2|   0|    2|          0|
    +------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+---------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|    Protocol   | Source Object|    C Type    |
+-----------------+-----+-----+---------------+--------------+--------------+
|imgSrc_address0  |  out|   11|      ap_memory|        imgSrc|         array|
|imgSrc_ce0       |  out|    1|      ap_memory|        imgSrc|         array|
|imgSrc_d0        |  out|  256|      ap_memory|        imgSrc|         array|
|imgSrc_q0        |   in|  256|      ap_memory|        imgSrc|         array|
|imgSrc_we0       |  out|    1|      ap_memory|        imgSrc|         array|
|imgSrc_address1  |  out|   11|      ap_memory|        imgSrc|         array|
|imgSrc_ce1       |  out|    1|      ap_memory|        imgSrc|         array|
|imgSrc_d1        |  out|  256|      ap_memory|        imgSrc|         array|
|imgSrc_q1        |   in|  256|      ap_memory|        imgSrc|         array|
|imgSrc_we1       |  out|    1|      ap_memory|        imgSrc|         array|
|imgDst_address0  |  out|   11|      ap_memory|        imgDst|         array|
|imgDst_ce0       |  out|    1|      ap_memory|        imgDst|         array|
|imgDst_d0        |  out|  256|      ap_memory|        imgDst|         array|
|imgDst_q0        |   in|  256|      ap_memory|        imgDst|         array|
|imgDst_we0       |  out|    1|      ap_memory|        imgDst|         array|
|imgDst_address1  |  out|   11|      ap_memory|        imgDst|         array|
|imgDst_ce1       |  out|    1|      ap_memory|        imgDst|         array|
|imgDst_d1        |  out|  256|      ap_memory|        imgDst|         array|
|imgDst_q1        |   in|  256|      ap_memory|        imgDst|         array|
|imgDst_we1       |  out|    1|      ap_memory|        imgDst|         array|
|alpha            |   in|   64|        ap_none|         alpha|        scalar|
|ap_clk           |   in|    1|  ap_ctrl_chain|        harris|  return value|
|ap_rst           |   in|    1|  ap_ctrl_chain|        harris|  return value|
|ap_start         |   in|    1|  ap_ctrl_chain|        harris|  return value|
|ap_done          |  out|    1|  ap_ctrl_chain|        harris|  return value|
|ap_ready         |  out|    1|  ap_ctrl_chain|        harris|  return value|
|ap_idle          |  out|    1|  ap_ctrl_chain|        harris|  return value|
|ap_continue      |   in|    1|  ap_ctrl_chain|        harris|  return value|
+-----------------+-----+-----+---------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%alpha_c = alloca i64 1"   --->   Operation 13 'alloca' 'alpha_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 5> <FIFO>
ST_1 : Operation 14 [2/2] (0.00ns)   --->   "%call_ln482 = call void @read_input, i256 %imgSrc, i256 %inStream" [harris.cpp:482]   --->   Operation 14 'call' 'call_ln482' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 15 [1/2] (0.00ns)   --->   "%call_ln482 = call void @read_input, i256 %imgSrc, i256 %inStream" [harris.cpp:482]   --->   Operation 15 'call' 'call_ln482' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 16 [2/2] (0.00ns)   --->   "%call_ln483 = call void @sobel, i256 %GxxStream, i256 %GyyStream, i256 %GxyStream, i256 %inStream" [harris.cpp:483]   --->   Operation 16 'call' 'call_ln483' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 17 [1/2] (0.00ns)   --->   "%call_ln483 = call void @sobel, i256 %GxxStream, i256 %GyyStream, i256 %GxyStream, i256 %inStream" [harris.cpp:483]   --->   Operation 17 'call' 'call_ln483' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 18 [2/2] (0.00ns)   --->   "%call_ln484 = call void @filter, i256 %GxxStream, i256 %SxxStream, i256 %GyyStream, i256 %SyyStream, i256 %GxyStream, i256 %SxyStream" [harris.cpp:484]   --->   Operation 18 'call' 'call_ln484' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 2.19>
ST_6 : Operation 19 [1/1] (0.00ns)   --->   "%alpha_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %alpha"   --->   Operation 19 'read' 'alpha_read' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 20 [1/1] (2.19ns)   --->   "%call_ln0 = call void @entry_proc, i64 %alpha_read, i64 %alpha_c"   --->   Operation 20 'call' 'call_ln0' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 21 [1/2] (0.00ns)   --->   "%call_ln484 = call void @filter, i256 %GxxStream, i256 %SxxStream, i256 %GyyStream, i256 %SyyStream, i256 %GxyStream, i256 %SxyStream" [harris.cpp:484]   --->   Operation 21 'call' 'call_ln484' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 22 [2/2] (0.00ns)   --->   "%call_ln485 = call void @response, i64 %alpha_c, i256 %SxxStream, i256 %SyyStream, i256 %SxyStream, i256 %RStream" [harris.cpp:485]   --->   Operation 22 'call' 'call_ln485' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 23 [1/2] (0.00ns)   --->   "%call_ln485 = call void @response, i64 %alpha_c, i256 %SxxStream, i256 %SyyStream, i256 %SxyStream, i256 %RStream" [harris.cpp:485]   --->   Operation 23 'call' 'call_ln485' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 24 [2/2] (0.00ns)   --->   "%call_ln486 = call void @findCorner, i256 %RStream, i256 %outStream" [harris.cpp:486]   --->   Operation 24 'call' 'call_ln486' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 25 [1/2] (0.00ns)   --->   "%call_ln486 = call void @findCorner, i256 %RStream, i256 %outStream" [harris.cpp:486]   --->   Operation 25 'call' 'call_ln486' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 26 [2/2] (0.00ns)   --->   "%call_ln487 = call void @write_result, i256 %imgDst, i256 %outStream" [harris.cpp:487]   --->   Operation 26 'call' 'call_ln487' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 27 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @alpha_c_str, i32 1, void @p_str, void @p_str, i32 5, i32 0, i64 %alpha_c, i64 %alpha_c"   --->   Operation 27 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %alpha_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 29 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_4"   --->   Operation 29 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 30 [1/1] (0.00ns)   --->   "%empty_41 = specchannel i32 @_ssdm_op_SpecChannel, void @GxxStream_str, i32 1, void @p_str, void @p_str, i32 16, i32 16, i256 %GxxStream, i256 %GxxStream"   --->   Operation 30 'specchannel' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 31 [1/1] (0.00ns)   --->   "%empty_42 = specchannel i32 @_ssdm_op_SpecChannel, void @GxyStream_str, i32 1, void @p_str, void @p_str, i32 16, i32 16, i256 %GxyStream, i256 %GxyStream"   --->   Operation 31 'specchannel' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 32 [1/1] (0.00ns)   --->   "%empty_43 = specchannel i32 @_ssdm_op_SpecChannel, void @GyyStream_str, i32 1, void @p_str, void @p_str, i32 16, i32 16, i256 %GyyStream, i256 %GyyStream"   --->   Operation 32 'specchannel' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 33 [1/1] (0.00ns)   --->   "%empty_44 = specchannel i32 @_ssdm_op_SpecChannel, void @RStream_str, i32 1, void @p_str, void @p_str, i32 16, i32 16, i256 %RStream, i256 %RStream"   --->   Operation 33 'specchannel' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 34 [1/1] (0.00ns)   --->   "%empty_45 = specchannel i32 @_ssdm_op_SpecChannel, void @SxxStream_str, i32 1, void @p_str, void @p_str, i32 16, i32 16, i256 %SxxStream, i256 %SxxStream"   --->   Operation 34 'specchannel' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 35 [1/1] (0.00ns)   --->   "%empty_46 = specchannel i32 @_ssdm_op_SpecChannel, void @SxyStream_str, i32 1, void @p_str, void @p_str, i32 16, i32 16, i256 %SxyStream, i256 %SxyStream"   --->   Operation 35 'specchannel' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 36 [1/1] (0.00ns)   --->   "%empty_47 = specchannel i32 @_ssdm_op_SpecChannel, void @SyyStream_str, i32 1, void @p_str, void @p_str, i32 16, i32 16, i256 %SyyStream, i256 %SyyStream"   --->   Operation 36 'specchannel' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 37 [1/1] (0.00ns)   --->   "%empty_48 = specchannel i32 @_ssdm_op_SpecChannel, void @inStream_str, i32 1, void @p_str, void @p_str, i32 16, i32 16, i256 %inStream, i256 %inStream"   --->   Operation 37 'specchannel' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 38 [1/1] (0.00ns)   --->   "%empty_49 = specchannel i32 @_ssdm_op_SpecChannel, void @outStream_str, i32 1, void @p_str, void @p_str, i32 16, i32 16, i256 %outStream, i256 %outStream"   --->   Operation 38 'specchannel' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 39 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_7"   --->   Operation 39 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_8, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %imgSrc, void @empty, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %imgSrc"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %imgDst, void @empty, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %imgDst"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %alpha"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %alpha, void @empty_5, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %inStream, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %GxxStream, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %GyyStream, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %GxyStream, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %SxxStream, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %SyyStream, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %SxyStream, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %RStream, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %outStream, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 56 [1/2] (0.00ns)   --->   "%call_ln487 = call void @write_result, i256 %imgDst, i256 %outStream" [harris.cpp:487]   --->   Operation 56 'call' 'call_ln487' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 57 [1/1] (0.00ns)   --->   "%ret_ln488 = ret" [harris.cpp:488]   --->   Operation 57 'ret' 'ret_ln488' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_chain:ce=0
Port [ imgSrc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ imgDst]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ alpha]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inStream]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ GxxStream]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ GyyStream]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ GxyStream]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ SxxStream]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ SyyStream]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ SxyStream]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ RStream]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ outStream]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
alpha_c                  (alloca              ) [ 0011111111111]
call_ln482               (call                ) [ 0000000000000]
call_ln483               (call                ) [ 0000000000000]
alpha_read               (read                ) [ 0000000000000]
call_ln0                 (call                ) [ 0000000000000]
call_ln484               (call                ) [ 0000000000000]
call_ln485               (call                ) [ 0000000000000]
call_ln486               (call                ) [ 0000000000000]
empty                    (specchannel         ) [ 0000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000]
specdataflowpipeline_ln0 (specdataflowpipeline) [ 0000000000000]
empty_41                 (specchannel         ) [ 0000000000000]
empty_42                 (specchannel         ) [ 0000000000000]
empty_43                 (specchannel         ) [ 0000000000000]
empty_44                 (specchannel         ) [ 0000000000000]
empty_45                 (specchannel         ) [ 0000000000000]
empty_46                 (specchannel         ) [ 0000000000000]
empty_47                 (specchannel         ) [ 0000000000000]
empty_48                 (specchannel         ) [ 0000000000000]
empty_49                 (specchannel         ) [ 0000000000000]
spectopmodule_ln0        (spectopmodule       ) [ 0000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000]
call_ln487               (call                ) [ 0000000000000]
ret_ln488                (ret                 ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="imgSrc">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgSrc"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="imgDst">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgDst"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="alpha">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alpha"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="inStream">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="GxxStream">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="GxxStream"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="GyyStream">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="GyyStream"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="GxyStream">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="GxyStream"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="SxxStream">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SxxStream"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="SyyStream">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SyyStream"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="SxyStream">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SxyStream"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="RStream">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RStream"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="outStream">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_input"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sobel"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filter"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="entry_proc"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="response"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="findCorner"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_result"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="alpha_c_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="GxxStream_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="GxyStream_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="GyyStream_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RStream_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="SxxStream_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="SxyStream_str"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="SyyStream_str"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_str"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="alpha_c_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="alpha_c/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="alpha_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="64" slack="0"/>
<pin id="106" dir="0" index="1" bw="64" slack="0"/>
<pin id="107" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="alpha_read/6 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_read_input_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="0" slack="0"/>
<pin id="112" dir="0" index="1" bw="256" slack="0"/>
<pin id="113" dir="0" index="2" bw="256" slack="0"/>
<pin id="114" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln482/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_sobel_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="256" slack="0"/>
<pin id="121" dir="0" index="2" bw="256" slack="0"/>
<pin id="122" dir="0" index="3" bw="256" slack="0"/>
<pin id="123" dir="0" index="4" bw="256" slack="0"/>
<pin id="124" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln483/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_filter_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="256" slack="0"/>
<pin id="133" dir="0" index="2" bw="256" slack="0"/>
<pin id="134" dir="0" index="3" bw="256" slack="0"/>
<pin id="135" dir="0" index="4" bw="256" slack="0"/>
<pin id="136" dir="0" index="5" bw="256" slack="0"/>
<pin id="137" dir="0" index="6" bw="256" slack="0"/>
<pin id="138" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln484/5 "/>
</bind>
</comp>

<comp id="146" class="1004" name="call_ln0_entry_proc_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="0" slack="0"/>
<pin id="148" dir="0" index="1" bw="64" slack="0"/>
<pin id="149" dir="0" index="2" bw="64" slack="5"/>
<pin id="150" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/6 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_response_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="0" slack="0"/>
<pin id="155" dir="0" index="1" bw="64" slack="6"/>
<pin id="156" dir="0" index="2" bw="256" slack="0"/>
<pin id="157" dir="0" index="3" bw="256" slack="0"/>
<pin id="158" dir="0" index="4" bw="256" slack="0"/>
<pin id="159" dir="0" index="5" bw="256" slack="0"/>
<pin id="160" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln485/7 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_findCorner_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="0" slack="0"/>
<pin id="168" dir="0" index="1" bw="256" slack="0"/>
<pin id="169" dir="0" index="2" bw="256" slack="0"/>
<pin id="170" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln486/9 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_write_result_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="0" slack="0"/>
<pin id="176" dir="0" index="1" bw="256" slack="0"/>
<pin id="177" dir="0" index="2" bw="256" slack="0"/>
<pin id="178" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln487/11 "/>
</bind>
</comp>

<comp id="182" class="1005" name="alpha_c_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="64" slack="5"/>
<pin id="184" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="alpha_c "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="103"><net_src comp="24" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="108"><net_src comp="32" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="26" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="0" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="117"><net_src comp="6" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="125"><net_src comp="28" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="126"><net_src comp="8" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="127"><net_src comp="10" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="128"><net_src comp="12" pin="0"/><net_sink comp="118" pin=3"/></net>

<net id="129"><net_src comp="6" pin="0"/><net_sink comp="118" pin=4"/></net>

<net id="139"><net_src comp="30" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="8" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="14" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="142"><net_src comp="10" pin="0"/><net_sink comp="130" pin=3"/></net>

<net id="143"><net_src comp="16" pin="0"/><net_sink comp="130" pin=4"/></net>

<net id="144"><net_src comp="12" pin="0"/><net_sink comp="130" pin=5"/></net>

<net id="145"><net_src comp="18" pin="0"/><net_sink comp="130" pin=6"/></net>

<net id="151"><net_src comp="34" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="104" pin="2"/><net_sink comp="146" pin=1"/></net>

<net id="161"><net_src comp="36" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="162"><net_src comp="14" pin="0"/><net_sink comp="153" pin=2"/></net>

<net id="163"><net_src comp="16" pin="0"/><net_sink comp="153" pin=3"/></net>

<net id="164"><net_src comp="18" pin="0"/><net_sink comp="153" pin=4"/></net>

<net id="165"><net_src comp="20" pin="0"/><net_sink comp="153" pin=5"/></net>

<net id="171"><net_src comp="38" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="20" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="173"><net_src comp="22" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="179"><net_src comp="40" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="2" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="181"><net_src comp="22" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="185"><net_src comp="100" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="187"><net_src comp="182" pin="1"/><net_sink comp="153" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: imgDst | {11 12 }
	Port: inStream | {1 2 }
	Port: GxxStream | {3 4 }
	Port: GyyStream | {3 4 }
	Port: GxyStream | {3 4 }
	Port: SxxStream | {5 6 }
	Port: SyyStream | {5 6 }
	Port: SxyStream | {5 6 }
	Port: RStream | {7 8 }
	Port: outStream | {9 10 }
 - Input state : 
	Port: harris : imgSrc | {1 2 }
	Port: harris : alpha | {6 }
	Port: harris : inStream | {3 4 }
	Port: harris : GxxStream | {5 6 }
	Port: harris : GyyStream | {5 6 }
	Port: harris : GxyStream | {5 6 }
	Port: harris : SxxStream | {7 8 }
	Port: harris : SyyStream | {7 8 }
	Port: harris : SxyStream | {7 8 }
	Port: harris : RStream | {9 10 }
	Port: harris : outStream | {11 12 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|---------|---------|---------|
| Operation|       Functional Unit      |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|----------------------------|---------|---------|---------|---------|---------|---------|
|          |    grp_read_input_fu_110   |    0    |    0    |  1.588  |   283   |    29   |    0    |
|          |      grp_sobel_fu_118      |    22   |    72   |  1.588  |  10491  |   2552  |    0    |
|          |      grp_filter_fu_130     |    66   |    0    |  4.764  |  19098  |   8190  |    0    |
|   call   | call_ln0_entry_proc_fu_146 |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     grp_response_fu_153    |    0    |    88   |  15.88  |  11298  |   2288  |    0    |
|          |    grp_findCorner_fu_166   |    22   |    0    |  3.176  |   3910  |   1640  |    0    |
|          |   grp_write_result_fu_174  |    0    |    0    |    0    |   283   |    20   |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|---------|
|   read   |   alpha_read_read_fu_104   |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                            |   110   |   160   |  26.996 |  45363  |  14719  |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------+--------+
|               |   FF   |
+---------------+--------+
|alpha_c_reg_182|   64   |
+---------------+--------+
|     Total     |   64   |
+---------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |   110  |   160  |   26   |  45363 |  14719 |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   64   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   110  |   160  |   26   |  45427 |  14719 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
