seidel_2d_refsrc_0_Isrc_6_15_14_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_0_Isrc_7_7_3_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc2 + 2) < (B1 + 1)) && ((Isrc1 + 2) < (B0 + 1))) then 0 else 1)
seidel_2d_refsrc_0_Isrc_7_10_5_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_2_Isrc_3_15_9_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + 1) < (Isrc0 + Isrc1)) then 0 else (2 * 4))
seidel_2d_refsrc_3_Isrc_18_17_2_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_0_Isrc_7_14_11_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_3_Isrc_19_3_14_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_5_Isrc_16_14_18_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 4)
seidel_2d_refsrc_0_Isrc_8_6_11_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_0_Isrc_8_11_9_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_7_Isrc_17_14_12_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_7_Isrc_19_5_17_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_2_Isrc_4_9_12_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_2_Isrc_4_11_13_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (2 * 4))
seidel_2d_refsrc_4_Isrc_0_3_18_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc2 < B0) then 0 else 1)
seidel_2d_refsrc_9_Isrc_11_10_15_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc0 + 2) < (B1 + 1)) && ((Isrc2 + 2) < (B0 + 1))) then 0 else 4)
seidel_2d_refsrc_5_Isrc_17_17_8_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 4)
seidel_2d_refsrc_0_Isrc_8_18_2_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_8_Isrc_2_1_6_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_8_Isrc_4_12_18_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_8_Isrc_9_12_18_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_8_Isrc_16_2_6_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_8_Isrc_16_5_14_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B0) && (B0 < B1)) then 0 else ((3 + 4) + (B1 * 5)))
seidel_2d_refsrc_2_Isrc_4_12_4_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_2_Isrc_6_6_2_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_2_Isrc_6_10_8_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_2_Isrc_6_14_12_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_2_Isrc_6_16_8_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_2_Isrc_7_10_5_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (2 * 4))
seidel_2d_refsrc_4_Isrc_2_16_14_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 1)
seidel_2d_refsrc_9_Isrc_11_11_6_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_9_Isrc_11_12_7_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_9_Isrc_12_3_7_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_5_Isrc_19_10_13_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 4)
seidel_2d_refsrc_0_Isrc_8_18_3_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_8_Isrc_0_6_1_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_8_Isrc_2_8_17_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc2 < B0) then 0 else (2 * 4))
seidel_2d_refsrc_2_Isrc_8_4_14_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc2 + 1) < (B1 + Isrc1)) && ((Isrc2 + 2) < B0)) then 0 else (2 * 4))
seidel_2d_refsrc_4_Isrc_3_7_4_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + 1) < (Isrc0 + Isrc1)) then 0 else 1)
seidel_2d_refsrc_9_Isrc_13_4_9_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 4)
seidel_2d_refsrc_5_Isrc_19_11_8_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 4)
seidel_2d_refsrc_0_Isrc_9_18_11_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_8_Isrc_2_17_9_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else (2 * 4))
seidel_2d_refsrc_4_Isrc_3_11_6_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_4_Isrc_3_18_6_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_4_Isrc_4_7_16_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_2_Isrc_8_12_5_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_2_Isrc_12_9_2_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_9_Isrc_13_17_17_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 4)
seidel_2d_refsrc_6_Isrc_16_6_4_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_6_Isrc_2_3_12_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_0_Isrc_12_6_11_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_0_Isrc_12_10_2_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_0_Isrc_14_5_6_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_0_Isrc_14_6_10_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_0_Isrc_15_2_10_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_8_Isrc_3_4_2_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else (2 * 4))
seidel_2d_refsrc_4_Isrc_5_18_9_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_2_Isrc_13_18_9_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (2 * 4))
seidel_2d_refsrc_9_Isrc_13_18_14_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 4)
seidel_2d_refsrc_0_Isrc_16_13_17_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_8_Isrc_3_5_13_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc2 < B0) then 0 else (2 * 4))
seidel_2d_refsrc_4_Isrc_6_5_4_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_4_Isrc_6_8_17_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_4_Isrc_6_11_14_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_4_Isrc_6_12_1_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_4_Isrc_7_12_13_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_4_Isrc_8_7_2_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_2_Isrc_14_13_12_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_2_Isrc_15_10_4_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (2 * 4))
seidel_2d_refsrc_0_Isrc_17_15_11_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_8_Isrc_4_13_16_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (2 * 4))
seidel_2d_refsrc_4_Isrc_8_10_8_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_9_Isrc_14_11_8_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 4)
seidel_2d_refsrc_0_Isrc_18_2_1_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B1 < Isrc0) then 0 else 1)
seidel_2d_refsrc_8_Isrc_5_1_17_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (2 * 4))
seidel_2d_refsrc_4_Isrc_8_16_9_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_2_Isrc_17_17_13_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (2 * 4))
seidel_2d_refsrc_9_Isrc_15_18_14_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 4)
seidel_2d_refsrc_6_Isrc_15_2_2_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 0
seidel_2d_refsrc_6_Isrc_17_2_2_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 0
seidel_2d_refsrc_6_Isrc_19_17_12_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_6_Isrc_1_11_5_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 1)
seidel_2d_refsrc_0_Isrc_18_13_14_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_8_Isrc_5_7_14_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc0 + 1) < (B1 + 1)) && ((Isrc2 + 2) < B0)) then 0 else (2 * 4))
seidel_2d_refsrc_3_Isrc_12_6_11_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_3_Isrc_12_6_11_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_0_Isrc_10_5_10_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_0_Isrc_10_5_10_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_8_Isrc_10_4_10_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (2 * 4))
seidel_2d_refsrc_6_Isrc_10_3_13_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_6_Isrc_10_3_13_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_8_Isrc_12_8_17_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc1)
seidel_2d_refsrc_8_Isrc_12_8_17_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc1)
seidel_2d_refsrc_2_Isrc_15_8_12_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else Isrc1)
seidel_2d_refsrc_2_Isrc_15_8_12_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else Isrc1)
seidel_2d_refsrc_0_Isrc_17_9_12_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_0_Isrc_0_18_10_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 1)
seidel_2d_refsrc_0_Isrc_0_18_10_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 1)
seidel_2d_refsrc_2_Isrc_13_15_13_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc2 + 1) < (B1 + 1)) && ((Isrc1 + 2) < (B0 + 1))) then 0 else (2 * 4))
seidel_2d_refsrc_4_Isrc_3_17_10_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 1)
seidel_2d_refsrc_4_Isrc_3_17_10_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 1)
seidel_2d_refsrc_0_Isrc_19_9_9_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_0_Isrc_19_9_9_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_6_Isrc_19_14_8_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else ((B1 + Isrc1) + (Isrc0 * 5)))
seidel_2d_refsrc_6_Isrc_19_14_8_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else ((B1 + Isrc1) + (Isrc0 * 5)))
seidel_2d_refsrc_2_Isrc_8_12_7_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 3))
seidel_2d_refsrc_2_Isrc_8_12_7_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 3))
seidel_2d_refsrc_5_Isrc_0_2_10_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc2 < B0) then 0 else 4)
seidel_2d_refsrc_5_Isrc_0_2_10_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc2 < B0) then 0 else 4)
seidel_2d_refsrc_7_Isrc_2_14_3_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else (Isrc1 - 5))
seidel_2d_refsrc_7_Isrc_2_14_3_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else (Isrc1 - 5))
seidel_2d_refsrc_9_Isrc_19_18_8_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 4)
seidel_2d_refsrc_9_Isrc_19_18_8_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 4)
seidel_2d_refsrc_3_Isrc_16_12_5_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_3_Isrc_16_12_5_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_8_Isrc_2_13_15_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 + B0) < (Isrc2 + Isrc2)) then 0 else (Isrc2 - 6))
seidel_2d_refsrc_8_Isrc_2_13_15_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 + B0) < (Isrc2 + Isrc2)) then 0 else (Isrc2 - 6))
seidel_2d_refsrc_7_Isrc_17_10_16_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_7_Isrc_17_10_16_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_1_Isrc_19_15_14_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_1_Isrc_19_15_14_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_4_Isrc_5_17_3_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 5)
seidel_2d_refsrc_4_Isrc_5_17_3_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 5)
seidel_2d_refsrc_9_Isrc_16_6_2_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 4)
seidel_2d_refsrc_9_Isrc_16_6_2_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 4)
seidel_2d_refsrc_5_Isrc_8_10_4_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 4)
seidel_2d_refsrc_5_Isrc_8_10_4_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 4)
seidel_2d_refsrc_3_Isrc_11_12_1_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_3_Isrc_11_12_1_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_1_Isrc_17_6_12_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_1_Isrc_17_6_12_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_5_Isrc_15_15_13_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc2 + 1) < (B1 + 1)) && ((Isrc1 + 2) < (B0 + 1))) then 0 else 4)
seidel_2d_refsrc_5_Isrc_6_12_9_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 4)
seidel_2d_refsrc_5_Isrc_6_12_9_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 4)
seidel_2d_refsrc_9_Isrc_5_3_4_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((B1 + Isrc0) < (B1 + B1)) && ((Isrc1 + Isrc2) < (B0 + 1))) then 0 else 4)
seidel_2d_refsrc_9_Isrc_5_3_4_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((B1 + Isrc0) < (B1 + B1)) && ((Isrc1 + Isrc2) < (B0 + 1))) then 0 else 4)
seidel_2d_refsrc_4_Isrc_9_1_15_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc0 + B0) < (B1 + Isrc2)) && ((Isrc2 + 2) < (1 + B0))) then 0 else 5)
seidel_2d_refsrc_6_Isrc_17_2_3_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B1 < Isrc0) then 0 else 1)
seidel_2d_refsrc_7_Isrc_11_12_11_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 3))
seidel_2d_refsrc_7_Isrc_11_12_11_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 3))
seidel_2d_refsrc_4_Isrc_5_14_10_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_4_Isrc_5_14_10_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_4_Isrc_8_18_17_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_4_Isrc_8_18_17_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_7_Isrc_3_18_3_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else (3 * 3))
seidel_2d_refsrc_7_Isrc_3_18_3_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else (3 * 3))
seidel_2d_refsrc_2_Isrc_18_5_7_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc0 + 1) < (B1 + 1)) && ((B1 + 1) < (Isrc2 + B0))) then 0 else (3 * 3))
seidel_2d_refsrc_3_Isrc_17_10_10_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_3_Isrc_17_10_10_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_6_Isrc_11_1_10_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_6_Isrc_11_1_10_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_8_Isrc_8_1_6_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_6_Isrc_3_2_13_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc2 < B0) then 0 else 1)
seidel_2d_refsrc_6_Isrc_3_2_13_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc2 < B0) then 0 else 1)
seidel_2d_refsrc_0_Isrc_17_1_15_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_0_Isrc_17_1_15_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_6_Isrc_14_7_15_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc1 + 2) < (B1 + 1)) && ((Isrc2 + 2) < (B0 + 1))) then 0 else 1)
seidel_2d_refsrc_8_Isrc_14_6_9_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 1))
seidel_2d_refsrc_8_Isrc_14_6_9_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 1))
seidel_2d_refsrc_7_Isrc_11_13_2_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_7_Isrc_11_13_2_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_9_Isrc_1_17_4_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 4)
seidel_2d_refsrc_9_Isrc_1_17_4_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 4)
seidel_2d_refsrc_7_Isrc_16_17_4_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_7_Isrc_16_17_4_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_2_Isrc_7_1_12_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 4))
seidel_2d_refsrc_2_Isrc_7_1_12_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 4))
seidel_2d_refsrc_6_Isrc_16_4_3_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_6_Isrc_16_4_3_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_4_Isrc_12_11_14_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_4_Isrc_12_11_14_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_6_Isrc_12_16_5_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_6_Isrc_12_16_5_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_1_Isrc_11_12_5_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_1_Isrc_11_12_5_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_5_Isrc_6_4_14_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 4)
seidel_2d_refsrc_5_Isrc_6_4_14_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 4)
seidel_2d_refsrc_7_Isrc_16_14_13_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_7_Isrc_16_14_13_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_1_Isrc_6_2_1_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_0_Isrc_18_4_3_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_0_Isrc_18_4_3_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_1_Isrc_11_8_13_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_1_Isrc_11_8_13_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_7_Isrc_15_13_3_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 4))
seidel_2d_refsrc_7_Isrc_15_13_3_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 4))
seidel_2d_refsrc_4_Isrc_16_17_11_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 5)
seidel_2d_refsrc_4_Isrc_16_17_11_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 5)
seidel_2d_refsrc_1_Isrc_0_16_12_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 1)
seidel_2d_refsrc_1_Isrc_0_16_12_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 1)
seidel_2d_refsrc_3_Isrc_3_7_13_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc2 < B0) then 0 else 1)
seidel_2d_refsrc_3_Isrc_3_7_13_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc2 < B0) then 0 else 1)
seidel_2d_refsrc_8_Isrc_3_9_13_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc2 < B0) then 0 else (Isrc2 - 5))
seidel_2d_refsrc_8_Isrc_3_9_13_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc2 < B0) then 0 else (Isrc2 - 5))
seidel_2d_refsrc_4_Isrc_12_18_11_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 5)
seidel_2d_refsrc_4_Isrc_12_18_11_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 5)
seidel_2d_refsrc_1_Isrc_5_10_6_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_1_Isrc_5_10_6_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_7_Isrc_17_10_3_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 1))
seidel_2d_refsrc_7_Isrc_17_10_3_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 1))
seidel_2d_refsrc_4_Isrc_14_15_16_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_4_Isrc_14_15_16_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_9_Isrc_16_2_13_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 4)
seidel_2d_refsrc_9_Isrc_16_2_13_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 4)
seidel_2d_refsrc_7_Isrc_17_13_18_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_7_Isrc_17_13_18_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_1_Isrc_10_1_3_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc0 + 2) < (B1 + 1)) && ((Isrc2 + 2) < (1 + B0))) then 0 else (3 * 3))
seidel_2d_refsrc_3_Isrc_13_1_2_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 0
seidel_2d_refsrc_6_Isrc_12_10_15_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_7_Isrc_18_18_11_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (B1 - Isrc2))
seidel_2d_refsrc_7_Isrc_18_18_11_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (B1 - Isrc2))
seidel_2d_refsrc_9_Isrc_8_4_15_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc0 + 2) < (B1 + 1)) && ((Isrc2 + 2) < (B0 + 1))) then 0 else 4)
seidel_2d_refsrc_5_Isrc_8_4_14_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 4)
seidel_2d_refsrc_5_Isrc_8_4_14_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 4)
seidel_2d_refsrc_8_Isrc_17_16_17_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (2 * 4))
seidel_2d_refsrc_8_Isrc_17_16_17_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (2 * 4))
seidel_2d_refsrc_2_Isrc_14_17_10_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc2 - 2))
seidel_2d_refsrc_2_Isrc_14_17_10_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc2 - 2))
seidel_2d_refsrc_2_Isrc_3_1_12_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc2 < B0) then 0 else (Isrc2 - 4))
seidel_2d_refsrc_2_Isrc_3_1_12_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc2 < B0) then 0 else (Isrc2 - 4))
seidel_2d_refsrc_6_Isrc_5_6_10_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_6_Isrc_5_6_10_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_3_Isrc_11_18_2_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_3_Isrc_11_18_2_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_0_Isrc_4_16_11_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_0_Isrc_4_16_11_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_5_Isrc_10_8_4_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 4)
seidel_2d_refsrc_5_Isrc_10_8_4_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 4)
seidel_2d_refsrc_6_Isrc_13_9_8_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (if ((B0 + 1) < (Isrc0 + Isrc2)) then ((3 * 3) + (B0 * 5)) else ((3 * 3) + (B0 * 6))))
seidel_2d_refsrc_0_Isrc_2_10_2_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 1)
seidel_2d_refsrc_0_Isrc_2_10_2_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 1)
seidel_2d_refsrc_9_Isrc_6_5_14_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_2_Isrc_6_13_15_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_7_Isrc_13_8_13_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_7_Isrc_13_8_13_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_5_Isrc_10_4_3_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc0 - 1))
seidel_2d_refsrc_5_Isrc_10_4_3_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc0 - 1))
seidel_2d_refsrc_7_Isrc_1_5_15_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((1 + B0) < (Isrc1 + Isrc2)) then 0 else (Isrc2 - 6))
seidel_2d_refsrc_7_Isrc_1_5_15_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((1 + B0) < (Isrc1 + Isrc2)) then 0 else (Isrc2 - 6))
seidel_2d_refsrc_7_Isrc_7_11_12_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_7_Isrc_7_11_12_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_9_Isrc_17_9_17_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 4)
seidel_2d_refsrc_9_Isrc_17_9_17_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 4)
seidel_2d_refsrc_6_Isrc_19_3_6_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_6_Isrc_19_3_6_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_2_Isrc_16_12_16_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (B1 - Isrc1))
seidel_2d_refsrc_2_Isrc_16_12_16_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (B1 - Isrc1))
seidel_2d_refsrc_5_Isrc_1_18_18_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc2 < B0) then 0 else 4)
seidel_2d_refsrc_5_Isrc_1_18_18_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc2 < B0) then 0 else 4)
seidel_2d_refsrc_4_Isrc_3_8_10_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 1)
seidel_2d_refsrc_4_Isrc_3_8_10_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 1)
seidel_2d_refsrc_9_Isrc_18_1_4_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 0
seidel_2d_refsrc_7_Isrc_1_16_2_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 1)
seidel_2d_refsrc_7_Isrc_1_16_2_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 1)
seidel_2d_refsrc_5_Isrc_0_8_4_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 4)
seidel_2d_refsrc_5_Isrc_0_8_4_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 4)
seidel_2d_refsrc_2_Isrc_15_1_4_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (4 * 2))
seidel_2d_refsrc_2_Isrc_15_1_4_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (4 * 2))
seidel_2d_refsrc_1_Isrc_10_17_5_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_1_Isrc_10_17_5_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_1_Isrc_0_1_18_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc2 < B0) then 0 else 1)
seidel_2d_refsrc_1_Isrc_0_1_18_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc2 < B0) then 0 else 1)
seidel_2d_refsrc_9_Isrc_8_5_7_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 4)
seidel_2d_refsrc_9_Isrc_8_5_7_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 4)
seidel_2d_refsrc_2_Isrc_4_2_1_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc0 < B1) then 0 else (2 * 4))
seidel_2d_refsrc_9_Isrc_6_13_16_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 4)
seidel_2d_refsrc_9_Isrc_6_13_16_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 4)
seidel_2d_refsrc_6_Isrc_15_6_4_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_4_Isrc_15_6_3_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 5)
seidel_2d_refsrc_4_Isrc_15_6_3_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 5)
seidel_2d_refsrc_3_Isrc_1_11_3_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((1 + B0) < (Isrc1 + Isrc2)) then 0 else 1)
seidel_2d_refsrc_3_Isrc_1_11_3_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((1 + B0) < (Isrc1 + Isrc2)) then 0 else 1)
seidel_2d_refsrc_1_Isrc_7_12_12_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_1_Isrc_7_12_12_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_1_Isrc_17_11_12_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_1_Isrc_17_11_12_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_1_Isrc_19_4_18_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_1_Isrc_19_4_18_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_4_Isrc_7_1_4_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_4_Isrc_7_1_4_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_5_Isrc_19_16_10_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 4)
seidel_2d_refsrc_5_Isrc_19_16_10_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 4)
seidel_2d_refsrc_6_Isrc_10_2_16_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else ((3 * 3) + (B0 * 6)))
seidel_2d_refsrc_8_Isrc_18_5_10_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (2 * 4))
seidel_2d_refsrc_1_Isrc_14_6_4_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_1_Isrc_14_6_4_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_2_Isrc_4_4_8_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else Isrc2)
seidel_2d_refsrc_2_Isrc_4_4_8_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else Isrc2)
seidel_2d_refsrc_9_Isrc_12_14_18_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_1_Isrc_14_9_2_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_1_Isrc_14_9_2_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_3_Isrc_17_6_10_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_3_Isrc_17_6_10_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_7_Isrc_7_10_1_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_7_Isrc_7_10_1_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_7_Isrc_4_5_1_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((B1 + Isrc0) < (B1 + B1)) && ((Isrc1 + 2) < (1 + B0))) then 0 else 1)
seidel_2d_refsrc_7_Isrc_4_5_1_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((B1 + Isrc0) < (B1 + B1)) && ((Isrc1 + 2) < (1 + B0))) then 0 else 1)
seidel_2d_refsrc_0_Isrc_6_4_9_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_0_Isrc_6_4_9_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_2_Isrc_13_16_3_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc0 - 4))
seidel_2d_refsrc_2_Isrc_13_16_3_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc0 - 4))
seidel_2d_refsrc_9_Isrc_19_14_7_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 4)
seidel_2d_refsrc_9_Isrc_19_14_7_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 4)
seidel_2d_refsrc_2_Isrc_11_1_9_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 1))
seidel_2d_refsrc_2_Isrc_11_1_9_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 1))
seidel_2d_refsrc_3_Isrc_10_2_10_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_3_Isrc_10_2_10_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_8_Isrc_12_6_5_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc0 - 4))
seidel_2d_refsrc_8_Isrc_12_6_5_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc0 - 4))
seidel_2d_refsrc_8_Isrc_13_13_6_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 5))
seidel_2d_refsrc_8_Isrc_13_13_6_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 5))
seidel_2d_refsrc_0_Isrc_17_18_3_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_0_Isrc_17_18_3_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_7_Isrc_19_5_7_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc0 + Isrc1) < (B1 + Isrc1)) && ((B1 + 1) < (Isrc2 + B0))) then 0 else (3 * 3))
seidel_2d_refsrc_3_Isrc_19_8_12_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (if (Isrc0 < B0) then ((B1 + 5) + (B0 * 4)) else ((Isrc2 - 3) + (B1 * 6))))
seidel_2d_refsrc_3_Isrc_19_8_12_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (if (Isrc0 < B0) then ((B1 + 5) + (B0 * 4)) else ((Isrc2 - 3) + (B1 * 6))))
seidel_2d_refsrc_9_Isrc_14_3_5_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 4)
seidel_2d_refsrc_9_Isrc_16_15_1_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 4)
seidel_2d_refsrc_9_Isrc_16_15_1_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 4)
seidel_2d_refsrc_9_Isrc_2_7_17_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc2 < B0) then 0 else 4)
seidel_2d_refsrc_9_Isrc_2_7_17_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc2 < B0) then 0 else 4)
seidel_2d_refsrc_4_Isrc_7_8_8_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_4_Isrc_7_8_8_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_7_Isrc_6_8_17_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_7_Isrc_6_8_17_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_9_Isrc_10_3_1_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc0 + 2) < (B1 + Isrc1)) && ((Isrc1 + 2) < (1 + B0))) then 0 else 4)
seidel_2d_refsrc_9_Isrc_10_15_11_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc2 + 2) < (B1 + 1)) && ((Isrc1 + 2) < (B0 + 1))) then 0 else 4)
seidel_2d_refsrc_6_Isrc_12_1_18_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_6_Isrc_12_1_18_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_7_Isrc_12_6_15_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_8_Isrc_18_7_18_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else ((B1 * Isrc1) - (0 - Isrc1)))
seidel_2d_refsrc_8_Isrc_18_7_18_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else ((B1 * Isrc1) - (0 - Isrc1)))
seidel_2d_refsrc_9_Isrc_6_16_3_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 4)
seidel_2d_refsrc_9_Isrc_6_16_3_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 4)
seidel_2d_refsrc_7_Isrc_3_1_18_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc2 < B0) then 0 else 1)
seidel_2d_refsrc_7_Isrc_3_1_18_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc2 < B0) then 0 else 1)
seidel_2d_refsrc_4_Isrc_16_1_18_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_4_Isrc_16_1_18_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_2_Isrc_12_6_6_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_0_Isrc_9_6_4_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_2_Isrc_12_2_15_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_4_Isrc_0_12_16_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc2 < B0) then 0 else 1)
seidel_2d_refsrc_4_Isrc_0_12_16_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc2 < B0) then 0 else 1)
seidel_2d_refsrc_3_Isrc_11_16_3_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_3_Isrc_11_16_3_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_8_Isrc_13_16_1_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc0 - 5))
seidel_2d_refsrc_8_Isrc_13_16_1_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc0 - 5))
seidel_2d_refsrc_2_Isrc_16_11_5_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (2 * 4))
seidel_2d_refsrc_8_Isrc_6_5_8_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc2)
seidel_2d_refsrc_8_Isrc_6_5_8_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc2)
seidel_2d_refsrc_9_Isrc_9_4_8_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 4)
seidel_2d_refsrc_9_Isrc_9_4_8_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 4)
seidel_2d_refsrc_8_Isrc_18_16_5_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (2 * 4))
seidel_2d_refsrc_8_Isrc_18_16_5_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (2 * 4))
seidel_2d_refsrc_0_Isrc_2_2_10_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc2 < B0) then 0 else 1)
seidel_2d_refsrc_0_Isrc_2_2_10_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc2 < B0) then 0 else 1)
seidel_2d_refsrc_6_Isrc_4_16_17_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_6_Isrc_4_16_17_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_0_Isrc_3_15_14_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + 1) < (Isrc0 + Isrc1)) then 0 else 1)
seidel_2d_refsrc_0_Isrc_3_15_14_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + 1) < (Isrc0 + Isrc1)) then 0 else 1)
seidel_2d_refsrc_6_Isrc_2_2_10_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc2 < B0) then 0 else 1)
seidel_2d_refsrc_6_Isrc_2_2_10_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc2 < B0) then 0 else 1)
seidel_2d_refsrc_0_Isrc_1_1_18_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc2 < B0) then 0 else 1)
seidel_2d_refsrc_0_Isrc_1_1_18_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc2 < B0) then 0 else 1)
seidel_2d_refsrc_8_Isrc_8_8_14_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc2 + 1) < (B1 + 1)) && ((Isrc2 + 2) < B0)) then 0 else (2 * 4))
seidel_2d_refsrc_6_Isrc_2_7_10_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc2 < B0) then 0 else 1)
seidel_2d_refsrc_6_Isrc_2_7_10_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc2 < B0) then 0 else 1)
seidel_2d_refsrc_8_Isrc_18_13_6_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 5))
seidel_2d_refsrc_8_Isrc_18_13_6_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 5))
seidel_2d_refsrc_6_Isrc_14_13_10_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_6_Isrc_14_13_10_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_1_Isrc_7_10_16_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_1_Isrc_7_10_16_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_5_Isrc_14_9_18_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 4)
seidel_2d_refsrc_5_Isrc_14_9_18_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 4)
seidel_2d_refsrc_9_Isrc_11_13_14_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc2 + 1) < (B1 + 1)) && ((Isrc2 + 2) < B0)) then 0 else 4)
seidel_2d_refsrc_8_Isrc_9_10_17_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - Isrc0))
seidel_2d_refsrc_8_Isrc_9_10_17_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - Isrc0))
seidel_2d_refsrc_4_Isrc_19_15_15_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 5)
seidel_2d_refsrc_4_Isrc_19_15_15_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 5)
seidel_2d_refsrc_4_Isrc_0_16_5_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 1)
seidel_2d_refsrc_4_Isrc_0_16_5_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 1)
seidel_2d_refsrc_6_Isrc_0_8_13_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc2 < B0) then 0 else 1)
seidel_2d_refsrc_6_Isrc_0_8_13_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc2 < B0) then 0 else 1)
seidel_2d_refsrc_7_Isrc_17_4_2_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_7_Isrc_17_4_2_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_0_Isrc_0_12_14_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 1)
seidel_2d_refsrc_0_Isrc_0_12_14_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 1)
seidel_2d_refsrc_3_Isrc_7_11_18_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_3_Isrc_7_11_18_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_1_Isrc_16_14_8_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_1_Isrc_16_14_8_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_3_Isrc_5_5_4_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((B1 + Isrc1) < (B1 + B1)) && ((Isrc1 + 2) < (B0 + 1))) then 0 else (if ((1 + (B0 + B0)) < ((Isrc1 + Isrc1) + (Isrc1 + B0))) then (if ((B0 + 1) < (Isrc1 + Isrc1)) then ((B0 - 6) + (5 * 5)) else ((B0 * 6) - 5)) else (if ((2 + (B0 + 1)) < ((Isrc1 + Isrc1) + (Isrc1 + Isrc1))) then ((B0 - 5) + (B0 * 6)) else ((1 + 6) * (B0 + 1)))))
seidel_2d_refsrc_3_Isrc_5_5_4_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((B1 + Isrc1) < (B1 + B1)) && ((Isrc1 + 2) < (B0 + 1))) then 0 else (if ((1 + (B0 + B0)) < ((Isrc1 + Isrc1) + (Isrc1 + B0))) then (if ((B0 + 1) < (Isrc1 + Isrc1)) then ((B0 - 6) + (5 * 5)) else ((B0 * 6) - 5)) else (if ((2 + (B0 + 1)) < ((Isrc1 + Isrc1) + (Isrc1 + Isrc1))) then ((B0 - 5) + (B0 * 6)) else ((1 + 6) * (B0 + 1)))))
seidel_2d_refsrc_3_Isrc_2_10_14_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc2 < B0) then 0 else 1)
seidel_2d_refsrc_3_Isrc_2_10_14_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc2 < B0) then 0 else 1)
seidel_2d_refsrc_5_Isrc_13_2_4_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 4)
seidel_2d_refsrc_5_Isrc_13_2_4_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 4)
seidel_2d_refsrc_9_Isrc_10_7_11_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 4)
seidel_2d_refsrc_6_Isrc_3_17_16_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else ((3 * 3) + (B0 * 6)))
seidel_2d_refsrc_5_Isrc_9_10_10_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 4)
seidel_2d_refsrc_5_Isrc_9_10_10_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 4)
seidel_2d_refsrc_0_Isrc_0_8_9_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 1)
seidel_2d_refsrc_0_Isrc_0_8_9_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 1)
seidel_2d_refsrc_0_Isrc_12_5_9_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_0_Isrc_12_5_9_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_8_Isrc_6_11_3_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_6_Isrc_18_14_9_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_6_Isrc_18_14_9_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_5_Isrc_19_15_15_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 6))
seidel_2d_refsrc_5_Isrc_19_15_15_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 6))
seidel_2d_refsrc_0_Isrc_18_12_5_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_0_Isrc_18_12_5_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_5_Isrc_15_15_8_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc2 + 2) < (B1 + 1)) && ((Isrc1 + 2) < (B0 + 1))) then 0 else 4)
seidel_2d_refsrc_1_Isrc_10_13_18_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_1_Isrc_10_13_18_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_2_Isrc_18_10_14_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 6))
seidel_2d_refsrc_2_Isrc_18_10_14_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 6))
seidel_2d_refsrc_5_Isrc_7_10_13_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 4)
seidel_2d_refsrc_5_Isrc_7_10_13_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 4)
seidel_2d_refsrc_3_Isrc_18_15_17_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_3_Isrc_18_15_17_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_8_Isrc_0_10_16_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc2 < B0) then 0 else (Isrc1 - 2))
seidel_2d_refsrc_8_Isrc_0_10_16_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc2 < B0) then 0 else (Isrc1 - 2))
seidel_2d_refsrc_0_Isrc_15_18_12_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_5_Isrc_8_5_18_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 4)
seidel_2d_refsrc_5_Isrc_8_5_18_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 4)
seidel_2d_refsrc_1_Isrc_19_4_5_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B1 < Isrc0) then 0 else 1)
seidel_2d_refsrc_9_Isrc_16_1_7_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc0 + 2) < (B1 + 1)) && ((Isrc2 + 2) < (1 + B0))) then 0 else 4)
seidel_2d_refsrc_2_Isrc_12_10_18_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_9_Isrc_2_10_7_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 4)
seidel_2d_refsrc_9_Isrc_2_10_7_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 4)
seidel_2d_refsrc_1_Isrc_18_8_9_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_1_Isrc_18_8_9_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_3_Isrc_17_10_18_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_3_Isrc_17_10_18_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_4_Isrc_9_2_8_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_2_Isrc_18_4_5_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B1 < Isrc0) then 0 else (2 * 4))
seidel_2d_refsrc_6_Isrc_2_6_10_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_6_Isrc_4_7_10_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_8_Isrc_5_15_4_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc0 + 2) < (B1 + 1)) && ((Isrc1 + 2) < (B0 + 1))) then 0 else (2 * 4))
seidel_2d_refsrc_4_Isrc_9_3_3_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 0
seidel_2d_refsrc_4_Isrc_9_4_2_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_2_Isrc_19_18_13_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (2 * 4))
seidel_2d_refsrc_9_Isrc_17_8_14_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 4)
seidel_2d_refsrc_6_Isrc_6_17_15_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_6_Isrc_8_8_10_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_8_Isrc_6_12_13_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_8_Isrc_7_17_12_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_8_Isrc_8_3_6_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_4_Isrc_9_9_14_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_2_Isrc_1_18_3_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else (3 * 3))
seidel_2d_refsrc_9_Isrc_18_6_5_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_9_Isrc_19_5_11_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 4)
seidel_2d_refsrc_6_Isrc_9_11_5_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_8_Isrc_8_16_9_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (2 * 4))
seidel_2d_refsrc_4_Isrc_9_11_8_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_2_Isrc_2_4_7_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((2 + B0) < (Isrc1 + Isrc2)) then 0 else (3 * 3))
seidel_2d_refsrc_9_Isrc_19_9_16_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 4)
seidel_2d_refsrc_6_Isrc_9_14_1_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_8_Isrc_10_2_1_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B1 < Isrc0) then 0 else (2 * 4))
seidel_2d_refsrc_4_Isrc_10_2_14_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_2_Isrc_2_8_7_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else (3 * 3))
seidel_2d_refsrc_6_Isrc_10_9_18_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_4_Isrc_10_3_3_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 0
seidel_2d_refsrc_4_Isrc_15_1_2_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B1 < Isrc0) then 0 else 1)
seidel_2d_refsrc_2_Isrc_7_12_15_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_2_Isrc_7_15_3_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc2 + 2) < (B1 + 1)) && ((Isrc1 + 2) < (B0 + 1))) then 0 else (3 * 3))
seidel_2d_refsrc_6_Isrc_12_17_2_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_6_Isrc_13_3_5_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_8_Isrc_10_5_5_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (2 * 4))
seidel_2d_refsrc_4_Isrc_15_2_1_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B1 < Isrc0) then 0 else 1)
seidel_2d_refsrc_2_Isrc_10_17_7_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (3 * 3))
seidel_2d_refsrc_6_Isrc_13_5_5_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_8_Isrc_13_2_9_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (2 * 4))
seidel_2d_refsrc_4_Isrc_15_2_14_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_6_Isrc_13_6_5_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_6_Isrc_13_11_11_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_8_Isrc_13_4_12_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_8_Isrc_13_8_2_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (2 * 4))
seidel_2d_refsrc_4_Isrc_16_14_14_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_6_Isrc_14_2_10_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_8_Isrc_13_11_12_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_8_Isrc_13_17_2_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (2 * 4))
seidel_2d_refsrc_4_Isrc_17_8_1_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_8_Isrc_17_1_6_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_4_Isrc_18_6_18_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_4_Isrc_19_6_16_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_4_Isrc_2_8_7_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 5)
seidel_2d_refsrc_6_Isrc_15_1_2_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B1 < Isrc0) then 0 else 1)
seidel_2d_refsrc_8_Isrc_18_6_5_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_8_Isrc_2_7_7_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < (2 + Isrc2)) then 0 else (3 * 3))
seidel_2d_refsrc_4_Isrc_4_12_3_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_6_Isrc_15_8_1_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_2_Isrc_6_17_18_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_8_Isrc_6_2_1_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_8_Isrc_6_4_1_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_8_Isrc_7_5_15_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc1 + 1) < (B1 + 1)) && ((Isrc2 + 2) < (B0 + 1))) then 0 else (3 * 3))
seidel_2d_refsrc_4_Isrc_15_9_3_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 5)
seidel_2d_refsrc_6_Isrc_15_12_9_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_6_Isrc_16_5_13_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_8_Isrc_8_6_15_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_8_Isrc_10_13_11_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (3 * 3))
seidel_2d_refsrc_4_Isrc_16_3_3_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc0 < B1) then 0 else 5)
seidel_2d_refsrc_8_Isrc_13_4_7_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (3 * 3))
seidel_2d_refsrc_4_Isrc_16_4_15_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 5)
seidel_2d_refsrc_6_Isrc_17_7_17_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_8_Isrc_16_6_7_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_8_Isrc_18_12_3_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_9_Isrc_0_4_14_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((B1 + Isrc2) < (B1 + B0)) && ((Isrc0 + B0) < (Isrc1 + Isrc2))) then 0 else ((3 + 4) + (B0 * 6)))
seidel_2d_refsrc_5_Isrc_0_1_11_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc2 < B0) then 0 else (3 * 3))
seidel_2d_refsrc_6_Isrc_17_14_3_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_9_Isrc_6_8_10_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_5_Isrc_1_10_3_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else (3 * 3))
seidel_2d_refsrc_6_Isrc_17_17_3_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_5_Isrc_3_8_7_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else (3 * 3))
seidel_2d_refsrc_6_Isrc_19_11_3_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_5_Isrc_4_6_3_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_5_Isrc_7_11_11_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (3 * 3))
seidel_2d_refsrc_6_Isrc_19_18_11_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_3_Isrc_14_7_4_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (if ((Isrc2 + B0) < (Isrc0 + Isrc1)) then ((B0 * 6) - (5 - B0)) else ((B0 + 1) * (3 + 4))))
seidel_2d_refsrc_5_Isrc_7_15_15_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc0 + Isrc2) < (B1 + Isrc2)) && ((Isrc2 + 2) < (B0 + 1))) then 0 else (3 * 3))
seidel_2d_refsrc_9_Isrc_9_9_10_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 0
seidel_2d_refsrc_9_Isrc_10_2_10_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 0
seidel_2d_refsrc_9_Isrc_0_7_13_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc2 < B0) then 0 else 4)
seidel_2d_refsrc_7_Isrc_6_14_15_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_7_Isrc_18_9_7_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (3 * 3))
seidel_2d_refsrc_5_Isrc_11_4_11_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (3 * 3))
seidel_2d_refsrc_9_Isrc_4_10_9_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 4)
seidel_2d_refsrc_3_Isrc_1_4_12_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_3_Isrc_4_6_16_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_3_Isrc_4_14_12_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_3_Isrc_6_12_12_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_3_Isrc_7_8_12_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_3_Isrc_11_11_8_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (if ((B0 + 1) < (Isrc1 + Isrc2)) then ((3 * 3) + (B0 * 5)) else ((3 * 3) + (B0 * 6))))
seidel_2d_refsrc_5_Isrc_11_12_15_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_5_Isrc_13_7_11_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (3 * 3))
seidel_2d_refsrc_9_Isrc_4_11_11_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 4)
seidel_2d_refsrc_7_Isrc_0_4_12_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_7_Isrc_2_4_5_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 1)
seidel_2d_refsrc_5_Isrc_0_18_10_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 4)
seidel_2d_refsrc_9_Isrc_6_1_8_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_9_Isrc_7_2_1_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B1 < Isrc0) then 0 else 4)
seidel_2d_refsrc_7_Isrc_4_11_6_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_7_Isrc_5_5_13_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_3_Isrc_0_7_15_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 + B0) < (Isrc2 + 2)) then 0 else 1)
seidel_2d_refsrc_0_Isrc_12_8_16_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_0_Isrc_17_10_12_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_1_Isrc_1_6_15_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_1_Isrc_2_7_15_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((2 + B0) < (Isrc1 + Isrc2)) then 0 else (3 * 3))
seidel_2d_refsrc_5_Isrc_1_12_8_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_5_Isrc_2_7_14_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc2 < B0) then 0 else 4)
seidel_2d_refsrc_9_Isrc_7_8_17_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 4)
seidel_2d_refsrc_7_Isrc_6_11_8_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_7_Isrc_6_18_18_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_7_Isrc_7_18_4_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_3_Isrc_0_18_3_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 1)
seidel_2d_refsrc_1_Isrc_7_12_11_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_5_Isrc_3_3_10_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc2 < B0) then 0 else 4)
seidel_2d_refsrc_9_Isrc_7_12_9_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_7_Isrc_8_7_10_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_3_Isrc_2_15_10_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < (2 + Isrc1)) then 0 else 1)
seidel_2d_refsrc_1_Isrc_10_9_15_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc0 + 2) < (B1 + 1)) && ((Isrc2 + 2) < (B0 + 1))) then 0 else (3 * 3))
seidel_2d_refsrc_5_Isrc_3_11_14_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 4)
seidel_2d_refsrc_9_Isrc_8_9_13_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 4)
seidel_2d_refsrc_7_Isrc_9_17_16_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_3_Isrc_2_16_18_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 1)
seidel_2d_refsrc_1_Isrc_11_8_7_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (3 * 3))
seidel_2d_refsrc_5_Isrc_4_2_2_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc0 < B1) then 0 else 4)
seidel_2d_refsrc_9_Isrc_9_6_10_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_9_Isrc_9_8_6_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_9_Isrc_9_8_7_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 4)
seidel_2d_refsrc_7_Isrc_10_16_4_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_3_Isrc_3_10_6_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_3_Isrc_4_3_9_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_1_Isrc_11_9_11_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (3 * 3))
seidel_2d_refsrc_5_Isrc_6_5_14_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_5_Isrc_7_3_12_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_5_Isrc_8_1_3_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 0
seidel_2d_refsrc_5_Isrc_8_15_12_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_5_Isrc_11_2_4_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 4)
seidel_2d_refsrc_9_Isrc_9_13_14_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc2 + 1) < (B1 + 1)) && ((Isrc2 + 2) < B0)) then 0 else 4)
seidel_2d_refsrc_7_Isrc_11_2_3_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 0
seidel_2d_refsrc_7_Isrc_11_4_12_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_7_Isrc_11_6_5_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_7_Isrc_11_9_1_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_3_Isrc_7_8_18_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_1_Isrc_12_1_7_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_1_Isrc_12_17_15_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_1_Isrc_13_1_11_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (3 * 3))
seidel_2d_refsrc_5_Isrc_12_1_13_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_5_Isrc_12_3_14_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_5_Isrc_12_11_16_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_5_Isrc_12_14_17_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_5_Isrc_13_13_17_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else 4)
seidel_2d_refsrc_7_Isrc_11_14_6_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_7_Isrc_11_17_9_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_3_Isrc_8_6_13_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_3_Isrc_8_9_6_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_3_Isrc_8_11_5_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_1_Isrc_16_18_11_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (3 * 3))
seidel_2d_refsrc_5_Isrc_14_3_3_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 0
seidel_2d_refsrc_5_Isrc_14_16_1_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 4)
seidel_2d_refsrc_7_Isrc_12_7_10_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_7_Isrc_12_11_18_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_7_Isrc_13_4_9_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_3_Isrc_8_12_9_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_3_Isrc_9_15_2_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc0 + B0) < (B1 + Isrc1)) && ((Isrc1 + 1) < B0)) then 0 else 1)
seidel_2d_refsrc_1_Isrc_2_8_2_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 1)
seidel_2d_refsrc_7_Isrc_13_16_4_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_3_Isrc_12_8_7_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_3_Isrc_13_10_5_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_1_Isrc_3_7_13_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc2 < B0) then 0 else 1)
seidel_2d_refsrc_9_Isrc_11_7_8_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 4)
seidel_2d_refsrc_7_Isrc_14_2_17_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_3_Isrc_13_17_9_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_1_Isrc_3_17_8_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 1)
seidel_2d_refsrc_5_Isrc_16_2_2_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc0 < B1) then 0 else 4)
seidel_2d_refsrc_7_Isrc_14_18_5_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_3_Isrc_14_8_9_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_1_Isrc_5_3_1_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_5_Isrc_16_7_18_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 4)
seidel_2d_refsrc_7_Isrc_16_3_2_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc0 < B1) then 0 else 1)
seidel_2d_refsrc_3_Isrc_14_16_1_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_1_Isrc_6_6_16_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_1_Isrc_6_8_2_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_1_Isrc_7_4_2_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_7_Isrc_16_3_10_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_3_Isrc_14_16_5_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_1_Isrc_7_7_2_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc1 + 2) < (B1 + 2)) && ((Isrc1 + 1) < B0)) then 0 else 1)
seidel_2d_refsrc_7_Isrc_17_7_2_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc0 + 1) < (B1 + 2)) && ((B1 + Isrc1) < (Isrc0 + B0))) then 0 else 1)
seidel_2d_refsrc_3_Isrc_14_18_13_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_1_Isrc_7_18_1_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_3_Isrc_15_7_10_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_1_Isrc_8_4_3_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 0
seidel_2d_refsrc_1_Isrc_12_8_5_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_1_Isrc_13_6_8_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_1_Isrc_13_10_6_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_1_Isrc_13_16_10_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_3_Isrc_16_4_3_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc0 < B1) then 0 else 1)
seidel_2d_refsrc_1_Isrc_13_18_17_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_3_Isrc_16_8_15_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_1_Isrc_15_6_10_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_1_Isrc_15_9_5_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_3_Isrc_17_7_14_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_1_Isrc_15_14_8_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_3_Isrc_17_10_1_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_1_Isrc_16_13_6_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
seidel_2d_refsrc_1_Isrc_17_1_1_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B1 < Isrc0) then 0 else 1)
seidel_2d_refsrc_1_Isrc_18_8_8_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_2_Isrc_0_15_10_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 + B0) < (Isrc1 + 2)) then 0 else (2 * 4))
seidel_2d_refsrc_2_Isrc_1_5_1_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else (2 * 4))
seidel_2d_refsrc_2_Isrc_1_9_8_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else (2 * 4))
seidel_2d_refsrc_2_Isrc_1_10_14_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 + 2) < B0) then 0 else (2 * 4))
seidel_2d_refsrc_2_Isrc_1_14_14_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 + 2) < B0) then 0 else (2 * 4))
seidel_2d_refsrc_2_Isrc_2_16_4_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else (2 * 4))
seidel_2d_refsrc_2_Isrc_3_15_4_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + 1) < (Isrc0 + Isrc1)) then 0 else (2 * 4))
seidel_2d_refsrc_0_Isrc_0_1_14_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc2 < B0) then 0 else 1)
seidel_2d_refsrc_0_Isrc_0_3_3_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 + B0) < (Isrc2 + 2)) then 0 else 1)
seidel_2d_refsrc_0_Isrc_2_13_1_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 1)
seidel_2d_refsrc_0_Isrc_2_15_11_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < (2 + Isrc1)) then 0 else 1)
seidel_2d_refsrc_0_Isrc_4_9_1_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_0_Isrc_4_16_15_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
