@E: CS164 :"E:\grade-3_2\isp_project\testverilog\random.v":5:82:5:86|Expecting wire for output connection, found rand1

