# SystemVerilog-Verification_of_Synchronous_FIFO
This repository contains detailed RTL design and TB verification of a Synchronous FIFO
