{"Source Block": ["oh/elink/dv/elink_e16_model.v@3864:3874@HdlIdDef", "   wire [2*LW-1:0] traninfo1_tlc;\n   wire [2*LW-1:0] traninfo2_tlc;\n\n   wire [FAD-1:0] wr_addr;\t\n   wire \t  wr_write;\n   wire \t  tran_written;\n   wire [FAD:0]   rd_gray_pointer;\t\n   wire \t  wr_fifo_full_next;\n   wire [FAD:0]   wr_gray_next;\n   wire [FAD:0]   wr_binary_next;\n\n"], "Clone Blocks": [["oh/elink/dv/elink_e16_model.v@1510:1520", "   // #########\n\n   wire \t   my_tran;      // this transaction is dedicated to current rxi_buffer\n   wire \t   new_tran;     // first cycle of the new transaction\n   wire [2*LW:0]   fifo_data_in; // even and odd bytes combined into short words for fifo \n   wire [2*LW:0]   fifo_data_out;// output of the fifo\n   wire [FAD:0]\t   wr_binary_next; // next value of the write pointer\n   wire [FAD:0]    rd_binary_next; // next value of the read pointer\n   wire \t   fifo_write; // write into the fifo\n   wire [FAD-1:0]  wr_addr; // write address of the fifo\n   wire [FAD-1:0]  rd_addr; // read address of the fifo\n"], ["oh/elink/dv/elink_e16_model.v@3866:3876", "\n   wire [FAD-1:0] wr_addr;\t\n   wire \t  wr_write;\n   wire \t  tran_written;\n   wire [FAD:0]   rd_gray_pointer;\t\n   wire \t  wr_fifo_full_next;\n   wire [FAD:0]   wr_gray_next;\n   wire [FAD:0]   wr_binary_next;\n\n   //###########################\n   //# Write control generation\n"], ["oh/elink/dv/elink_e16_model.v@2175:2185", "   //#########\n\n   wire \t      wr_write_rlc; // FIFO write control\n   wire [FAD-1:0]     wr_addr_rlc;\n   wire [FAD:0]       wr_binary_next_rlc;\n   wire [FAD:0]       wr_gray_next_rlc;\n   wire \t      fifo_full_next_rlc;\n   wire [FAD:0]       rd_gray_pointer_rlc;\n\n   wire [FAD-1:0]     rd_addr;\n   wire [FAD:0]       rd_binary_next;\n"], ["oh/elink/dv/elink_e16_model.v@2176:2186", "\n   wire \t      wr_write_rlc; // FIFO write control\n   wire [FAD-1:0]     wr_addr_rlc;\n   wire [FAD:0]       wr_binary_next_rlc;\n   wire [FAD:0]       wr_gray_next_rlc;\n   wire \t      fifo_full_next_rlc;\n   wire [FAD:0]       rd_gray_pointer_rlc;\n\n   wire [FAD-1:0]     rd_addr;\n   wire [FAD:0]       rd_binary_next;\n   wire [FAD:0]       rd_gray_next;\n"], ["oh/elink/dv/elink_e16_model.v@3867:3877", "   wire [FAD-1:0] wr_addr;\t\n   wire \t  wr_write;\n   wire \t  tran_written;\n   wire [FAD:0]   rd_gray_pointer;\t\n   wire \t  wr_fifo_full_next;\n   wire [FAD:0]   wr_gray_next;\n   wire [FAD:0]   wr_binary_next;\n\n   //###########################\n   //# Write control generation\n   //###########################\n"], ["oh/elink/dv/elink_e16_model.v@1511:1521", "\n   wire \t   my_tran;      // this transaction is dedicated to current rxi_buffer\n   wire \t   new_tran;     // first cycle of the new transaction\n   wire [2*LW:0]   fifo_data_in; // even and odd bytes combined into short words for fifo \n   wire [2*LW:0]   fifo_data_out;// output of the fifo\n   wire [FAD:0]\t   wr_binary_next; // next value of the write pointer\n   wire [FAD:0]    rd_binary_next; // next value of the read pointer\n   wire \t   fifo_write; // write into the fifo\n   wire [FAD-1:0]  wr_addr; // write address of the fifo\n   wire [FAD-1:0]  rd_addr; // read address of the fifo\n   wire \t   fifo_empty; // indication of the empty fifo\n"], ["oh/elink/dv/elink_e16_model.v@2180:2190", "   wire [FAD:0]       wr_gray_next_rlc;\n   wire \t      fifo_full_next_rlc;\n   wire [FAD:0]       rd_gray_pointer_rlc;\n\n   wire [FAD-1:0]     rd_addr;\n   wire [FAD:0]       rd_binary_next;\n   wire [FAD:0]       rd_gray_next;\n   wire \t      fifo_empty_next;\n   wire [FAD:0]       wr_gray_pointer;\n\n   /*AUTOWIRE*/\n"], ["oh/elink/dv/elink_e16_model.v@3863:3873", "   wire [2*LW-1:0] traninfo0_tlc;\n   wire [2*LW-1:0] traninfo1_tlc;\n   wire [2*LW-1:0] traninfo2_tlc;\n\n   wire [FAD-1:0] wr_addr;\t\n   wire \t  wr_write;\n   wire \t  tran_written;\n   wire [FAD:0]   rd_gray_pointer;\t\n   wire \t  wr_fifo_full_next;\n   wire [FAD:0]   wr_gray_next;\n   wire [FAD:0]   wr_binary_next;\n"], ["oh/elink/dv/elink_e16_model.v@3862:3872", "   wire [FAD-1:0]  rd_addr_traninfo2_tlc;\n   wire [2*LW-1:0] traninfo0_tlc;\n   wire [2*LW-1:0] traninfo1_tlc;\n   wire [2*LW-1:0] traninfo2_tlc;\n\n   wire [FAD-1:0] wr_addr;\t\n   wire \t  wr_write;\n   wire \t  tran_written;\n   wire [FAD:0]   rd_gray_pointer;\t\n   wire \t  wr_fifo_full_next;\n   wire [FAD:0]   wr_gray_next;\n"], ["oh/elink/dv/elink_e16_model.v@3865:3875", "   wire [2*LW-1:0] traninfo2_tlc;\n\n   wire [FAD-1:0] wr_addr;\t\n   wire \t  wr_write;\n   wire \t  tran_written;\n   wire [FAD:0]   rd_gray_pointer;\t\n   wire \t  wr_fifo_full_next;\n   wire [FAD:0]   wr_gray_next;\n   wire [FAD:0]   wr_binary_next;\n\n   //###########################\n"], ["oh/elink/dv/elink_e16_model.v@1514:1524", "   wire [2*LW:0]   fifo_data_in; // even and odd bytes combined into short words for fifo \n   wire [2*LW:0]   fifo_data_out;// output of the fifo\n   wire [FAD:0]\t   wr_binary_next; // next value of the write pointer\n   wire [FAD:0]    rd_binary_next; // next value of the read pointer\n   wire \t   fifo_write; // write into the fifo\n   wire [FAD-1:0]  wr_addr; // write address of the fifo\n   wire [FAD-1:0]  rd_addr; // read address of the fifo\n   wire \t   fifo_empty; // indication of the empty fifo\n   wire \t   stop_fifo_read; //one of the secondary fifos is full (stop reading)\n   \n   // ####################################################\n"]], "Diff Content": {"Delete": [[3869, "   wire \t  tran_written;\n"]], "Add": []}}