0.6
2018.2
Jun 14 2018
20:41:02
D:/VivadoFiles/risc_v_cpu/risc_v_cpu.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
D:/VivadoFiles/risc_v_cpu/risc_v_cpu.srcs/sim_1/new/riscv_cpu_tb.sv,1740918515,systemVerilog,,,,riscv_cpu_tb,,,,,,,,
D:/VivadoFiles/risc_v_cpu/risc_v_cpu.srcs/sources_1/new/decode_stage.sv,1740918186,systemVerilog,,D:/VivadoFiles/risc_v_cpu/risc_v_cpu.srcs/sources_1/new/execute_stage.sv,,control_unit;decode_stage;immediate_gen;register_file,,,,,,,,
D:/VivadoFiles/risc_v_cpu/risc_v_cpu.srcs/sources_1/new/execute_stage.sv,1740918242,systemVerilog,,D:/VivadoFiles/risc_v_cpu/risc_v_cpu.srcs/sources_1/new/fetch_stage.sv,,alu;execute_stage,,,,,,,,
D:/VivadoFiles/risc_v_cpu/risc_v_cpu.srcs/sources_1/new/fetch_stage.sv,1740918287,systemVerilog,,D:/VivadoFiles/risc_v_cpu/risc_v_cpu.srcs/sources_1/new/forwarding_unit.sv,,fetch_stage;instruction_memory,,,,,,,,
D:/VivadoFiles/risc_v_cpu/risc_v_cpu.srcs/sources_1/new/forwarding_unit.sv,1740918399,systemVerilog,,D:/VivadoFiles/risc_v_cpu/risc_v_cpu.srcs/sources_1/new/hazard_detection.sv,,forwarding_unit,,,,,,,,
D:/VivadoFiles/risc_v_cpu/risc_v_cpu.srcs/sources_1/new/hazard_detection.sv,1740918426,systemVerilog,,D:/VivadoFiles/risc_v_cpu/risc_v_cpu.srcs/sources_1/new/memory_stage.sv,,hazard_detection,,,,,,,,
D:/VivadoFiles/risc_v_cpu/risc_v_cpu.srcs/sources_1/new/memory_stage.sv,1740918457,systemVerilog,,D:/VivadoFiles/risc_v_cpu/risc_v_cpu.srcs/sources_1/new/riscv_cpu.sv,,data_memory;memory_stage,,,,,,,,
D:/VivadoFiles/risc_v_cpu/risc_v_cpu.srcs/sources_1/new/riscv_cpu.sv,1740918141,systemVerilog,,D:/VivadoFiles/risc_v_cpu/risc_v_cpu.srcs/sources_1/new/writeback_stage.sv,,riscv_cpu,,,,,,,,
D:/VivadoFiles/risc_v_cpu/risc_v_cpu.srcs/sources_1/new/writeback_stage.sv,1740918483,systemVerilog,,D:/VivadoFiles/risc_v_cpu/risc_v_cpu.srcs/sim_1/new/riscv_cpu_tb.sv,,writeback_stage,,,,,,,,
