#-----------------------------------------------------------
# Vivado v2014.1 (64-bit)
# SW Build 881834 on Fri Apr  4 14:15:54 MDT 2014
# IP Build 877625 on Fri Mar 28 16:29:15 MDT 2014
# Start of session at: Sun May 18 16:26:34 2014
# Process ID: 3836
# Log file: C:/Users/fendrirj/Vivado/network/vivado.log
# Journal file: C:/Users/fendrirj/Vivado/network\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:\Users\fendrirj\Vivado\network\Neural_Network.xpr}
Use old parser to read old xpr fileINFO: [Project 1-313] Project file moved from 'C:/Users/kowalsif/Desktop/neural/neural_network' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/fendrirj/Vivado/network/Verilog/weights.coe', nor could it be found using path 'C:/Users/kowalsif/Desktop/neural/neural_network/Verilog/weights.coe'.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'Neural_Network.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.1/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'rom_blk' is locked:
* IP definition 'Block Memory Generator (8.1)' for IP 'rom_blk' has a newer minor version in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'RAM' is locked:
* IP definition 'Block Memory Generator (8.1)' for IP 'RAM' has a newer minor version in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'clk_wiz_0' is locked:
* IP definition 'Clocking Wizard (5.1)' for IP 'clk_wiz_0' has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:08 . Memory (MB): peak = 916.359 ; gain = 86.746
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
remove_files C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/Data_Reg_Bank_TB.v
remove_files C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/Elliot_Activation_tb.v
remove_files C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/LayerMux_tb.v
remove_files C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/MultiSum_TB_PY.v
remove_files C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/Network_Controller_tb.v
remove_files C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/NeuralUnit_tb.v
remove_files C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/RAM_Mux_TB_PY.v
remove_files C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/RAM_Read_Driver_TB.v
remove_files C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/ROM_Controller_tb.v
remove_files C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/Shifter_TB.v
remove_files {C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/Weight_Reg_Bank_TB.v C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/ram_tb.v C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/tb_divisor_non_restoring.v}
remove_files -fileset rom_blk C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/ip/rom_blk/rom_blk.xci
delete_fileset rom_blk
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -module_name blk_mem_gen_0
set_property -dict [list CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {32} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/fendrirj/Git_Repos/neural_network/Verilog/Neural_ROM.coe}] [get_ips blk_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of File 'c:/Users/fendrirj/Git_Repos/neural_network/Verilog/Neural_ROM.coe' provided. It will be converted relative to IP Instance files '..\..\..\..\..\..\Git_Repos\neural_network\Verilog\Neural_ROM.coe'
generate_target {instantiation_template} [get_files c:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Instantiation Template' target for IP 'blk_mem_gen_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'blk_mem_gen_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
launch_run -jobs 8 blk_mem_gen_0_synth_1
[Sun May 18 16:30:54 2014] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: C:/Users/fendrirj/Vivado/network/Neural_Network.runs/blk_mem_gen_0_synth_1/runme.log
remove_files -fileset RAM C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/ip/RAM/RAM.xci
delete_fileset RAM
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -module_name blk_mem_gen_1
set_property -dict [list CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {1024} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/fendrirj/Git_Repos/neural_network/Verilog/weights.coe}] [get_ips blk_mem_gen_1]
INFO: [IP_Flow 19-3484] Absolute path of File 'c:/Users/fendrirj/Git_Repos/neural_network/Verilog/weights.coe' provided. It will be converted relative to IP Instance files '..\..\..\..\..\..\Git_Repos\neural_network\Verilog\weights.coe'
generate_target {instantiation_template} [get_files c:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_1'...
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci]
INFO: [IP_Flow 19-1706] Not generating 'Instantiation Template' target for IP 'blk_mem_gen_1'. Target already exists and is up to date.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_1'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'blk_mem_gen_1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_1'...
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci]
launch_run -jobs 8 blk_mem_gen_1_synth_1
[Sun May 18 16:36:08 2014] Launched blk_mem_gen_1_synth_1...
Run output will be captured here: C:/Users/fendrirj/Vivado/network/Neural_Network.runs/blk_mem_gen_1_synth_1/runme.log
launch_xsim -simset sim_1 -mode behavioral
Exported 'C:/Users/fendrirj/Vivado/network/Neural_Network.sim/sim_1/behav/blk_mem_gen_0.mif'
Exported 'C:/Users/fendrirj/Vivado/network/Neural_Network.sim/sim_1/behav/blk_mem_gen_1.mif'
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L blk_mem_gen_v8_2 -L unisims_ver -L unimacro_ver -L secureip --snapshot Network_tb_behav --prj C:/Users/fendrirj/Vivado/network/Neural_Network.sim/sim_1/behav/Network_tb.prj   xil_defaultlib.Network_tb   xil_defaultlib.glbl"
Vivado Simulator 2014.1
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.1/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L blk_mem_gen_v8_2 -L unisims_ver -L unimacro_ver -L secureip --snapshot Network_tb_behav --prj C:/Users/fendrirj/Vivado/network/Neural_Network.sim/sim_1/behav/Network_tb.prj xil_defaultlib.Network_tb xil_defaultlib.glbl 
Multi-threading is on. Using 6 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "c:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-165] Analyzing Verilog file "c:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-165] Analyzing Verilog file "c:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_2
INFO: [VRFC 10-311] analyzing module write_netlist_v8_2
INFO: [VRFC 10-311] analyzing module read_netlist_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_2
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_output_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_2
INFO: [VRFC 10-165] Analyzing Verilog file "c:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-165] Analyzing Verilog file "c:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/Divisor_non_restoring.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divisor_non_restoring
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/Denominator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Denominator
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/DelayLoop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DelayLoop
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/Weight_Reg_Bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightRegBank
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/Shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/Multi_Sum_PY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultiSum
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/LayerMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LayerMux
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/Elliot_Activation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Elliot_Activation
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/DebouncerWithoutLatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DebouncerWithoutLatch
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/ClockedOneShot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockedOneShot
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/ROM_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_Controller
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/RAM_Read_Driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_Read_Driver
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/ram_access.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_access
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/RAMMux_py.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAMMux_py
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/Neural_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NeuralUnit
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/Network_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Network_Controller
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/MassAnd_py.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MassAnd_py
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/Data_Reg_Bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataRegBank
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/new/Network.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Network
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sim_1/new/Network_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Network_tb
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2014.1/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Network_Controller
Compiling module xil_defaultlib.DataRegBank
Compiling module xil_defaultlib.WeightRegBank
Compiling module xil_defaultlib.Denominator
Compiling module xil_defaultlib.Divisor_non_restoring
Compiling module xil_defaultlib.Elliot_Activation
Compiling module xil_defaultlib.MultiSum
Compiling module xil_defaultlib.LayerMux
Compiling module xil_defaultlib.Shifter
Compiling module xil_defaultlib.NeuralUnit
Compiling module xil_defaultlib.MassAnd_py
Compiling module xil_defaultlib.RAMMux_py
Compiling module xil_defaultlib.RAM_Read_Driver
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_FAMILY="zynq"...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.ram_access
Compiling module xil_defaultlib.DelayLoop
Compiling module xil_defaultlib.DebouncerWithoutLatch
Compiling module xil_defaultlib.ClockedOneShot
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_FAMILY="zynq"...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.ROM_Controller
Compiling module xil_defaultlib.Network
Compiling module xil_defaultlib.Network_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Network_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "Network_tb_behav -key {Behavioral:sim_1:Functional:Network_tb} -tclbatch {Network_tb.tcl} -log {Network_tb_behav.log}"
Vivado Simulator 2014.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Network_tb.UUT.ram.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Network_tb.UUT.rom.blk_rom.inst.native_mem_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1057.863 ; gain = 8.082
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'Network_tb_behav' loaded.
launch_xsim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1057.863 ; gain = 10.137
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property -dict [list CONFIG.Coe_File {C:/Users/fendrirj/Git_Repos/neural_network/Verilog/weights.coe}] [get_ips blk_mem_gen_1]
INFO: [IP_Flow 19-3484] Absolute path of File 'c:/Users/fendrirj/Git_Repos/neural_network/Verilog/weights.coe' provided. It will be converted relative to IP Instance files '..\..\..\..\..\..\Git_Repos\neural_network\Verilog\weights.coe'
reset_run blk_mem_gen_1_synth_1
launch_run -jobs 8 blk_mem_gen_1_synth_1
[Sun May 18 16:41:44 2014] Launched blk_mem_gen_1_synth_1...
Run output will be captured here: C:/Users/fendrirj/Vivado/network/Neural_Network.runs/blk_mem_gen_1_synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/ClockedOneShot.v" into library work [C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/ClockedOneShot.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/Data_Reg_Bank.v" into library work [C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/Data_Reg_Bank.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/DebouncerWithoutLatch.v" into library work [C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/DebouncerWithoutLatch.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/DelayLoop.v" into library work [C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/DelayLoop.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/Denominator.v" into library work [C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/Denominator.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/Divisor_non_restoring.v" into library work [C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/Divisor_non_restoring.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/Elliot_Activation.v" into library work [C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/Elliot_Activation.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/LayerMux.v" into library work [C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/LayerMux.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/MassAnd_py.v" into library work [C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/MassAnd_py.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/Multi_Sum_PY.v" into library work [C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/Multi_Sum_PY.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/new/Network.v" into library work [C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/new/Network.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/Network_Controller.v" into library work [C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/Network_Controller.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/Neural_Unit.v" into library work [C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/Neural_Unit.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/RAMMux_py.v" into library work [C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/RAMMux_py.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/RAM_Read_Driver.v" into library work [C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/RAM_Read_Driver.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/ROM_Controller.v" into library work [C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/ROM_Controller.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/Shifter.v" into library work [C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/Shifter.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/Weight_Reg_Bank.v" into library work [C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/Weight_Reg_Bank.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/multi_logic.v" into library work [C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/multi_logic.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/ram_access.v" into library work [C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/ram_access.v:1]
[Sun May 18 17:07:09 2014] Launched synth_1...
Run output will be captured here: C:/Users/fendrirj/Vivado/network/Neural_Network.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/ClockedOneShot.v" into library work [C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/ClockedOneShot.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/Data_Reg_Bank.v" into library work [C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/Data_Reg_Bank.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/DebouncerWithoutLatch.v" into library work [C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/DebouncerWithoutLatch.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/DelayLoop.v" into library work [C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/DelayLoop.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/Denominator.v" into library work [C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/Denominator.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/Divisor_non_restoring.v" into library work [C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/Divisor_non_restoring.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/Elliot_Activation.v" into library work [C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/Elliot_Activation.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/LayerMux.v" into library work [C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/LayerMux.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/MassAnd_py.v" into library work [C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/MassAnd_py.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/Multi_Sum_PY.v" into library work [C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/Multi_Sum_PY.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/new/Network.v" into library work [C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/new/Network.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/Network_Controller.v" into library work [C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/Network_Controller.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/Neural_Unit.v" into library work [C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/Neural_Unit.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/RAMMux_py.v" into library work [C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/RAMMux_py.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/RAM_Read_Driver.v" into library work [C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/RAM_Read_Driver.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/ROM_Controller.v" into library work [C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/ROM_Controller.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/Shifter.v" into library work [C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/Shifter.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/Weight_Reg_Bank.v" into library work [C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/Weight_Reg_Bank.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/multi_logic.v" into library work [C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/multi_logic.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/ram_access.v" into library work [C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/ram_access.v:1]
[Sun May 18 17:09:32 2014] Launched synth_1...
Run output will be captured here: C:/Users/fendrirj/Vivado/network/Neural_Network.runs/synth_1/runme.log
close_project
create_project DataRegTest C:/Users/fendrirj/DataRegTest -part xc7z010clg400-1
add_files -norecurse -force C:/Users/fendrirj/Git_Repos/neural_network/Verilog/Data_Reg_Bank.v
import_files -force -norecurse
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_runs synth_1
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Data_Reg_Bank.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Data_Reg_Bank.v:1]
[Sun May 18 17:17:18 2014] Launched synth_1...
Run output will be captured here: C:/Users/fendrirj/DataRegTest/DataRegTest.runs/synth_1/runme.log
close [ open C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/new/Test.v w ]
add_files C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/new/Test.v
update_compile_order -fileset sources_1
import_files -norecurse {C:/Users/fendrirj/Git_Repos/neural_network/Verilog/DebouncerWithoutLatch.v C:/Users/fendrirj/Git_Repos/neural_network/Verilog/multi_logic.v C:/Users/fendrirj/Git_Repos/neural_network/Verilog/Denominator.v C:/Users/fendrirj/Git_Repos/neural_network/Verilog/Weight_Reg_Bank.v C:/Users/fendrirj/Git_Repos/neural_network/Verilog/Divisor_non_restoring.v C:/Users/fendrirj/Git_Repos/neural_network/Verilog/Elliot_Activation.v C:/Users/fendrirj/Git_Repos/neural_network/Verilog/ClockedOneShot.v C:/Users/fendrirj/Git_Repos/neural_network/Verilog/RAM_Read_Driver.v C:/Users/fendrirj/Git_Repos/neural_network/Verilog/ram_access.v C:/Users/fendrirj/Git_Repos/neural_network/Verilog/MassAnd_py.v C:/Users/fendrirj/Git_Repos/neural_network/Verilog/Shifter.v C:/Users/fendrirj/Git_Repos/neural_network/Verilog/DelayLoop.v C:/Users/fendrirj/Git_Repos/neural_network/Verilog/Multi_Sum_PY.v C:/Users/fendrirj/Git_Repos/neural_network/Verilog/Neural_Unit.v C:/Users/fendrirj/Git_Repos/neural_network/Verilog/ROM_Controller.v C:/Users/fendrirj/Git_Repos/neural_network/Verilog/LayerMux.v C:/Users/fendrirj/Git_Repos/neural_network/Verilog/Network_Controller.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
set_property top Test [current_fileset]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/ClockedOneShot.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/ClockedOneShot.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Data_Reg_Bank.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Data_Reg_Bank.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/DebouncerWithoutLatch.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/DebouncerWithoutLatch.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/DelayLoop.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/DelayLoop.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Denominator.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Denominator.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Divisor_non_restoring.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Divisor_non_restoring.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Elliot_Activation.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Elliot_Activation.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/LayerMux.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/LayerMux.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/MassAnd_py.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/MassAnd_py.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Multi_Sum_PY.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Multi_Sum_PY.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Network_Controller.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Network_Controller.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Neural_Unit.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Neural_Unit.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/RAM_Read_Driver.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/RAM_Read_Driver.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/ROM_Controller.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/ROM_Controller.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Shifter.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Shifter.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/new/Test.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/new/Test.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Weight_Reg_Bank.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Weight_Reg_Bank.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/multi_logic.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/multi_logic.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/ram_access.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/ram_access.v:1]
[Sun May 18 17:52:07 2014] Launched synth_1...
Run output will be captured here: C:/Users/fendrirj/DataRegTest/DataRegTest.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/ClockedOneShot.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/ClockedOneShot.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Data_Reg_Bank.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Data_Reg_Bank.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/DebouncerWithoutLatch.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/DebouncerWithoutLatch.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/DelayLoop.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/DelayLoop.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Denominator.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Denominator.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Divisor_non_restoring.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Divisor_non_restoring.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Elliot_Activation.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Elliot_Activation.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/LayerMux.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/LayerMux.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/MassAnd_py.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/MassAnd_py.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Multi_Sum_PY.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Multi_Sum_PY.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Network_Controller.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Network_Controller.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Neural_Unit.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Neural_Unit.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/RAM_Read_Driver.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/RAM_Read_Driver.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/ROM_Controller.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/ROM_Controller.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Shifter.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Shifter.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/new/Test.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/new/Test.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Weight_Reg_Bank.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Weight_Reg_Bank.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/multi_logic.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/multi_logic.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/ram_access.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/ram_access.v:1]
[Sun May 18 17:52:47 2014] Launched synth_1...
Run output will be captured here: C:/Users/fendrirj/DataRegTest/DataRegTest.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/ClockedOneShot.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/ClockedOneShot.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Data_Reg_Bank.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Data_Reg_Bank.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/DebouncerWithoutLatch.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/DebouncerWithoutLatch.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/DelayLoop.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/DelayLoop.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Denominator.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Denominator.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Divisor_non_restoring.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Divisor_non_restoring.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Elliot_Activation.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Elliot_Activation.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/LayerMux.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/LayerMux.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/MassAnd_py.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/MassAnd_py.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Multi_Sum_PY.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Multi_Sum_PY.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Network_Controller.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Network_Controller.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Neural_Unit.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Neural_Unit.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/RAM_Read_Driver.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/RAM_Read_Driver.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/ROM_Controller.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/ROM_Controller.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Shifter.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Shifter.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/new/Test.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/new/Test.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Weight_Reg_Bank.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Weight_Reg_Bank.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/multi_logic.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/multi_logic.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/ram_access.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/ram_access.v:1]
[Sun May 18 17:57:01 2014] Launched synth_1...
Run output will be captured here: C:/Users/fendrirj/DataRegTest/DataRegTest.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/ClockedOneShot.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/ClockedOneShot.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Data_Reg_Bank.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Data_Reg_Bank.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/DebouncerWithoutLatch.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/DebouncerWithoutLatch.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/DelayLoop.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/DelayLoop.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Denominator.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Denominator.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Divisor_non_restoring.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Divisor_non_restoring.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Elliot_Activation.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Elliot_Activation.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/LayerMux.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/LayerMux.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/MassAnd_py.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/MassAnd_py.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Multi_Sum_PY.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Multi_Sum_PY.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Network_Controller.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Network_Controller.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Neural_Unit.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Neural_Unit.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/RAM_Read_Driver.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/RAM_Read_Driver.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/ROM_Controller.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/ROM_Controller.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Shifter.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Shifter.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/new/Test.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/new/Test.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Weight_Reg_Bank.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Weight_Reg_Bank.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/multi_logic.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/multi_logic.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/ram_access.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/ram_access.v:1]
[Sun May 18 18:00:08 2014] Launched synth_1...
Run output will be captured here: C:/Users/fendrirj/DataRegTest/DataRegTest.runs/synth_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/ClockedOneShot.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/ClockedOneShot.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Data_Reg_Bank.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Data_Reg_Bank.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/DebouncerWithoutLatch.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/DebouncerWithoutLatch.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/DelayLoop.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/DelayLoop.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Denominator.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Denominator.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Divisor_non_restoring.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Divisor_non_restoring.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Elliot_Activation.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Elliot_Activation.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/LayerMux.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/LayerMux.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/MassAnd_py.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/MassAnd_py.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Multi_Sum_PY.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Multi_Sum_PY.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Network_Controller.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Network_Controller.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Neural_Unit.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Neural_Unit.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/RAM_Read_Driver.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/RAM_Read_Driver.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/ROM_Controller.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/ROM_Controller.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Shifter.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Shifter.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/new/Test.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/new/Test.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Weight_Reg_Bank.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Weight_Reg_Bank.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/multi_logic.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/multi_logic.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/ram_access.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/ram_access.v:1]
[Sun May 18 18:03:29 2014] Launched synth_1...
Run output will be captured here: C:/Users/fendrirj/DataRegTest/DataRegTest.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/ClockedOneShot.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/ClockedOneShot.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Data_Reg_Bank.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Data_Reg_Bank.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/DebouncerWithoutLatch.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/DebouncerWithoutLatch.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/DelayLoop.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/DelayLoop.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Denominator.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Denominator.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Divisor_non_restoring.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Divisor_non_restoring.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Elliot_Activation.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Elliot_Activation.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/LayerMux.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/LayerMux.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/MassAnd_py.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/MassAnd_py.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Multi_Sum_PY.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Multi_Sum_PY.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Network_Controller.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Network_Controller.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Neural_Unit.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Neural_Unit.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/RAM_Read_Driver.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/RAM_Read_Driver.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/ROM_Controller.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/ROM_Controller.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Shifter.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Shifter.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/new/Test.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/new/Test.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Weight_Reg_Bank.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Weight_Reg_Bank.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/multi_logic.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/multi_logic.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/ram_access.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/ram_access.v:1]
[Sun May 18 18:05:06 2014] Launched synth_1...
Run output will be captured here: C:/Users/fendrirj/DataRegTest/DataRegTest.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/ClockedOneShot.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/ClockedOneShot.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Data_Reg_Bank.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Data_Reg_Bank.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/DebouncerWithoutLatch.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/DebouncerWithoutLatch.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/DelayLoop.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/DelayLoop.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Denominator.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Denominator.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Divisor_non_restoring.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Divisor_non_restoring.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Elliot_Activation.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Elliot_Activation.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/LayerMux.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/LayerMux.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/MassAnd_py.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/MassAnd_py.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Multi_Sum_PY.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Multi_Sum_PY.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Network_Controller.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Network_Controller.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Neural_Unit.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Neural_Unit.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/RAM_Read_Driver.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/RAM_Read_Driver.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/ROM_Controller.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/ROM_Controller.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Shifter.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Shifter.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/new/Test.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/new/Test.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Weight_Reg_Bank.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Weight_Reg_Bank.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/multi_logic.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/multi_logic.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/ram_access.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/ram_access.v:1]
[Sun May 18 18:05:50 2014] Launched synth_1...
Run output will be captured here: C:/Users/fendrirj/DataRegTest/DataRegTest.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/ClockedOneShot.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/ClockedOneShot.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Data_Reg_Bank.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Data_Reg_Bank.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/DebouncerWithoutLatch.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/DebouncerWithoutLatch.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/DelayLoop.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/DelayLoop.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Denominator.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Denominator.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Divisor_non_restoring.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Divisor_non_restoring.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Elliot_Activation.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Elliot_Activation.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/LayerMux.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/LayerMux.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/MassAnd_py.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/MassAnd_py.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Multi_Sum_PY.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Multi_Sum_PY.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Network_Controller.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Network_Controller.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Neural_Unit.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Neural_Unit.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/RAM_Read_Driver.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/RAM_Read_Driver.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/ROM_Controller.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/ROM_Controller.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Shifter.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Shifter.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/new/Test.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/new/Test.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Weight_Reg_Bank.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Weight_Reg_Bank.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/multi_logic.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/multi_logic.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/ram_access.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/ram_access.v:1]
[Sun May 18 18:07:59 2014] Launched synth_1...
Run output will be captured here: C:/Users/fendrirj/DataRegTest/DataRegTest.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/ClockedOneShot.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/ClockedOneShot.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Data_Reg_Bank.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Data_Reg_Bank.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/DebouncerWithoutLatch.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/DebouncerWithoutLatch.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/DelayLoop.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/DelayLoop.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Denominator.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Denominator.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Divisor_non_restoring.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Divisor_non_restoring.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Elliot_Activation.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Elliot_Activation.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/LayerMux.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/LayerMux.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/MassAnd_py.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/MassAnd_py.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Multi_Sum_PY.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Multi_Sum_PY.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Network_Controller.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Network_Controller.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Neural_Unit.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Neural_Unit.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/RAM_Read_Driver.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/RAM_Read_Driver.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/ROM_Controller.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/ROM_Controller.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Shifter.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Shifter.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/new/Test.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/new/Test.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Weight_Reg_Bank.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Weight_Reg_Bank.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/multi_logic.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/multi_logic.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/ram_access.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/ram_access.v:1]
[Sun May 18 18:10:50 2014] Launched synth_1...
Run output will be captured here: C:/Users/fendrirj/DataRegTest/DataRegTest.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/ClockedOneShot.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/ClockedOneShot.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Data_Reg_Bank.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Data_Reg_Bank.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/DebouncerWithoutLatch.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/DebouncerWithoutLatch.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/DelayLoop.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/DelayLoop.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Denominator.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Denominator.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Divisor_non_restoring.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Divisor_non_restoring.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Elliot_Activation.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Elliot_Activation.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/LayerMux.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/LayerMux.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/MassAnd_py.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/MassAnd_py.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Multi_Sum_PY.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Multi_Sum_PY.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Network_Controller.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Network_Controller.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Neural_Unit.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Neural_Unit.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/RAM_Read_Driver.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/RAM_Read_Driver.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/ROM_Controller.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/ROM_Controller.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Shifter.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Shifter.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/new/Test.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/new/Test.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Weight_Reg_Bank.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Weight_Reg_Bank.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/multi_logic.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/multi_logic.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/ram_access.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/ram_access.v:1]
[Sun May 18 18:12:52 2014] Launched synth_1...
Run output will be captured here: C:/Users/fendrirj/DataRegTest/DataRegTest.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/ClockedOneShot.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/ClockedOneShot.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Data_Reg_Bank.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Data_Reg_Bank.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/DebouncerWithoutLatch.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/DebouncerWithoutLatch.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/DelayLoop.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/DelayLoop.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Denominator.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Denominator.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Divisor_non_restoring.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Divisor_non_restoring.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Elliot_Activation.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Elliot_Activation.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/LayerMux.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/LayerMux.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/MassAnd_py.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/MassAnd_py.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Multi_Sum_PY.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Multi_Sum_PY.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Network_Controller.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Network_Controller.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Neural_Unit.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Neural_Unit.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/RAM_Read_Driver.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/RAM_Read_Driver.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/ROM_Controller.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/ROM_Controller.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Shifter.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Shifter.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/new/Test.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/new/Test.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Weight_Reg_Bank.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Weight_Reg_Bank.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/multi_logic.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/multi_logic.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/ram_access.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/ram_access.v:1]
[Sun May 18 18:14:53 2014] Launched synth_1...
Run output will be captured here: C:/Users/fendrirj/DataRegTest/DataRegTest.runs/synth_1/runme.log
open_run synth_1 -name netlist_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.1
Loading clock regions from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/zynq/zynq/xc7z010/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/zynq/zynq/xc7z010/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.1/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/zynq/zynq/xc7z010/clg400/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.1/data\./parts/xilinx/zynq/IOStandards.xml
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:43 ; elapsed = 00:00:18 . Memory (MB): peak = 1485.613 ; gain = 396.664
remove_files C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/new/Test.v
update_compile_order -fileset sources_1
set_property top NeuralUnit [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/ClockedOneShot.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/ClockedOneShot.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Data_Reg_Bank.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Data_Reg_Bank.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/DebouncerWithoutLatch.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/DebouncerWithoutLatch.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/DelayLoop.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/DelayLoop.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Denominator.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Denominator.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Divisor_non_restoring.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Divisor_non_restoring.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Elliot_Activation.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Elliot_Activation.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/LayerMux.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/LayerMux.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/MassAnd_py.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/MassAnd_py.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Multi_Sum_PY.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Multi_Sum_PY.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Network_Controller.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Network_Controller.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Neural_Unit.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Neural_Unit.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/RAM_Read_Driver.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/RAM_Read_Driver.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/ROM_Controller.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/ROM_Controller.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Shifter.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Shifter.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Weight_Reg_Bank.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/Weight_Reg_Bank.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/multi_logic.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/multi_logic.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/ram_access.v" into library work [C:/Users/fendrirj/DataRegTest/DataRegTest.srcs/sources_1/imports/Verilog/ram_access.v:1]
[Sun May 18 18:28:30 2014] Launched synth_1...
Run output will be captured here: C:/Users/fendrirj/DataRegTest/DataRegTest.runs/synth_1/runme.log
close_design
exit
INFO: [Common 17-206] Exiting Vivado at Sun May 18 19:55:01 2014...
