/home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az449-435
+ date
Tue Feb 21 08:04:18 UTC 2023
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=2
+ CACTUS_NUM_PROCS=2
+ export CACTUS_NUM_THREADS=1
+ CACTUS_NUM_THREADS=1
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=1
+ OMP_NUM_THREADS=1
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1676966658
+ CACTUS_STARTTIME=1676966658
+ '[' 2 = 1 ']'
+ mpirun -np 2 /home/runner/simulations/TestJob01_temp_2/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_2/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.13.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.13.0
Compile date:      Feb 21 2023 (07:29:03)
Run date:          Feb 21 2023 (08:04:19+0000)
Run host:          fv-az449-435.jvjgdiodbn4ungrcbaap0pmvbb.dx.internal.cloudapp.net (pid=111674)
Working directory: /home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_2/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_2/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.1.0, API version 0x20100
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 2
MPI hosts:
  0: fv-az449-435
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 2
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=7110656KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=0397df80-eb51-e446-9db2-08856075168a, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/, OSName=Linux, OSRelease=5.15.0-1033-azure, OSVersion="#40~20.04.1-Ubuntu SMP Tue Jan 24 16:06:28 UTC 2023", HostName=fv-az449-435, Architecture=x86_64, hwlocVersion=2.1.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=7110656KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=63, CPUModel="Intel(R) Xeon(R) CPU E5-2673 v3 @ 2.40GHz", CPUStepping=2)
    L3Cache L#0: (P#-1, size=30720KB, linesize=64, ways=20, Inclusive=1)
      L2Cache L#0: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#0: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#1: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 2 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
  MPI process 1 on host 0 (process 1 of 2 on this host)
    OpenMP thread 0: PU set L#{1} P#{1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 2 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
  MPI process 1 on host 0 (process 1 of 2 on this host)
    OpenMP thread 0: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 262144 linesize 64 associativity 8 stride 32768, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 31457280 linesize 64 associativity 20 stride 1572864, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00337018 sec
      iterations=10000000... time=0.0312456 sec
      iterations=100000000... time=0.312755 sec
      iterations=400000000... time=1.25582 sec
      iterations=400000000... time=0.936602 sec
      result: 2.50612 GHz
    CPU floating point performance:
      iterations=1000000... time=0.0036759 sec
      iterations=10000000... time=0.0340457 sec
      iterations=100000000... time=0.34435 sec
      iterations=300000000... time=1.0246 sec
      result: 9.36947 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00213621 sec
      iterations=10000000... time=0.0212991 sec
      iterations=100000000... time=0.20897 sec
      iterations=500000000... time=1.07472 sec
      result: 7.44377 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000154608 sec
      iterations=10000... time=0.00150048 sec
      iterations=100000... time=0.0155579 sec
      iterations=1000000... time=0.156669 sec
      iterations=7000000... time=1.09818 sec
      result: 1.56883 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=0.000472425 sec
      iterations=10000... time=0.00454884 sec
      iterations=100000... time=0.0469164 sec
      iterations=1000000... time=0.469587 sec
      iterations=2000000... time=0.964351 sec
      iterations=4000000... time=1.89776 sec
      result: 4.7444 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=1.1e-06 sec
      iterations=10... time=3.701e-06 sec
      iterations=100... time=3.0102e-05 sec
      iterations=1000... time=0.000295215 sec
      iterations=10000... time=0.00299236 sec
      iterations=100000... time=0.0300738 sec
      iterations=1000000... time=0.308977 sec
      iterations=4000000... time=1.25207 sec
      result: 78.5134 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=8.601e-06 sec
      iterations=10... time=4.5902e-05 sec
      iterations=100... time=0.000423623 sec
      iterations=1000... time=0.00430193 sec
      iterations=10000... time=0.0457505 sec
      iterations=100000... time=1.12193 sec
      result: 17.5241 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=4.4e-06 sec
      iterations=10000... time=3.0402e-05 sec
      iterations=100000... time=0.000297516 sec
      iterations=1000000... time=0.00316247 sec
      iterations=10000000... time=0.24882 sec
      iterations=40000000... time=0.12393 sec
      iterations=360000000... time=2.11778 sec
      result: 0.73534 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=2.1101e-05 sec
      iterations=10000... time=0.000655136 sec
      iterations=100000... time=0.001946 sec
      iterations=1000000... time=0.0196219 sec
      iterations=10000000... time=0.272182 sec
      iterations=40000000... time=1.76126 sec
      result: 5.50394 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=1.3e-06 sec
      iterations=10... time=6.3e-06 sec
      iterations=100... time=5.8704e-05 sec
      iterations=1000... time=0.000605032 sec
      iterations=10000... time=0.00593642 sec
      iterations=100000... time=0.0613578 sec
      iterations=1000000... time=0.950862 sec
      iterations=2000000... time=2.1631 sec
      result: 22.7229 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=8.9e-06 sec
      iterations=10... time=8.3704e-05 sec
      iterations=100... time=0.000835346 sec
      iterations=1000... time=0.00932011 sec
      iterations=10000... time=0.086231 sec
      iterations=100000... time=1.07889 sec
      result: 18.2231 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=2.7802e-05 sec
      iterations=10... time=0.000207111 sec
      iterations=100... time=0.00207721 sec
      iterations=1000... time=0.0218016 sec
      iterations=10000... time=0.21683 sec
      iterations=50000... time=2.41924 sec
      result: 0.0357136 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*23^3 grid points, 1*194672 bytes):
      iterations=1... time=0.000117106 sec
      iterations=10... time=0.00074024 sec
      iterations=100... time=0.00760412 sec
      iterations=1000... time=0.0784678 sec
      iterations=10000... time=1.79175 sec
      result: 0.0679057 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*114^3 grid points, 1*23704704 bytes):
      iterations=1... time=0.00405892 sec
      iterations=10... time=0.0419781 sec
      iterations=100... time=0.432429 sec
      iterations=300... time=2.91286 sec
      result: 0.152586 Gupdates/sec
  Single-node measurements (using 2 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00298746 sec
      iterations=10000000... time=0.0344265 sec
      iterations=100000000... time=0.317004 sec
      iterations=300000000... time=0.946817 sec
      iterations=600000000... time=1.89144 sec
      iterations=600000000... time=1.43616 sec
      result: 2.63575 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00351969 sec
      iterations=10000000... time=0.0331981 sec
      iterations=100000000... time=0.359021 sec
      iterations=300000000... time=1.08161 sec
      result: 8.87566 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00206956 sec
      iterations=10000000... time=0.0214347 sec
      iterations=100000000... time=0.225177 sec
      iterations=500000000... time=1.06472 sec
      result: 7.51371 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000149358 sec
      iterations=10000... time=0.00150728 sec
      iterations=100000... time=0.0158798 sec
      iterations=1000000... time=0.158252 sec
      iterations=7000000... time=1.10116 sec
      result: 1.57308 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=0.000460326 sec
      iterations=10000... time=0.00468706 sec
      iterations=100000... time=0.0470892 sec
      iterations=1000000... time=0.473036 sec
      iterations=2000000... time=0.961155 sec
      iterations=4000000... time=1.90675 sec
      result: 4.76687 nsec
    Read latency of L3 cache (for 2 PUs) (using 2*23592960 bytes):
      [skipped -- too much memory requested]
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=9.5e-07 sec
      iterations=10... time=3.5505e-06 sec
      iterations=100... time=3.0002e-05 sec
      iterations=1000... time=0.000294716 sec
      iterations=10000... time=0.00302427 sec
      iterations=100000... time=0.0303431 sec
      iterations=1000000... time=0.324327 sec
      iterations=3000000... time=0.952554 sec
      iterations=6000000... time=1.87822 sec
      result: 78.5086 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=7.65e-06 sec
      iterations=10... time=0.00017821 sec
      iterations=100... time=0.000670637 sec
      iterations=1000... time=0.00576426 sec
      iterations=10000... time=0.0532563 sec
      iterations=100000... time=0.519041 sec
      iterations=200000... time=1.08907 sec
      result: 36.1056 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 2*23592960 bytes):
      [skipped -- too much memory requested]
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=4.101e-06 sec
      iterations=10000... time=3.05015e-05 sec
      iterations=100000... time=0.000297416 sec
      iterations=1000000... time=0.00304582 sec
      iterations=10000000... time=0.0312599 sec
      iterations=100000000... time=0.320492 sec
      iterations=300000000... time=0.953231 sec
      iterations=600000000... time=1.90905 sec
      result: 0.397719 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=2.1001e-05 sec
      iterations=10000... time=0.00018296 sec
      iterations=100000... time=0.001877 sec
      iterations=1000000... time=0.0184615 sec
      iterations=10000000... time=0.192275 sec
      iterations=60000000... time=1.15498 sec
      result: 2.4062 nsec
    Write latency of L3 cache (for 2 PUs) (using 2*23592960 bytes):
      [skipped -- too much memory requested]
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=1.1005e-06 sec
      iterations=10... time=5.1e-06 sec
      iterations=100... time=4.5402e-05 sec
      iterations=1000... time=0.000449874 sec
      iterations=10000... time=0.0045297 sec
      iterations=100000... time=0.0500777 sec
      iterations=1000000... time=0.48656 sec
      iterations=2000000... time=0.961185 sec
      iterations=4000000... time=1.91707 sec
      result: 51.2781 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=8.5505e-06 sec
      iterations=10... time=8.3555e-05 sec
      iterations=100... time=0.00102171 sec
      iterations=1000... time=0.00969403 sec
      iterations=10000... time=0.0926183 sec
      iterations=100000... time=0.878947 sec
      iterations=200000... time=1.78224 sec
      result: 22.063 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 2*23592960 bytes):
      [skipped -- too much memory requested]
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=8.4005e-06 sec
      iterations=10... time=7.5704e-05 sec
      iterations=100... time=0.000750391 sec
      iterations=1000... time=0.00766752 sec
      iterations=10000... time=0.0804604 sec
      iterations=100000... time=0.811672 sec
      iterations=200000... time=1.59975 sec
      result: 0.0911395 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*18^3 grid points, 2*93312 bytes):
      iterations=1... time=4.37525e-05 sec
      iterations=10... time=0.000434274 sec
      iterations=100... time=0.00436849 sec
      iterations=1000... time=0.0450328 sec
      iterations=10000... time=0.464422 sec
      iterations=20000... time=0.917997 sec
      iterations=40000... time=1.83945 sec
      result: 0.12682 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*114^3 grid points, 1*23704704 bytes):
      [skipped -- too many MPI processes]
  Single-node measurements:
    MPI latency: 1200 nsec
    MPI bandwidth: 3.68664 GByte/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 2 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 2 x 1 x 1
INFO (PUGH):   Local load: 600   [6 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Tue Feb 21 08:05:24 UTC 2023
+ echo Done.
Done.
  Elapsed time: 65.6 s
