Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /space/xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto d864ce0d9a45400c998656ee2c1dd65a --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ship_ram_tb_behav xil_defaultlib.ship_ram_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.init_rom_test
Compiling module xil_defaultlib.ship_unit
Compiling module xil_defaultlib.ship_ram_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ship_ram_tb_behav
