<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.6 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe
C:\Users\bkunkler\Documents\CEEM\repos\Belle-II\firmware\KLM_SCROD\klm_scrod\implement\smartxplorer_results\run1\klm_scrod.ncd
C:\Users\bkunkler\Documents\CEEM\repos\Belle-II\firmware\KLM_SCROD\klm_scrod\implement\smartxplorer_results\run1\klm_scrod.pcf
-xml
C:\Users\bkunkler\Documents\CEEM\repos\Belle-II\firmware\KLM_SCROD\klm_scrod\implement\smartxplorer_results\run1\klm_scrod.twx
-v 3 -s 3 -n 3 -fastpaths -o
C:\Users\bkunkler\Documents\CEEM\repos\Belle-II\firmware\KLM_SCROD\klm_scrod\implement\smartxplorer_results\run1\klm_scrod.twr

</twCmdLine><twDesign>klm_scrod.ncd</twDesign><twDesignPath>C:/Users/bkunkler/Documents/CEEM/repos/Belle-II/firmware/KLM_SCROD/klm_scrod/implement/smartxplorer_results/run1/klm_scrod.ncd</twDesignPath><twPCF>klm_scrod.pcf</twPCF><twPcfPath>C:/Users/bkunkler/Documents/CEEM/repos/Belle-II/firmware/KLM_SCROD/klm_scrod/implement/smartxplorer_results/run1/klm_scrod.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="fgg676"><twDevName>xc6slx150t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-06-08</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_TTD_CLK = PERIOD TIMEGRP &quot;TTD_CLK&quot; 7.861 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.334</twMinPer></twConstHead><twPinLimitRpt anchorID="7"><twPinLimitBanner>Component Switching Limit Checks: TS_TTD_CLK = PERIOD TIMEGRP &quot;TTD_CLK&quot; 7.861 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="8" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.527" period="7.861" constraintValue="3.930" deviceLimit="1.667" physResource="b2tt_ins/gen_useextclk0.map_clk/map_pll/PLL_ADV/CLKIN1" logResource="b2tt_ins/gen_useextclk0.map_clk/map_pll/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y2.CLKIN2" clockNet="b2tt_ins/gen_useextclk0.map_clk/clk_127"/><twPinLimit anchorID="9" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.527" period="7.861" constraintValue="3.930" deviceLimit="1.667" physResource="b2tt_ins/gen_useextclk0.map_clk/map_pll/PLL_ADV/CLKIN1" logResource="b2tt_ins/gen_useextclk0.map_clk/map_pll/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y2.CLKIN2" clockNet="b2tt_ins/gen_useextclk0.map_clk/clk_127"/><twPinLimit anchorID="10" type="MINPERIOD" name="Tpllper_CLKIN(Finmax)" slack="6.009" period="7.861" constraintValue="7.861" deviceLimit="1.852" freqLimit="539.957" physResource="b2tt_ins/gen_useextclk0.map_clk/map_pll/PLL_ADV/CLKIN1" logResource="b2tt_ins/gen_useextclk0.map_clk/map_pll/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y2.CLKIN2" clockNet="b2tt_ins/gen_useextclk0.map_clk/clk_127"/></twPinLimitRpt></twConst><twConst anchorID="11" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_SYS_CLK = PERIOD TIMEGRP &quot;SYS_CLK&quot; 7.861 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.250</twMinPer></twConstHead><twPinLimitRpt anchorID="12"><twPinLimitBanner>Component Switching Limit Checks: TS_SYS_CLK = PERIOD TIMEGRP &quot;SYS_CLK&quot; 7.861 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="13" type="MINPERIOD" name="Tgtpcper_RXUSRCLK" slack="1.611" period="7.861" constraintValue="7.861" deviceLimit="6.250" freqLimit="160.000" physResource="aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/RXUSRCLK20" logResource="aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/RXUSRCLK20" locationPin="GTPA1_DUAL_X0Y1.RXUSRCLK20" clockNet="sys_clk_ib"/><twPinLimit anchorID="14" type="MINPERIOD" name="Tgtpcper_TXUSRCLK" slack="1.611" period="7.861" constraintValue="7.861" deviceLimit="6.250" freqLimit="160.000" physResource="aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK20" logResource="aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK20" locationPin="GTPA1_DUAL_X0Y1.TXUSRCLK20" clockNet="sys_clk_ib"/><twPinLimit anchorID="15" type="MINPERIOD" name="Tgtpcper_GCLK" slack="4.736" period="7.861" constraintValue="7.861" deviceLimit="3.125" freqLimit="320.000" physResource="aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/PLLCLK00" logResource="aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/PLLCLK00" locationPin="GTPA1_DUAL_X0Y1.GCLK00" clockNet="sys_clk_ib"/></twPinLimitRpt></twConst><twConst anchorID="16" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">TS_SYS_CLK2X = PERIOD TIMEGRP &quot;SYS_CLK2X&quot; TS_SYS_CLK / 2 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.916</twMinPer></twConstHead><twPinLimitRpt anchorID="17"><twPinLimitBanner>Component Switching Limit Checks: TS_SYS_CLK2X = PERIOD TIMEGRP &quot;SYS_CLK2X&quot; TS_SYS_CLK / 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="18" type="MINPERIOD" name="Tdspper_BREG_MREG" slack="0.014" period="3.930" constraintValue="3.930" deviceLimit="3.916" freqLimit="255.363" physResource="conc_intfc_ins/trg_chan_ins/DSP48A1_inst/CLK" logResource="conc_intfc_ins/trg_chan_ins/DSP48A1_inst/CLK" locationPin="DSP48_X1Y18.CLK" clockNet="sys_clk2x_ib"/><twPinLimit anchorID="19" type="MINPERIOD" name="Tgtpcper_RXUSRCLK" slack="0.805" period="3.930" constraintValue="3.930" deviceLimit="3.125" freqLimit="320.000" physResource="aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/RXUSRCLK0" logResource="aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/RXUSRCLK0" locationPin="GTPA1_DUAL_X0Y1.RXUSRCLK0" clockNet="sys_clk2x_ib"/><twPinLimit anchorID="20" type="MINPERIOD" name="Tgtpcper_TXUSRCLK" slack="0.805" period="3.930" constraintValue="3.930" deviceLimit="3.125" freqLimit="320.000" physResource="aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK0" logResource="aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK0" locationPin="GTPA1_DUAL_X0Y1.TXUSRCLK0" clockNet="sys_clk2x_ib"/></twPinLimitRpt></twConst><twConst anchorID="21" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">TS_TTB = PERIOD TIMEGRP &quot;TNM_TTB&quot; 100000 ns HIGH 12 ns;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1791.666</twMinPer></twConstHead><twPinLimitRpt anchorID="22"><twPinLimitBanner>Component Switching Limit Checks: TS_TTB = PERIOD TIMEGRP &quot;TNM_TTB&quot; 100000 ns HIGH 12 ns;</twPinLimitBanner><twPinLimit anchorID="23" type="MINHIGHPULSE" name="Trpw" slack="98208.333" period="100000.000" constraintValue="12.000" deviceLimit="0.215" physResource="conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[3].FDCE0_inst/SR" logResource="conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[3].FDCE0_inst/SR" locationPin="SLICE_X38Y134.SR" clockNet="conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[3].FDSE2_inst"/><twPinLimit anchorID="24" type="MINHIGHPULSE" name="Trpw" slack="98208.333" period="100000.000" constraintValue="12.000" deviceLimit="0.215" physResource="conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[1].FDCE0_inst/SR" logResource="conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[1].FDCE0_inst/SR" locationPin="SLICE_X38Y146.SR" clockNet="conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[1].FDSE2_inst"/><twPinLimit anchorID="25" type="MINHIGHPULSE" name="Trpw" slack="98208.333" period="100000.000" constraintValue="12.000" deviceLimit="0.215" physResource="conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/CC_FFS_GEN[3].FDCE0_inst/SR" logResource="conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/CC_FFS_GEN[3].FDCE0_inst/SR" locationPin="SLICE_X32Y66.SR" clockNet="conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/CC_FFS_GEN[3].FDSE2_inst"/></twPinLimitRpt></twConst><twConst anchorID="26" twConstType="PATHDELAY" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_TDC_2X = MAXDELAY FROM TIMEGRP &quot;TDC_2X_GRP&quot; TO TIMEGRP &quot;TDC_2X_GRP&quot;         TS_TTD_CLK * 2;</twConstName><twItemCnt>32514</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>77</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>9.601</twMaxDel></twConstHead><twPathRptBanner iPaths="478" iCriticalPaths="0" sType="EndPoint">Paths for end point conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/cmin_0 (SLICE_X78Y58.AX), 478 paths
</twPathRptBanner><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathFromToDelay"><twSlack>6.121</twSlack><twSrc BELType="FF">conc_intfc_ins/tdc_ins/tdc_dout_q1_4_7</twSrc><twDest BELType="FF">conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/cmin_0</twDest><twTotPathDel>9.321</twTotPathDel><twClkSkew dest = "0.604" src = "0.804">0.200</twClkSkew><twDelConst>15.722</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>conc_intfc_ins/tdc_ins/tdc_dout_q1_4_7</twSrc><twDest BELType='FF'>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/cmin_0</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X41Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twSrcClk><twPathDel><twSite>SLICE_X41Y57.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>conc_intfc_ins/tdc_dout&lt;4&gt;&lt;7&gt;</twComp><twBEL>conc_intfc_ins/tdc_ins/tdc_dout_q1_4_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y54.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.641</twDelInfo><twComp>conc_intfc_ins/tdc_dout&lt;4&gt;&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_11/N0</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_11/comp_d24_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y56.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_11/N1</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y56.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_11/comp_d2</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_11/comp_d25</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y60.D2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.965</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_11/comp_d</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y60.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin1&lt;0&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_11/Mmux_dmin11</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y61.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.470</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin1&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y61.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_21/comp_d21</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_21/comp_d22</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y59.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_21/comp_d21</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y59.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_21/N25</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_21/comp_d25_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y62.D1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.085</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_21/N25</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y62.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/cmin2&lt;0&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_21/Mmux_cmin11</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y58.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/cmin2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y58.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/cmin1_t&lt;2&gt;&lt;3&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/cmin_0</twBEL></twPathDel><twLogDel>1.860</twLogDel><twRouteDel>7.461</twRouteDel><twTotDel>9.321</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.930">sys_clk2x_ib</twDestClk><twPctLog>20.0</twPctLog><twPctRoute>80.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathFromToDelay"><twSlack>6.186</twSlack><twSrc BELType="FF">conc_intfc_ins/tdc_ins/tdc_dout_q1_4_7</twSrc><twDest BELType="FF">conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/cmin_0</twDest><twTotPathDel>9.256</twTotPathDel><twClkSkew dest = "0.604" src = "0.804">0.200</twClkSkew><twDelConst>15.722</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>conc_intfc_ins/tdc_ins/tdc_dout_q1_4_7</twSrc><twDest BELType='FF'>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/cmin_0</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X41Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twSrcClk><twPathDel><twSite>SLICE_X41Y57.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>conc_intfc_ins/tdc_dout&lt;4&gt;&lt;7&gt;</twComp><twBEL>conc_intfc_ins/tdc_ins/tdc_dout_q1_4_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y54.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.641</twDelInfo><twComp>conc_intfc_ins/tdc_dout&lt;4&gt;&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_11/N0</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_11/comp_d24_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y56.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_11/N1</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y56.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_11/comp_d2</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_11/comp_d25</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y58.A1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.833</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_11/comp_d</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y58.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin1&lt;2&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_11/Mmux_dmin31</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y61.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.537</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin1&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y61.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_21/comp_d21</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_21/comp_d22</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y59.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_21/comp_d21</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y59.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_21/N25</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_21/comp_d25_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y62.D1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.085</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_21/N25</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y62.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/cmin2&lt;0&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_21/Mmux_cmin11</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y58.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/cmin2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y58.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/cmin1_t&lt;2&gt;&lt;3&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/cmin_0</twBEL></twPathDel><twLogDel>1.860</twLogDel><twRouteDel>7.396</twRouteDel><twTotDel>9.256</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.930">sys_clk2x_ib</twDestClk><twPctLog>20.1</twPctLog><twPctRoute>79.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathFromToDelay"><twSlack>6.317</twSlack><twSrc BELType="FF">conc_intfc_ins/tdc_ins/tdc_dout_q1_5_1</twSrc><twDest BELType="FF">conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/cmin_0</twDest><twTotPathDel>9.114</twTotPathDel><twClkSkew dest = "0.604" src = "0.815">0.211</twClkSkew><twDelConst>15.722</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>conc_intfc_ins/tdc_ins/tdc_dout_q1_5_1</twSrc><twDest BELType='FF'>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/cmin_0</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X44Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twSrcClk><twPathDel><twSite>SLICE_X44Y49.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>conc_intfc_ins/tdc_dout&lt;5&gt;&lt;3&gt;</twComp><twBEL>conc_intfc_ins/tdc_ins/tdc_dout_q1_5_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y58.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.568</twDelInfo><twComp>conc_intfc_ins/tdc_dout&lt;5&gt;&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y58.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_11/comp_d21</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_11/comp_d22</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y56.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_11/comp_d21</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y56.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_11/comp_d2</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_11/comp_d25</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y60.D2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.965</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_11/comp_d</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y60.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin1&lt;0&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_11/Mmux_dmin11</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y61.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.470</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin1&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y61.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_21/comp_d21</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_21/comp_d22</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y59.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_21/comp_d21</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y59.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_21/N25</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_21/comp_d25_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y62.D1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.085</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_21/N25</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y62.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/cmin2&lt;0&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_21/Mmux_cmin11</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y58.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/cmin2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y58.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/cmin1_t&lt;2&gt;&lt;3&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/cmin_0</twBEL></twPathDel><twLogDel>1.916</twLogDel><twRouteDel>7.198</twRouteDel><twTotDel>9.114</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.930">sys_clk2x_ib</twDestClk><twPctLog>21.0</twPctLog><twPctRoute>79.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="564" iCriticalPaths="0" sType="EndPoint">Paths for end point conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin_2 (SLICE_X75Y51.CX), 564 paths
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathFromToDelay"><twSlack>6.152</twSlack><twSrc BELType="FF">conc_intfc_ins/tdc_ins/tdc_dout_q1_1_4</twSrc><twDest BELType="FF">conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin_2</twDest><twTotPathDel>9.393</twTotPathDel><twClkSkew dest = "0.609" src = "0.706">0.097</twClkSkew><twDelConst>15.722</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>conc_intfc_ins/tdc_ins/tdc_dout_q1_1_4</twSrc><twDest BELType='FF'>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin_2</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X95Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twSrcClk><twPathDel><twSite>SLICE_X95Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>conc_intfc_ins/tdc_dout&lt;1&gt;&lt;7&gt;</twComp><twBEL>conc_intfc_ins/tdc_ins/tdc_dout_q1_1_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y58.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.023</twDelInfo><twComp>conc_intfc_ins/tdc_dout&lt;1&gt;&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y58.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/comp_d22</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/comp_d23</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y58.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/comp_d22</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y58.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/comp_d22</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/comp_d25</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y57.A2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/comp_d</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin1&lt;8&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/Mmux_dmin91</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y45.B5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">2.116</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin1&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_21/N3</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_21/Mmux_cmin111_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y49.CX</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.117</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_21/N3</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y49.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin2&lt;2&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_21/comp_d25_SW16</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_21/N49</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin2&lt;2&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_21/Mmux_dmin31</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y51.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin2&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y51.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/dmin1_t&lt;1&gt;&lt;3&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin_2</twBEL></twPathDel><twLogDel>1.745</twLogDel><twRouteDel>7.648</twRouteDel><twTotDel>9.393</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.930">sys_clk2x_ib</twDestClk><twPctLog>18.6</twPctLog><twPctRoute>81.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathFromToDelay"><twSlack>6.193</twSlack><twSrc BELType="FF">conc_intfc_ins/tdc_ins/tdc_dout_q1_1_7</twSrc><twDest BELType="FF">conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin_2</twDest><twTotPathDel>9.352</twTotPathDel><twClkSkew dest = "0.609" src = "0.706">0.097</twClkSkew><twDelConst>15.722</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>conc_intfc_ins/tdc_ins/tdc_dout_q1_1_7</twSrc><twDest BELType='FF'>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin_2</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X95Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twSrcClk><twPathDel><twSite>SLICE_X95Y73.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>conc_intfc_ins/tdc_dout&lt;1&gt;&lt;7&gt;</twComp><twBEL>conc_intfc_ins/tdc_ins/tdc_dout_q1_1_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y58.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.939</twDelInfo><twComp>conc_intfc_ins/tdc_dout&lt;1&gt;&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y58.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/N11</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/comp_d24_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y58.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/N11</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y58.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/comp_d22</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/comp_d25</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y57.A2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/comp_d</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin1&lt;8&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/Mmux_dmin91</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y45.B5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">2.116</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin1&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_21/N3</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_21/Mmux_cmin111_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y49.CX</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.117</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_21/N3</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y49.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin2&lt;2&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_21/comp_d25_SW16</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_21/N49</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin2&lt;2&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_21/Mmux_dmin31</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y51.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin2&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y51.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/dmin1_t&lt;1&gt;&lt;3&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin_2</twBEL></twPathDel><twLogDel>1.801</twLogDel><twRouteDel>7.551</twRouteDel><twTotDel>9.352</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.930">sys_clk2x_ib</twDestClk><twPctLog>19.3</twPctLog><twPctRoute>80.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathFromToDelay"><twSlack>6.296</twSlack><twSrc BELType="FF">conc_intfc_ins/tdc_ins/tdc_dout_q1_1_6</twSrc><twDest BELType="FF">conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin_2</twDest><twTotPathDel>9.249</twTotPathDel><twClkSkew dest = "0.609" src = "0.706">0.097</twClkSkew><twDelConst>15.722</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>conc_intfc_ins/tdc_ins/tdc_dout_q1_1_6</twSrc><twDest BELType='FF'>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin_2</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X95Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twSrcClk><twPathDel><twSite>SLICE_X95Y73.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>conc_intfc_ins/tdc_dout&lt;1&gt;&lt;7&gt;</twComp><twBEL>conc_intfc_ins/tdc_ins/tdc_dout_q1_1_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y58.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.836</twDelInfo><twComp>conc_intfc_ins/tdc_dout&lt;1&gt;&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y58.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/N11</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/comp_d24_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y58.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/N11</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y58.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/comp_d22</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/comp_d25</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y57.A2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/comp_d</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin1&lt;8&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/Mmux_dmin91</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y45.B5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">2.116</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin1&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_21/N3</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_21/Mmux_cmin111_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y49.CX</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.117</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_21/N3</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y49.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin2&lt;2&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_21/comp_d25_SW16</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_21/N49</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin2&lt;2&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_21/Mmux_dmin31</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y51.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin2&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y51.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/dmin1_t&lt;1&gt;&lt;3&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin_2</twBEL></twPathDel><twLogDel>1.801</twLogDel><twRouteDel>7.448</twRouteDel><twTotDel>9.249</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.930">sys_clk2x_ib</twDestClk><twPctLog>19.5</twPctLog><twPctRoute>80.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="780" iCriticalPaths="0" sType="EndPoint">Paths for end point conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin_1 (SLICE_X83Y55.BX), 780 paths
</twPathRptBanner><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathFromToDelay"><twSlack>6.280</twSlack><twSrc BELType="FF">conc_intfc_ins/tdc_ins/tdc_dout_q1_8_0</twSrc><twDest BELType="FF">conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin_1</twDest><twTotPathDel>9.328</twTotPathDel><twClkSkew dest = "0.599" src = "0.633">0.034</twClkSkew><twDelConst>15.722</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>conc_intfc_ins/tdc_ins/tdc_dout_q1_8_0</twSrc><twDest BELType='FF'>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin_1</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X98Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twSrcClk><twPathDel><twSite>SLICE_X98Y42.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>conc_intfc_ins/tdc_dout&lt;8&gt;&lt;3&gt;</twComp><twBEL>conc_intfc_ins/tdc_ins/tdc_dout_q1_8_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y56.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.159</twDelInfo><twComp>conc_intfc_ins/tdc_dout&lt;8&gt;&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_11/comp_d21</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_11/comp_d22</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y54.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_11/comp_d21</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_11/comp_d</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_11/comp_d25</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y55.A3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_11/comp_d</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin1_t&lt;1&gt;&lt;0&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_11/Mmux_dmin21</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y55.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.655</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin1_t&lt;1&gt;&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_21/comp_d21</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_21/comp_d22</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y54.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_21/comp_d21</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_21/comp_d22</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_21/comp_d25_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y54.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_21/N29</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y54.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin2&lt;8&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_21/comp_d25</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y56.A1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.060</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_21/comp_d</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin2&lt;1&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_21/Mmux_dmin21</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y55.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.045</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin2&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y55.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/dmin1_t&lt;3&gt;&lt;3&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin_1</twBEL></twPathDel><twLogDel>2.176</twLogDel><twRouteDel>7.152</twRouteDel><twTotDel>9.328</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.930">sys_clk2x_ib</twDestClk><twPctLog>23.3</twPctLog><twPctRoute>76.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathFromToDelay"><twSlack>6.284</twSlack><twSrc BELType="FF">conc_intfc_ins/tdc_ins/tdc_dout_q1_8_1</twSrc><twDest BELType="FF">conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin_1</twDest><twTotPathDel>9.324</twTotPathDel><twClkSkew dest = "0.599" src = "0.633">0.034</twClkSkew><twDelConst>15.722</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>conc_intfc_ins/tdc_ins/tdc_dout_q1_8_1</twSrc><twDest BELType='FF'>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin_1</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X98Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twSrcClk><twPathDel><twSite>SLICE_X98Y42.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>conc_intfc_ins/tdc_dout&lt;8&gt;&lt;3&gt;</twComp><twBEL>conc_intfc_ins/tdc_ins/tdc_dout_q1_8_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y56.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.155</twDelInfo><twComp>conc_intfc_ins/tdc_dout&lt;8&gt;&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_11/comp_d21</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_11/comp_d22</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y54.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_11/comp_d21</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_11/comp_d</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_11/comp_d25</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y55.A3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_11/comp_d</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin1_t&lt;1&gt;&lt;0&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_11/Mmux_dmin21</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y55.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.655</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin1_t&lt;1&gt;&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_21/comp_d21</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_21/comp_d22</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y54.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_21/comp_d21</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_21/comp_d22</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_21/comp_d25_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y54.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_21/N29</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y54.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin2&lt;8&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_21/comp_d25</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y56.A1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.060</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_21/comp_d</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin2&lt;1&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_21/Mmux_dmin21</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y55.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.045</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin2&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y55.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/dmin1_t&lt;3&gt;&lt;3&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin_1</twBEL></twPathDel><twLogDel>2.176</twLogDel><twRouteDel>7.148</twRouteDel><twTotDel>9.324</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.930">sys_clk2x_ib</twDestClk><twPctLog>23.3</twPctLog><twPctRoute>76.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathFromToDelay"><twSlack>6.364</twSlack><twSrc BELType="FF">conc_intfc_ins/tdc_ins/tdc_dout_q1_8_0</twSrc><twDest BELType="FF">conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin_1</twDest><twTotPathDel>9.244</twTotPathDel><twClkSkew dest = "0.599" src = "0.633">0.034</twClkSkew><twDelConst>15.722</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>conc_intfc_ins/tdc_ins/tdc_dout_q1_8_0</twSrc><twDest BELType='FF'>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin_1</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X98Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twSrcClk><twPathDel><twSite>SLICE_X98Y42.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>conc_intfc_ins/tdc_dout&lt;8&gt;&lt;3&gt;</twComp><twBEL>conc_intfc_ins/tdc_ins/tdc_dout_q1_8_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y56.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.159</twDelInfo><twComp>conc_intfc_ins/tdc_dout&lt;8&gt;&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_11/comp_d21</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_11/comp_d22</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y54.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_11/comp_d21</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_11/comp_d</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_11/comp_d25</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y55.B2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.049</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_11/comp_d</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin1_t&lt;1&gt;&lt;0&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_11/Mmux_dmin11</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y55.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.424</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin1_t&lt;1&gt;&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_21/comp_d21</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_21/comp_d22</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y54.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_21/comp_d21</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_21/comp_d22</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_21/comp_d25_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y54.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_21/N29</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y54.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin2&lt;8&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_21/comp_d25</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y56.A1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.060</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_21/comp_d</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin2&lt;1&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_21/Mmux_dmin21</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y55.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.045</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin2&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y55.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/dmin1_t&lt;3&gt;&lt;3&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin_1</twBEL></twPathDel><twLogDel>2.176</twLogDel><twRouteDel>7.068</twRouteDel><twTotDel>9.244</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.930">sys_clk2x_ib</twDestClk><twPctLog>23.5</twPctLog><twPctRoute>76.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TDC_2X = MAXDELAY FROM TIMEGRP &quot;TDC_2X_GRP&quot; TO TIMEGRP &quot;TDC_2X_GRP&quot;
        TS_TTD_CLK * 2;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point conc_intfc_ins/tmodr_ins/rdfail_ctr_0 (SLICE_X71Y64.A6), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="45"><twSlack>0.442</twSlack><twSrc BELType="FF">conc_intfc_ins/tmodr_ins/rdfail_ctr_0</twSrc><twDest BELType="FF">conc_intfc_ins/tmodr_ins/rdfail_ctr_0</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>conc_intfc_ins/tmodr_ins/rdfail_ctr_0</twSrc><twDest BELType='FF'>conc_intfc_ins/tmodr_ins/rdfail_ctr_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X71Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twSrcClk><twPathDel><twSite>SLICE_X71Y64.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rdfail_ctr&lt;1&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rdfail_ctr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y64.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rdfail_ctr&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X71Y64.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rdfail_ctr&lt;1&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/Mcount_rdfail_ctr_xor&lt;0&gt;11_INV_0</twBEL><twBEL>conc_intfc_ins/tmodr_ins/rdfail_ctr_0</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.029</twRouteDel><twTotDel>0.442</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twDestClk><twPctLog>93.4</twPctLog><twPctRoute>6.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point conc_intfc_ins/tmodr_ins/rdfail_ctr_1 (SLICE_X71Y64.B5), 1 path
</twPathRptBanner><twRacePath anchorID="46"><twSlack>0.489</twSlack><twSrc BELType="FF">conc_intfc_ins/tmodr_ins/rdfail_ctr_1</twSrc><twDest BELType="FF">conc_intfc_ins/tmodr_ins/rdfail_ctr_1</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>conc_intfc_ins/tmodr_ins/rdfail_ctr_1</twSrc><twDest BELType='FF'>conc_intfc_ins/tmodr_ins/rdfail_ctr_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X71Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twSrcClk><twPathDel><twSite>SLICE_X71Y64.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rdfail_ctr&lt;1&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rdfail_ctr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y64.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rdfail_ctr&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X71Y64.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rdfail_ctr&lt;1&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/Mcount_rdfail_ctr_xor&lt;1&gt;11</twBEL><twBEL>conc_intfc_ins/tmodr_ins/rdfail_ctr_1</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.076</twRouteDel><twTotDel>0.489</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twDestClk><twPctLog>84.5</twPctLog><twPctRoute>15.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point conc_intfc_ins/tmodr_ins/rdfail_ctr_2 (SLICE_X73Y65.A5), 1 path
</twPathRptBanner><twRacePath anchorID="47"><twSlack>0.563</twSlack><twSrc BELType="FF">conc_intfc_ins/tmodr_ins/rdfail_ctr_1</twSrc><twDest BELType="FF">conc_intfc_ins/tmodr_ins/rdfail_ctr_2</twDest><twClkSkew dest = "0.078" src = "0.076">0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>conc_intfc_ins/tmodr_ins/rdfail_ctr_1</twSrc><twDest BELType='FF'>conc_intfc_ins/tmodr_ins/rdfail_ctr_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X71Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twSrcClk><twPathDel><twSite>SLICE_X71Y64.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rdfail_ctr&lt;1&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rdfail_ctr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y65.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.212</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rdfail_ctr&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X73Y65.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/Mcount_rdfail_ctr_xor&lt;2&gt;12</twComp><twBEL>conc_intfc_ins/tmodr_ins/Mcount_rdfail_ctr_xor&lt;2&gt;11</twBEL><twBEL>conc_intfc_ins/tmodr_ins/rdfail_ctr_2</twBEL></twPathDel><twLogDel>0.353</twLogDel><twRouteDel>0.212</twRouteDel><twTotDel>0.565</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twDestClk><twPctLog>62.5</twPctLog><twPctRoute>37.5</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="48" twConstType="PATHDELAY" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_CCD_TDC2SYS = MAXDELAY FROM TIMEGRP &quot;SYS_CLK_GRP&quot; TO TIMEGRP         &quot;SYS_CLK2X_GRP&quot; TS_SYS_CLK2X DATAPATHONLY;</twConstName><twItemCnt>31</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>31</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.075</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3 (SLICE_X51Y82.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathFromToDelay"><twSlack>0.855</twSlack><twSrc BELType="FF">b2tt_ins/map_decode/map_pa/sig_reset</twSrc><twDest BELType="FF">conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3</twDest><twTotPathDel>3.075</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.930</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>b2tt_ins/map_decode/map_pa/sig_reset</twSrc><twDest BELType='FF'>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X43Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_ib</twSrcClk><twPathDel><twSite>SLICE_X43Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>b2tt_runreset</twComp><twBEL>b2tt_ins/map_decode/map_pa/sig_reset</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y82.SR</twSite><twDelType>net</twDelType><twFanCnt>126</twFanCnt><twDelInfo twEdge="twRising">2.360</twDelInfo><twComp>b2tt_runreset</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y82.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.324</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3</twComp><twBEL>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3</twBEL></twPathDel><twLogDel>0.715</twLogDel><twRouteDel>2.360</twRouteDel><twTotDel>3.075</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.930">sys_clk2x_ib</twDestClk><twPctLog>23.3</twPctLog><twPctRoute>76.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2 (SLICE_X51Y82.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathFromToDelay"><twSlack>0.875</twSlack><twSrc BELType="FF">b2tt_ins/map_decode/map_pa/sig_reset</twSrc><twDest BELType="FF">conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2</twDest><twTotPathDel>3.055</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.930</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>b2tt_ins/map_decode/map_pa/sig_reset</twSrc><twDest BELType='FF'>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X43Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_ib</twSrcClk><twPathDel><twSite>SLICE_X43Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>b2tt_runreset</twComp><twBEL>b2tt_ins/map_decode/map_pa/sig_reset</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y82.SR</twSite><twDelType>net</twDelType><twFanCnt>126</twFanCnt><twDelInfo twEdge="twRising">2.360</twDelInfo><twComp>b2tt_runreset</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y82.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3</twComp><twBEL>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2</twBEL></twPathDel><twLogDel>0.695</twLogDel><twRouteDel>2.360</twRouteDel><twTotDel>3.055</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.930">sys_clk2x_ib</twDestClk><twPctLog>22.7</twPctLog><twPctRoute>77.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1 (SLICE_X51Y82.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathFromToDelay"><twSlack>0.877</twSlack><twSrc BELType="FF">b2tt_ins/map_decode/map_pa/sig_reset</twSrc><twDest BELType="FF">conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1</twDest><twTotPathDel>3.053</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.930</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>b2tt_ins/map_decode/map_pa/sig_reset</twSrc><twDest BELType='FF'>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X43Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_ib</twSrcClk><twPathDel><twSite>SLICE_X43Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>b2tt_runreset</twComp><twBEL>b2tt_ins/map_decode/map_pa/sig_reset</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y82.SR</twSite><twDelType>net</twDelType><twFanCnt>126</twFanCnt><twDelInfo twEdge="twRising">2.360</twDelInfo><twComp>b2tt_runreset</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y82.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3</twComp><twBEL>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1</twBEL></twPathDel><twLogDel>0.693</twLogDel><twRouteDel>2.360</twRouteDel><twTotDel>3.053</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.930">sys_clk2x_ib</twDestClk><twPctLog>22.7</twPctLog><twPctRoute>77.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_CCD_TDC2SYS = MAXDELAY FROM TIMEGRP &quot;SYS_CLK_GRP&quot; TO TIMEGRP
        &quot;SYS_CLK2X_GRP&quot; TS_SYS_CLK2X DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_9 (SLICE_X45Y90.BX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="55"><twSlack>0.500</twSlack><twSrc BELType="FF">conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9</twSrc><twDest BELType="FF">conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_9</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9</twSrc><twDest BELType='FF'>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X44Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_ib</twSrcClk><twPathDel><twSite>SLICE_X44Y92.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D&lt;9&gt;</twComp><twBEL>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y90.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.207</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X45Y90.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D&lt;9&gt;</twComp><twBEL>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_9</twBEL></twPathDel><twLogDel>0.293</twLogDel><twRouteDel>0.207</twRouteDel><twTotDel>0.500</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twDestClk><twPctLog>58.6</twPctLog><twPctRoute>41.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_7 (SLICE_X45Y89.DX), 1 path
</twPathRptBanner><twRacePath anchorID="56"><twSlack>0.675</twSlack><twSrc BELType="FF">conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7</twSrc><twDest BELType="FF">conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_7</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7</twSrc><twDest BELType='FF'>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X44Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_ib</twSrcClk><twPathDel><twSite>SLICE_X44Y92.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D&lt;9&gt;</twComp><twBEL>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y89.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.382</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X45Y89.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D&lt;7&gt;</twComp><twBEL>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_7</twBEL></twPathDel><twLogDel>0.293</twLogDel><twRouteDel>0.382</twRouteDel><twTotDel>0.675</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twDestClk><twPctLog>43.4</twPctLog><twPctRoute>56.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4 (SLICE_X45Y89.AX), 1 path
</twPathRptBanner><twRacePath anchorID="57"><twSlack>0.709</twSlack><twSrc BELType="FF">conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4</twSrc><twDest BELType="FF">conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4</twSrc><twDest BELType='FF'>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X44Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_ib</twSrcClk><twPathDel><twSite>SLICE_X44Y94.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D&lt;6&gt;</twComp><twBEL>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y89.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X45Y89.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D&lt;7&gt;</twComp><twBEL>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4</twBEL></twPathDel><twLogDel>0.293</twLogDel><twRouteDel>0.416</twRouteDel><twTotDel>0.709</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twDestClk><twPctLog>41.3</twPctLog><twPctRoute>58.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="58" twConstType="PATHDELAY" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">TS_CCD_SYS2TDC = MAXDELAY FROM TIMEGRP &quot;SYS_CLK2X_GRP&quot; TO TIMEGRP         &quot;SYS_CLK_GRP&quot; TS_SYS_CLK2X DATAPATHONLY;</twConstName><twItemCnt>10</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>10</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.619</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_7 (SLICE_X44Y93.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathFromToDelay"><twSlack>2.311</twSlack><twSrc BELType="FF">conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7</twSrc><twDest BELType="FF">conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_7</twDest><twTotPathDel>1.619</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.930</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7</twSrc><twDest BELType='FF'>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X45Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.930">sys_clk2x_ib</twSrcClk><twPathDel><twSite>SLICE_X45Y93.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;9&gt;</twComp><twBEL>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y93.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.072</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y93.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D&lt;7&gt;</twComp><twBEL>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_7</twBEL></twPathDel><twLogDel>0.547</twLogDel><twRouteDel>1.072</twRouteDel><twTotDel>1.619</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.861">sys_clk_ib</twDestClk><twPctLog>33.8</twPctLog><twPctRoute>66.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4 (SLICE_X44Y93.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathFromToDelay"><twSlack>2.441</twSlack><twSrc BELType="FF">conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4</twSrc><twDest BELType="FF">conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4</twDest><twTotPathDel>1.489</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.930</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4</twSrc><twDest BELType='FF'>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X46Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.930">sys_clk2x_ib</twSrcClk><twPathDel><twSite>SLICE_X46Y93.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;5&gt;</twComp><twBEL>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y93.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.948</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y93.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D&lt;7&gt;</twComp><twBEL>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4</twBEL></twPathDel><twLogDel>0.541</twLogDel><twRouteDel>0.948</twRouteDel><twTotDel>1.489</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.861">sys_clk_ib</twDestClk><twPctLog>36.3</twPctLog><twPctRoute>63.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6 (SLICE_X44Y93.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathFromToDelay"><twSlack>2.597</twSlack><twSrc BELType="FF">conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6</twSrc><twDest BELType="FF">conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6</twDest><twTotPathDel>1.333</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.930</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6</twSrc><twDest BELType='FF'>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X46Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.930">sys_clk2x_ib</twSrcClk><twPathDel><twSite>SLICE_X46Y93.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;5&gt;</twComp><twBEL>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y93.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.792</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y93.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D&lt;7&gt;</twComp><twBEL>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6</twBEL></twPathDel><twLogDel>0.541</twLogDel><twRouteDel>0.792</twRouteDel><twTotDel>1.333</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.861">sys_clk_ib</twDestClk><twPctLog>40.6</twPctLog><twPctRoute>59.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_CCD_SYS2TDC = MAXDELAY FROM TIMEGRP &quot;SYS_CLK2X_GRP&quot; TO TIMEGRP
        &quot;SYS_CLK_GRP&quot; TS_SYS_CLK2X DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_8 (SLICE_X45Y94.AX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="65"><twSlack>0.446</twSlack><twSrc BELType="FF">conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8</twSrc><twDest BELType="FF">conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_8</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8</twSrc><twDest BELType='FF'>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X45Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.861">sys_clk2x_ib</twSrcClk><twPathDel><twSite>SLICE_X45Y93.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;9&gt;</twComp><twBEL>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y94.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.189</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X45Y94.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D&lt;9&gt;</twComp><twBEL>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_8</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.189</twRouteDel><twTotDel>0.446</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.861">sys_clk_ib</twDestClk><twPctLog>57.6</twPctLog><twPctRoute>42.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0 (SLICE_X46Y94.AX), 1 path
</twPathRptBanner><twRacePath anchorID="66"><twSlack>0.446</twSlack><twSrc BELType="FF">conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0</twSrc><twDest BELType="FF">conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0</twSrc><twDest BELType='FF'>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X46Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.861">sys_clk2x_ib</twSrcClk><twPathDel><twSite>SLICE_X46Y93.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;5&gt;</twComp><twBEL>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y94.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X46Y94.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D&lt;3&gt;</twComp><twBEL>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0</twBEL></twPathDel><twLogDel>0.248</twLogDel><twRouteDel>0.198</twRouteDel><twTotDel>0.446</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.861">sys_clk_ib</twDestClk><twPctLog>55.6</twPctLog><twPctRoute>44.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9 (SLICE_X45Y94.BX), 1 path
</twPathRptBanner><twRacePath anchorID="67"><twSlack>0.447</twSlack><twSrc BELType="FF">conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9</twSrc><twDest BELType="FF">conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9</twSrc><twDest BELType='FF'>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X45Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.861">sys_clk2x_ib</twSrcClk><twPathDel><twSite>SLICE_X45Y93.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;9&gt;</twComp><twBEL>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y94.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X45Y94.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D&lt;9&gt;</twComp><twBEL>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.190</twRouteDel><twTotDel>0.447</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.861">sys_clk_ib</twDestClk><twPctLog>57.5</twPctLog><twPctRoute>42.5</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="68" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">TS_b2tt_ins_gen_useextclk0_map_clk_sig_xcm127b = PERIOD TIMEGRP         &quot;b2tt_ins_gen_useextclk0_map_clk_sig_xcm127b&quot; TS_TTD_CLK PHASE 3.9305         ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.730</twMinPer></twConstHead><twPinLimitRpt anchorID="69"><twPinLimitBanner>Component Switching Limit Checks: TS_b2tt_ins_gen_useextclk0_map_clk_sig_xcm127b = PERIOD TIMEGRP
        &quot;b2tt_ins_gen_useextclk0_map_clk_sig_xcm127b&quot; TS_TTD_CLK PHASE 3.9305
        ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="70" type="MINPERIOD" name="Tbcper_I" slack="6.131" period="7.861" constraintValue="7.861" deviceLimit="1.730" freqLimit="578.035" physResource="b2tt_ins/gen_useextclk0.map_clk/map_invg/I0" logResource="b2tt_ins/gen_useextclk0.map_clk/map_invg/I0" locationPin="BUFGMUX_X2Y2.I0" clockNet="b2tt_ins/gen_useextclk0.map_clk/sig_xcm127b"/><twPinLimit anchorID="71" type="MINPERIOD" name="Tockper" slack="6.458" period="7.861" constraintValue="7.861" deviceLimit="1.403" freqLimit="712.758" physResource="b2tt_ins/map_encode/map_od/sig_oq/CLK1" logResource="b2tt_ins/map_encode/map_od/map_od/CK1" locationPin="OLOGIC_X18Y3.CLK1" clockNet="b2tt_ins/clk_inv"/><twPinLimit anchorID="72" type="MINPERIOD" name="Tickper" slack="7.047" period="7.861" constraintValue="7.861" deviceLimit="0.814" freqLimit="1228.501" physResource="b2tt_ins/map_decode/map_is/sig_raw2&lt;1&gt;/CLK1" logResource="b2tt_ins/map_decode/map_is/map_id/CLK1" locationPin="ILOGIC_X19Y3.CLK1" clockNet="b2tt_ins/clk_inv"/></twPinLimitRpt></twConst><twConst anchorID="73" twConstType="PERIOD" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">TS_b2tt_ins_rawclk = PERIOD TIMEGRP &quot;b2tt_ins_rawclk&quot; TS_TTD_CLK HIGH 50%;</twConstName><twItemCnt>94609</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>12786</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.220</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/free_count_r_6 (SLICE_X26Y142.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.641</twSlack><twSrc BELType="FF">b2tt_ins/map_decode/map_pa/b2lreset</twSrc><twDest BELType="FF">aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/free_count_r_6</twDest><twTotPathDel>6.973</twTotPathDel><twClkSkew dest = "0.880" src = "1.038">0.158</twClkSkew><twDelConst>7.861</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.163" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.089</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>b2tt_ins/map_decode/map_pa/b2lreset</twSrc><twDest BELType='FF'>aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/free_count_r_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X30Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_ib</twSrcClk><twPathDel><twSite>SLICE_X30Y83.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>b2tt_b2lreset</twComp><twBEL>b2tt_ins/map_decode/map_pa/b2lreset</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y145.D3</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">5.031</twDelInfo><twComp>b2tt_b2lreset</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y145.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/wait_for_lane_up_r</twComp><twBEL>aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/RESET_RESET_CHANNEL_OR_475_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y142.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/RESET_RESET_CHANNEL_OR_475_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y142.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/free_count_r&lt;4&gt;</twComp><twBEL>aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/free_count_r_6</twBEL></twPathDel><twLogDel>1.148</twLogDel><twRouteDel>5.825</twRouteDel><twTotDel>6.973</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.861">sys_clk_ib</twDestClk><twPctLog>16.5</twPctLog><twPctRoute>83.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.826</twSlack><twSrc BELType="FF">aurora_ins/klm_aurora_ins/global_logic_i/channel_err_detect_i/RESET_CHANNEL_Buffer</twSrc><twDest BELType="FF">aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/free_count_r_6</twDest><twTotPathDel>2.917</twTotPathDel><twClkSkew dest = "0.791" src = "0.820">0.029</twClkSkew><twDelConst>7.861</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.163" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.089</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>aurora_ins/klm_aurora_ins/global_logic_i/channel_err_detect_i/RESET_CHANNEL_Buffer</twSrc><twDest BELType='FF'>aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/free_count_r_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X33Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_ib</twSrcClk><twPathDel><twSite>SLICE_X33Y145.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>aurora_ins/klm_aurora_ins/global_logic_i/reset_channel_i</twComp><twBEL>aurora_ins/klm_aurora_ins/global_logic_i/channel_err_detect_i/RESET_CHANNEL_Buffer</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y145.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.031</twDelInfo><twComp>aurora_ins/klm_aurora_ins/global_logic_i/reset_channel_i</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y145.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/wait_for_lane_up_r</twComp><twBEL>aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/RESET_RESET_CHANNEL_OR_475_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y142.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/RESET_RESET_CHANNEL_OR_475_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y142.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/free_count_r&lt;4&gt;</twComp><twBEL>aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/free_count_r_6</twBEL></twPathDel><twLogDel>1.092</twLogDel><twRouteDel>1.825</twRouteDel><twTotDel>2.917</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.861">sys_clk_ib</twDestClk><twPctLog>37.4</twPctLog><twPctRoute>62.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/free_count_r_4 (SLICE_X26Y142.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.644</twSlack><twSrc BELType="FF">b2tt_ins/map_decode/map_pa/b2lreset</twSrc><twDest BELType="FF">aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/free_count_r_4</twDest><twTotPathDel>6.970</twTotPathDel><twClkSkew dest = "0.880" src = "1.038">0.158</twClkSkew><twDelConst>7.861</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.163" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.089</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>b2tt_ins/map_decode/map_pa/b2lreset</twSrc><twDest BELType='FF'>aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/free_count_r_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X30Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_ib</twSrcClk><twPathDel><twSite>SLICE_X30Y83.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>b2tt_b2lreset</twComp><twBEL>b2tt_ins/map_decode/map_pa/b2lreset</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y145.D3</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">5.031</twDelInfo><twComp>b2tt_b2lreset</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y145.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/wait_for_lane_up_r</twComp><twBEL>aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/RESET_RESET_CHANNEL_OR_475_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y142.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/RESET_RESET_CHANNEL_OR_475_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y142.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.439</twDelInfo><twComp>aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/free_count_r&lt;4&gt;</twComp><twBEL>aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/free_count_r_4</twBEL></twPathDel><twLogDel>1.145</twLogDel><twRouteDel>5.825</twRouteDel><twTotDel>6.970</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.861">sys_clk_ib</twDestClk><twPctLog>16.4</twPctLog><twPctRoute>83.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.829</twSlack><twSrc BELType="FF">aurora_ins/klm_aurora_ins/global_logic_i/channel_err_detect_i/RESET_CHANNEL_Buffer</twSrc><twDest BELType="FF">aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/free_count_r_4</twDest><twTotPathDel>2.914</twTotPathDel><twClkSkew dest = "0.791" src = "0.820">0.029</twClkSkew><twDelConst>7.861</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.163" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.089</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>aurora_ins/klm_aurora_ins/global_logic_i/channel_err_detect_i/RESET_CHANNEL_Buffer</twSrc><twDest BELType='FF'>aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/free_count_r_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X33Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_ib</twSrcClk><twPathDel><twSite>SLICE_X33Y145.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>aurora_ins/klm_aurora_ins/global_logic_i/reset_channel_i</twComp><twBEL>aurora_ins/klm_aurora_ins/global_logic_i/channel_err_detect_i/RESET_CHANNEL_Buffer</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y145.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.031</twDelInfo><twComp>aurora_ins/klm_aurora_ins/global_logic_i/reset_channel_i</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y145.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/wait_for_lane_up_r</twComp><twBEL>aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/RESET_RESET_CHANNEL_OR_475_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y142.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/RESET_RESET_CHANNEL_OR_475_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y142.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.439</twDelInfo><twComp>aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/free_count_r&lt;4&gt;</twComp><twBEL>aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/free_count_r_4</twBEL></twPathDel><twLogDel>1.089</twLogDel><twRouteDel>1.825</twRouteDel><twTotDel>2.914</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.861">sys_clk_ib</twDestClk><twPctLog>37.4</twPctLog><twPctRoute>62.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/free_count_r_5 (SLICE_X26Y142.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.652</twSlack><twSrc BELType="FF">b2tt_ins/map_decode/map_pa/b2lreset</twSrc><twDest BELType="FF">aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/free_count_r_5</twDest><twTotPathDel>6.962</twTotPathDel><twClkSkew dest = "0.880" src = "1.038">0.158</twClkSkew><twDelConst>7.861</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.163" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.089</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>b2tt_ins/map_decode/map_pa/b2lreset</twSrc><twDest BELType='FF'>aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/free_count_r_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X30Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_ib</twSrcClk><twPathDel><twSite>SLICE_X30Y83.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>b2tt_b2lreset</twComp><twBEL>b2tt_ins/map_decode/map_pa/b2lreset</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y145.D3</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">5.031</twDelInfo><twComp>b2tt_b2lreset</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y145.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/wait_for_lane_up_r</twComp><twBEL>aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/RESET_RESET_CHANNEL_OR_475_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y142.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/RESET_RESET_CHANNEL_OR_475_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y142.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/free_count_r&lt;4&gt;</twComp><twBEL>aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/free_count_r_5</twBEL></twPathDel><twLogDel>1.137</twLogDel><twRouteDel>5.825</twRouteDel><twTotDel>6.962</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.861">sys_clk_ib</twDestClk><twPctLog>16.3</twPctLog><twPctRoute>83.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.837</twSlack><twSrc BELType="FF">aurora_ins/klm_aurora_ins/global_logic_i/channel_err_detect_i/RESET_CHANNEL_Buffer</twSrc><twDest BELType="FF">aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/free_count_r_5</twDest><twTotPathDel>2.906</twTotPathDel><twClkSkew dest = "0.791" src = "0.820">0.029</twClkSkew><twDelConst>7.861</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.163" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.089</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>aurora_ins/klm_aurora_ins/global_logic_i/channel_err_detect_i/RESET_CHANNEL_Buffer</twSrc><twDest BELType='FF'>aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/free_count_r_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X33Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_ib</twSrcClk><twPathDel><twSite>SLICE_X33Y145.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>aurora_ins/klm_aurora_ins/global_logic_i/reset_channel_i</twComp><twBEL>aurora_ins/klm_aurora_ins/global_logic_i/channel_err_detect_i/RESET_CHANNEL_Buffer</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y145.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.031</twDelInfo><twComp>aurora_ins/klm_aurora_ins/global_logic_i/reset_channel_i</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y145.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/wait_for_lane_up_r</twComp><twBEL>aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/RESET_RESET_CHANNEL_OR_475_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y142.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/RESET_RESET_CHANNEL_OR_475_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y142.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/free_count_r&lt;4&gt;</twComp><twBEL>aurora_ins/klm_aurora_ins/global_logic_i/channel_init_sm_i/free_count_r_5</twBEL></twPathDel><twLogDel>1.081</twLogDel><twRouteDel>1.825</twRouteDel><twTotDel>2.906</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.861">sys_clk_ib</twDestClk><twPctLog>37.2</twPctLog><twPctRoute>62.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_b2tt_ins_rawclk = PERIOD TIMEGRP &quot;b2tt_ins_rawclk&quot; TS_TTD_CLK HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point conc_intfc_ins/Mshreg_daq_data_q_0_0 (SLICE_X14Y102.AI), 1 path
</twPathRptBanner><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.247</twSlack><twSrc BELType="FF">daq_gen_ins/data_lfsr_r_15</twSrc><twDest BELType="FF">conc_intfc_ins/Mshreg_daq_data_q_0_0</twDest><twTotPathDel>0.249</twTotPathDel><twClkSkew dest = "0.033" src = "0.031">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>daq_gen_ins/data_lfsr_r_15</twSrc><twDest BELType='FF'>conc_intfc_ins/Mshreg_daq_data_q_0_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X15Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.861">sys_clk_ib</twSrcClk><twPathDel><twSite>SLICE_X15Y102.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>daq_data&lt;5&gt;</twComp><twBEL>daq_gen_ins/data_lfsr_r_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y102.AI</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.021</twDelInfo><twComp>daq_data&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y102.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">0.030</twDelInfo><twComp>conc_intfc_ins/daq_data_q_0&lt;3&gt;</twComp><twBEL>conc_intfc_ins/Mshreg_daq_data_q_0_0</twBEL></twPathDel><twLogDel>0.228</twLogDel><twRouteDel>0.021</twRouteDel><twTotDel>0.249</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.861">sys_clk_ib</twDestClk><twPctLog>91.6</twPctLog><twPctRoute>8.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point b2tt_ins/map_decode/map_is/sta_slip (SLICE_X44Y43.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.277</twSlack><twSrc BELType="FF">b2tt_ins/map_decode/map_is/map_iscan/sig_islip</twSrc><twDest BELType="FF">b2tt_ins/map_decode/map_is/sta_slip</twDest><twTotPathDel>0.280</twTotPathDel><twClkSkew dest = "0.073" src = "0.070">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>b2tt_ins/map_decode/map_is/map_iscan/sig_islip</twSrc><twDest BELType='FF'>b2tt_ins/map_decode/map_is/sta_slip</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.861">sys_clk_ib</twSrcClk><twPathDel><twSite>SLICE_X47Y43.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>b2tt_ins/map_decode/map_is/sig_inc</twComp><twBEL>b2tt_ins/map_decode/map_is/map_iscan/sig_islip</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y43.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.128</twDelInfo><twComp>b2tt_ins/map_decode/map_is/sig_islip</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y43.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.092</twDelInfo><twComp>b2tt_ins/map_decode/map_is/sta_slip</twComp><twBEL>b2tt_ins/map_decode/map_is/sta_slip</twBEL></twPathDel><twLogDel>0.152</twLogDel><twRouteDel>0.128</twRouteDel><twTotDel>0.280</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.861">sys_clk_ib</twDestClk><twPctLog>54.3</twPctLog><twPctRoute>45.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point conc_intfc_ins/Mshreg_daq_data_q_0_4 (SLICE_X14Y102.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="90"><twConstPath anchorID="91" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.296</twSlack><twSrc BELType="FF">daq_gen_ins/data_lfsr_r_11</twSrc><twDest BELType="FF">conc_intfc_ins/Mshreg_daq_data_q_0_4</twDest><twTotPathDel>0.298</twTotPathDel><twClkSkew dest = "0.033" src = "0.031">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>daq_gen_ins/data_lfsr_r_11</twSrc><twDest BELType='FF'>conc_intfc_ins/Mshreg_daq_data_q_0_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X15Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.861">sys_clk_ib</twSrcClk><twPathDel><twSite>SLICE_X15Y102.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>daq_data&lt;5&gt;</twComp><twBEL>daq_gen_ins/data_lfsr_r_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y102.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.124</twDelInfo><twComp>daq_data&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y102.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.070</twDelInfo><twComp>conc_intfc_ins/daq_data_q_0&lt;3&gt;</twComp><twBEL>conc_intfc_ins/Mshreg_daq_data_q_0_4</twBEL></twPathDel><twLogDel>0.174</twLogDel><twRouteDel>0.124</twRouteDel><twTotDel>0.298</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.861">sys_clk_ib</twDestClk><twPctLog>58.4</twPctLog><twPctRoute>41.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="92"><twPinLimitBanner>Component Switching Limit Checks: TS_b2tt_ins_rawclk = PERIOD TIMEGRP &quot;b2tt_ins_rawclk&quot; TS_TTD_CLK HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="93" type="MINPERIOD" name="Tgtpcper_RXUSRCLK" slack="1.611" period="7.861" constraintValue="7.861" deviceLimit="6.250" freqLimit="160.000" physResource="aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/RXUSRCLK20" logResource="aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/RXUSRCLK20" locationPin="GTPA1_DUAL_X0Y1.RXUSRCLK20" clockNet="sys_clk_ib"/><twPinLimit anchorID="94" type="MINPERIOD" name="Tgtpcper_TXUSRCLK" slack="1.611" period="7.861" constraintValue="7.861" deviceLimit="6.250" freqLimit="160.000" physResource="aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK20" logResource="aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK20" locationPin="GTPA1_DUAL_X0Y1.TXUSRCLK20" clockNet="sys_clk_ib"/><twPinLimit anchorID="95" type="MINPERIOD" name="Tgtpcper_GCLK" slack="4.736" period="7.861" constraintValue="7.861" deviceLimit="3.125" freqLimit="320.000" physResource="aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/PLLCLK00" logResource="aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/PLLCLK00" locationPin="GTPA1_DUAL_X0Y1.GCLK00" clockNet="sys_clk_ib"/></twPinLimitRpt></twConst><twConst anchorID="96" twConstType="PERIOD" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">TS_b2tt_ins_gen_useextclk0_map_clk_sig_xcm254 = PERIOD TIMEGRP         &quot;b2tt_ins_gen_useextclk0_map_clk_sig_xcm254&quot; TS_TTD_CLK / 2 HIGH 50%;</twConstName><twItemCnt>4796</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3515</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.916</twMinPer></twConstHead><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_1 (SLICE_X104Y31.CE), 4 paths
</twPathRptBanner><twPathRpt anchorID="97"><twConstPath anchorID="98" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.145</twSlack><twSrc BELType="FF">conc_intfc_ins/tmodr_ins/src_re_q0_8</twSrc><twDest BELType="FF">conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_1</twDest><twTotPathDel>3.767</twTotPathDel><twClkSkew dest = "0.702" src = "0.640">-0.062</twClkSkew><twDelConst>3.930</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>conc_intfc_ins/tmodr_ins/src_re_q0_8</twSrc><twDest BELType='FF'>conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X84Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twSrcClk><twPathDel><twSite>SLICE_X84Y44.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>conc_intfc_ins/tdc_rden&lt;2&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/src_re_q0_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y30.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.218</twDelInfo><twComp>conc_intfc_ins/tdc_rden&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y30.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/_n0081_inv</twComp><twBEL>conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/rd_ptr_en11</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y31.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.520</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/rd_ptr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y31.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>conc_intfc_ins/tdc_ins/tdc_dout_q0&lt;8&gt;&lt;12&gt;</twComp><twBEL>conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_1</twBEL></twPathDel><twLogDel>1.029</twLogDel><twRouteDel>2.738</twRouteDel><twTotDel>3.767</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.930">sys_clk2x_ib</twDestClk><twPctLog>27.3</twPctLog><twPctRoute>72.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="99"><twConstPath anchorID="100" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.083</twSlack><twSrc BELType="FF">conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_valid</twSrc><twDest BELType="FF">conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_1</twDest><twTotPathDel>2.829</twTotPathDel><twClkSkew dest = "0.702" src = "0.640">-0.062</twClkSkew><twDelConst>3.930</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_valid</twSrc><twDest BELType='FF'>conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X97Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twSrcClk><twPathDel><twSite>SLICE_X97Y33.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/_n0069</twComp><twBEL>conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_valid</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y30.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.266</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_valid</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y30.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/_n0081_inv</twComp><twBEL>conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/rd_ptr_en11</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y31.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.520</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/rd_ptr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y31.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>conc_intfc_ins/tdc_ins/tdc_dout_q0&lt;8&gt;&lt;12&gt;</twComp><twBEL>conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_1</twBEL></twPathDel><twLogDel>1.043</twLogDel><twRouteDel>1.786</twRouteDel><twTotDel>2.829</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.930">sys_clk2x_ib</twDestClk><twPctLog>36.9</twPctLog><twPctRoute>63.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="101"><twConstPath anchorID="102" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.476</twSlack><twSrc BELType="FF">conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/flag_ptr_1</twSrc><twDest BELType="FF">conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_1</twDest><twTotPathDel>2.364</twTotPathDel><twClkSkew dest = "0.246" src = "0.256">0.010</twClkSkew><twDelConst>3.930</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/flag_ptr_1</twSrc><twDest BELType='FF'>conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twSrcClk><twPathDel><twSite>SLICE_X106Y28.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/wr_ptr_en</twComp><twBEL>conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/flag_ptr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y30.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/flag_ptr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y30.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/_n0081_inv</twComp><twBEL>conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/rd_ptr_en11</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y31.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.520</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/rd_ptr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y31.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>conc_intfc_ins/tdc_ins/tdc_dout_q0&lt;8&gt;&lt;12&gt;</twComp><twBEL>conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_1</twBEL></twPathDel><twLogDel>1.037</twLogDel><twRouteDel>1.327</twRouteDel><twTotDel>2.364</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.930">sys_clk2x_ib</twDestClk><twPctLog>43.9</twPctLog><twPctRoute>56.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_8 (SLICE_X108Y31.CE), 4 paths
</twPathRptBanner><twPathRpt anchorID="103"><twConstPath anchorID="104" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.173</twSlack><twSrc BELType="FF">conc_intfc_ins/tmodr_ins/src_re_q0_8</twSrc><twDest BELType="FF">conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_8</twDest><twTotPathDel>3.739</twTotPathDel><twClkSkew dest = "0.702" src = "0.640">-0.062</twClkSkew><twDelConst>3.930</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>conc_intfc_ins/tmodr_ins/src_re_q0_8</twSrc><twDest BELType='FF'>conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X84Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twSrcClk><twPathDel><twSite>SLICE_X84Y44.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>conc_intfc_ins/tdc_rden&lt;2&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/src_re_q0_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y30.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.218</twDelInfo><twComp>conc_intfc_ins/tdc_rden&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y30.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/_n0081_inv</twComp><twBEL>conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/rd_ptr_en11</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y31.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/rd_ptr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y31.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.276</twDelInfo><twComp>conc_intfc_ins/tdc_ins/tdc_dout_q0&lt;8&gt;&lt;8&gt;</twComp><twBEL>conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_8</twBEL></twPathDel><twLogDel>0.974</twLogDel><twRouteDel>2.765</twRouteDel><twTotDel>3.739</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.930">sys_clk2x_ib</twDestClk><twPctLog>26.0</twPctLog><twPctRoute>74.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="105"><twConstPath anchorID="106" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.111</twSlack><twSrc BELType="FF">conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_valid</twSrc><twDest BELType="FF">conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_8</twDest><twTotPathDel>2.801</twTotPathDel><twClkSkew dest = "0.702" src = "0.640">-0.062</twClkSkew><twDelConst>3.930</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_valid</twSrc><twDest BELType='FF'>conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X97Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twSrcClk><twPathDel><twSite>SLICE_X97Y33.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/_n0069</twComp><twBEL>conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_valid</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y30.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.266</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_valid</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y30.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/_n0081_inv</twComp><twBEL>conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/rd_ptr_en11</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y31.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/rd_ptr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y31.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.276</twDelInfo><twComp>conc_intfc_ins/tdc_ins/tdc_dout_q0&lt;8&gt;&lt;8&gt;</twComp><twBEL>conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_8</twBEL></twPathDel><twLogDel>0.988</twLogDel><twRouteDel>1.813</twRouteDel><twTotDel>2.801</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.930">sys_clk2x_ib</twDestClk><twPctLog>35.3</twPctLog><twPctRoute>64.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="107"><twConstPath anchorID="108" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.504</twSlack><twSrc BELType="FF">conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/flag_ptr_1</twSrc><twDest BELType="FF">conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_8</twDest><twTotPathDel>2.336</twTotPathDel><twClkSkew dest = "0.246" src = "0.256">0.010</twClkSkew><twDelConst>3.930</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/flag_ptr_1</twSrc><twDest BELType='FF'>conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twSrcClk><twPathDel><twSite>SLICE_X106Y28.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/wr_ptr_en</twComp><twBEL>conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/flag_ptr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y30.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/flag_ptr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y30.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/_n0081_inv</twComp><twBEL>conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/rd_ptr_en11</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y31.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/rd_ptr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y31.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.276</twDelInfo><twComp>conc_intfc_ins/tdc_ins/tdc_dout_q0&lt;8&gt;&lt;8&gt;</twComp><twBEL>conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_8</twBEL></twPathDel><twLogDel>0.982</twLogDel><twRouteDel>1.354</twRouteDel><twTotDel>2.336</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.930">sys_clk2x_ib</twDestClk><twPctLog>42.0</twPctLog><twPctRoute>58.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_3 (SLICE_X104Y31.CE), 4 paths
</twPathRptBanner><twPathRpt anchorID="109"><twConstPath anchorID="110" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.180</twSlack><twSrc BELType="FF">conc_intfc_ins/tmodr_ins/src_re_q0_8</twSrc><twDest BELType="FF">conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_3</twDest><twTotPathDel>3.732</twTotPathDel><twClkSkew dest = "0.702" src = "0.640">-0.062</twClkSkew><twDelConst>3.930</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>conc_intfc_ins/tmodr_ins/src_re_q0_8</twSrc><twDest BELType='FF'>conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X84Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twSrcClk><twPathDel><twSite>SLICE_X84Y44.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>conc_intfc_ins/tdc_rden&lt;2&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/src_re_q0_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y30.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.218</twDelInfo><twComp>conc_intfc_ins/tdc_rden&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y30.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/_n0081_inv</twComp><twBEL>conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/rd_ptr_en11</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y31.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.520</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/rd_ptr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y31.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>conc_intfc_ins/tdc_ins/tdc_dout_q0&lt;8&gt;&lt;12&gt;</twComp><twBEL>conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_3</twBEL></twPathDel><twLogDel>0.994</twLogDel><twRouteDel>2.738</twRouteDel><twTotDel>3.732</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.930">sys_clk2x_ib</twDestClk><twPctLog>26.6</twPctLog><twPctRoute>73.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="111"><twConstPath anchorID="112" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.118</twSlack><twSrc BELType="FF">conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_valid</twSrc><twDest BELType="FF">conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_3</twDest><twTotPathDel>2.794</twTotPathDel><twClkSkew dest = "0.702" src = "0.640">-0.062</twClkSkew><twDelConst>3.930</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_valid</twSrc><twDest BELType='FF'>conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X97Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twSrcClk><twPathDel><twSite>SLICE_X97Y33.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/_n0069</twComp><twBEL>conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_valid</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y30.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.266</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_valid</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y30.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/_n0081_inv</twComp><twBEL>conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/rd_ptr_en11</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y31.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.520</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/rd_ptr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y31.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>conc_intfc_ins/tdc_ins/tdc_dout_q0&lt;8&gt;&lt;12&gt;</twComp><twBEL>conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_3</twBEL></twPathDel><twLogDel>1.008</twLogDel><twRouteDel>1.786</twRouteDel><twTotDel>2.794</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.930">sys_clk2x_ib</twDestClk><twPctLog>36.1</twPctLog><twPctRoute>63.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="113"><twConstPath anchorID="114" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.511</twSlack><twSrc BELType="FF">conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/flag_ptr_1</twSrc><twDest BELType="FF">conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_3</twDest><twTotPathDel>2.329</twTotPathDel><twClkSkew dest = "0.246" src = "0.256">0.010</twClkSkew><twDelConst>3.930</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/flag_ptr_1</twSrc><twDest BELType='FF'>conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twSrcClk><twPathDel><twSite>SLICE_X106Y28.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/wr_ptr_en</twComp><twBEL>conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/flag_ptr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y30.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/flag_ptr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y30.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/_n0081_inv</twComp><twBEL>conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/rd_ptr_en11</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y31.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.520</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/rd_ptr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y31.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>conc_intfc_ins/tdc_ins/tdc_dout_q0&lt;8&gt;&lt;12&gt;</twComp><twBEL>conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_3</twBEL></twPathDel><twLogDel>1.002</twLogDel><twRouteDel>1.327</twRouteDel><twTotDel>2.329</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.930">sys_clk2x_ib</twDestClk><twPctLog>43.0</twPctLog><twPctRoute>57.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_b2tt_ins_gen_useextclk0_map_clk_sig_xcm254 = PERIOD TIMEGRP
        &quot;b2tt_ins_gen_useextclk0_map_clk_sig_xcm254&quot; TS_TTD_CLK / 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_1 (SLICE_X84Y31.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="115"><twConstPath anchorID="116" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.268</twSlack><twSrc BELType="FF">conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/counter_7</twSrc><twDest BELType="FF">conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_1</twDest><twTotPathDel>0.359</twTotPathDel><twClkSkew dest = "0.436" src = "0.345">-0.091</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/counter_7</twSrc><twDest BELType='FF'>conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X82Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twSrcClk><twPathDel><twSite>SLICE_X82Y32.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/counter&lt;7&gt;</twComp><twBEL>conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/counter_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y31.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/counter&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X84Y31.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.100</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/chan_q1,counter_q1_sliced_5</twComp><twBEL>conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_1</twBEL></twPathDel><twLogDel>0.100</twLogDel><twRouteDel>0.259</twRouteDel><twTotDel>0.359</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twDestClk><twPctLog>27.9</twPctLog><twPctRoute>72.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_3 (SLICE_X84Y31.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="117"><twConstPath anchorID="118" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.291</twSlack><twSrc BELType="FF">conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/counter_5</twSrc><twDest BELType="FF">conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_3</twDest><twTotPathDel>0.382</twTotPathDel><twClkSkew dest = "0.436" src = "0.345">-0.091</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/counter_5</twSrc><twDest BELType='FF'>conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X82Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twSrcClk><twPathDel><twSite>SLICE_X82Y32.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/counter&lt;7&gt;</twComp><twBEL>conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/counter_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y31.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.262</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/counter&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X84Y31.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.080</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/chan_q1,counter_q1_sliced_5</twComp><twBEL>conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_3</twBEL></twPathDel><twLogDel>0.120</twLogDel><twRouteDel>0.262</twRouteDel><twTotDel>0.382</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twDestClk><twPctLog>31.4</twPctLog><twPctRoute>68.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/flag_ptr_1 (SLICE_X65Y52.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="119"><twConstPath anchorID="120" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.295</twSlack><twSrc BELType="FF">conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/tdc_rst_q0</twSrc><twDest BELType="FF">conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/flag_ptr_1</twDest><twTotPathDel>0.302</twTotPathDel><twClkSkew dest = "0.074" src = "0.067">-0.007</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/tdc_rst_q0</twSrc><twDest BELType='FF'>conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/flag_ptr_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X62Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twSrcClk><twPathDel><twSite>SLICE_X62Y53.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/tdc_rst_q0</twComp><twBEL>conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/tdc_rst_q0</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y52.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.240</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/tdc_rst_q0</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X65Y52.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.138</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/wr_ptr_en</twComp><twBEL>conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/flag_ptr_1</twBEL></twPathDel><twLogDel>0.062</twLogDel><twRouteDel>0.240</twRouteDel><twTotDel>0.302</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twDestClk><twPctLog>20.5</twPctLog><twPctRoute>79.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="121"><twPinLimitBanner>Component Switching Limit Checks: TS_b2tt_ins_gen_useextclk0_map_clk_sig_xcm254 = PERIOD TIMEGRP
        &quot;b2tt_ins_gen_useextclk0_map_clk_sig_xcm254&quot; TS_TTD_CLK / 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="122" type="MINPERIOD" name="Tdspper_BREG_MREG" slack="0.014" period="3.930" constraintValue="3.930" deviceLimit="3.916" freqLimit="255.363" physResource="conc_intfc_ins/trg_chan_ins/DSP48A1_inst/CLK" logResource="conc_intfc_ins/trg_chan_ins/DSP48A1_inst/CLK" locationPin="DSP48_X1Y18.CLK" clockNet="sys_clk2x_ib"/><twPinLimit anchorID="123" type="MINPERIOD" name="Tgtpcper_RXUSRCLK" slack="0.805" period="3.930" constraintValue="3.930" deviceLimit="3.125" freqLimit="320.000" physResource="aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/RXUSRCLK0" logResource="aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/RXUSRCLK0" locationPin="GTPA1_DUAL_X0Y1.RXUSRCLK0" clockNet="sys_clk2x_ib"/><twPinLimit anchorID="124" type="MINPERIOD" name="Tgtpcper_TXUSRCLK" slack="0.805" period="3.930" constraintValue="3.930" deviceLimit="3.125" freqLimit="320.000" physResource="aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK0" logResource="aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK0" locationPin="GTPA1_DUAL_X0Y1.TXUSRCLK0" clockNet="sys_clk2x_ib"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="125"><twConstRollup name="TS_TTD_CLK" fullName="TS_TTD_CLK = PERIOD TIMEGRP &quot;TTD_CLK&quot; 7.861 ns HIGH 50%;" type="origin" depth="0" requirement="7.861" prefType="period" actual="3.334" actualRollup="7.832" errors="0" errorRollup="0" items="0" itemsRollup="131919"/><twConstRollup name="TS_TDC_2X" fullName="TS_TDC_2X = MAXDELAY FROM TIMEGRP &quot;TDC_2X_GRP&quot; TO TIMEGRP &quot;TDC_2X_GRP&quot;         TS_TTD_CLK * 2;" type="child" depth="1" requirement="15.722" prefType="maxdelay" actual="9.601" actualRollup="N/A" errors="0" errorRollup="0" items="32514" itemsRollup="0"/><twConstRollup name="TS_b2tt_ins_gen_useextclk0_map_clk_sig_xcm127b" fullName="TS_b2tt_ins_gen_useextclk0_map_clk_sig_xcm127b = PERIOD TIMEGRP         &quot;b2tt_ins_gen_useextclk0_map_clk_sig_xcm127b&quot; TS_TTD_CLK PHASE 3.9305         ns HIGH 50%;" type="child" depth="1" requirement="7.861" prefType="period" actual="1.730" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_b2tt_ins_rawclk" fullName="TS_b2tt_ins_rawclk = PERIOD TIMEGRP &quot;b2tt_ins_rawclk&quot; TS_TTD_CLK HIGH 50%;" type="child" depth="1" requirement="7.861" prefType="period" actual="7.220" actualRollup="N/A" errors="0" errorRollup="0" items="94609" itemsRollup="0"/><twConstRollup name="TS_b2tt_ins_gen_useextclk0_map_clk_sig_xcm254" fullName="TS_b2tt_ins_gen_useextclk0_map_clk_sig_xcm254 = PERIOD TIMEGRP         &quot;b2tt_ins_gen_useextclk0_map_clk_sig_xcm254&quot; TS_TTD_CLK / 2 HIGH 50%;" type="child" depth="1" requirement="3.930" prefType="period" actual="3.916" actualRollup="N/A" errors="0" errorRollup="0" items="4796" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="2" anchorID="126"><twConstRollup name="TS_SYS_CLK" fullName="TS_SYS_CLK = PERIOD TIMEGRP &quot;SYS_CLK&quot; 7.861 ns HIGH 50%;" type="origin" depth="0" requirement="7.861" prefType="period" actual="6.250" actualRollup="7.832" errors="0" errorRollup="0" items="0" itemsRollup="41"/><twConstRollup name="TS_SYS_CLK2X" fullName="TS_SYS_CLK2X = PERIOD TIMEGRP &quot;SYS_CLK2X&quot; TS_SYS_CLK / 2 HIGH 50%;" type="child" depth="1" requirement="3.930" prefType="period" actual="3.916" actualRollup="3.075" errors="0" errorRollup="0" items="0" itemsRollup="41"/><twConstRollup name="TS_CCD_TDC2SYS" fullName="TS_CCD_TDC2SYS = MAXDELAY FROM TIMEGRP &quot;SYS_CLK_GRP&quot; TO TIMEGRP         &quot;SYS_CLK2X_GRP&quot; TS_SYS_CLK2X DATAPATHONLY;" type="child" depth="2" requirement="3.930" prefType="maxdelay" actual="3.075" actualRollup="N/A" errors="0" errorRollup="0" items="31" itemsRollup="0"/><twConstRollup name="TS_CCD_SYS2TDC" fullName="TS_CCD_SYS2TDC = MAXDELAY FROM TIMEGRP &quot;SYS_CLK2X_GRP&quot; TO TIMEGRP         &quot;SYS_CLK_GRP&quot; TS_SYS_CLK2X DATAPATHONLY;" type="child" depth="2" requirement="3.930" prefType="maxdelay" actual="1.619" actualRollup="N/A" errors="0" errorRollup="0" items="10" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="127">0</twUnmetConstCnt><twDataSheet anchorID="128" twNameLen="15"><twClk2SUList anchorID="129" twDestWidth="7"><twDest>ttdclkn</twDest><twClk2SU><twSrc>ttdclkn</twSrc><twRiseRise>9.601</twRiseRise></twClk2SU><twClk2SU><twSrc>ttdclkp</twSrc><twRiseRise>9.601</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="130" twDestWidth="7"><twDest>ttdclkp</twDest><twClk2SU><twSrc>ttdclkn</twSrc><twRiseRise>9.601</twRiseRise></twClk2SU><twClk2SU><twSrc>ttdclkp</twSrc><twRiseRise>9.601</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="131"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>131960</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>17366</twConnCnt></twConstCov><twStats anchorID="132"><twMinPer>1791.666</twMinPer><twFootnote number="1" /><twMaxFreq>0.558</twMaxFreq><twMaxFromToDel>9.601</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Sun Oct 12 20:32:19 2014 </twTimestamp></twFoot><twClientInfo anchorID="133"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 463 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
