read -sv run_verilog_mid/adder_32b_10_96_42619a01d7864e02dfcbe34a0bfe286a.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_96_42619a01d7864e02dfcbe34a0bfe286a_yosys.v
