`include "defines.v"
/*******************************************************************
*
* Module: rv32_ImmGen.v
* Project: Scy_CPU
* Author: Provided by the instructor
* Description: Immediate Generator
*
* Change history: 23/10/24 â€“ Refromatted
*
**********************************************************************/
module rv32_ImmGen (
    input  wire [31:0]  IR,
    output reg  [31:0]  Imm
);
wire[4:0] Opcode;
assign Opcode = IR[6:2];
always @(*) begin
	case (Opcode)
		`OPCODE_Arith_I   : 	Imm = { {21{IR[31]}}, IR[30:25], IR[24:21], IR[20] };
		`OPCODE_Store     :     Imm = { {21{IR[31]}}, IR[30:25], IR[11:8], IR[7] };
		`OPCODE_LUI       :     Imm = { IR[31:12], {12{1'b0}}};
		`OPCODE_AUIPC     :     Imm = { IR[31:12], {12{1'b0}} };
		`OPCODE_JAL       : 	Imm = { {12{IR[31]}}, IR[19:12], IR[20], IR[30:25], IR[24:21], 1'b0 };
		`OPCODE_JALR      : 	Imm = { {21{IR[31]}}, IR[30:25], IR[24:21], IR[20] };
		`OPCODE_Branch    : 	Imm = { {20{IR[31]}}, IR[7], IR[30:25], IR[11:8], 1'b0};
		default           : 	Imm = { {21{IR[31]}}, IR[30:25], IR[24:21], IR[20] }; // IMM_I
	endcase 
end

endmodule