.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* PWM_1_cy_m0s8_tcpwm_1 */
.set PWM_1_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT0_CC
.set PWM_1_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT0_CC_BUFF
.set PWM_1_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT0_COUNTER
.set PWM_1_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT0_CTRL
.set PWM_1_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT0_INTR
.set PWM_1_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT0_INTR_MASK
.set PWM_1_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT0_INTR_MASKED
.set PWM_1_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT0_INTR_SET
.set PWM_1_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT0_PERIOD
.set PWM_1_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT0_PERIOD_BUFF
.set PWM_1_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT0_STATUS
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x01
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 0
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x100
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 8
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x1000000
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 24
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x10000
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 16
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x01
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 0
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x01
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 0
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 0
.set PWM_1_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT0_TR_CTRL0
.set PWM_1_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT0_TR_CTRL1
.set PWM_1_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT0_TR_CTRL2

/* IDAC_1_cy_psoc4_idac */
.set IDAC_1_cy_psoc4_idac__CONTROL, CYREG_CSD_CONFIG
.set IDAC_1_cy_psoc4_idac__CSD_IDAC, CYREG_CSD_IDAC
.set IDAC_1_cy_psoc4_idac__CSD_IDAC_SHIFT, 0
.set IDAC_1_cy_psoc4_idac__CSD_TRIM1, CYREG_CSD_TRIM1
.set IDAC_1_cy_psoc4_idac__CSD_TRIM1_SHIFT, 0
.set IDAC_1_cy_psoc4_idac__CSD_TRIM2, CYREG_CSD_TRIM2
.set IDAC_1_cy_psoc4_idac__CSD_TRIM2_SHIFT, 0
.set IDAC_1_cy_psoc4_idac__IDAC_NUMBER, 1
.set IDAC_1_cy_psoc4_idac__POLARITY, CYREG_CSD_CONFIG
.set IDAC_1_cy_psoc4_idac__POLARITY_SHIFT, 16

/* Antenna */
.set Antenna__0__DM__MASK, 0x07
.set Antenna__0__DM__SHIFT, 0
.set Antenna__0__DR, CYREG_PRT2_DR
.set Antenna__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Antenna__0__HSIOM_MASK, 0x0000000F
.set Antenna__0__HSIOM_SHIFT, 0
.set Antenna__0__INTCFG, CYREG_PRT2_INTCFG
.set Antenna__0__INTSTAT, CYREG_PRT2_INTSTAT
.set Antenna__0__MASK, 0x01
.set Antenna__0__OUT_SEL, CYREG_UDB_PA2_CFG10
.set Antenna__0__OUT_SEL_SHIFT, 0
.set Antenna__0__OUT_SEL_VAL, 2
.set Antenna__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Antenna__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Antenna__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Antenna__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Antenna__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Antenna__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Antenna__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Antenna__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Antenna__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Antenna__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Antenna__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Antenna__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Antenna__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Antenna__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Antenna__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Antenna__0__PC, CYREG_PRT2_PC
.set Antenna__0__PC2, CYREG_PRT2_PC2
.set Antenna__0__PORT, 2
.set Antenna__0__PS, CYREG_PRT2_PS
.set Antenna__0__SHIFT, 0
.set Antenna__DR, CYREG_PRT2_DR
.set Antenna__INTCFG, CYREG_PRT2_INTCFG
.set Antenna__INTSTAT, CYREG_PRT2_INTSTAT
.set Antenna__MASK, 0x01
.set Antenna__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Antenna__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Antenna__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Antenna__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Antenna__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Antenna__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Antenna__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Antenna__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Antenna__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Antenna__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Antenna__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Antenna__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Antenna__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Antenna__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Antenna__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Antenna__PC, CYREG_PRT2_PC
.set Antenna__PC2, CYREG_PRT2_PC2
.set Antenna__PORT, 2
.set Antenna__PS, CYREG_PRT2_PS
.set Antenna__SHIFT, 0

/* ADC_SAR_Seq_1_cy_psoc4_sar */
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CTRL, CYREG_SAR_CTRL
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR, CYREG_SAR_INTR
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_CAUSE, CYREG_SAR_INTR_CAUSE
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_MASK, CYREG_SAR_INTR_MASK
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_MASKED, CYREG_SAR_INTR_MASKED
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_SET, CYREG_SAR_INTR_SET
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_NUMBER, 0
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_COND, CYREG_SAR_RANGE_COND
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_MASK, CYREG_SAR_RANGE_INTR_MASK
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_MASKED, CYREG_SAR_RANGE_INTR_MASKED
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_SET, CYREG_SAR_RANGE_INTR_SET
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_THRES, CYREG_SAR_RANGE_THRES
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_CTRL, CYREG_SAR_SAMPLE_CTRL
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_TIME01, CYREG_SAR_SAMPLE_TIME01
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_TIME23, CYREG_SAR_SAMPLE_TIME23
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_MASK, CYREG_SAR_SATURATE_INTR_MASK
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED, CYREG_SAR_SATURATE_INTR_MASKED
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_SET, CYREG_SAR_SATURATE_INTR_SET
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_STATUS, CYREG_SAR_STATUS

/* ADC_SAR_Seq_1_intClock */
.set ADC_SAR_Seq_1_intClock__DIVIDER_MASK, 0x0000FFFF
.set ADC_SAR_Seq_1_intClock__ENABLE, CYREG_CLK_DIVIDER_A00
.set ADC_SAR_Seq_1_intClock__ENABLE_MASK, 0x80000000
.set ADC_SAR_Seq_1_intClock__MASK, 0x80000000
.set ADC_SAR_Seq_1_intClock__REGISTER, CYREG_CLK_DIVIDER_A00

/* ADC_SAR_Seq_1_IRQ */
.set ADC_SAR_Seq_1_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set ADC_SAR_Seq_1_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set ADC_SAR_Seq_1_IRQ__INTC_MASK, 0x4000
.set ADC_SAR_Seq_1_IRQ__INTC_NUMBER, 14
.set ADC_SAR_Seq_1_IRQ__INTC_PRIOR_MASK, 0xC00000
.set ADC_SAR_Seq_1_IRQ__INTC_PRIOR_NUM, 3
.set ADC_SAR_Seq_1_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR3
.set ADC_SAR_Seq_1_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
.set ADC_SAR_Seq_1_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* Clock_1_carrier */
.set Clock_1_carrier__DIVIDER_MASK, 0x0000FFFF
.set Clock_1_carrier__ENABLE, CYREG_CLK_DIVIDER_FRAC_A00
.set Clock_1_carrier__ENABLE_MASK, 0x80000000
.set Clock_1_carrier__FRAC_MASK, 0x001F0000
.set Clock_1_carrier__MASK, 0x80000000
.set Clock_1_carrier__REGISTER, CYREG_CLK_DIVIDER_FRAC_A00

/* Pin_Audio_Input */
.set Pin_Audio_Input__0__DM__MASK, 0x1C0
.set Pin_Audio_Input__0__DM__SHIFT, 6
.set Pin_Audio_Input__0__DR, CYREG_PRT2_DR
.set Pin_Audio_Input__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Pin_Audio_Input__0__HSIOM_MASK, 0x00000F00
.set Pin_Audio_Input__0__HSIOM_SHIFT, 8
.set Pin_Audio_Input__0__INTCFG, CYREG_PRT2_INTCFG
.set Pin_Audio_Input__0__INTSTAT, CYREG_PRT2_INTSTAT
.set Pin_Audio_Input__0__MASK, 0x04
.set Pin_Audio_Input__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Pin_Audio_Input__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Pin_Audio_Input__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Pin_Audio_Input__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Pin_Audio_Input__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Pin_Audio_Input__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Pin_Audio_Input__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Pin_Audio_Input__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Pin_Audio_Input__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Pin_Audio_Input__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Pin_Audio_Input__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Pin_Audio_Input__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Pin_Audio_Input__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Pin_Audio_Input__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Pin_Audio_Input__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Pin_Audio_Input__0__PC, CYREG_PRT2_PC
.set Pin_Audio_Input__0__PC2, CYREG_PRT2_PC2
.set Pin_Audio_Input__0__PORT, 2
.set Pin_Audio_Input__0__PS, CYREG_PRT2_PS
.set Pin_Audio_Input__0__SHIFT, 2
.set Pin_Audio_Input__DR, CYREG_PRT2_DR
.set Pin_Audio_Input__INTCFG, CYREG_PRT2_INTCFG
.set Pin_Audio_Input__INTSTAT, CYREG_PRT2_INTSTAT
.set Pin_Audio_Input__MASK, 0x04
.set Pin_Audio_Input__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Pin_Audio_Input__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Pin_Audio_Input__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Pin_Audio_Input__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Pin_Audio_Input__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Pin_Audio_Input__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Pin_Audio_Input__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Pin_Audio_Input__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Pin_Audio_Input__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Pin_Audio_Input__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Pin_Audio_Input__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Pin_Audio_Input__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Pin_Audio_Input__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Pin_Audio_Input__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Pin_Audio_Input__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Pin_Audio_Input__PC, CYREG_PRT2_PC
.set Pin_Audio_Input__PC2, CYREG_PRT2_PC2
.set Pin_Audio_Input__PORT, 2
.set Pin_Audio_Input__PS, CYREG_PRT2_PS
.set Pin_Audio_Input__SHIFT, 2

/* Pin_Antenna_input */
.set Pin_Antenna_input__0__DM__MASK, 0x07
.set Pin_Antenna_input__0__DM__SHIFT, 0
.set Pin_Antenna_input__0__DR, CYREG_PRT1_DR
.set Pin_Antenna_input__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Pin_Antenna_input__0__HSIOM_MASK, 0x0000000F
.set Pin_Antenna_input__0__HSIOM_SHIFT, 0
.set Pin_Antenna_input__0__INTCFG, CYREG_PRT1_INTCFG
.set Pin_Antenna_input__0__INTSTAT, CYREG_PRT1_INTSTAT
.set Pin_Antenna_input__0__MASK, 0x01
.set Pin_Antenna_input__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_Antenna_input__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_Antenna_input__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_Antenna_input__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_Antenna_input__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_Antenna_input__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_Antenna_input__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_Antenna_input__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_Antenna_input__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_Antenna_input__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_Antenna_input__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_Antenna_input__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_Antenna_input__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_Antenna_input__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_Antenna_input__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_Antenna_input__0__PC, CYREG_PRT1_PC
.set Pin_Antenna_input__0__PC2, CYREG_PRT1_PC2
.set Pin_Antenna_input__0__PORT, 1
.set Pin_Antenna_input__0__PS, CYREG_PRT1_PS
.set Pin_Antenna_input__0__SHIFT, 0
.set Pin_Antenna_input__DR, CYREG_PRT1_DR
.set Pin_Antenna_input__INTCFG, CYREG_PRT1_INTCFG
.set Pin_Antenna_input__INTSTAT, CYREG_PRT1_INTSTAT
.set Pin_Antenna_input__MASK, 0x01
.set Pin_Antenna_input__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_Antenna_input__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_Antenna_input__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_Antenna_input__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_Antenna_input__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_Antenna_input__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_Antenna_input__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_Antenna_input__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_Antenna_input__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_Antenna_input__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_Antenna_input__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_Antenna_input__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_Antenna_input__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_Antenna_input__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_Antenna_input__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_Antenna_input__PC, CYREG_PRT1_PC
.set Pin_Antenna_input__PC2, CYREG_PRT1_PC2
.set Pin_Antenna_input__PORT, 1
.set Pin_Antenna_input__PS, CYREG_PRT1_PS
.set Pin_Antenna_input__SHIFT, 0

/* Pin_Antenna_ouput */
.set Pin_Antenna_ouput__0__DM__MASK, 0x1C0
.set Pin_Antenna_ouput__0__DM__SHIFT, 6
.set Pin_Antenna_ouput__0__DR, CYREG_PRT1_DR
.set Pin_Antenna_ouput__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Pin_Antenna_ouput__0__HSIOM_MASK, 0x00000F00
.set Pin_Antenna_ouput__0__HSIOM_SHIFT, 8
.set Pin_Antenna_ouput__0__INTCFG, CYREG_PRT1_INTCFG
.set Pin_Antenna_ouput__0__INTSTAT, CYREG_PRT1_INTSTAT
.set Pin_Antenna_ouput__0__MASK, 0x04
.set Pin_Antenna_ouput__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_Antenna_ouput__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_Antenna_ouput__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_Antenna_ouput__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_Antenna_ouput__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_Antenna_ouput__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_Antenna_ouput__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_Antenna_ouput__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_Antenna_ouput__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_Antenna_ouput__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_Antenna_ouput__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_Antenna_ouput__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_Antenna_ouput__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_Antenna_ouput__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_Antenna_ouput__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_Antenna_ouput__0__PC, CYREG_PRT1_PC
.set Pin_Antenna_ouput__0__PC2, CYREG_PRT1_PC2
.set Pin_Antenna_ouput__0__PORT, 1
.set Pin_Antenna_ouput__0__PS, CYREG_PRT1_PS
.set Pin_Antenna_ouput__0__SHIFT, 2
.set Pin_Antenna_ouput__DR, CYREG_PRT1_DR
.set Pin_Antenna_ouput__INTCFG, CYREG_PRT1_INTCFG
.set Pin_Antenna_ouput__INTSTAT, CYREG_PRT1_INTSTAT
.set Pin_Antenna_ouput__MASK, 0x04
.set Pin_Antenna_ouput__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_Antenna_ouput__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_Antenna_ouput__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_Antenna_ouput__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_Antenna_ouput__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_Antenna_ouput__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_Antenna_ouput__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_Antenna_ouput__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_Antenna_ouput__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_Antenna_ouput__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_Antenna_ouput__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_Antenna_ouput__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_Antenna_ouput__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_Antenna_ouput__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_Antenna_ouput__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_Antenna_ouput__PC, CYREG_PRT1_PC
.set Pin_Antenna_ouput__PC2, CYREG_PRT1_PC2
.set Pin_Antenna_ouput__PORT, 1
.set Pin_Antenna_ouput__PS, CYREG_PRT1_PS
.set Pin_Antenna_ouput__SHIFT, 2

/* OpAmp_Power_Amplifier_cy_psoc4_abuf */
.set OpAmp_Power_Amplifier_cy_psoc4_abuf__COMP_STAT, CYREG_CTBM_COMP_STAT
.set OpAmp_Power_Amplifier_cy_psoc4_abuf__COMP_STAT_SHIFT, 0
.set OpAmp_Power_Amplifier_cy_psoc4_abuf__CTBM_CTB_CTRL, CYREG_CTBM_CTB_CTRL
.set OpAmp_Power_Amplifier_cy_psoc4_abuf__INTR, CYREG_CTBM_INTR
.set OpAmp_Power_Amplifier_cy_psoc4_abuf__INTR_MASK, CYREG_CTBM_INTR_MASK
.set OpAmp_Power_Amplifier_cy_psoc4_abuf__INTR_MASK_SHIFT, 0
.set OpAmp_Power_Amplifier_cy_psoc4_abuf__INTR_MASKED, CYREG_CTBM_INTR_MASKED
.set OpAmp_Power_Amplifier_cy_psoc4_abuf__INTR_MASKED_SHIFT, 0
.set OpAmp_Power_Amplifier_cy_psoc4_abuf__INTR_SET, CYREG_CTBM_INTR_SET
.set OpAmp_Power_Amplifier_cy_psoc4_abuf__INTR_SET_SHIFT, 0
.set OpAmp_Power_Amplifier_cy_psoc4_abuf__INTR_SHIFT, 0
.set OpAmp_Power_Amplifier_cy_psoc4_abuf__OA_COMP_TRIM, CYREG_CTBM_OA0_COMP_TRIM
.set OpAmp_Power_Amplifier_cy_psoc4_abuf__OA_NUMBER, 0
.set OpAmp_Power_Amplifier_cy_psoc4_abuf__OA_OFFSET_TRIM, CYREG_CTBM_OA0_OFFSET_TRIM
.set OpAmp_Power_Amplifier_cy_psoc4_abuf__OA_RES_CTRL, CYREG_CTBM_OA_RES0_CTRL
.set OpAmp_Power_Amplifier_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM, CYREG_CTBM_OA0_SLOPE_OFFSET_TRIM

/* Pin_send_carrier_to_ground */
.set Pin_send_carrier_to_ground__0__DM__MASK, 0x38
.set Pin_send_carrier_to_ground__0__DM__SHIFT, 3
.set Pin_send_carrier_to_ground__0__DR, CYREG_PRT2_DR
.set Pin_send_carrier_to_ground__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Pin_send_carrier_to_ground__0__HSIOM_MASK, 0x000000F0
.set Pin_send_carrier_to_ground__0__HSIOM_SHIFT, 4
.set Pin_send_carrier_to_ground__0__INTCFG, CYREG_PRT2_INTCFG
.set Pin_send_carrier_to_ground__0__INTSTAT, CYREG_PRT2_INTSTAT
.set Pin_send_carrier_to_ground__0__MASK, 0x02
.set Pin_send_carrier_to_ground__0__OUT_SEL, CYREG_UDB_PA2_CFG10
.set Pin_send_carrier_to_ground__0__OUT_SEL_SHIFT, 2
.set Pin_send_carrier_to_ground__0__OUT_SEL_VAL, 1
.set Pin_send_carrier_to_ground__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Pin_send_carrier_to_ground__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Pin_send_carrier_to_ground__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Pin_send_carrier_to_ground__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Pin_send_carrier_to_ground__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Pin_send_carrier_to_ground__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Pin_send_carrier_to_ground__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Pin_send_carrier_to_ground__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Pin_send_carrier_to_ground__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Pin_send_carrier_to_ground__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Pin_send_carrier_to_ground__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Pin_send_carrier_to_ground__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Pin_send_carrier_to_ground__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Pin_send_carrier_to_ground__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Pin_send_carrier_to_ground__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Pin_send_carrier_to_ground__0__PC, CYREG_PRT2_PC
.set Pin_send_carrier_to_ground__0__PC2, CYREG_PRT2_PC2
.set Pin_send_carrier_to_ground__0__PORT, 2
.set Pin_send_carrier_to_ground__0__PS, CYREG_PRT2_PS
.set Pin_send_carrier_to_ground__0__SHIFT, 1
.set Pin_send_carrier_to_ground__DR, CYREG_PRT2_DR
.set Pin_send_carrier_to_ground__INTCFG, CYREG_PRT2_INTCFG
.set Pin_send_carrier_to_ground__INTSTAT, CYREG_PRT2_INTSTAT
.set Pin_send_carrier_to_ground__MASK, 0x02
.set Pin_send_carrier_to_ground__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Pin_send_carrier_to_ground__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Pin_send_carrier_to_ground__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Pin_send_carrier_to_ground__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Pin_send_carrier_to_ground__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Pin_send_carrier_to_ground__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Pin_send_carrier_to_ground__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Pin_send_carrier_to_ground__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Pin_send_carrier_to_ground__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Pin_send_carrier_to_ground__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Pin_send_carrier_to_ground__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Pin_send_carrier_to_ground__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Pin_send_carrier_to_ground__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Pin_send_carrier_to_ground__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Pin_send_carrier_to_ground__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Pin_send_carrier_to_ground__PC, CYREG_PRT2_PC
.set Pin_send_carrier_to_ground__PC2, CYREG_PRT2_PC2
.set Pin_send_carrier_to_ground__PORT, 2
.set Pin_send_carrier_to_ground__PS, CYREG_PRT2_PS
.set Pin_send_carrier_to_ground__SHIFT, 1

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 48000000
.set CYDEV_BCLK__HFCLK__KHZ, 48000
.set CYDEV_BCLK__HFCLK__MHZ, 48
.set CYDEV_BCLK__SYSCLK__HZ, 48000000
.set CYDEV_BCLK__SYSCLK__KHZ, 48000
.set CYDEV_BCLK__SYSCLK__MHZ, 48
.set CYDEV_CHIP_DIE_GEN4, 2
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 12
.set CYDEV_CHIP_DIE_PSOC4A, 5
.set CYDEV_CHIP_DIE_PSOC5LP, 11
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x04C81193
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 5
.set CYDEV_CHIP_MEMBER_4C, 9
.set CYDEV_CHIP_MEMBER_4D, 3
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 6
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4L, 8
.set CYDEV_CHIP_MEMBER_4M, 7
.set CYDEV_CHIP_MEMBER_5A, 11
.set CYDEV_CHIP_MEMBER_5B, 10
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4A
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_GEN4_ES, 17
.set CYDEV_CHIP_REV_GEN4_ES2, 33
.set CYDEV_CHIP_REV_GEN4_PRODUCTION, 17
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4A_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 1
.set CYDEV_DFT_SELECT_CLK1, 2
.set CYDEV_HEAP_SIZE, 0x0100
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0400
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA, 5
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD, 5
.set CYDEV_VDDD_MV, 5000
.set CYDEV_WDT_GENERATE_ISR, 0
.set CYIPBLOCK_M0S8_CTBM_VERSION, 0
.set CYIPBLOCK_m0s8cpuss_VERSION, 0
.set CYIPBLOCK_m0s8csd_VERSION, 0
.set CYIPBLOCK_m0s8gpio2_VERSION, 0
.set CYIPBLOCK_m0s8hsiom4a_VERSION, 0
.set CYIPBLOCK_m0s8lcd_VERSION, 0
.set CYIPBLOCK_m0s8lpcomp_VERSION, 0
.set CYIPBLOCK_m0s8pclk_VERSION, 0
.set CYIPBLOCK_m0s8sar_VERSION, 0
.set CYIPBLOCK_m0s8scb_VERSION, 0
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 0
.set CYIPBLOCK_m0s8udbif_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 2
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
