# system info FIR_filter_test on 2018.11.13.14:06:21
system_info:
name,value
DEVICE,5CSEMA5F31C6
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1542135979
#
#
# Files generated for FIR_filter_test on 2018.11.13.14:06:21
files:
filepath,kind,attributes,module,is_top
simulation/FIR_filter_test.v,VERILOG,,FIR_filter_test,true
simulation/submodules/dspba_library_package.vhd,VHDL,,FIR_filter_test_fir_compiler_ii_0,false
simulation/submodules/dspba_library.vhd,VHDL,,FIR_filter_test_fir_compiler_ii_0,false
simulation/submodules/auk_dspip_math_pkg_hpfir.vhd,VHDL,,FIR_filter_test_fir_compiler_ii_0,false
simulation/submodules/auk_dspip_lib_pkg_hpfir.vhd,VHDL,,FIR_filter_test_fir_compiler_ii_0,false
simulation/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd,VHDL,,FIR_filter_test_fir_compiler_ii_0,false
simulation/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd,VHDL,,FIR_filter_test_fir_compiler_ii_0,false
simulation/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd,VHDL,,FIR_filter_test_fir_compiler_ii_0,false
simulation/submodules/auk_dspip_roundsat_hpfir.vhd,VHDL,,FIR_filter_test_fir_compiler_ii_0,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,FIR_filter_test_fir_compiler_ii_0,false
simulation/submodules/FIR_filter_test_fir_compiler_ii_0_rtl_core.vhd,VHDL,,FIR_filter_test_fir_compiler_ii_0,false
simulation/submodules/FIR_filter_test_fir_compiler_ii_0_ast.vhd,VHDL,,FIR_filter_test_fir_compiler_ii_0,false
simulation/submodules/FIR_filter_test_fir_compiler_ii_0.vhd,VHDL,,FIR_filter_test_fir_compiler_ii_0,false
simulation/submodules/FIR_filter_test_fir_compiler_ii_0_nativelink.tcl,OTHER,,FIR_filter_test_fir_compiler_ii_0,false
simulation/submodules/FIR_filter_test_fir_compiler_ii_0_msim.tcl,OTHER,,FIR_filter_test_fir_compiler_ii_0,false
simulation/submodules/FIR_filter_test_fir_compiler_ii_0_tb.vhd,VHDL,,FIR_filter_test_fir_compiler_ii_0,false
simulation/submodules/FIR_filter_test_fir_compiler_ii_0_mlab.m,OTHER,,FIR_filter_test_fir_compiler_ii_0,false
simulation/submodules/FIR_filter_test_fir_compiler_ii_0_model.m,OTHER,,FIR_filter_test_fir_compiler_ii_0,false
simulation/submodules/FIR_filter_test_fir_compiler_ii_0_coef_int.txt,OTHER,,FIR_filter_test_fir_compiler_ii_0,false
simulation/submodules/FIR_filter_test_fir_compiler_ii_0_input.txt,OTHER,,FIR_filter_test_fir_compiler_ii_0,false
simulation/submodules/FIR_filter_test_fir_compiler_ii_0_param.txt,OTHER,,FIR_filter_test_fir_compiler_ii_0,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
FIR_filter_test.fir_compiler_ii_0,FIR_filter_test_fir_compiler_ii_0
FIR_filter_test.rst_controller,altera_reset_controller
