#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Mon Dec 19 11:47:15 2016
# Process ID: 2952
# Log file: F:/cs 223/project/checkers/vivado.log
# Journal file: F:/cs 223/project/checkers\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {F:/cs 223/project/checkers/checkers.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 698.250 ; gain = 137.504
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir F:/cs 223/project/checkers/checkers.srcs/sim_1/new
file mkdir F:/cs 223/project/checkers/checkers.srcs/sim_1/new
file mkdir F:/cs 223/project/checkers/checkers.srcs/sim_1/new
file mkdir F:/cs 223/project/checkers/checkers.srcs/sim_1/new
file mkdir F:/cs 223/project/checkers/checkers.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir F:/cs 223/project/checkers/checkers.srcs/sim_1/new
file mkdir {F:/cs 223/project/checkers/checkers.srcs/sim_1/new}
close [ open {F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv} w ]
add_files -fileset sim_1 {{F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv}}
update_compile_order -fileset sim_1
set_property top ledmatrixsim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ledmatrixsim' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
"xvlog -m64 --relax -prj ledmatrixsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/ledmatrix.sv" into library xil_defaultlib
WARNING: [VRFC 10-625] enum without type violates IEEE 1800 syntax [F:/cs 223/project/checkers/checkers.srcs/sources_1/new/ledmatrix.sv:22]
INFO: [VRFC 10-311] analyzing module ledmatrix
ERROR: [VRFC 10-91] count is not declared [F:/cs 223/project/checkers/checkers.srcs/sources_1/new/ledmatrix.sv:45]
ERROR: [VRFC 10-91] count is not declared [F:/cs 223/project/checkers/checkers.srcs/sources_1/new/ledmatrix.sv:46]
ERROR: [VRFC 10-1040] module ledmatrix ignored due to previous errors [F:/cs 223/project/checkers/checkers.srcs/sources_1/new/ledmatrix.sv:26]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ledmatrixsim' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
"xvlog -m64 --relax -prj ledmatrixsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/ledmatrix.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledmatrix
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledmatrixsim
ERROR: [VRFC 10-91] clock is not declared [F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv:33]
ERROR: [VRFC 10-1040] module ledmatrixsim ignored due to previous errors [F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv:23]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ledmatrixsim' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
"xvlog -m64 --relax -prj ledmatrixsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/ledmatrix.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledmatrix
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledmatrixsim
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cs 223/project/checkers/checkers.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto eb61d20aa3224d0cbb2533becaa11775 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ledmatrixsim_behav xil_defaultlib.ledmatrixsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ledmatrix
Compiling module xil_defaultlib.ledmatrixsim
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.$unit_1
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot ledmatrixsim_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source F:/cs -notrace
couldn't read file "F:/cs": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 19 11:53:13 2016...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ledmatrixsim_behav -key {Behavioral:sim_1:Functional:ledmatrixsim} -tclbatch {ledmatrixsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source ledmatrixsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ledmatrixsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 730.797 ; gain = 9.805
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ledmatrixsim' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
"xvlog -m64 --relax -prj ledmatrixsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/ledmatrix.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledmatrix
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledmatrixsim
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cs 223/project/checkers/checkers.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto eb61d20aa3224d0cbb2533becaa11775 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ledmatrixsim_behav xil_defaultlib.ledmatrixsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ledmatrix
Compiling module xil_defaultlib.ledmatrixsim
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.$unit_1
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot ledmatrixsim_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source F:/cs -notrace
couldn't read file "F:/cs": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 19 11:54:14 2016...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ledmatrixsim_behav -key {Behavioral:sim_1:Functional:ledmatrixsim} -tclbatch {ledmatrixsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source ledmatrixsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ledmatrixsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 750.941 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ledmatrixsim' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
"xvlog -m64 --relax -prj ledmatrixsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/ledmatrix.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledmatrix
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledmatrixsim
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cs 223/project/checkers/checkers.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto eb61d20aa3224d0cbb2533becaa11775 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ledmatrixsim_behav xil_defaultlib.ledmatrixsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ledmatrix(N=4)
Compiling module xil_defaultlib.ledmatrixsim
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.$unit_1
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot ledmatrixsim_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source F:/cs -notrace
couldn't read file "F:/cs": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 19 11:55:18 2016...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ledmatrixsim_behav -key {Behavioral:sim_1:Functional:ledmatrixsim} -tclbatch {ledmatrixsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source ledmatrixsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ledmatrixsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 750.941 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ledmatrixsim' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
"xvlog -m64 --relax -prj ledmatrixsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/ledmatrix.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledmatrix
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledmatrixsim
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cs 223/project/checkers/checkers.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto eb61d20aa3224d0cbb2533becaa11775 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ledmatrixsim_behav xil_defaultlib.ledmatrixsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ledmatrix(N=4)
Compiling module xil_defaultlib.ledmatrixsim
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.$unit_1
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot ledmatrixsim_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source F:/cs -notrace
couldn't read file "F:/cs": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 19 11:57:50 2016...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ledmatrixsim_behav -key {Behavioral:sim_1:Functional:ledmatrixsim} -tclbatch {ledmatrixsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source ledmatrixsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ledmatrixsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 777.207 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ledmatrixsim' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
"xvlog -m64 --relax -prj ledmatrixsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/ledmatrix.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledmatrix
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledmatrixsim
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cs 223/project/checkers/checkers.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto eb61d20aa3224d0cbb2533becaa11775 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ledmatrixsim_behav xil_defaultlib.ledmatrixsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ledmatrix(N=4)
Compiling module xil_defaultlib.ledmatrixsim
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.$unit_1
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot ledmatrixsim_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source F:/cs -notrace
couldn't read file "F:/cs": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 19 12:00:21 2016...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ledmatrixsim_behav -key {Behavioral:sim_1:Functional:ledmatrixsim} -tclbatch {ledmatrixsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source ledmatrixsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ledmatrixsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 777.207 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ledmatrixsim' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
"xvlog -m64 --relax -prj ledmatrixsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/ledmatrix.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledmatrix
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledmatrixsim
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cs 223/project/checkers/checkers.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto eb61d20aa3224d0cbb2533becaa11775 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ledmatrixsim_behav xil_defaultlib.ledmatrixsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ledmatrix(N=4)
Compiling module xil_defaultlib.ledmatrixsim
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.$unit_1
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot ledmatrixsim_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source F:/cs -notrace
couldn't read file "F:/cs": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 19 12:02:44 2016...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ledmatrixsim_behav -key {Behavioral:sim_1:Functional:ledmatrixsim} -tclbatch {ledmatrixsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source ledmatrixsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ledmatrixsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 777.207 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 19 12:03:45 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 19 12:03:45 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.2
  **** Build date : Jun 26 2015-16:56:39
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


open_hw_target [lindex [get_hw_targets -of_objects [get_hw_servers localhost]] 0]
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A28621A
set_property PROGRAM.FILE {F:/cs 223/project/checkers/checkers.runs/impl_1/ledmatrix.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/cs 223/project/checkers/checkers.runs/impl_1/ledmatrix.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ledmatrixsim' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
"xvlog -m64 --relax -prj ledmatrixsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/ledmatrix.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledmatrix
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledmatrixsim
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cs 223/project/checkers/checkers.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto eb61d20aa3224d0cbb2533becaa11775 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ledmatrixsim_behav xil_defaultlib.ledmatrixsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ledmatrix(N=4)
Compiling module xil_defaultlib.ledmatrixsim
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.$unit_1
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot ledmatrixsim_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source F:/cs -notrace
couldn't read file "F:/cs": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 19 12:19:58 2016...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ledmatrixsim_behav -key {Behavioral:sim_1:Functional:ledmatrixsim} -tclbatch {ledmatrixsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source ledmatrixsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ledmatrixsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 854.176 ; gain = 0.000
ERROR: [Labtools 27-3175] Target jsn-Basys3-210183A28621A is no longer available.
Please use disconnect_hw_server to close the current server connection. Check cable connectivity and that the target board is powered up.
Restart the hw_server application running on host localhost, port 3121 and then use connect_hw_server to re-establish connection to target.
close_hw_target
INFO: [Labtoolstcl 44-464] Closing hw_target localhost/xilinx_tcf/Digilent/210183A28621A
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ledmatrixsim' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
"xvlog -m64 --relax -prj ledmatrixsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/ledmatrix.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledmatrix
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledmatrixsim
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cs 223/project/checkers/checkers.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto eb61d20aa3224d0cbb2533becaa11775 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ledmatrixsim_behav xil_defaultlib.ledmatrixsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ledmatrix(N=4)
Compiling module xil_defaultlib.ledmatrixsim
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.$unit_1
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot ledmatrixsim_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source F:/cs -notrace
couldn't read file "F:/cs": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 19 12:29:02 2016...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ledmatrixsim_behav -key {Behavioral:sim_1:Functional:ledmatrixsim} -tclbatch {ledmatrixsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source ledmatrixsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ledmatrixsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 854.176 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 19 12:37:21 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 19 12:37:21 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/cs 223/project/checkers/checkers.runs/impl_1/ledmatrix.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 19 12:49:03 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/cs 223/project/checkers/checkers.runs/impl_1/ledmatrix.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtools 27-3175] Target jsn-Basys3-210183A28621A is no longer available.
Please use disconnect_hw_server to close the current server connection. Check cable connectivity and that the target board is powered up.
Restart the hw_server application running on host localhost, port 3121 and then use connect_hw_server to re-establish connection to target.
close_hw_target
INFO: [Labtoolstcl 44-464] Closing hw_target localhost/xilinx_tcf/Digilent/210183A28621A
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 19 12:55:25 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/cs 223/project/checkers/checkers.runs/impl_1/ledmatrix.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/cs 223/project/checkers/checkers.runs/impl_1/ledmatrix.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run impl_1
launch_runs impl_1
[Mon Dec 19 13:05:35 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 19 13:06:22 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/cs 223/project/checkers/checkers.runs/impl_1/ledmatrix.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 19 13:14:43 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 19 13:14:43 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/cs 223/project/checkers/checkers.runs/impl_1/ledmatrix.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 19 13:20:42 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 19 13:20:42 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/cs 223/project/checkers/checkers.runs/impl_1/ledmatrix.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 19 13:23:30 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 19 13:23:30 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/cs 223/project/checkers/checkers.runs/impl_1/ledmatrix.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 19 13:25:25 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 19 13:25:25 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:F:/cs 223/project/checkers/checkers.sim/sim_1/behav/xelab.pb
WARNING: [Vivado 12-3661] Failed to remove file:F:/cs 223/project/checkers/checkers.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:F:/cs 223/project/checkers/checkers.sim/sim_1/behav/ledmatrixsim_behav.wdb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ledmatrixsim' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
"xvlog -m64 --relax -prj ledmatrixsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/ledmatrix.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledmatrix
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledmatrixsim
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cs 223/project/checkers/checkers.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto eb61d20aa3224d0cbb2533becaa11775 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ledmatrixsim_behav xil_defaultlib.ledmatrixsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ledmatrix(N=4)
Compiling module xil_defaultlib.ledmatrixsim
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.$unit_1
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot ledmatrixsim_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source F:/cs -notrace
couldn't read file "F:/cs": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 19 13:26:10 2016...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ledmatrixsim_behav -key {Behavioral:sim_1:Functional:ledmatrixsim} -tclbatch {ledmatrixsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source ledmatrixsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ledmatrixsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 866.820 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:F:/cs 223/project/checkers/checkers.sim/sim_1/behav/xelab.pb
WARNING: [Vivado 12-3661] Failed to remove file:F:/cs 223/project/checkers/checkers.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:F:/cs 223/project/checkers/checkers.sim/sim_1/behav/ledmatrixsim_behav.wdb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ledmatrixsim' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
"xvlog -m64 --relax -prj ledmatrixsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/ledmatrix.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledmatrix
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledmatrixsim
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cs 223/project/checkers/checkers.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto eb61d20aa3224d0cbb2533becaa11775 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ledmatrixsim_behav xil_defaultlib.ledmatrixsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ledmatrix(N=4)
Compiling module xil_defaultlib.ledmatrixsim
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.$unit_1
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot ledmatrixsim_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source F:/cs -notrace
couldn't read file "F:/cs": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 19 13:26:40 2016...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ledmatrixsim_behav -key {Behavioral:sim_1:Functional:ledmatrixsim} -tclbatch {ledmatrixsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source ledmatrixsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ledmatrixsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 866.820 ; gain = 0.000
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/cs 223/project/checkers/checkers.runs/impl_1/ledmatrix.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ledmatrixsim' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
"xvlog -m64 --relax -prj ledmatrixsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/ledmatrix.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledmatrix
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledmatrixsim
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cs 223/project/checkers/checkers.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto eb61d20aa3224d0cbb2533becaa11775 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ledmatrixsim_behav xil_defaultlib.ledmatrixsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ledmatrix(N=4)
Compiling module xil_defaultlib.ledmatrixsim
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.$unit_1
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot ledmatrixsim_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source F:/cs -notrace
couldn't read file "F:/cs": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 19 13:28:33 2016...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ledmatrixsim_behav -key {Behavioral:sim_1:Functional:ledmatrixsim} -tclbatch {ledmatrixsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source ledmatrixsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ledmatrixsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 866.820 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ledmatrixsim' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
"xvlog -m64 --relax -prj ledmatrixsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/ledmatrix.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledmatrix
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledmatrixsim
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cs 223/project/checkers/checkers.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto eb61d20aa3224d0cbb2533becaa11775 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ledmatrixsim_behav xil_defaultlib.ledmatrixsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ledmatrix(N=4)
Compiling module xil_defaultlib.ledmatrixsim
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.$unit_1
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot ledmatrixsim_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source F:/cs -notrace
couldn't read file "F:/cs": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 19 13:29:40 2016...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ledmatrixsim_behav -key {Behavioral:sim_1:Functional:ledmatrixsim} -tclbatch {ledmatrixsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source ledmatrixsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ledmatrixsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 866.820 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ledmatrixsim' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
"xvlog -m64 --relax -prj ledmatrixsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/ledmatrix.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledmatrix
ERROR: [VRFC 10-46] row is already declared [F:/cs 223/project/checkers/checkers.srcs/sources_1/new/ledmatrix.sv:99]
ERROR: [VRFC 10-46] color is already declared [F:/cs 223/project/checkers/checkers.srcs/sources_1/new/ledmatrix.sv:100]
ERROR: [VRFC 10-1040] module ledmatrix ignored due to previous errors [F:/cs 223/project/checkers/checkers.srcs/sources_1/new/ledmatrix.sv:26]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ledmatrixsim' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
"xvlog -m64 --relax -prj ledmatrixsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/ledmatrix.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledmatrix
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledmatrixsim
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cs 223/project/checkers/checkers.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto eb61d20aa3224d0cbb2533becaa11775 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ledmatrixsim_behav xil_defaultlib.ledmatrixsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ledmatrix(N=4)
Compiling module xil_defaultlib.ledmatrixsim
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.$unit_1
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot ledmatrixsim_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source F:/cs -notrace
couldn't read file "F:/cs": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 19 13:33:56 2016...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ledmatrixsim_behav -key {Behavioral:sim_1:Functional:ledmatrixsim} -tclbatch {ledmatrixsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source ledmatrixsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ledmatrixsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 890.051 ; gain = 20.375
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 19 13:34:05 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 19 13:34:05 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/cs 223/project/checkers/checkers.runs/impl_1/ledmatrix.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  {{F:/cs 223/project/checkers/checkers.srcs/constrs_1/new/ledmatrixtest.xdc}}]
set_property is_enabled true [get_files  {{F:/cs 223/project/checkers/checkers.srcs/constrs_1/new/checkers.xdc}}]
set_property top CheckersGame [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 19 13:37:07 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 19 13:37:07 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 19 13:37:22 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 19 13:37:22 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 19 13:37:52 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 19 13:37:52 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/cs 223/project/checkers/checkers.runs/impl_1/CheckersGame.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 19 13:43:48 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 19 13:43:48 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/cs 223/project/checkers/checkers.runs/impl_1/CheckersGame.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/cs 223/project/checkers/checkers.runs/impl_1/CheckersGame.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 19 13:50:06 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 19 13:50:06 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 19 13:50:46 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 19 13:50:46 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/cs 223/project/checkers/checkers.runs/impl_1/CheckersGame.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 19 13:55:29 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 19 13:55:29 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:F:/cs 223/project/checkers/checkers.sim/sim_1/behav/xelab.pb
WARNING: [Vivado 12-3661] Failed to remove file:F:/cs 223/project/checkers/checkers.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:F:/cs 223/project/checkers/checkers.sim/sim_1/behav/ledmatrixsim_behav.wdb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ledmatrixsim' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
"xvlog -m64 --relax -prj ledmatrixsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/cellcolor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cellcolor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/ledmatrix.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledmatrix
ERROR: [VRFC 10-91] Piece is not declared [F:/cs 223/project/checkers/checkers.srcs/sources_1/new/ledmatrix.sv:28]
ERROR: [VRFC 10-91] Player is not declared [F:/cs 223/project/checkers/checkers.srcs/sources_1/new/ledmatrix.sv:29]
ERROR: [VRFC 10-1040] module ledmatrix ignored due to previous errors [F:/cs 223/project/checkers/checkers.srcs/sources_1/new/ledmatrix.sv:26]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:F:/cs 223/project/checkers/checkers.sim/sim_1/behav/xelab.pb
WARNING: [Vivado 12-3661] Failed to remove file:F:/cs 223/project/checkers/checkers.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:F:/cs 223/project/checkers/checkers.sim/sim_1/behav/ledmatrixsim_behav.wdb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ledmatrixsim' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
"xvlog -m64 --relax -prj ledmatrixsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/cellcolor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cellcolor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/ledmatrix.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledmatrix
ERROR: [VRFC 10-91] Piece is not declared [F:/cs 223/project/checkers/checkers.srcs/sources_1/new/ledmatrix.sv:28]
ERROR: [VRFC 10-91] Player is not declared [F:/cs 223/project/checkers/checkers.srcs/sources_1/new/ledmatrix.sv:29]
ERROR: [VRFC 10-1040] module ledmatrix ignored due to previous errors [F:/cs 223/project/checkers/checkers.srcs/sources_1/new/ledmatrix.sv:26]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/cs 223/project/checkers/checkers.runs/impl_1/CheckersGame.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ledmatrixsim' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
"xvlog -m64 --relax -prj ledmatrixsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/cellcolor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cellcolor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/ledmatrix.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledmatrix
ERROR: [VRFC 10-91] board is not declared [F:/cs 223/project/checkers/checkers.srcs/sources_1/new/ledmatrix.sv:43]
ERROR: [VRFC 10-1040] module ledmatrix ignored due to previous errors [F:/cs 223/project/checkers/checkers.srcs/sources_1/new/ledmatrix.sv:26]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
update_compile_order -fileset sources_1
set_property top ledmatrix [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ledmatrixsim' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
"xvlog -m64 --relax -prj ledmatrixsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/ledmatrix.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledmatrix
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledmatrixsim
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cs 223/project/checkers/checkers.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto eb61d20aa3224d0cbb2533becaa11775 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ledmatrixsim_behav xil_defaultlib.ledmatrixsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ledmatrix(N=4)
Compiling module xil_defaultlib.ledmatrixsim
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.$unit_1
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot ledmatrixsim_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source F:/cs -notrace
couldn't read file "F:/cs": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 19 13:58:33 2016...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ledmatrixsim_behav -key {Behavioral:sim_1:Functional:ledmatrixsim} -tclbatch {ledmatrixsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source ledmatrixsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ledmatrixsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 890.051 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 19 13:59:26 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 19 13:59:26 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
reset_run impl_1 -noclean_dir 
set_property is_enabled false [get_files  {{F:/cs 223/project/checkers/checkers.srcs/constrs_1/new/checkers.xdc}}]
set_property is_enabled true [get_files  {{F:/cs 223/project/checkers/checkers.srcs/constrs_1/new/ledmatrixtest.xdc}}]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 19 14:00:19 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 19 14:00:19 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/cs 223/project/checkers/checkers.runs/impl_1/ledmatrix.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close [ open {F:/cs 223/project/checkers/checkers.srcs/sources_1/new/ledmatrix2.sv} w ]
add_files {{F:/cs 223/project/checkers/checkers.srcs/sources_1/new/ledmatrix2.sv}}
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 19 14:12:16 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 19 14:12:16 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/cs 223/project/checkers/checkers.runs/impl_1/ledmatrix.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ledmatrixsim' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
"xvlog -m64 --relax -prj ledmatrixsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/ledmatrix.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledmatrix
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledmatrixsim
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cs 223/project/checkers/checkers.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto eb61d20aa3224d0cbb2533becaa11775 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ledmatrixsim_behav xil_defaultlib.ledmatrixsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ledmatrix(N=4)
Compiling module xil_defaultlib.ledmatrixsim
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.$unit_1
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot ledmatrixsim_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source F:/cs -notrace
couldn't read file "F:/cs": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 19 14:18:20 2016...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ledmatrixsim_behav -key {Behavioral:sim_1:Functional:ledmatrixsim} -tclbatch {ledmatrixsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source ledmatrixsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ledmatrixsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 902.188 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 19 14:19:32 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 19 14:19:32 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:F:/cs 223/project/checkers/checkers.sim/sim_1/behav/xelab.pb
WARNING: [Vivado 12-3661] Failed to remove file:F:/cs 223/project/checkers/checkers.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:F:/cs 223/project/checkers/checkers.sim/sim_1/behav/ledmatrixsim_behav.wdb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ledmatrixsim' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
"xvlog -m64 --relax -prj ledmatrixsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/ledmatrix.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledmatrix
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledmatrixsim
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cs 223/project/checkers/checkers.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto eb61d20aa3224d0cbb2533becaa11775 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ledmatrixsim_behav xil_defaultlib.ledmatrixsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ledmatrix(N=4)
Compiling module xil_defaultlib.ledmatrixsim
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.$unit_1
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot ledmatrixsim_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source F:/cs -notrace
couldn't read file "F:/cs": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 19 14:19:41 2016...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ledmatrixsim_behav -key {Behavioral:sim_1:Functional:ledmatrixsim} -tclbatch {ledmatrixsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source ledmatrixsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ledmatrixsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 905.191 ; gain = 0.000
reset_run impl_1 -noclean_dir 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ledmatrixsim' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
"xvlog -m64 --relax -prj ledmatrixsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/ledmatrix.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledmatrix
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledmatrixsim
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cs 223/project/checkers/checkers.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto eb61d20aa3224d0cbb2533becaa11775 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ledmatrixsim_behav xil_defaultlib.ledmatrixsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ledmatrix(N=4)
Compiling module xil_defaultlib.ledmatrixsim
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.$unit_1
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot ledmatrixsim_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source F:/cs -notrace
couldn't read file "F:/cs": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 19 14:20:29 2016...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ledmatrixsim_behav -key {Behavioral:sim_1:Functional:ledmatrixsim} -tclbatch {ledmatrixsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source ledmatrixsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ledmatrixsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 905.191 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 19 14:21:10 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 19 14:21:10 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/cs 223/project/checkers/checkers.runs/impl_1/ledmatrix.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 19 14:24:50 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 19 14:24:50 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:F:/cs 223/project/checkers/checkers.sim/sim_1/behav/xelab.pb
WARNING: [Vivado 12-3661] Failed to remove file:F:/cs 223/project/checkers/checkers.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:F:/cs 223/project/checkers/checkers.sim/sim_1/behav/ledmatrixsim_behav.wdb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ledmatrixsim' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
"xvlog -m64 --relax -prj ledmatrixsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/ledmatrix.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledmatrix
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledmatrixsim
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cs 223/project/checkers/checkers.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto eb61d20aa3224d0cbb2533becaa11775 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ledmatrixsim_behav xil_defaultlib.ledmatrixsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 1 into srcount is out of bounds [F:/cs 223/project/checkers/checkers.srcs/sources_1/new/ledmatrix.sv:109]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ledmatrix(N=4)
Compiling module xil_defaultlib.ledmatrixsim
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.$unit_1
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot ledmatrixsim_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source F:/cs -notrace
couldn't read file "F:/cs": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 19 14:25:06 2016...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ledmatrixsim_behav -key {Behavioral:sim_1:Functional:ledmatrixsim} -tclbatch {ledmatrixsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source ledmatrixsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ledmatrixsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 914.930 ; gain = 0.000
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/cs 223/project/checkers/checkers.runs/impl_1/ledmatrix.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ledmatrixsim' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
"xvlog -m64 --relax -prj ledmatrixsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/ledmatrix.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledmatrix
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledmatrixsim
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cs 223/project/checkers/checkers.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto eb61d20aa3224d0cbb2533becaa11775 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ledmatrixsim_behav xil_defaultlib.ledmatrixsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 1 into srcount is out of bounds [F:/cs 223/project/checkers/checkers.srcs/sources_1/new/ledmatrix.sv:109]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ledmatrix(N=4)
Compiling module xil_defaultlib.ledmatrixsim
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.$unit_1
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot ledmatrixsim_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source F:/cs -notrace
couldn't read file "F:/cs": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 19 14:27:13 2016...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ledmatrixsim_behav -key {Behavioral:sim_1:Functional:ledmatrixsim} -tclbatch {ledmatrixsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source ledmatrixsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ledmatrixsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 914.930 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ledmatrixsim' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
"xvlog -m64 --relax -prj ledmatrixsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/ledmatrix.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledmatrix
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledmatrixsim
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cs 223/project/checkers/checkers.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto eb61d20aa3224d0cbb2533becaa11775 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ledmatrixsim_behav xil_defaultlib.ledmatrixsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ledmatrix(N=4)
Compiling module xil_defaultlib.ledmatrixsim
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.$unit_1
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot ledmatrixsim_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source F:/cs -notrace
couldn't read file "F:/cs": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 19 14:27:51 2016...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ledmatrixsim_behav -key {Behavioral:sim_1:Functional:ledmatrixsim} -tclbatch {ledmatrixsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source ledmatrixsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ledmatrixsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 915.461 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 19 14:28:49 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 19 14:28:49 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:F:/cs 223/project/checkers/checkers.sim/sim_1/behav/xelab.pb
WARNING: [Vivado 12-3661] Failed to remove file:F:/cs 223/project/checkers/checkers.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:F:/cs 223/project/checkers/checkers.sim/sim_1/behav/ledmatrixsim_behav.wdb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ledmatrixsim' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
"xvlog -m64 --relax -prj ledmatrixsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/ledmatrix.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledmatrix
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledmatrixsim
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cs 223/project/checkers/checkers.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto eb61d20aa3224d0cbb2533becaa11775 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ledmatrixsim_behav xil_defaultlib.ledmatrixsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ledmatrix(N=1)
Compiling module xil_defaultlib.ledmatrixsim
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.$unit_1
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot ledmatrixsim_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source F:/cs -notrace
couldn't read file "F:/cs": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 19 14:29:32 2016...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ledmatrixsim_behav -key {Behavioral:sim_1:Functional:ledmatrixsim} -tclbatch {ledmatrixsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source ledmatrixsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ledmatrixsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 929.324 ; gain = 0.000
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/cs 223/project/checkers/checkers.runs/impl_1/ledmatrix.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 19 14:32:24 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 19 14:32:24 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/cs 223/project/checkers/checkers.runs/impl_1/ledmatrix.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ledmatrixsim' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
"xvlog -m64 --relax -prj ledmatrixsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/ledmatrix.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledmatrix
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledmatrixsim
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cs 223/project/checkers/checkers.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto eb61d20aa3224d0cbb2533becaa11775 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ledmatrixsim_behav xil_defaultlib.ledmatrixsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ledmatrix(N=1)
Compiling module xil_defaultlib.ledmatrixsim
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.$unit_1
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot ledmatrixsim_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source F:/cs -notrace
couldn't read file "F:/cs": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 19 14:34:20 2016...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ledmatrixsim_behav -key {Behavioral:sim_1:Functional:ledmatrixsim} -tclbatch {ledmatrixsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source ledmatrixsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ledmatrixsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 930.375 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 19 14:36:35 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 19 14:36:35 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/cs 223/project/checkers/checkers.runs/impl_1/ledmatrix.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 19 14:39:20 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 19 14:39:20 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:F:/cs 223/project/checkers/checkers.sim/sim_1/behav/xelab.pb
WARNING: [Vivado 12-3661] Failed to remove file:F:/cs 223/project/checkers/checkers.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:F:/cs 223/project/checkers/checkers.sim/sim_1/behav/ledmatrixsim_behav.wdb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ledmatrixsim' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
"xvlog -m64 --relax -prj ledmatrixsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/ledmatrix.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledmatrix
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledmatrixsim
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cs 223/project/checkers/checkers.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto eb61d20aa3224d0cbb2533becaa11775 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ledmatrixsim_behav xil_defaultlib.ledmatrixsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ledmatrix(N=1)
Compiling module xil_defaultlib.ledmatrixsim
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.$unit_1
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot ledmatrixsim_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source F:/cs -notrace
couldn't read file "F:/cs": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 19 14:39:38 2016...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ledmatrixsim_behav -key {Behavioral:sim_1:Functional:ledmatrixsim} -tclbatch {ledmatrixsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source ledmatrixsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ledmatrixsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 932.125 ; gain = 0.000
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/cs 223/project/checkers/checkers.runs/impl_1/ledmatrix.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ledmatrixsim' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
"xvlog -m64 --relax -prj ledmatrixsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/ledmatrix.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledmatrix
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledmatrixsim
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cs 223/project/checkers/checkers.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto eb61d20aa3224d0cbb2533becaa11775 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ledmatrixsim_behav xil_defaultlib.ledmatrixsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ledmatrix(N=1)
Compiling module xil_defaultlib.ledmatrixsim
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.$unit_1
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot ledmatrixsim_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source F:/cs -notrace
couldn't read file "F:/cs": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 19 14:41:47 2016...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ledmatrixsim_behav -key {Behavioral:sim_1:Functional:ledmatrixsim} -tclbatch {ledmatrixsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source ledmatrixsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ledmatrixsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 932.551 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 19 14:41:56 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 19 14:41:56 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:F:/cs 223/project/checkers/checkers.sim/sim_1/behav/xelab.pb
WARNING: [Vivado 12-3661] Failed to remove file:F:/cs 223/project/checkers/checkers.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:F:/cs 223/project/checkers/checkers.sim/sim_1/behav/ledmatrixsim_behav.wdb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ledmatrixsim' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
"xvlog -m64 --relax -prj ledmatrixsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/ledmatrix.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledmatrix
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledmatrixsim
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cs 223/project/checkers/checkers.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto eb61d20aa3224d0cbb2533becaa11775 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ledmatrixsim_behav xil_defaultlib.ledmatrixsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ledmatrix(N=1)
Compiling module xil_defaultlib.ledmatrixsim
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.$unit_1
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot ledmatrixsim_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source F:/cs -notrace
couldn't read file "F:/cs": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 19 14:43:11 2016...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ledmatrixsim_behav -key {Behavioral:sim_1:Functional:ledmatrixsim} -tclbatch {ledmatrixsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source ledmatrixsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ledmatrixsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 934.988 ; gain = 0.000
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/cs 223/project/checkers/checkers.runs/impl_1/ledmatrix.bit} [lindex [get_hw_devices] 0]
program_hw_devices -disable_eos_check [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 19 14:43:44 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 19 14:43:44 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
reset_run impl_1 -noclean_dir 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 19 14:44:45 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 19 14:44:45 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/cs 223/project/checkers/checkers.runs/impl_1/ledmatrix.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ledmatrixsim' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
"xvlog -m64 --relax -prj ledmatrixsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/ledmatrix.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledmatrix
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledmatrixsim
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cs 223/project/checkers/checkers.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto eb61d20aa3224d0cbb2533becaa11775 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ledmatrixsim_behav xil_defaultlib.ledmatrixsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ledmatrix(N=1)
Compiling module xil_defaultlib.ledmatrixsim
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.$unit_1
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot ledmatrixsim_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source F:/cs -notrace
couldn't read file "F:/cs": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 19 14:46:53 2016...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ledmatrixsim_behav -key {Behavioral:sim_1:Functional:ledmatrixsim} -tclbatch {ledmatrixsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source ledmatrixsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ledmatrixsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 940.082 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ledmatrixsim' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
"xvlog -m64 --relax -prj ledmatrixsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/ledmatrix.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledmatrix
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledmatrixsim
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cs 223/project/checkers/checkers.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto eb61d20aa3224d0cbb2533becaa11775 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ledmatrixsim_behav xil_defaultlib.ledmatrixsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ledmatrix(N=1)
Compiling module xil_defaultlib.ledmatrixsim
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.$unit_1
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot ledmatrixsim_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source F:/cs -notrace
couldn't read file "F:/cs": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 19 14:48:57 2016...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ledmatrixsim_behav -key {Behavioral:sim_1:Functional:ledmatrixsim} -tclbatch {ledmatrixsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source ledmatrixsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ledmatrixsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 940.082 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 19 14:49:07 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 19 14:49:07 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
reset_run impl_1 -noclean_dir 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 19 14:50:20 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 19 14:50:20 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/cs 223/project/checkers/checkers.runs/impl_1/ledmatrix.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 19 14:54:19 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 19 14:54:19 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:F:/cs 223/project/checkers/checkers.sim/sim_1/behav/xelab.pb
WARNING: [Vivado 12-3661] Failed to remove file:F:/cs 223/project/checkers/checkers.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:F:/cs 223/project/checkers/checkers.sim/sim_1/behav/ledmatrixsim_behav.wdb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ledmatrixsim' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
"xvlog -m64 --relax -prj ledmatrixsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/ledmatrix.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledmatrix
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledmatrixsim
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cs 223/project/checkers/checkers.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto eb61d20aa3224d0cbb2533becaa11775 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ledmatrixsim_behav xil_defaultlib.ledmatrixsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ledmatrix(N=1)
Compiling module xil_defaultlib.ledmatrixsim
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.$unit_1
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot ledmatrixsim_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source F:/cs -notrace
couldn't read file "F:/cs": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 19 14:54:32 2016...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ledmatrixsim_behav -key {Behavioral:sim_1:Functional:ledmatrixsim} -tclbatch {ledmatrixsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source ledmatrixsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ledmatrixsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 940.082 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ledmatrixsim' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
"xvlog -m64 --relax -prj ledmatrixsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/ledmatrix.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledmatrix
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledmatrixsim
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cs 223/project/checkers/checkers.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto eb61d20aa3224d0cbb2533becaa11775 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ledmatrixsim_behav xil_defaultlib.ledmatrixsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ledmatrix(N=1)
Compiling module xil_defaultlib.ledmatrixsim
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.$unit_1
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot ledmatrixsim_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source F:/cs -notrace
couldn't read file "F:/cs": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 19 14:56:54 2016...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ledmatrixsim_behav -key {Behavioral:sim_1:Functional:ledmatrixsim} -tclbatch {ledmatrixsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source ledmatrixsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ledmatrixsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 940.082 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ledmatrixsim' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
"xvlog -m64 --relax -prj ledmatrixsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/ledmatrix.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledmatrix
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledmatrixsim
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cs 223/project/checkers/checkers.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto eb61d20aa3224d0cbb2533becaa11775 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ledmatrixsim_behav xil_defaultlib.ledmatrixsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ledmatrix(N=1)
Compiling module xil_defaultlib.ledmatrixsim
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.$unit_1
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot ledmatrixsim_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source F:/cs -notrace
couldn't read file "F:/cs": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 19 14:58:21 2016...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ledmatrixsim_behav -key {Behavioral:sim_1:Functional:ledmatrixsim} -tclbatch {ledmatrixsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source ledmatrixsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ledmatrixsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 940.082 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 19 14:58:29 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 19 14:58:29 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:F:/cs 223/project/checkers/checkers.sim/sim_1/behav/xelab.pb
WARNING: [Vivado 12-3661] Failed to remove file:F:/cs 223/project/checkers/checkers.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:F:/cs 223/project/checkers/checkers.sim/sim_1/behav/ledmatrixsim_behav.wdb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ledmatrixsim' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
"xvlog -m64 --relax -prj ledmatrixsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/ledmatrix.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledmatrix
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledmatrixsim
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cs 223/project/checkers/checkers.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto eb61d20aa3224d0cbb2533becaa11775 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ledmatrixsim_behav xil_defaultlib.ledmatrixsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ledmatrix(N=1)
Compiling module xil_defaultlib.ledmatrixsim
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.$unit_1
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot ledmatrixsim_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source F:/cs -notrace
couldn't read file "F:/cs": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 19 14:59:21 2016...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ledmatrixsim_behav -key {Behavioral:sim_1:Functional:ledmatrixsim} -tclbatch {ledmatrixsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source ledmatrixsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ledmatrixsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 940.082 ; gain = 0.000
add_wave {{/ledmatrixsim/l/count}} 
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/cs 223/project/checkers/checkers.runs/impl_1/ledmatrix.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 19 15:00:25 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 19 15:00:25 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
add_wave {{/ledmatrixsim/l/row}} 
add_wave {{/ledmatrixsim/l/col}} 
add_wave {{/ledmatrixsim/l/color}} 
save_wave_config {F:/cs 223/project/checkers/ledmatrixsim_behav.wcfg}
add_files -fileset sim_1 -norecurse {{F:/cs 223/project/checkers/ledmatrixsim_behav.wcfg}}
set_property xsim.view {{F:/cs 223/project/checkers/ledmatrixsim_behav.wcfg}} [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:F:/cs 223/project/checkers/checkers.sim/sim_1/behav/xelab.pb
WARNING: [Vivado 12-3661] Failed to remove file:F:/cs 223/project/checkers/checkers.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:F:/cs 223/project/checkers/checkers.sim/sim_1/behav/ledmatrixsim_behav.wdb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ledmatrixsim' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
"xvlog -m64 --relax -prj ledmatrixsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/ledmatrix.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledmatrix
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledmatrixsim
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cs 223/project/checkers/checkers.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto eb61d20aa3224d0cbb2533becaa11775 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ledmatrixsim_behav xil_defaultlib.ledmatrixsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ledmatrix(N=1)
Compiling module xil_defaultlib.ledmatrixsim
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.$unit_1
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot ledmatrixsim_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source F:/cs -notrace
couldn't read file "F:/cs": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 19 15:01:45 2016...
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:223/project/checkers/ledmatrixsim_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:223/project/checkers/ledmatrixsim_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ledmatrixsim_behav -key {Behavioral:sim_1:Functional:ledmatrixsim} -tclbatch {ledmatrixsim.tcl} -view {F:/cs} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config F:/cs
WARNING: Simulation object /ElevatorMealyTest/clk was not found in the design.
WARNING: Simulation object /ElevatorMealyTest/rst was not found in the design.
WARNING: Simulation object /ElevatorMealyTest/d was not found in the design.
WARNING: Simulation object /ElevatorMealyTest/a was not found in the design.
WARNING: Simulation object /ElevatorMealyTest/f was not found in the design.
WARNING: Simulation object /ElevatorMealyTest/e/state was not found in the design.
source ledmatrixsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ledmatrixsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 940.637 ; gain = 0.000
set_property is_enabled false [get_files  {{F:/cs 223/project/checkers/ledmatrixsim_behav.wcfg}}]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ledmatrixsim' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
"xvlog -m64 --relax -prj ledmatrixsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/ledmatrix.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledmatrix
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledmatrixsim
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cs 223/project/checkers/checkers.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto eb61d20aa3224d0cbb2533becaa11775 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ledmatrixsim_behav xil_defaultlib.ledmatrixsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ledmatrix(N=1)
Compiling module xil_defaultlib.ledmatrixsim
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.$unit_1
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot ledmatrixsim_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source F:/cs -notrace
couldn't read file "F:/cs": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 19 15:02:30 2016...
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:223/project/checkers/ledmatrixsim_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:223/project/checkers/ledmatrixsim_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ledmatrixsim_behav -key {Behavioral:sim_1:Functional:ledmatrixsim} -tclbatch {ledmatrixsim.tcl} -view {F:/cs} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config F:/cs
WARNING: Simulation object /ElevatorMealyTest/clk was not found in the design.
WARNING: Simulation object /ElevatorMealyTest/rst was not found in the design.
WARNING: Simulation object /ElevatorMealyTest/d was not found in the design.
WARNING: Simulation object /ElevatorMealyTest/a was not found in the design.
WARNING: Simulation object /ElevatorMealyTest/f was not found in the design.
WARNING: Simulation object /ElevatorMealyTest/e/state was not found in the design.
source ledmatrixsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ledmatrixsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 940.637 ; gain = 0.000
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/cs 223/project/checkers/checkers.runs/impl_1/ledmatrix.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
remove_files -fileset sim_1 {{F:/cs 223/project/checkers/ledmatrixsim_behav.wcfg}}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ledmatrixsim' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
"xvlog -m64 --relax -prj ledmatrixsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/ledmatrix.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledmatrix
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledmatrixsim
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cs 223/project/checkers/checkers.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto eb61d20aa3224d0cbb2533becaa11775 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ledmatrixsim_behav xil_defaultlib.ledmatrixsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ledmatrix(N=1)
Compiling module xil_defaultlib.ledmatrixsim
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.$unit_1
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot ledmatrixsim_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source F:/cs -notrace
couldn't read file "F:/cs": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 19 15:03:13 2016...
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:223/project/checkers/ledmatrixsim_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:223/project/checkers/ledmatrixsim_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ledmatrixsim_behav -key {Behavioral:sim_1:Functional:ledmatrixsim} -tclbatch {ledmatrixsim.tcl} -view {F:/cs} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config F:/cs
WARNING: Simulation object /ElevatorMealyTest/clk was not found in the design.
WARNING: Simulation object /ElevatorMealyTest/rst was not found in the design.
WARNING: Simulation object /ElevatorMealyTest/d was not found in the design.
WARNING: Simulation object /ElevatorMealyTest/a was not found in the design.
WARNING: Simulation object /ElevatorMealyTest/f was not found in the design.
WARNING: Simulation object /ElevatorMealyTest/e/state was not found in the design.
source ledmatrixsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ledmatrixsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 950.031 ; gain = 9.395
add_wave {{/ledmatrixsim}} 
save_wave_config {F:/cs.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ledmatrixsim' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
"xvlog -m64 --relax -prj ledmatrixsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/ledmatrix.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledmatrix
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledmatrixsim
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cs 223/project/checkers/checkers.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto eb61d20aa3224d0cbb2533becaa11775 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ledmatrixsim_behav xil_defaultlib.ledmatrixsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ledmatrix(N=1)
Compiling module xil_defaultlib.ledmatrixsim
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.$unit_1
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot ledmatrixsim_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source F:/cs -notrace
couldn't read file "F:/cs": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 19 15:03:39 2016...
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:223/project/checkers/ledmatrixsim_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:223/project/checkers/ledmatrixsim_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ledmatrixsim_behav -key {Behavioral:sim_1:Functional:ledmatrixsim} -tclbatch {ledmatrixsim.tcl} -view {F:/cs} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config F:/cs
source ledmatrixsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ledmatrixsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 950.031 ; gain = 0.000
add_wave {{/ledmatrixsim/l}} 
save_wave_config {F:/cs.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ledmatrixsim' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
"xvlog -m64 --relax -prj ledmatrixsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/ledmatrix.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledmatrix
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledmatrixsim
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cs 223/project/checkers/checkers.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto eb61d20aa3224d0cbb2533becaa11775 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ledmatrixsim_behav xil_defaultlib.ledmatrixsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ledmatrix(N=1)
Compiling module xil_defaultlib.ledmatrixsim
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.$unit_1
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot ledmatrixsim_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source F:/cs -notrace
couldn't read file "F:/cs": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 19 15:04:14 2016...
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:223/project/checkers/ledmatrixsim_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:223/project/checkers/ledmatrixsim_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ledmatrixsim_behav -key {Behavioral:sim_1:Functional:ledmatrixsim} -tclbatch {ledmatrixsim.tcl} -view {F:/cs} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config F:/cs
source ledmatrixsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ledmatrixsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 950.031 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ledmatrixsim' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
"xvlog -m64 --relax -prj ledmatrixsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/ledmatrix.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledmatrix
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledmatrixsim
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cs 223/project/checkers/checkers.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto eb61d20aa3224d0cbb2533becaa11775 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ledmatrixsim_behav xil_defaultlib.ledmatrixsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ledmatrix(N=1)
Compiling module xil_defaultlib.ledmatrixsim
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.$unit_1
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot ledmatrixsim_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source F:/cs -notrace
couldn't read file "F:/cs": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 19 15:06:46 2016...
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:223/project/checkers/ledmatrixsim_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:223/project/checkers/ledmatrixsim_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ledmatrixsim_behav -key {Behavioral:sim_1:Functional:ledmatrixsim} -tclbatch {ledmatrixsim.tcl} -view {F:/cs} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config F:/cs
source ledmatrixsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ledmatrixsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 950.031 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ledmatrixsim' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
"xvlog -m64 --relax -prj ledmatrixsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/ledmatrix.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledmatrix
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledmatrixsim
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cs 223/project/checkers/checkers.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto eb61d20aa3224d0cbb2533becaa11775 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ledmatrixsim_behav xil_defaultlib.ledmatrixsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ledmatrix(N=1)
Compiling module xil_defaultlib.ledmatrixsim
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.$unit_1
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot ledmatrixsim_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source F:/cs -notrace
couldn't read file "F:/cs": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 19 15:07:28 2016...
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:223/project/checkers/ledmatrixsim_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:223/project/checkers/ledmatrixsim_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ledmatrixsim_behav -key {Behavioral:sim_1:Functional:ledmatrixsim} -tclbatch {ledmatrixsim.tcl} -view {F:/cs} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config F:/cs
source ledmatrixsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ledmatrixsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 950.031 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ledmatrixsim' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
"xvlog -m64 --relax -prj ledmatrixsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/ledmatrix.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledmatrix
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledmatrixsim
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cs 223/project/checkers/checkers.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto eb61d20aa3224d0cbb2533becaa11775 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ledmatrixsim_behav xil_defaultlib.ledmatrixsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ledmatrix(N=1)
Compiling module xil_defaultlib.ledmatrixsim
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.$unit_1
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot ledmatrixsim_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source F:/cs -notrace
couldn't read file "F:/cs": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 19 15:08:56 2016...
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:223/project/checkers/ledmatrixsim_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:223/project/checkers/ledmatrixsim_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ledmatrixsim_behav -key {Behavioral:sim_1:Functional:ledmatrixsim} -tclbatch {ledmatrixsim.tcl} -view {F:/cs} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config F:/cs
source ledmatrixsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ledmatrixsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 950.031 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 19 15:09:18 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 19 15:09:18 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/cs 223/project/checkers/checkers.runs/impl_1/ledmatrix.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 19 15:11:18 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 19 15:11:18 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/cs 223/project/checkers/checkers.runs/impl_1/ledmatrix.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ledmatrixsim' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
"xvlog -m64 --relax -prj ledmatrixsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/ledmatrix.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledmatrix
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledmatrixsim
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cs 223/project/checkers/checkers.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto eb61d20aa3224d0cbb2533becaa11775 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ledmatrixsim_behav xil_defaultlib.ledmatrixsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ledmatrix(N=1)
Compiling module xil_defaultlib.ledmatrixsim
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.$unit_1
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot ledmatrixsim_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source F:/cs -notrace
couldn't read file "F:/cs": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 19 15:13:23 2016...
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:223/project/checkers/ledmatrixsim_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:223/project/checkers/ledmatrixsim_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ledmatrixsim_behav -key {Behavioral:sim_1:Functional:ledmatrixsim} -tclbatch {ledmatrixsim.tcl} -view {F:/cs} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config F:/cs
source ledmatrixsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ledmatrixsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 952.148 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ledmatrixsim' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
"xvlog -m64 --relax -prj ledmatrixsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/ledmatrix.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledmatrix
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledmatrixsim
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cs 223/project/checkers/checkers.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto eb61d20aa3224d0cbb2533becaa11775 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ledmatrixsim_behav xil_defaultlib.ledmatrixsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ledmatrix(N=1)
Compiling module xil_defaultlib.ledmatrixsim
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.$unit_1
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot ledmatrixsim_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source F:/cs -notrace
couldn't read file "F:/cs": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 19 15:14:25 2016...
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:223/project/checkers/ledmatrixsim_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:223/project/checkers/ledmatrixsim_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ledmatrixsim_behav -key {Behavioral:sim_1:Functional:ledmatrixsim} -tclbatch {ledmatrixsim.tcl} -view {F:/cs} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config F:/cs
source ledmatrixsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ledmatrixsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 979.852 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 19 15:15:14 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 19 15:15:14 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/cs 223/project/checkers/checkers.runs/impl_1/ledmatrix.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 19 15:17:21 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 19 15:17:21 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/cs 223/project/checkers/checkers.runs/impl_1/ledmatrix.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ledmatrixsim' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
"xvlog -m64 --relax -prj ledmatrixsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/ledmatrix.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledmatrix
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledmatrixsim
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cs 223/project/checkers/checkers.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto eb61d20aa3224d0cbb2533becaa11775 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ledmatrixsim_behav xil_defaultlib.ledmatrixsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ledmatrix(N=1)
Compiling module xil_defaultlib.ledmatrixsim
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.$unit_1
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot ledmatrixsim_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source F:/cs -notrace
couldn't read file "F:/cs": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 19 15:19:17 2016...
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:223/project/checkers/ledmatrixsim_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:223/project/checkers/ledmatrixsim_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ledmatrixsim_behav -key {Behavioral:sim_1:Functional:ledmatrixsim} -tclbatch {ledmatrixsim.tcl} -view {F:/cs} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config F:/cs
source ledmatrixsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ledmatrixsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 979.852 ; gain = 0.000
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/cs 223/project/checkers/checkers.runs/impl_1/ledmatrix.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ledmatrixsim' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
"xvlog -m64 --relax -prj ledmatrixsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/ledmatrix.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledmatrix
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledmatrixsim
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cs 223/project/checkers/checkers.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto eb61d20aa3224d0cbb2533becaa11775 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ledmatrixsim_behav xil_defaultlib.ledmatrixsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ledmatrix(N=1)
Compiling module xil_defaultlib.ledmatrixsim
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.$unit_1
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot ledmatrixsim_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source F:/cs -notrace
couldn't read file "F:/cs": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 19 15:26:24 2016...
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:223/project/checkers/ledmatrixsim_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:223/project/checkers/ledmatrixsim_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ledmatrixsim_behav -key {Behavioral:sim_1:Functional:ledmatrixsim} -tclbatch {ledmatrixsim.tcl} -view {F:/cs} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config F:/cs
source ledmatrixsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ledmatrixsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 979.852 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ledmatrixsim' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
"xvlog -m64 --relax -prj ledmatrixsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/ledmatrix.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledmatrix
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledmatrixsim
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cs 223/project/checkers/checkers.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto eb61d20aa3224d0cbb2533becaa11775 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ledmatrixsim_behav xil_defaultlib.ledmatrixsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ledmatrix(N=1)
Compiling module xil_defaultlib.ledmatrixsim
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.$unit_1
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot ledmatrixsim_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source F:/cs -notrace
couldn't read file "F:/cs": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 19 15:27:14 2016...
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:223/project/checkers/ledmatrixsim_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:223/project/checkers/ledmatrixsim_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ledmatrixsim_behav -key {Behavioral:sim_1:Functional:ledmatrixsim} -tclbatch {ledmatrixsim.tcl} -view {F:/cs} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config F:/cs
source ledmatrixsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ledmatrixsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 979.852 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ledmatrixsim' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
"xvlog -m64 --relax -prj ledmatrixsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/ledmatrix.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledmatrix
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledmatrixsim
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cs 223/project/checkers/checkers.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto eb61d20aa3224d0cbb2533becaa11775 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ledmatrixsim_behav xil_defaultlib.ledmatrixsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ledmatrix(N=1)
Compiling module xil_defaultlib.ledmatrixsim
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.$unit_1
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot ledmatrixsim_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source F:/cs -notrace
couldn't read file "F:/cs": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 19 15:28:09 2016...
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:223/project/checkers/ledmatrixsim_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:223/project/checkers/ledmatrixsim_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ledmatrixsim_behav -key {Behavioral:sim_1:Functional:ledmatrixsim} -tclbatch {ledmatrixsim.tcl} -view {F:/cs} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config F:/cs
source ledmatrixsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ledmatrixsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 981.395 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 19 15:30:57 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 19 15:30:57 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/cs 223/project/checkers/checkers.runs/impl_1/ledmatrix.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 19 15:33:05 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 19 15:33:05 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/cs 223/project/checkers/checkers.runs/impl_1/ledmatrix.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 19 15:35:26 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 19 15:35:26 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/cs 223/project/checkers/checkers.runs/impl_1/ledmatrix.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 19 15:37:23 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 19 15:37:23 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/cs 223/project/checkers/checkers.runs/impl_1/ledmatrix.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 19 15:39:17 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 19 15:39:17 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/cs 223/project/checkers/checkers.runs/impl_1/ledmatrix.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 19 15:41:43 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 19 15:41:43 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/cs 223/project/checkers/checkers.runs/impl_1/ledmatrix.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 19 15:43:52 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 19 15:43:52 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/cs 223/project/checkers/checkers.runs/impl_1/ledmatrix.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
update_compile_order -fileset sources_1
set_property top CheckersGame [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 19 15:47:39 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 19 15:47:39 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
set_property is_enabled true [get_files  {{F:/cs 223/project/checkers/checkers.srcs/constrs_1/new/checkers.xdc}}]
set_property is_enabled false [get_files  {{F:/cs 223/project/checkers/checkers.srcs/constrs_1/new/ledmatrixtest.xdc}}]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 19 15:50:01 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 19 15:50:01 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/cs 223/project/checkers/checkers.runs/impl_1/CheckersGame.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 19 15:55:02 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 19 15:55:02 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
update_compile_order -fileset sources_1
set_property top ledmatrix [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property is_enabled true [get_files  {{F:/cs 223/project/checkers/checkers.srcs/constrs_1/new/ledmatrixtest.xdc}}]
set_property is_enabled false [get_files  {{F:/cs 223/project/checkers/checkers.srcs/constrs_1/new/checkers.xdc}}]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 19 15:56:35 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 19 15:56:35 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
set_property top ledmatrix [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 19 15:57:00 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 19 15:57:00 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/cs 223/project/checkers/checkers.runs/impl_1/ledmatrix.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 19 16:01:36 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 19 16:01:36 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/cs 223/project/checkers/checkers.runs/impl_1/ledmatrix.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 19 16:03:56 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 19 16:03:56 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
reset_run impl_1 -noclean_dir 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 19 16:04:34 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 19 16:04:34 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/cs 223/project/checkers/checkers.runs/impl_1/ledmatrix.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 19 16:08:14 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 19 16:08:14 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/cs 223/project/checkers/checkers.runs/impl_1/ledmatrix.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 19 16:11:46 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 19 16:11:46 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/cs 223/project/checkers/checkers.runs/impl_1/ledmatrix.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 19 16:15:32 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 19 16:15:32 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/cs 223/project/checkers/checkers.runs/impl_1/ledmatrix.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:F:/cs 223/project/checkers/checkers.sim/sim_1/behav/xelab.pb
WARNING: [Vivado 12-3661] Failed to remove file:F:/cs 223/project/checkers/checkers.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:F:/cs 223/project/checkers/checkers.sim/sim_1/behav/ledmatrixsim_behav.wdb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ledmatrix' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'F:/cs 223/project/checkers/checkers.srcs/sim_1/new/ledmatrixsim.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
"xvlog -m64 --relax -prj ledmatrix_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/ledmatrix.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledmatrix
WARNING: [VRFC 10-756] identifier curRow is used before its declaration [F:/cs 223/project/checkers/checkers.srcs/sources_1/new/ledmatrix.sv:49]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cs 223/project/checkers/checkers.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto eb61d20aa3224d0cbb2533becaa11775 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ledmatrix_behav xil_defaultlib.ledmatrix xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ledmatrix
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.$unit_1
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot ledmatrix_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source F:/cs -notrace
couldn't read file "F:/cs": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 19 16:21:01 2016...
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:223/project/checkers/ledmatrixsim_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:223/project/checkers/ledmatrixsim_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/cs 223/project/checkers/checkers.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ledmatrix_behav -key {Behavioral:sim_1:Functional:ledmatrix} -tclbatch {ledmatrix.tcl} -view {F:/cs} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config F:/cs
WARNING: Simulation object /ledmatrixsim/clk was not found in the design.
WARNING: Simulation object /ledmatrixsim/oe was not found in the design.
WARNING: Simulation object /ledmatrixsim/ds1 was not found in the design.
WARNING: Simulation object /ledmatrixsim/srclk was not found in the design.
WARNING: Simulation object /ledmatrixsim/stclk was not found in the design.
WARNING: Simulation object /ledmatrixsim/mr was not found in the design.
WARNING: Simulation object /ledmatrixsim/cols was not found in the design.
WARNING: Simulation object /ledmatrixsim/l/clk was not found in the design.
WARNING: Simulation object /ledmatrixsim/l/cols was not found in the design.
WARNING: Simulation object /ledmatrixsim/l/oe was not found in the design.
WARNING: Simulation object /ledmatrixsim/l/ds1 was not found in the design.
WARNING: Simulation object /ledmatrixsim/l/srclk was not found in the design.
WARNING: Simulation object /ledmatrixsim/l/stclk was not found in the design.
WARNING: Simulation object /ledmatrixsim/l/mr was not found in the design.
WARNING: Simulation object /ledmatrixsim/l/srcount was not found in the design.
WARNING: Simulation object /ledmatrixsim/l/count was not found in the design.
WARNING: Simulation object /ledmatrixsim/l/col was not found in the design.
WARNING: Simulation object /ledmatrixsim/l/row was not found in the design.
WARNING: Simulation object /ledmatrixsim/l/color was not found in the design.
WARNING: Simulation object /ledmatrixsim/l/N was not found in the design.
source ledmatrix.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ledmatrix_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1005.895 ; gain = 1.031
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 19 16:21:41 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 19 16:21:41 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 19 16:23:35 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 19 16:23:35 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/cs 223/project/checkers/checkers.runs/impl_1/ledmatrix.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1013.949 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec 19 16:25:20 2016...
