module lab07_d(J,K,Q,Qbar,clock,LED0,LED1,LED9);
input J,K;
output Q,Qbar,LED0,LED1,LED9;

wire Jin,Qin;



assign LED0 = D;
assign LED1 = ~D;
assign LED9 = clock;

endmodule

	




module Dlatch(D,Q,Qbar,clock);
input D,clock;
output Q,Qbar,LED0,LED1,LED9;


SRlatch(D,~D,Q,Qbar,clock);  //calling the SRlatch module


endmodule





module SRlatch(S,R,Q,Qbar,clock);
input S,R,clock;
output Q,Qbar;

wire Rint,Sint;

and a1 (Rint,clock,R);  //1st AND gate, input: R,clock, output: Rint
and a2 (Sint,clock,S);  //2nd AND gate, input: S,clock, output: Sint
nor a3 (Q,Rint,Qbar);   //1st NOR gate, input: Rint,Qbar, output: Q
nor a4 (Qbar,Sint,Q);   //2nd NOR gate, input: Sint,Q, output: Qbar


endmodule
