#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002060d7f4190 .scope module, "tt_um_jk2102_tb" "tt_um_jk2102_tb" 2 3;
 .timescale -6 -9;
L_000002060d7d8360 .functor BUFZ 1, L_000002060d8a17d0, C4<0>, C4<0>, C4<0>;
L_000002060d7d7fe0 .functor BUFZ 1, L_000002060d8a0970, C4<0>, C4<0>, C4<0>;
v000002060d856310_0 .net *"_ivl_12", 5 0, L_000002060d8a1c30;  1 drivers
v000002060d8564f0_0 .net *"_ivl_14", 0 0, L_000002060d8a0f10;  1 drivers
v000002060d857c10_0 .net *"_ivl_21", 5 0, L_000002060d8a1190;  1 drivers
v000002060d856590_0 .net *"_ivl_23", 0 0, L_000002060d8a1d70;  1 drivers
v000002060d856630_0 .net *"_ivl_3", 0 0, L_000002060d7d8360;  1 drivers
v000002060d856770_0 .net *"_ivl_7", 0 0, L_000002060d7d7fe0;  1 drivers
L_000002060d858a30 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002060d857490_0 .net/2u *"_ivl_8", 5 0, L_000002060d858a30;  1 drivers
v000002060d856090_0 .var "clk_tb", 0 0;
v000002060d856c70_0 .var "ena_tb", 0 0;
v000002060d857a30_0 .var "rst_n_tb", 0 0;
v000002060d856d10_0 .var "scl_out_tb", 0 0;
v000002060d857cb0_0 .net "sda_in_tb", 0 0, L_000002060d8a17d0;  1 drivers
v000002060d857ad0_0 .net "sda_oe_tb", 0 0, L_000002060d8a0970;  1 drivers
v000002060d8578f0_0 .var "sda_out_tb", 0 0;
v000002060d857990_0 .var "ui_in_tb", 7 0;
v000002060d856810_0 .net "uio_oe_tb", 7 0, L_000002060d8a1050;  1 drivers
v000002060d857b70_0 .net "uio_out_tb", 7 0, L_000002060d8a10f0;  1 drivers
v000002060d8568b0_0 .net "uo_out_tb", 7 0, L_000002060d8a19b0;  1 drivers
L_000002060d8a1f50 .concat [ 1 1 6 0], v000002060d856d10_0, v000002060d8578f0_0, L_000002060d858a30;
L_000002060d8a10f0 .concat8 [ 1 1 6 0], L_000002060d8a0f10, L_000002060d7d8360, L_000002060d8a1c30;
L_000002060d8a1c30 .part L_000002060d8a1370, 2, 6;
L_000002060d8a17d0 .part L_000002060d8a1370, 1, 1;
L_000002060d8a0f10 .part L_000002060d8a1370, 0, 1;
L_000002060d8a1050 .concat8 [ 1 1 6 0], L_000002060d8a1d70, L_000002060d7d7fe0, L_000002060d8a1190;
L_000002060d8a1190 .part L_000002060d8a1410, 2, 6;
L_000002060d8a0970 .part L_000002060d8a1410, 1, 1;
L_000002060d8a1d70 .part L_000002060d8a1410, 0, 1;
S_000002060d7b6390 .scope module, "dut" "tt_um_jk2102" 2 20, 3 4 0, S_000002060d7f4190;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "ui_in";
    .port_info 1 /OUTPUT 8 "uo_out";
    .port_info 2 /INPUT 8 "uio_in";
    .port_info 3 /OUTPUT 8 "uio_out";
    .port_info 4 /OUTPUT 8 "uio_oe";
    .port_info 5 /INPUT 1 "ena";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /INPUT 1 "rst_n";
L_000002060d7d8210 .functor AND 1, v000002060d856c70_0, L_000002060d7d7db0, C4<1>, C4<1>;
L_000002060d7d8280 .functor AND 1, L_000002060d7d8210, L_000002060d8a0510, C4<1>, C4<1>;
L_000002060d7d8440 .functor AND 1, v000002060d856c70_0, L_000002060d7d7db0, C4<1>, C4<1>;
L_000002060d858058 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002060d853330_0 .net/2u *"_ivl_0", 0 0, L_000002060d858058;  1 drivers
v000002060d8550c0_0 .net *"_ivl_12", 0 0, L_000002060d7d8210;  1 drivers
v000002060d855480_0 .net *"_ivl_15", 0 0, L_000002060d8a0510;  1 drivers
L_000002060d8585b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002060d854260_0 .net/2u *"_ivl_24", 0 0, L_000002060d8585b0;  1 drivers
L_000002060d8585f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002060d855c00_0 .net/2u *"_ivl_26", 0 0, L_000002060d8585f8;  1 drivers
L_000002060d858640 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002060d8544e0_0 .net/2u *"_ivl_28", 0 0, L_000002060d858640;  1 drivers
L_000002060d858688 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002060d854300_0 .net/2u *"_ivl_30", 0 0, L_000002060d858688;  1 drivers
L_000002060d8586d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002060d854800_0 .net/2u *"_ivl_32", 0 0, L_000002060d8586d0;  1 drivers
L_000002060d858718 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002060d854b20_0 .net/2u *"_ivl_34", 0 0, L_000002060d858718;  1 drivers
L_000002060d858760 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002060d855520_0 .net/2u *"_ivl_36", 0 0, L_000002060d858760;  1 drivers
L_000002060d858130 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v000002060d8555c0_0 .net/2u *"_ivl_4", 2 0, L_000002060d858130;  1 drivers
L_000002060d8587a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002060d855f20_0 .net/2u *"_ivl_40", 0 0, L_000002060d8587a8;  1 drivers
L_000002060d8587f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002060d8548a0_0 .net/2u *"_ivl_42", 0 0, L_000002060d8587f0;  1 drivers
L_000002060d858838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002060d855ca0_0 .net/2u *"_ivl_44", 0 0, L_000002060d858838;  1 drivers
L_000002060d858880 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002060d855660_0 .net/2u *"_ivl_46", 0 0, L_000002060d858880;  1 drivers
L_000002060d8588c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002060d854580_0 .net/2u *"_ivl_48", 0 0, L_000002060d8588c8;  1 drivers
L_000002060d858910 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002060d854bc0_0 .net/2u *"_ivl_50", 0 0, L_000002060d858910;  1 drivers
v000002060d854120_0 .net *"_ivl_53", 0 0, L_000002060d8a1910;  1 drivers
L_000002060d858958 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002060d855700_0 .net/2u *"_ivl_54", 0 0, L_000002060d858958;  1 drivers
L_000002060d8589a0 .functor BUFT 1, C4<00111111>, C4<0>, C4<0>, C4<0>;
v000002060d854940_0 .net/2u *"_ivl_58", 7 0, L_000002060d8589a0;  1 drivers
L_000002060d8589e8 .functor BUFT 1, C4<01000000>, C4<0>, C4<0>, C4<0>;
v000002060d854080_0 .net/2u *"_ivl_60", 7 0, L_000002060d8589e8;  1 drivers
v000002060d8549e0_0 .net *"_ivl_7", 3 0, L_000002060d857e90;  1 drivers
v000002060d8552a0_0 .net "clk", 0 0, v000002060d856090_0;  1 drivers
v000002060d8543a0_0 .net "clk_div", 4 0, L_000002060d7d7f00;  1 drivers
v000002060d854a80_0 .net "count", 15 0, L_000002060d8a1eb0;  1 drivers
v000002060d854c60_0 .net "count_done", 15 0, L_000002060d7d8050;  1 drivers
v000002060d855160_0 .net "div_clk", 0 0, L_000002060d857df0;  1 drivers
v000002060d8557a0_0 .net "done", 0 0, v000002060d851dc0_0;  1 drivers
v000002060d854da0_0 .net "ena", 0 0, v000002060d856c70_0;  1 drivers
v000002060d854d00_0 .net "period", 15 0, L_000002060d8a0650;  1 drivers
v000002060d855200_0 .net "pulse_out", 0 0, v000002060d851500_0;  1 drivers
v000002060d854e40_0 .net "reg_data_addr", 7 0, v000002060d850380_0;  1 drivers
v000002060d855de0_0 .net "reg_data_in", 7 0, L_000002060d8a0790;  1 drivers
v000002060d855840_0 .net "reg_data_out", 7 0, v000002060d8501a0_0;  1 drivers
v000002060d854440_0 .net "reg_write", 0 0, v000002060d8506a0_0;  1 drivers
v000002060d855d40_0 .net "rst_n", 0 0, v000002060d857a30_0;  1 drivers
v000002060d855980_0 .net "rstn_int", 0 0, L_000002060d857d50;  1 drivers
v000002060d8558e0_0 .net "run_ppt", 0 0, L_000002060d7d7db0;  1 drivers
v000002060d855a20_0 .net "scl", 0 0, L_000002060d8a05b0;  1 drivers
v000002060d8546c0_0 .net "sda", 0 0, L_000002060d8a0290;  1 drivers
v000002060d8541c0_0 .net "sda_out", 0 0, v000002060d850880_0;  1 drivers
v000002060d854620_0 .net "ui_in", 7 0, v000002060d857990_0;  1 drivers
v000002060d854ee0_0 .net "uio_in", 7 0, L_000002060d8a1f50;  1 drivers
v000002060d854760_0 .net "uio_oe", 7 0, L_000002060d8a1410;  1 drivers
v000002060d854f80_0 .net "uio_out", 7 0, L_000002060d8a1370;  1 drivers
v000002060d855340_0 .net "uo_out", 7 0, L_000002060d8a19b0;  alias, 1 drivers
v000002060d855ac0_0 .net "width", 15 0, L_000002060d8a08d0;  1 drivers
L_000002060d857d50 .functor MUXZ 1, L_000002060d858058, v000002060d857a30_0, v000002060d856c70_0, C4<>;
L_000002060d857e90 .part v000002060d857990_0, 0, 4;
L_000002060d856130 .concat [ 4 3 0 0], L_000002060d857e90, L_000002060d858130;
L_000002060d8a1730 .part v000002060d850380_0, 0, 4;
L_000002060d8a0510 .reduce/nor v000002060d851dc0_0;
L_000002060d8a05b0 .part L_000002060d8a1f50, 0, 1;
L_000002060d8a0290 .part L_000002060d8a1f50, 1, 1;
LS_000002060d8a1370_0_0 .concat [ 1 1 1 1], L_000002060d858760, v000002060d850880_0, L_000002060d858718, L_000002060d8586d0;
LS_000002060d8a1370_0_4 .concat [ 1 1 1 1], L_000002060d858688, L_000002060d858640, L_000002060d8585f8, L_000002060d8585b0;
L_000002060d8a1370 .concat [ 4 4 0 0], LS_000002060d8a1370_0_0, LS_000002060d8a1370_0_4;
L_000002060d8a1910 .reduce/nor v000002060d850880_0;
LS_000002060d8a1410_0_0 .concat [ 1 1 1 1], L_000002060d858958, L_000002060d8a1910, L_000002060d858910, L_000002060d8588c8;
LS_000002060d8a1410_0_4 .concat [ 1 1 1 1], L_000002060d858880, L_000002060d858838, L_000002060d8587f0, L_000002060d8587a8;
L_000002060d8a1410 .concat [ 4 4 0 0], LS_000002060d8a1410_0_0, LS_000002060d8a1410_0_4;
L_000002060d8a19b0 .functor MUXZ 8, L_000002060d8589e8, L_000002060d8589a0, v000002060d851500_0, C4<>;
S_000002060d7b6520 .scope module, "clk_div_inst" "clock_divider" 3 31, 4 3 0, S_000002060d7b6390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 5 "sel";
    .port_info 3 /OUTPUT 1 "clk_out";
L_000002060d8580a0 .functor BUFT 1, C4<11010>, C4<0>, C4<0>, C4<0>;
v000002060d7df110_0 .net/2u *"_ivl_0", 4 0, L_000002060d8580a0;  1 drivers
v000002060d7e00b0_0 .net *"_ivl_2", 0 0, L_000002060d856ef0;  1 drivers
L_000002060d8580e8 .functor BUFT 1, C4<11001>, C4<0>, C4<0>, C4<0>;
v000002060d7dead0_0 .net/2u *"_ivl_4", 4 0, L_000002060d8580e8;  1 drivers
v000002060d7e0970_0 .net *"_ivl_6", 4 0, L_000002060d8575d0;  1 drivers
v000002060d7df610_0 .net "clk", 0 0, v000002060d856090_0;  alias, 1 drivers
v000002060d7ded50_0 .net "clk_out", 0 0, L_000002060d857df0;  alias, 1 drivers
v000002060d7df750_0 .var "counter", 25 0;
v000002060d7dfa70_0 .net "rst_n", 0 0, L_000002060d857d50;  alias, 1 drivers
v000002060d7dfe30_0 .net "sel", 4 0, L_000002060d7d7f00;  alias, 1 drivers
v000002060d7dfed0_0 .var "sel_r", 4 0;
E_000002060d7e8400/0 .event negedge, v000002060d7dfa70_0;
E_000002060d7e8400/1 .event posedge, v000002060d7df610_0;
E_000002060d7e8400 .event/or E_000002060d7e8400/0, E_000002060d7e8400/1;
L_000002060d856ef0 .cmp/gt 5, L_000002060d8580a0, v000002060d7dfed0_0;
L_000002060d8575d0 .functor MUXZ 5, L_000002060d8580e8, v000002060d7dfed0_0, L_000002060d856ef0, C4<>;
L_000002060d857df0 .part/v v000002060d7df750_0, L_000002060d8575d0, 1;
S_000002060d780480 .scope module, "i2c_slave_inst" "i2c_slave" 3 39, 5 3 0, S_000002060d7b6390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "scl";
    .port_info 1 /INPUT 1 "sda";
    .port_info 2 /OUTPUT 1 "sda_out";
    .port_info 3 /INPUT 1 "rstn";
    .port_info 4 /INPUT 7 "slv_addr_in";
    .port_info 5 /INPUT 8 "reg_data_in";
    .port_info 6 /OUTPUT 8 "reg_data_out";
    .port_info 7 /OUTPUT 8 "reg_data_addr";
    .port_info 8 /OUTPUT 1 "reg_write";
P_000002060d780610 .param/l "ACK_ADDR" 1 5 22, C4<011>;
P_000002060d780648 .param/l "ACK_DATA" 1 5 25, C4<110>;
P_000002060d780680 .param/l "ADDR" 1 5 21, C4<010>;
P_000002060d7806b8 .param/l "IDLE" 1 5 19, C4<000>;
P_000002060d7806f0 .param/l "READ" 1 5 23, C4<100>;
P_000002060d780728 .param/l "STOPorSTART" 1 5 26, C4<111>;
P_000002060d780760 .param/l "WRITE" 1 5 24, C4<101>;
v000002060d8504c0_0 .var "bit_count", 2 0;
v000002060d8516e0_0 .var "data_in", 7 0;
v000002060d850560_0 .var "data_out", 7 0;
v000002060d850060_0 .var "reg_addr_or_data", 0 0;
v000002060d850380_0 .var "reg_data_addr", 7 0;
v000002060d850600_0 .net "reg_data_in", 7 0, L_000002060d8a0790;  alias, 1 drivers
v000002060d8501a0_0 .var "reg_data_out", 7 0;
v000002060d8506a0_0 .var "reg_write", 0 0;
v000002060d850740_0 .net "rstn", 0 0, L_000002060d857d50;  alias, 1 drivers
v000002060d8507e0_0 .net "scl", 0 0, L_000002060d8a05b0;  alias, 1 drivers
v000002060d851280_0 .net "sda", 0 0, L_000002060d8a0290;  alias, 1 drivers
v000002060d850880_0 .var "sda_out", 0 0;
v000002060d851820_0 .var "slave_address", 6 0;
v000002060d850920_0 .net "slv_addr_in", 6 0, L_000002060d856130;  1 drivers
v000002060d850ba0_0 .var "start_pattern", 0 0;
v000002060d851b40_0 .var "state", 2 0;
v000002060d850c40_0 .var "stop_pattern", 0 0;
E_000002060d7e7e40/0 .event negedge, v000002060d7dfa70_0;
E_000002060d7e7e40/1 .event posedge, v000002060d8507e0_0;
E_000002060d7e7e40 .event/or E_000002060d7e7e40/0, E_000002060d7e7e40/1;
E_000002060d7e85c0 .event negedge, v000002060d7dfa70_0, v000002060d8507e0_0;
E_000002060d7e86c0/0 .event negedge, v000002060d7dfa70_0;
E_000002060d7e86c0/1 .event posedge, v000002060d851280_0;
E_000002060d7e86c0 .event/or E_000002060d7e86c0/0, E_000002060d7e86c0/1;
E_000002060d7e7b00 .event negedge, v000002060d7dfa70_0, v000002060d851280_0;
S_000002060d787450 .scope module, "pulse_counter_inst" "pulse_counter" 3 84, 6 2 0, S_000002060d7b6390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "in_pulse";
    .port_info 3 /INPUT 1 "run";
    .port_info 4 /INPUT 16 "load_count";
    .port_info 5 /OUTPUT 16 "count";
    .port_info 6 /OUTPUT 1 "done";
L_000002060d7d8050 .functor BUFZ 16, v000002060d851be0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000002060d851140_0 .net "clk", 0 0, L_000002060d857df0;  alias, 1 drivers
v000002060d851780_0 .net "count", 15 0, L_000002060d7d8050;  alias, 1 drivers
v000002060d851dc0_0 .var "done", 0 0;
v000002060d851320_0 .net "in_pulse", 0 0, v000002060d851500_0;  alias, 1 drivers
v000002060d8509c0_0 .net "load_count", 15 0, L_000002060d8a1eb0;  alias, 1 drivers
v000002060d850420_0 .var "prev_pulse", 0 0;
v000002060d851be0_0 .var "pulse_count", 15 0;
v000002060d850ec0_0 .net "rst_n", 0 0, L_000002060d857d50;  alias, 1 drivers
v000002060d850a60_0 .net "run", 0 0, L_000002060d7d8440;  1 drivers
E_000002060d7e7940/0 .event negedge, v000002060d7dfa70_0;
E_000002060d7e7940/1 .event posedge, v000002060d7ded50_0;
E_000002060d7e7940 .event/or E_000002060d7e7940/0, E_000002060d7e7940/1;
S_000002060d7875e0 .scope module, "pulse_gen_inst" "pulse_generator" 3 74, 7 3 0, S_000002060d7b6390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "run";
    .port_info 3 /INPUT 16 "pulse_period";
    .port_info 4 /INPUT 16 "pulse_width";
    .port_info 5 /OUTPUT 1 "pulse_out";
v000002060d8518c0_0 .net "clk", 0 0, L_000002060d857df0;  alias, 1 drivers
v000002060d850ce0_0 .var "counter", 15 0;
v000002060d851500_0 .var "pulse_active", 0 0;
v000002060d850b00_0 .net "pulse_out", 0 0, v000002060d851500_0;  alias, 1 drivers
v000002060d850d80_0 .net "pulse_period", 15 0, L_000002060d8a0650;  alias, 1 drivers
v000002060d850e20_0 .var "pulse_period_r", 15 0;
v000002060d851460_0 .net "pulse_width", 15 0, L_000002060d8a08d0;  alias, 1 drivers
v000002060d850f60_0 .var "pulse_width_r", 15 0;
v000002060d8515a0_0 .net "rst_n", 0 0, L_000002060d857d50;  alias, 1 drivers
v000002060d851960_0 .net "run", 0 0, L_000002060d7d8280;  1 drivers
S_000002060d78ce00 .scope module, "register_map_inst" "register_map" 3 54, 8 3 0, S_000002060d7b6390;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "address";
    .port_info 1 /INPUT 8 "data_in";
    .port_info 2 /OUTPUT 8 "data_out";
    .port_info 3 /INPUT 1 "write_enable";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "rstn";
    .port_info 6 /OUTPUT 5 "clk_div";
    .port_info 7 /OUTPUT 16 "period";
    .port_info 8 /OUTPUT 16 "width";
    .port_info 9 /OUTPUT 16 "count";
    .port_info 10 /OUTPUT 1 "run_ppt";
    .port_info 11 /INPUT 16 "count_done";
    .port_info 12 /INPUT 1 "done";
L_000002060d7d7f00 .functor BUFZ 5, v000002060d851000_0, C4<00000>, C4<00000>, C4<00000>;
L_000002060d7d7db0 .functor BUFZ 1, v000002060d851c80_0, C4<0>, C4<0>, C4<0>;
v000002060d851000_0 .var "CLK_DIV", 4 0;
v000002060d8510a0_0 .var "COUNT_DONE_H", 7 0;
v000002060d850100_0 .var "COUNT_DONE_L", 7 0;
v000002060d8511e0_0 .var "COUNT_H", 7 0;
v000002060d8513c0_0 .var "COUNT_L", 7 0;
v000002060d851640_0 .var "DONE", 0 0;
v000002060d851a00_0 .var "PERIOD_H", 7 0;
v000002060d851aa0_0 .var "PERIOD_L", 7 0;
v000002060d851c80_0 .var "RUN", 0 0;
v000002060d851d20_0 .var "WIDTH_H", 7 0;
v000002060d851e60_0 .var "WIDTH_L", 7 0;
L_000002060d858178 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000002060d851f00_0 .net/2u *"_ivl_0", 3 0, L_000002060d858178;  1 drivers
v000002060d850240_0 .net *"_ivl_10", 0 0, L_000002060d856f90;  1 drivers
L_000002060d858250 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v000002060d8502e0_0 .net/2u *"_ivl_12", 3 0, L_000002060d858250;  1 drivers
v000002060d8533d0_0 .net *"_ivl_14", 0 0, L_000002060d856e50;  1 drivers
L_000002060d858298 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v000002060d853e70_0 .net/2u *"_ivl_16", 3 0, L_000002060d858298;  1 drivers
v000002060d853dd0_0 .net *"_ivl_18", 0 0, L_000002060d857030;  1 drivers
v000002060d853b50_0 .net *"_ivl_2", 0 0, L_000002060d856db0;  1 drivers
L_000002060d8582e0 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v000002060d8524d0_0 .net/2u *"_ivl_20", 3 0, L_000002060d8582e0;  1 drivers
v000002060d852070_0 .net *"_ivl_22", 0 0, L_000002060d856270;  1 drivers
L_000002060d858328 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v000002060d852390_0 .net/2u *"_ivl_24", 3 0, L_000002060d858328;  1 drivers
v000002060d852bb0_0 .net *"_ivl_26", 0 0, L_000002060d8563b0;  1 drivers
L_000002060d858370 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v000002060d852430_0 .net/2u *"_ivl_28", 3 0, L_000002060d858370;  1 drivers
v000002060d853c90_0 .net *"_ivl_30", 0 0, L_000002060d856950;  1 drivers
L_000002060d8583b8 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v000002060d852610_0 .net/2u *"_ivl_32", 3 0, L_000002060d8583b8;  1 drivers
v000002060d8530b0_0 .net *"_ivl_34", 0 0, L_000002060d857f30;  1 drivers
L_000002060d858400 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v000002060d8526b0_0 .net/2u *"_ivl_36", 6 0, L_000002060d858400;  1 drivers
v000002060d852750_0 .net *"_ivl_38", 7 0, L_000002060d8570d0;  1 drivers
L_000002060d8581c0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000002060d853830_0 .net/2u *"_ivl_4", 2 0, L_000002060d8581c0;  1 drivers
L_000002060d858448 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v000002060d852930_0 .net/2u *"_ivl_40", 3 0, L_000002060d858448;  1 drivers
v000002060d852c50_0 .net *"_ivl_42", 0 0, L_000002060d857170;  1 drivers
L_000002060d858490 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v000002060d853bf0_0 .net/2u *"_ivl_44", 3 0, L_000002060d858490;  1 drivers
v000002060d852cf0_0 .net *"_ivl_46", 0 0, L_000002060d856450;  1 drivers
L_000002060d8584d8 .functor BUFT 1, C4<1010>, C4<0>, C4<0>, C4<0>;
v000002060d853d30_0 .net/2u *"_ivl_48", 3 0, L_000002060d8584d8;  1 drivers
v000002060d8531f0_0 .net *"_ivl_50", 0 0, L_000002060d8569f0;  1 drivers
L_000002060d858520 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v000002060d853470_0 .net/2u *"_ivl_52", 6 0, L_000002060d858520;  1 drivers
v000002060d853510_0 .net *"_ivl_54", 7 0, L_000002060d857210;  1 drivers
L_000002060d858568 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000002060d853150_0 .net/2u *"_ivl_56", 7 0, L_000002060d858568;  1 drivers
v000002060d8527f0_0 .net *"_ivl_58", 7 0, L_000002060d856a90;  1 drivers
v000002060d852f70_0 .net *"_ivl_6", 7 0, L_000002060d8561d0;  1 drivers
v000002060d853970_0 .net *"_ivl_60", 7 0, L_000002060d856b30;  1 drivers
v000002060d853a10_0 .net *"_ivl_62", 7 0, L_000002060d8572b0;  1 drivers
v000002060d852890_0 .net *"_ivl_64", 7 0, L_000002060d857350;  1 drivers
v000002060d853790_0 .net *"_ivl_66", 7 0, L_000002060d857530;  1 drivers
v000002060d8521b0_0 .net *"_ivl_68", 7 0, L_000002060d8573f0;  1 drivers
v000002060d8529d0_0 .net *"_ivl_70", 7 0, L_000002060d857670;  1 drivers
v000002060d8535b0_0 .net *"_ivl_72", 7 0, L_000002060d857710;  1 drivers
v000002060d852a70_0 .net *"_ivl_74", 7 0, L_000002060d8577b0;  1 drivers
v000002060d853650_0 .net *"_ivl_76", 7 0, L_000002060d8a0dd0;  1 drivers
L_000002060d858208 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v000002060d853f10_0 .net/2u *"_ivl_8", 3 0, L_000002060d858208;  1 drivers
v000002060d8536f0_0 .net "address", 3 0, L_000002060d8a1730;  1 drivers
v000002060d853ab0_0 .net "clk", 0 0, L_000002060d8a05b0;  alias, 1 drivers
v000002060d8538d0_0 .net "clk_div", 4 0, L_000002060d7d7f00;  alias, 1 drivers
v000002060d852d90_0 .net "count", 15 0, L_000002060d8a1eb0;  alias, 1 drivers
v000002060d852110_0 .net "count_done", 15 0, L_000002060d7d8050;  alias, 1 drivers
v000002060d852250_0 .net "data_in", 7 0, v000002060d8501a0_0;  alias, 1 drivers
v000002060d852b10_0 .net "data_out", 7 0, L_000002060d8a0790;  alias, 1 drivers
v000002060d852e30_0 .net "done", 0 0, v000002060d851dc0_0;  alias, 1 drivers
v000002060d852ed0_0 .net "period", 15 0, L_000002060d8a0650;  alias, 1 drivers
v000002060d8522f0_0 .net "rstn", 0 0, L_000002060d857d50;  alias, 1 drivers
v000002060d852570_0 .net "run_ppt", 0 0, L_000002060d7d7db0;  alias, 1 drivers
v000002060d853010_0 .net "width", 15 0, L_000002060d8a08d0;  alias, 1 drivers
v000002060d853290_0 .net "write_enable", 0 0, v000002060d8506a0_0;  alias, 1 drivers
L_000002060d856db0 .cmp/eq 4, L_000002060d8a1730, L_000002060d858178;
L_000002060d8561d0 .concat [ 5 3 0 0], v000002060d851000_0, L_000002060d8581c0;
L_000002060d856f90 .cmp/eq 4, L_000002060d8a1730, L_000002060d858208;
L_000002060d856e50 .cmp/eq 4, L_000002060d8a1730, L_000002060d858250;
L_000002060d857030 .cmp/eq 4, L_000002060d8a1730, L_000002060d858298;
L_000002060d856270 .cmp/eq 4, L_000002060d8a1730, L_000002060d8582e0;
L_000002060d8563b0 .cmp/eq 4, L_000002060d8a1730, L_000002060d858328;
L_000002060d856950 .cmp/eq 4, L_000002060d8a1730, L_000002060d858370;
L_000002060d857f30 .cmp/eq 4, L_000002060d8a1730, L_000002060d8583b8;
L_000002060d8570d0 .concat [ 1 7 0 0], v000002060d851c80_0, L_000002060d858400;
L_000002060d857170 .cmp/eq 4, L_000002060d8a1730, L_000002060d858448;
L_000002060d856450 .cmp/eq 4, L_000002060d8a1730, L_000002060d858490;
L_000002060d8569f0 .cmp/eq 4, L_000002060d8a1730, L_000002060d8584d8;
L_000002060d857210 .concat [ 1 7 0 0], v000002060d851640_0, L_000002060d858520;
L_000002060d856a90 .functor MUXZ 8, L_000002060d858568, L_000002060d857210, L_000002060d8569f0, C4<>;
L_000002060d856b30 .functor MUXZ 8, L_000002060d856a90, v000002060d8510a0_0, L_000002060d856450, C4<>;
L_000002060d8572b0 .functor MUXZ 8, L_000002060d856b30, v000002060d850100_0, L_000002060d857170, C4<>;
L_000002060d857350 .functor MUXZ 8, L_000002060d8572b0, L_000002060d8570d0, L_000002060d857f30, C4<>;
L_000002060d857530 .functor MUXZ 8, L_000002060d857350, v000002060d8511e0_0, L_000002060d856950, C4<>;
L_000002060d8573f0 .functor MUXZ 8, L_000002060d857530, v000002060d8513c0_0, L_000002060d8563b0, C4<>;
L_000002060d857670 .functor MUXZ 8, L_000002060d8573f0, v000002060d851d20_0, L_000002060d856270, C4<>;
L_000002060d857710 .functor MUXZ 8, L_000002060d857670, v000002060d851e60_0, L_000002060d857030, C4<>;
L_000002060d8577b0 .functor MUXZ 8, L_000002060d857710, v000002060d851a00_0, L_000002060d856e50, C4<>;
L_000002060d8a0dd0 .functor MUXZ 8, L_000002060d8577b0, v000002060d851aa0_0, L_000002060d856f90, C4<>;
L_000002060d8a0790 .functor MUXZ 8, L_000002060d8a0dd0, L_000002060d8561d0, L_000002060d856db0, C4<>;
L_000002060d8a0650 .concat [ 8 8 0 0], v000002060d851aa0_0, v000002060d851a00_0;
L_000002060d8a08d0 .concat [ 8 8 0 0], v000002060d851e60_0, v000002060d851d20_0;
L_000002060d8a1eb0 .concat [ 8 8 0 0], v000002060d8513c0_0, v000002060d8511e0_0;
S_000002060d77cd80 .scope task, "read_register" "read_register" 2 158, 2 158 0, S_000002060d7f4190;
 .timescale -6 -9;
v000002060d8553e0_0 .var "addr_i", 7 0;
v000002060d855020_0 .var "reg_addr_i", 7 0;
TD_tt_um_jk2102_tb.read_register ;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002060d8578f0_0, 0, 1;
    %load/vec4 v000002060d8553e0_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v000002060d855b60_0, 0, 8;
    %fork TD_tt_um_jk2102_tb.send_byte, S_000002060d7424d0;
    %join;
    %load/vec4 v000002060d855020_0;
    %store/vec4 v000002060d855b60_0, 0, 8;
    %fork TD_tt_um_jk2102_tb.send_byte, S_000002060d7424d0;
    %join;
    %delay 25000, 0;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002060d856d10_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002060d8578f0_0, 0, 1;
    %load/vec4 v000002060d8553e0_0;
    %parti/s 7, 0, 2;
    %concati/vec4 1, 0, 1;
    %store/vec4 v000002060d855b60_0, 0, 8;
    %fork TD_tt_um_jk2102_tb.send_byte, S_000002060d7424d0;
    %join;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000002060d855b60_0, 0, 8;
    %fork TD_tt_um_jk2102_tb.send_byte, S_000002060d7424d0;
    %join;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002060d856d10_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002060d8578f0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002060d856d10_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002060d8578f0_0, 0, 1;
    %end;
S_000002060d7424d0 .scope task, "send_byte" "send_byte" 2 97, 2 97 0, S_000002060d7f4190;
 .timescale -6 -9;
v000002060d855b60_0 .var "data", 7 0;
v000002060d855e80_0 .var/i "i", 31 0;
TD_tt_um_jk2102_tb.send_byte ;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v000002060d855e80_0, 0, 32;
T_1.0 ;
    %load/vec4 v000002060d855e80_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_1.1, 5;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002060d856d10_0, 0, 1;
    %load/vec4 v000002060d855b60_0;
    %load/vec4 v000002060d855e80_0;
    %part/s 1;
    %store/vec4 v000002060d8578f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002060d856d10_0, 0, 1;
    %load/vec4 v000002060d855e80_0;
    %subi 1, 0, 32;
    %store/vec4 v000002060d855e80_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002060d856d10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002060d8578f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002060d856d10_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002060d856d10_0, 0, 1;
    %end;
S_000002060d742660 .scope task, "write_register" "write_register" 2 119, 2 119 0, S_000002060d7f4190;
 .timescale -6 -9;
v000002060d8566d0_0 .var "addr_i", 7 0;
v000002060d857850_0 .var "reg_addr_i", 7 0;
v000002060d856bd0_0 .var "reg_data_i", 7 0;
TD_tt_um_jk2102_tb.write_register ;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002060d8578f0_0, 0, 1;
    %load/vec4 v000002060d8566d0_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v000002060d855b60_0, 0, 8;
    %fork TD_tt_um_jk2102_tb.send_byte, S_000002060d7424d0;
    %join;
    %load/vec4 v000002060d857850_0;
    %store/vec4 v000002060d855b60_0, 0, 8;
    %fork TD_tt_um_jk2102_tb.send_byte, S_000002060d7424d0;
    %join;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002060d856d10_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002060d8578f0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002060d856d10_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002060d8578f0_0, 0, 1;
    %delay 25000, 0;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002060d8578f0_0, 0, 1;
    %load/vec4 v000002060d8566d0_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v000002060d855b60_0, 0, 8;
    %fork TD_tt_um_jk2102_tb.send_byte, S_000002060d7424d0;
    %join;
    %load/vec4 v000002060d856bd0_0;
    %store/vec4 v000002060d855b60_0, 0, 8;
    %fork TD_tt_um_jk2102_tb.send_byte, S_000002060d7424d0;
    %join;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002060d856d10_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002060d8578f0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002060d856d10_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002060d8578f0_0, 0, 1;
    %delay 25000, 0;
    %end;
    .scope S_000002060d7b6520;
T_3 ;
    %wait E_000002060d7e8400;
    %load/vec4 v000002060d7dfa70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 26;
    %assign/vec4 v000002060d7df750_0, 0;
    %pushi/vec4 9, 0, 5;
    %assign/vec4 v000002060d7dfed0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000002060d7df750_0;
    %addi 1, 0, 26;
    %assign/vec4 v000002060d7df750_0, 0;
    %load/vec4 v000002060d7dfe30_0;
    %assign/vec4 v000002060d7dfed0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002060d780480;
T_4 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000002060d8504c0_0, 0, 3;
    %end;
    .thread T_4;
    .scope S_000002060d780480;
T_5 ;
    %wait E_000002060d7e7b00;
    %load/vec4 v000002060d850740_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002060d850ba0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000002060d8507e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002060d850ba0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002060d850ba0_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002060d780480;
T_6 ;
    %wait E_000002060d7e86c0;
    %load/vec4 v000002060d850740_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002060d850c40_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000002060d8507e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002060d850c40_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002060d850c40_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000002060d780480;
T_7 ;
    %wait E_000002060d7e85c0;
    %load/vec4 v000002060d850740_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000002060d850920_0;
    %assign/vec4 v000002060d851820_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002060d851b40_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000002060d8504c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002060d850880_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002060d850560_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002060d850380_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002060d8501a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002060d850060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002060d8506a0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000002060d851b40_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v000002060d850600_0;
    %assign/vec4 v000002060d850560_0, 0;
T_7.2 ;
    %load/vec4 v000002060d851b40_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v000002060d850060_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %load/vec4 v000002060d8516e0_0;
    %assign/vec4 v000002060d850380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002060d8506a0_0, 0;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v000002060d8516e0_0;
    %assign/vec4 v000002060d8501a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002060d8506a0_0, 0;
T_7.7 ;
    %load/vec4 v000002060d850060_0;
    %nor/r;
    %assign/vec4 v000002060d850060_0, 0;
    %jmp T_7.5;
T_7.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002060d8506a0_0, 0;
T_7.5 ;
    %load/vec4 v000002060d851b40_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_7.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002060d850060_0, 0;
T_7.8 ;
    %load/vec4 v000002060d851b40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002060d851b40_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000002060d8504c0_0, 0;
    %jmp T_7.18;
T_7.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002060d850880_0, 0;
    %load/vec4 v000002060d850ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.19, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000002060d851b40_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000002060d8504c0_0, 0;
    %jmp T_7.20;
T_7.19 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002060d851b40_0, 0;
T_7.20 ;
    %jmp T_7.18;
T_7.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002060d850880_0, 0;
    %load/vec4 v000002060d8504c0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_7.21, 4;
    %load/vec4 v000002060d8516e0_0;
    %parti/s 7, 1, 2;
    %load/vec4 v000002060d851820_0;
    %cmp/e;
    %jmp/0xz  T_7.23, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000002060d851b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002060d850880_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000002060d8504c0_0, 0;
    %jmp T_7.24;
T_7.23 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002060d851b40_0, 0;
T_7.24 ;
    %jmp T_7.22;
T_7.21 ;
    %load/vec4 v000002060d8504c0_0;
    %subi 1, 0, 3;
    %assign/vec4 v000002060d8504c0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000002060d851b40_0, 0;
T_7.22 ;
    %jmp T_7.18;
T_7.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002060d850880_0, 0;
    %load/vec4 v000002060d850ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.25, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000002060d851b40_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000002060d8504c0_0, 0;
    %jmp T_7.26;
T_7.25 ;
    %load/vec4 v000002060d8516e0_0;
    %parti/s 1, 0, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_7.27, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000002060d851b40_0, 0;
    %jmp T_7.28;
T_7.27 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000002060d851b40_0, 0;
    %load/vec4 v000002060d850560_0;
    %load/vec4 v000002060d8504c0_0;
    %part/u 1;
    %assign/vec4 v000002060d850880_0, 0;
    %load/vec4 v000002060d8504c0_0;
    %subi 1, 0, 3;
    %assign/vec4 v000002060d8504c0_0, 0;
T_7.28 ;
T_7.26 ;
    %jmp T_7.18;
T_7.13 ;
    %load/vec4 v000002060d850560_0;
    %load/vec4 v000002060d8504c0_0;
    %part/u 1;
    %assign/vec4 v000002060d850880_0, 0;
    %load/vec4 v000002060d850ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.29, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000002060d851b40_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000002060d8504c0_0, 0;
    %jmp T_7.30;
T_7.29 ;
    %load/vec4 v000002060d8504c0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_7.31, 4;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000002060d851b40_0, 0;
    %jmp T_7.32;
T_7.31 ;
    %load/vec4 v000002060d8504c0_0;
    %subi 1, 0, 3;
    %assign/vec4 v000002060d8504c0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000002060d851b40_0, 0;
T_7.32 ;
T_7.30 ;
    %jmp T_7.18;
T_7.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002060d850880_0, 0;
    %load/vec4 v000002060d850ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.33, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000002060d851b40_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000002060d8504c0_0, 0;
    %jmp T_7.34;
T_7.33 ;
    %load/vec4 v000002060d8504c0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_7.35, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000002060d851b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002060d850880_0, 0;
    %jmp T_7.36;
T_7.35 ;
    %load/vec4 v000002060d8504c0_0;
    %subi 1, 0, 3;
    %assign/vec4 v000002060d8504c0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000002060d851b40_0, 0;
T_7.36 ;
T_7.34 ;
    %jmp T_7.18;
T_7.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002060d850880_0, 0;
    %load/vec4 v000002060d850ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.37, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000002060d851b40_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000002060d8504c0_0, 0;
    %jmp T_7.38;
T_7.37 ;
    %load/vec4 v000002060d850ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.39, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000002060d851b40_0, 0;
    %jmp T_7.40;
T_7.39 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000002060d851b40_0, 0;
T_7.40 ;
T_7.38 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000002060d8504c0_0, 0;
    %jmp T_7.18;
T_7.16 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002060d850880_0, 0;
    %load/vec4 v000002060d850ba0_0;
    %load/vec4 v000002060d850c40_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.41, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000002060d851b40_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000002060d8504c0_0, 0;
    %jmp T_7.42;
T_7.41 ;
    %load/vec4 v000002060d850c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.43, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002060d851b40_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000002060d8504c0_0, 0;
    %jmp T_7.44;
T_7.43 ;
    %load/vec4 v000002060d850ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.45, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000002060d851b40_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000002060d8504c0_0, 0;
    %jmp T_7.46;
T_7.45 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000002060d851b40_0, 0;
T_7.46 ;
T_7.44 ;
T_7.42 ;
    %jmp T_7.18;
T_7.18 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002060d780480;
T_8 ;
    %wait E_000002060d7e7e40;
    %load/vec4 v000002060d850740_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002060d8516e0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000002060d851b40_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000002060d851b40_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v000002060d851280_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v000002060d8504c0_0;
    %assign/vec4/off/d v000002060d8516e0_0, 4, 5;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000002060d78ce00;
T_9 ;
    %wait E_000002060d7e7e40;
    %load/vec4 v000002060d8522f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 9, 0, 5;
    %assign/vec4 v000002060d851000_0, 0;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v000002060d851aa0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002060d851a00_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v000002060d851e60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002060d851d20_0, 0;
    %pushi/vec4 16, 0, 8;
    %assign/vec4 v000002060d8513c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002060d8511e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002060d851c80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002060d850100_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002060d8510a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002060d851640_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000002060d853290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v000002060d8536f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %jmp T_9.13;
T_9.4 ;
    %load/vec4 v000002060d852250_0;
    %parti/s 5, 0, 2;
    %assign/vec4 v000002060d851000_0, 0;
    %jmp T_9.13;
T_9.5 ;
    %load/vec4 v000002060d852250_0;
    %assign/vec4 v000002060d851aa0_0, 0;
    %jmp T_9.13;
T_9.6 ;
    %load/vec4 v000002060d852250_0;
    %assign/vec4 v000002060d851a00_0, 0;
    %jmp T_9.13;
T_9.7 ;
    %load/vec4 v000002060d852250_0;
    %assign/vec4 v000002060d851e60_0, 0;
    %jmp T_9.13;
T_9.8 ;
    %load/vec4 v000002060d852250_0;
    %assign/vec4 v000002060d851d20_0, 0;
    %jmp T_9.13;
T_9.9 ;
    %load/vec4 v000002060d852250_0;
    %assign/vec4 v000002060d8513c0_0, 0;
    %jmp T_9.13;
T_9.10 ;
    %load/vec4 v000002060d852250_0;
    %assign/vec4 v000002060d8511e0_0, 0;
    %jmp T_9.13;
T_9.11 ;
    %load/vec4 v000002060d852250_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v000002060d851c80_0, 0;
    %jmp T_9.13;
T_9.13 ;
    %pop/vec4 1;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v000002060d852110_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v000002060d850100_0, 0;
    %load/vec4 v000002060d852110_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v000002060d8510a0_0, 0;
    %load/vec4 v000002060d852e30_0;
    %assign/vec4 v000002060d851640_0, 0;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000002060d7875e0;
T_10 ;
    %wait E_000002060d7e7940;
    %load/vec4 v000002060d8515a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002060d850ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002060d851500_0, 0;
    %pushi/vec4 128, 0, 16;
    %assign/vec4 v000002060d850e20_0, 0;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v000002060d850f60_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002060d851960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v000002060d850ce0_0;
    %load/vec4 v000002060d850f60_0;
    %cmp/u;
    %jmp/0xz  T_10.4, 5;
    %load/vec4 v000002060d850ce0_0;
    %addi 1, 0, 16;
    %assign/vec4 v000002060d850ce0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002060d851500_0, 0;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v000002060d850ce0_0;
    %load/vec4 v000002060d850e20_0;
    %cmp/u;
    %jmp/0xz  T_10.6, 5;
    %load/vec4 v000002060d850ce0_0;
    %addi 1, 0, 16;
    %assign/vec4 v000002060d850ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002060d851500_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002060d850ce0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002060d851500_0, 0;
T_10.7 ;
T_10.5 ;
    %jmp T_10.3;
T_10.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002060d850ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002060d851500_0, 0;
    %load/vec4 v000002060d850d80_0;
    %assign/vec4 v000002060d850e20_0, 0;
    %load/vec4 v000002060d851460_0;
    %assign/vec4 v000002060d850f60_0, 0;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002060d787450;
T_11 ;
    %wait E_000002060d7e7940;
    %load/vec4 v000002060d850ec0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 16, 0, 16;
    %assign/vec4 v000002060d851be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002060d850420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002060d851dc0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000002060d850a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000002060d851be0_0;
    %cmpi/e 0, 0, 16;
    %jmp/0xz  T_11.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002060d851dc0_0, 0;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v000002060d851320_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.8, 9;
    %load/vec4 v000002060d850420_0;
    %nor/r;
    %and;
T_11.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v000002060d851be0_0;
    %subi 1, 0, 16;
    %assign/vec4 v000002060d851be0_0, 0;
T_11.6 ;
T_11.5 ;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v000002060d8509c0_0;
    %assign/vec4 v000002060d851be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002060d851dc0_0, 0;
T_11.3 ;
    %load/vec4 v000002060d851320_0;
    %assign/vec4 v000002060d850420_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000002060d7f4190;
T_12 ;
    %delay 15259, 0;
    %load/vec4 v000002060d856090_0;
    %inv;
    %store/vec4 v000002060d856090_0, 0, 1;
    %jmp T_12;
    .thread T_12;
    .scope S_000002060d7f4190;
T_13 ;
    %vpi_call 2 41 "$dumpfile", "simulation_output.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002060d7f4190 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002060d856090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002060d857a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002060d856c70_0, 0, 1;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v000002060d857990_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002060d8578f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002060d856d10_0, 0, 1;
    %delay 10000, 0;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002060d857a30_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002060d856c70_0, 0, 1;
    %delay 1280523264, 16;
    %pushi/vec4 90, 0, 8;
    %store/vec4 v000002060d8566d0_0, 0, 8;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v000002060d857850_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002060d856bd0_0, 0, 8;
    %fork TD_tt_um_jk2102_tb.write_register, S_000002060d742660;
    %join;
    %pushi/vec4 90, 0, 8;
    %store/vec4 v000002060d8566d0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000002060d857850_0, 0, 8;
    %pushi/vec4 32, 0, 8;
    %store/vec4 v000002060d856bd0_0, 0, 8;
    %fork TD_tt_um_jk2102_tb.write_register, S_000002060d742660;
    %join;
    %pushi/vec4 90, 0, 8;
    %store/vec4 v000002060d8566d0_0, 0, 8;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v000002060d857850_0, 0, 8;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v000002060d856bd0_0, 0, 8;
    %fork TD_tt_um_jk2102_tb.write_register, S_000002060d742660;
    %join;
    %pushi/vec4 90, 0, 8;
    %store/vec4 v000002060d8566d0_0, 0, 8;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v000002060d857850_0, 0, 8;
    %pushi/vec4 50, 0, 8;
    %store/vec4 v000002060d856bd0_0, 0, 8;
    %fork TD_tt_um_jk2102_tb.write_register, S_000002060d742660;
    %join;
    %delay 100000000, 0;
    %pushi/vec4 90, 0, 8;
    %store/vec4 v000002060d8566d0_0, 0, 8;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v000002060d857850_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000002060d856bd0_0, 0, 8;
    %fork TD_tt_um_jk2102_tb.write_register, S_000002060d742660;
    %join;
    %delay 2820130816, 4;
    %pushi/vec4 90, 0, 8;
    %store/vec4 v000002060d8553e0_0, 0, 8;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v000002060d855020_0, 0, 8;
    %fork TD_tt_um_jk2102_tb.read_register, S_000002060d77cd80;
    %join;
    %pushi/vec4 90, 0, 8;
    %store/vec4 v000002060d8553e0_0, 0, 8;
    %pushi/vec4 9, 0, 8;
    %store/vec4 v000002060d855020_0, 0, 8;
    %fork TD_tt_um_jk2102_tb.read_register, S_000002060d77cd80;
    %join;
    %delay 2755359744, 11;
    %pushi/vec4 90, 0, 8;
    %store/vec4 v000002060d8553e0_0, 0, 8;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v000002060d855020_0, 0, 8;
    %fork TD_tt_um_jk2102_tb.read_register, S_000002060d77cd80;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002060d856c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002060d857a30_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 94 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "../tb/tt_um_jk2102_tb.v";
    "../src/tt_um_jk2102.v";
    "../src/clock_divider.v";
    "../src/i2c_slave.v";
    "../src/pulse_counter.v";
    "../src/pulse_generator.v";
    "../src/register_map.v";
