// Seed: 3905116071
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wor id_2;
  assign module_1.id_2 = 0;
  input wire id_1;
  assign id_2 = 1;
  assign id_2 = 1'b0;
endmodule
module module_1 (
    input uwire id_0
);
  logic [-1 'b0 -  -1 : 1] id_2 = 1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
endmodule
