$date
	Wed Jan 28 20:45:13 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module piso_tb $end
$var wire 1 ! sout $end
$var reg 1 " clk $end
$var reg 1 # ld $end
$var reg 4 $ pin [3:0] $end
$var reg 1 % rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # ld $end
$var wire 4 & pin [3:0] $end
$var wire 1 % rst $end
$var wire 1 ! sout $end
$var reg 4 ' q [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx '
b1101 &
1%
b1101 $
0#
0"
x!
$end
#5
0!
b0 '
b1010 $
b1010 &
1#
0%
1"
#10
0"
#15
b101 '
1"
b101 $
b101 &
1%
#20
0"
#25
1!
b1011 '
1"
b1011 $
b1011 &
#30
0"
#35
0!
b110 '
1"
0#
b1101 $
b1101 &
#40
0"
#45
1!
b1100 '
1"
b0 $
b0 &
#50
0"
#55
b1101 '
1"
1#
b1101 $
b1101 &
#60
0"
