Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Jun  4 15:02:06 2025
| Host         : DESKTOP-DKV49J6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-16  Warning   Large setup violation           15          
TIMING-18  Warning   Missing input or output delay   17          
TIMING-20  Warning   Non-clocked latch               52          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1407)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (52)
5. checking no_input_delay (17)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1407)
---------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: U1/U2/U1/MAR_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U1/U2/U1/MAR_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U1/U2/U1/MAR_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U1/U2/U1/MAR_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U1/U2/U1/MAR_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U1/U2/U1/MAR_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U1/U2/U1/MAR_reg[7]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: U1/U2/U2/FSM_onehot_current_state_reg[0]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: U1/U2/U2/FSM_onehot_current_state_reg[10]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: U1/U2/U2/FSM_onehot_current_state_reg[11]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: U1/U2/U2/FSM_onehot_current_state_reg[12]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: U1/U2/U2/FSM_onehot_current_state_reg[13]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: U1/U2/U2/FSM_onehot_current_state_reg[14]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: U1/U2/U2/FSM_onehot_current_state_reg[15]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: U1/U2/U2/FSM_onehot_current_state_reg[16]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: U1/U2/U2/FSM_onehot_current_state_reg[17]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: U1/U2/U2/FSM_onehot_current_state_reg[18]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: U1/U2/U2/FSM_onehot_current_state_reg[19]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: U1/U2/U2/FSM_onehot_current_state_reg[1]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: U1/U2/U2/FSM_onehot_current_state_reg[20]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: U1/U2/U2/FSM_onehot_current_state_reg[21]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: U1/U2/U2/FSM_onehot_current_state_reg[22]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: U1/U2/U2/FSM_onehot_current_state_reg[23]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: U1/U2/U2/FSM_onehot_current_state_reg[24]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: U1/U2/U2/FSM_onehot_current_state_reg[25]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: U1/U2/U2/FSM_onehot_current_state_reg[26]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: U1/U2/U2/FSM_onehot_current_state_reg[27]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: U1/U2/U2/FSM_onehot_current_state_reg[28]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: U1/U2/U2/FSM_onehot_current_state_reg[29]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: U1/U2/U2/FSM_onehot_current_state_reg[2]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: U1/U2/U2/FSM_onehot_current_state_reg[30]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: U1/U2/U2/FSM_onehot_current_state_reg[3]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: U1/U2/U2/FSM_onehot_current_state_reg[4]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: U1/U2/U2/FSM_onehot_current_state_reg[5]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: U1/U2/U2/FSM_onehot_current_state_reg[6]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: U1/U2/U2/FSM_onehot_current_state_reg[7]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: U1/U2/U2/FSM_onehot_current_state_reg[8]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: U1/U2/U2/FSM_onehot_current_state_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (52)
-------------------------------------------------
 There are 52 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.405      -56.620                     19                  114        0.158        0.000                      0                  114        4.500        0.000                       0                   100  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -5.405      -56.620                     19                  114        0.158        0.000                      0                  114        4.500        0.000                       0                   100  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           19  Failing Endpoints,  Worst Slack       -5.405ns,  Total Violation      -56.620ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.405ns  (required time - arrival time)
  Source:                 U1/U2/U1/PC_reg[7]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/U2/U1/B_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.286ns  (logic 9.165ns (59.956%)  route 6.121ns (40.044%))
  Logic Levels:           31  (CARRY4=21 LUT3=1 LUT5=7 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.562     5.083    U1/U2/U1/CLK
    SLICE_X43Y37         FDCE                                         r  U1/U2/U1/PC_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDCE (Prop_fdce_C_Q)         0.456     5.539 f  U1/U2/U1/PC_reg[7]_replica/Q
                         net (fo=5, routed)           0.845     6.384    U1/U2/U1/U1/PC_reg[7]_0[7]_repN_alias
    SLICE_X42Y35         LUT6 (Prop_lut6_I0_O)        0.124     6.508 f  U1/U2/U1/U1/NZVC0__7_carry_i_10/O
                         net (fo=2, routed)           0.176     6.684    U1/U2/U1/U1/NZVC0__7_carry_i_10_n_0
    SLICE_X42Y35         LUT6 (Prop_lut6_I3_O)        0.124     6.808 r  U1/U2/U1/U1/B[7]_i_3/O
                         net (fo=7, routed)           0.423     7.231    U1/U2/U1/U1/B_reg[6]_0
    SLICE_X40Y35         LUT5 (Prop_lut5_I1_O)        0.124     7.355 r  U1/U2/U1/U1/NZVC0__7_carry_i_9/O
                         net (fo=1, routed)           0.000     7.355    U1/U2/U1/U1/NZVC0__7_carry_i_9_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.887 r  U1/U2/U1/U1/NZVC0__7_carry/CO[3]
                         net (fo=1, routed)           0.000     7.887    U1/U2/U1/U1/NZVC0__7_carry_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.001 r  U1/U2/U1/U1/NZVC0__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.001    U1/U2/U1/U1/NZVC0__7_carry__0_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.272 r  U1/U2/U1/U1/NZVC0__7_carry__1/CO[0]
                         net (fo=12, routed)          0.647     8.919    U1/U2/U1/U1/CO[0]
    SLICE_X41Y36         LUT5 (Prop_lut5_I0_O)        0.373     9.292 r  U1/U2/U1/U1/B[5]_i_16/O
                         net (fo=1, routed)           0.000     9.292    U1/U2/U1/U1/B[5]_i_16_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.842 r  U1/U2/U1/U1/B_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.842    U1/U2/U1/U1/B_reg[5]_i_8_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.956 r  U1/U2/U1/U1/B_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.956    U1/U2/U1/U1/B_reg[5]_i_5_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.113 r  U1/U2/U1/U1/B_reg[5]_i_4/CO[1]
                         net (fo=12, routed)          0.634    10.747    U1/U2/U1/U1/sel0[4]
    SLICE_X39Y37         LUT5 (Prop_lut5_I0_O)        0.329    11.076 r  U1/U2/U1/U1/NZVC0__211_carry_i_41/O
                         net (fo=1, routed)           0.000    11.076    U1/U2/U1/U1/NZVC0__211_carry_i_41_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.626 r  U1/U2/U1/U1/NZVC0__211_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.626    U1/U2/U1/U1/NZVC0__211_carry_i_29_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.740 r  U1/U2/U1/U1/B_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.740    U1/U2/U1/U1/B_reg[4]_i_5_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.897 r  U1/U2/U1/U1/B_reg[4]_i_4/CO[1]
                         net (fo=12, routed)          0.639    12.536    U1/U2/U1/U1/sel0[3]
    SLICE_X40Y38         LUT5 (Prop_lut5_I0_O)        0.329    12.865 r  U1/U2/U1/U1/NZVC0__211_carry_i_37/O
                         net (fo=1, routed)           0.000    12.865    U1/U2/U1/U1/NZVC0__211_carry_i_37_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.415 r  U1/U2/U1/U1/NZVC0__211_carry_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.415    U1/U2/U1/U1/NZVC0__211_carry_i_20_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.529 r  U1/U2/U1/U1/NZVC0__211_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    13.529    U1/U2/U1/U1/NZVC0__211_carry_i_17_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.686 r  U1/U2/U1/U1/B_reg[3]_i_4/CO[1]
                         net (fo=12, routed)          0.642    14.328    U1/U2/U1/U1/sel0[2]
    SLICE_X42Y40         LUT5 (Prop_lut5_I0_O)        0.329    14.657 r  U1/U2/U1/U1/NZVC0__211_carry_i_28/O
                         net (fo=1, routed)           0.000    14.657    U1/U2/U1/U1/NZVC0__211_carry_i_28_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.190 r  U1/U2/U1/U1/NZVC0__211_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    15.190    U1/U2/U1/U1/NZVC0__211_carry_i_12_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.307 r  U1/U2/U1/U1/NZVC0__211_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.307    U1/U2/U1/U1/NZVC0__211_carry_i_9_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.464 r  U1/U2/U1/U1/NZVC0__211_carry_i_8/CO[1]
                         net (fo=12, routed)          0.626    16.089    U1/U2/U1/U1/sel0[1]
    SLICE_X41Y41         LUT5 (Prop_lut5_I0_O)        0.332    16.421 r  U1/U2/U1/U1/NZVC0__211_carry_i_16/O
                         net (fo=1, routed)           0.000    16.421    U1/U2/U1/U1/NZVC0__211_carry_i_16_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.971 r  U1/U2/U1/U1/NZVC0__211_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.971    U1/U2/U1/U1/NZVC0__211_carry_i_2_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.085 r  U1/U2/U1/U1/NZVC0__211_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.085    U1/U2/U1/U1/NZVC0__211_carry__0_i_1_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.242 r  U1/U2/U1/U1/NZVC0__211_carry_i_1/CO[1]
                         net (fo=12, routed)          0.654    17.897    U1/U2/U1/U1/B_reg[7][0]
    SLICE_X40Y41         LUT3 (Prop_lut3_I0_O)        0.329    18.226 r  U1/U2/U1/U1/NZVC0__211_carry_i_6/O
                         net (fo=1, routed)           0.000    18.226    U1/U2/U1/U1/NZVC0__211_carry_i_6_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.776 r  U1/U2/U1/U1/NZVC0__211_carry/CO[3]
                         net (fo=1, routed)           0.000    18.776    U1/U2/U1/U1/NZVC0__211_carry_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.890 r  U1/U2/U1/U1/NZVC0__211_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.890    U1/U2/U1/U1/NZVC0__211_carry__0_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.161 r  U1/U2/U1/U1/NZVC0__211_carry__1/CO[0]
                         net (fo=2, routed)           0.319    19.480    U1/U2/U2/sel0[0]
    SLICE_X43Y42         LUT5 (Prop_lut5_I2_O)        0.373    19.853 r  U1/U2/U2/B[0]_i_1_comp/O
                         net (fo=4, routed)           0.517    20.369    U1/U2/U1/B_reg[7]_2[0]
    SLICE_X43Y39         FDCE                                         r  U1/U2/U1/B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.445    14.786    U1/U2/U1/CLK
    SLICE_X43Y39         FDCE                                         r  U1/U2/U1/B_reg[0]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X43Y39         FDCE (Setup_fdce_C_D)       -0.061    14.964    U1/U2/U1/B_reg[0]
  -------------------------------------------------------------------
                         required time                         14.964    
                         arrival time                         -20.369    
  -------------------------------------------------------------------
                         slack                                 -5.405    

Slack (VIOLATED) :        -5.365ns  (required time - arrival time)
  Source:                 U1/U2/U1/PC_reg[7]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/U2/U1/MAR_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.226ns  (logic 9.165ns (60.193%)  route 6.061ns (39.807%))
  Logic Levels:           31  (CARRY4=21 LUT3=1 LUT5=7 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.562     5.083    U1/U2/U1/CLK
    SLICE_X43Y37         FDCE                                         r  U1/U2/U1/PC_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDCE (Prop_fdce_C_Q)         0.456     5.539 f  U1/U2/U1/PC_reg[7]_replica/Q
                         net (fo=5, routed)           0.845     6.384    U1/U2/U1/U1/PC_reg[7]_0[7]_repN_alias
    SLICE_X42Y35         LUT6 (Prop_lut6_I0_O)        0.124     6.508 f  U1/U2/U1/U1/NZVC0__7_carry_i_10/O
                         net (fo=2, routed)           0.176     6.684    U1/U2/U1/U1/NZVC0__7_carry_i_10_n_0
    SLICE_X42Y35         LUT6 (Prop_lut6_I3_O)        0.124     6.808 r  U1/U2/U1/U1/B[7]_i_3/O
                         net (fo=7, routed)           0.423     7.231    U1/U2/U1/U1/B_reg[6]_0
    SLICE_X40Y35         LUT5 (Prop_lut5_I1_O)        0.124     7.355 r  U1/U2/U1/U1/NZVC0__7_carry_i_9/O
                         net (fo=1, routed)           0.000     7.355    U1/U2/U1/U1/NZVC0__7_carry_i_9_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.887 r  U1/U2/U1/U1/NZVC0__7_carry/CO[3]
                         net (fo=1, routed)           0.000     7.887    U1/U2/U1/U1/NZVC0__7_carry_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.001 r  U1/U2/U1/U1/NZVC0__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.001    U1/U2/U1/U1/NZVC0__7_carry__0_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.272 r  U1/U2/U1/U1/NZVC0__7_carry__1/CO[0]
                         net (fo=12, routed)          0.647     8.919    U1/U2/U1/U1/CO[0]
    SLICE_X41Y36         LUT5 (Prop_lut5_I0_O)        0.373     9.292 r  U1/U2/U1/U1/B[5]_i_16/O
                         net (fo=1, routed)           0.000     9.292    U1/U2/U1/U1/B[5]_i_16_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.842 r  U1/U2/U1/U1/B_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.842    U1/U2/U1/U1/B_reg[5]_i_8_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.956 r  U1/U2/U1/U1/B_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.956    U1/U2/U1/U1/B_reg[5]_i_5_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.113 r  U1/U2/U1/U1/B_reg[5]_i_4/CO[1]
                         net (fo=12, routed)          0.634    10.747    U1/U2/U1/U1/sel0[4]
    SLICE_X39Y37         LUT5 (Prop_lut5_I0_O)        0.329    11.076 r  U1/U2/U1/U1/NZVC0__211_carry_i_41/O
                         net (fo=1, routed)           0.000    11.076    U1/U2/U1/U1/NZVC0__211_carry_i_41_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.626 r  U1/U2/U1/U1/NZVC0__211_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.626    U1/U2/U1/U1/NZVC0__211_carry_i_29_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.740 r  U1/U2/U1/U1/B_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.740    U1/U2/U1/U1/B_reg[4]_i_5_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.897 r  U1/U2/U1/U1/B_reg[4]_i_4/CO[1]
                         net (fo=12, routed)          0.639    12.536    U1/U2/U1/U1/sel0[3]
    SLICE_X40Y38         LUT5 (Prop_lut5_I0_O)        0.329    12.865 r  U1/U2/U1/U1/NZVC0__211_carry_i_37/O
                         net (fo=1, routed)           0.000    12.865    U1/U2/U1/U1/NZVC0__211_carry_i_37_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.415 r  U1/U2/U1/U1/NZVC0__211_carry_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.415    U1/U2/U1/U1/NZVC0__211_carry_i_20_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.529 r  U1/U2/U1/U1/NZVC0__211_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    13.529    U1/U2/U1/U1/NZVC0__211_carry_i_17_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.686 r  U1/U2/U1/U1/B_reg[3]_i_4/CO[1]
                         net (fo=12, routed)          0.642    14.328    U1/U2/U1/U1/sel0[2]
    SLICE_X42Y40         LUT5 (Prop_lut5_I0_O)        0.329    14.657 r  U1/U2/U1/U1/NZVC0__211_carry_i_28/O
                         net (fo=1, routed)           0.000    14.657    U1/U2/U1/U1/NZVC0__211_carry_i_28_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.190 r  U1/U2/U1/U1/NZVC0__211_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    15.190    U1/U2/U1/U1/NZVC0__211_carry_i_12_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.307 r  U1/U2/U1/U1/NZVC0__211_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.307    U1/U2/U1/U1/NZVC0__211_carry_i_9_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.464 r  U1/U2/U1/U1/NZVC0__211_carry_i_8/CO[1]
                         net (fo=12, routed)          0.626    16.089    U1/U2/U1/U1/sel0[1]
    SLICE_X41Y41         LUT5 (Prop_lut5_I0_O)        0.332    16.421 r  U1/U2/U1/U1/NZVC0__211_carry_i_16/O
                         net (fo=1, routed)           0.000    16.421    U1/U2/U1/U1/NZVC0__211_carry_i_16_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.971 r  U1/U2/U1/U1/NZVC0__211_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.971    U1/U2/U1/U1/NZVC0__211_carry_i_2_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.085 r  U1/U2/U1/U1/NZVC0__211_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.085    U1/U2/U1/U1/NZVC0__211_carry__0_i_1_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.242 r  U1/U2/U1/U1/NZVC0__211_carry_i_1/CO[1]
                         net (fo=12, routed)          0.654    17.897    U1/U2/U1/U1/B_reg[7][0]
    SLICE_X40Y41         LUT3 (Prop_lut3_I0_O)        0.329    18.226 r  U1/U2/U1/U1/NZVC0__211_carry_i_6/O
                         net (fo=1, routed)           0.000    18.226    U1/U2/U1/U1/NZVC0__211_carry_i_6_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.776 r  U1/U2/U1/U1/NZVC0__211_carry/CO[3]
                         net (fo=1, routed)           0.000    18.776    U1/U2/U1/U1/NZVC0__211_carry_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.890 r  U1/U2/U1/U1/NZVC0__211_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.890    U1/U2/U1/U1/NZVC0__211_carry__0_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.161 r  U1/U2/U1/U1/NZVC0__211_carry__1/CO[0]
                         net (fo=2, routed)           0.319    19.480    U1/U2/U2/sel0[0]
    SLICE_X43Y42         LUT5 (Prop_lut5_I2_O)        0.373    19.853 r  U1/U2/U2/B[0]_i_1_comp/O
                         net (fo=4, routed)           0.457    20.309    U1/U2/U1/B_reg[7]_2[0]
    SLICE_X44Y41         FDCE                                         r  U1/U2/U1/MAR_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.447    14.788    U1/U2/U1/CLK
    SLICE_X44Y41         FDCE                                         r  U1/U2/U1/MAR_reg[0]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X44Y41         FDCE (Setup_fdce_C_D)       -0.069    14.944    U1/U2/U1/MAR_reg[0]
  -------------------------------------------------------------------
                         required time                         14.944    
                         arrival time                         -20.309    
  -------------------------------------------------------------------
                         slack                                 -5.365    

Slack (VIOLATED) :        -5.337ns  (required time - arrival time)
  Source:                 U1/U2/U1/PC_reg[7]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/U2/U1/PC_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.310ns  (logic 9.289ns (60.671%)  route 6.021ns (39.329%))
  Logic Levels:           32  (CARRY4=21 LUT3=1 LUT5=7 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.562     5.083    U1/U2/U1/CLK
    SLICE_X43Y37         FDCE                                         r  U1/U2/U1/PC_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDCE (Prop_fdce_C_Q)         0.456     5.539 f  U1/U2/U1/PC_reg[7]_replica/Q
                         net (fo=5, routed)           0.845     6.384    U1/U2/U1/U1/PC_reg[7]_0[7]_repN_alias
    SLICE_X42Y35         LUT6 (Prop_lut6_I0_O)        0.124     6.508 f  U1/U2/U1/U1/NZVC0__7_carry_i_10/O
                         net (fo=2, routed)           0.176     6.684    U1/U2/U1/U1/NZVC0__7_carry_i_10_n_0
    SLICE_X42Y35         LUT6 (Prop_lut6_I3_O)        0.124     6.808 r  U1/U2/U1/U1/B[7]_i_3/O
                         net (fo=7, routed)           0.423     7.231    U1/U2/U1/U1/B_reg[6]_0
    SLICE_X40Y35         LUT5 (Prop_lut5_I1_O)        0.124     7.355 r  U1/U2/U1/U1/NZVC0__7_carry_i_9/O
                         net (fo=1, routed)           0.000     7.355    U1/U2/U1/U1/NZVC0__7_carry_i_9_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.887 r  U1/U2/U1/U1/NZVC0__7_carry/CO[3]
                         net (fo=1, routed)           0.000     7.887    U1/U2/U1/U1/NZVC0__7_carry_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.001 r  U1/U2/U1/U1/NZVC0__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.001    U1/U2/U1/U1/NZVC0__7_carry__0_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.272 r  U1/U2/U1/U1/NZVC0__7_carry__1/CO[0]
                         net (fo=12, routed)          0.647     8.919    U1/U2/U1/U1/CO[0]
    SLICE_X41Y36         LUT5 (Prop_lut5_I0_O)        0.373     9.292 r  U1/U2/U1/U1/B[5]_i_16/O
                         net (fo=1, routed)           0.000     9.292    U1/U2/U1/U1/B[5]_i_16_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.842 r  U1/U2/U1/U1/B_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.842    U1/U2/U1/U1/B_reg[5]_i_8_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.956 r  U1/U2/U1/U1/B_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.956    U1/U2/U1/U1/B_reg[5]_i_5_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.113 r  U1/U2/U1/U1/B_reg[5]_i_4/CO[1]
                         net (fo=12, routed)          0.634    10.747    U1/U2/U1/U1/sel0[4]
    SLICE_X39Y37         LUT5 (Prop_lut5_I0_O)        0.329    11.076 r  U1/U2/U1/U1/NZVC0__211_carry_i_41/O
                         net (fo=1, routed)           0.000    11.076    U1/U2/U1/U1/NZVC0__211_carry_i_41_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.626 r  U1/U2/U1/U1/NZVC0__211_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.626    U1/U2/U1/U1/NZVC0__211_carry_i_29_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.740 r  U1/U2/U1/U1/B_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.740    U1/U2/U1/U1/B_reg[4]_i_5_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.897 r  U1/U2/U1/U1/B_reg[4]_i_4/CO[1]
                         net (fo=12, routed)          0.639    12.536    U1/U2/U1/U1/sel0[3]
    SLICE_X40Y38         LUT5 (Prop_lut5_I0_O)        0.329    12.865 r  U1/U2/U1/U1/NZVC0__211_carry_i_37/O
                         net (fo=1, routed)           0.000    12.865    U1/U2/U1/U1/NZVC0__211_carry_i_37_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.415 r  U1/U2/U1/U1/NZVC0__211_carry_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.415    U1/U2/U1/U1/NZVC0__211_carry_i_20_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.529 r  U1/U2/U1/U1/NZVC0__211_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    13.529    U1/U2/U1/U1/NZVC0__211_carry_i_17_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.686 r  U1/U2/U1/U1/B_reg[3]_i_4/CO[1]
                         net (fo=12, routed)          0.642    14.328    U1/U2/U1/U1/sel0[2]
    SLICE_X42Y40         LUT5 (Prop_lut5_I0_O)        0.329    14.657 r  U1/U2/U1/U1/NZVC0__211_carry_i_28/O
                         net (fo=1, routed)           0.000    14.657    U1/U2/U1/U1/NZVC0__211_carry_i_28_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.190 r  U1/U2/U1/U1/NZVC0__211_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    15.190    U1/U2/U1/U1/NZVC0__211_carry_i_12_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.307 r  U1/U2/U1/U1/NZVC0__211_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.307    U1/U2/U1/U1/NZVC0__211_carry_i_9_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.464 r  U1/U2/U1/U1/NZVC0__211_carry_i_8/CO[1]
                         net (fo=12, routed)          0.626    16.089    U1/U2/U1/U1/sel0[1]
    SLICE_X41Y41         LUT5 (Prop_lut5_I0_O)        0.332    16.421 r  U1/U2/U1/U1/NZVC0__211_carry_i_16/O
                         net (fo=1, routed)           0.000    16.421    U1/U2/U1/U1/NZVC0__211_carry_i_16_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.971 r  U1/U2/U1/U1/NZVC0__211_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.971    U1/U2/U1/U1/NZVC0__211_carry_i_2_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.085 r  U1/U2/U1/U1/NZVC0__211_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.085    U1/U2/U1/U1/NZVC0__211_carry__0_i_1_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.242 r  U1/U2/U1/U1/NZVC0__211_carry_i_1/CO[1]
                         net (fo=12, routed)          0.654    17.897    U1/U2/U1/U1/B_reg[7][0]
    SLICE_X40Y41         LUT3 (Prop_lut3_I0_O)        0.329    18.226 r  U1/U2/U1/U1/NZVC0__211_carry_i_6/O
                         net (fo=1, routed)           0.000    18.226    U1/U2/U1/U1/NZVC0__211_carry_i_6_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.776 r  U1/U2/U1/U1/NZVC0__211_carry/CO[3]
                         net (fo=1, routed)           0.000    18.776    U1/U2/U1/U1/NZVC0__211_carry_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.890 r  U1/U2/U1/U1/NZVC0__211_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.890    U1/U2/U1/U1/NZVC0__211_carry__0_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.161 r  U1/U2/U1/U1/NZVC0__211_carry__1/CO[0]
                         net (fo=2, routed)           0.443    19.604    U1/U2/U2/sel0[0]
    SLICE_X43Y42         LUT6 (Prop_lut6_I5_O)        0.373    19.977 r  U1/U2/U2/B[0]_i_2/O
                         net (fo=1, routed)           0.292    20.270    U1/U2/U2/B[0]_i_2_n_0
    SLICE_X43Y41         LUT5 (Prop_lut5_I0_O)        0.124    20.394 r  U1/U2/U2/PC[0]_i_1/O
                         net (fo=1, routed)           0.000    20.394    U1/U2/U1/PC_reg[6]_0[0]
    SLICE_X43Y41         FDCE                                         r  U1/U2/U1/PC_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.446    14.787    U1/U2/U1/CLK
    SLICE_X43Y41         FDCE                                         r  U1/U2/U1/PC_reg[0]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X43Y41         FDCE (Setup_fdce_C_D)        0.031    15.057    U1/U2/U1/PC_reg[0]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                         -20.394    
  -------------------------------------------------------------------
                         slack                                 -5.337    

Slack (VIOLATED) :        -5.276ns  (required time - arrival time)
  Source:                 U1/U2/U1/PC_reg[7]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/U2/U1/IR_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.137ns  (logic 9.165ns (60.546%)  route 5.972ns (39.454%))
  Logic Levels:           31  (CARRY4=21 LUT3=1 LUT5=7 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.562     5.083    U1/U2/U1/CLK
    SLICE_X43Y37         FDCE                                         r  U1/U2/U1/PC_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDCE (Prop_fdce_C_Q)         0.456     5.539 f  U1/U2/U1/PC_reg[7]_replica/Q
                         net (fo=5, routed)           0.845     6.384    U1/U2/U1/U1/PC_reg[7]_0[7]_repN_alias
    SLICE_X42Y35         LUT6 (Prop_lut6_I0_O)        0.124     6.508 f  U1/U2/U1/U1/NZVC0__7_carry_i_10/O
                         net (fo=2, routed)           0.176     6.684    U1/U2/U1/U1/NZVC0__7_carry_i_10_n_0
    SLICE_X42Y35         LUT6 (Prop_lut6_I3_O)        0.124     6.808 r  U1/U2/U1/U1/B[7]_i_3/O
                         net (fo=7, routed)           0.423     7.231    U1/U2/U1/U1/B_reg[6]_0
    SLICE_X40Y35         LUT5 (Prop_lut5_I1_O)        0.124     7.355 r  U1/U2/U1/U1/NZVC0__7_carry_i_9/O
                         net (fo=1, routed)           0.000     7.355    U1/U2/U1/U1/NZVC0__7_carry_i_9_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.887 r  U1/U2/U1/U1/NZVC0__7_carry/CO[3]
                         net (fo=1, routed)           0.000     7.887    U1/U2/U1/U1/NZVC0__7_carry_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.001 r  U1/U2/U1/U1/NZVC0__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.001    U1/U2/U1/U1/NZVC0__7_carry__0_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.272 r  U1/U2/U1/U1/NZVC0__7_carry__1/CO[0]
                         net (fo=12, routed)          0.647     8.919    U1/U2/U1/U1/CO[0]
    SLICE_X41Y36         LUT5 (Prop_lut5_I0_O)        0.373     9.292 r  U1/U2/U1/U1/B[5]_i_16/O
                         net (fo=1, routed)           0.000     9.292    U1/U2/U1/U1/B[5]_i_16_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.842 r  U1/U2/U1/U1/B_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.842    U1/U2/U1/U1/B_reg[5]_i_8_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.956 r  U1/U2/U1/U1/B_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.956    U1/U2/U1/U1/B_reg[5]_i_5_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.113 r  U1/U2/U1/U1/B_reg[5]_i_4/CO[1]
                         net (fo=12, routed)          0.634    10.747    U1/U2/U1/U1/sel0[4]
    SLICE_X39Y37         LUT5 (Prop_lut5_I0_O)        0.329    11.076 r  U1/U2/U1/U1/NZVC0__211_carry_i_41/O
                         net (fo=1, routed)           0.000    11.076    U1/U2/U1/U1/NZVC0__211_carry_i_41_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.626 r  U1/U2/U1/U1/NZVC0__211_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.626    U1/U2/U1/U1/NZVC0__211_carry_i_29_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.740 r  U1/U2/U1/U1/B_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.740    U1/U2/U1/U1/B_reg[4]_i_5_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.897 r  U1/U2/U1/U1/B_reg[4]_i_4/CO[1]
                         net (fo=12, routed)          0.639    12.536    U1/U2/U1/U1/sel0[3]
    SLICE_X40Y38         LUT5 (Prop_lut5_I0_O)        0.329    12.865 r  U1/U2/U1/U1/NZVC0__211_carry_i_37/O
                         net (fo=1, routed)           0.000    12.865    U1/U2/U1/U1/NZVC0__211_carry_i_37_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.415 r  U1/U2/U1/U1/NZVC0__211_carry_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.415    U1/U2/U1/U1/NZVC0__211_carry_i_20_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.529 r  U1/U2/U1/U1/NZVC0__211_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    13.529    U1/U2/U1/U1/NZVC0__211_carry_i_17_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.686 r  U1/U2/U1/U1/B_reg[3]_i_4/CO[1]
                         net (fo=12, routed)          0.642    14.328    U1/U2/U1/U1/sel0[2]
    SLICE_X42Y40         LUT5 (Prop_lut5_I0_O)        0.329    14.657 r  U1/U2/U1/U1/NZVC0__211_carry_i_28/O
                         net (fo=1, routed)           0.000    14.657    U1/U2/U1/U1/NZVC0__211_carry_i_28_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.190 r  U1/U2/U1/U1/NZVC0__211_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    15.190    U1/U2/U1/U1/NZVC0__211_carry_i_12_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.307 r  U1/U2/U1/U1/NZVC0__211_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.307    U1/U2/U1/U1/NZVC0__211_carry_i_9_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.464 r  U1/U2/U1/U1/NZVC0__211_carry_i_8/CO[1]
                         net (fo=12, routed)          0.626    16.089    U1/U2/U1/U1/sel0[1]
    SLICE_X41Y41         LUT5 (Prop_lut5_I0_O)        0.332    16.421 r  U1/U2/U1/U1/NZVC0__211_carry_i_16/O
                         net (fo=1, routed)           0.000    16.421    U1/U2/U1/U1/NZVC0__211_carry_i_16_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.971 r  U1/U2/U1/U1/NZVC0__211_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.971    U1/U2/U1/U1/NZVC0__211_carry_i_2_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.085 r  U1/U2/U1/U1/NZVC0__211_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.085    U1/U2/U1/U1/NZVC0__211_carry__0_i_1_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.242 r  U1/U2/U1/U1/NZVC0__211_carry_i_1/CO[1]
                         net (fo=12, routed)          0.654    17.897    U1/U2/U1/U1/B_reg[7][0]
    SLICE_X40Y41         LUT3 (Prop_lut3_I0_O)        0.329    18.226 r  U1/U2/U1/U1/NZVC0__211_carry_i_6/O
                         net (fo=1, routed)           0.000    18.226    U1/U2/U1/U1/NZVC0__211_carry_i_6_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.776 r  U1/U2/U1/U1/NZVC0__211_carry/CO[3]
                         net (fo=1, routed)           0.000    18.776    U1/U2/U1/U1/NZVC0__211_carry_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.890 r  U1/U2/U1/U1/NZVC0__211_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.890    U1/U2/U1/U1/NZVC0__211_carry__0_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.161 r  U1/U2/U1/U1/NZVC0__211_carry__1/CO[0]
                         net (fo=2, routed)           0.319    19.480    U1/U2/U2/sel0[0]
    SLICE_X43Y42         LUT5 (Prop_lut5_I2_O)        0.373    19.853 r  U1/U2/U2/B[0]_i_1_comp/O
                         net (fo=4, routed)           0.368    20.220    U1/U2/U1/B_reg[7]_2[0]
    SLICE_X41Y41         FDCE                                         r  U1/U2/U1/IR_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.446    14.787    U1/U2/U1/CLK
    SLICE_X41Y41         FDCE                                         r  U1/U2/U1/IR_reg[0]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X41Y41         FDCE (Setup_fdce_C_D)       -0.081    14.945    U1/U2/U1/IR_reg[0]
  -------------------------------------------------------------------
                         required time                         14.945    
                         arrival time                         -20.220    
  -------------------------------------------------------------------
                         slack                                 -5.276    

Slack (VIOLATED) :        -5.238ns  (required time - arrival time)
  Source:                 U1/U2/U1/PC_reg[7]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/U2/U1/A_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.135ns  (logic 9.165ns (60.555%)  route 5.970ns (39.445%))
  Logic Levels:           31  (CARRY4=21 LUT3=1 LUT5=7 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.562     5.083    U1/U2/U1/CLK
    SLICE_X43Y37         FDCE                                         r  U1/U2/U1/PC_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDCE (Prop_fdce_C_Q)         0.456     5.539 f  U1/U2/U1/PC_reg[7]_replica/Q
                         net (fo=5, routed)           0.845     6.384    U1/U2/U1/U1/PC_reg[7]_0[7]_repN_alias
    SLICE_X42Y35         LUT6 (Prop_lut6_I0_O)        0.124     6.508 f  U1/U2/U1/U1/NZVC0__7_carry_i_10/O
                         net (fo=2, routed)           0.176     6.684    U1/U2/U1/U1/NZVC0__7_carry_i_10_n_0
    SLICE_X42Y35         LUT6 (Prop_lut6_I3_O)        0.124     6.808 r  U1/U2/U1/U1/B[7]_i_3/O
                         net (fo=7, routed)           0.423     7.231    U1/U2/U1/U1/B_reg[6]_0
    SLICE_X40Y35         LUT5 (Prop_lut5_I1_O)        0.124     7.355 r  U1/U2/U1/U1/NZVC0__7_carry_i_9/O
                         net (fo=1, routed)           0.000     7.355    U1/U2/U1/U1/NZVC0__7_carry_i_9_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.887 r  U1/U2/U1/U1/NZVC0__7_carry/CO[3]
                         net (fo=1, routed)           0.000     7.887    U1/U2/U1/U1/NZVC0__7_carry_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.001 r  U1/U2/U1/U1/NZVC0__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.001    U1/U2/U1/U1/NZVC0__7_carry__0_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.272 r  U1/U2/U1/U1/NZVC0__7_carry__1/CO[0]
                         net (fo=12, routed)          0.647     8.919    U1/U2/U1/U1/CO[0]
    SLICE_X41Y36         LUT5 (Prop_lut5_I0_O)        0.373     9.292 r  U1/U2/U1/U1/B[5]_i_16/O
                         net (fo=1, routed)           0.000     9.292    U1/U2/U1/U1/B[5]_i_16_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.842 r  U1/U2/U1/U1/B_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.842    U1/U2/U1/U1/B_reg[5]_i_8_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.956 r  U1/U2/U1/U1/B_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.956    U1/U2/U1/U1/B_reg[5]_i_5_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.113 r  U1/U2/U1/U1/B_reg[5]_i_4/CO[1]
                         net (fo=12, routed)          0.634    10.747    U1/U2/U1/U1/sel0[4]
    SLICE_X39Y37         LUT5 (Prop_lut5_I0_O)        0.329    11.076 r  U1/U2/U1/U1/NZVC0__211_carry_i_41/O
                         net (fo=1, routed)           0.000    11.076    U1/U2/U1/U1/NZVC0__211_carry_i_41_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.626 r  U1/U2/U1/U1/NZVC0__211_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.626    U1/U2/U1/U1/NZVC0__211_carry_i_29_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.740 r  U1/U2/U1/U1/B_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.740    U1/U2/U1/U1/B_reg[4]_i_5_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.897 r  U1/U2/U1/U1/B_reg[4]_i_4/CO[1]
                         net (fo=12, routed)          0.639    12.536    U1/U2/U1/U1/sel0[3]
    SLICE_X40Y38         LUT5 (Prop_lut5_I0_O)        0.329    12.865 r  U1/U2/U1/U1/NZVC0__211_carry_i_37/O
                         net (fo=1, routed)           0.000    12.865    U1/U2/U1/U1/NZVC0__211_carry_i_37_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.415 r  U1/U2/U1/U1/NZVC0__211_carry_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.415    U1/U2/U1/U1/NZVC0__211_carry_i_20_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.529 r  U1/U2/U1/U1/NZVC0__211_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    13.529    U1/U2/U1/U1/NZVC0__211_carry_i_17_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.686 r  U1/U2/U1/U1/B_reg[3]_i_4/CO[1]
                         net (fo=12, routed)          0.642    14.328    U1/U2/U1/U1/sel0[2]
    SLICE_X42Y40         LUT5 (Prop_lut5_I0_O)        0.329    14.657 r  U1/U2/U1/U1/NZVC0__211_carry_i_28/O
                         net (fo=1, routed)           0.000    14.657    U1/U2/U1/U1/NZVC0__211_carry_i_28_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.190 r  U1/U2/U1/U1/NZVC0__211_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    15.190    U1/U2/U1/U1/NZVC0__211_carry_i_12_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.307 r  U1/U2/U1/U1/NZVC0__211_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.307    U1/U2/U1/U1/NZVC0__211_carry_i_9_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.464 r  U1/U2/U1/U1/NZVC0__211_carry_i_8/CO[1]
                         net (fo=12, routed)          0.626    16.089    U1/U2/U1/U1/sel0[1]
    SLICE_X41Y41         LUT5 (Prop_lut5_I0_O)        0.332    16.421 r  U1/U2/U1/U1/NZVC0__211_carry_i_16/O
                         net (fo=1, routed)           0.000    16.421    U1/U2/U1/U1/NZVC0__211_carry_i_16_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.971 r  U1/U2/U1/U1/NZVC0__211_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.971    U1/U2/U1/U1/NZVC0__211_carry_i_2_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.085 r  U1/U2/U1/U1/NZVC0__211_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.085    U1/U2/U1/U1/NZVC0__211_carry__0_i_1_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.242 r  U1/U2/U1/U1/NZVC0__211_carry_i_1/CO[1]
                         net (fo=12, routed)          0.654    17.897    U1/U2/U1/U1/B_reg[7][0]
    SLICE_X40Y41         LUT3 (Prop_lut3_I0_O)        0.329    18.226 r  U1/U2/U1/U1/NZVC0__211_carry_i_6/O
                         net (fo=1, routed)           0.000    18.226    U1/U2/U1/U1/NZVC0__211_carry_i_6_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.776 r  U1/U2/U1/U1/NZVC0__211_carry/CO[3]
                         net (fo=1, routed)           0.000    18.776    U1/U2/U1/U1/NZVC0__211_carry_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.890 r  U1/U2/U1/U1/NZVC0__211_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.890    U1/U2/U1/U1/NZVC0__211_carry__0_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.161 r  U1/U2/U1/U1/NZVC0__211_carry__1/CO[0]
                         net (fo=2, routed)           0.319    19.480    U1/U2/U2/sel0[0]
    SLICE_X43Y42         LUT5 (Prop_lut5_I2_O)        0.373    19.853 r  U1/U2/U2/B[0]_i_1_comp/O
                         net (fo=4, routed)           0.366    20.218    U1/U2/U1/B_reg[7]_2[0]
    SLICE_X43Y43         FDCE                                         r  U1/U2/U1/A_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.447    14.788    U1/U2/U1/CLK
    SLICE_X43Y43         FDCE                                         r  U1/U2/U1/A_reg[0]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X43Y43         FDCE (Setup_fdce_C_D)       -0.047    14.980    U1/U2/U1/A_reg[0]
  -------------------------------------------------------------------
                         required time                         14.980    
                         arrival time                         -20.218    
  -------------------------------------------------------------------
                         slack                                 -5.238    

Slack (VIOLATED) :        -4.120ns  (required time - arrival time)
  Source:                 U1/U2/U1/PC_reg[7]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/U2/U1/B_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.997ns  (logic 7.981ns (57.019%)  route 6.016ns (42.981%))
  Logic Levels:           28  (CARRY4=18 LUT5=6 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.562     5.083    U1/U2/U1/CLK
    SLICE_X43Y37         FDCE                                         r  U1/U2/U1/PC_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDCE (Prop_fdce_C_Q)         0.456     5.539 f  U1/U2/U1/PC_reg[7]_replica/Q
                         net (fo=5, routed)           0.845     6.384    U1/U2/U1/U1/PC_reg[7]_0[7]_repN_alias
    SLICE_X42Y35         LUT6 (Prop_lut6_I0_O)        0.124     6.508 f  U1/U2/U1/U1/NZVC0__7_carry_i_10/O
                         net (fo=2, routed)           0.176     6.684    U1/U2/U1/U1/NZVC0__7_carry_i_10_n_0
    SLICE_X42Y35         LUT6 (Prop_lut6_I3_O)        0.124     6.808 r  U1/U2/U1/U1/B[7]_i_3/O
                         net (fo=7, routed)           0.423     7.231    U1/U2/U1/U1/B_reg[6]_0
    SLICE_X40Y35         LUT5 (Prop_lut5_I1_O)        0.124     7.355 r  U1/U2/U1/U1/NZVC0__7_carry_i_9/O
                         net (fo=1, routed)           0.000     7.355    U1/U2/U1/U1/NZVC0__7_carry_i_9_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.887 r  U1/U2/U1/U1/NZVC0__7_carry/CO[3]
                         net (fo=1, routed)           0.000     7.887    U1/U2/U1/U1/NZVC0__7_carry_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.001 r  U1/U2/U1/U1/NZVC0__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.001    U1/U2/U1/U1/NZVC0__7_carry__0_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.272 r  U1/U2/U1/U1/NZVC0__7_carry__1/CO[0]
                         net (fo=12, routed)          0.647     8.919    U1/U2/U1/U1/CO[0]
    SLICE_X41Y36         LUT5 (Prop_lut5_I0_O)        0.373     9.292 r  U1/U2/U1/U1/B[5]_i_16/O
                         net (fo=1, routed)           0.000     9.292    U1/U2/U1/U1/B[5]_i_16_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.842 r  U1/U2/U1/U1/B_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.842    U1/U2/U1/U1/B_reg[5]_i_8_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.956 r  U1/U2/U1/U1/B_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.956    U1/U2/U1/U1/B_reg[5]_i_5_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.113 r  U1/U2/U1/U1/B_reg[5]_i_4/CO[1]
                         net (fo=12, routed)          0.634    10.747    U1/U2/U1/U1/sel0[4]
    SLICE_X39Y37         LUT5 (Prop_lut5_I0_O)        0.329    11.076 r  U1/U2/U1/U1/NZVC0__211_carry_i_41/O
                         net (fo=1, routed)           0.000    11.076    U1/U2/U1/U1/NZVC0__211_carry_i_41_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.626 r  U1/U2/U1/U1/NZVC0__211_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.626    U1/U2/U1/U1/NZVC0__211_carry_i_29_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.740 r  U1/U2/U1/U1/B_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.740    U1/U2/U1/U1/B_reg[4]_i_5_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.897 r  U1/U2/U1/U1/B_reg[4]_i_4/CO[1]
                         net (fo=12, routed)          0.639    12.536    U1/U2/U1/U1/sel0[3]
    SLICE_X40Y38         LUT5 (Prop_lut5_I0_O)        0.329    12.865 r  U1/U2/U1/U1/NZVC0__211_carry_i_37/O
                         net (fo=1, routed)           0.000    12.865    U1/U2/U1/U1/NZVC0__211_carry_i_37_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.415 r  U1/U2/U1/U1/NZVC0__211_carry_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.415    U1/U2/U1/U1/NZVC0__211_carry_i_20_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.529 r  U1/U2/U1/U1/NZVC0__211_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    13.529    U1/U2/U1/U1/NZVC0__211_carry_i_17_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.686 r  U1/U2/U1/U1/B_reg[3]_i_4/CO[1]
                         net (fo=12, routed)          0.642    14.328    U1/U2/U1/U1/sel0[2]
    SLICE_X42Y40         LUT5 (Prop_lut5_I0_O)        0.329    14.657 r  U1/U2/U1/U1/NZVC0__211_carry_i_28/O
                         net (fo=1, routed)           0.000    14.657    U1/U2/U1/U1/NZVC0__211_carry_i_28_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.190 r  U1/U2/U1/U1/NZVC0__211_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    15.190    U1/U2/U1/U1/NZVC0__211_carry_i_12_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.307 r  U1/U2/U1/U1/NZVC0__211_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.307    U1/U2/U1/U1/NZVC0__211_carry_i_9_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.464 r  U1/U2/U1/U1/NZVC0__211_carry_i_8/CO[1]
                         net (fo=12, routed)          0.626    16.089    U1/U2/U1/U1/sel0[1]
    SLICE_X41Y41         LUT5 (Prop_lut5_I0_O)        0.332    16.421 r  U1/U2/U1/U1/NZVC0__211_carry_i_16/O
                         net (fo=1, routed)           0.000    16.421    U1/U2/U1/U1/NZVC0__211_carry_i_16_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.971 r  U1/U2/U1/U1/NZVC0__211_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.971    U1/U2/U1/U1/NZVC0__211_carry_i_2_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.085 r  U1/U2/U1/U1/NZVC0__211_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.085    U1/U2/U1/U1/NZVC0__211_carry__0_i_1_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.242 r  U1/U2/U1/U1/NZVC0__211_carry_i_1/CO[1]
                         net (fo=12, routed)          0.347    17.589    U1/U2/U2/sel0[1]
    SLICE_X42Y43         LUT6 (Prop_lut6_I1_O)        0.329    17.918 r  U1/U2/U2/B[1]_i_2/O
                         net (fo=2, routed)           0.183    18.101    U1/U2/U2/B[1]_i_2_n_0
    SLICE_X42Y43         LUT6 (Prop_lut6_I0_O)        0.124    18.225 r  U1/U2/U2/B[1]_i_1/O
                         net (fo=4, routed)           0.855    19.080    U1/U2/U1/B_reg[7]_2[1]
    SLICE_X40Y35         FDCE                                         r  U1/U2/U1/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.442    14.783    U1/U2/U1/CLK
    SLICE_X40Y35         FDCE                                         r  U1/U2/U1/B_reg[1]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X40Y35         FDCE (Setup_fdce_C_D)       -0.061    14.961    U1/U2/U1/B_reg[1]
  -------------------------------------------------------------------
                         required time                         14.961    
                         arrival time                         -19.080    
  -------------------------------------------------------------------
                         slack                                 -4.120    

Slack (VIOLATED) :        -3.682ns  (required time - arrival time)
  Source:                 U1/U2/U1/PC_reg[7]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/U2/U1/A_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.545ns  (logic 7.981ns (58.922%)  route 5.564ns (41.078%))
  Logic Levels:           28  (CARRY4=18 LUT5=6 LUT6=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.562     5.083    U1/U2/U1/CLK
    SLICE_X43Y37         FDCE                                         r  U1/U2/U1/PC_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDCE (Prop_fdce_C_Q)         0.456     5.539 f  U1/U2/U1/PC_reg[7]_replica/Q
                         net (fo=5, routed)           0.845     6.384    U1/U2/U1/U1/PC_reg[7]_0[7]_repN_alias
    SLICE_X42Y35         LUT6 (Prop_lut6_I0_O)        0.124     6.508 f  U1/U2/U1/U1/NZVC0__7_carry_i_10/O
                         net (fo=2, routed)           0.176     6.684    U1/U2/U1/U1/NZVC0__7_carry_i_10_n_0
    SLICE_X42Y35         LUT6 (Prop_lut6_I3_O)        0.124     6.808 r  U1/U2/U1/U1/B[7]_i_3/O
                         net (fo=7, routed)           0.423     7.231    U1/U2/U1/U1/B_reg[6]_0
    SLICE_X40Y35         LUT5 (Prop_lut5_I1_O)        0.124     7.355 r  U1/U2/U1/U1/NZVC0__7_carry_i_9/O
                         net (fo=1, routed)           0.000     7.355    U1/U2/U1/U1/NZVC0__7_carry_i_9_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.887 r  U1/U2/U1/U1/NZVC0__7_carry/CO[3]
                         net (fo=1, routed)           0.000     7.887    U1/U2/U1/U1/NZVC0__7_carry_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.001 r  U1/U2/U1/U1/NZVC0__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.001    U1/U2/U1/U1/NZVC0__7_carry__0_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.272 r  U1/U2/U1/U1/NZVC0__7_carry__1/CO[0]
                         net (fo=12, routed)          0.647     8.919    U1/U2/U1/U1/CO[0]
    SLICE_X41Y36         LUT5 (Prop_lut5_I0_O)        0.373     9.292 r  U1/U2/U1/U1/B[5]_i_16/O
                         net (fo=1, routed)           0.000     9.292    U1/U2/U1/U1/B[5]_i_16_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.842 r  U1/U2/U1/U1/B_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.842    U1/U2/U1/U1/B_reg[5]_i_8_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.956 r  U1/U2/U1/U1/B_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.956    U1/U2/U1/U1/B_reg[5]_i_5_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.113 r  U1/U2/U1/U1/B_reg[5]_i_4/CO[1]
                         net (fo=12, routed)          0.634    10.747    U1/U2/U1/U1/sel0[4]
    SLICE_X39Y37         LUT5 (Prop_lut5_I0_O)        0.329    11.076 r  U1/U2/U1/U1/NZVC0__211_carry_i_41/O
                         net (fo=1, routed)           0.000    11.076    U1/U2/U1/U1/NZVC0__211_carry_i_41_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.626 r  U1/U2/U1/U1/NZVC0__211_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.626    U1/U2/U1/U1/NZVC0__211_carry_i_29_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.740 r  U1/U2/U1/U1/B_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.740    U1/U2/U1/U1/B_reg[4]_i_5_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.897 r  U1/U2/U1/U1/B_reg[4]_i_4/CO[1]
                         net (fo=12, routed)          0.639    12.536    U1/U2/U1/U1/sel0[3]
    SLICE_X40Y38         LUT5 (Prop_lut5_I0_O)        0.329    12.865 r  U1/U2/U1/U1/NZVC0__211_carry_i_37/O
                         net (fo=1, routed)           0.000    12.865    U1/U2/U1/U1/NZVC0__211_carry_i_37_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.415 r  U1/U2/U1/U1/NZVC0__211_carry_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.415    U1/U2/U1/U1/NZVC0__211_carry_i_20_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.529 r  U1/U2/U1/U1/NZVC0__211_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    13.529    U1/U2/U1/U1/NZVC0__211_carry_i_17_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.686 r  U1/U2/U1/U1/B_reg[3]_i_4/CO[1]
                         net (fo=12, routed)          0.642    14.328    U1/U2/U1/U1/sel0[2]
    SLICE_X42Y40         LUT5 (Prop_lut5_I0_O)        0.329    14.657 r  U1/U2/U1/U1/NZVC0__211_carry_i_28/O
                         net (fo=1, routed)           0.000    14.657    U1/U2/U1/U1/NZVC0__211_carry_i_28_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.190 r  U1/U2/U1/U1/NZVC0__211_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    15.190    U1/U2/U1/U1/NZVC0__211_carry_i_12_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.307 r  U1/U2/U1/U1/NZVC0__211_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.307    U1/U2/U1/U1/NZVC0__211_carry_i_9_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.464 r  U1/U2/U1/U1/NZVC0__211_carry_i_8/CO[1]
                         net (fo=12, routed)          0.626    16.089    U1/U2/U1/U1/sel0[1]
    SLICE_X41Y41         LUT5 (Prop_lut5_I0_O)        0.332    16.421 r  U1/U2/U1/U1/NZVC0__211_carry_i_16/O
                         net (fo=1, routed)           0.000    16.421    U1/U2/U1/U1/NZVC0__211_carry_i_16_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.971 r  U1/U2/U1/U1/NZVC0__211_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.971    U1/U2/U1/U1/NZVC0__211_carry_i_2_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.085 r  U1/U2/U1/U1/NZVC0__211_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.085    U1/U2/U1/U1/NZVC0__211_carry__0_i_1_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.242 r  U1/U2/U1/U1/NZVC0__211_carry_i_1/CO[1]
                         net (fo=12, routed)          0.347    17.589    U1/U2/U2/sel0[1]
    SLICE_X42Y43         LUT6 (Prop_lut6_I1_O)        0.329    17.918 r  U1/U2/U2/B[1]_i_2/O
                         net (fo=2, routed)           0.183    18.101    U1/U2/U2/B[1]_i_2_n_0
    SLICE_X42Y43         LUT6 (Prop_lut6_I0_O)        0.124    18.225 r  U1/U2/U2/B[1]_i_1/O
                         net (fo=4, routed)           0.403    18.628    U1/U2/U1/B_reg[7]_2[1]
    SLICE_X43Y43         FDCE                                         r  U1/U2/U1/A_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.447    14.788    U1/U2/U1/CLK
    SLICE_X43Y43         FDCE                                         r  U1/U2/U1/A_reg[1]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X43Y43         FDCE (Setup_fdce_C_D)       -0.081    14.946    U1/U2/U1/A_reg[1]
  -------------------------------------------------------------------
                         required time                         14.946    
                         arrival time                         -18.628    
  -------------------------------------------------------------------
                         slack                                 -3.682    

Slack (VIOLATED) :        -3.585ns  (required time - arrival time)
  Source:                 U1/U2/U1/PC_reg[7]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/U2/U1/MAR_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.489ns  (logic 7.981ns (59.168%)  route 5.508ns (40.832%))
  Logic Levels:           28  (CARRY4=18 LUT5=6 LUT6=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.562     5.083    U1/U2/U1/CLK
    SLICE_X43Y37         FDCE                                         r  U1/U2/U1/PC_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDCE (Prop_fdce_C_Q)         0.456     5.539 f  U1/U2/U1/PC_reg[7]_replica/Q
                         net (fo=5, routed)           0.845     6.384    U1/U2/U1/U1/PC_reg[7]_0[7]_repN_alias
    SLICE_X42Y35         LUT6 (Prop_lut6_I0_O)        0.124     6.508 f  U1/U2/U1/U1/NZVC0__7_carry_i_10/O
                         net (fo=2, routed)           0.176     6.684    U1/U2/U1/U1/NZVC0__7_carry_i_10_n_0
    SLICE_X42Y35         LUT6 (Prop_lut6_I3_O)        0.124     6.808 r  U1/U2/U1/U1/B[7]_i_3/O
                         net (fo=7, routed)           0.423     7.231    U1/U2/U1/U1/B_reg[6]_0
    SLICE_X40Y35         LUT5 (Prop_lut5_I1_O)        0.124     7.355 r  U1/U2/U1/U1/NZVC0__7_carry_i_9/O
                         net (fo=1, routed)           0.000     7.355    U1/U2/U1/U1/NZVC0__7_carry_i_9_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.887 r  U1/U2/U1/U1/NZVC0__7_carry/CO[3]
                         net (fo=1, routed)           0.000     7.887    U1/U2/U1/U1/NZVC0__7_carry_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.001 r  U1/U2/U1/U1/NZVC0__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.001    U1/U2/U1/U1/NZVC0__7_carry__0_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.272 r  U1/U2/U1/U1/NZVC0__7_carry__1/CO[0]
                         net (fo=12, routed)          0.647     8.919    U1/U2/U1/U1/CO[0]
    SLICE_X41Y36         LUT5 (Prop_lut5_I0_O)        0.373     9.292 r  U1/U2/U1/U1/B[5]_i_16/O
                         net (fo=1, routed)           0.000     9.292    U1/U2/U1/U1/B[5]_i_16_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.842 r  U1/U2/U1/U1/B_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.842    U1/U2/U1/U1/B_reg[5]_i_8_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.956 r  U1/U2/U1/U1/B_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.956    U1/U2/U1/U1/B_reg[5]_i_5_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.113 r  U1/U2/U1/U1/B_reg[5]_i_4/CO[1]
                         net (fo=12, routed)          0.634    10.747    U1/U2/U1/U1/sel0[4]
    SLICE_X39Y37         LUT5 (Prop_lut5_I0_O)        0.329    11.076 r  U1/U2/U1/U1/NZVC0__211_carry_i_41/O
                         net (fo=1, routed)           0.000    11.076    U1/U2/U1/U1/NZVC0__211_carry_i_41_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.626 r  U1/U2/U1/U1/NZVC0__211_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.626    U1/U2/U1/U1/NZVC0__211_carry_i_29_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.740 r  U1/U2/U1/U1/B_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.740    U1/U2/U1/U1/B_reg[4]_i_5_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.897 r  U1/U2/U1/U1/B_reg[4]_i_4/CO[1]
                         net (fo=12, routed)          0.639    12.536    U1/U2/U1/U1/sel0[3]
    SLICE_X40Y38         LUT5 (Prop_lut5_I0_O)        0.329    12.865 r  U1/U2/U1/U1/NZVC0__211_carry_i_37/O
                         net (fo=1, routed)           0.000    12.865    U1/U2/U1/U1/NZVC0__211_carry_i_37_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.415 r  U1/U2/U1/U1/NZVC0__211_carry_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.415    U1/U2/U1/U1/NZVC0__211_carry_i_20_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.529 r  U1/U2/U1/U1/NZVC0__211_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    13.529    U1/U2/U1/U1/NZVC0__211_carry_i_17_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.686 r  U1/U2/U1/U1/B_reg[3]_i_4/CO[1]
                         net (fo=12, routed)          0.642    14.328    U1/U2/U1/U1/sel0[2]
    SLICE_X42Y40         LUT5 (Prop_lut5_I0_O)        0.329    14.657 r  U1/U2/U1/U1/NZVC0__211_carry_i_28/O
                         net (fo=1, routed)           0.000    14.657    U1/U2/U1/U1/NZVC0__211_carry_i_28_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.190 r  U1/U2/U1/U1/NZVC0__211_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    15.190    U1/U2/U1/U1/NZVC0__211_carry_i_12_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.307 r  U1/U2/U1/U1/NZVC0__211_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.307    U1/U2/U1/U1/NZVC0__211_carry_i_9_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.464 r  U1/U2/U1/U1/NZVC0__211_carry_i_8/CO[1]
                         net (fo=12, routed)          0.626    16.089    U1/U2/U1/U1/sel0[1]
    SLICE_X41Y41         LUT5 (Prop_lut5_I0_O)        0.332    16.421 r  U1/U2/U1/U1/NZVC0__211_carry_i_16/O
                         net (fo=1, routed)           0.000    16.421    U1/U2/U1/U1/NZVC0__211_carry_i_16_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.971 r  U1/U2/U1/U1/NZVC0__211_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.971    U1/U2/U1/U1/NZVC0__211_carry_i_2_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.085 r  U1/U2/U1/U1/NZVC0__211_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.085    U1/U2/U1/U1/NZVC0__211_carry__0_i_1_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.242 r  U1/U2/U1/U1/NZVC0__211_carry_i_1/CO[1]
                         net (fo=12, routed)          0.347    17.589    U1/U2/U2/sel0[1]
    SLICE_X42Y43         LUT6 (Prop_lut6_I1_O)        0.329    17.918 r  U1/U2/U2/B[1]_i_2/O
                         net (fo=2, routed)           0.183    18.101    U1/U2/U2/B[1]_i_2_n_0
    SLICE_X42Y43         LUT6 (Prop_lut6_I0_O)        0.124    18.225 r  U1/U2/U2/B[1]_i_1/O
                         net (fo=4, routed)           0.347    18.572    U1/U2/U1/B_reg[7]_2[1]
    SLICE_X41Y43         FDCE                                         r  U1/U2/U1/MAR_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.447    14.788    U1/U2/U1/CLK
    SLICE_X41Y43         FDCE                                         r  U1/U2/U1/MAR_reg[1]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X41Y43         FDCE (Setup_fdce_C_D)       -0.040    14.987    U1/U2/U1/MAR_reg[1]
  -------------------------------------------------------------------
                         required time                         14.987    
                         arrival time                         -18.572    
  -------------------------------------------------------------------
                         slack                                 -3.585    

Slack (VIOLATED) :        -3.306ns  (required time - arrival time)
  Source:                 U1/U2/U1/PC_reg[7]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/U2/U1/PC_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.268ns  (logic 7.981ns (60.152%)  route 5.287ns (39.848%))
  Logic Levels:           28  (CARRY4=18 LUT5=6 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.562     5.083    U1/U2/U1/CLK
    SLICE_X43Y37         FDCE                                         r  U1/U2/U1/PC_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDCE (Prop_fdce_C_Q)         0.456     5.539 f  U1/U2/U1/PC_reg[7]_replica/Q
                         net (fo=5, routed)           0.845     6.384    U1/U2/U1/U1/PC_reg[7]_0[7]_repN_alias
    SLICE_X42Y35         LUT6 (Prop_lut6_I0_O)        0.124     6.508 f  U1/U2/U1/U1/NZVC0__7_carry_i_10/O
                         net (fo=2, routed)           0.176     6.684    U1/U2/U1/U1/NZVC0__7_carry_i_10_n_0
    SLICE_X42Y35         LUT6 (Prop_lut6_I3_O)        0.124     6.808 r  U1/U2/U1/U1/B[7]_i_3/O
                         net (fo=7, routed)           0.423     7.231    U1/U2/U1/U1/B_reg[6]_0
    SLICE_X40Y35         LUT5 (Prop_lut5_I1_O)        0.124     7.355 r  U1/U2/U1/U1/NZVC0__7_carry_i_9/O
                         net (fo=1, routed)           0.000     7.355    U1/U2/U1/U1/NZVC0__7_carry_i_9_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.887 r  U1/U2/U1/U1/NZVC0__7_carry/CO[3]
                         net (fo=1, routed)           0.000     7.887    U1/U2/U1/U1/NZVC0__7_carry_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.001 r  U1/U2/U1/U1/NZVC0__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.001    U1/U2/U1/U1/NZVC0__7_carry__0_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.272 r  U1/U2/U1/U1/NZVC0__7_carry__1/CO[0]
                         net (fo=12, routed)          0.647     8.919    U1/U2/U1/U1/CO[0]
    SLICE_X41Y36         LUT5 (Prop_lut5_I0_O)        0.373     9.292 r  U1/U2/U1/U1/B[5]_i_16/O
                         net (fo=1, routed)           0.000     9.292    U1/U2/U1/U1/B[5]_i_16_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.842 r  U1/U2/U1/U1/B_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.842    U1/U2/U1/U1/B_reg[5]_i_8_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.956 r  U1/U2/U1/U1/B_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.956    U1/U2/U1/U1/B_reg[5]_i_5_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.113 r  U1/U2/U1/U1/B_reg[5]_i_4/CO[1]
                         net (fo=12, routed)          0.634    10.747    U1/U2/U1/U1/sel0[4]
    SLICE_X39Y37         LUT5 (Prop_lut5_I0_O)        0.329    11.076 r  U1/U2/U1/U1/NZVC0__211_carry_i_41/O
                         net (fo=1, routed)           0.000    11.076    U1/U2/U1/U1/NZVC0__211_carry_i_41_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.626 r  U1/U2/U1/U1/NZVC0__211_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.626    U1/U2/U1/U1/NZVC0__211_carry_i_29_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.740 r  U1/U2/U1/U1/B_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.740    U1/U2/U1/U1/B_reg[4]_i_5_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.897 r  U1/U2/U1/U1/B_reg[4]_i_4/CO[1]
                         net (fo=12, routed)          0.639    12.536    U1/U2/U1/U1/sel0[3]
    SLICE_X40Y38         LUT5 (Prop_lut5_I0_O)        0.329    12.865 r  U1/U2/U1/U1/NZVC0__211_carry_i_37/O
                         net (fo=1, routed)           0.000    12.865    U1/U2/U1/U1/NZVC0__211_carry_i_37_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.415 r  U1/U2/U1/U1/NZVC0__211_carry_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.415    U1/U2/U1/U1/NZVC0__211_carry_i_20_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.529 r  U1/U2/U1/U1/NZVC0__211_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    13.529    U1/U2/U1/U1/NZVC0__211_carry_i_17_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.686 r  U1/U2/U1/U1/B_reg[3]_i_4/CO[1]
                         net (fo=12, routed)          0.642    14.328    U1/U2/U1/U1/sel0[2]
    SLICE_X42Y40         LUT5 (Prop_lut5_I0_O)        0.329    14.657 r  U1/U2/U1/U1/NZVC0__211_carry_i_28/O
                         net (fo=1, routed)           0.000    14.657    U1/U2/U1/U1/NZVC0__211_carry_i_28_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.190 r  U1/U2/U1/U1/NZVC0__211_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    15.190    U1/U2/U1/U1/NZVC0__211_carry_i_12_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.307 r  U1/U2/U1/U1/NZVC0__211_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.307    U1/U2/U1/U1/NZVC0__211_carry_i_9_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.464 r  U1/U2/U1/U1/NZVC0__211_carry_i_8/CO[1]
                         net (fo=12, routed)          0.626    16.089    U1/U2/U1/U1/sel0[1]
    SLICE_X41Y41         LUT5 (Prop_lut5_I0_O)        0.332    16.421 r  U1/U2/U1/U1/NZVC0__211_carry_i_16/O
                         net (fo=1, routed)           0.000    16.421    U1/U2/U1/U1/NZVC0__211_carry_i_16_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.971 r  U1/U2/U1/U1/NZVC0__211_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.971    U1/U2/U1/U1/NZVC0__211_carry_i_2_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.085 r  U1/U2/U1/U1/NZVC0__211_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.085    U1/U2/U1/U1/NZVC0__211_carry__0_i_1_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.242 r  U1/U2/U1/U1/NZVC0__211_carry_i_1/CO[1]
                         net (fo=12, routed)          0.347    17.589    U1/U2/U2/sel0[1]
    SLICE_X42Y43         LUT6 (Prop_lut6_I1_O)        0.329    17.918 r  U1/U2/U2/B[1]_i_2/O
                         net (fo=2, routed)           0.309    18.227    U1/U2/U2/B[1]_i_2_n_0
    SLICE_X47Y43         LUT6 (Prop_lut6_I3_O)        0.124    18.351 r  U1/U2/U2/PC[1]_i_1/O
                         net (fo=1, routed)           0.000    18.351    U1/U2/U1/PC_reg[6]_0[1]
    SLICE_X47Y43         FDCE                                         r  U1/U2/U1/PC_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.448    14.789    U1/U2/U1/CLK
    SLICE_X47Y43         FDCE                                         r  U1/U2/U1/PC_reg[1]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X47Y43         FDCE (Setup_fdce_C_D)        0.031    15.045    U1/U2/U1/PC_reg[1]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                         -18.351    
  -------------------------------------------------------------------
                         slack                                 -3.306    

Slack (VIOLATED) :        -3.119ns  (required time - arrival time)
  Source:                 U1/U2/U1/PC_reg[7]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/U2/U1/IR_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.142ns  (logic 7.981ns (60.730%)  route 5.161ns (39.270%))
  Logic Levels:           28  (CARRY4=18 LUT5=6 LUT6=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.562     5.083    U1/U2/U1/CLK
    SLICE_X43Y37         FDCE                                         r  U1/U2/U1/PC_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDCE (Prop_fdce_C_Q)         0.456     5.539 f  U1/U2/U1/PC_reg[7]_replica/Q
                         net (fo=5, routed)           0.845     6.384    U1/U2/U1/U1/PC_reg[7]_0[7]_repN_alias
    SLICE_X42Y35         LUT6 (Prop_lut6_I0_O)        0.124     6.508 f  U1/U2/U1/U1/NZVC0__7_carry_i_10/O
                         net (fo=2, routed)           0.176     6.684    U1/U2/U1/U1/NZVC0__7_carry_i_10_n_0
    SLICE_X42Y35         LUT6 (Prop_lut6_I3_O)        0.124     6.808 r  U1/U2/U1/U1/B[7]_i_3/O
                         net (fo=7, routed)           0.423     7.231    U1/U2/U1/U1/B_reg[6]_0
    SLICE_X40Y35         LUT5 (Prop_lut5_I1_O)        0.124     7.355 r  U1/U2/U1/U1/NZVC0__7_carry_i_9/O
                         net (fo=1, routed)           0.000     7.355    U1/U2/U1/U1/NZVC0__7_carry_i_9_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.887 r  U1/U2/U1/U1/NZVC0__7_carry/CO[3]
                         net (fo=1, routed)           0.000     7.887    U1/U2/U1/U1/NZVC0__7_carry_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.001 r  U1/U2/U1/U1/NZVC0__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.001    U1/U2/U1/U1/NZVC0__7_carry__0_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.272 r  U1/U2/U1/U1/NZVC0__7_carry__1/CO[0]
                         net (fo=12, routed)          0.647     8.919    U1/U2/U1/U1/CO[0]
    SLICE_X41Y36         LUT5 (Prop_lut5_I0_O)        0.373     9.292 r  U1/U2/U1/U1/B[5]_i_16/O
                         net (fo=1, routed)           0.000     9.292    U1/U2/U1/U1/B[5]_i_16_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.842 r  U1/U2/U1/U1/B_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.842    U1/U2/U1/U1/B_reg[5]_i_8_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.956 r  U1/U2/U1/U1/B_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.956    U1/U2/U1/U1/B_reg[5]_i_5_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.113 r  U1/U2/U1/U1/B_reg[5]_i_4/CO[1]
                         net (fo=12, routed)          0.634    10.747    U1/U2/U1/U1/sel0[4]
    SLICE_X39Y37         LUT5 (Prop_lut5_I0_O)        0.329    11.076 r  U1/U2/U1/U1/NZVC0__211_carry_i_41/O
                         net (fo=1, routed)           0.000    11.076    U1/U2/U1/U1/NZVC0__211_carry_i_41_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.626 r  U1/U2/U1/U1/NZVC0__211_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.626    U1/U2/U1/U1/NZVC0__211_carry_i_29_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.740 r  U1/U2/U1/U1/B_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.740    U1/U2/U1/U1/B_reg[4]_i_5_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.897 r  U1/U2/U1/U1/B_reg[4]_i_4/CO[1]
                         net (fo=12, routed)          0.639    12.536    U1/U2/U1/U1/sel0[3]
    SLICE_X40Y38         LUT5 (Prop_lut5_I0_O)        0.329    12.865 r  U1/U2/U1/U1/NZVC0__211_carry_i_37/O
                         net (fo=1, routed)           0.000    12.865    U1/U2/U1/U1/NZVC0__211_carry_i_37_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.415 r  U1/U2/U1/U1/NZVC0__211_carry_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.415    U1/U2/U1/U1/NZVC0__211_carry_i_20_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.529 r  U1/U2/U1/U1/NZVC0__211_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    13.529    U1/U2/U1/U1/NZVC0__211_carry_i_17_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.686 r  U1/U2/U1/U1/B_reg[3]_i_4/CO[1]
                         net (fo=12, routed)          0.642    14.328    U1/U2/U1/U1/sel0[2]
    SLICE_X42Y40         LUT5 (Prop_lut5_I0_O)        0.329    14.657 r  U1/U2/U1/U1/NZVC0__211_carry_i_28/O
                         net (fo=1, routed)           0.000    14.657    U1/U2/U1/U1/NZVC0__211_carry_i_28_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.190 r  U1/U2/U1/U1/NZVC0__211_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    15.190    U1/U2/U1/U1/NZVC0__211_carry_i_12_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.307 r  U1/U2/U1/U1/NZVC0__211_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.307    U1/U2/U1/U1/NZVC0__211_carry_i_9_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.464 r  U1/U2/U1/U1/NZVC0__211_carry_i_8/CO[1]
                         net (fo=12, routed)          0.626    16.089    U1/U2/U1/U1/sel0[1]
    SLICE_X41Y41         LUT5 (Prop_lut5_I0_O)        0.332    16.421 r  U1/U2/U1/U1/NZVC0__211_carry_i_16/O
                         net (fo=1, routed)           0.000    16.421    U1/U2/U1/U1/NZVC0__211_carry_i_16_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.971 r  U1/U2/U1/U1/NZVC0__211_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.971    U1/U2/U1/U1/NZVC0__211_carry_i_2_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.085 r  U1/U2/U1/U1/NZVC0__211_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.085    U1/U2/U1/U1/NZVC0__211_carry__0_i_1_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.242 r  U1/U2/U1/U1/NZVC0__211_carry_i_1/CO[1]
                         net (fo=12, routed)          0.347    17.589    U1/U2/U2/sel0[1]
    SLICE_X42Y43         LUT6 (Prop_lut6_I1_O)        0.329    17.918 r  U1/U2/U2/B[1]_i_2/O
                         net (fo=2, routed)           0.183    18.101    U1/U2/U2/B[1]_i_2_n_0
    SLICE_X42Y43         LUT6 (Prop_lut6_I0_O)        0.124    18.225 r  U1/U2/U2/B[1]_i_1/O
                         net (fo=4, routed)           0.000    18.225    U1/U2/U1/B_reg[7]_2[1]
    SLICE_X42Y43         FDCE                                         r  U1/U2/U1/IR_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.447    14.788    U1/U2/U1/CLK
    SLICE_X42Y43         FDCE                                         r  U1/U2/U1/IR_reg[1]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X42Y43         FDCE (Setup_fdce_C_D)        0.079    15.106    U1/U2/U1/IR_reg[1]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                         -18.225    
  -------------------------------------------------------------------
                         slack                                 -3.119    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 U1/U2/U1/MAR_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/U1/U2/RW_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.459%)  route 0.280ns (66.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.562     1.445    U1/U2/U1/CLK
    SLICE_X45Y38         FDCE                                         r  U1/U2/U1/MAR_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y38         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  U1/U2/U1/MAR_reg[4]/Q
                         net (fo=15, routed)          0.280     1.867    U1/U1/U2/Q[4]
    RAMB18_X1Y14         RAMB18E1                                     r  U1/U1/U2/RW_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.876     2.004    U1/U1/U2/CLK
    RAMB18_X1Y14         RAMB18E1                                     r  U1/U1/U2/RW_reg/CLKARDCLK
                         clock pessimism             -0.478     1.526    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.709    U1/U1/U2/RW_reg
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 U1/U2/U1/MAR_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/U1/U2/RW_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.584%)  route 0.279ns (66.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.562     1.445    U1/U2/U1/CLK
    SLICE_X45Y38         FDCE                                         r  U1/U2/U1/MAR_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y38         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  U1/U2/U1/MAR_reg[4]/Q
                         net (fo=15, routed)          0.279     1.865    U1/U1/U2/Q[4]
    RAMB18_X1Y14         RAMB18E1                                     r  U1/U1/U2/RW_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.873     2.001    U1/U1/U2/CLK
    RAMB18_X1Y14         RAMB18E1                                     r  U1/U1/U2/RW_reg/CLKBWRCLK
                         clock pessimism             -0.478     1.523    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     1.706    U1/U1/U2/RW_reg
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 U1/U2/U1/MAR_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/U1/U2/RW_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (29.001%)  route 0.345ns (70.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.561     1.444    U1/U2/U1/CLK
    SLICE_X45Y37         FDCE                                         r  U1/U2/U1/MAR_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y37         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  U1/U2/U1/MAR_reg[6]/Q
                         net (fo=13, routed)          0.345     1.930    U1/U1/U2/Q[6]
    RAMB18_X1Y14         RAMB18E1                                     r  U1/U1/U2/RW_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.876     2.004    U1/U1/U2/CLK
    RAMB18_X1Y14         RAMB18E1                                     r  U1/U1/U2/RW_reg/CLKARDCLK
                         clock pessimism             -0.478     1.526    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.709    U1/U1/U2/RW_reg
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 U1/U2/U1/MAR_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/U1/U2/RW_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (29.001%)  route 0.345ns (70.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.561     1.444    U1/U2/U1/CLK
    SLICE_X45Y37         FDCE                                         r  U1/U2/U1/MAR_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y37         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  U1/U2/U1/MAR_reg[6]/Q
                         net (fo=13, routed)          0.345     1.930    U1/U1/U2/Q[6]
    RAMB18_X1Y14         RAMB18E1                                     r  U1/U1/U2/RW_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.873     2.001    U1/U1/U2/CLK
    RAMB18_X1Y14         RAMB18E1                                     r  U1/U1/U2/RW_reg/CLKBWRCLK
                         clock pessimism             -0.478     1.523    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.706    U1/U1/U2/RW_reg
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 U1/U2/U1/MAR_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/U1/U2/RW_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.141ns (27.880%)  route 0.365ns (72.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.561     1.444    U1/U2/U1/CLK
    SLICE_X45Y37         FDCE                                         r  U1/U2/U1/MAR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y37         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  U1/U2/U1/MAR_reg[5]/Q
                         net (fo=21, routed)          0.365     1.950    U1/U1/U2/Q[5]
    RAMB18_X1Y14         RAMB18E1                                     r  U1/U1/U2/RW_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.876     2.004    U1/U1/U2/CLK
    RAMB18_X1Y14         RAMB18E1                                     r  U1/U1/U2/RW_reg/CLKARDCLK
                         clock pessimism             -0.478     1.526    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.709    U1/U1/U2/RW_reg
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 U1/U2/U1/MAR_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/U1/U2/RW_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.141ns (27.966%)  route 0.363ns (72.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.561     1.444    U1/U2/U1/CLK
    SLICE_X45Y37         FDCE                                         r  U1/U2/U1/MAR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y37         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  U1/U2/U1/MAR_reg[5]/Q
                         net (fo=21, routed)          0.363     1.948    U1/U1/U2/Q[5]
    RAMB18_X1Y14         RAMB18E1                                     r  U1/U1/U2/RW_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.873     2.001    U1/U1/U2/CLK
    RAMB18_X1Y14         RAMB18E1                                     r  U1/U1/U2/RW_reg/CLKBWRCLK
                         clock pessimism             -0.478     1.523    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.706    U1/U1/U2/RW_reg
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 U1/U2/U1/MAR_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/U1/U2/RW_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.141ns (27.130%)  route 0.379ns (72.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.563     1.446    U1/U2/U1/CLK
    SLICE_X44Y41         FDCE                                         r  U1/U2/U1/MAR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  U1/U2/U1/MAR_reg[0]/Q
                         net (fo=14, routed)          0.379     1.966    U1/U1/U2/Q[0]
    RAMB18_X1Y14         RAMB18E1                                     r  U1/U1/U2/RW_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.876     2.004    U1/U1/U2/CLK
    RAMB18_X1Y14         RAMB18E1                                     r  U1/U1/U2/RW_reg/CLKARDCLK
                         clock pessimism             -0.478     1.526    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.709    U1/U1/U2/RW_reg
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 U1/U2/U1/MAR_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/U1/U2/RW_reg/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.141ns (27.211%)  route 0.377ns (72.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.563     1.446    U1/U2/U1/CLK
    SLICE_X44Y41         FDCE                                         r  U1/U2/U1/MAR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  U1/U2/U1/MAR_reg[0]/Q
                         net (fo=14, routed)          0.377     1.964    U1/U1/U2/Q[0]
    RAMB18_X1Y14         RAMB18E1                                     r  U1/U1/U2/RW_reg/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.873     2.001    U1/U1/U2/CLK
    RAMB18_X1Y14         RAMB18E1                                     r  U1/U1/U2/RW_reg/CLKBWRCLK
                         clock pessimism             -0.478     1.523    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     1.706    U1/U1/U2/RW_reg
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 U1/U2/U1/CCR_Result_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/U2/U1/CCR_Result_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.562     1.445    U1/U2/U1/CLK
    SLICE_X43Y42         FDCE                                         r  U1/U2/U1/CCR_Result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  U1/U2/U1/CCR_Result_reg[0]/Q
                         net (fo=3, routed)           0.168     1.754    U1/U2/U1/U1/CCR_Result[0]
    SLICE_X43Y42         LUT3 (Prop_lut3_I2_O)        0.045     1.799 r  U1/U2/U1/U1/CCR_Result[0]_i_1/O
                         net (fo=1, routed)           0.000     1.799    U1/U2/U1/U1_n_23
    SLICE_X43Y42         FDCE                                         r  U1/U2/U1/CCR_Result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.832     1.959    U1/U2/U1/CLK
    SLICE_X43Y42         FDCE                                         r  U1/U2/U1/CCR_Result_reg[0]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X43Y42         FDCE (Hold_fdce_C_D)         0.091     1.536    U1/U2/U1/CCR_Result_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 U1/U2/U1/PC_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/U2/U1/PC_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.560     1.443    U1/U2/U1/CLK
    SLICE_X37Y37         FDCE                                         r  U1/U2/U1/PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  U1/U2/U1/PC_reg[4]/Q
                         net (fo=11, routed)          0.180     1.765    U1/U2/U2/B_reg[7]_3[4]
    SLICE_X37Y37         LUT6 (Prop_lut6_I0_O)        0.045     1.810 r  U1/U2/U2/PC[4]_i_1/O
                         net (fo=1, routed)           0.000     1.810    U1/U2/U1/PC_reg[6]_0[4]
    SLICE_X37Y37         FDCE                                         r  U1/U2/U1/PC_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.828     1.955    U1/U2/U1/CLK
    SLICE_X37Y37         FDCE                                         r  U1/U2/U1/PC_reg[4]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X37Y37         FDCE (Hold_fdce_C_D)         0.091     1.534    U1/U2/U1/PC_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y14   U1/U1/U2/RW_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y14   U1/U1/U2/RW_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X48Y35   U1/U1/U1/data_out_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X48Y35   U1/U1/U1/data_out_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y36   U1/U1/U1/data_out_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y36   U1/U1/U1/data_out_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X48Y36   U1/U1/U1/data_out_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X48Y37   U1/U1/U1/data_out_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y36   U1/U1/U1/data_out_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y35   U1/U1/U1/data_out_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y35   U1/U1/U1/data_out_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y35   U1/U1/U1/data_out_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y35   U1/U1/U1/data_out_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y36   U1/U1/U1/data_out_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y36   U1/U1/U1/data_out_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y36   U1/U1/U1/data_out_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y36   U1/U1/U1/data_out_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y36   U1/U1/U1/data_out_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y36   U1/U1/U1/data_out_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y35   U1/U1/U1/data_out_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y35   U1/U1/U1/data_out_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y35   U1/U1/U1/data_out_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y35   U1/U1/U1/data_out_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y36   U1/U1/U1/data_out_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y36   U1/U1/U1/data_out_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y36   U1/U1/U1/data_out_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y36   U1/U1/U1/data_out_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y36   U1/U1/U1/data_out_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y36   U1/U1/U1/data_out_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            U1/U1/U4/data_out_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.693ns  (logic 1.575ns (27.661%)  route 4.118ns (72.339%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[4]_inst/O
                         net (fo=1, routed)           3.415     4.865    U1/U2/U1/sw_IBUF[4]
    SLICE_X48Y36         LUT5 (Prop_lut5_I3_O)        0.124     4.989 r  U1/U2/U1/data_out_reg[4]_i_1/O
                         net (fo=1, routed)           0.704     5.693    U1/U1/U4/D[4]
    SLICE_X46Y38         LDCE                                         r  U1/U1/U4/data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            U1/U1/U4/data_out_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.611ns  (logic 1.590ns (28.336%)  route 4.021ns (71.664%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  sw_IBUF[5]_inst/O
                         net (fo=1, routed)           3.445     4.911    U1/U2/U1/sw_IBUF[5]
    SLICE_X48Y37         LUT5 (Prop_lut5_I3_O)        0.124     5.035 r  U1/U2/U1/data_out_reg[5]_i_1/O
                         net (fo=1, routed)           0.576     5.611    U1/U1/U4/D[5]
    SLICE_X44Y38         LDCE                                         r  U1/U1/U4/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            U1/U1/U4/data_out_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.398ns  (logic 1.583ns (29.324%)  route 3.815ns (70.676%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sw_IBUF[7]_inst/O
                         net (fo=1, routed)           3.204     4.663    U1/U2/U1/sw_IBUF[7]
    SLICE_X46Y37         LUT5 (Prop_lut5_I3_O)        0.124     4.787 r  U1/U2/U1/data_out_reg[7]_i_1/O
                         net (fo=1, routed)           0.611     5.398    U1/U1/U4/D[7]
    SLICE_X46Y38         LDCE                                         r  U1/U1/U4/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            U1/U1/U4/data_out_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.351ns  (logic 1.574ns (29.410%)  route 3.777ns (70.590%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw_IBUF[6]_inst/O
                         net (fo=1, routed)           3.398     4.848    U1/U2/U1/sw_IBUF[6]
    SLICE_X46Y38         LUT5 (Prop_lut5_I3_O)        0.124     4.972 r  U1/U2/U1/data_out_reg[6]_i_1/O
                         net (fo=1, routed)           0.379     5.351    U1/U1/U4/D[6]
    SLICE_X46Y38         LDCE                                         r  U1/U1/U4/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            U1/U1/U4/data_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.338ns  (logic 1.572ns (29.460%)  route 3.765ns (70.540%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  sw_IBUF[3]_inst/O
                         net (fo=1, routed)           3.299     4.748    U1/U2/U1/sw_IBUF[3]
    SLICE_X46Y36         LUT5 (Prop_lut5_I3_O)        0.124     4.872 r  U1/U2/U1/data_out_reg[3]_i_1/O
                         net (fo=1, routed)           0.466     5.338    U1/U1/U4/D[3]
    SLICE_X44Y38         LDCE                                         r  U1/U1/U4/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            U1/U1/U4/data_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.307ns  (logic 1.577ns (29.714%)  route 3.730ns (70.286%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           3.025     4.478    U1/U2/U1/sw_IBUF[0]
    SLICE_X48Y36         LUT5 (Prop_lut5_I3_O)        0.124     4.602 r  U1/U2/U1/data_out_reg[0]_i_1/O
                         net (fo=1, routed)           0.704     5.307    U1/U1/U4/D[0]
    SLICE_X44Y38         LDCE                                         r  U1/U1/U4/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            U1/U1/U4/data_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.119ns  (logic 1.588ns (31.017%)  route 3.531ns (68.983%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=1, routed)           2.944     4.408    U1/U2/U1/sw_IBUF[2]
    SLICE_X46Y38         LUT5 (Prop_lut5_I3_O)        0.124     4.532 r  U1/U2/U1/data_out_reg[2]_i_1/O
                         net (fo=1, routed)           0.587     5.119    U1/U1/U4/D[2]
    SLICE_X46Y38         LDCE                                         r  U1/U1/U4/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            U1/U1/U4/data_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.952ns  (logic 1.585ns (32.015%)  route 3.367ns (67.985%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           2.903     4.365    U1/U2/U1/sw_IBUF[1]
    SLICE_X47Y37         LUT5 (Prop_lut5_I3_O)        0.124     4.489 r  U1/U2/U1/data_out_reg[1]_i_1/O
                         net (fo=1, routed)           0.463     4.952    U1/U1/U4/D[1]
    SLICE_X44Y38         LDCE                                         r  U1/U1/U4/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            U1/U1/U4/data_out_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.175ns  (logic 0.268ns (22.829%)  route 0.907ns (77.171%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[14]_inst/O
                         net (fo=1, routed)           0.791     1.014    U1/U2/U1/sw_IBUF[14]
    SLICE_X46Y38         LUT5 (Prop_lut5_I0_O)        0.045     1.059 r  U1/U2/U1/data_out_reg[6]_i_1/O
                         net (fo=1, routed)           0.116     1.175    U1/U1/U4/D[6]
    SLICE_X46Y38         LDCE                                         r  U1/U1/U4/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            U1/U1/U4/data_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.230ns  (logic 0.268ns (21.761%)  route 0.962ns (78.239%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[8]_inst/O
                         net (fo=1, routed)           0.654     0.876    U1/U2/U1/sw_IBUF[8]
    SLICE_X48Y36         LUT5 (Prop_lut5_I0_O)        0.045     0.921 r  U1/U2/U1/data_out_reg[0]_i_1/O
                         net (fo=1, routed)           0.308     1.230    U1/U1/U4/D[0]
    SLICE_X44Y38         LDCE                                         r  U1/U1/U4/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            U1/U1/U4/data_out_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.337ns  (logic 0.282ns (21.061%)  route 1.056ns (78.939%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sw_IBUF[12]_inst/O
                         net (fo=1, routed)           0.749     0.985    U1/U2/U1/sw_IBUF[12]
    SLICE_X48Y36         LUT5 (Prop_lut5_I0_O)        0.045     1.030 r  U1/U2/U1/data_out_reg[4]_i_1/O
                         net (fo=1, routed)           0.307     1.337    U1/U1/U4/D[4]
    SLICE_X46Y38         LDCE                                         r  U1/U1/U4/data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            U1/U1/U4/data_out_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.352ns  (logic 0.266ns (19.670%)  route 1.086ns (80.330%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[13]_inst/O
                         net (fo=1, routed)           0.839     1.060    U1/U2/U1/sw_IBUF[13]
    SLICE_X48Y37         LUT5 (Prop_lut5_I0_O)        0.045     1.105 r  U1/U2/U1/data_out_reg[5]_i_1/O
                         net (fo=1, routed)           0.247     1.352    U1/U1/U4/D[5]
    SLICE_X44Y38         LDCE                                         r  U1/U1/U4/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            U1/U1/U4/data_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.366ns  (logic 0.265ns (19.420%)  route 1.101ns (80.580%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  sw_IBUF[9]_inst/O
                         net (fo=1, routed)           0.947     1.167    U1/U2/U1/sw_IBUF[9]
    SLICE_X47Y37         LUT5 (Prop_lut5_I0_O)        0.045     1.212 r  U1/U2/U1/data_out_reg[1]_i_1/O
                         net (fo=1, routed)           0.154     1.366    U1/U1/U4/D[1]
    SLICE_X44Y38         LDCE                                         r  U1/U1/U4/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            U1/U1/U4/data_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.385ns  (logic 0.271ns (19.558%)  route 1.114ns (80.442%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sw_IBUF[10]_inst/O
                         net (fo=1, routed)           0.925     1.151    U1/U2/U1/sw_IBUF[10]
    SLICE_X46Y38         LUT5 (Prop_lut5_I0_O)        0.045     1.196 r  U1/U2/U1/data_out_reg[2]_i_1/O
                         net (fo=1, routed)           0.189     1.385    U1/U1/U4/D[2]
    SLICE_X46Y38         LDCE                                         r  U1/U1/U4/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            U1/U1/U4/data_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.407ns  (logic 0.277ns (19.669%)  route 1.131ns (80.331%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[11]_inst/O
                         net (fo=1, routed)           0.970     1.201    U1/U2/U1/sw_IBUF[11]
    SLICE_X46Y36         LUT5 (Prop_lut5_I0_O)        0.045     1.246 r  U1/U2/U1/data_out_reg[3]_i_1/O
                         net (fo=1, routed)           0.161     1.407    U1/U1/U4/D[3]
    SLICE_X44Y38         LDCE                                         r  U1/U1/U4/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            U1/U1/U4/data_out_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.478ns  (logic 0.269ns (18.223%)  route 1.208ns (81.777%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[15]_inst/O
                         net (fo=1, routed)           1.008     1.232    U1/U2/U1/sw_IBUF[15]
    SLICE_X46Y37         LUT5 (Prop_lut5_I0_O)        0.045     1.277 r  U1/U2/U1/data_out_reg[7]_i_1/O
                         net (fo=1, routed)           0.200     1.478    U1/U1/U4/D[7]
    SLICE_X46Y38         LDCE                                         r  U1/U1/U4/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            68 Endpoints
Min Delay            68 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U1/U1/U3/port_out_01_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.850ns  (logic 4.022ns (51.233%)  route 3.828ns (48.767%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.563     5.084    U1/U1/U3/CLK
    SLICE_X46Y37         FDCE                                         r  U1/U1/U3/port_out_01_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDCE (Prop_fdce_C_Q)         0.518     5.602 r  U1/U1/U3/port_out_01_reg[0]/Q
                         net (fo=1, routed)           3.828     9.431    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    12.935 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    12.935    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U1/U3/port_out_01_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.823ns  (logic 3.977ns (50.843%)  route 3.846ns (49.157%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.566     5.087    U1/U1/U3/CLK
    SLICE_X47Y41         FDCE                                         r  U1/U1/U3/port_out_01_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y41         FDCE (Prop_fdce_C_Q)         0.456     5.543 r  U1/U1/U3/port_out_01_reg[7]/Q
                         net (fo=1, routed)           3.846     9.389    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521    12.910 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    12.910    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U1/U3/port_out_00_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.696ns  (logic 4.023ns (52.274%)  route 3.673ns (47.726%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.561     5.082    U1/U1/U3/CLK
    SLICE_X42Y35         FDCE                                         r  U1/U1/U3/port_out_00_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDCE (Prop_fdce_C_Q)         0.518     5.600 r  U1/U1/U3/port_out_00_reg[0]/Q
                         net (fo=1, routed)           3.673     9.273    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    12.778 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.778    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U1/U3/port_out_00_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.620ns  (logic 3.957ns (51.922%)  route 3.664ns (48.078%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.561     5.082    U1/U1/U3/CLK
    SLICE_X43Y36         FDCE                                         r  U1/U1/U3/port_out_00_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDCE (Prop_fdce_C_Q)         0.456     5.538 r  U1/U1/U3/port_out_00_reg[7]/Q
                         net (fo=1, routed)           3.664     9.202    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    12.703 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.703    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U1/U3/port_out_00_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.530ns  (logic 3.962ns (52.619%)  route 3.568ns (47.381%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.561     5.082    U1/U1/U3/CLK
    SLICE_X41Y35         FDCE                                         r  U1/U1/U3/port_out_00_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDCE (Prop_fdce_C_Q)         0.456     5.538 r  U1/U1/U3/port_out_00_reg[6]/Q
                         net (fo=1, routed)           3.568     9.106    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    12.612 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.612    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U1/U3/port_out_01_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.348ns  (logic 4.025ns (54.779%)  route 3.323ns (45.221%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.566     5.087    U1/U1/U3/CLK
    SLICE_X46Y41         FDCE                                         r  U1/U1/U3/port_out_01_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y41         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  U1/U1/U3/port_out_01_reg[5]/Q
                         net (fo=1, routed)           3.323     8.928    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507    12.436 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.436    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U1/U3/port_out_00_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.351ns  (logic 3.970ns (54.014%)  route 3.380ns (45.986%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.561     5.082    U1/U1/U3/CLK
    SLICE_X41Y35         FDCE                                         r  U1/U1/U3/port_out_00_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDCE (Prop_fdce_C_Q)         0.456     5.538 r  U1/U1/U3/port_out_00_reg[5]/Q
                         net (fo=1, routed)           3.380     8.919    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    12.433 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.433    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U1/U3/port_out_00_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.350ns  (logic 4.019ns (54.681%)  route 3.331ns (45.319%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.561     5.082    U1/U1/U3/CLK
    SLICE_X42Y35         FDCE                                         r  U1/U1/U3/port_out_00_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDCE (Prop_fdce_C_Q)         0.518     5.600 r  U1/U1/U3/port_out_00_reg[2]/Q
                         net (fo=1, routed)           3.331     8.931    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    12.432 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.432    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U1/U3/port_out_01_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.263ns  (logic 3.974ns (54.716%)  route 3.289ns (45.284%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.566     5.087    U1/U1/U3/CLK
    SLICE_X47Y41         FDCE                                         r  U1/U1/U3/port_out_01_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y41         FDCE (Prop_fdce_C_Q)         0.456     5.543 r  U1/U1/U3/port_out_01_reg[4]/Q
                         net (fo=1, routed)           3.289     8.832    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518    12.350 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    12.350    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U1/U3/port_out_00_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.179ns  (logic 3.965ns (55.223%)  route 3.215ns (44.777%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.561     5.082    U1/U1/U3/CLK
    SLICE_X41Y35         FDCE                                         r  U1/U1/U3/port_out_00_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDCE (Prop_fdce_C_Q)         0.456     5.538 r  U1/U1/U3/port_out_00_reg[4]/Q
                         net (fo=1, routed)           3.215     8.753    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509    12.262 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.262    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U1/U2/U2/FSM_onehot_current_state_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/U2/U2/FSM_onehot_next_state_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.128ns (48.305%)  route 0.137ns (51.695%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.563     1.446    U1/U2/U2/CLK
    SLICE_X40Y44         FDCE                                         r  U1/U2/U2/FSM_onehot_current_state_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDCE (Prop_fdce_C_Q)         0.128     1.574 r  U1/U2/U2/FSM_onehot_current_state_reg[22]/Q
                         net (fo=2, routed)           0.137     1.711    U1/U2/U2/FSM_onehot_current_state_reg_n_0_[22]
    SLICE_X39Y44         LDCE                                         r  U1/U2/U2/FSM_onehot_next_state_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U2/U2/FSM_onehot_current_state_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/U2/U2/FSM_onehot_next_state_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.164ns (55.600%)  route 0.131ns (44.400%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.563     1.446    U1/U2/U2/CLK
    SLICE_X42Y45         FDCE                                         r  U1/U2/U2/FSM_onehot_current_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  U1/U2/U2/FSM_onehot_current_state_reg[10]/Q
                         net (fo=2, routed)           0.131     1.741    U1/U2/U2/FSM_onehot_current_state_reg_n_0_[10]
    SLICE_X44Y44         LDCE                                         r  U1/U2/U2/FSM_onehot_next_state_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U2/U2/FSM_onehot_current_state_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/U2/U2/FSM_onehot_next_state_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.141ns (45.951%)  route 0.166ns (54.049%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.563     1.446    U1/U2/U2/CLK
    SLICE_X40Y44         FDCE                                         r  U1/U2/U2/FSM_onehot_current_state_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  U1/U2/U2/FSM_onehot_current_state_reg[14]/Q
                         net (fo=2, routed)           0.166     1.753    U1/U2/U2/FSM_onehot_current_state_reg_n_0_[14]
    SLICE_X42Y44         LDCE                                         r  U1/U2/U2/FSM_onehot_next_state_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U2/U2/FSM_onehot_current_state_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/U2/U2/FSM_onehot_next_state_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.128ns (40.333%)  route 0.189ns (59.667%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.562     1.445    U1/U2/U2/CLK
    SLICE_X43Y42         FDCE                                         r  U1/U2/U2/FSM_onehot_current_state_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42         FDCE (Prop_fdce_C_Q)         0.128     1.573 r  U1/U2/U2/FSM_onehot_current_state_reg[19]/Q
                         net (fo=2, routed)           0.189     1.762    U1/U2/U2/FSM_onehot_current_state_reg_n_0_[19]
    SLICE_X43Y44         LDCE                                         r  U1/U2/U2/FSM_onehot_next_state_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U2/U2/FSM_onehot_current_state_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/U2/U2/FSM_onehot_next_state_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.141ns (44.410%)  route 0.176ns (55.590%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.563     1.446    U1/U2/U2/CLK
    SLICE_X40Y46         FDCE                                         r  U1/U2/U2/FSM_onehot_current_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  U1/U2/U2/FSM_onehot_current_state_reg[13]/Q
                         net (fo=2, routed)           0.176     1.764    U1/U2/U2/FSM_onehot_current_state_reg_n_0_[13]
    SLICE_X41Y44         LDCE                                         r  U1/U2/U2/FSM_onehot_next_state_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U2/U2/FSM_onehot_current_state_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/U2/U2/FSM_onehot_next_state_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.141ns (43.858%)  route 0.180ns (56.142%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.563     1.446    U1/U2/U2/CLK
    SLICE_X39Y45         FDCE                                         r  U1/U2/U2/FSM_onehot_current_state_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  U1/U2/U2/FSM_onehot_current_state_reg[16]/Q
                         net (fo=2, routed)           0.180     1.768    U1/U2/U2/FSM_onehot_current_state_reg_n_0_[16]
    SLICE_X40Y45         LDCE                                         r  U1/U2/U2/FSM_onehot_next_state_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U2/U2/FSM_onehot_current_state_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/U2/U2/FSM_onehot_next_state_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.141ns (42.503%)  route 0.191ns (57.497%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.563     1.446    U1/U2/U2/CLK
    SLICE_X40Y44         FDCE                                         r  U1/U2/U2/FSM_onehot_current_state_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  U1/U2/U2/FSM_onehot_current_state_reg[21]/Q
                         net (fo=2, routed)           0.191     1.778    U1/U2/U2/FSM_onehot_current_state_reg_n_0_[21]
    SLICE_X41Y44         LDCE                                         r  U1/U2/U2/FSM_onehot_next_state_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U2/U2/FSM_onehot_current_state_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/U2/U2/FSM_onehot_next_state_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.164ns (47.482%)  route 0.181ns (52.518%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.563     1.446    U1/U2/U2/CLK
    SLICE_X38Y43         FDCE                                         r  U1/U2/U2/FSM_onehot_current_state_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  U1/U2/U2/FSM_onehot_current_state_reg[29]/Q
                         net (fo=2, routed)           0.181     1.792    U1/U2/U2/FSM_onehot_current_state_reg_n_0_[29]
    SLICE_X42Y44         LDCE                                         r  U1/U2/U2/FSM_onehot_next_state_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U2/U2/FSM_onehot_current_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/U2/U2/FSM_onehot_next_state_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.128ns (36.553%)  route 0.222ns (63.447%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.563     1.446    U1/U2/U2/CLK
    SLICE_X40Y44         FDCE                                         r  U1/U2/U2/FSM_onehot_current_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDCE (Prop_fdce_C_Q)         0.128     1.574 r  U1/U2/U2/FSM_onehot_current_state_reg[6]/Q
                         net (fo=4, routed)           0.222     1.796    U1/U2/U2/FSM_onehot_current_state_reg_n_0_[6]
    SLICE_X41Y44         LDCE                                         r  U1/U2/U2/FSM_onehot_next_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U2/U2/FSM_onehot_current_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/U2/U2/FSM_onehot_next_state_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.128ns (36.548%)  route 0.222ns (63.452%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.563     1.446    U1/U2/U2/CLK
    SLICE_X40Y44         FDCE                                         r  U1/U2/U2/FSM_onehot_current_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDCE (Prop_fdce_C_Q)         0.128     1.574 r  U1/U2/U2/FSM_onehot_current_state_reg[5]/Q
                         net (fo=2, routed)           0.222     1.796    U1/U2/U2/FSM_onehot_current_state_reg_n_0_[5]
    SLICE_X41Y44         LDCE                                         r  U1/U2/U2/FSM_onehot_next_state_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           245 Endpoints
Min Delay           245 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U1/U2/U2/Bus1_Sel_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            U1/U2/U1/PC_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.615ns  (logic 9.458ns (56.925%)  route 7.157ns (43.075%))
  Logic Levels:           33  (CARRY4=21 LDCE=1 LUT3=1 LUT5=7 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y42         LDCE                         0.000     0.000 r  U1/U2/U2/Bus1_Sel_reg[0]/G
    SLICE_X46Y42         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  U1/U2/U2/Bus1_Sel_reg[0]/Q
                         net (fo=76, routed)          1.980     2.605    U1/U2/U1/U1/Bus1_Sel[0]
    SLICE_X42Y35         LUT6 (Prop_lut6_I1_O)        0.124     2.729 f  U1/U2/U1/U1/NZVC0__7_carry_i_10/O
                         net (fo=2, routed)           0.176     2.905    U1/U2/U1/U1/NZVC0__7_carry_i_10_n_0
    SLICE_X42Y35         LUT6 (Prop_lut6_I3_O)        0.124     3.029 r  U1/U2/U1/U1/B[7]_i_3/O
                         net (fo=7, routed)           0.423     3.452    U1/U2/U1/U1/B_reg[6]_0
    SLICE_X40Y35         LUT5 (Prop_lut5_I1_O)        0.124     3.576 r  U1/U2/U1/U1/NZVC0__7_carry_i_9/O
                         net (fo=1, routed)           0.000     3.576    U1/U2/U1/U1/NZVC0__7_carry_i_9_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.108 r  U1/U2/U1/U1/NZVC0__7_carry/CO[3]
                         net (fo=1, routed)           0.000     4.108    U1/U2/U1/U1/NZVC0__7_carry_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.222 r  U1/U2/U1/U1/NZVC0__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.222    U1/U2/U1/U1/NZVC0__7_carry__0_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.493 r  U1/U2/U1/U1/NZVC0__7_carry__1/CO[0]
                         net (fo=12, routed)          0.647     5.140    U1/U2/U1/U1/CO[0]
    SLICE_X41Y36         LUT5 (Prop_lut5_I0_O)        0.373     5.513 r  U1/U2/U1/U1/B[5]_i_16/O
                         net (fo=1, routed)           0.000     5.513    U1/U2/U1/U1/B[5]_i_16_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.063 r  U1/U2/U1/U1/B_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.063    U1/U2/U1/U1/B_reg[5]_i_8_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.177 r  U1/U2/U1/U1/B_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.177    U1/U2/U1/U1/B_reg[5]_i_5_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.334 r  U1/U2/U1/U1/B_reg[5]_i_4/CO[1]
                         net (fo=12, routed)          0.634     6.968    U1/U2/U1/U1/sel0[4]
    SLICE_X39Y37         LUT5 (Prop_lut5_I0_O)        0.329     7.297 r  U1/U2/U1/U1/NZVC0__211_carry_i_41/O
                         net (fo=1, routed)           0.000     7.297    U1/U2/U1/U1/NZVC0__211_carry_i_41_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.847 r  U1/U2/U1/U1/NZVC0__211_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000     7.847    U1/U2/U1/U1/NZVC0__211_carry_i_29_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.961 r  U1/U2/U1/U1/B_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.961    U1/U2/U1/U1/B_reg[4]_i_5_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.118 r  U1/U2/U1/U1/B_reg[4]_i_4/CO[1]
                         net (fo=12, routed)          0.639     8.757    U1/U2/U1/U1/sel0[3]
    SLICE_X40Y38         LUT5 (Prop_lut5_I0_O)        0.329     9.086 r  U1/U2/U1/U1/NZVC0__211_carry_i_37/O
                         net (fo=1, routed)           0.000     9.086    U1/U2/U1/U1/NZVC0__211_carry_i_37_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.636 r  U1/U2/U1/U1/NZVC0__211_carry_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.636    U1/U2/U1/U1/NZVC0__211_carry_i_20_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.750 r  U1/U2/U1/U1/NZVC0__211_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.750    U1/U2/U1/U1/NZVC0__211_carry_i_17_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.907 r  U1/U2/U1/U1/B_reg[3]_i_4/CO[1]
                         net (fo=12, routed)          0.642    10.549    U1/U2/U1/U1/sel0[2]
    SLICE_X42Y40         LUT5 (Prop_lut5_I0_O)        0.329    10.878 r  U1/U2/U1/U1/NZVC0__211_carry_i_28/O
                         net (fo=1, routed)           0.000    10.878    U1/U2/U1/U1/NZVC0__211_carry_i_28_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.411 r  U1/U2/U1/U1/NZVC0__211_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.411    U1/U2/U1/U1/NZVC0__211_carry_i_12_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.528 r  U1/U2/U1/U1/NZVC0__211_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.528    U1/U2/U1/U1/NZVC0__211_carry_i_9_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.685 r  U1/U2/U1/U1/NZVC0__211_carry_i_8/CO[1]
                         net (fo=12, routed)          0.626    12.311    U1/U2/U1/U1/sel0[1]
    SLICE_X41Y41         LUT5 (Prop_lut5_I0_O)        0.332    12.643 r  U1/U2/U1/U1/NZVC0__211_carry_i_16/O
                         net (fo=1, routed)           0.000    12.643    U1/U2/U1/U1/NZVC0__211_carry_i_16_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.193 r  U1/U2/U1/U1/NZVC0__211_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.193    U1/U2/U1/U1/NZVC0__211_carry_i_2_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.307 r  U1/U2/U1/U1/NZVC0__211_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.307    U1/U2/U1/U1/NZVC0__211_carry__0_i_1_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.464 r  U1/U2/U1/U1/NZVC0__211_carry_i_1/CO[1]
                         net (fo=12, routed)          0.654    14.118    U1/U2/U1/U1/B_reg[7][0]
    SLICE_X40Y41         LUT3 (Prop_lut3_I0_O)        0.329    14.447 r  U1/U2/U1/U1/NZVC0__211_carry_i_6/O
                         net (fo=1, routed)           0.000    14.447    U1/U2/U1/U1/NZVC0__211_carry_i_6_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.997 r  U1/U2/U1/U1/NZVC0__211_carry/CO[3]
                         net (fo=1, routed)           0.000    14.997    U1/U2/U1/U1/NZVC0__211_carry_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.111 r  U1/U2/U1/U1/NZVC0__211_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.111    U1/U2/U1/U1/NZVC0__211_carry__0_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.382 r  U1/U2/U1/U1/NZVC0__211_carry__1/CO[0]
                         net (fo=2, routed)           0.443    15.825    U1/U2/U2/sel0[0]
    SLICE_X43Y42         LUT6 (Prop_lut6_I5_O)        0.373    16.198 r  U1/U2/U2/B[0]_i_2/O
                         net (fo=1, routed)           0.292    16.491    U1/U2/U2/B[0]_i_2_n_0
    SLICE_X43Y41         LUT5 (Prop_lut5_I0_O)        0.124    16.615 r  U1/U2/U2/PC[0]_i_1/O
                         net (fo=1, routed)           0.000    16.615    U1/U2/U1/PC_reg[6]_0[0]
    SLICE_X43Y41         FDCE                                         r  U1/U2/U1/PC_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.446     4.787    U1/U2/U1/CLK
    SLICE_X43Y41         FDCE                                         r  U1/U2/U1/PC_reg[0]/C

Slack:                    inf
  Source:                 U1/U2/U2/Bus1_Sel_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            U1/U2/U1/B_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.591ns  (logic 9.334ns (56.261%)  route 7.257ns (43.739%))
  Logic Levels:           32  (CARRY4=21 LDCE=1 LUT3=1 LUT5=7 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y42         LDCE                         0.000     0.000 r  U1/U2/U2/Bus1_Sel_reg[0]/G
    SLICE_X46Y42         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  U1/U2/U2/Bus1_Sel_reg[0]/Q
                         net (fo=76, routed)          1.980     2.605    U1/U2/U1/U1/Bus1_Sel[0]
    SLICE_X42Y35         LUT6 (Prop_lut6_I1_O)        0.124     2.729 f  U1/U2/U1/U1/NZVC0__7_carry_i_10/O
                         net (fo=2, routed)           0.176     2.905    U1/U2/U1/U1/NZVC0__7_carry_i_10_n_0
    SLICE_X42Y35         LUT6 (Prop_lut6_I3_O)        0.124     3.029 r  U1/U2/U1/U1/B[7]_i_3/O
                         net (fo=7, routed)           0.423     3.452    U1/U2/U1/U1/B_reg[6]_0
    SLICE_X40Y35         LUT5 (Prop_lut5_I1_O)        0.124     3.576 r  U1/U2/U1/U1/NZVC0__7_carry_i_9/O
                         net (fo=1, routed)           0.000     3.576    U1/U2/U1/U1/NZVC0__7_carry_i_9_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.108 r  U1/U2/U1/U1/NZVC0__7_carry/CO[3]
                         net (fo=1, routed)           0.000     4.108    U1/U2/U1/U1/NZVC0__7_carry_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.222 r  U1/U2/U1/U1/NZVC0__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.222    U1/U2/U1/U1/NZVC0__7_carry__0_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.493 r  U1/U2/U1/U1/NZVC0__7_carry__1/CO[0]
                         net (fo=12, routed)          0.647     5.140    U1/U2/U1/U1/CO[0]
    SLICE_X41Y36         LUT5 (Prop_lut5_I0_O)        0.373     5.513 r  U1/U2/U1/U1/B[5]_i_16/O
                         net (fo=1, routed)           0.000     5.513    U1/U2/U1/U1/B[5]_i_16_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.063 r  U1/U2/U1/U1/B_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.063    U1/U2/U1/U1/B_reg[5]_i_8_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.177 r  U1/U2/U1/U1/B_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.177    U1/U2/U1/U1/B_reg[5]_i_5_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.334 r  U1/U2/U1/U1/B_reg[5]_i_4/CO[1]
                         net (fo=12, routed)          0.634     6.968    U1/U2/U1/U1/sel0[4]
    SLICE_X39Y37         LUT5 (Prop_lut5_I0_O)        0.329     7.297 r  U1/U2/U1/U1/NZVC0__211_carry_i_41/O
                         net (fo=1, routed)           0.000     7.297    U1/U2/U1/U1/NZVC0__211_carry_i_41_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.847 r  U1/U2/U1/U1/NZVC0__211_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000     7.847    U1/U2/U1/U1/NZVC0__211_carry_i_29_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.961 r  U1/U2/U1/U1/B_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.961    U1/U2/U1/U1/B_reg[4]_i_5_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.118 r  U1/U2/U1/U1/B_reg[4]_i_4/CO[1]
                         net (fo=12, routed)          0.639     8.757    U1/U2/U1/U1/sel0[3]
    SLICE_X40Y38         LUT5 (Prop_lut5_I0_O)        0.329     9.086 r  U1/U2/U1/U1/NZVC0__211_carry_i_37/O
                         net (fo=1, routed)           0.000     9.086    U1/U2/U1/U1/NZVC0__211_carry_i_37_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.636 r  U1/U2/U1/U1/NZVC0__211_carry_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.636    U1/U2/U1/U1/NZVC0__211_carry_i_20_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.750 r  U1/U2/U1/U1/NZVC0__211_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.750    U1/U2/U1/U1/NZVC0__211_carry_i_17_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.907 r  U1/U2/U1/U1/B_reg[3]_i_4/CO[1]
                         net (fo=12, routed)          0.642    10.549    U1/U2/U1/U1/sel0[2]
    SLICE_X42Y40         LUT5 (Prop_lut5_I0_O)        0.329    10.878 r  U1/U2/U1/U1/NZVC0__211_carry_i_28/O
                         net (fo=1, routed)           0.000    10.878    U1/U2/U1/U1/NZVC0__211_carry_i_28_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.411 r  U1/U2/U1/U1/NZVC0__211_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.411    U1/U2/U1/U1/NZVC0__211_carry_i_12_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.528 r  U1/U2/U1/U1/NZVC0__211_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.528    U1/U2/U1/U1/NZVC0__211_carry_i_9_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.685 r  U1/U2/U1/U1/NZVC0__211_carry_i_8/CO[1]
                         net (fo=12, routed)          0.626    12.311    U1/U2/U1/U1/sel0[1]
    SLICE_X41Y41         LUT5 (Prop_lut5_I0_O)        0.332    12.643 r  U1/U2/U1/U1/NZVC0__211_carry_i_16/O
                         net (fo=1, routed)           0.000    12.643    U1/U2/U1/U1/NZVC0__211_carry_i_16_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.193 r  U1/U2/U1/U1/NZVC0__211_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.193    U1/U2/U1/U1/NZVC0__211_carry_i_2_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.307 r  U1/U2/U1/U1/NZVC0__211_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.307    U1/U2/U1/U1/NZVC0__211_carry__0_i_1_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.464 r  U1/U2/U1/U1/NZVC0__211_carry_i_1/CO[1]
                         net (fo=12, routed)          0.654    14.118    U1/U2/U1/U1/B_reg[7][0]
    SLICE_X40Y41         LUT3 (Prop_lut3_I0_O)        0.329    14.447 r  U1/U2/U1/U1/NZVC0__211_carry_i_6/O
                         net (fo=1, routed)           0.000    14.447    U1/U2/U1/U1/NZVC0__211_carry_i_6_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.997 r  U1/U2/U1/U1/NZVC0__211_carry/CO[3]
                         net (fo=1, routed)           0.000    14.997    U1/U2/U1/U1/NZVC0__211_carry_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.111 r  U1/U2/U1/U1/NZVC0__211_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.111    U1/U2/U1/U1/NZVC0__211_carry__0_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.382 r  U1/U2/U1/U1/NZVC0__211_carry__1/CO[0]
                         net (fo=2, routed)           0.319    15.701    U1/U2/U2/sel0[0]
    SLICE_X43Y42         LUT5 (Prop_lut5_I2_O)        0.373    16.074 r  U1/U2/U2/B[0]_i_1_comp/O
                         net (fo=4, routed)           0.517    16.591    U1/U2/U1/B_reg[7]_2[0]
    SLICE_X43Y39         FDCE                                         r  U1/U2/U1/B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.445     4.786    U1/U2/U1/CLK
    SLICE_X43Y39         FDCE                                         r  U1/U2/U1/B_reg[0]/C

Slack:                    inf
  Source:                 U1/U2/U2/Bus1_Sel_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            U1/U2/U1/MAR_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.530ns  (logic 9.334ns (56.466%)  route 7.196ns (43.534%))
  Logic Levels:           32  (CARRY4=21 LDCE=1 LUT3=1 LUT5=7 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y42         LDCE                         0.000     0.000 r  U1/U2/U2/Bus1_Sel_reg[0]/G
    SLICE_X46Y42         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  U1/U2/U2/Bus1_Sel_reg[0]/Q
                         net (fo=76, routed)          1.980     2.605    U1/U2/U1/U1/Bus1_Sel[0]
    SLICE_X42Y35         LUT6 (Prop_lut6_I1_O)        0.124     2.729 f  U1/U2/U1/U1/NZVC0__7_carry_i_10/O
                         net (fo=2, routed)           0.176     2.905    U1/U2/U1/U1/NZVC0__7_carry_i_10_n_0
    SLICE_X42Y35         LUT6 (Prop_lut6_I3_O)        0.124     3.029 r  U1/U2/U1/U1/B[7]_i_3/O
                         net (fo=7, routed)           0.423     3.452    U1/U2/U1/U1/B_reg[6]_0
    SLICE_X40Y35         LUT5 (Prop_lut5_I1_O)        0.124     3.576 r  U1/U2/U1/U1/NZVC0__7_carry_i_9/O
                         net (fo=1, routed)           0.000     3.576    U1/U2/U1/U1/NZVC0__7_carry_i_9_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.108 r  U1/U2/U1/U1/NZVC0__7_carry/CO[3]
                         net (fo=1, routed)           0.000     4.108    U1/U2/U1/U1/NZVC0__7_carry_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.222 r  U1/U2/U1/U1/NZVC0__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.222    U1/U2/U1/U1/NZVC0__7_carry__0_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.493 r  U1/U2/U1/U1/NZVC0__7_carry__1/CO[0]
                         net (fo=12, routed)          0.647     5.140    U1/U2/U1/U1/CO[0]
    SLICE_X41Y36         LUT5 (Prop_lut5_I0_O)        0.373     5.513 r  U1/U2/U1/U1/B[5]_i_16/O
                         net (fo=1, routed)           0.000     5.513    U1/U2/U1/U1/B[5]_i_16_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.063 r  U1/U2/U1/U1/B_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.063    U1/U2/U1/U1/B_reg[5]_i_8_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.177 r  U1/U2/U1/U1/B_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.177    U1/U2/U1/U1/B_reg[5]_i_5_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.334 r  U1/U2/U1/U1/B_reg[5]_i_4/CO[1]
                         net (fo=12, routed)          0.634     6.968    U1/U2/U1/U1/sel0[4]
    SLICE_X39Y37         LUT5 (Prop_lut5_I0_O)        0.329     7.297 r  U1/U2/U1/U1/NZVC0__211_carry_i_41/O
                         net (fo=1, routed)           0.000     7.297    U1/U2/U1/U1/NZVC0__211_carry_i_41_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.847 r  U1/U2/U1/U1/NZVC0__211_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000     7.847    U1/U2/U1/U1/NZVC0__211_carry_i_29_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.961 r  U1/U2/U1/U1/B_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.961    U1/U2/U1/U1/B_reg[4]_i_5_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.118 r  U1/U2/U1/U1/B_reg[4]_i_4/CO[1]
                         net (fo=12, routed)          0.639     8.757    U1/U2/U1/U1/sel0[3]
    SLICE_X40Y38         LUT5 (Prop_lut5_I0_O)        0.329     9.086 r  U1/U2/U1/U1/NZVC0__211_carry_i_37/O
                         net (fo=1, routed)           0.000     9.086    U1/U2/U1/U1/NZVC0__211_carry_i_37_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.636 r  U1/U2/U1/U1/NZVC0__211_carry_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.636    U1/U2/U1/U1/NZVC0__211_carry_i_20_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.750 r  U1/U2/U1/U1/NZVC0__211_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.750    U1/U2/U1/U1/NZVC0__211_carry_i_17_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.907 r  U1/U2/U1/U1/B_reg[3]_i_4/CO[1]
                         net (fo=12, routed)          0.642    10.549    U1/U2/U1/U1/sel0[2]
    SLICE_X42Y40         LUT5 (Prop_lut5_I0_O)        0.329    10.878 r  U1/U2/U1/U1/NZVC0__211_carry_i_28/O
                         net (fo=1, routed)           0.000    10.878    U1/U2/U1/U1/NZVC0__211_carry_i_28_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.411 r  U1/U2/U1/U1/NZVC0__211_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.411    U1/U2/U1/U1/NZVC0__211_carry_i_12_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.528 r  U1/U2/U1/U1/NZVC0__211_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.528    U1/U2/U1/U1/NZVC0__211_carry_i_9_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.685 r  U1/U2/U1/U1/NZVC0__211_carry_i_8/CO[1]
                         net (fo=12, routed)          0.626    12.311    U1/U2/U1/U1/sel0[1]
    SLICE_X41Y41         LUT5 (Prop_lut5_I0_O)        0.332    12.643 r  U1/U2/U1/U1/NZVC0__211_carry_i_16/O
                         net (fo=1, routed)           0.000    12.643    U1/U2/U1/U1/NZVC0__211_carry_i_16_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.193 r  U1/U2/U1/U1/NZVC0__211_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.193    U1/U2/U1/U1/NZVC0__211_carry_i_2_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.307 r  U1/U2/U1/U1/NZVC0__211_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.307    U1/U2/U1/U1/NZVC0__211_carry__0_i_1_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.464 r  U1/U2/U1/U1/NZVC0__211_carry_i_1/CO[1]
                         net (fo=12, routed)          0.654    14.118    U1/U2/U1/U1/B_reg[7][0]
    SLICE_X40Y41         LUT3 (Prop_lut3_I0_O)        0.329    14.447 r  U1/U2/U1/U1/NZVC0__211_carry_i_6/O
                         net (fo=1, routed)           0.000    14.447    U1/U2/U1/U1/NZVC0__211_carry_i_6_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.997 r  U1/U2/U1/U1/NZVC0__211_carry/CO[3]
                         net (fo=1, routed)           0.000    14.997    U1/U2/U1/U1/NZVC0__211_carry_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.111 r  U1/U2/U1/U1/NZVC0__211_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.111    U1/U2/U1/U1/NZVC0__211_carry__0_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.382 r  U1/U2/U1/U1/NZVC0__211_carry__1/CO[0]
                         net (fo=2, routed)           0.319    15.701    U1/U2/U2/sel0[0]
    SLICE_X43Y42         LUT5 (Prop_lut5_I2_O)        0.373    16.074 r  U1/U2/U2/B[0]_i_1_comp/O
                         net (fo=4, routed)           0.457    16.530    U1/U2/U1/B_reg[7]_2[0]
    SLICE_X44Y41         FDCE                                         r  U1/U2/U1/MAR_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.447     4.788    U1/U2/U1/CLK
    SLICE_X44Y41         FDCE                                         r  U1/U2/U1/MAR_reg[0]/C

Slack:                    inf
  Source:                 U1/U2/U2/Bus1_Sel_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            U1/U2/U1/IR_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.442ns  (logic 9.334ns (56.771%)  route 7.108ns (43.229%))
  Logic Levels:           32  (CARRY4=21 LDCE=1 LUT3=1 LUT5=7 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y42         LDCE                         0.000     0.000 r  U1/U2/U2/Bus1_Sel_reg[0]/G
    SLICE_X46Y42         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  U1/U2/U2/Bus1_Sel_reg[0]/Q
                         net (fo=76, routed)          1.980     2.605    U1/U2/U1/U1/Bus1_Sel[0]
    SLICE_X42Y35         LUT6 (Prop_lut6_I1_O)        0.124     2.729 f  U1/U2/U1/U1/NZVC0__7_carry_i_10/O
                         net (fo=2, routed)           0.176     2.905    U1/U2/U1/U1/NZVC0__7_carry_i_10_n_0
    SLICE_X42Y35         LUT6 (Prop_lut6_I3_O)        0.124     3.029 r  U1/U2/U1/U1/B[7]_i_3/O
                         net (fo=7, routed)           0.423     3.452    U1/U2/U1/U1/B_reg[6]_0
    SLICE_X40Y35         LUT5 (Prop_lut5_I1_O)        0.124     3.576 r  U1/U2/U1/U1/NZVC0__7_carry_i_9/O
                         net (fo=1, routed)           0.000     3.576    U1/U2/U1/U1/NZVC0__7_carry_i_9_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.108 r  U1/U2/U1/U1/NZVC0__7_carry/CO[3]
                         net (fo=1, routed)           0.000     4.108    U1/U2/U1/U1/NZVC0__7_carry_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.222 r  U1/U2/U1/U1/NZVC0__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.222    U1/U2/U1/U1/NZVC0__7_carry__0_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.493 r  U1/U2/U1/U1/NZVC0__7_carry__1/CO[0]
                         net (fo=12, routed)          0.647     5.140    U1/U2/U1/U1/CO[0]
    SLICE_X41Y36         LUT5 (Prop_lut5_I0_O)        0.373     5.513 r  U1/U2/U1/U1/B[5]_i_16/O
                         net (fo=1, routed)           0.000     5.513    U1/U2/U1/U1/B[5]_i_16_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.063 r  U1/U2/U1/U1/B_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.063    U1/U2/U1/U1/B_reg[5]_i_8_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.177 r  U1/U2/U1/U1/B_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.177    U1/U2/U1/U1/B_reg[5]_i_5_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.334 r  U1/U2/U1/U1/B_reg[5]_i_4/CO[1]
                         net (fo=12, routed)          0.634     6.968    U1/U2/U1/U1/sel0[4]
    SLICE_X39Y37         LUT5 (Prop_lut5_I0_O)        0.329     7.297 r  U1/U2/U1/U1/NZVC0__211_carry_i_41/O
                         net (fo=1, routed)           0.000     7.297    U1/U2/U1/U1/NZVC0__211_carry_i_41_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.847 r  U1/U2/U1/U1/NZVC0__211_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000     7.847    U1/U2/U1/U1/NZVC0__211_carry_i_29_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.961 r  U1/U2/U1/U1/B_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.961    U1/U2/U1/U1/B_reg[4]_i_5_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.118 r  U1/U2/U1/U1/B_reg[4]_i_4/CO[1]
                         net (fo=12, routed)          0.639     8.757    U1/U2/U1/U1/sel0[3]
    SLICE_X40Y38         LUT5 (Prop_lut5_I0_O)        0.329     9.086 r  U1/U2/U1/U1/NZVC0__211_carry_i_37/O
                         net (fo=1, routed)           0.000     9.086    U1/U2/U1/U1/NZVC0__211_carry_i_37_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.636 r  U1/U2/U1/U1/NZVC0__211_carry_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.636    U1/U2/U1/U1/NZVC0__211_carry_i_20_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.750 r  U1/U2/U1/U1/NZVC0__211_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.750    U1/U2/U1/U1/NZVC0__211_carry_i_17_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.907 r  U1/U2/U1/U1/B_reg[3]_i_4/CO[1]
                         net (fo=12, routed)          0.642    10.549    U1/U2/U1/U1/sel0[2]
    SLICE_X42Y40         LUT5 (Prop_lut5_I0_O)        0.329    10.878 r  U1/U2/U1/U1/NZVC0__211_carry_i_28/O
                         net (fo=1, routed)           0.000    10.878    U1/U2/U1/U1/NZVC0__211_carry_i_28_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.411 r  U1/U2/U1/U1/NZVC0__211_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.411    U1/U2/U1/U1/NZVC0__211_carry_i_12_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.528 r  U1/U2/U1/U1/NZVC0__211_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.528    U1/U2/U1/U1/NZVC0__211_carry_i_9_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.685 r  U1/U2/U1/U1/NZVC0__211_carry_i_8/CO[1]
                         net (fo=12, routed)          0.626    12.311    U1/U2/U1/U1/sel0[1]
    SLICE_X41Y41         LUT5 (Prop_lut5_I0_O)        0.332    12.643 r  U1/U2/U1/U1/NZVC0__211_carry_i_16/O
                         net (fo=1, routed)           0.000    12.643    U1/U2/U1/U1/NZVC0__211_carry_i_16_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.193 r  U1/U2/U1/U1/NZVC0__211_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.193    U1/U2/U1/U1/NZVC0__211_carry_i_2_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.307 r  U1/U2/U1/U1/NZVC0__211_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.307    U1/U2/U1/U1/NZVC0__211_carry__0_i_1_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.464 r  U1/U2/U1/U1/NZVC0__211_carry_i_1/CO[1]
                         net (fo=12, routed)          0.654    14.118    U1/U2/U1/U1/B_reg[7][0]
    SLICE_X40Y41         LUT3 (Prop_lut3_I0_O)        0.329    14.447 r  U1/U2/U1/U1/NZVC0__211_carry_i_6/O
                         net (fo=1, routed)           0.000    14.447    U1/U2/U1/U1/NZVC0__211_carry_i_6_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.997 r  U1/U2/U1/U1/NZVC0__211_carry/CO[3]
                         net (fo=1, routed)           0.000    14.997    U1/U2/U1/U1/NZVC0__211_carry_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.111 r  U1/U2/U1/U1/NZVC0__211_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.111    U1/U2/U1/U1/NZVC0__211_carry__0_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.382 r  U1/U2/U1/U1/NZVC0__211_carry__1/CO[0]
                         net (fo=2, routed)           0.319    15.701    U1/U2/U2/sel0[0]
    SLICE_X43Y42         LUT5 (Prop_lut5_I2_O)        0.373    16.074 r  U1/U2/U2/B[0]_i_1_comp/O
                         net (fo=4, routed)           0.368    16.442    U1/U2/U1/B_reg[7]_2[0]
    SLICE_X41Y41         FDCE                                         r  U1/U2/U1/IR_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.446     4.787    U1/U2/U1/CLK
    SLICE_X41Y41         FDCE                                         r  U1/U2/U1/IR_reg[0]/C

Slack:                    inf
  Source:                 U1/U2/U2/Bus1_Sel_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            U1/U2/U1/A_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.439ns  (logic 9.334ns (56.778%)  route 7.105ns (43.222%))
  Logic Levels:           32  (CARRY4=21 LDCE=1 LUT3=1 LUT5=7 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y42         LDCE                         0.000     0.000 r  U1/U2/U2/Bus1_Sel_reg[0]/G
    SLICE_X46Y42         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  U1/U2/U2/Bus1_Sel_reg[0]/Q
                         net (fo=76, routed)          1.980     2.605    U1/U2/U1/U1/Bus1_Sel[0]
    SLICE_X42Y35         LUT6 (Prop_lut6_I1_O)        0.124     2.729 f  U1/U2/U1/U1/NZVC0__7_carry_i_10/O
                         net (fo=2, routed)           0.176     2.905    U1/U2/U1/U1/NZVC0__7_carry_i_10_n_0
    SLICE_X42Y35         LUT6 (Prop_lut6_I3_O)        0.124     3.029 r  U1/U2/U1/U1/B[7]_i_3/O
                         net (fo=7, routed)           0.423     3.452    U1/U2/U1/U1/B_reg[6]_0
    SLICE_X40Y35         LUT5 (Prop_lut5_I1_O)        0.124     3.576 r  U1/U2/U1/U1/NZVC0__7_carry_i_9/O
                         net (fo=1, routed)           0.000     3.576    U1/U2/U1/U1/NZVC0__7_carry_i_9_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.108 r  U1/U2/U1/U1/NZVC0__7_carry/CO[3]
                         net (fo=1, routed)           0.000     4.108    U1/U2/U1/U1/NZVC0__7_carry_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.222 r  U1/U2/U1/U1/NZVC0__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.222    U1/U2/U1/U1/NZVC0__7_carry__0_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.493 r  U1/U2/U1/U1/NZVC0__7_carry__1/CO[0]
                         net (fo=12, routed)          0.647     5.140    U1/U2/U1/U1/CO[0]
    SLICE_X41Y36         LUT5 (Prop_lut5_I0_O)        0.373     5.513 r  U1/U2/U1/U1/B[5]_i_16/O
                         net (fo=1, routed)           0.000     5.513    U1/U2/U1/U1/B[5]_i_16_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.063 r  U1/U2/U1/U1/B_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.063    U1/U2/U1/U1/B_reg[5]_i_8_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.177 r  U1/U2/U1/U1/B_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.177    U1/U2/U1/U1/B_reg[5]_i_5_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.334 r  U1/U2/U1/U1/B_reg[5]_i_4/CO[1]
                         net (fo=12, routed)          0.634     6.968    U1/U2/U1/U1/sel0[4]
    SLICE_X39Y37         LUT5 (Prop_lut5_I0_O)        0.329     7.297 r  U1/U2/U1/U1/NZVC0__211_carry_i_41/O
                         net (fo=1, routed)           0.000     7.297    U1/U2/U1/U1/NZVC0__211_carry_i_41_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.847 r  U1/U2/U1/U1/NZVC0__211_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000     7.847    U1/U2/U1/U1/NZVC0__211_carry_i_29_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.961 r  U1/U2/U1/U1/B_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.961    U1/U2/U1/U1/B_reg[4]_i_5_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.118 r  U1/U2/U1/U1/B_reg[4]_i_4/CO[1]
                         net (fo=12, routed)          0.639     8.757    U1/U2/U1/U1/sel0[3]
    SLICE_X40Y38         LUT5 (Prop_lut5_I0_O)        0.329     9.086 r  U1/U2/U1/U1/NZVC0__211_carry_i_37/O
                         net (fo=1, routed)           0.000     9.086    U1/U2/U1/U1/NZVC0__211_carry_i_37_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.636 r  U1/U2/U1/U1/NZVC0__211_carry_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.636    U1/U2/U1/U1/NZVC0__211_carry_i_20_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.750 r  U1/U2/U1/U1/NZVC0__211_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.750    U1/U2/U1/U1/NZVC0__211_carry_i_17_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.907 r  U1/U2/U1/U1/B_reg[3]_i_4/CO[1]
                         net (fo=12, routed)          0.642    10.549    U1/U2/U1/U1/sel0[2]
    SLICE_X42Y40         LUT5 (Prop_lut5_I0_O)        0.329    10.878 r  U1/U2/U1/U1/NZVC0__211_carry_i_28/O
                         net (fo=1, routed)           0.000    10.878    U1/U2/U1/U1/NZVC0__211_carry_i_28_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.411 r  U1/U2/U1/U1/NZVC0__211_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.411    U1/U2/U1/U1/NZVC0__211_carry_i_12_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.528 r  U1/U2/U1/U1/NZVC0__211_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.528    U1/U2/U1/U1/NZVC0__211_carry_i_9_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.685 r  U1/U2/U1/U1/NZVC0__211_carry_i_8/CO[1]
                         net (fo=12, routed)          0.626    12.311    U1/U2/U1/U1/sel0[1]
    SLICE_X41Y41         LUT5 (Prop_lut5_I0_O)        0.332    12.643 r  U1/U2/U1/U1/NZVC0__211_carry_i_16/O
                         net (fo=1, routed)           0.000    12.643    U1/U2/U1/U1/NZVC0__211_carry_i_16_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.193 r  U1/U2/U1/U1/NZVC0__211_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.193    U1/U2/U1/U1/NZVC0__211_carry_i_2_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.307 r  U1/U2/U1/U1/NZVC0__211_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.307    U1/U2/U1/U1/NZVC0__211_carry__0_i_1_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.464 r  U1/U2/U1/U1/NZVC0__211_carry_i_1/CO[1]
                         net (fo=12, routed)          0.654    14.118    U1/U2/U1/U1/B_reg[7][0]
    SLICE_X40Y41         LUT3 (Prop_lut3_I0_O)        0.329    14.447 r  U1/U2/U1/U1/NZVC0__211_carry_i_6/O
                         net (fo=1, routed)           0.000    14.447    U1/U2/U1/U1/NZVC0__211_carry_i_6_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.997 r  U1/U2/U1/U1/NZVC0__211_carry/CO[3]
                         net (fo=1, routed)           0.000    14.997    U1/U2/U1/U1/NZVC0__211_carry_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.111 r  U1/U2/U1/U1/NZVC0__211_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.111    U1/U2/U1/U1/NZVC0__211_carry__0_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.382 r  U1/U2/U1/U1/NZVC0__211_carry__1/CO[0]
                         net (fo=2, routed)           0.319    15.701    U1/U2/U2/sel0[0]
    SLICE_X43Y42         LUT5 (Prop_lut5_I2_O)        0.373    16.074 r  U1/U2/U2/B[0]_i_1_comp/O
                         net (fo=4, routed)           0.366    16.439    U1/U2/U1/B_reg[7]_2[0]
    SLICE_X43Y43         FDCE                                         r  U1/U2/U1/A_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.447     4.788    U1/U2/U1/CLK
    SLICE_X43Y43         FDCE                                         r  U1/U2/U1/A_reg[0]/C

Slack:                    inf
  Source:                 U1/U2/U2/Bus1_Sel_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            U1/U2/U1/B_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.302ns  (logic 8.150ns (53.263%)  route 7.152ns (46.737%))
  Logic Levels:           29  (CARRY4=18 LDCE=1 LUT5=6 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y42         LDCE                         0.000     0.000 r  U1/U2/U2/Bus1_Sel_reg[0]/G
    SLICE_X46Y42         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  U1/U2/U2/Bus1_Sel_reg[0]/Q
                         net (fo=76, routed)          1.980     2.605    U1/U2/U1/U1/Bus1_Sel[0]
    SLICE_X42Y35         LUT6 (Prop_lut6_I1_O)        0.124     2.729 f  U1/U2/U1/U1/NZVC0__7_carry_i_10/O
                         net (fo=2, routed)           0.176     2.905    U1/U2/U1/U1/NZVC0__7_carry_i_10_n_0
    SLICE_X42Y35         LUT6 (Prop_lut6_I3_O)        0.124     3.029 r  U1/U2/U1/U1/B[7]_i_3/O
                         net (fo=7, routed)           0.423     3.452    U1/U2/U1/U1/B_reg[6]_0
    SLICE_X40Y35         LUT5 (Prop_lut5_I1_O)        0.124     3.576 r  U1/U2/U1/U1/NZVC0__7_carry_i_9/O
                         net (fo=1, routed)           0.000     3.576    U1/U2/U1/U1/NZVC0__7_carry_i_9_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.108 r  U1/U2/U1/U1/NZVC0__7_carry/CO[3]
                         net (fo=1, routed)           0.000     4.108    U1/U2/U1/U1/NZVC0__7_carry_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.222 r  U1/U2/U1/U1/NZVC0__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.222    U1/U2/U1/U1/NZVC0__7_carry__0_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.493 r  U1/U2/U1/U1/NZVC0__7_carry__1/CO[0]
                         net (fo=12, routed)          0.647     5.140    U1/U2/U1/U1/CO[0]
    SLICE_X41Y36         LUT5 (Prop_lut5_I0_O)        0.373     5.513 r  U1/U2/U1/U1/B[5]_i_16/O
                         net (fo=1, routed)           0.000     5.513    U1/U2/U1/U1/B[5]_i_16_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.063 r  U1/U2/U1/U1/B_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.063    U1/U2/U1/U1/B_reg[5]_i_8_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.177 r  U1/U2/U1/U1/B_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.177    U1/U2/U1/U1/B_reg[5]_i_5_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.334 r  U1/U2/U1/U1/B_reg[5]_i_4/CO[1]
                         net (fo=12, routed)          0.634     6.968    U1/U2/U1/U1/sel0[4]
    SLICE_X39Y37         LUT5 (Prop_lut5_I0_O)        0.329     7.297 r  U1/U2/U1/U1/NZVC0__211_carry_i_41/O
                         net (fo=1, routed)           0.000     7.297    U1/U2/U1/U1/NZVC0__211_carry_i_41_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.847 r  U1/U2/U1/U1/NZVC0__211_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000     7.847    U1/U2/U1/U1/NZVC0__211_carry_i_29_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.961 r  U1/U2/U1/U1/B_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.961    U1/U2/U1/U1/B_reg[4]_i_5_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.118 r  U1/U2/U1/U1/B_reg[4]_i_4/CO[1]
                         net (fo=12, routed)          0.639     8.757    U1/U2/U1/U1/sel0[3]
    SLICE_X40Y38         LUT5 (Prop_lut5_I0_O)        0.329     9.086 r  U1/U2/U1/U1/NZVC0__211_carry_i_37/O
                         net (fo=1, routed)           0.000     9.086    U1/U2/U1/U1/NZVC0__211_carry_i_37_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.636 r  U1/U2/U1/U1/NZVC0__211_carry_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.636    U1/U2/U1/U1/NZVC0__211_carry_i_20_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.750 r  U1/U2/U1/U1/NZVC0__211_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.750    U1/U2/U1/U1/NZVC0__211_carry_i_17_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.907 r  U1/U2/U1/U1/B_reg[3]_i_4/CO[1]
                         net (fo=12, routed)          0.642    10.549    U1/U2/U1/U1/sel0[2]
    SLICE_X42Y40         LUT5 (Prop_lut5_I0_O)        0.329    10.878 r  U1/U2/U1/U1/NZVC0__211_carry_i_28/O
                         net (fo=1, routed)           0.000    10.878    U1/U2/U1/U1/NZVC0__211_carry_i_28_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.411 r  U1/U2/U1/U1/NZVC0__211_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.411    U1/U2/U1/U1/NZVC0__211_carry_i_12_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.528 r  U1/U2/U1/U1/NZVC0__211_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.528    U1/U2/U1/U1/NZVC0__211_carry_i_9_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.685 r  U1/U2/U1/U1/NZVC0__211_carry_i_8/CO[1]
                         net (fo=12, routed)          0.626    12.311    U1/U2/U1/U1/sel0[1]
    SLICE_X41Y41         LUT5 (Prop_lut5_I0_O)        0.332    12.643 r  U1/U2/U1/U1/NZVC0__211_carry_i_16/O
                         net (fo=1, routed)           0.000    12.643    U1/U2/U1/U1/NZVC0__211_carry_i_16_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.193 r  U1/U2/U1/U1/NZVC0__211_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.193    U1/U2/U1/U1/NZVC0__211_carry_i_2_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.307 r  U1/U2/U1/U1/NZVC0__211_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.307    U1/U2/U1/U1/NZVC0__211_carry__0_i_1_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.464 r  U1/U2/U1/U1/NZVC0__211_carry_i_1/CO[1]
                         net (fo=12, routed)          0.347    13.810    U1/U2/U2/sel0[1]
    SLICE_X42Y43         LUT6 (Prop_lut6_I1_O)        0.329    14.139 r  U1/U2/U2/B[1]_i_2/O
                         net (fo=2, routed)           0.183    14.322    U1/U2/U2/B[1]_i_2_n_0
    SLICE_X42Y43         LUT6 (Prop_lut6_I0_O)        0.124    14.446 r  U1/U2/U2/B[1]_i_1/O
                         net (fo=4, routed)           0.855    15.302    U1/U2/U1/B_reg[7]_2[1]
    SLICE_X40Y35         FDCE                                         r  U1/U2/U1/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.442     4.783    U1/U2/U1/CLK
    SLICE_X40Y35         FDCE                                         r  U1/U2/U1/B_reg[1]/C

Slack:                    inf
  Source:                 U1/U2/U2/Bus1_Sel_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            U1/U2/U1/A_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.849ns  (logic 8.150ns (54.884%)  route 6.699ns (45.116%))
  Logic Levels:           29  (CARRY4=18 LDCE=1 LUT5=6 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y42         LDCE                         0.000     0.000 r  U1/U2/U2/Bus1_Sel_reg[0]/G
    SLICE_X46Y42         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  U1/U2/U2/Bus1_Sel_reg[0]/Q
                         net (fo=76, routed)          1.980     2.605    U1/U2/U1/U1/Bus1_Sel[0]
    SLICE_X42Y35         LUT6 (Prop_lut6_I1_O)        0.124     2.729 f  U1/U2/U1/U1/NZVC0__7_carry_i_10/O
                         net (fo=2, routed)           0.176     2.905    U1/U2/U1/U1/NZVC0__7_carry_i_10_n_0
    SLICE_X42Y35         LUT6 (Prop_lut6_I3_O)        0.124     3.029 r  U1/U2/U1/U1/B[7]_i_3/O
                         net (fo=7, routed)           0.423     3.452    U1/U2/U1/U1/B_reg[6]_0
    SLICE_X40Y35         LUT5 (Prop_lut5_I1_O)        0.124     3.576 r  U1/U2/U1/U1/NZVC0__7_carry_i_9/O
                         net (fo=1, routed)           0.000     3.576    U1/U2/U1/U1/NZVC0__7_carry_i_9_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.108 r  U1/U2/U1/U1/NZVC0__7_carry/CO[3]
                         net (fo=1, routed)           0.000     4.108    U1/U2/U1/U1/NZVC0__7_carry_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.222 r  U1/U2/U1/U1/NZVC0__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.222    U1/U2/U1/U1/NZVC0__7_carry__0_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.493 r  U1/U2/U1/U1/NZVC0__7_carry__1/CO[0]
                         net (fo=12, routed)          0.647     5.140    U1/U2/U1/U1/CO[0]
    SLICE_X41Y36         LUT5 (Prop_lut5_I0_O)        0.373     5.513 r  U1/U2/U1/U1/B[5]_i_16/O
                         net (fo=1, routed)           0.000     5.513    U1/U2/U1/U1/B[5]_i_16_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.063 r  U1/U2/U1/U1/B_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.063    U1/U2/U1/U1/B_reg[5]_i_8_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.177 r  U1/U2/U1/U1/B_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.177    U1/U2/U1/U1/B_reg[5]_i_5_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.334 r  U1/U2/U1/U1/B_reg[5]_i_4/CO[1]
                         net (fo=12, routed)          0.634     6.968    U1/U2/U1/U1/sel0[4]
    SLICE_X39Y37         LUT5 (Prop_lut5_I0_O)        0.329     7.297 r  U1/U2/U1/U1/NZVC0__211_carry_i_41/O
                         net (fo=1, routed)           0.000     7.297    U1/U2/U1/U1/NZVC0__211_carry_i_41_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.847 r  U1/U2/U1/U1/NZVC0__211_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000     7.847    U1/U2/U1/U1/NZVC0__211_carry_i_29_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.961 r  U1/U2/U1/U1/B_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.961    U1/U2/U1/U1/B_reg[4]_i_5_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.118 r  U1/U2/U1/U1/B_reg[4]_i_4/CO[1]
                         net (fo=12, routed)          0.639     8.757    U1/U2/U1/U1/sel0[3]
    SLICE_X40Y38         LUT5 (Prop_lut5_I0_O)        0.329     9.086 r  U1/U2/U1/U1/NZVC0__211_carry_i_37/O
                         net (fo=1, routed)           0.000     9.086    U1/U2/U1/U1/NZVC0__211_carry_i_37_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.636 r  U1/U2/U1/U1/NZVC0__211_carry_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.636    U1/U2/U1/U1/NZVC0__211_carry_i_20_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.750 r  U1/U2/U1/U1/NZVC0__211_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.750    U1/U2/U1/U1/NZVC0__211_carry_i_17_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.907 r  U1/U2/U1/U1/B_reg[3]_i_4/CO[1]
                         net (fo=12, routed)          0.642    10.549    U1/U2/U1/U1/sel0[2]
    SLICE_X42Y40         LUT5 (Prop_lut5_I0_O)        0.329    10.878 r  U1/U2/U1/U1/NZVC0__211_carry_i_28/O
                         net (fo=1, routed)           0.000    10.878    U1/U2/U1/U1/NZVC0__211_carry_i_28_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.411 r  U1/U2/U1/U1/NZVC0__211_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.411    U1/U2/U1/U1/NZVC0__211_carry_i_12_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.528 r  U1/U2/U1/U1/NZVC0__211_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.528    U1/U2/U1/U1/NZVC0__211_carry_i_9_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.685 r  U1/U2/U1/U1/NZVC0__211_carry_i_8/CO[1]
                         net (fo=12, routed)          0.626    12.311    U1/U2/U1/U1/sel0[1]
    SLICE_X41Y41         LUT5 (Prop_lut5_I0_O)        0.332    12.643 r  U1/U2/U1/U1/NZVC0__211_carry_i_16/O
                         net (fo=1, routed)           0.000    12.643    U1/U2/U1/U1/NZVC0__211_carry_i_16_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.193 r  U1/U2/U1/U1/NZVC0__211_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.193    U1/U2/U1/U1/NZVC0__211_carry_i_2_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.307 r  U1/U2/U1/U1/NZVC0__211_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.307    U1/U2/U1/U1/NZVC0__211_carry__0_i_1_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.464 r  U1/U2/U1/U1/NZVC0__211_carry_i_1/CO[1]
                         net (fo=12, routed)          0.347    13.810    U1/U2/U2/sel0[1]
    SLICE_X42Y43         LUT6 (Prop_lut6_I1_O)        0.329    14.139 r  U1/U2/U2/B[1]_i_2/O
                         net (fo=2, routed)           0.183    14.322    U1/U2/U2/B[1]_i_2_n_0
    SLICE_X42Y43         LUT6 (Prop_lut6_I0_O)        0.124    14.446 r  U1/U2/U2/B[1]_i_1/O
                         net (fo=4, routed)           0.403    14.849    U1/U2/U1/B_reg[7]_2[1]
    SLICE_X43Y43         FDCE                                         r  U1/U2/U1/A_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.447     4.788    U1/U2/U1/CLK
    SLICE_X43Y43         FDCE                                         r  U1/U2/U1/A_reg[1]/C

Slack:                    inf
  Source:                 U1/U2/U2/Bus1_Sel_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            U1/U2/U1/MAR_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.793ns  (logic 8.150ns (55.094%)  route 6.643ns (44.906%))
  Logic Levels:           29  (CARRY4=18 LDCE=1 LUT5=6 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y42         LDCE                         0.000     0.000 r  U1/U2/U2/Bus1_Sel_reg[0]/G
    SLICE_X46Y42         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  U1/U2/U2/Bus1_Sel_reg[0]/Q
                         net (fo=76, routed)          1.980     2.605    U1/U2/U1/U1/Bus1_Sel[0]
    SLICE_X42Y35         LUT6 (Prop_lut6_I1_O)        0.124     2.729 f  U1/U2/U1/U1/NZVC0__7_carry_i_10/O
                         net (fo=2, routed)           0.176     2.905    U1/U2/U1/U1/NZVC0__7_carry_i_10_n_0
    SLICE_X42Y35         LUT6 (Prop_lut6_I3_O)        0.124     3.029 r  U1/U2/U1/U1/B[7]_i_3/O
                         net (fo=7, routed)           0.423     3.452    U1/U2/U1/U1/B_reg[6]_0
    SLICE_X40Y35         LUT5 (Prop_lut5_I1_O)        0.124     3.576 r  U1/U2/U1/U1/NZVC0__7_carry_i_9/O
                         net (fo=1, routed)           0.000     3.576    U1/U2/U1/U1/NZVC0__7_carry_i_9_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.108 r  U1/U2/U1/U1/NZVC0__7_carry/CO[3]
                         net (fo=1, routed)           0.000     4.108    U1/U2/U1/U1/NZVC0__7_carry_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.222 r  U1/U2/U1/U1/NZVC0__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.222    U1/U2/U1/U1/NZVC0__7_carry__0_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.493 r  U1/U2/U1/U1/NZVC0__7_carry__1/CO[0]
                         net (fo=12, routed)          0.647     5.140    U1/U2/U1/U1/CO[0]
    SLICE_X41Y36         LUT5 (Prop_lut5_I0_O)        0.373     5.513 r  U1/U2/U1/U1/B[5]_i_16/O
                         net (fo=1, routed)           0.000     5.513    U1/U2/U1/U1/B[5]_i_16_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.063 r  U1/U2/U1/U1/B_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.063    U1/U2/U1/U1/B_reg[5]_i_8_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.177 r  U1/U2/U1/U1/B_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.177    U1/U2/U1/U1/B_reg[5]_i_5_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.334 r  U1/U2/U1/U1/B_reg[5]_i_4/CO[1]
                         net (fo=12, routed)          0.634     6.968    U1/U2/U1/U1/sel0[4]
    SLICE_X39Y37         LUT5 (Prop_lut5_I0_O)        0.329     7.297 r  U1/U2/U1/U1/NZVC0__211_carry_i_41/O
                         net (fo=1, routed)           0.000     7.297    U1/U2/U1/U1/NZVC0__211_carry_i_41_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.847 r  U1/U2/U1/U1/NZVC0__211_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000     7.847    U1/U2/U1/U1/NZVC0__211_carry_i_29_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.961 r  U1/U2/U1/U1/B_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.961    U1/U2/U1/U1/B_reg[4]_i_5_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.118 r  U1/U2/U1/U1/B_reg[4]_i_4/CO[1]
                         net (fo=12, routed)          0.639     8.757    U1/U2/U1/U1/sel0[3]
    SLICE_X40Y38         LUT5 (Prop_lut5_I0_O)        0.329     9.086 r  U1/U2/U1/U1/NZVC0__211_carry_i_37/O
                         net (fo=1, routed)           0.000     9.086    U1/U2/U1/U1/NZVC0__211_carry_i_37_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.636 r  U1/U2/U1/U1/NZVC0__211_carry_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.636    U1/U2/U1/U1/NZVC0__211_carry_i_20_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.750 r  U1/U2/U1/U1/NZVC0__211_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.750    U1/U2/U1/U1/NZVC0__211_carry_i_17_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.907 r  U1/U2/U1/U1/B_reg[3]_i_4/CO[1]
                         net (fo=12, routed)          0.642    10.549    U1/U2/U1/U1/sel0[2]
    SLICE_X42Y40         LUT5 (Prop_lut5_I0_O)        0.329    10.878 r  U1/U2/U1/U1/NZVC0__211_carry_i_28/O
                         net (fo=1, routed)           0.000    10.878    U1/U2/U1/U1/NZVC0__211_carry_i_28_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.411 r  U1/U2/U1/U1/NZVC0__211_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.411    U1/U2/U1/U1/NZVC0__211_carry_i_12_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.528 r  U1/U2/U1/U1/NZVC0__211_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.528    U1/U2/U1/U1/NZVC0__211_carry_i_9_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.685 r  U1/U2/U1/U1/NZVC0__211_carry_i_8/CO[1]
                         net (fo=12, routed)          0.626    12.311    U1/U2/U1/U1/sel0[1]
    SLICE_X41Y41         LUT5 (Prop_lut5_I0_O)        0.332    12.643 r  U1/U2/U1/U1/NZVC0__211_carry_i_16/O
                         net (fo=1, routed)           0.000    12.643    U1/U2/U1/U1/NZVC0__211_carry_i_16_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.193 r  U1/U2/U1/U1/NZVC0__211_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.193    U1/U2/U1/U1/NZVC0__211_carry_i_2_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.307 r  U1/U2/U1/U1/NZVC0__211_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.307    U1/U2/U1/U1/NZVC0__211_carry__0_i_1_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.464 r  U1/U2/U1/U1/NZVC0__211_carry_i_1/CO[1]
                         net (fo=12, routed)          0.347    13.810    U1/U2/U2/sel0[1]
    SLICE_X42Y43         LUT6 (Prop_lut6_I1_O)        0.329    14.139 r  U1/U2/U2/B[1]_i_2/O
                         net (fo=2, routed)           0.183    14.322    U1/U2/U2/B[1]_i_2_n_0
    SLICE_X42Y43         LUT6 (Prop_lut6_I0_O)        0.124    14.446 r  U1/U2/U2/B[1]_i_1/O
                         net (fo=4, routed)           0.347    14.793    U1/U2/U1/B_reg[7]_2[1]
    SLICE_X41Y43         FDCE                                         r  U1/U2/U1/MAR_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.447     4.788    U1/U2/U1/CLK
    SLICE_X41Y43         FDCE                                         r  U1/U2/U1/MAR_reg[1]/C

Slack:                    inf
  Source:                 U1/U2/U2/Bus1_Sel_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            U1/U2/U1/PC_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.572ns  (logic 8.150ns (55.927%)  route 6.422ns (44.073%))
  Logic Levels:           29  (CARRY4=18 LDCE=1 LUT5=6 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y42         LDCE                         0.000     0.000 r  U1/U2/U2/Bus1_Sel_reg[0]/G
    SLICE_X46Y42         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  U1/U2/U2/Bus1_Sel_reg[0]/Q
                         net (fo=76, routed)          1.980     2.605    U1/U2/U1/U1/Bus1_Sel[0]
    SLICE_X42Y35         LUT6 (Prop_lut6_I1_O)        0.124     2.729 f  U1/U2/U1/U1/NZVC0__7_carry_i_10/O
                         net (fo=2, routed)           0.176     2.905    U1/U2/U1/U1/NZVC0__7_carry_i_10_n_0
    SLICE_X42Y35         LUT6 (Prop_lut6_I3_O)        0.124     3.029 r  U1/U2/U1/U1/B[7]_i_3/O
                         net (fo=7, routed)           0.423     3.452    U1/U2/U1/U1/B_reg[6]_0
    SLICE_X40Y35         LUT5 (Prop_lut5_I1_O)        0.124     3.576 r  U1/U2/U1/U1/NZVC0__7_carry_i_9/O
                         net (fo=1, routed)           0.000     3.576    U1/U2/U1/U1/NZVC0__7_carry_i_9_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.108 r  U1/U2/U1/U1/NZVC0__7_carry/CO[3]
                         net (fo=1, routed)           0.000     4.108    U1/U2/U1/U1/NZVC0__7_carry_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.222 r  U1/U2/U1/U1/NZVC0__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.222    U1/U2/U1/U1/NZVC0__7_carry__0_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.493 r  U1/U2/U1/U1/NZVC0__7_carry__1/CO[0]
                         net (fo=12, routed)          0.647     5.140    U1/U2/U1/U1/CO[0]
    SLICE_X41Y36         LUT5 (Prop_lut5_I0_O)        0.373     5.513 r  U1/U2/U1/U1/B[5]_i_16/O
                         net (fo=1, routed)           0.000     5.513    U1/U2/U1/U1/B[5]_i_16_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.063 r  U1/U2/U1/U1/B_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.063    U1/U2/U1/U1/B_reg[5]_i_8_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.177 r  U1/U2/U1/U1/B_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.177    U1/U2/U1/U1/B_reg[5]_i_5_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.334 r  U1/U2/U1/U1/B_reg[5]_i_4/CO[1]
                         net (fo=12, routed)          0.634     6.968    U1/U2/U1/U1/sel0[4]
    SLICE_X39Y37         LUT5 (Prop_lut5_I0_O)        0.329     7.297 r  U1/U2/U1/U1/NZVC0__211_carry_i_41/O
                         net (fo=1, routed)           0.000     7.297    U1/U2/U1/U1/NZVC0__211_carry_i_41_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.847 r  U1/U2/U1/U1/NZVC0__211_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000     7.847    U1/U2/U1/U1/NZVC0__211_carry_i_29_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.961 r  U1/U2/U1/U1/B_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.961    U1/U2/U1/U1/B_reg[4]_i_5_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.118 r  U1/U2/U1/U1/B_reg[4]_i_4/CO[1]
                         net (fo=12, routed)          0.639     8.757    U1/U2/U1/U1/sel0[3]
    SLICE_X40Y38         LUT5 (Prop_lut5_I0_O)        0.329     9.086 r  U1/U2/U1/U1/NZVC0__211_carry_i_37/O
                         net (fo=1, routed)           0.000     9.086    U1/U2/U1/U1/NZVC0__211_carry_i_37_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.636 r  U1/U2/U1/U1/NZVC0__211_carry_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.636    U1/U2/U1/U1/NZVC0__211_carry_i_20_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.750 r  U1/U2/U1/U1/NZVC0__211_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.750    U1/U2/U1/U1/NZVC0__211_carry_i_17_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.907 r  U1/U2/U1/U1/B_reg[3]_i_4/CO[1]
                         net (fo=12, routed)          0.642    10.549    U1/U2/U1/U1/sel0[2]
    SLICE_X42Y40         LUT5 (Prop_lut5_I0_O)        0.329    10.878 r  U1/U2/U1/U1/NZVC0__211_carry_i_28/O
                         net (fo=1, routed)           0.000    10.878    U1/U2/U1/U1/NZVC0__211_carry_i_28_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.411 r  U1/U2/U1/U1/NZVC0__211_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.411    U1/U2/U1/U1/NZVC0__211_carry_i_12_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.528 r  U1/U2/U1/U1/NZVC0__211_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.528    U1/U2/U1/U1/NZVC0__211_carry_i_9_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.685 r  U1/U2/U1/U1/NZVC0__211_carry_i_8/CO[1]
                         net (fo=12, routed)          0.626    12.311    U1/U2/U1/U1/sel0[1]
    SLICE_X41Y41         LUT5 (Prop_lut5_I0_O)        0.332    12.643 r  U1/U2/U1/U1/NZVC0__211_carry_i_16/O
                         net (fo=1, routed)           0.000    12.643    U1/U2/U1/U1/NZVC0__211_carry_i_16_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.193 r  U1/U2/U1/U1/NZVC0__211_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.193    U1/U2/U1/U1/NZVC0__211_carry_i_2_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.307 r  U1/U2/U1/U1/NZVC0__211_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.307    U1/U2/U1/U1/NZVC0__211_carry__0_i_1_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.464 r  U1/U2/U1/U1/NZVC0__211_carry_i_1/CO[1]
                         net (fo=12, routed)          0.347    13.810    U1/U2/U2/sel0[1]
    SLICE_X42Y43         LUT6 (Prop_lut6_I1_O)        0.329    14.139 r  U1/U2/U2/B[1]_i_2/O
                         net (fo=2, routed)           0.309    14.448    U1/U2/U2/B[1]_i_2_n_0
    SLICE_X47Y43         LUT6 (Prop_lut6_I3_O)        0.124    14.572 r  U1/U2/U2/PC[1]_i_1/O
                         net (fo=1, routed)           0.000    14.572    U1/U2/U1/PC_reg[6]_0[1]
    SLICE_X47Y43         FDCE                                         r  U1/U2/U1/PC_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.448     4.789    U1/U2/U1/CLK
    SLICE_X47Y43         FDCE                                         r  U1/U2/U1/PC_reg[1]/C

Slack:                    inf
  Source:                 U1/U2/U2/Bus1_Sel_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            U1/U2/U1/IR_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.446ns  (logic 8.150ns (56.416%)  route 6.296ns (43.584%))
  Logic Levels:           29  (CARRY4=18 LDCE=1 LUT5=6 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y42         LDCE                         0.000     0.000 r  U1/U2/U2/Bus1_Sel_reg[0]/G
    SLICE_X46Y42         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  U1/U2/U2/Bus1_Sel_reg[0]/Q
                         net (fo=76, routed)          1.980     2.605    U1/U2/U1/U1/Bus1_Sel[0]
    SLICE_X42Y35         LUT6 (Prop_lut6_I1_O)        0.124     2.729 f  U1/U2/U1/U1/NZVC0__7_carry_i_10/O
                         net (fo=2, routed)           0.176     2.905    U1/U2/U1/U1/NZVC0__7_carry_i_10_n_0
    SLICE_X42Y35         LUT6 (Prop_lut6_I3_O)        0.124     3.029 r  U1/U2/U1/U1/B[7]_i_3/O
                         net (fo=7, routed)           0.423     3.452    U1/U2/U1/U1/B_reg[6]_0
    SLICE_X40Y35         LUT5 (Prop_lut5_I1_O)        0.124     3.576 r  U1/U2/U1/U1/NZVC0__7_carry_i_9/O
                         net (fo=1, routed)           0.000     3.576    U1/U2/U1/U1/NZVC0__7_carry_i_9_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.108 r  U1/U2/U1/U1/NZVC0__7_carry/CO[3]
                         net (fo=1, routed)           0.000     4.108    U1/U2/U1/U1/NZVC0__7_carry_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.222 r  U1/U2/U1/U1/NZVC0__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.222    U1/U2/U1/U1/NZVC0__7_carry__0_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.493 r  U1/U2/U1/U1/NZVC0__7_carry__1/CO[0]
                         net (fo=12, routed)          0.647     5.140    U1/U2/U1/U1/CO[0]
    SLICE_X41Y36         LUT5 (Prop_lut5_I0_O)        0.373     5.513 r  U1/U2/U1/U1/B[5]_i_16/O
                         net (fo=1, routed)           0.000     5.513    U1/U2/U1/U1/B[5]_i_16_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.063 r  U1/U2/U1/U1/B_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.063    U1/U2/U1/U1/B_reg[5]_i_8_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.177 r  U1/U2/U1/U1/B_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.177    U1/U2/U1/U1/B_reg[5]_i_5_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.334 r  U1/U2/U1/U1/B_reg[5]_i_4/CO[1]
                         net (fo=12, routed)          0.634     6.968    U1/U2/U1/U1/sel0[4]
    SLICE_X39Y37         LUT5 (Prop_lut5_I0_O)        0.329     7.297 r  U1/U2/U1/U1/NZVC0__211_carry_i_41/O
                         net (fo=1, routed)           0.000     7.297    U1/U2/U1/U1/NZVC0__211_carry_i_41_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.847 r  U1/U2/U1/U1/NZVC0__211_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000     7.847    U1/U2/U1/U1/NZVC0__211_carry_i_29_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.961 r  U1/U2/U1/U1/B_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.961    U1/U2/U1/U1/B_reg[4]_i_5_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.118 r  U1/U2/U1/U1/B_reg[4]_i_4/CO[1]
                         net (fo=12, routed)          0.639     8.757    U1/U2/U1/U1/sel0[3]
    SLICE_X40Y38         LUT5 (Prop_lut5_I0_O)        0.329     9.086 r  U1/U2/U1/U1/NZVC0__211_carry_i_37/O
                         net (fo=1, routed)           0.000     9.086    U1/U2/U1/U1/NZVC0__211_carry_i_37_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.636 r  U1/U2/U1/U1/NZVC0__211_carry_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.636    U1/U2/U1/U1/NZVC0__211_carry_i_20_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.750 r  U1/U2/U1/U1/NZVC0__211_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.750    U1/U2/U1/U1/NZVC0__211_carry_i_17_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.907 r  U1/U2/U1/U1/B_reg[3]_i_4/CO[1]
                         net (fo=12, routed)          0.642    10.549    U1/U2/U1/U1/sel0[2]
    SLICE_X42Y40         LUT5 (Prop_lut5_I0_O)        0.329    10.878 r  U1/U2/U1/U1/NZVC0__211_carry_i_28/O
                         net (fo=1, routed)           0.000    10.878    U1/U2/U1/U1/NZVC0__211_carry_i_28_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.411 r  U1/U2/U1/U1/NZVC0__211_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.411    U1/U2/U1/U1/NZVC0__211_carry_i_12_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.528 r  U1/U2/U1/U1/NZVC0__211_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.528    U1/U2/U1/U1/NZVC0__211_carry_i_9_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.685 r  U1/U2/U1/U1/NZVC0__211_carry_i_8/CO[1]
                         net (fo=12, routed)          0.626    12.311    U1/U2/U1/U1/sel0[1]
    SLICE_X41Y41         LUT5 (Prop_lut5_I0_O)        0.332    12.643 r  U1/U2/U1/U1/NZVC0__211_carry_i_16/O
                         net (fo=1, routed)           0.000    12.643    U1/U2/U1/U1/NZVC0__211_carry_i_16_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.193 r  U1/U2/U1/U1/NZVC0__211_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.193    U1/U2/U1/U1/NZVC0__211_carry_i_2_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.307 r  U1/U2/U1/U1/NZVC0__211_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.307    U1/U2/U1/U1/NZVC0__211_carry__0_i_1_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.464 r  U1/U2/U1/U1/NZVC0__211_carry_i_1/CO[1]
                         net (fo=12, routed)          0.347    13.810    U1/U2/U2/sel0[1]
    SLICE_X42Y43         LUT6 (Prop_lut6_I1_O)        0.329    14.139 r  U1/U2/U2/B[1]_i_2/O
                         net (fo=2, routed)           0.183    14.322    U1/U2/U2/B[1]_i_2_n_0
    SLICE_X42Y43         LUT6 (Prop_lut6_I0_O)        0.124    14.446 r  U1/U2/U2/B[1]_i_1/O
                         net (fo=4, routed)           0.000    14.446    U1/U2/U1/B_reg[7]_2[1]
    SLICE_X42Y43         FDCE                                         r  U1/U2/U1/IR_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.447     4.788    U1/U2/U1/CLK
    SLICE_X42Y43         FDCE                                         r  U1/U2/U1/IR_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U1/U2/U2/FSM_onehot_next_state_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            U1/U2/U2/FSM_onehot_current_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.158ns (60.768%)  route 0.102ns (39.232%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         LDCE                         0.000     0.000 r  U1/U2/U2/FSM_onehot_next_state_reg[4]/G
    SLICE_X41Y45         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  U1/U2/U2/FSM_onehot_next_state_reg[4]/Q
                         net (fo=1, routed)           0.102     0.260    U1/U2/U2/FSM_onehot_next_state_reg_n_0_[4]
    SLICE_X42Y45         FDCE                                         r  U1/U2/U2/FSM_onehot_current_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.833     1.960    U1/U2/U2/CLK
    SLICE_X42Y45         FDCE                                         r  U1/U2/U2/FSM_onehot_current_state_reg[4]/C

Slack:                    inf
  Source:                 U1/U2/U2/FSM_onehot_next_state_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            U1/U2/U2/FSM_onehot_current_state_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.158ns (58.954%)  route 0.110ns (41.046%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y42         LDCE                         0.000     0.000 r  U1/U2/U2/FSM_onehot_next_state_reg[12]/G
    SLICE_X45Y42         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  U1/U2/U2/FSM_onehot_next_state_reg[12]/Q
                         net (fo=1, routed)           0.110     0.268    U1/U2/U2/FSM_onehot_next_state_reg_n_0_[12]
    SLICE_X45Y41         FDCE                                         r  U1/U2/U2/FSM_onehot_current_state_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.833     1.960    U1/U2/U2/CLK
    SLICE_X45Y41         FDCE                                         r  U1/U2/U2/FSM_onehot_current_state_reg[12]/C

Slack:                    inf
  Source:                 U1/U2/U2/FSM_onehot_next_state_reg[24]/G
                            (positive level-sensitive latch)
  Destination:            U1/U2/U2/FSM_onehot_current_state_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.272ns  (logic 0.158ns (58.040%)  route 0.114ns (41.960%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y44         LDCE                         0.000     0.000 r  U1/U2/U2/FSM_onehot_next_state_reg[24]/G
    SLICE_X44Y44         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  U1/U2/U2/FSM_onehot_next_state_reg[24]/Q
                         net (fo=1, routed)           0.114     0.272    U1/U2/U2/FSM_onehot_next_state_reg_n_0_[24]
    SLICE_X44Y43         FDCE                                         r  U1/U2/U2/FSM_onehot_current_state_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.834     1.961    U1/U2/U2/CLK
    SLICE_X44Y43         FDCE                                         r  U1/U2/U2/FSM_onehot_current_state_reg[24]/C

Slack:                    inf
  Source:                 U1/U2/U2/FSM_onehot_next_state_reg[17]/G
                            (positive level-sensitive latch)
  Destination:            U1/U2/U2/FSM_onehot_current_state_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.272ns  (logic 0.158ns (58.002%)  route 0.114ns (41.998%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         LDCE                         0.000     0.000 r  U1/U2/U2/FSM_onehot_next_state_reg[17]/G
    SLICE_X40Y45         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  U1/U2/U2/FSM_onehot_next_state_reg[17]/Q
                         net (fo=1, routed)           0.114     0.272    U1/U2/U2/FSM_onehot_next_state_reg_n_0_[17]
    SLICE_X40Y44         FDCE                                         r  U1/U2/U2/FSM_onehot_current_state_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.833     1.960    U1/U2/U2/CLK
    SLICE_X40Y44         FDCE                                         r  U1/U2/U2/FSM_onehot_current_state_reg[17]/C

Slack:                    inf
  Source:                 U1/U2/U2/FSM_onehot_next_state_reg[16]/G
                            (positive level-sensitive latch)
  Destination:            U1/U2/U2/FSM_onehot_current_state_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.277ns  (logic 0.158ns (56.964%)  route 0.119ns (43.036%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         LDCE                         0.000     0.000 r  U1/U2/U2/FSM_onehot_next_state_reg[16]/G
    SLICE_X40Y45         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  U1/U2/U2/FSM_onehot_next_state_reg[16]/Q
                         net (fo=1, routed)           0.119     0.277    U1/U2/U2/FSM_onehot_next_state_reg_n_0_[16]
    SLICE_X39Y45         FDCE                                         r  U1/U2/U2/FSM_onehot_current_state_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.832     1.959    U1/U2/U2/CLK
    SLICE_X39Y45         FDCE                                         r  U1/U2/U2/FSM_onehot_current_state_reg[16]/C

Slack:                    inf
  Source:                 U1/U2/U2/FSM_onehot_next_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            U1/U2/U2/FSM_onehot_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.279ns  (logic 0.158ns (56.570%)  route 0.121ns (43.430%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         LDCE                         0.000     0.000 r  U1/U2/U2/FSM_onehot_next_state_reg[1]/G
    SLICE_X39Y44         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  U1/U2/U2/FSM_onehot_next_state_reg[1]/Q
                         net (fo=1, routed)           0.121     0.279    U1/U2/U2/FSM_onehot_next_state_reg_n_0_[1]
    SLICE_X40Y44         FDCE                                         r  U1/U2/U2/FSM_onehot_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.833     1.960    U1/U2/U2/CLK
    SLICE_X40Y44         FDCE                                         r  U1/U2/U2/FSM_onehot_current_state_reg[1]/C

Slack:                    inf
  Source:                 U1/U2/U2/FSM_onehot_next_state_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            U1/U2/U2/FSM_onehot_current_state_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.279ns  (logic 0.158ns (56.542%)  route 0.121ns (43.458%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y44         LDCE                         0.000     0.000 r  U1/U2/U2/FSM_onehot_next_state_reg[11]/G
    SLICE_X44Y44         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  U1/U2/U2/FSM_onehot_next_state_reg[11]/Q
                         net (fo=1, routed)           0.121     0.279    U1/U2/U2/FSM_onehot_next_state_reg_n_0_[11]
    SLICE_X44Y45         FDCE                                         r  U1/U2/U2/FSM_onehot_current_state_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.834     1.961    U1/U2/U2/CLK
    SLICE_X44Y45         FDCE                                         r  U1/U2/U2/FSM_onehot_current_state_reg[11]/C

Slack:                    inf
  Source:                 U1/U2/U2/FSM_onehot_next_state_reg[13]/G
                            (positive level-sensitive latch)
  Destination:            U1/U2/U2/FSM_onehot_current_state_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.279ns  (logic 0.158ns (56.542%)  route 0.121ns (43.458%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         LDCE                         0.000     0.000 r  U1/U2/U2/FSM_onehot_next_state_reg[13]/G
    SLICE_X40Y45         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  U1/U2/U2/FSM_onehot_next_state_reg[13]/Q
                         net (fo=1, routed)           0.121     0.279    U1/U2/U2/FSM_onehot_next_state_reg_n_0_[13]
    SLICE_X40Y46         FDCE                                         r  U1/U2/U2/FSM_onehot_current_state_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.833     1.960    U1/U2/U2/CLK
    SLICE_X40Y46         FDCE                                         r  U1/U2/U2/FSM_onehot_current_state_reg[13]/C

Slack:                    inf
  Source:                 U1/U2/U2/FSM_onehot_next_state_reg[22]/G
                            (positive level-sensitive latch)
  Destination:            U1/U2/U2/FSM_onehot_current_state_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.158ns (56.424%)  route 0.122ns (43.576%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         LDCE                         0.000     0.000 r  U1/U2/U2/FSM_onehot_next_state_reg[22]/G
    SLICE_X41Y44         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  U1/U2/U2/FSM_onehot_next_state_reg[22]/Q
                         net (fo=1, routed)           0.122     0.280    U1/U2/U2/FSM_onehot_next_state_reg_n_0_[22]
    SLICE_X40Y44         FDCE                                         r  U1/U2/U2/FSM_onehot_current_state_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.833     1.960    U1/U2/U2/CLK
    SLICE_X40Y44         FDCE                                         r  U1/U2/U2/FSM_onehot_current_state_reg[22]/C

Slack:                    inf
  Source:                 U1/U2/U2/FSM_onehot_next_state_reg[18]/G
                            (positive level-sensitive latch)
  Destination:            U1/U2/U2/FSM_onehot_current_state_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.290ns  (logic 0.178ns (61.378%)  route 0.112ns (38.622%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         LDCE                         0.000     0.000 r  U1/U2/U2/FSM_onehot_next_state_reg[18]/G
    SLICE_X42Y44         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  U1/U2/U2/FSM_onehot_next_state_reg[18]/Q
                         net (fo=1, routed)           0.112     0.290    U1/U2/U2/FSM_onehot_next_state_reg_n_0_[18]
    SLICE_X42Y45         FDCE                                         r  U1/U2/U2/FSM_onehot_current_state_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.833     1.960    U1/U2/U2/CLK
    SLICE_X42Y45         FDCE                                         r  U1/U2/U2/FSM_onehot_current_state_reg[18]/C





