--------------------------------------------------------------------------------
Release 14.4 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.4/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc6vlx240t,ff1156,C,-1 (PRODUCTION 1.17 2012-12-04, STEPPING level 0)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<7>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<7>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<6>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<6>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<5>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<5>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<4>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<4>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<3>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<3>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<2>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<2>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<1>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<1>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<0>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<0>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_tx_en
WARNING:Timing:3225 - Timing constraint COMP "gmii_tx_en" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_tx_er
WARNING:Timing:3225 - Timing constraint COMP "gmii_tx_er" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 200 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 91979 paths analyzed, 3670 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.889ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_setRefF/dNotEmptyReg (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_jamFracVal_42 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.638ns (Levels of Logic = 1)
  Clock Path Skew:      -0.216ns (1.470 - 1.686)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_setRefF/dNotEmptyReg to ftop/ctop/inf/cp/timeServ_jamFracVal_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y79.AQ      Tcko                  0.381   ftop/ctop/inf/cp/timeServ_setRefF$dEMPTY_N
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dNotEmptyReg
    SLICE_X5Y82.B5       net (fanout=37)       2.314   ftop/ctop/inf/cp/timeServ_setRefF$dEMPTY_N
    SLICE_X5Y82.B        Tilo                  0.068   ftop/ctop/app/appW2/wmi_peerIsReady
                                                       ftop/ctop/inf/cp/timeServ_jamFrac_1$whas_inv_01
    SLICE_X19Y89.SR      net (fanout=8)        1.362   ftop/ctop/inf/cp/timeServ_jamFrac_1$whas_inv_0
    SLICE_X19Y89.CLK     Tsrck                 0.513   ftop/ctop/inf/cp/timeServ_jamFracVal<43>
                                                       ftop/ctop/inf/cp/timeServ_jamFracVal_42
    -------------------------------------------------  ---------------------------
    Total                                      4.638ns (0.962ns logic, 3.676ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_setRefF/dNotEmptyReg (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_jamFracVal_43 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.638ns (Levels of Logic = 1)
  Clock Path Skew:      -0.216ns (1.470 - 1.686)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_setRefF/dNotEmptyReg to ftop/ctop/inf/cp/timeServ_jamFracVal_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y79.AQ      Tcko                  0.381   ftop/ctop/inf/cp/timeServ_setRefF$dEMPTY_N
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dNotEmptyReg
    SLICE_X5Y82.B5       net (fanout=37)       2.314   ftop/ctop/inf/cp/timeServ_setRefF$dEMPTY_N
    SLICE_X5Y82.B        Tilo                  0.068   ftop/ctop/app/appW2/wmi_peerIsReady
                                                       ftop/ctop/inf/cp/timeServ_jamFrac_1$whas_inv_01
    SLICE_X19Y89.SR      net (fanout=8)        1.362   ftop/ctop/inf/cp/timeServ_jamFrac_1$whas_inv_0
    SLICE_X19Y89.CLK     Tsrck                 0.513   ftop/ctop/inf/cp/timeServ_jamFracVal<43>
                                                       ftop/ctop/inf/cp/timeServ_jamFracVal_43
    -------------------------------------------------  ---------------------------
    Total                                      4.638ns (0.962ns logic, 3.676ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_setRefF/dNotEmptyReg (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_jamFracVal_40 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.638ns (Levels of Logic = 1)
  Clock Path Skew:      -0.216ns (1.470 - 1.686)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_setRefF/dNotEmptyReg to ftop/ctop/inf/cp/timeServ_jamFracVal_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y79.AQ      Tcko                  0.381   ftop/ctop/inf/cp/timeServ_setRefF$dEMPTY_N
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dNotEmptyReg
    SLICE_X5Y82.B5       net (fanout=37)       2.314   ftop/ctop/inf/cp/timeServ_setRefF$dEMPTY_N
    SLICE_X5Y82.B        Tilo                  0.068   ftop/ctop/app/appW2/wmi_peerIsReady
                                                       ftop/ctop/inf/cp/timeServ_jamFrac_1$whas_inv_01
    SLICE_X19Y89.SR      net (fanout=8)        1.362   ftop/ctop/inf/cp/timeServ_jamFrac_1$whas_inv_0
    SLICE_X19Y89.CLK     Tsrck                 0.513   ftop/ctop/inf/cp/timeServ_jamFracVal<43>
                                                       ftop/ctop/inf/cp/timeServ_jamFracVal_40
    -------------------------------------------------  ---------------------------
    Total                                      4.638ns (0.962ns logic, 3.676ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_setRefF/dNotEmptyReg (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_jamFracVal_41 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.638ns (Levels of Logic = 1)
  Clock Path Skew:      -0.216ns (1.470 - 1.686)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_setRefF/dNotEmptyReg to ftop/ctop/inf/cp/timeServ_jamFracVal_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y79.AQ      Tcko                  0.381   ftop/ctop/inf/cp/timeServ_setRefF$dEMPTY_N
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dNotEmptyReg
    SLICE_X5Y82.B5       net (fanout=37)       2.314   ftop/ctop/inf/cp/timeServ_setRefF$dEMPTY_N
    SLICE_X5Y82.B        Tilo                  0.068   ftop/ctop/app/appW2/wmi_peerIsReady
                                                       ftop/ctop/inf/cp/timeServ_jamFrac_1$whas_inv_01
    SLICE_X19Y89.SR      net (fanout=8)        1.362   ftop/ctop/inf/cp/timeServ_jamFrac_1$whas_inv_0
    SLICE_X19Y89.CLK     Tsrck                 0.513   ftop/ctop/inf/cp/timeServ_jamFracVal<43>
                                                       ftop/ctop/inf/cp/timeServ_jamFracVal_41
    -------------------------------------------------  ---------------------------
    Total                                      4.638ns (0.962ns logic, 3.676ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.134ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_9 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_delSecond_49 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.609ns (Levels of Logic = 3)
  Clock Path Skew:      -0.222ns (1.482 - 1.704)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_9 to ftop/ctop/inf/cp/timeServ_delSecond_49
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y76.BQ       Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<11>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_9
    SLICE_X3Y77.A2       net (fanout=4)        0.844   ftop/ctop/inf/cp/timeServ_refFromRise<9>
    SLICE_X3Y77.COUT     Topcya                0.409   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_lut<0>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X3Y78.CIN      net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X3Y78.AMUX     Tcina                 0.248   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X19Y76.B5      net (fanout=4)        0.849   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X19Y76.B       Tilo                  0.068   ftop/ctop/app/appW2/wmi_respF/data1_reg<123>
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X9Y91.CE       net (fanout=34)       1.492   ftop/ctop/inf/cp/timeServ_delSecond$EN
    SLICE_X9Y91.CLK      Tceck                 0.318   ftop/ctop/inf/cp/timeServ_delSecond<49>
                                                       ftop/ctop/inf/cp/timeServ_delSecond_49
    -------------------------------------------------  ---------------------------
    Total                                      4.609ns (1.424ns logic, 3.185ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.134ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_9 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_delSecond_48 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.609ns (Levels of Logic = 3)
  Clock Path Skew:      -0.222ns (1.482 - 1.704)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_9 to ftop/ctop/inf/cp/timeServ_delSecond_48
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y76.BQ       Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<11>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_9
    SLICE_X3Y77.A2       net (fanout=4)        0.844   ftop/ctop/inf/cp/timeServ_refFromRise<9>
    SLICE_X3Y77.COUT     Topcya                0.409   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_lut<0>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X3Y78.CIN      net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X3Y78.AMUX     Tcina                 0.248   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X19Y76.B5      net (fanout=4)        0.849   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X19Y76.B       Tilo                  0.068   ftop/ctop/app/appW2/wmi_respF/data1_reg<123>
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X9Y91.CE       net (fanout=34)       1.492   ftop/ctop/inf/cp/timeServ_delSecond$EN
    SLICE_X9Y91.CLK      Tceck                 0.318   ftop/ctop/inf/cp/timeServ_delSecond<49>
                                                       ftop/ctop/inf/cp/timeServ_delSecond_48
    -------------------------------------------------  ---------------------------
    Total                                      4.609ns (1.424ns logic, 3.185ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_9 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_delSecond_49 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.581ns (Levels of Logic = 3)
  Clock Path Skew:      -0.222ns (1.482 - 1.704)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_9 to ftop/ctop/inf/cp/timeServ_delSecond_49
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y76.BQ       Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<11>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_9
    SLICE_X3Y77.A2       net (fanout=4)        0.844   ftop/ctop/inf/cp/timeServ_refFromRise<9>
    SLICE_X3Y77.COUT     Topcya                0.381   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_lutdi
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X3Y78.CIN      net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X3Y78.AMUX     Tcina                 0.248   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X19Y76.B5      net (fanout=4)        0.849   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X19Y76.B       Tilo                  0.068   ftop/ctop/app/appW2/wmi_respF/data1_reg<123>
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X9Y91.CE       net (fanout=34)       1.492   ftop/ctop/inf/cp/timeServ_delSecond$EN
    SLICE_X9Y91.CLK      Tceck                 0.318   ftop/ctop/inf/cp/timeServ_delSecond<49>
                                                       ftop/ctop/inf/cp/timeServ_delSecond_49
    -------------------------------------------------  ---------------------------
    Total                                      4.581ns (1.396ns logic, 3.185ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_9 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_delSecond_48 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.581ns (Levels of Logic = 3)
  Clock Path Skew:      -0.222ns (1.482 - 1.704)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_9 to ftop/ctop/inf/cp/timeServ_delSecond_48
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y76.BQ       Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<11>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_9
    SLICE_X3Y77.A2       net (fanout=4)        0.844   ftop/ctop/inf/cp/timeServ_refFromRise<9>
    SLICE_X3Y77.COUT     Topcya                0.381   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_lutdi
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X3Y78.CIN      net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X3Y78.AMUX     Tcina                 0.248   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X19Y76.B5      net (fanout=4)        0.849   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X19Y76.B       Tilo                  0.068   ftop/ctop/app/appW2/wmi_respF/data1_reg<123>
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X9Y91.CE       net (fanout=34)       1.492   ftop/ctop/inf/cp/timeServ_delSecond$EN
    SLICE_X9Y91.CLK      Tceck                 0.318   ftop/ctop/inf/cp/timeServ_delSecond<49>
                                                       ftop/ctop/inf/cp/timeServ_delSecond_48
    -------------------------------------------------  ---------------------------
    Total                                      4.581ns (1.396ns logic, 3.185ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_setRefF/dNotEmptyReg (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_jamFracVal_36 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.580ns (Levels of Logic = 1)
  Clock Path Skew:      -0.216ns (1.470 - 1.686)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_setRefF/dNotEmptyReg to ftop/ctop/inf/cp/timeServ_jamFracVal_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y79.AQ      Tcko                  0.381   ftop/ctop/inf/cp/timeServ_setRefF$dEMPTY_N
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dNotEmptyReg
    SLICE_X5Y82.B5       net (fanout=37)       2.314   ftop/ctop/inf/cp/timeServ_setRefF$dEMPTY_N
    SLICE_X5Y82.B        Tilo                  0.068   ftop/ctop/app/appW2/wmi_peerIsReady
                                                       ftop/ctop/inf/cp/timeServ_jamFrac_1$whas_inv_01
    SLICE_X18Y89.SR      net (fanout=8)        1.362   ftop/ctop/inf/cp/timeServ_jamFrac_1$whas_inv_0
    SLICE_X18Y89.CLK     Tsrck                 0.455   ftop/ctop/inf/cp/timeServ_jamFracVal<39>
                                                       ftop/ctop/inf/cp/timeServ_jamFracVal_36
    -------------------------------------------------  ---------------------------
    Total                                      4.580ns (0.904ns logic, 3.676ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_setRefF/dNotEmptyReg (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_jamFracVal_37 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.580ns (Levels of Logic = 1)
  Clock Path Skew:      -0.216ns (1.470 - 1.686)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_setRefF/dNotEmptyReg to ftop/ctop/inf/cp/timeServ_jamFracVal_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y79.AQ      Tcko                  0.381   ftop/ctop/inf/cp/timeServ_setRefF$dEMPTY_N
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dNotEmptyReg
    SLICE_X5Y82.B5       net (fanout=37)       2.314   ftop/ctop/inf/cp/timeServ_setRefF$dEMPTY_N
    SLICE_X5Y82.B        Tilo                  0.068   ftop/ctop/app/appW2/wmi_peerIsReady
                                                       ftop/ctop/inf/cp/timeServ_jamFrac_1$whas_inv_01
    SLICE_X18Y89.SR      net (fanout=8)        1.362   ftop/ctop/inf/cp/timeServ_jamFrac_1$whas_inv_0
    SLICE_X18Y89.CLK     Tsrck                 0.455   ftop/ctop/inf/cp/timeServ_jamFracVal<39>
                                                       ftop/ctop/inf/cp/timeServ_jamFracVal_37
    -------------------------------------------------  ---------------------------
    Total                                      4.580ns (0.904ns logic, 3.676ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_setRefF/dNotEmptyReg (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_jamFracVal_39 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.580ns (Levels of Logic = 1)
  Clock Path Skew:      -0.216ns (1.470 - 1.686)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_setRefF/dNotEmptyReg to ftop/ctop/inf/cp/timeServ_jamFracVal_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y79.AQ      Tcko                  0.381   ftop/ctop/inf/cp/timeServ_setRefF$dEMPTY_N
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dNotEmptyReg
    SLICE_X5Y82.B5       net (fanout=37)       2.314   ftop/ctop/inf/cp/timeServ_setRefF$dEMPTY_N
    SLICE_X5Y82.B        Tilo                  0.068   ftop/ctop/app/appW2/wmi_peerIsReady
                                                       ftop/ctop/inf/cp/timeServ_jamFrac_1$whas_inv_01
    SLICE_X18Y89.SR      net (fanout=8)        1.362   ftop/ctop/inf/cp/timeServ_jamFrac_1$whas_inv_0
    SLICE_X18Y89.CLK     Tsrck                 0.455   ftop/ctop/inf/cp/timeServ_jamFracVal<39>
                                                       ftop/ctop/inf/cp/timeServ_jamFracVal_39
    -------------------------------------------------  ---------------------------
    Total                                      4.580ns (0.904ns logic, 3.676ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_setRefF/dNotEmptyReg (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_jamFracVal_38 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.580ns (Levels of Logic = 1)
  Clock Path Skew:      -0.216ns (1.470 - 1.686)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_setRefF/dNotEmptyReg to ftop/ctop/inf/cp/timeServ_jamFracVal_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y79.AQ      Tcko                  0.381   ftop/ctop/inf/cp/timeServ_setRefF$dEMPTY_N
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dNotEmptyReg
    SLICE_X5Y82.B5       net (fanout=37)       2.314   ftop/ctop/inf/cp/timeServ_setRefF$dEMPTY_N
    SLICE_X5Y82.B        Tilo                  0.068   ftop/ctop/app/appW2/wmi_peerIsReady
                                                       ftop/ctop/inf/cp/timeServ_jamFrac_1$whas_inv_01
    SLICE_X18Y89.SR      net (fanout=8)        1.362   ftop/ctop/inf/cp/timeServ_jamFrac_1$whas_inv_0
    SLICE_X18Y89.CLK     Tsrck                 0.455   ftop/ctop/inf/cp/timeServ_jamFracVal<39>
                                                       ftop/ctop/inf/cp/timeServ_jamFracVal_38
    -------------------------------------------------  ---------------------------
    Total                                      4.580ns (0.904ns logic, 3.676ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_10 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_delSecond_49 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.534ns (Levels of Logic = 3)
  Clock Path Skew:      -0.222ns (1.482 - 1.704)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_10 to ftop/ctop/inf/cp/timeServ_delSecond_49
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y76.CQ       Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<11>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_10
    SLICE_X3Y77.A1       net (fanout=4)        0.769   ftop/ctop/inf/cp/timeServ_refFromRise<10>
    SLICE_X3Y77.COUT     Topcya                0.409   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_lut<0>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X3Y78.CIN      net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X3Y78.AMUX     Tcina                 0.248   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X19Y76.B5      net (fanout=4)        0.849   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X19Y76.B       Tilo                  0.068   ftop/ctop/app/appW2/wmi_respF/data1_reg<123>
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X9Y91.CE       net (fanout=34)       1.492   ftop/ctop/inf/cp/timeServ_delSecond$EN
    SLICE_X9Y91.CLK      Tceck                 0.318   ftop/ctop/inf/cp/timeServ_delSecond<49>
                                                       ftop/ctop/inf/cp/timeServ_delSecond_49
    -------------------------------------------------  ---------------------------
    Total                                      4.534ns (1.424ns logic, 3.110ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_10 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_delSecond_48 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.534ns (Levels of Logic = 3)
  Clock Path Skew:      -0.222ns (1.482 - 1.704)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_10 to ftop/ctop/inf/cp/timeServ_delSecond_48
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y76.CQ       Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<11>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_10
    SLICE_X3Y77.A1       net (fanout=4)        0.769   ftop/ctop/inf/cp/timeServ_refFromRise<10>
    SLICE_X3Y77.COUT     Topcya                0.409   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_lut<0>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X3Y78.CIN      net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X3Y78.AMUX     Tcina                 0.248   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X19Y76.B5      net (fanout=4)        0.849   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X19Y76.B       Tilo                  0.068   ftop/ctop/app/appW2/wmi_respF/data1_reg<123>
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X9Y91.CE       net (fanout=34)       1.492   ftop/ctop/inf/cp/timeServ_delSecond$EN
    SLICE_X9Y91.CLK      Tceck                 0.318   ftop/ctop/inf/cp/timeServ_delSecond<49>
                                                       ftop/ctop/inf/cp/timeServ_delSecond_48
    -------------------------------------------------  ---------------------------
    Total                                      4.534ns (1.424ns logic, 3.110ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.237ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_10 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_delSecond_49 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.506ns (Levels of Logic = 3)
  Clock Path Skew:      -0.222ns (1.482 - 1.704)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_10 to ftop/ctop/inf/cp/timeServ_delSecond_49
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y76.CQ       Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<11>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_10
    SLICE_X3Y77.A1       net (fanout=4)        0.769   ftop/ctop/inf/cp/timeServ_refFromRise<10>
    SLICE_X3Y77.COUT     Topcya                0.381   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_lutdi
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X3Y78.CIN      net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X3Y78.AMUX     Tcina                 0.248   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X19Y76.B5      net (fanout=4)        0.849   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X19Y76.B       Tilo                  0.068   ftop/ctop/app/appW2/wmi_respF/data1_reg<123>
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X9Y91.CE       net (fanout=34)       1.492   ftop/ctop/inf/cp/timeServ_delSecond$EN
    SLICE_X9Y91.CLK      Tceck                 0.318   ftop/ctop/inf/cp/timeServ_delSecond<49>
                                                       ftop/ctop/inf/cp/timeServ_delSecond_49
    -------------------------------------------------  ---------------------------
    Total                                      4.506ns (1.396ns logic, 3.110ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.237ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_10 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_delSecond_48 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.506ns (Levels of Logic = 3)
  Clock Path Skew:      -0.222ns (1.482 - 1.704)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_10 to ftop/ctop/inf/cp/timeServ_delSecond_48
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y76.CQ       Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<11>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_10
    SLICE_X3Y77.A1       net (fanout=4)        0.769   ftop/ctop/inf/cp/timeServ_refFromRise<10>
    SLICE_X3Y77.COUT     Topcya                0.381   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_lutdi
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X3Y78.CIN      net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X3Y78.AMUX     Tcina                 0.248   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X19Y76.B5      net (fanout=4)        0.849   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X19Y76.B       Tilo                  0.068   ftop/ctop/app/appW2/wmi_respF/data1_reg<123>
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X9Y91.CE       net (fanout=34)       1.492   ftop/ctop/inf/cp/timeServ_delSecond$EN
    SLICE_X9Y91.CLK      Tceck                 0.318   ftop/ctop/inf/cp/timeServ_delSecond<49>
                                                       ftop/ctop/inf/cp/timeServ_delSecond_48
    -------------------------------------------------  ---------------------------
    Total                                      4.506ns (1.396ns logic, 3.110ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_23 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_delSecond_49 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.497ns (Levels of Logic = 3)
  Clock Path Skew:      -0.223ns (1.482 - 1.705)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_23 to ftop/ctop/inf/cp/timeServ_delSecond_49
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y79.DQ       Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<23>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_23
    SLICE_X3Y77.D1       net (fanout=4)        0.822   ftop/ctop/inf/cp/timeServ_refFromRise<23>
    SLICE_X3Y77.COUT     Topcyd                0.319   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_lut<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X3Y78.CIN      net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X3Y78.AMUX     Tcina                 0.248   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X19Y76.B5      net (fanout=4)        0.849   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X19Y76.B       Tilo                  0.068   ftop/ctop/app/appW2/wmi_respF/data1_reg<123>
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X9Y91.CE       net (fanout=34)       1.492   ftop/ctop/inf/cp/timeServ_delSecond$EN
    SLICE_X9Y91.CLK      Tceck                 0.318   ftop/ctop/inf/cp/timeServ_delSecond<49>
                                                       ftop/ctop/inf/cp/timeServ_delSecond_49
    -------------------------------------------------  ---------------------------
    Total                                      4.497ns (1.334ns logic, 3.163ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_23 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_delSecond_48 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.497ns (Levels of Logic = 3)
  Clock Path Skew:      -0.223ns (1.482 - 1.705)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_23 to ftop/ctop/inf/cp/timeServ_delSecond_48
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y79.DQ       Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<23>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_23
    SLICE_X3Y77.D1       net (fanout=4)        0.822   ftop/ctop/inf/cp/timeServ_refFromRise<23>
    SLICE_X3Y77.COUT     Topcyd                0.319   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_lut<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X3Y78.CIN      net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X3Y78.AMUX     Tcina                 0.248   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X19Y76.B5      net (fanout=4)        0.849   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X19Y76.B       Tilo                  0.068   ftop/ctop/app/appW2/wmi_respF/data1_reg<123>
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X9Y91.CE       net (fanout=34)       1.492   ftop/ctop/inf/cp/timeServ_delSecond$EN
    SLICE_X9Y91.CLK      Tceck                 0.318   ftop/ctop/inf/cp/timeServ_delSecond<49>
                                                       ftop/ctop/inf/cp/timeServ_delSecond_48
    -------------------------------------------------  ---------------------------
    Total                                      4.497ns (1.334ns logic, 3.163ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.247ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_6 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_delSecond_48 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.496ns (Levels of Logic = 3)
  Clock Path Skew:      -0.222ns (1.482 - 1.704)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_6 to ftop/ctop/inf/cp/timeServ_delSecond_48
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y75.CQ       Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<7>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_6
    SLICE_X3Y77.A3       net (fanout=4)        0.731   ftop/ctop/inf/cp/timeServ_refFromRise<6>
    SLICE_X3Y77.COUT     Topcya                0.409   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_lut<0>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X3Y78.CIN      net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X3Y78.AMUX     Tcina                 0.248   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X19Y76.B5      net (fanout=4)        0.849   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X19Y76.B       Tilo                  0.068   ftop/ctop/app/appW2/wmi_respF/data1_reg<123>
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X9Y91.CE       net (fanout=34)       1.492   ftop/ctop/inf/cp/timeServ_delSecond$EN
    SLICE_X9Y91.CLK      Tceck                 0.318   ftop/ctop/inf/cp/timeServ_delSecond<49>
                                                       ftop/ctop/inf/cp/timeServ_delSecond_48
    -------------------------------------------------  ---------------------------
    Total                                      4.496ns (1.424ns logic, 3.072ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.247ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_6 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_delSecond_49 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.496ns (Levels of Logic = 3)
  Clock Path Skew:      -0.222ns (1.482 - 1.704)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_6 to ftop/ctop/inf/cp/timeServ_delSecond_49
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y75.CQ       Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<7>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_6
    SLICE_X3Y77.A3       net (fanout=4)        0.731   ftop/ctop/inf/cp/timeServ_refFromRise<6>
    SLICE_X3Y77.COUT     Topcya                0.409   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_lut<0>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X3Y78.CIN      net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X3Y78.AMUX     Tcina                 0.248   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X19Y76.B5      net (fanout=4)        0.849   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X19Y76.B       Tilo                  0.068   ftop/ctop/app/appW2/wmi_respF/data1_reg<123>
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X9Y91.CE       net (fanout=34)       1.492   ftop/ctop/inf/cp/timeServ_delSecond$EN
    SLICE_X9Y91.CLK      Tceck                 0.318   ftop/ctop/inf/cp/timeServ_delSecond<49>
                                                       ftop/ctop/inf/cp/timeServ_delSecond_49
    -------------------------------------------------  ---------------------------
    Total                                      4.496ns (1.424ns logic, 3.072ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 200 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.048ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_fracSeconds_1 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_lastSecond_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.155ns (Levels of Logic = 1)
  Clock Path Skew:      0.107ns (0.766 - 0.659)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_fracSeconds_1 to ftop/ctop/inf/cp/timeServ_lastSecond_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y81.BQ       Tcko                  0.115   ftop/ctop/inf/cp/timeServ_fracSeconds<3>
                                                       ftop/ctop/inf/cp/timeServ_fracSeconds_1
    SLICE_X9Y79.C5       net (fanout=4)        0.122   ftop/ctop/inf/cp/timeServ_fracSeconds<1>
    SLICE_X9Y79.CLK      Tah         (-Th)     0.082   ftop/ctop/inf/cp/timeServ_delSecond<3>
                                                       ftop/ctop/inf/cp/timeServ_fracSeconds<1>_rt
                                                       ftop/ctop/inf/cp/timeServ_lastSecond_1
    -------------------------------------------------  ---------------------------
    Total                                      0.155ns (0.033ns logic, 0.122ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.077ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_fracSeconds_0 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_delSecond_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.184ns (Levels of Logic = 1)
  Clock Path Skew:      0.107ns (0.766 - 0.659)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_fracSeconds_0 to ftop/ctop/inf/cp/timeServ_delSecond_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y81.AQ       Tcko                  0.115   ftop/ctop/inf/cp/timeServ_fracSeconds<3>
                                                       ftop/ctop/inf/cp/timeServ_fracSeconds_0
    SLICE_X9Y79.AX       net (fanout=4)        0.102   ftop/ctop/inf/cp/timeServ_fracSeconds<0>
    SLICE_X9Y79.CLK      Tckdi       (-Th)     0.033   ftop/ctop/inf/cp/timeServ_delSecond<3>
                                                       ftop/ctop/inf/cp/Msub_timeServ_delSecond$D_IN_cy<3>
                                                       ftop/ctop/inf/cp/timeServ_delSecond_1
    -------------------------------------------------  ---------------------------
    Total                                      0.184ns (0.082ns logic, 0.102ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.082ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_fracSeconds_3 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_lastSecond_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.189ns (Levels of Logic = 1)
  Clock Path Skew:      0.107ns (0.766 - 0.659)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_fracSeconds_3 to ftop/ctop/inf/cp/timeServ_lastSecond_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y81.DQ       Tcko                  0.115   ftop/ctop/inf/cp/timeServ_fracSeconds<3>
                                                       ftop/ctop/inf/cp/timeServ_fracSeconds_3
    SLICE_X9Y79.A4       net (fanout=4)        0.156   ftop/ctop/inf/cp/timeServ_fracSeconds<3>
    SLICE_X9Y79.CLK      Tah         (-Th)     0.082   ftop/ctop/inf/cp/timeServ_delSecond<3>
                                                       ftop/ctop/inf/cp/timeServ_fracSeconds<3>_rt
                                                       ftop/ctop/inf/cp/timeServ_lastSecond_3
    -------------------------------------------------  ---------------------------
    Total                                      0.189ns (0.033ns logic, 0.156ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.086ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_fracSeconds_2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_delSecond_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.193ns (Levels of Logic = 1)
  Clock Path Skew:      0.107ns (0.766 - 0.659)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_fracSeconds_2 to ftop/ctop/inf/cp/timeServ_delSecond_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y81.CQ       Tcko                  0.115   ftop/ctop/inf/cp/timeServ_fracSeconds<3>
                                                       ftop/ctop/inf/cp/timeServ_fracSeconds_2
    SLICE_X9Y79.CX       net (fanout=4)        0.107   ftop/ctop/inf/cp/timeServ_fracSeconds<2>
    SLICE_X9Y79.CLK      Tckdi       (-Th)     0.029   ftop/ctop/inf/cp/timeServ_delSecond<3>
                                                       ftop/ctop/inf/cp/Msub_timeServ_delSecond$D_IN_cy<3>
                                                       ftop/ctop/inf/cp/timeServ_delSecond_3
    -------------------------------------------------  ---------------------------
    Total                                      0.193ns (0.086ns logic, 0.107ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.091ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_mem_rst_p/reset_hold_3 (FF)
  Destination:          ftop/dram0/memc_mem_rst_p/reset_hold_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.103ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_mem_rst_p/reset_hold_3 to ftop/dram0/memc_mem_rst_p/reset_hold_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y78.DQ     Tcko                  0.098   ftop/dram0/memc_mem_rst_p/reset_hold<3>
                                                       ftop/dram0/memc_mem_rst_p/reset_hold_3
    SLICE_X142Y78.AX     net (fanout=1)        0.094   ftop/dram0/memc_mem_rst_p/reset_hold<3>
    SLICE_X142Y78.CLK    Tckdi       (-Th)     0.089   ftop/dram0/memc_mem_rst_p/reset_hold<7>
                                                       ftop/dram0/memc_mem_rst_p/reset_hold_4
    -------------------------------------------------  ---------------------------
    Total                                      0.103ns (0.009ns logic, 0.094ns route)
                                                       (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.092ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r_3 (FF)
  Destination:          ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.103ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.060 - 0.049)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r_3 to ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X117Y107.DQ    Tcko                  0.098   ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r<3>
                                                       ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r_3
    SLICE_X116Y107.AX    net (fanout=1)        0.094   ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r<3>
    SLICE_X116Y107.CLK   Tckdi       (-Th)     0.089   ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r<7>
                                                       ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r_4
    -------------------------------------------------  ---------------------------
    Total                                      0.103ns (0.009ns logic, 0.094ns route)
                                                       (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.092ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r_11 (FF)
  Destination:          ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.103ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.064 - 0.053)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r_11 to ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y111.DQ    Tcko                  0.098   ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r<11>
                                                       ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r_11
    SLICE_X110Y111.AX    net (fanout=1)        0.094   ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r<11>
    SLICE_X110Y111.CLK   Tckdi       (-Th)     0.089   ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r<14>
                                                       ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r_12
    -------------------------------------------------  ---------------------------
    Total                                      0.103ns (0.009ns logic, 0.094ns route)
                                                       (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.095ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_7 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_jamFracVal_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.107ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_7 to ftop/ctop/inf/cp/timeServ_jamFracVal_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y81.DQ       Tcko                  0.098   ftop/ctop/inf/cp/timeServ_setRefF$dD_OUT<7>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_7
    SLICE_X4Y83.DX       net (fanout=1)        0.098   ftop/ctop/inf/cp/timeServ_setRefF$dD_OUT<7>
    SLICE_X4Y83.CLK      Tckdi       (-Th)     0.089   ftop/ctop/inf/cp/timeServ_jamFracVal<23>
                                                       ftop/ctop/inf/cp/timeServ_jamFracVal_23
    -------------------------------------------------  ---------------------------
    Total                                      0.107ns (0.009ns logic, 0.098ns route)
                                                       (8.4% logic, 91.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.095ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_5 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_jamFracVal_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.107ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_5 to ftop/ctop/inf/cp/timeServ_jamFracVal_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y81.BQ       Tcko                  0.098   ftop/ctop/inf/cp/timeServ_setRefF$dD_OUT<7>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_5
    SLICE_X4Y83.BX       net (fanout=1)        0.098   ftop/ctop/inf/cp/timeServ_setRefF$dD_OUT<5>
    SLICE_X4Y83.CLK      Tckdi       (-Th)     0.089   ftop/ctop/inf/cp/timeServ_jamFracVal<23>
                                                       ftop/ctop/inf/cp/timeServ_jamFracVal_21
    -------------------------------------------------  ---------------------------
    Total                                      0.107ns (0.009ns logic, 0.098ns route)
                                                       (8.4% logic, 91.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.105ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_fracSeconds_1 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_delSecond_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.212ns (Levels of Logic = 1)
  Clock Path Skew:      0.107ns (0.766 - 0.659)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_fracSeconds_1 to ftop/ctop/inf/cp/timeServ_delSecond_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y81.BQ       Tcko                  0.115   ftop/ctop/inf/cp/timeServ_fracSeconds<3>
                                                       ftop/ctop/inf/cp/timeServ_fracSeconds_1
    SLICE_X9Y79.BX       net (fanout=4)        0.109   ftop/ctop/inf/cp/timeServ_fracSeconds<1>
    SLICE_X9Y79.CLK      Tckdi       (-Th)     0.012   ftop/ctop/inf/cp/timeServ_delSecond<3>
                                                       ftop/ctop/inf/cp/Msub_timeServ_delSecond$D_IN_cy<3>
                                                       ftop/ctop/inf/cp/timeServ_delSecond_2
    -------------------------------------------------  ---------------------------
    Total                                      0.212ns (0.103ns logic, 0.109ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.109ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_rollingPPSIn/sync/sToggleReg (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_rollingPPSIn/sync/sToggleReg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.109ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_rollingPPSIn/sync/sToggleReg to ftop/ctop/inf/cp/timeServ_rollingPPSIn/sync/sToggleReg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y33.AQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_rollingPPSIn/sync/sToggleReg
                                                       ftop/ctop/inf/cp/timeServ_rollingPPSIn/sync/sToggleReg
    SLICE_X45Y33.A5      net (fanout=3)        0.066   ftop/ctop/inf/cp/timeServ_rollingPPSIn/sync/sToggleReg
    SLICE_X45Y33.CLK     Tah         (-Th)     0.055   ftop/ctop/inf/cp/timeServ_rollingPPSIn/sync/sToggleReg
                                                       ftop/ctop/inf/cp/timeServ_rollingPPSIn/sync/sToggleReg_INV_408_o1_INV_0
                                                       ftop/ctop/inf/cp/timeServ_rollingPPSIn/sync/sToggleReg
    -------------------------------------------------  ---------------------------
    Total                                      0.109ns (0.043ns logic, 0.066ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.111ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1_2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.111ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1_2 to ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y77.CQ      Tcko                  0.115   ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1<2>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1_2
    SLICE_X44Y77.C5      net (fanout=2)        0.072   ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1<2>
    SLICE_X44Y77.CLK     Tah         (-Th)     0.076   ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1<2>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/Mxor_dGDeqPtr1[0]_dGDeqPtr1[2]_xor_20_OUT_1_xo<0>1
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1_2
    -------------------------------------------------  ---------------------------
    Total                                      0.111ns (0.039ns logic, 0.072ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.113ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_ppsEdgeCount_2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_rollingPPSIn/sDataSyncIn_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.125ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_ppsEdgeCount_2 to ftop/ctop/inf/cp/timeServ_rollingPPSIn/sDataSyncIn_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y37.CQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_ppsEdgeCount<3>
                                                       ftop/ctop/inf/cp/timeServ_ppsEdgeCount_2
    SLICE_X41Y39.CX      net (fanout=2)        0.103   ftop/ctop/inf/cp/timeServ_ppsEdgeCount<2>
    SLICE_X41Y39.CLK     Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_rollingPPSIn/sDataSyncIn<3>
                                                       ftop/ctop/inf/cp/timeServ_rollingPPSIn/sDataSyncIn_2
    -------------------------------------------------  ---------------------------
    Total                                      0.125ns (0.022ns logic, 0.103ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.113ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_ppsEdgeCount_0 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_rollingPPSIn/sDataSyncIn_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.125ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_ppsEdgeCount_0 to ftop/ctop/inf/cp/timeServ_rollingPPSIn/sDataSyncIn_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y37.AQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_ppsEdgeCount<3>
                                                       ftop/ctop/inf/cp/timeServ_ppsEdgeCount_0
    SLICE_X41Y39.AX      net (fanout=2)        0.103   ftop/ctop/inf/cp/timeServ_ppsEdgeCount<0>
    SLICE_X41Y39.CLK     Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_rollingPPSIn/sDataSyncIn<3>
                                                       ftop/ctop/inf/cp/timeServ_rollingPPSIn/sDataSyncIn_0
    -------------------------------------------------  ---------------------------
    Total                                      0.125ns (0.022ns logic, 0.103ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.114ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1_1 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.126ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1_1 to ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y77.BQ      Tcko                  0.115   ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1<2>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1_1
    SLICE_X44Y78.BX      net (fanout=2)        0.100   ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1<1>
    SLICE_X44Y78.CLK     Tckdi       (-Th)     0.089   ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr<2>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.126ns (0.026ns logic, 0.100ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.114ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1_2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.126ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1_2 to ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y77.CQ      Tcko                  0.115   ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1<2>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1_2
    SLICE_X44Y78.CX      net (fanout=2)        0.100   ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1<2>
    SLICE_X44Y78.CLK     Tckdi       (-Th)     0.089   ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr<2>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.126ns (0.026ns logic, 0.100ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.114ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_fracSeconds_1 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_delSecond_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.221ns (Levels of Logic = 1)
  Clock Path Skew:      0.107ns (0.766 - 0.659)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_fracSeconds_1 to ftop/ctop/inf/cp/timeServ_delSecond_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y81.BQ       Tcko                  0.115   ftop/ctop/inf/cp/timeServ_fracSeconds<3>
                                                       ftop/ctop/inf/cp/timeServ_fracSeconds_1
    SLICE_X9Y79.B5       net (fanout=4)        0.124   ftop/ctop/inf/cp/timeServ_fracSeconds<1>
    SLICE_X9Y79.CLK      Tah         (-Th)     0.018   ftop/ctop/inf/cp/timeServ_delSecond<3>
                                                       ftop/ctop/inf/cp/Msub_timeServ_delSecond$D_IN_lut<1>
                                                       ftop/ctop/inf/cp/Msub_timeServ_delSecond$D_IN_cy<3>
                                                       ftop/ctop/inf/cp/timeServ_delSecond_1
    -------------------------------------------------  ---------------------------
    Total                                      0.221ns (0.097ns logic, 0.124ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.114ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_nowInCC/sync/sToggleReg (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_nowInCC/sync/sToggleReg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.114ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_nowInCC/sync/sToggleReg to ftop/ctop/inf/cp/timeServ_nowInCC/sync/sToggleReg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y82.AQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_nowInCC/sync/sToggleReg
                                                       ftop/ctop/inf/cp/timeServ_nowInCC/sync/sToggleReg
    SLICE_X41Y82.A5      net (fanout=3)        0.071   ftop/ctop/inf/cp/timeServ_nowInCC/sync/sToggleReg
    SLICE_X41Y82.CLK     Tah         (-Th)     0.055   ftop/ctop/inf/cp/timeServ_nowInCC/sync/sToggleReg
                                                       ftop/ctop/inf/cp/timeServ_nowInCC/sync/sToggleReg_INV_408_o1_INV_0
                                                       ftop/ctop/inf/cp/timeServ_nowInCC/sync/sToggleReg
    -------------------------------------------------  ---------------------------
    Total                                      0.114ns (0.043ns logic, 0.071ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.115ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_ppsEdgeCount_4 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_rollingPPSIn/sDataSyncIn_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.127ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_ppsEdgeCount_4 to ftop/ctop/inf/cp/timeServ_rollingPPSIn/sDataSyncIn_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y38.AQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_ppsEdgeCount<7>
                                                       ftop/ctop/inf/cp/timeServ_ppsEdgeCount_4
    SLICE_X41Y39.A5      net (fanout=2)        0.111   ftop/ctop/inf/cp/timeServ_ppsEdgeCount<4>
    SLICE_X41Y39.CLK     Tah         (-Th)     0.082   ftop/ctop/inf/cp/timeServ_rollingPPSIn/sDataSyncIn<3>
                                                       ftop/ctop/inf/cp/timeServ_ppsEdgeCount<4>_rt
                                                       ftop/ctop/inf/cp/timeServ_rollingPPSIn/sDataSyncIn_4
    -------------------------------------------------  ---------------------------
    Total                                      0.127ns (0.016ns logic, 0.111ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.115ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_fracSeconds_0 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_delSecond_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.222ns (Levels of Logic = 1)
  Clock Path Skew:      0.107ns (0.766 - 0.659)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_fracSeconds_0 to ftop/ctop/inf/cp/timeServ_delSecond_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y81.AQ       Tcko                  0.115   ftop/ctop/inf/cp/timeServ_fracSeconds<3>
                                                       ftop/ctop/inf/cp/timeServ_fracSeconds_0
    SLICE_X9Y79.AX       net (fanout=4)        0.102   ftop/ctop/inf/cp/timeServ_fracSeconds<0>
    SLICE_X9Y79.CLK      Tckdi       (-Th)    -0.005   ftop/ctop/inf/cp/timeServ_delSecond<3>
                                                       ftop/ctop/inf/cp/Msub_timeServ_delSecond$D_IN_cy<3>
                                                       ftop/ctop/inf/cp/timeServ_delSecond_2
    -------------------------------------------------  ---------------------------
    Total                                      0.222ns (0.120ns logic, 0.102ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 200 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.239ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 4.761ns (210.040MHz) (Tdlycper_REFCLK)
  Physical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate1/REFCLK
  Logical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate1/REFCLK
  Location pin: IDELAYCTRL_X1Y3.REFCLK
  Clock network: ftop/sys0_clk$O_BUFG
--------------------------------------------------------------------------------
Slack: 0.239ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 4.761ns (210.040MHz) (Tdlycper_REFCLK)
  Physical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate2/REFCLK
  Logical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate2/REFCLK
  Location pin: IDELAYCTRL_X1Y4.REFCLK
  Clock network: ftop/sys0_clk$O_BUFG
--------------------------------------------------------------------------------
Slack: 0.239ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 4.761ns (210.040MHz) (Tdlycper_REFCLK)
  Physical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate5/REFCLK
  Logical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate5/REFCLK
  Location pin: IDELAYCTRL_X2Y1.REFCLK
  Clock network: ftop/sys0_clk$O_BUFG
--------------------------------------------------------------------------------
Slack: 0.239ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 4.761ns (210.040MHz) (Tdlycper_REFCLK)
  Physical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate7/REFCLK
  Logical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate7/REFCLK
  Location pin: IDELAYCTRL_X2Y3.REFCLK
  Clock network: ftop/sys0_clk$O_BUFG
--------------------------------------------------------------------------------
Slack: 1.072ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKOUT0
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKOUT0
  Location pin: MMCM_ADV_X0Y6.CLKOUT0
  Clock network: ftop/dram0/memc_memc/u_infrastructure/clk_mem_pll
--------------------------------------------------------------------------------
Slack: 1.072ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKOUT2
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKOUT2
  Location pin: MMCM_ADV_X0Y6.CLKOUT2
  Clock network: ftop/dram0/memc_memc/clk_wr_i
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKIN1
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKIN1
  Location pin: MMCM_ADV_X0Y6.CLKIN1
  Clock network: ftop/sys0_clk$O_BUFG
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKIN1
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKIN1
  Location pin: MMCM_ADV_X0Y6.CLKIN1
  Clock network: ftop/sys0_clk$O_BUFG
--------------------------------------------------------------------------------
Slack: 3.571ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: ftop/sys0_clk$O_BUFG/I0
  Logical resource: ftop/sys0_clk$O_BUFG/I0
  Location pin: BUFGCTRL_X0Y1.I0
  Clock network: ftop/sys0_clk$O
--------------------------------------------------------------------------------
Slack: 3.572ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKIN1
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKIN1
  Location pin: MMCM_ADV_X0Y6.CLKIN1
  Clock network: ftop/sys0_clk$O_BUFG
--------------------------------------------------------------------------------
Slack: 3.572ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKFBOUT(Foutmax))
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKFBOUT
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKFBOUT
  Location pin: MMCM_ADV_X0Y6.CLKFBOUT
  Clock network: ftop/dram0/memc_memc/u_infrastructure/clkfbout_pll
--------------------------------------------------------------------------------
Slack: 3.572ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKOUT1
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKOUT1
  Location pin: MMCM_ADV_X0Y6.CLKOUT1
  Clock network: ftop/dram0/memc_memc/u_infrastructure/clk_pll
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_ppsOKCC/sync/sSyncReg2/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_ppsOKCC/sync/sSyncReg1/SR
  Location pin: SLICE_X0Y68.SR
  Clock network: ftop/ctop/inf/cp/timeServ_ppsOKCC/sync/sRST_inv
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_ppsOKCC/sync/sSyncReg2/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_ppsOKCC/sync/sSyncReg2/SR
  Location pin: SLICE_X0Y68.SR
  Clock network: ftop/ctop/inf/cp/timeServ_ppsOKCC/sync/sRST_inv
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_ppsOKCC/sync/sToggleReg/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_ppsOKCC/sync/sToggleReg/SR
  Location pin: SLICE_X0Y69.SR
  Clock network: ftop/ctop/inf/cp/timeServ_ppsOKCC/sync/sRST_inv
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_disableServo/sync/dLastState/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_disableServo/sync/dLastState/SR
  Location pin: SLICE_X8Y53.SR
  Clock network: ftop/ctop/inf/cp/timeServ_disableServo/sync/sRST_inv
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_ppsOKCC/sDataSyncIn_0/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_ppsOKCC/sDataSyncIn_0/SR
  Location pin: SLICE_X8Y67.SR
  Clock network: ftop/ctop/inf/cp/timeServ_ppsOKCC/sRST_inv
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_ppsLostCC/sync/sSyncReg2/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_ppsLostCC/sync/sSyncReg1/SR
  Location pin: SLICE_X9Y58.SR
  Clock network: ftop/ctop/inf/cp/timeServ_ppsLostCC/sync/sRST_inv
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_ppsLostCC/sync/sSyncReg2/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_ppsLostCC/sync/sSyncReg2/SR
  Location pin: SLICE_X9Y58.SR
  Clock network: ftop/ctop/inf/cp/timeServ_ppsLostCC/sync/sRST_inv
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_ppsLostCC/sync/sToggleReg/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_ppsLostCC/sync/sToggleReg/SR
  Location pin: SLICE_X9Y59.SR
  Clock network: ftop/ctop/inf/cp/timeServ_ppsLostCC/sync/sRST_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PCICLK = PERIOD TIMEGRP "PCICLK" 250 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.538ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PCICLK = PERIOD TIMEGRP "PCICLK" 250 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/MGTREFCLKRX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/MGTREFCLKRX0
  Location pin: GTXE1_X0Y15.NORTHREFCLKRX0
  Clock network: ftop/pciw_pci0_clk$O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/MGTREFCLKTX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/MGTREFCLKTX0
  Location pin: GTXE1_X0Y15.NORTHREFCLKTX0
  Clock network: ftop/pciw_pci0_clk$O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/MGTREFCLKRX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/MGTREFCLKRX0
  Location pin: GTXE1_X0Y14.NORTHREFCLKRX0
  Clock network: ftop/pciw_pci0_clk$O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/MGTREFCLKTX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/MGTREFCLKTX0
  Location pin: GTXE1_X0Y14.NORTHREFCLKTX0
  Clock network: ftop/pciw_pci0_clk$O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/MGTREFCLKRX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/MGTREFCLKRX0
  Location pin: GTXE1_X0Y13.NORTHREFCLKRX0
  Clock network: ftop/pciw_pci0_clk$O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/MGTREFCLKTX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/MGTREFCLKTX0
  Location pin: GTXE1_X0Y13.NORTHREFCLKTX0
  Clock network: ftop/pciw_pci0_clk$O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/MGTREFCLKRX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/MGTREFCLKRX0
  Location pin: GTXE1_X0Y12.NORTHREFCLKRX0
  Clock network: ftop/pciw_pci0_clk$O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/MGTREFCLKTX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/MGTREFCLKTX0
  Location pin: GTXE1_X0Y12.NORTHREFCLKTX0
  Clock network: ftop/pciw_pci0_clk$O
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_PCICLK / 2 HIGH 50% 
PRIORITY 100;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 13943867 paths analyzed, 134790 endpoints analyzed, 380 failing endpoints
 380 timing errors detected. (380 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.171ns.
--------------------------------------------------------------------------------
Slack (setup path):     -2.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_24 (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<21>_REPLICA_174 (FF)
  Requirement:          8.000ns
  Data Path Delay:      10.055ns (Levels of Logic = 10)
  Clock Path Skew:      -0.047ns (1.011 - 1.058)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_24 to ftop/ctop/inf/cp/cpReq<21>_REPLICA_174
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y47.AQ     Tcko                  0.381   ftop/ctop/inf/cp/cpReq<27>
                                                       ftop/ctop/inf/cp/cpReq_24
    SLICE_X109Y47.D3     net (fanout=72)       0.503   ftop/ctop/inf/cp/cpReq<24>
    SLICE_X109Y47.D      Tilo                  0.068   ftop/ctop/inf/cp/wci_6_wReset_n
                                                       ftop/ctop/inf/cp/Msub_wn___1__h76499_xor<2>11
    SLICE_X106Y46.D2     net (fanout=50)       0.779   ftop/ctop/inf/cp/wn___1__h76499<2>
    SLICE_X106Y46.D      Tilo                  0.068   ftop/ctop/inf/cp/wci_6_respF$EMPTY_N
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h7573931
    SLICE_X106Y47.CX     net (fanout=37)       0.535   ftop/ctop/inf/cp/_theResult_____1__h75739<2>
    SLICE_X106Y47.BMUX   Tcxb                  0.331   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_4_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_2_f8
    SLICE_X100Y55.B6     net (fanout=10)       0.722   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
    SLICE_X100Y55.B      Tilo                  0.068   ftop/ctop/inf/cp/wci_0_respF$D_OUT<22>
                                                       ftop/ctop/inf/cp/_n13764<34>21
    SLICE_X96Y54.A6      net (fanout=76)       0.516   ftop/ctop/inf/cp/_n13764<34>2
    SLICE_X96Y54.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_7_respF$D_OUT<21>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E5_F_F_T1
    SLICE_X97Y52.B2      net (fanout=13)       0.723   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E5_F_F_T
    SLICE_X97Y52.B       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<8>_REPLICA_52
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead24
    SLICE_X101Y51.B1     net (fanout=1)        0.866   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead24
    SLICE_X101Y51.B      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E1_F_T_F
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X101Y51.A2     net (fanout=1)        0.465   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X101Y51.A      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E1_F_T_F
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead32
    SLICE_X124Y42.B6     net (fanout=21)       1.308   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X124Y42.B      Tilo                  0.068   ftop/ctop/inf/cp/cpRespF/d0h
                                                       ftop/ctop/inf/cp/cpRespF$ENQ
    SLICE_X104Y55.C6     net (fanout=32)       1.399   ftop/ctop/inf/cp/cpRespF$ENQ
    SLICE_X104Y55.C      Tilo                  0.068   ftop/ctop/inf/cp/wci_0_lastConfigAddr<12>
                                                       ftop/ctop/inf/cp/cpReq$EN_REPLICA_439
    SLICE_X98Y56.CE      net (fanout=1)        0.597   ftop/ctop/inf/cp/cpReq$EN_REPLICA_439
    SLICE_X98Y56.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<21>_REPLICA_174
                                                       ftop/ctop/inf/cp/cpReq<21>_REPLICA_174
    -------------------------------------------------  ---------------------------
    Total                                     10.055ns (1.642ns logic, 8.413ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_24 (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<6>_REPLICA_36 (FF)
  Requirement:          8.000ns
  Data Path Delay:      10.055ns (Levels of Logic = 10)
  Clock Path Skew:      -0.047ns (1.011 - 1.058)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_24 to ftop/ctop/inf/cp/cpReq<6>_REPLICA_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y47.AQ     Tcko                  0.381   ftop/ctop/inf/cp/cpReq<27>
                                                       ftop/ctop/inf/cp/cpReq_24
    SLICE_X109Y47.D3     net (fanout=72)       0.503   ftop/ctop/inf/cp/cpReq<24>
    SLICE_X109Y47.D      Tilo                  0.068   ftop/ctop/inf/cp/wci_6_wReset_n
                                                       ftop/ctop/inf/cp/Msub_wn___1__h76499_xor<2>11
    SLICE_X106Y46.D2     net (fanout=50)       0.779   ftop/ctop/inf/cp/wn___1__h76499<2>
    SLICE_X106Y46.D      Tilo                  0.068   ftop/ctop/inf/cp/wci_6_respF$EMPTY_N
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h7573931
    SLICE_X106Y47.CX     net (fanout=37)       0.535   ftop/ctop/inf/cp/_theResult_____1__h75739<2>
    SLICE_X106Y47.BMUX   Tcxb                  0.331   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_4_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_2_f8
    SLICE_X100Y55.B6     net (fanout=10)       0.722   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
    SLICE_X100Y55.B      Tilo                  0.068   ftop/ctop/inf/cp/wci_0_respF$D_OUT<22>
                                                       ftop/ctop/inf/cp/_n13764<34>21
    SLICE_X96Y54.A6      net (fanout=76)       0.516   ftop/ctop/inf/cp/_n13764<34>2
    SLICE_X96Y54.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_7_respF$D_OUT<21>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E5_F_F_T1
    SLICE_X97Y52.B2      net (fanout=13)       0.723   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E5_F_F_T
    SLICE_X97Y52.B       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<8>_REPLICA_52
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead24
    SLICE_X101Y51.B1     net (fanout=1)        0.866   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead24
    SLICE_X101Y51.B      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E1_F_T_F
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X101Y51.A2     net (fanout=1)        0.465   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X101Y51.A      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E1_F_T_F
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead32
    SLICE_X124Y42.B6     net (fanout=21)       1.308   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X124Y42.B      Tilo                  0.068   ftop/ctop/inf/cp/cpRespF/d0h
                                                       ftop/ctop/inf/cp/cpRespF$ENQ
    SLICE_X104Y55.C6     net (fanout=32)       1.399   ftop/ctop/inf/cp/cpRespF$ENQ
    SLICE_X104Y55.C      Tilo                  0.068   ftop/ctop/inf/cp/wci_0_lastConfigAddr<12>
                                                       ftop/ctop/inf/cp/cpReq$EN_REPLICA_439
    SLICE_X98Y56.CE      net (fanout=1)        0.597   ftop/ctop/inf/cp/cpReq$EN_REPLICA_439
    SLICE_X98Y56.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<21>_REPLICA_174
                                                       ftop/ctop/inf/cp/cpReq<6>_REPLICA_36
    -------------------------------------------------  ---------------------------
    Total                                     10.055ns (1.642ns logic, 8.413ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_24 (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<8>_REPLICA_54 (FF)
  Requirement:          8.000ns
  Data Path Delay:      10.055ns (Levels of Logic = 10)
  Clock Path Skew:      -0.047ns (1.011 - 1.058)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_24 to ftop/ctop/inf/cp/cpReq<8>_REPLICA_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y47.AQ     Tcko                  0.381   ftop/ctop/inf/cp/cpReq<27>
                                                       ftop/ctop/inf/cp/cpReq_24
    SLICE_X109Y47.D3     net (fanout=72)       0.503   ftop/ctop/inf/cp/cpReq<24>
    SLICE_X109Y47.D      Tilo                  0.068   ftop/ctop/inf/cp/wci_6_wReset_n
                                                       ftop/ctop/inf/cp/Msub_wn___1__h76499_xor<2>11
    SLICE_X106Y46.D2     net (fanout=50)       0.779   ftop/ctop/inf/cp/wn___1__h76499<2>
    SLICE_X106Y46.D      Tilo                  0.068   ftop/ctop/inf/cp/wci_6_respF$EMPTY_N
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h7573931
    SLICE_X106Y47.CX     net (fanout=37)       0.535   ftop/ctop/inf/cp/_theResult_____1__h75739<2>
    SLICE_X106Y47.BMUX   Tcxb                  0.331   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_4_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_2_f8
    SLICE_X100Y55.B6     net (fanout=10)       0.722   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
    SLICE_X100Y55.B      Tilo                  0.068   ftop/ctop/inf/cp/wci_0_respF$D_OUT<22>
                                                       ftop/ctop/inf/cp/_n13764<34>21
    SLICE_X96Y54.A6      net (fanout=76)       0.516   ftop/ctop/inf/cp/_n13764<34>2
    SLICE_X96Y54.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_7_respF$D_OUT<21>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E5_F_F_T1
    SLICE_X97Y52.B2      net (fanout=13)       0.723   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E5_F_F_T
    SLICE_X97Y52.B       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<8>_REPLICA_52
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead24
    SLICE_X101Y51.B1     net (fanout=1)        0.866   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead24
    SLICE_X101Y51.B      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E1_F_T_F
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X101Y51.A2     net (fanout=1)        0.465   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X101Y51.A      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E1_F_T_F
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead32
    SLICE_X124Y42.B6     net (fanout=21)       1.308   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X124Y42.B      Tilo                  0.068   ftop/ctop/inf/cp/cpRespF/d0h
                                                       ftop/ctop/inf/cp/cpRespF$ENQ
    SLICE_X104Y55.C6     net (fanout=32)       1.399   ftop/ctop/inf/cp/cpRespF$ENQ
    SLICE_X104Y55.C      Tilo                  0.068   ftop/ctop/inf/cp/wci_0_lastConfigAddr<12>
                                                       ftop/ctop/inf/cp/cpReq$EN_REPLICA_439
    SLICE_X98Y56.CE      net (fanout=1)        0.597   ftop/ctop/inf/cp/cpReq$EN_REPLICA_439
    SLICE_X98Y56.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<21>_REPLICA_174
                                                       ftop/ctop/inf/cp/cpReq<8>_REPLICA_54
    -------------------------------------------------  ---------------------------
    Total                                     10.055ns (1.642ns logic, 8.413ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_24 (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<8>_REPLICA_54 (FF)
  Requirement:          8.000ns
  Data Path Delay:      10.051ns (Levels of Logic = 10)
  Clock Path Skew:      -0.047ns (1.011 - 1.058)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_24 to ftop/ctop/inf/cp/cpReq<8>_REPLICA_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y47.AQ     Tcko                  0.381   ftop/ctop/inf/cp/cpReq<27>
                                                       ftop/ctop/inf/cp/cpReq_24
    SLICE_X109Y47.D3     net (fanout=72)       0.503   ftop/ctop/inf/cp/cpReq<24>
    SLICE_X109Y47.D      Tilo                  0.068   ftop/ctop/inf/cp/wci_6_wReset_n
                                                       ftop/ctop/inf/cp/Msub_wn___1__h76499_xor<2>11
    SLICE_X106Y46.D2     net (fanout=50)       0.779   ftop/ctop/inf/cp/wn___1__h76499<2>
    SLICE_X106Y46.D      Tilo                  0.068   ftop/ctop/inf/cp/wci_6_respF$EMPTY_N
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h7573931
    SLICE_X106Y47.AX     net (fanout=37)       0.537   ftop/ctop/inf/cp/_theResult_____1__h75739<2>
    SLICE_X106Y47.BMUX   Taxb                  0.325   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_3_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_2_f8
    SLICE_X100Y55.B6     net (fanout=10)       0.722   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
    SLICE_X100Y55.B      Tilo                  0.068   ftop/ctop/inf/cp/wci_0_respF$D_OUT<22>
                                                       ftop/ctop/inf/cp/_n13764<34>21
    SLICE_X96Y54.A6      net (fanout=76)       0.516   ftop/ctop/inf/cp/_n13764<34>2
    SLICE_X96Y54.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_7_respF$D_OUT<21>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E5_F_F_T1
    SLICE_X97Y52.B2      net (fanout=13)       0.723   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E5_F_F_T
    SLICE_X97Y52.B       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<8>_REPLICA_52
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead24
    SLICE_X101Y51.B1     net (fanout=1)        0.866   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead24
    SLICE_X101Y51.B      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E1_F_T_F
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X101Y51.A2     net (fanout=1)        0.465   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X101Y51.A      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E1_F_T_F
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead32
    SLICE_X124Y42.B6     net (fanout=21)       1.308   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X124Y42.B      Tilo                  0.068   ftop/ctop/inf/cp/cpRespF/d0h
                                                       ftop/ctop/inf/cp/cpRespF$ENQ
    SLICE_X104Y55.C6     net (fanout=32)       1.399   ftop/ctop/inf/cp/cpRespF$ENQ
    SLICE_X104Y55.C      Tilo                  0.068   ftop/ctop/inf/cp/wci_0_lastConfigAddr<12>
                                                       ftop/ctop/inf/cp/cpReq$EN_REPLICA_439
    SLICE_X98Y56.CE      net (fanout=1)        0.597   ftop/ctop/inf/cp/cpReq$EN_REPLICA_439
    SLICE_X98Y56.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<21>_REPLICA_174
                                                       ftop/ctop/inf/cp/cpReq<8>_REPLICA_54
    -------------------------------------------------  ---------------------------
    Total                                     10.051ns (1.636ns logic, 8.415ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_24 (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<21>_REPLICA_174 (FF)
  Requirement:          8.000ns
  Data Path Delay:      10.051ns (Levels of Logic = 10)
  Clock Path Skew:      -0.047ns (1.011 - 1.058)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_24 to ftop/ctop/inf/cp/cpReq<21>_REPLICA_174
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y47.AQ     Tcko                  0.381   ftop/ctop/inf/cp/cpReq<27>
                                                       ftop/ctop/inf/cp/cpReq_24
    SLICE_X109Y47.D3     net (fanout=72)       0.503   ftop/ctop/inf/cp/cpReq<24>
    SLICE_X109Y47.D      Tilo                  0.068   ftop/ctop/inf/cp/wci_6_wReset_n
                                                       ftop/ctop/inf/cp/Msub_wn___1__h76499_xor<2>11
    SLICE_X106Y46.D2     net (fanout=50)       0.779   ftop/ctop/inf/cp/wn___1__h76499<2>
    SLICE_X106Y46.D      Tilo                  0.068   ftop/ctop/inf/cp/wci_6_respF$EMPTY_N
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h7573931
    SLICE_X106Y47.AX     net (fanout=37)       0.537   ftop/ctop/inf/cp/_theResult_____1__h75739<2>
    SLICE_X106Y47.BMUX   Taxb                  0.325   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_3_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_2_f8
    SLICE_X100Y55.B6     net (fanout=10)       0.722   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
    SLICE_X100Y55.B      Tilo                  0.068   ftop/ctop/inf/cp/wci_0_respF$D_OUT<22>
                                                       ftop/ctop/inf/cp/_n13764<34>21
    SLICE_X96Y54.A6      net (fanout=76)       0.516   ftop/ctop/inf/cp/_n13764<34>2
    SLICE_X96Y54.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_7_respF$D_OUT<21>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E5_F_F_T1
    SLICE_X97Y52.B2      net (fanout=13)       0.723   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E5_F_F_T
    SLICE_X97Y52.B       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<8>_REPLICA_52
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead24
    SLICE_X101Y51.B1     net (fanout=1)        0.866   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead24
    SLICE_X101Y51.B      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E1_F_T_F
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X101Y51.A2     net (fanout=1)        0.465   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X101Y51.A      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E1_F_T_F
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead32
    SLICE_X124Y42.B6     net (fanout=21)       1.308   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X124Y42.B      Tilo                  0.068   ftop/ctop/inf/cp/cpRespF/d0h
                                                       ftop/ctop/inf/cp/cpRespF$ENQ
    SLICE_X104Y55.C6     net (fanout=32)       1.399   ftop/ctop/inf/cp/cpRespF$ENQ
    SLICE_X104Y55.C      Tilo                  0.068   ftop/ctop/inf/cp/wci_0_lastConfigAddr<12>
                                                       ftop/ctop/inf/cp/cpReq$EN_REPLICA_439
    SLICE_X98Y56.CE      net (fanout=1)        0.597   ftop/ctop/inf/cp/cpReq$EN_REPLICA_439
    SLICE_X98Y56.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<21>_REPLICA_174
                                                       ftop/ctop/inf/cp/cpReq<21>_REPLICA_174
    -------------------------------------------------  ---------------------------
    Total                                     10.051ns (1.636ns logic, 8.415ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_24 (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<6>_REPLICA_36 (FF)
  Requirement:          8.000ns
  Data Path Delay:      10.051ns (Levels of Logic = 10)
  Clock Path Skew:      -0.047ns (1.011 - 1.058)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_24 to ftop/ctop/inf/cp/cpReq<6>_REPLICA_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y47.AQ     Tcko                  0.381   ftop/ctop/inf/cp/cpReq<27>
                                                       ftop/ctop/inf/cp/cpReq_24
    SLICE_X109Y47.D3     net (fanout=72)       0.503   ftop/ctop/inf/cp/cpReq<24>
    SLICE_X109Y47.D      Tilo                  0.068   ftop/ctop/inf/cp/wci_6_wReset_n
                                                       ftop/ctop/inf/cp/Msub_wn___1__h76499_xor<2>11
    SLICE_X106Y46.D2     net (fanout=50)       0.779   ftop/ctop/inf/cp/wn___1__h76499<2>
    SLICE_X106Y46.D      Tilo                  0.068   ftop/ctop/inf/cp/wci_6_respF$EMPTY_N
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h7573931
    SLICE_X106Y47.AX     net (fanout=37)       0.537   ftop/ctop/inf/cp/_theResult_____1__h75739<2>
    SLICE_X106Y47.BMUX   Taxb                  0.325   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_3_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_2_f8
    SLICE_X100Y55.B6     net (fanout=10)       0.722   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
    SLICE_X100Y55.B      Tilo                  0.068   ftop/ctop/inf/cp/wci_0_respF$D_OUT<22>
                                                       ftop/ctop/inf/cp/_n13764<34>21
    SLICE_X96Y54.A6      net (fanout=76)       0.516   ftop/ctop/inf/cp/_n13764<34>2
    SLICE_X96Y54.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_7_respF$D_OUT<21>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E5_F_F_T1
    SLICE_X97Y52.B2      net (fanout=13)       0.723   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E5_F_F_T
    SLICE_X97Y52.B       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<8>_REPLICA_52
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead24
    SLICE_X101Y51.B1     net (fanout=1)        0.866   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead24
    SLICE_X101Y51.B      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E1_F_T_F
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X101Y51.A2     net (fanout=1)        0.465   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X101Y51.A      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E1_F_T_F
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead32
    SLICE_X124Y42.B6     net (fanout=21)       1.308   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X124Y42.B      Tilo                  0.068   ftop/ctop/inf/cp/cpRespF/d0h
                                                       ftop/ctop/inf/cp/cpRespF$ENQ
    SLICE_X104Y55.C6     net (fanout=32)       1.399   ftop/ctop/inf/cp/cpRespF$ENQ
    SLICE_X104Y55.C      Tilo                  0.068   ftop/ctop/inf/cp/wci_0_lastConfigAddr<12>
                                                       ftop/ctop/inf/cp/cpReq$EN_REPLICA_439
    SLICE_X98Y56.CE      net (fanout=1)        0.597   ftop/ctop/inf/cp/cpReq$EN_REPLICA_439
    SLICE_X98Y56.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<21>_REPLICA_174
                                                       ftop/ctop/inf/cp/cpReq<6>_REPLICA_36
    -------------------------------------------------  ---------------------------
    Total                                     10.051ns (1.636ns logic, 8.415ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_24 (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<6>_REPLICA_33 (FF)
  Requirement:          8.000ns
  Data Path Delay:      10.043ns (Levels of Logic = 10)
  Clock Path Skew:      -0.043ns (1.015 - 1.058)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_24 to ftop/ctop/inf/cp/cpReq<6>_REPLICA_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y47.AQ     Tcko                  0.381   ftop/ctop/inf/cp/cpReq<27>
                                                       ftop/ctop/inf/cp/cpReq_24
    SLICE_X109Y47.D3     net (fanout=72)       0.503   ftop/ctop/inf/cp/cpReq<24>
    SLICE_X109Y47.D      Tilo                  0.068   ftop/ctop/inf/cp/wci_6_wReset_n
                                                       ftop/ctop/inf/cp/Msub_wn___1__h76499_xor<2>11
    SLICE_X106Y46.D2     net (fanout=50)       0.779   ftop/ctop/inf/cp/wn___1__h76499<2>
    SLICE_X106Y46.D      Tilo                  0.068   ftop/ctop/inf/cp/wci_6_respF$EMPTY_N
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h7573931
    SLICE_X106Y47.CX     net (fanout=37)       0.535   ftop/ctop/inf/cp/_theResult_____1__h75739<2>
    SLICE_X106Y47.BMUX   Tcxb                  0.331   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_4_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_2_f8
    SLICE_X100Y55.B6     net (fanout=10)       0.722   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
    SLICE_X100Y55.B      Tilo                  0.068   ftop/ctop/inf/cp/wci_0_respF$D_OUT<22>
                                                       ftop/ctop/inf/cp/_n13764<34>21
    SLICE_X96Y54.A6      net (fanout=76)       0.516   ftop/ctop/inf/cp/_n13764<34>2
    SLICE_X96Y54.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_7_respF$D_OUT<21>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E5_F_F_T1
    SLICE_X97Y52.B2      net (fanout=13)       0.723   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E5_F_F_T
    SLICE_X97Y52.B       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<8>_REPLICA_52
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead24
    SLICE_X101Y51.B1     net (fanout=1)        0.866   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead24
    SLICE_X101Y51.B      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E1_F_T_F
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X101Y51.A2     net (fanout=1)        0.465   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X101Y51.A      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E1_F_T_F
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead32
    SLICE_X124Y42.B6     net (fanout=21)       1.308   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X124Y42.B      Tilo                  0.068   ftop/ctop/inf/cp/cpRespF/d0h
                                                       ftop/ctop/inf/cp/cpRespF$ENQ
    SLICE_X107Y55.C6     net (fanout=32)       1.264   ftop/ctop/inf/cp/cpRespF$ENQ
    SLICE_X107Y55.C      Tilo                  0.068   ftop/ctop/inf/cp/wci_0_pageWindow<11>
                                                       ftop/ctop/inf/cp/cpReq$EN_REPLICA_426
    SLICE_X97Y54.CE      net (fanout=2)        0.720   ftop/ctop/inf/cp/cpReq$EN_REPLICA_426
    SLICE_X97Y54.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<6>_REPLICA_33
                                                       ftop/ctop/inf/cp/cpReq<6>_REPLICA_33
    -------------------------------------------------  ---------------------------
    Total                                     10.043ns (1.642ns logic, 8.401ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_24 (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<20>_REPLICA_86 (FF)
  Requirement:          8.000ns
  Data Path Delay:      10.043ns (Levels of Logic = 10)
  Clock Path Skew:      -0.043ns (1.015 - 1.058)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_24 to ftop/ctop/inf/cp/cpReq<20>_REPLICA_86
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y47.AQ     Tcko                  0.381   ftop/ctop/inf/cp/cpReq<27>
                                                       ftop/ctop/inf/cp/cpReq_24
    SLICE_X109Y47.D3     net (fanout=72)       0.503   ftop/ctop/inf/cp/cpReq<24>
    SLICE_X109Y47.D      Tilo                  0.068   ftop/ctop/inf/cp/wci_6_wReset_n
                                                       ftop/ctop/inf/cp/Msub_wn___1__h76499_xor<2>11
    SLICE_X106Y46.D2     net (fanout=50)       0.779   ftop/ctop/inf/cp/wn___1__h76499<2>
    SLICE_X106Y46.D      Tilo                  0.068   ftop/ctop/inf/cp/wci_6_respF$EMPTY_N
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h7573931
    SLICE_X106Y47.CX     net (fanout=37)       0.535   ftop/ctop/inf/cp/_theResult_____1__h75739<2>
    SLICE_X106Y47.BMUX   Tcxb                  0.331   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_4_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_2_f8
    SLICE_X100Y55.B6     net (fanout=10)       0.722   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
    SLICE_X100Y55.B      Tilo                  0.068   ftop/ctop/inf/cp/wci_0_respF$D_OUT<22>
                                                       ftop/ctop/inf/cp/_n13764<34>21
    SLICE_X96Y54.A6      net (fanout=76)       0.516   ftop/ctop/inf/cp/_n13764<34>2
    SLICE_X96Y54.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_7_respF$D_OUT<21>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E5_F_F_T1
    SLICE_X97Y52.B2      net (fanout=13)       0.723   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E5_F_F_T
    SLICE_X97Y52.B       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<8>_REPLICA_52
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead24
    SLICE_X101Y51.B1     net (fanout=1)        0.866   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead24
    SLICE_X101Y51.B      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E1_F_T_F
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X101Y51.A2     net (fanout=1)        0.465   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X101Y51.A      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E1_F_T_F
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead32
    SLICE_X124Y42.B6     net (fanout=21)       1.308   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X124Y42.B      Tilo                  0.068   ftop/ctop/inf/cp/cpRespF/d0h
                                                       ftop/ctop/inf/cp/cpRespF$ENQ
    SLICE_X107Y55.C6     net (fanout=32)       1.264   ftop/ctop/inf/cp/cpRespF$ENQ
    SLICE_X107Y55.C      Tilo                  0.068   ftop/ctop/inf/cp/wci_0_pageWindow<11>
                                                       ftop/ctop/inf/cp/cpReq$EN_REPLICA_426
    SLICE_X97Y54.CE      net (fanout=2)        0.720   ftop/ctop/inf/cp/cpReq$EN_REPLICA_426
    SLICE_X97Y54.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<6>_REPLICA_33
                                                       ftop/ctop/inf/cp/cpReq<20>_REPLICA_86
    -------------------------------------------------  ---------------------------
    Total                                     10.043ns (1.642ns logic, 8.401ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.151ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_24 (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<6>_REPLICA_33 (FF)
  Requirement:          8.000ns
  Data Path Delay:      10.039ns (Levels of Logic = 10)
  Clock Path Skew:      -0.043ns (1.015 - 1.058)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_24 to ftop/ctop/inf/cp/cpReq<6>_REPLICA_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y47.AQ     Tcko                  0.381   ftop/ctop/inf/cp/cpReq<27>
                                                       ftop/ctop/inf/cp/cpReq_24
    SLICE_X109Y47.D3     net (fanout=72)       0.503   ftop/ctop/inf/cp/cpReq<24>
    SLICE_X109Y47.D      Tilo                  0.068   ftop/ctop/inf/cp/wci_6_wReset_n
                                                       ftop/ctop/inf/cp/Msub_wn___1__h76499_xor<2>11
    SLICE_X106Y46.D2     net (fanout=50)       0.779   ftop/ctop/inf/cp/wn___1__h76499<2>
    SLICE_X106Y46.D      Tilo                  0.068   ftop/ctop/inf/cp/wci_6_respF$EMPTY_N
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h7573931
    SLICE_X106Y47.AX     net (fanout=37)       0.537   ftop/ctop/inf/cp/_theResult_____1__h75739<2>
    SLICE_X106Y47.BMUX   Taxb                  0.325   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_3_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_2_f8
    SLICE_X100Y55.B6     net (fanout=10)       0.722   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
    SLICE_X100Y55.B      Tilo                  0.068   ftop/ctop/inf/cp/wci_0_respF$D_OUT<22>
                                                       ftop/ctop/inf/cp/_n13764<34>21
    SLICE_X96Y54.A6      net (fanout=76)       0.516   ftop/ctop/inf/cp/_n13764<34>2
    SLICE_X96Y54.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_7_respF$D_OUT<21>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E5_F_F_T1
    SLICE_X97Y52.B2      net (fanout=13)       0.723   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E5_F_F_T
    SLICE_X97Y52.B       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<8>_REPLICA_52
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead24
    SLICE_X101Y51.B1     net (fanout=1)        0.866   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead24
    SLICE_X101Y51.B      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E1_F_T_F
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X101Y51.A2     net (fanout=1)        0.465   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X101Y51.A      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E1_F_T_F
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead32
    SLICE_X124Y42.B6     net (fanout=21)       1.308   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X124Y42.B      Tilo                  0.068   ftop/ctop/inf/cp/cpRespF/d0h
                                                       ftop/ctop/inf/cp/cpRespF$ENQ
    SLICE_X107Y55.C6     net (fanout=32)       1.264   ftop/ctop/inf/cp/cpRespF$ENQ
    SLICE_X107Y55.C      Tilo                  0.068   ftop/ctop/inf/cp/wci_0_pageWindow<11>
                                                       ftop/ctop/inf/cp/cpReq$EN_REPLICA_426
    SLICE_X97Y54.CE      net (fanout=2)        0.720   ftop/ctop/inf/cp/cpReq$EN_REPLICA_426
    SLICE_X97Y54.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<6>_REPLICA_33
                                                       ftop/ctop/inf/cp/cpReq<6>_REPLICA_33
    -------------------------------------------------  ---------------------------
    Total                                     10.039ns (1.636ns logic, 8.403ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.151ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_24 (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<20>_REPLICA_86 (FF)
  Requirement:          8.000ns
  Data Path Delay:      10.039ns (Levels of Logic = 10)
  Clock Path Skew:      -0.043ns (1.015 - 1.058)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_24 to ftop/ctop/inf/cp/cpReq<20>_REPLICA_86
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y47.AQ     Tcko                  0.381   ftop/ctop/inf/cp/cpReq<27>
                                                       ftop/ctop/inf/cp/cpReq_24
    SLICE_X109Y47.D3     net (fanout=72)       0.503   ftop/ctop/inf/cp/cpReq<24>
    SLICE_X109Y47.D      Tilo                  0.068   ftop/ctop/inf/cp/wci_6_wReset_n
                                                       ftop/ctop/inf/cp/Msub_wn___1__h76499_xor<2>11
    SLICE_X106Y46.D2     net (fanout=50)       0.779   ftop/ctop/inf/cp/wn___1__h76499<2>
    SLICE_X106Y46.D      Tilo                  0.068   ftop/ctop/inf/cp/wci_6_respF$EMPTY_N
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h7573931
    SLICE_X106Y47.AX     net (fanout=37)       0.537   ftop/ctop/inf/cp/_theResult_____1__h75739<2>
    SLICE_X106Y47.BMUX   Taxb                  0.325   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_3_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_2_f8
    SLICE_X100Y55.B6     net (fanout=10)       0.722   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
    SLICE_X100Y55.B      Tilo                  0.068   ftop/ctop/inf/cp/wci_0_respF$D_OUT<22>
                                                       ftop/ctop/inf/cp/_n13764<34>21
    SLICE_X96Y54.A6      net (fanout=76)       0.516   ftop/ctop/inf/cp/_n13764<34>2
    SLICE_X96Y54.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_7_respF$D_OUT<21>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E5_F_F_T1
    SLICE_X97Y52.B2      net (fanout=13)       0.723   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E5_F_F_T
    SLICE_X97Y52.B       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<8>_REPLICA_52
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead24
    SLICE_X101Y51.B1     net (fanout=1)        0.866   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead24
    SLICE_X101Y51.B      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E1_F_T_F
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X101Y51.A2     net (fanout=1)        0.465   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X101Y51.A      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E1_F_T_F
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead32
    SLICE_X124Y42.B6     net (fanout=21)       1.308   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X124Y42.B      Tilo                  0.068   ftop/ctop/inf/cp/cpRespF/d0h
                                                       ftop/ctop/inf/cp/cpRespF$ENQ
    SLICE_X107Y55.C6     net (fanout=32)       1.264   ftop/ctop/inf/cp/cpRespF$ENQ
    SLICE_X107Y55.C      Tilo                  0.068   ftop/ctop/inf/cp/wci_0_pageWindow<11>
                                                       ftop/ctop/inf/cp/cpReq$EN_REPLICA_426
    SLICE_X97Y54.CE      net (fanout=2)        0.720   ftop/ctop/inf/cp/cpReq$EN_REPLICA_426
    SLICE_X97Y54.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<6>_REPLICA_33
                                                       ftop/ctop/inf/cp/cpReq<20>_REPLICA_86
    -------------------------------------------------  ---------------------------
    Total                                     10.039ns (1.636ns logic, 8.403ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/wci_14_respF/empty_reg (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<8>_REPLICA_54 (FF)
  Requirement:          8.000ns
  Data Path Delay:      10.021ns (Levels of Logic = 9)
  Clock Path Skew:      -0.060ns (1.011 - 1.071)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/wci_14_respF/empty_reg to ftop/ctop/inf/cp/cpReq<8>_REPLICA_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y46.CQ     Tcko                  0.381   ftop/ctop/inf/cp/wci_14_respF$EMPTY_N
                                                       ftop/ctop/inf/cp/wci_14_respF/empty_reg
    SLICE_X119Y44.A3     net (fanout=43)       1.190   ftop/ctop/inf/cp/wci_14_respF$EMPTY_N
    SLICE_X119Y44.A      Tilo                  0.068   ftop/ctop/inf/cp/NOT_wci_14_busy_196_937_AND_0_OR_wci_14_wReset_ETC___d2942_REPLICA_705
                                                       ftop/ctop/inf/cp/NOT_wci_14_busy_196_937_AND_0_OR_wci_14_wReset_ETC___d2942_REPLICA_705
    SLICE_X109Y44.A1     net (fanout=5)        0.949   ftop/ctop/inf/cp/NOT_wci_14_busy_196_937_AND_0_OR_wci_14_wReset_ETC___d2942_REPLICA_705
    SLICE_X109Y44.BMUX   Topab                 0.395   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4551
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4551_3_f71
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4551_3_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4551_2_f8
    SLICE_X114Y47.D6     net (fanout=4)        0.561   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4551
    SLICE_X114Y47.D      Tilo                  0.068   ftop/ctop/inf/cp/wci_10_respF$EMPTY_N
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E10_T_T1
    SLICE_X103Y50.D2     net (fanout=39)       1.075   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E10_T_T
    SLICE_X103Y50.D      Tilo                  0.068   ftop/ctop/inf/cp/cpReq<21>_REPLICA_178
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead16
    SLICE_X103Y50.C2     net (fanout=1)        0.463   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead16
    SLICE_X103Y50.C      Tilo                  0.068   ftop/ctop/inf/cp/cpReq<21>_REPLICA_178
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead17
    SLICE_X101Y51.B6     net (fanout=1)        0.376   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead17
    SLICE_X101Y51.B      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E1_F_T_F
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X101Y51.A2     net (fanout=1)        0.465   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X101Y51.A      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E1_F_T_F
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead32
    SLICE_X124Y42.B6     net (fanout=21)       1.308   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X124Y42.B      Tilo                  0.068   ftop/ctop/inf/cp/cpRespF/d0h
                                                       ftop/ctop/inf/cp/cpRespF$ENQ
    SLICE_X104Y55.C6     net (fanout=32)       1.399   ftop/ctop/inf/cp/cpRespF$ENQ
    SLICE_X104Y55.C      Tilo                  0.068   ftop/ctop/inf/cp/wci_0_lastConfigAddr<12>
                                                       ftop/ctop/inf/cp/cpReq$EN_REPLICA_439
    SLICE_X98Y56.CE      net (fanout=1)        0.597   ftop/ctop/inf/cp/cpReq$EN_REPLICA_439
    SLICE_X98Y56.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<21>_REPLICA_174
                                                       ftop/ctop/inf/cp/cpReq<8>_REPLICA_54
    -------------------------------------------------  ---------------------------
    Total                                     10.021ns (1.638ns logic, 8.383ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/wci_14_respF/empty_reg (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<21>_REPLICA_174 (FF)
  Requirement:          8.000ns
  Data Path Delay:      10.021ns (Levels of Logic = 9)
  Clock Path Skew:      -0.060ns (1.011 - 1.071)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/wci_14_respF/empty_reg to ftop/ctop/inf/cp/cpReq<21>_REPLICA_174
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y46.CQ     Tcko                  0.381   ftop/ctop/inf/cp/wci_14_respF$EMPTY_N
                                                       ftop/ctop/inf/cp/wci_14_respF/empty_reg
    SLICE_X119Y44.A3     net (fanout=43)       1.190   ftop/ctop/inf/cp/wci_14_respF$EMPTY_N
    SLICE_X119Y44.A      Tilo                  0.068   ftop/ctop/inf/cp/NOT_wci_14_busy_196_937_AND_0_OR_wci_14_wReset_ETC___d2942_REPLICA_705
                                                       ftop/ctop/inf/cp/NOT_wci_14_busy_196_937_AND_0_OR_wci_14_wReset_ETC___d2942_REPLICA_705
    SLICE_X109Y44.A1     net (fanout=5)        0.949   ftop/ctop/inf/cp/NOT_wci_14_busy_196_937_AND_0_OR_wci_14_wReset_ETC___d2942_REPLICA_705
    SLICE_X109Y44.BMUX   Topab                 0.395   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4551
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4551_3_f71
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4551_3_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4551_2_f8
    SLICE_X114Y47.D6     net (fanout=4)        0.561   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4551
    SLICE_X114Y47.D      Tilo                  0.068   ftop/ctop/inf/cp/wci_10_respF$EMPTY_N
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E10_T_T1
    SLICE_X103Y50.D2     net (fanout=39)       1.075   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E10_T_T
    SLICE_X103Y50.D      Tilo                  0.068   ftop/ctop/inf/cp/cpReq<21>_REPLICA_178
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead16
    SLICE_X103Y50.C2     net (fanout=1)        0.463   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead16
    SLICE_X103Y50.C      Tilo                  0.068   ftop/ctop/inf/cp/cpReq<21>_REPLICA_178
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead17
    SLICE_X101Y51.B6     net (fanout=1)        0.376   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead17
    SLICE_X101Y51.B      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E1_F_T_F
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X101Y51.A2     net (fanout=1)        0.465   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X101Y51.A      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E1_F_T_F
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead32
    SLICE_X124Y42.B6     net (fanout=21)       1.308   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X124Y42.B      Tilo                  0.068   ftop/ctop/inf/cp/cpRespF/d0h
                                                       ftop/ctop/inf/cp/cpRespF$ENQ
    SLICE_X104Y55.C6     net (fanout=32)       1.399   ftop/ctop/inf/cp/cpRespF$ENQ
    SLICE_X104Y55.C      Tilo                  0.068   ftop/ctop/inf/cp/wci_0_lastConfigAddr<12>
                                                       ftop/ctop/inf/cp/cpReq$EN_REPLICA_439
    SLICE_X98Y56.CE      net (fanout=1)        0.597   ftop/ctop/inf/cp/cpReq$EN_REPLICA_439
    SLICE_X98Y56.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<21>_REPLICA_174
                                                       ftop/ctop/inf/cp/cpReq<21>_REPLICA_174
    -------------------------------------------------  ---------------------------
    Total                                     10.021ns (1.638ns logic, 8.383ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/wci_14_respF/empty_reg (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<6>_REPLICA_36 (FF)
  Requirement:          8.000ns
  Data Path Delay:      10.021ns (Levels of Logic = 9)
  Clock Path Skew:      -0.060ns (1.011 - 1.071)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/wci_14_respF/empty_reg to ftop/ctop/inf/cp/cpReq<6>_REPLICA_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y46.CQ     Tcko                  0.381   ftop/ctop/inf/cp/wci_14_respF$EMPTY_N
                                                       ftop/ctop/inf/cp/wci_14_respF/empty_reg
    SLICE_X119Y44.A3     net (fanout=43)       1.190   ftop/ctop/inf/cp/wci_14_respF$EMPTY_N
    SLICE_X119Y44.A      Tilo                  0.068   ftop/ctop/inf/cp/NOT_wci_14_busy_196_937_AND_0_OR_wci_14_wReset_ETC___d2942_REPLICA_705
                                                       ftop/ctop/inf/cp/NOT_wci_14_busy_196_937_AND_0_OR_wci_14_wReset_ETC___d2942_REPLICA_705
    SLICE_X109Y44.A1     net (fanout=5)        0.949   ftop/ctop/inf/cp/NOT_wci_14_busy_196_937_AND_0_OR_wci_14_wReset_ETC___d2942_REPLICA_705
    SLICE_X109Y44.BMUX   Topab                 0.395   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4551
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4551_3_f71
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4551_3_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4551_2_f8
    SLICE_X114Y47.D6     net (fanout=4)        0.561   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4551
    SLICE_X114Y47.D      Tilo                  0.068   ftop/ctop/inf/cp/wci_10_respF$EMPTY_N
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E10_T_T1
    SLICE_X103Y50.D2     net (fanout=39)       1.075   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E10_T_T
    SLICE_X103Y50.D      Tilo                  0.068   ftop/ctop/inf/cp/cpReq<21>_REPLICA_178
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead16
    SLICE_X103Y50.C2     net (fanout=1)        0.463   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead16
    SLICE_X103Y50.C      Tilo                  0.068   ftop/ctop/inf/cp/cpReq<21>_REPLICA_178
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead17
    SLICE_X101Y51.B6     net (fanout=1)        0.376   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead17
    SLICE_X101Y51.B      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E1_F_T_F
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X101Y51.A2     net (fanout=1)        0.465   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X101Y51.A      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E1_F_T_F
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead32
    SLICE_X124Y42.B6     net (fanout=21)       1.308   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X124Y42.B      Tilo                  0.068   ftop/ctop/inf/cp/cpRespF/d0h
                                                       ftop/ctop/inf/cp/cpRespF$ENQ
    SLICE_X104Y55.C6     net (fanout=32)       1.399   ftop/ctop/inf/cp/cpRespF$ENQ
    SLICE_X104Y55.C      Tilo                  0.068   ftop/ctop/inf/cp/wci_0_lastConfigAddr<12>
                                                       ftop/ctop/inf/cp/cpReq$EN_REPLICA_439
    SLICE_X98Y56.CE      net (fanout=1)        0.597   ftop/ctop/inf/cp/cpReq$EN_REPLICA_439
    SLICE_X98Y56.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<21>_REPLICA_174
                                                       ftop/ctop/inf/cp/cpReq<6>_REPLICA_36
    -------------------------------------------------  ---------------------------
    Total                                     10.021ns (1.638ns logic, 8.383ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.134ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/wci_14_respF/empty_reg (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<6>_REPLICA_33 (FF)
  Requirement:          8.000ns
  Data Path Delay:      10.009ns (Levels of Logic = 9)
  Clock Path Skew:      -0.056ns (1.015 - 1.071)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/wci_14_respF/empty_reg to ftop/ctop/inf/cp/cpReq<6>_REPLICA_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y46.CQ     Tcko                  0.381   ftop/ctop/inf/cp/wci_14_respF$EMPTY_N
                                                       ftop/ctop/inf/cp/wci_14_respF/empty_reg
    SLICE_X119Y44.A3     net (fanout=43)       1.190   ftop/ctop/inf/cp/wci_14_respF$EMPTY_N
    SLICE_X119Y44.A      Tilo                  0.068   ftop/ctop/inf/cp/NOT_wci_14_busy_196_937_AND_0_OR_wci_14_wReset_ETC___d2942_REPLICA_705
                                                       ftop/ctop/inf/cp/NOT_wci_14_busy_196_937_AND_0_OR_wci_14_wReset_ETC___d2942_REPLICA_705
    SLICE_X109Y44.A1     net (fanout=5)        0.949   ftop/ctop/inf/cp/NOT_wci_14_busy_196_937_AND_0_OR_wci_14_wReset_ETC___d2942_REPLICA_705
    SLICE_X109Y44.BMUX   Topab                 0.395   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4551
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4551_3_f71
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4551_3_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4551_2_f8
    SLICE_X114Y47.D6     net (fanout=4)        0.561   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4551
    SLICE_X114Y47.D      Tilo                  0.068   ftop/ctop/inf/cp/wci_10_respF$EMPTY_N
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E10_T_T1
    SLICE_X103Y50.D2     net (fanout=39)       1.075   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E10_T_T
    SLICE_X103Y50.D      Tilo                  0.068   ftop/ctop/inf/cp/cpReq<21>_REPLICA_178
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead16
    SLICE_X103Y50.C2     net (fanout=1)        0.463   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead16
    SLICE_X103Y50.C      Tilo                  0.068   ftop/ctop/inf/cp/cpReq<21>_REPLICA_178
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead17
    SLICE_X101Y51.B6     net (fanout=1)        0.376   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead17
    SLICE_X101Y51.B      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E1_F_T_F
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X101Y51.A2     net (fanout=1)        0.465   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X101Y51.A      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E1_F_T_F
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead32
    SLICE_X124Y42.B6     net (fanout=21)       1.308   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X124Y42.B      Tilo                  0.068   ftop/ctop/inf/cp/cpRespF/d0h
                                                       ftop/ctop/inf/cp/cpRespF$ENQ
    SLICE_X107Y55.C6     net (fanout=32)       1.264   ftop/ctop/inf/cp/cpRespF$ENQ
    SLICE_X107Y55.C      Tilo                  0.068   ftop/ctop/inf/cp/wci_0_pageWindow<11>
                                                       ftop/ctop/inf/cp/cpReq$EN_REPLICA_426
    SLICE_X97Y54.CE      net (fanout=2)        0.720   ftop/ctop/inf/cp/cpReq$EN_REPLICA_426
    SLICE_X97Y54.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<6>_REPLICA_33
                                                       ftop/ctop/inf/cp/cpReq<6>_REPLICA_33
    -------------------------------------------------  ---------------------------
    Total                                     10.009ns (1.638ns logic, 8.371ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.134ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/wci_14_respF/empty_reg (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<20>_REPLICA_86 (FF)
  Requirement:          8.000ns
  Data Path Delay:      10.009ns (Levels of Logic = 9)
  Clock Path Skew:      -0.056ns (1.015 - 1.071)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/wci_14_respF/empty_reg to ftop/ctop/inf/cp/cpReq<20>_REPLICA_86
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y46.CQ     Tcko                  0.381   ftop/ctop/inf/cp/wci_14_respF$EMPTY_N
                                                       ftop/ctop/inf/cp/wci_14_respF/empty_reg
    SLICE_X119Y44.A3     net (fanout=43)       1.190   ftop/ctop/inf/cp/wci_14_respF$EMPTY_N
    SLICE_X119Y44.A      Tilo                  0.068   ftop/ctop/inf/cp/NOT_wci_14_busy_196_937_AND_0_OR_wci_14_wReset_ETC___d2942_REPLICA_705
                                                       ftop/ctop/inf/cp/NOT_wci_14_busy_196_937_AND_0_OR_wci_14_wReset_ETC___d2942_REPLICA_705
    SLICE_X109Y44.A1     net (fanout=5)        0.949   ftop/ctop/inf/cp/NOT_wci_14_busy_196_937_AND_0_OR_wci_14_wReset_ETC___d2942_REPLICA_705
    SLICE_X109Y44.BMUX   Topab                 0.395   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4551
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4551_3_f71
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4551_3_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4551_2_f8
    SLICE_X114Y47.D6     net (fanout=4)        0.561   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4551
    SLICE_X114Y47.D      Tilo                  0.068   ftop/ctop/inf/cp/wci_10_respF$EMPTY_N
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E10_T_T1
    SLICE_X103Y50.D2     net (fanout=39)       1.075   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E10_T_T
    SLICE_X103Y50.D      Tilo                  0.068   ftop/ctop/inf/cp/cpReq<21>_REPLICA_178
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead16
    SLICE_X103Y50.C2     net (fanout=1)        0.463   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead16
    SLICE_X103Y50.C      Tilo                  0.068   ftop/ctop/inf/cp/cpReq<21>_REPLICA_178
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead17
    SLICE_X101Y51.B6     net (fanout=1)        0.376   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead17
    SLICE_X101Y51.B      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E1_F_T_F
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X101Y51.A2     net (fanout=1)        0.465   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X101Y51.A      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E1_F_T_F
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead32
    SLICE_X124Y42.B6     net (fanout=21)       1.308   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X124Y42.B      Tilo                  0.068   ftop/ctop/inf/cp/cpRespF/d0h
                                                       ftop/ctop/inf/cp/cpRespF$ENQ
    SLICE_X107Y55.C6     net (fanout=32)       1.264   ftop/ctop/inf/cp/cpRespF$ENQ
    SLICE_X107Y55.C      Tilo                  0.068   ftop/ctop/inf/cp/wci_0_pageWindow<11>
                                                       ftop/ctop/inf/cp/cpReq$EN_REPLICA_426
    SLICE_X97Y54.CE      net (fanout=2)        0.720   ftop/ctop/inf/cp/cpReq$EN_REPLICA_426
    SLICE_X97Y54.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<6>_REPLICA_33
                                                       ftop/ctop/inf/cp/cpReq<20>_REPLICA_86
    -------------------------------------------------  ---------------------------
    Total                                     10.009ns (1.638ns logic, 8.371ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.115ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_24 (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<23>_REPLICA_339 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.982ns (Levels of Logic = 10)
  Clock Path Skew:      -0.064ns (0.994 - 1.058)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_24 to ftop/ctop/inf/cp/cpReq<23>_REPLICA_339
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y47.AQ     Tcko                  0.381   ftop/ctop/inf/cp/cpReq<27>
                                                       ftop/ctop/inf/cp/cpReq_24
    SLICE_X109Y47.D3     net (fanout=72)       0.503   ftop/ctop/inf/cp/cpReq<24>
    SLICE_X109Y47.D      Tilo                  0.068   ftop/ctop/inf/cp/wci_6_wReset_n
                                                       ftop/ctop/inf/cp/Msub_wn___1__h76499_xor<2>11
    SLICE_X106Y46.D2     net (fanout=50)       0.779   ftop/ctop/inf/cp/wn___1__h76499<2>
    SLICE_X106Y46.D      Tilo                  0.068   ftop/ctop/inf/cp/wci_6_respF$EMPTY_N
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h7573931
    SLICE_X106Y47.CX     net (fanout=37)       0.535   ftop/ctop/inf/cp/_theResult_____1__h75739<2>
    SLICE_X106Y47.BMUX   Tcxb                  0.331   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_4_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_2_f8
    SLICE_X100Y55.B6     net (fanout=10)       0.722   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
    SLICE_X100Y55.B      Tilo                  0.068   ftop/ctop/inf/cp/wci_0_respF$D_OUT<22>
                                                       ftop/ctop/inf/cp/_n13764<34>21
    SLICE_X96Y54.A6      net (fanout=76)       0.516   ftop/ctop/inf/cp/_n13764<34>2
    SLICE_X96Y54.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_7_respF$D_OUT<21>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E5_F_F_T1
    SLICE_X97Y52.B2      net (fanout=13)       0.723   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E5_F_F_T
    SLICE_X97Y52.B       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<8>_REPLICA_52
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead24
    SLICE_X101Y51.B1     net (fanout=1)        0.866   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead24
    SLICE_X101Y51.B      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E1_F_T_F
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X101Y51.A2     net (fanout=1)        0.465   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X101Y51.A      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E1_F_T_F
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead32
    SLICE_X124Y42.B6     net (fanout=21)       1.308   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X124Y42.B      Tilo                  0.068   ftop/ctop/inf/cp/cpRespF/d0h
                                                       ftop/ctop/inf/cp/cpRespF$ENQ
    SLICE_X105Y57.C5     net (fanout=32)       1.452   ftop/ctop/inf/cp/cpRespF$ENQ
    SLICE_X105Y57.C      Tilo                  0.068   ftop/ctop/inf/cp/wci_12_reqF_q_0<53>
                                                       ftop/ctop/inf/cp/cpReq$EN_REPLICA_443
    SLICE_X102Y59.CE     net (fanout=2)        0.505   ftop/ctop/inf/cp/cpReq$EN_REPLICA_443
    SLICE_X102Y59.CLK    Tceck                 0.284   ftop/ctop/inf/cp/cpReq<23>_REPLICA_339
                                                       ftop/ctop/inf/cp/cpReq<23>_REPLICA_339
    -------------------------------------------------  ---------------------------
    Total                                      9.982ns (1.608ns logic, 8.374ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.115ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_24 (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<7>_REPLICA_44 (FF)
  Requirement:          8.000ns
  Data Path Delay:      10.003ns (Levels of Logic = 10)
  Clock Path Skew:      -0.043ns (1.015 - 1.058)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_24 to ftop/ctop/inf/cp/cpReq<7>_REPLICA_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y47.AQ     Tcko                  0.381   ftop/ctop/inf/cp/cpReq<27>
                                                       ftop/ctop/inf/cp/cpReq_24
    SLICE_X109Y47.D3     net (fanout=72)       0.503   ftop/ctop/inf/cp/cpReq<24>
    SLICE_X109Y47.D      Tilo                  0.068   ftop/ctop/inf/cp/wci_6_wReset_n
                                                       ftop/ctop/inf/cp/Msub_wn___1__h76499_xor<2>11
    SLICE_X106Y46.D2     net (fanout=50)       0.779   ftop/ctop/inf/cp/wn___1__h76499<2>
    SLICE_X106Y46.D      Tilo                  0.068   ftop/ctop/inf/cp/wci_6_respF$EMPTY_N
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h7573931
    SLICE_X106Y47.CX     net (fanout=37)       0.535   ftop/ctop/inf/cp/_theResult_____1__h75739<2>
    SLICE_X106Y47.BMUX   Tcxb                  0.331   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_4_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_2_f8
    SLICE_X100Y55.B6     net (fanout=10)       0.722   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
    SLICE_X100Y55.B      Tilo                  0.068   ftop/ctop/inf/cp/wci_0_respF$D_OUT<22>
                                                       ftop/ctop/inf/cp/_n13764<34>21
    SLICE_X96Y54.A6      net (fanout=76)       0.516   ftop/ctop/inf/cp/_n13764<34>2
    SLICE_X96Y54.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_7_respF$D_OUT<21>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E5_F_F_T1
    SLICE_X97Y52.B2      net (fanout=13)       0.723   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E5_F_F_T
    SLICE_X97Y52.B       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<8>_REPLICA_52
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead24
    SLICE_X101Y51.B1     net (fanout=1)        0.866   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead24
    SLICE_X101Y51.B      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E1_F_T_F
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X101Y51.A2     net (fanout=1)        0.465   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X101Y51.A      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E1_F_T_F
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead32
    SLICE_X124Y42.B6     net (fanout=21)       1.308   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X124Y42.B      Tilo                  0.068   ftop/ctop/inf/cp/cpRespF/d0h
                                                       ftop/ctop/inf/cp/cpRespF$ENQ
    SLICE_X107Y55.C6     net (fanout=32)       1.264   ftop/ctop/inf/cp/cpRespF$ENQ
    SLICE_X107Y55.C      Tilo                  0.068   ftop/ctop/inf/cp/wci_0_pageWindow<11>
                                                       ftop/ctop/inf/cp/cpReq$EN_REPLICA_426
    SLICE_X97Y54.CE      net (fanout=2)        0.720   ftop/ctop/inf/cp/cpReq$EN_REPLICA_426
    SLICE_X97Y54.CLK     Tceck                 0.278   ftop/ctop/inf/cp/cpReq<6>_REPLICA_33
                                                       ftop/ctop/inf/cp/cpReq<7>_REPLICA_44
    -------------------------------------------------  ---------------------------
    Total                                     10.003ns (1.602ns logic, 8.401ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_24 (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<7>_REPLICA_44 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.999ns (Levels of Logic = 10)
  Clock Path Skew:      -0.043ns (1.015 - 1.058)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_24 to ftop/ctop/inf/cp/cpReq<7>_REPLICA_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y47.AQ     Tcko                  0.381   ftop/ctop/inf/cp/cpReq<27>
                                                       ftop/ctop/inf/cp/cpReq_24
    SLICE_X109Y47.D3     net (fanout=72)       0.503   ftop/ctop/inf/cp/cpReq<24>
    SLICE_X109Y47.D      Tilo                  0.068   ftop/ctop/inf/cp/wci_6_wReset_n
                                                       ftop/ctop/inf/cp/Msub_wn___1__h76499_xor<2>11
    SLICE_X106Y46.D2     net (fanout=50)       0.779   ftop/ctop/inf/cp/wn___1__h76499<2>
    SLICE_X106Y46.D      Tilo                  0.068   ftop/ctop/inf/cp/wci_6_respF$EMPTY_N
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h7573931
    SLICE_X106Y47.AX     net (fanout=37)       0.537   ftop/ctop/inf/cp/_theResult_____1__h75739<2>
    SLICE_X106Y47.BMUX   Taxb                  0.325   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_3_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_2_f8
    SLICE_X100Y55.B6     net (fanout=10)       0.722   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
    SLICE_X100Y55.B      Tilo                  0.068   ftop/ctop/inf/cp/wci_0_respF$D_OUT<22>
                                                       ftop/ctop/inf/cp/_n13764<34>21
    SLICE_X96Y54.A6      net (fanout=76)       0.516   ftop/ctop/inf/cp/_n13764<34>2
    SLICE_X96Y54.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_7_respF$D_OUT<21>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E5_F_F_T1
    SLICE_X97Y52.B2      net (fanout=13)       0.723   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E5_F_F_T
    SLICE_X97Y52.B       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<8>_REPLICA_52
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead24
    SLICE_X101Y51.B1     net (fanout=1)        0.866   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead24
    SLICE_X101Y51.B      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E1_F_T_F
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X101Y51.A2     net (fanout=1)        0.465   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X101Y51.A      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E1_F_T_F
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead32
    SLICE_X124Y42.B6     net (fanout=21)       1.308   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X124Y42.B      Tilo                  0.068   ftop/ctop/inf/cp/cpRespF/d0h
                                                       ftop/ctop/inf/cp/cpRespF$ENQ
    SLICE_X107Y55.C6     net (fanout=32)       1.264   ftop/ctop/inf/cp/cpRespF$ENQ
    SLICE_X107Y55.C      Tilo                  0.068   ftop/ctop/inf/cp/wci_0_pageWindow<11>
                                                       ftop/ctop/inf/cp/cpReq$EN_REPLICA_426
    SLICE_X97Y54.CE      net (fanout=2)        0.720   ftop/ctop/inf/cp/cpReq$EN_REPLICA_426
    SLICE_X97Y54.CLK     Tceck                 0.278   ftop/ctop/inf/cp/cpReq<6>_REPLICA_33
                                                       ftop/ctop/inf/cp/cpReq<7>_REPLICA_44
    -------------------------------------------------  ---------------------------
    Total                                      9.999ns (1.596ns logic, 8.403ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_24 (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<23>_REPLICA_339 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.978ns (Levels of Logic = 10)
  Clock Path Skew:      -0.064ns (0.994 - 1.058)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_24 to ftop/ctop/inf/cp/cpReq<23>_REPLICA_339
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y47.AQ     Tcko                  0.381   ftop/ctop/inf/cp/cpReq<27>
                                                       ftop/ctop/inf/cp/cpReq_24
    SLICE_X109Y47.D3     net (fanout=72)       0.503   ftop/ctop/inf/cp/cpReq<24>
    SLICE_X109Y47.D      Tilo                  0.068   ftop/ctop/inf/cp/wci_6_wReset_n
                                                       ftop/ctop/inf/cp/Msub_wn___1__h76499_xor<2>11
    SLICE_X106Y46.D2     net (fanout=50)       0.779   ftop/ctop/inf/cp/wn___1__h76499<2>
    SLICE_X106Y46.D      Tilo                  0.068   ftop/ctop/inf/cp/wci_6_respF$EMPTY_N
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h7573931
    SLICE_X106Y47.AX     net (fanout=37)       0.537   ftop/ctop/inf/cp/_theResult_____1__h75739<2>
    SLICE_X106Y47.BMUX   Taxb                  0.325   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_3_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_2_f8
    SLICE_X100Y55.B6     net (fanout=10)       0.722   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
    SLICE_X100Y55.B      Tilo                  0.068   ftop/ctop/inf/cp/wci_0_respF$D_OUT<22>
                                                       ftop/ctop/inf/cp/_n13764<34>21
    SLICE_X96Y54.A6      net (fanout=76)       0.516   ftop/ctop/inf/cp/_n13764<34>2
    SLICE_X96Y54.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_7_respF$D_OUT<21>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E5_F_F_T1
    SLICE_X97Y52.B2      net (fanout=13)       0.723   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E5_F_F_T
    SLICE_X97Y52.B       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<8>_REPLICA_52
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead24
    SLICE_X101Y51.B1     net (fanout=1)        0.866   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead24
    SLICE_X101Y51.B      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E1_F_T_F
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X101Y51.A2     net (fanout=1)        0.465   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X101Y51.A      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E1_F_T_F
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead32
    SLICE_X124Y42.B6     net (fanout=21)       1.308   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X124Y42.B      Tilo                  0.068   ftop/ctop/inf/cp/cpRespF/d0h
                                                       ftop/ctop/inf/cp/cpRespF$ENQ
    SLICE_X105Y57.C5     net (fanout=32)       1.452   ftop/ctop/inf/cp/cpRespF$ENQ
    SLICE_X105Y57.C      Tilo                  0.068   ftop/ctop/inf/cp/wci_12_reqF_q_0<53>
                                                       ftop/ctop/inf/cp/cpReq$EN_REPLICA_443
    SLICE_X102Y59.CE     net (fanout=2)        0.505   ftop/ctop/inf/cp/cpReq$EN_REPLICA_443
    SLICE_X102Y59.CLK    Tceck                 0.284   ftop/ctop/inf/cp/cpReq<23>_REPLICA_339
                                                       ftop/ctop/inf/cp/cpReq<23>_REPLICA_339
    -------------------------------------------------  ---------------------------
    Total                                      9.978ns (1.602ns logic, 8.376ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_24 (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<21>_REPLICA_174 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.993ns (Levels of Logic = 10)
  Clock Path Skew:      -0.047ns (1.011 - 1.058)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_24 to ftop/ctop/inf/cp/cpReq<21>_REPLICA_174
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y47.AQ     Tcko                  0.381   ftop/ctop/inf/cp/cpReq<27>
                                                       ftop/ctop/inf/cp/cpReq_24
    SLICE_X109Y47.D3     net (fanout=72)       0.503   ftop/ctop/inf/cp/cpReq<24>
    SLICE_X109Y47.D      Tilo                  0.068   ftop/ctop/inf/cp/wci_6_wReset_n
                                                       ftop/ctop/inf/cp/Msub_wn___1__h76499_xor<2>11
    SLICE_X106Y46.D2     net (fanout=50)       0.779   ftop/ctop/inf/cp/wn___1__h76499<2>
    SLICE_X106Y46.D      Tilo                  0.068   ftop/ctop/inf/cp/wci_6_respF$EMPTY_N
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h7573931
    SLICE_X106Y47.CX     net (fanout=37)       0.535   ftop/ctop/inf/cp/_theResult_____1__h75739<2>
    SLICE_X106Y47.BMUX   Tcxb                  0.331   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_4_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_2_f8
    SLICE_X101Y52.D5     net (fanout=10)       0.637   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
    SLICE_X101Y52.D      Tilo                  0.068   ftop/ctop/inf/cp/cpReq<37>_REPLICA_374
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E0_F_F_F_F_F_F2
    SLICE_X97Y60.A6      net (fanout=18)       0.814   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E0_F_F_F_F_F_F2
    SLICE_X97Y60.A       Tilo                  0.068   flash_addr_11_OBUF
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E14_F_F_F_F_F_F1
    SLICE_X101Y49.C3     net (fanout=2)        1.004   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E14_F_F_F_F_F_F
    SLICE_X101Y49.C      Tilo                  0.068   ftop/ctop/inf/cp/N466
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead21
    SLICE_X101Y51.B5     net (fanout=1)        0.310   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead21
    SLICE_X101Y51.B      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E1_F_T_F
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X101Y51.A2     net (fanout=1)        0.465   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X101Y51.A      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E1_F_T_F
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead32
    SLICE_X124Y42.B6     net (fanout=21)       1.308   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X124Y42.B      Tilo                  0.068   ftop/ctop/inf/cp/cpRespF/d0h
                                                       ftop/ctop/inf/cp/cpRespF$ENQ
    SLICE_X104Y55.C6     net (fanout=32)       1.399   ftop/ctop/inf/cp/cpRespF$ENQ
    SLICE_X104Y55.C      Tilo                  0.068   ftop/ctop/inf/cp/wci_0_lastConfigAddr<12>
                                                       ftop/ctop/inf/cp/cpReq$EN_REPLICA_439
    SLICE_X98Y56.CE      net (fanout=1)        0.597   ftop/ctop/inf/cp/cpReq$EN_REPLICA_439
    SLICE_X98Y56.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<21>_REPLICA_174
                                                       ftop/ctop/inf/cp/cpReq<21>_REPLICA_174
    -------------------------------------------------  ---------------------------
    Total                                      9.993ns (1.642ns logic, 8.351ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_PCICLK / 2 HIGH 50% PRIORITY 100;
--------------------------------------------------------------------------------
Slack (hold path):      0.001ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_26 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_26_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.075ns (1.219 - 1.144)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_26 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_26_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X153Y172.CQ    Tcko                  0.098   ftop/pciw_p2iS<27>
                                                       ftop/pciw_p2iS_26
    SLICE_X152Y175.CX    net (fanout=1)        0.197   ftop/pciw_p2iS<26>
    SLICE_X152Y175.CLK   Tdh         (-Th)     0.030   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<27>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_26_0
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.068ns logic, 0.197ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.002ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_5 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_5_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.270ns (Levels of Logic = 0)
  Clock Path Skew:      0.079ns (1.227 - 1.148)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_5 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_5_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X153Y167.BQ    Tcko                  0.098   ftop/pciw_p2iS<7>
                                                       ftop/pciw_p2iS_5
    SLICE_X152Y167.BX    net (fanout=1)        0.199   ftop/pciw_p2iS<5>
    SLICE_X152Y167.CLK   Tdh         (-Th)     0.027   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<7>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_5_0
    -------------------------------------------------  ---------------------------
    Total                                      0.270ns (0.071ns logic, 0.199ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.003ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_8 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_8_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.268ns (Levels of Logic = 0)
  Clock Path Skew:      0.076ns (1.224 - 1.148)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_8 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_8_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X154Y167.AQ    Tcko                  0.098   ftop/pciw_p2iS<11>
                                                       ftop/pciw_p2iS_8
    SLICE_X158Y172.AX    net (fanout=1)        0.206   ftop/pciw_p2iS<8>
    SLICE_X158Y172.CLK   Tdh         (-Th)     0.036   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<11>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_8_0
    -------------------------------------------------  ---------------------------
    Total                                      0.268ns (0.062ns logic, 0.206ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.005ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_11 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_11_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.270ns (Levels of Logic = 0)
  Clock Path Skew:      0.076ns (1.224 - 1.148)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_11 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_11_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X154Y167.DQ    Tcko                  0.098   ftop/pciw_p2iS<11>
                                                       ftop/pciw_p2iS_11
    SLICE_X158Y172.DX    net (fanout=1)        0.210   ftop/pciw_p2iS<11>
    SLICE_X158Y172.CLK   Tdh         (-Th)     0.038   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<11>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_11_0
    -------------------------------------------------  ---------------------------
    Total                                      0.270ns (0.060ns logic, 0.210ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.008ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_30 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_30_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.269ns (Levels of Logic = 0)
  Clock Path Skew:      0.072ns (1.218 - 1.146)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_30 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_30_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X153Y170.CQ    Tcko                  0.098   ftop/pciw_p2iS<31>
                                                       ftop/pciw_p2iS_30
    SLICE_X152Y176.CX    net (fanout=1)        0.201   ftop/pciw_p2iS<30>
    SLICE_X152Y176.CLK   Tdh         (-Th)     0.030   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<31>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_30_0
    -------------------------------------------------  ---------------------------
    Total                                      0.269ns (0.068ns logic, 0.201ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.010ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_10 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_10_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.275ns (Levels of Logic = 0)
  Clock Path Skew:      0.076ns (1.224 - 1.148)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_10 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_10_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X154Y167.CQ    Tcko                  0.098   ftop/pciw_p2iS<11>
                                                       ftop/pciw_p2iS_10
    SLICE_X158Y172.CX    net (fanout=1)        0.207   ftop/pciw_p2iS<10>
    SLICE_X158Y172.CLK   Tdh         (-Th)     0.030   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<11>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_10_0
    -------------------------------------------------  ---------------------------
    Total                                      0.275ns (0.068ns logic, 0.207ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.012ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_32 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_32_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.272ns (Levels of Logic = 0)
  Clock Path Skew:      0.071ns (1.213 - 1.142)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_32 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_32_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y168.AQ    Tcko                  0.098   ftop/pciw_p2iS<35>
                                                       ftop/pciw_p2iS_32
    SLICE_X136Y167.AX    net (fanout=1)        0.210   ftop/pciw_p2iS<32>
    SLICE_X136Y167.CLK   Tdh         (-Th)     0.036   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<35>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_32_0
    -------------------------------------------------  ---------------------------
    Total                                      0.272ns (0.062ns logic, 0.210ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.016ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_9 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_9_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.281ns (Levels of Logic = 0)
  Clock Path Skew:      0.076ns (1.224 - 1.148)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_9 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_9_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X154Y167.BQ    Tcko                  0.098   ftop/pciw_p2iS<11>
                                                       ftop/pciw_p2iS_9
    SLICE_X158Y172.BX    net (fanout=1)        0.210   ftop/pciw_p2iS<9>
    SLICE_X158Y172.CLK   Tdh         (-Th)     0.027   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<11>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_9_0
    -------------------------------------------------  ---------------------------
    Total                                      0.281ns (0.071ns logic, 0.210ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.017ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_47 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_47_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.279ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (1.222 - 1.149)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_47 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_47_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X158Y166.DQ    Tcko                  0.115   ftop/pciw_p2iS<47>
                                                       ftop/pciw_p2iS_47
    SLICE_X158Y173.DX    net (fanout=1)        0.202   ftop/pciw_p2iS<47>
    SLICE_X158Y173.CLK   Tdh         (-Th)     0.038   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<47>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_47_0
    -------------------------------------------------  ---------------------------
    Total                                      0.279ns (0.077ns logic, 0.202ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.017ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/app/appW4/wmi_reqF_q_1_19 (FF)
  Destination:          ftop/ctop/app/appW4/wmi_reqF_q_0_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.125ns (Levels of Logic = 1)
  Clock Path Skew:      0.108ns (0.797 - 0.689)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/app/appW4/wmi_reqF_q_1_19 to ftop/ctop/app/appW4/wmi_reqF_q_0_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y159.CQ     Tcko                  0.098   ftop/ctop/app/appW4/wmi_reqF_q_1<20>
                                                       ftop/ctop/app/appW4/wmi_reqF_q_1_19
    SLICE_X99Y160.D6     net (fanout=1)        0.084   ftop/ctop/app/appW4/wmi_reqF_q_1<19>
    SLICE_X99Y160.CLK    Tah         (-Th)     0.057   ftop/ctop/app/appW4/wmi_reqF_q_0<19>
                                                       ftop/ctop/app/appW4/wmi_reqF_q_0$D_IN<19>
                                                       ftop/ctop/app/appW4/wmi_reqF_q_0_19
    -------------------------------------------------  ---------------------------
    Total                                      0.125ns (0.041ns logic, 0.084ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.018ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_34 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_34_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.278ns (Levels of Logic = 0)
  Clock Path Skew:      0.071ns (1.213 - 1.142)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_34 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_34_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y168.CQ    Tcko                  0.098   ftop/pciw_p2iS<35>
                                                       ftop/pciw_p2iS_34
    SLICE_X136Y167.CX    net (fanout=1)        0.210   ftop/pciw_p2iS<34>
    SLICE_X136Y167.CLK   Tdh         (-Th)     0.030   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<35>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_34_0
    -------------------------------------------------  ---------------------------
    Total                                      0.278ns (0.068ns logic, 0.210ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.019ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_80 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_80_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.282ns (Levels of Logic = 0)
  Clock Path Skew:      0.074ns (1.222 - 1.148)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_80 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_80_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X153Y165.AQ    Tcko                  0.098   ftop/pciw_p2iS<83>
                                                       ftop/pciw_p2iS_80
    SLICE_X144Y165.AX    net (fanout=1)        0.220   ftop/pciw_p2iS<80>
    SLICE_X144Y165.CLK   Tdh         (-Th)     0.036   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<83>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_80_0
    -------------------------------------------------  ---------------------------
    Total                                      0.282ns (0.062ns logic, 0.220ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.020ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pAF_head_wrapped (FF)
  Destination:          ftop/pciw_i2pAF_tail_wrapped (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.282ns (Levels of Logic = 1)
  Clock Path Skew:      0.073ns (1.167 - 1.094)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pAF_head_wrapped to ftop/pciw_i2pAF_tail_wrapped
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X149Y120.CQ    Tcko                  0.098   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/pciw_i2pAF_head_wrapped
    SLICE_X147Y121.A6    net (fanout=7)        0.239   ftop/pciw_i2pAF_head_wrapped
    SLICE_X147Y121.CLK   Tah         (-Th)     0.055   ftop/pciw_i2pAF_tail_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_i2pAF_enq_update_tail11
                                                       ftop/pciw_i2pAF_tail_wrapped
    -------------------------------------------------  ---------------------------
    Total                                      0.282ns (0.043ns logic, 0.239ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.022ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_39 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_39_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.286ns (Levels of Logic = 0)
  Clock Path Skew:      0.075ns (1.220 - 1.145)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_39 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_39_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X151Y170.DQ    Tcko                  0.098   ftop/pciw_p2iS<39>
                                                       ftop/pciw_p2iS_39
    SLICE_X146Y170.DX    net (fanout=1)        0.226   ftop/pciw_p2iS<39>
    SLICE_X146Y170.CLK   Tdh         (-Th)     0.038   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<39>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_39_0
    -------------------------------------------------  ---------------------------
    Total                                      0.286ns (0.060ns logic, 0.226ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.022ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_36 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_36_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.286ns (Levels of Logic = 0)
  Clock Path Skew:      0.075ns (1.220 - 1.145)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_36 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_36_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X151Y170.AQ    Tcko                  0.098   ftop/pciw_p2iS<39>
                                                       ftop/pciw_p2iS_36
    SLICE_X146Y170.AX    net (fanout=1)        0.224   ftop/pciw_p2iS<36>
    SLICE_X146Y170.CLK   Tdh         (-Th)     0.036   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<39>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_36_0
    -------------------------------------------------  ---------------------------
    Total                                      0.286ns (0.062ns logic, 0.224ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_19 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_19_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.285ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (1.221 - 1.148)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_19 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_19_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X153Y166.DQ    Tcko                  0.098   ftop/pciw_p2iS<19>
                                                       ftop/pciw_p2iS_19
    SLICE_X144Y167.DX    net (fanout=1)        0.225   ftop/pciw_p2iS<19>
    SLICE_X144Y167.CLK   Tdh         (-Th)     0.038   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<19>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_19_0
    -------------------------------------------------  ---------------------------
    Total                                      0.285ns (0.060ns logic, 0.225ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.025ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iAF_tail_wrapped (FF)
  Destination:          ftop/pciw_p2iAF_head_wrapped (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.287ns (Levels of Logic = 1)
  Clock Path Skew:      0.073ns (1.167 - 1.094)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iAF_tail_wrapped to ftop/pciw_p2iAF_head_wrapped
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X150Y155.AQ    Tcko                  0.098   ftop/pciw_p2iAF_tail_wrapped
                                                       ftop/pciw_p2iAF_tail_wrapped
    SLICE_X147Y158.A5    net (fanout=7)        0.244   ftop/pciw_p2iAF_tail_wrapped
    SLICE_X147Y158.CLK   Tah         (-Th)     0.055   ftop/pciw_p2iAF_head_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_p2iAF_deq_update_head11
                                                       ftop/pciw_p2iAF_head_wrapped
    -------------------------------------------------  ---------------------------
    Total                                      0.287ns (0.043ns logic, 0.244ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.026ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_82 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_82_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.289ns (Levels of Logic = 0)
  Clock Path Skew:      0.074ns (1.222 - 1.148)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_82 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_82_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X153Y165.CQ    Tcko                  0.098   ftop/pciw_p2iS<83>
                                                       ftop/pciw_p2iS_82
    SLICE_X144Y165.CX    net (fanout=1)        0.221   ftop/pciw_p2iS<82>
    SLICE_X144Y165.CLK   Tdh         (-Th)     0.030   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<83>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_82_0
    -------------------------------------------------  ---------------------------
    Total                                      0.289ns (0.068ns logic, 0.221ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.027ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_46 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_46_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.289ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (1.222 - 1.149)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_46 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_46_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X158Y166.CQ    Tcko                  0.115   ftop/pciw_p2iS<47>
                                                       ftop/pciw_p2iS_46
    SLICE_X158Y173.CX    net (fanout=1)        0.204   ftop/pciw_p2iS<46>
    SLICE_X158Y173.CLK   Tdh         (-Th)     0.030   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<47>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_46_0
    -------------------------------------------------  ---------------------------
    Total                                      0.289ns (0.085ns logic, 0.204ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.028ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/dp0/bram_0_serverAdapterA_outDataCore/tail_0_0 (FF)
  Destination:          ftop/ctop/inf/dp0/bram_0_serverAdapterA_outDataCore/Mram_arr2_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.063ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.497 - 0.462)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/dp0/bram_0_serverAdapterA_outDataCore/tail_0_0 to ftop/ctop/inf/dp0/bram_0_serverAdapterA_outDataCore/Mram_arr2_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y148.AQ      Tcko                  0.098   ftop/ctop/inf/dp0/bram_0_serverAdapterA_outDataCore/tail_0_0
                                                       ftop/ctop/inf/dp0/bram_0_serverAdapterA_outDataCore/tail_0_0
    SLICE_X4Y147.D1      net (fanout=10)       0.244   ftop/ctop/inf/dp0/bram_0_serverAdapterA_outDataCore/tail_0_0
    SLICE_X4Y147.CLK     Tah         (-Th)     0.279   ftop/ctop/inf/dp0/bram_0_serverAdapterA_outDataCore/_n0101<11>
                                                       ftop/ctop/inf/dp0/bram_0_serverAdapterA_outDataCore/Mram_arr2_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.063ns (-0.181ns logic, 0.244ns route)
                                                       (-287.3% logic, 387.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_PCICLK / 2 HIGH 50% PRIORITY 100;
--------------------------------------------------------------------------------
Slack: 0.308ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 7.692ns (130.005MHz) (Tgtxper_DCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/DCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/DCLK
  Location pin: GTXE1_X0Y15.DCLK
  Clock network: ftop/p125clk
--------------------------------------------------------------------------------
Slack: 0.308ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 7.692ns (130.005MHz) (Tgtxper_DCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/DCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/DCLK
  Location pin: GTXE1_X0Y14.DCLK
  Clock network: ftop/p125clk
--------------------------------------------------------------------------------
Slack: 0.308ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 7.692ns (130.005MHz) (Tgtxper_DCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/DCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/DCLK
  Location pin: GTXE1_X0Y13.DCLK
  Clock network: ftop/p125clk
--------------------------------------------------------------------------------
Slack: 0.308ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 7.692ns (130.005MHz) (Tgtxper_DCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/DCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/DCLK
  Location pin: GTXE1_X0Y12.DCLK
  Clock network: ftop/p125clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y15.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y15.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y15.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y15.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y14.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y14.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y14.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y14.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y13.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y13.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y13.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y13.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y12.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y12.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y12.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y12.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_250 = PERIOD TIMEGRP "CLK_250" TS_PCICLK HIGH 50% 
PRIORITY 1;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 19297 paths analyzed, 6214 endpoints analyzed, 8 failing endpoints
 8 timing errors detected. (8 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.033ns.
--------------------------------------------------------------------------------
Slack (setup path):     -0.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_sInReset_isInReset (FF)
  Destination:          ftop/pciw_fP2I/Mram_arr10_RAMA (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.908ns (Levels of Logic = 3)
  Clock Path Skew:      -0.062ns (0.985 - 1.047)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_sInReset_isInReset to ftop/pciw_fP2I/Mram_arr10_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X150Y125.AQ    Tcko                  0.337   ftop/pciw_p2iAF_sInReset_isInReset
                                                       ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X150Y158.D6    net (fanout=10)       1.497   ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X150Y158.D     Tilo                  0.068   ftop/MUX_pciw_p2iS$write_1__SEL_11
                                                       ftop/MUX_pciw_p2iS$write_1__SEL_111
    SLICE_X150Y158.C6    net (fanout=150)      0.132   ftop/MUX_pciw_p2iS$write_1__SEL_11
    SLICE_X150Y158.C     Tilo                  0.068   ftop/MUX_pciw_p2iS$write_1__SEL_11
                                                       ftop/pciw_fP2I$DEQ1
    SLICE_X151Y153.A6    net (fanout=89)       0.672   ftop/pciw_fP2I$DEQ
    SLICE_X151Y153.A     Tilo                  0.068   ftop/pciw_fP2I/_n0153_inv_REPLICA_387
                                                       ftop/pciw_fP2I/Mmux_BUS_000311
    SLICE_X158Y153.CE    net (fanout=13)       0.658   ftop/pciw_fP2I/BUS_0003
    SLICE_X158Y153.CLK   Tceck                 0.408   ftop/pciw_fP2I/_n0117<59>
                                                       ftop/pciw_fP2I/Mram_arr10_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      3.908ns (0.949ns logic, 2.959ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_sInReset_isInReset (FF)
  Destination:          ftop/pciw_fP2I/Mram_arr10_RAMD (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.908ns (Levels of Logic = 3)
  Clock Path Skew:      -0.062ns (0.985 - 1.047)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_sInReset_isInReset to ftop/pciw_fP2I/Mram_arr10_RAMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X150Y125.AQ    Tcko                  0.337   ftop/pciw_p2iAF_sInReset_isInReset
                                                       ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X150Y158.D6    net (fanout=10)       1.497   ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X150Y158.D     Tilo                  0.068   ftop/MUX_pciw_p2iS$write_1__SEL_11
                                                       ftop/MUX_pciw_p2iS$write_1__SEL_111
    SLICE_X150Y158.C6    net (fanout=150)      0.132   ftop/MUX_pciw_p2iS$write_1__SEL_11
    SLICE_X150Y158.C     Tilo                  0.068   ftop/MUX_pciw_p2iS$write_1__SEL_11
                                                       ftop/pciw_fP2I$DEQ1
    SLICE_X151Y153.A6    net (fanout=89)       0.672   ftop/pciw_fP2I$DEQ
    SLICE_X151Y153.A     Tilo                  0.068   ftop/pciw_fP2I/_n0153_inv_REPLICA_387
                                                       ftop/pciw_fP2I/Mmux_BUS_000311
    SLICE_X158Y153.CE    net (fanout=13)       0.658   ftop/pciw_fP2I/BUS_0003
    SLICE_X158Y153.CLK   Tceck                 0.408   ftop/pciw_fP2I/_n0117<59>
                                                       ftop/pciw_fP2I/Mram_arr10_RAMD
    -------------------------------------------------  ---------------------------
    Total                                      3.908ns (0.949ns logic, 2.959ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_sInReset_isInReset (FF)
  Destination:          ftop/pciw_fP2I/Mram_arr10_RAMC_D1 (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.908ns (Levels of Logic = 3)
  Clock Path Skew:      -0.062ns (0.985 - 1.047)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_sInReset_isInReset to ftop/pciw_fP2I/Mram_arr10_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X150Y125.AQ    Tcko                  0.337   ftop/pciw_p2iAF_sInReset_isInReset
                                                       ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X150Y158.D6    net (fanout=10)       1.497   ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X150Y158.D     Tilo                  0.068   ftop/MUX_pciw_p2iS$write_1__SEL_11
                                                       ftop/MUX_pciw_p2iS$write_1__SEL_111
    SLICE_X150Y158.C6    net (fanout=150)      0.132   ftop/MUX_pciw_p2iS$write_1__SEL_11
    SLICE_X150Y158.C     Tilo                  0.068   ftop/MUX_pciw_p2iS$write_1__SEL_11
                                                       ftop/pciw_fP2I$DEQ1
    SLICE_X151Y153.A6    net (fanout=89)       0.672   ftop/pciw_fP2I$DEQ
    SLICE_X151Y153.A     Tilo                  0.068   ftop/pciw_fP2I/_n0153_inv_REPLICA_387
                                                       ftop/pciw_fP2I/Mmux_BUS_000311
    SLICE_X158Y153.CE    net (fanout=13)       0.658   ftop/pciw_fP2I/BUS_0003
    SLICE_X158Y153.CLK   Tceck                 0.408   ftop/pciw_fP2I/_n0117<59>
                                                       ftop/pciw_fP2I/Mram_arr10_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      3.908ns (0.949ns logic, 2.959ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_sInReset_isInReset (FF)
  Destination:          ftop/pciw_fP2I/Mram_arr10_RAMC (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.908ns (Levels of Logic = 3)
  Clock Path Skew:      -0.062ns (0.985 - 1.047)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_sInReset_isInReset to ftop/pciw_fP2I/Mram_arr10_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X150Y125.AQ    Tcko                  0.337   ftop/pciw_p2iAF_sInReset_isInReset
                                                       ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X150Y158.D6    net (fanout=10)       1.497   ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X150Y158.D     Tilo                  0.068   ftop/MUX_pciw_p2iS$write_1__SEL_11
                                                       ftop/MUX_pciw_p2iS$write_1__SEL_111
    SLICE_X150Y158.C6    net (fanout=150)      0.132   ftop/MUX_pciw_p2iS$write_1__SEL_11
    SLICE_X150Y158.C     Tilo                  0.068   ftop/MUX_pciw_p2iS$write_1__SEL_11
                                                       ftop/pciw_fP2I$DEQ1
    SLICE_X151Y153.A6    net (fanout=89)       0.672   ftop/pciw_fP2I$DEQ
    SLICE_X151Y153.A     Tilo                  0.068   ftop/pciw_fP2I/_n0153_inv_REPLICA_387
                                                       ftop/pciw_fP2I/Mmux_BUS_000311
    SLICE_X158Y153.CE    net (fanout=13)       0.658   ftop/pciw_fP2I/BUS_0003
    SLICE_X158Y153.CLK   Tceck                 0.408   ftop/pciw_fP2I/_n0117<59>
                                                       ftop/pciw_fP2I/Mram_arr10_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      3.908ns (0.949ns logic, 2.959ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_sInReset_isInReset (FF)
  Destination:          ftop/pciw_fP2I/Mram_arr10_RAMD_D1 (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.908ns (Levels of Logic = 3)
  Clock Path Skew:      -0.062ns (0.985 - 1.047)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_sInReset_isInReset to ftop/pciw_fP2I/Mram_arr10_RAMD_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X150Y125.AQ    Tcko                  0.337   ftop/pciw_p2iAF_sInReset_isInReset
                                                       ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X150Y158.D6    net (fanout=10)       1.497   ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X150Y158.D     Tilo                  0.068   ftop/MUX_pciw_p2iS$write_1__SEL_11
                                                       ftop/MUX_pciw_p2iS$write_1__SEL_111
    SLICE_X150Y158.C6    net (fanout=150)      0.132   ftop/MUX_pciw_p2iS$write_1__SEL_11
    SLICE_X150Y158.C     Tilo                  0.068   ftop/MUX_pciw_p2iS$write_1__SEL_11
                                                       ftop/pciw_fP2I$DEQ1
    SLICE_X151Y153.A6    net (fanout=89)       0.672   ftop/pciw_fP2I$DEQ
    SLICE_X151Y153.A     Tilo                  0.068   ftop/pciw_fP2I/_n0153_inv_REPLICA_387
                                                       ftop/pciw_fP2I/Mmux_BUS_000311
    SLICE_X158Y153.CE    net (fanout=13)       0.658   ftop/pciw_fP2I/BUS_0003
    SLICE_X158Y153.CLK   Tceck                 0.408   ftop/pciw_fP2I/_n0117<59>
                                                       ftop/pciw_fP2I/Mram_arr10_RAMD_D1
    -------------------------------------------------  ---------------------------
    Total                                      3.908ns (0.949ns logic, 2.959ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_sInReset_isInReset (FF)
  Destination:          ftop/pciw_fP2I/Mram_arr10_RAMB (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.908ns (Levels of Logic = 3)
  Clock Path Skew:      -0.062ns (0.985 - 1.047)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_sInReset_isInReset to ftop/pciw_fP2I/Mram_arr10_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X150Y125.AQ    Tcko                  0.337   ftop/pciw_p2iAF_sInReset_isInReset
                                                       ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X150Y158.D6    net (fanout=10)       1.497   ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X150Y158.D     Tilo                  0.068   ftop/MUX_pciw_p2iS$write_1__SEL_11
                                                       ftop/MUX_pciw_p2iS$write_1__SEL_111
    SLICE_X150Y158.C6    net (fanout=150)      0.132   ftop/MUX_pciw_p2iS$write_1__SEL_11
    SLICE_X150Y158.C     Tilo                  0.068   ftop/MUX_pciw_p2iS$write_1__SEL_11
                                                       ftop/pciw_fP2I$DEQ1
    SLICE_X151Y153.A6    net (fanout=89)       0.672   ftop/pciw_fP2I$DEQ
    SLICE_X151Y153.A     Tilo                  0.068   ftop/pciw_fP2I/_n0153_inv_REPLICA_387
                                                       ftop/pciw_fP2I/Mmux_BUS_000311
    SLICE_X158Y153.CE    net (fanout=13)       0.658   ftop/pciw_fP2I/BUS_0003
    SLICE_X158Y153.CLK   Tceck                 0.408   ftop/pciw_fP2I/_n0117<59>
                                                       ftop/pciw_fP2I/Mram_arr10_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      3.908ns (0.949ns logic, 2.959ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_sInReset_isInReset (FF)
  Destination:          ftop/pciw_fP2I/Mram_arr10_RAMA_D1 (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.908ns (Levels of Logic = 3)
  Clock Path Skew:      -0.062ns (0.985 - 1.047)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_sInReset_isInReset to ftop/pciw_fP2I/Mram_arr10_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X150Y125.AQ    Tcko                  0.337   ftop/pciw_p2iAF_sInReset_isInReset
                                                       ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X150Y158.D6    net (fanout=10)       1.497   ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X150Y158.D     Tilo                  0.068   ftop/MUX_pciw_p2iS$write_1__SEL_11
                                                       ftop/MUX_pciw_p2iS$write_1__SEL_111
    SLICE_X150Y158.C6    net (fanout=150)      0.132   ftop/MUX_pciw_p2iS$write_1__SEL_11
    SLICE_X150Y158.C     Tilo                  0.068   ftop/MUX_pciw_p2iS$write_1__SEL_11
                                                       ftop/pciw_fP2I$DEQ1
    SLICE_X151Y153.A6    net (fanout=89)       0.672   ftop/pciw_fP2I$DEQ
    SLICE_X151Y153.A     Tilo                  0.068   ftop/pciw_fP2I/_n0153_inv_REPLICA_387
                                                       ftop/pciw_fP2I/Mmux_BUS_000311
    SLICE_X158Y153.CE    net (fanout=13)       0.658   ftop/pciw_fP2I/BUS_0003
    SLICE_X158Y153.CLK   Tceck                 0.408   ftop/pciw_fP2I/_n0117<59>
                                                       ftop/pciw_fP2I/Mram_arr10_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      3.908ns (0.949ns logic, 2.959ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_sInReset_isInReset (FF)
  Destination:          ftop/pciw_fP2I/Mram_arr10_RAMB_D1 (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.908ns (Levels of Logic = 3)
  Clock Path Skew:      -0.062ns (0.985 - 1.047)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_sInReset_isInReset to ftop/pciw_fP2I/Mram_arr10_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X150Y125.AQ    Tcko                  0.337   ftop/pciw_p2iAF_sInReset_isInReset
                                                       ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X150Y158.D6    net (fanout=10)       1.497   ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X150Y158.D     Tilo                  0.068   ftop/MUX_pciw_p2iS$write_1__SEL_11
                                                       ftop/MUX_pciw_p2iS$write_1__SEL_111
    SLICE_X150Y158.C6    net (fanout=150)      0.132   ftop/MUX_pciw_p2iS$write_1__SEL_11
    SLICE_X150Y158.C     Tilo                  0.068   ftop/MUX_pciw_p2iS$write_1__SEL_11
                                                       ftop/pciw_fP2I$DEQ1
    SLICE_X151Y153.A6    net (fanout=89)       0.672   ftop/pciw_fP2I$DEQ
    SLICE_X151Y153.A     Tilo                  0.068   ftop/pciw_fP2I/_n0153_inv_REPLICA_387
                                                       ftop/pciw_fP2I/Mmux_BUS_000311
    SLICE_X158Y153.CE    net (fanout=13)       0.658   ftop/pciw_fP2I/BUS_0003
    SLICE_X158Y153.CLK   Tceck                 0.408   ftop/pciw_fP2I/_n0117<59>
                                                       ftop/pciw_fP2I/Mram_arr10_RAMB_D1
    -------------------------------------------------  ---------------------------
    Total                                      3.908ns (0.949ns logic, 2.959ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_preEdge/FRDSE_inst (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_81 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.829ns (Levels of Logic = 2)
  Clock Path Skew:      -0.089ns (1.494 - 1.583)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_preEdge/FRDSE_inst to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_81
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X150Y133.DQ    Tcko                  0.337   ftop/pciw_preEdge$CLK_VAL
                                                       ftop/pciw_preEdge/FRDSE_inst
    SLICE_X149Y120.C1    net (fanout=7)        1.174   ftop/pciw_preEdge$CLK_VAL
    SLICE_X149Y120.C     Tilo                  0.068   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_i2pAF_deq_update_head1
    SLICE_X149Y107.A4    net (fanout=75)       1.091   ftop/MUX_pciw_Prelude_inst_changeSpecialWires_2_rg$write_1__SEL_11
    SLICE_X149Y107.A     Tilo                  0.068   ftop/pciw_i2pS<83>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN1
    SLICE_X149Y112.CE    net (fanout=19)       0.773   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN
    SLICE_X149Y112.CLK   Tceck                 0.318   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<81>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_81
    -------------------------------------------------  ---------------------------
    Total                                      3.829ns (0.791ns logic, 3.038ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_preEdge/FRDSE_inst (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_79 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.829ns (Levels of Logic = 2)
  Clock Path Skew:      -0.089ns (1.494 - 1.583)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_preEdge/FRDSE_inst to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_79
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X150Y133.DQ    Tcko                  0.337   ftop/pciw_preEdge$CLK_VAL
                                                       ftop/pciw_preEdge/FRDSE_inst
    SLICE_X149Y120.C1    net (fanout=7)        1.174   ftop/pciw_preEdge$CLK_VAL
    SLICE_X149Y120.C     Tilo                  0.068   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_i2pAF_deq_update_head1
    SLICE_X149Y107.A4    net (fanout=75)       1.091   ftop/MUX_pciw_Prelude_inst_changeSpecialWires_2_rg$write_1__SEL_11
    SLICE_X149Y107.A     Tilo                  0.068   ftop/pciw_i2pS<83>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN1
    SLICE_X149Y112.CE    net (fanout=19)       0.773   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN
    SLICE_X149Y112.CLK   Tceck                 0.318   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<81>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_79
    -------------------------------------------------  ---------------------------
    Total                                      3.829ns (0.791ns logic, 3.038ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_sInReset_isInReset (FF)
  Destination:          ftop/pciw_fP2I/Mram_arr1_RAMA (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.819ns (Levels of Logic = 3)
  Clock Path Skew:      -0.069ns (0.978 - 1.047)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_sInReset_isInReset to ftop/pciw_fP2I/Mram_arr1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X150Y125.AQ    Tcko                  0.337   ftop/pciw_p2iAF_sInReset_isInReset
                                                       ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X150Y158.D6    net (fanout=10)       1.497   ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X150Y158.D     Tilo                  0.068   ftop/MUX_pciw_p2iS$write_1__SEL_11
                                                       ftop/MUX_pciw_p2iS$write_1__SEL_111
    SLICE_X150Y158.C6    net (fanout=150)      0.132   ftop/MUX_pciw_p2iS$write_1__SEL_11
    SLICE_X150Y158.C     Tilo                  0.068   ftop/MUX_pciw_p2iS$write_1__SEL_11
                                                       ftop/pciw_fP2I$DEQ1
    SLICE_X151Y153.A6    net (fanout=89)       0.672   ftop/pciw_fP2I$DEQ
    SLICE_X151Y153.A     Tilo                  0.068   ftop/pciw_fP2I/_n0153_inv_REPLICA_387
                                                       ftop/pciw_fP2I/Mmux_BUS_000311
    SLICE_X152Y147.CE    net (fanout=13)       0.569   ftop/pciw_fP2I/BUS_0003
    SLICE_X152Y147.CLK   Tceck                 0.408   ftop/pciw_fP2I/_n0117<5>
                                                       ftop/pciw_fP2I/Mram_arr1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      3.819ns (0.949ns logic, 2.870ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_sInReset_isInReset (FF)
  Destination:          ftop/pciw_fP2I/Mram_arr1_RAMD (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.819ns (Levels of Logic = 3)
  Clock Path Skew:      -0.069ns (0.978 - 1.047)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_sInReset_isInReset to ftop/pciw_fP2I/Mram_arr1_RAMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X150Y125.AQ    Tcko                  0.337   ftop/pciw_p2iAF_sInReset_isInReset
                                                       ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X150Y158.D6    net (fanout=10)       1.497   ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X150Y158.D     Tilo                  0.068   ftop/MUX_pciw_p2iS$write_1__SEL_11
                                                       ftop/MUX_pciw_p2iS$write_1__SEL_111
    SLICE_X150Y158.C6    net (fanout=150)      0.132   ftop/MUX_pciw_p2iS$write_1__SEL_11
    SLICE_X150Y158.C     Tilo                  0.068   ftop/MUX_pciw_p2iS$write_1__SEL_11
                                                       ftop/pciw_fP2I$DEQ1
    SLICE_X151Y153.A6    net (fanout=89)       0.672   ftop/pciw_fP2I$DEQ
    SLICE_X151Y153.A     Tilo                  0.068   ftop/pciw_fP2I/_n0153_inv_REPLICA_387
                                                       ftop/pciw_fP2I/Mmux_BUS_000311
    SLICE_X152Y147.CE    net (fanout=13)       0.569   ftop/pciw_fP2I/BUS_0003
    SLICE_X152Y147.CLK   Tceck                 0.408   ftop/pciw_fP2I/_n0117<5>
                                                       ftop/pciw_fP2I/Mram_arr1_RAMD
    -------------------------------------------------  ---------------------------
    Total                                      3.819ns (0.949ns logic, 2.870ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_sInReset_isInReset (FF)
  Destination:          ftop/pciw_fP2I/Mram_arr1_RAMC_D1 (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.819ns (Levels of Logic = 3)
  Clock Path Skew:      -0.069ns (0.978 - 1.047)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_sInReset_isInReset to ftop/pciw_fP2I/Mram_arr1_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X150Y125.AQ    Tcko                  0.337   ftop/pciw_p2iAF_sInReset_isInReset
                                                       ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X150Y158.D6    net (fanout=10)       1.497   ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X150Y158.D     Tilo                  0.068   ftop/MUX_pciw_p2iS$write_1__SEL_11
                                                       ftop/MUX_pciw_p2iS$write_1__SEL_111
    SLICE_X150Y158.C6    net (fanout=150)      0.132   ftop/MUX_pciw_p2iS$write_1__SEL_11
    SLICE_X150Y158.C     Tilo                  0.068   ftop/MUX_pciw_p2iS$write_1__SEL_11
                                                       ftop/pciw_fP2I$DEQ1
    SLICE_X151Y153.A6    net (fanout=89)       0.672   ftop/pciw_fP2I$DEQ
    SLICE_X151Y153.A     Tilo                  0.068   ftop/pciw_fP2I/_n0153_inv_REPLICA_387
                                                       ftop/pciw_fP2I/Mmux_BUS_000311
    SLICE_X152Y147.CE    net (fanout=13)       0.569   ftop/pciw_fP2I/BUS_0003
    SLICE_X152Y147.CLK   Tceck                 0.408   ftop/pciw_fP2I/_n0117<5>
                                                       ftop/pciw_fP2I/Mram_arr1_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      3.819ns (0.949ns logic, 2.870ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_sInReset_isInReset (FF)
  Destination:          ftop/pciw_fP2I/Mram_arr1_RAMC (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.819ns (Levels of Logic = 3)
  Clock Path Skew:      -0.069ns (0.978 - 1.047)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_sInReset_isInReset to ftop/pciw_fP2I/Mram_arr1_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X150Y125.AQ    Tcko                  0.337   ftop/pciw_p2iAF_sInReset_isInReset
                                                       ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X150Y158.D6    net (fanout=10)       1.497   ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X150Y158.D     Tilo                  0.068   ftop/MUX_pciw_p2iS$write_1__SEL_11
                                                       ftop/MUX_pciw_p2iS$write_1__SEL_111
    SLICE_X150Y158.C6    net (fanout=150)      0.132   ftop/MUX_pciw_p2iS$write_1__SEL_11
    SLICE_X150Y158.C     Tilo                  0.068   ftop/MUX_pciw_p2iS$write_1__SEL_11
                                                       ftop/pciw_fP2I$DEQ1
    SLICE_X151Y153.A6    net (fanout=89)       0.672   ftop/pciw_fP2I$DEQ
    SLICE_X151Y153.A     Tilo                  0.068   ftop/pciw_fP2I/_n0153_inv_REPLICA_387
                                                       ftop/pciw_fP2I/Mmux_BUS_000311
    SLICE_X152Y147.CE    net (fanout=13)       0.569   ftop/pciw_fP2I/BUS_0003
    SLICE_X152Y147.CLK   Tceck                 0.408   ftop/pciw_fP2I/_n0117<5>
                                                       ftop/pciw_fP2I/Mram_arr1_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      3.819ns (0.949ns logic, 2.870ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_sInReset_isInReset (FF)
  Destination:          ftop/pciw_fP2I/Mram_arr1_RAMD_D1 (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.819ns (Levels of Logic = 3)
  Clock Path Skew:      -0.069ns (0.978 - 1.047)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_sInReset_isInReset to ftop/pciw_fP2I/Mram_arr1_RAMD_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X150Y125.AQ    Tcko                  0.337   ftop/pciw_p2iAF_sInReset_isInReset
                                                       ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X150Y158.D6    net (fanout=10)       1.497   ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X150Y158.D     Tilo                  0.068   ftop/MUX_pciw_p2iS$write_1__SEL_11
                                                       ftop/MUX_pciw_p2iS$write_1__SEL_111
    SLICE_X150Y158.C6    net (fanout=150)      0.132   ftop/MUX_pciw_p2iS$write_1__SEL_11
    SLICE_X150Y158.C     Tilo                  0.068   ftop/MUX_pciw_p2iS$write_1__SEL_11
                                                       ftop/pciw_fP2I$DEQ1
    SLICE_X151Y153.A6    net (fanout=89)       0.672   ftop/pciw_fP2I$DEQ
    SLICE_X151Y153.A     Tilo                  0.068   ftop/pciw_fP2I/_n0153_inv_REPLICA_387
                                                       ftop/pciw_fP2I/Mmux_BUS_000311
    SLICE_X152Y147.CE    net (fanout=13)       0.569   ftop/pciw_fP2I/BUS_0003
    SLICE_X152Y147.CLK   Tceck                 0.408   ftop/pciw_fP2I/_n0117<5>
                                                       ftop/pciw_fP2I/Mram_arr1_RAMD_D1
    -------------------------------------------------  ---------------------------
    Total                                      3.819ns (0.949ns logic, 2.870ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_sInReset_isInReset (FF)
  Destination:          ftop/pciw_fP2I/Mram_arr1_RAMB (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.819ns (Levels of Logic = 3)
  Clock Path Skew:      -0.069ns (0.978 - 1.047)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_sInReset_isInReset to ftop/pciw_fP2I/Mram_arr1_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X150Y125.AQ    Tcko                  0.337   ftop/pciw_p2iAF_sInReset_isInReset
                                                       ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X150Y158.D6    net (fanout=10)       1.497   ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X150Y158.D     Tilo                  0.068   ftop/MUX_pciw_p2iS$write_1__SEL_11
                                                       ftop/MUX_pciw_p2iS$write_1__SEL_111
    SLICE_X150Y158.C6    net (fanout=150)      0.132   ftop/MUX_pciw_p2iS$write_1__SEL_11
    SLICE_X150Y158.C     Tilo                  0.068   ftop/MUX_pciw_p2iS$write_1__SEL_11
                                                       ftop/pciw_fP2I$DEQ1
    SLICE_X151Y153.A6    net (fanout=89)       0.672   ftop/pciw_fP2I$DEQ
    SLICE_X151Y153.A     Tilo                  0.068   ftop/pciw_fP2I/_n0153_inv_REPLICA_387
                                                       ftop/pciw_fP2I/Mmux_BUS_000311
    SLICE_X152Y147.CE    net (fanout=13)       0.569   ftop/pciw_fP2I/BUS_0003
    SLICE_X152Y147.CLK   Tceck                 0.408   ftop/pciw_fP2I/_n0117<5>
                                                       ftop/pciw_fP2I/Mram_arr1_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      3.819ns (0.949ns logic, 2.870ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_sInReset_isInReset (FF)
  Destination:          ftop/pciw_fP2I/Mram_arr1_RAMA_D1 (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.819ns (Levels of Logic = 3)
  Clock Path Skew:      -0.069ns (0.978 - 1.047)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_sInReset_isInReset to ftop/pciw_fP2I/Mram_arr1_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X150Y125.AQ    Tcko                  0.337   ftop/pciw_p2iAF_sInReset_isInReset
                                                       ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X150Y158.D6    net (fanout=10)       1.497   ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X150Y158.D     Tilo                  0.068   ftop/MUX_pciw_p2iS$write_1__SEL_11
                                                       ftop/MUX_pciw_p2iS$write_1__SEL_111
    SLICE_X150Y158.C6    net (fanout=150)      0.132   ftop/MUX_pciw_p2iS$write_1__SEL_11
    SLICE_X150Y158.C     Tilo                  0.068   ftop/MUX_pciw_p2iS$write_1__SEL_11
                                                       ftop/pciw_fP2I$DEQ1
    SLICE_X151Y153.A6    net (fanout=89)       0.672   ftop/pciw_fP2I$DEQ
    SLICE_X151Y153.A     Tilo                  0.068   ftop/pciw_fP2I/_n0153_inv_REPLICA_387
                                                       ftop/pciw_fP2I/Mmux_BUS_000311
    SLICE_X152Y147.CE    net (fanout=13)       0.569   ftop/pciw_fP2I/BUS_0003
    SLICE_X152Y147.CLK   Tceck                 0.408   ftop/pciw_fP2I/_n0117<5>
                                                       ftop/pciw_fP2I/Mram_arr1_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      3.819ns (0.949ns logic, 2.870ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_sInReset_isInReset (FF)
  Destination:          ftop/pciw_fP2I/Mram_arr1_RAMB_D1 (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.819ns (Levels of Logic = 3)
  Clock Path Skew:      -0.069ns (0.978 - 1.047)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_sInReset_isInReset to ftop/pciw_fP2I/Mram_arr1_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X150Y125.AQ    Tcko                  0.337   ftop/pciw_p2iAF_sInReset_isInReset
                                                       ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X150Y158.D6    net (fanout=10)       1.497   ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X150Y158.D     Tilo                  0.068   ftop/MUX_pciw_p2iS$write_1__SEL_11
                                                       ftop/MUX_pciw_p2iS$write_1__SEL_111
    SLICE_X150Y158.C6    net (fanout=150)      0.132   ftop/MUX_pciw_p2iS$write_1__SEL_11
    SLICE_X150Y158.C     Tilo                  0.068   ftop/MUX_pciw_p2iS$write_1__SEL_11
                                                       ftop/pciw_fP2I$DEQ1
    SLICE_X151Y153.A6    net (fanout=89)       0.672   ftop/pciw_fP2I$DEQ
    SLICE_X151Y153.A     Tilo                  0.068   ftop/pciw_fP2I/_n0153_inv_REPLICA_387
                                                       ftop/pciw_fP2I/Mmux_BUS_000311
    SLICE_X152Y147.CE    net (fanout=13)       0.569   ftop/pciw_fP2I/BUS_0003
    SLICE_X152Y147.CLK   Tceck                 0.408   ftop/pciw_fP2I/_n0117<5>
                                                       ftop/pciw_fP2I/Mram_arr1_RAMB_D1
    -------------------------------------------------  ---------------------------
    Total                                      3.819ns (0.949ns logic, 2.870ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX (HSIO)
  Requirement:          4.000ns
  Data Path Delay:      4.020ns (Levels of Logic = 0)
  Clock Path Skew:      0.261ns (1.351 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y1.PIPETX2DATA0 Tpcicko_MGT2          0.557   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    GTXE1_X0Y13.TXDATA0    net (fanout=1)        3.139   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPETX2DATA<0>
    GTXE1_X0Y13.TXUSRCLK2  Tgtxcck_TXDATA        0.324   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
    ---------------------------------------------------  ---------------------------
    Total                                        4.020ns (0.881ns logic, 3.139ns route)
                                                         (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_sInReset_isInReset (FF)
  Destination:          ftop/pciw_fP2I/Mram_arr2_RAMA (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.810ns (Levels of Logic = 3)
  Clock Path Skew:      -0.068ns (0.979 - 1.047)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_sInReset_isInReset to ftop/pciw_fP2I/Mram_arr2_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X150Y125.AQ    Tcko                  0.337   ftop/pciw_p2iAF_sInReset_isInReset
                                                       ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X150Y158.D6    net (fanout=10)       1.497   ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X150Y158.D     Tilo                  0.068   ftop/MUX_pciw_p2iS$write_1__SEL_11
                                                       ftop/MUX_pciw_p2iS$write_1__SEL_111
    SLICE_X150Y158.C6    net (fanout=150)      0.132   ftop/MUX_pciw_p2iS$write_1__SEL_11
    SLICE_X150Y158.C     Tilo                  0.068   ftop/MUX_pciw_p2iS$write_1__SEL_11
                                                       ftop/pciw_fP2I$DEQ1
    SLICE_X151Y153.A6    net (fanout=89)       0.672   ftop/pciw_fP2I$DEQ
    SLICE_X151Y153.A     Tilo                  0.068   ftop/pciw_fP2I/_n0153_inv_REPLICA_387
                                                       ftop/pciw_fP2I/Mmux_BUS_000311
    SLICE_X152Y148.CE    net (fanout=13)       0.560   ftop/pciw_fP2I/BUS_0003
    SLICE_X152Y148.CLK   Tceck                 0.408   ftop/pciw_fP2I/_n0117<11>
                                                       ftop/pciw_fP2I/Mram_arr2_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      3.810ns (0.949ns logic, 2.861ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_250 = PERIOD TIMEGRP "CLK_250" TS_PCICLK HIGH 50% PRIORITY 1;
--------------------------------------------------------------------------------
Slack (hold path):      0.002ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_8 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.274ns (Levels of Logic = 1)
  Clock Path Skew:      0.083ns (1.160 - 1.077)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_8 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y103.AQ    Tcko                  0.098   ftop/pciw_i2pS<11>
                                                       ftop/pciw_i2pS_8
    SLICE_X149Y103.A5    net (fanout=1)        0.231   ftop/pciw_i2pS<8>
    SLICE_X149Y103.CLK   Tah         (-Th)     0.055   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<11>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg$D_IN801
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_8
    -------------------------------------------------  ---------------------------
    Total                                      0.274ns (0.043ns logic, 0.231ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.010ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_40 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_40 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.268ns (Levels of Logic = 1)
  Clock Path Skew:      0.069ns (1.164 - 1.095)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_40 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X153Y112.AQ    Tcko                  0.098   ftop/pciw_i2pS<43>
                                                       ftop/pciw_i2pS_40
    SLICE_X152Y106.A5    net (fanout=1)        0.246   ftop/pciw_i2pS<40>
    SLICE_X152Y106.CLK   Tah         (-Th)     0.076   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<43>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg$D_IN351
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_40
    -------------------------------------------------  ---------------------------
    Total                                      0.268ns (0.022ns logic, 0.246ns route)
                                                       (8.2% logic, 91.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.021ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rxdata_q_2 (FF)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.101ns (Levels of Logic = 1)
  Clock Path Skew:      0.080ns (0.533 - 0.453)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rxdata_q_2 to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X151Y122.CQ      Tcko                  0.098   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rxdata_q<3>
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rxdata_q_2
    SLICE_X151Y120.A3      net (fanout=2)        0.170   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rxdata_q<2>
    SLICE_X151Y120.A       Tilo                  0.034   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPERX3DATA<1>
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/Mmux_USER_RXDATA<7:0>31
    PCIE_X0Y1.PIPERX3DATA2 net (fanout=1)        0.230   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPERX3DATA<2>
    PCIE_X0Y1.PIPECLK      Tpcickc_MGT3(-Th)     0.431   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    ---------------------------------------------------  ---------------------------
    Total                                        0.101ns (-0.299ns logic, 0.400ns route)
                                                         (-296.0% logic, 396.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.022ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_38 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_38 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.283ns (Levels of Logic = 1)
  Clock Path Skew:      0.072ns (1.155 - 1.083)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_38 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X153Y100.CQ    Tcko                  0.098   ftop/pciw_i2pS<39>
                                                       ftop/pciw_i2pS_38
    SLICE_X148Y100.C2    net (fanout=1)        0.261   ftop/pciw_i2pS<38>
    SLICE_X148Y100.CLK   Tah         (-Th)     0.076   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<39>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg$D_IN321
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_38
    -------------------------------------------------  ---------------------------
    Total                                      0.283ns (0.022ns logic, 0.261ns route)
                                                       (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.025ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_RX_VALID_FILTER/gt_rx_is_skp0_q (FF)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.106ns (Levels of Logic = 1)
  Clock Path Skew:      0.081ns (0.533 - 0.452)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_RX_VALID_FILTER/gt_rx_is_skp0_q to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X153Y129.AQ      Tcko                  0.098   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_RX_VALID_FILTER/gt_rx_is_skp0_q
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_RX_VALID_FILTER/gt_rx_is_skp0_q
    SLICE_X151Y128.B1      net (fanout=8)        0.225   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_RX_VALID_FILTER/gt_rx_is_skp0_q
    SLICE_X151Y128.B       Tilo                  0.034   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPERX2DATA<0>
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_RX_VALID_FILTER/Mmux_USER_RXDATA<7:0>51
    PCIE_X0Y1.PIPERX2DATA4 net (fanout=1)        0.232   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPERX2DATA<4>
    PCIE_X0Y1.PIPECLK      Tpcickc_MGT2(-Th)     0.483   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    ---------------------------------------------------  ---------------------------
    Total                                        0.106ns (-0.351ns logic, 0.457ns route)
                                                         (-331.1% logic, 431.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.028ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_9 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.300ns (Levels of Logic = 1)
  Clock Path Skew:      0.083ns (1.160 - 1.077)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_9 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y103.BQ    Tcko                  0.098   ftop/pciw_i2pS<11>
                                                       ftop/pciw_i2pS_9
    SLICE_X149Y103.B6    net (fanout=1)        0.259   ftop/pciw_i2pS<9>
    SLICE_X149Y103.CLK   Tah         (-Th)     0.057   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<11>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg$D_IN811
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_9
    -------------------------------------------------  ---------------------------
    Total                                      0.300ns (0.041ns logic, 0.259ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.029ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_RX_VALID_FILTER/gt_rx_is_skp1_q (FF)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.113ns (Levels of Logic = 1)
  Clock Path Skew:      0.084ns (0.533 - 0.449)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_RX_VALID_FILTER/gt_rx_is_skp1_q to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X150Y131.AQ       Tcko                  0.098   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_RX_VALID_FILTER/gt_rx_is_skp1_q
                                                          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_RX_VALID_FILTER/gt_rx_is_skp1_q
    SLICE_X150Y131.D5       net (fanout=8)        0.091   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_RX_VALID_FILTER/gt_rx_is_skp1_q
    SLICE_X150Y131.D        Tilo                  0.034   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_RX_VALID_FILTER/gt_rx_is_skp1_q
                                                          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_RX_VALID_FILTER/Mmux_USER_RXDATA<15:8>21
    PCIE_X0Y1.PIPERX2DATA11 net (fanout=1)        0.383   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPERX2DATA<11>
    PCIE_X0Y1.PIPECLK       Tpcickc_MGT2(-Th)     0.493   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    ----------------------------------------------------  ---------------------------
    Total                                         0.113ns (-0.361ns logic, 0.474ns route)
                                                          (-319.5% logic, 419.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.031ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_RX_VALID_FILTER/gt_rxdata_q_4 (FF)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.111ns (Levels of Logic = 1)
  Clock Path Skew:      0.080ns (0.533 - 0.453)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_RX_VALID_FILTER/gt_rxdata_q_4 to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X152Y128.AQ      Tcko                  0.115   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_RX_VALID_FILTER/gt_rxdata_q<7>
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_RX_VALID_FILTER/gt_rxdata_q_4
    SLICE_X151Y128.B3      net (fanout=2)        0.213   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_RX_VALID_FILTER/gt_rxdata_q<4>
    SLICE_X151Y128.B       Tilo                  0.034   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPERX2DATA<0>
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_RX_VALID_FILTER/Mmux_USER_RXDATA<7:0>51
    PCIE_X0Y1.PIPERX2DATA4 net (fanout=1)        0.232   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPERX2DATA<4>
    PCIE_X0Y1.PIPECLK      Tpcickc_MGT2(-Th)     0.483   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    ---------------------------------------------------  ---------------------------
    Total                                        0.111ns (-0.334ns logic, 0.445ns route)
                                                         (-300.9% logic, 400.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.031ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/awake_in_progress_q (FF)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.116ns (Levels of Logic = 1)
  Clock Path Skew:      0.085ns (0.533 - 0.448)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/awake_in_progress_q to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X145Y123.CQ      Tcko                  0.098   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/awake_in_progress_q
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/awake_in_progress_q
    SLICE_X146Y124.A6      net (fanout=5)        0.110   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/awake_in_progress_q
    SLICE_X146Y124.A       Tilo                  0.034   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPERX3VALID
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/USER_RXVALID1
    PCIE_X0Y1.PIPERX3VALID net (fanout=1)        0.312   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPERX3VALID
    PCIE_X0Y1.PIPECLK      Tpcickc_MGT3(-Th)     0.438   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    ---------------------------------------------------  ---------------------------
    Total                                        0.116ns (-0.306ns logic, 0.422ns route)
                                                         (-263.8% logic, 363.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.032ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_35 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_35 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.291ns (Levels of Logic = 1)
  Clock Path Skew:      0.070ns (1.164 - 1.094)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_35 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X150Y111.DQ    Tcko                  0.098   ftop/pciw_i2pS<35>
                                                       ftop/pciw_i2pS_35
    SLICE_X153Y106.D6    net (fanout=1)        0.250   ftop/pciw_i2pS<35>
    SLICE_X153Y106.CLK   Tah         (-Th)     0.057   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<35>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg$D_IN291
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_35
    -------------------------------------------------  ---------------------------
    Total                                      0.291ns (0.041ns logic, 0.250ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.033ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_39 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_39 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.294ns (Levels of Logic = 1)
  Clock Path Skew:      0.072ns (1.155 - 1.083)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_39 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X153Y100.DQ    Tcko                  0.098   ftop/pciw_i2pS<39>
                                                       ftop/pciw_i2pS_39
    SLICE_X148Y100.D2    net (fanout=1)        0.273   ftop/pciw_i2pS<39>
    SLICE_X148Y100.CLK   Tah         (-Th)     0.077   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<39>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg$D_IN331
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_39
    -------------------------------------------------  ---------------------------
    Total                                      0.294ns (0.021ns logic, 0.273ns route)
                                                       (7.1% logic, 92.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.033ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[0].ram/use_ramb36.ramb36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.156ns (Levels of Logic = 0)
  Clock Path Skew:      0.123ns (0.836 - 0.713)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[0].ram/use_ramb36.ramb36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y1.MIMRXWDATA14  Tpcicko_RXRAM         0.013   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    RAMB36_X8Y23.DIADI14    net (fanout=1)        0.341   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/MIMRXWDATA<14>
    RAMB36_X8Y23.CLKARDCLKL Trckd_DIA   (-Th)     0.198   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[0].ram/use_ramb36.ramb36
                                                          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[0].ram/use_ramb36.ramb36
    ----------------------------------------------------  ---------------------------
    Total                                         0.156ns (-0.185ns logic, 0.341ns route)
                                                          (-118.6% logic, 218.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.034ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_RX_VALID_FILTER/gt_rx_status_q_1 (FF)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.121ns (Levels of Logic = 1)
  Clock Path Skew:      0.087ns (0.533 - 0.446)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_RX_VALID_FILTER/gt_rx_status_q_1 to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X151Y144.BQ        Tcko                  0.098   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_RX_VALID_FILTER/gt_rx_status_q<2>
                                                           ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_RX_VALID_FILTER/gt_rx_status_q_1
    SLICE_X151Y139.B4        net (fanout=1)        0.219   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_RX_VALID_FILTER/gt_rx_status_q<1>
    SLICE_X151Y139.B         Tilo                  0.034   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_RX_VALID_FILTER/awake_see_com_q
                                                           ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_RX_VALID_FILTER/Mmux_USER_RX_STATUS21
    PCIE_X0Y1.PIPERX0STATUS1 net (fanout=1)        0.260   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPERX0STATUS<1>
    PCIE_X0Y1.PIPECLK        Tpcickc_MGT0(-Th)     0.490   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                           ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    -----------------------------------------------------  ---------------------------
    Total                                          0.121ns (-0.358ns logic, 0.479ns route)
                                                           (-295.9% logic, 395.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.034ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/phy_rdy_n (FF)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/trn_reset_n_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.304ns (Levels of Logic = 1)
  Clock Path Skew:      0.081ns (1.169 - 1.088)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/phy_rdy_n to ftop/pciw_pci0_pcie_ep/ep/trn_reset_n_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X150Y134.AQ    Tcko                  0.098   ftop/pciw_pci0_pcie_ep/ep/phy_rdy_n
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/phy_rdy_n
    SLICE_X149Y127.D4    net (fanout=5)        0.263   ftop/pciw_pci0_pcie_ep/ep/phy_rdy_n
    SLICE_X149Y127.CLK   Tah         (-Th)     0.057   ftop/pciw_pci0_pcie_ep$trn_reset_n
                                                       ftop/pciw_pci0_pcie_ep/ep/trn_reset_n_int1_phy_rdy_n_AND_10071_o1
                                                       ftop/pciw_pci0_pcie_ep/ep/trn_reset_n_i
    -------------------------------------------------  ---------------------------
    Total                                      0.304ns (0.041ns logic, 0.263ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.035ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rxdata_q_8 (FF)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.115ns (Levels of Logic = 1)
  Clock Path Skew:      0.080ns (0.533 - 0.453)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rxdata_q_8 to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X151Y122.AMUX    Tshcko                0.130   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rxdata_q<3>
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rxdata_q_8
    SLICE_X150Y122.D1      net (fanout=2)        0.166   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rxdata_q<8>
    SLICE_X150Y122.D       Tilo                  0.034   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/reg_symbol_after_eios
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/Mmux_USER_RXDATA<15:8>71
    PCIE_X0Y1.PIPERX3DATA8 net (fanout=1)        0.234   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPERX3DATA<8>
    PCIE_X0Y1.PIPECLK      Tpcickc_MGT3(-Th)     0.449   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    ---------------------------------------------------  ---------------------------
    Total                                        0.115ns (-0.285ns logic, 0.400ns route)
                                                         (-247.8% logic, 347.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.036ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_34 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_34 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.295ns (Levels of Logic = 1)
  Clock Path Skew:      0.070ns (1.164 - 1.094)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_34 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X150Y111.CQ    Tcko                  0.098   ftop/pciw_i2pS<35>
                                                       ftop/pciw_i2pS_34
    SLICE_X153Y106.C5    net (fanout=1)        0.253   ftop/pciw_i2pS<34>
    SLICE_X153Y106.CLK   Tah         (-Th)     0.056   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<35>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg$D_IN281
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_34
    -------------------------------------------------  ---------------------------
    Total                                      0.295ns (0.042ns logic, 0.253ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.040ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_151 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_79 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.313ns (Levels of Logic = 1)
  Clock Path Skew:      0.084ns (1.169 - 1.085)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_151 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_79
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y116.BQ    Tcko                  0.098   ftop/pciw_i2pS<152>
                                                       ftop/pciw_i2pS_151
    SLICE_X149Y112.A6    net (fanout=2)        0.270   ftop/pciw_i2pS<151>
    SLICE_X149Y112.CLK   Tah         (-Th)     0.055   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<81>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg$D_IN771
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_79
    -------------------------------------------------  ---------------------------
    Total                                      0.313ns (0.043ns logic, 0.270ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.041ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rxdata_q_15 (FF)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.120ns (Levels of Logic = 1)
  Clock Path Skew:      0.079ns (0.533 - 0.454)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rxdata_q_15 to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X152Y122.DQ       Tcko                  0.115   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rxdata_q<15>
                                                          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rxdata_q_15
    SLICE_X148Y122.D5       net (fanout=5)        0.181   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rxdata_q<15>
    SLICE_X148Y122.D        Tilo                  0.034   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rxdata_q<7>
                                                          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/Mmux_USER_RXDATA<15:8>61
    PCIE_X0Y1.PIPERX3DATA15 net (fanout=1)        0.237   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPERX3DATA<15>
    PCIE_X0Y1.PIPECLK       Tpcickc_MGT3(-Th)     0.447   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    ----------------------------------------------------  ---------------------------
    Total                                         0.120ns (-0.298ns logic, 0.418ns route)
                                                          (-248.3% logic, 348.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.044ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX (HSIO)
  Requirement:          0.000ns
  Data Path Delay:      0.433ns (Levels of Logic = 0)
  Clock Path Skew:      0.389ns (1.416 - 1.027)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y1.PIPETXRCVRDET Tpcicko_MGT           0.062   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    GTXE1_X0Y14.TXDETECTRX  net (fanout=4)        1.236   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPETXRCVRDET
    GTXE1_X0Y14.TXUSRCLK2   Tgtxckc_PCI (-Th)     0.865   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX
                                                          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX
    ----------------------------------------------------  ---------------------------
    Total                                         0.433ns (-0.803ns logic, 1.236ns route)
                                                          (-185.5% logic, 285.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.045ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rxdata_q_13 (FF)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.124ns (Levels of Logic = 1)
  Clock Path Skew:      0.079ns (0.533 - 0.454)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rxdata_q_13 to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X152Y122.BQ       Tcko                  0.115   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rxdata_q<15>
                                                          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rxdata_q_13
    SLICE_X148Y121.B5       net (fanout=2)        0.174   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rxdata_q<13>
    SLICE_X148Y121.B        Tilo                  0.034   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPERX3DATA<9>
                                                          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/Mmux_USER_RXDATA<15:8>41
    PCIE_X0Y1.PIPERX3DATA13 net (fanout=1)        0.252   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPERX3DATA<13>
    PCIE_X0Y1.PIPECLK       Tpcickc_MGT3(-Th)     0.451   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    ----------------------------------------------------  ---------------------------
    Total                                         0.124ns (-0.302ns logic, 0.426ns route)
                                                          (-243.5% logic, 343.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_250 = PERIOD TIMEGRP "CLK_250" TS_PCICLK HIGH 50% PRIORITY 1;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y15.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y15.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y15.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y15.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y14.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y14.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y14.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y14.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y13.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y13.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y13.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y13.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y12.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y12.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y12.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y12.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tpciper_PIPECLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i/PIPECLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i/PIPECLK
  Location pin: PCIE_X0Y1.PIPECLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 1.778ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/CLKARDCLKL
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/CLKARDCLKL
  Location pin: RAMB36_X7Y26.CLKARDCLKL
  Clock network: ftop/pciw_pci0_pcie_ep$trn_clk
--------------------------------------------------------------------------------
Slack: 1.778ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/CLKBWRCLKL
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/CLKBWRCLKL
  Location pin: RAMB36_X7Y26.CLKBWRCLKL
  Clock network: ftop/pciw_pci0_pcie_ep$trn_clk
--------------------------------------------------------------------------------
Slack: 1.778ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[3].ram/use_ramb36.ramb36/CLKARDCLKL
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[3].ram/use_ramb36.ramb36/CLKARDCLKL
  Location pin: RAMB36_X6Y26.CLKARDCLKL
  Clock network: ftop/pciw_pci0_pcie_ep$trn_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMII_RX_CLK = PERIOD TIMEGRP "GMII_RX_CLK" 125 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2549 paths analyzed, 537 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.467ns.
--------------------------------------------------------------------------------
Slack (setup path):     2.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.523ns (Levels of Logic = 3)
  Clock Path Skew:      0.091ns (0.949 - 0.858)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxER to ftop/gbe0/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y45.DQ      Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    SLICE_X111Y15.D5     net (fanout=14)       2.238   ftop/gbe0/gmac/rxRS_rxER
    SLICE_X111Y15.D      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance1
    SLICE_X102Y22.C4     net (fanout=10)       1.040   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X102Y22.C      Tilo                  0.068   ftop/gbe0/gmac/N8
                                                       ftop/gbe0/gmac/rxRS_rxActive$EN1
    SLICE_X107Y22.D4     net (fanout=2)        0.538   ftop/gbe0/gmac/rxRS_rxActive$EN1
    SLICE_X107Y22.D      Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxActive$EN
                                                       ftop/gbe0/gmac/rxRS_rxActive$EN2
    SLICE_X113Y14.CE     net (fanout=1)        0.848   ftop/gbe0/gmac/rxRS_rxActive$EN
    SLICE_X113Y14.CLK    Tceck                 0.318   ftop/gbe0/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      5.523ns (0.859ns logic, 4.664ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDV (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.905ns (Levels of Logic = 3)
  Clock Path Skew:      0.016ns (0.730 - 0.714)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxDV to ftop/gbe0/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y31.DQ      Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/rxRS_rxDV
    SLICE_X111Y15.D1     net (fanout=4)        1.620   ftop/gbe0/gmac/rxRS_rxDV
    SLICE_X111Y15.D      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance1
    SLICE_X102Y22.C4     net (fanout=10)       1.040   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X102Y22.C      Tilo                  0.068   ftop/gbe0/gmac/N8
                                                       ftop/gbe0/gmac/rxRS_rxActive$EN1
    SLICE_X107Y22.D4     net (fanout=2)        0.538   ftop/gbe0/gmac/rxRS_rxActive$EN1
    SLICE_X107Y22.D      Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxActive$EN
                                                       ftop/gbe0/gmac/rxRS_rxActive$EN2
    SLICE_X113Y14.CE     net (fanout=1)        0.848   ftop/gbe0/gmac/rxRS_rxActive$EN
    SLICE_X113Y14.CLK    Tceck                 0.318   ftop/gbe0/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      4.905ns (0.859ns logic, 4.046ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.949ns (Levels of Logic = 3)
  Clock Path Skew:      0.067ns (0.925 - 0.858)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxER to ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y45.DQ      Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    SLICE_X111Y15.D5     net (fanout=14)       2.238   ftop/gbe0/gmac/rxRS_rxER
    SLICE_X111Y15.D      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance1
    SLICE_X102Y22.C4     net (fanout=10)       1.040   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X102Y22.C      Tilo                  0.068   ftop/gbe0/gmac/N8
                                                       ftop/gbe0/gmac/rxRS_rxActive$EN1
    SLICE_X106Y22.A4     net (fanout=2)        0.559   ftop/gbe0/gmac/rxRS_rxActive$EN1
    SLICE_X106Y22.A      Tilo                  0.068   ftop/gbe0/gmac/_n0446_inv
                                                       ftop/gbe0/gmac/_n0446_inv1
    SLICE_X109Y22.CE     net (fanout=1)        0.253   ftop/gbe0/gmac/_n0446_inv
    SLICE_X109Y22.CLK    Tceck                 0.318   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      4.949ns (0.859ns logic, 4.090ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.949ns (Levels of Logic = 3)
  Clock Path Skew:      0.067ns (0.925 - 0.858)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxER to ftop/gbe0/gmac/rxRS_preambleCnt_value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y45.DQ      Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    SLICE_X111Y15.D5     net (fanout=14)       2.238   ftop/gbe0/gmac/rxRS_rxER
    SLICE_X111Y15.D      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance1
    SLICE_X102Y22.C4     net (fanout=10)       1.040   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X102Y22.C      Tilo                  0.068   ftop/gbe0/gmac/N8
                                                       ftop/gbe0/gmac/rxRS_rxActive$EN1
    SLICE_X106Y22.A4     net (fanout=2)        0.559   ftop/gbe0/gmac/rxRS_rxActive$EN1
    SLICE_X106Y22.A      Tilo                  0.068   ftop/gbe0/gmac/_n0446_inv
                                                       ftop/gbe0/gmac/_n0446_inv1
    SLICE_X109Y22.CE     net (fanout=1)        0.253   ftop/gbe0/gmac/_n0446_inv
    SLICE_X109Y22.CLK    Tceck                 0.318   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_0
    -------------------------------------------------  ---------------------------
    Total                                      4.949ns (0.859ns logic, 4.090ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.949ns (Levels of Logic = 3)
  Clock Path Skew:      0.067ns (0.925 - 0.858)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxER to ftop/gbe0/gmac/rxRS_preambleCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y45.DQ      Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    SLICE_X111Y15.D5     net (fanout=14)       2.238   ftop/gbe0/gmac/rxRS_rxER
    SLICE_X111Y15.D      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance1
    SLICE_X102Y22.C4     net (fanout=10)       1.040   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X102Y22.C      Tilo                  0.068   ftop/gbe0/gmac/N8
                                                       ftop/gbe0/gmac/rxRS_rxActive$EN1
    SLICE_X106Y22.A4     net (fanout=2)        0.559   ftop/gbe0/gmac/rxRS_rxActive$EN1
    SLICE_X106Y22.A      Tilo                  0.068   ftop/gbe0/gmac/_n0446_inv
                                                       ftop/gbe0/gmac/_n0446_inv1
    SLICE_X109Y22.CE     net (fanout=1)        0.253   ftop/gbe0/gmac/_n0446_inv
    SLICE_X109Y22.CLK    Tceck                 0.318   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      4.949ns (0.859ns logic, 4.090ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.949ns (Levels of Logic = 3)
  Clock Path Skew:      0.067ns (0.925 - 0.858)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxER to ftop/gbe0/gmac/rxRS_preambleCnt_value_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y45.DQ      Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    SLICE_X111Y15.D5     net (fanout=14)       2.238   ftop/gbe0/gmac/rxRS_rxER
    SLICE_X111Y15.D      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance1
    SLICE_X102Y22.C4     net (fanout=10)       1.040   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X102Y22.C      Tilo                  0.068   ftop/gbe0/gmac/N8
                                                       ftop/gbe0/gmac/rxRS_rxActive$EN1
    SLICE_X106Y22.A4     net (fanout=2)        0.559   ftop/gbe0/gmac/rxRS_rxActive$EN1
    SLICE_X106Y22.A      Tilo                  0.068   ftop/gbe0/gmac/_n0446_inv
                                                       ftop/gbe0/gmac/_n0446_inv1
    SLICE_X109Y22.CE     net (fanout=1)        0.253   ftop/gbe0/gmac/_n0446_inv
    SLICE_X109Y22.CLK    Tceck                 0.318   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_1
    -------------------------------------------------  ---------------------------
    Total                                      4.949ns (0.859ns logic, 4.090ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.348ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxER (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.320ns (Levels of Logic = 1)
  Clock Path Skew:      -0.297ns (0.777 - 1.074)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1 to ftop/gbe0/gmac/rxRS_rxER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X121Y7.DQ      Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxRst$OUT_RST
                                                       ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1
    SLICE_X120Y13.A4     net (fanout=7)        0.592   ftop/gbe0/gmac/rxRS_rxRst$OUT_RST
    SLICE_X120Y13.A      Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxRst$OUT_RST_inv
                                                       ftop/gbe0/gmac/rxRS_rxRst$OUT_RST_inv1_INV_0
    SLICE_X90Y45.SR      net (fanout=7)        2.810   ftop/gbe0/gmac/rxRS_rxRst$OUT_RST_inv
    SLICE_X90Y45.CLK     Tsrck                 0.513   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    -------------------------------------------------  ---------------------------
    Total                                      4.320ns (0.918ns logic, 3.402ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.514ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.362ns (Levels of Logic = 3)
  Clock Path Skew:      -0.089ns (0.730 - 0.819)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X120Y17.DQ     Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X111Y15.D3     net (fanout=19)       1.033   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
    SLICE_X111Y15.D      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance1
    SLICE_X102Y22.C4     net (fanout=10)       1.040   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X102Y22.C      Tilo                  0.068   ftop/gbe0/gmac/N8
                                                       ftop/gbe0/gmac/rxRS_rxActive$EN1
    SLICE_X107Y22.D4     net (fanout=2)        0.538   ftop/gbe0/gmac/rxRS_rxActive$EN1
    SLICE_X107Y22.D      Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxActive$EN
                                                       ftop/gbe0/gmac/rxRS_rxActive$EN2
    SLICE_X113Y14.CE     net (fanout=1)        0.848   ftop/gbe0/gmac/rxRS_rxActive$EN
    SLICE_X113Y14.CLK    Tceck                 0.318   ftop/gbe0/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      4.362ns (0.903ns logic, 3.459ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.562ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.312ns (Levels of Logic = 4)
  Clock Path Skew:      -0.091ns (0.730 - 0.821)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxAPipe_0 to ftop/gbe0/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X117Y10.AQ     Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_0
    SLICE_X119Y11.B2     net (fanout=2)        0.727   ftop/gbe0/gmac/rxRS_rxAPipe<0>
    SLICE_X119Y11.B      Tilo                  0.068   ftop/gbe0/mdi_fRequest/data1_reg<19>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance_SW0
    SLICE_X119Y11.A6     net (fanout=2)        0.115   ftop/gbe0/gmac/N10
    SLICE_X119Y11.A      Tilo                  0.068   ftop/gbe0/mdi_fRequest/data1_reg<19>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X107Y22.C4     net (fanout=44)       1.356   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X107Y22.C      Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxActive$EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
    SLICE_X107Y22.D3     net (fanout=2)        0.339   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X107Y22.D      Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxActive$EN
                                                       ftop/gbe0/gmac/rxRS_rxActive$EN2
    SLICE_X113Y14.CE     net (fanout=1)        0.848   ftop/gbe0/gmac/rxRS_rxActive$EN
    SLICE_X113Y14.CLK    Tceck                 0.318   ftop/gbe0/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      4.312ns (0.927ns logic, 3.385ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.573ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP (RAM)
  Requirement:          8.000ns
  Data Path Delay:      4.428ns (Levels of Logic = 2)
  Clock Path Skew:      0.036ns (0.773 - 0.737)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y20.BQ     Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_1
    SLICE_X111Y7.A2      net (fanout=2)        1.259   ftop/gbe0/gmac/rxRS_rxPipe<1>
    SLICE_X111Y7.CMUX    Topac                 0.566   ftop/gbe0/gmac/MUX_rxRS_rxF$enq_1__VAL_1<9>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF$enq_1__VAL_1<9>_lut<8>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF$enq_1__VAL_1<9>_cy<10>
    SLICE_X121Y13.A1     net (fanout=1)        1.132   ftop/gbe0/gmac/MUX_rxRS_rxF$enq_1__VAL_1<9>
    SLICE_X121Y13.A      Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxF$sD_IN<9>
                                                       ftop/gbe0/gmac/Mmux_rxRS_rxF$sD_IN101
    SLICE_X126Y15.BI     net (fanout=1)        0.545   ftop/gbe0/gmac/rxRS_rxF$sD_IN<9>
    SLICE_X126Y15.CLK    Tds                   0.477   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    -------------------------------------------------  ---------------------------
    Total                                      4.428ns (1.492ns logic, 2.936ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.585ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sNotFullReg (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.272ns (Levels of Logic = 3)
  Clock Path Skew:      -0.108ns (0.730 - 0.838)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxF/sNotFullReg to ftop/gbe0/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X128Y14.CQ     Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxF$sFULL_N
                                                       ftop/gbe0/gmac/rxRS_rxF/sNotFullReg
    SLICE_X119Y11.A4     net (fanout=5)        0.826   ftop/gbe0/gmac/rxRS_rxF$sFULL_N
    SLICE_X119Y11.A      Tilo                  0.068   ftop/gbe0/mdi_fRequest/data1_reg<19>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X107Y22.C4     net (fanout=44)       1.356   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X107Y22.C      Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxActive$EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
    SLICE_X107Y22.D3     net (fanout=2)        0.339   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X107Y22.D      Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxActive$EN
                                                       ftop/gbe0/gmac/rxRS_rxActive$EN2
    SLICE_X113Y14.CE     net (fanout=1)        0.848   ftop/gbe0/gmac/rxRS_rxActive$EN
    SLICE_X113Y14.CLK    Tceck                 0.318   ftop/gbe0/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      4.272ns (0.903ns logic, 3.369ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.606ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP (RAM)
  Requirement:          8.000ns
  Data Path Delay:      4.367ns (Levels of Logic = 2)
  Clock Path Skew:      0.008ns (0.773 - 0.765)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_4 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y21.AQ     Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxPipe<7>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_4
    SLICE_X111Y7.B3      net (fanout=2)        1.206   ftop/gbe0/gmac/rxRS_rxPipe<4>
    SLICE_X111Y7.CMUX    Topbc                 0.558   ftop/gbe0/gmac/MUX_rxRS_rxF$enq_1__VAL_1<9>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF$enq_1__VAL_1<9>_lut<9>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF$enq_1__VAL_1<9>_cy<10>
    SLICE_X121Y13.A1     net (fanout=1)        1.132   ftop/gbe0/gmac/MUX_rxRS_rxF$enq_1__VAL_1<9>
    SLICE_X121Y13.A      Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxF$sD_IN<9>
                                                       ftop/gbe0/gmac/Mmux_rxRS_rxF$sD_IN101
    SLICE_X126Y15.BI     net (fanout=1)        0.545   ftop/gbe0/gmac/rxRS_rxF$sD_IN<9>
    SLICE_X126Y15.CLK    Tds                   0.477   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    -------------------------------------------------  ---------------------------
    Total                                      4.367ns (1.484ns logic, 2.883ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDV (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.331ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.706 - 0.714)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxDV to ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y31.DQ      Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/rxRS_rxDV
    SLICE_X111Y15.D1     net (fanout=4)        1.620   ftop/gbe0/gmac/rxRS_rxDV
    SLICE_X111Y15.D      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance1
    SLICE_X102Y22.C4     net (fanout=10)       1.040   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X102Y22.C      Tilo                  0.068   ftop/gbe0/gmac/N8
                                                       ftop/gbe0/gmac/rxRS_rxActive$EN1
    SLICE_X106Y22.A4     net (fanout=2)        0.559   ftop/gbe0/gmac/rxRS_rxActive$EN1
    SLICE_X106Y22.A      Tilo                  0.068   ftop/gbe0/gmac/_n0446_inv
                                                       ftop/gbe0/gmac/_n0446_inv1
    SLICE_X109Y22.CE     net (fanout=1)        0.253   ftop/gbe0/gmac/_n0446_inv
    SLICE_X109Y22.CLK    Tceck                 0.318   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      4.331ns (0.859ns logic, 3.472ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDV (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.331ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.706 - 0.714)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxDV to ftop/gbe0/gmac/rxRS_preambleCnt_value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y31.DQ      Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/rxRS_rxDV
    SLICE_X111Y15.D1     net (fanout=4)        1.620   ftop/gbe0/gmac/rxRS_rxDV
    SLICE_X111Y15.D      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance1
    SLICE_X102Y22.C4     net (fanout=10)       1.040   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X102Y22.C      Tilo                  0.068   ftop/gbe0/gmac/N8
                                                       ftop/gbe0/gmac/rxRS_rxActive$EN1
    SLICE_X106Y22.A4     net (fanout=2)        0.559   ftop/gbe0/gmac/rxRS_rxActive$EN1
    SLICE_X106Y22.A      Tilo                  0.068   ftop/gbe0/gmac/_n0446_inv
                                                       ftop/gbe0/gmac/_n0446_inv1
    SLICE_X109Y22.CE     net (fanout=1)        0.253   ftop/gbe0/gmac/_n0446_inv
    SLICE_X109Y22.CLK    Tceck                 0.318   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_0
    -------------------------------------------------  ---------------------------
    Total                                      4.331ns (0.859ns logic, 3.472ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDV (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.331ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.706 - 0.714)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxDV to ftop/gbe0/gmac/rxRS_preambleCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y31.DQ      Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/rxRS_rxDV
    SLICE_X111Y15.D1     net (fanout=4)        1.620   ftop/gbe0/gmac/rxRS_rxDV
    SLICE_X111Y15.D      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance1
    SLICE_X102Y22.C4     net (fanout=10)       1.040   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X102Y22.C      Tilo                  0.068   ftop/gbe0/gmac/N8
                                                       ftop/gbe0/gmac/rxRS_rxActive$EN1
    SLICE_X106Y22.A4     net (fanout=2)        0.559   ftop/gbe0/gmac/rxRS_rxActive$EN1
    SLICE_X106Y22.A      Tilo                  0.068   ftop/gbe0/gmac/_n0446_inv
                                                       ftop/gbe0/gmac/_n0446_inv1
    SLICE_X109Y22.CE     net (fanout=1)        0.253   ftop/gbe0/gmac/_n0446_inv
    SLICE_X109Y22.CLK    Tceck                 0.318   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      4.331ns (0.859ns logic, 3.472ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDV (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.331ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.706 - 0.714)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxDV to ftop/gbe0/gmac/rxRS_preambleCnt_value_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y31.DQ      Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/rxRS_rxDV
    SLICE_X111Y15.D1     net (fanout=4)        1.620   ftop/gbe0/gmac/rxRS_rxDV
    SLICE_X111Y15.D      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance1
    SLICE_X102Y22.C4     net (fanout=10)       1.040   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X102Y22.C      Tilo                  0.068   ftop/gbe0/gmac/N8
                                                       ftop/gbe0/gmac/rxRS_rxActive$EN1
    SLICE_X106Y22.A4     net (fanout=2)        0.559   ftop/gbe0/gmac/rxRS_rxActive$EN1
    SLICE_X106Y22.A      Tilo                  0.068   ftop/gbe0/gmac/_n0446_inv
                                                       ftop/gbe0/gmac/_n0446_inv1
    SLICE_X109Y22.CE     net (fanout=1)        0.253   ftop/gbe0/gmac/_n0446_inv
    SLICE_X109Y22.CLK    Tceck                 0.318   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_1
    -------------------------------------------------  ---------------------------
    Total                                      4.331ns (0.859ns logic, 3.472ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.653ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxActive (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.312ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxActive to ftop/gbe0/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y14.AQ     Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/rxRS_rxActive
    SLICE_X119Y11.A1     net (fanout=3)        0.910   ftop/gbe0/gmac/rxRS_rxActive
    SLICE_X119Y11.A      Tilo                  0.068   ftop/gbe0/mdi_fRequest/data1_reg<19>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X107Y22.C4     net (fanout=44)       1.356   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X107Y22.C      Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxActive$EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
    SLICE_X107Y22.D3     net (fanout=2)        0.339   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X107Y22.D      Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxActive$EN
                                                       ftop/gbe0/gmac/rxRS_rxActive$EN2
    SLICE_X113Y14.CE     net (fanout=1)        0.848   ftop/gbe0/gmac/rxRS_rxActive$EN
    SLICE_X113Y14.CLK    Tceck                 0.318   ftop/gbe0/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      4.312ns (0.859ns logic, 3.453ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.662ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.283ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.087 - 0.107)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_crcEnd to ftop/gbe0/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y13.BQ     Tcko                  0.381   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X119Y11.B5     net (fanout=12)       0.654   ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X119Y11.B      Tilo                  0.068   ftop/gbe0/mdi_fRequest/data1_reg<19>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance_SW0
    SLICE_X119Y11.A6     net (fanout=2)        0.115   ftop/gbe0/gmac/N10
    SLICE_X119Y11.A      Tilo                  0.068   ftop/gbe0/mdi_fRequest/data1_reg<19>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X107Y22.C4     net (fanout=44)       1.356   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X107Y22.C      Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxActive$EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
    SLICE_X107Y22.D3     net (fanout=2)        0.339   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X107Y22.D      Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxActive$EN
                                                       ftop/gbe0/gmac/rxRS_rxActive$EN2
    SLICE_X113Y14.CE     net (fanout=1)        0.848   ftop/gbe0/gmac/rxRS_rxActive$EN
    SLICE_X113Y14.CLK    Tceck                 0.318   ftop/gbe0/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      4.283ns (0.971ns logic, 3.312ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.674ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.358ns (Levels of Logic = 1)
  Clock Path Skew:      0.067ns (0.925 - 0.858)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxER to ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y45.DQ      Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    SLICE_X116Y15.D4     net (fanout=14)       2.558   ftop/gbe0/gmac/rxRS_rxER
    SLICE_X116Y15.D      Tilo                  0.068   ftop/gbe0/mdi_vrReadData_7
                                                       ftop/gbe0/gmac/Reset_OR_DriverANDClockEnable1
    SLICE_X109Y22.SR     net (fanout=1)        0.882   ftop/gbe0/gmac/Reset_OR_DriverANDClockEnable
    SLICE_X109Y22.CLK    Tsrck                 0.513   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      4.358ns (0.918ns logic, 3.440ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.674ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.358ns (Levels of Logic = 1)
  Clock Path Skew:      0.067ns (0.925 - 0.858)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxER to ftop/gbe0/gmac/rxRS_preambleCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y45.DQ      Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    SLICE_X116Y15.D4     net (fanout=14)       2.558   ftop/gbe0/gmac/rxRS_rxER
    SLICE_X116Y15.D      Tilo                  0.068   ftop/gbe0/mdi_vrReadData_7
                                                       ftop/gbe0/gmac/Reset_OR_DriverANDClockEnable1
    SLICE_X109Y22.SR     net (fanout=1)        0.882   ftop/gbe0/gmac/Reset_OR_DriverANDClockEnable
    SLICE_X109Y22.CLK    Tsrck                 0.513   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      4.358ns (0.918ns logic, 3.440ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMII_RX_CLK = PERIOD TIMEGRP "GMII_RX_CLK" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.055ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.064ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.056 - 0.047)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X126Y14.BQ     Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X126Y15.D2     net (fanout=6)        0.228   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X126Y15.CLK    Tah         (-Th)     0.279   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.064ns (-0.164ns logic, 0.228ns route)
                                                       (-256.2% logic, 356.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.055ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.064ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.056 - 0.047)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X126Y14.BQ     Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X126Y15.D2     net (fanout=6)        0.228   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X126Y15.CLK    Tah         (-Th)     0.279   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.064ns (-0.164ns logic, 0.228ns route)
                                                       (-256.2% logic, 356.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.055ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.064ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.056 - 0.047)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X126Y14.BQ     Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X126Y15.D2     net (fanout=6)        0.228   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X126Y15.CLK    Tah         (-Th)     0.279   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.064ns (-0.164ns logic, 0.228ns route)
                                                       (-256.2% logic, 356.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.055ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.064ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.056 - 0.047)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X126Y14.BQ     Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X126Y15.D2     net (fanout=6)        0.228   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X126Y15.CLK    Tah         (-Th)     0.279   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.064ns (-0.164ns logic, 0.228ns route)
                                                       (-256.2% logic, 356.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.055ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.064ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.056 - 0.047)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X126Y14.BQ     Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X126Y15.D2     net (fanout=6)        0.228   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X126Y15.CLK    Tah         (-Th)     0.279   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.064ns (-0.164ns logic, 0.228ns route)
                                                       (-256.2% logic, 356.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.055ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.064ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.056 - 0.047)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X126Y14.BQ     Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X126Y15.D2     net (fanout=6)        0.228   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X126Y15.CLK    Tah         (-Th)     0.279   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.064ns (-0.164ns logic, 0.228ns route)
                                                       (-256.2% logic, 356.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.055ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.064ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.056 - 0.047)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X126Y14.BQ     Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X126Y15.D2     net (fanout=6)        0.228   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X126Y15.CLK    Tah         (-Th)     0.279   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.064ns (-0.164ns logic, 0.228ns route)
                                                       (-256.2% logic, 356.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.055ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.064ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.056 - 0.047)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X126Y14.BQ     Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X126Y15.D2     net (fanout=6)        0.228   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X126Y15.CLK    Tah         (-Th)     0.279   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.064ns (-0.164ns logic, 0.228ns route)
                                                       (-256.2% logic, 356.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.081ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.120ns (Levels of Logic = 0)
  Clock Path Skew:      0.039ns (0.390 - 0.351)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X126Y14.BQ     Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X130Y15.D2     net (fanout=6)        0.284   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X130Y15.CLK    Tah         (-Th)     0.279   ftop/gbe0/gmac/rxRS_rxF/_n0110<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.120ns (-0.164ns logic, 0.284ns route)
                                                       (-136.7% logic, 236.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.081ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMD (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.120ns (Levels of Logic = 0)
  Clock Path Skew:      0.039ns (0.390 - 0.351)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X126Y14.BQ     Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X130Y15.D2     net (fanout=6)        0.284   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X130Y15.CLK    Tah         (-Th)     0.279   ftop/gbe0/gmac/rxRS_rxF/_n0110<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMD
    -------------------------------------------------  ---------------------------
    Total                                      0.120ns (-0.164ns logic, 0.284ns route)
                                                       (-136.7% logic, 236.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.081ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMC_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.120ns (Levels of Logic = 0)
  Clock Path Skew:      0.039ns (0.390 - 0.351)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X126Y14.BQ     Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X130Y15.D2     net (fanout=6)        0.284   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X130Y15.CLK    Tah         (-Th)     0.279   ftop/gbe0/gmac/rxRS_rxF/_n0110<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.120ns (-0.164ns logic, 0.284ns route)
                                                       (-136.7% logic, 236.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.081ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.120ns (Levels of Logic = 0)
  Clock Path Skew:      0.039ns (0.390 - 0.351)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X126Y14.BQ     Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X130Y15.D2     net (fanout=6)        0.284   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X130Y15.CLK    Tah         (-Th)     0.279   ftop/gbe0/gmac/rxRS_rxF/_n0110<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.120ns (-0.164ns logic, 0.284ns route)
                                                       (-136.7% logic, 236.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.081ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.120ns (Levels of Logic = 0)
  Clock Path Skew:      0.039ns (0.390 - 0.351)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X126Y14.BQ     Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X130Y15.D2     net (fanout=6)        0.284   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X130Y15.CLK    Tah         (-Th)     0.279   ftop/gbe0/gmac/rxRS_rxF/_n0110<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.120ns (-0.164ns logic, 0.284ns route)
                                                       (-136.7% logic, 236.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.081ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.120ns (Levels of Logic = 0)
  Clock Path Skew:      0.039ns (0.390 - 0.351)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X126Y14.BQ     Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X130Y15.D2     net (fanout=6)        0.284   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X130Y15.CLK    Tah         (-Th)     0.279   ftop/gbe0/gmac/rxRS_rxF/_n0110<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.120ns (-0.164ns logic, 0.284ns route)
                                                       (-136.7% logic, 236.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.081ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMD_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.120ns (Levels of Logic = 0)
  Clock Path Skew:      0.039ns (0.390 - 0.351)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMD_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X126Y14.BQ     Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X130Y15.D2     net (fanout=6)        0.284   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X130Y15.CLK    Tah         (-Th)     0.279   ftop/gbe0/gmac/rxRS_rxF/_n0110<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMD_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.120ns (-0.164ns logic, 0.284ns route)
                                                       (-136.7% logic, 236.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.081ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.120ns (Levels of Logic = 0)
  Clock Path Skew:      0.039ns (0.390 - 0.351)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X126Y14.BQ     Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X130Y15.D2     net (fanout=6)        0.284   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X130Y15.CLK    Tah         (-Th)     0.279   ftop/gbe0/gmac/rxRS_rxF/_n0110<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.120ns (-0.164ns logic, 0.284ns route)
                                                       (-136.7% logic, 236.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.091ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.130ns (Levels of Logic = 0)
  Clock Path Skew:      0.039ns (0.390 - 0.351)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X126Y14.CQ     Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X130Y15.D3     net (fanout=6)        0.229   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X130Y15.CLK    Tah         (-Th)     0.214   ftop/gbe0/gmac/rxRS_rxF/_n0110<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.130ns (-0.099ns logic, 0.229ns route)
                                                       (-76.2% logic, 176.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.091ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.130ns (Levels of Logic = 0)
  Clock Path Skew:      0.039ns (0.390 - 0.351)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X126Y14.CQ     Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X130Y15.D3     net (fanout=6)        0.229   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X130Y15.CLK    Tah         (-Th)     0.214   ftop/gbe0/gmac/rxRS_rxF/_n0110<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.130ns (-0.099ns logic, 0.229ns route)
                                                       (-76.2% logic, 176.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.091ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.130ns (Levels of Logic = 0)
  Clock Path Skew:      0.039ns (0.390 - 0.351)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X126Y14.CQ     Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X130Y15.D3     net (fanout=6)        0.229   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X130Y15.CLK    Tah         (-Th)     0.214   ftop/gbe0/gmac/rxRS_rxF/_n0110<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.130ns (-0.099ns logic, 0.229ns route)
                                                       (-76.2% logic, 176.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.091ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.130ns (Levels of Logic = 0)
  Clock Path Skew:      0.039ns (0.390 - 0.351)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X126Y14.CQ     Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X130Y15.D3     net (fanout=6)        0.229   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X130Y15.CLK    Tah         (-Th)     0.214   ftop/gbe0/gmac/rxRS_rxF/_n0110<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.130ns (-0.099ns logic, 0.229ns route)
                                                       (-76.2% logic, 176.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMII_RX_CLK = PERIOD TIMEGRP "GMII_RX_CLK" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: ftop/gbe0/gmac/rxClk_BUFR/I
  Logical resource: ftop/gbe0/gmac/rxClk_BUFR/I
  Location pin: BUFR_X2Y3.I
  Clock network: ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP/CLK
  Location pin: SLICE_X126Y15.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP/CLK
  Location pin: SLICE_X126Y15.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/SP/CLK
  Location pin: SLICE_X126Y15.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/SP/CLK
  Location pin: SLICE_X126Y15.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/DP/CLK
  Location pin: SLICE_X126Y15.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/DP/CLK
  Location pin: SLICE_X126Y15.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/DP/CLK
  Location pin: SLICE_X126Y15.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/DP/CLK
  Location pin: SLICE_X126Y15.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/DP/CLK
  Location pin: SLICE_X126Y15.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/DP/CLK
  Location pin: SLICE_X126Y15.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/DP/CLK
  Location pin: SLICE_X126Y15.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/DP/CLK
  Location pin: SLICE_X126Y15.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/SP/CLK
  Location pin: SLICE_X126Y15.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/SP/CLK
  Location pin: SLICE_X126Y15.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/SP/CLK
  Location pin: SLICE_X126Y15.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/SP/CLK
  Location pin: SLICE_X126Y15.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA/CLK
  Location pin: SLICE_X130Y15.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA/CLK
  Location pin: SLICE_X130Y15.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA_D1/CLK
  Location pin: SLICE_X130Y15.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMII_GTX_CLK = PERIOD TIMEGRP "GMII_GTX_CLK" 125 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7035 paths analyzed, 691 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.800ns.
--------------------------------------------------------------------------------
Slack (setup path):     2.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dDoutReg_9 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.710ns (Levels of Logic = 4)
  Clock Path Skew:      -0.055ns (0.952 - 1.007)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dDoutReg_9 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X134Y23.BQ     Tcko                  0.381   ftop/gbe0/gmac/txRS_txF$dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    SLICE_X109Y15.A6     net (fanout=1)        1.195   ftop/gbe0/gmac/txRS_txF$dD_OUT<9>
    SLICE_X109Y15.A      Tilo                  0.068   ftop/ctop/inf/cp/rom_serverAdapter_outDataCore/tail_0_0
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X101Y21.B4     net (fanout=21)       0.906   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X101Y21.B      Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X113Y16.B4     net (fanout=11)       0.948   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X113Y16.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/_n0130_inv
                                                       ftop/gbe0/gmac/txRS_txF$dDEQ
    SLICE_X118Y17.A6     net (fanout=3)        0.466   ftop/gbe0/gmac/txRS_txF$dDEQ
    SLICE_X118Y17.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_202_o_MUX_11455_o1
    SLICE_X137Y23.CE     net (fanout=3)        1.224   ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_202_o_MUX_11455_o
    SLICE_X137Y23.CLK    Tceck                 0.318   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<4>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr_4
    -------------------------------------------------  ---------------------------
    Total                                      5.710ns (0.971ns logic, 4.739ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dDoutReg_9 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.710ns (Levels of Logic = 4)
  Clock Path Skew:      -0.055ns (0.952 - 1.007)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dDoutReg_9 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X134Y23.BQ     Tcko                  0.381   ftop/gbe0/gmac/txRS_txF$dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    SLICE_X109Y15.A6     net (fanout=1)        1.195   ftop/gbe0/gmac/txRS_txF$dD_OUT<9>
    SLICE_X109Y15.A      Tilo                  0.068   ftop/ctop/inf/cp/rom_serverAdapter_outDataCore/tail_0_0
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X101Y21.B4     net (fanout=21)       0.906   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X101Y21.B      Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X113Y16.B4     net (fanout=11)       0.948   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X113Y16.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/_n0130_inv
                                                       ftop/gbe0/gmac/txRS_txF$dDEQ
    SLICE_X118Y17.A6     net (fanout=3)        0.466   ftop/gbe0/gmac/txRS_txF$dDEQ
    SLICE_X118Y17.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_202_o_MUX_11455_o1
    SLICE_X137Y23.CE     net (fanout=3)        1.224   ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_202_o_MUX_11455_o
    SLICE_X137Y23.CLK    Tceck                 0.318   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<4>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      5.710ns (0.971ns logic, 4.739ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dDoutReg_9 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.710ns (Levels of Logic = 4)
  Clock Path Skew:      -0.055ns (0.952 - 1.007)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dDoutReg_9 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X134Y23.BQ     Tcko                  0.381   ftop/gbe0/gmac/txRS_txF$dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    SLICE_X109Y15.A6     net (fanout=1)        1.195   ftop/gbe0/gmac/txRS_txF$dD_OUT<9>
    SLICE_X109Y15.A      Tilo                  0.068   ftop/ctop/inf/cp/rom_serverAdapter_outDataCore/tail_0_0
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X101Y21.B4     net (fanout=21)       0.906   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X101Y21.B      Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X113Y16.B4     net (fanout=11)       0.948   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X113Y16.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/_n0130_inv
                                                       ftop/gbe0/gmac/txRS_txF$dDEQ
    SLICE_X118Y17.A6     net (fanout=3)        0.466   ftop/gbe0/gmac/txRS_txF$dDEQ
    SLICE_X118Y17.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_202_o_MUX_11455_o1
    SLICE_X137Y23.CE     net (fanout=3)        1.224   ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_202_o_MUX_11455_o
    SLICE_X137Y23.CLK    Tceck                 0.318   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<4>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      5.710ns (0.971ns logic, 4.739ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dDoutReg_9 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.710ns (Levels of Logic = 4)
  Clock Path Skew:      -0.055ns (0.952 - 1.007)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dDoutReg_9 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X134Y23.BQ     Tcko                  0.381   ftop/gbe0/gmac/txRS_txF$dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    SLICE_X109Y15.A6     net (fanout=1)        1.195   ftop/gbe0/gmac/txRS_txF$dD_OUT<9>
    SLICE_X109Y15.A      Tilo                  0.068   ftop/ctop/inf/cp/rom_serverAdapter_outDataCore/tail_0_0
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X101Y21.B4     net (fanout=21)       0.906   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X101Y21.B      Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X113Y16.B4     net (fanout=11)       0.948   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X113Y16.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/_n0130_inv
                                                       ftop/gbe0/gmac/txRS_txF$dDEQ
    SLICE_X118Y17.A6     net (fanout=3)        0.466   ftop/gbe0/gmac/txRS_txF$dDEQ
    SLICE_X118Y17.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_202_o_MUX_11455_o1
    SLICE_X137Y23.CE     net (fanout=3)        1.224   ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_202_o_MUX_11455_o
    SLICE_X137Y23.CLK    Tceck                 0.318   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<4>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr_2
    -------------------------------------------------  ---------------------------
    Total                                      5.710ns (0.971ns logic, 4.739ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dDoutReg_9 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.756ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dDoutReg_9 to ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X134Y23.BQ     Tcko                  0.381   ftop/gbe0/gmac/txRS_txF$dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    SLICE_X109Y15.A6     net (fanout=1)        1.195   ftop/gbe0/gmac/txRS_txF$dD_OUT<9>
    SLICE_X109Y15.A      Tilo                  0.068   ftop/ctop/inf/cp/rom_serverAdapter_outDataCore/tail_0_0
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X101Y21.B4     net (fanout=21)       0.906   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X101Y21.B      Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X113Y16.B4     net (fanout=11)       0.948   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X113Y16.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/_n0130_inv
                                                       ftop/gbe0/gmac/txRS_txF$dDEQ
    SLICE_X113Y16.C2     net (fanout=3)        0.587   ftop/gbe0/gmac/txRS_txF$dDEQ
    SLICE_X113Y16.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/_n0130_inv
                                                       ftop/gbe0/gmac/txRS_txF/_n0130_inv1
    SLICE_X134Y23.CE     net (fanout=3)        1.183   ftop/gbe0/gmac/txRS_txF/_n0130_inv
    SLICE_X134Y23.CLK    Tceck                 0.284   ftop/gbe0/gmac/txRS_txF$dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    -------------------------------------------------  ---------------------------
    Total                                      5.756ns (0.937ns logic, 4.819ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dDoutReg_9 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.756ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dDoutReg_9 to ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X134Y23.BQ     Tcko                  0.381   ftop/gbe0/gmac/txRS_txF$dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    SLICE_X109Y15.A6     net (fanout=1)        1.195   ftop/gbe0/gmac/txRS_txF$dD_OUT<9>
    SLICE_X109Y15.A      Tilo                  0.068   ftop/ctop/inf/cp/rom_serverAdapter_outDataCore/tail_0_0
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X101Y21.B4     net (fanout=21)       0.906   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X101Y21.B      Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X113Y16.B4     net (fanout=11)       0.948   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X113Y16.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/_n0130_inv
                                                       ftop/gbe0/gmac/txRS_txF$dDEQ
    SLICE_X113Y16.C2     net (fanout=3)        0.587   ftop/gbe0/gmac/txRS_txF$dDEQ
    SLICE_X113Y16.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/_n0130_inv
                                                       ftop/gbe0/gmac/txRS_txF/_n0130_inv1
    SLICE_X134Y23.CE     net (fanout=3)        1.183   ftop/gbe0/gmac/txRS_txF/_n0130_inv
    SLICE_X134Y23.CLK    Tceck                 0.284   ftop/gbe0/gmac/txRS_txF$dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    -------------------------------------------------  ---------------------------
    Total                                      5.756ns (0.937ns logic, 4.819ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dDoutReg_9 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.698ns (Levels of Logic = 4)
  Clock Path Skew:      -0.057ns (0.950 - 1.007)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dDoutReg_9 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X134Y23.BQ     Tcko                  0.381   ftop/gbe0/gmac/txRS_txF$dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    SLICE_X109Y15.A6     net (fanout=1)        1.195   ftop/gbe0/gmac/txRS_txF$dD_OUT<9>
    SLICE_X109Y15.A      Tilo                  0.068   ftop/ctop/inf/cp/rom_serverAdapter_outDataCore/tail_0_0
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X101Y21.B4     net (fanout=21)       0.906   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X101Y21.B      Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X113Y16.B4     net (fanout=11)       0.948   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X113Y16.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/_n0130_inv
                                                       ftop/gbe0/gmac/txRS_txF$dDEQ
    SLICE_X118Y17.A6     net (fanout=3)        0.466   ftop/gbe0/gmac/txRS_txF$dDEQ
    SLICE_X118Y17.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_202_o_MUX_11455_o1
    SLICE_X136Y22.CE     net (fanout=3)        1.246   ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_202_o_MUX_11455_o
    SLICE_X136Y22.CLK    Tceck                 0.284   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<5>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5
    -------------------------------------------------  ---------------------------
    Total                                      5.698ns (0.937ns logic, 4.761ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dDoutReg_9 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.698ns (Levels of Logic = 4)
  Clock Path Skew:      -0.057ns (0.950 - 1.007)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dDoutReg_9 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X134Y23.BQ     Tcko                  0.381   ftop/gbe0/gmac/txRS_txF$dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    SLICE_X109Y15.A6     net (fanout=1)        1.195   ftop/gbe0/gmac/txRS_txF$dD_OUT<9>
    SLICE_X109Y15.A      Tilo                  0.068   ftop/ctop/inf/cp/rom_serverAdapter_outDataCore/tail_0_0
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X101Y21.B4     net (fanout=21)       0.906   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X101Y21.B      Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X113Y16.B4     net (fanout=11)       0.948   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X113Y16.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/_n0130_inv
                                                       ftop/gbe0/gmac/txRS_txF$dDEQ
    SLICE_X118Y17.A6     net (fanout=3)        0.466   ftop/gbe0/gmac/txRS_txF$dDEQ
    SLICE_X118Y17.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_202_o_MUX_11455_o1
    SLICE_X136Y22.CE     net (fanout=3)        1.246   ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_202_o_MUX_11455_o
    SLICE_X136Y22.CLK    Tceck                 0.284   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<5>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4
    -------------------------------------------------  ---------------------------
    Total                                      5.698ns (0.937ns logic, 4.761ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.219ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dDoutReg_9 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.760ns (Levels of Logic = 4)
  Clock Path Skew:      0.014ns (1.021 - 1.007)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dDoutReg_9 to ftop/gbe0/gmac/txRS_crc/rRemainder_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X134Y23.BQ     Tcko                  0.381   ftop/gbe0/gmac/txRS_txF$dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    SLICE_X109Y15.A6     net (fanout=1)        1.195   ftop/gbe0/gmac/txRS_txF$dD_OUT<9>
    SLICE_X109Y15.A      Tilo                  0.068   ftop/ctop/inf/cp/rom_serverAdapter_outDataCore/tail_0_0
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X101Y21.B4     net (fanout=21)       0.906   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X101Y21.B      Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X104Y3.A3      net (fanout=11)       1.406   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X104Y3.A       Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/txRS_crc$EN_add1
    SLICE_X104Y3.B3      net (fanout=2)        0.345   ftop/gbe0/gmac/txRS_crc$EN_add
    SLICE_X104Y3.B       Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$EN11
    SLICE_X96Y6.CE       net (fanout=13)       0.971   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
    SLICE_X96Y6.CLK      Tceck                 0.284   ftop/gbe0/gmac/txRS_crc/rRemainder<13>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_13
    -------------------------------------------------  ---------------------------
    Total                                      5.760ns (0.937ns logic, 4.823ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.219ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dDoutReg_9 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.760ns (Levels of Logic = 4)
  Clock Path Skew:      0.014ns (1.021 - 1.007)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dDoutReg_9 to ftop/gbe0/gmac/txRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X134Y23.BQ     Tcko                  0.381   ftop/gbe0/gmac/txRS_txF$dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    SLICE_X109Y15.A6     net (fanout=1)        1.195   ftop/gbe0/gmac/txRS_txF$dD_OUT<9>
    SLICE_X109Y15.A      Tilo                  0.068   ftop/ctop/inf/cp/rom_serverAdapter_outDataCore/tail_0_0
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X101Y21.B4     net (fanout=21)       0.906   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X101Y21.B      Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X104Y3.A3      net (fanout=11)       1.406   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X104Y3.A       Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/txRS_crc$EN_add1
    SLICE_X104Y3.B3      net (fanout=2)        0.345   ftop/gbe0/gmac/txRS_crc$EN_add
    SLICE_X104Y3.B       Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$EN11
    SLICE_X96Y6.CE       net (fanout=13)       0.971   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
    SLICE_X96Y6.CLK      Tceck                 0.284   ftop/gbe0/gmac/txRS_crc/rRemainder<13>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      5.760ns (0.937ns logic, 4.823ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.240ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dDoutReg_9 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.670ns (Levels of Logic = 4)
  Clock Path Skew:      -0.055ns (0.952 - 1.007)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dDoutReg_9 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X134Y23.BQ     Tcko                  0.381   ftop/gbe0/gmac/txRS_txF$dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    SLICE_X109Y15.A6     net (fanout=1)        1.195   ftop/gbe0/gmac/txRS_txF$dD_OUT<9>
    SLICE_X109Y15.A      Tilo                  0.068   ftop/ctop/inf/cp/rom_serverAdapter_outDataCore/tail_0_0
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X101Y21.B4     net (fanout=21)       0.906   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X101Y21.B      Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X113Y16.B4     net (fanout=11)       0.948   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X113Y16.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/_n0130_inv
                                                       ftop/gbe0/gmac/txRS_txF$dDEQ
    SLICE_X118Y17.A6     net (fanout=3)        0.466   ftop/gbe0/gmac/txRS_txF$dDEQ
    SLICE_X118Y17.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_202_o_MUX_11455_o1
    SLICE_X137Y23.CE     net (fanout=3)        1.224   ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_202_o_MUX_11455_o
    SLICE_X137Y23.CLK    Tceck                 0.278   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<4>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr_5
    -------------------------------------------------  ---------------------------
    Total                                      5.670ns (0.931ns logic, 4.739ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.262ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dNotEmptyReg (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.643ns (Levels of Logic = 4)
  Clock Path Skew:      -0.060ns (0.946 - 1.006)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dNotEmptyReg to ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y17.AQ     Tcko                  0.381   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg
    SLICE_X109Y15.A1     net (fanout=6)        1.082   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
    SLICE_X109Y15.A      Tilo                  0.068   ftop/ctop/inf/cp/rom_serverAdapter_outDataCore/tail_0_0
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X101Y21.B4     net (fanout=21)       0.906   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X101Y21.B      Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X113Y16.B4     net (fanout=11)       0.948   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X113Y16.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/_n0130_inv
                                                       ftop/gbe0/gmac/txRS_txF$dDEQ
    SLICE_X113Y16.C2     net (fanout=3)        0.587   ftop/gbe0/gmac/txRS_txF$dDEQ
    SLICE_X113Y16.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/_n0130_inv
                                                       ftop/gbe0/gmac/txRS_txF/_n0130_inv1
    SLICE_X134Y23.CE     net (fanout=3)        1.183   ftop/gbe0/gmac/txRS_txF/_n0130_inv
    SLICE_X134Y23.CLK    Tceck                 0.284   ftop/gbe0/gmac/txRS_txF$dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    -------------------------------------------------  ---------------------------
    Total                                      5.643ns (0.937ns logic, 4.706ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.262ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dNotEmptyReg (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.643ns (Levels of Logic = 4)
  Clock Path Skew:      -0.060ns (0.946 - 1.006)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dNotEmptyReg to ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y17.AQ     Tcko                  0.381   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg
    SLICE_X109Y15.A1     net (fanout=6)        1.082   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
    SLICE_X109Y15.A      Tilo                  0.068   ftop/ctop/inf/cp/rom_serverAdapter_outDataCore/tail_0_0
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X101Y21.B4     net (fanout=21)       0.906   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X101Y21.B      Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X113Y16.B4     net (fanout=11)       0.948   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X113Y16.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/_n0130_inv
                                                       ftop/gbe0/gmac/txRS_txF$dDEQ
    SLICE_X113Y16.C2     net (fanout=3)        0.587   ftop/gbe0/gmac/txRS_txF$dDEQ
    SLICE_X113Y16.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/_n0130_inv
                                                       ftop/gbe0/gmac/txRS_txF/_n0130_inv1
    SLICE_X134Y23.CE     net (fanout=3)        1.183   ftop/gbe0/gmac/txRS_txF/_n0130_inv
    SLICE_X134Y23.CLK    Tceck                 0.284   ftop/gbe0/gmac/txRS_txF$dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    -------------------------------------------------  ---------------------------
    Total                                      5.643ns (0.937ns logic, 4.706ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dDoutReg_9 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_21 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.680ns (Levels of Logic = 4)
  Clock Path Skew:      0.013ns (1.020 - 1.007)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dDoutReg_9 to ftop/gbe0/gmac/txRS_crc/rRemainder_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X134Y23.BQ     Tcko                  0.381   ftop/gbe0/gmac/txRS_txF$dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    SLICE_X109Y15.A6     net (fanout=1)        1.195   ftop/gbe0/gmac/txRS_txF$dD_OUT<9>
    SLICE_X109Y15.A      Tilo                  0.068   ftop/ctop/inf/cp/rom_serverAdapter_outDataCore/tail_0_0
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X101Y21.B4     net (fanout=21)       0.906   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X101Y21.B      Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X104Y3.A3      net (fanout=11)       1.406   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X104Y3.A       Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/txRS_crc$EN_add1
    SLICE_X104Y3.B3      net (fanout=2)        0.345   ftop/gbe0/gmac/txRS_crc$EN_add
    SLICE_X104Y3.B       Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$EN11
    SLICE_X98Y7.CE       net (fanout=13)       0.857   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
    SLICE_X98Y7.CLK      Tceck                 0.318   ftop/gbe0/gmac/txRS_crc/rRemainder<21>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_21
    -------------------------------------------------  ---------------------------
    Total                                      5.680ns (0.971ns logic, 4.709ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dDoutReg_9 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_20 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.680ns (Levels of Logic = 4)
  Clock Path Skew:      0.013ns (1.020 - 1.007)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dDoutReg_9 to ftop/gbe0/gmac/txRS_crc/rRemainder_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X134Y23.BQ     Tcko                  0.381   ftop/gbe0/gmac/txRS_txF$dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    SLICE_X109Y15.A6     net (fanout=1)        1.195   ftop/gbe0/gmac/txRS_txF$dD_OUT<9>
    SLICE_X109Y15.A      Tilo                  0.068   ftop/ctop/inf/cp/rom_serverAdapter_outDataCore/tail_0_0
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X101Y21.B4     net (fanout=21)       0.906   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X101Y21.B      Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X104Y3.A3      net (fanout=11)       1.406   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X104Y3.A       Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/txRS_crc$EN_add1
    SLICE_X104Y3.B3      net (fanout=2)        0.345   ftop/gbe0/gmac/txRS_crc$EN_add
    SLICE_X104Y3.B       Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$EN11
    SLICE_X98Y7.CE       net (fanout=13)       0.857   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
    SLICE_X98Y7.CLK      Tceck                 0.318   ftop/gbe0/gmac/txRS_crc/rRemainder<21>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_20
    -------------------------------------------------  ---------------------------
    Total                                      5.680ns (0.971ns logic, 4.709ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.314ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dNotEmptyReg (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.597ns (Levels of Logic = 4)
  Clock Path Skew:      -0.054ns (0.952 - 1.006)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dNotEmptyReg to ftop/gbe0/gmac/txRS_txF/dGDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y17.AQ     Tcko                  0.381   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg
    SLICE_X109Y15.A1     net (fanout=6)        1.082   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
    SLICE_X109Y15.A      Tilo                  0.068   ftop/ctop/inf/cp/rom_serverAdapter_outDataCore/tail_0_0
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X101Y21.B4     net (fanout=21)       0.906   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X101Y21.B      Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X113Y16.B4     net (fanout=11)       0.948   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X113Y16.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/_n0130_inv
                                                       ftop/gbe0/gmac/txRS_txF$dDEQ
    SLICE_X118Y17.A6     net (fanout=3)        0.466   ftop/gbe0/gmac/txRS_txF$dDEQ
    SLICE_X118Y17.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_202_o_MUX_11455_o1
    SLICE_X137Y23.CE     net (fanout=3)        1.224   ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_202_o_MUX_11455_o
    SLICE_X137Y23.CLK    Tceck                 0.318   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<4>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      5.597ns (0.971ns logic, 4.626ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.314ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dNotEmptyReg (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.597ns (Levels of Logic = 4)
  Clock Path Skew:      -0.054ns (0.952 - 1.006)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dNotEmptyReg to ftop/gbe0/gmac/txRS_txF/dGDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y17.AQ     Tcko                  0.381   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg
    SLICE_X109Y15.A1     net (fanout=6)        1.082   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
    SLICE_X109Y15.A      Tilo                  0.068   ftop/ctop/inf/cp/rom_serverAdapter_outDataCore/tail_0_0
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X101Y21.B4     net (fanout=21)       0.906   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X101Y21.B      Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X113Y16.B4     net (fanout=11)       0.948   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X113Y16.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/_n0130_inv
                                                       ftop/gbe0/gmac/txRS_txF$dDEQ
    SLICE_X118Y17.A6     net (fanout=3)        0.466   ftop/gbe0/gmac/txRS_txF$dDEQ
    SLICE_X118Y17.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_202_o_MUX_11455_o1
    SLICE_X137Y23.CE     net (fanout=3)        1.224   ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_202_o_MUX_11455_o
    SLICE_X137Y23.CLK    Tceck                 0.318   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<4>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      5.597ns (0.971ns logic, 4.626ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.314ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dNotEmptyReg (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.597ns (Levels of Logic = 4)
  Clock Path Skew:      -0.054ns (0.952 - 1.006)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dNotEmptyReg to ftop/gbe0/gmac/txRS_txF/dGDeqPtr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y17.AQ     Tcko                  0.381   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg
    SLICE_X109Y15.A1     net (fanout=6)        1.082   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
    SLICE_X109Y15.A      Tilo                  0.068   ftop/ctop/inf/cp/rom_serverAdapter_outDataCore/tail_0_0
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X101Y21.B4     net (fanout=21)       0.906   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X101Y21.B      Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X113Y16.B4     net (fanout=11)       0.948   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X113Y16.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/_n0130_inv
                                                       ftop/gbe0/gmac/txRS_txF$dDEQ
    SLICE_X118Y17.A6     net (fanout=3)        0.466   ftop/gbe0/gmac/txRS_txF$dDEQ
    SLICE_X118Y17.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_202_o_MUX_11455_o1
    SLICE_X137Y23.CE     net (fanout=3)        1.224   ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_202_o_MUX_11455_o
    SLICE_X137Y23.CLK    Tceck                 0.318   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<4>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr_4
    -------------------------------------------------  ---------------------------
    Total                                      5.597ns (0.971ns logic, 4.626ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.314ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dNotEmptyReg (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.597ns (Levels of Logic = 4)
  Clock Path Skew:      -0.054ns (0.952 - 1.006)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dNotEmptyReg to ftop/gbe0/gmac/txRS_txF/dGDeqPtr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y17.AQ     Tcko                  0.381   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg
    SLICE_X109Y15.A1     net (fanout=6)        1.082   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
    SLICE_X109Y15.A      Tilo                  0.068   ftop/ctop/inf/cp/rom_serverAdapter_outDataCore/tail_0_0
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X101Y21.B4     net (fanout=21)       0.906   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X101Y21.B      Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X113Y16.B4     net (fanout=11)       0.948   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X113Y16.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/_n0130_inv
                                                       ftop/gbe0/gmac/txRS_txF$dDEQ
    SLICE_X118Y17.A6     net (fanout=3)        0.466   ftop/gbe0/gmac/txRS_txF$dDEQ
    SLICE_X118Y17.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_202_o_MUX_11455_o1
    SLICE_X137Y23.CE     net (fanout=3)        1.224   ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_202_o_MUX_11455_o
    SLICE_X137Y23.CLK    Tceck                 0.318   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<4>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr_2
    -------------------------------------------------  ---------------------------
    Total                                      5.597ns (0.971ns logic, 4.626ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.317ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dDoutReg_9 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.591ns (Levels of Logic = 4)
  Clock Path Skew:      -0.057ns (0.950 - 1.007)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dDoutReg_9 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X134Y23.BQ     Tcko                  0.381   ftop/gbe0/gmac/txRS_txF$dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    SLICE_X109Y15.A6     net (fanout=1)        1.195   ftop/gbe0/gmac/txRS_txF$dD_OUT<9>
    SLICE_X109Y15.A      Tilo                  0.068   ftop/ctop/inf/cp/rom_serverAdapter_outDataCore/tail_0_0
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X101Y21.B4     net (fanout=21)       0.906   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X101Y21.B      Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X113Y16.B4     net (fanout=11)       0.948   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X113Y16.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/_n0130_inv
                                                       ftop/gbe0/gmac/txRS_txF$dDEQ
    SLICE_X118Y17.A6     net (fanout=3)        0.466   ftop/gbe0/gmac/txRS_txF$dDEQ
    SLICE_X118Y17.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_202_o_MUX_11455_o1
    SLICE_X137Y22.CE     net (fanout=3)        1.105   ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_202_o_MUX_11455_o
    SLICE_X137Y22.CLK    Tceck                 0.318   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3
    -------------------------------------------------  ---------------------------
    Total                                      5.591ns (0.971ns logic, 4.620ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMII_GTX_CLK = PERIOD TIMEGRP "GMII_GTX_CLK" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.072ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.081ns (Levels of Logic = 1)
  Clock Path Skew:      0.009ns (0.053 - 0.044)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_1 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X137Y22.BQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_1
    SLICE_X136Y22.D6     net (fanout=6)        0.060   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<1>
    SLICE_X136Y22.CLK    Tah         (-Th)     0.077   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<5>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1[0]_dGDeqPtr1[5]_xor_27_OUT<4>1
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5
    -------------------------------------------------  ---------------------------
    Total                                      0.081ns (0.021ns logic, 0.060ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.087ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_preambleCnt_value_3 (FF)
  Destination:          ftop/gbe0/gmac/txRS_preambleCnt_value_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.096ns (Levels of Logic = 1)
  Clock Path Skew:      0.009ns (0.050 - 0.041)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_preambleCnt_value_3 to ftop/gbe0/gmac/txRS_preambleCnt_value_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y20.DQ      Tcko                  0.098   ftop/gbe0/gmac/txRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_preambleCnt_value_3
    SLICE_X99Y20.C6      net (fanout=11)       0.054   ftop/gbe0/gmac/txRS_preambleCnt_value<3>
    SLICE_X99Y20.CLK     Tah         (-Th)     0.056   ftop/gbe0/gmac/txRS_preambleCnt_value<4>
                                                       ftop/gbe0/gmac/Mcount_txRS_preambleCnt_value_xor<4>11
                                                       ftop/gbe0/gmac/txRS_preambleCnt_value_4
    -------------------------------------------------  ---------------------------
    Total                                      0.096ns (0.042ns logic, 0.054ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.091ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dSyncReg1_4 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dEnqPtr_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.101ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.057 - 0.047)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dSyncReg1_4 to ftop/gbe0/gmac/txRS_txF/dEnqPtr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X139Y25.AQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_txF/dSyncReg1<4>
                                                       ftop/gbe0/gmac/txRS_txF/dSyncReg1_4
    SLICE_X138Y25.DX     net (fanout=1)        0.092   ftop/gbe0/gmac/txRS_txF/dSyncReg1<4>
    SLICE_X138Y25.CLK    Tckdi       (-Th)     0.089   ftop/gbe0/gmac/txRS_txF/dEnqPtr<4>
                                                       ftop/gbe0/gmac/txRS_txF/dEnqPtr_4
    -------------------------------------------------  ---------------------------
    Total                                      0.101ns (0.009ns logic, 0.092ns route)
                                                       (8.9% logic, 91.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.091ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txRst/reset_hold_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txRst/reset_hold_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.091ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txRst/reset_hold_0 to ftop/gbe0/gmac/txRS_txRst/reset_hold_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y24.AQ      Tcko                  0.098   ftop/gbe0/gmac/txRS_txRst/reset_hold<0>
                                                       ftop/gbe0/gmac/txRS_txRst/reset_hold_0
    SLICE_X98Y24.A5      net (fanout=1)        0.075   ftop/gbe0/gmac/txRS_txRst/reset_hold<0>
    SLICE_X98Y24.CLK     Tah         (-Th)     0.082   ftop/gbe0/gmac/txRS_txRst/reset_hold<0>
                                                       ftop/gbe0/gmac/txRS_txRst/reset_hold<0>_rt
                                                       ftop/gbe0/gmac/txRS_txRst/reset_hold_1
    -------------------------------------------------  ---------------------------
    Total                                      0.091ns (0.016ns logic, 0.075ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.102ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_ifgCnt_value_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_ifgCnt_value_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.113ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.061 - 0.050)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_ifgCnt_value_1 to ftop/gbe0/gmac/txRS_ifgCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y11.BQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_ifgCnt_value<2>
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_1
    SLICE_X101Y11.A6     net (fanout=4)        0.053   ftop/gbe0/gmac/txRS_ifgCnt_value<1>
    SLICE_X101Y11.CLK    Tah         (-Th)     0.055   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/Mcount_txRS_ifgCnt_value_xor<3>11
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      0.113ns (0.060ns logic, 0.053ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.109ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_ifgCnt_value_3 (FF)
  Destination:          ftop/gbe0/gmac/txRS_ifgCnt_value_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.109ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_ifgCnt_value_3 to ftop/gbe0/gmac/txRS_ifgCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y11.AQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_3
    SLICE_X101Y11.A5     net (fanout=2)        0.066   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
    SLICE_X101Y11.CLK    Tah         (-Th)     0.055   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/Mcount_txRS_ifgCnt_value_xor<3>11
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      0.109ns (0.043ns logic, 0.066ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.111ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.111ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X136Y22.CQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<5>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4
    SLICE_X136Y22.C5     net (fanout=2)        0.072   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<4>
    SLICE_X136Y22.CLK    Tah         (-Th)     0.076   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<5>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1[0]_dGDeqPtr1[5]_xor_27_OUT<3>1
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4
    -------------------------------------------------  ---------------------------
    Total                                      0.111ns (0.039ns logic, 0.072ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.112ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.123ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.055 - 0.044)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X137Y22.DQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3
    SLICE_X137Y23.CX     net (fanout=4)        0.101   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
    SLICE_X137Y23.CLK    Tckdi       (-Th)     0.076   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<4>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.123ns (0.022ns logic, 0.101ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.116ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dNotEmptyReg (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dNotEmptyReg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.116ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dNotEmptyReg to ftop/gbe0/gmac/txRS_txF/dNotEmptyReg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y17.AQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg
    SLICE_X118Y17.A5     net (fanout=6)        0.077   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
    SLICE_X118Y17.CLK    Tah         (-Th)     0.076   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_202_o_MUX_11455_o1
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg
    -------------------------------------------------  ---------------------------
    Total                                      0.116ns (0.039ns logic, 0.077ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.116ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_ifgCnt_value_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.116ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/txRS_ifgCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y11.CQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_ifgCnt_value<2>
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_2
    SLICE_X100Y11.C5     net (fanout=3)        0.077   ftop/gbe0/gmac/txRS_ifgCnt_value<2>
    SLICE_X100Y11.CLK    Tah         (-Th)     0.076   ftop/gbe0/gmac/txRS_ifgCnt_value<2>
                                                       ftop/gbe0/gmac/Mcount_txRS_ifgCnt_value_xor<2>11
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      0.116ns (0.039ns logic, 0.077ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.122ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.122ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X137Y22.CQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2
    SLICE_X137Y22.C5     net (fanout=5)        0.080   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<2>
    SLICE_X137Y22.CLK    Tah         (-Th)     0.056   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/Mxor_dGDeqPtr1[0]_dGDeqPtr1[5]_xor_27_OUT_1_xo<0>1
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2
    -------------------------------------------------  ---------------------------
    Total                                      0.122ns (0.042ns logic, 0.080ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.122ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.131ns (Levels of Logic = 1)
  Clock Path Skew:      0.009ns (0.053 - 0.044)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_1 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X137Y22.BQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_1
    SLICE_X136Y22.C6     net (fanout=6)        0.109   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<1>
    SLICE_X136Y22.CLK    Tah         (-Th)     0.076   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<5>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1[0]_dGDeqPtr1[5]_xor_27_OUT<3>1
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4
    -------------------------------------------------  ---------------------------
    Total                                      0.131ns (0.022ns logic, 0.109ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.122ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_isSOF (FF)
  Destination:          ftop/gbe0/gmac/txRS_isSOF (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.122ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_isSOF to ftop/gbe0/gmac/txRS_isSOF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y12.AQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_isSOF
                                                       ftop/gbe0/gmac/txRS_isSOF
    SLICE_X104Y12.A5     net (fanout=10)       0.083   ftop/gbe0/gmac/txRS_isSOF
    SLICE_X104Y12.CLK    Tah         (-Th)     0.076   ftop/gbe0/gmac/txRS_isSOF
                                                       ftop/gbe0/gmac/txRS_isSOF$D_IN1
                                                       ftop/gbe0/gmac/txRS_isSOF
    -------------------------------------------------  ---------------------------
    Total                                      0.122ns (0.039ns logic, 0.083ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.123ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_crc/rRemainder_26 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.123ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_crc/rRemainder_26 to ftop/gbe0/gmac/txRS_crc/rRemainder_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y4.CQ       Tcko                  0.098   ftop/gbe0/gmac/txRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_26
    SLICE_X97Y4.B5       net (fanout=15)       0.082   ftop/gbe0/gmac/txRS_crc/rRemainder<26>
    SLICE_X97Y4.CLK      Tah         (-Th)     0.057   ftop/gbe0/gmac/txRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<25>1
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_25
    -------------------------------------------------  ---------------------------
    Total                                      0.123ns (0.041ns logic, 0.082ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.124ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_crc/rRemainder_14 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.136ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_crc/rRemainder_14 to ftop/gbe0/gmac/txRS_crc/rRemainder_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y1.AQ      Tcko                  0.115   ftop/gbe0/gmac/txRS_crc/rRemainder<16>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_14
    SLICE_X100Y2.B6      net (fanout=2)        0.098   ftop/gbe0/gmac/txRS_crc/rRemainder<14>
    SLICE_X100Y2.CLK     Tah         (-Th)     0.077   ftop/gbe0/gmac/txRS_crc/rRemainder<24>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<22>1
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_22
    -------------------------------------------------  ---------------------------
    Total                                      0.136ns (0.038ns logic, 0.098ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.124ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_preambleCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_preambleCnt_value_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.124ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_preambleCnt_value_2 to ftop/gbe0/gmac/txRS_preambleCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y20.CQ      Tcko                  0.098   ftop/gbe0/gmac/txRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_preambleCnt_value_2
    SLICE_X98Y20.C5      net (fanout=4)        0.082   ftop/gbe0/gmac/txRS_preambleCnt_value<2>
    SLICE_X98Y20.CLK     Tah         (-Th)     0.056   ftop/gbe0/gmac/txRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/Mcount_txRS_preambleCnt_value_xor<2>11
                                                       ftop/gbe0/gmac/txRS_preambleCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      0.124ns (0.042ns logic, 0.082ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.125ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.136ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.055 - 0.044)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_1 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X137Y22.BQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_1
    SLICE_X137Y23.AX     net (fanout=6)        0.114   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<1>
    SLICE_X137Y23.CLK    Tckdi       (-Th)     0.076   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<4>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.136ns (0.022ns logic, 0.114ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.126ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_preambleCnt_value_4 (FF)
  Destination:          ftop/gbe0/gmac/txRS_preambleCnt_value_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.126ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_preambleCnt_value_4 to ftop/gbe0/gmac/txRS_preambleCnt_value_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y20.CQ      Tcko                  0.098   ftop/gbe0/gmac/txRS_preambleCnt_value<4>
                                                       ftop/gbe0/gmac/txRS_preambleCnt_value_4
    SLICE_X99Y20.C5      net (fanout=10)       0.084   ftop/gbe0/gmac/txRS_preambleCnt_value<4>
    SLICE_X99Y20.CLK     Tah         (-Th)     0.056   ftop/gbe0/gmac/txRS_preambleCnt_value<4>
                                                       ftop/gbe0/gmac/Mcount_txRS_preambleCnt_value_xor<4>11
                                                       ftop/gbe0/gmac/txRS_preambleCnt_value_4
    -------------------------------------------------  ---------------------------
    Total                                      0.126ns (0.042ns logic, 0.084ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.128ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.128ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X137Y22.AQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0
    SLICE_X137Y22.A5     net (fanout=6)        0.085   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<0>
    SLICE_X137Y22.CLK    Tah         (-Th)     0.055   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1[0]_INV_4030_o1_INV_0
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.128ns (0.043ns logic, 0.085ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.131ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_emitFCS_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.131ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_emitFCS_0 to ftop/gbe0/gmac/txRS_emitFCS_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y8.AQ      Tcko                  0.115   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/txRS_emitFCS_0
    SLICE_X108Y8.A5      net (fanout=37)       0.092   ftop/gbe0/gmac/txRS_emitFCS<0>
    SLICE_X108Y8.CLK     Tah         (-Th)     0.076   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/Mmux_txRS_emitFCS$D_IN11
                                                       ftop/gbe0/gmac/txRS_emitFCS_0
    -------------------------------------------------  ---------------------------
    Total                                      0.131ns (0.039ns logic, 0.092ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMII_GTX_CLK = PERIOD TIMEGRP "GMII_GTX_CLK" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.571ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: ftop/sys1_clk/I0
  Logical resource: ftop/sys1_clk/I0
  Location pin: BUFGCTRL_X0Y24.I0
  Clock network: ftop/sys1_clki$O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_tx_en_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxEna/CK
  Location pin: OLOGIC_X2Y63.CLK
  Clock network: ftop/sys1_clk$O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_tx_er_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxErr/CK
  Location pin: OLOGIC_X2Y62.CLK
  Clock network: ftop/sys1_clk$O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_0_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData/CK
  Location pin: OLOGIC_X2Y64.CLK
  Clock network: ftop/sys1_clk$O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_1_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_1/CK
  Location pin: OLOGIC_X2Y65.CLK
  Clock network: ftop/sys1_clk$O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_2_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_2/CK
  Location pin: OLOGIC_X2Y66.CLK
  Clock network: ftop/sys1_clk$O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_3_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_3/CK
  Location pin: OLOGIC_X2Y67.CLK
  Clock network: ftop/sys1_clk$O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_4_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_4/CK
  Location pin: OLOGIC_X2Y68.CLK
  Clock network: ftop/sys1_clk$O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_5_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_5/CK
  Location pin: OLOGIC_X2Y69.CLK
  Clock network: ftop/sys1_clk$O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_6_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_6/CK
  Location pin: OLOGIC_X2Y70.CLK
  Clock network: ftop/sys1_clk$O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_7_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_7/CK
  Location pin: OLOGIC_X2Y71.CLK
  Clock network: ftop/sys1_clk$O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_gtx_clk_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxClk/CK
  Location pin: OLOGIC_X2Y46.CLK
  Clock network: ftop/sys1_clk$O
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<0>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_0/SR
  Location pin: SLICE_X96Y37.SR
  Clock network: ftop/gbe0/phyRst/rstSync/IN_RST_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: gmii_rstn_OBUF/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_1/SR
  Location pin: SLICE_X97Y37.SR
  Clock network: ftop/gbe0/phyRst/rstSync/IN_RST_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txRst/reset_hold_1/SR
  Location pin: SLICE_X98Y24.SR
  Clock network: ftop/gbe0/gmac/txRS_txRst/IN_RST_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txRst/reset_hold_0/SR
  Location pin: SLICE_X98Y24.SR
  Clock network: ftop/gbe0/gmac/txRS_txRst/IN_RST_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txOperateS$dD_OUT/SR
  Logical resource: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg1/SR
  Location pin: SLICE_X111Y11.SR
  Clock network: ftop/gbe0/gmac/txRS_txOperateS/sRST_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txOperateS$dD_OUT/SR
  Logical resource: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2/SR
  Location pin: SLICE_X111Y11.SR
  Clock network: ftop/gbe0/gmac/txRS_txOperateS/sRST_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_unfBit/sSyncReg/SR
  Logical resource: ftop/gbe0/gmac/txRS_unfBit/sSyncReg/SR
  Location pin: SLICE_X112Y12.SR
  Clock network: ftop/gbe0/gmac/txRS_unfBit/sRST_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF$dEMPTY_N/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dNotEmptyReg/SR
  Location pin: SLICE_X118Y17.SR
  Clock network: ftop/gbe0/gmac/txRS_txF/sRST_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_dram0_memc_memc_u_infrastructure_clk_pll = PERIOD 
TIMEGRP         "ftop_dram0_memc_memc_u_infrastructure_clk_pll" TS_SYS0CLK HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 58635 paths analyzed, 21349 endpoints analyzed, 5 failing endpoints
 5 timing errors detected. (5 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.170ns.
--------------------------------------------------------------------------------
Slack (setup path):     -0.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/dfi_init_complete (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.974ns (Levels of Logic = 3)
  Clock Path Skew:      -0.138ns (0.927 - 1.065)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/dfi_init_complete
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y186.AQ    Tcko                  0.381   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7
    SLICE_X103Y185.B6    net (fanout=46)       0.246   ftop/dram0/memc_memc/rst
    SLICE_X103Y185.B     Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X131Y210.A6    net (fanout=10)       1.802   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X131Y210.A     Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/rst_9
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X125Y204.B6    net (fanout=8)        0.576   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X125Y204.B     Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_max_cnt_rd_dly_r[4]_cal2_dly_cnt_r[9]_sub_796_OUT<4>_bdd6
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/rst_6
    SLICE_X125Y179.SR    net (fanout=6)        1.252   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/rst_6
    SLICE_X125Y179.CLK   Tsrck                 0.513   ftop/dram0/memc_memc$phy_init_done
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/dfi_init_complete
    -------------------------------------------------  ---------------------------
    Total                                      4.974ns (1.098ns logic, 3.876ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[31].rst_dq_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.976ns (Levels of Logic = 3)
  Clock Path Skew:      -0.086ns (1.523 - 1.609)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[31].rst_dq_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y186.AQ    Tcko                  0.381   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7
    SLICE_X103Y185.B6    net (fanout=46)       0.246   ftop/dram0/memc_memc/rst
    SLICE_X103Y185.B     Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X89Y158.A6     net (fanout=10)       1.644   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X89Y158.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[7].rst_dqs_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_3
    SLICE_X62Y191.A6     net (fanout=8)        1.970   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_3
    SLICE_X62Y191.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[30].rst_dq_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_5
    SLICE_X63Y191.BX     net (fanout=5)        0.497   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_5
    SLICE_X63Y191.CLK    Tdick                 0.034   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[31].rst_dq_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[31].rst_dq_r
    -------------------------------------------------  ---------------------------
    Total                                      4.976ns (0.619ns logic, 4.357ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[39].rst_dq_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.954ns (Levels of Logic = 3)
  Clock Path Skew:      -0.086ns (1.523 - 1.609)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[39].rst_dq_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y186.AQ    Tcko                  0.381   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7
    SLICE_X103Y185.B6    net (fanout=46)       0.246   ftop/dram0/memc_memc/rst
    SLICE_X103Y185.B     Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X89Y158.A6     net (fanout=10)       1.644   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X89Y158.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[7].rst_dqs_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_3
    SLICE_X62Y191.A6     net (fanout=8)        1.970   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_3
    SLICE_X62Y191.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[30].rst_dq_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_5
    SLICE_X63Y191.BX     net (fanout=5)        0.497   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_5
    SLICE_X63Y191.CLK    Tdick                 0.012   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[31].rst_dq_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[39].rst_dq_r
    -------------------------------------------------  ---------------------------
    Total                                      4.954ns (0.597ns logic, 4.357ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[36].rst_dq_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.860ns (Levels of Logic = 3)
  Clock Path Skew:      -0.085ns (1.524 - 1.609)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[36].rst_dq_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y186.AQ    Tcko                  0.381   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7
    SLICE_X103Y185.B6    net (fanout=46)       0.246   ftop/dram0/memc_memc/rst
    SLICE_X103Y185.B     Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X89Y158.A6     net (fanout=10)       1.644   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X89Y158.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[7].rst_dqs_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_3
    SLICE_X62Y191.A6     net (fanout=8)        1.970   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_3
    SLICE_X62Y191.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[30].rst_dq_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_5
    SLICE_X63Y193.AX     net (fanout=5)        0.381   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_5
    SLICE_X63Y193.CLK    Tdick                 0.034   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[36].rst_dq_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[36].rst_dq_r
    -------------------------------------------------  ---------------------------
    Total                                      4.860ns (0.619ns logic, 4.241ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.001ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[62].rst_dq_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.755ns (Levels of Logic = 3)
  Clock Path Skew:      -0.188ns (1.536 - 1.724)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[62].rst_dq_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y186.AQ    Tcko                  0.381   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7
    SLICE_X103Y185.B6    net (fanout=46)       0.246   ftop/dram0/memc_memc/rst
    SLICE_X103Y185.B     Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X89Y158.A6     net (fanout=10)       1.644   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X89Y158.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[7].rst_dqs_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_3
    SLICE_X71Y143.D6     net (fanout=8)        1.198   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_3
    SLICE_X71Y143.D      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].rst_dq_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_2
    SLICE_X69Y126.DX     net (fanout=7)        1.048   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_2
    SLICE_X69Y126.CLK    Tdick                 0.034   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[62].rst_dq_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[62].rst_dq_r
    -------------------------------------------------  ---------------------------
    Total                                      4.755ns (0.619ns logic, 4.136ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.004ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_4 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/wr_data_fall1_r1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.772ns (Levels of Logic = 2)
  Clock Path Skew:      -0.166ns (1.536 - 1.702)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_4 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/wr_data_fall1_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y164.DQ    Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<4>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_4
    SLICE_X88Y123.B5     net (fanout=144)      3.296   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<4>
    SLICE_X88Y123.BMUX   Tilo                  0.205   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<247>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[41].RAM32M0_RAMB
    SLICE_X71Y128.A6     net (fanout=1)        0.861   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<248>
    SLICE_X71Y128.CLK    Tas                   0.073   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/wr_data_fall1_r3
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_fall1521
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/wr_data_fall1_r1
    -------------------------------------------------  ---------------------------
    Total                                      4.772ns (0.615ns logic, 4.157ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_out_data_r_10 (FF)
  Destination:          ftop/dram0/memc_respF/Mshreg_GND_174_o_dat[15][127]_wide_mux_5_OUT_53_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.733ns (Levels of Logic = 2)
  Clock Path Skew:      -0.202ns (1.531 - 1.733)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_out_data_r_10 to ftop/dram0/memc_respF/Mshreg_GND_174_o_dat[15][127]_wide_mux_5_OUT_53_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y162.AQ    Tcko                  0.381   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_out_data_r<9>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_out_data_r_10
    SLICE_X87Y129.D6     net (fanout=130)      2.004   ftop/dram0/memc_memc$app_rd_data_end
    SLICE_X87Y129.D      Tilo                  0.068   ftop/dram0/N82
                                                       ftop/dram0/memc_respF$ENQ_SW0
    SLICE_X85Y139.A6     net (fanout=22)       0.791   ftop/dram0/N82
    SLICE_X85Y139.A      Tilo                  0.068   ftop/dram0/memc_memc$app_rd_data<251>
                                                       ftop/dram0/memc_respF$ENQ_REPLICA_220
    SLICE_X68Y132.WE     net (fanout=1)        1.342   ftop/dram0/memc_respF$ENQ_REPLICA_220
    SLICE_X68Y132.CLK    Tws                   0.079   ftop/dram0/memc_respF$D_OUT<55>
                                                       ftop/dram0/memc_respF/Mshreg_GND_174_o_dat[15][127]_wide_mux_5_OUT_53_0
    -------------------------------------------------  ---------------------------
    Total                                      4.733ns (0.596ns logic, 4.137ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_out_data_r_10 (FF)
  Destination:          ftop/dram0/memc_respF/Mshreg_GND_174_o_dat[15][127]_wide_mux_5_OUT_52_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.733ns (Levels of Logic = 2)
  Clock Path Skew:      -0.202ns (1.531 - 1.733)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_out_data_r_10 to ftop/dram0/memc_respF/Mshreg_GND_174_o_dat[15][127]_wide_mux_5_OUT_52_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y162.AQ    Tcko                  0.381   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_out_data_r<9>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_out_data_r_10
    SLICE_X87Y129.D6     net (fanout=130)      2.004   ftop/dram0/memc_memc$app_rd_data_end
    SLICE_X87Y129.D      Tilo                  0.068   ftop/dram0/N82
                                                       ftop/dram0/memc_respF$ENQ_SW0
    SLICE_X85Y139.A6     net (fanout=22)       0.791   ftop/dram0/N82
    SLICE_X85Y139.A      Tilo                  0.068   ftop/dram0/memc_memc$app_rd_data<251>
                                                       ftop/dram0/memc_respF$ENQ_REPLICA_220
    SLICE_X68Y132.WE     net (fanout=1)        1.342   ftop/dram0/memc_respF$ENQ_REPLICA_220
    SLICE_X68Y132.CLK    Tws                   0.079   ftop/dram0/memc_respF$D_OUT<55>
                                                       ftop/dram0/memc_respF/Mshreg_GND_174_o_dat[15][127]_wide_mux_5_OUT_52_0
    -------------------------------------------------  ---------------------------
    Total                                      4.733ns (0.596ns logic, 4.137ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_out_data_r_10 (FF)
  Destination:          ftop/dram0/memc_respF/Mshreg_GND_174_o_dat[15][127]_wide_mux_5_OUT_55_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.733ns (Levels of Logic = 2)
  Clock Path Skew:      -0.202ns (1.531 - 1.733)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_out_data_r_10 to ftop/dram0/memc_respF/Mshreg_GND_174_o_dat[15][127]_wide_mux_5_OUT_55_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y162.AQ    Tcko                  0.381   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_out_data_r<9>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_out_data_r_10
    SLICE_X87Y129.D6     net (fanout=130)      2.004   ftop/dram0/memc_memc$app_rd_data_end
    SLICE_X87Y129.D      Tilo                  0.068   ftop/dram0/N82
                                                       ftop/dram0/memc_respF$ENQ_SW0
    SLICE_X85Y139.A6     net (fanout=22)       0.791   ftop/dram0/N82
    SLICE_X85Y139.A      Tilo                  0.068   ftop/dram0/memc_memc$app_rd_data<251>
                                                       ftop/dram0/memc_respF$ENQ_REPLICA_220
    SLICE_X68Y132.WE     net (fanout=1)        1.342   ftop/dram0/memc_respF$ENQ_REPLICA_220
    SLICE_X68Y132.CLK    Tws                   0.079   ftop/dram0/memc_respF$D_OUT<55>
                                                       ftop/dram0/memc_respF/Mshreg_GND_174_o_dat[15][127]_wide_mux_5_OUT_55_0
    -------------------------------------------------  ---------------------------
    Total                                      4.733ns (0.596ns logic, 4.137ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_out_data_r_10 (FF)
  Destination:          ftop/dram0/memc_respF/Mshreg_GND_174_o_dat[15][127]_wide_mux_5_OUT_54_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.733ns (Levels of Logic = 2)
  Clock Path Skew:      -0.202ns (1.531 - 1.733)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_out_data_r_10 to ftop/dram0/memc_respF/Mshreg_GND_174_o_dat[15][127]_wide_mux_5_OUT_54_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y162.AQ    Tcko                  0.381   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_out_data_r<9>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_out_data_r_10
    SLICE_X87Y129.D6     net (fanout=130)      2.004   ftop/dram0/memc_memc$app_rd_data_end
    SLICE_X87Y129.D      Tilo                  0.068   ftop/dram0/N82
                                                       ftop/dram0/memc_respF$ENQ_SW0
    SLICE_X85Y139.A6     net (fanout=22)       0.791   ftop/dram0/N82
    SLICE_X85Y139.A      Tilo                  0.068   ftop/dram0/memc_memc$app_rd_data<251>
                                                       ftop/dram0/memc_respF$ENQ_REPLICA_220
    SLICE_X68Y132.WE     net (fanout=1)        1.342   ftop/dram0/memc_respF$ENQ_REPLICA_220
    SLICE_X68Y132.CLK    Tws                   0.079   ftop/dram0/memc_respF$D_OUT<55>
                                                       ftop/dram0/memc_respF/Mshreg_GND_174_o_dat[15][127]_wide_mux_5_OUT_54_0
    -------------------------------------------------  ---------------------------
    Total                                      4.733ns (0.596ns logic, 4.137ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[35].rst_dq_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.850ns (Levels of Logic = 3)
  Clock Path Skew:      -0.085ns (1.524 - 1.609)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[35].rst_dq_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y186.AQ    Tcko                  0.381   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7
    SLICE_X103Y185.B6    net (fanout=46)       0.246   ftop/dram0/memc_memc/rst
    SLICE_X103Y185.B     Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X89Y158.A6     net (fanout=10)       1.644   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X89Y158.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[7].rst_dqs_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_3
    SLICE_X62Y191.A6     net (fanout=8)        1.970   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_3
    SLICE_X62Y191.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[30].rst_dq_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_5
    SLICE_X63Y192.BX     net (fanout=5)        0.371   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_5
    SLICE_X63Y192.CLK    Tdick                 0.034   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[35].rst_dq_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[35].rst_dq_r
    -------------------------------------------------  ---------------------------
    Total                                      4.850ns (0.619ns logic, 4.231ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[44].u_iob_dq/wr_data_rise1_r1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.789ns (Levels of Logic = 1)
  Clock Path Skew:      -0.141ns (1.538 - 1.679)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[44].u_iob_dq/wr_data_rise1_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X117Y190.AQ    Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X71Y156.A4     net (fanout=252)      4.379   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X71Y156.CLK    Tas                   0.073   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[44].u_iob_dq/wr_data_rise1_r3
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_rise1391
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[44].u_iob_dq/wr_data_rise1_r1
    -------------------------------------------------  ---------------------------
    Total                                      4.789ns (0.410ns logic, 4.379ns route)
                                                       (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_2 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/wr_data_fall1_r1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.740ns (Levels of Logic = 2)
  Clock Path Skew:      -0.185ns (1.531 - 1.716)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_2 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/wr_data_fall1_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y162.CQ    Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_2
    SLICE_X88Y123.C3     net (fanout=144)      3.238   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<2>
    SLICE_X88Y123.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<247>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[41].RAM32M0_RAMC_D1
    SLICE_X67Y132.A6     net (fanout=1)        1.024   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<247>
    SLICE_X67Y132.CLK    Tas                   0.073   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/wr_data_fall1_r3
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_fall1511
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/wr_data_fall1_r1
    -------------------------------------------------  ---------------------------
    Total                                      4.740ns (0.478ns logic, 4.262ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[37].rst_dq_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.838ns (Levels of Logic = 3)
  Clock Path Skew:      -0.085ns (1.524 - 1.609)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[37].rst_dq_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y186.AQ    Tcko                  0.381   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7
    SLICE_X103Y185.B6    net (fanout=46)       0.246   ftop/dram0/memc_memc/rst
    SLICE_X103Y185.B     Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X89Y158.A6     net (fanout=10)       1.644   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X89Y158.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[7].rst_dqs_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_3
    SLICE_X62Y191.A6     net (fanout=8)        1.970   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_3
    SLICE_X62Y191.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[30].rst_dq_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_5
    SLICE_X63Y193.AX     net (fanout=5)        0.381   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_5
    SLICE_X63Y193.CLK    Tdick                 0.012   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[36].rst_dq_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[37].rst_dq_r
    -------------------------------------------------  ---------------------------
    Total                                      4.838ns (0.597ns logic, 4.241ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_4 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/wr_data_rise1_r1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.757ns (Levels of Logic = 2)
  Clock Path Skew:      -0.165ns (1.537 - 1.702)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_4 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/wr_data_rise1_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y164.DQ    Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<4>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_4
    SLICE_X96Y123.C5     net (fanout=144)      2.830   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<4>
    SLICE_X96Y123.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<187>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[31].RAM32M0_RAMC_D1
    SLICE_X68Y124.A6     net (fanout=1)        1.492   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<187>
    SLICE_X68Y124.CLK    Tas                   0.030   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/wr_data_rise1_r3
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_rise1551
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/wr_data_rise1_r1
    -------------------------------------------------  ---------------------------
    Total                                      4.757ns (0.435ns logic, 4.322ns route)
                                                       (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[44].u_iob_dq/wr_data_fall1_r1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.780ns (Levels of Logic = 1)
  Clock Path Skew:      -0.141ns (1.538 - 1.679)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[44].u_iob_dq/wr_data_fall1_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X117Y190.AQ    Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X70Y157.A4     net (fanout=252)      4.370   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X70Y157.CLK    Tas                   0.073   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[44].u_iob_dq/wr_data_fall1_r3
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_fall1391
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[44].u_iob_dq/wr_data_fall1_r1
    -------------------------------------------------  ---------------------------
    Total                                      4.780ns (0.410ns logic, 4.370ns route)
                                                       (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_4 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/ocb_d4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.752ns (Levels of Logic = 3)
  Clock Path Skew:      -0.165ns (1.537 - 1.702)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_4 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/ocb_d4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y164.DQ    Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<4>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_4
    SLICE_X88Y137.B5     net (fanout=144)      2.906   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<4>
    SLICE_X88Y137.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<55>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[9].RAM32M0_RAMB_D1
    SLICE_X70Y127.B6     net (fanout=1)        1.036   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<57>
    SLICE_X70Y127.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/ocb_d4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_rise0531
    SLICE_X70Y127.D6     net (fanout=1)        0.123   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/wr_data_rise0<57>
    SLICE_X70Y127.CLK    Tas                   0.214   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/ocb_d4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_2_f7
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/ocb_d4
    -------------------------------------------------  ---------------------------
    Total                                      4.752ns (0.687ns logic, 4.065ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/phy_wrdata_0 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/ocb_d4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.704ns (Levels of Logic = 2)
  Clock Path Skew:      -0.200ns (1.532 - 1.732)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/phy_wrdata_0 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/ocb_d4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y165.AQ    Tcko                  0.381   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/phy_wrdata<101>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/phy_wrdata_0
    SLICE_X70Y133.B4     net (fanout=48)       3.918   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/phy_wrdata<0>
    SLICE_X70Y133.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/ocb_d4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_rise0521
    SLICE_X70Y133.D6     net (fanout=1)        0.123   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/wr_data_rise0<56>
    SLICE_X70Y133.CLK    Tas                   0.214   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/ocb_d4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_2_f7
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/ocb_d4
    -------------------------------------------------  ---------------------------
    Total                                      4.704ns (0.663ns logic, 4.041ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/dqs_rst_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.727ns (Levels of Logic = 4)
  Clock Path Skew:      -0.176ns (1.548 - 1.724)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/dqs_rst_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y186.AQ    Tcko                  0.381   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7
    SLICE_X103Y185.B6    net (fanout=46)       0.246   ftop/dram0/memc_memc/rst
    SLICE_X103Y185.B     Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X90Y175.A5     net (fanout=10)       1.238   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X90Y175.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[4].u_phy_dm_iob/mask_data_rise0_r2
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_6
    SLICE_X89Y166.A6     net (fanout=8)        0.662   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_6
    SLICE_X89Y166.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dqs_rst<1>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/rst_5
    SLICE_X88Y152.D5     net (fanout=9)        1.075   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/rst_5
    SLICE_X88Y152.D      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Reset_OR_DriverANDClockEnable4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Reset_OR_DriverANDClockEnable41
    SLICE_X89Y151.SR     net (fanout=1)        0.340   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Reset_OR_DriverANDClockEnable4
    SLICE_X89Y151.CLK    Tsrck                 0.513   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dqs_rst<5>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/dqs_rst_7
    -------------------------------------------------  ---------------------------
    Total                                      4.727ns (1.166ns logic, 3.561ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/mr1_r<0>_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.848ns (Levels of Logic = 4)
  Clock Path Skew:      -0.054ns (1.555 - 1.609)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/mr1_r<0>_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y186.AQ    Tcko                  0.381   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7
    SLICE_X103Y185.B6    net (fanout=46)       0.246   ftop/dram0/memc_memc/rst
    SLICE_X103Y185.B     Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X131Y210.A6    net (fanout=10)       1.802   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X131Y210.A     Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/rst_9
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X131Y210.B6    net (fanout=8)        0.239   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X131Y210.B     Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/rst_9
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/rst_9
    SLICE_X133Y213.C6    net (fanout=8)        0.537   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/rst_9
    SLICE_X133Y213.C     Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/phy_cs_n1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/rst_1
    SLICE_X129Y206.SR    net (fanout=8)        0.858   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/rst_1
    SLICE_X129Y206.CLK   Tsrck                 0.513   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/phy_cs_n0
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/mr1_r<0>_1
    -------------------------------------------------  ---------------------------
    Total                                      4.848ns (1.166ns logic, 3.682ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_dram0_memc_memc_u_infrastructure_clk_pll = PERIOD TIMEGRP
        "ftop_dram0_memc_memc_u_infrastructure_clk_pll" TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.040ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/grant_r_2 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/last_master_r_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.147ns (Levels of Logic = 1)
  Clock Path Skew:      0.107ns (0.759 - 0.652)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/grant_r_2 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/last_master_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X134Y199.AQ    Tcko                  0.115   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/sending_row<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/grant_r_2
    SLICE_X134Y200.C6    net (fanout=29)       0.108   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/sending_row<2>
    SLICE_X134Y200.CLK   Tah         (-Th)     0.076   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/last_master_r<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/Mmux_last_master_ns31
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/last_master_r_2
    -------------------------------------------------  ---------------------------
    Total                                      0.147ns (0.039ns logic, 0.108ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.043ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/grant_r_1 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/last_master_r_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.150ns (Levels of Logic = 1)
  Clock Path Skew:      0.107ns (0.759 - 0.652)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/grant_r_1 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/last_master_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X135Y199.CQ    Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/sending_row<1>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/grant_r_1
    SLICE_X134Y200.B5    net (fanout=28)       0.129   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/sending_row<1>
    SLICE_X134Y200.CLK   Tah         (-Th)     0.077   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/last_master_r<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/Mmux_last_master_ns21
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/last_master_r_1
    -------------------------------------------------  ---------------------------
    Total                                      0.150ns (0.021ns logic, 0.129ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.055ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<7>_3 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.067ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.065 - 0.053)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<7>_3 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y204.BQ    Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<7><4>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<7>_3
    SLICE_X110Y204.D6    net (fanout=1)        0.046   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<7><3>
    SLICE_X110Y204.CLK   Tah         (-Th)     0.077   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_15
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r[7][4]_INV_3569_o1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_15
    -------------------------------------------------  ---------------------------
    Total                                      0.067ns (0.021ns logic, 0.046ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.061ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/cnt_txpr_r_1 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/cnt_txpr_done_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.072ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.062 - 0.051)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/cnt_txpr_r_1 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/cnt_txpr_done_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X139Y229.BQ    Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/cnt_txpr_r<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/cnt_txpr_r_1
    SLICE_X138Y229.A6    net (fanout=2)        0.050   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/cnt_txpr_r<1>
    SLICE_X138Y229.CLK   Tah         (-Th)     0.076   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/cnt_txpr_done_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/GND_117_o_GND_117_o_equal_90_o<7>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/cnt_txpr_done_r
    -------------------------------------------------  ---------------------------
    Total                                      0.072ns (0.022ns logic, 0.050ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.061ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/grant_r_3 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/last_master_r_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.168ns (Levels of Logic = 1)
  Clock Path Skew:      0.107ns (0.759 - 0.652)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/grant_r_3 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/last_master_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X134Y199.CQ    Tcko                  0.115   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/sending_row<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/grant_r_3
    SLICE_X134Y200.D5    net (fanout=29)       0.130   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/sending_row<3>
    SLICE_X134Y200.CLK   Tah         (-Th)     0.077   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/last_master_r<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/Mmux_last_master_ns41
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/last_master_r_3
    -------------------------------------------------  ---------------------------
    Total                                      0.168ns (0.038ns logic, 0.130ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.065ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_common0/maint_req_r_lcl (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_common0/maintenance_request.upd_last_master_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.077ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.065 - 0.053)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_common0/maint_req_r_lcl to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_common0/maintenance_request.upd_last_master_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y205.DQ    Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/maint_req_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_common0/maint_req_r_lcl
    SLICE_X140Y205.B6    net (fanout=13)       0.056   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/maint_req_r
    SLICE_X140Y205.CLK   Tah         (-Th)     0.077   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_common0/maintenance_request.upd_last_master_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_common0/maintenance_request.upd_last_master_ns_norst1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_common0/maintenance_request.upd_last_master_r
    -------------------------------------------------  ---------------------------
    Total                                      0.077ns (0.021ns logic, 0.056ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.066ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/cnt_pwron_r_7 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/cnt_pwron_reset_done_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.076ns (Levels of Logic = 1)
  Clock Path Skew:      0.010ns (0.057 - 0.047)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/cnt_pwron_r_7 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/cnt_pwron_reset_done_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X131Y214.DQ    Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/cnt_pwron_r<7>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/cnt_pwron_r_7
    SLICE_X130Y214.B6    net (fanout=3)        0.055   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/cnt_pwron_r<7>
    SLICE_X130Y214.CLK   Tah         (-Th)     0.077   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/cnt_pwron_reset_done_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/GND_117_o_GND_117_o_equal_85_o<8>2
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/cnt_pwron_reset_done_r
    -------------------------------------------------  ---------------------------
    Total                                      0.076ns (0.021ns logic, 0.055ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.067ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/wr_data_rise1_r3 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/ocb_d1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.180ns (Levels of Logic = 1)
  Clock Path Skew:      0.113ns (0.800 - 0.687)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/wr_data_rise1_r3 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/ocb_d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y159.CQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/wr_data_rise1_r3
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/wr_data_rise1_r3
    SLICE_X68Y160.C5     net (fanout=1)        0.113   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/wr_data_rise1_r3
    SLICE_X68Y160.CLK    Tah         (-Th)     0.031   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/ocb_d1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_rise1_r3_Mux_2_o_3
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_rise1_r3_Mux_2_o_2_f7
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/ocb_d1
    -------------------------------------------------  ---------------------------
    Total                                      0.180ns (0.067ns logic, 0.113ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.072ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_rd_active_dly_r_4 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_active_dly_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.083ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.060 - 0.049)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_rd_active_dly_r_4 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_active_dly_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y187.AQ    Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_rd_active_dly_r<4>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_rd_active_dly_r_4
    SLICE_X122Y187.AX    net (fanout=1)        0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_rd_active_dly_r<4>
    SLICE_X122Y187.CLK   Tckdi       (-Th)     0.113   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/dbg_phy_pd<106>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_active_dly_4
    -------------------------------------------------  ---------------------------
    Total                                      0.083ns (-0.015ns logic, 0.098ns route)
                                                       (-18.1% logic, 118.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.072ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_mask_r1_22 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[46].RAM32M0_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.107ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.490 - 0.455)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_mask_r1_22 to ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[46].RAM32M0_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y141.AQ    Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_mask_r1<25>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_mask_r1_22
    SLICE_X100Y141.BI    net (fanout=1)        0.095   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_mask_r1<22>
    SLICE_X100Y141.CLK   Tdh         (-Th)     0.086   ftop/dram0/memc_memc/u_memc_ui_top/wr_data_mask<21>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[46].RAM32M0_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.107ns (0.012ns logic, 0.095ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.073ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/enable_wrlvl_cnt_1 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/wrlvl_active (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.085ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/enable_wrlvl_cnt_1 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/wrlvl_active
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X129Y202.BQ    Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/enable_wrlvl_cnt<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/enable_wrlvl_cnt_1
    SLICE_X128Y202.A6    net (fanout=7)        0.063   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/enable_wrlvl_cnt<1>
    SLICE_X128Y202.CLK   Tah         (-Th)     0.076   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/wrlvl_active
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/wrlvl_active_glue_set
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/wrlvl_active
    -------------------------------------------------  ---------------------------
    Total                                      0.085ns (0.022ns logic, 0.063ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.074ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_mask_r1_8 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[44].RAM32M0_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.109ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.494 - 0.459)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_mask_r1_8 to ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[44].RAM32M0_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y144.BQ    Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_mask_r1<10>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_mask_r1_8
    SLICE_X100Y144.CI    net (fanout=1)        0.096   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_mask_r1<8>
    SLICE_X100Y144.CLK   Tdh         (-Th)     0.085   ftop/dram0/memc_memc/u_memc_ui_top/wr_data_mask<9>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[44].RAM32M0_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.109ns (0.013ns logic, 0.096ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.075ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<1>_3 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.114ns (Levels of Logic = 1)
  Clock Path Skew:      0.039ns (0.470 - 0.431)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<1>_3 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y203.BQ    Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<1><4>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<1>_3
    SLICE_X120Y203.D6    net (fanout=1)        0.093   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<1><3>
    SLICE_X120Y203.CLK   Tah         (-Th)     0.077   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_3
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r[1][4]_INV_3551_o1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_3
    -------------------------------------------------  ---------------------------
    Total                                      0.114ns (0.021ns logic, 0.093ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.077ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r_1 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.086ns (Levels of Logic = 1)
  Clock Path Skew:      0.009ns (0.053 - 0.044)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r_1 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X119Y182.BQ    Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r_1
    SLICE_X118Y182.A6    net (fanout=5)        0.064   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r<1>
    SLICE_X118Y182.CLK   Tah         (-Th)     0.076   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r<4>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/Mcount_read_fifo.head_r_xor<4>11
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r_4
    -------------------------------------------------  ---------------------------
    Total                                      0.086ns (0.022ns logic, 0.064ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.077ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_196 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[32].RAM32M0_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.111ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.483 - 0.449)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_196 to ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[32].RAM32M0_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y136.AQ    Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1<199>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_196
    SLICE_X110Y135.AI    net (fanout=1)        0.100   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1<196>
    SLICE_X110Y135.CLK   Tdh         (-Th)     0.087   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<193>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[32].RAM32M0_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.111ns (0.011ns logic, 0.100ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.078ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/lrespF/sGEnqPtr1_2 (FF)
  Destination:          ftop/dram0/lrespF/sGEnqPtr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.114ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.526 - 0.490)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/lrespF/sGEnqPtr1_2 to ftop/dram0/lrespF/sGEnqPtr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y120.CQ     Tcko                  0.098   ftop/dram0/lrespF/sGEnqPtr1<2>
                                                       ftop/dram0/lrespF/sGEnqPtr1_2
    SLICE_X68Y120.CX     net (fanout=3)        0.105   ftop/dram0/lrespF/sGEnqPtr1<2>
    SLICE_X68Y120.CLK    Tckdi       (-Th)     0.089   ftop/dram0/lrespF/sGEnqPtr<2>
                                                       ftop/dram0/lrespF/sGEnqPtr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.114ns (0.009ns logic, 0.105ns route)
                                                       (7.9% logic, 92.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.079ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_sr_fall0_r_16 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_match_fall0_r_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.114ns (Levels of Logic = 1)
  Clock Path Skew:      0.035ns (0.456 - 0.421)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_sr_fall0_r_16 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_match_fall0_r_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y185.CQ    Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_sr_fall0_r_17
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_sr_fall0_r_16
    SLICE_X126Y185.C6    net (fanout=1)        0.092   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_sr_fall0_r_16
    SLICE_X126Y185.CLK   Tah         (-Th)     0.076   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_match_fall0_r_7
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall0_r[6][1]_prev_sr_fall0_r[6][1]_equal_315_o21
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_match_fall0_r_6
    -------------------------------------------------  ---------------------------
    Total                                      0.114ns (0.022ns logic, 0.092ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.080ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_11 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_clkdly_cnt_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.118ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.493 - 0.455)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_11 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_clkdly_cnt_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y207.DQ    Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_11
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_11
    SLICE_X109Y207.DX    net (fanout=1)        0.096   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_11
    SLICE_X109Y207.CLK   Tckdi       (-Th)     0.076   ftop/dram0/memc_memc/dbg_rd_clkdly_cnt<11>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_clkdly_cnt_11
    -------------------------------------------------  ---------------------------
    Total                                      0.118ns (0.022ns logic, 0.096ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.080ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_9 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_clkdly_cnt_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.118ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.493 - 0.455)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_9 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_clkdly_cnt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y207.BQ    Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_11
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_9
    SLICE_X109Y207.BX    net (fanout=1)        0.096   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_9
    SLICE_X109Y207.CLK   Tckdi       (-Th)     0.076   ftop/dram0/memc_memc/dbg_rd_clkdly_cnt<11>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_clkdly_cnt_9
    -------------------------------------------------  ---------------------------
    Total                                      0.118ns (0.022ns logic, 0.096ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.081ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/wc_oserdes_cnt_r_1 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/wc_oserdes_cnt_r_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.189ns (Levels of Logic = 1)
  Clock Path Skew:      0.108ns (0.807 - 0.699)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/wc_oserdes_cnt_r_1 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/wc_oserdes_cnt_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y159.BQ     Tcko                  0.115   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/wc_oserdes_cnt_r<2>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/wc_oserdes_cnt_r_1
    SLICE_X88Y160.C4     net (fanout=5)        0.150   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/wc_oserdes_cnt_r<1>
    SLICE_X88Y160.CLK    Tah         (-Th)     0.076   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/wc_oserdes_cnt_r<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/Mcount_wc_oserdes_cnt_r_xor<3>1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/wc_oserdes_cnt_r_3
    -------------------------------------------------  ---------------------------
    Total                                      0.189ns (0.039ns logic, 0.150ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_dram0_memc_memc_u_infrastructure_clk_pll = PERIOD TIMEGRP
        "ftop_dram0_memc_memc_u_infrastructure_clk_pll" TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<35>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem6_RAMA/CLK
  Location pin: SLICE_X56Y121.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<35>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem6_RAMA/CLK
  Location pin: SLICE_X56Y121.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<35>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem6_RAMA_D1/CLK
  Location pin: SLICE_X56Y121.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<35>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem6_RAMA_D1/CLK
  Location pin: SLICE_X56Y121.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<35>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem6_RAMB/CLK
  Location pin: SLICE_X56Y121.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<35>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem6_RAMB/CLK
  Location pin: SLICE_X56Y121.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<35>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem6_RAMB_D1/CLK
  Location pin: SLICE_X56Y121.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<35>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem6_RAMB_D1/CLK
  Location pin: SLICE_X56Y121.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<35>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem6_RAMC/CLK
  Location pin: SLICE_X56Y121.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<35>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem6_RAMC/CLK
  Location pin: SLICE_X56Y121.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<35>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem6_RAMC_D1/CLK
  Location pin: SLICE_X56Y121.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<35>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem6_RAMC_D1/CLK
  Location pin: SLICE_X56Y121.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<35>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem6_RAMD/CLK
  Location pin: SLICE_X56Y121.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<35>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem6_RAMD/CLK
  Location pin: SLICE_X56Y121.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<35>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem6_RAMD_D1/CLK
  Location pin: SLICE_X56Y121.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<35>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem6_RAMD_D1/CLK
  Location pin: SLICE_X56Y121.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<125>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem21_RAMA/CLK
  Location pin: SLICE_X60Y105.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<125>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem21_RAMA/CLK
  Location pin: SLICE_X60Y105.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<125>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem21_RAMA_D1/CLK
  Location pin: SLICE_X60Y105.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<125>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem21_RAMA_D1/CLK
  Location pin: SLICE_X60Y105.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_dram0_memc_memc_u_infrastructure_clk_mem_pll = 
PERIOD TIMEGRP         "ftop_dram0_memc_memc_u_infrastructure_clk_mem_pll" 
TS_SYS0CLK * 2         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_dram0_memc_memc_u_infrastructure_clk_mem_pll = PERIOD TIMEGRP
        "ftop_dram0_memc_memc_u_infrastructure_clk_mem_pll" TS_SYS0CLK * 2
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.071ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_bufg_clk0/I0
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_bufg_clk0/I0
  Location pin: BUFGCTRL_X0Y26.I0
  Clock network: ftop/dram0/memc_memc/u_infrastructure/clk_mem_pll
--------------------------------------------------------------------------------
Slack: 997.500ns (max period limit - period)
  Period: 2.500ns
  Max period limit: 1000.000ns (1.000MHz) (Tbcper_I)
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_bufg_clk0/I0
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_bufg_clk0/I0
  Location pin: BUFGCTRL_X0Y26.I0
  Clock network: ftop/dram0/memc_memc/u_infrastructure/clk_mem_pll
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_dram0_memc_memc_clk_wr_i = PERIOD TIMEGRP         
"ftop_dram0_memc_memc_clk_wr_i" TS_SYS0CLK * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<7>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.167ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.667ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<7> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_7 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.104ns (Levels of Logic = 1)
  Clock Path Delay:     1.296ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<7> to ftop/gbe0/gmac/rxRS_rxData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC13.I               Tiopi                 0.369   gmii_rxd<7>
                                                       gmii_rxd<7>
                                                       gmii_rxd_7_IBUF
    SLICE_X90Y38.DX      net (fanout=1)        0.731   gmii_rxd_7_IBUF
    SLICE_X90Y38.CLK     Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_7
    -------------------------------------------------  ---------------------------
    Total                                      1.104ns (0.373ns logic, 0.731ns route)
                                                       (33.8% logic, 66.2% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X90Y38.CLK     net (fanout=47)       0.381   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.296ns (0.774ns logic, 0.522ns route)
                                                       (59.7% logic, 40.3% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<7>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.655ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<7> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_7 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.703ns (Levels of Logic = 1)
  Clock Path Delay:     2.523ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<7> to ftop/gbe0/gmac/rxRS_rxData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC13.I               Tiopi                 0.669   gmii_rxd<7>
                                                       gmii_rxd<7>
                                                       gmii_rxd_7_IBUF
    SLICE_X90Y38.DX      net (fanout=1)        1.173   gmii_rxd_7_IBUF
    SLICE_X90Y38.CLK     Tckdi       (-Th)     0.139   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_7
    -------------------------------------------------  ---------------------------
    Total                                      1.703ns (0.530ns logic, 1.173ns route)
                                                       (31.1% logic, 68.9% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X90Y38.CLK     net (fanout=47)       0.912   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.523ns (1.227ns logic, 1.296ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<6>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.163ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.663ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<6> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_6 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.108ns (Levels of Logic = 1)
  Clock Path Delay:     1.296ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<6> to ftop/gbe0/gmac/rxRS_rxData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC12.I               Tiopi                 0.374   gmii_rxd<6>
                                                       gmii_rxd<6>
                                                       gmii_rxd_6_IBUF
    SLICE_X90Y38.CX      net (fanout=1)        0.730   gmii_rxd_6_IBUF
    SLICE_X90Y38.CLK     Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_6
    -------------------------------------------------  ---------------------------
    Total                                      1.108ns (0.378ns logic, 0.730ns route)
                                                       (34.1% logic, 65.9% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X90Y38.CLK     net (fanout=47)       0.381   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.296ns (0.774ns logic, 0.522ns route)
                                                       (59.7% logic, 40.3% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<6>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.666ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<6> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_6 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.714ns (Levels of Logic = 1)
  Clock Path Delay:     2.523ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<6> to ftop/gbe0/gmac/rxRS_rxData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC12.I               Tiopi                 0.672   gmii_rxd<6>
                                                       gmii_rxd<6>
                                                       gmii_rxd_6_IBUF
    SLICE_X90Y38.CX      net (fanout=1)        1.181   gmii_rxd_6_IBUF
    SLICE_X90Y38.CLK     Tckdi       (-Th)     0.139   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_6
    -------------------------------------------------  ---------------------------
    Total                                      1.714ns (0.533ns logic, 1.181ns route)
                                                       (31.1% logic, 68.9% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X90Y38.CLK     net (fanout=47)       0.912   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.523ns (1.227ns logic, 1.296ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<5>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.212ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.712ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<5> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_5 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.059ns (Levels of Logic = 1)
  Clock Path Delay:     1.296ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<5> to ftop/gbe0/gmac/rxRS_rxData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AD11.I               Tiopi                 0.390   gmii_rxd<5>
                                                       gmii_rxd<5>
                                                       gmii_rxd_5_IBUF
    SLICE_X90Y38.BX      net (fanout=1)        0.665   gmii_rxd_5_IBUF
    SLICE_X90Y38.CLK     Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_5
    -------------------------------------------------  ---------------------------
    Total                                      1.059ns (0.394ns logic, 0.665ns route)
                                                       (37.2% logic, 62.8% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X90Y38.CLK     net (fanout=47)       0.381   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.296ns (0.774ns logic, 0.522ns route)
                                                       (59.7% logic, 40.3% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<5>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.614ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<5> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_5 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.662ns (Levels of Logic = 1)
  Clock Path Delay:     2.523ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<5> to ftop/gbe0/gmac/rxRS_rxData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AD11.I               Tiopi                 0.686   gmii_rxd<5>
                                                       gmii_rxd<5>
                                                       gmii_rxd_5_IBUF
    SLICE_X90Y38.BX      net (fanout=1)        1.115   gmii_rxd_5_IBUF
    SLICE_X90Y38.CLK     Tckdi       (-Th)     0.139   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_5
    -------------------------------------------------  ---------------------------
    Total                                      1.662ns (0.547ns logic, 1.115ns route)
                                                       (32.9% logic, 67.1% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X90Y38.CLK     net (fanout=47)       0.912   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.523ns (1.227ns logic, 1.296ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<4>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.316ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.816ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<4> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_4 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      0.955ns (Levels of Logic = 1)
  Clock Path Delay:     1.296ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<4> to ftop/gbe0/gmac/rxRS_rxData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM12.I               Tiopi                 0.433   gmii_rxd<4>
                                                       gmii_rxd<4>
                                                       gmii_rxd_4_IBUF
    SLICE_X90Y38.AX      net (fanout=1)        0.518   gmii_rxd_4_IBUF
    SLICE_X90Y38.CLK     Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_4
    -------------------------------------------------  ---------------------------
    Total                                      0.955ns (0.437ns logic, 0.518ns route)
                                                       (45.8% logic, 54.2% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X90Y38.CLK     net (fanout=47)       0.381   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.296ns (0.774ns logic, 0.522ns route)
                                                       (59.7% logic, 40.3% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<4>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.417ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<4> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_4 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.465ns (Levels of Logic = 1)
  Clock Path Delay:     2.523ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<4> to ftop/gbe0/gmac/rxRS_rxData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM12.I               Tiopi                 0.723   gmii_rxd<4>
                                                       gmii_rxd<4>
                                                       gmii_rxd_4_IBUF
    SLICE_X90Y38.AX      net (fanout=1)        0.881   gmii_rxd_4_IBUF
    SLICE_X90Y38.CLK     Tckdi       (-Th)     0.139   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_4
    -------------------------------------------------  ---------------------------
    Total                                      1.465ns (0.584ns logic, 0.881ns route)
                                                       (39.9% logic, 60.1% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X90Y38.CLK     net (fanout=47)       0.912   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.523ns (1.227ns logic, 1.296ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<3>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.065ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.565ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<3> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_3 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.226ns (Levels of Logic = 1)
  Clock Path Delay:     1.316ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<3> to ftop/gbe0/gmac/rxRS_rxData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN12.I               Tiopi                 0.435   gmii_rxd<3>
                                                       gmii_rxd<3>
                                                       gmii_rxd_3_IBUF
    SLICE_X97Y34.DX      net (fanout=1)        0.787   gmii_rxd_3_IBUF
    SLICE_X97Y34.CLK     Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_3
    -------------------------------------------------  ---------------------------
    Total                                      1.226ns (0.439ns logic, 0.787ns route)
                                                       (35.8% logic, 64.2% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X97Y34.CLK     net (fanout=47)       0.401   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.316ns (0.774ns logic, 0.542ns route)
                                                       (58.8% logic, 41.2% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<3>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.692ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<3> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_3 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.786ns (Levels of Logic = 1)
  Clock Path Delay:     2.569ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<3> to ftop/gbe0/gmac/rxRS_rxData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN12.I               Tiopi                 0.725   gmii_rxd<3>
                                                       gmii_rxd<3>
                                                       gmii_rxd_3_IBUF
    SLICE_X97Y34.DX      net (fanout=1)        1.200   gmii_rxd_3_IBUF
    SLICE_X97Y34.CLK     Tckdi       (-Th)     0.139   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_3
    -------------------------------------------------  ---------------------------
    Total                                      1.786ns (0.586ns logic, 1.200ns route)
                                                       (32.8% logic, 67.2% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X97Y34.CLK     net (fanout=47)       0.958   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.569ns (1.227ns logic, 1.342ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<2>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.141ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.641ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<2> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_2 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.150ns (Levels of Logic = 1)
  Clock Path Delay:     1.316ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<2> to ftop/gbe0/gmac/rxRS_rxData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE14.I               Tiopi                 0.375   gmii_rxd<2>
                                                       gmii_rxd<2>
                                                       gmii_rxd_2_IBUF
    SLICE_X97Y34.CX      net (fanout=1)        0.771   gmii_rxd_2_IBUF
    SLICE_X97Y34.CLK     Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_2
    -------------------------------------------------  ---------------------------
    Total                                      1.150ns (0.379ns logic, 0.771ns route)
                                                       (33.0% logic, 67.0% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X97Y34.CLK     net (fanout=47)       0.401   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.316ns (0.774ns logic, 0.542ns route)
                                                       (58.8% logic, 41.2% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<2>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.653ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<2> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_2 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.747ns (Levels of Logic = 1)
  Clock Path Delay:     2.569ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<2> to ftop/gbe0/gmac/rxRS_rxData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE14.I               Tiopi                 0.673   gmii_rxd<2>
                                                       gmii_rxd<2>
                                                       gmii_rxd_2_IBUF
    SLICE_X97Y34.CX      net (fanout=1)        1.213   gmii_rxd_2_IBUF
    SLICE_X97Y34.CLK     Tckdi       (-Th)     0.139   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_2
    -------------------------------------------------  ---------------------------
    Total                                      1.747ns (0.534ns logic, 1.213ns route)
                                                       (30.6% logic, 69.4% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X97Y34.CLK     net (fanout=47)       0.958   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.569ns (1.227ns logic, 1.342ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<1>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.276ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.224ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<1> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_1 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.567ns (Levels of Logic = 1)
  Clock Path Delay:     1.316ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<1> to ftop/gbe0/gmac/rxRS_rxData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF14.I               Tiopi                 0.381   gmii_rxd<1>
                                                       gmii_rxd<1>
                                                       gmii_rxd_1_IBUF
    SLICE_X97Y34.BX      net (fanout=1)        1.182   gmii_rxd_1_IBUF
    SLICE_X97Y34.CLK     Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_1
    -------------------------------------------------  ---------------------------
    Total                                      1.567ns (0.385ns logic, 1.182ns route)
                                                       (24.6% logic, 75.4% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X97Y34.CLK     net (fanout=47)       0.401   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.316ns (0.774ns logic, 0.542ns route)
                                                       (58.8% logic, 41.2% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<1>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      2.070ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<1> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_1 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      2.164ns (Levels of Logic = 1)
  Clock Path Delay:     2.569ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<1> to ftop/gbe0/gmac/rxRS_rxData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF14.I               Tiopi                 0.678   gmii_rxd<1>
                                                       gmii_rxd<1>
                                                       gmii_rxd_1_IBUF
    SLICE_X97Y34.BX      net (fanout=1)        1.625   gmii_rxd_1_IBUF
    SLICE_X97Y34.CLK     Tckdi       (-Th)     0.139   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_1
    -------------------------------------------------  ---------------------------
    Total                                      2.164ns (0.539ns logic, 1.625ns route)
                                                       (24.9% logic, 75.1% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X97Y34.CLK     net (fanout=47)       0.958   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.569ns (1.227ns logic, 1.342ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<0>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.137ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.637ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<0> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_0 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.154ns (Levels of Logic = 1)
  Clock Path Delay:     1.316ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<0> to ftop/gbe0/gmac/rxRS_rxData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN13.I               Tiopi                 0.435   gmii_rxd<0>
                                                       gmii_rxd<0>
                                                       gmii_rxd_0_IBUF
    SLICE_X97Y34.AX      net (fanout=1)        0.715   gmii_rxd_0_IBUF
    SLICE_X97Y34.CLK     Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_0
    -------------------------------------------------  ---------------------------
    Total                                      1.154ns (0.439ns logic, 0.715ns route)
                                                       (38.0% logic, 62.0% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X97Y34.CLK     net (fanout=47)       0.401   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.316ns (0.774ns logic, 0.542ns route)
                                                       (58.8% logic, 41.2% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<0>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.577ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<0> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_0 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.671ns (Levels of Logic = 1)
  Clock Path Delay:     2.569ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<0> to ftop/gbe0/gmac/rxRS_rxData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN13.I               Tiopi                 0.725   gmii_rxd<0>
                                                       gmii_rxd<0>
                                                       gmii_rxd_0_IBUF
    SLICE_X97Y34.AX      net (fanout=1)        1.085   gmii_rxd_0_IBUF
    SLICE_X97Y34.CLK     Tckdi       (-Th)     0.139   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_0
    -------------------------------------------------  ---------------------------
    Total                                      1.671ns (0.586ns logic, 1.085ns route)
                                                       (35.1% logic, 64.9% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X97Y34.CLK     net (fanout=47)       0.958   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.569ns (1.227ns logic, 1.342ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rx_dv" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.069ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.569ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rx_dv (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxDV (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.222ns (Levels of Logic = 1)
  Clock Path Delay:     1.316ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rx_dv to ftop/gbe0/gmac/rxRS_rxDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM13.I               Tiopi                 0.425   gmii_rx_dv
                                                       gmii_rx_dv
                                                       gmii_rx_dv_IBUF
    SLICE_X97Y31.DX      net (fanout=1)        0.793   gmii_rx_dv_IBUF
    SLICE_X97Y31.CLK     Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/rxRS_rxDV
    -------------------------------------------------  ---------------------------
    Total                                      1.222ns (0.429ns logic, 0.793ns route)
                                                       (35.1% logic, 64.9% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X97Y31.CLK     net (fanout=47)       0.401   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.316ns (0.774ns logic, 0.542ns route)
                                                       (58.8% logic, 41.2% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rx_dv" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.676ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rx_dv (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxDV (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.768ns (Levels of Logic = 1)
  Clock Path Delay:     2.567ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rx_dv to ftop/gbe0/gmac/rxRS_rxDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM13.I               Tiopi                 0.716   gmii_rx_dv
                                                       gmii_rx_dv
                                                       gmii_rx_dv_IBUF
    SLICE_X97Y31.DX      net (fanout=1)        1.191   gmii_rx_dv_IBUF
    SLICE_X97Y31.CLK     Tckdi       (-Th)     0.139   ftop/gbe0/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/rxRS_rxDV
    -------------------------------------------------  ---------------------------
    Total                                      1.768ns (0.577ns logic, 1.191ns route)
                                                       (32.6% logic, 67.4% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X97Y31.CLK     net (fanout=47)       0.956   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.567ns (1.227ns logic, 1.340ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rx_er" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.537ns.
--------------------------------------------------------------------------------
Slack (setup path):     1.037ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rx_er (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      0.687ns (Levels of Logic = 1)
  Clock Path Delay:     1.249ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rx_er to ftop/gbe0/gmac/rxRS_rxER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG12.I               Tiopi                 0.393   gmii_rx_er
                                                       gmii_rx_er
                                                       gmii_rx_er_IBUF
    SLICE_X90Y45.DX      net (fanout=1)        0.290   gmii_rx_er_IBUF
    SLICE_X90Y45.CLK     Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    -------------------------------------------------  ---------------------------
    Total                                      0.687ns (0.397ns logic, 0.290ns route)
                                                       (57.8% logic, 42.2% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X90Y45.CLK     net (fanout=47)       0.334   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.249ns (0.774ns logic, 0.475ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rx_er" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.069ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rx_er (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.063ns (Levels of Logic = 1)
  Clock Path Delay:     2.469ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rx_er to ftop/gbe0/gmac/rxRS_rxER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG12.I               Tiopi                 0.689   gmii_rx_er
                                                       gmii_rx_er
                                                       gmii_rx_er_IBUF
    SLICE_X90Y45.DX      net (fanout=1)        0.513   gmii_rx_er_IBUF
    SLICE_X90Y45.CLK     Tckdi       (-Th)     0.139   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    -------------------------------------------------  ---------------------------
    Total                                      1.063ns (0.550ns logic, 0.513ns route)
                                                       (51.7% logic, 48.3% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X90Y45.CLK     net (fanout=47)       0.858   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.469ns (1.227ns logic, 1.242ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<7>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<6>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<5>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<4>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<3>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<2>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<1>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<0>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_tx_en" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_tx_er" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Pin to Pin Skew Constraint;

 1 path analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------
Slack:                  0.108ns (maxskew - uncertainty - (arrival1 - arrival2))
  Max skew:             0.450ns
  Arrival 1:            2.658ns ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i/PIPECLK
  Arrival 2:            2.505ns ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i/USERCLK
  Clock Uncertainty:    0.189ns

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |      5.000ns|      4.889ns|      5.170ns|            0|            5|        91979|        58635|
| TS_ftop_dram0_memc_memc_u_infr|      5.000ns|      5.170ns|          N/A|            5|            0|        58635|            0|
| astructure_clk_pll            |             |             |             |             |             |             |             |
| TS_ftop_dram0_memc_memc_u_infr|      2.500ns|      1.429ns|          N/A|            0|            0|            0|            0|
| astructure_clk_mem_pll        |             |             |             |             |             |             |             |
| TS_ftop_dram0_memc_memc_clk_wr|      2.500ns|          N/A|          N/A|            0|            0|            0|            0|
| _i                            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_PCICLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_PCICLK                      |      4.000ns|      1.538ns|      5.085ns|            0|          388|            0|     13963164|
| TS_CLK_125                    |      8.000ns|     10.171ns|          N/A|          380|            0|     13943867|            0|
| TS_CLK_250                    |      4.000ns|      4.033ns|          N/A|            8|            0|        19297|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

3 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock gmii_rx_clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
gmii_rx_dv  |   -0.069(R)|      FAST  |    0.824(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rx_er  |   -0.537(R)|      FAST  |    1.431(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<0> |   -0.137(R)|      FAST  |    0.923(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<1> |    0.276(R)|      FAST  |    0.430(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<2> |   -0.141(R)|      FAST  |    0.847(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<3> |   -0.065(R)|      FAST  |    0.808(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<4> |   -0.316(R)|      FAST  |    1.083(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<5> |   -0.212(R)|      FAST  |    0.886(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<6> |   -0.163(R)|      FAST  |    0.834(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<7> |   -0.167(R)|      FAST  |    0.845(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    5.467|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |    5.170|         |         |         |
sys0_clkp      |    5.170|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |    5.170|         |         |         |
sys0_clkp      |    5.170|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys1_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys1_clkn      |    5.800|         |         |         |
sys1_clkp      |    5.800|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys1_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys1_clkn      |    5.800|         |         |         |
sys1_clkp      |    5.800|         |         |         |
---------------+---------+---------+---------+---------+

COMP "gmii_rxd<7>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.678; Ideal Clock Offset To Actual Clock 0.494; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<7>       |   -0.167(R)|      FAST  |    0.845(R)|      SLOW  |    0.667|    1.655|       -0.494|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.167|         -  |       0.845|         -  |    0.667|    1.655|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<6>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.671; Ideal Clock Offset To Actual Clock 0.501; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<6>       |   -0.163(R)|      FAST  |    0.834(R)|      SLOW  |    0.663|    1.666|       -0.501|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.163|         -  |       0.834|         -  |    0.663|    1.666|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<5>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.674; Ideal Clock Offset To Actual Clock 0.451; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<5>       |   -0.212(R)|      FAST  |    0.886(R)|      SLOW  |    0.712|    1.614|       -0.451|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.212|         -  |       0.886|         -  |    0.712|    1.614|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<4>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.767; Ideal Clock Offset To Actual Clock 0.301; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<4>       |   -0.316(R)|      FAST  |    1.083(R)|      SLOW  |    0.816|    1.417|       -0.301|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.316|         -  |       1.083|         -  |    0.816|    1.417|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<3>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.743; Ideal Clock Offset To Actual Clock 0.564; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<3>       |   -0.065(R)|      FAST  |    0.808(R)|      SLOW  |    0.565|    1.692|       -0.564|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.065|         -  |       0.808|         -  |    0.565|    1.692|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<2>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.706; Ideal Clock Offset To Actual Clock 0.506; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<2>       |   -0.141(R)|      FAST  |    0.847(R)|      SLOW  |    0.641|    1.653|       -0.506|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.141|         -  |       0.847|         -  |    0.641|    1.653|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<1>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.706; Ideal Clock Offset To Actual Clock 0.923; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<1>       |    0.276(R)|      FAST  |    0.430(R)|      SLOW  |    0.224|    2.070|       -0.923|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.276|         -  |       0.430|         -  |    0.224|    2.070|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<0>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.786; Ideal Clock Offset To Actual Clock 0.470; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<0>       |   -0.137(R)|      FAST  |    0.923(R)|      SLOW  |    0.637|    1.577|       -0.470|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.137|         -  |       0.923|         -  |    0.637|    1.577|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rx_dv" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.755; Ideal Clock Offset To Actual Clock 0.554; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rx_dv        |   -0.069(R)|      FAST  |    0.824(R)|      SLOW  |    0.569|    1.676|       -0.554|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.069|         -  |       0.824|         -  |    0.569|    1.676|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rx_er" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.894; Ideal Clock Offset To Actual Clock 0.016; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rx_er        |   -0.537(R)|      FAST  |    1.431(R)|      SLOW  |    1.037|    1.069|       -0.016|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.537|         -  |       1.431|         -  |    1.037|    1.069|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+


Timing summary:
---------------

Timing errors: 393  Score: 393240  (Setup/Max: 393240, Hold: 0)

Constraints cover 14123372 paths, 0 nets, and 208981 connections

Design statistics:
   Minimum period:  10.171ns{1}   (Maximum frequency:  98.319MHz)
   Minimum input required time before clock:   0.276ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Jan 27 11:20:32 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 1637 MB



