{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668199096060 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668199096061 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 11 20:38:15 2022 " "Processing started: Fri Nov 11 20:38:15 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668199096061 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668199096061 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SerialEncoder -c SerialEncoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off SerialEncoder -c SerialEncoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668199096061 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668199096322 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668199096322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SerialEncoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SerialEncoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SerialEncoder-Structural " "Found design unit 1: SerialEncoder-Structural" {  } { { "SerialEncoder.vhd" "" { Text "/home/diogo/ua/AAD/P1/encoder/serial_encoder/SerialEncoder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668199104936 ""} { "Info" "ISGN_ENTITY_NAME" "1 SerialEncoder " "Found entity 1: SerialEncoder" {  } { { "SerialEncoder.vhd" "" { Text "/home/diogo/ua/AAD/P1/encoder/serial_encoder/SerialEncoder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668199104936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668199104936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic.vhd 8 4 " "Found 8 design units, including 4 entities, in source file logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gateXOR2-Equations " "Found design unit 1: gateXOR2-Equations" {  } { { "logic.vhd" "" { Text "/home/diogo/ua/AAD/P1/encoder/serial_encoder/logic.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668199104937 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 gateAND2-Equations " "Found design unit 2: gateAND2-Equations" {  } { { "logic.vhd" "" { Text "/home/diogo/ua/AAD/P1/encoder/serial_encoder/logic.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668199104937 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 gateOR2-Equations " "Found design unit 3: gateOR2-Equations" {  } { { "logic.vhd" "" { Text "/home/diogo/ua/AAD/P1/encoder/serial_encoder/logic.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668199104937 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 gateAND3-Structural " "Found design unit 4: gateAND3-Structural" {  } { { "logic.vhd" "" { Text "/home/diogo/ua/AAD/P1/encoder/serial_encoder/logic.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668199104937 ""} { "Info" "ISGN_ENTITY_NAME" "1 gateXOR2 " "Found entity 1: gateXOR2" {  } { { "logic.vhd" "" { Text "/home/diogo/ua/AAD/P1/encoder/serial_encoder/logic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668199104937 ""} { "Info" "ISGN_ENTITY_NAME" "2 gateAND2 " "Found entity 2: gateAND2" {  } { { "logic.vhd" "" { Text "/home/diogo/ua/AAD/P1/encoder/serial_encoder/logic.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668199104937 ""} { "Info" "ISGN_ENTITY_NAME" "3 gateOR2 " "Found entity 3: gateOR2" {  } { { "logic.vhd" "" { Text "/home/diogo/ua/AAD/P1/encoder/serial_encoder/logic.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668199104937 ""} { "Info" "ISGN_ENTITY_NAME" "4 gateAND3 " "Found entity 4: gateAND3" {  } { { "logic.vhd" "" { Text "/home/diogo/ua/AAD/P1/encoder/serial_encoder/logic.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668199104937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668199104937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipFlopDPET.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipFlopDPET.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipFlopDPET-behavior " "Found design unit 1: flipFlopDPET-behavior" {  } { { "flipFlopDPET.vhd" "" { Text "/home/diogo/ua/AAD/P1/encoder/serial_encoder/flipFlopDPET.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668199104938 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipFlopDPET " "Found entity 1: flipFlopDPET" {  } { { "flipFlopDPET.vhd" "" { Text "/home/diogo/ua/AAD/P1/encoder/serial_encoder/flipFlopDPET.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668199104938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668199104938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counterRegisters.vhd 4 2 " "Found 4 design units, including 2 entities, in source file counterRegisters.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register8bit-Structural " "Found design unit 1: Register8bit-Structural" {  } { { "counterRegisters.vhd" "" { Text "/home/diogo/ua/AAD/P1/encoder/serial_encoder/counterRegisters.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668199104938 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Counter3bit-Structural " "Found design unit 2: Counter3bit-Structural" {  } { { "counterRegisters.vhd" "" { Text "/home/diogo/ua/AAD/P1/encoder/serial_encoder/counterRegisters.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668199104938 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register8bit " "Found entity 1: Register8bit" {  } { { "counterRegisters.vhd" "" { Text "/home/diogo/ua/AAD/P1/encoder/serial_encoder/counterRegisters.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668199104938 ""} { "Info" "ISGN_ENTITY_NAME" "2 Counter3bit " "Found entity 2: Counter3bit" {  } { { "counterRegisters.vhd" "" { Text "/home/diogo/ua/AAD/P1/encoder/serial_encoder/counterRegisters.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668199104938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668199104938 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SerialEncoder " "Elaborating entity \"SerialEncoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1668199104990 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "busy SerialEncoder.vhd(11) " "VHDL Signal Declaration warning at SerialEncoder.vhd(11): used implicit default value for signal \"busy\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "SerialEncoder.vhd" "" { Text "/home/diogo/ua/AAD/P1/encoder/serial_encoder/SerialEncoder.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1668199104992 "|SerialEncoder"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "y\[7..3\] SerialEncoder.vhd(12) " "Using initial value X (don't care) for net \"y\[7..3\]\" at SerialEncoder.vhd(12)" {  } { { "SerialEncoder.vhd" "" { Text "/home/diogo/ua/AAD/P1/encoder/serial_encoder/SerialEncoder.vhd" 12 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668199104992 "|SerialEncoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter3bit Counter3bit:counter30 " "Elaborating entity \"Counter3bit\" for hierarchy \"Counter3bit:counter30\"" {  } { { "SerialEncoder.vhd" "counter30" { Text "/home/diogo/ua/AAD/P1/encoder/serial_encoder/SerialEncoder.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668199104996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipFlopDPET Counter3bit:counter30\|flipFlopDPET:ff0 " "Elaborating entity \"flipFlopDPET\" for hierarchy \"Counter3bit:counter30\|flipFlopDPET:ff0\"" {  } { { "counterRegisters.vhd" "ff0" { Text "/home/diogo/ua/AAD/P1/encoder/serial_encoder/counterRegisters.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668199104999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateXOR2 Counter3bit:counter30\|gateXOR2:xor20 " "Elaborating entity \"gateXOR2\" for hierarchy \"Counter3bit:counter30\|gateXOR2:xor20\"" {  } { { "counterRegisters.vhd" "xor20" { Text "/home/diogo/ua/AAD/P1/encoder/serial_encoder/counterRegisters.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668199105000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateAND3 Counter3bit:counter30\|gateAND3:and30 " "Elaborating entity \"gateAND3\" for hierarchy \"Counter3bit:counter30\|gateAND3:and30\"" {  } { { "counterRegisters.vhd" "and30" { Text "/home/diogo/ua/AAD/P1/encoder/serial_encoder/counterRegisters.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668199105002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateAND2 Counter3bit:counter30\|gateAND3:and30\|gateAND2:and_0 " "Elaborating entity \"gateAND2\" for hierarchy \"Counter3bit:counter30\|gateAND3:and30\|gateAND2:and_0\"" {  } { { "logic.vhd" "and_0" { Text "/home/diogo/ua/AAD/P1/encoder/serial_encoder/logic.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668199105004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateOR2 Counter3bit:counter30\|gateOR2:or20 " "Elaborating entity \"gateOR2\" for hierarchy \"Counter3bit:counter30\|gateOR2:or20\"" {  } { { "counterRegisters.vhd" "or20" { Text "/home/diogo/ua/AAD/P1/encoder/serial_encoder/counterRegisters.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668199105006 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "busy GND " "Pin \"busy\" is stuck at GND" {  } { { "SerialEncoder.vhd" "" { Text "/home/diogo/ua/AAD/P1/encoder/serial_encoder/SerialEncoder.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668199105517 "|SerialEncoder|busy"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[3\] GND " "Pin \"y\[3\]\" is stuck at GND" {  } { { "SerialEncoder.vhd" "" { Text "/home/diogo/ua/AAD/P1/encoder/serial_encoder/SerialEncoder.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668199105517 "|SerialEncoder|y[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[4\] GND " "Pin \"y\[4\]\" is stuck at GND" {  } { { "SerialEncoder.vhd" "" { Text "/home/diogo/ua/AAD/P1/encoder/serial_encoder/SerialEncoder.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668199105517 "|SerialEncoder|y[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[5\] GND " "Pin \"y\[5\]\" is stuck at GND" {  } { { "SerialEncoder.vhd" "" { Text "/home/diogo/ua/AAD/P1/encoder/serial_encoder/SerialEncoder.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668199105517 "|SerialEncoder|y[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[6\] GND " "Pin \"y\[6\]\" is stuck at GND" {  } { { "SerialEncoder.vhd" "" { Text "/home/diogo/ua/AAD/P1/encoder/serial_encoder/SerialEncoder.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668199105517 "|SerialEncoder|y[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[7\] GND " "Pin \"y\[7\]\" is stuck at GND" {  } { { "SerialEncoder.vhd" "" { Text "/home/diogo/ua/AAD/P1/encoder/serial_encoder/SerialEncoder.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668199105517 "|SerialEncoder|y[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1668199105517 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1668199105613 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1668199105884 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668199105884 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mI " "No output dependent on input pin \"mI\"" {  } { { "SerialEncoder.vhd" "" { Text "/home/diogo/ua/AAD/P1/encoder/serial_encoder/SerialEncoder.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668199105913 "|SerialEncoder|mI"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1668199105913 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15 " "Implemented 15 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1668199105913 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1668199105913 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3 " "Implemented 3 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1668199105913 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1668199105913 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "991 " "Peak virtual memory: 991 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668199105920 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 11 20:38:25 2022 " "Processing ended: Fri Nov 11 20:38:25 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668199105920 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668199105920 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668199105920 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668199105920 ""}
