;redcode
;assert 1
	SPL 0, <792
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 100, 200
	SPL 100, 200
	SUB #70, 50
	DJN -1, @-20
	SUB -1, <-0
	SUB #12, @0
	SUB #12, @0
	SLT @-127, 100
	SLT @-127, 100
	SUB @121, 103
	MOV @127, 109
	JMP 0
	SUB #-30, 9
	SPL @72, #200
	SUB #72, @200
	SPL -207, @-226
	ADD 100, 200
	ADD #72, @-260
	ADD 10, 20
	SUB @121, 106
	CMP 492, @-0
	ADD #-30, 9
	SPL 0, <792
	SUB 1, <-1
	ADD #-30, 9
	SPL 0, <792
	SUB 1, <-1
	ADD #-30, 9
	SLT 121, 0
	SPL 12, #10
	SUB #12, @0
	MOV -1, <-20
	SUB #72, @200
	SPL 0, <792
	CMP 712, 80
	MOV -1, <-20
	SUB @0, @2
	CMP 712, 80
	JMZ <127, 109
	SPL 0, <792
	DJN -1, @-20
	DJN -1, @-20
	CMP -207, <-120
	SPL 0, <792
	MOV -7, <-20
	SPL 0, <792
	ADD #-30, 9
	ADD #-30, 9
