// Seed: 2072369828
module module_0 (
    output tri0  id_0,
    output wand  id_1,
    input  uwire id_2,
    input  tri   id_3,
    input  wor   id_4,
    output tri0  id_5,
    id_7 = -1
);
  id_8(
      id_3, -1, 1 / id_2, id_2 - -1 - -1
  );
  wire id_9;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output wor id_0,
    input uwire id_1,
    input wor id_2,
    input uwire id_3,
    input uwire id_4,
    input tri id_5,
    output wand id_6,
    input wire id_7,
    input uwire id_8,
    output uwire id_9,
    output supply0 id_10,
    input tri id_11,
    output tri id_12,
    output supply1 id_13,
    input wire id_14,
    input wire id_15,
    input tri1 id_16
);
  supply1 id_18;
  module_0 modCall_1 (
      id_0,
      id_9,
      id_4,
      id_2,
      id_2,
      id_13
  );
  assign id_10 = id_8;
  wor id_19 = id_16 !== id_18;
endmodule
