// Seed: 302101128
module module_0 (
    input wor id_0,
    output tri0 id_1,
    output uwire id_2,
    output wand id_3,
    output tri1 id_4,
    input supply0 id_5,
    input tri0 id_6,
    output supply1 id_7,
    output wire id_8,
    input wor id_9,
    input supply0 id_10,
    input supply0 id_11,
    input supply1 id_12
);
  logic [7:0] id_14;
  assign id_14[1] = id_9;
  id_15(
      .id_0(id_9), .id_1(id_1), .id_2(), .id_3(id_0)
  );
endmodule
module module_1 (
    output wire id_0,
    input supply0 id_1
);
  wire id_3;
  module_0(
      id_1, id_0, id_0, id_0, id_0, id_1, id_1, id_0, id_0, id_1, id_1, id_1, id_1
  );
endmodule
