=== Compilation ===
Command: iverilog -Wall -Winfloop -Wno-timescale -g2012 -s tb -o results\llama3.2_3b_0shot_temp0.0\Prob106_always_nolatches/Prob106_always_nolatches_sample01 results\llama3.2_3b_0shot_temp0.0\Prob106_always_nolatches/Prob106_always_nolatches_sample01.sv dataset_code-complete-iccad2023/Prob106_always_nolatches_test.sv dataset_code-complete-iccad2023/Prob106_always_nolatches_ref.sv
Return code: 0

--- stdout ---


--- stderr ---


=== Test Execution (FIXED) ===
Command: vvp results\llama3.2_3b_0shot_temp0.0\Prob106_always_nolatches/Prob106_always_nolatches_sample01
Return code: 0

--- stdout ---
VCD info: dumpfile wave.vcd opened for output.
Hint: Output 'left' has 4 mismatches. First mismatch occurred at time 50.
Hint: Output 'down' has 2 mismatches. First mismatch occurred at time 70.
Hint: Output 'right' has 3 mismatches. First mismatch occurred at time 80.
Hint: Output 'up' has 2 mismatches. First mismatch occurred at time 40.
Hint: Total mismatched samples is 11 out of 30020 samples

Simulation finished at 150100 ps
Mismatches: 11 in 30020 samples


--- stderr ---
