#BEAN

##Logical Simulation

- FPGA Model：SPARTAN-6
- Device	：DDR3
- I/O		：



##ISA
RV64G

##System structure
![](https://github.com/justwillim/FOS/tree/Development/Lib/RISCV/Document/EN/img/Core.jpg)

