# Reading pref.tcl
# //  Questa Lattice OEM Edition-64
# //  Version 2024.2 win64 May 20 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/seven_seg_controller.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:40:39 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/seven_seg_controller.sv 
# -- Compiling module seven_seg_controller
# 
# Top level modules:
# 	seven_seg_controller
# End time: 17:40:39 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/seven_seg_decoder.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:40:39 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/seven_seg_decoder.sv 
# -- Compiling module seven_seg_decoder
# 
# Top level modules:
# 	seven_seg_decoder
# End time: 17:40:39 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/sim/seven_seg_controller_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:40:50 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/sim/seven_seg_controller_tb.sv 
# -- Compiling module seven_seg_controller_tb
# 
# Top level modules:
# 	seven_seg_controller_tb
# End time: 17:40:50 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui work.seven_seg_controller_tb -voptargs=+acc
# vsim -gui work.seven_seg_controller_tb -voptargs="+acc" 
# Start time: 17:41:22 on Sep 16,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.seven_seg_controller_tb(fast)
# Loading work.seven_seg_controller(fast)
# Loading work.seven_seg_decoder(fast)
add wave -position insertpoint  \
sim:/seven_seg_controller_tb/clk \
sim:/seven_seg_controller_tb/reset \
sim:/seven_seg_controller_tb/s1 \
sim:/seven_seg_controller_tb/s2 \
sim:/seven_seg_controller_tb/enable_left \
sim:/seven_seg_controller_tb/enable_right \
sim:/seven_seg_controller_tb/seg \
sim:/seven_seg_controller_tb/enable_left_exp \
sim:/seven_seg_controller_tb/enable_right_exp \
sim:/seven_seg_controller_tb/seg_expected \
sim:/seven_seg_controller_tb/enable_left_prev
add wave -position insertpoint  \
sim:/seven_seg_controller_tb/vectornum
add wave -position insertpoint  \
sim:/seven_seg_controller_tb/dut/toggle \
sim:/seven_seg_controller_tb/dut/counter
run 100
# Reading test vectors
# Error (test 1): s1=0000 s2=0000
# Got enable_left=0 enable_right=1 seg=1000000
# Expected enable_left=1 enable_right=0 seg=1000000
# Error (test 3): s1=0000 s2=0001
# Got enable_left=0 enable_right=1 seg=1000000
# Expected enable_left=1 enable_right=0 seg=1111001
# Error (test 6): s1=0000 s2=0011
# Got enable_left=1 enable_right=0 seg=0110000
# Expected enable_left=0 enable_right=1 seg=1000000
# Error (test 7): s1=0000 s2=0011
# Got enable_left=0 enable_right=1 seg=1000000
# Expected enable_left=1 enable_right=0 seg=0110000
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/seven_seg_controller.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:43:29 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/seven_seg_controller.sv 
# -- Compiling module seven_seg_controller
# 
# Top level modules:
# 	seven_seg_controller
# End time: 17:43:29 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.seven_seg_controller_tb(fast)
# Loading work.seven_seg_controller(fast)
# Loading work.seven_seg_decoder(fast)
run 100
# Reading test vectors
# Error (test 1): s1=0000 s2=0000
# Got enable_left=0 enable_right=1 seg=1000000
# Expected enable_left=1 enable_right=0 seg=1000000
# Error (test 3): s1=0000 s2=0001
# Got enable_left=0 enable_right=1 seg=1000000
# Expected enable_left=1 enable_right=0 seg=1111001
# Error (test 5): s1=0000 s2=0010
# Got enable_left=0 enable_right=1 seg=1000000
# Expected enable_left=1 enable_right=0 seg=0100100
# Error (test 7): s1=0000 s2=0011
# Got enable_left=0 enable_right=1 seg=1000000
# Expected enable_left=1 enable_right=0 seg=0110000
# Error (test 9): s1=0000 s2=0100
# Got enable_left=0 enable_right=1 seg=1000000
# Expected enable_left=1 enable_right=0 seg=0011001
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/seven_seg_controller.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:44:01 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/seven_seg_controller.sv 
# -- Compiling module seven_seg_controller
# 
# Top level modules:
# 	seven_seg_controller
# End time: 17:44:02 on Sep 16,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.seven_seg_controller_tb(fast)
# Loading work.seven_seg_controller(fast)
# Loading work.seven_seg_decoder(fast)
run 100
# Reading test vectors
# Error (test 1): s1=0000 s2=0000
# Got enable_left=0 enable_right=1 seg=1000000
# Expected enable_left=1 enable_right=0 seg=1000000
# Error (test 3): s1=0000 s2=0001
# Got enable_left=0 enable_right=1 seg=1000000
# Expected enable_left=1 enable_right=0 seg=1111001
# Error (test 4): s1=0000 s2=0010
# Got enable_left=1 enable_right=0 seg=0100100
# Expected enable_left=0 enable_right=1 seg=1000000
# Error (test 5): s1=0000 s2=0010
# Got enable_left=0 enable_right=1 seg=1000000
# Expected enable_left=1 enable_right=0 seg=0100100
# Error (test 6): s1=0000 s2=0011
# Got enable_left=1 enable_right=0 seg=0110000
# Expected enable_left=0 enable_right=1 seg=1000000
# Error (test 7): s1=0000 s2=0011
# Got enable_left=0 enable_right=1 seg=1000000
# Expected enable_left=1 enable_right=0 seg=0110000
# Error (test 8): s1=0000 s2=0100
# Got enable_left=1 enable_right=0 seg=0011001
# Expected enable_left=0 enable_right=1 seg=1000000
# Error (test 9): s1=0000 s2=0100
# Got enable_left=0 enable_right=1 seg=1000000
# Expected enable_left=1 enable_right=0 seg=0011001
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/sim/seven_seg_controller_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:45:20 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/sim/seven_seg_controller_tb.sv 
# -- Compiling module seven_seg_controller_tb
# 
# Top level modules:
# 	seven_seg_controller_tb
# End time: 17:45:20 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.seven_seg_controller_tb(fast)
# Loading work.seven_seg_controller(fast)
# Loading work.seven_seg_decoder(fast)
run 100
# Reading test vectors
# Error (test 2): s1=0000 s2=0001
# Got enable_left=0 enable_right=1 seg=1000000
# Expected enable_left=1 enable_right=0 seg=1000000
# Error (test 3): s1=0000 s2=0001
# Got enable_left=0 enable_right=1 seg=1000000
# Expected enable_left=0 enable_right=1 seg=1111001
# Error (test 4): s1=0000 s2=0010
# Got enable_left=1 enable_right=0 seg=0100100
# Expected enable_left=1 enable_right=0 seg=1000000
# Error (test 5): s1=0000 s2=0010
# Got enable_left=0 enable_right=1 seg=1000000
# Expected enable_left=0 enable_right=1 seg=0100100
# Error (test 6): s1=0000 s2=0011
# Got enable_left=1 enable_right=0 seg=0110000
# Expected enable_left=1 enable_right=0 seg=1000000
# Error (test 7): s1=0000 s2=0011
# Got enable_left=0 enable_right=1 seg=1000000
# Expected enable_left=0 enable_right=1 seg=0110000
# Error (test 8): s1=0000 s2=0100
# Got enable_left=1 enable_right=0 seg=0011001
# Expected enable_left=1 enable_right=0 seg=1000000
# Error (test 9): s1=0000 s2=0100
# Got enable_left=0 enable_right=1 seg=1000000
# Expected enable_left=0 enable_right=1 seg=0011001
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/seven_seg_controller.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:46:15 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/seven_seg_controller.sv 
# -- Compiling module seven_seg_controller
# 
# Top level modules:
# 	seven_seg_controller
# End time: 17:46:15 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/sim/seven_seg_controller_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:46:23 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/sim/seven_seg_controller_tb.sv 
# -- Compiling module seven_seg_controller_tb
# 
# Top level modules:
# 	seven_seg_controller_tb
# End time: 17:46:23 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.seven_seg_controller_tb(fast)
# Loading work.seven_seg_controller(fast)
# Loading work.seven_seg_decoder(fast)
run 100
# Reading test vectors
# Error (test 2): s1=0000 s2=0001
# Got enable_left=1 enable_right=0 seg=1111001
# Expected enable_left=0 enable_right=1 seg=1000000
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/sim/seven_seg_controller_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:48:04 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/sim/seven_seg_controller_tb.sv 
# -- Compiling module seven_seg_controller_tb
# 
# Top level modules:
# 	seven_seg_controller_tb
# End time: 17:48:04 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.seven_seg_controller_tb(fast)
# Loading work.seven_seg_controller(fast)
# Loading work.seven_seg_decoder(fast)
run 100
# Reading test vectors
# Error (test 2): s1=0000 s2=0001
# Got enable_left=1 enable_right=0 seg=1111001
# Expected enable_left=0 enable_right=1 seg=1000000
# Error (test 3): s1=0000 s2=0001
# Got enable_left=0 enable_right=1 seg=1000000
# Expected enable_left=1 enable_right=0 seg=1111001
# Error (test 4): s1=0000 s2=0010
# Got enable_left=1 enable_right=0 seg=0100100
# Expected enable_left=0 enable_right=1 seg=1000000
# Error (test 5): s1=0000 s2=0010
# Got enable_left=0 enable_right=1 seg=1000000
# Expected enable_left=1 enable_right=0 seg=0100100
# Error (test 6): s1=0000 s2=0011
# Got enable_left=1 enable_right=0 seg=0110000
# Expected enable_left=0 enable_right=1 seg=1000000
# Error (test 7): s1=0000 s2=0011
# Got enable_left=0 enable_right=1 seg=1000000
# Expected enable_left=1 enable_right=0 seg=0110000
# Error (test 8): s1=0000 s2=0100
# Got enable_left=1 enable_right=0 seg=0011001
# Expected enable_left=0 enable_right=1 seg=1000000
# Error (test 9): s1=0000 s2=0100
# Got enable_left=0 enable_right=1 seg=1000000
# Expected enable_left=1 enable_right=0 seg=0011001
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/sim/seven_seg_controller_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:49:18 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/sim/seven_seg_controller_tb.sv 
# -- Compiling module seven_seg_controller_tb
# 
# Top level modules:
# 	seven_seg_controller_tb
# End time: 17:49:18 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.seven_seg_controller_tb(fast)
# Loading work.seven_seg_controller(fast)
# Loading work.seven_seg_decoder(fast)
run -all
# Reading test vectors
# Error (test 2): s1=0000 s2=0001
# Got enable_left=1 enable_right=0 seg=1111001
# Expected enable_left=0 enable_right=1 seg=1000000
# 512 tests completed with 1 errors
# ** Note: $finish    : C:/Users/diego/College/2025/E155/lab3/FPGA/sim/seven_seg_controller_tb.sv(81)
#    Time: 5111 ns  Iteration: 0  Instance: /seven_seg_controller_tb
# 1
# Break in Module seven_seg_controller_tb at C:/Users/diego/College/2025/E155/lab3/FPGA/sim/seven_seg_controller_tb.sv line 81
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/sim/seven_seg_controller_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:50:24 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/sim/seven_seg_controller_tb.sv 
# -- Compiling module seven_seg_controller_tb
# 
# Top level modules:
# 	seven_seg_controller_tb
# End time: 17:50:25 on Sep 16,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.seven_seg_controller_tb(fast)
# Loading work.seven_seg_controller(fast)
# Loading work.seven_seg_decoder(fast)
run 100
# Reading test vectors
# Error (test 0): s1=0000 s2=0000
# Got enable_left=1 enable_right=0 seg=1000000
# Expected enable_left=0 enable_right=1 seg=1000000
# Error (test 1): s1=0000 s2=0000
# Got enable_left=0 enable_right=1 seg=1000000
# Expected enable_left=1 enable_right=0 seg=1000000
# Error (test 2): s1=0000 s2=0001
# Got enable_left=1 enable_right=0 seg=1111001
# Expected enable_left=0 enable_right=1 seg=1000000
# Error (test 3): s1=0000 s2=0001
# Got enable_left=0 enable_right=1 seg=1000000
# Expected enable_left=1 enable_right=0 seg=1111001
# Error (test 4): s1=0000 s2=0010
# Got enable_left=1 enable_right=0 seg=0100100
# Expected enable_left=0 enable_right=1 seg=1000000
# Error (test 5): s1=0000 s2=0010
# Got enable_left=0 enable_right=1 seg=1000000
# Expected enable_left=1 enable_right=0 seg=0100100
# Error (test 6): s1=0000 s2=0011
# Got enable_left=1 enable_right=0 seg=0110000
# Expected enable_left=0 enable_right=1 seg=1000000
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/seven_seg_controller.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:51:15 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/seven_seg_controller.sv 
# -- Compiling module seven_seg_controller
# 
# Top level modules:
# 	seven_seg_controller
# End time: 17:51:15 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.seven_seg_controller_tb(fast)
# Loading work.seven_seg_controller(fast)
# Loading work.seven_seg_decoder(fast)
run 100
# Reading test vectors
run -all
# 512 tests completed with 0 errors
# ** Note: $finish    : C:/Users/diego/College/2025/E155/lab3/FPGA/sim/seven_seg_controller_tb.sv(81)
#    Time: 5141 ns  Iteration: 0  Instance: /seven_seg_controller_tb
# 1
# Break in Module seven_seg_controller_tb at C:/Users/diego/College/2025/E155/lab3/FPGA/sim/seven_seg_controller_tb.sv line 81
quit -sim
# End time: 19:22:28 on Sep 16,2025, Elapsed time: 1:41:06
# Errors: 0, Warnings: 1
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 19:22:40 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv 
# -- Compiling module lab3_dw_tb
# 
# Top level modules:
# 	lab3_dw_tb
# End time: 19:22:40 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -voptargs=+acc work.lab3_dw_tb iCE40UP.HSOSC
# vsim -gui -voptargs="+acc" work.lab3_dw_tb iCE40UP.HSOSC 
# Start time: 19:23:03 on Sep 16,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_dw_tb(fast)
# Loading work.lab3_dw(fast)
# Loading iCE40UP.HSOSC(fast__1)
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'lab3_dw_tb' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ns  Iteration: 0  Instance: /lab3_dw_tb/dut/hf_osc File: nofile
# Loading work.clock_divider(fast)
# Loading work.synchronizer(fast)
# Loading work.keypad_reader(fast)
# Loading work.state(fast)
# Loading work.keypad_input_sv_unit(fast)
# Loading work.keypad_input(fast)
# Loading work.next_state_logic_sv_unit(fast)
# Loading work.next_state_logic(fast)
# Loading work.keypad_decoder(fast)
# Loading work.seven_seg_controller(fast)
# Loading work.seven_seg_decoder(fast)
# Loading iCE40UP.HSOSC(fast)
# Error loading design
# End time: 19:23:04 on Sep 16,2025, Elapsed time: 0:00:01
# Errors: 1, Warnings: 1
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 19:23:34 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv 
# -- Compiling module lab3_dw_tb
# 
# Top level modules:
# 	lab3_dw_tb
# End time: 19:23:34 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -voptargs=+acc work.lab3_dw_tb iCE40UP.HSOSC
# vsim -gui -voptargs="+acc" work.lab3_dw_tb iCE40UP.HSOSC 
# Start time: 19:23:39 on Sep 16,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_dw_tb(fast)
# Loading work.lab3_dw(fast)
# Loading iCE40UP.HSOSC(fast__1)
# Loading work.clock_divider(fast)
# Loading work.synchronizer(fast)
# Loading work.keypad_reader(fast)
# Loading work.state(fast)
# Loading work.keypad_input_sv_unit(fast)
# Loading work.keypad_input(fast)
# Loading work.next_state_logic_sv_unit(fast)
# Loading work.next_state_logic(fast)
# Loading work.keypad_decoder(fast)
# Loading work.seven_seg_controller(fast)
# Loading work.seven_seg_decoder(fast)
# Loading iCE40UP.HSOSC(fast)
add wave -position insertpoint  \
sim:/lab3_dw_tb/clk \
sim:/lab3_dw_tb/reset \
sim:/lab3_dw_tb/enable_left \
sim:/lab3_dw_tb/enable_right \
sim:/lab3_dw_tb/enable_left_exp \
sim:/lab3_dw_tb/enable_right_exp \
sim:/lab3_dw_tb/cols \
sim:/lab3_dw_tb/rows \
sim:/lab3_dw_tb/rows_expected \
sim:/lab3_dw_tb/seg \
sim:/lab3_dw_tb/seg_expected
add wave -position insertpoint  \
sim:/lab3_dw_tb/vectornum
run 10
run 100
run 100
run 100
run 10000
run 10000
run 10000
# Error: input = 1111
#  outputs = xxxxxx1111111 (1110101000000 expected)
run 10000
# Error: input = 1111
#  outputs = xxxxxx1111111 (1110101000000 expected)
#          2 tests completed with          0 errors
# ** Note: $stop    : C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv(54)
#    Time: 35 ns  Iteration: 1  Instance: /lab3_dw_tb
# Break in Module lab3_dw_tb at C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv line 54
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 19:27:06 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv 
# -- Compiling module lab3_dw_tb
# 
# Top level modules:
# 	lab3_dw_tb
# End time: 19:27:07 on Sep 16,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_dw_tb(fast)
# Loading work.lab3_dw(fast)
# Loading iCE40UP.HSOSC(fast__1)
# Loading work.clock_divider(fast)
# Loading work.synchronizer(fast)
# Loading work.keypad_reader(fast)
# Loading work.state(fast)
# Loading work.keypad_input_sv_unit(fast)
# Loading work.keypad_input(fast)
# Loading work.next_state_logic_sv_unit(fast)
# Loading work.next_state_logic(fast)
# Loading work.keypad_decoder(fast)
# Loading work.seven_seg_controller(fast)
# Loading work.seven_seg_decoder(fast)
# Loading iCE40UP.HSOSC(fast)
run 20000
run 10000
# Error: input = 1111
# Rows: xxxx (1110 expected)
# Enable left: x (1 expected)
# Enable right: x (0 expected)
# Seg: 1111111 (1000000 expected)
# Test number:          0
run 10000
# Error: input = 1111
# Rows: xxxx (1110 expected)
# Enable left: x (1 expected)
# Enable right: x (0 expected)
# Seg: 1111111 (1000000 expected)
# Test number:          1
#          2 tests completed with          0 errors
# ** Note: $stop    : C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv(58)
#    Time: 35 ns  Iteration: 1  Instance: /lab3_dw_tb
# Break in Module lab3_dw_tb at C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv line 58
add wave -position insertpoint  \
sim:/lab3_dw_tb/dut/synchronized_cols
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 19:28:57 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv 
# -- Compiling module lab3_dw_tb
# 
# Top level modules:
# 	lab3_dw_tb
# End time: 19:28:57 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_dw_tb(fast)
# Loading work.lab3_dw(fast)
# Loading iCE40UP.HSOSC(fast__1)
# Loading work.clock_divider(fast)
# Loading work.synchronizer(fast)
# Loading work.keypad_reader(fast)
# Loading work.state(fast)
# Loading work.keypad_input_sv_unit(fast)
# Loading work.keypad_input(fast)
# Loading work.next_state_logic_sv_unit(fast)
# Loading work.next_state_logic(fast)
# Loading work.keypad_decoder(fast)
# Loading work.seven_seg_controller(fast)
# Loading work.seven_seg_decoder(fast)
# Loading iCE40UP.HSOSC(fast)
run -all
# Error: input = 1111
# Rows: xxxx (1110 expected)
# Enable left: x (1 expected)
# Enable right: x (0 expected)
# Seg: 1111111 (1000000 expected)
# Test number:          0
# Error: input = 1111
# Rows: xxxx (1110 expected)
# Enable left: x (1 expected)
# Enable right: x (0 expected)
# Seg: 1111111 (1000000 expected)
# Test number:          1
#          2 tests completed with          2 errors
# ** Note: $stop    : C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv(59)
#    Time: 35 ns  Iteration: 1  Instance: /lab3_dw_tb
# Break in Module lab3_dw_tb at C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv line 59
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.lab3_dw_tb(fast)
# Loading work.lab3_dw(fast)
# Loading iCE40UP.HSOSC(fast__1)
# Loading work.clock_divider(fast)
# Loading work.synchronizer(fast)
# Loading work.keypad_reader(fast)
# Loading work.state(fast)
# Loading work.keypad_input_sv_unit(fast)
# Loading work.keypad_input(fast)
# Loading work.next_state_logic_sv_unit(fast)
# Loading work.next_state_logic(fast)
# Loading work.keypad_decoder(fast)
# Loading work.seven_seg_controller(fast)
# Loading work.seven_seg_decoder(fast)
# Loading iCE40UP.HSOSC(fast)
run -all
# Error: input = 1111
# Rows: xxxx (1110 expected)
# Enable left: x (1 expected)
# Enable right: x (0 expected)
# Seg: 1111111 (1000000 expected)
# Test number:          0
# Error: input = 1111
# Rows: xxxx (1110 expected)
# Enable left: x (1 expected)
# Enable right: x (0 expected)
# Seg: 1111111 (1000000 expected)
# Test number:          1
#          2 tests completed with          2 errors
# ** Note: $stop    : C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv(59)
#    Time: 35 ns  Iteration: 1  Instance: /lab3_dw_tb
# Break in Module lab3_dw_tb at C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv line 59
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.lab3_dw_tb(fast)
# Loading work.lab3_dw(fast)
# Loading iCE40UP.HSOSC(fast__1)
# Loading work.clock_divider(fast)
# Loading work.synchronizer(fast)
# Loading work.keypad_reader(fast)
# Loading work.state(fast)
# Loading work.keypad_input_sv_unit(fast)
# Loading work.keypad_input(fast)
# Loading work.next_state_logic_sv_unit(fast)
# Loading work.next_state_logic(fast)
# Loading work.keypad_decoder(fast)
# Loading work.seven_seg_controller(fast)
# Loading work.seven_seg_decoder(fast)
# Loading iCE40UP.HSOSC(fast)
run -all
# Error: input = 1111
# Rows: xxxx (1110 expected)
# Enable left: x (1 expected)
# Enable right: x (0 expected)
# Seg: 1111111 (1000000 expected)
# Test number:          0
# Error: input = 1111
# Rows: xxxx (1110 expected)
# Enable left: x (1 expected)
# Enable right: x (0 expected)
# Seg: 1111111 (1000000 expected)
# Test number:          1
# Error: input = 1111
# Rows: xxxx (1110 expected)
# Enable left: x (1 expected)
# Enable right: x (0 expected)
# Seg: 1111111 (1000000 expected)
# Test number:          2
# Error: input = 1111
# Rows: xxxx (1110 expected)
# Enable left: x (1 expected)
# Enable right: x (0 expected)
# Seg: 1111111 (1000000 expected)
# Test number:          3
# Error: input = 1111
# Rows: xxxx (1110 expected)
# Enable left: x (1 expected)
# Enable right: x (0 expected)
# Seg: 1111111 (1000000 expected)
# Test number:          4
# Error: input = 1111
# Rows: xxxx (1110 expected)
# Enable left: x (1 expected)
# Enable right: x (0 expected)
# Seg: 1111111 (1000000 expected)
# Test number:          5
#          6 tests completed with          6 errors
# ** Note: $stop    : C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv(59)
#    Time: 75 ns  Iteration: 1  Instance: /lab3_dw_tb
# Break in Module lab3_dw_tb at C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv line 59
# Causality operation skipped due to absence of debug database file
add wave -position insertpoint  \
sim:/lab3_dw_tb/dut/current_value
add wave -position insertpoint  \
sim:/lab3_dw_tb/dut/previous_value
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/lab3_dw.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 19:42:23 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/lab3_dw.sv 
# -- Compiling module lab3_dw
# ** Error: (vlog-13053) C:/Users/diego/College/2025/E155/lab3/FPGA/src/lab3_dw.sv(31): near "'5": Illegal base specifier in numeric constant.
# ** Error: (vlog-13069) C:/Users/diego/College/2025/E155/lab3/FPGA/src/lab3_dw.sv(31): near "'5": syntax error, unexpected BASE, expecting ')' or ','.
# End time: 19:42:23 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# C:/lscc/radiant/2025.1/questasim/win64/vlog failed.
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/lab3_dw.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 19:42:34 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/lab3_dw.sv 
# -- Compiling module lab3_dw
# ** Error: (vlog-13069) C:/Users/diego/College/2025/E155/lab3/FPGA/src/lab3_dw.sv(38): near "synchronizer": syntax error, unexpected IDENTIFIER, expecting ';'.
# End time: 19:42:34 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/lscc/radiant/2025.1/questasim/win64/vlog failed.
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/lab3_dw.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 19:42:43 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/lab3_dw.sv 
# -- Compiling module lab3_dw
# 
# Top level modules:
# 	lab3_dw
# End time: 19:42:43 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_dw_tb(fast)
# Loading work.lab3_dw(fast)
# Loading iCE40UP.HSOSC(fast__1)
# Loading work.clock_divider(fast)
# Loading work.clock_divider(fast__1)
# Loading work.synchronizer(fast)
# Loading work.keypad_reader(fast)
# Loading work.state(fast)
# Loading work.keypad_input_sv_unit(fast)
# Loading work.keypad_input(fast)
# Loading work.next_state_logic_sv_unit(fast)
# Loading work.next_state_logic(fast)
# Loading work.keypad_decoder(fast)
# Loading work.seven_seg_controller(fast)
# Loading work.seven_seg_decoder(fast)
# Loading iCE40UP.HSOSC(fast)
run -all
# Error: input = 1111
# Rows: xxxx (1110 expected)
# Enable left: x (1 expected)
# Enable right: x (0 expected)
# Seg: 1111111 (1000000 expected)
# Test number:          0
# Error: input = 1111
# Rows: xxxx (1110 expected)
# Enable left: x (1 expected)
# Enable right: x (0 expected)
# Seg: 1111111 (1000000 expected)
# Test number:          1
# Error: input = 1111
# Rows: xxxx (1110 expected)
# Enable left: x (1 expected)
# Enable right: x (0 expected)
# Seg: 1111111 (1000000 expected)
# Test number:          2
# Error: input = 1111
# Rows: xxxx (1110 expected)
# Enable left: x (1 expected)
# Enable right: x (0 expected)
# Seg: 1111111 (1000000 expected)
# Test number:          3
# Error: input = 1111
# Rows: xxxx (1110 expected)
# Enable left: x (1 expected)
# Enable right: x (0 expected)
# Seg: 1111111 (1000000 expected)
# Test number:          4
# Error: input = 1111
# Rows: xxxx (1110 expected)
# Enable left: x (1 expected)
# Enable right: x (0 expected)
# Seg: 1111111 (1000000 expected)
# Test number:          5
#          6 tests completed with          6 errors
# ** Note: $stop    : C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv(59)
#    Time: 75 ns  Iteration: 1  Instance: /lab3_dw_tb
# Break in Module lab3_dw_tb at C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv line 59
quit -sim
# End time: 19:49:13 on Sep 16,2025, Elapsed time: 0:25:34
# Errors: 0, Warnings: 1
# Load canceled
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/sim/synchronizer_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 19:49:27 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/sim/synchronizer_tb.sv 
# -- Compiling module synchronizer_tb
# ** Error: C:/Users/diego/College/2025/E155/lab3/FPGA/sim/synchronizer_tb.sv(26): (vlog-2730) Undefined variable: 's1'.
# ** Error: C:/Users/diego/College/2025/E155/lab3/FPGA/sim/synchronizer_tb.sv(27): (vlog-2730) Undefined variable: 's2'.
# ** Error: C:/Users/diego/College/2025/E155/lab3/FPGA/sim/synchronizer_tb.sv(29): (vlog-2730) Undefined variable: 't1_prev'.
# ** Error: C:/Users/diego/College/2025/E155/lab3/FPGA/sim/synchronizer_tb.sv(29): (vlog-2730) Undefined variable: 't1'.
# ** Error: C:/Users/diego/College/2025/E155/lab3/FPGA/sim/synchronizer_tb.sv(48): (vlog-2730) Undefined variable: 't1_prev'.
# ** Error: C:/Users/diego/College/2025/E155/lab3/FPGA/sim/synchronizer_tb.sv(48): (vlog-2730) Undefined variable: 't1'.
# End time: 19:49:27 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/sim/synchronizer_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 19:50:23 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/sim/synchronizer_tb.sv 
# -- Compiling module synchronizer_tb
# 
# Top level modules:
# 	synchronizer_tb
# End time: 19:50:23 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -voptargs=+acc work.synchronizer_tb
# vsim -gui -voptargs="+acc" work.synchronizer_tb 
# Start time: 19:50:39 on Sep 16,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.synchronizer_tb(fast)
# Loading work.synchronizer(fast)
add wave -position insertpoint  \
sim:/synchronizer_tb/clk \
sim:/synchronizer_tb/reset \
sim:/synchronizer_tb/cols \
sim:/synchronizer_tb/synchronized_cols \
sim:/synchronizer_tb/synchronized_cols_expected \
sim:/synchronizer_tb/vectornum
run -all
# Reading test vectors
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/sim/synchronizer_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 19:51:46 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/sim/synchronizer_tb.sv 
# -- Compiling module synchronizer_tb
# 
# Top level modules:
# 	synchronizer_tb
# End time: 19:51:46 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.synchronizer_tb(fast)
# Loading work.synchronizer(fast)
run -all
# Reading test vectors
# Error (test 4): synchronized_cols = 0000
# Expected:  synchronized_cols = 0001
# Error (test 5): synchronized_cols = 0000
# Expected:  synchronized_cols = 0011
# Error (test 6): synchronized_cols = 0000
# Expected:  synchronized_cols = 0010
# Error (test 7): synchronized_cols = 0000
# Expected:  synchronized_cols = 1010
# 8 tests completed with 4 errors
# ** Note: $finish    : C:/Users/diego/College/2025/E155/lab3/FPGA/sim/synchronizer_tb.sv(54)
#    Time: 76 ns  Iteration: 0  Instance: /synchronizer_tb
# 1
# Break in Module synchronizer_tb at C:/Users/diego/College/2025/E155/lab3/FPGA/sim/synchronizer_tb.sv line 54
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/sim/synchronizer_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 19:52:50 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/sim/synchronizer_tb.sv 
# -- Compiling module synchronizer_tb
# 
# Top level modules:
# 	synchronizer_tb
# End time: 19:52:50 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.synchronizer_tb(fast)
# Loading work.synchronizer(fast)
run -all
# Reading test vectors
# Error (test 4): synchronized_cols = 0000
# Expected:  synchronized_cols = 0001
# 8 tests completed with 1 errors
# ** Note: $finish    : C:/Users/diego/College/2025/E155/lab3/FPGA/sim/synchronizer_tb.sv(54)
#    Time: 76 ns  Iteration: 0  Instance: /synchronizer_tb
# 1
# Break in Module synchronizer_tb at C:/Users/diego/College/2025/E155/lab3/FPGA/sim/synchronizer_tb.sv line 54
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/sim/synchronizer_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 19:53:57 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/sim/synchronizer_tb.sv 
# -- Compiling module synchronizer_tb
# 
# Top level modules:
# 	synchronizer_tb
# End time: 19:53:57 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.synchronizer_tb(fast)
# Loading work.synchronizer(fast)
run -all
# Reading test vectors
# 8 tests completed with 0 errors
# ** Note: $finish    : C:/Users/diego/College/2025/E155/lab3/FPGA/sim/synchronizer_tb.sv(54)
#    Time: 76 ns  Iteration: 0  Instance: /synchronizer_tb
# 1
# Break in Module synchronizer_tb at C:/Users/diego/College/2025/E155/lab3/FPGA/sim/synchronizer_tb.sv line 54
quit -sim
# End time: 19:56:54 on Sep 16,2025, Elapsed time: 0:06:15
# Errors: 0, Warnings: 1
# Load canceled
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/state.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 19:57:16 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/state.sv 
# -- Compiling package state
# 
# Top level modules:
# 	--none--
# End time: 19:57:16 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/clock_divider.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 19:57:21 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/clock_divider.sv 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 19:57:21 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/display_controller.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 19:57:22 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/display_controller.sv 
# -- Compiling module display_controller
# 
# Top level modules:
# 	display_controller
# End time: 19:57:22 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/keypad_decoder.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 19:57:22 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/keypad_decoder.sv 
# -- Compiling module keypad_decoder
# 
# Top level modules:
# 	keypad_decoder
# End time: 19:57:22 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/keypad_input.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 19:57:22 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/keypad_input.sv 
# -- Compiling package keypad_input_sv_unit
# -- Importing package state
# -- Compiling module keypad_input
# 
# Top level modules:
# 	keypad_input
# End time: 19:57:22 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/keypad_reader.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 19:57:22 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/keypad_reader.sv 
# -- Compiling module keypad_reader
# 
# Top level modules:
# 	keypad_reader
# End time: 19:57:22 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/lab3_dw.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 19:57:22 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/lab3_dw.sv 
# -- Compiling module lab3_dw
# 
# Top level modules:
# 	lab3_dw
# End time: 19:57:22 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/next_state_logic.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 19:57:22 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/next_state_logic.sv 
# -- Compiling package next_state_logic_sv_unit
# -- Importing package state
# -- Compiling module next_state_logic
# 
# Top level modules:
# 	next_state_logic
# End time: 19:57:22 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/seven_seg_controller.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 19:57:22 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/seven_seg_controller.sv 
# -- Compiling module seven_seg_controller
# 
# Top level modules:
# 	seven_seg_controller
# End time: 19:57:22 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/seven_seg_decoder.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 19:57:22 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/seven_seg_decoder.sv 
# -- Compiling module seven_seg_decoder
# 
# Top level modules:
# 	seven_seg_decoder
# End time: 19:57:22 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/state.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 19:57:22 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/state.sv 
# -- Compiling package state
# 
# Top level modules:
# 	--none--
# End time: 19:57:22 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/synchronizer.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 19:57:22 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/synchronizer.sv 
# -- Compiling module synchronizer
# 
# Top level modules:
# 	synchronizer
# End time: 19:57:22 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 19:57:33 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv 
# -- Compiling module lab3_dw_tb
# 
# Top level modules:
# 	lab3_dw_tb
# End time: 19:57:33 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -voptargs=+acc work.lab3_dw_tb iCE40UP.HSOSC
# vsim -gui -voptargs="+acc" work.lab3_dw_tb iCE40UP.HSOSC 
# Start time: 19:57:56 on Sep 16,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_dw_tb(fast)
# Loading work.lab3_dw(fast)
# Loading iCE40UP.HSOSC(fast__1)
# Loading work.clock_divider(fast)
# Loading work.clock_divider(fast__1)
# Loading work.synchronizer(fast)
# Loading work.keypad_reader(fast)
# Loading work.state(fast)
# Loading work.keypad_input_sv_unit(fast)
# Loading work.keypad_input(fast)
# Loading work.next_state_logic_sv_unit(fast)
# Loading work.next_state_logic(fast)
# Loading work.keypad_decoder(fast)
# Loading work.seven_seg_controller(fast)
# Loading work.seven_seg_decoder(fast)
# Loading iCE40UP.HSOSC(fast)
add wave -position insertpoint  \
sim:/lab3_dw_tb/clk \
sim:/lab3_dw_tb/reset \
sim:/lab3_dw_tb/enable_left \
sim:/lab3_dw_tb/enable_right \
sim:/lab3_dw_tb/enable_left_exp \
sim:/lab3_dw_tb/enable_right_exp \
sim:/lab3_dw_tb/cols \
sim:/lab3_dw_tb/rows \
sim:/lab3_dw_tb/rows_expected \
sim:/lab3_dw_tb/seg \
sim:/lab3_dw_tb/seg_expected
add wave -position insertpoint  \
sim:/lab3_dw_tb/vectornum
run -all
# Error: input = 1111
# Rows: xxxx (1110 expected)
# Enable left: x (1 expected)
# Enable right: x (0 expected)
# Seg: 1111111 (1000000 expected)
# Test number:          0
# Error: input = 1111
# Rows: xxxx (1110 expected)
# Enable left: x (1 expected)
# Enable right: x (0 expected)
# Seg: 1111111 (1000000 expected)
# Test number:          1
# Error: input = 1111
# Rows: xxxx (1110 expected)
# Enable left: x (1 expected)
# Enable right: x (0 expected)
# Seg: 1111111 (1000000 expected)
# Test number:          2
# Error: input = 1111
# Rows: xxxx (1110 expected)
# Enable left: x (1 expected)
# Enable right: x (0 expected)
# Seg: 1111111 (1000000 expected)
# Test number:          3
# Error: input = 1111
# Rows: xxxx (1110 expected)
# Enable left: x (1 expected)
# Enable right: x (0 expected)
# Seg: 1111111 (1000000 expected)
# Test number:          4
# Error: input = 1111
# Rows: xxxx (1110 expected)
# Enable left: x (1 expected)
# Enable right: x (0 expected)
# Seg: 1111111 (1000000 expected)
# Test number:          5
#          6 tests completed with          6 errors
# ** Note: $stop    : C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv(59)
#    Time: 75 ns  Iteration: 1  Instance: /lab3_dw_tb
# Break in Module lab3_dw_tb at C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv line 59
add wave -position insertpoint  \
sim:/lab3_dw_tb/dut/synchronized_cols
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.lab3_dw_tb(fast)
# Loading work.lab3_dw(fast)
# Loading iCE40UP.HSOSC(fast__1)
# Loading work.clock_divider(fast)
# Loading work.clock_divider(fast__1)
# Loading work.synchronizer(fast)
# Loading work.keypad_reader(fast)
# Loading work.state(fast)
# Loading work.keypad_input_sv_unit(fast)
# Loading work.keypad_input(fast)
# Loading work.next_state_logic_sv_unit(fast)
# Loading work.next_state_logic(fast)
# Loading work.keypad_decoder(fast)
# Loading work.seven_seg_controller(fast)
# Loading work.seven_seg_decoder(fast)
# Loading iCE40UP.HSOSC(fast)
run -all
# Error: input = 1111
# Rows: xxxx (1110 expected)
# Enable left: x (1 expected)
# Enable right: x (0 expected)
# Seg: 1111111 (1000000 expected)
# Test number:          0
# Error: input = 1111
# Rows: xxxx (1110 expected)
# Enable left: x (1 expected)
# Enable right: x (0 expected)
# Seg: 1111111 (1000000 expected)
# Test number:          1
# Error: input = 1111
# Rows: xxxx (1110 expected)
# Enable left: x (1 expected)
# Enable right: x (0 expected)
# Seg: 1111111 (1000000 expected)
# Test number:          2
# Error: input = 1111
# Rows: xxxx (1110 expected)
# Enable left: x (1 expected)
# Enable right: x (0 expected)
# Seg: 1111111 (1000000 expected)
# Test number:          3
# Error: input = 1111
# Rows: xxxx (1110 expected)
# Enable left: x (1 expected)
# Enable right: x (0 expected)
# Seg: 1111111 (1000000 expected)
# Test number:          4
# Error: input = 1111
# Rows: xxxx (1110 expected)
# Enable left: x (1 expected)
# Enable right: x (0 expected)
# Seg: 1111111 (1000000 expected)
# Test number:          5
#          6 tests completed with          6 errors
# ** Note: $stop    : C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv(59)
#    Time: 75 ns  Iteration: 1  Instance: /lab3_dw_tb
# Break in Module lab3_dw_tb at C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv line 59
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/lab3_dw.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 20:00:29 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/lab3_dw.sv 
# -- Compiling module lab3_dw
# 
# Top level modules:
# 	lab3_dw
# End time: 20:00:29 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_dw_tb(fast)
# Loading work.lab3_dw(fast)
# Loading iCE40UP.HSOSC(fast__1)
# Loading work.clock_divider(fast)
# Loading work.clock_divider(fast__1)
# Loading work.synchronizer(fast)
# Loading work.keypad_reader(fast)
# Loading work.state(fast)
# Loading work.keypad_input_sv_unit(fast)
# Loading work.keypad_input(fast)
# Loading work.next_state_logic_sv_unit(fast)
# Loading work.next_state_logic(fast)
# Loading work.keypad_decoder(fast)
# Loading work.seven_seg_controller(fast)
# Loading work.seven_seg_decoder(fast)
# Loading iCE40UP.HSOSC(fast)
run -all
# Error: input = 1111
# Rows: 1110 (1110 expected)
# Enable left: 0 (1 expected)
# Enable right: 1 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          0
# Error: input = 1111
# Rows: 1110 (1110 expected)
# Enable left: 0 (1 expected)
# Enable right: 1 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          3
# Error: input = 1111
# Rows: 1110 (1110 expected)
# Enable left: 0 (1 expected)
# Enable right: 1 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          4
# Error: input = 1111
# Rows: 1101 (1110 expected)
# Enable left: 1 (1 expected)
# Enable right: 0 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          5
#          6 tests completed with          4 errors
# ** Note: $stop    : C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv(59)
#    Time: 75 ns  Iteration: 1  Instance: /lab3_dw_tb
# Break in Module lab3_dw_tb at C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv line 59
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/lab3_dw.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 20:01:31 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/lab3_dw.sv 
# -- Compiling module lab3_dw
# 
# Top level modules:
# 	lab3_dw
# End time: 20:01:31 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_dw_tb(fast)
# Loading work.lab3_dw(fast)
# Loading iCE40UP.HSOSC(fast__1)
# Loading work.clock_divider(fast)
# Loading work.clock_divider(fast__1)
# Loading work.synchronizer(fast)
# Loading work.keypad_reader(fast)
# Loading work.state(fast)
# Loading work.keypad_input_sv_unit(fast)
# Loading work.keypad_input(fast)
# Loading work.next_state_logic_sv_unit(fast)
# Loading work.next_state_logic(fast)
# Loading work.keypad_decoder(fast)
# Loading work.seven_seg_controller(fast)
# Loading work.seven_seg_decoder(fast)
# Loading iCE40UP.HSOSC(fast)
run -all
# Error: input = 1111
# Rows: 1110 (1110 expected)
# Enable left: 0 (1 expected)
# Enable right: 1 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          0
# Error: input = 1111
# Rows: 1110 (1110 expected)
# Enable left: 0 (1 expected)
# Enable right: 1 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          3
# Error: input = 1111
# Rows: 1110 (1110 expected)
# Enable left: 0 (1 expected)
# Enable right: 1 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          4
# Error: input = 1111
# Rows: 1101 (1110 expected)
# Enable left: 1 (1 expected)
# Enable right: 0 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          5
#          6 tests completed with          4 errors
# ** Note: $stop    : C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv(59)
#    Time: 75 ns  Iteration: 1  Instance: /lab3_dw_tb
# Break in Module lab3_dw_tb at C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv line 59
add wave -position insertpoint  \
sim:/lab3_dw_tb/dut/sync/synchronized_cols
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.lab3_dw_tb(fast)
# Loading work.lab3_dw(fast)
# Loading iCE40UP.HSOSC(fast__1)
# Loading work.clock_divider(fast)
# Loading work.clock_divider(fast__1)
# Loading work.synchronizer(fast)
# Loading work.keypad_reader(fast)
# Loading work.state(fast)
# Loading work.keypad_input_sv_unit(fast)
# Loading work.keypad_input(fast)
# Loading work.next_state_logic_sv_unit(fast)
# Loading work.next_state_logic(fast)
# Loading work.keypad_decoder(fast)
# Loading work.seven_seg_controller(fast)
# Loading work.seven_seg_decoder(fast)
# Loading iCE40UP.HSOSC(fast)
run -all
# Error: input = 1111
# Rows: 1110 (1110 expected)
# Enable left: 0 (1 expected)
# Enable right: 1 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          0
# Error: input = 1111
# Rows: 1110 (1110 expected)
# Enable left: 0 (1 expected)
# Enable right: 1 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          3
# Error: input = 1111
# Rows: 1110 (1110 expected)
# Enable left: 0 (1 expected)
# Enable right: 1 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          4
# Error: input = 1111
# Rows: 1101 (1110 expected)
# Enable left: 1 (1 expected)
# Enable right: 0 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          5
#          6 tests completed with          4 errors
# ** Note: $stop    : C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv(59)
#    Time: 75 ns  Iteration: 1  Instance: /lab3_dw_tb
# Break in Module lab3_dw_tb at C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv line 59
add wave -position insertpoint  \
sim:/lab3_dw_tb/dut/sync/cols
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.lab3_dw_tb(fast)
# Loading work.lab3_dw(fast)
# Loading iCE40UP.HSOSC(fast__1)
# Loading work.clock_divider(fast)
# Loading work.clock_divider(fast__1)
# Loading work.synchronizer(fast)
# Loading work.keypad_reader(fast)
# Loading work.state(fast)
# Loading work.keypad_input_sv_unit(fast)
# Loading work.keypad_input(fast)
# Loading work.next_state_logic_sv_unit(fast)
# Loading work.next_state_logic(fast)
# Loading work.keypad_decoder(fast)
# Loading work.seven_seg_controller(fast)
# Loading work.seven_seg_decoder(fast)
# Loading iCE40UP.HSOSC(fast)
run -all
# Error: input = 1111
# Rows: 1110 (1110 expected)
# Enable left: 0 (1 expected)
# Enable right: 1 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          0
# Error: input = 1111
# Rows: 1110 (1110 expected)
# Enable left: 0 (1 expected)
# Enable right: 1 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          3
# Error: input = 1111
# Rows: 1110 (1110 expected)
# Enable left: 0 (1 expected)
# Enable right: 1 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          4
# Error: input = 1111
# Rows: 1101 (1110 expected)
# Enable left: 1 (1 expected)
# Enable right: 0 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          5
#          6 tests completed with          4 errors
# ** Note: $stop    : C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv(59)
#    Time: 75 ns  Iteration: 1  Instance: /lab3_dw_tb
# Break in Module lab3_dw_tb at C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv line 59
add wave -position insertpoint  \
sim:/lab3_dw_tb/dut/sync/n
add wave -position insertpoint  \
sim:/lab3_dw_tb/dut/sync/reset
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.lab3_dw_tb(fast)
# Loading work.lab3_dw(fast)
# Loading iCE40UP.HSOSC(fast__1)
# Loading work.clock_divider(fast)
# Loading work.clock_divider(fast__1)
# Loading work.synchronizer(fast)
# Loading work.keypad_reader(fast)
# Loading work.state(fast)
# Loading work.keypad_input_sv_unit(fast)
# Loading work.keypad_input(fast)
# Loading work.next_state_logic_sv_unit(fast)
# Loading work.next_state_logic(fast)
# Loading work.keypad_decoder(fast)
# Loading work.seven_seg_controller(fast)
# Loading work.seven_seg_decoder(fast)
# Loading iCE40UP.HSOSC(fast)
run -all
# Error: input = 1111
# Rows: 1110 (1110 expected)
# Enable left: 0 (1 expected)
# Enable right: 1 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          0
# Error: input = 1111
# Rows: 1110 (1110 expected)
# Enable left: 0 (1 expected)
# Enable right: 1 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          3
# Error: input = 1111
# Rows: 1110 (1110 expected)
# Enable left: 0 (1 expected)
# Enable right: 1 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          4
# Error: input = 1111
# Rows: 1101 (1110 expected)
# Enable left: 1 (1 expected)
# Enable right: 0 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          5
#          6 tests completed with          4 errors
# ** Note: $stop    : C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv(59)
#    Time: 75 ns  Iteration: 1  Instance: /lab3_dw_tb
# Break in Module lab3_dw_tb at C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv line 59
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/lab3_dw.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 20:03:43 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/lab3_dw.sv 
# -- Compiling module lab3_dw
# 
# Top level modules:
# 	lab3_dw
# End time: 20:03:43 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_dw_tb(fast)
# Loading work.lab3_dw(fast)
# Loading iCE40UP.HSOSC(fast__1)
# Loading work.clock_divider(fast)
# Loading work.clock_divider(fast__1)
# Loading work.synchronizer(fast)
# Loading work.keypad_reader(fast)
# Loading work.state(fast)
# Loading work.keypad_input_sv_unit(fast)
# Loading work.keypad_input(fast)
# Loading work.next_state_logic_sv_unit(fast)
# Loading work.next_state_logic(fast)
# Loading work.keypad_decoder(fast)
# Loading work.seven_seg_controller(fast)
# Loading work.seven_seg_decoder(fast)
# Loading iCE40UP.HSOSC(fast)
run -all
# Error: input = 1111
# Rows: 1110 (1110 expected)
# Enable left: 0 (1 expected)
# Enable right: 1 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          0
# Error: input = 1111
# Rows: 1110 (1110 expected)
# Enable left: 0 (1 expected)
# Enable right: 1 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          3
# Error: input = 1111
# Rows: 1110 (1110 expected)
# Enable left: 0 (1 expected)
# Enable right: 1 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          4
# Error: input = 1111
# Rows: 1101 (1110 expected)
# Enable left: 1 (1 expected)
# Enable right: 0 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          5
#          6 tests completed with          4 errors
# ** Note: $stop    : C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv(59)
#    Time: 75 ns  Iteration: 1  Instance: /lab3_dw_tb
# Break in Module lab3_dw_tb at C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv line 59
add wave -position insertpoint  \
sim:/lab3_dw_tb/dut/keypad/k/state
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.lab3_dw_tb(fast)
# Loading work.lab3_dw(fast)
# Loading iCE40UP.HSOSC(fast__1)
# Loading work.clock_divider(fast)
# Loading work.clock_divider(fast__1)
# Loading work.synchronizer(fast)
# Loading work.keypad_reader(fast)
# Loading work.state(fast)
# Loading work.keypad_input_sv_unit(fast)
# Loading work.keypad_input(fast)
# Loading work.next_state_logic_sv_unit(fast)
# Loading work.next_state_logic(fast)
# Loading work.keypad_decoder(fast)
# Loading work.seven_seg_controller(fast)
# Loading work.seven_seg_decoder(fast)
# Loading iCE40UP.HSOSC(fast)
run -all
# Error: input = 1111
# Rows: 1110 (1110 expected)
# Enable left: 0 (1 expected)
# Enable right: 1 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          0
# Error: input = 1111
# Rows: 1110 (1110 expected)
# Enable left: 0 (1 expected)
# Enable right: 1 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          3
# Error: input = 1111
# Rows: 1110 (1110 expected)
# Enable left: 0 (1 expected)
# Enable right: 1 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          4
# Error: input = 1111
# Rows: 1101 (1110 expected)
# Enable left: 1 (1 expected)
# Enable right: 0 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          5
#          6 tests completed with          4 errors
# ** Note: $stop    : C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv(59)
#    Time: 75 ns  Iteration: 1  Instance: /lab3_dw_tb
# Break in Module lab3_dw_tb at C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv line 59
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.lab3_dw_tb(fast)
# Loading work.lab3_dw(fast)
# Loading iCE40UP.HSOSC(fast__1)
# Loading work.clock_divider(fast)
# Loading work.clock_divider(fast__1)
# Loading work.synchronizer(fast)
# Loading work.keypad_reader(fast)
# Loading work.state(fast)
# Loading work.keypad_input_sv_unit(fast)
# Loading work.keypad_input(fast)
# Loading work.next_state_logic_sv_unit(fast)
# Loading work.next_state_logic(fast)
# Loading work.keypad_decoder(fast)
# Loading work.seven_seg_controller(fast)
# Loading work.seven_seg_decoder(fast)
# Loading iCE40UP.HSOSC(fast)
run -all
# Error: input = 1111
# Rows: 1110 (1110 expected)
# Enable left: 0 (1 expected)
# Enable right: 1 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          3
#          4 tests completed with          1 errors
# ** Note: $stop    : C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv(59)
#    Time: 55 ns  Iteration: 1  Instance: /lab3_dw_tb
# Break in Module lab3_dw_tb at C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv line 59
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.lab3_dw_tb(fast)
# Loading work.lab3_dw(fast)
# Loading iCE40UP.HSOSC(fast__1)
# Loading work.clock_divider(fast)
# Loading work.clock_divider(fast__1)
# Loading work.synchronizer(fast)
# Loading work.keypad_reader(fast)
# Loading work.state(fast)
# Loading work.keypad_input_sv_unit(fast)
# Loading work.keypad_input(fast)
# Loading work.next_state_logic_sv_unit(fast)
# Loading work.next_state_logic(fast)
# Loading work.keypad_decoder(fast)
# Loading work.seven_seg_controller(fast)
# Loading work.seven_seg_decoder(fast)
# Loading iCE40UP.HSOSC(fast)
run -all
# Error: input = 1111
# Rows: 1110 (1101 expected)
# Enable left: 0 (0 expected)
# Enable right: 1 (1 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          4
#          7 tests completed with          1 errors
# ** Note: $stop    : C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv(59)
#    Time: 85 ns  Iteration: 1  Instance: /lab3_dw_tb
# Break in Module lab3_dw_tb at C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv line 59
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.lab3_dw_tb(fast)
# Loading work.lab3_dw(fast)
# Loading iCE40UP.HSOSC(fast__1)
# Loading work.clock_divider(fast)
# Loading work.clock_divider(fast__1)
# Loading work.synchronizer(fast)
# Loading work.keypad_reader(fast)
# Loading work.state(fast)
# Loading work.keypad_input_sv_unit(fast)
# Loading work.keypad_input(fast)
# Loading work.next_state_logic_sv_unit(fast)
# Loading work.next_state_logic(fast)
# Loading work.keypad_decoder(fast)
# Loading work.seven_seg_controller(fast)
# Loading work.seven_seg_decoder(fast)
# Loading iCE40UP.HSOSC(fast)
run -all
# Error: input = 1111
# Rows: 1101 (1101 expected)
# Enable left: 1 (0 expected)
# Enable right: 0 (1 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          5
# Error: input = 1111
# Rows: 1101 (1101 expected)
# Enable left: 0 (1 expected)
# Enable right: 1 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          7
#          8 tests completed with          2 errors
# ** Note: $stop    : C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv(59)
#    Time: 95 ns  Iteration: 1  Instance: /lab3_dw_tb
# Break in Module lab3_dw_tb at C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv line 59
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.lab3_dw_tb(fast)
# Loading work.lab3_dw(fast)
# Loading iCE40UP.HSOSC(fast__1)
# Loading work.clock_divider(fast)
# Loading work.clock_divider(fast__1)
# Loading work.synchronizer(fast)
# Loading work.keypad_reader(fast)
# Loading work.state(fast)
# Loading work.keypad_input_sv_unit(fast)
# Loading work.keypad_input(fast)
# Loading work.next_state_logic_sv_unit(fast)
# Loading work.next_state_logic(fast)
# Loading work.keypad_decoder(fast)
# Loading work.seven_seg_controller(fast)
# Loading work.seven_seg_decoder(fast)
# Loading iCE40UP.HSOSC(fast)
run -all
#          8 tests completed with          0 errors
# ** Note: $stop    : C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv(59)
#    Time: 95 ns  Iteration: 1  Instance: /lab3_dw_tb
# Break in Module lab3_dw_tb at C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv line 59
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/seven_seg_controller.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 20:14:49 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/seven_seg_controller.sv 
# -- Compiling module seven_seg_controller
# 
# Top level modules:
# 	seven_seg_controller
# End time: 20:14:49 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_dw_tb(fast)
# Loading work.lab3_dw(fast)
# Loading iCE40UP.HSOSC(fast__1)
# Loading work.clock_divider(fast)
# Loading work.clock_divider(fast__1)
# Loading work.synchronizer(fast)
# Loading work.keypad_reader(fast)
# Loading work.state(fast)
# Loading work.keypad_input_sv_unit(fast)
# Loading work.keypad_input(fast)
# Loading work.next_state_logic_sv_unit(fast)
# Loading work.next_state_logic(fast)
# Loading work.keypad_decoder(fast)
# Loading work.seven_seg_controller(fast)
# Loading work.seven_seg_decoder(fast)
# Loading iCE40UP.HSOSC(fast)
run -all
#          8 tests completed with          0 errors
# ** Note: $stop    : C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv(59)
#    Time: 95 ns  Iteration: 1  Instance: /lab3_dw_tb
# Break in Module lab3_dw_tb at C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv line 59
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/seven_seg_controller.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 20:15:41 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/seven_seg_controller.sv 
# -- Compiling module seven_seg_controller
# 
# Top level modules:
# 	seven_seg_controller
# End time: 20:15:41 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_dw_tb(fast)
# Loading work.lab3_dw(fast)
# Loading iCE40UP.HSOSC(fast__1)
# Loading work.clock_divider(fast)
# Loading work.clock_divider(fast__1)
# Loading work.synchronizer(fast)
# Loading work.keypad_reader(fast)
# Loading work.state(fast)
# Loading work.keypad_input_sv_unit(fast)
# Loading work.keypad_input(fast)
# Loading work.next_state_logic_sv_unit(fast)
# Loading work.next_state_logic(fast)
# Loading work.keypad_decoder(fast)
# Loading work.seven_seg_controller(fast)
# Loading work.seven_seg_decoder(fast)
# Loading iCE40UP.HSOSC(fast)
run -all
#          8 tests completed with          0 errors
# ** Note: $stop    : C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv(59)
#    Time: 95 ns  Iteration: 1  Instance: /lab3_dw_tb
# Break in Module lab3_dw_tb at C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv line 59
add wave -position insertpoint  \
sim:/lab3_dw_tb/dut/DISPLAY_CONTROL/clk \
sim:/lab3_dw_tb/dut/DISPLAY_CONTROL/enable_left \
sim:/lab3_dw_tb/dut/DISPLAY_CONTROL/enable_right
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.lab3_dw_tb(fast)
# Loading work.lab3_dw(fast)
# Loading iCE40UP.HSOSC(fast__1)
# Loading work.clock_divider(fast)
# Loading work.clock_divider(fast__1)
# Loading work.synchronizer(fast)
# Loading work.keypad_reader(fast)
# Loading work.state(fast)
# Loading work.keypad_input_sv_unit(fast)
# Loading work.keypad_input(fast)
# Loading work.next_state_logic_sv_unit(fast)
# Loading work.next_state_logic(fast)
# Loading work.keypad_decoder(fast)
# Loading work.seven_seg_controller(fast)
# Loading work.seven_seg_decoder(fast)
# Loading iCE40UP.HSOSC(fast)
run -all
#          8 tests completed with          0 errors
# ** Note: $stop    : C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv(59)
#    Time: 95 ns  Iteration: 1  Instance: /lab3_dw_tb
# Break in Module lab3_dw_tb at C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv line 59
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 20:19:22 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv 
# -- Compiling module lab3_dw_tb
# 
# Top level modules:
# 	lab3_dw_tb
# End time: 20:19:22 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_dw_tb(fast)
# Loading work.lab3_dw(fast)
# Loading iCE40UP.HSOSC(fast__1)
# Loading work.clock_divider(fast)
# Loading work.clock_divider(fast__1)
# Loading work.synchronizer(fast)
# Loading work.keypad_reader(fast)
# Loading work.state(fast)
# Loading work.keypad_input_sv_unit(fast)
# Loading work.keypad_input(fast)
# Loading work.next_state_logic_sv_unit(fast)
# Loading work.next_state_logic(fast)
# Loading work.keypad_decoder(fast)
# Loading work.seven_seg_controller(fast)
# Loading work.seven_seg_decoder(fast)
# Loading iCE40UP.HSOSC(fast)
run -all
# Break key hit
# Simulation stop requested.
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 20:21:01 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv 
# -- Compiling module lab3_dw_tb
# ** Error: C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv(37): (vlog-2730) Undefined variable: 't1_prev'.
# ** Error: C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv(37): (vlog-2730) Undefined variable: 't1'.
# ** Error: C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv(51): (vlog-13161) unexpected '$display', expecting elaboration system task $fatal/$error/$warning/$info.
# ** Error: C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv(52): (vlog-13161) unexpected '$display', expecting elaboration system task $fatal/$error/$warning/$info.
# ** Error: C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv(53): (vlog-13161) unexpected '$display', expecting elaboration system task $fatal/$error/$warning/$info.
# ** Error: C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv(54): (vlog-13161) unexpected '$display', expecting elaboration system task $fatal/$error/$warning/$info.
# ** Error: C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv(55): (vlog-13161) unexpected '$display', expecting elaboration system task $fatal/$error/$warning/$info.
# ** Error: C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv(56): (vlog-13161) unexpected '$display', expecting elaboration system task $fatal/$error/$warning/$info.
# ** Error: (vlog-13069) C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv(57): near "=": syntax error, unexpected '='.
# ** Error: C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv(57): (vlog-13205) Syntax error found in the scope following 'errors'. Is there a missing '::'?
# End time: 20:21:01 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 10, Warnings: 0
# C:/lscc/radiant/2025.1/questasim/win64/vlog failed.
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 20:21:16 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv 
# -- Compiling module lab3_dw_tb
# ** Error: C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv(50): (vlog-13161) unexpected '$display', expecting elaboration system task $fatal/$error/$warning/$info.
# ** Error: C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv(51): (vlog-13161) unexpected '$display', expecting elaboration system task $fatal/$error/$warning/$info.
# ** Error: C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv(52): (vlog-13161) unexpected '$display', expecting elaboration system task $fatal/$error/$warning/$info.
# ** Error: C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv(53): (vlog-13161) unexpected '$display', expecting elaboration system task $fatal/$error/$warning/$info.
# ** Error: C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv(54): (vlog-13161) unexpected '$display', expecting elaboration system task $fatal/$error/$warning/$info.
# ** Error: C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv(55): (vlog-13161) unexpected '$display', expecting elaboration system task $fatal/$error/$warning/$info.
# ** Error: (vlog-13069) C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv(56): near "=": syntax error, unexpected '='.
# ** Error: C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv(56): (vlog-13205) Syntax error found in the scope following 'errors'. Is there a missing '::'?
# End time: 20:21:16 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 8, Warnings: 0
# C:/lscc/radiant/2025.1/questasim/win64/vlog failed.
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 20:22:35 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv 
# -- Compiling module lab3_dw_tb
# ** Error: C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv(50): (vlog-13161) unexpected '$display', expecting elaboration system task $fatal/$error/$warning/$info.
# ** Error: C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv(51): (vlog-13161) unexpected '$display', expecting elaboration system task $fatal/$error/$warning/$info.
# ** Error: C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv(52): (vlog-13161) unexpected '$display', expecting elaboration system task $fatal/$error/$warning/$info.
# ** Error: C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv(53): (vlog-13161) unexpected '$display', expecting elaboration system task $fatal/$error/$warning/$info.
# ** Error: C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv(54): (vlog-13161) unexpected '$display', expecting elaboration system task $fatal/$error/$warning/$info.
# ** Error: C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv(55): (vlog-13161) unexpected '$display', expecting elaboration system task $fatal/$error/$warning/$info.
# ** Error: (vlog-13069) C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv(56): near "=": syntax error, unexpected '='.
# ** Error: C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv(56): (vlog-13205) Syntax error found in the scope following 'errors'. Is there a missing '::'?
# End time: 20:22:35 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 8, Warnings: 0
# C:/lscc/radiant/2025.1/questasim/win64/vlog failed.
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 20:23:22 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv 
# -- Compiling module lab3_dw_tb
# 
# Top level modules:
# 	lab3_dw_tb
# End time: 20:23:22 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_dw_tb(fast)
# Loading work.lab3_dw(fast)
# Loading iCE40UP.HSOSC(fast__1)
# Loading work.clock_divider(fast)
# Loading work.clock_divider(fast__1)
# Loading work.synchronizer(fast)
# Loading work.keypad_reader(fast)
# Loading work.state(fast)
# Loading work.keypad_input_sv_unit(fast)
# Loading work.keypad_input(fast)
# Loading work.next_state_logic_sv_unit(fast)
# Loading work.next_state_logic(fast)
# Loading work.keypad_decoder(fast)
# Loading work.seven_seg_controller(fast)
# Loading work.seven_seg_decoder(fast)
# Loading iCE40UP.HSOSC(fast)
run -all
# Break key hit
# Break in Module lab3_dw_tb at C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv line 29
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/clock_divider.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 20:23:57 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/clock_divider.sv 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 20:23:57 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/display_controller.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 20:23:57 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/display_controller.sv 
# -- Compiling module display_controller
# 
# Top level modules:
# 	display_controller
# End time: 20:23:57 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/keypad_decoder.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 20:23:57 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/keypad_decoder.sv 
# -- Compiling module keypad_decoder
# 
# Top level modules:
# 	keypad_decoder
# End time: 20:23:57 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/keypad_input.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 20:23:57 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/keypad_input.sv 
# -- Compiling package keypad_input_sv_unit
# -- Importing package state
# -- Compiling module keypad_input
# 
# Top level modules:
# 	keypad_input
# End time: 20:23:57 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/keypad_reader.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 20:23:57 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/keypad_reader.sv 
# -- Compiling module keypad_reader
# 
# Top level modules:
# 	keypad_reader
# End time: 20:23:57 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/lab3_dw.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 20:23:57 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/lab3_dw.sv 
# -- Compiling module lab3_dw
# 
# Top level modules:
# 	lab3_dw
# End time: 20:23:57 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/next_state_logic.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 20:23:57 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/next_state_logic.sv 
# -- Compiling package next_state_logic_sv_unit
# -- Importing package state
# -- Compiling module next_state_logic
# 
# Top level modules:
# 	next_state_logic
# End time: 20:23:57 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/seven_seg_controller.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 20:23:57 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/seven_seg_controller.sv 
# -- Compiling module seven_seg_controller
# 
# Top level modules:
# 	seven_seg_controller
# End time: 20:23:57 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/seven_seg_decoder.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 20:23:58 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/seven_seg_decoder.sv 
# -- Compiling module seven_seg_decoder
# 
# Top level modules:
# 	seven_seg_decoder
# End time: 20:23:58 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/state.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 20:23:58 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/state.sv 
# -- Compiling package state
# 
# Top level modules:
# 	--none--
# End time: 20:23:58 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/synchronizer.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 20:23:58 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/synchronizer.sv 
# -- Compiling module synchronizer
# 
# Top level modules:
# 	synchronizer
# End time: 20:23:58 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 20:24:06 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv 
# -- Compiling module lab3_dw_tb
# 
# Top level modules:
# 	lab3_dw_tb
# End time: 20:24:06 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.lab3_dw_tb(fast)
# Loading work.lab3_dw(fast)
# Loading iCE40UP.HSOSC(fast__1)
# Loading work.clock_divider(fast)
# Loading work.clock_divider(fast__1)
# Loading work.synchronizer(fast)
# Loading work.keypad_reader(fast)
# Loading work.state(fast)
# Loading work.keypad_input_sv_unit(fast)
# Loading work.keypad_input(fast)
# Loading work.next_state_logic_sv_unit(fast)
# Loading work.next_state_logic(fast)
# Loading work.keypad_decoder(fast)
# Loading work.seven_seg_controller(fast)
# Loading work.seven_seg_decoder(fast)
# Loading iCE40UP.HSOSC(fast)
run 100
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 20:26:27 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv 
# -- Compiling module lab3_dw_tb
# 
# Top level modules:
# 	lab3_dw_tb
# End time: 20:26:28 on Sep 16,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_dw_tb(fast)
# Loading work.lab3_dw(fast)
# Loading iCE40UP.HSOSC(fast__1)
# Loading work.clock_divider(fast)
# Loading work.clock_divider(fast__1)
# Loading work.synchronizer(fast)
# Loading work.keypad_reader(fast)
# Loading work.state(fast)
# Loading work.keypad_input_sv_unit(fast)
# Loading work.keypad_input(fast)
# Loading work.next_state_logic_sv_unit(fast)
# Loading work.next_state_logic(fast)
# Loading work.keypad_decoder(fast)
# Loading work.seven_seg_controller(fast)
# Loading work.seven_seg_decoder(fast)
# Loading iCE40UP.HSOSC(fast)
run 100
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 20:27:31 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv 
# -- Compiling module lab3_dw_tb
# 
# Top level modules:
# 	lab3_dw_tb
# End time: 20:27:31 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_dw_tb(fast)
# Loading work.lab3_dw(fast)
# Loading iCE40UP.HSOSC(fast__1)
# Loading work.clock_divider(fast)
# Loading work.clock_divider(fast__1)
# Loading work.synchronizer(fast)
# Loading work.keypad_reader(fast)
# Loading work.state(fast)
# Loading work.keypad_input_sv_unit(fast)
# Loading work.keypad_input(fast)
# Loading work.next_state_logic_sv_unit(fast)
# Loading work.next_state_logic(fast)
# Loading work.keypad_decoder(fast)
# Loading work.seven_seg_controller(fast)
# Loading work.seven_seg_decoder(fast)
# Loading iCE40UP.HSOSC(fast)
run 100
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 20:28:29 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv 
# -- Compiling module lab3_dw_tb
# 
# Top level modules:
# 	lab3_dw_tb
# End time: 20:28:29 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_dw_tb(fast)
# Loading work.lab3_dw(fast)
# Loading iCE40UP.HSOSC(fast__1)
# Loading work.clock_divider(fast)
# Loading work.clock_divider(fast__1)
# Loading work.synchronizer(fast)
# Loading work.keypad_reader(fast)
# Loading work.state(fast)
# Loading work.keypad_input_sv_unit(fast)
# Loading work.keypad_input(fast)
# Loading work.next_state_logic_sv_unit(fast)
# Loading work.next_state_logic(fast)
# Loading work.keypad_decoder(fast)
# Loading work.seven_seg_controller(fast)
# Loading work.seven_seg_decoder(fast)
# Loading iCE40UP.HSOSC(fast)
run 100
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 20:30:03 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv 
# -- Compiling module lab3_dw_tb
# 
# Top level modules:
# 	lab3_dw_tb
# End time: 20:30:04 on Sep 16,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_dw_tb(fast)
# Loading work.lab3_dw(fast)
# Loading iCE40UP.HSOSC(fast__1)
# Loading work.clock_divider(fast)
# Loading work.clock_divider(fast__1)
# Loading work.synchronizer(fast)
# Loading work.keypad_reader(fast)
# Loading work.state(fast)
# Loading work.keypad_input_sv_unit(fast)
# Loading work.keypad_input(fast)
# Loading work.next_state_logic_sv_unit(fast)
# Loading work.next_state_logic(fast)
# Loading work.keypad_decoder(fast)
# Loading work.seven_seg_controller(fast)
# Loading work.seven_seg_decoder(fast)
# Loading iCE40UP.HSOSC(fast)
run 100
run 100
run 100
run 100
run 1000
run 10000
run 10000
run 10000
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.lab3_dw_tb(fast)
# Loading work.lab3_dw(fast)
# Loading iCE40UP.HSOSC(fast__1)
# Loading work.clock_divider(fast)
# Loading work.clock_divider(fast__1)
# Loading work.synchronizer(fast)
# Loading work.keypad_reader(fast)
# Loading work.state(fast)
# Loading work.keypad_input_sv_unit(fast)
# Loading work.keypad_input(fast)
# Loading work.next_state_logic_sv_unit(fast)
# Loading work.next_state_logic(fast)
# Loading work.keypad_decoder(fast)
# Loading work.seven_seg_controller(fast)
# Loading work.seven_seg_decoder(fast)
# Loading iCE40UP.HSOSC(fast)
run -all
# Error: input = 1111
# Rows: 1101 (1110 expected)
# Enable left: 0 (1 expected)
# Enable right: 1 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          1
# Error: input = 1111
# Rows: 1101 (1110 expected)
# Enable left: 0 (0 expected)
# Enable right: 1 (1 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          2
# Error: input = 1111
# Rows: 1011 (1110 expected)
# Enable left: 0 (1 expected)
# Enable right: 1 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          3
# Error: input = 1111
# Rows: 0111 (1110 expected)
# Enable left: 0 (0 expected)
# Enable right: 1 (1 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          4
# Error: input = 1111
# Rows: 0111 (1101 expected)
# Enable left: 0 (1 expected)
# Enable right: 1 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          5
# Error: input = 1111
# Rows: 1110 (1101 expected)
# Enable left: 0 (0 expected)
# Enable right: 1 (1 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          6
# Error: input = 1111
# Rows: 1101 (1101 expected)
# Enable left: 0 (1 expected)
# Enable right: 1 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          7
#          8 tests completed with          7 errors
# ** Note: $stop    : C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv(60)
#    Time: 334328 ps  Iteration: 0  Instance: /lab3_dw_tb
# Break in Module lab3_dw_tb at C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv line 60
add wave -position insertpoint  \
sim:/lab3_dw_tb/dut/int_osc
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.lab3_dw_tb(fast)
# Loading work.lab3_dw(fast)
# Loading iCE40UP.HSOSC(fast__1)
# Loading work.clock_divider(fast)
# Loading work.clock_divider(fast__1)
# Loading work.synchronizer(fast)
# Loading work.keypad_reader(fast)
# Loading work.state(fast)
# Loading work.keypad_input_sv_unit(fast)
# Loading work.keypad_input(fast)
# Loading work.next_state_logic_sv_unit(fast)
# Loading work.next_state_logic(fast)
# Loading work.keypad_decoder(fast)
# Loading work.seven_seg_controller(fast)
# Loading work.seven_seg_decoder(fast)
# Loading iCE40UP.HSOSC(fast)
run -all
# Error: input = 1111
# Rows: 1101 (1110 expected)
# Enable left: 0 (1 expected)
# Enable right: 1 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          1
# Error: input = 1111
# Rows: 1101 (1110 expected)
# Enable left: 0 (0 expected)
# Enable right: 1 (1 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          2
# Error: input = 1111
# Rows: 1011 (1110 expected)
# Enable left: 0 (1 expected)
# Enable right: 1 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          3
# Error: input = 1111
# Rows: 0111 (1110 expected)
# Enable left: 0 (0 expected)
# Enable right: 1 (1 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          4
# Error: input = 1111
# Rows: 0111 (1101 expected)
# Enable left: 0 (1 expected)
# Enable right: 1 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          5
# Error: input = 1111
# Rows: 1110 (1101 expected)
# Enable left: 0 (0 expected)
# Enable right: 1 (1 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          6
# Error: input = 1111
# Rows: 1101 (1101 expected)
# Enable left: 0 (1 expected)
# Enable right: 1 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          7
#          8 tests completed with          7 errors
# ** Note: $stop    : C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv(60)
#    Time: 334328 ps  Iteration: 0  Instance: /lab3_dw_tb
# Break in Module lab3_dw_tb at C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv line 60
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.lab3_dw_tb(fast)
# Loading work.lab3_dw(fast)
# Loading iCE40UP.HSOSC(fast__1)
# Loading work.clock_divider(fast)
# Loading work.clock_divider(fast__1)
# Loading work.synchronizer(fast)
# Loading work.keypad_reader(fast)
# Loading work.state(fast)
# Loading work.keypad_input_sv_unit(fast)
# Loading work.keypad_input(fast)
# Loading work.next_state_logic_sv_unit(fast)
# Loading work.next_state_logic(fast)
# Loading work.keypad_decoder(fast)
# Loading work.seven_seg_controller(fast)
# Loading work.seven_seg_decoder(fast)
# Loading iCE40UP.HSOSC(fast)
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 20:33:04 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv 
# -- Compiling module lab3_dw_tb
# 
# Top level modules:
# 	lab3_dw_tb
# End time: 20:33:04 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
run -all
# Error: input = 1111
# Rows: 1101 (1110 expected)
# Enable left: 0 (1 expected)
# Enable right: 1 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          1
# Error: input = 1111
# Rows: 1101 (1110 expected)
# Enable left: 0 (0 expected)
# Enable right: 1 (1 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          2
# Error: input = 1111
# Rows: 1011 (1110 expected)
# Enable left: 0 (1 expected)
# Enable right: 1 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          3
# Error: input = 1111
# Rows: 0111 (1110 expected)
# Enable left: 0 (0 expected)
# Enable right: 1 (1 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          4
# Error: input = 1111
# Rows: 0111 (1101 expected)
# Enable left: 0 (1 expected)
# Enable right: 1 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          5
# Error: input = 1111
# Rows: 1110 (1101 expected)
# Enable left: 0 (0 expected)
# Enable right: 1 (1 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          6
# Error: input = 1111
# Rows: 1101 (1101 expected)
# Enable left: 0 (1 expected)
# Enable right: 1 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          7
#          8 tests completed with          7 errors
# ** Note: $stop    : C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv(60)
#    Time: 334328 ps  Iteration: 0  Instance: /lab3_dw_tb
# Break in Module lab3_dw_tb at C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv line 60
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 20:33:28 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv 
# -- Compiling module lab3_dw_tb
# 
# Top level modules:
# 	lab3_dw_tb
# End time: 20:33:28 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_dw_tb(fast)
# Loading work.lab3_dw(fast)
# Loading iCE40UP.HSOSC(fast__1)
# Loading work.clock_divider(fast)
# Loading work.clock_divider(fast__1)
# Loading work.synchronizer(fast)
# Loading work.keypad_reader(fast)
# Loading work.state(fast)
# Loading work.keypad_input_sv_unit(fast)
# Loading work.keypad_input(fast)
# Loading work.next_state_logic_sv_unit(fast)
# Loading work.next_state_logic(fast)
# Loading work.keypad_decoder(fast)
# Loading work.seven_seg_controller(fast)
# Loading work.seven_seg_decoder(fast)
# Loading iCE40UP.HSOSC(fast)
run -all
# Error: input = 1111
# Rows: 1101 (1110 expected)
# Enable left: 0 (0 expected)
# Enable right: 1 (1 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          0
# Error: input = 1111
# Rows: 1011 (1110 expected)
# Enable left: 0 (1 expected)
# Enable right: 1 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          1
# Error: input = 1111
# Rows: 0111 (1110 expected)
# Enable left: 0 (0 expected)
# Enable right: 1 (1 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          2
# Error: input = 1111
# Rows: 1101 (1110 expected)
# Enable left: 0 (1 expected)
# Enable right: 1 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          3
# Error: input = 1111
# Rows: 1011 (1110 expected)
# Enable left: 0 (0 expected)
# Enable right: 1 (1 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          4
# Error: input = 1111
# Rows: 0111 (1101 expected)
# Enable left: 0 (1 expected)
# Enable right: 1 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          5
# Error: input = 1111
# Rows: 1011 (1101 expected)
# Enable left: 0 (1 expected)
# Enable right: 1 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          7
#          8 tests completed with          7 errors
# ** Note: $stop    : C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv(60)
#    Time: 667672 ps  Iteration: 0  Instance: /lab3_dw_tb
# Break in Module lab3_dw_tb at C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv line 60
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 20:34:21 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv 
# -- Compiling module lab3_dw_tb
# 
# Top level modules:
# 	lab3_dw_tb
# End time: 20:34:21 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_dw_tb(fast)
# Loading work.lab3_dw(fast)
# Loading iCE40UP.HSOSC(fast__1)
# Loading work.clock_divider(fast)
# Loading work.clock_divider(fast__1)
# Loading work.synchronizer(fast)
# Loading work.keypad_reader(fast)
# Loading work.state(fast)
# Loading work.keypad_input_sv_unit(fast)
# Loading work.keypad_input(fast)
# Loading work.next_state_logic_sv_unit(fast)
# Loading work.next_state_logic(fast)
# Loading work.keypad_decoder(fast)
# Loading work.seven_seg_controller(fast)
# Loading work.seven_seg_decoder(fast)
# Loading iCE40UP.HSOSC(fast)
run -all
# Error: input = 1111
# Rows: 1101 (1110 expected)
# Enable left: 0 (1 expected)
# Enable right: 1 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          1
# Error: input = 1111
# Rows: 1101 (1110 expected)
# Enable left: 0 (0 expected)
# Enable right: 1 (1 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          2
# Error: input = 1111
# Rows: 1011 (1110 expected)
# Enable left: 0 (1 expected)
# Enable right: 1 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          3
# Error: input = 1111
# Rows: 0111 (1110 expected)
# Enable left: 0 (0 expected)
# Enable right: 1 (1 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          4
# Error: input = 1111
# Rows: 0111 (1101 expected)
# Enable left: 0 (1 expected)
# Enable right: 1 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          5
# Error: input = 1111
# Rows: 1110 (1101 expected)
# Enable left: 0 (0 expected)
# Enable right: 1 (1 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          6
# Error: input = 1111
# Rows: 1101 (1101 expected)
# Enable left: 0 (1 expected)
# Enable right: 1 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          7
#          8 tests completed with          7 errors
# ** Note: $stop    : C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv(60)
#    Time: 334328 ps  Iteration: 0  Instance: /lab3_dw_tb
# Break in Module lab3_dw_tb at C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv line 60
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 20:35:31 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv 
# -- Compiling module lab3_dw_tb
# 
# Top level modules:
# 	lab3_dw_tb
# End time: 20:35:31 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_dw_tb(fast)
# Loading work.lab3_dw(fast)
# Loading iCE40UP.HSOSC(fast__1)
# Loading work.clock_divider(fast)
# Loading work.clock_divider(fast__1)
# Loading work.synchronizer(fast)
# Loading work.keypad_reader(fast)
# Loading work.state(fast)
# Loading work.keypad_input_sv_unit(fast)
# Loading work.keypad_input(fast)
# Loading work.next_state_logic_sv_unit(fast)
# Loading work.next_state_logic(fast)
# Loading work.keypad_decoder(fast)
# Loading work.seven_seg_controller(fast)
# Loading work.seven_seg_decoder(fast)
# Loading iCE40UP.HSOSC(fast)
run -all
# Error: input = 1111
# Rows: 1110 (1110 expected)
# Enable left: 0 (1 expected)
# Enable right: 1 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          1
# Error: input = 1111
# Rows: 1101 (1110 expected)
# Enable left: 0 (1 expected)
# Enable right: 1 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          3
# Error: input = 1111
# Rows: 1101 (1110 expected)
# Enable left: 0 (0 expected)
# Enable right: 1 (1 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          4
# Error: input = 1111
# Rows: 1101 (1101 expected)
# Enable left: 0 (1 expected)
# Enable right: 1 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          5
# Error: input = 1111
# Rows: 1011 (1101 expected)
# Enable left: 0 (0 expected)
# Enable right: 1 (1 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          6
# Error: input = 1111
# Rows: 1011 (1101 expected)
# Enable left: 0 (1 expected)
# Enable right: 1 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          7
#          8 tests completed with          6 errors
# ** Note: $stop    : C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv(60)
#    Time: 167672 ps  Iteration: 0  Instance: /lab3_dw_tb
# Break in Module lab3_dw_tb at C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv line 60
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 20:36:19 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv 
# -- Compiling module lab3_dw_tb
# 
# Top level modules:
# 	lab3_dw_tb
# End time: 20:36:19 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_dw_tb(fast)
# Loading work.lab3_dw(fast)
# Loading iCE40UP.HSOSC(fast__1)
# Loading work.clock_divider(fast)
# Loading work.clock_divider(fast__1)
# Loading work.synchronizer(fast)
# Loading work.keypad_reader(fast)
# Loading work.state(fast)
# Loading work.keypad_input_sv_unit(fast)
# Loading work.keypad_input(fast)
# Loading work.next_state_logic_sv_unit(fast)
# Loading work.next_state_logic(fast)
# Loading work.keypad_decoder(fast)
# Loading work.seven_seg_controller(fast)
# Loading work.seven_seg_decoder(fast)
# Loading iCE40UP.HSOSC(fast)
run -all
# Error: input = 1111
# Rows: 1110 (1110 expected)
# Enable left: 0 (1 expected)
# Enable right: 1 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          1
# Error: input = 1111
# Rows: 1101 (1110 expected)
# Enable left: 0 (0 expected)
# Enable right: 1 (1 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          2
# Error: input = 1111
# Rows: 1101 (1110 expected)
# Enable left: 0 (1 expected)
# Enable right: 1 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          3
# Error: input = 1111
# Rows: 1101 (1110 expected)
# Enable left: 0 (0 expected)
# Enable right: 1 (1 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          4
# Error: input = 1111
# Rows: 1011 (1101 expected)
# Enable left: 0 (1 expected)
# Enable right: 1 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          5
# Error: input = 1111
# Rows: 1011 (1101 expected)
# Enable left: 0 (0 expected)
# Enable right: 1 (1 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          6
# Error: input = 1111
# Rows: 1011 (1101 expected)
# Enable left: 0 (1 expected)
# Enable right: 1 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          7
#          8 tests completed with          7 errors
# ** Note: $stop    : C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv(61)
#    Time: 188506 ps  Iteration: 0  Instance: /lab3_dw_tb
# Break in Module lab3_dw_tb at C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv line 61
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 20:56:04 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv 
# -- Compiling module lab3_dw_tb
# 
# Top level modules:
# 	lab3_dw_tb
# End time: 20:56:05 on Sep 16,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_dw_tb(fast)
# Loading work.lab3_dw(fast)
# Loading iCE40UP.HSOSC(fast__1)
# Loading work.clock_divider(fast)
# Loading work.clock_divider(fast__1)
# Loading work.synchronizer(fast)
# Loading work.keypad_reader(fast)
# Loading work.state(fast)
# Loading work.keypad_input_sv_unit(fast)
# Loading work.keypad_input(fast)
# Loading work.next_state_logic_sv_unit(fast)
# Loading work.next_state_logic(fast)
# Loading work.keypad_decoder(fast)
# Loading work.seven_seg_controller(fast)
# Loading work.seven_seg_decoder(fast)
# Loading iCE40UP.HSOSC(fast)
run -all
# Error: input = 1111
# Rows: 1110 (1110 expected)
# Enable left: 0 (1 expected)
# Enable right: 1 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          1
# Error: input = 1111
# Rows: 1101 (1110 expected)
# Enable left: 0 (0 expected)
# Enable right: 1 (1 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          2
# Error: input = 1111
# Rows: 1101 (1110 expected)
# Enable left: 0 (1 expected)
# Enable right: 1 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          3
# Error: input = 1111
# Rows: 1101 (1110 expected)
# Enable left: 0 (0 expected)
# Enable right: 1 (1 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          4
# Error: input = 1111
# Rows: 1011 (1101 expected)
# Enable left: 0 (1 expected)
# Enable right: 1 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          5
# Error: input = 1111
# Rows: 1011 (1101 expected)
# Enable left: 0 (0 expected)
# Enable right: 1 (1 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          6
# Error: input = 1111
# Rows: 1011 (1101 expected)
# Enable left: 0 (1 expected)
# Enable right: 1 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          7
#          8 tests completed with          7 errors
# ** Note: $stop    : C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv(61)
#    Time: 188506 ps  Iteration: 0  Instance: /lab3_dw_tb
# Break in Module lab3_dw_tb at C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv line 61
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 20:57:03 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv 
# -- Compiling module lab3_dw_tb
# 
# Top level modules:
# 	lab3_dw_tb
# End time: 20:57:03 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_dw_tb(fast)
# Loading work.lab3_dw(fast)
# Loading iCE40UP.HSOSC(fast__1)
# Loading work.clock_divider(fast)
# Loading work.clock_divider(fast__1)
# Loading work.synchronizer(fast)
# Loading work.keypad_reader(fast)
# Loading work.state(fast)
# Loading work.keypad_input_sv_unit(fast)
# Loading work.keypad_input(fast)
# Loading work.next_state_logic_sv_unit(fast)
# Loading work.next_state_logic(fast)
# Loading work.keypad_decoder(fast)
# Loading work.seven_seg_controller(fast)
# Loading work.seven_seg_decoder(fast)
# Loading iCE40UP.HSOSC(fast)
run -all
# Error: input = 1111
# Rows: 1110 (1110 expected)
# Enable left: 0 (1 expected)
# Enable right: 1 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          1
# Error: input = 1111
# Rows: 1101 (1110 expected)
# Enable left: 0 (0 expected)
# Enable right: 1 (1 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          2
# Error: input = 1111
# Rows: 1101 (1110 expected)
# Enable left: 0 (1 expected)
# Enable right: 1 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          3
# Error: input = 1111
# Rows: 1101 (1110 expected)
# Enable left: 0 (0 expected)
# Enable right: 1 (1 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          4
# Error: input = 1111
# Rows: 1011 (1101 expected)
# Enable left: 0 (1 expected)
# Enable right: 1 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          5
# Error: input = 1111
# Rows: 1011 (1101 expected)
# Enable left: 0 (0 expected)
# Enable right: 1 (1 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          6
# Error: input = 1111
# Rows: 1011 (1101 expected)
# Enable left: 0 (1 expected)
# Enable right: 1 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          7
#          8 tests completed with          7 errors
# ** Note: $stop    : C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv(61)
#    Time: 188506 ps  Iteration: 0  Instance: /lab3_dw_tb
# Break in Module lab3_dw_tb at C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv line 61
add wave -position insertpoint  \
sim:/lab3_dw_tb/dut/cols
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.lab3_dw_tb(fast)
# Loading work.lab3_dw(fast)
# Loading iCE40UP.HSOSC(fast__1)
# Loading work.clock_divider(fast)
# Loading work.clock_divider(fast__1)
# Loading work.synchronizer(fast)
# Loading work.keypad_reader(fast)
# Loading work.state(fast)
# Loading work.keypad_input_sv_unit(fast)
# Loading work.keypad_input(fast)
# Loading work.next_state_logic_sv_unit(fast)
# Loading work.next_state_logic(fast)
# Loading work.keypad_decoder(fast)
# Loading work.seven_seg_controller(fast)
# Loading work.seven_seg_decoder(fast)
# Loading iCE40UP.HSOSC(fast)
run -all
# Error: input = 1111
# Rows: 1110 (1110 expected)
# Enable left: 0 (1 expected)
# Enable right: 1 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          1
# Error: input = 1111
# Rows: 1101 (1110 expected)
# Enable left: 0 (0 expected)
# Enable right: 1 (1 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          2
# Error: input = 1111
# Rows: 1101 (1110 expected)
# Enable left: 0 (1 expected)
# Enable right: 1 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          3
# Error: input = 1111
# Rows: 1101 (1110 expected)
# Enable left: 0 (0 expected)
# Enable right: 1 (1 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          4
# Error: input = 1111
# Rows: 1011 (1101 expected)
# Enable left: 0 (1 expected)
# Enable right: 1 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          5
# Error: input = 1111
# Rows: 1011 (1101 expected)
# Enable left: 0 (0 expected)
# Enable right: 1 (1 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          6
# Error: input = 1111
# Rows: 1011 (1101 expected)
# Enable left: 0 (1 expected)
# Enable right: 1 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          7
#          8 tests completed with          7 errors
# ** Note: $stop    : C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv(61)
#    Time: 188506 ps  Iteration: 0  Instance: /lab3_dw_tb
# Break in Module lab3_dw_tb at C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv line 61
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.lab3_dw_tb(fast)
# Loading work.lab3_dw(fast)
# Loading iCE40UP.HSOSC(fast__1)
# Loading work.clock_divider(fast)
# Loading work.clock_divider(fast__1)
# Loading work.synchronizer(fast)
# Loading work.keypad_reader(fast)
# Loading work.state(fast)
# Loading work.keypad_input_sv_unit(fast)
# Loading work.keypad_input(fast)
# Loading work.next_state_logic_sv_unit(fast)
# Loading work.next_state_logic(fast)
# Loading work.keypad_decoder(fast)
# Loading work.seven_seg_controller(fast)
# Loading work.seven_seg_decoder(fast)
# Loading iCE40UP.HSOSC(fast)
run -all
# Error: input = 1111
# Rows: 1110 (1110 expected)
# Enable left: 0 (1 expected)
# Enable right: 1 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          1
# Error: input = 1111
# Rows: 1101 (1110 expected)
# Enable left: 0 (0 expected)
# Enable right: 1 (1 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          2
#          3 tests completed with          2 errors
# ** Note: $stop    : C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv(61)
#    Time: 84336 ps  Iteration: 0  Instance: /lab3_dw_tb
# Break in Module lab3_dw_tb at C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv line 61
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 21:01:36 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv 
# -- Compiling module lab3_dw_tb
# 
# Top level modules:
# 	lab3_dw_tb
# End time: 21:01:36 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_dw_tb(fast)
# Loading work.lab3_dw(fast)
# Loading iCE40UP.HSOSC(fast__1)
# Loading work.clock_divider(fast)
# Loading work.clock_divider(fast__1)
# Loading work.synchronizer(fast)
# Loading work.keypad_reader(fast)
# Loading work.state(fast)
# Loading work.keypad_input_sv_unit(fast)
# Loading work.keypad_input(fast)
# Loading work.next_state_logic_sv_unit(fast)
# Loading work.next_state_logic(fast)
# Loading work.keypad_decoder(fast)
# Loading work.seven_seg_controller(fast)
# Loading work.seven_seg_decoder(fast)
# Loading iCE40UP.HSOSC(fast)
run -all
# Error: input = 1111
# Rows: 1101 (1110 expected)
# Enable left: 0 (1 expected)
# Enable right: 1 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          1
# Error: input = 1111
# Rows: 1101 (1110 expected)
# Enable left: 0 (0 expected)
# Enable right: 1 (1 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          2
#          3 tests completed with          2 errors
# ** Note: $stop    : C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv(61)
#    Time: 125998 ps  Iteration: 0  Instance: /lab3_dw_tb
# Break in Module lab3_dw_tb at C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv line 61
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/seven_seg_controller.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 21:03:04 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/seven_seg_controller.sv 
# -- Compiling module seven_seg_controller
# 
# Top level modules:
# 	seven_seg_controller
# End time: 21:03:04 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 21:03:10 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv 
# -- Compiling module lab3_dw_tb
# 
# Top level modules:
# 	lab3_dw_tb
# End time: 21:03:10 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 21:03:21 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv 
# -- Compiling module lab3_dw_tb
# 
# Top level modules:
# 	lab3_dw_tb
# End time: 21:03:21 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_dw_tb(fast)
# Loading work.lab3_dw(fast)
# Loading iCE40UP.HSOSC(fast__1)
# Loading work.clock_divider(fast)
# Loading work.clock_divider(fast__1)
# Loading work.synchronizer(fast)
# Loading work.keypad_reader(fast)
# Loading work.state(fast)
# Loading work.keypad_input_sv_unit(fast)
# Loading work.keypad_input(fast)
# Loading work.next_state_logic_sv_unit(fast)
# Loading work.next_state_logic(fast)
# Loading work.keypad_decoder(fast)
# Loading work.seven_seg_controller(fast)
# Loading work.seven_seg_decoder(fast)
# Loading iCE40UP.HSOSC(fast)
run -all
# Error: input = 1111
# Rows: 1101 (1110 expected)
# Enable left: x (1 expected)
# Enable right: x (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          1
# Error: input = 1111
# Rows: 1101 (1110 expected)
# Enable left: x (0 expected)
# Enable right: x (1 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          2
#          3 tests completed with          2 errors
# ** Note: $stop    : C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv(61)
#    Time: 125998 ps  Iteration: 0  Instance: /lab3_dw_tb
# Break in Module lab3_dw_tb at C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv line 61
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/seven_seg_controller.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 21:03:52 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/seven_seg_controller.sv 
# -- Compiling module seven_seg_controller
# 
# Top level modules:
# 	seven_seg_controller
# End time: 21:03:52 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_dw_tb(fast)
# Loading work.lab3_dw(fast)
# Loading iCE40UP.HSOSC(fast__1)
# Loading work.clock_divider(fast)
# Loading work.clock_divider(fast__1)
# Loading work.synchronizer(fast)
# Loading work.keypad_reader(fast)
# Loading work.state(fast)
# Loading work.keypad_input_sv_unit(fast)
# Loading work.keypad_input(fast)
# Loading work.next_state_logic_sv_unit(fast)
# Loading work.next_state_logic(fast)
# Loading work.keypad_decoder(fast)
# Loading work.seven_seg_controller(fast)
# Loading work.seven_seg_decoder(fast)
# Loading iCE40UP.HSOSC(fast)
run -all
# Error: input = 1111
# Rows: 1110 (1110 expected)
# Enable left: 1 (0 expected)
# Enable right: 0 (1 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          0
# Error: input = 1111
# Rows: 1101 (1110 expected)
# Enable left: 1 (1 expected)
# Enable right: 0 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          1
# Error: input = 1111
# Rows: 1101 (1110 expected)
# Enable left: 1 (0 expected)
# Enable right: 0 (1 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          2
#          3 tests completed with          3 errors
# ** Note: $stop    : C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv(61)
#    Time: 125998 ps  Iteration: 0  Instance: /lab3_dw_tb
# Break in Module lab3_dw_tb at C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv line 61
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 21:07:00 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv 
# -- Compiling module lab3_dw_tb
# 
# Top level modules:
# 	lab3_dw_tb
# End time: 21:07:00 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_dw_tb(fast)
# Loading work.lab3_dw(fast)
# Loading iCE40UP.HSOSC(fast__1)
# Loading work.clock_divider(fast)
# Loading work.clock_divider(fast__1)
# Loading work.synchronizer(fast)
# Loading work.keypad_reader(fast)
# Loading work.state(fast)
# Loading work.keypad_input_sv_unit(fast)
# Loading work.keypad_input(fast)
# Loading work.next_state_logic_sv_unit(fast)
# Loading work.next_state_logic(fast)
# Loading work.keypad_decoder(fast)
# Loading work.seven_seg_controller(fast)
# Loading work.seven_seg_decoder(fast)
# Loading iCE40UP.HSOSC(fast)
run -all
# Error: input = 1111
# Rows: 1101 (1110 expected)
# Enable left: 1 (1 expected)
# Enable right: 0 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          1
# Error: input = 1111
# Rows: 1101 (1110 expected)
# Enable left: 1 (0 expected)
# Enable right: 0 (1 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          2
#          3 tests completed with          2 errors
# ** Note: $stop    : C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv(61)
#    Time: 125998 ps  Iteration: 0  Instance: /lab3_dw_tb
# Break in Module lab3_dw_tb at C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv line 61
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 21:07:56 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv 
# -- Compiling module lab3_dw_tb
# 
# Top level modules:
# 	lab3_dw_tb
# End time: 21:07:56 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Error: C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv(18): The generate if condition must be a constant expression.
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 21:13:47 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv 
# -- Compiling module lab3_dw_tb
# 
# Top level modules:
# 	lab3_dw_tb
# End time: 21:13:47 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/state.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 21:13:56 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/state.sv 
# -- Compiling package state
# 
# Top level modules:
# 	--none--
# End time: 21:13:56 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/clock_divider.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 21:14:02 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/clock_divider.sv 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 21:14:02 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/display_controller.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 21:14:02 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/display_controller.sv 
# -- Compiling module display_controller
# 
# Top level modules:
# 	display_controller
# End time: 21:14:02 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/keypad_decoder.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 21:14:02 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/keypad_decoder.sv 
# -- Compiling module keypad_decoder
# 
# Top level modules:
# 	keypad_decoder
# End time: 21:14:02 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/keypad_input.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 21:14:02 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/keypad_input.sv 
# -- Compiling package keypad_input_sv_unit
# -- Importing package state
# -- Compiling module keypad_input
# 
# Top level modules:
# 	keypad_input
# End time: 21:14:02 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/keypad_reader.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 21:14:02 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/keypad_reader.sv 
# -- Compiling module keypad_reader
# 
# Top level modules:
# 	keypad_reader
# End time: 21:14:02 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/lab3_dw.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 21:14:02 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/lab3_dw.sv 
# -- Compiling module lab3_dw
# 
# Top level modules:
# 	lab3_dw
# End time: 21:14:02 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/next_state_logic.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 21:14:02 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/next_state_logic.sv 
# -- Compiling package next_state_logic_sv_unit
# -- Importing package state
# -- Compiling module next_state_logic
# ** Error: C:/Users/diego/College/2025/E155/lab3/FPGA/src/next_state_logic.sv(25): (vlog-2110) Illegal reference to net "counter".
# End time: 21:14:03 on Sep 16,2025, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/seven_seg_controller.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 21:14:03 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/seven_seg_controller.sv 
# -- Compiling module seven_seg_controller
# 
# Top level modules:
# 	seven_seg_controller
# End time: 21:14:03 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/seven_seg_decoder.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 21:14:03 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/seven_seg_decoder.sv 
# -- Compiling module seven_seg_decoder
# 
# Top level modules:
# 	seven_seg_decoder
# End time: 21:14:03 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/state.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 21:14:03 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/state.sv 
# -- Compiling package state
# 
# Top level modules:
# 	--none--
# End time: 21:14:03 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/synchronizer.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 21:14:03 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/synchronizer.sv 
# -- Compiling module synchronizer
# 
# Top level modules:
# 	synchronizer
# End time: 21:14:03 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/next_state_logic.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 21:19:51 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/next_state_logic.sv 
# -- Compiling package next_state_logic_sv_unit
# -- Importing package state
# -- Compiling module next_state_logic
# 
# Top level modules:
# 	next_state_logic
# End time: 21:19:51 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/keypad_input.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 21:19:57 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/keypad_input.sv 
# -- Compiling package keypad_input_sv_unit
# -- Importing package state
# -- Compiling module keypad_input
# 
# Top level modules:
# 	keypad_input
# End time: 21:19:57 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 21:20:08 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv 
# -- Compiling module lab3_dw_tb
# 
# Top level modules:
# 	lab3_dw_tb
# End time: 21:20:08 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -voptargs=+acc work.lab3_dw_tb iCE40UP.HSOSC
# vsim -gui -voptargs="+acc" work.lab3_dw_tb iCE40UP.HSOSC 
# Start time: 19:57:56 on Sep 16,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=2.
# Loading sv_std.std
# Loading work.lab3_dw_tb(fast)
# Loading work.lab3_dw(fast)
# Loading iCE40UP.HSOSC(fast__1)
# Loading work.clock_divider(fast)
# Loading work.clock_divider(fast__1)
# Loading work.synchronizer(fast)
# Loading work.keypad_reader(fast)
# Loading work.state(fast)
# Loading work.keypad_input_sv_unit(fast)
# Loading work.keypad_input(fast)
# Loading work.next_state_logic_sv_unit(fast)
# Loading work.next_state_logic(fast)
# Loading work.keypad_decoder(fast)
# Loading work.seven_seg_controller(fast)
# Loading work.seven_seg_decoder(fast)
# Loading iCE40UP.HSOSC(fast)
run -all
# Error: input = 1111
# Rows: 1101 (1110 expected)
# Enable left: 1 (0 expected)
# Enable right: 0 (1 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          2
#          3 tests completed with          1 errors
# ** Note: $stop    : C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv(61)
#    Time: 125998 ps  Iteration: 0  Instance: /lab3_dw_tb
# Break in Module lab3_dw_tb at C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv line 61
add wave -position insertpoint  \
sim:/lab3_dw_tb/dut/int_osc
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.lab3_dw_tb(fast)
# Loading work.lab3_dw(fast)
# Loading iCE40UP.HSOSC(fast__1)
# Loading work.clock_divider(fast)
# Loading work.clock_divider(fast__1)
# Loading work.synchronizer(fast)
# Loading work.keypad_reader(fast)
# Loading work.state(fast)
# Loading work.keypad_input_sv_unit(fast)
# Loading work.keypad_input(fast)
# Loading work.next_state_logic_sv_unit(fast)
# Loading work.next_state_logic(fast)
# Loading work.keypad_decoder(fast)
# Loading work.seven_seg_controller(fast)
# Loading work.seven_seg_decoder(fast)
# Loading iCE40UP.HSOSC(fast)
run -all
# Error: input = 1111
# Rows: 1101 (1110 expected)
# Enable left: 1 (0 expected)
# Enable right: 0 (1 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          2
#          3 tests completed with          1 errors
# ** Note: $stop    : C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv(61)
#    Time: 125998 ps  Iteration: 0  Instance: /lab3_dw_tb
# Break in Module lab3_dw_tb at C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv line 61
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 21:23:54 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv 
# -- Compiling module lab3_dw_tb
# 
# Top level modules:
# 	lab3_dw_tb
# End time: 21:23:55 on Sep 16,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_dw_tb(fast)
# Loading work.lab3_dw(fast)
# Loading iCE40UP.HSOSC(fast__1)
# Loading work.clock_divider(fast)
# Loading work.clock_divider(fast__1)
# Loading work.synchronizer(fast)
# Loading work.keypad_reader(fast)
# Loading work.state(fast)
# Loading work.keypad_input_sv_unit(fast)
# Loading work.keypad_input(fast)
# Loading work.next_state_logic_sv_unit(fast)
# Loading work.next_state_logic(fast)
# Loading work.keypad_decoder(fast)
# Loading work.seven_seg_controller(fast)
# Loading work.seven_seg_decoder(fast)
# Loading iCE40UP.HSOSC(fast)
run -all
# Error: input = 1111
# Rows: 1110 (1110 expected)
# Enable left: 1 (0 expected)
# Enable right: 0 (1 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          0
# Error: input = 1111
# Rows: 1101 (1110 expected)
# Enable left: 1 (0 expected)
# Enable right: 0 (1 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          2
#          3 tests completed with          2 errors
# ** Note: $stop    : C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv(61)
#    Time: 125998 ps  Iteration: 0  Instance: /lab3_dw_tb
# Break in Module lab3_dw_tb at C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv line 61
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 21:25:30 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv 
# -- Compiling module lab3_dw_tb
# 
# Top level modules:
# 	lab3_dw_tb
# End time: 21:25:30 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_dw_tb(fast)
# Loading work.lab3_dw(fast)
# Loading iCE40UP.HSOSC(fast__1)
# Loading work.clock_divider(fast)
# Loading work.clock_divider(fast__1)
# Loading work.synchronizer(fast)
# Loading work.keypad_reader(fast)
# Loading work.state(fast)
# Loading work.keypad_input_sv_unit(fast)
# Loading work.keypad_input(fast)
# Loading work.next_state_logic_sv_unit(fast)
# Loading work.next_state_logic(fast)
# Loading work.keypad_decoder(fast)
# Loading work.seven_seg_controller(fast)
# Loading work.seven_seg_decoder(fast)
# Loading iCE40UP.HSOSC(fast)
run -all
# Error: input = 1111
# Rows: 1110 (1110 expected)
# Enable left: 1 (0 expected)
# Enable right: 0 (1 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          0
# Error: input = 1111
# Rows: 1110 (1110 expected)
# Enable left: 0 (1 expected)
# Enable right: 1 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          1
# Error: input = 1111
# Rows: 1110 (1110 expected)
# Enable left: 1 (0 expected)
# Enable right: 0 (1 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          2
#          3 tests completed with          3 errors
# ** Note: $stop    : C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv(61)
#    Time: 84336 ps  Iteration: 0  Instance: /lab3_dw_tb
# Break in Module lab3_dw_tb at C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv line 61
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.lab3_dw_tb(fast)
# Loading work.lab3_dw(fast)
# Loading iCE40UP.HSOSC(fast__1)
# Loading work.clock_divider(fast)
# Loading work.clock_divider(fast__1)
# Loading work.synchronizer(fast)
# Loading work.keypad_reader(fast)
# Loading work.state(fast)
# Loading work.keypad_input_sv_unit(fast)
# Loading work.keypad_input(fast)
# Loading work.next_state_logic_sv_unit(fast)
# Loading work.next_state_logic(fast)
# Loading work.keypad_decoder(fast)
# Loading work.seven_seg_controller(fast)
# Loading work.seven_seg_decoder(fast)
# Loading iCE40UP.HSOSC(fast)
run -all
#          5 tests completed with          0 errors
# ** Note: $stop    : C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv(61)
#    Time: 126004 ps  Iteration: 0  Instance: /lab3_dw_tb
# Break in Module lab3_dw_tb at C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv line 61
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.lab3_dw_tb(fast)
# Loading work.lab3_dw(fast)
# Loading iCE40UP.HSOSC(fast__1)
# Loading work.clock_divider(fast)
# Loading work.clock_divider(fast__1)
# Loading work.synchronizer(fast)
# Loading work.keypad_reader(fast)
# Loading work.state(fast)
# Loading work.keypad_input_sv_unit(fast)
# Loading work.keypad_input(fast)
# Loading work.next_state_logic_sv_unit(fast)
# Loading work.next_state_logic(fast)
# Loading work.keypad_decoder(fast)
# Loading work.seven_seg_controller(fast)
# Loading work.seven_seg_decoder(fast)
# Loading iCE40UP.HSOSC(fast)
run -all
#         12 tests completed with          0 errors
# ** Note: $stop    : C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv(61)
#    Time: 271842 ps  Iteration: 0  Instance: /lab3_dw_tb
# Break in Module lab3_dw_tb at C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv line 61
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.lab3_dw_tb(fast)
# Loading work.lab3_dw(fast)
# Loading iCE40UP.HSOSC(fast__1)
# Loading work.clock_divider(fast)
# Loading work.clock_divider(fast__1)
# Loading work.synchronizer(fast)
# Loading work.keypad_reader(fast)
# Loading work.state(fast)
# Loading work.keypad_input_sv_unit(fast)
# Loading work.keypad_input(fast)
# Loading work.next_state_logic_sv_unit(fast)
# Loading work.next_state_logic(fast)
# Loading work.keypad_decoder(fast)
# Loading work.seven_seg_controller(fast)
# Loading work.seven_seg_decoder(fast)
# Loading iCE40UP.HSOSC(fast)
run -all
# Error: input = 1011
# Rows: 1101 (1110 expected)
# Enable left: 0 (0 expected)
# Enable right: 1 (1 expected)
# Seg: 1000000 (1000000 expected)
# Test number:         15
# Error: input = 1011
# Rows: 1101 (1110 expected)
# Enable left: 1 (1 expected)
# Enable right: 0 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:         16
# Error: input = 1011
# Rows: 1101 (1110 expected)
# Enable left: 0 (0 expected)
# Enable right: 1 (1 expected)
# Seg: 1000000 (1000000 expected)
# Test number:         17
# Error: input = 1011
# Rows: 1101 (1110 expected)
# Enable left: 1 (1 expected)
# Enable right: 0 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:         18
# Error: input = 1011
# Rows: 1101 (1110 expected)
# Enable left: 0 (0 expected)
# Enable right: 1 (1 expected)
# Seg: 1000000 (1000000 expected)
# Test number:         19
# Error: input = 1011
# Rows: 1101 (1110 expected)
# Enable left: 1 (1 expected)
# Enable right: 0 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:         20
# Error: input = 1011
# Rows: 1101 (1110 expected)
# Enable left: 0 (0 expected)
# Enable right: 1 (1 expected)
# Seg: 1000000 (1000000 expected)
# Test number:         21
# Error: input = 1011
# Rows: 1101 (1110 expected)
# Enable left: 1 (1 expected)
# Enable right: 0 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:         22
# Error: input = 1011
# Rows: 1101 (1110 expected)
# Enable left: 0 (0 expected)
# Enable right: 1 (1 expected)
# Seg: 1000000 (1000000 expected)
# Test number:         23
# Error: input = 1011
# Rows: 1101 (1110 expected)
# Enable left: 1 (1 expected)
# Enable right: 0 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:         24
# Error: input = 1011
# Rows: 1101 (1110 expected)
# Enable left: 0 (0 expected)
# Enable right: 1 (1 expected)
# Seg: 1000000 (1000000 expected)
# Test number:         25
# Error: input = 1011
# Rows: 1101 (1110 expected)
# Enable left: 1 (1 expected)
# Enable right: 0 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:         26
# Error: input = 1011
# Rows: 1101 (1110 expected)
# Enable left: 0 (0 expected)
# Enable right: 1 (1 expected)
# Seg: 1000000 (1000000 expected)
# Test number:         27
# Error: input = 1011
# Rows: 1101 (1110 expected)
# Enable left: 1 (1 expected)
# Enable right: 0 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:         28
# Error: input = 1011
# Rows: 1101 (1110 expected)
# Enable left: 0 (0 expected)
# Enable right: 1 (1 expected)
# Seg: 1000000 (1000000 expected)
# Test number:         29
# Error: input = 1011
# Rows: 1101 (1110 expected)
# Enable left: 1 (1 expected)
# Enable right: 0 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:         30
# Error: input = 1011
# Rows: 1101 (1110 expected)
# Enable left: 0 (0 expected)
# Enable right: 1 (1 expected)
# Seg: 1000000 (1000000 expected)
# Test number:         31
# Error: input = 1011
# Rows: 1101 (1110 expected)
# Enable left: 1 (1 expected)
# Enable right: 0 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:         32
# Error: input = 1011
# Rows: 1101 (1110 expected)
# Enable left: 0 (0 expected)
# Enable right: 1 (1 expected)
# Seg: 1000000 (0100100 expected)
# Test number:         33
# Error: input = 1011
# Rows: 1101 (1110 expected)
# Enable left: 1 (1 expected)
# Enable right: 0 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:         34
#         35 tests completed with         20 errors
# ** Note: $stop    : C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv(61)
#    Time: 751024 ps  Iteration: 0  Instance: /lab3_dw_tb
# Break in Module lab3_dw_tb at C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv line 61
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.lab3_dw_tb(fast)
# Loading work.lab3_dw(fast)
# Loading iCE40UP.HSOSC(fast__1)
# Loading work.clock_divider(fast)
# Loading work.clock_divider(fast__1)
# Loading work.synchronizer(fast)
# Loading work.keypad_reader(fast)
# Loading work.state(fast)
# Loading work.keypad_input_sv_unit(fast)
# Loading work.keypad_input(fast)
# Loading work.next_state_logic_sv_unit(fast)
# Loading work.next_state_logic(fast)
# Loading work.keypad_decoder(fast)
# Loading work.seven_seg_controller(fast)
# Loading work.seven_seg_decoder(fast)
# Loading iCE40UP.HSOSC(fast)
run -all
#         15 tests completed with          0 errors
# ** Note: $stop    : C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv(61)
#    Time: 334344 ps  Iteration: 0  Instance: /lab3_dw_tb
# Break in Module lab3_dw_tb at C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv line 61
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.lab3_dw_tb(fast)
# Loading work.lab3_dw(fast)
# Loading iCE40UP.HSOSC(fast__1)
# Loading work.clock_divider(fast)
# Loading work.clock_divider(fast__1)
# Loading work.synchronizer(fast)
# Loading work.keypad_reader(fast)
# Loading work.state(fast)
# Loading work.keypad_input_sv_unit(fast)
# Loading work.keypad_input(fast)
# Loading work.next_state_logic_sv_unit(fast)
# Loading work.next_state_logic(fast)
# Loading work.keypad_decoder(fast)
# Loading work.seven_seg_controller(fast)
# Loading work.seven_seg_decoder(fast)
# Loading iCE40UP.HSOSC(fast)
run -all
# Error: input = 1011
# Rows: 1101 (1110 expected)
# Enable left: 0 (0 expected)
# Enable right: 1 (1 expected)
# Seg: 1000000 (1000000 expected)
# Test number:         15
# Error: input = 1011
# Rows: 1101 (1110 expected)
# Enable left: 1 (1 expected)
# Enable right: 0 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:         16
# Error: input = 1011
# Rows: 1101 (1110 expected)
# Enable left: 0 (0 expected)
# Enable right: 1 (1 expected)
# Seg: 1000000 (1000000 expected)
# Test number:         17
#         18 tests completed with          3 errors
# ** Note: $stop    : C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv(61)
#    Time: 396846 ps  Iteration: 0  Instance: /lab3_dw_tb
# Break in Module lab3_dw_tb at C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv line 61
add wave -position insertpoint  \
sim:/lab3_dw_tb/dut/keypad/cols
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.lab3_dw_tb(fast)
# Loading work.lab3_dw(fast)
# Loading iCE40UP.HSOSC(fast__1)
# Loading work.clock_divider(fast)
# Loading work.clock_divider(fast__1)
# Loading work.synchronizer(fast)
# Loading work.keypad_reader(fast)
# Loading work.state(fast)
# Loading work.keypad_input_sv_unit(fast)
# Loading work.keypad_input(fast)
# Loading work.next_state_logic_sv_unit(fast)
# Loading work.next_state_logic(fast)
# Loading work.keypad_decoder(fast)
# Loading work.seven_seg_controller(fast)
# Loading work.seven_seg_decoder(fast)
# Loading iCE40UP.HSOSC(fast)
run -all
# Error: input = 1011
# Rows: 1101 (1110 expected)
# Enable left: 0 (0 expected)
# Enable right: 1 (1 expected)
# Seg: 1000000 (1000000 expected)
# Test number:         15
# Error: input = 1011
# Rows: 1101 (1110 expected)
# Enable left: 1 (1 expected)
# Enable right: 0 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:         16
# Error: input = 1011
# Rows: 1101 (1110 expected)
# Enable left: 0 (0 expected)
# Enable right: 1 (1 expected)
# Seg: 1000000 (1000000 expected)
# Test number:         17
#         18 tests completed with          3 errors
# ** Note: $stop    : C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv(61)
#    Time: 396846 ps  Iteration: 0  Instance: /lab3_dw_tb
# Break in Module lab3_dw_tb at C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv line 61
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/keypad_input.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 21:41:14 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/keypad_input.sv 
# -- Compiling package keypad_input_sv_unit
# -- Importing package state
# -- Compiling module keypad_input
# 
# Top level modules:
# 	keypad_input
# End time: 21:41:14 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/next_state_logic.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 21:41:15 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/next_state_logic.sv 
# -- Compiling package next_state_logic_sv_unit
# -- Importing package state
# -- Compiling module next_state_logic
# 
# Top level modules:
# 	next_state_logic
# End time: 21:41:15 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_dw_tb(fast)
# Loading work.lab3_dw(fast)
# Loading iCE40UP.HSOSC(fast__1)
# Loading work.clock_divider(fast)
# Loading work.clock_divider(fast__1)
# Loading work.synchronizer(fast)
# Loading work.keypad_reader(fast)
# Loading work.state(fast)
# Loading work.keypad_input_sv_unit(fast)
# Loading work.keypad_input(fast)
# Loading work.next_state_logic_sv_unit(fast)
# Loading work.next_state_logic(fast)
# Loading work.keypad_decoder(fast)
# Loading work.seven_seg_controller(fast)
# Loading work.seven_seg_decoder(fast)
# Loading iCE40UP.HSOSC(fast)
run -all
# Error: input = 1111
# Rows: 1111 (1110 expected)
# Enable left: 1 (1 expected)
# Enable right: 0 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          0
# Error: input = 1111
# Rows: 1111 (1110 expected)
# Enable left: 0 (0 expected)
# Enable right: 1 (1 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          1
# Error: input = 1111
# Rows: 1110 (1101 expected)
# Enable left: 0 (0 expected)
# Enable right: 1 (1 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          3
# Error: input = 1111
# Rows: 1110 (1101 expected)
# Enable left: 1 (1 expected)
# Enable right: 0 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          4
# Error: input = 1111
# Rows: 1110 (1101 expected)
# Enable left: 0 (0 expected)
# Enable right: 1 (1 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          5
# Error: input = 1111
# Rows: 1110 (1011 expected)
# Enable left: 1 (1 expected)
# Enable right: 0 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          6
# Error: input = 1111
# Rows: 1110 (1011 expected)
# Enable left: 0 (0 expected)
# Enable right: 1 (1 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          7
# Error: input = 1111
# Rows: 1110 (1011 expected)
# Enable left: 1 (1 expected)
# Enable right: 0 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          8
# Error: input = 1111
# Rows: 1110 (0111 expected)
# Enable left: 0 (0 expected)
# Enable right: 1 (1 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          9
# Error: input = 1111
# Rows: 1110 (0111 expected)
# Enable left: 1 (1 expected)
# Enable right: 0 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:         10
# Error: input = 1111
# Rows: 1110 (0111 expected)
# Enable left: 0 (0 expected)
# Enable right: 1 (1 expected)
# Seg: 1000000 (1000000 expected)
# Test number:         11
#         18 tests completed with         11 errors
# ** Note: $stop    : C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv(61)
#    Time: 396846 ps  Iteration: 0  Instance: /lab3_dw_tb
# Break in Module lab3_dw_tb at C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv line 61
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/next_state_logic.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 21:43:35 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/next_state_logic.sv 
# -- Compiling package next_state_logic_sv_unit
# -- Importing package state
# -- Compiling module next_state_logic
# 
# Top level modules:
# 	next_state_logic
# End time: 21:43:35 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_dw_tb(fast)
# Loading work.lab3_dw(fast)
# Loading iCE40UP.HSOSC(fast__1)
# Loading work.clock_divider(fast)
# Loading work.clock_divider(fast__1)
# Loading work.synchronizer(fast)
# Loading work.keypad_reader(fast)
# Loading work.state(fast)
# Loading work.keypad_input_sv_unit(fast)
# Loading work.keypad_input(fast)
# Loading work.next_state_logic_sv_unit(fast)
# Loading work.next_state_logic(fast)
# Loading work.keypad_decoder(fast)
# Loading work.seven_seg_controller(fast)
# Loading work.seven_seg_decoder(fast)
# Loading iCE40UP.HSOSC(fast)
run -all
# Error: input = 1111
# Rows: 1111 (1110 expected)
# Enable left: 1 (1 expected)
# Enable right: 0 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          0
# Error: input = 1111
# Rows: 1111 (1110 expected)
# Enable left: 0 (0 expected)
# Enable right: 1 (1 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          1
# Error: input = 1111
# Rows: 1110 (1101 expected)
# Enable left: 0 (0 expected)
# Enable right: 1 (1 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          3
# Error: input = 1111
# Rows: 1101 (1011 expected)
# Enable left: 1 (1 expected)
# Enable right: 0 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          6
# Error: input = 1111
# Rows: 1011 (0111 expected)
# Enable left: 0 (0 expected)
# Enable right: 1 (1 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          9
# Error: input = 1111
# Rows: 0111 (1110 expected)
# Enable left: 1 (1 expected)
# Enable right: 0 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:         12
#         18 tests completed with          6 errors
# ** Note: $stop    : C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv(61)
#    Time: 396846 ps  Iteration: 0  Instance: /lab3_dw_tb
# Break in Module lab3_dw_tb at C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv line 61
vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/next_state_logic.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 21:44:59 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/lab3/FPGA/src/next_state_logic.sv 
# -- Compiling package next_state_logic_sv_unit
# -- Importing package state
# -- Compiling module next_state_logic
# 
# Top level modules:
# 	next_state_logic
# End time: 21:44:59 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_dw_tb(fast)
# Loading work.lab3_dw(fast)
# Loading iCE40UP.HSOSC(fast__1)
# Loading work.clock_divider(fast)
# Loading work.clock_divider(fast__1)
# Loading work.synchronizer(fast)
# Loading work.keypad_reader(fast)
# Loading work.state(fast)
# Loading work.keypad_input_sv_unit(fast)
# Loading work.keypad_input(fast)
# Loading work.next_state_logic_sv_unit(fast)
# Loading work.next_state_logic(fast)
# Loading work.keypad_decoder(fast)
# Loading work.seven_seg_controller(fast)
# Loading work.seven_seg_decoder(fast)
# Loading iCE40UP.HSOSC(fast)
run -all
# Error: input = 1111
# Rows: 1111 (1110 expected)
# Enable left: 1 (1 expected)
# Enable right: 0 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          0
# Error: input = 1011
# Rows: 1101 (1110 expected)
# Enable left: 0 (0 expected)
# Enable right: 1 (1 expected)
# Seg: 1000000 (1000000 expected)
# Test number:         15
# Error: input = 1011
# Rows: 1101 (1110 expected)
# Enable left: 1 (1 expected)
# Enable right: 0 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:         16
# Error: input = 1011
# Rows: 1101 (1110 expected)
# Enable left: 0 (0 expected)
# Enable right: 1 (1 expected)
# Seg: 1000000 (1000000 expected)
# Test number:         17
#         18 tests completed with          4 errors
# ** Note: $stop    : C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv(61)
#    Time: 396846 ps  Iteration: 0  Instance: /lab3_dw_tb
# Break in Module lab3_dw_tb at C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv line 61
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.lab3_dw_tb(fast)
# Loading work.lab3_dw(fast)
# Loading iCE40UP.HSOSC(fast__1)
# Loading work.clock_divider(fast)
# Loading work.clock_divider(fast__1)
# Loading work.synchronizer(fast)
# Loading work.keypad_reader(fast)
# Loading work.state(fast)
# Loading work.keypad_input_sv_unit(fast)
# Loading work.keypad_input(fast)
# Loading work.next_state_logic_sv_unit(fast)
# Loading work.next_state_logic(fast)
# Loading work.keypad_decoder(fast)
# Loading work.seven_seg_controller(fast)
# Loading work.seven_seg_decoder(fast)
# Loading iCE40UP.HSOSC(fast)
run -all
#         15 tests completed with          0 errors
# ** Note: $stop    : C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv(61)
#    Time: 334344 ps  Iteration: 0  Instance: /lab3_dw_tb
# Break in Module lab3_dw_tb at C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv line 61
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.lab3_dw_tb(fast)
# Loading work.lab3_dw(fast)
# Loading iCE40UP.HSOSC(fast__1)
# Loading work.clock_divider(fast)
# Loading work.clock_divider(fast__1)
# Loading work.synchronizer(fast)
# Loading work.keypad_reader(fast)
# Loading work.state(fast)
# Loading work.keypad_input_sv_unit(fast)
# Loading work.keypad_input(fast)
# Loading work.next_state_logic_sv_unit(fast)
# Loading work.next_state_logic(fast)
# Loading work.keypad_decoder(fast)
# Loading work.seven_seg_controller(fast)
# Loading work.seven_seg_decoder(fast)
# Loading iCE40UP.HSOSC(fast)
run -all
# Error: input = 1011
# Rows: 1101 (1110 expected)
# Enable left: 0 (0 expected)
# Enable right: 1 (1 expected)
# Seg: 1000000 (1000000 expected)
# Test number:         15
# Error: input = 1011
# Rows: 1101 (1110 expected)
# Enable left: 1 (1 expected)
# Enable right: 0 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:         16
# Error: input = 1011
# Rows: 1101 (1110 expected)
# Enable left: 0 (0 expected)
# Enable right: 1 (1 expected)
# Seg: 1000000 (1000000 expected)
# Test number:         17
#         18 tests completed with          3 errors
# ** Note: $stop    : C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv(61)
#    Time: 396846 ps  Iteration: 0  Instance: /lab3_dw_tb
# Break in Module lab3_dw_tb at C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv line 61
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.lab3_dw_tb(fast)
# Loading work.lab3_dw(fast)
# Loading iCE40UP.HSOSC(fast__1)
# Loading work.clock_divider(fast)
# Loading work.clock_divider(fast__1)
# Loading work.synchronizer(fast)
# Loading work.keypad_reader(fast)
# Loading work.state(fast)
# Loading work.keypad_input_sv_unit(fast)
# Loading work.keypad_input(fast)
# Loading work.next_state_logic_sv_unit(fast)
# Loading work.next_state_logic(fast)
# Loading work.keypad_decoder(fast)
# Loading work.seven_seg_controller(fast)
# Loading work.seven_seg_decoder(fast)
# Loading iCE40UP.HSOSC(fast)
run -all
#         18 tests completed with          0 errors
# ** Note: $stop    : C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv(61)
#    Time: 396846 ps  Iteration: 0  Instance: /lab3_dw_tb
# Break in Module lab3_dw_tb at C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv line 61
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.lab3_dw_tb(fast)
# Loading work.lab3_dw(fast)
# Loading iCE40UP.HSOSC(fast__1)
# Loading work.clock_divider(fast)
# Loading work.clock_divider(fast__1)
# Loading work.synchronizer(fast)
# Loading work.keypad_reader(fast)
# Loading work.state(fast)
# Loading work.keypad_input_sv_unit(fast)
# Loading work.keypad_input(fast)
# Loading work.next_state_logic_sv_unit(fast)
# Loading work.next_state_logic(fast)
# Loading work.keypad_decoder(fast)
# Loading work.seven_seg_controller(fast)
# Loading work.seven_seg_decoder(fast)
# Loading iCE40UP.HSOSC(fast)
run -all
# Error: input = 1111
# Rows: 1111 (1110 expected)
# Enable left: 1 (1 expected)
# Enable right: 0 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:          0
# Error: input = 1011
# Rows: 1101 (1110 expected)
# Enable left: 0 (0 expected)
# Enable right: 1 (1 expected)
# Seg: 1000000 (1000000 expected)
# Test number:         15
# Error: input = 1011
# Rows: 1101 (1110 expected)
# Enable left: 1 (1 expected)
# Enable right: 0 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:         16
# Error: input = 1011
# Rows: 1101 (1110 expected)
# Enable left: 0 (0 expected)
# Enable right: 1 (1 expected)
# Seg: 1000000 (1000000 expected)
# Test number:         17
# Error: input = 1011
# Rows: 1101 (1110 expected)
# Enable left: 1 (1 expected)
# Enable right: 0 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:         18
# Error: input = 1011
# Rows: 1101 (1110 expected)
# Enable left: 0 (0 expected)
# Enable right: 1 (1 expected)
# Seg: 1000000 (1000000 expected)
# Test number:         19
# Error: input = 1011
# Rows: 1101 (1110 expected)
# Enable left: 1 (1 expected)
# Enable right: 0 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:         20
# Error: input = 1011
# Rows: 1101 (1110 expected)
# Enable left: 0 (0 expected)
# Enable right: 1 (1 expected)
# Seg: 1000000 (1000000 expected)
# Test number:         21
# Error: input = 1011
# Rows: 1101 (1110 expected)
# Enable left: 1 (1 expected)
# Enable right: 0 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:         22
# Error: input = 1011
# Rows: 1101 (1110 expected)
# Enable left: 0 (0 expected)
# Enable right: 1 (1 expected)
# Seg: 1000000 (1000000 expected)
# Test number:         23
# Error: input = 1011
# Rows: 1101 (1110 expected)
# Enable left: 1 (1 expected)
# Enable right: 0 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:         24
# Error: input = 1011
# Rows: 1101 (1110 expected)
# Enable left: 0 (0 expected)
# Enable right: 1 (1 expected)
# Seg: 1000000 (1000000 expected)
# Test number:         25
# Error: input = 1011
# Rows: 1101 (1110 expected)
# Enable left: 1 (1 expected)
# Enable right: 0 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:         26
# Error: input = 1011
# Rows: 1101 (1110 expected)
# Enable left: 0 (0 expected)
# Enable right: 1 (1 expected)
# Seg: 1000000 (1000000 expected)
# Test number:         27
# Error: input = 1011
# Rows: 1101 (1110 expected)
# Enable left: 1 (1 expected)
# Enable right: 0 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:         28
# Error: input = 1011
# Rows: 1101 (1110 expected)
# Enable left: 0 (0 expected)
# Enable right: 1 (1 expected)
# Seg: 1000000 (1000000 expected)
# Test number:         29
# Error: input = 1011
# Rows: 1101 (1110 expected)
# Enable left: 1 (1 expected)
# Enable right: 0 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:         30
# Error: input = 1011
# Rows: 1101 (1110 expected)
# Enable left: 0 (0 expected)
# Enable right: 1 (1 expected)
# Seg: 1000000 (1000000 expected)
# Test number:         31
# Error: input = 1011
# Rows: 1101 (1110 expected)
# Enable left: 1 (1 expected)
# Enable right: 0 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:         32
# Error: input = 1011
# Rows: 1101 (1110 expected)
# Enable left: 0 (0 expected)
# Enable right: 1 (1 expected)
# Seg: 1000000 (0100100 expected)
# Test number:         33
# Error: input = 1011
# Rows: 1101 (1110 expected)
# Enable left: 1 (1 expected)
# Enable right: 0 (0 expected)
# Seg: 1000000 (1000000 expected)
# Test number:         34
#         35 tests completed with         21 errors
# ** Note: $stop    : C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv(61)
#    Time: 751024 ps  Iteration: 0  Instance: /lab3_dw_tb
# Break in Module lab3_dw_tb at C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv line 61
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.lab3_dw_tb(fast)
# Loading work.lab3_dw(fast)
# Loading iCE40UP.HSOSC(fast__1)
# Loading work.clock_divider(fast)
# Loading work.clock_divider(fast__1)
# Loading work.synchronizer(fast)
# Loading work.keypad_reader(fast)
# Loading work.state(fast)
# Loading work.keypad_input_sv_unit(fast)
# Loading work.keypad_input(fast)
# Loading work.next_state_logic_sv_unit(fast)
# Loading work.next_state_logic(fast)
# Loading work.keypad_decoder(fast)
# Loading work.seven_seg_controller(fast)
# Loading work.seven_seg_decoder(fast)
# Loading iCE40UP.HSOSC(fast)
run -all
#         35 tests completed with          0 errors
# ** Note: $stop    : C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv(61)
#    Time: 751024 ps  Iteration: 0  Instance: /lab3_dw_tb
# Break in Module lab3_dw_tb at C:/Users/diego/College/2025/E155/lab3/FPGA/sim/lab3_dw_tb.sv line 61
