Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Nov  6 21:41:24 2023
| Host         : Chenxuan-RazerBlade running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CPU_RISCV_timing_summary_routed.rpt -pb CPU_RISCV_timing_summary_routed.pb -rpx CPU_RISCV_timing_summary_routed.rpx -warn_on_violation
| Design       : CPU_RISCV
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                1000        
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                  1           
SYNTH-5    Warning           Mapped onto distributed RAM because of timing constraints  224         
SYNTH-10   Warning           Wide multiplier                                            3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (7416)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (9972)
5. checking no_input_delay (2)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (7416)
---------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: CENTER (HIGH)

 There are 106 register/latch pins with no clock driven by root clock pin: CLK (HIGH)

 There are 1185 register/latch pins with no clock driven by root clock pin: CLK_Sel[0] (HIGH)

 There are 1185 register/latch pins with no clock driven by root clock pin: CLK_Sel[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DOWN (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: LEFT (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RIGHT (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: UP (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: FPGADigit/div/clk_N_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Interrupter1/D2/q_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Interrupter2/D2/q_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Interrupter3/D2/q_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Interrupter4/D2/q_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Interrupter5/D2/q_reg/Q (HIGH)

 There are 1185 register/latch pins with no clock driven by root clock pin: divider1/clk_N_reg/Q (HIGH)

 There are 1185 register/latch pins with no clock driven by root clock pin: divider2/clk_N_reg/Q (HIGH)

 There are 1185 register/latch pins with no clock driven by root clock pin: divider3/clk_N_reg/Q (HIGH)

 There are 1185 register/latch pins with no clock driven by root clock pin: divider4/clk_N_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: interren/IE/ram_reg[0]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (9972)
---------------------------------------------------
 There are 9972 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.278       -0.792                      4                   58        0.152        0.000                      0                   58        3.000        0.000                       0                    41  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_wiz/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_wiz/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       -0.278       -0.792                      4                   58        0.152        0.000                      0                   58        7.192        0.000                       0                    37  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_wiz/inst/clk_in1
  To Clock:  clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            4  Failing Endpoints,  Worst Slack       -0.278ns,  Total Violation       -0.792ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.278ns  (required time - arrival time)
  Source:                 vga_display/y_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_display/vga_reg[11]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.458ns  (logic 5.796ns (37.494%)  route 9.662ns (62.506%))
  Logic Levels:           18  (CARRY4=4 LUT1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=6 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 16.971 - 15.385 ) 
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.695     1.697    vga_display/CLK
    SLICE_X72Y73         FDRE                                         r  vga_display/y_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y73         FDRE (Prop_fdre_C_Q)         0.456     2.153 r  vga_display/y_counter_reg[2]/Q
                         net (fo=22, routed)          0.920     3.074    vga_display/Q[2]
    SLICE_X73Y72         LUT6 (Prop_lut6_I3_O)        0.124     3.198 r  vga_display/v_sync_i_2/O
                         net (fo=4, routed)           0.788     3.986    vga_display/v_sync_i_2_n_0
    SLICE_X77Y73         LUT6 (Prop_lut6_I0_O)        0.124     4.110 r  vga_display/RAM_reg_0_127_0_0_i_124/O
                         net (fo=14, routed)          0.828     4.938    vga_display/vaddr_y[9]
    SLICE_X75Y73         LUT5 (Prop_lut5_I0_O)        0.150     5.088 r  vga_display/RAM_reg_0_127_0_0_i_134/O
                         net (fo=2, routed)           0.659     5.747    Mem/RAM_reg_0_127_0_0_i_50_0[1]
    SLICE_X74Y71         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.818     6.565 f  Mem/RAM_reg_0_127_0_0_i_50/O[3]
                         net (fo=33, routed)          0.710     7.275    Mem/RAM_reg_0_127_0_0_i_50_n_4
    SLICE_X74Y74         LUT1 (Prop_lut1_I0_O)        0.307     7.582 r  Mem/RAM_reg_0_127_0_0_i_259/O
                         net (fo=1, routed)           0.000     7.582    Mem/RAM_reg_0_127_0_0_i_259_n_0
    SLICE_X74Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.115 r  Mem/RAM_reg_0_127_0_0_i_119/CO[3]
                         net (fo=1, routed)           0.009     8.124    Mem/RAM_reg_0_127_0_0_i_119_n_0
    SLICE_X74Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.447 r  Mem/RAM_reg_0_127_0_0_i_45/O[1]
                         net (fo=3, routed)           0.751     9.198    vga_display/RAM_reg_0_127_0_0_i_43[1]
    SLICE_X74Y77         LUT4 (Prop_lut4_I1_O)        0.306     9.504 r  vga_display/RAM_reg_0_127_0_0_i_116/O
                         net (fo=1, routed)           0.000     9.504    Mem/RAM_reg_0_127_3_3_i_10_2[1]
    SLICE_X74Y77         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    10.078 r  Mem/RAM_reg_0_127_0_0_i_43/CO[2]
                         net (fo=35, routed)          0.592    10.670    Mem/RAM_reg_0_127_0_0_i_43_n_1
    SLICE_X75Y77         LUT3 (Prop_lut3_I0_O)        0.336    11.006 r  Mem/RAM_reg_0_127_0_0_i_49/O
                         net (fo=13, routed)          0.401    11.407    Mem/RAM_reg_0_127_0_0_i_49_n_0
    SLICE_X77Y76         LUT6 (Prop_lut6_I0_O)        0.326    11.733 r  Mem/RAM_reg_0_127_1_1_i_6/O
                         net (fo=112, routed)         1.019    12.752    Mem/RAM_reg_0_127_21_21/DPRA4
    SLICE_X76Y73         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.124    12.876 r  Mem/RAM_reg_0_127_21_21/DP.HIGH/O
                         net (fo=1, routed)           0.000    12.876    Mem/RAM_reg_0_127_21_21/DPO1
    SLICE_X76Y73         MUXF7 (Prop_muxf7_I1_O)      0.214    13.090 r  Mem/RAM_reg_0_127_21_21/F7.DP/O
                         net (fo=1, routed)           0.985    14.075    Mem/vdata3[21]
    SLICE_X75Y76         LUT6 (Prop_lut6_I1_O)        0.297    14.372 r  Mem/vga[11]_i_49/O
                         net (fo=1, routed)           0.000    14.372    Mem/vga[11]_i_49_n_0
    SLICE_X75Y76         MUXF7 (Prop_muxf7_I0_O)      0.238    14.610 r  Mem/vga_reg[11]_i_17/O
                         net (fo=2, routed)           0.658    15.268    Mem/vga_reg[11]_i_17_n_0
    SLICE_X77Y76         LUT5 (Prop_lut5_I0_O)        0.298    15.566 r  Mem/vga[11]_i_9/O
                         net (fo=2, routed)           0.722    16.288    Mem/vga[11]_i_9_n_0
    SLICE_X77Y78         LUT6 (Prop_lut6_I1_O)        0.124    16.412 r  Mem/vga[11]_i_4/O
                         net (fo=1, routed)           0.296    16.708    vga_display/vga_reg[11]_0
    SLICE_X77Y79         LUT6 (Prop_lut6_I5_O)        0.124    16.832 r  vga_display/vga[11]_i_1/O
                         net (fo=2, routed)           0.324    17.156    vga_display/vga[11]_i_1_n_0
    SLICE_X75Y79         FDRE                                         r  vga_display/vga_reg[11]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.683    17.068    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.583    16.971    vga_display/CLK
    SLICE_X75Y79         FDRE                                         r  vga_display/vga_reg[11]_lopt_replica/C
                         clock pessimism              0.079    17.050    
                         clock uncertainty           -0.132    16.918    
    SLICE_X75Y79         FDRE (Setup_fdre_C_D)       -0.040    16.878    vga_display/vga_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                         16.878    
                         arrival time                         -17.156    
  -------------------------------------------------------------------
                         slack                                 -0.278    

Slack (VIOLATED) :        -0.183ns  (required time - arrival time)
  Source:                 vga_display/y_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_display/vga_reg[7]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.334ns  (logic 5.796ns (37.798%)  route 9.538ns (62.202%))
  Logic Levels:           18  (CARRY4=4 LUT1=1 LUT3=2 LUT4=1 LUT5=2 LUT6=5 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 16.971 - 15.385 ) 
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.695     1.697    vga_display/CLK
    SLICE_X72Y73         FDRE                                         r  vga_display/y_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y73         FDRE (Prop_fdre_C_Q)         0.456     2.153 r  vga_display/y_counter_reg[2]/Q
                         net (fo=22, routed)          0.920     3.074    vga_display/Q[2]
    SLICE_X73Y72         LUT6 (Prop_lut6_I3_O)        0.124     3.198 r  vga_display/v_sync_i_2/O
                         net (fo=4, routed)           0.788     3.986    vga_display/v_sync_i_2_n_0
    SLICE_X77Y73         LUT6 (Prop_lut6_I0_O)        0.124     4.110 r  vga_display/RAM_reg_0_127_0_0_i_124/O
                         net (fo=14, routed)          0.828     4.938    vga_display/vaddr_y[9]
    SLICE_X75Y73         LUT5 (Prop_lut5_I0_O)        0.150     5.088 r  vga_display/RAM_reg_0_127_0_0_i_134/O
                         net (fo=2, routed)           0.659     5.747    Mem/RAM_reg_0_127_0_0_i_50_0[1]
    SLICE_X74Y71         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.818     6.565 f  Mem/RAM_reg_0_127_0_0_i_50/O[3]
                         net (fo=33, routed)          0.710     7.275    Mem/RAM_reg_0_127_0_0_i_50_n_4
    SLICE_X74Y74         LUT1 (Prop_lut1_I0_O)        0.307     7.582 r  Mem/RAM_reg_0_127_0_0_i_259/O
                         net (fo=1, routed)           0.000     7.582    Mem/RAM_reg_0_127_0_0_i_259_n_0
    SLICE_X74Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.115 r  Mem/RAM_reg_0_127_0_0_i_119/CO[3]
                         net (fo=1, routed)           0.009     8.124    Mem/RAM_reg_0_127_0_0_i_119_n_0
    SLICE_X74Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.447 r  Mem/RAM_reg_0_127_0_0_i_45/O[1]
                         net (fo=3, routed)           0.751     9.198    vga_display/RAM_reg_0_127_0_0_i_43[1]
    SLICE_X74Y77         LUT4 (Prop_lut4_I1_O)        0.306     9.504 r  vga_display/RAM_reg_0_127_0_0_i_116/O
                         net (fo=1, routed)           0.000     9.504    Mem/RAM_reg_0_127_3_3_i_10_2[1]
    SLICE_X74Y77         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    10.078 r  Mem/RAM_reg_0_127_0_0_i_43/CO[2]
                         net (fo=35, routed)          0.592    10.670    Mem/RAM_reg_0_127_0_0_i_43_n_1
    SLICE_X75Y77         LUT3 (Prop_lut3_I0_O)        0.336    11.006 r  Mem/RAM_reg_0_127_0_0_i_49/O
                         net (fo=13, routed)          0.401    11.407    Mem/RAM_reg_0_127_0_0_i_49_n_0
    SLICE_X77Y76         LUT6 (Prop_lut6_I0_O)        0.326    11.733 r  Mem/RAM_reg_0_127_1_1_i_6/O
                         net (fo=112, routed)         1.019    12.752    Mem/RAM_reg_0_127_21_21/DPRA4
    SLICE_X76Y73         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.124    12.876 r  Mem/RAM_reg_0_127_21_21/DP.HIGH/O
                         net (fo=1, routed)           0.000    12.876    Mem/RAM_reg_0_127_21_21/DPO1
    SLICE_X76Y73         MUXF7 (Prop_muxf7_I1_O)      0.214    13.090 r  Mem/RAM_reg_0_127_21_21/F7.DP/O
                         net (fo=1, routed)           0.985    14.075    Mem/vdata3[21]
    SLICE_X75Y76         LUT6 (Prop_lut6_I1_O)        0.297    14.372 r  Mem/vga[11]_i_49/O
                         net (fo=1, routed)           0.000    14.372    Mem/vga[11]_i_49_n_0
    SLICE_X75Y76         MUXF7 (Prop_muxf7_I0_O)      0.238    14.610 r  Mem/vga_reg[11]_i_17/O
                         net (fo=2, routed)           0.723    15.333    Mem/vga_reg[11]_i_17_n_0
    SLICE_X77Y76         LUT5 (Prop_lut5_I4_O)        0.298    15.631 r  Mem/vga[11]_i_8/O
                         net (fo=2, routed)           0.554    16.185    Mem/vga[11]_i_8_n_0
    SLICE_X77Y79         LUT6 (Prop_lut6_I4_O)        0.124    16.309 r  Mem/vga[7]_i_2/O
                         net (fo=1, routed)           0.264    16.573    vga_display/vdata[0]
    SLICE_X77Y79         LUT3 (Prop_lut3_I2_O)        0.124    16.697 r  vga_display/vga[7]_i_1/O
                         net (fo=4, routed)           0.335    17.032    vga_display/vga[7]_i_1_n_0
    SLICE_X75Y79         FDRE                                         r  vga_display/vga_reg[7]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.683    17.068    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.583    16.971    vga_display/CLK
    SLICE_X75Y79         FDRE                                         r  vga_display/vga_reg[7]_lopt_replica_2/C
                         clock pessimism              0.079    17.050    
                         clock uncertainty           -0.132    16.918    
    SLICE_X75Y79         FDRE (Setup_fdre_C_D)       -0.069    16.849    vga_display/vga_reg[7]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         16.849    
                         arrival time                         -17.032    
  -------------------------------------------------------------------
                         slack                                 -0.183    

Slack (VIOLATED) :        -0.171ns  (required time - arrival time)
  Source:                 vga_display/y_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_display/vga_reg[7]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.334ns  (logic 5.796ns (37.798%)  route 9.538ns (62.202%))
  Logic Levels:           18  (CARRY4=4 LUT1=1 LUT3=2 LUT4=1 LUT5=2 LUT6=5 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 16.971 - 15.385 ) 
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.695     1.697    vga_display/CLK
    SLICE_X72Y73         FDRE                                         r  vga_display/y_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y73         FDRE (Prop_fdre_C_Q)         0.456     2.153 r  vga_display/y_counter_reg[2]/Q
                         net (fo=22, routed)          0.920     3.074    vga_display/Q[2]
    SLICE_X73Y72         LUT6 (Prop_lut6_I3_O)        0.124     3.198 r  vga_display/v_sync_i_2/O
                         net (fo=4, routed)           0.788     3.986    vga_display/v_sync_i_2_n_0
    SLICE_X77Y73         LUT6 (Prop_lut6_I0_O)        0.124     4.110 r  vga_display/RAM_reg_0_127_0_0_i_124/O
                         net (fo=14, routed)          0.828     4.938    vga_display/vaddr_y[9]
    SLICE_X75Y73         LUT5 (Prop_lut5_I0_O)        0.150     5.088 r  vga_display/RAM_reg_0_127_0_0_i_134/O
                         net (fo=2, routed)           0.659     5.747    Mem/RAM_reg_0_127_0_0_i_50_0[1]
    SLICE_X74Y71         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.818     6.565 f  Mem/RAM_reg_0_127_0_0_i_50/O[3]
                         net (fo=33, routed)          0.710     7.275    Mem/RAM_reg_0_127_0_0_i_50_n_4
    SLICE_X74Y74         LUT1 (Prop_lut1_I0_O)        0.307     7.582 r  Mem/RAM_reg_0_127_0_0_i_259/O
                         net (fo=1, routed)           0.000     7.582    Mem/RAM_reg_0_127_0_0_i_259_n_0
    SLICE_X74Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.115 r  Mem/RAM_reg_0_127_0_0_i_119/CO[3]
                         net (fo=1, routed)           0.009     8.124    Mem/RAM_reg_0_127_0_0_i_119_n_0
    SLICE_X74Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.447 r  Mem/RAM_reg_0_127_0_0_i_45/O[1]
                         net (fo=3, routed)           0.751     9.198    vga_display/RAM_reg_0_127_0_0_i_43[1]
    SLICE_X74Y77         LUT4 (Prop_lut4_I1_O)        0.306     9.504 r  vga_display/RAM_reg_0_127_0_0_i_116/O
                         net (fo=1, routed)           0.000     9.504    Mem/RAM_reg_0_127_3_3_i_10_2[1]
    SLICE_X74Y77         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    10.078 r  Mem/RAM_reg_0_127_0_0_i_43/CO[2]
                         net (fo=35, routed)          0.592    10.670    Mem/RAM_reg_0_127_0_0_i_43_n_1
    SLICE_X75Y77         LUT3 (Prop_lut3_I0_O)        0.336    11.006 r  Mem/RAM_reg_0_127_0_0_i_49/O
                         net (fo=13, routed)          0.401    11.407    Mem/RAM_reg_0_127_0_0_i_49_n_0
    SLICE_X77Y76         LUT6 (Prop_lut6_I0_O)        0.326    11.733 r  Mem/RAM_reg_0_127_1_1_i_6/O
                         net (fo=112, routed)         1.019    12.752    Mem/RAM_reg_0_127_21_21/DPRA4
    SLICE_X76Y73         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.124    12.876 r  Mem/RAM_reg_0_127_21_21/DP.HIGH/O
                         net (fo=1, routed)           0.000    12.876    Mem/RAM_reg_0_127_21_21/DPO1
    SLICE_X76Y73         MUXF7 (Prop_muxf7_I1_O)      0.214    13.090 r  Mem/RAM_reg_0_127_21_21/F7.DP/O
                         net (fo=1, routed)           0.985    14.075    Mem/vdata3[21]
    SLICE_X75Y76         LUT6 (Prop_lut6_I1_O)        0.297    14.372 r  Mem/vga[11]_i_49/O
                         net (fo=1, routed)           0.000    14.372    Mem/vga[11]_i_49_n_0
    SLICE_X75Y76         MUXF7 (Prop_muxf7_I0_O)      0.238    14.610 r  Mem/vga_reg[11]_i_17/O
                         net (fo=2, routed)           0.723    15.333    Mem/vga_reg[11]_i_17_n_0
    SLICE_X77Y76         LUT5 (Prop_lut5_I4_O)        0.298    15.631 r  Mem/vga[11]_i_8/O
                         net (fo=2, routed)           0.554    16.185    Mem/vga[11]_i_8_n_0
    SLICE_X77Y79         LUT6 (Prop_lut6_I4_O)        0.124    16.309 r  Mem/vga[7]_i_2/O
                         net (fo=1, routed)           0.264    16.573    vga_display/vdata[0]
    SLICE_X77Y79         LUT3 (Prop_lut3_I2_O)        0.124    16.697 r  vga_display/vga[7]_i_1/O
                         net (fo=4, routed)           0.335    17.032    vga_display/vga[7]_i_1_n_0
    SLICE_X75Y79         FDRE                                         r  vga_display/vga_reg[7]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.683    17.068    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.583    16.971    vga_display/CLK
    SLICE_X75Y79         FDRE                                         r  vga_display/vga_reg[7]_lopt_replica_3/C
                         clock pessimism              0.079    17.050    
                         clock uncertainty           -0.132    16.918    
    SLICE_X75Y79         FDRE (Setup_fdre_C_D)       -0.057    16.861    vga_display/vga_reg[7]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         16.861    
                         arrival time                         -17.032    
  -------------------------------------------------------------------
                         slack                                 -0.171    

Slack (VIOLATED) :        -0.161ns  (required time - arrival time)
  Source:                 vga_display/y_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_display/vga_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.334ns  (logic 5.796ns (37.798%)  route 9.538ns (62.202%))
  Logic Levels:           18  (CARRY4=4 LUT1=1 LUT3=2 LUT4=1 LUT5=2 LUT6=5 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 16.971 - 15.385 ) 
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.695     1.697    vga_display/CLK
    SLICE_X72Y73         FDRE                                         r  vga_display/y_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y73         FDRE (Prop_fdre_C_Q)         0.456     2.153 r  vga_display/y_counter_reg[2]/Q
                         net (fo=22, routed)          0.920     3.074    vga_display/Q[2]
    SLICE_X73Y72         LUT6 (Prop_lut6_I3_O)        0.124     3.198 r  vga_display/v_sync_i_2/O
                         net (fo=4, routed)           0.788     3.986    vga_display/v_sync_i_2_n_0
    SLICE_X77Y73         LUT6 (Prop_lut6_I0_O)        0.124     4.110 r  vga_display/RAM_reg_0_127_0_0_i_124/O
                         net (fo=14, routed)          0.828     4.938    vga_display/vaddr_y[9]
    SLICE_X75Y73         LUT5 (Prop_lut5_I0_O)        0.150     5.088 r  vga_display/RAM_reg_0_127_0_0_i_134/O
                         net (fo=2, routed)           0.659     5.747    Mem/RAM_reg_0_127_0_0_i_50_0[1]
    SLICE_X74Y71         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.818     6.565 f  Mem/RAM_reg_0_127_0_0_i_50/O[3]
                         net (fo=33, routed)          0.710     7.275    Mem/RAM_reg_0_127_0_0_i_50_n_4
    SLICE_X74Y74         LUT1 (Prop_lut1_I0_O)        0.307     7.582 r  Mem/RAM_reg_0_127_0_0_i_259/O
                         net (fo=1, routed)           0.000     7.582    Mem/RAM_reg_0_127_0_0_i_259_n_0
    SLICE_X74Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.115 r  Mem/RAM_reg_0_127_0_0_i_119/CO[3]
                         net (fo=1, routed)           0.009     8.124    Mem/RAM_reg_0_127_0_0_i_119_n_0
    SLICE_X74Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.447 r  Mem/RAM_reg_0_127_0_0_i_45/O[1]
                         net (fo=3, routed)           0.751     9.198    vga_display/RAM_reg_0_127_0_0_i_43[1]
    SLICE_X74Y77         LUT4 (Prop_lut4_I1_O)        0.306     9.504 r  vga_display/RAM_reg_0_127_0_0_i_116/O
                         net (fo=1, routed)           0.000     9.504    Mem/RAM_reg_0_127_3_3_i_10_2[1]
    SLICE_X74Y77         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    10.078 r  Mem/RAM_reg_0_127_0_0_i_43/CO[2]
                         net (fo=35, routed)          0.592    10.670    Mem/RAM_reg_0_127_0_0_i_43_n_1
    SLICE_X75Y77         LUT3 (Prop_lut3_I0_O)        0.336    11.006 r  Mem/RAM_reg_0_127_0_0_i_49/O
                         net (fo=13, routed)          0.401    11.407    Mem/RAM_reg_0_127_0_0_i_49_n_0
    SLICE_X77Y76         LUT6 (Prop_lut6_I0_O)        0.326    11.733 r  Mem/RAM_reg_0_127_1_1_i_6/O
                         net (fo=112, routed)         1.019    12.752    Mem/RAM_reg_0_127_21_21/DPRA4
    SLICE_X76Y73         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.124    12.876 r  Mem/RAM_reg_0_127_21_21/DP.HIGH/O
                         net (fo=1, routed)           0.000    12.876    Mem/RAM_reg_0_127_21_21/DPO1
    SLICE_X76Y73         MUXF7 (Prop_muxf7_I1_O)      0.214    13.090 r  Mem/RAM_reg_0_127_21_21/F7.DP/O
                         net (fo=1, routed)           0.985    14.075    Mem/vdata3[21]
    SLICE_X75Y76         LUT6 (Prop_lut6_I1_O)        0.297    14.372 r  Mem/vga[11]_i_49/O
                         net (fo=1, routed)           0.000    14.372    Mem/vga[11]_i_49_n_0
    SLICE_X75Y76         MUXF7 (Prop_muxf7_I0_O)      0.238    14.610 r  Mem/vga_reg[11]_i_17/O
                         net (fo=2, routed)           0.723    15.333    Mem/vga_reg[11]_i_17_n_0
    SLICE_X77Y76         LUT5 (Prop_lut5_I4_O)        0.298    15.631 r  Mem/vga[11]_i_8/O
                         net (fo=2, routed)           0.554    16.185    Mem/vga[11]_i_8_n_0
    SLICE_X77Y79         LUT6 (Prop_lut6_I4_O)        0.124    16.309 r  Mem/vga[7]_i_2/O
                         net (fo=1, routed)           0.264    16.573    vga_display/vdata[0]
    SLICE_X77Y79         LUT3 (Prop_lut3_I2_O)        0.124    16.697 r  vga_display/vga[7]_i_1/O
                         net (fo=4, routed)           0.335    17.032    vga_display/vga[7]_i_1_n_0
    SLICE_X75Y79         FDRE                                         r  vga_display/vga_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.683    17.068    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.583    16.971    vga_display/CLK
    SLICE_X75Y79         FDRE                                         r  vga_display/vga_reg[7]_lopt_replica/C
                         clock pessimism              0.079    17.050    
                         clock uncertainty           -0.132    16.918    
    SLICE_X75Y79         FDRE (Setup_fdre_C_D)       -0.047    16.871    vga_display/vga_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         16.871    
                         arrival time                         -17.032    
  -------------------------------------------------------------------
                         slack                                 -0.161    

Slack (MET) :             0.118ns  (required time - arrival time)
  Source:                 vga_display/y_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_display/vga_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.134ns  (logic 5.796ns (38.297%)  route 9.338ns (61.703%))
  Logic Levels:           18  (CARRY4=4 LUT1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=6 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 16.971 - 15.385 ) 
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.695     1.697    vga_display/CLK
    SLICE_X72Y73         FDRE                                         r  vga_display/y_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y73         FDRE (Prop_fdre_C_Q)         0.456     2.153 r  vga_display/y_counter_reg[2]/Q
                         net (fo=22, routed)          0.920     3.074    vga_display/Q[2]
    SLICE_X73Y72         LUT6 (Prop_lut6_I3_O)        0.124     3.198 r  vga_display/v_sync_i_2/O
                         net (fo=4, routed)           0.788     3.986    vga_display/v_sync_i_2_n_0
    SLICE_X77Y73         LUT6 (Prop_lut6_I0_O)        0.124     4.110 r  vga_display/RAM_reg_0_127_0_0_i_124/O
                         net (fo=14, routed)          0.828     4.938    vga_display/vaddr_y[9]
    SLICE_X75Y73         LUT5 (Prop_lut5_I0_O)        0.150     5.088 r  vga_display/RAM_reg_0_127_0_0_i_134/O
                         net (fo=2, routed)           0.659     5.747    Mem/RAM_reg_0_127_0_0_i_50_0[1]
    SLICE_X74Y71         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.818     6.565 f  Mem/RAM_reg_0_127_0_0_i_50/O[3]
                         net (fo=33, routed)          0.710     7.275    Mem/RAM_reg_0_127_0_0_i_50_n_4
    SLICE_X74Y74         LUT1 (Prop_lut1_I0_O)        0.307     7.582 r  Mem/RAM_reg_0_127_0_0_i_259/O
                         net (fo=1, routed)           0.000     7.582    Mem/RAM_reg_0_127_0_0_i_259_n_0
    SLICE_X74Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.115 r  Mem/RAM_reg_0_127_0_0_i_119/CO[3]
                         net (fo=1, routed)           0.009     8.124    Mem/RAM_reg_0_127_0_0_i_119_n_0
    SLICE_X74Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.447 r  Mem/RAM_reg_0_127_0_0_i_45/O[1]
                         net (fo=3, routed)           0.751     9.198    vga_display/RAM_reg_0_127_0_0_i_43[1]
    SLICE_X74Y77         LUT4 (Prop_lut4_I1_O)        0.306     9.504 r  vga_display/RAM_reg_0_127_0_0_i_116/O
                         net (fo=1, routed)           0.000     9.504    Mem/RAM_reg_0_127_3_3_i_10_2[1]
    SLICE_X74Y77         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    10.078 r  Mem/RAM_reg_0_127_0_0_i_43/CO[2]
                         net (fo=35, routed)          0.592    10.670    Mem/RAM_reg_0_127_0_0_i_43_n_1
    SLICE_X75Y77         LUT3 (Prop_lut3_I0_O)        0.336    11.006 r  Mem/RAM_reg_0_127_0_0_i_49/O
                         net (fo=13, routed)          0.401    11.407    Mem/RAM_reg_0_127_0_0_i_49_n_0
    SLICE_X77Y76         LUT6 (Prop_lut6_I0_O)        0.326    11.733 r  Mem/RAM_reg_0_127_1_1_i_6/O
                         net (fo=112, routed)         1.019    12.752    Mem/RAM_reg_0_127_21_21/DPRA4
    SLICE_X76Y73         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.124    12.876 r  Mem/RAM_reg_0_127_21_21/DP.HIGH/O
                         net (fo=1, routed)           0.000    12.876    Mem/RAM_reg_0_127_21_21/DPO1
    SLICE_X76Y73         MUXF7 (Prop_muxf7_I1_O)      0.214    13.090 r  Mem/RAM_reg_0_127_21_21/F7.DP/O
                         net (fo=1, routed)           0.985    14.075    Mem/vdata3[21]
    SLICE_X75Y76         LUT6 (Prop_lut6_I1_O)        0.297    14.372 r  Mem/vga[11]_i_49/O
                         net (fo=1, routed)           0.000    14.372    Mem/vga[11]_i_49_n_0
    SLICE_X75Y76         MUXF7 (Prop_muxf7_I0_O)      0.238    14.610 r  Mem/vga_reg[11]_i_17/O
                         net (fo=2, routed)           0.658    15.268    Mem/vga_reg[11]_i_17_n_0
    SLICE_X77Y76         LUT5 (Prop_lut5_I0_O)        0.298    15.566 r  Mem/vga[11]_i_9/O
                         net (fo=2, routed)           0.722    16.288    Mem/vga[11]_i_9_n_0
    SLICE_X77Y78         LUT6 (Prop_lut6_I1_O)        0.124    16.412 r  Mem/vga[11]_i_4/O
                         net (fo=1, routed)           0.296    16.708    vga_display/vga_reg[11]_0
    SLICE_X77Y79         LUT6 (Prop_lut6_I5_O)        0.124    16.832 r  vga_display/vga[11]_i_1/O
                         net (fo=2, routed)           0.000    16.832    vga_display/vga[11]_i_1_n_0
    SLICE_X77Y79         FDRE                                         r  vga_display/vga_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.683    17.068    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.583    16.971    vga_display/CLK
    SLICE_X77Y79         FDRE                                         r  vga_display/vga_reg[11]/C
                         clock pessimism              0.079    17.050    
                         clock uncertainty           -0.132    16.918    
    SLICE_X77Y79         FDRE (Setup_fdre_C_D)        0.032    16.950    vga_display/vga_reg[11]
  -------------------------------------------------------------------
                         required time                         16.950    
                         arrival time                         -16.832    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.252ns  (required time - arrival time)
  Source:                 vga_display/y_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_display/vga_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.999ns  (logic 5.796ns (38.641%)  route 9.203ns (61.359%))
  Logic Levels:           18  (CARRY4=4 LUT1=1 LUT3=2 LUT4=1 LUT5=2 LUT6=5 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 16.971 - 15.385 ) 
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.695     1.697    vga_display/CLK
    SLICE_X72Y73         FDRE                                         r  vga_display/y_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y73         FDRE (Prop_fdre_C_Q)         0.456     2.153 r  vga_display/y_counter_reg[2]/Q
                         net (fo=22, routed)          0.920     3.074    vga_display/Q[2]
    SLICE_X73Y72         LUT6 (Prop_lut6_I3_O)        0.124     3.198 r  vga_display/v_sync_i_2/O
                         net (fo=4, routed)           0.788     3.986    vga_display/v_sync_i_2_n_0
    SLICE_X77Y73         LUT6 (Prop_lut6_I0_O)        0.124     4.110 r  vga_display/RAM_reg_0_127_0_0_i_124/O
                         net (fo=14, routed)          0.828     4.938    vga_display/vaddr_y[9]
    SLICE_X75Y73         LUT5 (Prop_lut5_I0_O)        0.150     5.088 r  vga_display/RAM_reg_0_127_0_0_i_134/O
                         net (fo=2, routed)           0.659     5.747    Mem/RAM_reg_0_127_0_0_i_50_0[1]
    SLICE_X74Y71         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.818     6.565 f  Mem/RAM_reg_0_127_0_0_i_50/O[3]
                         net (fo=33, routed)          0.710     7.275    Mem/RAM_reg_0_127_0_0_i_50_n_4
    SLICE_X74Y74         LUT1 (Prop_lut1_I0_O)        0.307     7.582 r  Mem/RAM_reg_0_127_0_0_i_259/O
                         net (fo=1, routed)           0.000     7.582    Mem/RAM_reg_0_127_0_0_i_259_n_0
    SLICE_X74Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.115 r  Mem/RAM_reg_0_127_0_0_i_119/CO[3]
                         net (fo=1, routed)           0.009     8.124    Mem/RAM_reg_0_127_0_0_i_119_n_0
    SLICE_X74Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.447 r  Mem/RAM_reg_0_127_0_0_i_45/O[1]
                         net (fo=3, routed)           0.751     9.198    vga_display/RAM_reg_0_127_0_0_i_43[1]
    SLICE_X74Y77         LUT4 (Prop_lut4_I1_O)        0.306     9.504 r  vga_display/RAM_reg_0_127_0_0_i_116/O
                         net (fo=1, routed)           0.000     9.504    Mem/RAM_reg_0_127_3_3_i_10_2[1]
    SLICE_X74Y77         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    10.078 r  Mem/RAM_reg_0_127_0_0_i_43/CO[2]
                         net (fo=35, routed)          0.592    10.670    Mem/RAM_reg_0_127_0_0_i_43_n_1
    SLICE_X75Y77         LUT3 (Prop_lut3_I0_O)        0.336    11.006 r  Mem/RAM_reg_0_127_0_0_i_49/O
                         net (fo=13, routed)          0.401    11.407    Mem/RAM_reg_0_127_0_0_i_49_n_0
    SLICE_X77Y76         LUT6 (Prop_lut6_I0_O)        0.326    11.733 r  Mem/RAM_reg_0_127_1_1_i_6/O
                         net (fo=112, routed)         1.019    12.752    Mem/RAM_reg_0_127_21_21/DPRA4
    SLICE_X76Y73         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.124    12.876 r  Mem/RAM_reg_0_127_21_21/DP.HIGH/O
                         net (fo=1, routed)           0.000    12.876    Mem/RAM_reg_0_127_21_21/DPO1
    SLICE_X76Y73         MUXF7 (Prop_muxf7_I1_O)      0.214    13.090 r  Mem/RAM_reg_0_127_21_21/F7.DP/O
                         net (fo=1, routed)           0.985    14.075    Mem/vdata3[21]
    SLICE_X75Y76         LUT6 (Prop_lut6_I1_O)        0.297    14.372 r  Mem/vga[11]_i_49/O
                         net (fo=1, routed)           0.000    14.372    Mem/vga[11]_i_49_n_0
    SLICE_X75Y76         MUXF7 (Prop_muxf7_I0_O)      0.238    14.610 r  Mem/vga_reg[11]_i_17/O
                         net (fo=2, routed)           0.723    15.333    Mem/vga_reg[11]_i_17_n_0
    SLICE_X77Y76         LUT5 (Prop_lut5_I4_O)        0.298    15.631 r  Mem/vga[11]_i_8/O
                         net (fo=2, routed)           0.554    16.185    Mem/vga[11]_i_8_n_0
    SLICE_X77Y79         LUT6 (Prop_lut6_I4_O)        0.124    16.309 r  Mem/vga[7]_i_2/O
                         net (fo=1, routed)           0.264    16.573    vga_display/vdata[0]
    SLICE_X77Y79         LUT3 (Prop_lut3_I2_O)        0.124    16.697 r  vga_display/vga[7]_i_1/O
                         net (fo=4, routed)           0.000    16.697    vga_display/vga[7]_i_1_n_0
    SLICE_X77Y79         FDRE                                         r  vga_display/vga_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.683    17.068    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.583    16.971    vga_display/CLK
    SLICE_X77Y79         FDRE                                         r  vga_display/vga_reg[7]/C
                         clock pessimism              0.079    17.050    
                         clock uncertainty           -0.132    16.918    
    SLICE_X77Y79         FDRE (Setup_fdre_C_D)        0.031    16.949    vga_display/vga_reg[7]
  -------------------------------------------------------------------
                         required time                         16.949    
                         arrival time                         -16.697    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             10.912ns  (required time - arrival time)
  Source:                 vga_display/y_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_display/y_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.345ns  (logic 0.828ns (19.055%)  route 3.517ns (80.945%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 16.963 - 15.385 ) 
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.695     1.697    vga_display/CLK
    SLICE_X72Y73         FDRE                                         r  vga_display/y_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y73         FDRE (Prop_fdre_C_Q)         0.456     2.153 f  vga_display/y_counter_reg[2]/Q
                         net (fo=22, routed)          1.267     3.420    vga_display/Q[2]
    SLICE_X77Y72         LUT6 (Prop_lut6_I0_O)        0.124     3.544 r  vga_display/y_counter[9]_i_3/O
                         net (fo=1, routed)           1.289     4.834    vga_display/y_counter[9]_i_3_n_0
    SLICE_X72Y71         LUT6 (Prop_lut6_I5_O)        0.124     4.958 r  vga_display/y_counter[9]_i_2/O
                         net (fo=3, routed)           0.961     5.919    vga_display/y_counter[9]_i_2_n_0
    SLICE_X72Y74         LUT3 (Prop_lut3_I1_O)        0.124     6.043 r  vga_display/y_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     6.043    vga_display/y_counter[8]_i_1_n_0
    SLICE_X72Y74         FDRE                                         r  vga_display/y_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.683    17.068    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.575    16.963    vga_display/CLK
    SLICE_X72Y74         FDRE                                         r  vga_display/y_counter_reg[8]/C
                         clock pessimism              0.095    17.058    
                         clock uncertainty           -0.132    16.926    
    SLICE_X72Y74         FDRE (Setup_fdre_C_D)        0.029    16.955    vga_display/y_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         16.955    
                         arrival time                          -6.043    
  -------------------------------------------------------------------
                         slack                                 10.912    

Slack (MET) :             11.274ns  (required time - arrival time)
  Source:                 vga_display/y_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_display/y_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.973ns  (logic 1.056ns (26.581%)  route 2.917ns (73.419%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.583ns = ( 16.968 - 15.385 ) 
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.695     1.697    vga_display/CLK
    SLICE_X72Y73         FDRE                                         r  vga_display/y_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y73         FDRE (Prop_fdre_C_Q)         0.456     2.153 r  vga_display/y_counter_reg[1]/Q
                         net (fo=23, routed)          0.976     3.129    vga_display/Q[1]
    SLICE_X75Y72         LUT3 (Prop_lut3_I1_O)        0.150     3.279 f  vga_display/y_counter[7]_i_2/O
                         net (fo=4, routed)           0.991     4.270    vga_display/y_counter[7]_i_2_n_0
    SLICE_X75Y74         LUT6 (Prop_lut6_I4_O)        0.326     4.596 r  vga_display/y_counter[10]_i_2/O
                         net (fo=3, routed)           0.950     5.546    vga_display/y_counter[10]_i_2_n_0
    SLICE_X77Y72         LUT4 (Prop_lut4_I3_O)        0.124     5.670 r  vga_display/y_counter[10]_i_1/O
                         net (fo=1, routed)           0.000     5.670    vga_display/y_counter[10]_i_1_n_0
    SLICE_X77Y72         FDRE                                         r  vga_display/y_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.683    17.068    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.580    16.968    vga_display/CLK
    SLICE_X77Y72         FDRE                                         r  vga_display/y_counter_reg[10]/C
                         clock pessimism              0.079    17.047    
                         clock uncertainty           -0.132    16.915    
    SLICE_X77Y72         FDRE (Setup_fdre_C_D)        0.029    16.944    vga_display/y_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         16.944    
                         arrival time                          -5.670    
  -------------------------------------------------------------------
                         slack                                 11.274    

Slack (MET) :             11.292ns  (required time - arrival time)
  Source:                 vga_display/y_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_display/y_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.001ns  (logic 1.084ns (27.095%)  route 2.917ns (72.905%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.583ns = ( 16.968 - 15.385 ) 
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.695     1.697    vga_display/CLK
    SLICE_X72Y73         FDRE                                         r  vga_display/y_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y73         FDRE (Prop_fdre_C_Q)         0.456     2.153 r  vga_display/y_counter_reg[1]/Q
                         net (fo=23, routed)          0.976     3.129    vga_display/Q[1]
    SLICE_X75Y72         LUT3 (Prop_lut3_I1_O)        0.150     3.279 f  vga_display/y_counter[7]_i_2/O
                         net (fo=4, routed)           0.991     4.270    vga_display/y_counter[7]_i_2_n_0
    SLICE_X75Y74         LUT6 (Prop_lut6_I4_O)        0.326     4.596 r  vga_display/y_counter[10]_i_2/O
                         net (fo=3, routed)           0.950     5.546    vga_display/y_counter[10]_i_2_n_0
    SLICE_X77Y72         LUT4 (Prop_lut4_I0_O)        0.152     5.698 r  vga_display/y_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     5.698    vga_display/y_counter[9]_i_1_n_0
    SLICE_X77Y72         FDRE                                         r  vga_display/y_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.683    17.068    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.580    16.968    vga_display/CLK
    SLICE_X77Y72         FDRE                                         r  vga_display/y_counter_reg[9]/C
                         clock pessimism              0.079    17.047    
                         clock uncertainty           -0.132    16.915    
    SLICE_X77Y72         FDRE (Setup_fdre_C_D)        0.075    16.990    vga_display/y_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         16.990    
                         arrival time                          -5.698    
  -------------------------------------------------------------------
                         slack                                 11.292    

Slack (MET) :             11.327ns  (required time - arrival time)
  Source:                 vga_display/x_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_display/y_counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.670ns  (logic 0.766ns (20.871%)  route 2.904ns (79.129%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.581ns = ( 16.966 - 15.385 ) 
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.708     1.710    vga_display/CLK
    SLICE_X76Y84         FDRE                                         r  vga_display/x_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y84         FDRE (Prop_fdre_C_Q)         0.518     2.228 r  vga_display/x_counter_reg[2]/Q
                         net (fo=3, routed)           1.157     3.385    vga_display/x_counter[2]
    SLICE_X77Y81         LUT4 (Prop_lut4_I3_O)        0.124     3.509 r  vga_display/x_counter[11]_i_4/O
                         net (fo=1, routed)           0.438     3.947    vga_display/x_counter[11]_i_4_n_0
    SLICE_X75Y84         LUT6 (Prop_lut6_I5_O)        0.124     4.071 r  vga_display/x_counter[11]_i_1/O
                         net (fo=23, routed)          1.309     5.381    vga_display/p_0_in
    SLICE_X73Y72         FDRE                                         r  vga_display/y_counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.683    17.068    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.578    16.966    vga_display/CLK
    SLICE_X73Y72         FDRE                                         r  vga_display/y_counter_reg[4]/C
                         clock pessimism              0.079    17.045    
                         clock uncertainty           -0.132    16.913    
    SLICE_X73Y72         FDRE (Setup_fdre_C_CE)      -0.205    16.708    vga_display/y_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         16.708    
                         arrival time                          -5.381    
  -------------------------------------------------------------------
                         slack                                 11.327    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 vga_display/h_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_display/vga_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.591     0.593    vga_display/CLK
    SLICE_X75Y84         FDRE                                         r  vga_display/h_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y84         FDRE (Prop_fdre_C_Q)         0.141     0.734 r  vga_display/h_sync_reg/Q
                         net (fo=64, routed)          0.099     0.833    vga_display/h_sync
    SLICE_X74Y84         LUT6 (Prop_lut6_I2_O)        0.045     0.878 r  vga_display/vga[10]_i_1/O
                         net (fo=2, routed)           0.000     0.878    vga_display/vga[10]_i_1_n_0
    SLICE_X74Y84         FDRE                                         r  vga_display/vga_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.862     0.864    vga_display/CLK
    SLICE_X74Y84         FDRE                                         r  vga_display/vga_reg[10]/C
                         clock pessimism             -0.258     0.606    
    SLICE_X74Y84         FDRE (Hold_fdre_C_D)         0.120     0.726    vga_display/vga_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.726    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 vga_display/y_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_display/y_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.582%)  route 0.168ns (47.418%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.581     0.583    vga_display/CLK
    SLICE_X72Y73         FDRE                                         r  vga_display/y_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y73         FDRE (Prop_fdre_C_Q)         0.141     0.724 r  vga_display/y_counter_reg[5]/Q
                         net (fo=12, routed)          0.168     0.891    vga_display/y_counter_reg_n_0_[5]
    SLICE_X73Y73         LUT5 (Prop_lut5_I0_O)        0.045     0.936 r  vga_display/y_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     0.936    vga_display/y_counter[6]_i_1_n_0
    SLICE_X73Y73         FDRE                                         r  vga_display/y_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.850     0.852    vga_display/CLK
    SLICE_X73Y73         FDRE                                         r  vga_display/y_counter_reg[6]/C
                         clock pessimism             -0.256     0.596    
    SLICE_X73Y73         FDRE (Hold_fdre_C_D)         0.092     0.688    vga_display/y_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.688    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 vga_display/y_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_display/y_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.780%)  route 0.195ns (51.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.581     0.583    vga_display/CLK
    SLICE_X73Y73         FDRE                                         r  vga_display/y_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y73         FDRE (Prop_fdre_C_Q)         0.141     0.724 r  vga_display/y_counter_reg[0]/Q
                         net (fo=28, routed)          0.195     0.919    vga_display/Q[0]
    SLICE_X72Y73         LUT6 (Prop_lut6_I5_O)        0.045     0.964 r  vga_display/y_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.964    vga_display/y_counter[1]_i_1_n_0
    SLICE_X72Y73         FDRE                                         r  vga_display/y_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.850     0.852    vga_display/CLK
    SLICE_X72Y73         FDRE                                         r  vga_display/y_counter_reg[1]/C
                         clock pessimism             -0.256     0.596    
    SLICE_X72Y73         FDRE (Hold_fdre_C_D)         0.092     0.688    vga_display/y_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.688    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 vga_display/y_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_display/y_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.908%)  route 0.194ns (51.092%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.581     0.583    vga_display/CLK
    SLICE_X73Y73         FDRE                                         r  vga_display/y_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y73         FDRE (Prop_fdre_C_Q)         0.141     0.724 r  vga_display/y_counter_reg[0]/Q
                         net (fo=28, routed)          0.194     0.918    vga_display/Q[0]
    SLICE_X72Y73         LUT6 (Prop_lut6_I4_O)        0.045     0.963 r  vga_display/y_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.963    vga_display/y_counter[2]_i_1_n_0
    SLICE_X72Y73         FDRE                                         r  vga_display/y_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.850     0.852    vga_display/CLK
    SLICE_X72Y73         FDRE                                         r  vga_display/y_counter_reg[2]/C
                         clock pessimism             -0.256     0.596    
    SLICE_X72Y73         FDRE (Hold_fdre_C_D)         0.091     0.687    vga_display/y_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 vga_display/x_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_display/x_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.390%)  route 0.139ns (33.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.591     0.593    vga_display/CLK
    SLICE_X76Y84         FDRE                                         r  vga_display/x_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y84         FDRE (Prop_fdre_C_Q)         0.164     0.757 r  vga_display/x_counter_reg[3]/Q
                         net (fo=5, routed)           0.139     0.895    vga_display/x_counter[3]
    SLICE_X76Y84         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.005 r  vga_display/x_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.005    vga_display/p_1_in[3]
    SLICE_X76Y84         FDRE                                         r  vga_display/x_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.862     0.864    vga_display/CLK
    SLICE_X76Y84         FDRE                                         r  vga_display/x_counter_reg[3]/C
                         clock pessimism             -0.271     0.593    
    SLICE_X76Y84         FDRE (Hold_fdre_C_D)         0.134     0.727    vga_display/x_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.727    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 vga_display/x_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_display/x_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.380%)  route 0.139ns (33.620%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.591     0.593    vga_display/CLK
    SLICE_X76Y86         FDRE                                         r  vga_display/x_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y86         FDRE (Prop_fdre_C_Q)         0.164     0.757 r  vga_display/x_counter_reg[11]/Q
                         net (fo=4, routed)           0.139     0.895    vga_display/x_counter[11]
    SLICE_X76Y86         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.005 r  vga_display/x_counter_reg[11]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.005    vga_display/p_1_in[11]
    SLICE_X76Y86         FDRE                                         r  vga_display/x_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.863     0.865    vga_display/CLK
    SLICE_X76Y86         FDRE                                         r  vga_display/x_counter_reg[11]/C
                         clock pessimism             -0.272     0.593    
    SLICE_X76Y86         FDRE (Hold_fdre_C_D)         0.134     0.727    vga_display/x_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.727    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 vga_display/x_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_display/x_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.380%)  route 0.139ns (33.620%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.591     0.593    vga_display/CLK
    SLICE_X76Y85         FDRE                                         r  vga_display/x_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y85         FDRE (Prop_fdre_C_Q)         0.164     0.757 r  vga_display/x_counter_reg[7]/Q
                         net (fo=5, routed)           0.139     0.895    vga_display/x_counter[7]
    SLICE_X76Y85         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.005 r  vga_display/x_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.005    vga_display/p_1_in[7]
    SLICE_X76Y85         FDRE                                         r  vga_display/x_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.863     0.865    vga_display/CLK
    SLICE_X76Y85         FDRE                                         r  vga_display/x_counter_reg[7]/C
                         clock pessimism             -0.272     0.593    
    SLICE_X76Y85         FDRE (Hold_fdre_C_D)         0.134     0.727    vga_display/x_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.727    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 vga_display/y_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_display/y_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.088%)  route 0.209ns (52.912%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.580     0.582    vga_display/CLK
    SLICE_X72Y74         FDRE                                         r  vga_display/y_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y74         FDRE (Prop_fdre_C_Q)         0.141     0.723 r  vga_display/y_counter_reg[8]/Q
                         net (fo=10, routed)          0.209     0.932    vga_display/y_counter_reg_n_0_[8]
    SLICE_X72Y74         LUT3 (Prop_lut3_I2_O)        0.045     0.977 r  vga_display/y_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     0.977    vga_display/y_counter[8]_i_1_n_0
    SLICE_X72Y74         FDRE                                         r  vga_display/y_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.849     0.851    vga_display/CLK
    SLICE_X72Y74         FDRE                                         r  vga_display/y_counter_reg[8]/C
                         clock pessimism             -0.269     0.582    
    SLICE_X72Y74         FDRE (Hold_fdre_C_D)         0.091     0.673    vga_display/y_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 vga_display/x_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_display/x_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.310ns (69.087%)  route 0.139ns (30.913%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.591     0.593    vga_display/CLK
    SLICE_X76Y84         FDRE                                         r  vga_display/x_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y84         FDRE (Prop_fdre_C_Q)         0.164     0.757 r  vga_display/x_counter_reg[3]/Q
                         net (fo=5, routed)           0.139     0.895    vga_display/x_counter[3]
    SLICE_X76Y84         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.041 r  vga_display/x_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.041    vga_display/p_1_in[4]
    SLICE_X76Y84         FDRE                                         r  vga_display/x_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.862     0.864    vga_display/CLK
    SLICE_X76Y84         FDRE                                         r  vga_display/x_counter_reg[4]/C
                         clock pessimism             -0.271     0.593    
    SLICE_X76Y84         FDRE (Hold_fdre_C_D)         0.134     0.727    vga_display/x_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.727    
                         arrival time                           1.041    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 vga_display/y_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_display/y_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.845%)  route 0.220ns (54.155%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.585     0.587    vga_display/CLK
    SLICE_X77Y72         FDRE                                         r  vga_display/y_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y72         FDRE (Prop_fdre_C_Q)         0.141     0.728 r  vga_display/y_counter_reg[10]/Q
                         net (fo=6, routed)           0.220     0.947    vga_display/y_counter_reg_n_0_[10]
    SLICE_X77Y72         LUT4 (Prop_lut4_I0_O)        0.045     0.992 r  vga_display/y_counter[10]_i_1/O
                         net (fo=1, routed)           0.000     0.992    vga_display/y_counter[10]_i_1_n_0
    SLICE_X77Y72         FDRE                                         r  vga_display/y_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.855     0.857    vga_display/CLK
    SLICE_X77Y72         FDRE                                         r  vga_display/y_counter_reg[10]/C
                         clock pessimism             -0.270     0.587    
    SLICE_X77Y72         FDRE (Hold_fdre_C_D)         0.091     0.678    vga_display/y_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.678    
                         arrival time                           0.992    
  -------------------------------------------------------------------
                         slack                                  0.315    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         15.385      13.229     BUFGCTRL_X0Y1    clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         15.385      14.136     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X75Y84     vga_display/h_sync_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X75Y84     vga_display/h_sync_reg_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X74Y72     vga_display/v_sync_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X72Y79     vga_display/v_sync_reg_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X74Y84     vga_display/vga_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X74Y84     vga_display/vga_reg[10]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X77Y79     vga_display/vga_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X75Y79     vga_display/vga_reg[11]_lopt_replica/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X75Y84     vga_display/h_sync_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X75Y84     vga_display/h_sync_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X75Y84     vga_display/h_sync_reg_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X75Y84     vga_display/h_sync_reg_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X74Y72     vga_display/v_sync_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X74Y72     vga_display/v_sync_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X72Y79     vga_display/v_sync_reg_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X72Y79     vga_display/v_sync_reg_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X74Y84     vga_display/vga_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X74Y84     vga_display/vga_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X75Y84     vga_display/h_sync_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X75Y84     vga_display/h_sync_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X75Y84     vga_display/h_sync_reg_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X75Y84     vga_display/h_sync_reg_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X74Y72     vga_display/v_sync_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X74Y72     vga_display/v_sync_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X72Y79     vga_display/v_sync_reg_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X72Y79     vga_display/v_sync_reg_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X74Y84     vga_display/vga_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X74Y84     vga_display/vga_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y8    clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



