$date
	Thu Jul 31 21:12:42 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_comp_top $end
$var wire 1 ! LT $end
$var wire 1 " GT $end
$var wire 1 # ET $end
$var reg 16 $ in0 [15:0] $end
$var reg 16 % in1 [15:0] $end
$var reg 1 & is_signed $end
$scope module uut $end
$var wire 16 ' in0 [15:0] $end
$var wire 16 ( in1 [15:0] $end
$var wire 1 & is_signed $end
$var reg 1 # ET $end
$var reg 1 " GT $end
$var reg 1 ! LT $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx (
bx '
0&
bx %
bx $
x#
x"
x!
$end
#10000
0#
0!
1"
b11 %
b11 (
b101 $
b101 '
#20000
1!
0"
b1010 %
b1010 (
b11 $
b11 '
#30000
1#
0!
b111 %
b111 (
b111 $
b111 '
#40000
1#
1&
#50000
1!
0#
b101 %
b101 (
b1111111111111111 $
b1111111111111111 '
#60000
1"
0!
b1111111111111111 %
b1111111111111111 (
b101 $
b101 '
#70000
1"
b1111111111111011 %
b1111111111111011 (
b1111111111111110 $
b1111111111111110 '
#80000
1!
0"
b1111111111111110 %
b1111111111111110 (
b1111111111111011 $
b1111111111111011 '
#90000
1"
0!
b10 %
b10 (
b1010 $
b1010 '
#100000
