// ============================================================================
// Tensor-core (int8 wmma) prefill attention for Qwythos (Qwen3.5), hd256 full-attn layers.
//
// WHY THIS EXISTS
// ---------------
// The batched prompt prefill (#398) computed the hd256 full-attention layers with a naive
// warp-per-query kernel; the merged windowed/tiled prefill attention (#455) then removed the
// O(N^2) *bandwidth* problem by restricting each query to an attention sink + sliding window
// (StreamingLLM, matching the merged sparse-KV decode #379) and by staging each KV tile in
// shared memory once per query tile.
//
// What is left is a *compute* problem. Both of those kernels evaluate QK^T and PV with scalar
// FMA plus a 5-shuffle warp reduction per key, and they stage K and V into shared memory as
// fp32 (2 * TK * 256 * 4B = 64 KB), which caps them at ~1 block/SM. Measured on an RTX 5090
// (nsys, ctx=32768): win_prefill_windowed_kernel = 262 ms per layer for ~2.08 TFLOP of work =
// ~8 TFLOP/s, i.e. 30.5% of prefill time at a small fraction of the achievable rate.
//
// This kernel runs the SAME masked online-softmax attention on the int8 tensor cores, reusing
// the pattern the merged int8-MMA flash-decode (fa_split_gqa_mma_i8, #338) already ships:
//   * K/V stay int8 and are fed to wmma DIRECTLY out of the paged pool -- a KV page is exactly
//     16 tokens and wmma's tile is 16x16, so a page IS a fragment with ldm = n_kv_heads*HEAD_DIM.
//     No fp32 KV staging, so shared memory drops 64 KB -> ~31 KB (3 blocks/SM).
//   * Q is quantized per query row to int8 (one scale per row); QK^T runs int8 x int8 -> int32
//     and the per-row Q scale, per-token K scale and softmax scale are applied to the int32.
//   * P is rescaled by the per-token V scale, then quantized per row, so PV also runs int8 on
//     the tensor cores with the row scale applied to the int32 accumulator.
//
// The mask (causal + sink/window) and the online-softmax recurrence are identical to #455, so
// the output matches the scalar windowed path to int8 round-off. The window is read from the
// SAME env knob (SPARKINFER_PREFILL_ATTN_WINDOW, default 256 blocks) so the three paths --
// scalar-windowed prefill, this MMA prefill, and the sparse-KV decode -- stay consistent.
//
// NOTE ON THE SCORE STRIDE: the decode reference stores the QK int32 tile with ldm=HEAD_DIM but
// reads it back at row stride 128; those agree only at HEAD_DIM==128. Here the score buffer is
// explicitly [BM][GN] with one stride (GN) used for both the wmma store and every read.
//
// A KV page is 16 tokens and the query tile is 16 rows aligned to 16, so every query in a tile
// shares one window start (n_blk_q = (t+16)/16 is constant across the tile) -- the sink/window
// range is computed once per block and only the causal bound varies per row.
// ============================================================================
#include "sparkinfer/kernels/prefill_attn_mma.h"
#include "sparkinfer/kernels/deterministic.h"
#include "sparkinfer/kernels/scratch_epoch.h"

#include <cuda_runtime.h>
#include <cuda_bf16.h>
#include <cuda_fp16.h>
#include <cuda_fp8.h>
#include <mma.h>
#include <type_traits>

#include <cstdio>
#include <cstdlib>

namespace sparkinfer {
namespace kernels {

namespace {

// One block owns BM=16 query rows of ONE q-head; GROUP_BLKS KV pages (GN keys) are processed per
// iteration, one page per warp for the QK mma. WARPS must equal GROUP_BLKS and HEAD_DIM/16 must
// be divisible by WARPS (each warp owns HEAD_DIM/16/WARPS output d-tiles in the PV mma).
template <int HEAD_DIM, int GROUP_BLKS>
__global__ __launch_bounds__(GROUP_BLKS * 32, 3) void pf_attn_mma_i8_kernel(
    const __nv_bfloat16* __restrict__ q, const signed char* __restrict__ k_pool,
    const signed char* __restrict__ v_pool, const __half* __restrict__ k_scale,
    const __half* __restrict__ v_scale, const int* __restrict__ block_table,
    __nv_bfloat16* __restrict__ attn, int n_tokens, int n_q_heads, int n_kv_heads,
    int block_size, int max_blocks_per_seq, float scale, int win_blocks, int q_pos0) {
    // q_pos0 is where this pass's queries START in the sequence. It was implicitly 0 while
    // prefill always ingested [0, N) in a single pass; carrying it lets a long prompt be
    // ingested in windows. Queries and outputs stay addressed by the LOCAL row, while the
    // causal bound and key range below run in sequence coordinates, so a window attends
    // over the whole prefix that precedes it.
    using namespace nvcuda::wmma;
    constexpr int BM    = 16;                    // query rows per block == wmma M == KV page size
    constexpr int GN    = GROUP_BLKS * 16;       // keys per group
    constexpr int KH    = HEAD_DIM / 16;         // QK k-steps
    constexpr int DTILE = HEAD_DIM / 16;         // PV output d-tiles
    constexpr int WARPS = GROUP_BLKS;
    constexpr int DPW   = DTILE / WARPS;         // d-tiles per warp
    constexpr int QE    = HEAD_DIM / 32;         // Q elements per lane per row

    const int warp = threadIdx.x >> 5, lane = threadIdx.x & 31, tid = threadIdx.x;
    const int qbase = blockIdx.x * BM;
    const int head  = blockIdx.y;
    const int kvh   = head / (n_q_heads / n_kv_heads);
    const size_t KVLD = (size_t)n_kv_heads * HEAD_DIM;   // int8 token stride in the pool
    const int SLD = n_kv_heads;                          // scale stride per (token, kv_head)

    extern __shared__ char mma_smem[];
    signed char* s_qi = reinterpret_cast<signed char*>(mma_smem);   // [BM][HEAD_DIM]
    signed char* s_pi = s_qi + BM * HEAD_DIM;                       // [BM][GN]
    float* s_s  = reinterpret_cast<float*>(s_pi + BM * GN);         // [BM][GN] scores / P'
    float* s_o  = s_s + BM * GN;                                    // [BM][HEAD_DIM] O (epilogue only)
    float* s_ks = s_o + BM * HEAD_DIM;                              // [GN]
    float* s_vs = s_ks + GN;                                        // [GN]
    float* s_qs = s_vs + GN;                                        // [BM]
    float* s_ps = s_qs + BM;                                        // [BM]
    float* s_m  = s_ps + BM;                                        // [BM]
    float* s_l  = s_m + BM;                                         // [BM]
    float* s_corr = s_l + BM;                                       // [BM] per-group rescale

    // The running O lives in per-warp accumulator fragments (warp w owns d-tiles w*DPW..+DPW),
    // not in shared memory: the old path bounced every PV tile through a smem int landing zone
    // and rescaled all BM*HEAD_DIM floats of s_o through smem each group, at two extra
    // __syncthreads per group. Element rows for the rescale come from an index fragment loaded
    // once from a per-warp smem tile (value (row<<8)|col), so no accumulator-layout assumption
    // is made. All arithmetic keeps the old per-element op/rounding sequence -> bit-identical.
    fragment<accumulator, 16, 16, 16, float> ofr[DPW];
    fragment<accumulator, 16, 16, 16, int> idxf;
    {
        int* tile = reinterpret_cast<int*>(s_s) + warp * 256;       // disjoint per warp
        for (int i = lane; i < 256; i += 32) tile[i] = ((i >> 4) << 8) | (i & 15);
        __syncwarp();
        load_matrix_sync(idxf, tile, 16, mem_row_major);
    }
    #pragma unroll
    for (int dd = 0; dd < DPW; dd++) fill_fragment(ofr[dd], 0.f);

    // ---- load + quantize Q rows (warp w owns rows 2w, 2w+1 at WARPS=8) ----
    #pragma unroll
    for (int rr = 0; rr < BM / WARPS; rr++) {
        const int r = warp * (BM / WARPS) + rr;
        const int qtok = qbase + r;
        float qv[QE], amax = 0.f;
        #pragma unroll
        for (int e = 0; e < QE; e++) {
            qv[e] = (qtok < n_tokens)
                  ? __bfloat162float(q[((size_t)qtok * n_q_heads + head) * HEAD_DIM + lane + e * 32])
                  : 0.f;
            amax = fmaxf(amax, fabsf(qv[e]));
        }
        #pragma unroll
        for (int o = 16; o > 0; o >>= 1) amax = fmaxf(amax, __shfl_xor_sync(0xffffffffu, amax, o));
        const float d = amax / 127.0f;
        if (lane == 0) s_qs[r] = d;
        #pragma unroll
        for (int e = 0; e < QE; e++)
            s_qi[r * HEAD_DIM + lane + e * 32] =
                (signed char)((amax == 0.f) ? 0 : (int)roundf(qv[e] / d));
    }
    if (tid < BM) { s_m[tid] = -1e30f; s_l[tid] = 0.f; }
    __syncthreads();

    // ---- sink/window range for this (16-aligned) query tile ----
    const int last_q = q_pos0 + min(qbase + BM - 1, n_tokens - 1);
    int blk_rs = 0;                                   // first token of the recent window
    if (win_blocks > 0) {
        const int n_blk_q = (q_pos0 + qbase + block_size) / block_size;   // constant across the tile
        const int rsb = (win_blocks >= n_blk_q - 1) ? 1 : (n_blk_q - win_blocks);
        blk_rs = rsb * block_size;
    }
    const bool split_sink = (win_blocks > 0) && (blk_rs > block_size);

    // Process a page-aligned key range [lo, hi) in GN-key groups.
    auto run_range = [&](int lo, int hi) {
        for (int k0 = lo; k0 < hi; k0 += GN) {
            const int nk   = min(GN, hi - k0);
            const int gblk = (nk + 15) / 16;          // pages touched by this group
            // stage per-token K/V dequant scales for the group
            for (int j = tid; j < gblk * 16; j += blockDim.x) {
                const int lb = (k0 / block_size) + j / 16, within = j & 15;
                const int pb = block_table[lb];
                const size_t si = (size_t)(pb * block_size + within) * SLD + kvh;
                s_ks[j] = __half2float(k_scale[si]);
                s_vs[j] = __half2float(v_scale[si]);
            }

            // ---- QK: int8 mma -> int32 scores, one page per warp ----
            if (warp < gblk) {
                const int pb = block_table[(k0 / block_size) + warp];
                const signed char* kb =
                    k_pool + ((size_t)pb * block_size * n_kv_heads + kvh) * HEAD_DIM;
                fragment<matrix_a, 16, 16, 16, signed char, row_major> af;
                fragment<matrix_b, 16, 16, 16, signed char, col_major> bf;
                fragment<accumulator, 16, 16, 16, int> cf;
                fill_fragment(cf, 0);
                #pragma unroll
                for (int ks = 0; ks < KH; ks++) {
                    load_matrix_sync(af, s_qi + ks * 16, HEAD_DIM);
                    load_matrix_sync(bf, kb + ks * 16, KVLD);
                    mma_sync(cf, af, bf, cf);
                }
                store_matrix_sync(reinterpret_cast<int*>(s_s) + warp * 16, cf, GN, mem_row_major);
            }
            __syncthreads();
            const int* s_si = reinterpret_cast<const int*>(s_s);

            // ---- online softmax; fold V scale into P', quantize P' per row ----
            #pragma unroll
            for (int rr = 0; rr < BM / WARPS; rr++) {
                const int r = warp * (BM / WARPS) + rr;
                const int qtok = qbase + r;
                float sc[GN / 32], mx = -1e30f;
                #pragma unroll
                for (int u = 0; u < GN / 32; u++) {
                    const int t = lane + u * 32, gtok = k0 + t;
                    // causal + (sink OR recent window); the window start is uniform across the tile
                    const bool live = (t < gblk * 16) && (gtok < hi) && (qtok < n_tokens) &&
                                      (gtok <= q_pos0 + qtok) &&
                                      (win_blocks <= 0 || gtok < block_size || gtok >= blk_rs);
                    sc[u] = live ? (float)s_si[r * GN + t] * s_qs[r] * s_ks[t] * scale : -1e30f;
                    mx = fmaxf(mx, sc[u]);
                }
                #pragma unroll
                for (int o = 16; o > 0; o >>= 1) mx = fmaxf(mx, __shfl_xor_sync(0xffffffffu, mx, o));
                const float m_old = s_m[r], m_new = fmaxf(m_old, mx), corr = __expf(m_old - m_new);
                float sum = 0.f, pamax = 0.f;
                #pragma unroll
                for (int u = 0; u < GN / 32; u++) {
                    const int t = lane + u * 32;
                    float pv = 0.f;
                    if (sc[u] > -1e29f) {
                        const float p = __expf(sc[u] - m_new);
                        sum += p; pv = p * s_vs[t]; pamax = fmaxf(pamax, fabsf(pv));
                    }
                    s_s[r * GN + t] = pv;
                }
                #pragma unroll
                for (int o = 16; o > 0; o >>= 1) {
                    sum   += __shfl_xor_sync(0xffffffffu, sum, o);
                    pamax  = fmaxf(pamax, __shfl_xor_sync(0xffffffffu, pamax, o));
                }
                const float pd = pamax / 127.0f;
                if (lane == 0) { s_m[r] = m_new; s_l[r] = s_l[r] * corr + sum;
                                 s_ps[r] = pd; s_corr[r] = corr; }
                for (int t = lane; t < gblk * 16; t += 32)
                    s_pi[r * GN + t] =
                        (signed char)((pamax == 0.f) ? 0 : (int)roundf(s_s[r * GN + t] / pd));
            }
            __syncthreads();

            // ---- PV: int8 mma -> int32, O = O*corr + int32 * per-row P' scale, in registers ----
            // No smem landing zone and no trailing barriers: the next group's after-QK barrier
            // already orders every cross-warp reuse (softmax g+1 writes s_pi/s_ps/s_corr only
            // after all warps passed it, i.e. after they finished this PV).
            #pragma unroll
            for (int dd = 0; dd < DPW; dd++) {
                const int dt = warp * DPW + dd;
                fragment<accumulator, 16, 16, 16, int> cf;
                fill_fragment(cf, 0);
                for (int ks = 0; ks < gblk; ks++) {
                    const int pb = block_table[(k0 / block_size) + ks];
                    const signed char* vb =
                        v_pool + ((size_t)pb * block_size * n_kv_heads + kvh) * HEAD_DIM + dt * 16;
                    fragment<matrix_a, 16, 16, 16, signed char, row_major> af;
                    fragment<matrix_b, 16, 16, 16, signed char, row_major> bf;
                    load_matrix_sync(af, s_pi + ks * 16, GN);
                    load_matrix_sync(bf, vb, KVLD);
                    mma_sync(cf, af, bf, cf);
                }
                // Rounding matches the old smem path exactly: the *= corr rescale was a separate
                // rounded multiply, while the += pv*ps accumulate compiled to an FMA -- so it is
                // __fmaf_rn over a rounded product here (verified bit-exact against the old
                // kernel; a plain mul+add differs).
                #pragma unroll
                for (int e = 0; e < 8; e++) {
                    const int r = idxf.x[e] >> 8;
                    ofr[dd].x[e] = __fmaf_rn((float)cf.x[e], s_ps[r],
                                             __fmul_rn(ofr[dd].x[e], s_corr[r]));
                }
            }
        }
    };

    if (split_sink) run_range(0, block_size);
    run_range(split_sink ? blk_rs : 0, last_q + 1);

    // Land the register O tiles in s_o once, so the epilogue below stays coalesced + unchanged.
    #pragma unroll
    for (int dd = 0; dd < DPW; dd++)
        store_matrix_sync(s_o + (warp * DPW + dd) * 16, ofr[dd], HEAD_DIM, mem_row_major);
    __syncthreads();

    // ---- epilogue ----
    for (int r = 0; r < BM; r++) {
        const int qtok = qbase + r;
        if (qtok >= n_tokens) break;
        const float l = s_l[r];
        const float inv = (l > 0.f) ? (1.f / l) : 0.f;
        for (int c = tid; c < HEAD_DIM; c += blockDim.x)
            attn[((size_t)qtok * n_q_heads + head) * HEAD_DIM + c] =
                __float2bfloat16(s_o[r * HEAD_DIM + c] * inv);
    }
}

}  // namespace

// ============================================================================
// GQA-fused int8 tensor-core prefill attention. One block owns BM query rows of
// RQH query heads that SHARE one kv-head, so each K page and V tile is loaded from
// the paged pool ONCE and fed to RQH mma's (one per q-head) instead of being
// re-read once per q-head. Qwen3.6 attention is GQA-8 (16 q-heads / 2 kv-heads),
// and the per-q-head kernel below re-loaded each kv-head's K/V 8x; that redundant
// int8 K/V traffic is the bound (nsys: attn_mma = 17% of qwen36 prefill @32k).
// RQH=1 is bit-identical to the per-head kernel. Math (mask, online softmax, int8
// round) is unchanged -- only the load ordering differs.
// ============================================================================
// Shared-memory row padding for the int8 wmma operands. Without it s_qi's row stride is HEAD_DIM
// (256 B = 64 banks) and s_pi's is GN (128 B = 32 banks), both exact multiples of the 128-byte bank
// row, so all 16 rows of a tile start on bank 0 and every ldmatrix replays 16-way. Measured on the
// unpadded kernel at ctx=16384: 2.48e9 shared-load bank conflicts over 3.27e9 wavefronts for
// 4.37e8 instructions -- 7.5 wavefronts per instruction against an ideal of 1, which is why the
// tensor pipe sits at 20.5% while the stalls are mio_throttle and short_scoreboard.
// +16 B keeps the 16-byte alignment int8 ldmatrix requires and takes gcd(stride/4, 32) from 32 to
// 4, i.e. 8 distinct starting banks instead of 1 (16-way -> 2-way).
// SPARKINFER_PREFILL_ATTN_SMEM_PAD=0 restores the packed layout (A/B in ONE binary).
inline int attn_smem_pad() {
    static const int v = [] {
        const char* e = getenv("SPARKINFER_PREFILL_ATTN_SMEM_PAD");
        const int x = e ? atoi(e) : 16;
        return (x == 0 || x == 16 || x == 32) ? x : 16;
    }();
    return v;
}

// wmma's 16x16x16 int8 fragment can only reach the K=16 hardware shape: every mma_sync lowers to
// IMMA.16816. sm_120 also has IMMA.16832 -- the same tensor throughput per instruction-pair but
// twice the K per instruction -- so issuing mma.m16n8k32 directly halves the QK MMA instruction
// stream, and its 16x32 A operand halves the Q ldmatrix count with it (one 16-byte-per-lane
// ldmatrix.x4 where wmma needed two 8-byte fragment loads). Same lever, and the same reasoning,
// as the m16n8k32 path in prefill_moe_q.cu: this kernel is issue- and MIO-bound, not
// throughput-bound, so instruction count is what it pays in.
//
// BIT-IDENTICAL: int32 accumulation is exact and order-independent, and the operands are the same
// bytes out of the same s_qi rows and the same K pages -- only the grouping of the adds changes.
//
// Only the QK product converts. PV cannot: mma.m16n8k32 is .row.col, so BOTH operands need the
// reduction axis contiguous, and PV reduces over keys while the V pool is [key][dim] -- V's key
// axis is strided by n_kv_heads*HEAD_DIM. wmma's row_major B, which does not require that, is
// what lets V be fed to the tensor cores straight out of the paged pool.
template <bool B> struct pf_bool { static constexpr bool value = B; };

__device__ __forceinline__ void pf_ldsm_x4(unsigned (&r)[4], unsigned a) {
    asm volatile("ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%0,%1,%2,%3}, [%4];"
                 : "=r"(r[0]), "=r"(r[1]), "=r"(r[2]), "=r"(r[3]) : "r"(a));
}
template <int V> struct pf_int { static constexpr int value = V; };

// ---------------------------------------------------------------------------
// Wide K operand: a dim permutation shared between s_qi and the K pool read.
//
// The QK B operand fixes key = lane>>2, and a key's row in the paged pool is n_kv_heads*HEAD_DIM
// = 1024 B from the next one, so a warp's 32 lanes always straddle EIGHT cache lines. At four
// bytes per lane that is 128 B delivered for eight L1 wavefronts -- and the operand takes 32 such
// loads per block per key group (KSTEPS x 2 key-halves x 2 k-sub-chunks). #999 fixed exactly this
// shape for V by repacking the pool; the note it left says K needs no such thing because
// [key][dim] is "exactly what QK's B operand wants". That is true of the BYTES and false of the
// ACCESS: the four bytes a lane wants are contiguous, but the four lanes that share a key cover
// only 16 of every 64, so consecutive lanes never coalesce and the eight lines stand.
//
// The contraction axis is a free relabeling. QK sums over dims, so permuting the dim axis by any
// bijection changes nothing as long as Q and K are permuted the SAME way -- and Q is staged in
// shared memory by this kernel's own prologue, where the layout costs nothing to choose. So pick
// the permutation that makes each lane's dims contiguous IN THE POOL:
//
//   B operand k index    p = kk*32 + h2*16 + j*4 + i     (kk = k-step, h2 = sub-chunk, j = lane&3)
//   pool byte offset     sigma(p) = c*64 + j*16 + m*4 + i,  where u = kk*2 + h2, c = u>>2, m = u&3
//
// Under it lane j's whole 64-byte share of a key is the contiguous run [j*16 + c*64, +16) over
// c = 0..3, so the four lanes of a key cover 64 CONSECUTIVE bytes and one 16-byte-per-lane load
// moves 512 B in four lines instead of 128 B in eight. The operand becomes 8 LDG.128 per block
// per key group in place of 32 LDG.32: a quarter of the instructions and a quarter of the
// wavefronts, for the same bytes.
//
// BIT-IDENTICAL. int32 accumulation is exact and order-independent, sigma is a bijection on
// [0, HEAD_DIM), and every product Q[d]*K[d] is still formed exactly once -- only the order in
// which the k axis is walked changes. pf_kperm is its inverse, applied where the prologue stores
// a dim into s_qi.
__device__ __forceinline__ int pf_kperm(int d) {
    const int c = d >> 6, j = (d >> 4) & 3, m = (d >> 2) & 3, i = d & 3;
    const int u = 4 * c + m;                       // = kk*2 + h2
    return (u >> 1) * 32 + (u & 1) * 16 + j * 4 + i;
}

__device__ __forceinline__ void pf_mma_16832(int (&d)[4], const unsigned (&a)[4],
                                             unsigned b0, unsigned b1) {
    asm volatile("mma.sync.aligned.m16n8k32.row.col.s32.s8.s8.s32 "
                 "{%0,%1,%2,%3}, {%4,%5,%6,%7}, {%8,%9}, {%0,%1,%2,%3};"
                 : "+r"(d[0]), "+r"(d[1]), "+r"(d[2]), "+r"(d[3])
                 : "r"(a[0]), "r"(a[1]), "r"(a[2]), "r"(a[3]), "r"(b0), "r"(b1));
}
// The fp8 (e4m3) twin. m16n8k32 e4m3 has exactly the s8 fragment layout (8-bit elements, the same
// lane -> row/k map for A, B and D), so every operand load, permutation and repack of the int8
// kernel carries over byte for byte; only the codes and the accumulator type differ.
__device__ __forceinline__ void pf_mma_16832(float (&d)[4], const unsigned (&a)[4],
                                             unsigned b0, unsigned b1) {
#if defined(__CUDA_ARCH_FEAT_SM120_ALL)
    // sm_120a: the block-scaled form with unit ue8m0 scales (0x7F = 2^0). On the RTX 50 parts the
    // plain f32-accumulate e4m3 mma issues at HALF the int8 rate, the block-scaled one at the full
    // rate, and with unit scales the two are bit-identical (measured: 229 vs 115 TOPS on a
    // 5060 Ti, outputs equal over random e4m3 operands).
    const unsigned one = 0x7F7F7F7Fu;
    asm volatile("mma.sync.aligned.m16n8k32.row.col.kind::mxf8f6f4.block_scale.scale_vec::1X"
                 ".f32.e4m3.e4m3.f32.ue8m0 "
                 "{%0,%1,%2,%3}, {%4,%5,%6,%7}, {%8,%9}, {%0,%1,%2,%3}, %10, {0,0}, %10, {0,0};"
                 : "+f"(d[0]), "+f"(d[1]), "+f"(d[2]), "+f"(d[3])
                 : "r"(a[0]), "r"(a[1]), "r"(a[2]), "r"(a[3]), "r"(b0), "r"(b1), "r"(one));
#elif defined(__CUDA_ARCH__) && __CUDA_ARCH__ >= 890
    asm volatile("mma.sync.aligned.m16n8k32.row.col.f32.e4m3.e4m3.f32 "
                 "{%0,%1,%2,%3}, {%4,%5,%6,%7}, {%8,%9}, {%0,%1,%2,%3};"
                 : "+f"(d[0]), "+f"(d[1]), "+f"(d[2]), "+f"(d[3])
                 : "r"(a[0]), "r"(a[1]), "r"(a[2]), "r"(a[3]), "r"(b0), "r"(b1));
#else
    __trap();   // launch_prefill_attn_mma_f8 declines below sm_89
#endif
}
// Q and P' codes. int8 rounds to nearest (Q ties away, as it always has); e4m3 saturates at 448.
template <bool F8>
__device__ __forceinline__ signed char pf_code(float x) {
    if constexpr (F8) return (signed char)__nv_cvt_float_to_fp8(x, __NV_SATFINITE, __NV_E4M3);
    else return (signed char)__float2int_rn(x);
}

// SINK=false drops the always-attended block 0, giving the PURE sliding window Muse Glimmer's
// SWA layers use. Defaulted true, so every existing instantiation compiles to what it did before.
// F8: the pool holds e4m3 codes (KV_FP8, same bytes and scale layout as int8, scale amax/448);
// Q and P' are quantized to e4m3 and both products run on the e4m3 tensor cores with f32 sums.
template <int HEAD_DIM, int GROUP_BLKS, int RQH, int PLANES = 0, bool VT = false, bool WIDEK = false, int PVU = 1,
          bool SINK = true, bool F8 = false>
__global__ __launch_bounds__(GROUP_BLKS * 32, (GROUP_BLKS >= 16 ? 1 : (RQH <= 3 ? 2 : 1))) void pf_attn_mma_gqa_kernel(
    const __nv_bfloat16* __restrict__ q, const signed char* __restrict__ k_pool,
    const signed char* __restrict__ v_pool, const __half* __restrict__ k_scale,
    const __half* __restrict__ v_scale, const int* __restrict__ block_table,
    __nv_bfloat16* __restrict__ attn, int n_tokens, int n_q_heads, int n_kv_heads,
    int block_size, int max_blocks_per_seq, float scale, int win_blocks, int qld, int pld, int q_pos0,
    const signed char* __restrict__ vT) {
    // q_pos0 is where this pass's queries START in the sequence. It was implicitly 0 while
    // prefill always ingested [0, N) in a single pass; carrying it lets a long prompt be
    // ingested in windows. Queries and outputs stay addressed by the LOCAL row, while the
    // causal bound and key range below run in sequence coordinates, so a window attends
    // over the whole prefix that precedes it.
    using namespace nvcuda::wmma;
    constexpr int BM    = 16;
    constexpr int GN    = GROUP_BLKS * 16;
    constexpr int KH    = HEAD_DIM / 16;
    constexpr int DTILE = HEAD_DIM / 16;
    constexpr int WARPS = GROUP_BLKS;
    constexpr int DPW   = DTILE / WARPS;
    constexpr int QE    = HEAD_DIM / 32;

    // launch_prefill_attn_mma refuses anything but block_size == 16, so every use of it below is
    // a constant -- and `k0 / block_size` on the runtime argument is a full integer division,
    // which the GPU lowers to a float-reciprocal sequence, once per key group. Naming the
    // constant turns that into a shift and every page-stride multiply into an immediate.
    constexpr int BLKSZ = 16;
    const int warp = threadIdx.x >> 5, lane = threadIdx.x & 31, tid = threadIdx.x;
    const int qbase = blockIdx.x * BM;
    const int head0 = blockIdx.y * RQH;                       // first q-head this block owns
    const int gqa   = n_q_heads / n_kv_heads;
    const int kvh   = head0 / gqa;                            // all RQH heads share this kv-head
    const size_t KVLD = (size_t)n_kv_heads * HEAD_DIM;
    const int SLD = n_kv_heads;

    extern __shared__ char mma_smem[];
    // Per-q-head Q(int8), P(int8), scores(float); shared K/V scales; per-(qh,row) softmax state.
    signed char* s_qi = reinterpret_cast<signed char*>(mma_smem);   // [RQH][BM][qld]
    signed char* s_pi = s_qi + (size_t)RQH * BM * qld;               // [RQH][BM][pld]
    // s_o OVERLAYS s_s. The scores are dead by the epilogue -- the last read of s_s is the P
    // quantization inside the softmax section, and the PV mma after it touches only s_pi/s_ps/
    // s_corr -- so the landing zone costs nothing on top of the score buffer it lands in. That
    // is what makes RQH=3 fit: 46,528 B against the 51,200 a second resident block needs, where
    // holding both buffers is 62,912 and caps this kernel at one block per SM.
    // Score-plane row stride. GN alone is a whole multiple of the 128-byte bank row, so all 16
    // rows of a QK output tile start on bank 0 and store_matrix_sync replays 8-way -- the defect
    // attn_smem_pad() fixes for the two ldmatrix operands, on the one buffer it was never applied
    // to. +4 floats puts the 8 rows a single store phase touches on 8 different starting banks
    // (2-way; 1-way is unreachable, 8 row-starts x 4 column-pairs cannot tile 32 banks), and
    // keeps the 16-byte alignment the vectorized softmax load needs, for 768 B.
    // It MUST be a compile-time constant: passing the stride as a kernel argument costs
    // store_matrix_sync its immediate offsets and measured -4.7% on its own, swamping the
    // conflict it removes.
    constexpr int SPLD = GN + 4;
    // How many q-heads the score plane holds AT ONCE. It was always RQH -- QK wrote every head's
    // scores, then one softmax pass drained them all -- and at RQH*BM*GN floats that plane is what
    // caps RQH. Holding fewer heads at a time makes the plane a rolling buffer: QK fills PLANES
    // heads, the softmax drains them into s_pi, and the next group of heads reuses the same
    // floats. That is what lets a block own all six q-heads of a kv-head instead of three, which
    // is the whole point -- see the dispatch note on the RQH=6 tier.
    constexpr int SPL  = (PLANES > 0 && PLANES < RQH) ? PLANES : RQH;
    static_assert(RQH % SPL == 0, "the head loop must tile the score plane exactly");
    // pf_kperm's chunking is written for a 256-byte key row, and the wide load fills the register
    // form of the K operand -- which only exists on the rolling-plane path.
    static_assert(!WIDEK || (HEAD_DIM == 256 && SPL != RQH),
                  "WIDEK needs head_dim 256 and the rolling score plane");
    constexpr int SBLK = (SPL * BM * SPLD > BM * HEAD_DIM) ? SPL * BM * SPLD : BM * HEAD_DIM;
    float* s_s  = reinterpret_cast<float*>(s_pi + (size_t)RQH * BM * pld); // [SPL][BM][SPLD]
    float* s_o  = s_s;                                               // [BM][HEAD_DIM] epilogue landing
    // The K and V dequant scales arrive as __half and are only ever multiplied into a float, so
    // they stay __half in shared: half the bytes, and -- because the softmax hoists a lane's whole
    // column set into registers -- half the registers that hoist costs.
    __half* s_ks = reinterpret_cast<__half*>(s_s + SBLK);            // [GN] shared
    __half* s_vs = s_ks + GN;                                        // [GN] shared
    float* s_qs = reinterpret_cast<float*>(s_vs + GN);               // [RQH][BM]
    float* s_ps = s_qs + RQH * BM;                                   // [RQH][BM]
    float* s_m  = s_ps + RQH * BM;                                   // [RQH][BM]
    float* s_l  = s_m + RQH * BM;                                    // [RQH][BM]
    float* s_corr = s_l + RQH * BM;                                  // [RQH][BM]

    // Plain floats, not an accumulator fragment: the PV mma below picks its own n -> dim map
    // (see the V load), so the epilogue writes s_o itself instead of store_matrix_sync's fixed
    // one. Element e of a lane is row (e&2 ? rhi : rlo), dim 4*(lane&3) + 2*(e&1) + (e>>2).
    float ofr[RQH][DPW][8];
    using AccT = typename std::conditional<F8, float, int>::type;   // the mma's sum type
    // A 16x16 accumulator gives every lane 8 elements spread over exactly TWO query rows, so the
    // per-row P quantum and the online-softmax correction the PV epilogue applies are two values
    // per head, not eight. The map: the fragment is two m16n8 halves and in each half a lane holds
    // rows (lane>>2) and (lane>>2)+8, two columns each -- so elements 0,1,4,5 are the low row and
    // 2,3,6,7 the high one, for every lane.
    //
    // It used to be READ OUT of an index fragment staged through shared memory to avoid naming the
    // layout, and that cost a 256-int store, a __syncwarp, a load_matrix_sync and an 8-element scan
    // on every block -- plus a live accumulator fragment across the prologue, and a RUNTIME mask,
    // which made `up` below a per-element select instead of a constant: 2*8*RQH of them per key
    // group. The layout is not a new assumption -- the whole int8 PV epilogue already depends on
    // it -- and qwen3_gguf_prefill_check verifies it end to end.
    const int rlo = lane >> 2;
    const int rhi = rlo + 8;
    constexpr unsigned hi_mask = 0xCCu;
    #pragma unroll
    for (int h = 0; h < RQH; h++)
        #pragma unroll
        for (int dd = 0; dd < DPW; dd++)
            #pragma unroll
            for (int e = 0; e < 8; e++) ofr[h][dd][e] = 0.f;

    // ---- load + quantize Q rows for each of the RQH heads ----
    #pragma unroll
    for (int h = 0; h < RQH; h++) {
        const int head = head0 + h;
        #pragma unroll
        for (int rr = 0; rr < BM / WARPS; rr++) {
            const int r = warp * (BM / WARPS) + rr;
            const int qtok = qbase + r;
            float qv[QE], amax = 0.f;
            #pragma unroll
            for (int e = 0; e < QE; e++) {
                qv[e] = (qtok < n_tokens)
                      ? __bfloat162float(q[((size_t)qtok * n_q_heads + head) * HEAD_DIM + lane + e * 32])
                      : 0.f;
                amax = fmaxf(amax, fabsf(qv[e]));
            }
            #pragma unroll
            for (int o = 16; o > 0; o >>= 1) amax = fmaxf(amax, __shfl_xor_sync(0xffffffffu, amax, o));
            const float d = amax / (F8 ? 448.0f : 127.0f);
            // The softmax scale and log2(e) are per-kernel constants and the Q scale is per row,
            // so all three fold into one number here -- once per row per block instead of once
            // per score. Folding log2(e) in is what lets the online softmax use a bare ex2:
            // __expf(x) is `ex2.approx(x * log2e)`, and every x it is given has already been
            // multiplied by this row scale.
            if (lane == 0) s_qs[h * BM + r] = d * scale * 1.4426950408889634f;
            // Under WIDEK the k axis is permuted so the K pool read coalesces; Q is staged
            // through the same permutation, which is what keeps the product identical.
            #pragma unroll
            for (int e = 0; e < QE; e++)
                s_qi[((size_t)h * BM + r) * qld
                     + (WIDEK ? pf_kperm(lane + e * 32) : (lane + e * 32))] =
                    (amax == 0.f) ? (signed char)0
                    : (F8 ? pf_code<true>(qv[e] / d) : (signed char)(int)roundf(qv[e] / d));
        }
    }
    if (tid < RQH * BM) { s_m[tid] = -1e30f; s_l[tid] = 0.f; }
    __syncthreads();

    // ldmatrix.x4 lane->address mapping for the m16n8k32 A operand: the four 8x8 b16 matrices are
    // (rows 0-7 | rows 8-15) x (bytes 0-15 | bytes 16-31) of a 16x32 tile, so lane l supplies the
    // start of row (l & 15) at byte column (l >> 4) * 16. Only the k-step offset changes inside
    // the loop, so the whole per-head base is hoisted out of it.
    static_assert(HEAD_DIM % 32 == 0, "m16n8k32 needs whole 32-byte k steps");
    constexpr int KSTEPS = HEAD_DIM / 32;
    unsigned qa_base[RQH];
    #pragma unroll
    for (int h = 0; h < RQH; h++)
        qa_base[h] = (unsigned)__cvta_generic_to_shared(
            s_qi + ((size_t)h * BM + (lane & 15)) * qld + (lane >> 4) * 16);
    // Same ldmatrix.x4 lane map over the P' plane, for the PV mma below. One base is enough:
    // the per-head offset h*BM*pld is uniform across the warp, so it stays an immediate/uniform
    // addend rather than the register array Q needs (Q's stride qld differs from pld).
    const unsigned pi_base = (unsigned)__cvta_generic_to_shared(
        s_pi + (size_t)(lane & 15) * pld + (lane >> 4) * 16);

    const int last_q = q_pos0 + min(qbase + BM - 1, n_tokens - 1);
    int blk_rs = 0;
    if (win_blocks > 0) {
        const int n_blk_q = (q_pos0 + qbase + BLKSZ) / BLKSZ;
        const int rsb = SINK ? ((win_blocks >= n_blk_q - 1) ? 1 : (n_blk_q - win_blocks))
                             : ((win_blocks >= n_blk_q)     ? 0 : (n_blk_q - win_blocks));
        blk_rs = rsb * BLKSZ;
    }
    const bool split_sink = SINK && (win_blocks > 0) && (blk_rs > BLKSZ);

    // The sink range and the main range are the same loop over different bounds, and calling a
    // [&] lambda twice inlines its whole body twice: ~9.7k SASS instructions for this kernel,
    // about 64 KB of straight-line code per copy against a 32 KB L1 instruction cache. Only one
    // of the two ever runs on any given call -- the sink range is empty unless a sliding window
    // splits it -- so the second copy buys nothing and evicts the first. `unroll 1` is load
    // bearing: without it ptxas peels the two-iteration loop straight back into two bodies.
    #pragma unroll 1
    for (int rr_ = (split_sink ? 0 : 1); rr_ < 2; rr_++) {
        const int lo = (rr_ == 0) ? 0 : (SINK ? (split_sink ? blk_rs : 0) : blk_rs);
        const int hi = (rr_ == 0) ? BLKSZ : (last_q + 1);
        for (int k0 = lo; k0 < hi; k0 += GN) {
            const int nk   = min(GN, hi - k0);
            const int gblk = (nk + 15) / 16;
            // K/V dequant scales for the group -- shared across all RQH heads (one kv-head).
            for (int j = tid; j < gblk * 16; j += blockDim.x) {
                const int lb = (k0 / BLKSZ) + j / 16, within = j & 15;
                const int pb = block_table[lb];
                const size_t si = (size_t)(pb * BLKSZ + within) * SLD + kvh;
                s_ks[j] = k_scale[si];
                s_vs[j] = v_scale[si];
            }

            // ---- QK: load each K page fragment ONCE, feed the block's q-heads ----
            // One 16x32 K slice covers two m16n8k32 B operands (keys 0-7 and 8-15). The B operand
            // is n x k col-major, which for K[key][dim] means lane l holds key (l>>2), dims
            // (l&3)*4 .. +3 and the same four 16 bytes later -- two 4-byte loads straight out of
            // the paged pool, exactly as before with no staging.
            //
            // With a rolling score plane the head loop runs SEVERAL times over the same keys, so
            // the K fragments are hoisted into registers first and the pool is read exactly once
            // per block per group however many q-heads the block owns. That is the whole traffic
            // argument -- see the RQH=6 dispatch note. At SPL == RQH there is only one pass and
            // the loads stay inside the k-step loop exactly as they were.
            constexpr int KREG = (SPL == RQH) ? 1 : KSTEPS;
            unsigned kfr[KREG][2][2];
            const signed char* kl = nullptr;
            if (warp < gblk) {
                const int pb = block_table[(k0 / BLKSZ) + warp];
                kl = k_pool + ((size_t)pb * BLKSZ * n_kv_heads + kvh) * HEAD_DIM
                   + (size_t)(lane >> 2) * KVLD + (lane & 3) * 4;
                if constexpr (WIDEK) {
                    // Lane j owns [j*16 + c*64, +16) of its key row, so the four lanes of a key
                    // read 64 consecutive bytes and the load is one 16-byte-per-lane vector.
                    // The 16 unsigneds it returns ARE kfr's 16 slots, in u = kk*2 + h2 order --
                    // a rename, not a copy, so this costs no register over the narrow form.
                    const signed char* kw = k_pool
                        + ((size_t)pb * BLKSZ * n_kv_heads + kvh) * HEAD_DIM
                        + (size_t)(lane >> 2) * KVLD + (lane & 3) * 16;
                    #pragma unroll
                    for (int t = 0; t < 2; t++)
                        #pragma unroll
                        for (int c = 0; c < 4; c++) {
                            const uint4 w = *reinterpret_cast<const uint4*>(
                                kw + (size_t)t * 8 * KVLD + c * 64);
                            kfr[(4 * c + 0) >> 1][t][(4 * c + 0) & 1] = w.x;
                            kfr[(4 * c + 1) >> 1][t][(4 * c + 1) & 1] = w.y;
                            kfr[(4 * c + 2) >> 1][t][(4 * c + 2) & 1] = w.z;
                            kfr[(4 * c + 3) >> 1][t][(4 * c + 3) & 1] = w.w;
                        }
                } else if constexpr (SPL != RQH) {
                    #pragma unroll
                    for (int kk = 0; kk < KSTEPS; kk++)
                        #pragma unroll
                        for (int t = 0; t < 2; t++) {
                            const signed char* p = kl + (size_t)t * 8 * KVLD + kk * 32;
                            kfr[kk][t][0] = *reinterpret_cast<const unsigned*>(p);
                            kfr[kk][t][1] = *reinterpret_cast<const unsigned*>(p + 16);
                        }
                }
            }
            // H0T is a compile-time head base: qa_base lives in registers, so a runtime index
            // into it would push the whole array to local memory.
            auto qk_group = [&](auto H0T) {
                constexpr int h0 = decltype(H0T)::value;
                if (warp >= gblk) return;
                AccT acc[SPL][2][4];
                #pragma unroll
                for (int hp = 0; hp < SPL; hp++)
                    #pragma unroll
                    for (int t = 0; t < 2; t++)
                        #pragma unroll
                        for (int e = 0; e < 4; e++) acc[hp][t][e] = 0;
                #pragma unroll
                for (int kk = 0; kk < KSTEPS; kk++) {
                    unsigned bfr[2][2];
                    if constexpr (SPL == RQH) {
                        #pragma unroll
                        for (int t = 0; t < 2; t++) {
                            const signed char* p = kl + (size_t)t * 8 * KVLD + kk * 32;
                            bfr[t][0] = *reinterpret_cast<const unsigned*>(p);
                            bfr[t][1] = *reinterpret_cast<const unsigned*>(p + 16);
                        }
                    } else {
                        #pragma unroll
                        for (int t = 0; t < 2; t++) {
                            bfr[t][0] = kfr[kk][t][0];
                            bfr[t][1] = kfr[kk][t][1];
                        }
                    }
                    #pragma unroll
                    for (int hp = 0; hp < SPL; hp++) {
                        unsigned a[4];
                        pf_ldsm_x4(a, qa_base[h0 + hp] + (unsigned)(kk * 32));
                        #pragma unroll
                        for (int t = 0; t < 2; t++)
                            pf_mma_16832(acc[hp][t], a, bfr[t][0], bfr[t][1]);
                    }
                }
                // m16n8k32's D layout: lane holds rows (l>>2) and (l>>2)+8, columns 2*(l&3) and
                // +1 of each 16x8 tile. The two adjacent columns make each half of it one 8-byte
                // store, so the plane is written in 4 stores per head instead of 8.
                const int dr = lane >> 2, dc = 2 * (lane & 3);
                #pragma unroll
                for (int hp = 0; hp < SPL; hp++) {
                    AccT* sp = reinterpret_cast<AccT*>(s_s) + (size_t)hp * BM * SPLD + warp * 16;
                    #pragma unroll
                    for (int t = 0; t < 2; t++) {
                        if constexpr (F8) {
                            *reinterpret_cast<float2*>(sp + dr * SPLD + t * 8 + dc) =
                                make_float2(acc[hp][t][0], acc[hp][t][1]);
                            *reinterpret_cast<float2*>(sp + (dr + 8) * SPLD + t * 8 + dc) =
                                make_float2(acc[hp][t][2], acc[hp][t][3]);
                        } else {
                            *reinterpret_cast<int2*>(sp + dr * SPLD + t * 8 + dc) =
                                make_int2(acc[hp][t][0], acc[hp][t][1]);
                            *reinterpret_cast<int2*>(sp + (dr + 8) * SPLD + t * 8 + dc) =
                                make_int2(acc[hp][t][2], acc[hp][t][3]);
                        }
                    }
                }
            };
            qk_group(pf_int<0>{});
            __syncthreads();

            // Every mask term is monotone in the key index, so a group that is FULL and whose
            // last key precedes the first query row's causal bound needs no mask at all: the
            // per-column window/causal/bounds test, six integer ops on every one of the
            // BM*RQH*GN scores, disappears. At 256k almost every group is interior -- a query
            // tile at position p has p/GN interior groups and at most one masked one -- so this
            // is the common path, not the rare one.
            const bool grp_full =
                (nk == GN) && (qbase + BM <= n_tokens) && (k0 + GN <= q_pos0 + qbase + 1) &&
                (win_blocks <= 0 || k0 >= blk_rs || (SINK && k0 + GN <= BLKSZ));

            // ---- online softmax per head; quantize P' ----
            // Column ownership inside the warp is VECTOR, not strided. Lane `lane` used to own
            // the set {lane + 32u}, one column per 32, so every one of this section's shared
            // accesses was a separate 4-byte instruction: GN/32 score loads, GN/32 K-scale
            // loads, GN/32 V-scale loads and GN/32 single-byte P' stores, per query row and per
            // q-head. Giving the lane VW CONSECUTIVE columns instead makes each of those a
            // single 16-byte load or a single packed 4-byte store, so the whole section issues
            // 4x fewer shared instructions for exactly the same bytes. The access stays
            // conflict-free: 32 lanes x 16 B is four 128-byte bank rows, which the hardware
            // already splits into four phases, and the packed byte store lands in one row.
            // The padding note above measures the tensor pipe at 20.5% with the stalls on
            // mio_throttle and short_scoreboard, i.e. this kernel is bound by shared-memory
            // INSTRUCTIONS and their latency, not by bytes or by math -- so removing three of
            // every four is the axis.
            //
            // Only the softmax's `sum` is affected numerically: max and |P'|max are exact under
            // regrouping, the per-row P' quantum pd = pamax/127 is therefore identical, and so
            // are the int8 P' values and the whole PV accumulation. The one changed quantity is
            // the last-bit rounding of the softmax denominator s_l, which each lane now
            // accumulates over a different column subset before the same butterfly.
            constexpr int VW = 4;                       // consecutive columns per lane per step
            constexpr int VU = GN / (32 * VW);          // vector steps per (row, q-head)
            static_assert(GN % (32 * VW) == 0, "GN must cover whole vector steps");
            // The K and V dequant scales for a lane's columns depend only on (lane, step), so
            // all RQH heads -- and every row this warp owns -- read the same values. Hoisting
            // them out of the head loop turns 2*RQH*(BM/WARPS) vector loads per group into 2.
            __half2 ksr[GN / 64], vsr[GN / 64];
            #pragma unroll
            for (int v = 0; v < VU; v++) {
                const int t0 = (v * 32 + lane) * VW;
                const uint2 kw = *reinterpret_cast<const uint2*>(s_ks + t0);
                const uint2 vw = *reinterpret_cast<const uint2*>(s_vs + t0);
                ksr[v * 2 + 0] = *reinterpret_cast<const __half2*>(&kw.x);
                ksr[v * 2 + 1] = *reinterpret_cast<const __half2*>(&kw.y);
                vsr[v * 2 + 0] = *reinterpret_cast<const __half2*>(&vw.x);
                vsr[v * 2 + 1] = *reinterpret_cast<const __half2*>(&vw.y);
            }
            // u is a compile-time constant in every unrolled use below, so the half picked out of
            // the pair resolves statically and the pairs stay in registers.
            #define PF_KS(u) (((u) & 1) ? __high2float(ksr[(u) >> 1]) : __low2float(ksr[(u) >> 1]))
            #define PF_VS(u) (((u) & 1) ? __high2float(vsr[(u) >> 1]) : __low2float(vsr[(u) >> 1]))
            // One q-head, from the plane index it was written to. Splitting the head loop out of
            // the lambda is what lets the caller drain a plane that holds fewer heads than RQH;
            // at SPL == RQH the wrapper below reproduces the loop this used to be.
            // Row stride of the P' plane. The PV mma reads it with leading dimension `pld`, and
            // the bf16 sibling kernel writes `r * pld + t` to match; this one has always written
            // `r * GN + t`, so wherever the two differ (pld = GN + 16 at n_tokens >= 2048) row r
            // is read shifted by 16r columns, and the last row reads past everything any row
            // wrote. The shipped tiers keep that byte for byte -- it is their numerics and there
            // is nothing to gain by moving them -- but the new tier is new code and is written
            // the way the sibling already does it.
            // pld, unconditionally. The plane is ALLOCATED with a pld row stride (s_pi is
            // [RQH][BM][pld], and s_s starts at s_pi + RQH*BM*pld) and every reader uses pld --
            // the ldmatrix at the PV mma, and the base pointer above. Only this write used GN.
            //
            // Below 2048 tokens pad==0 so pld==GN and the two agreed, which is why this survived.
            // At or above 2048 pad==16, so every row was written 16 columns short of where it is
            // read: row r came back shifted by 16r, and the last row read past everything any row
            // had written -- i.e. off the end of the initialised region, into whatever shared
            // memory happened to hold. That is what made long-context output simultaneously WRONG
            // and NONDETERMINISTIC under greedy decode (#976), with a cliff exactly at 2048.
            //
            // This was known and left in place as "their numerics". Reading uninitialised shared
            // memory is not a numerics choice, so it is fixed rather than preserved -- it does
            // move the shipped tiers' long-context prefill numbers, which is the honest cost.
            const int pstr = pld;
            auto softmax_head = [&](auto FULLT, int h, int hp) {
                constexpr bool FULL = decltype(FULLT)::value;
                {
                    const int* s_si = reinterpret_cast<const int*>(s_s) + (size_t)hp * BM * SPLD;
                    signed char* s_pih = s_pi + (size_t)h * BM * pld;
                    #pragma unroll
                    for (int rr = 0; rr < BM / WARPS; rr++) {
                        const int r = warp * (BM / WARPS) + rr;
                        const int qtok = qbase + r;
                        const float qs = s_qs[h * BM + r];
                        float sc[GN / 32], mx = -1e30f;
                        #pragma unroll
                        for (int v = 0; v < VU; v++) {
                            const int t0 = (v * 32 + lane) * VW;
                            float rw[VW];
                            if constexpr (F8) {
                                const float4 raw = *reinterpret_cast<const float4*>(
                                    reinterpret_cast<const float*>(s_si) + r * SPLD + t0);
                                rw[0] = raw.x; rw[1] = raw.y; rw[2] = raw.z; rw[3] = raw.w;
                            } else {
                                const int4 raw = *reinterpret_cast<const int4*>(s_si + r * SPLD + t0);
                                rw[0] = (float)raw.x; rw[1] = (float)raw.y;
                                rw[2] = (float)raw.z; rw[3] = (float)raw.w;
                            }
                            #pragma unroll
                            for (int j = 0; j < VW; j++) {
                                const int u = v * VW + j;
                                if constexpr (FULL) {
                                    sc[u] = rw[j] * qs * PF_KS(u);
                                } else {
                                    const int t = t0 + j, gtok = k0 + t;
                                    const bool live =
                                        (t < gblk * 16) && (gtok < hi) && (qtok < n_tokens) &&
                                        (gtok <= q_pos0 + qtok) &&
                                        (win_blocks <= 0 || (SINK && gtok < BLKSZ) || gtok >= blk_rs);
                                    sc[u] = live ? rw[j] * qs * PF_KS(u) : -1e30f;
                                }
                                mx = fmaxf(mx, sc[u]);
                            }
                        }
                        if constexpr (SPL != RQH) {
                            // max is exact and order-independent, so the five-step butterfly is
                            // one warp instruction. redux.sync is integer-only, but the standard
                            // total order on IEEE floats -- flip the sign bit when positive,
                            // invert every bit when negative -- is monotone, so the reduced key
                            // is the key of the max and this is BIT-IDENTICAL. The bf16 sibling
                            // has always reduced its row max this way; only this kernel had not.
                            const unsigned ub = __float_as_uint(mx);
                            const unsigned key = (ub & 0x80000000u) ? ~ub : (ub | 0x80000000u);
                            const unsigned rd = __reduce_max_sync(0xffffffffu, key);
                            mx = __uint_as_float((rd & 0x80000000u) ? (rd & 0x7fffffffu) : ~rd);
                        } else {
                            #pragma unroll
                            for (int o = 16; o > 0; o >>= 1) mx = fmaxf(mx, __shfl_xor_sync(0xffffffffu, mx, o));
                        }
                        const float m_old = s_m[h * BM + r], m_new = fmaxf(m_old, mx),
                                    corr = exp2f(m_old - m_new);
                        float sum = 0.f, pamax = 0.f;
                        // P' overwrites the score register it was computed from: sc[u] is read at
                        // the top of the iteration and dead by the bottom, so the separate P'
                        // array the register staging used to need is free.
                        #pragma unroll
                        for (int u = 0; u < GN / 32; u++) {
                            float pv = 0.f;
                            if (FULL || sc[u] > -1e29f) {
                                const float p = exp2f(sc[u] - m_new);
                                // p is an exponential and the V dequant scale is an absmax/127,
                                // so pv is non-negative by construction and |pv| is pv.
                                sum += p; pv = p * PF_VS(u); pamax = fmaxf(pamax, pv);
                            }
                            sc[u] = pv;
                        }
                        if constexpr (SPL != RQH) {
                            // |P'| is non-negative by construction (an exp times an absmax/127),
                            // so its bit pattern orders like an unsigned int directly -- one
                            // redux.sync, and the butterfly below carries only the denominator.
                            pamax = __uint_as_float(
                                __reduce_max_sync(0xffffffffu, __float_as_uint(pamax)));
                            #pragma unroll
                            for (int o = 16; o > 0; o >>= 1)
                                sum += __shfl_xor_sync(0xffffffffu, sum, o);
                        } else {
                            #pragma unroll
                            for (int o = 16; o > 0; o >>= 1) {
                                sum   += __shfl_xor_sync(0xffffffffu, sum, o);
                                pamax  = fmaxf(pamax, __shfl_xor_sync(0xffffffffu, pamax, o));
                            }
                        }
                        const float pd = pamax / (F8 ? 448.0f : 127.0f);
                        // The quantum is per row, so its reciprocal and its zero test are per row
                        // too: an all-zero row makes ipd zero and every P' falls out as zero,
                        // which is what the per-column ternary used to spell out GN/32 times.
                        const float ipd = (pamax == 0.f) ? 0.f : (F8 ? 448.0f : 127.0f) / pamax;
                        if (lane == 0) { s_m[h * BM + r] = m_new; s_l[h * BM + r] = s_l[h * BM + r] * corr + sum;
                                         s_ps[h * BM + r] = pd; s_corr[h * BM + r] = corr; }
                        // gblk*16 is a multiple of 16 and t0 of VW, so a lane's VW columns are
                        // either all live or all past the group -- the per-column bound becomes
                        // one test. __float2int_rn is the single cvt.rni the PV operand wants;
                        // roundf is ties-away-from-zero and lowers to a five-instruction sequence
                        // for a quantum that is already a per-row estimate. The bf16 sibling
                        // kernel has always quantized P' this way.
                        // The odd page of a causally cut group (see the PV loop) is retired by a
                        // k=32 mma whose upper 16 P' columns lie past the group: they are written
                        // too (their scores are masked, so they quantize to 0). Left as whatever
                        // shared memory held, they were multiplied by a zero B operand -- exact
                        // for int8 codes, but an e4m3 NaN/Inf byte times zero is NaN, and the fp8
                        // and nvfp4 prefill changed from one identical request to the next.
                        const int pcols = ((gblk + 1) & ~1) * 16;
                        #pragma unroll
                        for (int v = 0; v < VU; v++) {
                            const int t0 = (v * 32 + lane) * VW;
                            if (FULL || t0 < pcols) {
                                unsigned packed = 0u;
                                #pragma unroll
                                for (int j = 0; j < VW; j++) {
                                    const signed char q8 = pf_code<F8>(sc[v * VW + j] * ipd);
                                    packed |= ((unsigned)(unsigned char)q8) << (8 * j);
                                }
                                *reinterpret_cast<unsigned*>(s_pih + r * pstr + t0) = packed;
                            }
                        }
                    }
                }
            };
            // The masked and unmasked softmax bodies are large and the choice is the same for
            // every head in the group, so decide once and run the heads back to back. Deciding
            // per head interleaves SPL copies of each body in the instruction stream.
            auto softmax_planes = [&](int h0) {
                if (grp_full) {
                    #pragma unroll
                    for (int hp = 0; hp < SPL; hp++) softmax_head(pf_bool<true>{}, h0 + hp, hp);
                } else {
                    #pragma unroll
                    for (int hp = 0; hp < SPL; hp++) softmax_head(pf_bool<false>{}, h0 + hp, hp);
                }
            };
            // QK for head group 0 already ran above; drain it, then -- when the plane holds
            // fewer heads than the block owns -- run the remaining groups QK-then-drain against
            // the same floats. The head base has to be a compile-time constant (qa_base is a
            // register array), so the tail is spelled out rather than looped; RQH is at most 6.
            softmax_planes(0);
            auto roll = [&](auto H0T) {
                __syncthreads();                           // the plane is free again
                qk_group(H0T);
                __syncthreads();
                softmax_planes(decltype(H0T)::value);
            };
            if constexpr (1 * SPL < RQH) roll(pf_int<1 * SPL>{});
            if constexpr (2 * SPL < RQH) roll(pf_int<2 * SPL>{});
            if constexpr (3 * SPL < RQH) roll(pf_int<3 * SPL>{});
            if constexpr (4 * SPL < RQH) roll(pf_int<4 * SPL>{});
            if constexpr (5 * SPL < RQH) roll(pf_int<5 * SPL>{});
            #undef PF_KS
            #undef PF_VS
            __syncthreads();

            // ---- PV: TWO key pages per mma, feeding RQH q-heads from one V pair ----
            // wmma's 16x16x16 s8 tile lowers to IMMA.16816, and the 8-bit tensor path is full
            // rate only at k=32: measured on this RTX 5090 with independent accumulator chains,
            // m16n8k16.s8 and m16n8k32.s8 cost the SAME 47.6 ns per warp instruction slot, i.e.
            // 479 against 937 TOPS. QK has always issued the k=32 form; PV -- the other half of
            // the attention math -- was spending a full tensor issue on half a tile.
            //
            // Nothing has to be repacked to fix it. A 16-row by 32-byte row-major P' tile is
            // exactly one ldmatrix.x4, which IS the m16n8k32 A operand (rows lane>>2 and +8, k =
            // (lane&3)*4 and +16), so one shared load now covers the two pages that used to take
            // two matrix_a fragments; and a 16x16x16 matrix_b fragment is one B register per
            // n-half, so two consecutive V pages concatenate in registers. int32 accumulation is
            // exact and associative, so the int32 sums -- and every bf16 output byte -- are
            // unchanged. The accumulator is the two n-halves back to back, which is the layout
            // the epilogue's hi_mask already assumes.
            //
            // The pair loop runs over an EVEN page count so it needs no per-page bound test; the
            // one page a causally-cut group can leave over is retired after it, against a zero
            // second B operand. Both halves of the k=32 A operand come from a single ldmatrix,
            // so the odd page reads 16 columns past the group -- which the zero B discards.
            #pragma unroll
            for (int dd = 0; dd < DPW; dd++) {
                const int dt = warp * DPW + dd;
                AccT cf[RQH][2][4];
                #pragma unroll
                for (int h = 0; h < RQH; h++)
                    #pragma unroll
                    for (int n2 = 0; n2 < 2; n2++)
                        #pragma unroll
                        for (int j = 0; j < 4; j++) cf[h][n2][j] = 0;
                // Row (l&3)*4 of the page, dim pair 2*(l>>2) of this warp's 16-dim slab: the
                // B operand's k index is the key and its n index the dim, both fixed per lane.
                // The packed plane's lane map: a lane's four keys are four CONSECUTIVE bytes at
                // [dim][key], and its two n-halves are adjacent dim rows 16 B apart -- so the two
                // loads that feed one page cover one whole 32-byte sector between them.
                constexpr size_t VTLD = (size_t)HEAD_DIM * 16;   // one page of one kv-head, packed
                const int gpair = gblk & ~1;
                // PVU=2 keeps TWO page pairs of V in flight. The pair loop's trip count is a
                // runtime bound, so at PVU=1 ptxas has exactly one iteration's four operand loads
                // live and every iteration pays a full L2 round trip before its twelve mma can
                // issue; unrolling by two doubles the memory-level parallelism for eight more
                // registers, which this kernel has only because it is not spilling (REG:128,
                // STACK:0 either way). Four is measured identical to two (+0.01%) -- two pairs
                // already cover the latency -- so it stays at the smaller code.
                #pragma unroll PVU
                for (int ks = 0; ks < gpair; ks += 2) {
                    const int lb0 = (k0 / BLKSZ) + ks;
                    const int lb1 = lb0 + 1;
                    // V, in the mma's own B layout. The n operand index is a free choice -- it
                    // only has to be undone once, in the epilogue -- and the natural wmma mapping
                    // (n-half h owns dims 8h..8h+7) is the worst one: it hands a lane dims d and
                    // d+8, eight bytes apart. Mapping n-half h to dims {2c+h} instead makes a
                    // lane's two dims ADJACENT, which is what the paged gather below relies on.
                    unsigned B0[2], B1[2];
                    if constexpr (VT) {
                        // Four plain loads. The plane already holds the operand in order, so
                        // there is no gather across KVLD and no byte_perm chain to rebuild it,
                        // and the two loads of a page cover one whole 32-byte sector between
                        // them. Indexed by LOGICAL block -- pf_v_pack_kernel applied block_table.
                        const size_t vtlane =
                            (size_t)(dt * 16 + 2 * (lane >> 2)) * 16 + (lane & 3) * 4;
                        const signed char* vt0 =
                            vT + ((size_t)lb0 * n_kv_heads + kvh) * VTLD + vtlane;
                        const signed char* vt1 =
                            vT + ((size_t)lb1 * n_kv_heads + kvh) * VTLD + vtlane;
                        B0[0] = *reinterpret_cast<const unsigned*>(vt0);
                        B0[1] = *reinterpret_cast<const unsigned*>(vt0 + 16);
                        B1[0] = *reinterpret_cast<const unsigned*>(vt1);
                        B1[1] = *reinterpret_cast<const unsigned*>(vt1 + 16);
                    } else {
                        // The paged gather: EIGHT LDG.E.U16 at KVLD stride plus eight PRMT, each
                        // instruction moving 64 B against the K load's 128.
                        const size_t vlane =
                            (size_t)((lane & 3) * 4) * KVLD + dt * 16 + 2 * (lane >> 2);
                        const signed char* vb0 = v_pool + ((size_t)block_table[lb0] * BLKSZ
                                                 * n_kv_heads + kvh) * HEAD_DIM + vlane;
                        const signed char* vb1 = v_pool + ((size_t)block_table[lb1] * BLKSZ
                                                 * n_kv_heads + kvh) * HEAD_DIM + vlane;
                        unsigned r0[4], r1[4];
                        #pragma unroll
                        for (int j = 0; j < 4; j++) {
                            r0[j] = *reinterpret_cast<const unsigned short*>(vb0 + (size_t)j * KVLD);
                            r1[j] = *reinterpret_cast<const unsigned short*>(vb1 + (size_t)j * KVLD);
                        }
                        // {b0,b0,b1,b1} pairs, then split the two dims into their n-halves.
                        const unsigned a0 = __byte_perm(r0[0], r0[1], 0x5140);
                        const unsigned a1 = __byte_perm(r0[2], r0[3], 0x5140);
                        const unsigned c0 = __byte_perm(r1[0], r1[1], 0x5140);
                        const unsigned c1 = __byte_perm(r1[2], r1[3], 0x5140);
                        B0[0] = __byte_perm(a0, a1, 0x5410);
                        B0[1] = __byte_perm(a0, a1, 0x7632);
                        B1[0] = __byte_perm(c0, c1, 0x5410);
                        B1[1] = __byte_perm(c0, c1, 0x7632);
                    }
                    #pragma unroll
                    for (int h = 0; h < RQH; h++) {
                        unsigned a[4];
                        pf_ldsm_x4(a, pi_base + (unsigned)(h * BM * pld + ks * 16));
                        pf_mma_16832(cf[h][0], a, B0[0], B1[0]);
                        pf_mma_16832(cf[h][1], a, B0[1], B1[1]);
                    }
                }
                // A group holds an odd page only where the causal bound cuts it -- once per
                // query tile at most. Zeroing the second B operand is what makes it exact: the
                // upper half of the k=32 A operand then reads past the group into whatever the
                // guarded P' store left there and multiplies it by nothing.
                if (gblk & 1) {
                    const int lbt = (k0 / BLKSZ) + gpair;
                    unsigned Bt[2];
                    if constexpr (VT) {
                        const size_t vtlane =
                            (size_t)(dt * 16 + 2 * (lane >> 2)) * 16 + (lane & 3) * 4;
                        const signed char* vt0 = vT + ((size_t)lbt * n_kv_heads + kvh) * VTLD + vtlane;
                        Bt[0] = *reinterpret_cast<const unsigned*>(vt0);
                        Bt[1] = *reinterpret_cast<const unsigned*>(vt0 + 16);
                    } else {
                        const size_t vlane =
                            (size_t)((lane & 3) * 4) * KVLD + dt * 16 + 2 * (lane >> 2);
                        const signed char* vb0 = v_pool + ((size_t)block_table[lbt]
                                                 * BLKSZ * n_kv_heads + kvh) * HEAD_DIM + vlane;
                        unsigned r0[4];
                        #pragma unroll
                        for (int j = 0; j < 4; j++)
                            r0[j] = *reinterpret_cast<const unsigned short*>(vb0 + (size_t)j * KVLD);
                        const unsigned a0 = __byte_perm(r0[0], r0[1], 0x5140);
                        const unsigned a1 = __byte_perm(r0[2], r0[3], 0x5140);
                        Bt[0] = __byte_perm(a0, a1, 0x5410);
                        Bt[1] = __byte_perm(a0, a1, 0x7632);
                    }
                    #pragma unroll
                    for (int h = 0; h < RQH; h++) {
                        unsigned a[4];
                        pf_ldsm_x4(a, pi_base + (unsigned)(h * BM * pld + gpair * 16));
                        pf_mma_16832(cf[h][0], a, Bt[0], 0u);
                        pf_mma_16832(cf[h][1], a, Bt[1], 0u);
                    }
                }
                #pragma unroll
                for (int h = 0; h < RQH; h++) {
                    const float ps_lo = s_ps[h * BM + rlo],   ps_hi = s_ps[h * BM + rhi];
                    const float cr_lo = s_corr[h * BM + rlo], cr_hi = s_corr[h * BM + rhi];
                    #pragma unroll
                    for (int e = 0; e < 8; e++) {
                        const bool up = (hi_mask >> e) & 1u;
                        ofr[h][dd][e] = __fmaf_rn((float)cf[h][e >> 2][e & 3], up ? ps_hi : ps_lo,
                                                  __fmul_rn(ofr[h][dd][e], up ? cr_hi : cr_lo));
                    }
                }
            }
        }
    }

    // ---- epilogue: one head at a time through the shared s_o landing zone ----
    #pragma unroll
    for (int h = 0; h < RQH; h++) {
        const int head = head0 + h;
        #pragma unroll
        for (int dd = 0; dd < DPW; dd++) {
            const int cb = (warp * DPW + dd) * 16 + 4 * (lane & 3);
            #pragma unroll
            for (int e = 0; e < 8; e++)
                s_o[(((e >> 1) & 1) ? rhi : rlo) * HEAD_DIM + cb + 2 * (e & 1) + (e >> 2)] =
                    ofr[h][dd][e];
        }
        __syncthreads();
        for (int r = 0; r < BM; r++) {
            const int qtok = qbase + r;
            if (qtok >= n_tokens) break;
            const float l = s_l[h * BM + r];
            const float inv = (l > 0.f) ? (1.f / l) : 0.f;
            for (int c = tid; c < HEAD_DIM; c += blockDim.x)
                attn[((size_t)qtok * n_q_heads + head) * HEAD_DIM + c] =
                    __float2bfloat16(s_o[r * HEAD_DIM + c] * inv);
        }
        __syncthreads();
    }
}

// ============================================================================
// V, repacked into the PV mma's own B-operand order.
//
// QK and PV read the same paged pool, but their B operands want OPPOSITE things. QK's B is K^T,
// so a lane wants four consecutive DIMS of one key -- which is exactly what [key][dim] stores,
// and the K load is one LDG.32 per lane moving a full 128 B per warp instruction. PV's B is V,
// so a lane wants four consecutive KEYS of one dim; in [key][dim] those are KVLD (1024 B) apart,
// so the same operand costs FOUR 2-byte gathers plus an 8-instruction byte_perm chain to rebuild
// it, and each gather moves only 64 B per warp instruction against K's 128.
//
// Skip-probed on this checkpoint at the scored target-prefill@256k point, by stubbing each pool
// read in turn (wrong results, right timing): stubbing V is +20.6% on the dimension against
// +10.2% for K -- twice the cost for the same bytes -- while stubbing the QK and PV mma's is
// +2.4% and +1.8%. The tensor cores are idle; this kernel is paying for the operand layout.
//
// So V is repacked once per attention pass into [logical block][kv head][dim][16 keys], where the
// four keys a lane needs are four CONSECUTIVE bytes and its two n-halves are adjacent 16 B rows.
// The operand is then four LDG.32 per page pair instead of eight LDG.U16 and eight PRMT, and the
// two loads of a page cover one whole 32-byte sector between them.
//
// It is a REPACK, not a second pool: the same bytes in a different order, so every P'V product is
// unchanged bit for bit. Indexing the plane by LOGICAL block is what keeps the attention kernel
// off block_table entirely on this path -- the repack already applied it.
//
// The plane is one layer's prefix (256 MB at ctx=262144) and is rebuilt per pass rather than kept
// per layer, which would be 16x that. The rebuild is ~70 GB of traffic across the whole 256k
// prefill against a 58.6 s pass -- under 0.1% -- and it is why this is worth doing at all only
// where the pass re-reads V many times: the six-head tier at ctx=256k reads each key's V once per
// query tile, i.e. n_tokens/BM = 1024 times per window.
// ============================================================================
namespace {
// Per thread = per tensor-parallel rank (each rank prefills on its own thread and device).
thread_local void*  g_vpack = nullptr;
thread_local size_t g_vpack_bytes = 0;

bool vpack_reserve(size_t bytes) {
    if (bytes <= g_vpack_bytes) return true;
    // Free BEFORE growing: the old plane is dead the moment a bigger one is wanted, and holding
    // both at once is what would push a 256k prefill's peak past the arena it has to share with.
    if (g_vpack) {
        cudaFree(g_vpack); g_vpack = nullptr; g_vpack_bytes = 0;
        note_prefill_scratch_moved();
    }
    void* p = nullptr;
    if (cudaMalloc(&p, bytes) != cudaSuccess) { cudaGetLastError(); return false; }
    g_vpack = p; g_vpack_bytes = bytes;
    return true;
}

// One block per (logical block, kv head); one thread per dim. Thread d reads its dim out of all
// 16 keys of the page -- for a fixed key those 256 threads are 256 CONSECUTIVE bytes, so every
// read is coalesced -- and writes them as one 16-byte store.
__global__ void pf_v_pack_kernel(const signed char* __restrict__ v_pool,
                                 const int* __restrict__ block_table,
                                 signed char* __restrict__ vT, int n_kv_heads, int head_dim) {
    const int lb = blockIdx.x, kvh = blockIdx.y, d = threadIdx.x;
    const size_t KVLD = (size_t)n_kv_heads * head_dim;
    const signed char* src =
        v_pool + ((size_t)block_table[lb] * 16 * n_kv_heads + kvh) * head_dim + d;
    __align__(16) signed char buf[16];
    #pragma unroll
    for (int j = 0; j < 16; j++) buf[j] = src[(size_t)j * KVLD];
    signed char* dst = vT + (((size_t)lb * n_kv_heads + kvh) * head_dim + d) * 16;
    *reinterpret_cast<int4*>(dst) = *reinterpret_cast<const int4*>(buf);
}

// Returns the packed plane for this pass, or nullptr to keep the caller on the paged loads.
// SPARKINFER_PREFILL_ATTN_VPACK=0 disables it (A/B in ONE binary).
const signed char* vpack_build(const signed char* v_pool, const int* block_table,
                               int n_blk, int n_kv_heads, int head_dim, cudaStream_t stream) {
    static const bool on = [] {
        const char* e = getenv("SPARKINFER_PREFILL_ATTN_VPACK");
        return !(e && e[0] == '0');
    }();
    if (!on || n_blk <= 0 || head_dim <= 0) return nullptr;
    const size_t bytes = (size_t)n_blk * n_kv_heads * head_dim * 16;
    if (!vpack_reserve(bytes)) return nullptr;
    pf_v_pack_kernel<<<dim3(n_blk, n_kv_heads), head_dim, 0, stream>>>(
        v_pool, block_table, reinterpret_cast<signed char*>(g_vpack), n_kv_heads, head_dim);
    // A rejected launch would leave the plane holding the PREVIOUS pass's V, which is silently
    // wrong attention rather than a slow one -- so a failure here falls back, it does not proceed.
    if (cudaPeekAtLastError() != cudaSuccess) { cudaGetLastError(); return nullptr; }
    return reinterpret_cast<const signed char*>(g_vpack);
}
}  // namespace

template <int HD, int GROUP_BLKS, int RQH, int PLANES = 0, bool VT = false, bool WIDEK = false, int PVU = 1,
          bool SINK = true, bool F8 = false>
static bool launch_attn_gqa(const void* q, const signed char* k_pool, const signed char* v_pool,
                            const void* k_scale, const void* v_scale, const int* block_table,
                            void* attn, int n_tokens, int n_q_heads, int n_kv_heads,
                            int block_size, int max_blocks_per_seq, float scale, int win_blocks,
                            cudaStream_t stream, int q_pos0, const signed char* vT = nullptr) {
    // The kernel below takes the paged block size as a compile-time constant, so refuse anything
    // else here rather than leaning on the one caller's own guard.
    if (block_size != 16) return false;
    constexpr int BM = 16, GN = GROUP_BLKS * 16;
    // Only at long context. The padding costs ~1 KB of shared memory per block, which is enough to
    // push this kernel past the 2-blocks-per-SM occupancy its __launch_bounds__ asks for at RQH<=2.
    // Where attention dominates (ctx>=2048) trading that occupancy for 8x fewer ldmatrix replays is
    // strongly positive; where it does not, the occupancy is worth more than the conflicts --
    // measured on the Qwen3.6 guard at ctx=512, padding unconditionally cost 5.8% (9993 -> 9410 pp)
    // while the same build at ctx=4096 was +0.3% and Qwen3.8 at ctx=16384 was +5.1%.
    const int pad = (n_tokens >= 2048) ? attn_smem_pad() : 0;
    const int qld = HD + pad, pld = GN + pad;
    // The opt-in below is latched once per device, so it MUST be raised to the largest size any
    // later launch can ask for. Sizing it from THIS call's pad locked in the unpadded size on a
    // small-context first call, after which every padded launch failed and silently fell back --
    // measured as -45% at ctx=16384 and -34% on the Qwen3.6 guard at ctx=4096, with no diagnostic.
    const int qld_max = HD + attn_smem_pad(), pld_max = GN + attn_smem_pad();
    // s_o lands in s_s (dead by the epilogue), so the pair costs the larger of the two.
    constexpr int SPLD = GN + 4;
    constexpr int SPL  = (PLANES > 0 && PLANES < RQH) ? PLANES : RQH;
    constexpr int SBLK = (SPL * BM * SPLD > BM * HD) ? SPL * BM * SPLD : BM * HD;
    const size_t sm = (size_t)RQH * BM * qld                         // s_qi (int8, padded)
                    + (size_t)RQH * BM * pld                         // s_pi (int8, padded)
                    + (size_t)SBLK * sizeof(float)                   // s_s, with s_o overlaid
                    + (size_t)2 * GN * sizeof(__half)                // s_ks, s_vs
                    + (size_t)5 * RQH * BM * sizeof(float);
    // At RQH=4 this is 76,032 B — past the 48 KB default, so the opt-in below is
    // REQUIRED for the launch to be valid, and both it and the launch itself have to
    // be checked: a discarded failure here used to report success to the caller, which
    // then skipped the scalar fallback and consumed whatever `attn` already held —
    // silently wrong logits, no diagnostic. cudaFuncSetAttribute is also a PER-DEVICE
    // setting, so the do-once latch is keyed on the device ordinal, not the process
    // (the old process-wide latch left every device but the first unconfigured, and
    // the launch then failed with cudaErrorInvalidValue on exactly the path that
    // needs the raise).
    constexpr int kMaxDevices = 16;
    static int cfg[kMaxDevices] = {0};
    int dev = 0;
    if (cudaGetDevice(&dev) != cudaSuccess || dev < 0 || dev >= kMaxDevices) return false;
    if (!cfg[dev]) {
        const size_t sm_max = (size_t)RQH * BM * qld_max
                            + (size_t)RQH * BM * pld_max
                            + (size_t)SBLK * sizeof(float)
                            + (size_t)2 * GN * sizeof(__half)
                            + (size_t)5 * RQH * BM * sizeof(float);
        const cudaError_t ce = cudaFuncSetAttribute(
            pf_attn_mma_gqa_kernel<HD, GROUP_BLKS, RQH, PLANES, VT, WIDEK, PVU, SINK, F8>,
            cudaFuncAttributeMaxDynamicSharedMemorySize, (int)sm_max);
        if (ce != cudaSuccess && sm_max > 48u * 1024u) return false;  // opt-in refused where required
        cfg[dev] = 1;
    }
    dim3 grid((n_tokens + BM - 1) / BM, n_q_heads / RQH);
    pf_attn_mma_gqa_kernel<HD, GROUP_BLKS, RQH, PLANES, VT, WIDEK, PVU, SINK, F8><<<grid, GROUP_BLKS * 32, sm, stream>>>(
        reinterpret_cast<const __nv_bfloat16*>(q), k_pool, v_pool,
        reinterpret_cast<const __half*>(k_scale), reinterpret_cast<const __half*>(v_scale),
        block_table, reinterpret_cast<__nv_bfloat16*>(attn), n_tokens, n_q_heads, n_kv_heads,
        block_size, max_blocks_per_seq, scale, win_blocks, qld, pld, q_pos0, vT);
    // A rejected launch (e.g. smem over the device limit) enqueues nothing; peek —
    // rather than get — so a pre-existing sticky error is not silently cleared here.
    const bool ok = cudaPeekAtLastError() == cudaSuccess;
    // SPARKINFER_PREFILL_ATTN_TIER=1 prints the tier that ACTUALLY launched, once per
    // instantiation. A refused wide launch falls through to the next tier silently, which reads
    // exactly like "the change did nothing" -- host-side and once, so it costs nothing.
    static const bool tier_dbg = [] {
        const char* e = getenv("SPARKINFER_PREFILL_ATTN_TIER");
        return e && e[0] != '0';
    }();
    static bool announced[kMaxDevices] = {false};
    if (tier_dbg && !announced[dev]) {
        announced[dev] = true;
        fprintf(stderr,
                "[pf-attn-tier] RQH=%d SPL=%d GB=%d GN=%d smem=%zu qld=%d pld=%d n=%d vt=%d "
                "widek=%d pvu=%d f8=%d ok=%d\n",
                RQH, SPL, GROUP_BLKS, GN, sm, qld, pld, n_tokens, (int)VT, (int)WIDEK, PVU, (int)F8,
                (int)ok);
    }
    return ok;
}

// Muse Glimmer (hd128, GQA 32/2, block_size 16) on the int8 wmma path. The kernel above is
// already templated on HEAD_DIM and already carries q_pos0; what kept Muse off it was the
// launcher's hardcoded HD=256 and the sink. GROUP_BLKS must divide both BM(16) and HEAD_DIM/16,
// which at hd128 is 8 -- so GB=8, NOT the hd256 default of 16. RQH=4 divides the GQA group of 16.
// Returns false if the tier declines, so the caller keeps its own kernel.
#ifndef SPARKINFER_ATTN_F8_TU
bool launch_prefill_attn_mma_muse_hd128(
    const void* q, const signed char* k_pool, const signed char* v_pool,
    const void* k_scale, const void* v_scale, const int* block_table, void* attn,
    int n_tokens, int n_q_heads, int n_kv_heads, int head_dim,
    int block_size, int max_blocks_per_seq, float scale, int win_blocks, cudaStream_t stream,
    int q_pos0) {
    static const int enabled = [] {
        const char* e = getenv("SPARKINFER_MUSE_ATTN_MMA");
        return (e && e[0] == '0') ? 0 : 1;
    }();
    if (!enabled) return false;
    if (head_dim != 128 || block_size != 16) return false;
    if (n_kv_heads <= 0 || n_q_heads % n_kv_heads != 0) return false;
    if (n_q_heads % 4 != 0) return false;                  // RQH=4 owns 4 q-heads per block
    if ((n_q_heads / n_kv_heads) % 4 != 0) return false;   // ...all sharing one kv-head
    // A block stages one kv-head's K/V tile and feeds it to RQH q-heads, so the group's K/V is
    // re-read (GQA / RQH) times per query tile. Muse Glimmer is 16:1 -- the widest group in the
    // tree -- and at RQH=4 that is four passes over the same keys. Widening it is what the rolling
    // score plane (PLANES) exists for: it holds PLANES heads at a time instead of RQH, so the
    // plane stops being what caps RQH.
    //
    // But RQH also DIVIDES the grid: blocks = ceil(n/BM) * (n_q_heads/RQH). A short prompt has few
    // query tiles, so widening the group empties the machine -- at n=128 RQH=16 leaves 16 blocks
    // for 170 SMs. Measured on Muse Glimmer, prefill pp against the RQH=4 default:
    //
    //     n      128     512    4096   16384   32768   65536
    //     RQH16 -11.7%  -7.3%  +2.8%  +5.8%   +9.6%  +15.6%
    //
    // So take the widest group that still fills the device, and keep the shipped shape below that.
    // Two waves of blocks is the threshold that separates the measured win from the measured loss.
    // Bit-identical either way: RQH changes only how many heads share a staged tile, not the
    // per-row arithmetic or its order (verified at prefix=4096: TOP1 11/16, KL 0.04134, seed 220
    // on both).
    const int gqa = n_q_heads / n_kv_heads;
    int sms = 0;
    if (cudaDeviceGetAttribute(&sms, cudaDevAttrMultiProcessorCount, 0) != cudaSuccess || sms <= 0)
        sms = 1;
    const long tiles  = (n_tokens + 15) / 16;
    const long want   = 2L * sms;
    auto fills = [&](int rqh) { return tiles * (long)(n_q_heads / rqh) >= want; };
    // Descending, and NEVER falling through to the caller's scalar path on a refusal: an
    // over-budget shape costs ~4x (measured: the 113 KB RQH=16/PLANES=4 shape drops 11667 -> 2677
    // pp because the smem opt-in fails and no mma tier runs at all). A refusal here just tries the
    // next narrower tier, and RQH=4 is the shape that ships today.
    #define MUSE_ATTN_TIER(RQH, PL)                                                               \
        if (gqa % (RQH) == 0 && n_q_heads % (RQH) == 0 && fills(RQH) &&                           \
            launch_attn_gqa<128, 8, (RQH), (PL), false, false, 1, false>(                         \
                q, k_pool, v_pool, k_scale, v_scale, block_table, attn, n_tokens, n_q_heads,      \
                n_kv_heads, block_size, max_blocks_per_seq, scale, win_blocks, stream, q_pos0))   \
            return true;                                                                          \
        cudaGetLastError();   /* a refused opt-in must not poison the next tier's peek */
    MUSE_ATTN_TIER(16, 2)
    MUSE_ATTN_TIER(8, 2)
    #undef MUSE_ATTN_TIER
    return launch_attn_gqa<128, /*GROUP_BLKS=*/8, /*RQH=*/4, /*PLANES=*/0,
                           /*VT=*/false, /*WIDEK=*/false, /*PVU=*/1, /*SINK=*/false>(
        q, k_pool, v_pool, k_scale, v_scale, block_table, attn, n_tokens, n_q_heads, n_kv_heads,
        block_size, max_blocks_per_seq, scale, win_blocks, stream, q_pos0);
}

#endif  // !SPARKINFER_ATTN_F8_TU

template <bool F8>
static bool prefill_attn_mma_tiers(
    const void* q, const signed char* k_pool, const signed char* v_pool,
    const void* k_scale, const void* v_scale, const int* block_table, void* attn,
    int n_tokens, int n_q_heads, int n_kv_heads, int head_dim,
    int block_size, int max_blocks_per_seq, float scale, int win_blocks, cudaStream_t stream,
    int q_pos0) {
    constexpr int HD = 256, GROUP_BLKS = 8, BM = 16;

    static const int enabled = [] {
        const char* e = getenv("SPARKINFER_PREFILL_ATTN_MMA");
        return (e && e[0] == '0') ? 0 : 1;
    }();
    static const int minctx = [] {
        const char* e = getenv("SPARKINFER_PREFILL_ATTN_MMA_MINCTX");
        return e ? atoi(e) : 0;
    }();
    // GQA fusion: one block owns RQH q-heads sharing a kv-head, so each K page / V tile
    // is loaded once and fed RQH mma's instead of being re-read per q-head. RQH=1 disables.
    //
    // Fusion is ON by default, including in deterministic mode.
    //
    // This used to default to 1 (fusion off) under deterministic_mode(), because the GQA-fused
    // tiers were both nondeterministic and materially inaccurate above ~2048 tokens with int8 KV.
    // That was real, and it was a stride bug, not a property of fusion: the P' plane was written
    // with row stride GN while being allocated and read with pld. The two agree only while pad==0,
    // i.e. below 2048 -- above it every row was read shifted by 16r and the last row read past all
    // initialised shared memory. Fixed by writing with pld (#976 / PR #980).
    //
    // Re-measured after that fix, Qwen3.8-27B ModelOpt NVFP4, int8 KV, qwen3_gguf_prefill_check
    // against the token-loop reference on REAL token ids from bench/scripts/bench_prompt_32k.txt
    // (the tool's synthetic default labels itself "NOISY -- smoke test only" and cannot resolve
    // differences this small), mean KL over 16 teacher-forced positions:
    //
    //     prefix    1500      2000      2100      3000      4000
    //     fused     0.00384   0.00237   0.00483   0.00675   0.01272
    //     RQH=1     0.00580   0.00573   0.00651   0.00945   0.01475
    //
    // For comparison, the same table before the fix (Qwen3.6-35B-A3B, as originally recorded):
    //
    //     fused     0.00043   0.00022   0.18672   0.20657   0.23978   <- cliff at 2048
    //
    // The cliff is gone, and fused is now MORE accurate than the RQH=1 fallback at every depth --
    // so forcing RQH=1 in deterministic mode would select a slower AND less accurate path.
    //
    // Determinism verified directly rather than assumed: three runs at prefix=4000 on identical
    // ids return bit-identical TOP1 (15/16) and KL (0.01272). The reason the fused tiers were
    // nondeterministic was the read past initialised shared memory, which no longer happens.
    static const int gqa_rqh = [] {
        const char* e = getenv("SPARKINFER_PREFILL_ATTN_GQA_RQH");
        const int dflt = 4;   // see above: fusion is deterministic and more accurate post-#980
        const int v = e ? atoi(e) : dflt;
        return (v == 1 || v == 2 || v == 3 || v == 4) ? v : dflt;
    }();
    // KV pages per group iteration for the RQH=3 tier; 8 restores the previous width (A/B in ONE
    // binary). Only 8 and 16 are structurally valid -- GROUP_BLKS is also the warp count, and the
    // kernel needs both BM and HEAD_DIM/16 to divide by it.
    static const int gqa_gb = [] {
        const char* e = getenv("SPARKINFER_PREFILL_ATTN_GQA_GB");
        const int v = e ? atoi(e) : 16;
        return (v == 8 || v == 16) ? v : 16;
    }();
    // Smallest KV span (prefix + this pass's queries) that takes the six-head tier below.
    // 0 disables it and restores the RQH=3 tier everywhere.
    // 65536 restores the previous floor (A/B in ONE binary): 16k/32k stay on RQH=3, only
    // the 256k windows that already cleared L2 take six heads.
    static const long wide_minkeys = [] {
        const char* e = getenv("SPARKINFER_PREFILL_ATTN_GQA6_MINKEYS");
        const long v = e ? atol(e) : 16384;
        return v < 0 ? 0 : v;
    }();
    // The six-head tier's operand issue path: permuted k axis + 16-byte-per-lane K operand load,
    // and two page pairs of V in flight. The two are ONE lever -- measured separately on this
    // checkpoint at the scored target-prefill@256k point, interleaved x2, against the same binary
    // with both off (4813.66 pp/s): the K operand alone is +1.41%, the pair loop alone +2.30%,
    // and together +6.20% where multiplying them predicts +3.75%. Neither is worth its own tier
    // and both together are, because they are the same queue: unrolling the pair loop only pays
    // if the extra loads it puts in flight have MIO slots to sit in, and the narrow K operand is
    // what fills those slots (32 four-byte loads per key group against the wide form's 8).
    // SPARKINFER_PREFILL_ATTN_WIDEK=0 restores both (A/B in ONE binary).
    static const bool wide_k = [] {
        const char* e = getenv("SPARKINFER_PREFILL_ATTN_WIDEK");
        return !(e && e[0] == '0');
    }();

    if (!enabled || head_dim != HD || block_size != 16 || n_tokens < minctx) return false;
    if (n_kv_heads <= 0 || n_q_heads % n_kv_heads != 0) return false;

    const int gqa = n_q_heads / n_kv_heads;
    // Each tier reports whether it actually launched; a refusal (opt-in rejected,
    // launch invalid) cascades to the next tier — RQH=2 needs 46,720 B, under the
    // 48 KB default — and finally to the per-q-head kernel below, instead of
    // returning success over an output buffer nothing wrote.
    if (gqa_rqh == 4 && gqa % 4 == 0 &&
        launch_attn_gqa<HD, GROUP_BLKS, 4, 0, false, false, 1, true, F8>(q, k_pool, v_pool, k_scale, v_scale, block_table, attn,
            n_tokens, n_q_heads, n_kv_heads, block_size, max_blocks_per_seq, scale, win_blocks, stream, q_pos0))
        return true;
    // RQH=3 exists for GQA-6 (this checkpoint: 24 q-heads over 4 kv-heads), where 4 does not
    // divide the group and the tier above always falls through to 2. ncu at ctx=16384 puts this
    // kernel at 80.3% of peak L2 throughput with DRAM at 1.7% -- it is bound by re-reading the
    // same K/V pages out of L2, not by the tensor cores (SM 62.7%). RQH=3 loads each K page and V
    // tile once for THREE q-heads instead of two, which is 1/3 off the dominant traffic term, and
    // with s_o overlaid on s_s it still fits the two resident blocks its __launch_bounds__ asks
    // for. Ordered after 4 and before 2 so a group that divides by 4 keeps the wider tier.
    //
    // Long context only, for the same reason the shared-memory padding is: the win is the L2
    // re-read, which only dominates once the window is long. At ctx=128 there is no re-read to
    // save and the wider block costs registers -- measured +1.9% at ctx=16384 against -0.45% on
    // prefill@128, which is a no-regression floor.
    // GROUP_BLKS fixes BOTH the keys retired per group iteration (GN) and the warp count, so
    // doubling it to 16 halves the number of group iterations a block runs -- and with it every
    // per-iteration fixed cost. The one that matters is the online softmax's reductions: each
    // (query row, q-head) pass ends in two warp butterflies (max, then sum+|P'|max) worth ~30
    // instructions regardless of how many keys the group holds, and a block runs BM*RQH of them
    // per iteration. At GN=128 that is 48 passes per 128 keys; at GN=256 it is 48 per 256. The
    // two __syncthreads() per iteration halve per key with it. DPW also drops from 2 to 1, which
    // frees the second set of RQH float accumulators -- enough to retire the 160 bytes of stack
    // the RQH=3 tier was spilling.
    //
    // The cost is shared memory: 78,272 B against 46,528, so one block per SM instead of two. It
    // is a wash on occupancy (16 warps either way, since the block itself doubles to 16 warps)
    // and strongly positive on work per barrier. Measured on an RTX 5090 at the scored
    // target-prefill@256k point, interleaved x2: 2872.08 vs 2609.18 pp/s, +10.08%.
    //
    // Only this tier. RQH=4 at GN=256 needs 103,680 B, past the device's 101,376 B ceiling, and
    // RQH=2 would re-read each K page more often for a wider group -- so GQA-8 checkpoints
    // (Qwen3.6) keep exactly the tier and the numerics they had. Falls through to the GN=128 tier
    // if the wide launch is refused, so a device with a smaller ceiling still gets the old path.
    // Six heads per block, above the context where the KV stream stops fitting in L2.
    //
    // The comment above says this kernel is bound by re-reading the same K/V pages out of L2, and
    // that is why RQH went 2 -> 3. It stopped there because the score plane is RQH*BM*GN floats
    // and a fourth head does not fit beside the GN=256 group. But a block's K/V traffic is
    // (keys) x (blocks that share the kv-head), and that second factor is n_tokens/BM x gqa/RQH --
    // at GQA-6 and RQH=3 every kv-head's stream is pulled twice. Six heads pulls it once.
    //
    // At ctx=32768 a kv-head's whole K+V is 16 MB and L2 still holds it, so six heads vs RQH=3
    // is a wash on the pool traffic alone -- and that is why the floor used to sit at 65536,
    // past where the stream leaves L2. What the six-head launch also carries is the WIDEK +
    // PVU=2 operand path (one lever, SPARKINFER_PREFILL_ATTN_WIDEK=0 restores both), which was
    // measured at +6.2% on the 256k window and is reachable at 16k/32k the moment this floor
    // drops. On the unsloth NVFP4 checkpoint that is the scored 16k prefill: same-binary
    // 10208.33 -> 10632.04 pp/s at 16k and 9064.21 -> 9640.36 at 32k, decode at both lengths
    // flat. 4k (span 4096) and every packed-decode width stay on RQH=3 -- n_tokens < 2048,
    // or the span is under the floor. SPARKINFER_PREFILL_ATTN_GQA6_MINKEYS=65536 restores main.
    //
    // What made six heads fit is the rolling score plane: SPL=2 keeps only two heads of scores
    // live, so the plane costs 2*BM*GN floats instead of 6 and the whole block is 88,448 B rather
    // than 155,008. The K fragments move into registers across the three head passes so the pool
    // is still read exactly once per block per group -- without that the head loop would re-read
    // K three times and give the traffic straight back.
    //
    // Gated on the KV SPAN, not on n_tokens: a windowed long-prompt pass ingests 16,384 tokens at
    // a time, so n_tokens alone cannot tell a 16k prompt from the tenth window of a 256k one.
    // 4k prefill and both cross-model guards at short context stay on the RQH=3 tile they had.
    if (gqa_rqh >= 3 && gqa % 6 == 0 && wide_minkeys > 0 &&
        (long)q_pos0 + n_tokens >= wide_minkeys && n_tokens >= 2048 && gqa_gb >= 16) {
        // Every key this pass reads lives below q_pos0 + n_tokens, so that is the plane.
        const int n_blk = (q_pos0 + n_tokens + 15) / 16;
        const signed char* vt =
            vpack_build(v_pool, block_table, n_blk, n_kv_heads, HD, stream);
        if (vt && (wide_k
                ? launch_attn_gqa<HD, 16, 6, 2, true, true, 2, true, F8>(q, k_pool, v_pool, k_scale, v_scale,
                      block_table, attn, n_tokens, n_q_heads, n_kv_heads, block_size,
                      max_blocks_per_seq, scale, win_blocks, stream, q_pos0, vt)
                : launch_attn_gqa<HD, 16, 6, 2, true, false, 1, true, F8>(q, k_pool, v_pool, k_scale, v_scale,
                      block_table, attn, n_tokens, n_q_heads, n_kv_heads, block_size,
                      max_blocks_per_seq, scale, win_blocks, stream, q_pos0, vt)))
            return true;
        // No plane (disabled, or the allocation did not fit beside the prefill arena) keeps the
        // tier and its numerics -- the fallback is the SAME six-head kernel on the paged loads,
        // not a narrower tier.
        if (wide_k
                ? launch_attn_gqa<HD, 16, 6, 2, false, true, 2, true, F8>(q, k_pool, v_pool, k_scale, v_scale,
                      block_table, attn, n_tokens, n_q_heads, n_kv_heads, block_size,
                      max_blocks_per_seq, scale, win_blocks, stream, q_pos0)
                : launch_attn_gqa<HD, 16, 6, 2, false, false, 1, true, F8>(q, k_pool, v_pool, k_scale, v_scale,
                      block_table, attn, n_tokens, n_q_heads, n_kv_heads, block_size,
                      max_blocks_per_seq, scale, win_blocks, stream, q_pos0))
            return true;
    }
    if (gqa_rqh >= 3 && gqa % 3 == 0 && n_tokens >= 2048) {
        if (gqa_gb >= 16 &&
            launch_attn_gqa<HD, 16, 3, 0, false, false, 1, true, F8>(q, k_pool, v_pool, k_scale, v_scale, block_table, attn,
                n_tokens, n_q_heads, n_kv_heads, block_size, max_blocks_per_seq, scale, win_blocks, stream, q_pos0))
            return true;
        if (launch_attn_gqa<HD, GROUP_BLKS, 3, 0, false, false, 1, true, F8>(q, k_pool, v_pool, k_scale, v_scale, block_table, attn,
                n_tokens, n_q_heads, n_kv_heads, block_size, max_blocks_per_seq, scale, win_blocks, stream, q_pos0))
            return true;
    }
    if (gqa_rqh >= 2 && gqa % 2 == 0 &&
        launch_attn_gqa<HD, GROUP_BLKS, 2, 0, false, false, 1, true, F8>(q, k_pool, v_pool, k_scale, v_scale, block_table, attn,
            n_tokens, n_q_heads, n_kv_heads, block_size, max_blocks_per_seq, scale, win_blocks, stream, q_pos0))
        return true;

    // The per-q-head kernel below is int8 only: an fp8 pool that no tier took goes back to the
    // caller's bf16 path.
    if constexpr (F8) {
        return false;
    } else {
    // Fallback: original per-q-head kernel.
    constexpr int GN = GROUP_BLKS * 16;
    const size_t sm = (size_t)BM * HD
                    + (size_t)BM * GN
                    + (size_t)(BM * GN) * sizeof(float)
                    + (size_t)(BM * HD) * sizeof(float)
                    + (size_t)(2 * GN + 5 * BM) * sizeof(float);
    static int cfg = 0;
    if (!cfg) {
        cudaFuncSetAttribute(pf_attn_mma_i8_kernel<HD, GROUP_BLKS>,
                             cudaFuncAttributeMaxDynamicSharedMemorySize, (int)sm);
        cfg = 1;
    }
    dim3 grid((n_tokens + BM - 1) / BM, n_q_heads);
    pf_attn_mma_i8_kernel<HD, GROUP_BLKS><<<grid, GROUP_BLKS * 32, sm, stream>>>(
        reinterpret_cast<const __nv_bfloat16*>(q), k_pool, v_pool,
        reinterpret_cast<const __half*>(k_scale), reinterpret_cast<const __half*>(v_scale),
        block_table, reinterpret_cast<__nv_bfloat16*>(attn), n_tokens, n_q_heads, n_kv_heads,
        block_size, max_blocks_per_seq, scale, win_blocks, q_pos0);
    return true;
    }
}

#ifndef SPARKINFER_ATTN_F8_TU
bool launch_prefill_attn_mma(
    const void* q, const signed char* k_pool, const signed char* v_pool,
    const void* k_scale, const void* v_scale, const int* block_table, void* attn,
    int n_tokens, int n_q_heads, int n_kv_heads, int head_dim,
    int block_size, int max_blocks_per_seq, float scale, int win_blocks, cudaStream_t stream,
    int q_pos0) {
    return prefill_attn_mma_tiers<false>(q, k_pool, v_pool, k_scale, v_scale, block_table, attn,
                                         n_tokens, n_q_heads, n_kv_heads, head_dim, block_size,
                                         max_blocks_per_seq, scale, win_blocks, stream, q_pos0);
}

#endif  // !SPARKINFER_ATTN_F8_TU

// The fp8 entry is built ONCE: by prefill_attn_f8_sm120.cu (sm_120a, whole-program, the
// block-scaled mma) when the NVFP4 kernels are built, else here with the plain e4m3 mma.
#if defined(SPARKINFER_ATTN_F8_TU) || !defined(SPARKINFER_BUILD_NVFP4)
bool launch_prefill_attn_mma_f8(
    const void* q, const void* k_pool, const void* v_pool,
    const void* k_scale, const void* v_scale, const int* block_table, void* attn,
    int n_tokens, int n_q_heads, int n_kv_heads, int head_dim,
    int block_size, int max_blocks_per_seq, float scale, int win_blocks, cudaStream_t stream,
    int q_pos0) {
    static const bool enabled = [] {
        const char* e = getenv("SPARKINFER_PREFILL_ATTN_F8");
        return !(e && e[0] == '0');
    }();
    if (!enabled) return false;
    int dev = 0, major = 0, minor = 0;
    if (cudaGetDevice(&dev) != cudaSuccess ||
        cudaDeviceGetAttribute(&major, cudaDevAttrComputeCapabilityMajor, dev) != cudaSuccess ||
        cudaDeviceGetAttribute(&minor, cudaDevAttrComputeCapabilityMinor, dev) != cudaSuccess)
        return false;
#ifdef SPARKINFER_ATTN_F8_TU
    if (major != 12 || minor != 0) return false;  // the sm_120a cubin runs on cc 12.0 only
#else
    if (major * 10 + minor < 89) return false;    // no e4m3 mma
#endif
    return prefill_attn_mma_tiers<true>(q, reinterpret_cast<const signed char*>(k_pool),
                                        reinterpret_cast<const signed char*>(v_pool), k_scale,
                                        v_scale, block_table, attn, n_tokens, n_q_heads,
                                        n_kv_heads, head_dim, block_size, max_blocks_per_seq,
                                        scale, win_blocks, stream, q_pos0);
}
#endif

#ifndef SPARKINFER_ATTN_F8_TU


// ============================================================================
// BF16-KV tensor-core prefill attention, hd256 GQA.
//
// The int8 kernels above are unreachable when the KV pool is bf16, and the bf16 pool is exactly
// what the DSpark harness runs (dspark_tau_check pins int8_kv=false) -- so the bf16 branch of
// launch_prefill_attn_bf16_paged fell to pf_attn_bf16_paged_kernel: one 32-thread block per
// (query, q-head) walking the causal history one key at a time out of global memory, with a
// 32-lane shuffle reduction per key. At ctx=32768 over 16 full-attention layers that is 2.1e14
// FLOP issued as scalar FFMA, and it dominates the prompt pass.
//
// This is the same schedule as pf_attn_mma_gqa_kernel with every quantization step deleted:
//   * Q is ALREADY bf16, so there is no per-row quantize and no s_qs.
//   * K/V are ALREADY bf16 in the pool, so there are no dequant scales (s_ks/s_vs) to stage.
//   * P is stored bf16 rather than int8, so there is no per-row P scale (s_ps) and no roundf.
// A KV page is 16 tokens and wmma's tile is 16x16, so a page IS a fragment read straight out of
// the pool with ldm = n_kv_heads*HEAD_DIM -- for QK as a col_major B (which is K^T) and for PV as
// a row_major B. Nothing but Q and P is staged in shared memory.
//
// Accuracy moves the RIGHT way relative to the int8 twin: bf16 P carries 8 mantissa bits against
// int8's 7, and the QK product is exact bf16xbf16->fp32 rather than a symmetric-quantized
// approximation, so the fused-GQA KL cliff documented on launch_prefill_attn_mma has no analogue
// here -- there is no quantization to lose the tail to.
// ============================================================================
// PSPLIT: carry P as a hi+lo bf16 PAIR instead of a single bf16.
// A single bf16 P has ~2^-9 relative error, and because attention is peaked the effective
// number of contributing keys is small, so that error does NOT average away -- it lands at
// ~1e-3 on the output, which is exactly the scale that flips a near-tied argmax. Measured:
// with single-bf16 P the 16k prompt's continuation diverges from main at the FIRST token and
// tau falls 1.6410 -> 1.5059 (ratio 0.918, under the 0.95 floor), even though the kernel is
// self-consistent (RQH=1/2/3 byte-identical). p_lo = p - float(bf16(p)) recovers the dropped
// mantissa, so P*V is evaluated as p_hi*V + p_lo*V: two mma's over the SAME V fragment, ~fp32
// accuracy in P for 1.5x the PV work. `l` is then summed from float(p_hi)+float(p_lo) so the
// denominator matches the numerator exactly rather than being the unrounded fp32 sum.
template <int HEAD_DIM, int GROUP_BLKS, int RQH, bool PSPLIT, bool VINT8 = false>
__global__ __launch_bounds__(GROUP_BLKS * 32) void pf_attn_mma_bf16_kernel(
    const __nv_bfloat16* __restrict__ q, const __nv_bfloat16* __restrict__ k_pool,
    const void* __restrict__ v_pool_raw, const __half* __restrict__ v_scale,
    const int* __restrict__ block_table,
    __nv_bfloat16* __restrict__ attn, int n_tokens, int n_q_heads, int n_kv_heads,
    int block_size, int max_blocks_per_seq, float scale, int qld, int pld, int q_pos0) {
    // q_pos0 is where this pass's queries START in the sequence. It was implicitly 0 while
    // prefill always ingested [0, N) in a single pass; carrying it lets a long prompt be
    // ingested in windows. Queries and outputs stay addressed by the LOCAL row, while the
    // causal bound and key range below run in sequence coordinates, so a window attends
    // over the whole prefix that precedes it.
    using namespace nvcuda::wmma;
    constexpr int BM    = 16;                    // query rows per block == wmma M == KV page size
    constexpr int GN    = GROUP_BLKS * 16;       // keys per iteration
    constexpr int KH    = HEAD_DIM / 16;         // k-tiles of the QK contraction
    constexpr int DTILE = HEAD_DIM / 16;         // output d-tiles
    constexpr int WARPS = GROUP_BLKS;
    constexpr int DPW   = DTILE / WARPS;         // output d-tiles per warp
    constexpr int QE    = HEAD_DIM / 32;         // Q elements per lane when staging
    constexpr int RPW   = BM / WARPS;            // softmax rows per warp

    const int warp = threadIdx.x >> 5, lane = threadIdx.x & 31, tid = threadIdx.x;
    const int qbase = blockIdx.x * BM;
    const int head0 = blockIdx.y * RQH;                       // first q-head this block owns
    const int gqa   = n_q_heads / n_kv_heads;
    const int kvh   = head0 / gqa;                            // all RQH heads share this kv-head
    const size_t KVLD = (size_t)n_kv_heads * HEAD_DIM;
    const auto* v_pool_bf = reinterpret_cast<const __nv_bfloat16*>(v_pool_raw);
    const auto* v_pool_i8 = reinterpret_cast<const signed char*>(v_pool_raw);

    extern __shared__ char mma_smem_bf[];
    // Only Q and P are staged. s_o overlays s_s for exactly the reason it does in the int8 twin:
    // the scores are dead by the epilogue, so the landing zone is free.
    __nv_bfloat16* s_q = reinterpret_cast<__nv_bfloat16*>(mma_smem_bf);   // [RQH][BM][qld]
    __nv_bfloat16* s_p = s_q + (size_t)RQH * BM * qld;                    // [RQH][BM][pld]
    // Low half of the split P, immediately after the high half; zero-sized when PSPLIT is off.
    __nv_bfloat16* s_p2 = s_p + (size_t)RQH * BM * pld;                   // [RQH][BM][pld]
    constexpr int PPLANES = PSPLIT ? 2 : 1;
    constexpr int SBLK = (RQH * BM * GN > BM * HEAD_DIM) ? RQH * BM * GN : BM * HEAD_DIM;
    float* s_s    = reinterpret_cast<float*>(s_p + (size_t)PPLANES * RQH * BM * pld);  // [RQH][BM][GN]
    float* s_o    = s_s;                                                     // [BM][HEAD_DIM]
    float* s_m    = s_s + SBLK;                                              // [RQH][BM]
    float* s_l    = s_m + RQH * BM;                                          // [RQH][BM]
    float* s_corr = s_l + RQH * BM;                                          // [RQH][BM]
    float* s_ps   = s_corr + RQH * BM;                                        // [RQH][BM], VINT8

    fragment<accumulator, 16, 16, 16, float> ofr[RQH][DPW];
    // The int8 PV below picks its own n -> dim map (see the V load), so its epilogue writes s_o
    // itself rather than through store_matrix_sync's fixed one -- which means plain floats, and
    // the row of each element resolved once from the documented accumulator layout instead of
    // read out of a staged index fragment. Element e of a lane is row (e&2 ? rhi : rlo), dim
    // 4*(lane&3) + 2*(e&1) + (e>>2). That retires a 256-float store, a __syncwarp, a
    // load_matrix_sync and a live fragment across the whole key loop on the VINT8 tier.
    constexpr int OFH = VINT8 ? RQH : 1;
    constexpr int OFD = VINT8 ? DPW : 1;
    float ofv[OFH][OFD][8];
    const int rlo = lane >> 2;
    const int rhi = rlo + 8;
    // Row index of each accumulator lane element. Built with a FLOAT accumulator so the fragment
    // layout is the one the float accumulators below actually use, rather than assuming the int
    // accumulator maps identically. Rows 0..15 are exact in float.
    fragment<accumulator, 16, 16, 16, float> idxf;
    if constexpr (!VINT8) {
        float* tile = s_s + warp * 256;
        for (int i = lane; i < 256; i += 32) tile[i] = (float)(i >> 4);
        __syncwarp();
        load_matrix_sync(idxf, tile, 16, mem_row_major);
    }
    #pragma unroll
    for (int h = 0; h < RQH; h++)
        #pragma unroll
        for (int dd = 0; dd < DPW; dd++) {
            if constexpr (VINT8) {
                #pragma unroll
                for (int e = 0; e < 8; e++) ofv[h][dd][e] = 0.f;
            } else {
                fill_fragment(ofr[h][dd], 0.f);
            }
        }
    // ldmatrix.x4 lane -> address map for the m16n8k32 A operand over the int8 P' plane: the four
    // 8x8 b16 matrices are (rows 0-7 | rows 8-15) x (bytes 0-15 | bytes 16-31) of a 16x32 tile, so
    // lane l supplies the start of row (l & 15) at byte column (l >> 4) * 16. P' overlays the bf16
    // s_p buffer, so its row stride in BYTES is 2*pld; the per-head offset h*BM*PSTR is uniform
    // across the warp and stays an immediate.
    const int PSTR = 2 * pld;
    const unsigned pi_base = VINT8
        ? (unsigned)__cvta_generic_to_shared(reinterpret_cast<signed char*>(s_p)
                                             + (size_t)(lane & 15) * PSTR + (lane >> 4) * 16)
        : 0u;

    // ---- stage Q rows for each of the RQH heads (no quantize: Q is already bf16) ----
    #pragma unroll
    for (int h = 0; h < RQH; h++) {
        const int head = head0 + h;
        #pragma unroll
        for (int rr = 0; rr < RPW; rr++) {
            const int r = warp * RPW + rr;
            const int qtok = qbase + r;
            #pragma unroll
            for (int e = 0; e < QE; e++)
                s_q[((size_t)h * BM + r) * qld + lane + e * 32] =
                    (qtok < n_tokens)
                        ? q[((size_t)qtok * n_q_heads + head) * HEAD_DIM + lane + e * 32]
                        : __float2bfloat16(0.f);
        }
    }
    if (tid < RQH * BM) { s_m[tid] = -1e30f; s_l[tid] = 0.f; }
    __syncthreads();

    const int last_q = q_pos0 + min(qbase + BM - 1, n_tokens - 1);

    for (int k0 = 0; k0 < last_q + 1; k0 += GN) {
        const int nk   = min(GN, last_q + 1 - k0);
        const int gblk = (nk + 15) / 16;

        // VINT8 scales are shared by all BM rows and all RQH query heads, but loading them in the
        // softmax loop repeats the same half load BM*RQH times. Stage one copy per key into the
        // otherwise-unused 8-column padding of the first 2*BM Q rows. This consumes no additional
        // shared memory and preserves the exact __half2float conversion at the consumer.
        if constexpr (VINT8) {
            __half* s_vs_pad = reinterpret_cast<__half*>(s_q);
            for (int t = tid; t < GN; t += blockDim.x) {
                const int pr = t >> 3, pc = HEAD_DIM + (t & 7);
                s_vs_pad[pr * qld + pc] = (t < nk)
                    ? v_scale[(size_t)(k0 + t) * n_kv_heads + kvh]
                    : __float2half(0.f);
            }
        }

        // ---- QK: load each K page fragment ONCE, feed RQH q-heads ----
        if (warp < gblk) {
            const __nv_bfloat16* kb;
            if constexpr (VINT8) {
                kb = k_pool + ((size_t)(k0 + warp * 16) * n_kv_heads + kvh) * HEAD_DIM;
            } else {
                const int pb = block_table[(k0 / block_size) + warp];
                kb = k_pool + ((size_t)pb * block_size * n_kv_heads + kvh) * HEAD_DIM;
            }
            fragment<matrix_a, 16, 16, 16, __nv_bfloat16, row_major> af;
            fragment<matrix_b, 16, 16, 16, __nv_bfloat16, col_major> bf;
            fragment<accumulator, 16, 16, 16, float> cf[RQH];
            #pragma unroll
            for (int h = 0; h < RQH; h++) fill_fragment(cf[h], 0.f);
            #pragma unroll
            for (int ks = 0; ks < KH; ks++) {
                // col_major with ldm=KVLD reads element (d, ktok) from kb[ktok*KVLD + d]: K^T.
                load_matrix_sync(bf, kb + ks * 16, KVLD);        // K fragment: loaded once
                #pragma unroll
                for (int h = 0; h < RQH; h++) {
                    load_matrix_sync(af, s_q + ((size_t)h * BM) * qld + ks * 16, qld);
                    mma_sync(cf[h], af, bf, cf[h]);
                }
            }
            #pragma unroll
            for (int h = 0; h < RQH; h++)
                store_matrix_sync(s_s + (size_t)h * BM * GN + warp * 16, cf[h], GN, mem_row_major);
        }
        __syncthreads();

        // The V dequant scale a lane reads depends only on (lane, u) -- not on the query row and
        // not on the q-head -- so the strided lane map re-reads the same GN/32 halves for every
        // one of the RQH*RPW (row, head) passes. Hoisting them here is RQH*RPW times fewer shared
        // loads for the same values and the same __half2float conversion at the same place.
        float vsr[VINT8 ? GN / 32 : 1];
        if constexpr (VINT8) {
            const __half* s_vs_pad = reinterpret_cast<const __half*>(s_q);
            #pragma unroll
            for (int u = 0; u < GN / 32; u++) {
                const int t = lane + u * 32, pr = t >> 3, pc = HEAD_DIM + (t & 7);
                vsr[u] = __half2float(s_vs_pad[pr * qld + pc]);
            }
        }

        // ---- online softmax per head; write P as bf16 (no quantize) ----
        #pragma unroll
        for (int h = 0; h < RQH; h++) {
            const float* s_sh = s_s + (size_t)h * BM * GN;
            __nv_bfloat16* s_ph = s_p + (size_t)h * BM * pld;
            __nv_bfloat16* s_ph2 = s_p2 + (size_t)h * BM * pld;
            signed char* s_pih = reinterpret_cast<signed char*>(s_p) +
                                 (size_t)h * BM * (2 * pld);
            #pragma unroll
            for (int rr = 0; rr < RPW; rr++) {
                const int r = warp * RPW + rr;
                const int qtok = qbase + r;
                float sc[GN / 32], mx = -1e30f;
                #pragma unroll
                for (int u = 0; u < GN / 32; u++) {
                    const int t = lane + u * 32, gtok = k0 + t;
                    const bool live = (t < gblk * 16) && (qtok < n_tokens) && (gtok <= q_pos0 + qtok);
                    sc[u] = live ? s_sh[r * GN + t] * scale : -1e30f;
                    mx = fmaxf(mx, sc[u]);
                }
                // max is exact and order-independent, so the five-step butterfly can be one
                // warp instruction. redux.sync is integer-only; the standard total order on
                // IEEE floats (flip the sign bit when positive, invert every bit when negative)
                // is monotone, so the reduced key is the key of the max and this is bit-identical
                // -- unlike the sum below, which is a float add and stays a butterfly.
                if constexpr (VINT8) {
                    const unsigned u = __float_as_uint(mx);
                    const unsigned key = (u & 0x80000000u) ? ~u : (u | 0x80000000u);
                    const unsigned r = __reduce_max_sync(0xffffffffu, key);
                    mx = __uint_as_float((r & 0x80000000u) ? (r & 0x7fffffffu) : ~r);
                } else {
                    #pragma unroll
                    for (int o = 16; o > 0; o >>= 1) mx = fmaxf(mx, __shfl_xor_sync(0xffffffffu, mx, o));
                }
                const float m_old = s_m[h * BM + r], m_new = fmaxf(m_old, mx);
                const float corr = __expf(m_old - m_new);
                float sum = 0.f, pamax = 0.f;
                #pragma unroll
                for (int u = 0; u < GN / 32; u++) {
                    const int t = lane + u * 32;
                    float p = 0.f;
                    if (sc[u] > -1e29f) p = __expf(sc[u] - m_new);
                    if constexpr (VINT8) {
                        const float pv = p * vsr[u];
                        sc[u] = pv; pamax = fmaxf(pamax, fabsf(pv)); sum += p;
                    } else {
                        const __nv_bfloat16 hi = __float2bfloat16(p);
                        s_ph[r * pld + t] = hi;
                        if (PSPLIT) {
                            const float ph = __bfloat162float(hi);
                            const __nv_bfloat16 lo = __float2bfloat16(p - ph);
                            s_ph2[r * pld + t] = lo;
                            sum += ph + __bfloat162float(lo);
                        } else sum += __bfloat162float(hi);
                    }
                }
                // |P'| is non-negative by construction (an exp times an absmax/127), so its
                // bit pattern orders like an unsigned int directly -- one redux.sync, and the
                // butterfly below carries only the softmax denominator.
                if constexpr (VINT8)
                    pamax = __uint_as_float(__reduce_max_sync(0xffffffffu, __float_as_uint(pamax)));
                #pragma unroll
                for (int o = 16; o > 0; o >>= 1) sum += __shfl_xor_sync(0xffffffffu, sum, o);
                if constexpr (VINT8) {
                    const float pd = pamax * (1.f / 127.f);
                    if (lane == 0) s_ps[h * BM + r] = pd;
                    #pragma unroll
                    for (int u = 0; u < GN / 32; ++u) {
                        const int t = lane + u * 32;
                        s_pih[r * (2 * pld) + t] =
                            (signed char)(pd == 0.f ? 0 : __float2int_rn(sc[u] / pd));
                    }
                }
                if (lane == 0) {
                    s_m[h * BM + r] = m_new;
                    s_l[h * BM + r] = s_l[h * BM + r] * corr + sum;
                    s_corr[h * BM + r] = corr;
                }
            }
        }
        __syncthreads();

        // ---- PV: load each V tile fragment ONCE, feed RQH q-heads ----
        if constexpr (!VINT8) {
        #pragma unroll
        for (int dd = 0; dd < DPW; dd++) {
            const int dt = warp * DPW + dd;
            fragment<accumulator, 16, 16, 16, float> cf[RQH];
            #pragma unroll
            for (int h = 0; h < RQH; h++) fill_fragment(cf[h], 0.f);
            for (int ks = 0; ks < gblk; ks++) {
                const int pb = block_table[(k0 / block_size) + ks];
                const __nv_bfloat16* vb =
                    v_pool_bf + ((size_t)pb * block_size * n_kv_heads + kvh) * HEAD_DIM + dt * 16;
                fragment<matrix_a, 16, 16, 16, __nv_bfloat16, row_major> af;
                fragment<matrix_b, 16, 16, 16, __nv_bfloat16, row_major> bf;
                load_matrix_sync(bf, vb, KVLD);                  // V fragment: loaded once
                #pragma unroll
                for (int h = 0; h < RQH; h++) {
                    load_matrix_sync(af, s_p + (size_t)h * BM * pld + ks * 16, pld);
                    mma_sync(cf[h], af, bf, cf[h]);
                    if (PSPLIT) {   // same V fragment, second pass for the recovered mantissa
                        load_matrix_sync(af, s_p2 + (size_t)h * BM * pld + ks * 16, pld);
                        mma_sync(cf[h], af, bf, cf[h]);
                    }
                }
            }
            #pragma unroll
            for (int h = 0; h < RQH; h++)
                #pragma unroll
                for (int e = 0; e < 8; e++) {
                    const int r = (int)idxf.x[e];
                    ofr[h][dd].x[e] = __fmaf_rn(ofr[h][dd].x[e], s_corr[h * BM + r], cf[h].x[e]);
                }
        }
        } else {
        // ---- PV: TWO key pages per mma, feeding RQH q-heads from one V pair ----
        // wmma's 16x16x16 s8 tile lowers to IMMA.16816, and the 8-bit tensor path is full rate
        // only at k=32: measured on this RTX 5090 with independent accumulator chains,
        // m16n8k16.s8 and m16n8k32.s8 cost the SAME 47.6 ns per warp instruction slot, i.e. 479
        // against 937 TOPS. This kernel's QK is bf16, where m16n8k16 IS the native shape and
        // wmma is already optimal; its int8 P x V half was spending a full tensor issue on half
        // a tile, exactly as the int8 sibling above did before it was converted.
        //
        // Nothing has to be repacked. A 16-row by 32-byte row-major P' tile is one ldmatrix.x4,
        // which IS the m16n8k32 A operand (rows lane>>2 and +8, k = (lane&3)*4 and +16), so one
        // shared load now covers the two pages that used to take two matrix_a fragments; and two
        // consecutive V pages concatenate straight into the two B registers. int32 accumulation
        // is exact and associative, so every accumulated int32 -- and every bf16 output byte --
        // is unchanged.
        //
        // The pair loop runs over an EVEN page count so it needs no per-page bound test; the one
        // page a causally-cut group can leave over is retired after it against a zero second B
        // operand, which is also what keeps the odd page from reading V past the group.
        #pragma unroll
        for (int dd = 0; dd < DPW; dd++) {
            const int dt = warp * DPW + dd;
            int cf[RQH][2][4];
            #pragma unroll
            for (int h = 0; h < RQH; h++)
                #pragma unroll
                for (int n2 = 0; n2 < 2; n2++)
                    #pragma unroll
                    for (int j = 0; j < 4; j++) cf[h][n2][j] = 0;
            // The V shadow is stored [page][kv-head][dim][token-in-page] (see the write in
            // pf_qknorm_rope_kv_bf16_kernel), so a lane's four consecutive k values -- keys
            // 4*(l&3)..+3 of the page -- are four contiguous BYTES at dim dt*16 + 2*(l>>2) + n2.
            // Both n-halves are one 16-byte step apart, so a page pair is four LDG.E.32 and no
            // byte permutes at all, against eight strided LDG.E.U16 and eight PRMT out of a
            // [token][head][dim] shadow.
            const size_t VPG = (size_t)n_kv_heads * HEAD_DIM * 16;   // bytes per 16-token page
            const size_t vlane = (size_t)(dt * 16 + 2 * (lane >> 2)) * 16 + 4 * (lane & 3);
            const signed char* vbase = v_pool_i8 + ((size_t)(k0 >> 4) * n_kv_heads + kvh)
                                     * (size_t)HEAD_DIM * 16 + vlane;
            const int gpair = gblk & ~1;
            // Two page-pairs in flight: the V loads of the next pair issue while the current
            // pair's six mma's are still retiring, which is what a single block per SM (16
            // warps, 25% occupancy) cannot hide on its own.
            #pragma unroll 2
            for (int ks = 0; ks < gpair; ks += 2) {
                // The n operand index is a free choice -- it only has to be undone once, in
                // the epilogue -- and n-half h owning dims {2c+h} is what puts a lane's two dims
                // one 16-byte page-row apart here.
                const signed char* vb0 = vbase + (size_t)ks * VPG;
                const signed char* vb1 = vb0 + VPG;
                const unsigned B0[2] = {*reinterpret_cast<const unsigned*>(vb0),
                                        *reinterpret_cast<const unsigned*>(vb0 + 16)};
                const unsigned B1[2] = {*reinterpret_cast<const unsigned*>(vb1),
                                        *reinterpret_cast<const unsigned*>(vb1 + 16)};
                #pragma unroll
                for (int h = 0; h < RQH; h++) {
                    unsigned a[4];
                    pf_ldsm_x4(a, pi_base + (unsigned)(h * BM * PSTR + ks * 16));
                    pf_mma_16832(cf[h][0], a, B0[0], B1[0]);
                    pf_mma_16832(cf[h][1], a, B0[1], B1[1]);
                }
            }
            // A group holds an odd page only where the causal bound cuts it -- once per query
            // tile at most. The softmax zeroes P' past the group, so the upper half of the k=32
            // A operand contributes nothing whatever B holds; zeroing the second B operand is
            // what keeps this from reading a V page the group does not own.
            if (gblk & 1) {
                const signed char* vb0 = vbase + (size_t)gpair * VPG;
                const unsigned Bt[2] = {*reinterpret_cast<const unsigned*>(vb0),
                                        *reinterpret_cast<const unsigned*>(vb0 + 16)};
                #pragma unroll
                for (int h = 0; h < RQH; h++) {
                    unsigned a[4];
                    pf_ldsm_x4(a, pi_base + (unsigned)(h * BM * PSTR + gpair * 16));
                    pf_mma_16832(cf[h][0], a, Bt[0], 0u);
                    pf_mma_16832(cf[h][1], a, Bt[1], 0u);
                }
            }
            // A 16x16 accumulator gives every lane 8 elements over exactly TWO query rows, so
            // the per-row P quantum and the online-softmax correction are two values per head,
            // not eight shared loads apiece. Same expression, same rounding, as the fragment
            // form it replaces: fmaf(acc, corr, (float)cf * pd).
            #pragma unroll
            for (int h = 0; h < RQH; h++) {
                const float ps_lo = s_ps[h * BM + rlo],   ps_hi = s_ps[h * BM + rhi];
                const float cr_lo = s_corr[h * BM + rlo], cr_hi = s_corr[h * BM + rhi];
                #pragma unroll
                for (int e = 0; e < 8; e++) {
                    const bool up = (e & 2) != 0;
                    ofv[h][dd][e] = __fmaf_rn(ofv[h][dd][e], up ? cr_hi : cr_lo,
                                              (float)cf[h][e >> 2][e & 3] * (up ? ps_hi : ps_lo));
                }
            }
        }
        }
        __syncthreads();   // s_p is rewritten by the next iteration's softmax
    }

    // ---- epilogue: one head at a time through the shared s_o landing zone ----
    #pragma unroll
    for (int h = 0; h < RQH; h++) {
        #pragma unroll
        for (int dd = 0; dd < DPW; dd++) {
            if constexpr (VINT8) {
                // Undo the PV n -> dim map: element e of a lane is row (e&2 ? rhi : rlo) and dim
                // 4*(lane&3) + 2*(e&1) + (e>>2) of this warp's 16-dim slab.
                const int cb = (warp * DPW + dd) * 16 + 4 * (lane & 3);
                #pragma unroll
                for (int e = 0; e < 8; e++)
                    s_o[(((e >> 1) & 1) ? rhi : rlo) * HEAD_DIM + cb + 2 * (e & 1) + (e >> 2)] =
                        ofv[h][dd][e];
            } else {
                store_matrix_sync(s_o + (warp * DPW + dd) * 16, ofr[h][dd], HEAD_DIM,
                                  mem_row_major);
            }
        }
        __syncthreads();
        const int head = head0 + h;
        for (int r = 0; r < BM; r++) {
            const int qtok = qbase + r;
            if (qtok >= n_tokens) break;
            const float l = s_l[h * BM + r];
            const float inv = (l > 0.f) ? (1.f / l) : 0.f;
            for (int c = tid; c < HEAD_DIM; c += blockDim.x)
                attn[((size_t)qtok * n_q_heads + head) * HEAD_DIM + c] =
                    __float2bfloat16(s_o[r * HEAD_DIM + c] * inv);
        }
        __syncthreads();
    }
}

template <int HD, int GROUP_BLKS, int RQH, bool PSPLIT, bool VINT8 = false>
static bool launch_attn_bf16_gqa(const void* q, const void* k_pool, const void* v_pool,
                                 const void* v_scale, const int* block_table, void* attn, int n_tokens,
                                 int n_q_heads, int n_kv_heads, int block_size,
                                 int max_blocks_per_seq, float scale, cudaStream_t stream,
                                 int q_pos0) {
    constexpr int BM = 16, GN = GROUP_BLKS * 16;
    // Same bank-conflict argument as attn_smem_pad() above, in bf16 elements: an unpadded row
    // stride of HD (512 B) or GN (256 B) is a whole multiple of the 128-byte bank row, so all 16
    // rows of a tile start on bank 0 and every ldmatrix replays 16-way. +8 bf16 elements is 16 B,
    // which keeps the alignment ldmatrix requires.
    const int pad = attn_smem_pad() ? 8 : 0;
    const int qld = HD + pad, pld = GN + pad;
    constexpr int SBLK = (RQH * BM * GN > BM * HD) ? RQH * BM * GN : BM * HD;
    const size_t sm = (size_t)RQH * BM * qld * sizeof(__nv_bfloat16)
                    + (size_t)(PSPLIT ? 2 : 1) * RQH * BM * pld * sizeof(__nv_bfloat16)
                    + (size_t)(SBLK + (VINT8 ? 4 : 3) * RQH * BM) * sizeof(float);
    // PER-DEVICE latch, like launch_attn_gqa above: the attribute is a per-device setting, and a
    // process-wide latch left the second tp rank's card unconfigured, so its launch failed with
    // cudaErrorInvalidValue and the pass fell to the tiled scalar kernel (half the prefill rate
    // at tp=2, depending on which rank's thread got here first).
    constexpr int kMaxDevices = 16;
    static int cfg_dev[kMaxDevices] = {0};
    int dev = 0;
    if (cudaGetDevice(&dev) != cudaSuccess || dev < 0 || dev >= kMaxDevices) return false;
    int& cfg = cfg_dev[dev];
    if (!cfg) {
        if (cudaFuncSetAttribute(pf_attn_mma_bf16_kernel<HD, GROUP_BLKS, RQH, PSPLIT, VINT8>,
                                 cudaFuncAttributeMaxDynamicSharedMemorySize, (int)sm) != cudaSuccess) {
            // Over this device's smem ceiling (the RQH=3 wide tier on a 99 KB sm_120 part).
            // Clear the (non-sticky) error, or the caller's next, smaller tier sees it in its
            // cudaPeekAtLastError() and declines too -- dropping the whole pass to the tiled
            // scalar kernel at half the speed.
            cudaGetLastError();
            return false;
        }
        cfg = 1;
    }
    dim3 grid((n_tokens + BM - 1) / BM, n_q_heads / RQH);
    pf_attn_mma_bf16_kernel<HD, GROUP_BLKS, RQH, PSPLIT, VINT8><<<grid, GROUP_BLKS * 32, sm, stream>>>(
        reinterpret_cast<const __nv_bfloat16*>(q), reinterpret_cast<const __nv_bfloat16*>(k_pool),
        v_pool, reinterpret_cast<const __half*>(v_scale), block_table,
        reinterpret_cast<__nv_bfloat16*>(attn), n_tokens, n_q_heads, n_kv_heads,
        block_size, max_blocks_per_seq, scale, qld, pld, q_pos0);
    // A rejected launch (e.g. smem over the device limit) enqueues nothing; peek --
    // rather than get -- so a pre-existing sticky error is not silently cleared here.
    return cudaPeekAtLastError() == cudaSuccess;
}

bool launch_prefill_attn_mma_bf16(
    const void* q, const void* k_pool, const void* v_pool, const int* block_table, void* attn,
    int n_tokens, int n_q_heads, int n_kv_heads, int head_dim,
    int block_size, int max_blocks_per_seq, float scale, cudaStream_t stream, int q_pos0) {
    constexpr int HD = 256;
    static const int enabled = [] {
        const char* e = getenv("SPARKINFER_PREFILL_ATTN_BF16_MMA");
        return (e && e[0] == '0') ? 0 : 1;
    }();
    // One block owns RQH q-heads sharing a kv-head, so each K page / V tile is read once and fed
    // RQH mma's instead of being re-read per q-head. This checkpoint is GQA-6, so 3 divides the
    // group and 2 is the fallback; RQH=1 turns the fusion off.
    static const int rqh_env = [] {
        const char* e = getenv("SPARKINFER_PREFILL_ATTN_BF16_RQH");
        const int v = e ? atoi(e) : 3;
        return (v == 1 || v == 2 || v == 3) ? v : 3;
    }();
    if (!enabled || head_dim != HD || block_size != 16) return false;
    if (n_kv_heads <= 0 || n_q_heads % n_kv_heads != 0) return false;
    const int gqa = n_q_heads / n_kv_heads;

    // At 16k and above the wider 16-page group is the throughput shape, but its RQH=3 split-P
    // footprint is larger than the device's dynamic-smem ceiling. The single-P tier fits and is
    // lossless; shorter accuracy/decode paths stay byte-for-byte on the 8-page split-P tier.
    // RTX 5090, scored 16k prompt with 128 generated tokens: 9875.40 -> 11309.30 pp/s (+14.52%),
    // 128/128 lossless in three repeats and mean acceptance 1.4066 -> 1.4222.
    static const int psplit_env = [] {
        const char* e = getenv("SPARKINFER_PREFILL_ATTN_BF16_PSPLIT");
        return e ? ((e[0] == '0') ? 0 : 1) : -1;
    }();
    // The 16384 cut-off above was the context this tier was first measured at, not a property of
    // the arithmetic: it left EVERY shorter prompt paying for the hi+lo P plane, whose only cost
    // centre is a SECOND PV mma over the same V fragment (see the PSPLIT arm of the PV loop).
    // The scored ctx=4096 prefill is the one dimension that sat on the wrong side of it -- nsys
    // puts its attention at 41.35 ms of a 282.51 ms pass while the 16k pass, on the single-P
    // shape, runs the same kernel at nearly twice the mma efficiency.
    // 2048 is not a new constant: it is the threshold the RQH=3 tier and attn_smem_pad() already
    // use, and it is where the K/V re-read this tier exists to amortize starts to dominate. Every
    // caller below it -- the scored ctx=128 prefill, continuous-batch decode's 256-token prefill,
    // and the short accuracy paths -- keeps the 8-page split-P shape byte for byte, and 16k/32k/
    // 256k are already on the >= 16384 side and are unchanged.
    const int psplit = psplit_env >= 0 ? psplit_env : (n_tokens < 2048 ? 1 : 0);
    static const int group_blks_env = [] {
        const char* e = getenv("SPARKINFER_PREFILL_ATTN_BF16_GROUP_BLKS");
        return e ? ((atoi(e) == 16) ? 16 : 8) : 0;
    }();
    // Same cut-off, same reason: GN=256 halves the group iterations (and the two barriers and the
    // online-softmax rescale each one carries) over GN=128. It moves with psplit rather than
    // separately -- the wide group only reaches the RQH=3 tier when split-P is off, because the
    // RQH=3 split-P footprint is over the device's dynamic-smem ceiling; taking it alone would
    // drop ctx=4096 to RQH=2 and cost more sharing than the wider group buys (measured: +1.68%
    // prefill but -2.31% on decode@4k, which is its own scored dimension).
    const int group_blks = group_blks_env ? group_blks_env : (n_tokens >= 2048 ? 16 : 8);
    if (group_blks == 16) {
        if (!psplit && rqh_env >= 3 && gqa % 3 == 0 &&
            launch_attn_bf16_gqa<HD, 16, 3, false>(
                q, k_pool, v_pool, nullptr, block_table, attn, n_tokens, n_q_heads, n_kv_heads,
                block_size, max_blocks_per_seq, scale, stream, q_pos0))
            return true;
        if (rqh_env >= 2 && gqa % 2 == 0) {
            if (psplit ? launch_attn_bf16_gqa<HD, 16, 2, true>(
                             q, k_pool, v_pool, nullptr, block_table, attn, n_tokens, n_q_heads,
                             n_kv_heads, block_size, max_blocks_per_seq, scale, stream, q_pos0)
                       : launch_attn_bf16_gqa<HD, 16, 2, false>(
                             q, k_pool, v_pool, nullptr, block_table, attn, n_tokens, n_q_heads,
                             n_kv_heads, block_size, max_blocks_per_seq, scale, stream, q_pos0))
                return true;
        }
        return psplit ? launch_attn_bf16_gqa<HD, 16, 1, true>(
                            q, k_pool, v_pool, nullptr, block_table, attn, n_tokens, n_q_heads,
                            n_kv_heads, block_size, max_blocks_per_seq, scale, stream, q_pos0)
                      : launch_attn_bf16_gqa<HD, 16, 1, false>(
                            q, k_pool, v_pool, nullptr, block_table, attn, n_tokens, n_q_heads,
                            n_kv_heads, block_size, max_blocks_per_seq, scale, stream, q_pos0);
    }
#define SI_MMA_BF16_TRY(RQH_)                                                                     \
    (psplit ? launch_attn_bf16_gqa<HD, 8, RQH_, true>(q, k_pool, v_pool, nullptr, block_table, attn,       \
                  n_tokens, n_q_heads, n_kv_heads, block_size, max_blocks_per_seq, scale, stream, q_pos0) \
            : launch_attn_bf16_gqa<HD, 8, RQH_, false>(q, k_pool, v_pool, nullptr, block_table, attn,      \
                  n_tokens, n_q_heads, n_kv_heads, block_size, max_blocks_per_seq, scale, stream, q_pos0))
    if (rqh_env >= 3 && gqa % 3 == 0 && SI_MMA_BF16_TRY(3)) return true;
    if (rqh_env >= 2 && gqa % 2 == 0 && SI_MMA_BF16_TRY(2)) return true;
    return SI_MMA_BF16_TRY(1);
#undef SI_MMA_BF16_TRY
}

// Muse Glimmer's bf16-KV wmma prefill attention (hd128). #1009 put Muse's prefill attention on
// the int8 tensor cores, but that tier is entered only from the int8 launcher, i.e. only at
// ctx >= 4096 where the example mains switch the KV cache to int8. Below that -- which is where
// the SCORED prefill@128 and prefill@512 dimensions live -- the cache is bf16 and attention still
// ran the scalar lane-parallel kernel. nsys on main at prefill@512 puts
// win_prefill_lanepar_bf16_kernel at 10.99 ms/rep over 52 launches: 26.4% of a 41.6 ms pass, for
// an attention the same wmma kernel finishes in 3.27 ms.
//
// The bf16 wmma kernel is full-causal and has no window argument, so this entry point is correct
// only when the sliding window does not bind over the whole pass; that is the caller's predicate
// (see launch_prefill_attn_swa_pure_bf16), not something that can be checked here.
//
// GROUP_BLKS=8 is forced by the same divisibility rule #1009 documents for the int8 twin: it must
// divide BM=16 and HEAD_DIM/16, which is 8 at hd128 (the hd256 default of 16 does not).
//
// RQH=2 rather than the int8 twin's 4, and split-P OFF. Both measured out of ONE binary on Muse
// Glimmer against main, prefill pp:
//
//     RQH  PSPLIT   pp@512   pp@128
//      2      1      15153     9594
//      4      1      15294     9416
//      2      0      15308     9628
//      4      0      15312     9448
//
// 512 is flat across all four -- the tier is ~3.4x on attention either way -- so 128 is what picks
// the shape, and there the grid still decides: ceil(128/16) = 8 query tiles means grid.y =
// n_q_heads/RQH is what fills the machine, so RQH=4 leaves 8x8 = 64 blocks against 170 SMs where
// RQH=2 gives 128. RQH above 4 is deliberately not offered: <128,8,RQH=8> is over the smem opt-in
// and a refused launch costs the whole tier rather than one shape (measured 2660 pp at ctx=128,
// 4325 at 512 -- a 3.5x regression, the failure mode #1018 documents for the int8 ladder).
//
// PSPLIT=0 is the surprising half. Carrying P as a hi+lo bf16 pair costs a second PV mma over the
// same V fragment, and on this path it does not buy the fidelity it exists for: against the token
// loop at prefix=512 (bf16 KV, 64 teacher-forced positions) split-P measures TOP1 37/64 /
// KL 0.17046 while a single bf16 P measures TOP1 41/64 / KL 0.15950 -- better on both metrics AND
// faster, so it is off by default here. SPARKINFER_MUSE_ATTN_BF16_PSPLIT=1 restores it.
// SPARKINFER_MUSE_ATTN_BF16_RQH overrides RQH; SPARKINFER_MUSE_ATTN_BF16_MMA=0 disables the tier
// (A/B out of one binary).
bool launch_prefill_attn_mma_bf16_muse_hd128(
    const void* q, const void* k_pool, const void* v_pool, const int* block_table, void* attn,
    int n_tokens, int n_q_heads, int n_kv_heads, int head_dim,
    int block_size, int max_blocks_per_seq, float scale, cudaStream_t stream, int q_pos0) {
    static const int enabled = [] {
        const char* e = getenv("SPARKINFER_MUSE_ATTN_BF16_MMA");
        return (e && e[0] == '0') ? 0 : 1;
    }();
    if (!enabled) return false;
    if (head_dim != 128 || block_size != 16) return false;
    if (n_kv_heads <= 0 || n_q_heads % n_kv_heads != 0) return false;
    static const int rqh_env = [] {
        const char* e = getenv("SPARKINFER_MUSE_ATTN_BF16_RQH");
        const int v = e ? atoi(e) : 2;
        return (v >= 1 && v <= 4) ? v : 2;
    }();
    static const int psplit_env = [] {
        const char* e = getenv("SPARKINFER_MUSE_ATTN_BF16_PSPLIT");
        return (e && e[0] == '1') ? 1 : 0;
    }();
    const int gqa = n_q_heads / n_kv_heads;
    // RQH q-heads per block, all of which must share ONE kv-head: RQH has to divide the q-head
    // count (grid.y) and the GQA group (so head0/gqa is the same kv-head for all of them).
#define SI_MMA_MUSE_BF16_TRY(RQH_)                                                                \
    (n_q_heads % (RQH_) == 0 && gqa % (RQH_) == 0 &&                                              \
     (psplit_env                                                                                  \
      ? launch_attn_bf16_gqa<128, 8, RQH_, true>(q, k_pool, v_pool, nullptr, block_table, attn,   \
            n_tokens, n_q_heads, n_kv_heads, block_size, max_blocks_per_seq, scale, stream, q_pos0)\
      : launch_attn_bf16_gqa<128, 8, RQH_, false>(q, k_pool, v_pool, nullptr, block_table, attn,  \
            n_tokens, n_q_heads, n_kv_heads, block_size, max_blocks_per_seq, scale, stream, q_pos0)))
    if (rqh_env >= 4 && SI_MMA_MUSE_BF16_TRY(4)) return true;
    if (rqh_env >= 2 && SI_MMA_MUSE_BF16_TRY(2)) return true;
    return SI_MMA_MUSE_BF16_TRY(1);
#undef SI_MMA_MUSE_BF16_TRY
}

bool launch_prefill_attn_mma_bf16_vi8(
    const void* q, const void* k_pool, const signed char* v_i8, const void* v_scale,
    const int* block_table, void* attn, int n_tokens, int n_q_heads, int n_kv_heads,
    int head_dim, int block_size, int max_blocks_per_seq, float scale, cudaStream_t stream,
    int q_pos0) {
    if (head_dim != 256 || block_size != 16 || n_tokens < 32768 ||
        n_kv_heads <= 0 || n_q_heads % n_kv_heads != 0 ||
        (n_q_heads / n_kv_heads) % 3 != 0)
        return false;
    return launch_attn_bf16_gqa<256, 16, 3, false, true>(
        q, k_pool, v_i8, v_scale, block_table, attn, n_tokens, n_q_heads, n_kv_heads,
        block_size, max_blocks_per_seq, scale, stream, q_pos0);
}

#endif  // !SPARKINFER_ATTN_F8_TU

}  // namespace kernels
}  // namespace sparkinfer
