	component PWM_system is
		port (
			clk_clk             : in  std_logic                     := 'X';             -- clk
			pio_dc_export       : in  std_logic_vector(31 downto 0) := (others => 'X'); -- export
			pio_output_export   : out std_logic;                                        -- export
			pio_period_export   : in  std_logic_vector(31 downto 0) := (others => 'X'); -- export
			pio_polarity_export : in  std_logic_vector(7 downto 0)  := (others => 'X'); -- export
			reset_reset_n       : in  std_logic                     := 'X'              -- reset_n
		);
	end component PWM_system;

