5 18 101 3 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (null_stmt1.1.vcd) 2 -o (null_stmt1.1.cdd) 2 -v (null_stmt1.1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 null_stmt1.1.v 11 34 1
2 1 3d 15 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 13 1070004 1 0 0 0 1 17 0 1 0 0 1 0
1 b 2 13 1070007 1 0 0 0 1 17 0 1 0 0 0 0
4 1 15 8 1 0 0 1
3 1 main.$u0 "main.$u0" 0 null_stmt1.1.v 0 23 1
2 2 0 16 50008 1 21008 0 0 1 16 1 0
2 3 1 16 10001 0 1410 0 0 1 1 a
2 4 37 16 10008 1 1a 2 3
2 5 0 17 50008 1 21004 0 0 1 16 0 0
2 6 1 17 10001 0 1410 0 0 1 1 b
2 7 37 17 10008 1 16 5 6
2 8 1 18 50005 1 1018 0 0 1 1 a
2 9 39 18 10007 1 2a 8 0
2 10 0 21 7000a 0 21010 0 0 1 16 1 0
2 11 1 21 30003 0 1410 0 0 1 1 b
2 12 37 21 3000a 0 32 10 11
2 13 0 22 50008 1 21004 0 0 1 16 0 0
2 14 1 22 10001 0 1410 0 0 1 1 a
2 15 37 22 10008 1 16 13 14
4 4 16 1 11 7 7 4
4 7 17 1 0 9 9 4
4 9 18 1 2 15 12 4
4 12 21 3 0 15 15 4
4 15 22 1 0 0 0 4
3 1 main.$u1 "main.$u1" 0 null_stmt1.1.v 0 32 1
