TimeQuest Timing Analyzer report for pdp8
Tue May 18 11:16:21 2021
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clk'
 12. Slow Model Setup: 'CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3'
 13. Slow Model Hold: 'clk'
 14. Slow Model Hold: 'CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3'
 15. Slow Model Recovery: 'clk'
 16. Slow Model Removal: 'clk'
 17. Slow Model Minimum Pulse Width: 'clk'
 18. Slow Model Minimum Pulse Width: 'CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3'
 19. Setup Times
 20. Hold Times
 21. Clock to Output Times
 22. Minimum Clock to Output Times
 23. Fast Model Setup Summary
 24. Fast Model Hold Summary
 25. Fast Model Recovery Summary
 26. Fast Model Removal Summary
 27. Fast Model Minimum Pulse Width Summary
 28. Fast Model Setup: 'clk'
 29. Fast Model Setup: 'CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3'
 30. Fast Model Hold: 'clk'
 31. Fast Model Hold: 'CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3'
 32. Fast Model Recovery: 'clk'
 33. Fast Model Removal: 'clk'
 34. Fast Model Minimum Pulse Width: 'clk'
 35. Fast Model Minimum Pulse Width: 'CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3'
 36. Setup Times
 37. Hold Times
 38. Clock to Output Times
 39. Minimum Clock to Output Times
 40. Multicorner Timing Analysis Summary
 41. Setup Times
 42. Hold Times
 43. Clock to Output Times
 44. Minimum Clock to Output Times
 45. Setup Transfers
 46. Hold Transfers
 47. Recovery Transfers
 48. Removal Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; pdp8                                                              ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5T144C8                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------------------------+
; Clock Name                                                             ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                    ;
+------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------------------------+
; clk                                                                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                                                    ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 } ;
+------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                                      ;
+------------+-----------------+------------------------------------------------------------------------+------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                             ; Note                                                 ;
+------------+-----------------+------------------------------------------------------------------------+------------------------------------------------------+
; 53.79 MHz  ; 53.79 MHz       ; clk                                                                    ;                                                      ;
; 477.55 MHz ; 402.58 MHz      ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; limit due to low minimum pulse width violation (tcl) ;
+------------+-----------------+------------------------------------------------------------------------+------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                         ;
+------------------------------------------------------------------------+---------+---------------+
; Clock                                                                  ; Slack   ; End Point TNS ;
+------------------------------------------------------------------------+---------+---------------+
; clk                                                                    ; -17.590 ; -6051.602     ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -1.094  ; -8.752        ;
+------------------------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                         ;
+------------------------------------------------------------------------+--------+---------------+
; Clock                                                                  ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------+--------+---------------+
; clk                                                                    ; -1.116 ; -4.351        ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.178 ; -0.233        ;
+------------------------------------------------------------------------+--------+---------------+


+--------------------------------+
; Slow Model Recovery Summary    ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; -1.362 ; -6.958        ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Removal Summary    ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk   ; 1.360 ; 0.000         ;
+-------+-------+---------------+


+-------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                          ;
+------------------------------------------------------------------------+--------+---------------+
; Clock                                                                  ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------+--------+---------------+
; clk                                                                    ; -2.567 ; -3213.665     ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.742 ; -13.356       ;
+------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                                                                                                                                                                        ;
+---------+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                  ; To Node                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -17.590 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg8  ; clk          ; clk         ; 1.000        ; 0.148      ; 18.692     ;
; -17.579 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg5  ; clk          ; clk         ; 1.000        ; 0.148      ; 18.681     ;
; -17.545 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg8  ; clk          ; clk         ; 1.000        ; 0.148      ; 18.647     ;
; -17.542 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg6  ; clk          ; clk         ; 1.000        ; 0.148      ; 18.644     ;
; -17.534 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg5  ; clk          ; clk         ; 1.000        ; 0.148      ; 18.636     ;
; -17.531 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg4  ; clk          ; clk         ; 1.000        ; 0.148      ; 18.633     ;
; -17.528 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg10 ; clk          ; clk         ; 1.000        ; 0.148      ; 18.630     ;
; -17.519 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg8  ; clk          ; clk         ; 1.000        ; 0.142      ; 18.615     ;
; -17.517 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg10 ; clk          ; clk         ; 1.000        ; 0.142      ; 18.613     ;
; -17.510 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg7  ; clk          ; clk         ; 1.000        ; 0.142      ; 18.606     ;
; -17.498 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg7  ; clk          ; clk         ; 1.000        ; 0.148      ; 18.600     ;
; -17.497 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg6  ; clk          ; clk         ; 1.000        ; 0.142      ; 18.593     ;
; -17.497 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg6  ; clk          ; clk         ; 1.000        ; 0.148      ; 18.599     ;
; -17.495 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg9  ; clk          ; clk         ; 1.000        ; 0.142      ; 18.591     ;
; -17.488 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg9  ; clk          ; clk         ; 1.000        ; 0.148      ; 18.590     ;
; -17.486 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg4  ; clk          ; clk         ; 1.000        ; 0.148      ; 18.588     ;
; -17.483 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg10 ; clk          ; clk         ; 1.000        ; 0.148      ; 18.585     ;
; -17.477 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a6~portb_address_reg6    ; clk          ; clk         ; 1.000        ; 0.128      ; 18.559     ;
; -17.474 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg8  ; clk          ; clk         ; 1.000        ; 0.142      ; 18.570     ;
; -17.472 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg10 ; clk          ; clk         ; 1.000        ; 0.142      ; 18.568     ;
; -17.465 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg7  ; clk          ; clk         ; 1.000        ; 0.142      ; 18.561     ;
; -17.456 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg6    ; clk          ; clk         ; 1.000        ; 0.142      ; 18.552     ;
; -17.453 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg7  ; clk          ; clk         ; 1.000        ; 0.148      ; 18.555     ;
; -17.452 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg6  ; clk          ; clk         ; 1.000        ; 0.142      ; 18.548     ;
; -17.450 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg9  ; clk          ; clk         ; 1.000        ; 0.142      ; 18.546     ;
; -17.446 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg4  ; clk          ; clk         ; 1.000        ; 0.126      ; 18.526     ;
; -17.443 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg9  ; clk          ; clk         ; 1.000        ; 0.148      ; 18.545     ;
; -17.439 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg8  ; clk          ; clk         ; 1.000        ; 0.148      ; 18.541     ;
; -17.432 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a6~portb_address_reg6    ; clk          ; clk         ; 1.000        ; 0.128      ; 18.514     ;
; -17.428 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg5  ; clk          ; clk         ; 1.000        ; 0.148      ; 18.530     ;
; -17.411 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg6    ; clk          ; clk         ; 1.000        ; 0.142      ; 18.507     ;
; -17.409 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg9    ; clk          ; clk         ; 1.000        ; 0.145      ; 18.508     ;
; -17.401 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg4  ; clk          ; clk         ; 1.000        ; 0.126      ; 18.481     ;
; -17.391 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg6  ; clk          ; clk         ; 1.000        ; 0.148      ; 18.493     ;
; -17.380 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg4  ; clk          ; clk         ; 1.000        ; 0.148      ; 18.482     ;
; -17.377 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg10 ; clk          ; clk         ; 1.000        ; 0.148      ; 18.479     ;
; -17.373 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg8    ; clk          ; clk         ; 1.000        ; 0.145      ; 18.472     ;
; -17.368 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg8  ; clk          ; clk         ; 1.000        ; 0.142      ; 18.464     ;
; -17.366 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg10 ; clk          ; clk         ; 1.000        ; 0.142      ; 18.462     ;
; -17.364 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg9    ; clk          ; clk         ; 1.000        ; 0.145      ; 18.463     ;
; -17.359 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg7  ; clk          ; clk         ; 1.000        ; 0.142      ; 18.455     ;
; -17.347 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg7  ; clk          ; clk         ; 1.000        ; 0.148      ; 18.449     ;
; -17.346 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg6  ; clk          ; clk         ; 1.000        ; 0.142      ; 18.442     ;
; -17.344 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg10   ; clk          ; clk         ; 1.000        ; 0.145      ; 18.443     ;
; -17.344 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg9  ; clk          ; clk         ; 1.000        ; 0.142      ; 18.440     ;
; -17.337 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg9  ; clk          ; clk         ; 1.000        ; 0.148      ; 18.439     ;
; -17.328 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg8    ; clk          ; clk         ; 1.000        ; 0.145      ; 18.427     ;
; -17.326 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a6~portb_address_reg6    ; clk          ; clk         ; 1.000        ; 0.128      ; 18.408     ;
; -17.305 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg6    ; clk          ; clk         ; 1.000        ; 0.142      ; 18.401     ;
; -17.299 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg10   ; clk          ; clk         ; 1.000        ; 0.145      ; 18.398     ;
; -17.295 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg4  ; clk          ; clk         ; 1.000        ; 0.126      ; 18.375     ;
; -17.258 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg9    ; clk          ; clk         ; 1.000        ; 0.145      ; 18.357     ;
; -17.222 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg8    ; clk          ; clk         ; 1.000        ; 0.145      ; 18.321     ;
; -17.221 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a6~portb_address_reg5    ; clk          ; clk         ; 1.000        ; 0.128      ; 18.303     ;
; -17.211 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[10]  ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg8  ; clk          ; clk         ; 1.000        ; 0.148      ; 18.313     ;
; -17.207 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg5  ; clk          ; clk         ; 1.000        ; 0.126      ; 18.287     ;
; -17.203 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg5  ; clk          ; clk         ; 1.000        ; 0.142      ; 18.299     ;
; -17.200 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[10]  ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg5  ; clk          ; clk         ; 1.000        ; 0.148      ; 18.302     ;
; -17.193 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg10   ; clk          ; clk         ; 1.000        ; 0.145      ; 18.292     ;
; -17.190 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a6~portb_address_reg9    ; clk          ; clk         ; 1.000        ; 0.128      ; 18.272     ;
; -17.181 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg5  ; clk          ; clk         ; 1.000        ; 0.138      ; 18.273     ;
; -17.181 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg9  ; clk          ; clk         ; 1.000        ; 0.126      ; 18.261     ;
; -17.177 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[7]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg8  ; clk          ; clk         ; 1.000        ; 0.148      ; 18.279     ;
; -17.176 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a6~portb_address_reg5    ; clk          ; clk         ; 1.000        ; 0.128      ; 18.258     ;
; -17.166 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[7]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg5  ; clk          ; clk         ; 1.000        ; 0.148      ; 18.268     ;
; -17.164 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg9  ; clk          ; clk         ; 1.000        ; 0.138      ; 18.256     ;
; -17.163 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[10]  ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg6  ; clk          ; clk         ; 1.000        ; 0.148      ; 18.265     ;
; -17.162 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg5  ; clk          ; clk         ; 1.000        ; 0.126      ; 18.242     ;
; -17.158 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg5  ; clk          ; clk         ; 1.000        ; 0.142      ; 18.254     ;
; -17.152 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[10]  ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg4  ; clk          ; clk         ; 1.000        ; 0.148      ; 18.254     ;
; -17.149 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[10]  ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg10 ; clk          ; clk         ; 1.000        ; 0.148      ; 18.251     ;
; -17.145 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a2~portb_address_reg5    ; clk          ; clk         ; 1.000        ; 0.149      ; 18.248     ;
; -17.145 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a6~portb_address_reg9    ; clk          ; clk         ; 1.000        ; 0.128      ; 18.227     ;
; -17.142 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a6~portb_address_reg10   ; clk          ; clk         ; 1.000        ; 0.128      ; 18.224     ;
; -17.141 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg9    ; clk          ; clk         ; 1.000        ; 0.142      ; 18.237     ;
; -17.140 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[10]  ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg8  ; clk          ; clk         ; 1.000        ; 0.142      ; 18.236     ;
; -17.138 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[10]  ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg10 ; clk          ; clk         ; 1.000        ; 0.142      ; 18.234     ;
; -17.137 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a6~portb_address_reg4    ; clk          ; clk         ; 1.000        ; 0.128      ; 18.219     ;
; -17.136 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg5  ; clk          ; clk         ; 1.000        ; 0.138      ; 18.228     ;
; -17.136 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg9  ; clk          ; clk         ; 1.000        ; 0.126      ; 18.216     ;
; -17.131 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[10]  ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg7  ; clk          ; clk         ; 1.000        ; 0.142      ; 18.227     ;
; -17.129 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg4  ; clk          ; clk         ; 1.000        ; 0.142      ; 18.225     ;
; -17.129 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[7]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg6  ; clk          ; clk         ; 1.000        ; 0.148      ; 18.231     ;
; -17.127 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg8  ; clk          ; clk         ; 1.000        ; 0.138      ; 18.219     ;
; -17.127 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg10 ; clk          ; clk         ; 1.000        ; 0.126      ; 18.207     ;
; -17.119 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[10]  ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg7  ; clk          ; clk         ; 1.000        ; 0.148      ; 18.221     ;
; -17.119 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg9  ; clk          ; clk         ; 1.000        ; 0.138      ; 18.211     ;
; -17.118 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[7]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg4  ; clk          ; clk         ; 1.000        ; 0.148      ; 18.220     ;
; -17.118 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[10]  ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg6  ; clk          ; clk         ; 1.000        ; 0.142      ; 18.214     ;
; -17.116 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a6~portb_address_reg8    ; clk          ; clk         ; 1.000        ; 0.128      ; 18.198     ;
; -17.116 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg6  ; clk          ; clk         ; 1.000        ; 0.126      ; 18.196     ;
; -17.116 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg8  ; clk          ; clk         ; 1.000        ; 0.150      ; 18.220     ;
; -17.116 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[10]  ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg9  ; clk          ; clk         ; 1.000        ; 0.142      ; 18.212     ;
; -17.115 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[7]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg10 ; clk          ; clk         ; 1.000        ; 0.148      ; 18.217     ;
; -17.112 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a6~portb_address_reg7    ; clk          ; clk         ; 1.000        ; 0.128      ; 18.194     ;
; -17.109 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg8  ; clk          ; clk         ; 1.000        ; 0.126      ; 18.189     ;
; -17.109 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[10]  ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg9  ; clk          ; clk         ; 1.000        ; 0.148      ; 18.211     ;
; -17.106 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[7]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg8  ; clk          ; clk         ; 1.000        ; 0.142      ; 18.202     ;
; -17.105 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg5  ; clk          ; clk         ; 1.000        ; 0.150      ; 18.209     ;
; -17.104 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg7  ; clk          ; clk         ; 1.000        ; 0.126      ; 18.184     ;
+---------+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3'                                                                                                                                                                                                     ;
+--------+---------------------------------------------+----------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                      ; Launch Clock                                                           ; Latch Clock                                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+----------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; -1.094 ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[6] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 1.000        ; 0.000      ; 2.134      ;
; -1.094 ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[5] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 1.000        ; 0.000      ; 2.134      ;
; -1.094 ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[4] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 1.000        ; 0.000      ; 2.134      ;
; -1.094 ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[7] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 1.000        ; 0.000      ; 2.134      ;
; -1.094 ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[2] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 1.000        ; 0.000      ; 2.134      ;
; -1.094 ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[1] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 1.000        ; 0.000      ; 2.134      ;
; -1.094 ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[3] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 1.000        ; 0.000      ; 2.134      ;
; -1.094 ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[0] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 1.000        ; 0.000      ; 2.134      ;
; -0.084 ; CPU:Inst_CPU|ac_reg[2]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[2] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 2.547      ; 3.171      ;
; -0.077 ; CPU:Inst_CPU|ac_reg[4]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[4] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 2.547      ; 3.164      ;
; 0.308  ; CPU:Inst_CPU|ac_reg[7]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[7] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 2.559      ; 2.791      ;
; 0.332  ; CPU:Inst_CPU|ac_reg[3]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[3] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 2.547      ; 2.755      ;
; 0.368  ; CPU:Inst_CPU|ac_reg[6]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[6] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 2.562      ; 2.734      ;
; 0.375  ; CPU:Inst_CPU|ac_reg[0]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[0] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 2.563      ; 2.728      ;
; 0.489  ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[6] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 2.555      ; 2.606      ;
; 0.489  ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[5] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 2.555      ; 2.606      ;
; 0.489  ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[4] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 2.555      ; 2.606      ;
; 0.489  ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[7] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 2.555      ; 2.606      ;
; 0.489  ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[2] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 2.555      ; 2.606      ;
; 0.489  ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[1] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 2.555      ; 2.606      ;
; 0.489  ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[3] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 2.555      ; 2.606      ;
; 0.489  ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[0] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 2.555      ; 2.606      ;
; 0.739  ; CPU:Inst_CPU|ac_reg[5]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[5] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 2.562      ; 2.363      ;
; 0.784  ; CPU:Inst_CPU|ac_reg[1]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[1] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 2.559      ; 2.315      ;
; 0.912  ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten  ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 2.555      ; 2.183      ;
+--------+---------------------------------------------+----------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                              ; To Node                                                                  ; Launch Clock                                                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.116 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[3]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 2.752      ; 2.246      ;
; -1.110 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[2]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 2.752      ; 2.252      ;
; -0.811 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[7]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 2.740      ; 2.539      ;
; -0.616 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[3]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 2.752      ; 2.246      ;
; -0.610 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[2]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 2.752      ; 2.252      ;
; -0.446 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[4]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 2.752      ; 2.916      ;
; -0.311 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[7]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 2.740      ; 2.539      ;
; -0.307 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[0]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 2.736      ; 3.039      ;
; -0.237 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[5]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 2.737      ; 3.110      ;
; -0.230 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[6]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 2.737      ; 3.117      ;
; -0.056 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[1]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 2.740      ; 3.294      ;
; -0.038 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.MUL       ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 2.740      ; 3.312      ;
; 0.040  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.SHL       ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 2.739      ; 3.389      ;
; 0.043  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[3]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 2.743      ; 3.396      ;
; 0.054  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[4]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 2.752      ; 2.916      ;
; 0.193  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[0]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 2.736      ; 3.039      ;
; 0.211  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.DIV       ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 2.739      ; 3.560      ;
; 0.263  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[5]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 2.737      ; 3.110      ;
; 0.270  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.LASTSTATE ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 2.743      ; 3.623      ;
; 0.270  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[6]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 2.737      ; 3.117      ;
; 0.315  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[0]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 2.743      ; 3.668      ;
; 0.317  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[9]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 2.743      ; 3.670      ;
; 0.318  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[2]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 2.743      ; 3.671      ;
; 0.320  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[1]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 2.743      ; 3.673      ;
; 0.326  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[6]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 2.743      ; 3.679      ;
; 0.327  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[4]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 2.743      ; 3.680      ;
; 0.331  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[7]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 2.743      ; 3.684      ;
; 0.332  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[5]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 2.743      ; 3.685      ;
; 0.444  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[1]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 2.740      ; 3.294      ;
; 0.462  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.MUL       ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 2.740      ; 3.312      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|vActive                                    ; SBCTextDisplayRGB:Inst5_VDU|vActive                                      ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|hActive                                    ; SBCTextDisplayRGB:Inst5_VDU|hActive                                      ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|charScanLine[0]                            ; SBCTextDisplayRGB:Inst5_VDU|charScanLine[0]                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|charScanLine[1]                            ; SBCTextDisplayRGB:Inst5_VDU|charScanLine[1]                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|charScanLine[2]                            ; SBCTextDisplayRGB:Inst5_VDU|charScanLine[2]                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|charScanLine[3]                            ; SBCTextDisplayRGB:Inst5_VDU|charScanLine[3]                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; Memory:Inst_Memory|curr_state.S0                                       ; Memory:Inst_Memory|curr_state.S0                                         ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; Panel:Inst_Panel|dig_counter[0]                                        ; Panel:Inst_Panel|dig_counter[0]                                          ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; Panel:Inst_Panel|rsdb                                                  ; Panel:Inst_Panel|rsdb                                                    ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; Panel:Inst_Panel|rs_state.RSSTOPPED                                    ; Panel:Inst_Panel|rs_state.RSSTOPPED                                      ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.INDIR2  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.INDIR2    ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.INDIR4  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.INDIR4    ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.DIV     ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.DIV       ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|counter[0]         ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|counter[0]           ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|counter[1]         ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|counter[1]           ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|counter[2]         ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|counter[2]           ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|counter[3]         ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|counter[3]           ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.SHL     ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.SHL       ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; UART:Inst_UART|counter[8]                                              ; UART:Inst_UART|counter[8]                                                ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; UART:Inst_UART|rxcounter[0]                                            ; UART:Inst_UART|rxcounter[0]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; UART:Inst_UART|rxcounter[2]                                            ; UART:Inst_UART|rxcounter[2]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; UART:Inst_UART|rxcounter[4]                                            ; UART:Inst_UART|rxcounter[4]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; UART:Inst_UART|rxcounter[5]                                            ; UART:Inst_UART|rxcounter[5]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; UART:Inst_UART|rxcounter[6]                                            ; UART:Inst_UART|rxcounter[6]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; UART:Inst_UART|rxcounter[7]                                            ; UART:Inst_UART|rxcounter[7]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; UART:Inst_UART|rxcounter[3]                                            ; UART:Inst_UART|rxcounter[3]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; UART:Inst_UART|rxcounter[1]                                            ; UART:Inst_UART|rxcounter[1]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.ISZ1    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.ISZ1      ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.S0A     ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.S0A       ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; Panel:Inst_Panel|rs_state.RSSTOPPING                                   ; Panel:Inst_Panel|rs_state.RSSTOPPING                                     ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; UART:Inst_UART|txstart                                                 ; UART:Inst_UART|txstart                                                   ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; UART:Inst_UART|txcounter[1]                                            ; UART:Inst_UART|txcounter[1]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; UART:Inst_UART|txcounter[2]                                            ; UART:Inst_UART|txcounter[2]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; UART:Inst_UART|txcounter[3]                                            ; UART:Inst_UART|txcounter[3]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; UART:Inst_UART|txcounter[4]                                            ; UART:Inst_UART|txcounter[4]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; UART:Inst_UART|txcounter[5]                                            ; UART:Inst_UART|txcounter[5]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; UART:Inst_UART|txcounter[6]                                            ; UART:Inst_UART|txcounter[6]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; UART:Inst_UART|txcounter[7]                                            ; UART:Inst_UART|txcounter[7]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; UART:Inst_UART|txcounter[0]                                            ; UART:Inst_UART|txcounter[0]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; UART:Inst_UART|tx_ready_flag                                           ; UART:Inst_UART|tx_ready_flag                                             ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; UART:Inst_UART|rx_ready_flag                                           ; UART:Inst_UART|rx_ready_flag                                             ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.MULDIV2 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.MULDIV2   ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.SIFETCH ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.SIFETCH   ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|paramCount[2]                              ; SBCTextDisplayRGB:Inst5_VDU|paramCount[2]                                ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|param4[0]                                  ; SBCTextDisplayRGB:Inst5_VDU|param4[0]                                    ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|param3[0]                                  ; SBCTextDisplayRGB:Inst5_VDU|param3[0]                                    ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|param2[0]                                  ; SBCTextDisplayRGB:Inst5_VDU|param2[0]                                    ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|dispState.dispWrite                        ; SBCTextDisplayRGB:Inst5_VDU|dispState.dispWrite                          ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|pixelCount[0]                              ; SBCTextDisplayRGB:Inst5_VDU|pixelCount[0]                                ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|pixelCount[1]                              ; SBCTextDisplayRGB:Inst5_VDU|pixelCount[1]                                ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|dispWR                                     ; SBCTextDisplayRGB:Inst5_VDU|dispWR                                       ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|cursorVert[2]                              ; SBCTextDisplayRGB:Inst5_VDU|cursorVert[2]                                ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|cursorVert[4]                              ; SBCTextDisplayRGB:Inst5_VDU|cursorVert[4]                                ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|cursorVert[3]                              ; SBCTextDisplayRGB:Inst5_VDU|cursorVert[3]                                ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|dispState.idle                             ; SBCTextDisplayRGB:Inst5_VDU|dispState.idle                               ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|param1[0]                                  ; SBCTextDisplayRGB:Inst5_VDU|param1[0]                                    ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|paramCount[1]                              ; SBCTextDisplayRGB:Inst5_VDU|paramCount[1]                                ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|paramCount[0]                              ; SBCTextDisplayRGB:Inst5_VDU|paramCount[0]                                ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|attInverse                                 ; SBCTextDisplayRGB:Inst5_VDU|attInverse                                   ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|attBold                                    ; SBCTextDisplayRGB:Inst5_VDU|attBold                                      ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|kbWriteTimer[0]                            ; SBCTextDisplayRGB:Inst5_VDU|kbWriteTimer[0]                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|kbWriteTimer[1]                            ; SBCTextDisplayRGB:Inst5_VDU|kbWriteTimer[1]                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|kbWriteTimer[2]                            ; SBCTextDisplayRGB:Inst5_VDU|kbWriteTimer[2]                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|kbWriteTimer[3]                            ; SBCTextDisplayRGB:Inst5_VDU|kbWriteTimer[3]                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|kbWriteTimer[4]                            ; SBCTextDisplayRGB:Inst5_VDU|kbWriteTimer[4]                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|kbWriteTimer[5]                            ; SBCTextDisplayRGB:Inst5_VDU|kbWriteTimer[5]                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|kbWriteTimer[6]                            ; SBCTextDisplayRGB:Inst5_VDU|kbWriteTimer[6]                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|kbWriteTimer[7]                            ; SBCTextDisplayRGB:Inst5_VDU|kbWriteTimer[7]                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|kbWriteTimer[8]                            ; SBCTextDisplayRGB:Inst5_VDU|kbWriteTimer[8]                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|kbWriteTimer[9]                            ; SBCTextDisplayRGB:Inst5_VDU|kbWriteTimer[9]                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
+--------+------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3'                                                                                                                                                                                                      ;
+--------+---------------------------------------------+----------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                      ; Launch Clock                                                           ; Latch Clock                                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+----------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; -0.178 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten  ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 2.555      ; 2.183      ;
; -0.050 ; CPU:Inst_CPU|ac_reg[1]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[1] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 2.559      ; 2.315      ;
; -0.005 ; CPU:Inst_CPU|ac_reg[5]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[5] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 2.562      ; 2.363      ;
; 0.245  ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[6] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 2.555      ; 2.606      ;
; 0.245  ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[5] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 2.555      ; 2.606      ;
; 0.245  ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[4] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 2.555      ; 2.606      ;
; 0.245  ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[7] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 2.555      ; 2.606      ;
; 0.245  ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[2] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 2.555      ; 2.606      ;
; 0.245  ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[1] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 2.555      ; 2.606      ;
; 0.245  ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[3] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 2.555      ; 2.606      ;
; 0.245  ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[0] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 2.555      ; 2.606      ;
; 0.359  ; CPU:Inst_CPU|ac_reg[0]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[0] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 2.563      ; 2.728      ;
; 0.366  ; CPU:Inst_CPU|ac_reg[6]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[6] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 2.562      ; 2.734      ;
; 0.402  ; CPU:Inst_CPU|ac_reg[3]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[3] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 2.547      ; 2.755      ;
; 0.426  ; CPU:Inst_CPU|ac_reg[7]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[7] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 2.559      ; 2.791      ;
; 0.811  ; CPU:Inst_CPU|ac_reg[4]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[4] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 2.547      ; 3.164      ;
; 0.818  ; CPU:Inst_CPU|ac_reg[2]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[2] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 2.547      ; 3.171      ;
; 1.828  ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[6] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.000        ; 0.000      ; 2.134      ;
; 1.828  ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[5] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.000        ; 0.000      ; 2.134      ;
; 1.828  ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[4] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.000        ; 0.000      ; 2.134      ;
; 1.828  ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[7] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.000        ; 0.000      ; 2.134      ;
; 1.828  ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[2] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.000        ; 0.000      ; 2.134      ;
; 1.828  ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[1] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.000        ; 0.000      ; 2.134      ;
; 1.828  ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[3] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.000        ; 0.000      ; 2.134      ;
; 1.828  ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[0] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.000        ; 0.000      ; 2.134      ;
+--------+---------------------------------------------+----------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'clk'                                                                                                                              ;
+--------+---------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.362 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[4] ; clk          ; clk         ; 1.000        ; -0.019     ; 2.383      ;
; -0.938 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[0] ; clk          ; clk         ; 1.000        ; -0.001     ; 1.977      ;
; -0.938 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[2] ; clk          ; clk         ; 1.000        ; -0.001     ; 1.977      ;
; -0.921 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[7] ; clk          ; clk         ; 1.000        ; 0.001      ; 1.962      ;
; -0.921 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[6] ; clk          ; clk         ; 1.000        ; 0.001      ; 1.962      ;
; -0.626 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.666      ;
; -0.626 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.666      ;
; -0.626 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.666      ;
+--------+---------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'clk'                                                                                                                              ;
+-------+---------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.360 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[3] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.666      ;
; 1.360 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[5] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.666      ;
; 1.360 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[1] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.666      ;
; 1.655 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[7] ; clk          ; clk         ; 0.000        ; 0.001      ; 1.962      ;
; 1.655 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[6] ; clk          ; clk         ; 0.000        ; 0.001      ; 1.962      ;
; 1.672 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[0] ; clk          ; clk         ; 0.000        ; -0.001     ; 1.977      ;
; 1.672 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[2] ; clk          ; clk         ; 0.000        ; -0.001     ; 1.977      ;
; 2.096 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[4] ; clk          ; clk         ; 0.000        ; -0.019     ; 2.383      ;
+-------+---------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_we_reg         ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_we_reg         ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_we_reg        ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_we_reg        ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_address_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_address_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_address_reg1  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_address_reg1  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_address_reg10 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_address_reg10 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_address_reg11 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_address_reg11 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_address_reg2  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_address_reg2  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_address_reg3  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_address_reg3  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_address_reg4  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_address_reg4  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_address_reg5  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_address_reg5  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_address_reg6  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_address_reg6  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_address_reg7  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_address_reg7  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_address_reg8  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_address_reg8  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_address_reg9  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_address_reg9  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_datain_reg0   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_datain_reg0   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_memory_reg0   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_memory_reg0   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_we_reg        ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_we_reg        ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a1~porta_address_reg0   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a1~porta_address_reg0   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a1~porta_address_reg1   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a1~porta_address_reg1   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a1~porta_address_reg10  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a1~porta_address_reg10  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a1~porta_address_reg11  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a1~porta_address_reg11  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a1~porta_address_reg2   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a1~porta_address_reg2   ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3'                                                                                                   ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                  ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------+------------+----------------------------------------------------------+
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[0]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[0]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[1]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[1]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[2]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[2]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[3]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[3]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[4]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[4]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[5]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[5]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[6]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[6]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[7]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[7]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten              ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[0]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[0]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[1]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[1]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[2]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[2]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[3]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[3]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[4]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[4]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[5]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[5]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[6]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[6]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[7]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[7]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteWritten|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteWritten|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Rise       ; Inst_CPU|Inst_CPU_StateMachine|curr_state.IOTPER3|regout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Rise       ; Inst_CPU|Inst_CPU_StateMachine|curr_state.IOTPER3|regout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst_IOT_Distributor|load_4|combout                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst_IOT_Distributor|load_4|combout                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Rise       ; Inst_IOT_Distributor|load_4|datad                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Rise       ; Inst_IOT_Distributor|load_4|datad                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst_IOT_Distributor|load_4~clkctrl|inclk[0]             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst_IOT_Distributor|load_4~clkctrl|inclk[0]             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst_IOT_Distributor|load_4~clkctrl|outclk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst_IOT_Distributor|load_4~clkctrl|outclk               ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; RsRx        ; clk        ; 4.574 ; 4.574 ; Rise       ; clk             ;
; btnCpuReset ; clk        ; 5.369 ; 5.369 ; Rise       ; clk             ;
; io_ps2Clk   ; clk        ; 8.139 ; 8.139 ; Rise       ; clk             ;
; io_ps2Data  ; clk        ; 5.628 ; 5.628 ; Rise       ; clk             ;
; runSwitch   ; clk        ; 5.024 ; 5.024 ; Rise       ; clk             ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; RsRx        ; clk        ; -4.308 ; -4.308 ; Rise       ; clk             ;
; btnCpuReset ; clk        ; -5.103 ; -5.103 ; Rise       ; clk             ;
; io_ps2Clk   ; clk        ; -4.953 ; -4.953 ; Rise       ; clk             ;
; io_ps2Data  ; clk        ; -5.362 ; -5.362 ; Rise       ; clk             ;
; runSwitch   ; clk        ; -4.758 ; -4.758 ; Rise       ; clk             ;
+-------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; RsTx          ; clk        ; 8.830 ; 8.830 ; Rise       ; clk             ;
; io_ps2Clk     ; clk        ; 8.217 ; 8.217 ; Rise       ; clk             ;
; io_ps2Data    ; clk        ; 8.238 ; 8.238 ; Rise       ; clk             ;
; o_vid_blu[*]  ; clk        ; 7.702 ; 7.702 ; Rise       ; clk             ;
;  o_vid_blu[0] ; clk        ; 7.671 ; 7.671 ; Rise       ; clk             ;
;  o_vid_blu[1] ; clk        ; 7.702 ; 7.702 ; Rise       ; clk             ;
; o_vid_grn[*]  ; clk        ; 7.677 ; 7.677 ; Rise       ; clk             ;
;  o_vid_grn[0] ; clk        ; 7.282 ; 7.282 ; Rise       ; clk             ;
;  o_vid_grn[1] ; clk        ; 7.677 ; 7.677 ; Rise       ; clk             ;
; o_vid_hSync   ; clk        ; 7.257 ; 7.257 ; Rise       ; clk             ;
; o_vid_red[*]  ; clk        ; 7.304 ; 7.304 ; Rise       ; clk             ;
;  o_vid_red[0] ; clk        ; 7.304 ; 7.304 ; Rise       ; clk             ;
;  o_vid_red[1] ; clk        ; 7.295 ; 7.295 ; Rise       ; clk             ;
; o_vid_vSync   ; clk        ; 7.654 ; 7.654 ; Rise       ; clk             ;
; runLED        ; clk        ; 8.203 ; 8.203 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; RsTx          ; clk        ; 8.830 ; 8.830 ; Rise       ; clk             ;
; io_ps2Clk     ; clk        ; 8.217 ; 8.217 ; Rise       ; clk             ;
; io_ps2Data    ; clk        ; 8.238 ; 8.238 ; Rise       ; clk             ;
; o_vid_blu[*]  ; clk        ; 7.671 ; 7.671 ; Rise       ; clk             ;
;  o_vid_blu[0] ; clk        ; 7.671 ; 7.671 ; Rise       ; clk             ;
;  o_vid_blu[1] ; clk        ; 7.702 ; 7.702 ; Rise       ; clk             ;
; o_vid_grn[*]  ; clk        ; 7.282 ; 7.282 ; Rise       ; clk             ;
;  o_vid_grn[0] ; clk        ; 7.282 ; 7.282 ; Rise       ; clk             ;
;  o_vid_grn[1] ; clk        ; 7.677 ; 7.677 ; Rise       ; clk             ;
; o_vid_hSync   ; clk        ; 7.257 ; 7.257 ; Rise       ; clk             ;
; o_vid_red[*]  ; clk        ; 7.295 ; 7.295 ; Rise       ; clk             ;
;  o_vid_red[0] ; clk        ; 7.304 ; 7.304 ; Rise       ; clk             ;
;  o_vid_red[1] ; clk        ; 7.295 ; 7.295 ; Rise       ; clk             ;
; o_vid_vSync   ; clk        ; 7.654 ; 7.654 ; Rise       ; clk             ;
; runLED        ; clk        ; 8.203 ; 8.203 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                        ;
+------------------------------------------------------------------------+--------+---------------+
; Clock                                                                  ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------+--------+---------------+
; clk                                                                    ; -4.907 ; -1450.236     ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.143  ; 0.000         ;
+------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                         ;
+------------------------------------------------------------------------+--------+---------------+
; Clock                                                                  ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------+--------+---------------+
; clk                                                                    ; -0.966 ; -12.992       ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.423  ; 0.000         ;
+------------------------------------------------------------------------+--------+---------------+


+-------------------------------+
; Fast Model Recovery Summary   ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk   ; 0.045 ; 0.000         ;
+-------+-------+---------------+


+-------------------------------+
; Fast Model Removal Summary    ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk   ; 0.595 ; 0.000         ;
+-------+-------+---------------+


+-------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                          ;
+------------------------------------------------------------------------+--------+---------------+
; Clock                                                                  ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------+--------+---------------+
; clk                                                                    ; -2.000 ; -2393.604     ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500 ; -9.000        ;
+------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.907 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg8  ; clk          ; clk         ; 1.000        ; 0.072      ; 5.978      ;
; -4.876 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg6  ; clk          ; clk         ; 1.000        ; 0.072      ; 5.947      ;
; -4.875 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg8  ; clk          ; clk         ; 1.000        ; 0.072      ; 5.946      ;
; -4.870 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg4  ; clk          ; clk         ; 1.000        ; 0.072      ; 5.941      ;
; -4.866 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg10 ; clk          ; clk         ; 1.000        ; 0.072      ; 5.937      ;
; -4.863 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg10 ; clk          ; clk         ; 1.000        ; 0.066      ; 5.928      ;
; -4.860 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg7  ; clk          ; clk         ; 1.000        ; 0.066      ; 5.925      ;
; -4.859 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg5  ; clk          ; clk         ; 1.000        ; 0.072      ; 5.930      ;
; -4.858 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg8  ; clk          ; clk         ; 1.000        ; 0.066      ; 5.923      ;
; -4.852 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg7  ; clk          ; clk         ; 1.000        ; 0.072      ; 5.923      ;
; -4.849 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg9  ; clk          ; clk         ; 1.000        ; 0.066      ; 5.914      ;
; -4.847 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg9  ; clk          ; clk         ; 1.000        ; 0.072      ; 5.918      ;
; -4.847 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg6  ; clk          ; clk         ; 1.000        ; 0.066      ; 5.912      ;
; -4.844 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg6  ; clk          ; clk         ; 1.000        ; 0.072      ; 5.915      ;
; -4.842 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a6~portb_address_reg6    ; clk          ; clk         ; 1.000        ; 0.052      ; 5.893      ;
; -4.838 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg4  ; clk          ; clk         ; 1.000        ; 0.072      ; 5.909      ;
; -4.834 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg10 ; clk          ; clk         ; 1.000        ; 0.072      ; 5.905      ;
; -4.831 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg10 ; clk          ; clk         ; 1.000        ; 0.066      ; 5.896      ;
; -4.829 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg4  ; clk          ; clk         ; 1.000        ; 0.051      ; 5.879      ;
; -4.829 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg8  ; clk          ; clk         ; 1.000        ; 0.072      ; 5.900      ;
; -4.828 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg7  ; clk          ; clk         ; 1.000        ; 0.066      ; 5.893      ;
; -4.827 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg5  ; clk          ; clk         ; 1.000        ; 0.072      ; 5.898      ;
; -4.826 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg8  ; clk          ; clk         ; 1.000        ; 0.066      ; 5.891      ;
; -4.820 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg7  ; clk          ; clk         ; 1.000        ; 0.072      ; 5.891      ;
; -4.817 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg6    ; clk          ; clk         ; 1.000        ; 0.068      ; 5.884      ;
; -4.817 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg9  ; clk          ; clk         ; 1.000        ; 0.066      ; 5.882      ;
; -4.815 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg9  ; clk          ; clk         ; 1.000        ; 0.072      ; 5.886      ;
; -4.815 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg6  ; clk          ; clk         ; 1.000        ; 0.066      ; 5.880      ;
; -4.810 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a6~portb_address_reg6    ; clk          ; clk         ; 1.000        ; 0.052      ; 5.861      ;
; -4.798 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg6  ; clk          ; clk         ; 1.000        ; 0.072      ; 5.869      ;
; -4.797 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg4  ; clk          ; clk         ; 1.000        ; 0.051      ; 5.847      ;
; -4.793 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg9    ; clk          ; clk         ; 1.000        ; 0.072      ; 5.864      ;
; -4.792 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg4  ; clk          ; clk         ; 1.000        ; 0.072      ; 5.863      ;
; -4.788 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg10 ; clk          ; clk         ; 1.000        ; 0.072      ; 5.859      ;
; -4.785 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg10 ; clk          ; clk         ; 1.000        ; 0.066      ; 5.850      ;
; -4.785 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg6    ; clk          ; clk         ; 1.000        ; 0.068      ; 5.852      ;
; -4.783 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a6~portb_address_reg9    ; clk          ; clk         ; 1.000        ; 0.052      ; 5.834      ;
; -4.782 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg7  ; clk          ; clk         ; 1.000        ; 0.066      ; 5.847      ;
; -4.781 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg5  ; clk          ; clk         ; 1.000        ; 0.072      ; 5.852      ;
; -4.780 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg8  ; clk          ; clk         ; 1.000        ; 0.066      ; 5.845      ;
; -4.777 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg8    ; clk          ; clk         ; 1.000        ; 0.072      ; 5.848      ;
; -4.775 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg9  ; clk          ; clk         ; 1.000        ; 0.051      ; 5.825      ;
; -4.774 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg7  ; clk          ; clk         ; 1.000        ; 0.072      ; 5.845      ;
; -4.771 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg9  ; clk          ; clk         ; 1.000        ; 0.066      ; 5.836      ;
; -4.769 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg9  ; clk          ; clk         ; 1.000        ; 0.072      ; 5.840      ;
; -4.769 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg6  ; clk          ; clk         ; 1.000        ; 0.066      ; 5.834      ;
; -4.768 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg10   ; clk          ; clk         ; 1.000        ; 0.072      ; 5.839      ;
; -4.764 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a6~portb_address_reg6    ; clk          ; clk         ; 1.000        ; 0.052      ; 5.815      ;
; -4.763 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[7]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg8  ; clk          ; clk         ; 1.000        ; 0.072      ; 5.834      ;
; -4.761 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg9    ; clk          ; clk         ; 1.000        ; 0.072      ; 5.832      ;
; -4.758 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a6~portb_address_reg5    ; clk          ; clk         ; 1.000        ; 0.052      ; 5.809      ;
; -4.757 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a6~portb_address_reg10   ; clk          ; clk         ; 1.000        ; 0.052      ; 5.808      ;
; -4.751 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a6~portb_address_reg4    ; clk          ; clk         ; 1.000        ; 0.052      ; 5.802      ;
; -4.751 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg9  ; clk          ; clk         ; 1.000        ; 0.064      ; 5.814      ;
; -4.751 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg4  ; clk          ; clk         ; 1.000        ; 0.051      ; 5.801      ;
; -4.751 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a6~portb_address_reg9    ; clk          ; clk         ; 1.000        ; 0.052      ; 5.802      ;
; -4.749 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg8  ; clk          ; clk         ; 1.000        ; 0.071      ; 5.819      ;
; -4.746 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg10 ; clk          ; clk         ; 1.000        ; 0.051      ; 5.796      ;
; -4.745 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a6~portb_address_reg8    ; clk          ; clk         ; 1.000        ; 0.052      ; 5.796      ;
; -4.745 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg5  ; clk          ; clk         ; 1.000        ; 0.066      ; 5.810      ;
; -4.745 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg8    ; clk          ; clk         ; 1.000        ; 0.072      ; 5.816      ;
; -4.744 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg5  ; clk          ; clk         ; 1.000        ; 0.051      ; 5.794      ;
; -4.743 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg4  ; clk          ; clk         ; 1.000        ; 0.066      ; 5.808      ;
; -4.743 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg9  ; clk          ; clk         ; 1.000        ; 0.051      ; 5.793      ;
; -4.739 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg8  ; clk          ; clk         ; 1.000        ; 0.064      ; 5.802      ;
; -4.739 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg6    ; clk          ; clk         ; 1.000        ; 0.068      ; 5.806      ;
; -4.738 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg8  ; clk          ; clk         ; 1.000        ; 0.051      ; 5.788      ;
; -4.738 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg6  ; clk          ; clk         ; 1.000        ; 0.051      ; 5.788      ;
; -4.738 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[10]  ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg8  ; clk          ; clk         ; 1.000        ; 0.072      ; 5.809      ;
; -4.737 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a6~portb_address_reg7    ; clk          ; clk         ; 1.000        ; 0.052      ; 5.788      ;
; -4.736 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg10   ; clk          ; clk         ; 1.000        ; 0.072      ; 5.807      ;
; -4.732 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[7]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg6  ; clk          ; clk         ; 1.000        ; 0.072      ; 5.803      ;
; -4.731 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg7  ; clk          ; clk         ; 1.000        ; 0.051      ; 5.781      ;
; -4.728 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg9    ; clk          ; clk         ; 1.000        ; 0.068      ; 5.795      ;
; -4.726 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[7]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg4  ; clk          ; clk         ; 1.000        ; 0.072      ; 5.797      ;
; -4.726 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a6~portb_address_reg5    ; clk          ; clk         ; 1.000        ; 0.052      ; 5.777      ;
; -4.725 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a6~portb_address_reg10   ; clk          ; clk         ; 1.000        ; 0.052      ; 5.776      ;
; -4.723 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg5  ; clk          ; clk         ; 1.000        ; 0.064      ; 5.786      ;
; -4.722 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[7]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg10 ; clk          ; clk         ; 1.000        ; 0.072      ; 5.793      ;
; -4.719 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg10 ; clk          ; clk         ; 1.000        ; 0.064      ; 5.782      ;
; -4.719 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[7]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg10 ; clk          ; clk         ; 1.000        ; 0.066      ; 5.784      ;
; -4.719 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a6~portb_address_reg4    ; clk          ; clk         ; 1.000        ; 0.052      ; 5.770      ;
; -4.719 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg9  ; clk          ; clk         ; 1.000        ; 0.064      ; 5.782      ;
; -4.718 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg6  ; clk          ; clk         ; 1.000        ; 0.071      ; 5.788      ;
; -4.716 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[7]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg7  ; clk          ; clk         ; 1.000        ; 0.066      ; 5.781      ;
; -4.715 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[7]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg5  ; clk          ; clk         ; 1.000        ; 0.072      ; 5.786      ;
; -4.715 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg9    ; clk          ; clk         ; 1.000        ; 0.072      ; 5.786      ;
; -4.714 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[7]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg8  ; clk          ; clk         ; 1.000        ; 0.066      ; 5.779      ;
; -4.714 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg10 ; clk          ; clk         ; 1.000        ; 0.051      ; 5.764      ;
; -4.713 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a6~portb_address_reg8    ; clk          ; clk         ; 1.000        ; 0.052      ; 5.764      ;
; -4.713 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg5  ; clk          ; clk         ; 1.000        ; 0.066      ; 5.778      ;
; -4.712 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg4  ; clk          ; clk         ; 1.000        ; 0.071      ; 5.782      ;
; -4.712 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg5  ; clk          ; clk         ; 1.000        ; 0.051      ; 5.762      ;
; -4.711 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg7    ; clk          ; clk         ; 1.000        ; 0.068      ; 5.778      ;
; -4.711 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg4  ; clk          ; clk         ; 1.000        ; 0.066      ; 5.776      ;
; -4.710 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg6  ; clk          ; clk         ; 1.000        ; 0.064      ; 5.773      ;
; -4.708 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg10 ; clk          ; clk         ; 1.000        ; 0.071      ; 5.778      ;
; -4.708 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[7]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg7  ; clk          ; clk         ; 1.000        ; 0.072      ; 5.779      ;
; -4.707 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[10]  ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg6  ; clk          ; clk         ; 1.000        ; 0.072      ; 5.778      ;
; -4.707 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg8  ; clk          ; clk         ; 1.000        ; 0.064      ; 5.770      ;
+--------+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3'                                                                                                                                                                                                    ;
+-------+---------------------------------------------+----------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                      ; Launch Clock                                                           ; Latch Clock                                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+----------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; 0.143 ; CPU:Inst_CPU|ac_reg[4]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[4] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 0.719      ; 1.108      ;
; 0.147 ; CPU:Inst_CPU|ac_reg[2]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[2] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 0.719      ; 1.104      ;
; 0.202 ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[6] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 1.000        ; 0.000      ; 0.830      ;
; 0.202 ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[5] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 1.000        ; 0.000      ; 0.830      ;
; 0.202 ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[4] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 1.000        ; 0.000      ; 0.830      ;
; 0.202 ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[7] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 1.000        ; 0.000      ; 0.830      ;
; 0.202 ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[2] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 1.000        ; 0.000      ; 0.830      ;
; 0.202 ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[1] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 1.000        ; 0.000      ; 0.830      ;
; 0.202 ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[3] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 1.000        ; 0.000      ; 0.830      ;
; 0.202 ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[0] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 1.000        ; 0.000      ; 0.830      ;
; 0.267 ; CPU:Inst_CPU|ac_reg[3]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[3] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 0.719      ; 0.984      ;
; 0.272 ; CPU:Inst_CPU|ac_reg[7]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[7] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 0.730      ; 0.990      ;
; 0.293 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[6] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 0.730      ; 0.969      ;
; 0.293 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[5] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 0.730      ; 0.969      ;
; 0.293 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[4] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 0.730      ; 0.969      ;
; 0.293 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[7] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 0.730      ; 0.969      ;
; 0.293 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[2] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 0.730      ; 0.969      ;
; 0.293 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[1] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 0.730      ; 0.969      ;
; 0.293 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[3] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 0.730      ; 0.969      ;
; 0.293 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[0] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 0.730      ; 0.969      ;
; 0.306 ; CPU:Inst_CPU|ac_reg[6]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[6] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 0.734      ; 0.960      ;
; 0.307 ; CPU:Inst_CPU|ac_reg[0]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[0] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 0.736      ; 0.961      ;
; 0.413 ; CPU:Inst_CPU|ac_reg[5]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[5] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 0.734      ; 0.853      ;
; 0.434 ; CPU:Inst_CPU|ac_reg[1]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[1] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 0.730      ; 0.828      ;
; 0.457 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten  ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 0.730      ; 0.805      ;
+-------+---------------------------------------------+----------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                              ; To Node                                                                  ; Launch Clock                                                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.966 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[3]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 1.437      ; 0.764      ;
; -0.955 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[2]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 1.437      ; 0.775      ;
; -0.863 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[7]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 1.426      ; 0.856      ;
; -0.779 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[4]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 1.437      ; 0.951      ;
; -0.727 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[0]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 1.420      ; 0.986      ;
; -0.680 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[5]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 1.422      ; 1.035      ;
; -0.679 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[6]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 1.422      ; 1.036      ;
; -0.640 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[1]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 1.426      ; 1.079      ;
; -0.617 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.MUL       ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 1.426      ; 1.102      ;
; -0.598 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.SHL       ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 1.424      ; 1.119      ;
; -0.541 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.DIV       ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 1.424      ; 1.176      ;
; -0.516 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.LASTSTATE ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 1.426      ; 1.203      ;
; -0.498 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[3]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 1.431      ; 1.226      ;
; -0.466 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[3]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 1.437      ; 0.764      ;
; -0.455 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[2]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 1.437      ; 0.775      ;
; -0.451 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.SHR       ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 1.426      ; 1.268      ;
; -0.383 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[9]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 1.431      ; 1.341      ;
; -0.380 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[1]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 1.431      ; 1.344      ;
; -0.378 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[2]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 1.431      ; 1.346      ;
; -0.376 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[6]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 1.431      ; 1.348      ;
; -0.374 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[4]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 1.431      ; 1.350      ;
; -0.371 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[7]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 1.431      ; 1.353      ;
; -0.370 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[5]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 1.431      ; 1.354      ;
; -0.363 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[7]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 1.426      ; 0.856      ;
; -0.359 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[0]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 1.431      ; 1.365      ;
; -0.302 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[8]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 1.431      ; 1.422      ;
; -0.279 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[4]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 1.437      ; 0.951      ;
; -0.227 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[0]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 1.420      ; 0.986      ;
; -0.189 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txstart                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 1.431      ; 1.535      ;
; -0.180 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[5]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 1.422      ; 1.035      ;
; -0.179 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[6]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 1.422      ; 1.036      ;
; -0.140 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[1]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 1.426      ; 1.079      ;
; -0.117 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.MUL       ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 1.426      ; 1.102      ;
; -0.098 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.SHL       ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 1.424      ; 1.119      ;
; -0.041 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.DIV       ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 1.424      ; 1.176      ;
; -0.016 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.LASTSTATE ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 1.426      ; 1.203      ;
; 0.002  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[3]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 1.431      ; 1.226      ;
; 0.049  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.SHR       ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 1.426      ; 1.268      ;
; 0.117  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[9]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 1.431      ; 1.341      ;
; 0.120  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[1]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 1.431      ; 1.344      ;
; 0.122  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[2]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 1.431      ; 1.346      ;
; 0.124  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[6]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 1.431      ; 1.348      ;
; 0.126  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[4]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 1.431      ; 1.350      ;
; 0.129  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[7]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 1.431      ; 1.353      ;
; 0.130  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[5]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 1.431      ; 1.354      ;
; 0.141  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[0]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 1.431      ; 1.365      ;
; 0.198  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[8]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 1.431      ; 1.422      ;
; 0.215  ; SBCTextDisplayRGB:Inst5_VDU|vActive                                    ; SBCTextDisplayRGB:Inst5_VDU|vActive                                      ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SBCTextDisplayRGB:Inst5_VDU|hActive                                    ; SBCTextDisplayRGB:Inst5_VDU|hActive                                      ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SBCTextDisplayRGB:Inst5_VDU|charScanLine[0]                            ; SBCTextDisplayRGB:Inst5_VDU|charScanLine[0]                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SBCTextDisplayRGB:Inst5_VDU|charScanLine[1]                            ; SBCTextDisplayRGB:Inst5_VDU|charScanLine[1]                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SBCTextDisplayRGB:Inst5_VDU|charScanLine[2]                            ; SBCTextDisplayRGB:Inst5_VDU|charScanLine[2]                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SBCTextDisplayRGB:Inst5_VDU|charScanLine[3]                            ; SBCTextDisplayRGB:Inst5_VDU|charScanLine[3]                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Memory:Inst_Memory|curr_state.S0                                       ; Memory:Inst_Memory|curr_state.S0                                         ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Panel:Inst_Panel|dig_counter[0]                                        ; Panel:Inst_Panel|dig_counter[0]                                          ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Panel:Inst_Panel|rsdb                                                  ; Panel:Inst_Panel|rsdb                                                    ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Panel:Inst_Panel|rs_state.RSSTOPPED                                    ; Panel:Inst_Panel|rs_state.RSSTOPPED                                      ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.INDIR2  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.INDIR2    ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.INDIR4  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.INDIR4    ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.DIV     ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.DIV       ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|counter[0]         ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|counter[0]           ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|counter[1]         ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|counter[1]           ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|counter[2]         ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|counter[2]           ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|counter[3]         ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|counter[3]           ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.SHL     ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.SHL       ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:Inst_UART|counter[8]                                              ; UART:Inst_UART|counter[8]                                                ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:Inst_UART|rxcounter[0]                                            ; UART:Inst_UART|rxcounter[0]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:Inst_UART|rxcounter[2]                                            ; UART:Inst_UART|rxcounter[2]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:Inst_UART|rxcounter[4]                                            ; UART:Inst_UART|rxcounter[4]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:Inst_UART|rxcounter[5]                                            ; UART:Inst_UART|rxcounter[5]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:Inst_UART|rxcounter[6]                                            ; UART:Inst_UART|rxcounter[6]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:Inst_UART|rxcounter[7]                                            ; UART:Inst_UART|rxcounter[7]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:Inst_UART|rxcounter[3]                                            ; UART:Inst_UART|rxcounter[3]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:Inst_UART|rxcounter[1]                                            ; UART:Inst_UART|rxcounter[1]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.ISZ1    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.ISZ1      ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.S0A     ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.S0A       ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Panel:Inst_Panel|rs_state.RSSTOPPING                                   ; Panel:Inst_Panel|rs_state.RSSTOPPING                                     ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:Inst_UART|txstart                                                 ; UART:Inst_UART|txstart                                                   ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:Inst_UART|txcounter[1]                                            ; UART:Inst_UART|txcounter[1]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:Inst_UART|txcounter[2]                                            ; UART:Inst_UART|txcounter[2]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:Inst_UART|txcounter[3]                                            ; UART:Inst_UART|txcounter[3]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:Inst_UART|txcounter[4]                                            ; UART:Inst_UART|txcounter[4]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:Inst_UART|txcounter[5]                                            ; UART:Inst_UART|txcounter[5]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:Inst_UART|txcounter[6]                                            ; UART:Inst_UART|txcounter[6]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:Inst_UART|txcounter[7]                                            ; UART:Inst_UART|txcounter[7]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:Inst_UART|txcounter[0]                                            ; UART:Inst_UART|txcounter[0]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:Inst_UART|tx_ready_flag                                           ; UART:Inst_UART|tx_ready_flag                                             ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:Inst_UART|rx_ready_flag                                           ; UART:Inst_UART|rx_ready_flag                                             ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.MULDIV2 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.MULDIV2   ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.SIFETCH ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.SIFETCH   ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SBCTextDisplayRGB:Inst5_VDU|paramCount[2]                              ; SBCTextDisplayRGB:Inst5_VDU|paramCount[2]                                ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SBCTextDisplayRGB:Inst5_VDU|param4[0]                                  ; SBCTextDisplayRGB:Inst5_VDU|param4[0]                                    ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SBCTextDisplayRGB:Inst5_VDU|param3[0]                                  ; SBCTextDisplayRGB:Inst5_VDU|param3[0]                                    ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SBCTextDisplayRGB:Inst5_VDU|param2[0]                                  ; SBCTextDisplayRGB:Inst5_VDU|param2[0]                                    ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SBCTextDisplayRGB:Inst5_VDU|dispState.dispWrite                        ; SBCTextDisplayRGB:Inst5_VDU|dispState.dispWrite                          ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SBCTextDisplayRGB:Inst5_VDU|pixelCount[0]                              ; SBCTextDisplayRGB:Inst5_VDU|pixelCount[0]                                ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SBCTextDisplayRGB:Inst5_VDU|pixelCount[1]                              ; SBCTextDisplayRGB:Inst5_VDU|pixelCount[1]                                ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SBCTextDisplayRGB:Inst5_VDU|dispWR                                     ; SBCTextDisplayRGB:Inst5_VDU|dispWR                                       ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SBCTextDisplayRGB:Inst5_VDU|cursorVert[2]                              ; SBCTextDisplayRGB:Inst5_VDU|cursorVert[2]                                ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SBCTextDisplayRGB:Inst5_VDU|cursorVert[4]                              ; SBCTextDisplayRGB:Inst5_VDU|cursorVert[4]                                ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
+--------+------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3'                                                                                                                                                                                                     ;
+-------+---------------------------------------------+----------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                      ; Launch Clock                                                           ; Latch Clock                                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+----------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; 0.423 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten  ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 0.730      ; 0.805      ;
; 0.446 ; CPU:Inst_CPU|ac_reg[1]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[1] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 0.730      ; 0.828      ;
; 0.467 ; CPU:Inst_CPU|ac_reg[5]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[5] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 0.734      ; 0.853      ;
; 0.573 ; CPU:Inst_CPU|ac_reg[0]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[0] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 0.736      ; 0.961      ;
; 0.574 ; CPU:Inst_CPU|ac_reg[6]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[6] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 0.734      ; 0.960      ;
; 0.587 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[6] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 0.730      ; 0.969      ;
; 0.587 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[5] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 0.730      ; 0.969      ;
; 0.587 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[4] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 0.730      ; 0.969      ;
; 0.587 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[7] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 0.730      ; 0.969      ;
; 0.587 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[2] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 0.730      ; 0.969      ;
; 0.587 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[1] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 0.730      ; 0.969      ;
; 0.587 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[3] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 0.730      ; 0.969      ;
; 0.587 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[0] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 0.730      ; 0.969      ;
; 0.608 ; CPU:Inst_CPU|ac_reg[7]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[7] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 0.730      ; 0.990      ;
; 0.613 ; CPU:Inst_CPU|ac_reg[3]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[3] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 0.719      ; 0.984      ;
; 0.678 ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[6] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.000        ; 0.000      ; 0.830      ;
; 0.678 ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[5] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.000        ; 0.000      ; 0.830      ;
; 0.678 ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[4] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.000        ; 0.000      ; 0.830      ;
; 0.678 ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[7] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.000        ; 0.000      ; 0.830      ;
; 0.678 ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[2] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.000        ; 0.000      ; 0.830      ;
; 0.678 ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[1] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.000        ; 0.000      ; 0.830      ;
; 0.678 ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[3] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.000        ; 0.000      ; 0.830      ;
; 0.678 ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[0] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.000        ; 0.000      ; 0.830      ;
; 0.733 ; CPU:Inst_CPU|ac_reg[2]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[2] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 0.719      ; 1.104      ;
; 0.737 ; CPU:Inst_CPU|ac_reg[4]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[4] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 0.719      ; 1.108      ;
+-------+---------------------------------------------+----------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'clk'                                                                                                                             ;
+-------+---------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.045 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[4] ; clk          ; clk         ; 1.000        ; -0.020     ; 0.967      ;
; 0.197 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[0] ; clk          ; clk         ; 1.000        ; -0.001     ; 0.834      ;
; 0.197 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[2] ; clk          ; clk         ; 1.000        ; -0.001     ; 0.834      ;
; 0.208 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[7] ; clk          ; clk         ; 1.000        ; 0.001      ; 0.825      ;
; 0.208 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[6] ; clk          ; clk         ; 1.000        ; 0.001      ; 0.825      ;
; 0.285 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.747      ;
; 0.285 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.747      ;
; 0.285 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.747      ;
+-------+---------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'clk'                                                                                                                              ;
+-------+---------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.595 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[3] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.747      ;
; 0.595 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[5] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.747      ;
; 0.595 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[1] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.747      ;
; 0.672 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[7] ; clk          ; clk         ; 0.000        ; 0.001      ; 0.825      ;
; 0.672 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[6] ; clk          ; clk         ; 0.000        ; 0.001      ; 0.825      ;
; 0.683 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[0] ; clk          ; clk         ; 0.000        ; -0.001     ; 0.834      ;
; 0.683 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[2] ; clk          ; clk         ; 0.000        ; -0.001     ; 0.834      ;
; 0.835 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[4] ; clk          ; clk         ; 0.000        ; -0.020     ; 0.967      ;
+-------+---------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_we_reg         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_we_reg         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a1~porta_address_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a1~porta_address_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a1~porta_address_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a1~porta_address_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a1~porta_address_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a1~porta_address_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a1~porta_address_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a1~porta_address_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a1~porta_address_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a1~porta_address_reg2   ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3'                                                                                                   ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                  ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------+------------+----------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[0]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[0]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[1]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[1]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[2]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[2]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[3]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[3]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[4]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[4]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[5]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[5]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[6]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[6]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[7]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[7]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[0]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[0]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[1]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[1]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[2]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[2]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[3]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[3]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[4]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[4]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[5]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[5]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[6]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[6]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[7]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[7]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteWritten|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteWritten|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Rise       ; Inst_CPU|Inst_CPU_StateMachine|curr_state.IOTPER3|regout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Rise       ; Inst_CPU|Inst_CPU_StateMachine|curr_state.IOTPER3|regout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst_IOT_Distributor|load_4|combout                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst_IOT_Distributor|load_4|combout                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Rise       ; Inst_IOT_Distributor|load_4|datad                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Rise       ; Inst_IOT_Distributor|load_4|datad                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst_IOT_Distributor|load_4~clkctrl|inclk[0]             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst_IOT_Distributor|load_4~clkctrl|inclk[0]             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst_IOT_Distributor|load_4~clkctrl|outclk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst_IOT_Distributor|load_4~clkctrl|outclk               ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; RsRx        ; clk        ; 2.110 ; 2.110 ; Rise       ; clk             ;
; btnCpuReset ; clk        ; 2.427 ; 2.427 ; Rise       ; clk             ;
; io_ps2Clk   ; clk        ; 3.342 ; 3.342 ; Rise       ; clk             ;
; io_ps2Data  ; clk        ; 2.484 ; 2.484 ; Rise       ; clk             ;
; runSwitch   ; clk        ; 2.246 ; 2.246 ; Rise       ; clk             ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; RsRx        ; clk        ; -1.990 ; -1.990 ; Rise       ; clk             ;
; btnCpuReset ; clk        ; -2.307 ; -2.307 ; Rise       ; clk             ;
; io_ps2Clk   ; clk        ; -2.227 ; -2.227 ; Rise       ; clk             ;
; io_ps2Data  ; clk        ; -2.364 ; -2.364 ; Rise       ; clk             ;
; runSwitch   ; clk        ; -2.126 ; -2.126 ; Rise       ; clk             ;
+-------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; RsTx          ; clk        ; 3.937 ; 3.937 ; Rise       ; clk             ;
; io_ps2Clk     ; clk        ; 3.734 ; 3.734 ; Rise       ; clk             ;
; io_ps2Data    ; clk        ; 3.740 ; 3.740 ; Rise       ; clk             ;
; o_vid_blu[*]  ; clk        ; 3.612 ; 3.612 ; Rise       ; clk             ;
;  o_vid_blu[0] ; clk        ; 3.594 ; 3.594 ; Rise       ; clk             ;
;  o_vid_blu[1] ; clk        ; 3.612 ; 3.612 ; Rise       ; clk             ;
; o_vid_grn[*]  ; clk        ; 3.595 ; 3.595 ; Rise       ; clk             ;
;  o_vid_grn[0] ; clk        ; 3.466 ; 3.466 ; Rise       ; clk             ;
;  o_vid_grn[1] ; clk        ; 3.595 ; 3.595 ; Rise       ; clk             ;
; o_vid_hSync   ; clk        ; 3.462 ; 3.462 ; Rise       ; clk             ;
; o_vid_red[*]  ; clk        ; 3.486 ; 3.486 ; Rise       ; clk             ;
;  o_vid_red[0] ; clk        ; 3.486 ; 3.486 ; Rise       ; clk             ;
;  o_vid_red[1] ; clk        ; 3.476 ; 3.476 ; Rise       ; clk             ;
; o_vid_vSync   ; clk        ; 3.576 ; 3.576 ; Rise       ; clk             ;
; runLED        ; clk        ; 3.802 ; 3.802 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; RsTx          ; clk        ; 3.937 ; 3.937 ; Rise       ; clk             ;
; io_ps2Clk     ; clk        ; 3.734 ; 3.734 ; Rise       ; clk             ;
; io_ps2Data    ; clk        ; 3.740 ; 3.740 ; Rise       ; clk             ;
; o_vid_blu[*]  ; clk        ; 3.594 ; 3.594 ; Rise       ; clk             ;
;  o_vid_blu[0] ; clk        ; 3.594 ; 3.594 ; Rise       ; clk             ;
;  o_vid_blu[1] ; clk        ; 3.612 ; 3.612 ; Rise       ; clk             ;
; o_vid_grn[*]  ; clk        ; 3.466 ; 3.466 ; Rise       ; clk             ;
;  o_vid_grn[0] ; clk        ; 3.466 ; 3.466 ; Rise       ; clk             ;
;  o_vid_grn[1] ; clk        ; 3.595 ; 3.595 ; Rise       ; clk             ;
; o_vid_hSync   ; clk        ; 3.462 ; 3.462 ; Rise       ; clk             ;
; o_vid_red[*]  ; clk        ; 3.476 ; 3.476 ; Rise       ; clk             ;
;  o_vid_red[0] ; clk        ; 3.486 ; 3.486 ; Rise       ; clk             ;
;  o_vid_red[1] ; clk        ; 3.476 ; 3.476 ; Rise       ; clk             ;
; o_vid_vSync   ; clk        ; 3.576 ; 3.576 ; Rise       ; clk             ;
; runLED        ; clk        ; 3.802 ; 3.802 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                      ;
+-------------------------------------------------------------------------+-----------+---------+----------+---------+---------------------+
; Clock                                                                   ; Setup     ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------------------------+-----------+---------+----------+---------+---------------------+
; Worst-case Slack                                                        ; -17.590   ; -1.116  ; -1.362   ; 0.595   ; -2.567              ;
;  CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -1.094    ; -0.178  ; N/A      ; N/A     ; -0.742              ;
;  clk                                                                    ; -17.590   ; -1.116  ; -1.362   ; 0.595   ; -2.567              ;
; Design-wide TNS                                                         ; -6060.354 ; -12.992 ; -6.958   ; 0.0     ; -3227.021           ;
;  CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -8.752    ; -0.233  ; N/A      ; N/A     ; -13.356             ;
;  clk                                                                    ; -6051.602 ; -12.992 ; -6.958   ; 0.000   ; -3213.665           ;
+-------------------------------------------------------------------------+-----------+---------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; RsRx        ; clk        ; 4.574 ; 4.574 ; Rise       ; clk             ;
; btnCpuReset ; clk        ; 5.369 ; 5.369 ; Rise       ; clk             ;
; io_ps2Clk   ; clk        ; 8.139 ; 8.139 ; Rise       ; clk             ;
; io_ps2Data  ; clk        ; 5.628 ; 5.628 ; Rise       ; clk             ;
; runSwitch   ; clk        ; 5.024 ; 5.024 ; Rise       ; clk             ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; RsRx        ; clk        ; -1.990 ; -1.990 ; Rise       ; clk             ;
; btnCpuReset ; clk        ; -2.307 ; -2.307 ; Rise       ; clk             ;
; io_ps2Clk   ; clk        ; -2.227 ; -2.227 ; Rise       ; clk             ;
; io_ps2Data  ; clk        ; -2.364 ; -2.364 ; Rise       ; clk             ;
; runSwitch   ; clk        ; -2.126 ; -2.126 ; Rise       ; clk             ;
+-------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; RsTx          ; clk        ; 8.830 ; 8.830 ; Rise       ; clk             ;
; io_ps2Clk     ; clk        ; 8.217 ; 8.217 ; Rise       ; clk             ;
; io_ps2Data    ; clk        ; 8.238 ; 8.238 ; Rise       ; clk             ;
; o_vid_blu[*]  ; clk        ; 7.702 ; 7.702 ; Rise       ; clk             ;
;  o_vid_blu[0] ; clk        ; 7.671 ; 7.671 ; Rise       ; clk             ;
;  o_vid_blu[1] ; clk        ; 7.702 ; 7.702 ; Rise       ; clk             ;
; o_vid_grn[*]  ; clk        ; 7.677 ; 7.677 ; Rise       ; clk             ;
;  o_vid_grn[0] ; clk        ; 7.282 ; 7.282 ; Rise       ; clk             ;
;  o_vid_grn[1] ; clk        ; 7.677 ; 7.677 ; Rise       ; clk             ;
; o_vid_hSync   ; clk        ; 7.257 ; 7.257 ; Rise       ; clk             ;
; o_vid_red[*]  ; clk        ; 7.304 ; 7.304 ; Rise       ; clk             ;
;  o_vid_red[0] ; clk        ; 7.304 ; 7.304 ; Rise       ; clk             ;
;  o_vid_red[1] ; clk        ; 7.295 ; 7.295 ; Rise       ; clk             ;
; o_vid_vSync   ; clk        ; 7.654 ; 7.654 ; Rise       ; clk             ;
; runLED        ; clk        ; 8.203 ; 8.203 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; RsTx          ; clk        ; 3.937 ; 3.937 ; Rise       ; clk             ;
; io_ps2Clk     ; clk        ; 3.734 ; 3.734 ; Rise       ; clk             ;
; io_ps2Data    ; clk        ; 3.740 ; 3.740 ; Rise       ; clk             ;
; o_vid_blu[*]  ; clk        ; 3.594 ; 3.594 ; Rise       ; clk             ;
;  o_vid_blu[0] ; clk        ; 3.594 ; 3.594 ; Rise       ; clk             ;
;  o_vid_blu[1] ; clk        ; 3.612 ; 3.612 ; Rise       ; clk             ;
; o_vid_grn[*]  ; clk        ; 3.466 ; 3.466 ; Rise       ; clk             ;
;  o_vid_grn[0] ; clk        ; 3.466 ; 3.466 ; Rise       ; clk             ;
;  o_vid_grn[1] ; clk        ; 3.595 ; 3.595 ; Rise       ; clk             ;
; o_vid_hSync   ; clk        ; 3.462 ; 3.462 ; Rise       ; clk             ;
; o_vid_red[*]  ; clk        ; 3.476 ; 3.476 ; Rise       ; clk             ;
;  o_vid_red[0] ; clk        ; 3.486 ; 3.486 ; Rise       ; clk             ;
;  o_vid_red[1] ; clk        ; 3.476 ; 3.476 ; Rise       ; clk             ;
; o_vid_vSync   ; clk        ; 3.576 ; 3.576 ; Rise       ; clk             ;
; runLED        ; clk        ; 3.802 ; 3.802 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                             ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                             ; To Clock                                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                                    ; clk                                                                    ; 30800490 ; 0        ; 0        ; 0        ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk                                                                    ; 56       ; 13227    ; 0        ; 0        ;
; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0        ; 0        ; 17       ; 0        ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0        ; 0        ; 0        ; 8        ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                              ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                             ; To Clock                                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                                    ; clk                                                                    ; 30800490 ; 0        ; 0        ; 0        ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk                                                                    ; 56       ; 13227    ; 0        ; 0        ;
; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0        ; 0        ; 17       ; 0        ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0        ; 0        ; 0        ; 8        ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 8        ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 8        ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 5     ; 5    ;
; Unconstrained Input Port Paths  ; 11    ; 11   ;
; Unconstrained Output Ports      ; 12    ; 12   ;
; Unconstrained Output Port Paths ; 12    ; 12   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue May 18 11:16:18 2021
Info: Command: quartus_sta pdp8 -c pdp8
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'pdp8.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -17.590
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -17.590     -6051.602 clk 
    Info (332119):    -1.094        -8.752 CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 
Info (332146): Worst-case hold slack is -1.116
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.116        -4.351 clk 
    Info (332119):    -0.178        -0.233 CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 
Info (332146): Worst-case recovery slack is -1.362
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.362        -6.958 clk 
Info (332146): Worst-case removal slack is 1.360
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.360         0.000 clk 
Info (332146): Worst-case minimum pulse width slack is -2.567
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.567     -3213.665 clk 
    Info (332119):    -0.742       -13.356 CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.907
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.907     -1450.236 clk 
    Info (332119):     0.143         0.000 CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 
Info (332146): Worst-case hold slack is -0.966
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.966       -12.992 clk 
    Info (332119):     0.423         0.000 CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 
Info (332146): Worst-case recovery slack is 0.045
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.045         0.000 clk 
Info (332146): Worst-case removal slack is 0.595
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.595         0.000 clk 
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000     -2393.604 clk 
    Info (332119):    -0.500        -9.000 CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4566 megabytes
    Info: Processing ended: Tue May 18 11:16:21 2021
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


