[
    {
        "Nodo0": {
            "FPGA": [
                {
                    "Part0": {
                        "CLBs": 22200,
                        "BRAM": 480,
                        "DSP": 1560
                    }
                }
            ],
            "Links": [
                {
                    "20": {
                        "Lat": 128,
                        "Throughput": 40
                    }
                }
            ]
        }
    },
    {
        "Nodo1": {
            "FPGA": [
                {
                    "Part0": {
                        "CLBs": 19200,
                        "BRAM": 480,
                        "DSP": 192
                    },
                    "Part1": {
                        "CLBs": 20160,
                        "BRAM": 480,
                        "DSP": 192
                    },
                    "Part2": {
                        "CLBs": 10440,
                        "BRAM": 288,
                        "DSP": 144
                    },
                    "Part3": {
                        "CLBs": 3060,
                        "BRAM": 108,
                        "DSP": 0
                    },
                    "Part4": {
                        "CLBs": 3060,
                        "BRAM": 144,
                        "DSP": 72
                    },
                    "Part5": {
                        "CLBs": 3060,
                        "BRAM": 72,
                        "DSP": 72
                    }
                }
            ],
            "Links": [
                {
                    "17": {
                        "Lat": 44,
                        "Throughput": 100
                    }
                },
                {
                    "37": {
                        "Lat": 144,
                        "Throughput": 200
                    }
                },
                {
                    "16": {
                        "Lat": 195,
                        "Throughput": 100
                    }
                },
                {
                    "34": {
                        "Lat": 90,
                        "Throughput": 100
                    }
                }
            ]
        }
    },
    {
        "Nodo2": {
            "FPGA": [
                {
                    "Part0": {
                        "CLBs": 19800,
                        "BRAM": 504,
                        "DSP": 288
                    },
                    "Part1": {
                        "CLBs": 19080,
                        "BRAM": 576,
                        "DSP": 288
                    },
                    "Part2": {
                        "CLBs": 22140,
                        "BRAM": 540,
                        "DSP": 216
                    },
                    "Part3": {
                        "CLBs": 19440,
                        "BRAM": 540,
                        "DSP": 216
                    },
                    "Part4": {
                        "CLBs": 10980,
                        "BRAM": 288,
                        "DSP": 144
                    },
                    "Part5": {
                        "CLBs": 10800,
                        "BRAM": 360,
                        "DSP": 144
                    },
                    "Part6": {
                        "CLBs": 2940,
                        "BRAM": 72,
                        "DSP": 0
                    },
                    "Part7": {
                        "CLBs": 2940,
                        "BRAM": 72,
                        "DSP": 0
                    },
                    "Part8": {
                        "CLBs": 2940,
                        "BRAM": 84,
                        "DSP": 24
                    }
                }
            ],
            "Links": [
                {
                    "8": {
                        "Lat": 110,
                        "Throughput": 400
                    }
                },
                {
                    "23": {
                        "Lat": 185,
                        "Throughput": 100
                    }
                }
            ]
        }
    },
    {
        "Nodo3": {
            "FPGA": [],
            "Links": [
                {
                    "5": {
                        "Lat": 31,
                        "Throughput": 400
                    }
                }
            ]
        }
    },
    {
        "Nodo4": {
            "FPGA": [
                {
                    "Part0": {
                        "CLBs": 22200,
                        "BRAM": 480,
                        "DSP": 1560
                    }
                }
            ],
            "Links": [
                {
                    "39": {
                        "Lat": 127,
                        "Throughput": 100
                    }
                },
                {
                    "26": {
                        "Lat": 166,
                        "Throughput": 200
                    }
                }
            ]
        }
    },
    {
        "Nodo5": {
            "FPGA": [
                {
                    "Part0": {
                        "CLBs": 19200,
                        "BRAM": 480,
                        "DSP": 192
                    },
                    "Part1": {
                        "CLBs": 20160,
                        "BRAM": 480,
                        "DSP": 192
                    },
                    "Part2": {
                        "CLBs": 10440,
                        "BRAM": 288,
                        "DSP": 144
                    },
                    "Part3": {
                        "CLBs": 3060,
                        "BRAM": 108,
                        "DSP": 0
                    },
                    "Part4": {
                        "CLBs": 3060,
                        "BRAM": 144,
                        "DSP": 72
                    },
                    "Part5": {
                        "CLBs": 3060,
                        "BRAM": 72,
                        "DSP": 72
                    }
                }
            ],
            "Links": [
                {
                    "3": {
                        "Lat": 61,
                        "Throughput": 100
                    }
                },
                {
                    "30": {
                        "Lat": 194,
                        "Throughput": 100
                    }
                },
                {
                    "31": {
                        "Lat": 93,
                        "Throughput": 200
                    }
                },
                {
                    "24": {
                        "Lat": 131,
                        "Throughput": 400
                    }
                }
            ]
        }
    },
    {
        "Nodo6": {
            "FPGA": [
                {
                    "Part0": {
                        "CLBs": 22200,
                        "BRAM": 480,
                        "DSP": 1560
                    }
                }
            ],
            "Links": [
                {
                    "29": {
                        "Lat": 161,
                        "Throughput": 400
                    }
                },
                {
                    "15": {
                        "Lat": 163,
                        "Throughput": 100
                    }
                }
            ]
        }
    },
    {
        "Nodo7": {
            "FPGA": [
                {
                    "Part0": {
                        "CLBs": 10800,
                        "BRAM": 300,
                        "DSP": 600
                    },
                    "Part1": {
                        "CLBs": 10800,
                        "BRAM": 180,
                        "DSP": 600
                    },
                    "Part2": {
                        "CLBs": 2958,
                        "BRAM": 40,
                        "DSP": 240
                    }
                }
            ],
            "Links": [
                {
                    "18": {
                        "Lat": 80,
                        "Throughput": 40
                    }
                },
                {
                    "39": {
                        "Lat": 123,
                        "Throughput": 100
                    }
                }
            ]
        }
    },
    {
        "Nodo8": {
            "FPGA": [],
            "Links": [
                {
                    "2": {
                        "Lat": 163,
                        "Throughput": 400
                    }
                },
                {
                    "20": {
                        "Lat": 157,
                        "Throughput": 200
                    }
                },
                {
                    "16": {
                        "Lat": 126,
                        "Throughput": 40
                    }
                },
                {
                    "29": {
                        "Lat": 62,
                        "Throughput": 400
                    }
                }
            ]
        }
    },
    {
        "Nodo9": {
            "FPGA": [
                {
                    "Part0": {
                        "CLBs": 19200,
                        "BRAM": 480,
                        "DSP": 192
                    },
                    "Part1": {
                        "CLBs": 20160,
                        "BRAM": 480,
                        "DSP": 192
                    },
                    "Part2": {
                        "CLBs": 10440,
                        "BRAM": 288,
                        "DSP": 144
                    },
                    "Part3": {
                        "CLBs": 3060,
                        "BRAM": 108,
                        "DSP": 0
                    },
                    "Part4": {
                        "CLBs": 3060,
                        "BRAM": 144,
                        "DSP": 72
                    },
                    "Part5": {
                        "CLBs": 3060,
                        "BRAM": 72,
                        "DSP": 72
                    }
                }
            ],
            "Links": [
                {
                    "34": {
                        "Lat": 111,
                        "Throughput": 200
                    }
                },
                {
                    "29": {
                        "Lat": 135,
                        "Throughput": 400
                    }
                },
                {
                    "17": {
                        "Lat": 32,
                        "Throughput": 400
                    }
                }
            ]
        }
    },
    {
        "Nodo10": {
            "FPGA": [
                {
                    "Part0": {
                        "CLBs": 19200,
                        "BRAM": 480,
                        "DSP": 192
                    },
                    "Part1": {
                        "CLBs": 20160,
                        "BRAM": 480,
                        "DSP": 192
                    },
                    "Part2": {
                        "CLBs": 10440,
                        "BRAM": 288,
                        "DSP": 144
                    },
                    "Part3": {
                        "CLBs": 3060,
                        "BRAM": 108,
                        "DSP": 0
                    },
                    "Part4": {
                        "CLBs": 3060,
                        "BRAM": 144,
                        "DSP": 72
                    },
                    "Part5": {
                        "CLBs": 3060,
                        "BRAM": 72,
                        "DSP": 72
                    }
                }
            ],
            "Links": [
                {
                    "18": {
                        "Lat": 66,
                        "Throughput": 40
                    }
                }
            ]
        }
    },
    {
        "Nodo11": {
            "FPGA": [
                {
                    "Part0": {
                        "CLBs": 19200,
                        "BRAM": 480,
                        "DSP": 192
                    },
                    "Part1": {
                        "CLBs": 20160,
                        "BRAM": 480,
                        "DSP": 192
                    },
                    "Part2": {
                        "CLBs": 10440,
                        "BRAM": 288,
                        "DSP": 144
                    },
                    "Part3": {
                        "CLBs": 3060,
                        "BRAM": 108,
                        "DSP": 0
                    },
                    "Part4": {
                        "CLBs": 3060,
                        "BRAM": 144,
                        "DSP": 72
                    },
                    "Part5": {
                        "CLBs": 3060,
                        "BRAM": 72,
                        "DSP": 72
                    }
                }
            ],
            "Links": [
                {
                    "19": {
                        "Lat": 132,
                        "Throughput": 200
                    }
                },
                {
                    "36": {
                        "Lat": 185,
                        "Throughput": 200
                    }
                }
            ]
        }
    },
    {
        "Nodo12": {
            "FPGA": [
                {
                    "Part0": {
                        "CLBs": 19800,
                        "BRAM": 504,
                        "DSP": 288
                    },
                    "Part1": {
                        "CLBs": 19080,
                        "BRAM": 576,
                        "DSP": 288
                    },
                    "Part2": {
                        "CLBs": 22140,
                        "BRAM": 540,
                        "DSP": 216
                    },
                    "Part3": {
                        "CLBs": 19440,
                        "BRAM": 540,
                        "DSP": 216
                    },
                    "Part4": {
                        "CLBs": 10980,
                        "BRAM": 288,
                        "DSP": 144
                    },
                    "Part5": {
                        "CLBs": 10800,
                        "BRAM": 360,
                        "DSP": 144
                    },
                    "Part6": {
                        "CLBs": 2940,
                        "BRAM": 72,
                        "DSP": 0
                    },
                    "Part7": {
                        "CLBs": 2940,
                        "BRAM": 72,
                        "DSP": 0
                    },
                    "Part8": {
                        "CLBs": 2940,
                        "BRAM": 84,
                        "DSP": 24
                    }
                }
            ],
            "Links": [
                {
                    "37": {
                        "Lat": 132,
                        "Throughput": 40
                    }
                },
                {
                    "23": {
                        "Lat": 27,
                        "Throughput": 100
                    }
                }
            ]
        }
    },
    {
        "Nodo13": {
            "FPGA": [
                {
                    "Part0": {
                        "CLBs": 22200,
                        "BRAM": 480,
                        "DSP": 1560
                    }
                }
            ],
            "Links": [
                {
                    "24": {
                        "Lat": 76,
                        "Throughput": 200
                    }
                },
                {
                    "26": {
                        "Lat": 192,
                        "Throughput": 400
                    }
                },
                {
                    "34": {
                        "Lat": 29,
                        "Throughput": 100
                    }
                },
                {
                    "28": {
                        "Lat": 122,
                        "Throughput": 40
                    }
                }
            ]
        }
    },
    {
        "Nodo14": {
            "FPGA": [
                {
                    "Part0": {
                        "CLBs": 19800,
                        "BRAM": 504,
                        "DSP": 288
                    },
                    "Part1": {
                        "CLBs": 19080,
                        "BRAM": 576,
                        "DSP": 288
                    },
                    "Part2": {
                        "CLBs": 22140,
                        "BRAM": 540,
                        "DSP": 216
                    },
                    "Part3": {
                        "CLBs": 19440,
                        "BRAM": 540,
                        "DSP": 216
                    },
                    "Part4": {
                        "CLBs": 10980,
                        "BRAM": 288,
                        "DSP": 144
                    },
                    "Part5": {
                        "CLBs": 10800,
                        "BRAM": 360,
                        "DSP": 144
                    },
                    "Part6": {
                        "CLBs": 2940,
                        "BRAM": 72,
                        "DSP": 0
                    },
                    "Part7": {
                        "CLBs": 2940,
                        "BRAM": 72,
                        "DSP": 0
                    },
                    "Part8": {
                        "CLBs": 2940,
                        "BRAM": 84,
                        "DSP": 24
                    }
                }
            ],
            "Links": [
                {
                    "35": {
                        "Lat": 161,
                        "Throughput": 40
                    }
                }
            ]
        }
    },
    {
        "Nodo15": {
            "FPGA": [],
            "Links": [
                {
                    "6": {
                        "Lat": 103,
                        "Throughput": 100
                    }
                }
            ]
        }
    },
    {
        "Nodo16": {
            "FPGA": [
                {
                    "Part0": {
                        "CLBs": 19200,
                        "BRAM": 480,
                        "DSP": 192
                    },
                    "Part1": {
                        "CLBs": 20160,
                        "BRAM": 480,
                        "DSP": 192
                    },
                    "Part2": {
                        "CLBs": 10440,
                        "BRAM": 288,
                        "DSP": 144
                    },
                    "Part3": {
                        "CLBs": 3060,
                        "BRAM": 108,
                        "DSP": 0
                    },
                    "Part4": {
                        "CLBs": 3060,
                        "BRAM": 144,
                        "DSP": 72
                    },
                    "Part5": {
                        "CLBs": 3060,
                        "BRAM": 72,
                        "DSP": 72
                    }
                }
            ],
            "Links": [
                {
                    "1": {
                        "Lat": 136,
                        "Throughput": 40
                    }
                },
                {
                    "8": {
                        "Lat": 95,
                        "Throughput": 400
                    }
                },
                {
                    "28": {
                        "Lat": 132,
                        "Throughput": 400
                    }
                },
                {
                    "21": {
                        "Lat": 164,
                        "Throughput": 400
                    }
                }
            ]
        }
    },
    {
        "Nodo17": {
            "FPGA": [],
            "Links": [
                {
                    "1": {
                        "Lat": 130,
                        "Throughput": 400
                    }
                },
                {
                    "9": {
                        "Lat": 169,
                        "Throughput": 40
                    }
                }
            ]
        }
    },
    {
        "Nodo18": {
            "FPGA": [
                {
                    "Part0": {
                        "CLBs": 10800,
                        "BRAM": 300,
                        "DSP": 600
                    },
                    "Part1": {
                        "CLBs": 10800,
                        "BRAM": 180,
                        "DSP": 600
                    },
                    "Part2": {
                        "CLBs": 2958,
                        "BRAM": 40,
                        "DSP": 240
                    }
                }
            ],
            "Links": [
                {
                    "7": {
                        "Lat": 32,
                        "Throughput": 100
                    }
                },
                {
                    "10": {
                        "Lat": 88,
                        "Throughput": 100
                    }
                },
                {
                    "26": {
                        "Lat": 107,
                        "Throughput": 200
                    }
                }
            ]
        }
    },
    {
        "Nodo19": {
            "FPGA": [
                {
                    "Part0": {
                        "CLBs": 10800,
                        "BRAM": 300,
                        "DSP": 600
                    },
                    "Part1": {
                        "CLBs": 10800,
                        "BRAM": 180,
                        "DSP": 600
                    },
                    "Part2": {
                        "CLBs": 2958,
                        "BRAM": 40,
                        "DSP": 240
                    }
                }
            ],
            "Links": [
                {
                    "11": {
                        "Lat": 32,
                        "Throughput": 40
                    }
                }
            ]
        }
    },
    {
        "Nodo20": {
            "FPGA": [
                {
                    "Part0": {
                        "CLBs": 19200,
                        "BRAM": 480,
                        "DSP": 192
                    },
                    "Part1": {
                        "CLBs": 20160,
                        "BRAM": 480,
                        "DSP": 192
                    },
                    "Part2": {
                        "CLBs": 10440,
                        "BRAM": 288,
                        "DSP": 144
                    },
                    "Part3": {
                        "CLBs": 3060,
                        "BRAM": 108,
                        "DSP": 0
                    },
                    "Part4": {
                        "CLBs": 3060,
                        "BRAM": 144,
                        "DSP": 72
                    },
                    "Part5": {
                        "CLBs": 3060,
                        "BRAM": 72,
                        "DSP": 72
                    }
                }
            ],
            "Links": [
                {
                    "0": {
                        "Lat": 172,
                        "Throughput": 40
                    }
                },
                {
                    "8": {
                        "Lat": 80,
                        "Throughput": 400
                    }
                },
                {
                    "32": {
                        "Lat": 106,
                        "Throughput": 100
                    }
                }
            ]
        }
    },
    {
        "Nodo21": {
            "FPGA": [
                {
                    "Part0": {
                        "CLBs": 19200,
                        "BRAM": 480,
                        "DSP": 192
                    },
                    "Part1": {
                        "CLBs": 20160,
                        "BRAM": 480,
                        "DSP": 192
                    },
                    "Part2": {
                        "CLBs": 10440,
                        "BRAM": 288,
                        "DSP": 144
                    },
                    "Part3": {
                        "CLBs": 3060,
                        "BRAM": 108,
                        "DSP": 0
                    },
                    "Part4": {
                        "CLBs": 3060,
                        "BRAM": 144,
                        "DSP": 72
                    },
                    "Part5": {
                        "CLBs": 3060,
                        "BRAM": 72,
                        "DSP": 72
                    }
                }
            ],
            "Links": [
                {
                    "16": {
                        "Lat": 27,
                        "Throughput": 200
                    }
                },
                {
                    "25": {
                        "Lat": 93,
                        "Throughput": 400
                    }
                },
                {
                    "31": {
                        "Lat": 73,
                        "Throughput": 200
                    }
                },
                {
                    "22": {
                        "Lat": 165,
                        "Throughput": 200
                    }
                },
                {
                    "27": {
                        "Lat": 123,
                        "Throughput": 200
                    }
                }
            ]
        }
    },
    {
        "Nodo22": {
            "FPGA": [
                {
                    "Part0": {
                        "CLBs": 19800,
                        "BRAM": 504,
                        "DSP": 288
                    },
                    "Part1": {
                        "CLBs": 19080,
                        "BRAM": 576,
                        "DSP": 288
                    },
                    "Part2": {
                        "CLBs": 22140,
                        "BRAM": 540,
                        "DSP": 216
                    },
                    "Part3": {
                        "CLBs": 19440,
                        "BRAM": 540,
                        "DSP": 216
                    },
                    "Part4": {
                        "CLBs": 10980,
                        "BRAM": 288,
                        "DSP": 144
                    },
                    "Part5": {
                        "CLBs": 10800,
                        "BRAM": 360,
                        "DSP": 144
                    },
                    "Part6": {
                        "CLBs": 2940,
                        "BRAM": 72,
                        "DSP": 0
                    },
                    "Part7": {
                        "CLBs": 2940,
                        "BRAM": 72,
                        "DSP": 0
                    },
                    "Part8": {
                        "CLBs": 2940,
                        "BRAM": 84,
                        "DSP": 24
                    }
                }
            ],
            "Links": [
                {
                    "21": {
                        "Lat": 82,
                        "Throughput": 100
                    }
                },
                {
                    "35": {
                        "Lat": 23,
                        "Throughput": 40
                    }
                }
            ]
        }
    },
    {
        "Nodo23": {
            "FPGA": [
                {
                    "Part0": {
                        "CLBs": 22200,
                        "BRAM": 480,
                        "DSP": 1560
                    }
                }
            ],
            "Links": [
                {
                    "2": {
                        "Lat": 119,
                        "Throughput": 400
                    }
                },
                {
                    "12": {
                        "Lat": 32,
                        "Throughput": 40
                    }
                }
            ]
        }
    },
    {
        "Nodo24": {
            "FPGA": [
                {
                    "Part0": {
                        "CLBs": 19800,
                        "BRAM": 504,
                        "DSP": 288
                    },
                    "Part1": {
                        "CLBs": 19080,
                        "BRAM": 576,
                        "DSP": 288
                    },
                    "Part2": {
                        "CLBs": 22140,
                        "BRAM": 540,
                        "DSP": 216
                    },
                    "Part3": {
                        "CLBs": 19440,
                        "BRAM": 540,
                        "DSP": 216
                    },
                    "Part4": {
                        "CLBs": 10980,
                        "BRAM": 288,
                        "DSP": 144
                    },
                    "Part5": {
                        "CLBs": 10800,
                        "BRAM": 360,
                        "DSP": 144
                    },
                    "Part6": {
                        "CLBs": 2940,
                        "BRAM": 72,
                        "DSP": 0
                    },
                    "Part7": {
                        "CLBs": 2940,
                        "BRAM": 72,
                        "DSP": 0
                    },
                    "Part8": {
                        "CLBs": 2940,
                        "BRAM": 84,
                        "DSP": 24
                    }
                }
            ],
            "Links": [
                {
                    "5": {
                        "Lat": 22,
                        "Throughput": 40
                    }
                },
                {
                    "13": {
                        "Lat": 151,
                        "Throughput": 200
                    }
                },
                {
                    "25": {
                        "Lat": 184,
                        "Throughput": 400
                    }
                }
            ]
        }
    },
    {
        "Nodo25": {
            "FPGA": [
                {
                    "Part0": {
                        "CLBs": 22200,
                        "BRAM": 480,
                        "DSP": 1560
                    }
                }
            ],
            "Links": [
                {
                    "21": {
                        "Lat": 77,
                        "Throughput": 100
                    }
                },
                {
                    "24": {
                        "Lat": 110,
                        "Throughput": 400
                    }
                }
            ]
        }
    },
    {
        "Nodo26": {
            "FPGA": [
                {
                    "Part0": {
                        "CLBs": 22200,
                        "BRAM": 480,
                        "DSP": 1560
                    }
                }
            ],
            "Links": [
                {
                    "4": {
                        "Lat": 80,
                        "Throughput": 400
                    }
                },
                {
                    "13": {
                        "Lat": 120,
                        "Throughput": 400
                    }
                },
                {
                    "18": {
                        "Lat": 60,
                        "Throughput": 100
                    }
                }
            ]
        }
    },
    {
        "Nodo27": {
            "FPGA": [
                {
                    "Part0": {
                        "CLBs": 19200,
                        "BRAM": 480,
                        "DSP": 192
                    },
                    "Part1": {
                        "CLBs": 20160,
                        "BRAM": 480,
                        "DSP": 192
                    },
                    "Part2": {
                        "CLBs": 10440,
                        "BRAM": 288,
                        "DSP": 144
                    },
                    "Part3": {
                        "CLBs": 3060,
                        "BRAM": 108,
                        "DSP": 0
                    },
                    "Part4": {
                        "CLBs": 3060,
                        "BRAM": 144,
                        "DSP": 72
                    },
                    "Part5": {
                        "CLBs": 3060,
                        "BRAM": 72,
                        "DSP": 72
                    }
                }
            ],
            "Links": [
                {
                    "21": {
                        "Lat": 85,
                        "Throughput": 200
                    }
                }
            ]
        }
    },
    {
        "Nodo28": {
            "FPGA": [],
            "Links": [
                {
                    "13": {
                        "Lat": 92,
                        "Throughput": 100
                    }
                },
                {
                    "16": {
                        "Lat": 130,
                        "Throughput": 100
                    }
                },
                {
                    "38": {
                        "Lat": 83,
                        "Throughput": 100
                    }
                }
            ]
        }
    },
    {
        "Nodo29": {
            "FPGA": [],
            "Links": [
                {
                    "6": {
                        "Lat": 34,
                        "Throughput": 200
                    }
                },
                {
                    "8": {
                        "Lat": 76,
                        "Throughput": 40
                    }
                },
                {
                    "9": {
                        "Lat": 76,
                        "Throughput": 40
                    }
                },
                {
                    "38": {
                        "Lat": 143,
                        "Throughput": 200
                    }
                }
            ]
        }
    },
    {
        "Nodo30": {
            "FPGA": [
                {
                    "Part0": {
                        "CLBs": 19800,
                        "BRAM": 504,
                        "DSP": 288
                    },
                    "Part1": {
                        "CLBs": 19080,
                        "BRAM": 576,
                        "DSP": 288
                    },
                    "Part2": {
                        "CLBs": 22140,
                        "BRAM": 540,
                        "DSP": 216
                    },
                    "Part3": {
                        "CLBs": 19440,
                        "BRAM": 540,
                        "DSP": 216
                    },
                    "Part4": {
                        "CLBs": 10980,
                        "BRAM": 288,
                        "DSP": 144
                    },
                    "Part5": {
                        "CLBs": 10800,
                        "BRAM": 360,
                        "DSP": 144
                    },
                    "Part6": {
                        "CLBs": 2940,
                        "BRAM": 72,
                        "DSP": 0
                    },
                    "Part7": {
                        "CLBs": 2940,
                        "BRAM": 72,
                        "DSP": 0
                    },
                    "Part8": {
                        "CLBs": 2940,
                        "BRAM": 84,
                        "DSP": 24
                    }
                }
            ],
            "Links": [
                {
                    "5": {
                        "Lat": 120,
                        "Throughput": 40
                    }
                },
                {
                    "33": {
                        "Lat": 200,
                        "Throughput": 200
                    }
                },
                {
                    "32": {
                        "Lat": 105,
                        "Throughput": 200
                    }
                }
            ]
        }
    },
    {
        "Nodo31": {
            "FPGA": [
                {
                    "Part0": {
                        "CLBs": 19800,
                        "BRAM": 504,
                        "DSP": 288
                    },
                    "Part1": {
                        "CLBs": 19080,
                        "BRAM": 576,
                        "DSP": 288
                    },
                    "Part2": {
                        "CLBs": 22140,
                        "BRAM": 540,
                        "DSP": 216
                    },
                    "Part3": {
                        "CLBs": 19440,
                        "BRAM": 540,
                        "DSP": 216
                    },
                    "Part4": {
                        "CLBs": 10980,
                        "BRAM": 288,
                        "DSP": 144
                    },
                    "Part5": {
                        "CLBs": 10800,
                        "BRAM": 360,
                        "DSP": 144
                    },
                    "Part6": {
                        "CLBs": 2940,
                        "BRAM": 72,
                        "DSP": 0
                    },
                    "Part7": {
                        "CLBs": 2940,
                        "BRAM": 72,
                        "DSP": 0
                    },
                    "Part8": {
                        "CLBs": 2940,
                        "BRAM": 84,
                        "DSP": 24
                    }
                }
            ],
            "Links": [
                {
                    "5": {
                        "Lat": 96,
                        "Throughput": 40
                    }
                },
                {
                    "21": {
                        "Lat": 63,
                        "Throughput": 100
                    }
                }
            ]
        }
    },
    {
        "Nodo32": {
            "FPGA": [
                {
                    "Part0": {
                        "CLBs": 19200,
                        "BRAM": 480,
                        "DSP": 192
                    },
                    "Part1": {
                        "CLBs": 20160,
                        "BRAM": 480,
                        "DSP": 192
                    },
                    "Part2": {
                        "CLBs": 10440,
                        "BRAM": 288,
                        "DSP": 144
                    },
                    "Part3": {
                        "CLBs": 3060,
                        "BRAM": 108,
                        "DSP": 0
                    },
                    "Part4": {
                        "CLBs": 3060,
                        "BRAM": 144,
                        "DSP": 72
                    },
                    "Part5": {
                        "CLBs": 3060,
                        "BRAM": 72,
                        "DSP": 72
                    }
                }
            ],
            "Links": [
                {
                    "20": {
                        "Lat": 200,
                        "Throughput": 100
                    }
                },
                {
                    "30": {
                        "Lat": 63,
                        "Throughput": 40
                    }
                },
                {
                    "36": {
                        "Lat": 31,
                        "Throughput": 400
                    }
                }
            ]
        }
    },
    {
        "Nodo33": {
            "FPGA": [
                {
                    "Part0": {
                        "CLBs": 22200,
                        "BRAM": 480,
                        "DSP": 1560
                    }
                }
            ],
            "Links": [
                {
                    "30": {
                        "Lat": 194,
                        "Throughput": 100
                    }
                }
            ]
        }
    },
    {
        "Nodo34": {
            "FPGA": [
                {
                    "Part0": {
                        "CLBs": 19200,
                        "BRAM": 480,
                        "DSP": 192
                    },
                    "Part1": {
                        "CLBs": 20160,
                        "BRAM": 480,
                        "DSP": 192
                    },
                    "Part2": {
                        "CLBs": 10440,
                        "BRAM": 288,
                        "DSP": 144
                    },
                    "Part3": {
                        "CLBs": 3060,
                        "BRAM": 108,
                        "DSP": 0
                    },
                    "Part4": {
                        "CLBs": 3060,
                        "BRAM": 144,
                        "DSP": 72
                    },
                    "Part5": {
                        "CLBs": 3060,
                        "BRAM": 72,
                        "DSP": 72
                    }
                }
            ],
            "Links": [
                {
                    "1": {
                        "Lat": 89,
                        "Throughput": 100
                    }
                },
                {
                    "9": {
                        "Lat": 118,
                        "Throughput": 100
                    }
                },
                {
                    "13": {
                        "Lat": 128,
                        "Throughput": 400
                    }
                }
            ]
        }
    },
    {
        "Nodo35": {
            "FPGA": [
                {
                    "Part0": {
                        "CLBs": 19800,
                        "BRAM": 504,
                        "DSP": 288
                    },
                    "Part1": {
                        "CLBs": 19080,
                        "BRAM": 576,
                        "DSP": 288
                    },
                    "Part2": {
                        "CLBs": 22140,
                        "BRAM": 540,
                        "DSP": 216
                    },
                    "Part3": {
                        "CLBs": 19440,
                        "BRAM": 540,
                        "DSP": 216
                    },
                    "Part4": {
                        "CLBs": 10980,
                        "BRAM": 288,
                        "DSP": 144
                    },
                    "Part5": {
                        "CLBs": 10800,
                        "BRAM": 360,
                        "DSP": 144
                    },
                    "Part6": {
                        "CLBs": 2940,
                        "BRAM": 72,
                        "DSP": 0
                    },
                    "Part7": {
                        "CLBs": 2940,
                        "BRAM": 72,
                        "DSP": 0
                    },
                    "Part8": {
                        "CLBs": 2940,
                        "BRAM": 84,
                        "DSP": 24
                    }
                }
            ],
            "Links": [
                {
                    "14": {
                        "Lat": 80,
                        "Throughput": 100
                    }
                },
                {
                    "22": {
                        "Lat": 88,
                        "Throughput": 400
                    }
                }
            ]
        }
    },
    {
        "Nodo36": {
            "FPGA": [],
            "Links": [
                {
                    "11": {
                        "Lat": 137,
                        "Throughput": 400
                    }
                },
                {
                    "32": {
                        "Lat": 49,
                        "Throughput": 200
                    }
                }
            ]
        }
    },
    {
        "Nodo37": {
            "FPGA": [
                {
                    "Part0": {
                        "CLBs": 22200,
                        "BRAM": 480,
                        "DSP": 1560
                    }
                }
            ],
            "Links": [
                {
                    "1": {
                        "Lat": 122,
                        "Throughput": 200
                    }
                },
                {
                    "12": {
                        "Lat": 60,
                        "Throughput": 100
                    }
                }
            ]
        }
    },
    {
        "Nodo38": {
            "FPGA": [
                {
                    "Part0": {
                        "CLBs": 19200,
                        "BRAM": 480,
                        "DSP": 192
                    },
                    "Part1": {
                        "CLBs": 20160,
                        "BRAM": 480,
                        "DSP": 192
                    },
                    "Part2": {
                        "CLBs": 10440,
                        "BRAM": 288,
                        "DSP": 144
                    },
                    "Part3": {
                        "CLBs": 3060,
                        "BRAM": 108,
                        "DSP": 0
                    },
                    "Part4": {
                        "CLBs": 3060,
                        "BRAM": 144,
                        "DSP": 72
                    },
                    "Part5": {
                        "CLBs": 3060,
                        "BRAM": 72,
                        "DSP": 72
                    }
                }
            ],
            "Links": [
                {
                    "28": {
                        "Lat": 76,
                        "Throughput": 200
                    }
                },
                {
                    "29": {
                        "Lat": 184,
                        "Throughput": 100
                    }
                }
            ]
        }
    },
    {
        "Nodo39": {
            "FPGA": [
                {
                    "Part0": {
                        "CLBs": 19200,
                        "BRAM": 480,
                        "DSP": 192
                    },
                    "Part1": {
                        "CLBs": 20160,
                        "BRAM": 480,
                        "DSP": 192
                    },
                    "Part2": {
                        "CLBs": 10440,
                        "BRAM": 288,
                        "DSP": 144
                    },
                    "Part3": {
                        "CLBs": 3060,
                        "BRAM": 108,
                        "DSP": 0
                    },
                    "Part4": {
                        "CLBs": 3060,
                        "BRAM": 144,
                        "DSP": 72
                    },
                    "Part5": {
                        "CLBs": 3060,
                        "BRAM": 72,
                        "DSP": 72
                    }
                }
            ],
            "Links": [
                {
                    "4": {
                        "Lat": 82,
                        "Throughput": 200
                    }
                },
                {
                    "7": {
                        "Lat": 138,
                        "Throughput": 200
                    }
                }
            ]
        }
    }
]