Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu May 30 10:55:07 2024
| Host         : Peng0v0 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7k325t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    33 |
|    Minimum number of control sets                        |    33 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     7 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    33 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    32 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              69 |           38 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               4 |            2 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             992 |          407 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+----------------------------------+----------------------------------+------------------+----------------+
|         Clock Signal         |           Enable Signal          |         Set/Reset Signal         | Slice Load Count | Bel Load Count |
+------------------------------+----------------------------------+----------------------------------+------------------+----------------+
|  instance_name/inst/clk_out1 |                                  | DIS/ans[6]_i_1_n_0               |                2 |              4 |
|  instance_name/inst/clk_out1 | CPU/REGs/regfile[24][31]_i_1_n_0 | CPU/REGs/regfile[31][31]_i_1_n_0 |               12 |             32 |
|  instance_name/inst/clk_out1 | CPU/REGs/regfile[21][31]_i_1_n_0 | CPU/REGs/regfile[31][31]_i_1_n_0 |               11 |             32 |
|  instance_name/inst/clk_out1 | CPU/REGs/regfile[15][31]_i_1_n_0 | CPU/REGs/regfile[31][31]_i_1_n_0 |               12 |             32 |
|  instance_name/inst/clk_out1 | CPU/REGs/regfile[22][31]_i_1_n_0 | CPU/REGs/regfile[31][31]_i_1_n_0 |               14 |             32 |
|  instance_name/inst/clk_out1 | CPU/REGs/regfile[13][31]_i_1_n_0 | CPU/REGs/regfile[31][31]_i_1_n_0 |               10 |             32 |
|  instance_name/inst/clk_out1 | CPU/REGs/regfile[23][31]_i_1_n_0 | CPU/REGs/regfile[31][31]_i_1_n_0 |               20 |             32 |
|  instance_name/inst/clk_out1 | CPU/REGs/regfile[17][31]_i_1_n_0 | CPU/REGs/regfile[31][31]_i_1_n_0 |                9 |             32 |
|  instance_name/inst/clk_out1 | CPU/REGs/regfile[25][31]_i_1_n_0 | CPU/REGs/regfile[31][31]_i_1_n_0 |               11 |             32 |
|  instance_name/inst/clk_out1 | CPU/REGs/regfile[26][31]_i_1_n_0 | CPU/REGs/regfile[31][31]_i_1_n_0 |               12 |             32 |
|  instance_name/inst/clk_out1 | CPU/REGs/regfile[18][31]_i_1_n_0 | CPU/REGs/regfile[31][31]_i_1_n_0 |               10 |             32 |
|  instance_name/inst/clk_out1 | CPU/REGs/regfile[2][31]_i_1_n_0  | CPU/REGs/regfile[31][31]_i_1_n_0 |               13 |             32 |
|  instance_name/inst/clk_out1 | CPU/REGs/regfile[16][31]_i_1_n_0 | CPU/REGs/regfile[31][31]_i_1_n_0 |               10 |             32 |
|  instance_name/inst/clk_out1 | CPU/REGs/regfile[11][31]_i_1_n_0 | CPU/REGs/regfile[31][31]_i_1_n_0 |               10 |             32 |
|  instance_name/inst/clk_out1 | CPU/REGs/regfile[1][31]_i_1_n_0  | CPU/REGs/regfile[31][31]_i_1_n_0 |               12 |             32 |
|  instance_name/inst/clk_out1 | CPU/REGs/regfile[12][31]_i_1_n_0 | CPU/REGs/regfile[31][31]_i_1_n_0 |               14 |             32 |
|  instance_name/inst/clk_out1 | CPU/REGs/regfile[3][31]_i_1_n_0  | CPU/REGs/regfile[31][31]_i_1_n_0 |               12 |             32 |
|  instance_name/inst/clk_out1 | CPU/REGs/regfile[27][31]_i_1_n_0 | CPU/REGs/regfile[31][31]_i_1_n_0 |               10 |             32 |
|  instance_name/inst/clk_out1 | CPU/REGs/regfile[28][31]_i_1_n_0 | CPU/REGs/regfile[31][31]_i_1_n_0 |               13 |             32 |
|  instance_name/inst/clk_out1 | CPU/REGs/regfile[29][31]_i_1_n_0 | CPU/REGs/regfile[31][31]_i_1_n_0 |               17 |             32 |
|  instance_name/inst/clk_out1 | CPU/REGs/regfile[30][31]_i_1_n_0 | CPU/REGs/regfile[31][31]_i_1_n_0 |               17 |             32 |
|  instance_name/inst/clk_out1 | CPU/REGs/regfile[10][31]_i_1_n_0 | CPU/REGs/regfile[31][31]_i_1_n_0 |                7 |             32 |
|  instance_name/inst/clk_out1 | CPU/REGs/regfile[14][31]_i_1_n_0 | CPU/REGs/regfile[31][31]_i_1_n_0 |               13 |             32 |
|  instance_name/inst/clk_out1 | CPU/REGs/regfile[19][31]_i_1_n_0 | CPU/REGs/regfile[31][31]_i_1_n_0 |               12 |             32 |
|  instance_name/inst/clk_out1 | CPU/REGs/regfile[20][31]_i_1_n_0 | CPU/REGs/regfile[31][31]_i_1_n_0 |               12 |             32 |
|  instance_name/inst/clk_out1 | CPU/REGs/regfile[5][31]_i_1_n_0  | CPU/REGs/regfile[31][31]_i_1_n_0 |               15 |             32 |
|  instance_name/inst/clk_out1 | CPU/REGs/regfile[4][31]_i_1_n_0  | CPU/REGs/regfile[31][31]_i_1_n_0 |                7 |             32 |
|  instance_name/inst/clk_out1 | CPU/REGs/regfile[7][31]_i_1_n_0  | CPU/REGs/regfile[31][31]_i_1_n_0 |               18 |             32 |
|  instance_name/inst/clk_out1 | CPU/REGs/regfile[9][31]_i_1_n_0  | CPU/REGs/regfile[31][31]_i_1_n_0 |               18 |             32 |
|  instance_name/inst/clk_out1 | CPU/REGs/regfile[6][31]_i_1_n_0  | CPU/REGs/regfile[31][31]_i_1_n_0 |               15 |             32 |
|  instance_name/inst/clk_out1 | CPU/REGs/regfile[8][31]_i_1_n_0  | CPU/REGs/regfile[31][31]_i_1_n_0 |               16 |             32 |
|  instance_name/inst/clk_out1 | CPU/REGs/regfile[31][31]_i_2_n_0 | CPU/REGs/regfile[31][31]_i_1_n_0 |               25 |             32 |
|  instance_name/inst/clk_out1 |                                  |                                  |               38 |             69 |
+------------------------------+----------------------------------+----------------------------------+------------------+----------------+


