// Seed: 1462971039
module module_0;
  wire id_1;
  wire id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_2 = id_5;
  module_0();
endmodule
module module_2 (
    input wand id_0,
    output tri0 id_1,
    input wor id_2,
    output tri id_3
    , id_15,
    output wand id_4,
    input supply1 id_5,
    output uwire id_6,
    input tri id_7,
    input tri0 id_8,
    input tri1 id_9,
    input supply0 id_10,
    input tri0 id_11,
    input tri1 id_12,
    input wire id_13
);
  assign #1 id_3 = id_0;
  module_0();
endmodule
