vendor_name = ModelSim
source_file = 1, D:/Users/phso/Documents/Mini-CPU/mini_cpu.v
source_file = 1, D:/Users/phso/Documents/Mini-CPU/UC.v
source_file = 1, D:/Users/phso/Documents/Mini-CPU/memory.v
source_file = 1, D:/Users/phso/Documents/Mini-CPU/alu.v
source_file = 1, D:/Users/phso/Documents/Mini-CPU/lcd_ini.v
source_file = 1, D:/Users/phso/Documents/Mini-CPU/lcd_controller.v
source_file = 1, c:/altera/21.1/quartus/libraries/megafunctions/lpm_mult.tdf
source_file = 1, c:/altera/21.1/quartus/libraries/megafunctions/aglobal211.inc
source_file = 1, c:/altera/21.1/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, c:/altera/21.1/quartus/libraries/megafunctions/multcore.inc
source_file = 1, c:/altera/21.1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/altera/21.1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, c:/altera/21.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, D:/Users/phso/Documents/Mini-CPU/db/mult_7dt.tdf
source_file = 1, c:/altera/21.1/quartus/libraries/megafunctions/lpm_divide.tdf
source_file = 1, c:/altera/21.1/quartus/libraries/megafunctions/abs_divider.inc
source_file = 1, c:/altera/21.1/quartus/libraries/megafunctions/sign_div_unsign.inc
source_file = 1, D:/Users/phso/Documents/Mini-CPU/db/lpm_divide_2jm.tdf
source_file = 1, D:/Users/phso/Documents/Mini-CPU/db/sign_div_unsign_qlh.tdf
source_file = 1, D:/Users/phso/Documents/Mini-CPU/db/alt_u_div_87f.tdf
source_file = 1, D:/Users/phso/Documents/Mini-CPU/db/add_sub_7pc.tdf
source_file = 1, D:/Users/phso/Documents/Mini-CPU/db/add_sub_8pc.tdf
source_file = 1, D:/Users/phso/Documents/Mini-CPU/db/lpm_divide_5bm.tdf
design_name = mini_cpu
instance = comp, \ledr[0]~output , ledr[0]~output, mini_cpu, 1
instance = comp, \ledr[1]~output , ledr[1]~output, mini_cpu, 1
instance = comp, \ledr[2]~output , ledr[2]~output, mini_cpu, 1
instance = comp, \ledr[3]~output , ledr[3]~output, mini_cpu, 1
instance = comp, \ledr[4]~output , ledr[4]~output, mini_cpu, 1
instance = comp, \ledr[5]~output , ledr[5]~output, mini_cpu, 1
instance = comp, \ledr[6]~output , ledr[6]~output, mini_cpu, 1
instance = comp, \ledr[7]~output , ledr[7]~output, mini_cpu, 1
instance = comp, \ledr[8]~output , ledr[8]~output, mini_cpu, 1
instance = comp, \ledr[9]~output , ledr[9]~output, mini_cpu, 1
instance = comp, \ledr[10]~output , ledr[10]~output, mini_cpu, 1
instance = comp, \ledr[11]~output , ledr[11]~output, mini_cpu, 1
instance = comp, \ledr[12]~output , ledr[12]~output, mini_cpu, 1
instance = comp, \ledr[13]~output , ledr[13]~output, mini_cpu, 1
instance = comp, \ledr[14]~output , ledr[14]~output, mini_cpu, 1
instance = comp, \ledr[15]~output , ledr[15]~output, mini_cpu, 1
instance = comp, \ledg[0]~output , ledg[0]~output, mini_cpu, 1
instance = comp, \ledg[1]~output , ledg[1]~output, mini_cpu, 1
instance = comp, \ledg[2]~output , ledg[2]~output, mini_cpu, 1
instance = comp, \ledg[3]~output , ledg[3]~output, mini_cpu, 1
instance = comp, \ledg[4]~output , ledg[4]~output, mini_cpu, 1
instance = comp, \ledg[5]~output , ledg[5]~output, mini_cpu, 1
instance = comp, \ledg[6]~output , ledg[6]~output, mini_cpu, 1
instance = comp, \ledg[7]~output , ledg[7]~output, mini_cpu, 1
instance = comp, \LCD_DATA[0]~output , LCD_DATA[0]~output, mini_cpu, 1
instance = comp, \LCD_DATA[1]~output , LCD_DATA[1]~output, mini_cpu, 1
instance = comp, \LCD_DATA[2]~output , LCD_DATA[2]~output, mini_cpu, 1
instance = comp, \LCD_DATA[3]~output , LCD_DATA[3]~output, mini_cpu, 1
instance = comp, \LCD_DATA[4]~output , LCD_DATA[4]~output, mini_cpu, 1
instance = comp, \LCD_DATA[5]~output , LCD_DATA[5]~output, mini_cpu, 1
instance = comp, \LCD_DATA[6]~output , LCD_DATA[6]~output, mini_cpu, 1
instance = comp, \LCD_DATA[7]~output , LCD_DATA[7]~output, mini_cpu, 1
instance = comp, \LCD_RS~output , LCD_RS~output, mini_cpu, 1
instance = comp, \LCD_RW~output , LCD_RW~output, mini_cpu, 1
instance = comp, \LCD_EN~output , LCD_EN~output, mini_cpu, 1
instance = comp, \LCD_ON~output , LCD_ON~output, mini_cpu, 1
instance = comp, \LCD_BLON~output , LCD_BLON~output, mini_cpu, 1
instance = comp, \clock~input , clock~input, mini_cpu, 1
instance = comp, \clock~inputclkctrl , clock~inputclkctrl, mini_cpu, 1
instance = comp, \reset~input , reset~input, mini_cpu, 1
instance = comp, \enviar~input , enviar~input, mini_cpu, 1
instance = comp, \Mux4~0 , Mux4~0, mini_cpu, 1
instance = comp, \sw[17]~input , sw[17]~input, mini_cpu, 1
instance = comp, \sw[16]~input , sw[16]~input, mini_cpu, 1
instance = comp, \sw[15]~input , sw[15]~input, mini_cpu, 1
instance = comp, \Mux4~1 , Mux4~1, mini_cpu, 1
instance = comp, \Mux4~2 , Mux4~2, mini_cpu, 1
instance = comp, \estado[0] , estado[0], mini_cpu, 1
instance = comp, \estado[2]~1 , estado[2]~1, mini_cpu, 1
instance = comp, \estado[2]~2 , estado[2]~2, mini_cpu, 1
instance = comp, \estado[2] , estado[2], mini_cpu, 1
instance = comp, \estado[1]~0 , estado[1]~0, mini_cpu, 1
instance = comp, \estado[1] , estado[1], mini_cpu, 1
instance = comp, \unidade_controle|Decoder0~0 , unidade_controle|Decoder0~0, mini_cpu, 1
instance = comp, \dado_para_gravar[3]~1 , dado_para_gravar[3]~1, mini_cpu, 1
instance = comp, \sw[7]~input , sw[7]~input, mini_cpu, 1
instance = comp, \sw[8]~input , sw[8]~input, mini_cpu, 1
instance = comp, \comb~0 , comb~0, mini_cpu, 1
instance = comp, \comb~0clkctrl , comb~0clkctrl, mini_cpu, 1
instance = comp, \sw[14]~input , sw[14]~input, mini_cpu, 1
instance = comp, \sw[13]~input , sw[13]~input, mini_cpu, 1
instance = comp, \sw[12]~input , sw[12]~input, mini_cpu, 1
instance = comp, \sw[11]~input , sw[11]~input, mini_cpu, 1
instance = comp, \Mux0~0 , Mux0~0, mini_cpu, 1
instance = comp, \unidade_controle|Decoder0~1 , unidade_controle|Decoder0~1, mini_cpu, 1
instance = comp, \Mux0~1 , Mux0~1, mini_cpu, 1
instance = comp, \Mux0~2 , Mux0~2, mini_cpu, 1
instance = comp, \banco_registradores|Decoder0~8 , banco_registradores|Decoder0~8, mini_cpu, 1
instance = comp, \banco_registradores|Decoder0~11 , banco_registradores|Decoder0~11, mini_cpu, 1
instance = comp, \banco_registradores|ram[14][0] , banco_registradores|ram[14][0], mini_cpu, 1
instance = comp, \sw[10]~input , sw[10]~input, mini_cpu, 1
instance = comp, \banco_registradores|Decoder0~6 , banco_registradores|Decoder0~6, mini_cpu, 1
instance = comp, \banco_registradores|Decoder0~7 , banco_registradores|Decoder0~7, mini_cpu, 1
instance = comp, \banco_registradores|ram[10][0] , banco_registradores|ram[10][0], mini_cpu, 1
instance = comp, \sw[9]~input , sw[9]~input, mini_cpu, 1
instance = comp, \banco_registradores|Decoder0~9 , banco_registradores|Decoder0~9, mini_cpu, 1
instance = comp, \banco_registradores|ram[6][0] , banco_registradores|ram[6][0], mini_cpu, 1
instance = comp, \banco_registradores|Decoder0~10 , banco_registradores|Decoder0~10, mini_cpu, 1
instance = comp, \banco_registradores|ram[2][0] , banco_registradores|ram[2][0], mini_cpu, 1
instance = comp, \banco_registradores|Mux15~2 , banco_registradores|Mux15~2, mini_cpu, 1
instance = comp, \banco_registradores|Mux15~3 , banco_registradores|Mux15~3, mini_cpu, 1
instance = comp, \banco_registradores|Decoder0~14 , banco_registradores|Decoder0~14, mini_cpu, 1
instance = comp, \banco_registradores|Decoder0~17 , banco_registradores|Decoder0~17, mini_cpu, 1
instance = comp, \banco_registradores|ram[12][0] , banco_registradores|ram[12][0], mini_cpu, 1
instance = comp, \banco_registradores|Decoder0~15 , banco_registradores|Decoder0~15, mini_cpu, 1
instance = comp, \banco_registradores|ram[4][0] , banco_registradores|ram[4][0], mini_cpu, 1
instance = comp, \banco_registradores|Decoder0~12 , banco_registradores|Decoder0~12, mini_cpu, 1
instance = comp, \banco_registradores|Decoder0~16 , banco_registradores|Decoder0~16, mini_cpu, 1
instance = comp, \banco_registradores|ram[0][0] , banco_registradores|ram[0][0], mini_cpu, 1
instance = comp, \banco_registradores|Mux15~4 , banco_registradores|Mux15~4, mini_cpu, 1
instance = comp, \banco_registradores|Decoder0~13 , banco_registradores|Decoder0~13, mini_cpu, 1
instance = comp, \banco_registradores|ram[8][0] , banco_registradores|ram[8][0], mini_cpu, 1
instance = comp, \banco_registradores|Mux15~5 , banco_registradores|Mux15~5, mini_cpu, 1
instance = comp, \banco_registradores|Mux15~6 , banco_registradores|Mux15~6, mini_cpu, 1
instance = comp, \banco_registradores|Decoder0~18 , banco_registradores|Decoder0~18, mini_cpu, 1
instance = comp, \banco_registradores|Decoder0~23 , banco_registradores|Decoder0~23, mini_cpu, 1
instance = comp, \banco_registradores|ram[15][0] , banco_registradores|ram[15][0], mini_cpu, 1
instance = comp, \banco_registradores|Decoder0~19 , banco_registradores|Decoder0~19, mini_cpu, 1
instance = comp, \banco_registradores|ram[7][0] , banco_registradores|ram[7][0], mini_cpu, 1
instance = comp, \banco_registradores|Decoder0~20 , banco_registradores|Decoder0~20, mini_cpu, 1
instance = comp, \banco_registradores|Decoder0~22 , banco_registradores|Decoder0~22, mini_cpu, 1
instance = comp, \banco_registradores|ram[3][0] , banco_registradores|ram[3][0], mini_cpu, 1
instance = comp, \banco_registradores|Decoder0~21 , banco_registradores|Decoder0~21, mini_cpu, 1
instance = comp, \banco_registradores|ram[11][0] , banco_registradores|ram[11][0], mini_cpu, 1
instance = comp, \banco_registradores|Mux15~7 , banco_registradores|Mux15~7, mini_cpu, 1
instance = comp, \banco_registradores|Mux15~8 , banco_registradores|Mux15~8, mini_cpu, 1
instance = comp, \banco_registradores|Decoder0~0 , banco_registradores|Decoder0~0, mini_cpu, 1
instance = comp, \banco_registradores|Decoder0~1 , banco_registradores|Decoder0~1, mini_cpu, 1
instance = comp, \banco_registradores|ram[5][0] , banco_registradores|ram[5][0], mini_cpu, 1
instance = comp, \banco_registradores|Decoder0~5 , banco_registradores|Decoder0~5, mini_cpu, 1
instance = comp, \banco_registradores|ram[13][0] , banco_registradores|ram[13][0], mini_cpu, 1
instance = comp, \banco_registradores|Decoder0~2 , banco_registradores|Decoder0~2, mini_cpu, 1
instance = comp, \banco_registradores|Decoder0~4 , banco_registradores|Decoder0~4, mini_cpu, 1
instance = comp, \banco_registradores|ram[1][0] , banco_registradores|ram[1][0], mini_cpu, 1
instance = comp, \banco_registradores|Decoder0~3 , banco_registradores|Decoder0~3, mini_cpu, 1
instance = comp, \banco_registradores|ram[9][0] , banco_registradores|ram[9][0], mini_cpu, 1
instance = comp, \banco_registradores|Mux15~0 , banco_registradores|Mux15~0, mini_cpu, 1
instance = comp, \banco_registradores|Mux15~1 , banco_registradores|Mux15~1, mini_cpu, 1
instance = comp, \banco_registradores|Mux15~9 , banco_registradores|Mux15~9, mini_cpu, 1
instance = comp, \unidade_controle|WideOr0~0 , unidade_controle|WideOr0~0, mini_cpu, 1
instance = comp, \unidade_controle|WideOr1~0 , unidade_controle|WideOr1~0, mini_cpu, 1
instance = comp, \sw[6]~input , sw[6]~input, mini_cpu, 1
instance = comp, \sw[5]~input , sw[5]~input, mini_cpu, 1
instance = comp, \entrada_b_ula[0]~2 , entrada_b_ula[0]~2, mini_cpu, 1
instance = comp, \entrada_b_ula[0]~3 , entrada_b_ula[0]~3, mini_cpu, 1
instance = comp, \sw[4]~input , sw[4]~input, mini_cpu, 1
instance = comp, \sw[3]~input , sw[3]~input, mini_cpu, 1
instance = comp, \entrada_b_ula[0]~4 , entrada_b_ula[0]~4, mini_cpu, 1
instance = comp, \entrada_b_ula[0]~5 , entrada_b_ula[0]~5, mini_cpu, 1
instance = comp, \entrada_b_ula[0]~6 , entrada_b_ula[0]~6, mini_cpu, 1
instance = comp, \entrada_b_ula[0]~0 , entrada_b_ula[0]~0, mini_cpu, 1
instance = comp, \entrada_b_ula[0]~1 , entrada_b_ula[0]~1, mini_cpu, 1
instance = comp, \entrada_b_ula[0]~7 , entrada_b_ula[0]~7, mini_cpu, 1
instance = comp, \entrada_b_ula[0]~8 , entrada_b_ula[0]~8, mini_cpu, 1
instance = comp, \entrada_b_ula[0]~9 , entrada_b_ula[0]~9, mini_cpu, 1
instance = comp, \sw[0]~input , sw[0]~input, mini_cpu, 1
instance = comp, \unidade_controle|Add0~0 , unidade_controle|Add0~0, mini_cpu, 1
instance = comp, \unidade_controle|Add0~1 , unidade_controle|Add0~1, mini_cpu, 1
instance = comp, \ula|Add0~0 , ula|Add0~0, mini_cpu, 1
instance = comp, \ula|Add0~2 , ula|Add0~2, mini_cpu, 1
instance = comp, \ula|Add0~3 , ula|Add0~3, mini_cpu, 1
instance = comp, \dado_para_gravar[3]~0 , dado_para_gravar[3]~0, mini_cpu, 1
instance = comp, \dado_para_gravar~2 , dado_para_gravar~2, mini_cpu, 1
instance = comp, \entrada_b_ula[0]~10 , entrada_b_ula[0]~10, mini_cpu, 1
instance = comp, \sw[2]~input , sw[2]~input, mini_cpu, 1
instance = comp, \sw[1]~input , sw[1]~input, mini_cpu, 1
instance = comp, \unidade_controle|Add0~3 , unidade_controle|Add0~3, mini_cpu, 1
instance = comp, \unidade_controle|Add0~5 , unidade_controle|Add0~5, mini_cpu, 1
instance = comp, \banco_registradores|ram[4][2] , banco_registradores|ram[4][2], mini_cpu, 1
instance = comp, \banco_registradores|ram[12][2] , banco_registradores|ram[12][2], mini_cpu, 1
instance = comp, \banco_registradores|ram[8][2] , banco_registradores|ram[8][2], mini_cpu, 1
instance = comp, \banco_registradores|ram[0][2] , banco_registradores|ram[0][2], mini_cpu, 1
instance = comp, \entrada_b_ula[2]~26 , entrada_b_ula[2]~26, mini_cpu, 1
instance = comp, \entrada_b_ula[2]~27 , entrada_b_ula[2]~27, mini_cpu, 1
instance = comp, \banco_registradores|ram[9][2] , banco_registradores|ram[9][2], mini_cpu, 1
instance = comp, \banco_registradores|ram[13][2] , banco_registradores|ram[13][2], mini_cpu, 1
instance = comp, \banco_registradores|ram[5][2] , banco_registradores|ram[5][2], mini_cpu, 1
instance = comp, \entrada_b_ula[2]~24 , entrada_b_ula[2]~24, mini_cpu, 1
instance = comp, \entrada_b_ula[2]~25 , entrada_b_ula[2]~25, mini_cpu, 1
instance = comp, \entrada_b_ula[2]~28 , entrada_b_ula[2]~28, mini_cpu, 1
instance = comp, \banco_registradores|ram[10][2] , banco_registradores|ram[10][2], mini_cpu, 1
instance = comp, \banco_registradores|ram[2][2] , banco_registradores|ram[2][2], mini_cpu, 1
instance = comp, \entrada_b_ula[2]~22 , entrada_b_ula[2]~22, mini_cpu, 1
instance = comp, \banco_registradores|ram[14][2] , banco_registradores|ram[14][2], mini_cpu, 1
instance = comp, \banco_registradores|ram[6][2] , banco_registradores|ram[6][2], mini_cpu, 1
instance = comp, \entrada_b_ula[2]~23 , entrada_b_ula[2]~23, mini_cpu, 1
instance = comp, \banco_registradores|ram[11][2] , banco_registradores|ram[11][2], mini_cpu, 1
instance = comp, \banco_registradores|ram[15][2] , banco_registradores|ram[15][2], mini_cpu, 1
instance = comp, \banco_registradores|ram[3][2] , banco_registradores|ram[3][2], mini_cpu, 1
instance = comp, \banco_registradores|ram[7][2] , banco_registradores|ram[7][2], mini_cpu, 1
instance = comp, \entrada_b_ula[2]~29 , entrada_b_ula[2]~29, mini_cpu, 1
instance = comp, \entrada_b_ula[2]~30 , entrada_b_ula[2]~30, mini_cpu, 1
instance = comp, \entrada_b_ula[2]~31 , entrada_b_ula[2]~31, mini_cpu, 1
instance = comp, \ula|Add0~8 , ula|Add0~8, mini_cpu, 1
instance = comp, \banco_registradores|ram[1][1] , banco_registradores|ram[1][1], mini_cpu, 1
instance = comp, \banco_registradores|ram[3][1] , banco_registradores|ram[3][1], mini_cpu, 1
instance = comp, \banco_registradores|ram[0][1] , banco_registradores|ram[0][1], mini_cpu, 1
instance = comp, \banco_registradores|ram[2][1] , banco_registradores|ram[2][1], mini_cpu, 1
instance = comp, \entrada_b_ula[1]~15 , entrada_b_ula[1]~15, mini_cpu, 1
instance = comp, \entrada_b_ula[1]~16 , entrada_b_ula[1]~16, mini_cpu, 1
instance = comp, \banco_registradores|ram[8][1] , banco_registradores|ram[8][1], mini_cpu, 1
instance = comp, \banco_registradores|ram[10][1] , banco_registradores|ram[10][1], mini_cpu, 1
instance = comp, \entrada_b_ula[1]~13 , entrada_b_ula[1]~13, mini_cpu, 1
instance = comp, \banco_registradores|ram[11][1] , banco_registradores|ram[11][1], mini_cpu, 1
instance = comp, \banco_registradores|ram[9][1] , banco_registradores|ram[9][1], mini_cpu, 1
instance = comp, \entrada_b_ula[1]~14 , entrada_b_ula[1]~14, mini_cpu, 1
instance = comp, \entrada_b_ula[1]~17 , entrada_b_ula[1]~17, mini_cpu, 1
instance = comp, \banco_registradores|ram[14][1] , banco_registradores|ram[14][1], mini_cpu, 1
instance = comp, \banco_registradores|ram[15][1] , banco_registradores|ram[15][1], mini_cpu, 1
instance = comp, \banco_registradores|ram[12][1] , banco_registradores|ram[12][1], mini_cpu, 1
instance = comp, \banco_registradores|ram[13][1] , banco_registradores|ram[13][1], mini_cpu, 1
instance = comp, \entrada_b_ula[1]~18 , entrada_b_ula[1]~18, mini_cpu, 1
instance = comp, \entrada_b_ula[1]~19 , entrada_b_ula[1]~19, mini_cpu, 1
instance = comp, \banco_registradores|ram[7][1] , banco_registradores|ram[7][1], mini_cpu, 1
instance = comp, \banco_registradores|ram[6][1] , banco_registradores|ram[6][1], mini_cpu, 1
instance = comp, \banco_registradores|ram[4][1] , banco_registradores|ram[4][1], mini_cpu, 1
instance = comp, \entrada_b_ula[1]~11 , entrada_b_ula[1]~11, mini_cpu, 1
instance = comp, \entrada_b_ula[1]~12 , entrada_b_ula[1]~12, mini_cpu, 1
instance = comp, \entrada_b_ula[1]~20 , entrada_b_ula[1]~20, mini_cpu, 1
instance = comp, \ula|Add0~5 , ula|Add0~5, mini_cpu, 1
instance = comp, \ula|Add0~6 , ula|Add0~6, mini_cpu, 1
instance = comp, \ula|Add0~9 , ula|Add0~9, mini_cpu, 1
instance = comp, \dado_para_gravar~10 , dado_para_gravar~10, mini_cpu, 1
instance = comp, \entrada_b_ula[2]~32 , entrada_b_ula[2]~32, mini_cpu, 1
instance = comp, \unidade_controle|Add0~7 , unidade_controle|Add0~7, mini_cpu, 1
instance = comp, \unidade_controle|Add0~9 , unidade_controle|Add0~9, mini_cpu, 1
instance = comp, \unidade_controle|Add0~11 , unidade_controle|Add0~11, mini_cpu, 1
instance = comp, \banco_registradores|ram[10][5] , banco_registradores|ram[10][5], mini_cpu, 1
instance = comp, \entrada_b_ula[5]~57 , entrada_b_ula[5]~57, mini_cpu, 1
instance = comp, \banco_registradores|ram[11][5] , banco_registradores|ram[11][5], mini_cpu, 1
instance = comp, \banco_registradores|ram[9][5] , banco_registradores|ram[9][5], mini_cpu, 1
instance = comp, \entrada_b_ula[5]~58 , entrada_b_ula[5]~58, mini_cpu, 1
instance = comp, \banco_registradores|ram[1][5] , banco_registradores|ram[1][5], mini_cpu, 1
instance = comp, \banco_registradores|ram[3][5] , banco_registradores|ram[3][5], mini_cpu, 1
instance = comp, \banco_registradores|ram[0][5] , banco_registradores|ram[0][5], mini_cpu, 1
instance = comp, \banco_registradores|ram[2][5] , banco_registradores|ram[2][5], mini_cpu, 1
instance = comp, \entrada_b_ula[5]~59 , entrada_b_ula[5]~59, mini_cpu, 1
instance = comp, \entrada_b_ula[5]~60 , entrada_b_ula[5]~60, mini_cpu, 1
instance = comp, \entrada_b_ula[5]~61 , entrada_b_ula[5]~61, mini_cpu, 1
instance = comp, \banco_registradores|ram[7][5] , banco_registradores|ram[7][5], mini_cpu, 1
instance = comp, \banco_registradores|ram[6][5] , banco_registradores|ram[6][5], mini_cpu, 1
instance = comp, \banco_registradores|ram[4][5] , banco_registradores|ram[4][5], mini_cpu, 1
instance = comp, \banco_registradores|ram[5][5] , banco_registradores|ram[5][5], mini_cpu, 1
instance = comp, \entrada_b_ula[5]~55 , entrada_b_ula[5]~55, mini_cpu, 1
instance = comp, \entrada_b_ula[5]~56 , entrada_b_ula[5]~56, mini_cpu, 1
instance = comp, \banco_registradores|ram[12][5] , banco_registradores|ram[12][5], mini_cpu, 1
instance = comp, \banco_registradores|ram[13][5] , banco_registradores|ram[13][5], mini_cpu, 1
instance = comp, \entrada_b_ula[5]~62 , entrada_b_ula[5]~62, mini_cpu, 1
instance = comp, \banco_registradores|ram[14][5] , banco_registradores|ram[14][5], mini_cpu, 1
instance = comp, \banco_registradores|ram[15][5] , banco_registradores|ram[15][5], mini_cpu, 1
instance = comp, \entrada_b_ula[5]~63 , entrada_b_ula[5]~63, mini_cpu, 1
instance = comp, \entrada_b_ula[5]~64 , entrada_b_ula[5]~64, mini_cpu, 1
instance = comp, \entrada_b_ula[5]~65 , entrada_b_ula[5]~65, mini_cpu, 1
instance = comp, \unidade_controle|Add0~13 , unidade_controle|Add0~13, mini_cpu, 1
instance = comp, \banco_registradores|ram[9][6] , banco_registradores|ram[9][6], mini_cpu, 1
instance = comp, \banco_registradores|ram[13][6] , banco_registradores|ram[13][6], mini_cpu, 1
instance = comp, \banco_registradores|ram[1][6] , banco_registradores|ram[1][6], mini_cpu, 1
instance = comp, \banco_registradores|ram[5][6] , banco_registradores|ram[5][6], mini_cpu, 1
instance = comp, \entrada_b_ula[6]~68 , entrada_b_ula[6]~68, mini_cpu, 1
instance = comp, \entrada_b_ula[6]~69 , entrada_b_ula[6]~69, mini_cpu, 1
instance = comp, \banco_registradores|ram[8][6] , banco_registradores|ram[8][6], mini_cpu, 1
instance = comp, \banco_registradores|ram[0][6] , banco_registradores|ram[0][6], mini_cpu, 1
instance = comp, \entrada_b_ula[6]~70 , entrada_b_ula[6]~70, mini_cpu, 1
instance = comp, \banco_registradores|ram[12][6] , banco_registradores|ram[12][6], mini_cpu, 1
instance = comp, \banco_registradores|ram[4][6] , banco_registradores|ram[4][6], mini_cpu, 1
instance = comp, \entrada_b_ula[6]~71 , entrada_b_ula[6]~71, mini_cpu, 1
instance = comp, \entrada_b_ula[6]~72 , entrada_b_ula[6]~72, mini_cpu, 1
instance = comp, \banco_registradores|ram[3][6] , banco_registradores|ram[3][6], mini_cpu, 1
instance = comp, \entrada_b_ula[6]~73 , entrada_b_ula[6]~73, mini_cpu, 1
instance = comp, \banco_registradores|ram[11][6] , banco_registradores|ram[11][6], mini_cpu, 1
instance = comp, \banco_registradores|ram[15][6] , banco_registradores|ram[15][6], mini_cpu, 1
instance = comp, \entrada_b_ula[6]~74 , entrada_b_ula[6]~74, mini_cpu, 1
instance = comp, \banco_registradores|ram[14][6] , banco_registradores|ram[14][6], mini_cpu, 1
instance = comp, \banco_registradores|ram[6][6] , banco_registradores|ram[6][6], mini_cpu, 1
instance = comp, \banco_registradores|ram[10][6] , banco_registradores|ram[10][6], mini_cpu, 1
instance = comp, \banco_registradores|ram[2][6] , banco_registradores|ram[2][6], mini_cpu, 1
instance = comp, \entrada_b_ula[6]~66 , entrada_b_ula[6]~66, mini_cpu, 1
instance = comp, \entrada_b_ula[6]~67 , entrada_b_ula[6]~67, mini_cpu, 1
instance = comp, \entrada_b_ula[6]~75 , entrada_b_ula[6]~75, mini_cpu, 1
instance = comp, \ula|Add0~20 , ula|Add0~20, mini_cpu, 1
instance = comp, \ula|Add0~17 , ula|Add0~17, mini_cpu, 1
instance = comp, \banco_registradores|ram[0][4] , banco_registradores|ram[0][4], mini_cpu, 1
instance = comp, \banco_registradores|ram[4][4] , banco_registradores|ram[4][4], mini_cpu, 1
instance = comp, \entrada_b_ula[4]~48 , entrada_b_ula[4]~48, mini_cpu, 1
instance = comp, \banco_registradores|ram[12][4] , banco_registradores|ram[12][4], mini_cpu, 1
instance = comp, \banco_registradores|ram[8][4] , banco_registradores|ram[8][4], mini_cpu, 1
instance = comp, \entrada_b_ula[4]~49 , entrada_b_ula[4]~49, mini_cpu, 1
instance = comp, \banco_registradores|ram[2][4] , banco_registradores|ram[2][4], mini_cpu, 1
instance = comp, \banco_registradores|ram[6][4] , banco_registradores|ram[6][4], mini_cpu, 1
instance = comp, \entrada_b_ula[4]~46 , entrada_b_ula[4]~46, mini_cpu, 1
instance = comp, \banco_registradores|ram[14][4] , banco_registradores|ram[14][4], mini_cpu, 1
instance = comp, \banco_registradores|ram[10][4] , banco_registradores|ram[10][4], mini_cpu, 1
instance = comp, \entrada_b_ula[4]~47 , entrada_b_ula[4]~47, mini_cpu, 1
instance = comp, \entrada_b_ula[4]~50 , entrada_b_ula[4]~50, mini_cpu, 1
instance = comp, \banco_registradores|ram[3][4] , banco_registradores|ram[3][4], mini_cpu, 1
instance = comp, \banco_registradores|ram[11][4] , banco_registradores|ram[11][4], mini_cpu, 1
instance = comp, \entrada_b_ula[4]~51 , entrada_b_ula[4]~51, mini_cpu, 1
instance = comp, \banco_registradores|ram[7][4] , banco_registradores|ram[7][4], mini_cpu, 1
instance = comp, \entrada_b_ula[4]~52 , entrada_b_ula[4]~52, mini_cpu, 1
instance = comp, \banco_registradores|ram[9][4] , banco_registradores|ram[9][4], mini_cpu, 1
instance = comp, \banco_registradores|ram[1][4] , banco_registradores|ram[1][4], mini_cpu, 1
instance = comp, \entrada_b_ula[4]~44 , entrada_b_ula[4]~44, mini_cpu, 1
instance = comp, \banco_registradores|ram[5][4] , banco_registradores|ram[5][4], mini_cpu, 1
instance = comp, \banco_registradores|ram[13][4] , banco_registradores|ram[13][4], mini_cpu, 1
instance = comp, \entrada_b_ula[4]~45 , entrada_b_ula[4]~45, mini_cpu, 1
instance = comp, \entrada_b_ula[4]~53 , entrada_b_ula[4]~53, mini_cpu, 1
instance = comp, \ula|Add0~14 , ula|Add0~14, mini_cpu, 1
instance = comp, \banco_registradores|ram[13][3] , banco_registradores|ram[13][3], mini_cpu, 1
instance = comp, \banco_registradores|ram[15][3] , banco_registradores|ram[15][3], mini_cpu, 1
instance = comp, \banco_registradores|ram[12][3] , banco_registradores|ram[12][3], mini_cpu, 1
instance = comp, \banco_registradores|ram[14][3] , banco_registradores|ram[14][3], mini_cpu, 1
instance = comp, \entrada_b_ula[3]~40 , entrada_b_ula[3]~40, mini_cpu, 1
instance = comp, \entrada_b_ula[3]~41 , entrada_b_ula[3]~41, mini_cpu, 1
instance = comp, \banco_registradores|ram[5][3] , banco_registradores|ram[5][3], mini_cpu, 1
instance = comp, \banco_registradores|ram[7][3] , banco_registradores|ram[7][3], mini_cpu, 1
instance = comp, \banco_registradores|ram[4][3] , banco_registradores|ram[4][3], mini_cpu, 1
instance = comp, \banco_registradores|ram[6][3] , banco_registradores|ram[6][3], mini_cpu, 1
instance = comp, \entrada_b_ula[3]~35 , entrada_b_ula[3]~35, mini_cpu, 1
instance = comp, \entrada_b_ula[3]~36 , entrada_b_ula[3]~36, mini_cpu, 1
instance = comp, \banco_registradores|ram[0][3] , banco_registradores|ram[0][3], mini_cpu, 1
instance = comp, \banco_registradores|ram[1][3] , banco_registradores|ram[1][3], mini_cpu, 1
instance = comp, \entrada_b_ula[3]~37 , entrada_b_ula[3]~37, mini_cpu, 1
instance = comp, \banco_registradores|ram[3][3] , banco_registradores|ram[3][3], mini_cpu, 1
instance = comp, \banco_registradores|ram[2][3] , banco_registradores|ram[2][3], mini_cpu, 1
instance = comp, \entrada_b_ula[3]~38 , entrada_b_ula[3]~38, mini_cpu, 1
instance = comp, \entrada_b_ula[3]~39 , entrada_b_ula[3]~39, mini_cpu, 1
instance = comp, \banco_registradores|ram[11][3] , banco_registradores|ram[11][3], mini_cpu, 1
instance = comp, \banco_registradores|ram[10][3] , banco_registradores|ram[10][3], mini_cpu, 1
instance = comp, \banco_registradores|ram[8][3] , banco_registradores|ram[8][3], mini_cpu, 1
instance = comp, \entrada_b_ula[3]~33 , entrada_b_ula[3]~33, mini_cpu, 1
instance = comp, \entrada_b_ula[3]~34 , entrada_b_ula[3]~34, mini_cpu, 1
instance = comp, \entrada_b_ula[3]~42 , entrada_b_ula[3]~42, mini_cpu, 1
instance = comp, \ula|Add0~11 , ula|Add0~11, mini_cpu, 1
instance = comp, \ula|Add0~12 , ula|Add0~12, mini_cpu, 1
instance = comp, \ula|Add0~15 , ula|Add0~15, mini_cpu, 1
instance = comp, \ula|Add0~18 , ula|Add0~18, mini_cpu, 1
instance = comp, \ula|Add0~21 , ula|Add0~21, mini_cpu, 1
instance = comp, \dado_para_gravar~22 , dado_para_gravar~22, mini_cpu, 1
instance = comp, \unidade_controle|Add0~15 , unidade_controle|Add0~15, mini_cpu, 1
instance = comp, \banco_registradores|ram[6][8] , banco_registradores|ram[6][8], mini_cpu, 1
instance = comp, \banco_registradores|ram[2][8] , banco_registradores|ram[2][8], mini_cpu, 1
instance = comp, \entrada_b_ula[8]~90 , entrada_b_ula[8]~90, mini_cpu, 1
instance = comp, \banco_registradores|ram[14][8] , banco_registradores|ram[14][8], mini_cpu, 1
instance = comp, \banco_registradores|ram[10][8] , banco_registradores|ram[10][8], mini_cpu, 1
instance = comp, \entrada_b_ula[8]~91 , entrada_b_ula[8]~91, mini_cpu, 1
instance = comp, \banco_registradores|ram[4][8] , banco_registradores|ram[4][8], mini_cpu, 1
instance = comp, \entrada_b_ula[8]~92 , entrada_b_ula[8]~92, mini_cpu, 1
instance = comp, \banco_registradores|ram[12][8] , banco_registradores|ram[12][8], mini_cpu, 1
instance = comp, \banco_registradores|ram[8][8] , banco_registradores|ram[8][8], mini_cpu, 1
instance = comp, \entrada_b_ula[8]~93 , entrada_b_ula[8]~93, mini_cpu, 1
instance = comp, \entrada_b_ula[8]~94 , entrada_b_ula[8]~94, mini_cpu, 1
instance = comp, \banco_registradores|ram[13][8] , banco_registradores|ram[13][8], mini_cpu, 1
instance = comp, \banco_registradores|ram[5][8] , banco_registradores|ram[5][8], mini_cpu, 1
instance = comp, \banco_registradores|ram[9][8] , banco_registradores|ram[9][8], mini_cpu, 1
instance = comp, \banco_registradores|ram[1][8] , banco_registradores|ram[1][8], mini_cpu, 1
instance = comp, \entrada_b_ula[8]~88 , entrada_b_ula[8]~88, mini_cpu, 1
instance = comp, \entrada_b_ula[8]~89 , entrada_b_ula[8]~89, mini_cpu, 1
instance = comp, \banco_registradores|ram[11][8] , banco_registradores|ram[11][8], mini_cpu, 1
instance = comp, \banco_registradores|ram[3][8] , banco_registradores|ram[3][8], mini_cpu, 1
instance = comp, \entrada_b_ula[8]~95 , entrada_b_ula[8]~95, mini_cpu, 1
instance = comp, \banco_registradores|ram[15][8] , banco_registradores|ram[15][8], mini_cpu, 1
instance = comp, \banco_registradores|ram[7][8] , banco_registradores|ram[7][8], mini_cpu, 1
instance = comp, \entrada_b_ula[8]~96 , entrada_b_ula[8]~96, mini_cpu, 1
instance = comp, \entrada_b_ula[8]~97 , entrada_b_ula[8]~97, mini_cpu, 1
instance = comp, \entrada_b_ula[8]~98 , entrada_b_ula[8]~98, mini_cpu, 1
instance = comp, \banco_registradores|ram[8][9] , banco_registradores|ram[8][9], mini_cpu, 1
instance = comp, \banco_registradores|ram[10][9] , banco_registradores|ram[10][9], mini_cpu, 1
instance = comp, \entrada_b_ula[9]~101 , entrada_b_ula[9]~101, mini_cpu, 1
instance = comp, \banco_registradores|ram[11][9] , banco_registradores|ram[11][9], mini_cpu, 1
instance = comp, \banco_registradores|ram[9][9] , banco_registradores|ram[9][9], mini_cpu, 1
instance = comp, \entrada_b_ula[9]~102 , entrada_b_ula[9]~102, mini_cpu, 1
instance = comp, \banco_registradores|ram[0][9] , banco_registradores|ram[0][9], mini_cpu, 1
instance = comp, \banco_registradores|ram[2][9] , banco_registradores|ram[2][9], mini_cpu, 1
instance = comp, \entrada_b_ula[9]~103 , entrada_b_ula[9]~103, mini_cpu, 1
instance = comp, \banco_registradores|ram[3][9] , banco_registradores|ram[3][9], mini_cpu, 1
instance = comp, \banco_registradores|ram[1][9] , banco_registradores|ram[1][9], mini_cpu, 1
instance = comp, \entrada_b_ula[9]~104 , entrada_b_ula[9]~104, mini_cpu, 1
instance = comp, \entrada_b_ula[9]~105 , entrada_b_ula[9]~105, mini_cpu, 1
instance = comp, \banco_registradores|ram[13][9] , banco_registradores|ram[13][9], mini_cpu, 1
instance = comp, \entrada_b_ula[9]~106 , entrada_b_ula[9]~106, mini_cpu, 1
instance = comp, \banco_registradores|ram[15][9] , banco_registradores|ram[15][9], mini_cpu, 1
instance = comp, \banco_registradores|ram[14][9] , banco_registradores|ram[14][9], mini_cpu, 1
instance = comp, \entrada_b_ula[9]~107 , entrada_b_ula[9]~107, mini_cpu, 1
instance = comp, \banco_registradores|ram[7][9] , banco_registradores|ram[7][9], mini_cpu, 1
instance = comp, \banco_registradores|ram[4][9] , banco_registradores|ram[4][9], mini_cpu, 1
instance = comp, \banco_registradores|ram[5][9] , banco_registradores|ram[5][9], mini_cpu, 1
instance = comp, \entrada_b_ula[9]~99 , entrada_b_ula[9]~99, mini_cpu, 1
instance = comp, \banco_registradores|ram[6][9] , banco_registradores|ram[6][9], mini_cpu, 1
instance = comp, \entrada_b_ula[9]~100 , entrada_b_ula[9]~100, mini_cpu, 1
instance = comp, \entrada_b_ula[9]~108 , entrada_b_ula[9]~108, mini_cpu, 1
instance = comp, \entrada_b_ula[9]~109 , entrada_b_ula[9]~109, mini_cpu, 1
instance = comp, \ula|Add0~29 , ula|Add0~29, mini_cpu, 1
instance = comp, \ula|Add0~26 , ula|Add0~26, mini_cpu, 1
instance = comp, \banco_registradores|ram[12][7] , banco_registradores|ram[12][7], mini_cpu, 1
instance = comp, \banco_registradores|ram[14][7] , banco_registradores|ram[14][7], mini_cpu, 1
instance = comp, \entrada_b_ula[7]~84 , entrada_b_ula[7]~84, mini_cpu, 1
instance = comp, \banco_registradores|ram[13][7] , banco_registradores|ram[13][7], mini_cpu, 1
instance = comp, \banco_registradores|ram[15][7] , banco_registradores|ram[15][7], mini_cpu, 1
instance = comp, \entrada_b_ula[7]~85 , entrada_b_ula[7]~85, mini_cpu, 1
instance = comp, \banco_registradores|ram[8][7] , banco_registradores|ram[8][7], mini_cpu, 1
instance = comp, \banco_registradores|ram[9][7] , banco_registradores|ram[9][7], mini_cpu, 1
instance = comp, \entrada_b_ula[7]~77 , entrada_b_ula[7]~77, mini_cpu, 1
instance = comp, \banco_registradores|ram[10][7] , banco_registradores|ram[10][7], mini_cpu, 1
instance = comp, \banco_registradores|ram[11][7] , banco_registradores|ram[11][7], mini_cpu, 1
instance = comp, \entrada_b_ula[7]~78 , entrada_b_ula[7]~78, mini_cpu, 1
instance = comp, \banco_registradores|ram[4][7] , banco_registradores|ram[4][7], mini_cpu, 1
instance = comp, \entrada_b_ula[7]~79 , entrada_b_ula[7]~79, mini_cpu, 1
instance = comp, \banco_registradores|ram[7][7] , banco_registradores|ram[7][7], mini_cpu, 1
instance = comp, \banco_registradores|ram[5][7] , banco_registradores|ram[5][7], mini_cpu, 1
instance = comp, \entrada_b_ula[7]~80 , entrada_b_ula[7]~80, mini_cpu, 1
instance = comp, \banco_registradores|ram[2][7] , banco_registradores|ram[2][7], mini_cpu, 1
instance = comp, \banco_registradores|ram[3][7] , banco_registradores|ram[3][7], mini_cpu, 1
instance = comp, \banco_registradores|ram[0][7] , banco_registradores|ram[0][7], mini_cpu, 1
instance = comp, \banco_registradores|ram[1][7] , banco_registradores|ram[1][7], mini_cpu, 1
instance = comp, \entrada_b_ula[7]~81 , entrada_b_ula[7]~81, mini_cpu, 1
instance = comp, \entrada_b_ula[7]~82 , entrada_b_ula[7]~82, mini_cpu, 1
instance = comp, \entrada_b_ula[7]~83 , entrada_b_ula[7]~83, mini_cpu, 1
instance = comp, \entrada_b_ula[7]~86 , entrada_b_ula[7]~86, mini_cpu, 1
instance = comp, \ula|Add0~23 , ula|Add0~23, mini_cpu, 1
instance = comp, \ula|Add0~24 , ula|Add0~24, mini_cpu, 1
instance = comp, \ula|Add0~27 , ula|Add0~27, mini_cpu, 1
instance = comp, \ula|Add0~30 , ula|Add0~30, mini_cpu, 1
instance = comp, \banco_registradores|ram[3][10] , banco_registradores|ram[3][10], mini_cpu, 1
instance = comp, \banco_registradores|ram[7][10] , banco_registradores|ram[7][10], mini_cpu, 1
instance = comp, \entrada_b_ula[10]~117 , entrada_b_ula[10]~117, mini_cpu, 1
instance = comp, \banco_registradores|ram[15][10] , banco_registradores|ram[15][10], mini_cpu, 1
instance = comp, \banco_registradores|ram[11][10] , banco_registradores|ram[11][10], mini_cpu, 1
instance = comp, \entrada_b_ula[10]~118 , entrada_b_ula[10]~118, mini_cpu, 1
instance = comp, \banco_registradores|ram[14][10] , banco_registradores|ram[14][10], mini_cpu, 1
instance = comp, \banco_registradores|ram[6][10] , banco_registradores|ram[6][10], mini_cpu, 1
instance = comp, \banco_registradores|ram[10][10] , banco_registradores|ram[10][10], mini_cpu, 1
instance = comp, \banco_registradores|ram[2][10] , banco_registradores|ram[2][10], mini_cpu, 1
instance = comp, \entrada_b_ula[10]~110 , entrada_b_ula[10]~110, mini_cpu, 1
instance = comp, \entrada_b_ula[10]~111 , entrada_b_ula[10]~111, mini_cpu, 1
instance = comp, \banco_registradores|ram[5][10] , banco_registradores|ram[5][10], mini_cpu, 1
instance = comp, \banco_registradores|ram[1][10] , banco_registradores|ram[1][10], mini_cpu, 1
instance = comp, \entrada_b_ula[10]~112 , entrada_b_ula[10]~112, mini_cpu, 1
instance = comp, \banco_registradores|ram[13][10] , banco_registradores|ram[13][10], mini_cpu, 1
instance = comp, \banco_registradores|ram[9][10] , banco_registradores|ram[9][10], mini_cpu, 1
instance = comp, \entrada_b_ula[10]~113 , entrada_b_ula[10]~113, mini_cpu, 1
instance = comp, \banco_registradores|ram[8][10] , banco_registradores|ram[8][10], mini_cpu, 1
instance = comp, \banco_registradores|ram[0][10] , banco_registradores|ram[0][10], mini_cpu, 1
instance = comp, \entrada_b_ula[10]~114 , entrada_b_ula[10]~114, mini_cpu, 1
instance = comp, \banco_registradores|ram[4][10] , banco_registradores|ram[4][10], mini_cpu, 1
instance = comp, \entrada_b_ula[10]~115 , entrada_b_ula[10]~115, mini_cpu, 1
instance = comp, \entrada_b_ula[10]~116 , entrada_b_ula[10]~116, mini_cpu, 1
instance = comp, \entrada_b_ula[10]~119 , entrada_b_ula[10]~119, mini_cpu, 1
instance = comp, \ula|Add0~32 , ula|Add0~32, mini_cpu, 1
instance = comp, \ula|Add0~33 , ula|Add0~33, mini_cpu, 1
instance = comp, \dado_para_gravar~34 , dado_para_gravar~34, mini_cpu, 1
instance = comp, \banco_registradores|ram[4][12] , banco_registradores|ram[4][12], mini_cpu, 1
instance = comp, \banco_registradores|ram[0][12] , banco_registradores|ram[0][12], mini_cpu, 1
instance = comp, \entrada_b_ula[12]~136 , entrada_b_ula[12]~136, mini_cpu, 1
instance = comp, \banco_registradores|ram[12][12] , banco_registradores|ram[12][12], mini_cpu, 1
instance = comp, \banco_registradores|ram[8][12] , banco_registradores|ram[8][12], mini_cpu, 1
instance = comp, \entrada_b_ula[12]~137 , entrada_b_ula[12]~137, mini_cpu, 1
instance = comp, \banco_registradores|ram[10][12] , banco_registradores|ram[10][12], mini_cpu, 1
instance = comp, \banco_registradores|ram[14][12] , banco_registradores|ram[14][12], mini_cpu, 1
instance = comp, \banco_registradores|ram[2][12] , banco_registradores|ram[2][12], mini_cpu, 1
instance = comp, \banco_registradores|ram[6][12] , banco_registradores|ram[6][12], mini_cpu, 1
instance = comp, \entrada_b_ula[12]~134 , entrada_b_ula[12]~134, mini_cpu, 1
instance = comp, \entrada_b_ula[12]~135 , entrada_b_ula[12]~135, mini_cpu, 1
instance = comp, \entrada_b_ula[12]~138 , entrada_b_ula[12]~138, mini_cpu, 1
instance = comp, \banco_registradores|ram[9][12] , banco_registradores|ram[9][12], mini_cpu, 1
instance = comp, \banco_registradores|ram[1][12] , banco_registradores|ram[1][12], mini_cpu, 1
instance = comp, \entrada_b_ula[12]~132 , entrada_b_ula[12]~132, mini_cpu, 1
instance = comp, \banco_registradores|ram[13][12] , banco_registradores|ram[13][12], mini_cpu, 1
instance = comp, \banco_registradores|ram[5][12] , banco_registradores|ram[5][12], mini_cpu, 1
instance = comp, \entrada_b_ula[12]~133 , entrada_b_ula[12]~133, mini_cpu, 1
instance = comp, \banco_registradores|ram[3][12] , banco_registradores|ram[3][12], mini_cpu, 1
instance = comp, \banco_registradores|ram[11][12] , banco_registradores|ram[11][12], mini_cpu, 1
instance = comp, \entrada_b_ula[12]~139 , entrada_b_ula[12]~139, mini_cpu, 1
instance = comp, \banco_registradores|ram[7][12] , banco_registradores|ram[7][12], mini_cpu, 1
instance = comp, \entrada_b_ula[12]~140 , entrada_b_ula[12]~140, mini_cpu, 1
instance = comp, \entrada_b_ula[12]~141 , entrada_b_ula[12]~141, mini_cpu, 1
instance = comp, \ula|Add0~38 , ula|Add0~38, mini_cpu, 1
instance = comp, \banco_registradores|ram[0][11] , banco_registradores|ram[0][11], mini_cpu, 1
instance = comp, \banco_registradores|ram[1][11] , banco_registradores|ram[1][11], mini_cpu, 1
instance = comp, \entrada_b_ula[11]~125 , entrada_b_ula[11]~125, mini_cpu, 1
instance = comp, \banco_registradores|ram[3][11] , banco_registradores|ram[3][11], mini_cpu, 1
instance = comp, \banco_registradores|ram[2][11] , banco_registradores|ram[2][11], mini_cpu, 1
instance = comp, \entrada_b_ula[11]~126 , entrada_b_ula[11]~126, mini_cpu, 1
instance = comp, \banco_registradores|ram[5][11] , banco_registradores|ram[5][11], mini_cpu, 1
instance = comp, \banco_registradores|ram[7][11] , banco_registradores|ram[7][11], mini_cpu, 1
instance = comp, \banco_registradores|ram[4][11] , banco_registradores|ram[4][11], mini_cpu, 1
instance = comp, \banco_registradores|ram[6][11] , banco_registradores|ram[6][11], mini_cpu, 1
instance = comp, \entrada_b_ula[11]~123 , entrada_b_ula[11]~123, mini_cpu, 1
instance = comp, \entrada_b_ula[11]~124 , entrada_b_ula[11]~124, mini_cpu, 1
instance = comp, \entrada_b_ula[11]~127 , entrada_b_ula[11]~127, mini_cpu, 1
instance = comp, \banco_registradores|ram[13][11] , banco_registradores|ram[13][11], mini_cpu, 1
instance = comp, \banco_registradores|ram[15][11] , banco_registradores|ram[15][11], mini_cpu, 1
instance = comp, \banco_registradores|ram[12][11] , banco_registradores|ram[12][11], mini_cpu, 1
instance = comp, \banco_registradores|ram[14][11] , banco_registradores|ram[14][11], mini_cpu, 1
instance = comp, \entrada_b_ula[11]~128 , entrada_b_ula[11]~128, mini_cpu, 1
instance = comp, \entrada_b_ula[11]~129 , entrada_b_ula[11]~129, mini_cpu, 1
instance = comp, \banco_registradores|ram[11][11] , banco_registradores|ram[11][11], mini_cpu, 1
instance = comp, \banco_registradores|ram[8][11] , banco_registradores|ram[8][11], mini_cpu, 1
instance = comp, \banco_registradores|ram[9][11] , banco_registradores|ram[9][11], mini_cpu, 1
instance = comp, \entrada_b_ula[11]~121 , entrada_b_ula[11]~121, mini_cpu, 1
instance = comp, \entrada_b_ula[11]~122 , entrada_b_ula[11]~122, mini_cpu, 1
instance = comp, \entrada_b_ula[11]~130 , entrada_b_ula[11]~130, mini_cpu, 1
instance = comp, \ula|Add0~35 , ula|Add0~35, mini_cpu, 1
instance = comp, \ula|Add0~36 , ula|Add0~36, mini_cpu, 1
instance = comp, \ula|Add0~39 , ula|Add0~39, mini_cpu, 1
instance = comp, \dado_para_gravar~40 , dado_para_gravar~40, mini_cpu, 1
instance = comp, \banco_registradores|ram[2][13] , banco_registradores|ram[2][13], mini_cpu, 1
instance = comp, \banco_registradores|ram[0][13] , banco_registradores|ram[0][13], mini_cpu, 1
instance = comp, \entrada_b_ula[13]~147 , entrada_b_ula[13]~147, mini_cpu, 1
instance = comp, \banco_registradores|ram[3][13] , banco_registradores|ram[3][13], mini_cpu, 1
instance = comp, \banco_registradores|ram[1][13] , banco_registradores|ram[1][13], mini_cpu, 1
instance = comp, \entrada_b_ula[13]~148 , entrada_b_ula[13]~148, mini_cpu, 1
instance = comp, \banco_registradores|ram[9][13] , banco_registradores|ram[9][13], mini_cpu, 1
instance = comp, \banco_registradores|ram[11][13] , banco_registradores|ram[11][13], mini_cpu, 1
instance = comp, \banco_registradores|ram[10][13] , banco_registradores|ram[10][13], mini_cpu, 1
instance = comp, \entrada_b_ula[13]~145 , entrada_b_ula[13]~145, mini_cpu, 1
instance = comp, \entrada_b_ula[13]~146 , entrada_b_ula[13]~146, mini_cpu, 1
instance = comp, \entrada_b_ula[13]~149 , entrada_b_ula[13]~149, mini_cpu, 1
instance = comp, \banco_registradores|ram[4][13] , banco_registradores|ram[4][13], mini_cpu, 1
instance = comp, \banco_registradores|ram[5][13] , banco_registradores|ram[5][13], mini_cpu, 1
instance = comp, \entrada_b_ula[13]~143 , entrada_b_ula[13]~143, mini_cpu, 1
instance = comp, \banco_registradores|ram[6][13] , banco_registradores|ram[6][13], mini_cpu, 1
instance = comp, \banco_registradores|ram[7][13] , banco_registradores|ram[7][13], mini_cpu, 1
instance = comp, \entrada_b_ula[13]~144 , entrada_b_ula[13]~144, mini_cpu, 1
instance = comp, \banco_registradores|ram[14][13] , banco_registradores|ram[14][13], mini_cpu, 1
instance = comp, \banco_registradores|ram[15][13] , banco_registradores|ram[15][13], mini_cpu, 1
instance = comp, \banco_registradores|ram[12][13] , banco_registradores|ram[12][13], mini_cpu, 1
instance = comp, \banco_registradores|ram[13][13] , banco_registradores|ram[13][13], mini_cpu, 1
instance = comp, \entrada_b_ula[13]~150 , entrada_b_ula[13]~150, mini_cpu, 1
instance = comp, \entrada_b_ula[13]~151 , entrada_b_ula[13]~151, mini_cpu, 1
instance = comp, \entrada_b_ula[13]~152 , entrada_b_ula[13]~152, mini_cpu, 1
instance = comp, \ula|Add0~41 , ula|Add0~41, mini_cpu, 1
instance = comp, \ula|Add0~42 , ula|Add0~42, mini_cpu, 1
instance = comp, \banco_registradores|ram[5][14] , banco_registradores|ram[5][14], mini_cpu, 1
instance = comp, \banco_registradores|ram[1][14] , banco_registradores|ram[1][14], mini_cpu, 1
instance = comp, \entrada_b_ula[14]~156 , entrada_b_ula[14]~156, mini_cpu, 1
instance = comp, \banco_registradores|ram[13][14] , banco_registradores|ram[13][14], mini_cpu, 1
instance = comp, \banco_registradores|ram[9][14] , banco_registradores|ram[9][14], mini_cpu, 1
instance = comp, \entrada_b_ula[14]~157 , entrada_b_ula[14]~157, mini_cpu, 1
instance = comp, \banco_registradores|ram[8][14] , banco_registradores|ram[8][14], mini_cpu, 1
instance = comp, \banco_registradores|ram[0][14] , banco_registradores|ram[0][14], mini_cpu, 1
instance = comp, \entrada_b_ula[14]~158 , entrada_b_ula[14]~158, mini_cpu, 1
instance = comp, \banco_registradores|ram[4][14] , banco_registradores|ram[4][14], mini_cpu, 1
instance = comp, \entrada_b_ula[14]~159 , entrada_b_ula[14]~159, mini_cpu, 1
instance = comp, \entrada_b_ula[14]~160 , entrada_b_ula[14]~160, mini_cpu, 1
instance = comp, \banco_registradores|ram[11][14] , banco_registradores|ram[11][14], mini_cpu, 1
instance = comp, \banco_registradores|ram[3][14] , banco_registradores|ram[3][14], mini_cpu, 1
instance = comp, \banco_registradores|ram[7][14] , banco_registradores|ram[7][14], mini_cpu, 1
instance = comp, \entrada_b_ula[14]~161 , entrada_b_ula[14]~161, mini_cpu, 1
instance = comp, \banco_registradores|ram[15][14] , banco_registradores|ram[15][14], mini_cpu, 1
instance = comp, \entrada_b_ula[14]~162 , entrada_b_ula[14]~162, mini_cpu, 1
instance = comp, \banco_registradores|ram[10][14] , banco_registradores|ram[10][14], mini_cpu, 1
instance = comp, \banco_registradores|ram[2][14] , banco_registradores|ram[2][14], mini_cpu, 1
instance = comp, \entrada_b_ula[14]~154 , entrada_b_ula[14]~154, mini_cpu, 1
instance = comp, \banco_registradores|ram[6][14] , banco_registradores|ram[6][14], mini_cpu, 1
instance = comp, \banco_registradores|ram[14][14] , banco_registradores|ram[14][14], mini_cpu, 1
instance = comp, \entrada_b_ula[14]~155 , entrada_b_ula[14]~155, mini_cpu, 1
instance = comp, \entrada_b_ula[14]~163 , entrada_b_ula[14]~163, mini_cpu, 1
instance = comp, \ula|Add0~44 , ula|Add0~44, mini_cpu, 1
instance = comp, \ula|Add0~45 , ula|Add0~45, mini_cpu, 1
instance = comp, \dado_para_gravar~46 , dado_para_gravar~46, mini_cpu, 1
instance = comp, \banco_registradores|ram[2][15] , banco_registradores|ram[2][15], mini_cpu, 1
instance = comp, \banco_registradores|ram[3][15] , banco_registradores|ram[3][15], mini_cpu, 1
instance = comp, \banco_registradores|ram[1][15] , banco_registradores|ram[1][15], mini_cpu, 1
instance = comp, \banco_registradores|ram[0][15] , banco_registradores|ram[0][15], mini_cpu, 1
instance = comp, \entrada_b_ula[15]~169 , entrada_b_ula[15]~169, mini_cpu, 1
instance = comp, \entrada_b_ula[15]~170 , entrada_b_ula[15]~170, mini_cpu, 1
instance = comp, \banco_registradores|ram[4][15] , banco_registradores|ram[4][15], mini_cpu, 1
instance = comp, \banco_registradores|ram[6][15] , banco_registradores|ram[6][15], mini_cpu, 1
instance = comp, \entrada_b_ula[15]~167 , entrada_b_ula[15]~167, mini_cpu, 1
instance = comp, \banco_registradores|ram[5][15] , banco_registradores|ram[5][15], mini_cpu, 1
instance = comp, \entrada_b_ula[15]~168 , entrada_b_ula[15]~168, mini_cpu, 1
instance = comp, \entrada_b_ula[15]~171 , entrada_b_ula[15]~171, mini_cpu, 1
instance = comp, \banco_registradores|ram[11][15] , banco_registradores|ram[11][15], mini_cpu, 1
instance = comp, \banco_registradores|ram[10][15] , banco_registradores|ram[10][15], mini_cpu, 1
instance = comp, \banco_registradores|ram[8][15] , banco_registradores|ram[8][15], mini_cpu, 1
instance = comp, \banco_registradores|ram[9][15] , banco_registradores|ram[9][15], mini_cpu, 1
instance = comp, \entrada_b_ula[15]~165 , entrada_b_ula[15]~165, mini_cpu, 1
instance = comp, \entrada_b_ula[15]~166 , entrada_b_ula[15]~166, mini_cpu, 1
instance = comp, \banco_registradores|ram[12][15] , banco_registradores|ram[12][15], mini_cpu, 1
instance = comp, \banco_registradores|ram[14][15] , banco_registradores|ram[14][15], mini_cpu, 1
instance = comp, \entrada_b_ula[15]~172 , entrada_b_ula[15]~172, mini_cpu, 1
instance = comp, \banco_registradores|ram[13][15] , banco_registradores|ram[13][15], mini_cpu, 1
instance = comp, \banco_registradores|ram[15][15] , banco_registradores|ram[15][15], mini_cpu, 1
instance = comp, \entrada_b_ula[15]~173 , entrada_b_ula[15]~173, mini_cpu, 1
instance = comp, \entrada_b_ula[15]~174 , entrada_b_ula[15]~174, mini_cpu, 1
instance = comp, \entrada_b_ula[15]~175 , entrada_b_ula[15]~175, mini_cpu, 1
instance = comp, \entrada_b_ula[1]~21 , entrada_b_ula[1]~21, mini_cpu, 1
instance = comp, \entrada_b_ula[3]~43 , entrada_b_ula[3]~43, mini_cpu, 1
instance = comp, \entrada_b_ula[4]~54 , entrada_b_ula[4]~54, mini_cpu, 1
instance = comp, \entrada_b_ula[6]~76 , entrada_b_ula[6]~76, mini_cpu, 1
instance = comp, \entrada_b_ula[7]~87 , entrada_b_ula[7]~87, mini_cpu, 1
instance = comp, \entrada_b_ula[10]~120 , entrada_b_ula[10]~120, mini_cpu, 1
instance = comp, \entrada_b_ula[11]~131 , entrada_b_ula[11]~131, mini_cpu, 1
instance = comp, \entrada_b_ula[12]~142 , entrada_b_ula[12]~142, mini_cpu, 1
instance = comp, \entrada_b_ula[13]~153 , entrada_b_ula[13]~153, mini_cpu, 1
instance = comp, \entrada_b_ula[14]~164 , entrada_b_ula[14]~164, mini_cpu, 1
instance = comp, \ula|Mult0|auto_generated|mac_mult1 , ula|Mult0|auto_generated|mac_mult1, mini_cpu, 1
instance = comp, \ula|Mult0|auto_generated|mac_out2 , ula|Mult0|auto_generated|mac_out2, mini_cpu, 1
instance = comp, \dado_para_gravar~49 , dado_para_gravar~49, mini_cpu, 1
instance = comp, \ula|Add0~47 , ula|Add0~47, mini_cpu, 1
instance = comp, \ula|Add0~48 , ula|Add0~48, mini_cpu, 1
instance = comp, \dado_para_gravar~50 , dado_para_gravar~50, mini_cpu, 1
instance = comp, \dado_para_gravar~51 , dado_para_gravar~51, mini_cpu, 1
instance = comp, \Equal0~0 , Equal0~0, mini_cpu, 1
instance = comp, \dado_para_gravar[3]~5 , dado_para_gravar[3]~5, mini_cpu, 1
instance = comp, \dado_para_gravar[3]~6 , dado_para_gravar[3]~6, mini_cpu, 1
instance = comp, \dado_para_gravar[15] , dado_para_gravar[15], mini_cpu, 1
instance = comp, \banco_registradores|ram[7][15] , banco_registradores|ram[7][15], mini_cpu, 1
instance = comp, \banco_registradores|Mux0~2 , banco_registradores|Mux0~2, mini_cpu, 1
instance = comp, \banco_registradores|Mux0~3 , banco_registradores|Mux0~3, mini_cpu, 1
instance = comp, \banco_registradores|Mux0~4 , banco_registradores|Mux0~4, mini_cpu, 1
instance = comp, \banco_registradores|Mux0~5 , banco_registradores|Mux0~5, mini_cpu, 1
instance = comp, \banco_registradores|Mux0~6 , banco_registradores|Mux0~6, mini_cpu, 1
instance = comp, \banco_registradores|Mux0~7 , banco_registradores|Mux0~7, mini_cpu, 1
instance = comp, \banco_registradores|Mux0~8 , banco_registradores|Mux0~8, mini_cpu, 1
instance = comp, \banco_registradores|Mux0~0 , banco_registradores|Mux0~0, mini_cpu, 1
instance = comp, \banco_registradores|Mux0~1 , banco_registradores|Mux0~1, mini_cpu, 1
instance = comp, \banco_registradores|Mux0~9 , banco_registradores|Mux0~9, mini_cpu, 1
instance = comp, \dado_para_gravar~47 , dado_para_gravar~47, mini_cpu, 1
instance = comp, \dado_para_gravar~48 , dado_para_gravar~48, mini_cpu, 1
instance = comp, \dado_para_gravar[14] , dado_para_gravar[14], mini_cpu, 1
instance = comp, \banco_registradores|ram[12][14] , banco_registradores|ram[12][14], mini_cpu, 1
instance = comp, \banco_registradores|Mux1~4 , banco_registradores|Mux1~4, mini_cpu, 1
instance = comp, \banco_registradores|Mux1~5 , banco_registradores|Mux1~5, mini_cpu, 1
instance = comp, \banco_registradores|Mux1~2 , banco_registradores|Mux1~2, mini_cpu, 1
instance = comp, \banco_registradores|Mux1~3 , banco_registradores|Mux1~3, mini_cpu, 1
instance = comp, \banco_registradores|Mux1~6 , banco_registradores|Mux1~6, mini_cpu, 1
instance = comp, \banco_registradores|Mux1~7 , banco_registradores|Mux1~7, mini_cpu, 1
instance = comp, \banco_registradores|Mux1~8 , banco_registradores|Mux1~8, mini_cpu, 1
instance = comp, \banco_registradores|Mux1~0 , banco_registradores|Mux1~0, mini_cpu, 1
instance = comp, \banco_registradores|Mux1~1 , banco_registradores|Mux1~1, mini_cpu, 1
instance = comp, \banco_registradores|Mux1~9 , banco_registradores|Mux1~9, mini_cpu, 1
instance = comp, \dado_para_gravar~43 , dado_para_gravar~43, mini_cpu, 1
instance = comp, \dado_para_gravar~44 , dado_para_gravar~44, mini_cpu, 1
instance = comp, \dado_para_gravar~45 , dado_para_gravar~45, mini_cpu, 1
instance = comp, \dado_para_gravar[13] , dado_para_gravar[13], mini_cpu, 1
instance = comp, \banco_registradores|ram[8][13] , banco_registradores|ram[8][13], mini_cpu, 1
instance = comp, \banco_registradores|Mux2~2 , banco_registradores|Mux2~2, mini_cpu, 1
instance = comp, \banco_registradores|Mux2~3 , banco_registradores|Mux2~3, mini_cpu, 1
instance = comp, \banco_registradores|Mux2~4 , banco_registradores|Mux2~4, mini_cpu, 1
instance = comp, \banco_registradores|Mux2~5 , banco_registradores|Mux2~5, mini_cpu, 1
instance = comp, \banco_registradores|Mux2~6 , banco_registradores|Mux2~6, mini_cpu, 1
instance = comp, \banco_registradores|Mux2~7 , banco_registradores|Mux2~7, mini_cpu, 1
instance = comp, \banco_registradores|Mux2~8 , banco_registradores|Mux2~8, mini_cpu, 1
instance = comp, \banco_registradores|Mux2~0 , banco_registradores|Mux2~0, mini_cpu, 1
instance = comp, \banco_registradores|Mux2~1 , banco_registradores|Mux2~1, mini_cpu, 1
instance = comp, \banco_registradores|Mux2~9 , banco_registradores|Mux2~9, mini_cpu, 1
instance = comp, \dado_para_gravar~41 , dado_para_gravar~41, mini_cpu, 1
instance = comp, \dado_para_gravar~42 , dado_para_gravar~42, mini_cpu, 1
instance = comp, \dado_para_gravar[12] , dado_para_gravar[12], mini_cpu, 1
instance = comp, \banco_registradores|ram[15][12] , banco_registradores|ram[15][12], mini_cpu, 1
instance = comp, \banco_registradores|Mux3~7 , banco_registradores|Mux3~7, mini_cpu, 1
instance = comp, \banco_registradores|Mux3~8 , banco_registradores|Mux3~8, mini_cpu, 1
instance = comp, \banco_registradores|Mux3~0 , banco_registradores|Mux3~0, mini_cpu, 1
instance = comp, \banco_registradores|Mux3~1 , banco_registradores|Mux3~1, mini_cpu, 1
instance = comp, \banco_registradores|Mux3~4 , banco_registradores|Mux3~4, mini_cpu, 1
instance = comp, \banco_registradores|Mux3~5 , banco_registradores|Mux3~5, mini_cpu, 1
instance = comp, \banco_registradores|Mux3~2 , banco_registradores|Mux3~2, mini_cpu, 1
instance = comp, \banco_registradores|Mux3~3 , banco_registradores|Mux3~3, mini_cpu, 1
instance = comp, \banco_registradores|Mux3~6 , banco_registradores|Mux3~6, mini_cpu, 1
instance = comp, \banco_registradores|Mux3~9 , banco_registradores|Mux3~9, mini_cpu, 1
instance = comp, \dado_para_gravar~37 , dado_para_gravar~37, mini_cpu, 1
instance = comp, \dado_para_gravar~38 , dado_para_gravar~38, mini_cpu, 1
instance = comp, \dado_para_gravar~39 , dado_para_gravar~39, mini_cpu, 1
instance = comp, \dado_para_gravar[11] , dado_para_gravar[11], mini_cpu, 1
instance = comp, \banco_registradores|ram[10][11] , banco_registradores|ram[10][11], mini_cpu, 1
instance = comp, \banco_registradores|Mux4~0 , banco_registradores|Mux4~0, mini_cpu, 1
instance = comp, \banco_registradores|Mux4~1 , banco_registradores|Mux4~1, mini_cpu, 1
instance = comp, \banco_registradores|Mux4~2 , banco_registradores|Mux4~2, mini_cpu, 1
instance = comp, \banco_registradores|Mux4~3 , banco_registradores|Mux4~3, mini_cpu, 1
instance = comp, \banco_registradores|Mux4~4 , banco_registradores|Mux4~4, mini_cpu, 1
instance = comp, \banco_registradores|Mux4~5 , banco_registradores|Mux4~5, mini_cpu, 1
instance = comp, \banco_registradores|Mux4~6 , banco_registradores|Mux4~6, mini_cpu, 1
instance = comp, \banco_registradores|Mux4~7 , banco_registradores|Mux4~7, mini_cpu, 1
instance = comp, \banco_registradores|Mux4~8 , banco_registradores|Mux4~8, mini_cpu, 1
instance = comp, \banco_registradores|Mux4~9 , banco_registradores|Mux4~9, mini_cpu, 1
instance = comp, \dado_para_gravar~35 , dado_para_gravar~35, mini_cpu, 1
instance = comp, \dado_para_gravar~36 , dado_para_gravar~36, mini_cpu, 1
instance = comp, \dado_para_gravar[10] , dado_para_gravar[10], mini_cpu, 1
instance = comp, \banco_registradores|ram[12][10] , banco_registradores|ram[12][10], mini_cpu, 1
instance = comp, \banco_registradores|Mux5~4 , banco_registradores|Mux5~4, mini_cpu, 1
instance = comp, \banco_registradores|Mux5~5 , banco_registradores|Mux5~5, mini_cpu, 1
instance = comp, \banco_registradores|Mux5~2 , banco_registradores|Mux5~2, mini_cpu, 1
instance = comp, \banco_registradores|Mux5~3 , banco_registradores|Mux5~3, mini_cpu, 1
instance = comp, \banco_registradores|Mux5~6 , banco_registradores|Mux5~6, mini_cpu, 1
instance = comp, \banco_registradores|Mux5~7 , banco_registradores|Mux5~7, mini_cpu, 1
instance = comp, \banco_registradores|Mux5~8 , banco_registradores|Mux5~8, mini_cpu, 1
instance = comp, \banco_registradores|Mux5~0 , banco_registradores|Mux5~0, mini_cpu, 1
instance = comp, \banco_registradores|Mux5~1 , banco_registradores|Mux5~1, mini_cpu, 1
instance = comp, \banco_registradores|Mux5~9 , banco_registradores|Mux5~9, mini_cpu, 1
instance = comp, \dado_para_gravar~31 , dado_para_gravar~31, mini_cpu, 1
instance = comp, \dado_para_gravar~32 , dado_para_gravar~32, mini_cpu, 1
instance = comp, \dado_para_gravar~33 , dado_para_gravar~33, mini_cpu, 1
instance = comp, \dado_para_gravar[9] , dado_para_gravar[9], mini_cpu, 1
instance = comp, \banco_registradores|ram[12][9] , banco_registradores|ram[12][9], mini_cpu, 1
instance = comp, \banco_registradores|Mux6~7 , banco_registradores|Mux6~7, mini_cpu, 1
instance = comp, \banco_registradores|Mux6~8 , banco_registradores|Mux6~8, mini_cpu, 1
instance = comp, \banco_registradores|Mux6~2 , banco_registradores|Mux6~2, mini_cpu, 1
instance = comp, \banco_registradores|Mux6~3 , banco_registradores|Mux6~3, mini_cpu, 1
instance = comp, \banco_registradores|Mux6~4 , banco_registradores|Mux6~4, mini_cpu, 1
instance = comp, \banco_registradores|Mux6~5 , banco_registradores|Mux6~5, mini_cpu, 1
instance = comp, \banco_registradores|Mux6~6 , banco_registradores|Mux6~6, mini_cpu, 1
instance = comp, \banco_registradores|Mux6~0 , banco_registradores|Mux6~0, mini_cpu, 1
instance = comp, \banco_registradores|Mux6~1 , banco_registradores|Mux6~1, mini_cpu, 1
instance = comp, \banco_registradores|Mux6~9 , banco_registradores|Mux6~9, mini_cpu, 1
instance = comp, \dado_para_gravar~28 , dado_para_gravar~28, mini_cpu, 1
instance = comp, \dado_para_gravar~29 , dado_para_gravar~29, mini_cpu, 1
instance = comp, \dado_para_gravar~30 , dado_para_gravar~30, mini_cpu, 1
instance = comp, \dado_para_gravar[8] , dado_para_gravar[8], mini_cpu, 1
instance = comp, \banco_registradores|ram[0][8] , banco_registradores|ram[0][8], mini_cpu, 1
instance = comp, \banco_registradores|Mux7~4 , banco_registradores|Mux7~4, mini_cpu, 1
instance = comp, \banco_registradores|Mux7~5 , banco_registradores|Mux7~5, mini_cpu, 1
instance = comp, \banco_registradores|Mux7~2 , banco_registradores|Mux7~2, mini_cpu, 1
instance = comp, \banco_registradores|Mux7~3 , banco_registradores|Mux7~3, mini_cpu, 1
instance = comp, \banco_registradores|Mux7~6 , banco_registradores|Mux7~6, mini_cpu, 1
instance = comp, \banco_registradores|Mux7~7 , banco_registradores|Mux7~7, mini_cpu, 1
instance = comp, \banco_registradores|Mux7~8 , banco_registradores|Mux7~8, mini_cpu, 1
instance = comp, \banco_registradores|Mux7~0 , banco_registradores|Mux7~0, mini_cpu, 1
instance = comp, \banco_registradores|Mux7~1 , banco_registradores|Mux7~1, mini_cpu, 1
instance = comp, \banco_registradores|Mux7~9 , banco_registradores|Mux7~9, mini_cpu, 1
instance = comp, \dado_para_gravar~25 , dado_para_gravar~25, mini_cpu, 1
instance = comp, \dado_para_gravar~26 , dado_para_gravar~26, mini_cpu, 1
instance = comp, \dado_para_gravar~27 , dado_para_gravar~27, mini_cpu, 1
instance = comp, \dado_para_gravar[7] , dado_para_gravar[7], mini_cpu, 1
instance = comp, \banco_registradores|ram[6][7] , banco_registradores|ram[6][7], mini_cpu, 1
instance = comp, \banco_registradores|Mux8~2 , banco_registradores|Mux8~2, mini_cpu, 1
instance = comp, \banco_registradores|Mux8~3 , banco_registradores|Mux8~3, mini_cpu, 1
instance = comp, \banco_registradores|Mux8~4 , banco_registradores|Mux8~4, mini_cpu, 1
instance = comp, \banco_registradores|Mux8~5 , banco_registradores|Mux8~5, mini_cpu, 1
instance = comp, \banco_registradores|Mux8~6 , banco_registradores|Mux8~6, mini_cpu, 1
instance = comp, \banco_registradores|Mux8~7 , banco_registradores|Mux8~7, mini_cpu, 1
instance = comp, \banco_registradores|Mux8~8 , banco_registradores|Mux8~8, mini_cpu, 1
instance = comp, \banco_registradores|Mux8~0 , banco_registradores|Mux8~0, mini_cpu, 1
instance = comp, \banco_registradores|Mux8~1 , banco_registradores|Mux8~1, mini_cpu, 1
instance = comp, \banco_registradores|Mux8~9 , banco_registradores|Mux8~9, mini_cpu, 1
instance = comp, \dado_para_gravar~23 , dado_para_gravar~23, mini_cpu, 1
instance = comp, \dado_para_gravar~24 , dado_para_gravar~24, mini_cpu, 1
instance = comp, \dado_para_gravar[6] , dado_para_gravar[6], mini_cpu, 1
instance = comp, \banco_registradores|ram[7][6] , banco_registradores|ram[7][6], mini_cpu, 1
instance = comp, \banco_registradores|Mux9~7 , banco_registradores|Mux9~7, mini_cpu, 1
instance = comp, \banco_registradores|Mux9~8 , banco_registradores|Mux9~8, mini_cpu, 1
instance = comp, \banco_registradores|Mux9~4 , banco_registradores|Mux9~4, mini_cpu, 1
instance = comp, \banco_registradores|Mux9~5 , banco_registradores|Mux9~5, mini_cpu, 1
instance = comp, \banco_registradores|Mux9~2 , banco_registradores|Mux9~2, mini_cpu, 1
instance = comp, \banco_registradores|Mux9~3 , banco_registradores|Mux9~3, mini_cpu, 1
instance = comp, \banco_registradores|Mux9~6 , banco_registradores|Mux9~6, mini_cpu, 1
instance = comp, \banco_registradores|Mux9~0 , banco_registradores|Mux9~0, mini_cpu, 1
instance = comp, \banco_registradores|Mux9~1 , banco_registradores|Mux9~1, mini_cpu, 1
instance = comp, \banco_registradores|Mux9~9 , banco_registradores|Mux9~9, mini_cpu, 1
instance = comp, \dado_para_gravar~19 , dado_para_gravar~19, mini_cpu, 1
instance = comp, \dado_para_gravar~20 , dado_para_gravar~20, mini_cpu, 1
instance = comp, \dado_para_gravar~21 , dado_para_gravar~21, mini_cpu, 1
instance = comp, \dado_para_gravar[5] , dado_para_gravar[5], mini_cpu, 1
instance = comp, \banco_registradores|ram[8][5] , banco_registradores|ram[8][5], mini_cpu, 1
instance = comp, \banco_registradores|Mux10~2 , banco_registradores|Mux10~2, mini_cpu, 1
instance = comp, \banco_registradores|Mux10~3 , banco_registradores|Mux10~3, mini_cpu, 1
instance = comp, \banco_registradores|Mux10~4 , banco_registradores|Mux10~4, mini_cpu, 1
instance = comp, \banco_registradores|Mux10~5 , banco_registradores|Mux10~5, mini_cpu, 1
instance = comp, \banco_registradores|Mux10~6 , banco_registradores|Mux10~6, mini_cpu, 1
instance = comp, \banco_registradores|Mux10~0 , banco_registradores|Mux10~0, mini_cpu, 1
instance = comp, \banco_registradores|Mux10~1 , banco_registradores|Mux10~1, mini_cpu, 1
instance = comp, \banco_registradores|Mux10~7 , banco_registradores|Mux10~7, mini_cpu, 1
instance = comp, \banco_registradores|Mux10~8 , banco_registradores|Mux10~8, mini_cpu, 1
instance = comp, \banco_registradores|Mux10~9 , banco_registradores|Mux10~9, mini_cpu, 1
instance = comp, \dado_para_gravar~16 , dado_para_gravar~16, mini_cpu, 1
instance = comp, \dado_para_gravar~17 , dado_para_gravar~17, mini_cpu, 1
instance = comp, \dado_para_gravar~18 , dado_para_gravar~18, mini_cpu, 1
instance = comp, \dado_para_gravar[4] , dado_para_gravar[4], mini_cpu, 1
instance = comp, \banco_registradores|ram[15][4] , banco_registradores|ram[15][4], mini_cpu, 1
instance = comp, \banco_registradores|Mux11~7 , banco_registradores|Mux11~7, mini_cpu, 1
instance = comp, \banco_registradores|Mux11~8 , banco_registradores|Mux11~8, mini_cpu, 1
instance = comp, \banco_registradores|Mux11~4 , banco_registradores|Mux11~4, mini_cpu, 1
instance = comp, \banco_registradores|Mux11~5 , banco_registradores|Mux11~5, mini_cpu, 1
instance = comp, \banco_registradores|Mux11~2 , banco_registradores|Mux11~2, mini_cpu, 1
instance = comp, \banco_registradores|Mux11~3 , banco_registradores|Mux11~3, mini_cpu, 1
instance = comp, \banco_registradores|Mux11~6 , banco_registradores|Mux11~6, mini_cpu, 1
instance = comp, \banco_registradores|Mux11~0 , banco_registradores|Mux11~0, mini_cpu, 1
instance = comp, \banco_registradores|Mux11~1 , banco_registradores|Mux11~1, mini_cpu, 1
instance = comp, \banco_registradores|Mux11~9 , banco_registradores|Mux11~9, mini_cpu, 1
instance = comp, \dado_para_gravar~13 , dado_para_gravar~13, mini_cpu, 1
instance = comp, \dado_para_gravar~14 , dado_para_gravar~14, mini_cpu, 1
instance = comp, \dado_para_gravar~15 , dado_para_gravar~15, mini_cpu, 1
instance = comp, \dado_para_gravar[3] , dado_para_gravar[3], mini_cpu, 1
instance = comp, \banco_registradores|ram[9][3] , banco_registradores|ram[9][3], mini_cpu, 1
instance = comp, \banco_registradores|Mux12~0 , banco_registradores|Mux12~0, mini_cpu, 1
instance = comp, \banco_registradores|Mux12~1 , banco_registradores|Mux12~1, mini_cpu, 1
instance = comp, \banco_registradores|Mux12~7 , banco_registradores|Mux12~7, mini_cpu, 1
instance = comp, \banco_registradores|Mux12~8 , banco_registradores|Mux12~8, mini_cpu, 1
instance = comp, \banco_registradores|Mux12~2 , banco_registradores|Mux12~2, mini_cpu, 1
instance = comp, \banco_registradores|Mux12~3 , banco_registradores|Mux12~3, mini_cpu, 1
instance = comp, \banco_registradores|Mux12~4 , banco_registradores|Mux12~4, mini_cpu, 1
instance = comp, \banco_registradores|Mux12~5 , banco_registradores|Mux12~5, mini_cpu, 1
instance = comp, \banco_registradores|Mux12~6 , banco_registradores|Mux12~6, mini_cpu, 1
instance = comp, \banco_registradores|Mux12~9 , banco_registradores|Mux12~9, mini_cpu, 1
instance = comp, \dado_para_gravar~11 , dado_para_gravar~11, mini_cpu, 1
instance = comp, \dado_para_gravar~12 , dado_para_gravar~12, mini_cpu, 1
instance = comp, \dado_para_gravar[2] , dado_para_gravar[2], mini_cpu, 1
instance = comp, \banco_registradores|ram[1][2] , banco_registradores|ram[1][2], mini_cpu, 1
instance = comp, \banco_registradores|Mux13~2 , banco_registradores|Mux13~2, mini_cpu, 1
instance = comp, \banco_registradores|Mux13~3 , banco_registradores|Mux13~3, mini_cpu, 1
instance = comp, \banco_registradores|Mux13~4 , banco_registradores|Mux13~4, mini_cpu, 1
instance = comp, \banco_registradores|Mux13~5 , banco_registradores|Mux13~5, mini_cpu, 1
instance = comp, \banco_registradores|Mux13~6 , banco_registradores|Mux13~6, mini_cpu, 1
instance = comp, \banco_registradores|Mux13~0 , banco_registradores|Mux13~0, mini_cpu, 1
instance = comp, \banco_registradores|Mux13~1 , banco_registradores|Mux13~1, mini_cpu, 1
instance = comp, \banco_registradores|Mux13~7 , banco_registradores|Mux13~7, mini_cpu, 1
instance = comp, \banco_registradores|Mux13~8 , banco_registradores|Mux13~8, mini_cpu, 1
instance = comp, \banco_registradores|Mux13~9 , banco_registradores|Mux13~9, mini_cpu, 1
instance = comp, \dado_para_gravar~7 , dado_para_gravar~7, mini_cpu, 1
instance = comp, \dado_para_gravar~8 , dado_para_gravar~8, mini_cpu, 1
instance = comp, \dado_para_gravar~9 , dado_para_gravar~9, mini_cpu, 1
instance = comp, \dado_para_gravar[1] , dado_para_gravar[1], mini_cpu, 1
instance = comp, \banco_registradores|ram[5][1] , banco_registradores|ram[5][1], mini_cpu, 1
instance = comp, \banco_registradores|Mux14~0 , banco_registradores|Mux14~0, mini_cpu, 1
instance = comp, \banco_registradores|Mux14~1 , banco_registradores|Mux14~1, mini_cpu, 1
instance = comp, \banco_registradores|Mux14~7 , banco_registradores|Mux14~7, mini_cpu, 1
instance = comp, \banco_registradores|Mux14~8 , banco_registradores|Mux14~8, mini_cpu, 1
instance = comp, \banco_registradores|Mux14~2 , banco_registradores|Mux14~2, mini_cpu, 1
instance = comp, \banco_registradores|Mux14~3 , banco_registradores|Mux14~3, mini_cpu, 1
instance = comp, \banco_registradores|Mux14~4 , banco_registradores|Mux14~4, mini_cpu, 1
instance = comp, \banco_registradores|Mux14~5 , banco_registradores|Mux14~5, mini_cpu, 1
instance = comp, \banco_registradores|Mux14~6 , banco_registradores|Mux14~6, mini_cpu, 1
instance = comp, \banco_registradores|Mux14~9 , banco_registradores|Mux14~9, mini_cpu, 1
instance = comp, \dado_para_gravar~3 , dado_para_gravar~3, mini_cpu, 1
instance = comp, \dado_para_gravar~4 , dado_para_gravar~4, mini_cpu, 1
instance = comp, \dado_para_gravar[0] , dado_para_gravar[0], mini_cpu, 1
instance = comp, \meu_lcd|char_index[0]~6 , meu_lcd|char_index[0]~6, mini_cpu, 1
instance = comp, \meu_lcd|char_index[1]~8 , meu_lcd|char_index[1]~8, mini_cpu, 1
instance = comp, \~GND , ~GND, mini_cpu, 1
instance = comp, \meu_lcd|lcd_rs_in~0 , meu_lcd|lcd_rs_in~0, mini_cpu, 1
instance = comp, \Mux1~0 , Mux1~0, mini_cpu, 1
instance = comp, \Mux1~1 , Mux1~1, mini_cpu, 1
instance = comp, \meu_lcd|update_prev , meu_lcd|update_prev, mini_cpu, 1
instance = comp, \meu_lcd|Selector11~0 , meu_lcd|Selector11~0, mini_cpu, 1
instance = comp, \meu_lcd|Selector11~1 , meu_lcd|Selector11~1, mini_cpu, 1
instance = comp, \meu_lcd|state.01011 , meu_lcd|state.01011, mini_cpu, 1
instance = comp, \meu_lcd|Selector1~0 , meu_lcd|Selector1~0, mini_cpu, 1
instance = comp, \meu_lcd|state.01100 , meu_lcd|state.01100, mini_cpu, 1
instance = comp, \meu_lcd|state.01101 , meu_lcd|state.01101, mini_cpu, 1
instance = comp, \meu_lcd|Selector14~0 , meu_lcd|Selector14~0, mini_cpu, 1
instance = comp, \meu_lcd|state.01110 , meu_lcd|state.01110, mini_cpu, 1
instance = comp, \meu_lcd|char_index[1]~16 , meu_lcd|char_index[1]~16, mini_cpu, 1
instance = comp, \meu_lcd|char_index[1] , meu_lcd|char_index[1], mini_cpu, 1
instance = comp, \meu_lcd|char_index[2]~10 , meu_lcd|char_index[2]~10, mini_cpu, 1
instance = comp, \meu_lcd|char_index[2] , meu_lcd|char_index[2], mini_cpu, 1
instance = comp, \meu_lcd|char_index[3]~12 , meu_lcd|char_index[3]~12, mini_cpu, 1
instance = comp, \meu_lcd|char_index[3] , meu_lcd|char_index[3], mini_cpu, 1
instance = comp, \meu_lcd|char_index[4]~14 , meu_lcd|char_index[4]~14, mini_cpu, 1
instance = comp, \meu_lcd|char_index[4] , meu_lcd|char_index[4], mini_cpu, 1
instance = comp, \meu_lcd|char_index[5]~17 , meu_lcd|char_index[5]~17, mini_cpu, 1
instance = comp, \meu_lcd|char_index[5] , meu_lcd|char_index[5], mini_cpu, 1
instance = comp, \meu_lcd|Selector17~0 , meu_lcd|Selector17~0, mini_cpu, 1
instance = comp, \meu_lcd|Selector10~0 , meu_lcd|Selector10~0, mini_cpu, 1
instance = comp, \meu_lcd|delay_boot[0]~94 , meu_lcd|delay_boot[0]~94, mini_cpu, 1
instance = comp, \meu_lcd|delay_boot[0] , meu_lcd|delay_boot[0], mini_cpu, 1
instance = comp, \meu_lcd|delay_boot[1]~31 , meu_lcd|delay_boot[1]~31, mini_cpu, 1
instance = comp, \meu_lcd|delay_boot[31]~71 , meu_lcd|delay_boot[31]~71, mini_cpu, 1
instance = comp, \meu_lcd|delay_boot[1] , meu_lcd|delay_boot[1], mini_cpu, 1
instance = comp, \meu_lcd|delay_boot[2]~33 , meu_lcd|delay_boot[2]~33, mini_cpu, 1
instance = comp, \meu_lcd|delay_boot[2] , meu_lcd|delay_boot[2], mini_cpu, 1
instance = comp, \meu_lcd|delay_boot[3]~35 , meu_lcd|delay_boot[3]~35, mini_cpu, 1
instance = comp, \meu_lcd|delay_boot[3] , meu_lcd|delay_boot[3], mini_cpu, 1
instance = comp, \meu_lcd|delay_boot[4]~37 , meu_lcd|delay_boot[4]~37, mini_cpu, 1
instance = comp, \meu_lcd|delay_boot[4] , meu_lcd|delay_boot[4], mini_cpu, 1
instance = comp, \meu_lcd|delay_boot[5]~39 , meu_lcd|delay_boot[5]~39, mini_cpu, 1
instance = comp, \meu_lcd|delay_boot[5] , meu_lcd|delay_boot[5], mini_cpu, 1
instance = comp, \meu_lcd|delay_boot[6]~41 , meu_lcd|delay_boot[6]~41, mini_cpu, 1
instance = comp, \meu_lcd|delay_boot[6] , meu_lcd|delay_boot[6], mini_cpu, 1
instance = comp, \meu_lcd|delay_boot[7]~43 , meu_lcd|delay_boot[7]~43, mini_cpu, 1
instance = comp, \meu_lcd|delay_boot[7] , meu_lcd|delay_boot[7], mini_cpu, 1
instance = comp, \meu_lcd|delay_boot[8]~45 , meu_lcd|delay_boot[8]~45, mini_cpu, 1
instance = comp, \meu_lcd|delay_boot[8] , meu_lcd|delay_boot[8], mini_cpu, 1
instance = comp, \meu_lcd|delay_boot[9]~47 , meu_lcd|delay_boot[9]~47, mini_cpu, 1
instance = comp, \meu_lcd|delay_boot[9] , meu_lcd|delay_boot[9], mini_cpu, 1
instance = comp, \meu_lcd|delay_boot[10]~49 , meu_lcd|delay_boot[10]~49, mini_cpu, 1
instance = comp, \meu_lcd|delay_boot[10] , meu_lcd|delay_boot[10], mini_cpu, 1
instance = comp, \meu_lcd|delay_boot[11]~51 , meu_lcd|delay_boot[11]~51, mini_cpu, 1
instance = comp, \meu_lcd|delay_boot[11] , meu_lcd|delay_boot[11], mini_cpu, 1
instance = comp, \meu_lcd|delay_boot[12]~53 , meu_lcd|delay_boot[12]~53, mini_cpu, 1
instance = comp, \meu_lcd|delay_boot[12] , meu_lcd|delay_boot[12], mini_cpu, 1
instance = comp, \meu_lcd|delay_boot[13]~55 , meu_lcd|delay_boot[13]~55, mini_cpu, 1
instance = comp, \meu_lcd|delay_boot[13] , meu_lcd|delay_boot[13], mini_cpu, 1
instance = comp, \meu_lcd|delay_boot[14]~57 , meu_lcd|delay_boot[14]~57, mini_cpu, 1
instance = comp, \meu_lcd|delay_boot[14] , meu_lcd|delay_boot[14], mini_cpu, 1
instance = comp, \meu_lcd|delay_boot[15]~59 , meu_lcd|delay_boot[15]~59, mini_cpu, 1
instance = comp, \meu_lcd|delay_boot[15] , meu_lcd|delay_boot[15], mini_cpu, 1
instance = comp, \meu_lcd|delay_boot[16]~61 , meu_lcd|delay_boot[16]~61, mini_cpu, 1
instance = comp, \meu_lcd|delay_boot[16] , meu_lcd|delay_boot[16], mini_cpu, 1
instance = comp, \meu_lcd|delay_boot[17]~63 , meu_lcd|delay_boot[17]~63, mini_cpu, 1
instance = comp, \meu_lcd|delay_boot[17] , meu_lcd|delay_boot[17], mini_cpu, 1
instance = comp, \meu_lcd|delay_boot[18]~65 , meu_lcd|delay_boot[18]~65, mini_cpu, 1
instance = comp, \meu_lcd|delay_boot[18] , meu_lcd|delay_boot[18], mini_cpu, 1
instance = comp, \meu_lcd|delay_boot[19]~67 , meu_lcd|delay_boot[19]~67, mini_cpu, 1
instance = comp, \meu_lcd|delay_boot[19] , meu_lcd|delay_boot[19], mini_cpu, 1
instance = comp, \meu_lcd|delay_boot[20]~69 , meu_lcd|delay_boot[20]~69, mini_cpu, 1
instance = comp, \meu_lcd|delay_boot[20] , meu_lcd|delay_boot[20], mini_cpu, 1
instance = comp, \meu_lcd|delay_boot[21]~72 , meu_lcd|delay_boot[21]~72, mini_cpu, 1
instance = comp, \meu_lcd|delay_boot[21] , meu_lcd|delay_boot[21], mini_cpu, 1
instance = comp, \meu_lcd|delay_boot[22]~74 , meu_lcd|delay_boot[22]~74, mini_cpu, 1
instance = comp, \meu_lcd|delay_boot[22] , meu_lcd|delay_boot[22], mini_cpu, 1
instance = comp, \meu_lcd|delay_boot[23]~76 , meu_lcd|delay_boot[23]~76, mini_cpu, 1
instance = comp, \meu_lcd|delay_boot[23] , meu_lcd|delay_boot[23], mini_cpu, 1
instance = comp, \meu_lcd|delay_boot[24]~78 , meu_lcd|delay_boot[24]~78, mini_cpu, 1
instance = comp, \meu_lcd|delay_boot[24] , meu_lcd|delay_boot[24], mini_cpu, 1
instance = comp, \meu_lcd|delay_boot[25]~80 , meu_lcd|delay_boot[25]~80, mini_cpu, 1
instance = comp, \meu_lcd|delay_boot[25] , meu_lcd|delay_boot[25], mini_cpu, 1
instance = comp, \meu_lcd|delay_boot[26]~82 , meu_lcd|delay_boot[26]~82, mini_cpu, 1
instance = comp, \meu_lcd|delay_boot[26] , meu_lcd|delay_boot[26], mini_cpu, 1
instance = comp, \meu_lcd|delay_boot[27]~84 , meu_lcd|delay_boot[27]~84, mini_cpu, 1
instance = comp, \meu_lcd|delay_boot[27] , meu_lcd|delay_boot[27], mini_cpu, 1
instance = comp, \meu_lcd|LessThan0~1 , meu_lcd|LessThan0~1, mini_cpu, 1
instance = comp, \meu_lcd|LessThan0~3 , meu_lcd|LessThan0~3, mini_cpu, 1
instance = comp, \meu_lcd|LessThan0~4 , meu_lcd|LessThan0~4, mini_cpu, 1
instance = comp, \meu_lcd|LessThan0~5 , meu_lcd|LessThan0~5, mini_cpu, 1
instance = comp, \meu_lcd|LessThan0~6 , meu_lcd|LessThan0~6, mini_cpu, 1
instance = comp, \meu_lcd|LessThan0~7 , meu_lcd|LessThan0~7, mini_cpu, 1
instance = comp, \meu_lcd|delay_boot[28]~86 , meu_lcd|delay_boot[28]~86, mini_cpu, 1
instance = comp, \meu_lcd|delay_boot[28] , meu_lcd|delay_boot[28], mini_cpu, 1
instance = comp, \meu_lcd|delay_boot[29]~88 , meu_lcd|delay_boot[29]~88, mini_cpu, 1
instance = comp, \meu_lcd|delay_boot[29] , meu_lcd|delay_boot[29], mini_cpu, 1
instance = comp, \meu_lcd|delay_boot[30]~90 , meu_lcd|delay_boot[30]~90, mini_cpu, 1
instance = comp, \meu_lcd|delay_boot[30] , meu_lcd|delay_boot[30], mini_cpu, 1
instance = comp, \meu_lcd|delay_boot[31]~92 , meu_lcd|delay_boot[31]~92, mini_cpu, 1
instance = comp, \meu_lcd|delay_boot[31] , meu_lcd|delay_boot[31], mini_cpu, 1
instance = comp, \meu_lcd|LessThan0~2 , meu_lcd|LessThan0~2, mini_cpu, 1
instance = comp, \meu_lcd|LessThan0~0 , meu_lcd|LessThan0~0, mini_cpu, 1
instance = comp, \meu_lcd|LessThan0~8 , meu_lcd|LessThan0~8, mini_cpu, 1
instance = comp, \meu_lcd|Selector1~1 , meu_lcd|Selector1~1, mini_cpu, 1
instance = comp, \meu_lcd|state.00001 , meu_lcd|state.00001, mini_cpu, 1
instance = comp, \meu_lcd|Selector2~0 , meu_lcd|Selector2~0, mini_cpu, 1
instance = comp, \meu_lcd|state.00010 , meu_lcd|state.00010, mini_cpu, 1
instance = comp, \meu_lcd|Selector3~0 , meu_lcd|Selector3~0, mini_cpu, 1
instance = comp, \meu_lcd|state.00011 , meu_lcd|state.00011, mini_cpu, 1
instance = comp, \meu_lcd|Selector22~2 , meu_lcd|Selector22~2, mini_cpu, 1
instance = comp, \meu_lcd|Selector4~0 , meu_lcd|Selector4~0, mini_cpu, 1
instance = comp, \meu_lcd|state.00100 , meu_lcd|state.00100, mini_cpu, 1
instance = comp, \meu_lcd|Selector5~0 , meu_lcd|Selector5~0, mini_cpu, 1
instance = comp, \meu_lcd|state.00101 , meu_lcd|state.00101, mini_cpu, 1
instance = comp, \meu_lcd|WideOr20~0 , meu_lcd|WideOr20~0, mini_cpu, 1
instance = comp, \meu_lcd|Selector10~1 , meu_lcd|Selector10~1, mini_cpu, 1
instance = comp, \meu_lcd|state.00000~0 , meu_lcd|state.00000~0, mini_cpu, 1
instance = comp, \meu_lcd|state.00000 , meu_lcd|state.00000, mini_cpu, 1
instance = comp, \meu_lcd|Selector10~2 , meu_lcd|Selector10~2, mini_cpu, 1
instance = comp, \meu_lcd|state.01111 , meu_lcd|state.01111, mini_cpu, 1
instance = comp, \meu_lcd|state.10000~feeder , meu_lcd|state.10000~feeder, mini_cpu, 1
instance = comp, \meu_lcd|state.10000 , meu_lcd|state.10000, mini_cpu, 1
instance = comp, \meu_lcd|char_index[0] , meu_lcd|char_index[0], mini_cpu, 1
instance = comp, \meu_lcd|Equal1~0 , meu_lcd|Equal1~0, mini_cpu, 1
instance = comp, \meu_lcd|Selector10~3 , meu_lcd|Selector10~3, mini_cpu, 1
instance = comp, \meu_lcd|state.01010 , meu_lcd|state.01010, mini_cpu, 1
instance = comp, \meu_lcd|WideOr23~0 , meu_lcd|WideOr23~0, mini_cpu, 1
instance = comp, \meu_lcd|Selector9~0 , meu_lcd|Selector9~0, mini_cpu, 1
instance = comp, \meu_lcd|state.01001 , meu_lcd|state.01001, mini_cpu, 1
instance = comp, \meu_lcd|Selector26~2 , meu_lcd|Selector26~2, mini_cpu, 1
instance = comp, \meu_lcd|Selector26~0 , meu_lcd|Selector26~0, mini_cpu, 1
instance = comp, \meu_lcd|Selector26~1 , meu_lcd|Selector26~1, mini_cpu, 1
instance = comp, \meu_lcd|Selector26~3 , meu_lcd|Selector26~3, mini_cpu, 1
instance = comp, \meu_lcd|lcd_start , meu_lcd|lcd_start, mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|contador[0]~32 , meu_lcd|u_lcd_driver|contador[0]~32, mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|LessThan0~7 , meu_lcd|u_lcd_driver|LessThan0~7, mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|LessThan1~1 , meu_lcd|u_lcd_driver|LessThan1~1, mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|LessThan0~6 , meu_lcd|u_lcd_driver|LessThan0~6, mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|LessThan0~8 , meu_lcd|u_lcd_driver|LessThan0~8, mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|LessThan0~5 , meu_lcd|u_lcd_driver|LessThan0~5, mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|LessThan0~9 , meu_lcd|u_lcd_driver|LessThan0~9, mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|Selector4~2 , meu_lcd|u_lcd_driver|Selector4~2, mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|Selector4~3 , meu_lcd|u_lcd_driver|Selector4~3, mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|Selector5~0 , meu_lcd|u_lcd_driver|Selector5~0, mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|estado.PULSE_LO , meu_lcd|u_lcd_driver|estado.PULSE_LO, mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|contador[5]~42 , meu_lcd|u_lcd_driver|contador[5]~42, mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|contador[0] , meu_lcd|u_lcd_driver|contador[0], mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|contador[1]~34 , meu_lcd|u_lcd_driver|contador[1]~34, mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|contador[1] , meu_lcd|u_lcd_driver|contador[1], mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|contador[2]~36 , meu_lcd|u_lcd_driver|contador[2]~36, mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|contador[2] , meu_lcd|u_lcd_driver|contador[2], mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|contador[3]~38 , meu_lcd|u_lcd_driver|contador[3]~38, mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|contador[3] , meu_lcd|u_lcd_driver|contador[3], mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|contador[4]~40 , meu_lcd|u_lcd_driver|contador[4]~40, mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|contador[4] , meu_lcd|u_lcd_driver|contador[4], mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|contador[5]~43 , meu_lcd|u_lcd_driver|contador[5]~43, mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|contador[5] , meu_lcd|u_lcd_driver|contador[5], mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|contador[6]~45 , meu_lcd|u_lcd_driver|contador[6]~45, mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|contador[6] , meu_lcd|u_lcd_driver|contador[6], mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|contador[7]~47 , meu_lcd|u_lcd_driver|contador[7]~47, mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|contador[7] , meu_lcd|u_lcd_driver|contador[7], mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|contador[8]~49 , meu_lcd|u_lcd_driver|contador[8]~49, mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|contador[8] , meu_lcd|u_lcd_driver|contador[8], mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|contador[9]~51 , meu_lcd|u_lcd_driver|contador[9]~51, mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|contador[9] , meu_lcd|u_lcd_driver|contador[9], mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|contador[10]~53 , meu_lcd|u_lcd_driver|contador[10]~53, mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|contador[10] , meu_lcd|u_lcd_driver|contador[10], mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|contador[11]~55 , meu_lcd|u_lcd_driver|contador[11]~55, mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|contador[11] , meu_lcd|u_lcd_driver|contador[11], mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|contador[12]~57 , meu_lcd|u_lcd_driver|contador[12]~57, mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|contador[12] , meu_lcd|u_lcd_driver|contador[12], mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|contador[13]~59 , meu_lcd|u_lcd_driver|contador[13]~59, mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|contador[13] , meu_lcd|u_lcd_driver|contador[13], mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|contador[14]~61 , meu_lcd|u_lcd_driver|contador[14]~61, mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|contador[14] , meu_lcd|u_lcd_driver|contador[14], mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|contador[15]~63 , meu_lcd|u_lcd_driver|contador[15]~63, mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|contador[15] , meu_lcd|u_lcd_driver|contador[15], mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|contador[16]~65 , meu_lcd|u_lcd_driver|contador[16]~65, mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|contador[16] , meu_lcd|u_lcd_driver|contador[16], mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|contador[17]~67 , meu_lcd|u_lcd_driver|contador[17]~67, mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|contador[17] , meu_lcd|u_lcd_driver|contador[17], mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|contador[18]~69 , meu_lcd|u_lcd_driver|contador[18]~69, mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|contador[18] , meu_lcd|u_lcd_driver|contador[18], mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|contador[19]~71 , meu_lcd|u_lcd_driver|contador[19]~71, mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|contador[19] , meu_lcd|u_lcd_driver|contador[19], mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|contador[20]~73 , meu_lcd|u_lcd_driver|contador[20]~73, mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|contador[20] , meu_lcd|u_lcd_driver|contador[20], mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|contador[21]~75 , meu_lcd|u_lcd_driver|contador[21]~75, mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|contador[21] , meu_lcd|u_lcd_driver|contador[21], mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|contador[22]~77 , meu_lcd|u_lcd_driver|contador[22]~77, mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|contador[22] , meu_lcd|u_lcd_driver|contador[22], mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|contador[23]~79 , meu_lcd|u_lcd_driver|contador[23]~79, mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|contador[23] , meu_lcd|u_lcd_driver|contador[23], mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|contador[24]~81 , meu_lcd|u_lcd_driver|contador[24]~81, mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|contador[24] , meu_lcd|u_lcd_driver|contador[24], mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|contador[25]~83 , meu_lcd|u_lcd_driver|contador[25]~83, mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|contador[25] , meu_lcd|u_lcd_driver|contador[25], mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|LessThan0~1 , meu_lcd|u_lcd_driver|LessThan0~1, mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|LessThan0~0 , meu_lcd|u_lcd_driver|LessThan0~0, mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|contador[26]~85 , meu_lcd|u_lcd_driver|contador[26]~85, mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|contador[26] , meu_lcd|u_lcd_driver|contador[26], mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|contador[27]~87 , meu_lcd|u_lcd_driver|contador[27]~87, mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|contador[27] , meu_lcd|u_lcd_driver|contador[27], mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|contador[28]~89 , meu_lcd|u_lcd_driver|contador[28]~89, mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|contador[28] , meu_lcd|u_lcd_driver|contador[28], mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|contador[29]~91 , meu_lcd|u_lcd_driver|contador[29]~91, mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|contador[29] , meu_lcd|u_lcd_driver|contador[29], mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|LessThan0~2 , meu_lcd|u_lcd_driver|LessThan0~2, mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|contador[30]~93 , meu_lcd|u_lcd_driver|contador[30]~93, mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|contador[30] , meu_lcd|u_lcd_driver|contador[30], mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|contador[31]~95 , meu_lcd|u_lcd_driver|contador[31]~95, mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|contador[31] , meu_lcd|u_lcd_driver|contador[31], mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|LessThan0~3 , meu_lcd|u_lcd_driver|LessThan0~3, mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|LessThan0~4 , meu_lcd|u_lcd_driver|LessThan0~4, mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|LessThan1~3 , meu_lcd|u_lcd_driver|LessThan1~3, mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|LessThan1~0 , meu_lcd|u_lcd_driver|LessThan1~0, mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|LessThan1~2 , meu_lcd|u_lcd_driver|LessThan1~2, mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|Selector2~1 , meu_lcd|u_lcd_driver|Selector2~1, mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|Selector2~2 , meu_lcd|u_lcd_driver|Selector2~2, mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|estado.IDLE~feeder , meu_lcd|u_lcd_driver|estado.IDLE~feeder, mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|estado.IDLE , meu_lcd|u_lcd_driver|estado.IDLE, mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|data_bus[0]~0 , meu_lcd|u_lcd_driver|data_bus[0]~0, mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|Selector6~2 , meu_lcd|u_lcd_driver|Selector6~2, mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|Selector6~4 , meu_lcd|u_lcd_driver|Selector6~4, mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|Selector3~1 , meu_lcd|u_lcd_driver|Selector3~1, mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|estado.SETUP , meu_lcd|u_lcd_driver|estado.SETUP, mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|Selector4~5 , meu_lcd|u_lcd_driver|Selector4~5, mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|Selector4~4 , meu_lcd|u_lcd_driver|Selector4~4, mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|estado.PULSE_HI , meu_lcd|u_lcd_driver|estado.PULSE_HI, mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|Selector2~3 , meu_lcd|u_lcd_driver|Selector2~3, mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|Selector3~0 , meu_lcd|u_lcd_driver|Selector3~0, mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|Selector6~3 , meu_lcd|u_lcd_driver|Selector6~3, mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|estado.WAIT_HOLD , meu_lcd|u_lcd_driver|estado.WAIT_HOLD, mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|Selector0~0 , meu_lcd|u_lcd_driver|Selector0~0, mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|done , meu_lcd|u_lcd_driver|done, mini_cpu, 1
instance = comp, \meu_lcd|Selector6~0 , meu_lcd|Selector6~0, mini_cpu, 1
instance = comp, \meu_lcd|state.00110 , meu_lcd|state.00110, mini_cpu, 1
instance = comp, \meu_lcd|Selector7~0 , meu_lcd|Selector7~0, mini_cpu, 1
instance = comp, \meu_lcd|state.00111 , meu_lcd|state.00111, mini_cpu, 1
instance = comp, \meu_lcd|Selector8~0 , meu_lcd|Selector8~0, mini_cpu, 1
instance = comp, \meu_lcd|state.01000 , meu_lcd|state.01000, mini_cpu, 1
instance = comp, \meu_lcd|inicializado~0 , meu_lcd|inicializado~0, mini_cpu, 1
instance = comp, \meu_lcd|inicializado , meu_lcd|inicializado, mini_cpu, 1
instance = comp, \meu_lcd|mensagem[16][0] , meu_lcd|mensagem[16][0], mini_cpu, 1
instance = comp, \meu_lcd|Selector24~5 , meu_lcd|Selector24~5, mini_cpu, 1
instance = comp, \lcd_value_reg~0 , lcd_value_reg~0, mini_cpu, 1
instance = comp, \lcd_value_reg[7]~1 , lcd_value_reg[7]~1, mini_cpu, 1
instance = comp, \lcd_value_reg[15] , lcd_value_reg[15], mini_cpu, 1
instance = comp, \lcd_value_reg~9 , lcd_value_reg~9, mini_cpu, 1
instance = comp, \lcd_value_reg[7] , lcd_value_reg[7], mini_cpu, 1
instance = comp, \lcd_value_reg~10 , lcd_value_reg~10, mini_cpu, 1
instance = comp, \lcd_value_reg[6] , lcd_value_reg[6], mini_cpu, 1
instance = comp, \lcd_value_reg~11 , lcd_value_reg~11, mini_cpu, 1
instance = comp, \lcd_value_reg[5] , lcd_value_reg[5], mini_cpu, 1
instance = comp, \lcd_value_reg~12 , lcd_value_reg~12, mini_cpu, 1
instance = comp, \lcd_value_reg[4] , lcd_value_reg[4], mini_cpu, 1
instance = comp, \lcd_value_reg~13 , lcd_value_reg~13, mini_cpu, 1
instance = comp, \lcd_value_reg[3] , lcd_value_reg[3], mini_cpu, 1
instance = comp, \lcd_value_reg~14 , lcd_value_reg~14, mini_cpu, 1
instance = comp, \lcd_value_reg[2] , lcd_value_reg[2], mini_cpu, 1
instance = comp, \lcd_value_reg~15 , lcd_value_reg~15, mini_cpu, 1
instance = comp, \lcd_value_reg[1] , lcd_value_reg[1], mini_cpu, 1
instance = comp, \lcd_value_reg~16 , lcd_value_reg~16, mini_cpu, 1
instance = comp, \lcd_value_reg[0] , lcd_value_reg[0], mini_cpu, 1
instance = comp, \meu_lcd|Add1~1 , meu_lcd|Add1~1, mini_cpu, 1
instance = comp, \meu_lcd|Add1~2 , meu_lcd|Add1~2, mini_cpu, 1
instance = comp, \meu_lcd|Add1~4 , meu_lcd|Add1~4, mini_cpu, 1
instance = comp, \meu_lcd|Add1~6 , meu_lcd|Add1~6, mini_cpu, 1
instance = comp, \meu_lcd|Add1~8 , meu_lcd|Add1~8, mini_cpu, 1
instance = comp, \meu_lcd|Add1~10 , meu_lcd|Add1~10, mini_cpu, 1
instance = comp, \meu_lcd|Add1~12 , meu_lcd|Add1~12, mini_cpu, 1
instance = comp, \meu_lcd|Add1~14 , meu_lcd|Add1~14, mini_cpu, 1
instance = comp, \lcd_value_reg~5 , lcd_value_reg~5, mini_cpu, 1
instance = comp, \lcd_value_reg[11] , lcd_value_reg[11], mini_cpu, 1
instance = comp, \lcd_value_reg~6 , lcd_value_reg~6, mini_cpu, 1
instance = comp, \lcd_value_reg[10] , lcd_value_reg[10], mini_cpu, 1
instance = comp, \lcd_value_reg~7 , lcd_value_reg~7, mini_cpu, 1
instance = comp, \lcd_value_reg[9] , lcd_value_reg[9], mini_cpu, 1
instance = comp, \lcd_value_reg~8 , lcd_value_reg~8, mini_cpu, 1
instance = comp, \lcd_value_reg[8] , lcd_value_reg[8], mini_cpu, 1
instance = comp, \meu_lcd|Add1~16 , meu_lcd|Add1~16, mini_cpu, 1
instance = comp, \meu_lcd|Add1~18 , meu_lcd|Add1~18, mini_cpu, 1
instance = comp, \meu_lcd|Add1~20 , meu_lcd|Add1~20, mini_cpu, 1
instance = comp, \meu_lcd|Add1~22 , meu_lcd|Add1~22, mini_cpu, 1
instance = comp, \lcd_value_reg~2 , lcd_value_reg~2, mini_cpu, 1
instance = comp, \lcd_value_reg[14] , lcd_value_reg[14], mini_cpu, 1
instance = comp, \lcd_value_reg~3 , lcd_value_reg~3, mini_cpu, 1
instance = comp, \lcd_value_reg[13] , lcd_value_reg[13], mini_cpu, 1
instance = comp, \lcd_value_reg~4 , lcd_value_reg~4, mini_cpu, 1
instance = comp, \lcd_value_reg[12] , lcd_value_reg[12], mini_cpu, 1
instance = comp, \meu_lcd|Add1~24 , meu_lcd|Add1~24, mini_cpu, 1
instance = comp, \meu_lcd|Add1~26 , meu_lcd|Add1~26, mini_cpu, 1
instance = comp, \meu_lcd|Add1~28 , meu_lcd|Add1~28, mini_cpu, 1
instance = comp, \meu_lcd|Add1~30 , meu_lcd|Add1~30, mini_cpu, 1
instance = comp, \meu_lcd|Add1~32 , meu_lcd|Add1~32, mini_cpu, 1
instance = comp, \meu_lcd|Add1~33 , meu_lcd|Add1~33, mini_cpu, 1
instance = comp, \meu_lcd|Add1~34 , meu_lcd|Add1~34, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 , meu_lcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 , meu_lcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 , meu_lcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 , meu_lcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|StageOut[17]~124 , meu_lcd|Div0|auto_generated|divider|divider|StageOut[17]~124, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|StageOut[18]~123 , meu_lcd|Div0|auto_generated|divider|divider|StageOut[18]~123, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|StageOut[18]~54 , meu_lcd|Div0|auto_generated|divider|divider|StageOut[18]~54, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|StageOut[17]~55 , meu_lcd|Div0|auto_generated|divider|divider|StageOut[17]~55, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|StageOut[16]~56 , meu_lcd|Div0|auto_generated|divider|divider|StageOut[16]~56, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|StageOut[16]~125 , meu_lcd|Div0|auto_generated|divider|divider|StageOut[16]~125, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|StageOut[15]~57 , meu_lcd|Div0|auto_generated|divider|divider|StageOut[15]~57, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|StageOut[15]~58 , meu_lcd|Div0|auto_generated|divider|divider|StageOut[15]~58, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 , meu_lcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 , meu_lcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 , meu_lcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 , meu_lcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 , meu_lcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|StageOut[23]~126 , meu_lcd|Div0|auto_generated|divider|divider|StageOut[23]~126, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|StageOut[23]~59 , meu_lcd|Div0|auto_generated|divider|divider|StageOut[23]~59, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|StageOut[22]~127 , meu_lcd|Div0|auto_generated|divider|divider|StageOut[22]~127, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|StageOut[22]~60 , meu_lcd|Div0|auto_generated|divider|divider|StageOut[22]~60, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|StageOut[21]~62 , meu_lcd|Div0|auto_generated|divider|divider|StageOut[21]~62, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|StageOut[21]~61 , meu_lcd|Div0|auto_generated|divider|divider|StageOut[21]~61, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|StageOut[20]~63 , meu_lcd|Div0|auto_generated|divider|divider|StageOut[20]~63, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|StageOut[20]~64 , meu_lcd|Div0|auto_generated|divider|divider|StageOut[20]~64, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 , meu_lcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 , meu_lcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 , meu_lcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 , meu_lcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 , meu_lcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|StageOut[26]~67 , meu_lcd|Div0|auto_generated|divider|divider|StageOut[26]~67, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|StageOut[26]~68 , meu_lcd|Div0|auto_generated|divider|divider|StageOut[26]~68, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|StageOut[25]~70 , meu_lcd|Div0|auto_generated|divider|divider|StageOut[25]~70, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|StageOut[25]~69 , meu_lcd|Div0|auto_generated|divider|divider|StageOut[25]~69, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 , meu_lcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 , meu_lcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|StageOut[28]~128 , meu_lcd|Div0|auto_generated|divider|divider|StageOut[28]~128, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|StageOut[28]~65 , meu_lcd|Div0|auto_generated|divider|divider|StageOut[28]~65, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|StageOut[27]~129 , meu_lcd|Div0|auto_generated|divider|divider|StageOut[27]~129, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|StageOut[27]~66 , meu_lcd|Div0|auto_generated|divider|divider|StageOut[27]~66, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 , meu_lcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 , meu_lcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 , meu_lcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|StageOut[33]~130 , meu_lcd|Div0|auto_generated|divider|divider|StageOut[33]~130, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|StageOut[33]~71 , meu_lcd|Div0|auto_generated|divider|divider|StageOut[33]~71, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|StageOut[32]~72 , meu_lcd|Div0|auto_generated|divider|divider|StageOut[32]~72, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|StageOut[32]~131 , meu_lcd|Div0|auto_generated|divider|divider|StageOut[32]~131, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|StageOut[31]~73 , meu_lcd|Div0|auto_generated|divider|divider|StageOut[31]~73, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|StageOut[31]~74 , meu_lcd|Div0|auto_generated|divider|divider|StageOut[31]~74, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|StageOut[30]~75 , meu_lcd|Div0|auto_generated|divider|divider|StageOut[30]~75, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|StageOut[30]~76 , meu_lcd|Div0|auto_generated|divider|divider|StageOut[30]~76, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0 , meu_lcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2 , meu_lcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4 , meu_lcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 , meu_lcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 , meu_lcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|StageOut[38]~132 , meu_lcd|Div0|auto_generated|divider|divider|StageOut[38]~132, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|StageOut[38]~77 , meu_lcd|Div0|auto_generated|divider|divider|StageOut[38]~77, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|StageOut[37]~78 , meu_lcd|Div0|auto_generated|divider|divider|StageOut[37]~78, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|StageOut[37]~133 , meu_lcd|Div0|auto_generated|divider|divider|StageOut[37]~133, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|StageOut[36]~79 , meu_lcd|Div0|auto_generated|divider|divider|StageOut[36]~79, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|StageOut[36]~80 , meu_lcd|Div0|auto_generated|divider|divider|StageOut[36]~80, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|StageOut[35]~82 , meu_lcd|Div0|auto_generated|divider|divider|StageOut[35]~82, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|StageOut[35]~81 , meu_lcd|Div0|auto_generated|divider|divider|StageOut[35]~81, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0 , meu_lcd|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2 , meu_lcd|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4 , meu_lcd|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7 , meu_lcd|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8 , meu_lcd|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|StageOut[40]~88 , meu_lcd|Div0|auto_generated|divider|divider|StageOut[40]~88, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|StageOut[40]~87 , meu_lcd|Div0|auto_generated|divider|divider|StageOut[40]~87, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0 , meu_lcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|StageOut[43]~134 , meu_lcd|Div0|auto_generated|divider|divider|StageOut[43]~134, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|StageOut[43]~83 , meu_lcd|Div0|auto_generated|divider|divider|StageOut[43]~83, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|StageOut[42]~84 , meu_lcd|Div0|auto_generated|divider|divider|StageOut[42]~84, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|StageOut[42]~135 , meu_lcd|Div0|auto_generated|divider|divider|StageOut[42]~135, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|StageOut[41]~85 , meu_lcd|Div0|auto_generated|divider|divider|StageOut[41]~85, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|StageOut[41]~86 , meu_lcd|Div0|auto_generated|divider|divider|StageOut[41]~86, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2 , meu_lcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4 , meu_lcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7 , meu_lcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8 , meu_lcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|StageOut[48]~136 , meu_lcd|Div0|auto_generated|divider|divider|StageOut[48]~136, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|StageOut[48]~89 , meu_lcd|Div0|auto_generated|divider|divider|StageOut[48]~89, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|StageOut[47]~90 , meu_lcd|Div0|auto_generated|divider|divider|StageOut[47]~90, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|StageOut[47]~137 , meu_lcd|Div0|auto_generated|divider|divider|StageOut[47]~137, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|StageOut[46]~92 , meu_lcd|Div0|auto_generated|divider|divider|StageOut[46]~92, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|StageOut[46]~91 , meu_lcd|Div0|auto_generated|divider|divider|StageOut[46]~91, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|StageOut[45]~93 , meu_lcd|Div0|auto_generated|divider|divider|StageOut[45]~93, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|StageOut[45]~94 , meu_lcd|Div0|auto_generated|divider|divider|StageOut[45]~94, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0 , meu_lcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2 , meu_lcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4 , meu_lcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7 , meu_lcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8 , meu_lcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|StageOut[52]~139 , meu_lcd|Div0|auto_generated|divider|divider|StageOut[52]~139, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|StageOut[53]~138 , meu_lcd|Div0|auto_generated|divider|divider|StageOut[53]~138, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|StageOut[53]~95 , meu_lcd|Div0|auto_generated|divider|divider|StageOut[53]~95, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|StageOut[52]~96 , meu_lcd|Div0|auto_generated|divider|divider|StageOut[52]~96, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|StageOut[51]~97 , meu_lcd|Div0|auto_generated|divider|divider|StageOut[51]~97, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|StageOut[51]~98 , meu_lcd|Div0|auto_generated|divider|divider|StageOut[51]~98, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|StageOut[50]~100 , meu_lcd|Div0|auto_generated|divider|divider|StageOut[50]~100, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|StageOut[50]~99 , meu_lcd|Div0|auto_generated|divider|divider|StageOut[50]~99, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0 , meu_lcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2 , meu_lcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4 , meu_lcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7 , meu_lcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8 , meu_lcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|StageOut[58]~140 , meu_lcd|Div0|auto_generated|divider|divider|StageOut[58]~140, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|StageOut[58]~101 , meu_lcd|Div0|auto_generated|divider|divider|StageOut[58]~101, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|StageOut[57]~141 , meu_lcd|Div0|auto_generated|divider|divider|StageOut[57]~141, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|StageOut[57]~102 , meu_lcd|Div0|auto_generated|divider|divider|StageOut[57]~102, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|StageOut[56]~104 , meu_lcd|Div0|auto_generated|divider|divider|StageOut[56]~104, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|StageOut[56]~103 , meu_lcd|Div0|auto_generated|divider|divider|StageOut[56]~103, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|StageOut[55]~106 , meu_lcd|Div0|auto_generated|divider|divider|StageOut[55]~106, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|StageOut[55]~105 , meu_lcd|Div0|auto_generated|divider|divider|StageOut[55]~105, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0 , meu_lcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2 , meu_lcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~4 , meu_lcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~4, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7 , meu_lcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8 , meu_lcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|StageOut[63]~107 , meu_lcd|Div0|auto_generated|divider|divider|StageOut[63]~107, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|StageOut[63]~142 , meu_lcd|Div0|auto_generated|divider|divider|StageOut[63]~142, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|StageOut[62]~143 , meu_lcd|Div0|auto_generated|divider|divider|StageOut[62]~143, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|StageOut[62]~108 , meu_lcd|Div0|auto_generated|divider|divider|StageOut[62]~108, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|StageOut[61]~110 , meu_lcd|Div0|auto_generated|divider|divider|StageOut[61]~110, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|StageOut[61]~109 , meu_lcd|Div0|auto_generated|divider|divider|StageOut[61]~109, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|StageOut[60]~111 , meu_lcd|Div0|auto_generated|divider|divider|StageOut[60]~111, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|StageOut[60]~112 , meu_lcd|Div0|auto_generated|divider|divider|StageOut[60]~112, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~0 , meu_lcd|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~0, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~2 , meu_lcd|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~2, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~4 , meu_lcd|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~4, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~7 , meu_lcd|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~7, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8 , meu_lcd|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|StageOut[68]~144 , meu_lcd|Div0|auto_generated|divider|divider|StageOut[68]~144, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|StageOut[68]~113 , meu_lcd|Div0|auto_generated|divider|divider|StageOut[68]~113, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|StageOut[67]~145 , meu_lcd|Div0|auto_generated|divider|divider|StageOut[67]~145, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|StageOut[67]~114 , meu_lcd|Div0|auto_generated|divider|divider|StageOut[67]~114, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|StageOut[66]~115 , meu_lcd|Div0|auto_generated|divider|divider|StageOut[66]~115, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|StageOut[66]~116 , meu_lcd|Div0|auto_generated|divider|divider|StageOut[66]~116, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|StageOut[65]~117 , meu_lcd|Div0|auto_generated|divider|divider|StageOut[65]~117, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|StageOut[65]~118 , meu_lcd|Div0|auto_generated|divider|divider|StageOut[65]~118, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~0 , meu_lcd|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~0, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~2 , meu_lcd|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~2, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~4 , meu_lcd|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~4, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~7 , meu_lcd|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~7, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8 , meu_lcd|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|StageOut[73]~146 , meu_lcd|Div0|auto_generated|divider|divider|StageOut[73]~146, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|StageOut[73]~119 , meu_lcd|Div0|auto_generated|divider|divider|StageOut[73]~119, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|StageOut[72]~120 , meu_lcd|Div0|auto_generated|divider|divider|StageOut[72]~120, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|StageOut[72]~147 , meu_lcd|Div0|auto_generated|divider|divider|StageOut[72]~147, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|StageOut[71]~121 , meu_lcd|Div0|auto_generated|divider|divider|StageOut[71]~121, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|StageOut[71]~122 , meu_lcd|Div0|auto_generated|divider|divider|StageOut[71]~122, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|StageOut[70]~148 , meu_lcd|Div0|auto_generated|divider|divider|StageOut[70]~148, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|StageOut[70]~149 , meu_lcd|Div0|auto_generated|divider|divider|StageOut[70]~149, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~1 , meu_lcd|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~1, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~3 , meu_lcd|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~3, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~5 , meu_lcd|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~5, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~7 , meu_lcd|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~7, mini_cpu, 1
instance = comp, \meu_lcd|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8 , meu_lcd|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|add_sub_15_result_int[0]~0 , meu_lcd|Mod1|auto_generated|divider|divider|add_sub_15_result_int[0]~0, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0 , meu_lcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2 , meu_lcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4 , meu_lcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7 , meu_lcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8 , meu_lcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|StageOut[31]~112 , meu_lcd|Mod1|auto_generated|divider|divider|StageOut[31]~112, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|StageOut[31]~113 , meu_lcd|Mod1|auto_generated|divider|divider|StageOut[31]~113, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|StageOut[30]~114 , meu_lcd|Mod1|auto_generated|divider|divider|StageOut[30]~114, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~10 , meu_lcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~10, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|StageOut[30]~115 , meu_lcd|Mod1|auto_generated|divider|divider|StageOut[30]~115, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0 , meu_lcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2 , meu_lcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|StageOut[33]~108 , meu_lcd|Mod1|auto_generated|divider|divider|StageOut[33]~108, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|StageOut[33]~109 , meu_lcd|Mod1|auto_generated|divider|divider|StageOut[33]~109, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|StageOut[32]~111 , meu_lcd|Mod1|auto_generated|divider|divider|StageOut[32]~111, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|StageOut[32]~110 , meu_lcd|Mod1|auto_generated|divider|divider|StageOut[32]~110, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4 , meu_lcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7 , meu_lcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8 , meu_lcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|StageOut[37]~117 , meu_lcd|Mod1|auto_generated|divider|divider|StageOut[37]~117, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|StageOut[37]~171 , meu_lcd|Mod1|auto_generated|divider|divider|StageOut[37]~171, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|StageOut[36]~172 , meu_lcd|Mod1|auto_generated|divider|divider|StageOut[36]~172, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|StageOut[36]~118 , meu_lcd|Mod1|auto_generated|divider|divider|StageOut[36]~118, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|StageOut[35]~119 , meu_lcd|Mod1|auto_generated|divider|divider|StageOut[35]~119, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~10 , meu_lcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~10, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|StageOut[35]~120 , meu_lcd|Mod1|auto_generated|divider|divider|StageOut[35]~120, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0 , meu_lcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2 , meu_lcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4 , meu_lcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|StageOut[38]~170 , meu_lcd|Mod1|auto_generated|divider|divider|StageOut[38]~170, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|StageOut[38]~116 , meu_lcd|Mod1|auto_generated|divider|divider|StageOut[38]~116, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7 , meu_lcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8 , meu_lcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|StageOut[43]~121 , meu_lcd|Mod1|auto_generated|divider|divider|StageOut[43]~121, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|StageOut[43]~156 , meu_lcd|Mod1|auto_generated|divider|divider|StageOut[43]~156, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|StageOut[42]~122 , meu_lcd|Mod1|auto_generated|divider|divider|StageOut[42]~122, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|StageOut[42]~157 , meu_lcd|Mod1|auto_generated|divider|divider|StageOut[42]~157, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|StageOut[41]~123 , meu_lcd|Mod1|auto_generated|divider|divider|StageOut[41]~123, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|StageOut[41]~173 , meu_lcd|Mod1|auto_generated|divider|divider|StageOut[41]~173, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|StageOut[40]~124 , meu_lcd|Mod1|auto_generated|divider|divider|StageOut[40]~124, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~10 , meu_lcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~10, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|StageOut[40]~125 , meu_lcd|Mod1|auto_generated|divider|divider|StageOut[40]~125, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0 , meu_lcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2 , meu_lcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4 , meu_lcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7 , meu_lcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8 , meu_lcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|StageOut[48]~158 , meu_lcd|Mod1|auto_generated|divider|divider|StageOut[48]~158, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|StageOut[48]~126 , meu_lcd|Mod1|auto_generated|divider|divider|StageOut[48]~126, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|StageOut[47]~159 , meu_lcd|Mod1|auto_generated|divider|divider|StageOut[47]~159, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|StageOut[47]~127 , meu_lcd|Mod1|auto_generated|divider|divider|StageOut[47]~127, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|StageOut[46]~174 , meu_lcd|Mod1|auto_generated|divider|divider|StageOut[46]~174, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|StageOut[46]~128 , meu_lcd|Mod1|auto_generated|divider|divider|StageOut[46]~128, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|StageOut[45]~129 , meu_lcd|Mod1|auto_generated|divider|divider|StageOut[45]~129, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~10 , meu_lcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~10, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|StageOut[45]~130 , meu_lcd|Mod1|auto_generated|divider|divider|StageOut[45]~130, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0 , meu_lcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2 , meu_lcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4 , meu_lcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~7 , meu_lcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~7, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8 , meu_lcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|StageOut[51]~175 , meu_lcd|Mod1|auto_generated|divider|divider|StageOut[51]~175, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|StageOut[51]~133 , meu_lcd|Mod1|auto_generated|divider|divider|StageOut[51]~133, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|StageOut[50]~134 , meu_lcd|Mod1|auto_generated|divider|divider|StageOut[50]~134, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~10 , meu_lcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~10, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|StageOut[50]~135 , meu_lcd|Mod1|auto_generated|divider|divider|StageOut[50]~135, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0 , meu_lcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2 , meu_lcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|StageOut[53]~131 , meu_lcd|Mod1|auto_generated|divider|divider|StageOut[53]~131, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|StageOut[53]~160 , meu_lcd|Mod1|auto_generated|divider|divider|StageOut[53]~160, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|StageOut[52]~132 , meu_lcd|Mod1|auto_generated|divider|divider|StageOut[52]~132, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|StageOut[52]~161 , meu_lcd|Mod1|auto_generated|divider|divider|StageOut[52]~161, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4 , meu_lcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~7 , meu_lcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~7, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8 , meu_lcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|StageOut[57]~137 , meu_lcd|Mod1|auto_generated|divider|divider|StageOut[57]~137, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|StageOut[57]~163 , meu_lcd|Mod1|auto_generated|divider|divider|StageOut[57]~163, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|StageOut[56]~176 , meu_lcd|Mod1|auto_generated|divider|divider|StageOut[56]~176, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|StageOut[56]~138 , meu_lcd|Mod1|auto_generated|divider|divider|StageOut[56]~138, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|StageOut[55]~139 , meu_lcd|Mod1|auto_generated|divider|divider|StageOut[55]~139, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~10 , meu_lcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~10, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|StageOut[55]~140 , meu_lcd|Mod1|auto_generated|divider|divider|StageOut[55]~140, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0 , meu_lcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~2 , meu_lcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~2, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~4 , meu_lcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~4, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|StageOut[58]~162 , meu_lcd|Mod1|auto_generated|divider|divider|StageOut[58]~162, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|StageOut[58]~136 , meu_lcd|Mod1|auto_generated|divider|divider|StageOut[58]~136, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~7 , meu_lcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~7, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8 , meu_lcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|StageOut[63]~141 , meu_lcd|Mod1|auto_generated|divider|divider|StageOut[63]~141, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|StageOut[63]~164 , meu_lcd|Mod1|auto_generated|divider|divider|StageOut[63]~164, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|StageOut[62]~165 , meu_lcd|Mod1|auto_generated|divider|divider|StageOut[62]~165, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|StageOut[62]~142 , meu_lcd|Mod1|auto_generated|divider|divider|StageOut[62]~142, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|StageOut[61]~177 , meu_lcd|Mod1|auto_generated|divider|divider|StageOut[61]~177, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|StageOut[61]~143 , meu_lcd|Mod1|auto_generated|divider|divider|StageOut[61]~143, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|StageOut[60]~144 , meu_lcd|Mod1|auto_generated|divider|divider|StageOut[60]~144, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[0]~10 , meu_lcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[0]~10, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|StageOut[60]~145 , meu_lcd|Mod1|auto_generated|divider|divider|StageOut[60]~145, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~0 , meu_lcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~0, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~2 , meu_lcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~2, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~4 , meu_lcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~4, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~7 , meu_lcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~7, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~8 , meu_lcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~8, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|StageOut[67]~167 , meu_lcd|Mod1|auto_generated|divider|divider|StageOut[67]~167, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|StageOut[68]~146 , meu_lcd|Mod1|auto_generated|divider|divider|StageOut[68]~146, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|StageOut[68]~166 , meu_lcd|Mod1|auto_generated|divider|divider|StageOut[68]~166, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|StageOut[67]~147 , meu_lcd|Mod1|auto_generated|divider|divider|StageOut[67]~147, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|StageOut[66]~178 , meu_lcd|Mod1|auto_generated|divider|divider|StageOut[66]~178, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|StageOut[66]~148 , meu_lcd|Mod1|auto_generated|divider|divider|StageOut[66]~148, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|StageOut[65]~149 , meu_lcd|Mod1|auto_generated|divider|divider|StageOut[65]~149, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[0]~10 , meu_lcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[0]~10, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|StageOut[65]~150 , meu_lcd|Mod1|auto_generated|divider|divider|StageOut[65]~150, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~0 , meu_lcd|Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~0, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~2 , meu_lcd|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~2, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~4 , meu_lcd|Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~4, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~7 , meu_lcd|Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~7, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~8 , meu_lcd|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~8, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|StageOut[73]~168 , meu_lcd|Mod1|auto_generated|divider|divider|StageOut[73]~168, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|StageOut[73]~151 , meu_lcd|Mod1|auto_generated|divider|divider|StageOut[73]~151, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|StageOut[72]~152 , meu_lcd|Mod1|auto_generated|divider|divider|StageOut[72]~152, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|StageOut[72]~169 , meu_lcd|Mod1|auto_generated|divider|divider|StageOut[72]~169, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|StageOut[71]~179 , meu_lcd|Mod1|auto_generated|divider|divider|StageOut[71]~179, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|StageOut[71]~153 , meu_lcd|Mod1|auto_generated|divider|divider|StageOut[71]~153, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|add_sub_14_result_int[0]~10 , meu_lcd|Mod1|auto_generated|divider|divider|add_sub_14_result_int[0]~10, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|StageOut[70]~155 , meu_lcd|Mod1|auto_generated|divider|divider|StageOut[70]~155, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|StageOut[70]~154 , meu_lcd|Mod1|auto_generated|divider|divider|StageOut[70]~154, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|add_sub_15_result_int[1]~2 , meu_lcd|Mod1|auto_generated|divider|divider|add_sub_15_result_int[1]~2, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~4 , meu_lcd|Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~4, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~6 , meu_lcd|Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~6, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~9 , meu_lcd|Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~9, mini_cpu, 1
instance = comp, \meu_lcd|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~10 , meu_lcd|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~10, mini_cpu, 1
instance = comp, \meu_lcd|mensagem~8 , meu_lcd|mensagem~8, mini_cpu, 1
instance = comp, \meu_lcd|mensagem[30][0] , meu_lcd|mensagem[30][0], mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0 , meu_lcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2 , meu_lcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4 , meu_lcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7 , meu_lcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8 , meu_lcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|StageOut[33]~122 , meu_lcd|Div1|auto_generated|divider|divider|StageOut[33]~122, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|StageOut[33]~123 , meu_lcd|Div1|auto_generated|divider|divider|StageOut[33]~123, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|StageOut[32]~125 , meu_lcd|Div1|auto_generated|divider|divider|StageOut[32]~125, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|StageOut[32]~124 , meu_lcd|Div1|auto_generated|divider|divider|StageOut[32]~124, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|StageOut[31]~126 , meu_lcd|Div1|auto_generated|divider|divider|StageOut[31]~126, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|StageOut[31]~127 , meu_lcd|Div1|auto_generated|divider|divider|StageOut[31]~127, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|StageOut[30]~128 , meu_lcd|Div1|auto_generated|divider|divider|StageOut[30]~128, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|StageOut[30]~129 , meu_lcd|Div1|auto_generated|divider|divider|StageOut[30]~129, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0 , meu_lcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2 , meu_lcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4 , meu_lcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7 , meu_lcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8 , meu_lcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|StageOut[38]~130 , meu_lcd|Div1|auto_generated|divider|divider|StageOut[38]~130, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|StageOut[38]~177 , meu_lcd|Div1|auto_generated|divider|divider|StageOut[38]~177, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|StageOut[37]~178 , meu_lcd|Div1|auto_generated|divider|divider|StageOut[37]~178, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|StageOut[37]~131 , meu_lcd|Div1|auto_generated|divider|divider|StageOut[37]~131, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|StageOut[36]~179 , meu_lcd|Div1|auto_generated|divider|divider|StageOut[36]~179, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|StageOut[36]~132 , meu_lcd|Div1|auto_generated|divider|divider|StageOut[36]~132, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|StageOut[35]~133 , meu_lcd|Div1|auto_generated|divider|divider|StageOut[35]~133, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|StageOut[35]~134 , meu_lcd|Div1|auto_generated|divider|divider|StageOut[35]~134, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0 , meu_lcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2 , meu_lcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4 , meu_lcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7 , meu_lcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8 , meu_lcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8, mini_cpu, 1
instance = comp, \meu_lcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~0 , meu_lcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~0, mini_cpu, 1
instance = comp, \meu_lcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~2 , meu_lcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~2, mini_cpu, 1
instance = comp, \meu_lcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~4 , meu_lcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~4, mini_cpu, 1
instance = comp, \meu_lcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~7 , meu_lcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~7, mini_cpu, 1
instance = comp, \meu_lcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8 , meu_lcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8, mini_cpu, 1
instance = comp, \meu_lcd|Div2|auto_generated|divider|divider|StageOut[48]~80 , meu_lcd|Div2|auto_generated|divider|divider|StageOut[48]~80, mini_cpu, 1
instance = comp, \meu_lcd|Div2|auto_generated|divider|divider|StageOut[48]~81 , meu_lcd|Div2|auto_generated|divider|divider|StageOut[48]~81, mini_cpu, 1
instance = comp, \meu_lcd|Div2|auto_generated|divider|divider|StageOut[47]~83 , meu_lcd|Div2|auto_generated|divider|divider|StageOut[47]~83, mini_cpu, 1
instance = comp, \meu_lcd|Div2|auto_generated|divider|divider|StageOut[47]~82 , meu_lcd|Div2|auto_generated|divider|divider|StageOut[47]~82, mini_cpu, 1
instance = comp, \meu_lcd|Div2|auto_generated|divider|divider|StageOut[46]~85 , meu_lcd|Div2|auto_generated|divider|divider|StageOut[46]~85, mini_cpu, 1
instance = comp, \meu_lcd|Div2|auto_generated|divider|divider|StageOut[46]~84 , meu_lcd|Div2|auto_generated|divider|divider|StageOut[46]~84, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|StageOut[43]~170 , meu_lcd|Div1|auto_generated|divider|divider|StageOut[43]~170, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|StageOut[43]~135 , meu_lcd|Div1|auto_generated|divider|divider|StageOut[43]~135, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|StageOut[42]~187 , meu_lcd|Div1|auto_generated|divider|divider|StageOut[42]~187, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|StageOut[42]~136 , meu_lcd|Div1|auto_generated|divider|divider|StageOut[42]~136, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|StageOut[41]~137 , meu_lcd|Div1|auto_generated|divider|divider|StageOut[41]~137, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|StageOut[41]~180 , meu_lcd|Div1|auto_generated|divider|divider|StageOut[41]~180, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|StageOut[40]~138 , meu_lcd|Div1|auto_generated|divider|divider|StageOut[40]~138, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|StageOut[40]~139 , meu_lcd|Div1|auto_generated|divider|divider|StageOut[40]~139, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~0 , meu_lcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~0, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~2 , meu_lcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~2, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~4 , meu_lcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~4, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7 , meu_lcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8 , meu_lcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8, mini_cpu, 1
instance = comp, \meu_lcd|Div2|auto_generated|divider|divider|StageOut[45]~86 , meu_lcd|Div2|auto_generated|divider|divider|StageOut[45]~86, mini_cpu, 1
instance = comp, \meu_lcd|Div2|auto_generated|divider|divider|StageOut[45]~87 , meu_lcd|Div2|auto_generated|divider|divider|StageOut[45]~87, mini_cpu, 1
instance = comp, \meu_lcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~0 , meu_lcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~0, mini_cpu, 1
instance = comp, \meu_lcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~2 , meu_lcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~2, mini_cpu, 1
instance = comp, \meu_lcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~4 , meu_lcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~4, mini_cpu, 1
instance = comp, \meu_lcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~7 , meu_lcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~7, mini_cpu, 1
instance = comp, \meu_lcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8 , meu_lcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8, mini_cpu, 1
instance = comp, \meu_lcd|Div2|auto_generated|divider|divider|StageOut[53]~88 , meu_lcd|Div2|auto_generated|divider|divider|StageOut[53]~88, mini_cpu, 1
instance = comp, \meu_lcd|Div2|auto_generated|divider|divider|StageOut[53]~117 , meu_lcd|Div2|auto_generated|divider|divider|StageOut[53]~117, mini_cpu, 1
instance = comp, \meu_lcd|Div2|auto_generated|divider|divider|StageOut[52]~89 , meu_lcd|Div2|auto_generated|divider|divider|StageOut[52]~89, mini_cpu, 1
instance = comp, \meu_lcd|Div2|auto_generated|divider|divider|StageOut[52]~118 , meu_lcd|Div2|auto_generated|divider|divider|StageOut[52]~118, mini_cpu, 1
instance = comp, \meu_lcd|Div2|auto_generated|divider|divider|StageOut[51]~119 , meu_lcd|Div2|auto_generated|divider|divider|StageOut[51]~119, mini_cpu, 1
instance = comp, \meu_lcd|Div2|auto_generated|divider|divider|StageOut[51]~90 , meu_lcd|Div2|auto_generated|divider|divider|StageOut[51]~90, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|StageOut[48]~140 , meu_lcd|Div1|auto_generated|divider|divider|StageOut[48]~140, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|StageOut[48]~171 , meu_lcd|Div1|auto_generated|divider|divider|StageOut[48]~171, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|StageOut[47]~141 , meu_lcd|Div1|auto_generated|divider|divider|StageOut[47]~141, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|StageOut[47]~188 , meu_lcd|Div1|auto_generated|divider|divider|StageOut[47]~188, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|StageOut[46]~142 , meu_lcd|Div1|auto_generated|divider|divider|StageOut[46]~142, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|StageOut[46]~181 , meu_lcd|Div1|auto_generated|divider|divider|StageOut[46]~181, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|StageOut[45]~143 , meu_lcd|Div1|auto_generated|divider|divider|StageOut[45]~143, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|StageOut[45]~144 , meu_lcd|Div1|auto_generated|divider|divider|StageOut[45]~144, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~0 , meu_lcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~0, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~2 , meu_lcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~2, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~4 , meu_lcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~4, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~7 , meu_lcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~7, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8 , meu_lcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8, mini_cpu, 1
instance = comp, \meu_lcd|Div2|auto_generated|divider|divider|StageOut[50]~92 , meu_lcd|Div2|auto_generated|divider|divider|StageOut[50]~92, mini_cpu, 1
instance = comp, \meu_lcd|Div2|auto_generated|divider|divider|StageOut[50]~91 , meu_lcd|Div2|auto_generated|divider|divider|StageOut[50]~91, mini_cpu, 1
instance = comp, \meu_lcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~0 , meu_lcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~0, mini_cpu, 1
instance = comp, \meu_lcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~2 , meu_lcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~2, mini_cpu, 1
instance = comp, \meu_lcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~4 , meu_lcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~4, mini_cpu, 1
instance = comp, \meu_lcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~7 , meu_lcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~7, mini_cpu, 1
instance = comp, \meu_lcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8 , meu_lcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8, mini_cpu, 1
instance = comp, \meu_lcd|Div2|auto_generated|divider|divider|StageOut[57]~124 , meu_lcd|Div2|auto_generated|divider|divider|StageOut[57]~124, mini_cpu, 1
instance = comp, \meu_lcd|Div2|auto_generated|divider|divider|StageOut[57]~94 , meu_lcd|Div2|auto_generated|divider|divider|StageOut[57]~94, mini_cpu, 1
instance = comp, \meu_lcd|Div2|auto_generated|divider|divider|StageOut[56]~120 , meu_lcd|Div2|auto_generated|divider|divider|StageOut[56]~120, mini_cpu, 1
instance = comp, \meu_lcd|Div2|auto_generated|divider|divider|StageOut[56]~95 , meu_lcd|Div2|auto_generated|divider|divider|StageOut[56]~95, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|StageOut[53]~172 , meu_lcd|Div1|auto_generated|divider|divider|StageOut[53]~172, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|StageOut[53]~145 , meu_lcd|Div1|auto_generated|divider|divider|StageOut[53]~145, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|StageOut[52]~189 , meu_lcd|Div1|auto_generated|divider|divider|StageOut[52]~189, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|StageOut[52]~146 , meu_lcd|Div1|auto_generated|divider|divider|StageOut[52]~146, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|StageOut[51]~182 , meu_lcd|Div1|auto_generated|divider|divider|StageOut[51]~182, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|StageOut[51]~147 , meu_lcd|Div1|auto_generated|divider|divider|StageOut[51]~147, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|StageOut[50]~149 , meu_lcd|Div1|auto_generated|divider|divider|StageOut[50]~149, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|StageOut[50]~148 , meu_lcd|Div1|auto_generated|divider|divider|StageOut[50]~148, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~0 , meu_lcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~0, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~2 , meu_lcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~2, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~4 , meu_lcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~4, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~7 , meu_lcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~7, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8 , meu_lcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8, mini_cpu, 1
instance = comp, \meu_lcd|Div2|auto_generated|divider|divider|StageOut[55]~96 , meu_lcd|Div2|auto_generated|divider|divider|StageOut[55]~96, mini_cpu, 1
instance = comp, \meu_lcd|Div2|auto_generated|divider|divider|StageOut[55]~97 , meu_lcd|Div2|auto_generated|divider|divider|StageOut[55]~97, mini_cpu, 1
instance = comp, \meu_lcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~0 , meu_lcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~0, mini_cpu, 1
instance = comp, \meu_lcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~2 , meu_lcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~2, mini_cpu, 1
instance = comp, \meu_lcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~4 , meu_lcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~4, mini_cpu, 1
instance = comp, \meu_lcd|Div2|auto_generated|divider|divider|StageOut[58]~113 , meu_lcd|Div2|auto_generated|divider|divider|StageOut[58]~113, mini_cpu, 1
instance = comp, \meu_lcd|Div2|auto_generated|divider|divider|StageOut[58]~93 , meu_lcd|Div2|auto_generated|divider|divider|StageOut[58]~93, mini_cpu, 1
instance = comp, \meu_lcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~7 , meu_lcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~7, mini_cpu, 1
instance = comp, \meu_lcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8 , meu_lcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8, mini_cpu, 1
instance = comp, \meu_lcd|Div2|auto_generated|divider|divider|StageOut[63]~98 , meu_lcd|Div2|auto_generated|divider|divider|StageOut[63]~98, mini_cpu, 1
instance = comp, \meu_lcd|Div2|auto_generated|divider|divider|StageOut[63]~114 , meu_lcd|Div2|auto_generated|divider|divider|StageOut[63]~114, mini_cpu, 1
instance = comp, \meu_lcd|Div2|auto_generated|divider|divider|StageOut[62]~99 , meu_lcd|Div2|auto_generated|divider|divider|StageOut[62]~99, mini_cpu, 1
instance = comp, \meu_lcd|Div2|auto_generated|divider|divider|StageOut[62]~125 , meu_lcd|Div2|auto_generated|divider|divider|StageOut[62]~125, mini_cpu, 1
instance = comp, \meu_lcd|Div2|auto_generated|divider|divider|StageOut[61]~100 , meu_lcd|Div2|auto_generated|divider|divider|StageOut[61]~100, mini_cpu, 1
instance = comp, \meu_lcd|Div2|auto_generated|divider|divider|StageOut[61]~121 , meu_lcd|Div2|auto_generated|divider|divider|StageOut[61]~121, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|StageOut[58]~150 , meu_lcd|Div1|auto_generated|divider|divider|StageOut[58]~150, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|StageOut[58]~173 , meu_lcd|Div1|auto_generated|divider|divider|StageOut[58]~173, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|StageOut[57]~190 , meu_lcd|Div1|auto_generated|divider|divider|StageOut[57]~190, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|StageOut[57]~151 , meu_lcd|Div1|auto_generated|divider|divider|StageOut[57]~151, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|StageOut[56]~152 , meu_lcd|Div1|auto_generated|divider|divider|StageOut[56]~152, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|StageOut[56]~183 , meu_lcd|Div1|auto_generated|divider|divider|StageOut[56]~183, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|StageOut[55]~153 , meu_lcd|Div1|auto_generated|divider|divider|StageOut[55]~153, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|StageOut[55]~154 , meu_lcd|Div1|auto_generated|divider|divider|StageOut[55]~154, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~0 , meu_lcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~0, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~2 , meu_lcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~2, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~4 , meu_lcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~4, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~7 , meu_lcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~7, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8 , meu_lcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8, mini_cpu, 1
instance = comp, \meu_lcd|Div2|auto_generated|divider|divider|StageOut[60]~101 , meu_lcd|Div2|auto_generated|divider|divider|StageOut[60]~101, mini_cpu, 1
instance = comp, \meu_lcd|Div2|auto_generated|divider|divider|StageOut[60]~102 , meu_lcd|Div2|auto_generated|divider|divider|StageOut[60]~102, mini_cpu, 1
instance = comp, \meu_lcd|Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~0 , meu_lcd|Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~0, mini_cpu, 1
instance = comp, \meu_lcd|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~2 , meu_lcd|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~2, mini_cpu, 1
instance = comp, \meu_lcd|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~4 , meu_lcd|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~4, mini_cpu, 1
instance = comp, \meu_lcd|Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~7 , meu_lcd|Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~7, mini_cpu, 1
instance = comp, \meu_lcd|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8 , meu_lcd|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8, mini_cpu, 1
instance = comp, \meu_lcd|Div2|auto_generated|divider|divider|StageOut[67]~126 , meu_lcd|Div2|auto_generated|divider|divider|StageOut[67]~126, mini_cpu, 1
instance = comp, \meu_lcd|Div2|auto_generated|divider|divider|StageOut[68]~115 , meu_lcd|Div2|auto_generated|divider|divider|StageOut[68]~115, mini_cpu, 1
instance = comp, \meu_lcd|Div2|auto_generated|divider|divider|StageOut[68]~103 , meu_lcd|Div2|auto_generated|divider|divider|StageOut[68]~103, mini_cpu, 1
instance = comp, \meu_lcd|Div2|auto_generated|divider|divider|StageOut[67]~104 , meu_lcd|Div2|auto_generated|divider|divider|StageOut[67]~104, mini_cpu, 1
instance = comp, \meu_lcd|Div2|auto_generated|divider|divider|StageOut[66]~122 , meu_lcd|Div2|auto_generated|divider|divider|StageOut[66]~122, mini_cpu, 1
instance = comp, \meu_lcd|Div2|auto_generated|divider|divider|StageOut[66]~105 , meu_lcd|Div2|auto_generated|divider|divider|StageOut[66]~105, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|StageOut[63]~155 , meu_lcd|Div1|auto_generated|divider|divider|StageOut[63]~155, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|StageOut[63]~174 , meu_lcd|Div1|auto_generated|divider|divider|StageOut[63]~174, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|StageOut[62]~191 , meu_lcd|Div1|auto_generated|divider|divider|StageOut[62]~191, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|StageOut[62]~156 , meu_lcd|Div1|auto_generated|divider|divider|StageOut[62]~156, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|StageOut[61]~157 , meu_lcd|Div1|auto_generated|divider|divider|StageOut[61]~157, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|StageOut[61]~184 , meu_lcd|Div1|auto_generated|divider|divider|StageOut[61]~184, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|StageOut[60]~158 , meu_lcd|Div1|auto_generated|divider|divider|StageOut[60]~158, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|StageOut[60]~159 , meu_lcd|Div1|auto_generated|divider|divider|StageOut[60]~159, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~0 , meu_lcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~0, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~2 , meu_lcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~2, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~4 , meu_lcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~4, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~7 , meu_lcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~7, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8 , meu_lcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8, mini_cpu, 1
instance = comp, \meu_lcd|Div2|auto_generated|divider|divider|StageOut[65]~107 , meu_lcd|Div2|auto_generated|divider|divider|StageOut[65]~107, mini_cpu, 1
instance = comp, \meu_lcd|Div2|auto_generated|divider|divider|StageOut[65]~106 , meu_lcd|Div2|auto_generated|divider|divider|StageOut[65]~106, mini_cpu, 1
instance = comp, \meu_lcd|Div2|auto_generated|divider|divider|add_sub_14_result_int[1]~0 , meu_lcd|Div2|auto_generated|divider|divider|add_sub_14_result_int[1]~0, mini_cpu, 1
instance = comp, \meu_lcd|Div2|auto_generated|divider|divider|add_sub_14_result_int[2]~2 , meu_lcd|Div2|auto_generated|divider|divider|add_sub_14_result_int[2]~2, mini_cpu, 1
instance = comp, \meu_lcd|Div2|auto_generated|divider|divider|add_sub_14_result_int[3]~4 , meu_lcd|Div2|auto_generated|divider|divider|add_sub_14_result_int[3]~4, mini_cpu, 1
instance = comp, \meu_lcd|Div2|auto_generated|divider|divider|add_sub_14_result_int[4]~7 , meu_lcd|Div2|auto_generated|divider|divider|add_sub_14_result_int[4]~7, mini_cpu, 1
instance = comp, \meu_lcd|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8 , meu_lcd|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8, mini_cpu, 1
instance = comp, \meu_lcd|Div2|auto_generated|divider|divider|StageOut[73]~116 , meu_lcd|Div2|auto_generated|divider|divider|StageOut[73]~116, mini_cpu, 1
instance = comp, \meu_lcd|Div2|auto_generated|divider|divider|StageOut[73]~108 , meu_lcd|Div2|auto_generated|divider|divider|StageOut[73]~108, mini_cpu, 1
instance = comp, \meu_lcd|Div2|auto_generated|divider|divider|StageOut[72]~127 , meu_lcd|Div2|auto_generated|divider|divider|StageOut[72]~127, mini_cpu, 1
instance = comp, \meu_lcd|Div2|auto_generated|divider|divider|StageOut[72]~109 , meu_lcd|Div2|auto_generated|divider|divider|StageOut[72]~109, mini_cpu, 1
instance = comp, \meu_lcd|Div2|auto_generated|divider|divider|StageOut[71]~110 , meu_lcd|Div2|auto_generated|divider|divider|StageOut[71]~110, mini_cpu, 1
instance = comp, \meu_lcd|Div2|auto_generated|divider|divider|StageOut[71]~123 , meu_lcd|Div2|auto_generated|divider|divider|StageOut[71]~123, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|StageOut[68]~175 , meu_lcd|Div1|auto_generated|divider|divider|StageOut[68]~175, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|StageOut[68]~160 , meu_lcd|Div1|auto_generated|divider|divider|StageOut[68]~160, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|StageOut[67]~161 , meu_lcd|Div1|auto_generated|divider|divider|StageOut[67]~161, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|StageOut[67]~192 , meu_lcd|Div1|auto_generated|divider|divider|StageOut[67]~192, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|StageOut[66]~162 , meu_lcd|Div1|auto_generated|divider|divider|StageOut[66]~162, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|StageOut[66]~185 , meu_lcd|Div1|auto_generated|divider|divider|StageOut[66]~185, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~10 , meu_lcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~10, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|StageOut[65]~164 , meu_lcd|Div1|auto_generated|divider|divider|StageOut[65]~164, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|StageOut[65]~163 , meu_lcd|Div1|auto_generated|divider|divider|StageOut[65]~163, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~0 , meu_lcd|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~0, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~2 , meu_lcd|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~2, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~4 , meu_lcd|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~4, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~7 , meu_lcd|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~7, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8 , meu_lcd|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8, mini_cpu, 1
instance = comp, \meu_lcd|Div2|auto_generated|divider|divider|add_sub_14_result_int[0]~10 , meu_lcd|Div2|auto_generated|divider|divider|add_sub_14_result_int[0]~10, mini_cpu, 1
instance = comp, \meu_lcd|Div2|auto_generated|divider|divider|StageOut[70]~112 , meu_lcd|Div2|auto_generated|divider|divider|StageOut[70]~112, mini_cpu, 1
instance = comp, \meu_lcd|Div2|auto_generated|divider|divider|StageOut[70]~111 , meu_lcd|Div2|auto_generated|divider|divider|StageOut[70]~111, mini_cpu, 1
instance = comp, \meu_lcd|Div2|auto_generated|divider|divider|add_sub_15_result_int[1]~1 , meu_lcd|Div2|auto_generated|divider|divider|add_sub_15_result_int[1]~1, mini_cpu, 1
instance = comp, \meu_lcd|Div2|auto_generated|divider|divider|add_sub_15_result_int[2]~3 , meu_lcd|Div2|auto_generated|divider|divider|add_sub_15_result_int[2]~3, mini_cpu, 1
instance = comp, \meu_lcd|Div2|auto_generated|divider|divider|add_sub_15_result_int[3]~5 , meu_lcd|Div2|auto_generated|divider|divider|add_sub_15_result_int[3]~5, mini_cpu, 1
instance = comp, \meu_lcd|Div2|auto_generated|divider|divider|add_sub_15_result_int[4]~7 , meu_lcd|Div2|auto_generated|divider|divider|add_sub_15_result_int[4]~7, mini_cpu, 1
instance = comp, \meu_lcd|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~8 , meu_lcd|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~8, mini_cpu, 1
instance = comp, \meu_lcd|mensagem~38 , meu_lcd|mensagem~38, mini_cpu, 1
instance = comp, \meu_lcd|mensagem[28][0] , meu_lcd|mensagem[28][0], mini_cpu, 1
instance = comp, \meu_lcd|Mux7~2 , meu_lcd|Mux7~2, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|StageOut[73]~176 , meu_lcd|Div1|auto_generated|divider|divider|StageOut[73]~176, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|StageOut[73]~165 , meu_lcd|Div1|auto_generated|divider|divider|StageOut[73]~165, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|StageOut[72]~193 , meu_lcd|Div1|auto_generated|divider|divider|StageOut[72]~193, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|StageOut[72]~166 , meu_lcd|Div1|auto_generated|divider|divider|StageOut[72]~166, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|StageOut[71]~186 , meu_lcd|Div1|auto_generated|divider|divider|StageOut[71]~186, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|StageOut[71]~167 , meu_lcd|Div1|auto_generated|divider|divider|StageOut[71]~167, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|add_sub_14_result_int[0]~10 , meu_lcd|Div1|auto_generated|divider|divider|add_sub_14_result_int[0]~10, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|StageOut[70]~169 , meu_lcd|Div1|auto_generated|divider|divider|StageOut[70]~169, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|StageOut[70]~168 , meu_lcd|Div1|auto_generated|divider|divider|StageOut[70]~168, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|add_sub_15_result_int[1]~1 , meu_lcd|Div1|auto_generated|divider|divider|add_sub_15_result_int[1]~1, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~3 , meu_lcd|Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~3, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~5 , meu_lcd|Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~5, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~7 , meu_lcd|Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~7, mini_cpu, 1
instance = comp, \meu_lcd|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8 , meu_lcd|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8, mini_cpu, 1
instance = comp, \meu_lcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0 , meu_lcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0, mini_cpu, 1
instance = comp, \meu_lcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2 , meu_lcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2, mini_cpu, 1
instance = comp, \meu_lcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4 , meu_lcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4, mini_cpu, 1
instance = comp, \meu_lcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~7 , meu_lcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~7, mini_cpu, 1
instance = comp, \meu_lcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8 , meu_lcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8, mini_cpu, 1
instance = comp, \meu_lcd|Mod2|auto_generated|divider|divider|StageOut[47]~75 , meu_lcd|Mod2|auto_generated|divider|divider|StageOut[47]~75, mini_cpu, 1
instance = comp, \meu_lcd|Mod2|auto_generated|divider|divider|StageOut[47]~74 , meu_lcd|Mod2|auto_generated|divider|divider|StageOut[47]~74, mini_cpu, 1
instance = comp, \meu_lcd|Mod2|auto_generated|divider|divider|StageOut[46]~76 , meu_lcd|Mod2|auto_generated|divider|divider|StageOut[46]~76, mini_cpu, 1
instance = comp, \meu_lcd|Mod2|auto_generated|divider|divider|StageOut[46]~77 , meu_lcd|Mod2|auto_generated|divider|divider|StageOut[46]~77, mini_cpu, 1
instance = comp, \meu_lcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[0]~10 , meu_lcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[0]~10, mini_cpu, 1
instance = comp, \meu_lcd|Mod2|auto_generated|divider|divider|StageOut[45]~79 , meu_lcd|Mod2|auto_generated|divider|divider|StageOut[45]~79, mini_cpu, 1
instance = comp, \meu_lcd|Mod2|auto_generated|divider|divider|StageOut[45]~78 , meu_lcd|Mod2|auto_generated|divider|divider|StageOut[45]~78, mini_cpu, 1
instance = comp, \meu_lcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0 , meu_lcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0, mini_cpu, 1
instance = comp, \meu_lcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2 , meu_lcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2, mini_cpu, 1
instance = comp, \meu_lcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4 , meu_lcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4, mini_cpu, 1
instance = comp, \meu_lcd|Mod2|auto_generated|divider|divider|StageOut[48]~72 , meu_lcd|Mod2|auto_generated|divider|divider|StageOut[48]~72, mini_cpu, 1
instance = comp, \meu_lcd|Mod2|auto_generated|divider|divider|StageOut[48]~73 , meu_lcd|Mod2|auto_generated|divider|divider|StageOut[48]~73, mini_cpu, 1
instance = comp, \meu_lcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~7 , meu_lcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~7, mini_cpu, 1
instance = comp, \meu_lcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8 , meu_lcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8, mini_cpu, 1
instance = comp, \meu_lcd|Mod2|auto_generated|divider|divider|StageOut[53]~80 , meu_lcd|Mod2|auto_generated|divider|divider|StageOut[53]~80, mini_cpu, 1
instance = comp, \meu_lcd|Mod2|auto_generated|divider|divider|StageOut[53]~113 , meu_lcd|Mod2|auto_generated|divider|divider|StageOut[53]~113, mini_cpu, 1
instance = comp, \meu_lcd|Mod2|auto_generated|divider|divider|StageOut[52]~114 , meu_lcd|Mod2|auto_generated|divider|divider|StageOut[52]~114, mini_cpu, 1
instance = comp, \meu_lcd|Mod2|auto_generated|divider|divider|StageOut[52]~81 , meu_lcd|Mod2|auto_generated|divider|divider|StageOut[52]~81, mini_cpu, 1
instance = comp, \meu_lcd|Mod2|auto_generated|divider|divider|StageOut[51]~82 , meu_lcd|Mod2|auto_generated|divider|divider|StageOut[51]~82, mini_cpu, 1
instance = comp, \meu_lcd|Mod2|auto_generated|divider|divider|StageOut[51]~115 , meu_lcd|Mod2|auto_generated|divider|divider|StageOut[51]~115, mini_cpu, 1
instance = comp, \meu_lcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[0]~10 , meu_lcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[0]~10, mini_cpu, 1
instance = comp, \meu_lcd|Mod2|auto_generated|divider|divider|StageOut[50]~84 , meu_lcd|Mod2|auto_generated|divider|divider|StageOut[50]~84, mini_cpu, 1
instance = comp, \meu_lcd|Mod2|auto_generated|divider|divider|StageOut[50]~83 , meu_lcd|Mod2|auto_generated|divider|divider|StageOut[50]~83, mini_cpu, 1
instance = comp, \meu_lcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0 , meu_lcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0, mini_cpu, 1
instance = comp, \meu_lcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2 , meu_lcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2, mini_cpu, 1
instance = comp, \meu_lcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4 , meu_lcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4, mini_cpu, 1
instance = comp, \meu_lcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~7 , meu_lcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~7, mini_cpu, 1
instance = comp, \meu_lcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8 , meu_lcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8, mini_cpu, 1
instance = comp, \meu_lcd|Mod2|auto_generated|divider|divider|StageOut[58]~105 , meu_lcd|Mod2|auto_generated|divider|divider|StageOut[58]~105, mini_cpu, 1
instance = comp, \meu_lcd|Mod2|auto_generated|divider|divider|StageOut[58]~85 , meu_lcd|Mod2|auto_generated|divider|divider|StageOut[58]~85, mini_cpu, 1
instance = comp, \meu_lcd|Mod2|auto_generated|divider|divider|StageOut[57]~86 , meu_lcd|Mod2|auto_generated|divider|divider|StageOut[57]~86, mini_cpu, 1
instance = comp, \meu_lcd|Mod2|auto_generated|divider|divider|StageOut[57]~106 , meu_lcd|Mod2|auto_generated|divider|divider|StageOut[57]~106, mini_cpu, 1
instance = comp, \meu_lcd|Mod2|auto_generated|divider|divider|StageOut[56]~116 , meu_lcd|Mod2|auto_generated|divider|divider|StageOut[56]~116, mini_cpu, 1
instance = comp, \meu_lcd|Mod2|auto_generated|divider|divider|StageOut[56]~87 , meu_lcd|Mod2|auto_generated|divider|divider|StageOut[56]~87, mini_cpu, 1
instance = comp, \meu_lcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[0]~10 , meu_lcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[0]~10, mini_cpu, 1
instance = comp, \meu_lcd|Mod2|auto_generated|divider|divider|StageOut[55]~89 , meu_lcd|Mod2|auto_generated|divider|divider|StageOut[55]~89, mini_cpu, 1
instance = comp, \meu_lcd|Mod2|auto_generated|divider|divider|StageOut[55]~88 , meu_lcd|Mod2|auto_generated|divider|divider|StageOut[55]~88, mini_cpu, 1
instance = comp, \meu_lcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0 , meu_lcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0, mini_cpu, 1
instance = comp, \meu_lcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2 , meu_lcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2, mini_cpu, 1
instance = comp, \meu_lcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~4 , meu_lcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~4, mini_cpu, 1
instance = comp, \meu_lcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~7 , meu_lcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~7, mini_cpu, 1
instance = comp, \meu_lcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8 , meu_lcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8, mini_cpu, 1
instance = comp, \meu_lcd|Mod2|auto_generated|divider|divider|StageOut[63]~107 , meu_lcd|Mod2|auto_generated|divider|divider|StageOut[63]~107, mini_cpu, 1
instance = comp, \meu_lcd|Mod2|auto_generated|divider|divider|StageOut[63]~90 , meu_lcd|Mod2|auto_generated|divider|divider|StageOut[63]~90, mini_cpu, 1
instance = comp, \meu_lcd|Mod2|auto_generated|divider|divider|StageOut[62]~91 , meu_lcd|Mod2|auto_generated|divider|divider|StageOut[62]~91, mini_cpu, 1
instance = comp, \meu_lcd|Mod2|auto_generated|divider|divider|StageOut[62]~108 , meu_lcd|Mod2|auto_generated|divider|divider|StageOut[62]~108, mini_cpu, 1
instance = comp, \meu_lcd|Mod2|auto_generated|divider|divider|StageOut[61]~92 , meu_lcd|Mod2|auto_generated|divider|divider|StageOut[61]~92, mini_cpu, 1
instance = comp, \meu_lcd|Mod2|auto_generated|divider|divider|StageOut[61]~117 , meu_lcd|Mod2|auto_generated|divider|divider|StageOut[61]~117, mini_cpu, 1
instance = comp, \meu_lcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[0]~10 , meu_lcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[0]~10, mini_cpu, 1
instance = comp, \meu_lcd|Mod2|auto_generated|divider|divider|StageOut[60]~94 , meu_lcd|Mod2|auto_generated|divider|divider|StageOut[60]~94, mini_cpu, 1
instance = comp, \meu_lcd|Mod2|auto_generated|divider|divider|StageOut[60]~93 , meu_lcd|Mod2|auto_generated|divider|divider|StageOut[60]~93, mini_cpu, 1
instance = comp, \meu_lcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~0 , meu_lcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~0, mini_cpu, 1
instance = comp, \meu_lcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~2 , meu_lcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~2, mini_cpu, 1
instance = comp, \meu_lcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~4 , meu_lcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~4, mini_cpu, 1
instance = comp, \meu_lcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~7 , meu_lcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~7, mini_cpu, 1
instance = comp, \meu_lcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~8 , meu_lcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~8, mini_cpu, 1
instance = comp, \meu_lcd|Mod2|auto_generated|divider|divider|StageOut[67]~96 , meu_lcd|Mod2|auto_generated|divider|divider|StageOut[67]~96, mini_cpu, 1
instance = comp, \meu_lcd|Mod2|auto_generated|divider|divider|StageOut[67]~110 , meu_lcd|Mod2|auto_generated|divider|divider|StageOut[67]~110, mini_cpu, 1
instance = comp, \meu_lcd|Mod2|auto_generated|divider|divider|StageOut[66]~118 , meu_lcd|Mod2|auto_generated|divider|divider|StageOut[66]~118, mini_cpu, 1
instance = comp, \meu_lcd|Mod2|auto_generated|divider|divider|StageOut[66]~97 , meu_lcd|Mod2|auto_generated|divider|divider|StageOut[66]~97, mini_cpu, 1
instance = comp, \meu_lcd|Mod2|auto_generated|divider|divider|StageOut[65]~98 , meu_lcd|Mod2|auto_generated|divider|divider|StageOut[65]~98, mini_cpu, 1
instance = comp, \meu_lcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[0]~10 , meu_lcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[0]~10, mini_cpu, 1
instance = comp, \meu_lcd|Mod2|auto_generated|divider|divider|StageOut[65]~99 , meu_lcd|Mod2|auto_generated|divider|divider|StageOut[65]~99, mini_cpu, 1
instance = comp, \meu_lcd|Mod2|auto_generated|divider|divider|add_sub_14_result_int[1]~0 , meu_lcd|Mod2|auto_generated|divider|divider|add_sub_14_result_int[1]~0, mini_cpu, 1
instance = comp, \meu_lcd|Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~2 , meu_lcd|Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~2, mini_cpu, 1
instance = comp, \meu_lcd|Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~4 , meu_lcd|Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~4, mini_cpu, 1
instance = comp, \meu_lcd|Mod2|auto_generated|divider|divider|StageOut[68]~95 , meu_lcd|Mod2|auto_generated|divider|divider|StageOut[68]~95, mini_cpu, 1
instance = comp, \meu_lcd|Mod2|auto_generated|divider|divider|StageOut[68]~109 , meu_lcd|Mod2|auto_generated|divider|divider|StageOut[68]~109, mini_cpu, 1
instance = comp, \meu_lcd|Mod2|auto_generated|divider|divider|add_sub_14_result_int[4]~7 , meu_lcd|Mod2|auto_generated|divider|divider|add_sub_14_result_int[4]~7, mini_cpu, 1
instance = comp, \meu_lcd|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~8 , meu_lcd|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~8, mini_cpu, 1
instance = comp, \meu_lcd|Mod2|auto_generated|divider|divider|StageOut[73]~100 , meu_lcd|Mod2|auto_generated|divider|divider|StageOut[73]~100, mini_cpu, 1
instance = comp, \meu_lcd|Mod2|auto_generated|divider|divider|StageOut[73]~111 , meu_lcd|Mod2|auto_generated|divider|divider|StageOut[73]~111, mini_cpu, 1
instance = comp, \meu_lcd|Mod2|auto_generated|divider|divider|StageOut[72]~101 , meu_lcd|Mod2|auto_generated|divider|divider|StageOut[72]~101, mini_cpu, 1
instance = comp, \meu_lcd|Mod2|auto_generated|divider|divider|StageOut[72]~112 , meu_lcd|Mod2|auto_generated|divider|divider|StageOut[72]~112, mini_cpu, 1
instance = comp, \meu_lcd|Mod2|auto_generated|divider|divider|StageOut[71]~102 , meu_lcd|Mod2|auto_generated|divider|divider|StageOut[71]~102, mini_cpu, 1
instance = comp, \meu_lcd|Mod2|auto_generated|divider|divider|StageOut[71]~119 , meu_lcd|Mod2|auto_generated|divider|divider|StageOut[71]~119, mini_cpu, 1
instance = comp, \meu_lcd|Mod2|auto_generated|divider|divider|add_sub_14_result_int[0]~10 , meu_lcd|Mod2|auto_generated|divider|divider|add_sub_14_result_int[0]~10, mini_cpu, 1
instance = comp, \meu_lcd|Mod2|auto_generated|divider|divider|StageOut[70]~104 , meu_lcd|Mod2|auto_generated|divider|divider|StageOut[70]~104, mini_cpu, 1
instance = comp, \meu_lcd|Mod2|auto_generated|divider|divider|StageOut[70]~103 , meu_lcd|Mod2|auto_generated|divider|divider|StageOut[70]~103, mini_cpu, 1
instance = comp, \meu_lcd|Mod2|auto_generated|divider|divider|add_sub_15_result_int[1]~2 , meu_lcd|Mod2|auto_generated|divider|divider|add_sub_15_result_int[1]~2, mini_cpu, 1
instance = comp, \meu_lcd|Mod2|auto_generated|divider|divider|add_sub_15_result_int[2]~4 , meu_lcd|Mod2|auto_generated|divider|divider|add_sub_15_result_int[2]~4, mini_cpu, 1
instance = comp, \meu_lcd|Mod2|auto_generated|divider|divider|add_sub_15_result_int[3]~6 , meu_lcd|Mod2|auto_generated|divider|divider|add_sub_15_result_int[3]~6, mini_cpu, 1
instance = comp, \meu_lcd|Mod2|auto_generated|divider|divider|add_sub_15_result_int[4]~9 , meu_lcd|Mod2|auto_generated|divider|divider|add_sub_15_result_int[4]~9, mini_cpu, 1
instance = comp, \meu_lcd|Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~10 , meu_lcd|Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~10, mini_cpu, 1
instance = comp, \meu_lcd|Mod2|auto_generated|divider|divider|add_sub_15_result_int[0]~0 , meu_lcd|Mod2|auto_generated|divider|divider|add_sub_15_result_int[0]~0, mini_cpu, 1
instance = comp, \meu_lcd|mensagem~7 , meu_lcd|mensagem~7, mini_cpu, 1
instance = comp, \meu_lcd|mensagem[29][0] , meu_lcd|mensagem[29][0], mini_cpu, 1
instance = comp, \meu_lcd|mensagem~9 , meu_lcd|mensagem~9, mini_cpu, 1
instance = comp, \meu_lcd|mensagem[31][0] , meu_lcd|mensagem[31][0], mini_cpu, 1
instance = comp, \meu_lcd|Mux7~3 , meu_lcd|Mux7~3, mini_cpu, 1
instance = comp, \meu_lcd|mensagem[13][0] , meu_lcd|mensagem[13][0], mini_cpu, 1
instance = comp, \meu_lcd|mensagem[12][0] , meu_lcd|mensagem[12][0], mini_cpu, 1
instance = comp, \meu_lcd|Mux7~4 , meu_lcd|Mux7~4, mini_cpu, 1
instance = comp, \meu_lcd|mensagem[14][0] , meu_lcd|mensagem[14][0], mini_cpu, 1
instance = comp, \meu_lcd|mensagem[10][6]~feeder , meu_lcd|mensagem[10][6]~feeder, mini_cpu, 1
instance = comp, \meu_lcd|mensagem[10][6] , meu_lcd|mensagem[10][6], mini_cpu, 1
instance = comp, \meu_lcd|Mux7~5 , meu_lcd|Mux7~5, mini_cpu, 1
instance = comp, \meu_lcd|Selector24~2 , meu_lcd|Selector24~2, mini_cpu, 1
instance = comp, \meu_lcd|mensagem[26][0]~43 , meu_lcd|mensagem[26][0]~43, mini_cpu, 1
instance = comp, \meu_lcd|mensagem[26][0] , meu_lcd|mensagem[26][0], mini_cpu, 1
instance = comp, \meu_lcd|mensagem[11][0] , meu_lcd|mensagem[11][0], mini_cpu, 1
instance = comp, \meu_lcd|Mux7~6 , meu_lcd|Mux7~6, mini_cpu, 1
instance = comp, \meu_lcd|Div3|auto_generated|divider|divider|add_sub_12_result_int[1]~0 , meu_lcd|Div3|auto_generated|divider|divider|add_sub_12_result_int[1]~0, mini_cpu, 1
instance = comp, \meu_lcd|Div3|auto_generated|divider|divider|add_sub_12_result_int[2]~2 , meu_lcd|Div3|auto_generated|divider|divider|add_sub_12_result_int[2]~2, mini_cpu, 1
instance = comp, \meu_lcd|Div3|auto_generated|divider|divider|add_sub_12_result_int[3]~4 , meu_lcd|Div3|auto_generated|divider|divider|add_sub_12_result_int[3]~4, mini_cpu, 1
instance = comp, \meu_lcd|Div3|auto_generated|divider|divider|add_sub_12_result_int[4]~7 , meu_lcd|Div3|auto_generated|divider|divider|add_sub_12_result_int[4]~7, mini_cpu, 1
instance = comp, \meu_lcd|Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~8 , meu_lcd|Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~8, mini_cpu, 1
instance = comp, \meu_lcd|Div3|auto_generated|divider|divider|StageOut[63]~39 , meu_lcd|Div3|auto_generated|divider|divider|StageOut[63]~39, mini_cpu, 1
instance = comp, \meu_lcd|Div3|auto_generated|divider|divider|StageOut[63]~38 , meu_lcd|Div3|auto_generated|divider|divider|StageOut[63]~38, mini_cpu, 1
instance = comp, \meu_lcd|Div3|auto_generated|divider|divider|StageOut[62]~41 , meu_lcd|Div3|auto_generated|divider|divider|StageOut[62]~41, mini_cpu, 1
instance = comp, \meu_lcd|Div3|auto_generated|divider|divider|StageOut[62]~40 , meu_lcd|Div3|auto_generated|divider|divider|StageOut[62]~40, mini_cpu, 1
instance = comp, \meu_lcd|Div3|auto_generated|divider|divider|StageOut[61]~42 , meu_lcd|Div3|auto_generated|divider|divider|StageOut[61]~42, mini_cpu, 1
instance = comp, \meu_lcd|Div3|auto_generated|divider|divider|StageOut[61]~43 , meu_lcd|Div3|auto_generated|divider|divider|StageOut[61]~43, mini_cpu, 1
instance = comp, \meu_lcd|Div3|auto_generated|divider|divider|StageOut[60]~45 , meu_lcd|Div3|auto_generated|divider|divider|StageOut[60]~45, mini_cpu, 1
instance = comp, \meu_lcd|Div3|auto_generated|divider|divider|StageOut[60]~44 , meu_lcd|Div3|auto_generated|divider|divider|StageOut[60]~44, mini_cpu, 1
instance = comp, \meu_lcd|Div3|auto_generated|divider|divider|add_sub_13_result_int[1]~0 , meu_lcd|Div3|auto_generated|divider|divider|add_sub_13_result_int[1]~0, mini_cpu, 1
instance = comp, \meu_lcd|Div3|auto_generated|divider|divider|add_sub_13_result_int[2]~2 , meu_lcd|Div3|auto_generated|divider|divider|add_sub_13_result_int[2]~2, mini_cpu, 1
instance = comp, \meu_lcd|Div3|auto_generated|divider|divider|add_sub_13_result_int[3]~4 , meu_lcd|Div3|auto_generated|divider|divider|add_sub_13_result_int[3]~4, mini_cpu, 1
instance = comp, \meu_lcd|Div3|auto_generated|divider|divider|add_sub_13_result_int[4]~7 , meu_lcd|Div3|auto_generated|divider|divider|add_sub_13_result_int[4]~7, mini_cpu, 1
instance = comp, \meu_lcd|Div3|auto_generated|divider|divider|add_sub_13_result_int[5]~8 , meu_lcd|Div3|auto_generated|divider|divider|add_sub_13_result_int[5]~8, mini_cpu, 1
instance = comp, \meu_lcd|Div3|auto_generated|divider|divider|StageOut[67]~58 , meu_lcd|Div3|auto_generated|divider|divider|StageOut[67]~58, mini_cpu, 1
instance = comp, \meu_lcd|Div3|auto_generated|divider|divider|StageOut[68]~46 , meu_lcd|Div3|auto_generated|divider|divider|StageOut[68]~46, mini_cpu, 1
instance = comp, \meu_lcd|Div3|auto_generated|divider|divider|StageOut[68]~57 , meu_lcd|Div3|auto_generated|divider|divider|StageOut[68]~57, mini_cpu, 1
instance = comp, \meu_lcd|Div3|auto_generated|divider|divider|StageOut[67]~47 , meu_lcd|Div3|auto_generated|divider|divider|StageOut[67]~47, mini_cpu, 1
instance = comp, \meu_lcd|Div3|auto_generated|divider|divider|StageOut[66]~59 , meu_lcd|Div3|auto_generated|divider|divider|StageOut[66]~59, mini_cpu, 1
instance = comp, \meu_lcd|Div3|auto_generated|divider|divider|StageOut[66]~48 , meu_lcd|Div3|auto_generated|divider|divider|StageOut[66]~48, mini_cpu, 1
instance = comp, \meu_lcd|Div3|auto_generated|divider|divider|StageOut[65]~50 , meu_lcd|Div3|auto_generated|divider|divider|StageOut[65]~50, mini_cpu, 1
instance = comp, \meu_lcd|Div3|auto_generated|divider|divider|StageOut[65]~49 , meu_lcd|Div3|auto_generated|divider|divider|StageOut[65]~49, mini_cpu, 1
instance = comp, \meu_lcd|Div3|auto_generated|divider|divider|add_sub_14_result_int[1]~0 , meu_lcd|Div3|auto_generated|divider|divider|add_sub_14_result_int[1]~0, mini_cpu, 1
instance = comp, \meu_lcd|Div3|auto_generated|divider|divider|add_sub_14_result_int[2]~2 , meu_lcd|Div3|auto_generated|divider|divider|add_sub_14_result_int[2]~2, mini_cpu, 1
instance = comp, \meu_lcd|Div3|auto_generated|divider|divider|add_sub_14_result_int[3]~4 , meu_lcd|Div3|auto_generated|divider|divider|add_sub_14_result_int[3]~4, mini_cpu, 1
instance = comp, \meu_lcd|Div3|auto_generated|divider|divider|add_sub_14_result_int[4]~7 , meu_lcd|Div3|auto_generated|divider|divider|add_sub_14_result_int[4]~7, mini_cpu, 1
instance = comp, \meu_lcd|Div3|auto_generated|divider|divider|add_sub_14_result_int[5]~8 , meu_lcd|Div3|auto_generated|divider|divider|add_sub_14_result_int[5]~8, mini_cpu, 1
instance = comp, \meu_lcd|Div3|auto_generated|divider|divider|StageOut[73]~56 , meu_lcd|Div3|auto_generated|divider|divider|StageOut[73]~56, mini_cpu, 1
instance = comp, \meu_lcd|Div3|auto_generated|divider|divider|StageOut[73]~51 , meu_lcd|Div3|auto_generated|divider|divider|StageOut[73]~51, mini_cpu, 1
instance = comp, \meu_lcd|Div3|auto_generated|divider|divider|StageOut[72]~52 , meu_lcd|Div3|auto_generated|divider|divider|StageOut[72]~52, mini_cpu, 1
instance = comp, \meu_lcd|Div3|auto_generated|divider|divider|StageOut[72]~61 , meu_lcd|Div3|auto_generated|divider|divider|StageOut[72]~61, mini_cpu, 1
instance = comp, \meu_lcd|Div3|auto_generated|divider|divider|StageOut[71]~60 , meu_lcd|Div3|auto_generated|divider|divider|StageOut[71]~60, mini_cpu, 1
instance = comp, \meu_lcd|Div3|auto_generated|divider|divider|StageOut[71]~53 , meu_lcd|Div3|auto_generated|divider|divider|StageOut[71]~53, mini_cpu, 1
instance = comp, \meu_lcd|Div3|auto_generated|divider|divider|StageOut[70]~54 , meu_lcd|Div3|auto_generated|divider|divider|StageOut[70]~54, mini_cpu, 1
instance = comp, \meu_lcd|Div3|auto_generated|divider|divider|StageOut[70]~55 , meu_lcd|Div3|auto_generated|divider|divider|StageOut[70]~55, mini_cpu, 1
instance = comp, \meu_lcd|Div3|auto_generated|divider|divider|add_sub_15_result_int[1]~1 , meu_lcd|Div3|auto_generated|divider|divider|add_sub_15_result_int[1]~1, mini_cpu, 1
instance = comp, \meu_lcd|Div3|auto_generated|divider|divider|add_sub_15_result_int[2]~3 , meu_lcd|Div3|auto_generated|divider|divider|add_sub_15_result_int[2]~3, mini_cpu, 1
instance = comp, \meu_lcd|Div3|auto_generated|divider|divider|add_sub_15_result_int[3]~5 , meu_lcd|Div3|auto_generated|divider|divider|add_sub_15_result_int[3]~5, mini_cpu, 1
instance = comp, \meu_lcd|Div3|auto_generated|divider|divider|add_sub_15_result_int[4]~7 , meu_lcd|Div3|auto_generated|divider|divider|add_sub_15_result_int[4]~7, mini_cpu, 1
instance = comp, \meu_lcd|Div3|auto_generated|divider|divider|add_sub_15_result_int[5]~8 , meu_lcd|Div3|auto_generated|divider|divider|add_sub_15_result_int[5]~8, mini_cpu, 1
instance = comp, \meu_lcd|mensagem~39 , meu_lcd|mensagem~39, mini_cpu, 1
instance = comp, \meu_lcd|mensagem[27][0] , meu_lcd|mensagem[27][0], mini_cpu, 1
instance = comp, \meu_lcd|Mux7~7 , meu_lcd|Mux7~7, mini_cpu, 1
instance = comp, \meu_lcd|Selector24~3 , meu_lcd|Selector24~3, mini_cpu, 1
instance = comp, \meu_lcd|Selector24~0 , meu_lcd|Selector24~0, mini_cpu, 1
instance = comp, \meu_lcd|lcd_data_in~0 , meu_lcd|lcd_data_in~0, mini_cpu, 1
instance = comp, \meu_lcd|lcd_data_in~1 , meu_lcd|lcd_data_in~1, mini_cpu, 1
instance = comp, \meu_lcd|mensagem[0][0] , meu_lcd|mensagem[0][0], mini_cpu, 1
instance = comp, \meu_lcd|mensagem[1][1]~42 , meu_lcd|mensagem[1][1]~42, mini_cpu, 1
instance = comp, \meu_lcd|mensagem[1][1] , meu_lcd|mensagem[1][1], mini_cpu, 1
instance = comp, \meu_lcd|Mux7~0 , meu_lcd|Mux7~0, mini_cpu, 1
instance = comp, \meu_lcd|WideOr4~0 , meu_lcd|WideOr4~0, mini_cpu, 1
instance = comp, \meu_lcd|mensagem[1][0] , meu_lcd|mensagem[1][0], mini_cpu, 1
instance = comp, \meu_lcd|mensagem~6 , meu_lcd|mensagem~6, mini_cpu, 1
instance = comp, \meu_lcd|mensagem[3][0] , meu_lcd|mensagem[3][0], mini_cpu, 1
instance = comp, \meu_lcd|Mux7~1 , meu_lcd|Mux7~1, mini_cpu, 1
instance = comp, \meu_lcd|Selector24~1 , meu_lcd|Selector24~1, mini_cpu, 1
instance = comp, \meu_lcd|Selector24~4 , meu_lcd|Selector24~4, mini_cpu, 1
instance = comp, \meu_lcd|WideOr20~1 , meu_lcd|WideOr20~1, mini_cpu, 1
instance = comp, \meu_lcd|Selector18~0 , meu_lcd|Selector18~0, mini_cpu, 1
instance = comp, \meu_lcd|Selector24~6 , meu_lcd|Selector24~6, mini_cpu, 1
instance = comp, \meu_lcd|lcd_data_in[0] , meu_lcd|lcd_data_in[0], mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|data_bus[0]~feeder , meu_lcd|u_lcd_driver|data_bus[0]~feeder, mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|data_bus[0] , meu_lcd|u_lcd_driver|data_bus[0], mini_cpu, 1
instance = comp, \meu_lcd|Selector23~2 , meu_lcd|Selector23~2, mini_cpu, 1
instance = comp, \meu_lcd|mensagem[2][4] , meu_lcd|mensagem[2][4], mini_cpu, 1
instance = comp, \meu_lcd|mensagem[2][1] , meu_lcd|mensagem[2][1], mini_cpu, 1
instance = comp, \meu_lcd|WideOr2~0 , meu_lcd|WideOr2~0, mini_cpu, 1
instance = comp, \meu_lcd|mensagem[0][1] , meu_lcd|mensagem[0][1], mini_cpu, 1
instance = comp, \meu_lcd|Mux7~10 , meu_lcd|Mux7~10, mini_cpu, 1
instance = comp, \meu_lcd|Mux7~11 , meu_lcd|Mux7~11, mini_cpu, 1
instance = comp, \meu_lcd|Selector23~1 , meu_lcd|Selector23~1, mini_cpu, 1
instance = comp, \meu_lcd|mensagem~18 , meu_lcd|mensagem~18, mini_cpu, 1
instance = comp, \meu_lcd|mensagem[26][1] , meu_lcd|mensagem[26][1], mini_cpu, 1
instance = comp, \meu_lcd|Mod4|auto_generated|divider|divider|add_sub_15_result_int[1]~0 , meu_lcd|Mod4|auto_generated|divider|divider|add_sub_15_result_int[1]~0, mini_cpu, 1
instance = comp, \meu_lcd|Mod4|auto_generated|divider|divider|add_sub_15_result_int[2]~2 , meu_lcd|Mod4|auto_generated|divider|divider|add_sub_15_result_int[2]~2, mini_cpu, 1
instance = comp, \meu_lcd|Mod4|auto_generated|divider|divider|add_sub_15_result_int[3]~4 , meu_lcd|Mod4|auto_generated|divider|divider|add_sub_15_result_int[3]~4, mini_cpu, 1
instance = comp, \meu_lcd|Mod4|auto_generated|divider|divider|add_sub_15_result_int[4]~7 , meu_lcd|Mod4|auto_generated|divider|divider|add_sub_15_result_int[4]~7, mini_cpu, 1
instance = comp, \meu_lcd|Mod4|auto_generated|divider|divider|add_sub_15_result_int[5]~8 , meu_lcd|Mod4|auto_generated|divider|divider|add_sub_15_result_int[5]~8, mini_cpu, 1
instance = comp, \meu_lcd|mensagem~17 , meu_lcd|mensagem~17, mini_cpu, 1
instance = comp, \meu_lcd|mensagem[27][1] , meu_lcd|mensagem[27][1], mini_cpu, 1
instance = comp, \meu_lcd|Mux7~12 , meu_lcd|Mux7~12, mini_cpu, 1
instance = comp, \meu_lcd|Mux7~13 , meu_lcd|Mux7~13, mini_cpu, 1
instance = comp, \meu_lcd|Selector23~3 , meu_lcd|Selector23~3, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 , meu_lcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 , meu_lcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 , meu_lcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 , meu_lcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|StageOut[18]~123 , meu_lcd|Mod0|auto_generated|divider|divider|StageOut[18]~123, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|StageOut[18]~54 , meu_lcd|Mod0|auto_generated|divider|divider|StageOut[18]~54, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|StageOut[17]~55 , meu_lcd|Mod0|auto_generated|divider|divider|StageOut[17]~55, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|StageOut[17]~124 , meu_lcd|Mod0|auto_generated|divider|divider|StageOut[17]~124, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|StageOut[16]~56 , meu_lcd|Mod0|auto_generated|divider|divider|StageOut[16]~56, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|StageOut[16]~125 , meu_lcd|Mod0|auto_generated|divider|divider|StageOut[16]~125, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|StageOut[15]~58 , meu_lcd|Mod0|auto_generated|divider|divider|StageOut[15]~58, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|StageOut[15]~57 , meu_lcd|Mod0|auto_generated|divider|divider|StageOut[15]~57, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 , meu_lcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 , meu_lcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 , meu_lcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 , meu_lcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 , meu_lcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|StageOut[21]~61 , meu_lcd|Mod0|auto_generated|divider|divider|StageOut[21]~61, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|StageOut[23]~126 , meu_lcd|Mod0|auto_generated|divider|divider|StageOut[23]~126, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|StageOut[23]~59 , meu_lcd|Mod0|auto_generated|divider|divider|StageOut[23]~59, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|StageOut[22]~60 , meu_lcd|Mod0|auto_generated|divider|divider|StageOut[22]~60, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|StageOut[22]~127 , meu_lcd|Mod0|auto_generated|divider|divider|StageOut[22]~127, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|StageOut[21]~62 , meu_lcd|Mod0|auto_generated|divider|divider|StageOut[21]~62, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|StageOut[20]~63 , meu_lcd|Mod0|auto_generated|divider|divider|StageOut[20]~63, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|StageOut[20]~64 , meu_lcd|Mod0|auto_generated|divider|divider|StageOut[20]~64, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 , meu_lcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 , meu_lcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 , meu_lcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 , meu_lcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 , meu_lcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|StageOut[27]~129 , meu_lcd|Mod0|auto_generated|divider|divider|StageOut[27]~129, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|StageOut[28]~128 , meu_lcd|Mod0|auto_generated|divider|divider|StageOut[28]~128, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|StageOut[28]~65 , meu_lcd|Mod0|auto_generated|divider|divider|StageOut[28]~65, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|StageOut[27]~66 , meu_lcd|Mod0|auto_generated|divider|divider|StageOut[27]~66, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|StageOut[26]~67 , meu_lcd|Mod0|auto_generated|divider|divider|StageOut[26]~67, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|StageOut[26]~68 , meu_lcd|Mod0|auto_generated|divider|divider|StageOut[26]~68, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|StageOut[25]~69 , meu_lcd|Mod0|auto_generated|divider|divider|StageOut[25]~69, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|StageOut[25]~70 , meu_lcd|Mod0|auto_generated|divider|divider|StageOut[25]~70, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 , meu_lcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 , meu_lcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 , meu_lcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 , meu_lcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 , meu_lcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|StageOut[33]~130 , meu_lcd|Mod0|auto_generated|divider|divider|StageOut[33]~130, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|StageOut[33]~71 , meu_lcd|Mod0|auto_generated|divider|divider|StageOut[33]~71, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|StageOut[32]~131 , meu_lcd|Mod0|auto_generated|divider|divider|StageOut[32]~131, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|StageOut[32]~72 , meu_lcd|Mod0|auto_generated|divider|divider|StageOut[32]~72, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|StageOut[31]~73 , meu_lcd|Mod0|auto_generated|divider|divider|StageOut[31]~73, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|StageOut[31]~74 , meu_lcd|Mod0|auto_generated|divider|divider|StageOut[31]~74, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|StageOut[30]~76 , meu_lcd|Mod0|auto_generated|divider|divider|StageOut[30]~76, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|StageOut[30]~75 , meu_lcd|Mod0|auto_generated|divider|divider|StageOut[30]~75, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0 , meu_lcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2 , meu_lcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4 , meu_lcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 , meu_lcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 , meu_lcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|StageOut[37]~133 , meu_lcd|Mod0|auto_generated|divider|divider|StageOut[37]~133, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|StageOut[38]~77 , meu_lcd|Mod0|auto_generated|divider|divider|StageOut[38]~77, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|StageOut[38]~132 , meu_lcd|Mod0|auto_generated|divider|divider|StageOut[38]~132, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|StageOut[37]~78 , meu_lcd|Mod0|auto_generated|divider|divider|StageOut[37]~78, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|StageOut[36]~80 , meu_lcd|Mod0|auto_generated|divider|divider|StageOut[36]~80, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|StageOut[36]~79 , meu_lcd|Mod0|auto_generated|divider|divider|StageOut[36]~79, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|StageOut[35]~81 , meu_lcd|Mod0|auto_generated|divider|divider|StageOut[35]~81, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|StageOut[35]~82 , meu_lcd|Mod0|auto_generated|divider|divider|StageOut[35]~82, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0 , meu_lcd|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2 , meu_lcd|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4 , meu_lcd|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7 , meu_lcd|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8 , meu_lcd|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|StageOut[43]~134 , meu_lcd|Mod0|auto_generated|divider|divider|StageOut[43]~134, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|StageOut[43]~83 , meu_lcd|Mod0|auto_generated|divider|divider|StageOut[43]~83, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|StageOut[42]~84 , meu_lcd|Mod0|auto_generated|divider|divider|StageOut[42]~84, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|StageOut[42]~135 , meu_lcd|Mod0|auto_generated|divider|divider|StageOut[42]~135, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|StageOut[41]~85 , meu_lcd|Mod0|auto_generated|divider|divider|StageOut[41]~85, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|StageOut[41]~86 , meu_lcd|Mod0|auto_generated|divider|divider|StageOut[41]~86, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|StageOut[40]~88 , meu_lcd|Mod0|auto_generated|divider|divider|StageOut[40]~88, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|StageOut[40]~87 , meu_lcd|Mod0|auto_generated|divider|divider|StageOut[40]~87, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0 , meu_lcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2 , meu_lcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4 , meu_lcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7 , meu_lcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8 , meu_lcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|StageOut[48]~89 , meu_lcd|Mod0|auto_generated|divider|divider|StageOut[48]~89, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|StageOut[48]~136 , meu_lcd|Mod0|auto_generated|divider|divider|StageOut[48]~136, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|StageOut[47]~90 , meu_lcd|Mod0|auto_generated|divider|divider|StageOut[47]~90, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|StageOut[47]~137 , meu_lcd|Mod0|auto_generated|divider|divider|StageOut[47]~137, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|StageOut[46]~92 , meu_lcd|Mod0|auto_generated|divider|divider|StageOut[46]~92, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|StageOut[46]~91 , meu_lcd|Mod0|auto_generated|divider|divider|StageOut[46]~91, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|StageOut[45]~94 , meu_lcd|Mod0|auto_generated|divider|divider|StageOut[45]~94, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|StageOut[45]~93 , meu_lcd|Mod0|auto_generated|divider|divider|StageOut[45]~93, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0 , meu_lcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2 , meu_lcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4 , meu_lcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7 , meu_lcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8 , meu_lcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|StageOut[53]~95 , meu_lcd|Mod0|auto_generated|divider|divider|StageOut[53]~95, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|StageOut[53]~138 , meu_lcd|Mod0|auto_generated|divider|divider|StageOut[53]~138, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|StageOut[52]~96 , meu_lcd|Mod0|auto_generated|divider|divider|StageOut[52]~96, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|StageOut[52]~139 , meu_lcd|Mod0|auto_generated|divider|divider|StageOut[52]~139, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|StageOut[51]~98 , meu_lcd|Mod0|auto_generated|divider|divider|StageOut[51]~98, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|StageOut[51]~97 , meu_lcd|Mod0|auto_generated|divider|divider|StageOut[51]~97, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|StageOut[50]~99 , meu_lcd|Mod0|auto_generated|divider|divider|StageOut[50]~99, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|StageOut[50]~100 , meu_lcd|Mod0|auto_generated|divider|divider|StageOut[50]~100, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0 , meu_lcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2 , meu_lcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4 , meu_lcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7 , meu_lcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8 , meu_lcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|StageOut[56]~103 , meu_lcd|Mod0|auto_generated|divider|divider|StageOut[56]~103, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|StageOut[56]~104 , meu_lcd|Mod0|auto_generated|divider|divider|StageOut[56]~104, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|StageOut[55]~105 , meu_lcd|Mod0|auto_generated|divider|divider|StageOut[55]~105, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|StageOut[55]~106 , meu_lcd|Mod0|auto_generated|divider|divider|StageOut[55]~106, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0 , meu_lcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2 , meu_lcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|StageOut[58]~140 , meu_lcd|Mod0|auto_generated|divider|divider|StageOut[58]~140, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|StageOut[58]~101 , meu_lcd|Mod0|auto_generated|divider|divider|StageOut[58]~101, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|StageOut[57]~102 , meu_lcd|Mod0|auto_generated|divider|divider|StageOut[57]~102, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|StageOut[57]~141 , meu_lcd|Mod0|auto_generated|divider|divider|StageOut[57]~141, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4 , meu_lcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7 , meu_lcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8 , meu_lcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|StageOut[63]~107 , meu_lcd|Mod0|auto_generated|divider|divider|StageOut[63]~107, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|StageOut[63]~142 , meu_lcd|Mod0|auto_generated|divider|divider|StageOut[63]~142, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|StageOut[62]~143 , meu_lcd|Mod0|auto_generated|divider|divider|StageOut[62]~143, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|StageOut[62]~108 , meu_lcd|Mod0|auto_generated|divider|divider|StageOut[62]~108, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|StageOut[61]~109 , meu_lcd|Mod0|auto_generated|divider|divider|StageOut[61]~109, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|StageOut[61]~110 , meu_lcd|Mod0|auto_generated|divider|divider|StageOut[61]~110, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|StageOut[60]~112 , meu_lcd|Mod0|auto_generated|divider|divider|StageOut[60]~112, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|StageOut[60]~111 , meu_lcd|Mod0|auto_generated|divider|divider|StageOut[60]~111, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0 , meu_lcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2 , meu_lcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4 , meu_lcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7 , meu_lcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8 , meu_lcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|StageOut[68]~144 , meu_lcd|Mod0|auto_generated|divider|divider|StageOut[68]~144, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|StageOut[68]~113 , meu_lcd|Mod0|auto_generated|divider|divider|StageOut[68]~113, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|StageOut[67]~114 , meu_lcd|Mod0|auto_generated|divider|divider|StageOut[67]~114, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|StageOut[67]~145 , meu_lcd|Mod0|auto_generated|divider|divider|StageOut[67]~145, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|StageOut[66]~116 , meu_lcd|Mod0|auto_generated|divider|divider|StageOut[66]~116, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|StageOut[66]~115 , meu_lcd|Mod0|auto_generated|divider|divider|StageOut[66]~115, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|StageOut[65]~118 , meu_lcd|Mod0|auto_generated|divider|divider|StageOut[65]~118, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|StageOut[65]~117 , meu_lcd|Mod0|auto_generated|divider|divider|StageOut[65]~117, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~0 , meu_lcd|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~0, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~2 , meu_lcd|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~2, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~4 , meu_lcd|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~4, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~7 , meu_lcd|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~7, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~8 , meu_lcd|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~8, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|StageOut[70]~146 , meu_lcd|Mod0|auto_generated|divider|divider|StageOut[70]~146, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|StageOut[70]~147 , meu_lcd|Mod0|auto_generated|divider|divider|StageOut[70]~147, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~0 , meu_lcd|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~0, mini_cpu, 1
instance = comp, \meu_lcd|Add1~35 , meu_lcd|Add1~35, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|StageOut[73]~148 , meu_lcd|Mod0|auto_generated|divider|divider|StageOut[73]~148, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|StageOut[73]~119 , meu_lcd|Mod0|auto_generated|divider|divider|StageOut[73]~119, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|StageOut[72]~120 , meu_lcd|Mod0|auto_generated|divider|divider|StageOut[72]~120, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|StageOut[72]~149 , meu_lcd|Mod0|auto_generated|divider|divider|StageOut[72]~149, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|StageOut[71]~121 , meu_lcd|Mod0|auto_generated|divider|divider|StageOut[71]~121, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|StageOut[71]~122 , meu_lcd|Mod0|auto_generated|divider|divider|StageOut[71]~122, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~2 , meu_lcd|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~2, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~4 , meu_lcd|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~4, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~7 , meu_lcd|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~7, mini_cpu, 1
instance = comp, \meu_lcd|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~8 , meu_lcd|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~8, mini_cpu, 1
instance = comp, \meu_lcd|mensagem~16 , meu_lcd|mensagem~16, mini_cpu, 1
instance = comp, \meu_lcd|mensagem[31][1] , meu_lcd|mensagem[31][1], mini_cpu, 1
instance = comp, \meu_lcd|Mod3|auto_generated|divider|divider|add_sub_12_result_int[1]~0 , meu_lcd|Mod3|auto_generated|divider|divider|add_sub_12_result_int[1]~0, mini_cpu, 1
instance = comp, \meu_lcd|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~2 , meu_lcd|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~2, mini_cpu, 1
instance = comp, \meu_lcd|Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~4 , meu_lcd|Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~4, mini_cpu, 1
instance = comp, \meu_lcd|Mod3|auto_generated|divider|divider|add_sub_12_result_int[4]~7 , meu_lcd|Mod3|auto_generated|divider|divider|add_sub_12_result_int[4]~7, mini_cpu, 1
instance = comp, \meu_lcd|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~8 , meu_lcd|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~8, mini_cpu, 1
instance = comp, \meu_lcd|Mod3|auto_generated|divider|divider|StageOut[62]~39 , meu_lcd|Mod3|auto_generated|divider|divider|StageOut[62]~39, mini_cpu, 1
instance = comp, \meu_lcd|Mod3|auto_generated|divider|divider|StageOut[62]~38 , meu_lcd|Mod3|auto_generated|divider|divider|StageOut[62]~38, mini_cpu, 1
instance = comp, \meu_lcd|Mod3|auto_generated|divider|divider|StageOut[61]~41 , meu_lcd|Mod3|auto_generated|divider|divider|StageOut[61]~41, mini_cpu, 1
instance = comp, \meu_lcd|Mod3|auto_generated|divider|divider|StageOut[61]~40 , meu_lcd|Mod3|auto_generated|divider|divider|StageOut[61]~40, mini_cpu, 1
instance = comp, \meu_lcd|Mod3|auto_generated|divider|divider|StageOut[60]~42 , meu_lcd|Mod3|auto_generated|divider|divider|StageOut[60]~42, mini_cpu, 1
instance = comp, \meu_lcd|Mod3|auto_generated|divider|divider|add_sub_12_result_int[0]~10 , meu_lcd|Mod3|auto_generated|divider|divider|add_sub_12_result_int[0]~10, mini_cpu, 1
instance = comp, \meu_lcd|Mod3|auto_generated|divider|divider|StageOut[60]~43 , meu_lcd|Mod3|auto_generated|divider|divider|StageOut[60]~43, mini_cpu, 1
instance = comp, \meu_lcd|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~0 , meu_lcd|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~0, mini_cpu, 1
instance = comp, \meu_lcd|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~2 , meu_lcd|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~2, mini_cpu, 1
instance = comp, \meu_lcd|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~4 , meu_lcd|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~4, mini_cpu, 1
instance = comp, \meu_lcd|Mod3|auto_generated|divider|divider|StageOut[63]~37 , meu_lcd|Mod3|auto_generated|divider|divider|StageOut[63]~37, mini_cpu, 1
instance = comp, \meu_lcd|Mod3|auto_generated|divider|divider|StageOut[63]~36 , meu_lcd|Mod3|auto_generated|divider|divider|StageOut[63]~36, mini_cpu, 1
instance = comp, \meu_lcd|Mod3|auto_generated|divider|divider|add_sub_13_result_int[4]~7 , meu_lcd|Mod3|auto_generated|divider|divider|add_sub_13_result_int[4]~7, mini_cpu, 1
instance = comp, \meu_lcd|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~8 , meu_lcd|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~8, mini_cpu, 1
instance = comp, \meu_lcd|Mod3|auto_generated|divider|divider|StageOut[68]~44 , meu_lcd|Mod3|auto_generated|divider|divider|StageOut[68]~44, mini_cpu, 1
instance = comp, \meu_lcd|Mod3|auto_generated|divider|divider|StageOut[68]~56 , meu_lcd|Mod3|auto_generated|divider|divider|StageOut[68]~56, mini_cpu, 1
instance = comp, \meu_lcd|Mod3|auto_generated|divider|divider|StageOut[67]~45 , meu_lcd|Mod3|auto_generated|divider|divider|StageOut[67]~45, mini_cpu, 1
instance = comp, \meu_lcd|Mod3|auto_generated|divider|divider|StageOut[67]~57 , meu_lcd|Mod3|auto_generated|divider|divider|StageOut[67]~57, mini_cpu, 1
instance = comp, \meu_lcd|Mod3|auto_generated|divider|divider|StageOut[66]~46 , meu_lcd|Mod3|auto_generated|divider|divider|StageOut[66]~46, mini_cpu, 1
instance = comp, \meu_lcd|Mod3|auto_generated|divider|divider|StageOut[66]~58 , meu_lcd|Mod3|auto_generated|divider|divider|StageOut[66]~58, mini_cpu, 1
instance = comp, \meu_lcd|Mod3|auto_generated|divider|divider|add_sub_13_result_int[0]~10 , meu_lcd|Mod3|auto_generated|divider|divider|add_sub_13_result_int[0]~10, mini_cpu, 1
instance = comp, \meu_lcd|Mod3|auto_generated|divider|divider|StageOut[65]~48 , meu_lcd|Mod3|auto_generated|divider|divider|StageOut[65]~48, mini_cpu, 1
instance = comp, \meu_lcd|Mod3|auto_generated|divider|divider|StageOut[65]~47 , meu_lcd|Mod3|auto_generated|divider|divider|StageOut[65]~47, mini_cpu, 1
instance = comp, \meu_lcd|Mod3|auto_generated|divider|divider|add_sub_14_result_int[1]~2 , meu_lcd|Mod3|auto_generated|divider|divider|add_sub_14_result_int[1]~2, mini_cpu, 1
instance = comp, \meu_lcd|Mod3|auto_generated|divider|divider|add_sub_14_result_int[2]~4 , meu_lcd|Mod3|auto_generated|divider|divider|add_sub_14_result_int[2]~4, mini_cpu, 1
instance = comp, \meu_lcd|Mod3|auto_generated|divider|divider|add_sub_14_result_int[3]~6 , meu_lcd|Mod3|auto_generated|divider|divider|add_sub_14_result_int[3]~6, mini_cpu, 1
instance = comp, \meu_lcd|Mod3|auto_generated|divider|divider|add_sub_14_result_int[4]~9 , meu_lcd|Mod3|auto_generated|divider|divider|add_sub_14_result_int[4]~9, mini_cpu, 1
instance = comp, \meu_lcd|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~10 , meu_lcd|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~10, mini_cpu, 1
instance = comp, \meu_lcd|Mod3|auto_generated|divider|divider|StageOut[70]~49 , meu_lcd|Mod3|auto_generated|divider|divider|StageOut[70]~49, mini_cpu, 1
instance = comp, \meu_lcd|Mod3|auto_generated|divider|divider|add_sub_14_result_int[0]~0 , meu_lcd|Mod3|auto_generated|divider|divider|add_sub_14_result_int[0]~0, mini_cpu, 1
instance = comp, \meu_lcd|Mod3|auto_generated|divider|divider|StageOut[70]~50 , meu_lcd|Mod3|auto_generated|divider|divider|StageOut[70]~50, mini_cpu, 1
instance = comp, \meu_lcd|Mod3|auto_generated|divider|divider|add_sub_15_result_int[1]~0 , meu_lcd|Mod3|auto_generated|divider|divider|add_sub_15_result_int[1]~0, mini_cpu, 1
instance = comp, \meu_lcd|Mod3|auto_generated|divider|divider|StageOut[73]~54 , meu_lcd|Mod3|auto_generated|divider|divider|StageOut[73]~54, mini_cpu, 1
instance = comp, \meu_lcd|Mod3|auto_generated|divider|divider|StageOut[73]~51 , meu_lcd|Mod3|auto_generated|divider|divider|StageOut[73]~51, mini_cpu, 1
instance = comp, \meu_lcd|Mod3|auto_generated|divider|divider|StageOut[72]~55 , meu_lcd|Mod3|auto_generated|divider|divider|StageOut[72]~55, mini_cpu, 1
instance = comp, \meu_lcd|Mod3|auto_generated|divider|divider|StageOut[72]~52 , meu_lcd|Mod3|auto_generated|divider|divider|StageOut[72]~52, mini_cpu, 1
instance = comp, \meu_lcd|Mod3|auto_generated|divider|divider|StageOut[71]~53 , meu_lcd|Mod3|auto_generated|divider|divider|StageOut[71]~53, mini_cpu, 1
instance = comp, \meu_lcd|Mod3|auto_generated|divider|divider|StageOut[71]~59 , meu_lcd|Mod3|auto_generated|divider|divider|StageOut[71]~59, mini_cpu, 1
instance = comp, \meu_lcd|Mod3|auto_generated|divider|divider|add_sub_15_result_int[2]~2 , meu_lcd|Mod3|auto_generated|divider|divider|add_sub_15_result_int[2]~2, mini_cpu, 1
instance = comp, \meu_lcd|Mod3|auto_generated|divider|divider|add_sub_15_result_int[3]~4 , meu_lcd|Mod3|auto_generated|divider|divider|add_sub_15_result_int[3]~4, mini_cpu, 1
instance = comp, \meu_lcd|Mod3|auto_generated|divider|divider|add_sub_15_result_int[4]~7 , meu_lcd|Mod3|auto_generated|divider|divider|add_sub_15_result_int[4]~7, mini_cpu, 1
instance = comp, \meu_lcd|Mod3|auto_generated|divider|divider|add_sub_15_result_int[5]~8 , meu_lcd|Mod3|auto_generated|divider|divider|add_sub_15_result_int[5]~8, mini_cpu, 1
instance = comp, \meu_lcd|mensagem~14 , meu_lcd|mensagem~14, mini_cpu, 1
instance = comp, \meu_lcd|mensagem~15 , meu_lcd|mensagem~15, mini_cpu, 1
instance = comp, \meu_lcd|mensagem[28][1] , meu_lcd|mensagem[28][1], mini_cpu, 1
instance = comp, \meu_lcd|mensagem~12 , meu_lcd|mensagem~12, mini_cpu, 1
instance = comp, \meu_lcd|mensagem~13 , meu_lcd|mensagem~13, mini_cpu, 1
instance = comp, \meu_lcd|mensagem[30][1] , meu_lcd|mensagem[30][1], mini_cpu, 1
instance = comp, \meu_lcd|Mux7~8 , meu_lcd|Mux7~8, mini_cpu, 1
instance = comp, \meu_lcd|mensagem~10 , meu_lcd|mensagem~10, mini_cpu, 1
instance = comp, \meu_lcd|mensagem~11 , meu_lcd|mensagem~11, mini_cpu, 1
instance = comp, \meu_lcd|mensagem[29][1] , meu_lcd|mensagem[29][1], mini_cpu, 1
instance = comp, \meu_lcd|Mux7~9 , meu_lcd|Mux7~9, mini_cpu, 1
instance = comp, \meu_lcd|Selector23~0 , meu_lcd|Selector23~0, mini_cpu, 1
instance = comp, \meu_lcd|Selector23~4 , meu_lcd|Selector23~4, mini_cpu, 1
instance = comp, \meu_lcd|Selector24~7 , meu_lcd|Selector24~7, mini_cpu, 1
instance = comp, \meu_lcd|Selector23~5 , meu_lcd|Selector23~5, mini_cpu, 1
instance = comp, \meu_lcd|Selector23~6 , meu_lcd|Selector23~6, mini_cpu, 1
instance = comp, \meu_lcd|lcd_data_in[1] , meu_lcd|lcd_data_in[1], mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|data_bus[1]~feeder , meu_lcd|u_lcd_driver|data_bus[1]~feeder, mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|data_bus[1] , meu_lcd|u_lcd_driver|data_bus[1], mini_cpu, 1
instance = comp, \meu_lcd|Selector22~3 , meu_lcd|Selector22~3, mini_cpu, 1
instance = comp, \meu_lcd|WideOr1~0 , meu_lcd|WideOr1~0, mini_cpu, 1
instance = comp, \meu_lcd|mensagem[0][2] , meu_lcd|mensagem[0][2], mini_cpu, 1
instance = comp, \meu_lcd|mensagem[0][5] , meu_lcd|mensagem[0][5], mini_cpu, 1
instance = comp, \meu_lcd|Mux7~16 , meu_lcd|Mux7~16, mini_cpu, 1
instance = comp, \meu_lcd|WideOr5~0 , meu_lcd|WideOr5~0, mini_cpu, 1
instance = comp, \meu_lcd|mensagem[2][2] , meu_lcd|mensagem[2][2], mini_cpu, 1
instance = comp, \meu_lcd|Mux7~17 , meu_lcd|Mux7~17, mini_cpu, 1
instance = comp, \meu_lcd|mensagem~28 , meu_lcd|mensagem~28, mini_cpu, 1
instance = comp, \meu_lcd|mensagem[26][2] , meu_lcd|mensagem[26][2], mini_cpu, 1
instance = comp, \meu_lcd|mensagem~27 , meu_lcd|mensagem~27, mini_cpu, 1
instance = comp, \meu_lcd|mensagem[27][2] , meu_lcd|mensagem[27][2], mini_cpu, 1
instance = comp, \meu_lcd|Selector22~5 , meu_lcd|Selector22~5, mini_cpu, 1
instance = comp, \meu_lcd|Selector22~6 , meu_lcd|Selector22~6, mini_cpu, 1
instance = comp, \meu_lcd|Selector22~7 , meu_lcd|Selector22~7, mini_cpu, 1
instance = comp, \meu_lcd|Selector22~4 , meu_lcd|Selector22~4, mini_cpu, 1
instance = comp, \meu_lcd|mensagem~25 , meu_lcd|mensagem~25, mini_cpu, 1
instance = comp, \meu_lcd|mensagem~26 , meu_lcd|mensagem~26, mini_cpu, 1
instance = comp, \meu_lcd|mensagem[31][2] , meu_lcd|mensagem[31][2], mini_cpu, 1
instance = comp, \meu_lcd|mensagem~19 , meu_lcd|mensagem~19, mini_cpu, 1
instance = comp, \meu_lcd|mensagem~20 , meu_lcd|mensagem~20, mini_cpu, 1
instance = comp, \meu_lcd|mensagem[29][2] , meu_lcd|mensagem[29][2], mini_cpu, 1
instance = comp, \meu_lcd|mensagem~23 , meu_lcd|mensagem~23, mini_cpu, 1
instance = comp, \meu_lcd|mensagem~24 , meu_lcd|mensagem~24, mini_cpu, 1
instance = comp, \meu_lcd|mensagem[28][2] , meu_lcd|mensagem[28][2], mini_cpu, 1
instance = comp, \meu_lcd|mensagem~21 , meu_lcd|mensagem~21, mini_cpu, 1
instance = comp, \meu_lcd|mensagem~22 , meu_lcd|mensagem~22, mini_cpu, 1
instance = comp, \meu_lcd|mensagem[30][2] , meu_lcd|mensagem[30][2], mini_cpu, 1
instance = comp, \meu_lcd|Mux7~14 , meu_lcd|Mux7~14, mini_cpu, 1
instance = comp, \meu_lcd|Mux7~15 , meu_lcd|Mux7~15, mini_cpu, 1
instance = comp, \meu_lcd|Selector22~10 , meu_lcd|Selector22~10, mini_cpu, 1
instance = comp, \meu_lcd|Selector22~8 , meu_lcd|Selector22~8, mini_cpu, 1
instance = comp, \meu_lcd|Selector22~9 , meu_lcd|Selector22~9, mini_cpu, 1
instance = comp, \meu_lcd|lcd_data_in[2] , meu_lcd|lcd_data_in[2], mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|data_bus[2]~feeder , meu_lcd|u_lcd_driver|data_bus[2]~feeder, mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|data_bus[2] , meu_lcd|u_lcd_driver|data_bus[2], mini_cpu, 1
instance = comp, \meu_lcd|mensagem~36 , meu_lcd|mensagem~36, mini_cpu, 1
instance = comp, \meu_lcd|mensagem[1][3] , meu_lcd|mensagem[1][3], mini_cpu, 1
instance = comp, \meu_lcd|Mux7~20 , meu_lcd|Mux7~20, mini_cpu, 1
instance = comp, \unidade_controle|Decoder0~2 , unidade_controle|Decoder0~2, mini_cpu, 1
instance = comp, \meu_lcd|mensagem[2][3] , meu_lcd|mensagem[2][3], mini_cpu, 1
instance = comp, \meu_lcd|Mux7~21 , meu_lcd|Mux7~21, mini_cpu, 1
instance = comp, \meu_lcd|Selector21~4 , meu_lcd|Selector21~4, mini_cpu, 1
instance = comp, \meu_lcd|mensagem~37 , meu_lcd|mensagem~37, mini_cpu, 1
instance = comp, \meu_lcd|mensagem[27][3] , meu_lcd|mensagem[27][3], mini_cpu, 1
instance = comp, \meu_lcd|Mux7~22 , meu_lcd|Mux7~22, mini_cpu, 1
instance = comp, \meu_lcd|Selector21~5 , meu_lcd|Selector21~5, mini_cpu, 1
instance = comp, \meu_lcd|mensagem~31 , meu_lcd|mensagem~31, mini_cpu, 1
instance = comp, \meu_lcd|mensagem~32 , meu_lcd|mensagem~32, mini_cpu, 1
instance = comp, \meu_lcd|mensagem[30][3] , meu_lcd|mensagem[30][3], mini_cpu, 1
instance = comp, \meu_lcd|mensagem~33 , meu_lcd|mensagem~33, mini_cpu, 1
instance = comp, \meu_lcd|mensagem~34 , meu_lcd|mensagem~34, mini_cpu, 1
instance = comp, \meu_lcd|mensagem[28][3] , meu_lcd|mensagem[28][3], mini_cpu, 1
instance = comp, \meu_lcd|Mux7~18 , meu_lcd|Mux7~18, mini_cpu, 1
instance = comp, \meu_lcd|mensagem~29 , meu_lcd|mensagem~29, mini_cpu, 1
instance = comp, \meu_lcd|mensagem~30 , meu_lcd|mensagem~30, mini_cpu, 1
instance = comp, \meu_lcd|mensagem[29][3] , meu_lcd|mensagem[29][3], mini_cpu, 1
instance = comp, \meu_lcd|mensagem~35 , meu_lcd|mensagem~35, mini_cpu, 1
instance = comp, \meu_lcd|mensagem~40 , meu_lcd|mensagem~40, mini_cpu, 1
instance = comp, \meu_lcd|mensagem[31][3] , meu_lcd|mensagem[31][3], mini_cpu, 1
instance = comp, \meu_lcd|Mux7~19 , meu_lcd|Mux7~19, mini_cpu, 1
instance = comp, \meu_lcd|Selector21~8 , meu_lcd|Selector21~8, mini_cpu, 1
instance = comp, \meu_lcd|Selector21~6 , meu_lcd|Selector21~6, mini_cpu, 1
instance = comp, \meu_lcd|Selector21~2 , meu_lcd|Selector21~2, mini_cpu, 1
instance = comp, \meu_lcd|Selector21~3 , meu_lcd|Selector21~3, mini_cpu, 1
instance = comp, \meu_lcd|Selector21~7 , meu_lcd|Selector21~7, mini_cpu, 1
instance = comp, \meu_lcd|lcd_data_in[3] , meu_lcd|lcd_data_in[3], mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|data_bus[3]~feeder , meu_lcd|u_lcd_driver|data_bus[3]~feeder, mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|data_bus[3] , meu_lcd|u_lcd_driver|data_bus[3], mini_cpu, 1
instance = comp, \meu_lcd|Selector20~3 , meu_lcd|Selector20~3, mini_cpu, 1
instance = comp, \meu_lcd|Selector20~4 , meu_lcd|Selector20~4, mini_cpu, 1
instance = comp, \meu_lcd|Selector20~0 , meu_lcd|Selector20~0, mini_cpu, 1
instance = comp, \meu_lcd|WideOr3~0 , meu_lcd|WideOr3~0, mini_cpu, 1
instance = comp, \meu_lcd|mensagem[1][4] , meu_lcd|mensagem[1][4], mini_cpu, 1
instance = comp, \meu_lcd|WideOr0~0 , meu_lcd|WideOr0~0, mini_cpu, 1
instance = comp, \meu_lcd|mensagem[0][4] , meu_lcd|mensagem[0][4], mini_cpu, 1
instance = comp, \meu_lcd|Selector20~1 , meu_lcd|Selector20~1, mini_cpu, 1
instance = comp, \meu_lcd|Selector20~2 , meu_lcd|Selector20~2, mini_cpu, 1
instance = comp, \meu_lcd|Selector20~5 , meu_lcd|Selector20~5, mini_cpu, 1
instance = comp, \meu_lcd|Selector20~6 , meu_lcd|Selector20~6, mini_cpu, 1
instance = comp, \meu_lcd|lcd_data_in[4] , meu_lcd|lcd_data_in[4], mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|data_bus[4]~feeder , meu_lcd|u_lcd_driver|data_bus[4]~feeder, mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|data_bus[4] , meu_lcd|u_lcd_driver|data_bus[4], mini_cpu, 1
instance = comp, \meu_lcd|Equal2~0 , meu_lcd|Equal2~0, mini_cpu, 1
instance = comp, \meu_lcd|lcd_data_in~2 , meu_lcd|lcd_data_in~2, mini_cpu, 1
instance = comp, \meu_lcd|lcd_data_in~3 , meu_lcd|lcd_data_in~3, mini_cpu, 1
instance = comp, \meu_lcd|mensagem[3][5]~47 , meu_lcd|mensagem[3][5]~47, mini_cpu, 1
instance = comp, \meu_lcd|mensagem[3][5] , meu_lcd|mensagem[3][5], mini_cpu, 1
instance = comp, \meu_lcd|lcd_data_in~4 , meu_lcd|lcd_data_in~4, mini_cpu, 1
instance = comp, \meu_lcd|lcd_data_in~5 , meu_lcd|lcd_data_in~5, mini_cpu, 1
instance = comp, \meu_lcd|Selector19~0 , meu_lcd|Selector19~0, mini_cpu, 1
instance = comp, \meu_lcd|Selector19~1 , meu_lcd|Selector19~1, mini_cpu, 1
instance = comp, \meu_lcd|Selector19~2 , meu_lcd|Selector19~2, mini_cpu, 1
instance = comp, \meu_lcd|lcd_data_in[5] , meu_lcd|lcd_data_in[5], mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|data_bus[5]~feeder , meu_lcd|u_lcd_driver|data_bus[5]~feeder, mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|data_bus[5] , meu_lcd|u_lcd_driver|data_bus[5], mini_cpu, 1
instance = comp, \meu_lcd|Selector18~1 , meu_lcd|Selector18~1, mini_cpu, 1
instance = comp, \meu_lcd|Selector18~2 , meu_lcd|Selector18~2, mini_cpu, 1
instance = comp, \meu_lcd|lcd_data_in[6] , meu_lcd|lcd_data_in[6], mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|data_bus[6] , meu_lcd|u_lcd_driver|data_bus[6], mini_cpu, 1
instance = comp, \meu_lcd|lcd_data_in[7]~feeder , meu_lcd|lcd_data_in[7]~feeder, mini_cpu, 1
instance = comp, \meu_lcd|lcd_data_in[7]~6 , meu_lcd|lcd_data_in[7]~6, mini_cpu, 1
instance = comp, \meu_lcd|lcd_data_in[7] , meu_lcd|lcd_data_in[7], mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|data_bus[7]~feeder , meu_lcd|u_lcd_driver|data_bus[7]~feeder, mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|data_bus[7] , meu_lcd|u_lcd_driver|data_bus[7], mini_cpu, 1
instance = comp, \meu_lcd|Selector25~0 , meu_lcd|Selector25~0, mini_cpu, 1
instance = comp, \meu_lcd|lcd_rs_in , meu_lcd|lcd_rs_in, mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|LCD_RS~feeder , meu_lcd|u_lcd_driver|LCD_RS~feeder, mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|LCD_RS , meu_lcd|u_lcd_driver|LCD_RS, mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|Selector1~0 , meu_lcd|u_lcd_driver|Selector1~0, mini_cpu, 1
instance = comp, \meu_lcd|u_lcd_driver|LCD_EN , meu_lcd|u_lcd_driver|LCD_EN, mini_cpu, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
