// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="fft2d_top,hls_ip_2019_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu7ev-ffvc1156-2-e,HLS_INPUT_CLOCK=2.500000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=2.188000,HLS_SYN_LAT=17299,HLS_SYN_TPT=8898,HLS_SYN_MEM=44,HLS_SYN_DSP=0,HLS_SYN_FF=15930,HLS_SYN_LUT=13380,HLS_VERSION=2019_1}" *)

module fft2d_top (
        ap_clk,
        ap_rst_n,
        xn_TDATA,
        xn_TLAST,
        xk_TDATA,
        xk_TLAST,
        xn_TVALID,
        xn_TREADY,
        xk_TVALID,
        xk_TREADY
);


input   ap_clk;
input   ap_rst_n;
input  [63:0] xn_TDATA;
input   xn_TLAST;
output  [63:0] xk_TDATA;
output   xk_TLAST;
input   xn_TVALID;
output   xn_TREADY;
output   xk_TVALID;
input   xk_TREADY;

 reg    ap_rst_n_inv;
wire   [63:0] arr1_i_q0;
wire   [63:0] arr1_t_q0;
wire   [63:0] arr0_i_q0;
wire   [63:0] arr0_t_q0;
wire    Loop_l_rd_xn_proc23_U0_ap_start;
wire    Loop_l_rd_xn_proc23_U0_ap_done;
wire    Loop_l_rd_xn_proc23_U0_ap_continue;
wire    Loop_l_rd_xn_proc23_U0_ap_idle;
wire    Loop_l_rd_xn_proc23_U0_ap_ready;
wire    Loop_l_rd_xn_proc23_U0_start_out;
wire    Loop_l_rd_xn_proc23_U0_start_write;
wire    Loop_l_rd_xn_proc23_U0_xn_TREADY;
wire   [0:0] Loop_l_rd_xn_proc23_U0_xn_TLAST;
wire   [63:0] Loop_l_rd_xn_proc23_U0_xn_fifo_V_din;
wire    Loop_l_rd_xn_proc23_U0_xn_fifo_V_write;
wire    Loop_l_f1d_row_proc2_U0_ap_start;
wire    Loop_l_f1d_row_proc2_U0_ap_done;
wire    Loop_l_f1d_row_proc2_U0_ap_continue;
wire    Loop_l_f1d_row_proc2_U0_ap_idle;
wire    Loop_l_f1d_row_proc2_U0_ap_ready;
wire    Loop_l_f1d_row_proc2_U0_start_out;
wire    Loop_l_f1d_row_proc2_U0_start_write;
wire   [63:0] Loop_l_f1d_row_proc2_U0_xk_mid_row_fifo_V_din;
wire    Loop_l_f1d_row_proc2_U0_xk_mid_row_fifo_V_write;
wire    Loop_l_f1d_row_proc2_U0_xn_fifo_V_read;
wire    Loop_l_transp_mid_pr_U0_ap_start;
wire    Loop_l_transp_mid_pr_U0_ap_done;
wire    Loop_l_transp_mid_pr_U0_ap_continue;
wire    Loop_l_transp_mid_pr_U0_ap_idle;
wire    Loop_l_transp_mid_pr_U0_ap_ready;
wire    Loop_l_transp_mid_pr_U0_xk_mid_row_fifo_V_read;
wire   [9:0] Loop_l_transp_mid_pr_U0_arr0_address1;
wire    Loop_l_transp_mid_pr_U0_arr0_ce1;
wire    Loop_l_transp_mid_pr_U0_arr0_we1;
wire   [63:0] Loop_l_transp_mid_pr_U0_arr0_d1;
wire    ap_channel_done_arr0;
wire    Loop_l_transp_mid_pr_U0_arr0_full_n;
wire    Loop_l_f1d_col_proc2_U0_ap_start;
wire    Loop_l_f1d_col_proc2_U0_ap_done;
wire    Loop_l_f1d_col_proc2_U0_ap_continue;
wire    Loop_l_f1d_col_proc2_U0_ap_idle;
wire    Loop_l_f1d_col_proc2_U0_ap_ready;
wire    Loop_l_f1d_col_proc2_U0_start_out;
wire    Loop_l_f1d_col_proc2_U0_start_write;
wire   [63:0] Loop_l_f1d_col_proc2_U0_xk_mid_col_fifo_V_din;
wire    Loop_l_f1d_col_proc2_U0_xk_mid_col_fifo_V_write;
wire   [9:0] Loop_l_f1d_col_proc2_U0_arr0_address0;
wire    Loop_l_f1d_col_proc2_U0_arr0_ce0;
wire    Loop_l_transp_out_pr_U0_ap_start;
wire    Loop_l_transp_out_pr_U0_ap_done;
wire    Loop_l_transp_out_pr_U0_ap_continue;
wire    Loop_l_transp_out_pr_U0_ap_idle;
wire    Loop_l_transp_out_pr_U0_ap_ready;
wire    Loop_l_transp_out_pr_U0_xk_mid_col_fifo_V_read;
wire   [9:0] Loop_l_transp_out_pr_U0_arr1_address1;
wire    Loop_l_transp_out_pr_U0_arr1_ce1;
wire    Loop_l_transp_out_pr_U0_arr1_we1;
wire   [63:0] Loop_l_transp_out_pr_U0_arr1_d1;
wire    ap_channel_done_arr1;
wire    Loop_l_transp_out_pr_U0_arr1_full_n;
wire    Loop_l_wr_o_fifo_pro_U0_ap_start;
wire    Loop_l_wr_o_fifo_pro_U0_ap_done;
wire    Loop_l_wr_o_fifo_pro_U0_ap_continue;
wire    Loop_l_wr_o_fifo_pro_U0_ap_idle;
wire    Loop_l_wr_o_fifo_pro_U0_ap_ready;
wire    Loop_l_wr_o_fifo_pro_U0_start_out;
wire    Loop_l_wr_o_fifo_pro_U0_start_write;
wire   [9:0] Loop_l_wr_o_fifo_pro_U0_arr1_address0;
wire    Loop_l_wr_o_fifo_pro_U0_arr1_ce0;
wire   [63:0] Loop_l_wr_o_fifo_pro_U0_xk_fifo_V_din;
wire    Loop_l_wr_o_fifo_pro_U0_xk_fifo_V_write;
wire    Loop_l_wr_xk_proc29_U0_ap_start;
wire    Loop_l_wr_xk_proc29_U0_ap_done;
wire    Loop_l_wr_xk_proc29_U0_ap_continue;
wire    Loop_l_wr_xk_proc29_U0_ap_idle;
wire    Loop_l_wr_xk_proc29_U0_ap_ready;
wire    Loop_l_wr_xk_proc29_U0_xk_fifo_V_read;
wire   [63:0] Loop_l_wr_xk_proc29_U0_xk_TDATA;
wire    Loop_l_wr_xk_proc29_U0_xk_TVALID;
wire   [0:0] Loop_l_wr_xk_proc29_U0_xk_TLAST;
wire    ap_sync_continue;
wire    arr0_i_full_n;
wire    arr0_t_empty_n;
wire   [63:0] arr0_t_d0;
wire    arr0_t_we0;
wire    arr1_i_full_n;
wire    arr1_t_empty_n;
wire   [63:0] arr1_t_d0;
wire    arr1_t_we0;
wire    xn_fifo_V_full_n;
wire   [63:0] xn_fifo_V_dout;
wire    xn_fifo_V_empty_n;
wire    xk_mid_row_fifo_V_full_n;
wire   [63:0] xk_mid_row_fifo_V_dout;
wire    xk_mid_row_fifo_V_empty_n;
wire    xk_mid_col_fifo_V_full_n;
wire   [63:0] xk_mid_col_fifo_V_dout;
wire    xk_mid_col_fifo_V_empty_n;
wire    xk_fifo_V_full_n;
wire   [63:0] xk_fifo_V_dout;
wire    xk_fifo_V_empty_n;
wire   [0:0] start_for_Loop_l_f1d_row_proc2_U0_din;
wire    start_for_Loop_l_f1d_row_proc2_U0_full_n;
wire   [0:0] start_for_Loop_l_f1d_row_proc2_U0_dout;
wire    start_for_Loop_l_f1d_row_proc2_U0_empty_n;
wire   [0:0] start_for_Loop_l_transp_mid_pr_U0_din;
wire    start_for_Loop_l_transp_mid_pr_U0_full_n;
wire   [0:0] start_for_Loop_l_transp_mid_pr_U0_dout;
wire    start_for_Loop_l_transp_mid_pr_U0_empty_n;
wire    Loop_l_transp_mid_pr_U0_start_full_n;
wire    Loop_l_transp_mid_pr_U0_start_write;
wire   [0:0] start_for_Loop_l_transp_out_pr_U0_din;
wire    start_for_Loop_l_transp_out_pr_U0_full_n;
wire   [0:0] start_for_Loop_l_transp_out_pr_U0_dout;
wire    start_for_Loop_l_transp_out_pr_U0_empty_n;
wire    Loop_l_transp_out_pr_U0_start_full_n;
wire    Loop_l_transp_out_pr_U0_start_write;
wire   [0:0] start_for_Loop_l_wr_xk_proc29_U0_din;
wire    start_for_Loop_l_wr_xk_proc29_U0_full_n;
wire   [0:0] start_for_Loop_l_wr_xk_proc29_U0_dout;
wire    start_for_Loop_l_wr_xk_proc29_U0_empty_n;
wire    Loop_l_wr_xk_proc29_U0_start_full_n;
wire    Loop_l_wr_xk_proc29_U0_start_write;

fft2d_top_arr1 #(
    .DataWidth( 64 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
arr1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(10'd0),
    .i_ce0(1'b0),
    .i_q0(arr1_i_q0),
    .i_address1(Loop_l_transp_out_pr_U0_arr1_address1),
    .i_ce1(Loop_l_transp_out_pr_U0_arr1_ce1),
    .i_we1(Loop_l_transp_out_pr_U0_arr1_we1),
    .i_d1(Loop_l_transp_out_pr_U0_arr1_d1),
    .t_address0(Loop_l_wr_o_fifo_pro_U0_arr1_address0),
    .t_ce0(Loop_l_wr_o_fifo_pro_U0_arr1_ce0),
    .t_q0(arr1_t_q0),
    .t_address1(10'd0),
    .t_ce1(1'b0),
    .t_we1(1'b0),
    .t_d1(64'd0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(arr1_i_full_n),
    .i_write(Loop_l_transp_out_pr_U0_ap_done),
    .t_empty_n(arr1_t_empty_n),
    .t_read(Loop_l_wr_o_fifo_pro_U0_ap_ready)
);

fft2d_top_arr1 #(
    .DataWidth( 64 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
arr0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(10'd0),
    .i_ce0(1'b0),
    .i_q0(arr0_i_q0),
    .i_address1(Loop_l_transp_mid_pr_U0_arr0_address1),
    .i_ce1(Loop_l_transp_mid_pr_U0_arr0_ce1),
    .i_we1(Loop_l_transp_mid_pr_U0_arr0_we1),
    .i_d1(Loop_l_transp_mid_pr_U0_arr0_d1),
    .t_address0(Loop_l_f1d_col_proc2_U0_arr0_address0),
    .t_ce0(Loop_l_f1d_col_proc2_U0_arr0_ce0),
    .t_q0(arr0_t_q0),
    .t_address1(10'd0),
    .t_ce1(1'b0),
    .t_we1(1'b0),
    .t_d1(64'd0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(arr0_i_full_n),
    .i_write(Loop_l_transp_mid_pr_U0_ap_done),
    .t_empty_n(arr0_t_empty_n),
    .t_read(Loop_l_f1d_col_proc2_U0_ap_ready)
);

Loop_l_rd_xn_proc23 Loop_l_rd_xn_proc23_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Loop_l_rd_xn_proc23_U0_ap_start),
    .start_full_n(start_for_Loop_l_f1d_row_proc2_U0_full_n),
    .ap_done(Loop_l_rd_xn_proc23_U0_ap_done),
    .ap_continue(Loop_l_rd_xn_proc23_U0_ap_continue),
    .ap_idle(Loop_l_rd_xn_proc23_U0_ap_idle),
    .ap_ready(Loop_l_rd_xn_proc23_U0_ap_ready),
    .start_out(Loop_l_rd_xn_proc23_U0_start_out),
    .start_write(Loop_l_rd_xn_proc23_U0_start_write),
    .xn_TDATA(xn_TDATA),
    .xn_TVALID(xn_TVALID),
    .xn_TREADY(Loop_l_rd_xn_proc23_U0_xn_TREADY),
    .xn_TLAST(Loop_l_rd_xn_proc23_U0_xn_TLAST),
    .xn_fifo_V_din(Loop_l_rd_xn_proc23_U0_xn_fifo_V_din),
    .xn_fifo_V_full_n(xn_fifo_V_full_n),
    .xn_fifo_V_write(Loop_l_rd_xn_proc23_U0_xn_fifo_V_write)
);

Loop_l_f1d_row_proc2 Loop_l_f1d_row_proc2_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Loop_l_f1d_row_proc2_U0_ap_start),
    .start_full_n(start_for_Loop_l_transp_mid_pr_U0_full_n),
    .ap_done(Loop_l_f1d_row_proc2_U0_ap_done),
    .ap_continue(Loop_l_f1d_row_proc2_U0_ap_continue),
    .ap_idle(Loop_l_f1d_row_proc2_U0_ap_idle),
    .ap_ready(Loop_l_f1d_row_proc2_U0_ap_ready),
    .start_out(Loop_l_f1d_row_proc2_U0_start_out),
    .start_write(Loop_l_f1d_row_proc2_U0_start_write),
    .xk_mid_row_fifo_V_din(Loop_l_f1d_row_proc2_U0_xk_mid_row_fifo_V_din),
    .xk_mid_row_fifo_V_full_n(xk_mid_row_fifo_V_full_n),
    .xk_mid_row_fifo_V_write(Loop_l_f1d_row_proc2_U0_xk_mid_row_fifo_V_write),
    .xn_fifo_V_dout(xn_fifo_V_dout),
    .xn_fifo_V_empty_n(xn_fifo_V_empty_n),
    .xn_fifo_V_read(Loop_l_f1d_row_proc2_U0_xn_fifo_V_read)
);

Loop_l_transp_mid_pr Loop_l_transp_mid_pr_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Loop_l_transp_mid_pr_U0_ap_start),
    .ap_done(Loop_l_transp_mid_pr_U0_ap_done),
    .ap_continue(Loop_l_transp_mid_pr_U0_ap_continue),
    .ap_idle(Loop_l_transp_mid_pr_U0_ap_idle),
    .ap_ready(Loop_l_transp_mid_pr_U0_ap_ready),
    .xk_mid_row_fifo_V_dout(xk_mid_row_fifo_V_dout),
    .xk_mid_row_fifo_V_empty_n(xk_mid_row_fifo_V_empty_n),
    .xk_mid_row_fifo_V_read(Loop_l_transp_mid_pr_U0_xk_mid_row_fifo_V_read),
    .arr0_address1(Loop_l_transp_mid_pr_U0_arr0_address1),
    .arr0_ce1(Loop_l_transp_mid_pr_U0_arr0_ce1),
    .arr0_we1(Loop_l_transp_mid_pr_U0_arr0_we1),
    .arr0_d1(Loop_l_transp_mid_pr_U0_arr0_d1)
);

Loop_l_f1d_col_proc2 Loop_l_f1d_col_proc2_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Loop_l_f1d_col_proc2_U0_ap_start),
    .start_full_n(start_for_Loop_l_transp_out_pr_U0_full_n),
    .ap_done(Loop_l_f1d_col_proc2_U0_ap_done),
    .ap_continue(Loop_l_f1d_col_proc2_U0_ap_continue),
    .ap_idle(Loop_l_f1d_col_proc2_U0_ap_idle),
    .ap_ready(Loop_l_f1d_col_proc2_U0_ap_ready),
    .start_out(Loop_l_f1d_col_proc2_U0_start_out),
    .start_write(Loop_l_f1d_col_proc2_U0_start_write),
    .xk_mid_col_fifo_V_din(Loop_l_f1d_col_proc2_U0_xk_mid_col_fifo_V_din),
    .xk_mid_col_fifo_V_full_n(xk_mid_col_fifo_V_full_n),
    .xk_mid_col_fifo_V_write(Loop_l_f1d_col_proc2_U0_xk_mid_col_fifo_V_write),
    .arr0_address0(Loop_l_f1d_col_proc2_U0_arr0_address0),
    .arr0_ce0(Loop_l_f1d_col_proc2_U0_arr0_ce0),
    .arr0_q0(arr0_t_q0)
);

Loop_l_transp_out_pr Loop_l_transp_out_pr_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Loop_l_transp_out_pr_U0_ap_start),
    .ap_done(Loop_l_transp_out_pr_U0_ap_done),
    .ap_continue(Loop_l_transp_out_pr_U0_ap_continue),
    .ap_idle(Loop_l_transp_out_pr_U0_ap_idle),
    .ap_ready(Loop_l_transp_out_pr_U0_ap_ready),
    .xk_mid_col_fifo_V_dout(xk_mid_col_fifo_V_dout),
    .xk_mid_col_fifo_V_empty_n(xk_mid_col_fifo_V_empty_n),
    .xk_mid_col_fifo_V_read(Loop_l_transp_out_pr_U0_xk_mid_col_fifo_V_read),
    .arr1_address1(Loop_l_transp_out_pr_U0_arr1_address1),
    .arr1_ce1(Loop_l_transp_out_pr_U0_arr1_ce1),
    .arr1_we1(Loop_l_transp_out_pr_U0_arr1_we1),
    .arr1_d1(Loop_l_transp_out_pr_U0_arr1_d1)
);

Loop_l_wr_o_fifo_pro Loop_l_wr_o_fifo_pro_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Loop_l_wr_o_fifo_pro_U0_ap_start),
    .start_full_n(start_for_Loop_l_wr_xk_proc29_U0_full_n),
    .ap_done(Loop_l_wr_o_fifo_pro_U0_ap_done),
    .ap_continue(Loop_l_wr_o_fifo_pro_U0_ap_continue),
    .ap_idle(Loop_l_wr_o_fifo_pro_U0_ap_idle),
    .ap_ready(Loop_l_wr_o_fifo_pro_U0_ap_ready),
    .start_out(Loop_l_wr_o_fifo_pro_U0_start_out),
    .start_write(Loop_l_wr_o_fifo_pro_U0_start_write),
    .arr1_address0(Loop_l_wr_o_fifo_pro_U0_arr1_address0),
    .arr1_ce0(Loop_l_wr_o_fifo_pro_U0_arr1_ce0),
    .arr1_q0(arr1_t_q0),
    .xk_fifo_V_din(Loop_l_wr_o_fifo_pro_U0_xk_fifo_V_din),
    .xk_fifo_V_full_n(xk_fifo_V_full_n),
    .xk_fifo_V_write(Loop_l_wr_o_fifo_pro_U0_xk_fifo_V_write)
);

Loop_l_wr_xk_proc29 Loop_l_wr_xk_proc29_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Loop_l_wr_xk_proc29_U0_ap_start),
    .ap_done(Loop_l_wr_xk_proc29_U0_ap_done),
    .ap_continue(Loop_l_wr_xk_proc29_U0_ap_continue),
    .ap_idle(Loop_l_wr_xk_proc29_U0_ap_idle),
    .ap_ready(Loop_l_wr_xk_proc29_U0_ap_ready),
    .xk_fifo_V_dout(xk_fifo_V_dout),
    .xk_fifo_V_empty_n(xk_fifo_V_empty_n),
    .xk_fifo_V_read(Loop_l_wr_xk_proc29_U0_xk_fifo_V_read),
    .xk_TDATA(Loop_l_wr_xk_proc29_U0_xk_TDATA),
    .xk_TVALID(Loop_l_wr_xk_proc29_U0_xk_TVALID),
    .xk_TREADY(xk_TREADY),
    .xk_TLAST(Loop_l_wr_xk_proc29_U0_xk_TLAST)
);

fifo_w64_d32_A_x2 xn_fifo_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_l_rd_xn_proc23_U0_xn_fifo_V_din),
    .if_full_n(xn_fifo_V_full_n),
    .if_write(Loop_l_rd_xn_proc23_U0_xn_fifo_V_write),
    .if_dout(xn_fifo_V_dout),
    .if_empty_n(xn_fifo_V_empty_n),
    .if_read(Loop_l_f1d_row_proc2_U0_xn_fifo_V_read)
);

fifo_w64_d32_A_x2 xk_mid_row_fifo_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_l_f1d_row_proc2_U0_xk_mid_row_fifo_V_din),
    .if_full_n(xk_mid_row_fifo_V_full_n),
    .if_write(Loop_l_f1d_row_proc2_U0_xk_mid_row_fifo_V_write),
    .if_dout(xk_mid_row_fifo_V_dout),
    .if_empty_n(xk_mid_row_fifo_V_empty_n),
    .if_read(Loop_l_transp_mid_pr_U0_xk_mid_row_fifo_V_read)
);

fifo_w64_d32_A_x2 xk_mid_col_fifo_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_l_f1d_col_proc2_U0_xk_mid_col_fifo_V_din),
    .if_full_n(xk_mid_col_fifo_V_full_n),
    .if_write(Loop_l_f1d_col_proc2_U0_xk_mid_col_fifo_V_write),
    .if_dout(xk_mid_col_fifo_V_dout),
    .if_empty_n(xk_mid_col_fifo_V_empty_n),
    .if_read(Loop_l_transp_out_pr_U0_xk_mid_col_fifo_V_read)
);

fifo_w64_d32_A_x2 xk_fifo_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_l_wr_o_fifo_pro_U0_xk_fifo_V_din),
    .if_full_n(xk_fifo_V_full_n),
    .if_write(Loop_l_wr_o_fifo_pro_U0_xk_fifo_V_write),
    .if_dout(xk_fifo_V_dout),
    .if_empty_n(xk_fifo_V_empty_n),
    .if_read(Loop_l_wr_xk_proc29_U0_xk_fifo_V_read)
);

start_for_Loop_l_f1d_row_proc2_U0 start_for_Loop_l_f1d_row_proc2_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Loop_l_f1d_row_proc2_U0_din),
    .if_full_n(start_for_Loop_l_f1d_row_proc2_U0_full_n),
    .if_write(Loop_l_rd_xn_proc23_U0_start_write),
    .if_dout(start_for_Loop_l_f1d_row_proc2_U0_dout),
    .if_empty_n(start_for_Loop_l_f1d_row_proc2_U0_empty_n),
    .if_read(Loop_l_f1d_row_proc2_U0_ap_ready)
);

start_for_Loop_l_transp_mid_pr_U0 start_for_Loop_l_transp_mid_pr_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Loop_l_transp_mid_pr_U0_din),
    .if_full_n(start_for_Loop_l_transp_mid_pr_U0_full_n),
    .if_write(Loop_l_f1d_row_proc2_U0_start_write),
    .if_dout(start_for_Loop_l_transp_mid_pr_U0_dout),
    .if_empty_n(start_for_Loop_l_transp_mid_pr_U0_empty_n),
    .if_read(Loop_l_transp_mid_pr_U0_ap_ready)
);

start_for_Loop_l_transp_out_pr_U0 start_for_Loop_l_transp_out_pr_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Loop_l_transp_out_pr_U0_din),
    .if_full_n(start_for_Loop_l_transp_out_pr_U0_full_n),
    .if_write(Loop_l_f1d_col_proc2_U0_start_write),
    .if_dout(start_for_Loop_l_transp_out_pr_U0_dout),
    .if_empty_n(start_for_Loop_l_transp_out_pr_U0_empty_n),
    .if_read(Loop_l_transp_out_pr_U0_ap_ready)
);

start_for_Loop_l_wr_xk_proc29_U0 start_for_Loop_l_wr_xk_proc29_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Loop_l_wr_xk_proc29_U0_din),
    .if_full_n(start_for_Loop_l_wr_xk_proc29_U0_full_n),
    .if_write(Loop_l_wr_o_fifo_pro_U0_start_write),
    .if_dout(start_for_Loop_l_wr_xk_proc29_U0_dout),
    .if_empty_n(start_for_Loop_l_wr_xk_proc29_U0_empty_n),
    .if_read(Loop_l_wr_xk_proc29_U0_ap_ready)
);

assign Loop_l_f1d_col_proc2_U0_ap_continue = 1'b1;

assign Loop_l_f1d_col_proc2_U0_ap_start = arr0_t_empty_n;

assign Loop_l_f1d_row_proc2_U0_ap_continue = 1'b1;

assign Loop_l_f1d_row_proc2_U0_ap_start = start_for_Loop_l_f1d_row_proc2_U0_empty_n;

assign Loop_l_rd_xn_proc23_U0_ap_continue = 1'b1;

assign Loop_l_rd_xn_proc23_U0_ap_start = 1'b1;

assign Loop_l_rd_xn_proc23_U0_xn_TLAST = xn_TLAST;

assign Loop_l_transp_mid_pr_U0_ap_continue = arr0_i_full_n;

assign Loop_l_transp_mid_pr_U0_ap_start = start_for_Loop_l_transp_mid_pr_U0_empty_n;

assign Loop_l_transp_mid_pr_U0_arr0_full_n = arr0_i_full_n;

assign Loop_l_transp_mid_pr_U0_start_full_n = 1'b1;

assign Loop_l_transp_mid_pr_U0_start_write = 1'b0;

assign Loop_l_transp_out_pr_U0_ap_continue = arr1_i_full_n;

assign Loop_l_transp_out_pr_U0_ap_start = start_for_Loop_l_transp_out_pr_U0_empty_n;

assign Loop_l_transp_out_pr_U0_arr1_full_n = arr1_i_full_n;

assign Loop_l_transp_out_pr_U0_start_full_n = 1'b1;

assign Loop_l_transp_out_pr_U0_start_write = 1'b0;

assign Loop_l_wr_o_fifo_pro_U0_ap_continue = 1'b1;

assign Loop_l_wr_o_fifo_pro_U0_ap_start = arr1_t_empty_n;

assign Loop_l_wr_xk_proc29_U0_ap_continue = 1'b1;

assign Loop_l_wr_xk_proc29_U0_ap_start = start_for_Loop_l_wr_xk_proc29_U0_empty_n;

assign Loop_l_wr_xk_proc29_U0_start_full_n = 1'b1;

assign Loop_l_wr_xk_proc29_U0_start_write = 1'b0;

assign ap_channel_done_arr0 = Loop_l_transp_mid_pr_U0_ap_done;

assign ap_channel_done_arr1 = Loop_l_transp_out_pr_U0_ap_done;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign ap_sync_continue = 1'b0;

assign arr0_t_d0 = 64'd0;

assign arr0_t_we0 = 1'b0;

assign arr1_t_d0 = 64'd0;

assign arr1_t_we0 = 1'b0;

assign start_for_Loop_l_f1d_row_proc2_U0_din = 1'b1;

assign start_for_Loop_l_transp_mid_pr_U0_din = 1'b1;

assign start_for_Loop_l_transp_out_pr_U0_din = 1'b1;

assign start_for_Loop_l_wr_xk_proc29_U0_din = 1'b1;

assign xk_TDATA = Loop_l_wr_xk_proc29_U0_xk_TDATA;

assign xk_TLAST = Loop_l_wr_xk_proc29_U0_xk_TLAST;

assign xk_TVALID = Loop_l_wr_xk_proc29_U0_xk_TVALID;

assign xn_TREADY = Loop_l_rd_xn_proc23_U0_xn_TREADY;

endmodule //fft2d_top
