
DC_Drive.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009128  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000031c  08009234  08009234  00019234  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08009550  08009550  00019550  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08009554  08009554  00019554  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000364  20000000  08009558  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000d00  20000368  080098bc  00020368  2**3
                  ALLOC
  7 ._user_heap_stack 00000a00  20001068  080098bc  00021068  2**0
                  ALLOC
  8 .user_data    00000020  0800f800  0800f800  0002f800  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ARM.attributes 00000029  00000000  00000000  0002f820  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001a30c  00000000  00000000  0002f849  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00003b2b  00000000  00000000  00049b55  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00001378  00000000  00000000  0004d680  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000011a0  00000000  00000000  0004e9f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000963a  00000000  00000000  0004fb98  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000057aa  00000000  00000000  000591d2  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0005e97c  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000054b4  00000000  00000000  0005e9f8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000368 	.word	0x20000368
 8000128:	00000000 	.word	0x00000000
 800012c:	0800921c 	.word	0x0800921c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000036c 	.word	0x2000036c
 8000148:	0800921c 	.word	0x0800921c

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <__aeabi_frsub>:
 800015c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000160:	e002      	b.n	8000168 <__addsf3>
 8000162:	bf00      	nop

08000164 <__aeabi_fsub>:
 8000164:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000168 <__addsf3>:
 8000168:	0042      	lsls	r2, r0, #1
 800016a:	bf1f      	itttt	ne
 800016c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000170:	ea92 0f03 	teqne	r2, r3
 8000174:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000178:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800017c:	d06a      	beq.n	8000254 <__addsf3+0xec>
 800017e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000182:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000186:	bfc1      	itttt	gt
 8000188:	18d2      	addgt	r2, r2, r3
 800018a:	4041      	eorgt	r1, r0
 800018c:	4048      	eorgt	r0, r1
 800018e:	4041      	eorgt	r1, r0
 8000190:	bfb8      	it	lt
 8000192:	425b      	neglt	r3, r3
 8000194:	2b19      	cmp	r3, #25
 8000196:	bf88      	it	hi
 8000198:	4770      	bxhi	lr
 800019a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800019e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80001a2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 80001a6:	bf18      	it	ne
 80001a8:	4240      	negne	r0, r0
 80001aa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001ae:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80001b2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80001b6:	bf18      	it	ne
 80001b8:	4249      	negne	r1, r1
 80001ba:	ea92 0f03 	teq	r2, r3
 80001be:	d03f      	beq.n	8000240 <__addsf3+0xd8>
 80001c0:	f1a2 0201 	sub.w	r2, r2, #1
 80001c4:	fa41 fc03 	asr.w	ip, r1, r3
 80001c8:	eb10 000c 	adds.w	r0, r0, ip
 80001cc:	f1c3 0320 	rsb	r3, r3, #32
 80001d0:	fa01 f103 	lsl.w	r1, r1, r3
 80001d4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80001d8:	d502      	bpl.n	80001e0 <__addsf3+0x78>
 80001da:	4249      	negs	r1, r1
 80001dc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80001e0:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80001e4:	d313      	bcc.n	800020e <__addsf3+0xa6>
 80001e6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80001ea:	d306      	bcc.n	80001fa <__addsf3+0x92>
 80001ec:	0840      	lsrs	r0, r0, #1
 80001ee:	ea4f 0131 	mov.w	r1, r1, rrx
 80001f2:	f102 0201 	add.w	r2, r2, #1
 80001f6:	2afe      	cmp	r2, #254	; 0xfe
 80001f8:	d251      	bcs.n	800029e <__addsf3+0x136>
 80001fa:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 80001fe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000202:	bf08      	it	eq
 8000204:	f020 0001 	biceq.w	r0, r0, #1
 8000208:	ea40 0003 	orr.w	r0, r0, r3
 800020c:	4770      	bx	lr
 800020e:	0049      	lsls	r1, r1, #1
 8000210:	eb40 0000 	adc.w	r0, r0, r0
 8000214:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000218:	f1a2 0201 	sub.w	r2, r2, #1
 800021c:	d1ed      	bne.n	80001fa <__addsf3+0x92>
 800021e:	fab0 fc80 	clz	ip, r0
 8000222:	f1ac 0c08 	sub.w	ip, ip, #8
 8000226:	ebb2 020c 	subs.w	r2, r2, ip
 800022a:	fa00 f00c 	lsl.w	r0, r0, ip
 800022e:	bfaa      	itet	ge
 8000230:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000234:	4252      	neglt	r2, r2
 8000236:	4318      	orrge	r0, r3
 8000238:	bfbc      	itt	lt
 800023a:	40d0      	lsrlt	r0, r2
 800023c:	4318      	orrlt	r0, r3
 800023e:	4770      	bx	lr
 8000240:	f092 0f00 	teq	r2, #0
 8000244:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000248:	bf06      	itte	eq
 800024a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 800024e:	3201      	addeq	r2, #1
 8000250:	3b01      	subne	r3, #1
 8000252:	e7b5      	b.n	80001c0 <__addsf3+0x58>
 8000254:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000258:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800025c:	bf18      	it	ne
 800025e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000262:	d021      	beq.n	80002a8 <__addsf3+0x140>
 8000264:	ea92 0f03 	teq	r2, r3
 8000268:	d004      	beq.n	8000274 <__addsf3+0x10c>
 800026a:	f092 0f00 	teq	r2, #0
 800026e:	bf08      	it	eq
 8000270:	4608      	moveq	r0, r1
 8000272:	4770      	bx	lr
 8000274:	ea90 0f01 	teq	r0, r1
 8000278:	bf1c      	itt	ne
 800027a:	2000      	movne	r0, #0
 800027c:	4770      	bxne	lr
 800027e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000282:	d104      	bne.n	800028e <__addsf3+0x126>
 8000284:	0040      	lsls	r0, r0, #1
 8000286:	bf28      	it	cs
 8000288:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 800028c:	4770      	bx	lr
 800028e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000292:	bf3c      	itt	cc
 8000294:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000298:	4770      	bxcc	lr
 800029a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800029e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 80002a2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80002a6:	4770      	bx	lr
 80002a8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80002ac:	bf16      	itet	ne
 80002ae:	4608      	movne	r0, r1
 80002b0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002b4:	4601      	movne	r1, r0
 80002b6:	0242      	lsls	r2, r0, #9
 80002b8:	bf06      	itte	eq
 80002ba:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002be:	ea90 0f01 	teqeq	r0, r1
 80002c2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 80002c6:	4770      	bx	lr

080002c8 <__aeabi_ui2f>:
 80002c8:	f04f 0300 	mov.w	r3, #0
 80002cc:	e004      	b.n	80002d8 <__aeabi_i2f+0x8>
 80002ce:	bf00      	nop

080002d0 <__aeabi_i2f>:
 80002d0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 80002d4:	bf48      	it	mi
 80002d6:	4240      	negmi	r0, r0
 80002d8:	ea5f 0c00 	movs.w	ip, r0
 80002dc:	bf08      	it	eq
 80002de:	4770      	bxeq	lr
 80002e0:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 80002e4:	4601      	mov	r1, r0
 80002e6:	f04f 0000 	mov.w	r0, #0
 80002ea:	e01c      	b.n	8000326 <__aeabi_l2f+0x2a>

080002ec <__aeabi_ul2f>:
 80002ec:	ea50 0201 	orrs.w	r2, r0, r1
 80002f0:	bf08      	it	eq
 80002f2:	4770      	bxeq	lr
 80002f4:	f04f 0300 	mov.w	r3, #0
 80002f8:	e00a      	b.n	8000310 <__aeabi_l2f+0x14>
 80002fa:	bf00      	nop

080002fc <__aeabi_l2f>:
 80002fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000300:	bf08      	it	eq
 8000302:	4770      	bxeq	lr
 8000304:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000308:	d502      	bpl.n	8000310 <__aeabi_l2f+0x14>
 800030a:	4240      	negs	r0, r0
 800030c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000310:	ea5f 0c01 	movs.w	ip, r1
 8000314:	bf02      	ittt	eq
 8000316:	4684      	moveq	ip, r0
 8000318:	4601      	moveq	r1, r0
 800031a:	2000      	moveq	r0, #0
 800031c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000320:	bf08      	it	eq
 8000322:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000326:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 800032a:	fabc f28c 	clz	r2, ip
 800032e:	3a08      	subs	r2, #8
 8000330:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000334:	db10      	blt.n	8000358 <__aeabi_l2f+0x5c>
 8000336:	fa01 fc02 	lsl.w	ip, r1, r2
 800033a:	4463      	add	r3, ip
 800033c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000340:	f1c2 0220 	rsb	r2, r2, #32
 8000344:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000348:	fa20 f202 	lsr.w	r2, r0, r2
 800034c:	eb43 0002 	adc.w	r0, r3, r2
 8000350:	bf08      	it	eq
 8000352:	f020 0001 	biceq.w	r0, r0, #1
 8000356:	4770      	bx	lr
 8000358:	f102 0220 	add.w	r2, r2, #32
 800035c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000360:	f1c2 0220 	rsb	r2, r2, #32
 8000364:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000368:	fa21 f202 	lsr.w	r2, r1, r2
 800036c:	eb43 0002 	adc.w	r0, r3, r2
 8000370:	bf08      	it	eq
 8000372:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000376:	4770      	bx	lr

08000378 <__aeabi_fmul>:
 8000378:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800037c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000380:	bf1e      	ittt	ne
 8000382:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000386:	ea92 0f0c 	teqne	r2, ip
 800038a:	ea93 0f0c 	teqne	r3, ip
 800038e:	d06f      	beq.n	8000470 <__aeabi_fmul+0xf8>
 8000390:	441a      	add	r2, r3
 8000392:	ea80 0c01 	eor.w	ip, r0, r1
 8000396:	0240      	lsls	r0, r0, #9
 8000398:	bf18      	it	ne
 800039a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800039e:	d01e      	beq.n	80003de <__aeabi_fmul+0x66>
 80003a0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80003a4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 80003a8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80003ac:	fba0 3101 	umull	r3, r1, r0, r1
 80003b0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 80003b4:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 80003b8:	bf3e      	ittt	cc
 80003ba:	0049      	lslcc	r1, r1, #1
 80003bc:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003c0:	005b      	lslcc	r3, r3, #1
 80003c2:	ea40 0001 	orr.w	r0, r0, r1
 80003c6:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 80003ca:	2afd      	cmp	r2, #253	; 0xfd
 80003cc:	d81d      	bhi.n	800040a <__aeabi_fmul+0x92>
 80003ce:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80003d2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80003d6:	bf08      	it	eq
 80003d8:	f020 0001 	biceq.w	r0, r0, #1
 80003dc:	4770      	bx	lr
 80003de:	f090 0f00 	teq	r0, #0
 80003e2:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80003e6:	bf08      	it	eq
 80003e8:	0249      	lsleq	r1, r1, #9
 80003ea:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80003ee:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80003f2:	3a7f      	subs	r2, #127	; 0x7f
 80003f4:	bfc2      	ittt	gt
 80003f6:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80003fa:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80003fe:	4770      	bxgt	lr
 8000400:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000404:	f04f 0300 	mov.w	r3, #0
 8000408:	3a01      	subs	r2, #1
 800040a:	dc5d      	bgt.n	80004c8 <__aeabi_fmul+0x150>
 800040c:	f112 0f19 	cmn.w	r2, #25
 8000410:	bfdc      	itt	le
 8000412:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000416:	4770      	bxle	lr
 8000418:	f1c2 0200 	rsb	r2, r2, #0
 800041c:	0041      	lsls	r1, r0, #1
 800041e:	fa21 f102 	lsr.w	r1, r1, r2
 8000422:	f1c2 0220 	rsb	r2, r2, #32
 8000426:	fa00 fc02 	lsl.w	ip, r0, r2
 800042a:	ea5f 0031 	movs.w	r0, r1, rrx
 800042e:	f140 0000 	adc.w	r0, r0, #0
 8000432:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000436:	bf08      	it	eq
 8000438:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800043c:	4770      	bx	lr
 800043e:	f092 0f00 	teq	r2, #0
 8000442:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000446:	bf02      	ittt	eq
 8000448:	0040      	lsleq	r0, r0, #1
 800044a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800044e:	3a01      	subeq	r2, #1
 8000450:	d0f9      	beq.n	8000446 <__aeabi_fmul+0xce>
 8000452:	ea40 000c 	orr.w	r0, r0, ip
 8000456:	f093 0f00 	teq	r3, #0
 800045a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800045e:	bf02      	ittt	eq
 8000460:	0049      	lsleq	r1, r1, #1
 8000462:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000466:	3b01      	subeq	r3, #1
 8000468:	d0f9      	beq.n	800045e <__aeabi_fmul+0xe6>
 800046a:	ea41 010c 	orr.w	r1, r1, ip
 800046e:	e78f      	b.n	8000390 <__aeabi_fmul+0x18>
 8000470:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000474:	ea92 0f0c 	teq	r2, ip
 8000478:	bf18      	it	ne
 800047a:	ea93 0f0c 	teqne	r3, ip
 800047e:	d00a      	beq.n	8000496 <__aeabi_fmul+0x11e>
 8000480:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000484:	bf18      	it	ne
 8000486:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800048a:	d1d8      	bne.n	800043e <__aeabi_fmul+0xc6>
 800048c:	ea80 0001 	eor.w	r0, r0, r1
 8000490:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000494:	4770      	bx	lr
 8000496:	f090 0f00 	teq	r0, #0
 800049a:	bf17      	itett	ne
 800049c:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 80004a0:	4608      	moveq	r0, r1
 80004a2:	f091 0f00 	teqne	r1, #0
 80004a6:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 80004aa:	d014      	beq.n	80004d6 <__aeabi_fmul+0x15e>
 80004ac:	ea92 0f0c 	teq	r2, ip
 80004b0:	d101      	bne.n	80004b6 <__aeabi_fmul+0x13e>
 80004b2:	0242      	lsls	r2, r0, #9
 80004b4:	d10f      	bne.n	80004d6 <__aeabi_fmul+0x15e>
 80004b6:	ea93 0f0c 	teq	r3, ip
 80004ba:	d103      	bne.n	80004c4 <__aeabi_fmul+0x14c>
 80004bc:	024b      	lsls	r3, r1, #9
 80004be:	bf18      	it	ne
 80004c0:	4608      	movne	r0, r1
 80004c2:	d108      	bne.n	80004d6 <__aeabi_fmul+0x15e>
 80004c4:	ea80 0001 	eor.w	r0, r0, r1
 80004c8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80004cc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80004d0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80004d4:	4770      	bx	lr
 80004d6:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80004da:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80004de:	4770      	bx	lr

080004e0 <__aeabi_fdiv>:
 80004e0:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004e4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80004e8:	bf1e      	ittt	ne
 80004ea:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80004ee:	ea92 0f0c 	teqne	r2, ip
 80004f2:	ea93 0f0c 	teqne	r3, ip
 80004f6:	d069      	beq.n	80005cc <__aeabi_fdiv+0xec>
 80004f8:	eba2 0203 	sub.w	r2, r2, r3
 80004fc:	ea80 0c01 	eor.w	ip, r0, r1
 8000500:	0249      	lsls	r1, r1, #9
 8000502:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000506:	d037      	beq.n	8000578 <__aeabi_fdiv+0x98>
 8000508:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800050c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000510:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000514:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000518:	428b      	cmp	r3, r1
 800051a:	bf38      	it	cc
 800051c:	005b      	lslcc	r3, r3, #1
 800051e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000522:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000526:	428b      	cmp	r3, r1
 8000528:	bf24      	itt	cs
 800052a:	1a5b      	subcs	r3, r3, r1
 800052c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000530:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000534:	bf24      	itt	cs
 8000536:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800053a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800053e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000542:	bf24      	itt	cs
 8000544:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000548:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800054c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000550:	bf24      	itt	cs
 8000552:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000556:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800055a:	011b      	lsls	r3, r3, #4
 800055c:	bf18      	it	ne
 800055e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000562:	d1e0      	bne.n	8000526 <__aeabi_fdiv+0x46>
 8000564:	2afd      	cmp	r2, #253	; 0xfd
 8000566:	f63f af50 	bhi.w	800040a <__aeabi_fmul+0x92>
 800056a:	428b      	cmp	r3, r1
 800056c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000570:	bf08      	it	eq
 8000572:	f020 0001 	biceq.w	r0, r0, #1
 8000576:	4770      	bx	lr
 8000578:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 800057c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000580:	327f      	adds	r2, #127	; 0x7f
 8000582:	bfc2      	ittt	gt
 8000584:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000588:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800058c:	4770      	bxgt	lr
 800058e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000592:	f04f 0300 	mov.w	r3, #0
 8000596:	3a01      	subs	r2, #1
 8000598:	e737      	b.n	800040a <__aeabi_fmul+0x92>
 800059a:	f092 0f00 	teq	r2, #0
 800059e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 80005a2:	bf02      	ittt	eq
 80005a4:	0040      	lsleq	r0, r0, #1
 80005a6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 80005aa:	3a01      	subeq	r2, #1
 80005ac:	d0f9      	beq.n	80005a2 <__aeabi_fdiv+0xc2>
 80005ae:	ea40 000c 	orr.w	r0, r0, ip
 80005b2:	f093 0f00 	teq	r3, #0
 80005b6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80005ba:	bf02      	ittt	eq
 80005bc:	0049      	lsleq	r1, r1, #1
 80005be:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 80005c2:	3b01      	subeq	r3, #1
 80005c4:	d0f9      	beq.n	80005ba <__aeabi_fdiv+0xda>
 80005c6:	ea41 010c 	orr.w	r1, r1, ip
 80005ca:	e795      	b.n	80004f8 <__aeabi_fdiv+0x18>
 80005cc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80005d0:	ea92 0f0c 	teq	r2, ip
 80005d4:	d108      	bne.n	80005e8 <__aeabi_fdiv+0x108>
 80005d6:	0242      	lsls	r2, r0, #9
 80005d8:	f47f af7d 	bne.w	80004d6 <__aeabi_fmul+0x15e>
 80005dc:	ea93 0f0c 	teq	r3, ip
 80005e0:	f47f af70 	bne.w	80004c4 <__aeabi_fmul+0x14c>
 80005e4:	4608      	mov	r0, r1
 80005e6:	e776      	b.n	80004d6 <__aeabi_fmul+0x15e>
 80005e8:	ea93 0f0c 	teq	r3, ip
 80005ec:	d104      	bne.n	80005f8 <__aeabi_fdiv+0x118>
 80005ee:	024b      	lsls	r3, r1, #9
 80005f0:	f43f af4c 	beq.w	800048c <__aeabi_fmul+0x114>
 80005f4:	4608      	mov	r0, r1
 80005f6:	e76e      	b.n	80004d6 <__aeabi_fmul+0x15e>
 80005f8:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 80005fc:	bf18      	it	ne
 80005fe:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000602:	d1ca      	bne.n	800059a <__aeabi_fdiv+0xba>
 8000604:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000608:	f47f af5c 	bne.w	80004c4 <__aeabi_fmul+0x14c>
 800060c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000610:	f47f af3c 	bne.w	800048c <__aeabi_fmul+0x114>
 8000614:	e75f      	b.n	80004d6 <__aeabi_fmul+0x15e>
 8000616:	bf00      	nop

08000618 <__aeabi_f2uiz>:
 8000618:	0042      	lsls	r2, r0, #1
 800061a:	d20e      	bcs.n	800063a <__aeabi_f2uiz+0x22>
 800061c:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000620:	d30b      	bcc.n	800063a <__aeabi_f2uiz+0x22>
 8000622:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000626:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800062a:	d409      	bmi.n	8000640 <__aeabi_f2uiz+0x28>
 800062c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000630:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000634:	fa23 f002 	lsr.w	r0, r3, r2
 8000638:	4770      	bx	lr
 800063a:	f04f 0000 	mov.w	r0, #0
 800063e:	4770      	bx	lr
 8000640:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000644:	d101      	bne.n	800064a <__aeabi_f2uiz+0x32>
 8000646:	0242      	lsls	r2, r0, #9
 8000648:	d102      	bne.n	8000650 <__aeabi_f2uiz+0x38>
 800064a:	f04f 30ff 	mov.w	r0, #4294967295
 800064e:	4770      	bx	lr
 8000650:	f04f 0000 	mov.w	r0, #0
 8000654:	4770      	bx	lr
 8000656:	bf00      	nop

08000658 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800065c:	4a08      	ldr	r2, [pc, #32]	; (8000680 <HAL_Init+0x28>)
 800065e:	4b08      	ldr	r3, [pc, #32]	; (8000680 <HAL_Init+0x28>)
 8000660:	681b      	ldr	r3, [r3, #0]
 8000662:	f043 0310 	orr.w	r3, r3, #16
 8000666:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000668:	2003      	movs	r0, #3
 800066a:	f000 fcdd 	bl	8001028 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800066e:	2000      	movs	r0, #0
 8000670:	f000 f808 	bl	8000684 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000674:	f007 f9f2 	bl	8007a5c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000678:	2300      	movs	r3, #0
}
 800067a:	4618      	mov	r0, r3
 800067c:	bd80      	pop	{r7, pc}
 800067e:	bf00      	nop
 8000680:	40022000 	.word	0x40022000

08000684 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000684:	b580      	push	{r7, lr}
 8000686:	b082      	sub	sp, #8
 8000688:	af00      	add	r7, sp, #0
 800068a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800068c:	4b12      	ldr	r3, [pc, #72]	; (80006d8 <HAL_InitTick+0x54>)
 800068e:	681a      	ldr	r2, [r3, #0]
 8000690:	4b12      	ldr	r3, [pc, #72]	; (80006dc <HAL_InitTick+0x58>)
 8000692:	781b      	ldrb	r3, [r3, #0]
 8000694:	4619      	mov	r1, r3
 8000696:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800069a:	fbb3 f3f1 	udiv	r3, r3, r1
 800069e:	fbb2 f3f3 	udiv	r3, r2, r3
 80006a2:	4618      	mov	r0, r3
 80006a4:	f000 fcf5 	bl	8001092 <HAL_SYSTICK_Config>
 80006a8:	4603      	mov	r3, r0
 80006aa:	2b00      	cmp	r3, #0
 80006ac:	d001      	beq.n	80006b2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80006ae:	2301      	movs	r3, #1
 80006b0:	e00e      	b.n	80006d0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80006b2:	687b      	ldr	r3, [r7, #4]
 80006b4:	2b0f      	cmp	r3, #15
 80006b6:	d80a      	bhi.n	80006ce <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80006b8:	2200      	movs	r2, #0
 80006ba:	6879      	ldr	r1, [r7, #4]
 80006bc:	f04f 30ff 	mov.w	r0, #4294967295
 80006c0:	f000 fcbd 	bl	800103e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80006c4:	4a06      	ldr	r2, [pc, #24]	; (80006e0 <HAL_InitTick+0x5c>)
 80006c6:	687b      	ldr	r3, [r7, #4]
 80006c8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80006ca:	2300      	movs	r3, #0
 80006cc:	e000      	b.n	80006d0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80006ce:	2301      	movs	r3, #1
}
 80006d0:	4618      	mov	r0, r3
 80006d2:	3708      	adds	r7, #8
 80006d4:	46bd      	mov	sp, r7
 80006d6:	bd80      	pop	{r7, pc}
 80006d8:	20000130 	.word	0x20000130
 80006dc:	20000004 	.word	0x20000004
 80006e0:	20000000 	.word	0x20000000

080006e4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80006e4:	b480      	push	{r7}
 80006e6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80006e8:	4b05      	ldr	r3, [pc, #20]	; (8000700 <HAL_IncTick+0x1c>)
 80006ea:	781b      	ldrb	r3, [r3, #0]
 80006ec:	461a      	mov	r2, r3
 80006ee:	4b05      	ldr	r3, [pc, #20]	; (8000704 <HAL_IncTick+0x20>)
 80006f0:	681b      	ldr	r3, [r3, #0]
 80006f2:	4413      	add	r3, r2
 80006f4:	4a03      	ldr	r2, [pc, #12]	; (8000704 <HAL_IncTick+0x20>)
 80006f6:	6013      	str	r3, [r2, #0]
}
 80006f8:	bf00      	nop
 80006fa:	46bd      	mov	sp, r7
 80006fc:	bc80      	pop	{r7}
 80006fe:	4770      	bx	lr
 8000700:	20000004 	.word	0x20000004
 8000704:	200006dc 	.word	0x200006dc

08000708 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000708:	b480      	push	{r7}
 800070a:	af00      	add	r7, sp, #0
  return uwTick;
 800070c:	4b02      	ldr	r3, [pc, #8]	; (8000718 <HAL_GetTick+0x10>)
 800070e:	681b      	ldr	r3, [r3, #0]
}
 8000710:	4618      	mov	r0, r3
 8000712:	46bd      	mov	sp, r7
 8000714:	bc80      	pop	{r7}
 8000716:	4770      	bx	lr
 8000718:	200006dc 	.word	0x200006dc

0800071c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	b086      	sub	sp, #24
 8000720:	af00      	add	r7, sp, #0
 8000722:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000724:	2300      	movs	r3, #0
 8000726:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8000728:	2300      	movs	r3, #0
 800072a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 800072c:	2300      	movs	r3, #0
 800072e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8000730:	2300      	movs	r3, #0
 8000732:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	2b00      	cmp	r3, #0
 8000738:	d101      	bne.n	800073e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800073a:	2301      	movs	r3, #1
 800073c:	e0be      	b.n	80008bc <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800073e:	687b      	ldr	r3, [r7, #4]
 8000740:	689b      	ldr	r3, [r3, #8]
 8000742:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000748:	2b00      	cmp	r3, #0
 800074a:	d109      	bne.n	8000760 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	2200      	movs	r2, #0
 8000750:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000752:	687b      	ldr	r3, [r7, #4]
 8000754:	2200      	movs	r2, #0
 8000756:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800075a:	6878      	ldr	r0, [r7, #4]
 800075c:	f007 f9b0 	bl	8007ac0 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8000760:	6878      	ldr	r0, [r7, #4]
 8000762:	f000 faf7 	bl	8000d54 <ADC_ConversionStop_Disable>
 8000766:	4603      	mov	r3, r0
 8000768:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800076e:	f003 0310 	and.w	r3, r3, #16
 8000772:	2b00      	cmp	r3, #0
 8000774:	f040 8099 	bne.w	80008aa <HAL_ADC_Init+0x18e>
 8000778:	7dfb      	ldrb	r3, [r7, #23]
 800077a:	2b00      	cmp	r3, #0
 800077c:	f040 8095 	bne.w	80008aa <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000780:	687b      	ldr	r3, [r7, #4]
 8000782:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000784:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000788:	f023 0302 	bic.w	r3, r3, #2
 800078c:	f043 0202 	orr.w	r2, r3, #2
 8000790:	687b      	ldr	r3, [r7, #4]
 8000792:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000794:	687b      	ldr	r3, [r7, #4]
 8000796:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800079c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800079e:	687b      	ldr	r3, [r7, #4]
 80007a0:	7b1b      	ldrb	r3, [r3, #12]
 80007a2:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80007a4:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80007a6:	68ba      	ldr	r2, [r7, #8]
 80007a8:	4313      	orrs	r3, r2
 80007aa:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	689b      	ldr	r3, [r3, #8]
 80007b0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80007b4:	d003      	beq.n	80007be <HAL_ADC_Init+0xa2>
 80007b6:	687b      	ldr	r3, [r7, #4]
 80007b8:	689b      	ldr	r3, [r3, #8]
 80007ba:	2b01      	cmp	r3, #1
 80007bc:	d102      	bne.n	80007c4 <HAL_ADC_Init+0xa8>
 80007be:	f44f 7380 	mov.w	r3, #256	; 0x100
 80007c2:	e000      	b.n	80007c6 <HAL_ADC_Init+0xaa>
 80007c4:	2300      	movs	r3, #0
 80007c6:	693a      	ldr	r2, [r7, #16]
 80007c8:	4313      	orrs	r3, r2
 80007ca:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	7d1b      	ldrb	r3, [r3, #20]
 80007d0:	2b01      	cmp	r3, #1
 80007d2:	d119      	bne.n	8000808 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80007d4:	687b      	ldr	r3, [r7, #4]
 80007d6:	7b1b      	ldrb	r3, [r3, #12]
 80007d8:	2b00      	cmp	r3, #0
 80007da:	d109      	bne.n	80007f0 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	699b      	ldr	r3, [r3, #24]
 80007e0:	3b01      	subs	r3, #1
 80007e2:	035a      	lsls	r2, r3, #13
 80007e4:	693b      	ldr	r3, [r7, #16]
 80007e6:	4313      	orrs	r3, r2
 80007e8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80007ec:	613b      	str	r3, [r7, #16]
 80007ee:	e00b      	b.n	8000808 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80007f4:	f043 0220 	orr.w	r2, r3, #32
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000800:	f043 0201 	orr.w	r2, r3, #1
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	681b      	ldr	r3, [r3, #0]
 800080c:	687a      	ldr	r2, [r7, #4]
 800080e:	6812      	ldr	r2, [r2, #0]
 8000810:	6852      	ldr	r2, [r2, #4]
 8000812:	f422 4169 	bic.w	r1, r2, #59648	; 0xe900
 8000816:	693a      	ldr	r2, [r7, #16]
 8000818:	430a      	orrs	r2, r1
 800081a:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	681a      	ldr	r2, [r3, #0]
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	681b      	ldr	r3, [r3, #0]
 8000824:	6899      	ldr	r1, [r3, #8]
 8000826:	4b27      	ldr	r3, [pc, #156]	; (80008c4 <HAL_ADC_Init+0x1a8>)
 8000828:	400b      	ands	r3, r1
 800082a:	68b9      	ldr	r1, [r7, #8]
 800082c:	430b      	orrs	r3, r1
 800082e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	689b      	ldr	r3, [r3, #8]
 8000834:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000838:	d003      	beq.n	8000842 <HAL_ADC_Init+0x126>
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	689b      	ldr	r3, [r3, #8]
 800083e:	2b01      	cmp	r3, #1
 8000840:	d104      	bne.n	800084c <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	691b      	ldr	r3, [r3, #16]
 8000846:	3b01      	subs	r3, #1
 8000848:	051b      	lsls	r3, r3, #20
 800084a:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	681b      	ldr	r3, [r3, #0]
 8000850:	687a      	ldr	r2, [r7, #4]
 8000852:	6812      	ldr	r2, [r2, #0]
 8000854:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8000856:	f422 0170 	bic.w	r1, r2, #15728640	; 0xf00000
 800085a:	68fa      	ldr	r2, [r7, #12]
 800085c:	430a      	orrs	r2, r1
 800085e:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	681b      	ldr	r3, [r3, #0]
 8000864:	689a      	ldr	r2, [r3, #8]
 8000866:	4b18      	ldr	r3, [pc, #96]	; (80008c8 <HAL_ADC_Init+0x1ac>)
 8000868:	4013      	ands	r3, r2
 800086a:	68ba      	ldr	r2, [r7, #8]
 800086c:	4293      	cmp	r3, r2
 800086e:	d10b      	bne.n	8000888 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	2200      	movs	r2, #0
 8000874:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800087a:	f023 0303 	bic.w	r3, r3, #3
 800087e:	f043 0201 	orr.w	r2, r3, #1
 8000882:	687b      	ldr	r3, [r7, #4]
 8000884:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000886:	e018      	b.n	80008ba <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800088c:	f023 0312 	bic.w	r3, r3, #18
 8000890:	f043 0210 	orr.w	r2, r3, #16
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000898:	687b      	ldr	r3, [r7, #4]
 800089a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800089c:	f043 0201 	orr.w	r2, r3, #1
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80008a4:	2301      	movs	r3, #1
 80008a6:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80008a8:	e007      	b.n	80008ba <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80008ae:	f043 0210 	orr.w	r2, r3, #16
 80008b2:	687b      	ldr	r3, [r7, #4]
 80008b4:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 80008b6:	2301      	movs	r3, #1
 80008b8:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80008ba:	7dfb      	ldrb	r3, [r7, #23]
}
 80008bc:	4618      	mov	r0, r3
 80008be:	3718      	adds	r7, #24
 80008c0:	46bd      	mov	sp, r7
 80008c2:	bd80      	pop	{r7, pc}
 80008c4:	ffe1f7fd 	.word	0xffe1f7fd
 80008c8:	ff1f0efe 	.word	0xff1f0efe

080008cc <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80008cc:	b580      	push	{r7, lr}
 80008ce:	b086      	sub	sp, #24
 80008d0:	af00      	add	r7, sp, #0
 80008d2:	60f8      	str	r0, [r7, #12]
 80008d4:	60b9      	str	r1, [r7, #8]
 80008d6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80008d8:	2300      	movs	r3, #0
 80008da:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 80008dc:	68fb      	ldr	r3, [r7, #12]
 80008de:	681b      	ldr	r3, [r3, #0]
 80008e0:	4a64      	ldr	r2, [pc, #400]	; (8000a74 <HAL_ADC_Start_DMA+0x1a8>)
 80008e2:	4293      	cmp	r3, r2
 80008e4:	d004      	beq.n	80008f0 <HAL_ADC_Start_DMA+0x24>
 80008e6:	68fb      	ldr	r3, [r7, #12]
 80008e8:	681b      	ldr	r3, [r3, #0]
 80008ea:	4a63      	ldr	r2, [pc, #396]	; (8000a78 <HAL_ADC_Start_DMA+0x1ac>)
 80008ec:	4293      	cmp	r3, r2
 80008ee:	d106      	bne.n	80008fe <HAL_ADC_Start_DMA+0x32>
 80008f0:	4b60      	ldr	r3, [pc, #384]	; (8000a74 <HAL_ADC_Start_DMA+0x1a8>)
 80008f2:	685b      	ldr	r3, [r3, #4]
 80008f4:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80008f8:	2b00      	cmp	r3, #0
 80008fa:	f040 80b3 	bne.w	8000a64 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80008fe:	68fb      	ldr	r3, [r7, #12]
 8000900:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000904:	2b01      	cmp	r3, #1
 8000906:	d101      	bne.n	800090c <HAL_ADC_Start_DMA+0x40>
 8000908:	2302      	movs	r3, #2
 800090a:	e0ae      	b.n	8000a6a <HAL_ADC_Start_DMA+0x19e>
 800090c:	68fb      	ldr	r3, [r7, #12]
 800090e:	2201      	movs	r2, #1
 8000910:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8000914:	68f8      	ldr	r0, [r7, #12]
 8000916:	f000 f9cb 	bl	8000cb0 <ADC_Enable>
 800091a:	4603      	mov	r3, r0
 800091c:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800091e:	7dfb      	ldrb	r3, [r7, #23]
 8000920:	2b00      	cmp	r3, #0
 8000922:	f040 809a 	bne.w	8000a5a <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8000926:	68fb      	ldr	r3, [r7, #12]
 8000928:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800092a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800092e:	f023 0301 	bic.w	r3, r3, #1
 8000932:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8000936:	68fb      	ldr	r3, [r7, #12]
 8000938:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800093a:	68fb      	ldr	r3, [r7, #12]
 800093c:	681b      	ldr	r3, [r3, #0]
 800093e:	4a4e      	ldr	r2, [pc, #312]	; (8000a78 <HAL_ADC_Start_DMA+0x1ac>)
 8000940:	4293      	cmp	r3, r2
 8000942:	d105      	bne.n	8000950 <HAL_ADC_Start_DMA+0x84>
 8000944:	4b4b      	ldr	r3, [pc, #300]	; (8000a74 <HAL_ADC_Start_DMA+0x1a8>)
 8000946:	685b      	ldr	r3, [r3, #4]
 8000948:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 800094c:	2b00      	cmp	r3, #0
 800094e:	d115      	bne.n	800097c <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000950:	68fb      	ldr	r3, [r7, #12]
 8000952:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000954:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8000958:	68fb      	ldr	r3, [r7, #12]
 800095a:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800095c:	68fb      	ldr	r3, [r7, #12]
 800095e:	681b      	ldr	r3, [r3, #0]
 8000960:	685b      	ldr	r3, [r3, #4]
 8000962:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000966:	2b00      	cmp	r3, #0
 8000968:	d026      	beq.n	80009b8 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800096a:	68fb      	ldr	r3, [r7, #12]
 800096c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800096e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000972:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8000976:	68fb      	ldr	r3, [r7, #12]
 8000978:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800097a:	e01d      	b.n	80009b8 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800097c:	68fb      	ldr	r3, [r7, #12]
 800097e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000980:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8000984:	68fb      	ldr	r3, [r7, #12]
 8000986:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8000988:	68fb      	ldr	r3, [r7, #12]
 800098a:	681b      	ldr	r3, [r3, #0]
 800098c:	4a39      	ldr	r2, [pc, #228]	; (8000a74 <HAL_ADC_Start_DMA+0x1a8>)
 800098e:	4293      	cmp	r3, r2
 8000990:	d004      	beq.n	800099c <HAL_ADC_Start_DMA+0xd0>
 8000992:	68fb      	ldr	r3, [r7, #12]
 8000994:	681b      	ldr	r3, [r3, #0]
 8000996:	4a38      	ldr	r2, [pc, #224]	; (8000a78 <HAL_ADC_Start_DMA+0x1ac>)
 8000998:	4293      	cmp	r3, r2
 800099a:	d10d      	bne.n	80009b8 <HAL_ADC_Start_DMA+0xec>
 800099c:	4b35      	ldr	r3, [pc, #212]	; (8000a74 <HAL_ADC_Start_DMA+0x1a8>)
 800099e:	685b      	ldr	r3, [r3, #4]
 80009a0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	d007      	beq.n	80009b8 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80009a8:	68fb      	ldr	r3, [r7, #12]
 80009aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80009ac:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80009b0:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80009b4:	68fb      	ldr	r3, [r7, #12]
 80009b6:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80009b8:	68fb      	ldr	r3, [r7, #12]
 80009ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80009bc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	d006      	beq.n	80009d2 <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80009c4:	68fb      	ldr	r3, [r7, #12]
 80009c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80009c8:	f023 0206 	bic.w	r2, r3, #6
 80009cc:	68fb      	ldr	r3, [r7, #12]
 80009ce:	62da      	str	r2, [r3, #44]	; 0x2c
 80009d0:	e002      	b.n	80009d8 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80009d2:	68fb      	ldr	r3, [r7, #12]
 80009d4:	2200      	movs	r2, #0
 80009d6:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80009d8:	68fb      	ldr	r3, [r7, #12]
 80009da:	2200      	movs	r2, #0
 80009dc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80009e0:	68fb      	ldr	r3, [r7, #12]
 80009e2:	6a1b      	ldr	r3, [r3, #32]
 80009e4:	4a25      	ldr	r2, [pc, #148]	; (8000a7c <HAL_ADC_Start_DMA+0x1b0>)
 80009e6:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80009e8:	68fb      	ldr	r3, [r7, #12]
 80009ea:	6a1b      	ldr	r3, [r3, #32]
 80009ec:	4a24      	ldr	r2, [pc, #144]	; (8000a80 <HAL_ADC_Start_DMA+0x1b4>)
 80009ee:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80009f0:	68fb      	ldr	r3, [r7, #12]
 80009f2:	6a1b      	ldr	r3, [r3, #32]
 80009f4:	4a23      	ldr	r2, [pc, #140]	; (8000a84 <HAL_ADC_Start_DMA+0x1b8>)
 80009f6:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80009f8:	68fb      	ldr	r3, [r7, #12]
 80009fa:	681b      	ldr	r3, [r3, #0]
 80009fc:	f06f 0202 	mvn.w	r2, #2
 8000a00:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8000a02:	68fb      	ldr	r3, [r7, #12]
 8000a04:	681b      	ldr	r3, [r3, #0]
 8000a06:	68fa      	ldr	r2, [r7, #12]
 8000a08:	6812      	ldr	r2, [r2, #0]
 8000a0a:	6892      	ldr	r2, [r2, #8]
 8000a0c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000a10:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8000a12:	68fb      	ldr	r3, [r7, #12]
 8000a14:	6a18      	ldr	r0, [r3, #32]
 8000a16:	68fb      	ldr	r3, [r7, #12]
 8000a18:	681b      	ldr	r3, [r3, #0]
 8000a1a:	334c      	adds	r3, #76	; 0x4c
 8000a1c:	4619      	mov	r1, r3
 8000a1e:	68ba      	ldr	r2, [r7, #8]
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	f000 fb9d 	bl	8001160 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8000a26:	68fb      	ldr	r3, [r7, #12]
 8000a28:	681b      	ldr	r3, [r3, #0]
 8000a2a:	689b      	ldr	r3, [r3, #8]
 8000a2c:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8000a30:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8000a34:	d108      	bne.n	8000a48 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8000a36:	68fb      	ldr	r3, [r7, #12]
 8000a38:	681b      	ldr	r3, [r3, #0]
 8000a3a:	68fa      	ldr	r2, [r7, #12]
 8000a3c:	6812      	ldr	r2, [r2, #0]
 8000a3e:	6892      	ldr	r2, [r2, #8]
 8000a40:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8000a44:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8000a46:	e00f      	b.n	8000a68 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8000a48:	68fb      	ldr	r3, [r7, #12]
 8000a4a:	681b      	ldr	r3, [r3, #0]
 8000a4c:	68fa      	ldr	r2, [r7, #12]
 8000a4e:	6812      	ldr	r2, [r2, #0]
 8000a50:	6892      	ldr	r2, [r2, #8]
 8000a52:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8000a56:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8000a58:	e006      	b.n	8000a68 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8000a5a:	68fb      	ldr	r3, [r7, #12]
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 8000a62:	e001      	b.n	8000a68 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8000a64:	2301      	movs	r3, #1
 8000a66:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000a68:	7dfb      	ldrb	r3, [r7, #23]
}
 8000a6a:	4618      	mov	r0, r3
 8000a6c:	3718      	adds	r7, #24
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	bd80      	pop	{r7, pc}
 8000a72:	bf00      	nop
 8000a74:	40012400 	.word	0x40012400
 8000a78:	40012800 	.word	0x40012800
 8000a7c:	08000dc9 	.word	0x08000dc9
 8000a80:	08000e45 	.word	0x08000e45
 8000a84:	08000e61 	.word	0x08000e61

08000a88 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000a88:	b480      	push	{r7}
 8000a8a:	b083      	sub	sp, #12
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8000a90:	bf00      	nop
 8000a92:	370c      	adds	r7, #12
 8000a94:	46bd      	mov	sp, r7
 8000a96:	bc80      	pop	{r7}
 8000a98:	4770      	bx	lr

08000a9a <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000a9a:	b480      	push	{r7}
 8000a9c:	b083      	sub	sp, #12
 8000a9e:	af00      	add	r7, sp, #0
 8000aa0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8000aa2:	bf00      	nop
 8000aa4:	370c      	adds	r7, #12
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	bc80      	pop	{r7}
 8000aaa:	4770      	bx	lr

08000aac <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8000aac:	b480      	push	{r7}
 8000aae:	b083      	sub	sp, #12
 8000ab0:	af00      	add	r7, sp, #0
 8000ab2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8000ab4:	bf00      	nop
 8000ab6:	370c      	adds	r7, #12
 8000ab8:	46bd      	mov	sp, r7
 8000aba:	bc80      	pop	{r7}
 8000abc:	4770      	bx	lr
	...

08000ac0 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8000ac0:	b490      	push	{r4, r7}
 8000ac2:	b084      	sub	sp, #16
 8000ac4:	af00      	add	r7, sp, #0
 8000ac6:	6078      	str	r0, [r7, #4]
 8000ac8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000aca:	2300      	movs	r3, #0
 8000acc:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8000ace:	2300      	movs	r3, #0
 8000ad0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000ad8:	2b01      	cmp	r3, #1
 8000ada:	d101      	bne.n	8000ae0 <HAL_ADC_ConfigChannel+0x20>
 8000adc:	2302      	movs	r3, #2
 8000ade:	e0dc      	b.n	8000c9a <HAL_ADC_ConfigChannel+0x1da>
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	2201      	movs	r2, #1
 8000ae4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8000ae8:	683b      	ldr	r3, [r7, #0]
 8000aea:	685b      	ldr	r3, [r3, #4]
 8000aec:	2b06      	cmp	r3, #6
 8000aee:	d81c      	bhi.n	8000b2a <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	6819      	ldr	r1, [r3, #0]
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8000afa:	683b      	ldr	r3, [r7, #0]
 8000afc:	685a      	ldr	r2, [r3, #4]
 8000afe:	4613      	mov	r3, r2
 8000b00:	009b      	lsls	r3, r3, #2
 8000b02:	4413      	add	r3, r2
 8000b04:	3b05      	subs	r3, #5
 8000b06:	221f      	movs	r2, #31
 8000b08:	fa02 f303 	lsl.w	r3, r2, r3
 8000b0c:	43db      	mvns	r3, r3
 8000b0e:	4018      	ands	r0, r3
 8000b10:	683b      	ldr	r3, [r7, #0]
 8000b12:	681c      	ldr	r4, [r3, #0]
 8000b14:	683b      	ldr	r3, [r7, #0]
 8000b16:	685a      	ldr	r2, [r3, #4]
 8000b18:	4613      	mov	r3, r2
 8000b1a:	009b      	lsls	r3, r3, #2
 8000b1c:	4413      	add	r3, r2
 8000b1e:	3b05      	subs	r3, #5
 8000b20:	fa04 f303 	lsl.w	r3, r4, r3
 8000b24:	4303      	orrs	r3, r0
 8000b26:	634b      	str	r3, [r1, #52]	; 0x34
 8000b28:	e03c      	b.n	8000ba4 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8000b2a:	683b      	ldr	r3, [r7, #0]
 8000b2c:	685b      	ldr	r3, [r3, #4]
 8000b2e:	2b0c      	cmp	r3, #12
 8000b30:	d81c      	bhi.n	8000b6c <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	6819      	ldr	r1, [r3, #0]
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	681b      	ldr	r3, [r3, #0]
 8000b3a:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8000b3c:	683b      	ldr	r3, [r7, #0]
 8000b3e:	685a      	ldr	r2, [r3, #4]
 8000b40:	4613      	mov	r3, r2
 8000b42:	009b      	lsls	r3, r3, #2
 8000b44:	4413      	add	r3, r2
 8000b46:	3b23      	subs	r3, #35	; 0x23
 8000b48:	221f      	movs	r2, #31
 8000b4a:	fa02 f303 	lsl.w	r3, r2, r3
 8000b4e:	43db      	mvns	r3, r3
 8000b50:	4018      	ands	r0, r3
 8000b52:	683b      	ldr	r3, [r7, #0]
 8000b54:	681c      	ldr	r4, [r3, #0]
 8000b56:	683b      	ldr	r3, [r7, #0]
 8000b58:	685a      	ldr	r2, [r3, #4]
 8000b5a:	4613      	mov	r3, r2
 8000b5c:	009b      	lsls	r3, r3, #2
 8000b5e:	4413      	add	r3, r2
 8000b60:	3b23      	subs	r3, #35	; 0x23
 8000b62:	fa04 f303 	lsl.w	r3, r4, r3
 8000b66:	4303      	orrs	r3, r0
 8000b68:	630b      	str	r3, [r1, #48]	; 0x30
 8000b6a:	e01b      	b.n	8000ba4 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	6819      	ldr	r1, [r3, #0]
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8000b76:	683b      	ldr	r3, [r7, #0]
 8000b78:	685a      	ldr	r2, [r3, #4]
 8000b7a:	4613      	mov	r3, r2
 8000b7c:	009b      	lsls	r3, r3, #2
 8000b7e:	4413      	add	r3, r2
 8000b80:	3b41      	subs	r3, #65	; 0x41
 8000b82:	221f      	movs	r2, #31
 8000b84:	fa02 f303 	lsl.w	r3, r2, r3
 8000b88:	43db      	mvns	r3, r3
 8000b8a:	4018      	ands	r0, r3
 8000b8c:	683b      	ldr	r3, [r7, #0]
 8000b8e:	681c      	ldr	r4, [r3, #0]
 8000b90:	683b      	ldr	r3, [r7, #0]
 8000b92:	685a      	ldr	r2, [r3, #4]
 8000b94:	4613      	mov	r3, r2
 8000b96:	009b      	lsls	r3, r3, #2
 8000b98:	4413      	add	r3, r2
 8000b9a:	3b41      	subs	r3, #65	; 0x41
 8000b9c:	fa04 f303 	lsl.w	r3, r4, r3
 8000ba0:	4303      	orrs	r3, r0
 8000ba2:	62cb      	str	r3, [r1, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8000ba4:	683b      	ldr	r3, [r7, #0]
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	2b09      	cmp	r3, #9
 8000baa:	d91c      	bls.n	8000be6 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	6819      	ldr	r1, [r3, #0]
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	68d8      	ldr	r0, [r3, #12]
 8000bb6:	683b      	ldr	r3, [r7, #0]
 8000bb8:	681a      	ldr	r2, [r3, #0]
 8000bba:	4613      	mov	r3, r2
 8000bbc:	005b      	lsls	r3, r3, #1
 8000bbe:	4413      	add	r3, r2
 8000bc0:	3b1e      	subs	r3, #30
 8000bc2:	2207      	movs	r2, #7
 8000bc4:	fa02 f303 	lsl.w	r3, r2, r3
 8000bc8:	43db      	mvns	r3, r3
 8000bca:	4018      	ands	r0, r3
 8000bcc:	683b      	ldr	r3, [r7, #0]
 8000bce:	689c      	ldr	r4, [r3, #8]
 8000bd0:	683b      	ldr	r3, [r7, #0]
 8000bd2:	681a      	ldr	r2, [r3, #0]
 8000bd4:	4613      	mov	r3, r2
 8000bd6:	005b      	lsls	r3, r3, #1
 8000bd8:	4413      	add	r3, r2
 8000bda:	3b1e      	subs	r3, #30
 8000bdc:	fa04 f303 	lsl.w	r3, r4, r3
 8000be0:	4303      	orrs	r3, r0
 8000be2:	60cb      	str	r3, [r1, #12]
 8000be4:	e019      	b.n	8000c1a <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	6819      	ldr	r1, [r3, #0]
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	6918      	ldr	r0, [r3, #16]
 8000bf0:	683b      	ldr	r3, [r7, #0]
 8000bf2:	681a      	ldr	r2, [r3, #0]
 8000bf4:	4613      	mov	r3, r2
 8000bf6:	005b      	lsls	r3, r3, #1
 8000bf8:	4413      	add	r3, r2
 8000bfa:	2207      	movs	r2, #7
 8000bfc:	fa02 f303 	lsl.w	r3, r2, r3
 8000c00:	43db      	mvns	r3, r3
 8000c02:	4018      	ands	r0, r3
 8000c04:	683b      	ldr	r3, [r7, #0]
 8000c06:	689c      	ldr	r4, [r3, #8]
 8000c08:	683b      	ldr	r3, [r7, #0]
 8000c0a:	681a      	ldr	r2, [r3, #0]
 8000c0c:	4613      	mov	r3, r2
 8000c0e:	005b      	lsls	r3, r3, #1
 8000c10:	4413      	add	r3, r2
 8000c12:	fa04 f303 	lsl.w	r3, r4, r3
 8000c16:	4303      	orrs	r3, r0
 8000c18:	610b      	str	r3, [r1, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8000c1a:	683b      	ldr	r3, [r7, #0]
 8000c1c:	681b      	ldr	r3, [r3, #0]
 8000c1e:	2b10      	cmp	r3, #16
 8000c20:	d003      	beq.n	8000c2a <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8000c22:	683b      	ldr	r3, [r7, #0]
 8000c24:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8000c26:	2b11      	cmp	r3, #17
 8000c28:	d132      	bne.n	8000c90 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	681b      	ldr	r3, [r3, #0]
 8000c2e:	4a1d      	ldr	r2, [pc, #116]	; (8000ca4 <HAL_ADC_ConfigChannel+0x1e4>)
 8000c30:	4293      	cmp	r3, r2
 8000c32:	d125      	bne.n	8000c80 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	681b      	ldr	r3, [r3, #0]
 8000c38:	689b      	ldr	r3, [r3, #8]
 8000c3a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8000c3e:	2b00      	cmp	r3, #0
 8000c40:	d126      	bne.n	8000c90 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	681b      	ldr	r3, [r3, #0]
 8000c46:	687a      	ldr	r2, [r7, #4]
 8000c48:	6812      	ldr	r2, [r2, #0]
 8000c4a:	6892      	ldr	r2, [r2, #8]
 8000c4c:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8000c50:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8000c52:	683b      	ldr	r3, [r7, #0]
 8000c54:	681b      	ldr	r3, [r3, #0]
 8000c56:	2b10      	cmp	r3, #16
 8000c58:	d11a      	bne.n	8000c90 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8000c5a:	4b13      	ldr	r3, [pc, #76]	; (8000ca8 <HAL_ADC_ConfigChannel+0x1e8>)
 8000c5c:	681b      	ldr	r3, [r3, #0]
 8000c5e:	4a13      	ldr	r2, [pc, #76]	; (8000cac <HAL_ADC_ConfigChannel+0x1ec>)
 8000c60:	fba2 2303 	umull	r2, r3, r2, r3
 8000c64:	0c9a      	lsrs	r2, r3, #18
 8000c66:	4613      	mov	r3, r2
 8000c68:	009b      	lsls	r3, r3, #2
 8000c6a:	4413      	add	r3, r2
 8000c6c:	005b      	lsls	r3, r3, #1
 8000c6e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000c70:	e002      	b.n	8000c78 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8000c72:	68bb      	ldr	r3, [r7, #8]
 8000c74:	3b01      	subs	r3, #1
 8000c76:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000c78:	68bb      	ldr	r3, [r7, #8]
 8000c7a:	2b00      	cmp	r3, #0
 8000c7c:	d1f9      	bne.n	8000c72 <HAL_ADC_ConfigChannel+0x1b2>
 8000c7e:	e007      	b.n	8000c90 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c84:	f043 0220 	orr.w	r2, r3, #32
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8000c8c:	2301      	movs	r3, #1
 8000c8e:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	2200      	movs	r2, #0
 8000c94:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8000c98:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c9a:	4618      	mov	r0, r3
 8000c9c:	3710      	adds	r7, #16
 8000c9e:	46bd      	mov	sp, r7
 8000ca0:	bc90      	pop	{r4, r7}
 8000ca2:	4770      	bx	lr
 8000ca4:	40012400 	.word	0x40012400
 8000ca8:	20000130 	.word	0x20000130
 8000cac:	431bde83 	.word	0x431bde83

08000cb0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	b084      	sub	sp, #16
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8000cb8:	2300      	movs	r3, #0
 8000cba:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	689b      	ldr	r3, [r3, #8]
 8000cc6:	f003 0301 	and.w	r3, r3, #1
 8000cca:	2b01      	cmp	r3, #1
 8000ccc:	d039      	beq.n	8000d42 <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	681b      	ldr	r3, [r3, #0]
 8000cd2:	687a      	ldr	r2, [r7, #4]
 8000cd4:	6812      	ldr	r2, [r2, #0]
 8000cd6:	6892      	ldr	r2, [r2, #8]
 8000cd8:	f042 0201 	orr.w	r2, r2, #1
 8000cdc:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000cde:	4b1b      	ldr	r3, [pc, #108]	; (8000d4c <ADC_Enable+0x9c>)
 8000ce0:	681b      	ldr	r3, [r3, #0]
 8000ce2:	4a1b      	ldr	r2, [pc, #108]	; (8000d50 <ADC_Enable+0xa0>)
 8000ce4:	fba2 2303 	umull	r2, r3, r2, r3
 8000ce8:	0c9b      	lsrs	r3, r3, #18
 8000cea:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8000cec:	e002      	b.n	8000cf4 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8000cee:	68bb      	ldr	r3, [r7, #8]
 8000cf0:	3b01      	subs	r3, #1
 8000cf2:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8000cf4:	68bb      	ldr	r3, [r7, #8]
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d1f9      	bne.n	8000cee <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8000cfa:	f7ff fd05 	bl	8000708 <HAL_GetTick>
 8000cfe:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8000d00:	e018      	b.n	8000d34 <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8000d02:	f7ff fd01 	bl	8000708 <HAL_GetTick>
 8000d06:	4602      	mov	r2, r0
 8000d08:	68fb      	ldr	r3, [r7, #12]
 8000d0a:	1ad3      	subs	r3, r2, r3
 8000d0c:	2b02      	cmp	r3, #2
 8000d0e:	d911      	bls.n	8000d34 <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000d14:	f043 0210 	orr.w	r2, r3, #16
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d20:	f043 0201 	orr.w	r2, r3, #1
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 8000d30:	2301      	movs	r3, #1
 8000d32:	e007      	b.n	8000d44 <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	689b      	ldr	r3, [r3, #8]
 8000d3a:	f003 0301 	and.w	r3, r3, #1
 8000d3e:	2b01      	cmp	r3, #1
 8000d40:	d1df      	bne.n	8000d02 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8000d42:	2300      	movs	r3, #0
}
 8000d44:	4618      	mov	r0, r3
 8000d46:	3710      	adds	r7, #16
 8000d48:	46bd      	mov	sp, r7
 8000d4a:	bd80      	pop	{r7, pc}
 8000d4c:	20000130 	.word	0x20000130
 8000d50:	431bde83 	.word	0x431bde83

08000d54 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	b084      	sub	sp, #16
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	689b      	ldr	r3, [r3, #8]
 8000d66:	f003 0301 	and.w	r3, r3, #1
 8000d6a:	2b01      	cmp	r3, #1
 8000d6c:	d127      	bne.n	8000dbe <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	687a      	ldr	r2, [r7, #4]
 8000d74:	6812      	ldr	r2, [r2, #0]
 8000d76:	6892      	ldr	r2, [r2, #8]
 8000d78:	f022 0201 	bic.w	r2, r2, #1
 8000d7c:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8000d7e:	f7ff fcc3 	bl	8000708 <HAL_GetTick>
 8000d82:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8000d84:	e014      	b.n	8000db0 <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8000d86:	f7ff fcbf 	bl	8000708 <HAL_GetTick>
 8000d8a:	4602      	mov	r2, r0
 8000d8c:	68fb      	ldr	r3, [r7, #12]
 8000d8e:	1ad3      	subs	r3, r2, r3
 8000d90:	2b02      	cmp	r3, #2
 8000d92:	d90d      	bls.n	8000db0 <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000d98:	f043 0210 	orr.w	r2, r3, #16
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000da4:	f043 0201 	orr.w	r2, r3, #1
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 8000dac:	2301      	movs	r3, #1
 8000dae:	e007      	b.n	8000dc0 <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	689b      	ldr	r3, [r3, #8]
 8000db6:	f003 0301 	and.w	r3, r3, #1
 8000dba:	2b01      	cmp	r3, #1
 8000dbc:	d0e3      	beq.n	8000d86 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8000dbe:	2300      	movs	r3, #0
}
 8000dc0:	4618      	mov	r0, r3
 8000dc2:	3710      	adds	r7, #16
 8000dc4:	46bd      	mov	sp, r7
 8000dc6:	bd80      	pop	{r7, pc}

08000dc8 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b084      	sub	sp, #16
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000dd4:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8000dd6:	68fb      	ldr	r3, [r7, #12]
 8000dd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000dda:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d127      	bne.n	8000e32 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8000de2:	68fb      	ldr	r3, [r7, #12]
 8000de4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000de6:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8000dea:	68fb      	ldr	r3, [r7, #12]
 8000dec:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000dee:	68fb      	ldr	r3, [r7, #12]
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	689b      	ldr	r3, [r3, #8]
 8000df4:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8000df8:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8000dfc:	d115      	bne.n	8000e2a <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8000dfe:	68fb      	ldr	r3, [r7, #12]
 8000e00:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d111      	bne.n	8000e2a <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8000e06:	68fb      	ldr	r3, [r7, #12]
 8000e08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e0a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8000e0e:	68fb      	ldr	r3, [r7, #12]
 8000e10:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000e12:	68fb      	ldr	r3, [r7, #12]
 8000e14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e16:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d105      	bne.n	8000e2a <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000e1e:	68fb      	ldr	r3, [r7, #12]
 8000e20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e22:	f043 0201 	orr.w	r2, r3, #1
 8000e26:	68fb      	ldr	r3, [r7, #12]
 8000e28:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8000e2a:	68f8      	ldr	r0, [r7, #12]
 8000e2c:	f7ff fe2c 	bl	8000a88 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8000e30:	e004      	b.n	8000e3c <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8000e32:	68fb      	ldr	r3, [r7, #12]
 8000e34:	6a1b      	ldr	r3, [r3, #32]
 8000e36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e38:	6878      	ldr	r0, [r7, #4]
 8000e3a:	4798      	blx	r3
}
 8000e3c:	bf00      	nop
 8000e3e:	3710      	adds	r7, #16
 8000e40:	46bd      	mov	sp, r7
 8000e42:	bd80      	pop	{r7, pc}

08000e44 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b084      	sub	sp, #16
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e50:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8000e52:	68f8      	ldr	r0, [r7, #12]
 8000e54:	f7ff fe21 	bl	8000a9a <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8000e58:	bf00      	nop
 8000e5a:	3710      	adds	r7, #16
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	bd80      	pop	{r7, pc}

08000e60 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b084      	sub	sp, #16
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e6c:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8000e6e:	68fb      	ldr	r3, [r7, #12]
 8000e70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e72:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8000e76:	68fb      	ldr	r3, [r7, #12]
 8000e78:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8000e7a:	68fb      	ldr	r3, [r7, #12]
 8000e7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e7e:	f043 0204 	orr.w	r2, r3, #4
 8000e82:	68fb      	ldr	r3, [r7, #12]
 8000e84:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8000e86:	68f8      	ldr	r0, [r7, #12]
 8000e88:	f7ff fe10 	bl	8000aac <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8000e8c:	bf00      	nop
 8000e8e:	3710      	adds	r7, #16
 8000e90:	46bd      	mov	sp, r7
 8000e92:	bd80      	pop	{r7, pc}

08000e94 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e94:	b480      	push	{r7}
 8000e96:	b085      	sub	sp, #20
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	f003 0307 	and.w	r3, r3, #7
 8000ea2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ea4:	4b0c      	ldr	r3, [pc, #48]	; (8000ed8 <__NVIC_SetPriorityGrouping+0x44>)
 8000ea6:	68db      	ldr	r3, [r3, #12]
 8000ea8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000eaa:	68ba      	ldr	r2, [r7, #8]
 8000eac:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000eb0:	4013      	ands	r3, r2
 8000eb2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000eb4:	68fb      	ldr	r3, [r7, #12]
 8000eb6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000eb8:	68bb      	ldr	r3, [r7, #8]
 8000eba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ebc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000ec0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ec4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ec6:	4a04      	ldr	r2, [pc, #16]	; (8000ed8 <__NVIC_SetPriorityGrouping+0x44>)
 8000ec8:	68bb      	ldr	r3, [r7, #8]
 8000eca:	60d3      	str	r3, [r2, #12]
}
 8000ecc:	bf00      	nop
 8000ece:	3714      	adds	r7, #20
 8000ed0:	46bd      	mov	sp, r7
 8000ed2:	bc80      	pop	{r7}
 8000ed4:	4770      	bx	lr
 8000ed6:	bf00      	nop
 8000ed8:	e000ed00 	.word	0xe000ed00

08000edc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000edc:	b480      	push	{r7}
 8000ede:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ee0:	4b04      	ldr	r3, [pc, #16]	; (8000ef4 <__NVIC_GetPriorityGrouping+0x18>)
 8000ee2:	68db      	ldr	r3, [r3, #12]
 8000ee4:	0a1b      	lsrs	r3, r3, #8
 8000ee6:	f003 0307 	and.w	r3, r3, #7
}
 8000eea:	4618      	mov	r0, r3
 8000eec:	46bd      	mov	sp, r7
 8000eee:	bc80      	pop	{r7}
 8000ef0:	4770      	bx	lr
 8000ef2:	bf00      	nop
 8000ef4:	e000ed00 	.word	0xe000ed00

08000ef8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ef8:	b480      	push	{r7}
 8000efa:	b083      	sub	sp, #12
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	4603      	mov	r3, r0
 8000f00:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	db0b      	blt.n	8000f22 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f0a:	4908      	ldr	r1, [pc, #32]	; (8000f2c <__NVIC_EnableIRQ+0x34>)
 8000f0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f10:	095b      	lsrs	r3, r3, #5
 8000f12:	79fa      	ldrb	r2, [r7, #7]
 8000f14:	f002 021f 	and.w	r2, r2, #31
 8000f18:	2001      	movs	r0, #1
 8000f1a:	fa00 f202 	lsl.w	r2, r0, r2
 8000f1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000f22:	bf00      	nop
 8000f24:	370c      	adds	r7, #12
 8000f26:	46bd      	mov	sp, r7
 8000f28:	bc80      	pop	{r7}
 8000f2a:	4770      	bx	lr
 8000f2c:	e000e100 	.word	0xe000e100

08000f30 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f30:	b480      	push	{r7}
 8000f32:	b083      	sub	sp, #12
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	4603      	mov	r3, r0
 8000f38:	6039      	str	r1, [r7, #0]
 8000f3a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	db0a      	blt.n	8000f5a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f44:	490d      	ldr	r1, [pc, #52]	; (8000f7c <__NVIC_SetPriority+0x4c>)
 8000f46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f4a:	683a      	ldr	r2, [r7, #0]
 8000f4c:	b2d2      	uxtb	r2, r2
 8000f4e:	0112      	lsls	r2, r2, #4
 8000f50:	b2d2      	uxtb	r2, r2
 8000f52:	440b      	add	r3, r1
 8000f54:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f58:	e00a      	b.n	8000f70 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f5a:	4909      	ldr	r1, [pc, #36]	; (8000f80 <__NVIC_SetPriority+0x50>)
 8000f5c:	79fb      	ldrb	r3, [r7, #7]
 8000f5e:	f003 030f 	and.w	r3, r3, #15
 8000f62:	3b04      	subs	r3, #4
 8000f64:	683a      	ldr	r2, [r7, #0]
 8000f66:	b2d2      	uxtb	r2, r2
 8000f68:	0112      	lsls	r2, r2, #4
 8000f6a:	b2d2      	uxtb	r2, r2
 8000f6c:	440b      	add	r3, r1
 8000f6e:	761a      	strb	r2, [r3, #24]
}
 8000f70:	bf00      	nop
 8000f72:	370c      	adds	r7, #12
 8000f74:	46bd      	mov	sp, r7
 8000f76:	bc80      	pop	{r7}
 8000f78:	4770      	bx	lr
 8000f7a:	bf00      	nop
 8000f7c:	e000e100 	.word	0xe000e100
 8000f80:	e000ed00 	.word	0xe000ed00

08000f84 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f84:	b480      	push	{r7}
 8000f86:	b089      	sub	sp, #36	; 0x24
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	60f8      	str	r0, [r7, #12]
 8000f8c:	60b9      	str	r1, [r7, #8]
 8000f8e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f90:	68fb      	ldr	r3, [r7, #12]
 8000f92:	f003 0307 	and.w	r3, r3, #7
 8000f96:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f98:	69fb      	ldr	r3, [r7, #28]
 8000f9a:	f1c3 0307 	rsb	r3, r3, #7
 8000f9e:	2b04      	cmp	r3, #4
 8000fa0:	bf28      	it	cs
 8000fa2:	2304      	movcs	r3, #4
 8000fa4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000fa6:	69fb      	ldr	r3, [r7, #28]
 8000fa8:	3304      	adds	r3, #4
 8000faa:	2b06      	cmp	r3, #6
 8000fac:	d902      	bls.n	8000fb4 <NVIC_EncodePriority+0x30>
 8000fae:	69fb      	ldr	r3, [r7, #28]
 8000fb0:	3b03      	subs	r3, #3
 8000fb2:	e000      	b.n	8000fb6 <NVIC_EncodePriority+0x32>
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fb8:	2201      	movs	r2, #1
 8000fba:	69bb      	ldr	r3, [r7, #24]
 8000fbc:	fa02 f303 	lsl.w	r3, r2, r3
 8000fc0:	1e5a      	subs	r2, r3, #1
 8000fc2:	68bb      	ldr	r3, [r7, #8]
 8000fc4:	401a      	ands	r2, r3
 8000fc6:	697b      	ldr	r3, [r7, #20]
 8000fc8:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000fca:	2101      	movs	r1, #1
 8000fcc:	697b      	ldr	r3, [r7, #20]
 8000fce:	fa01 f303 	lsl.w	r3, r1, r3
 8000fd2:	1e59      	subs	r1, r3, #1
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fd8:	4313      	orrs	r3, r2
         );
}
 8000fda:	4618      	mov	r0, r3
 8000fdc:	3724      	adds	r7, #36	; 0x24
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	bc80      	pop	{r7}
 8000fe2:	4770      	bx	lr

08000fe4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b082      	sub	sp, #8
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	3b01      	subs	r3, #1
 8000ff0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000ff4:	d301      	bcc.n	8000ffa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000ff6:	2301      	movs	r3, #1
 8000ff8:	e00f      	b.n	800101a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ffa:	4a0a      	ldr	r2, [pc, #40]	; (8001024 <SysTick_Config+0x40>)
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	3b01      	subs	r3, #1
 8001000:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001002:	210f      	movs	r1, #15
 8001004:	f04f 30ff 	mov.w	r0, #4294967295
 8001008:	f7ff ff92 	bl	8000f30 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800100c:	4b05      	ldr	r3, [pc, #20]	; (8001024 <SysTick_Config+0x40>)
 800100e:	2200      	movs	r2, #0
 8001010:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001012:	4b04      	ldr	r3, [pc, #16]	; (8001024 <SysTick_Config+0x40>)
 8001014:	2207      	movs	r2, #7
 8001016:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001018:	2300      	movs	r3, #0
}
 800101a:	4618      	mov	r0, r3
 800101c:	3708      	adds	r7, #8
 800101e:	46bd      	mov	sp, r7
 8001020:	bd80      	pop	{r7, pc}
 8001022:	bf00      	nop
 8001024:	e000e010 	.word	0xe000e010

08001028 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	b082      	sub	sp, #8
 800102c:	af00      	add	r7, sp, #0
 800102e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001030:	6878      	ldr	r0, [r7, #4]
 8001032:	f7ff ff2f 	bl	8000e94 <__NVIC_SetPriorityGrouping>
}
 8001036:	bf00      	nop
 8001038:	3708      	adds	r7, #8
 800103a:	46bd      	mov	sp, r7
 800103c:	bd80      	pop	{r7, pc}

0800103e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800103e:	b580      	push	{r7, lr}
 8001040:	b086      	sub	sp, #24
 8001042:	af00      	add	r7, sp, #0
 8001044:	4603      	mov	r3, r0
 8001046:	60b9      	str	r1, [r7, #8]
 8001048:	607a      	str	r2, [r7, #4]
 800104a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800104c:	2300      	movs	r3, #0
 800104e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001050:	f7ff ff44 	bl	8000edc <__NVIC_GetPriorityGrouping>
 8001054:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001056:	687a      	ldr	r2, [r7, #4]
 8001058:	68b9      	ldr	r1, [r7, #8]
 800105a:	6978      	ldr	r0, [r7, #20]
 800105c:	f7ff ff92 	bl	8000f84 <NVIC_EncodePriority>
 8001060:	4602      	mov	r2, r0
 8001062:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001066:	4611      	mov	r1, r2
 8001068:	4618      	mov	r0, r3
 800106a:	f7ff ff61 	bl	8000f30 <__NVIC_SetPriority>
}
 800106e:	bf00      	nop
 8001070:	3718      	adds	r7, #24
 8001072:	46bd      	mov	sp, r7
 8001074:	bd80      	pop	{r7, pc}

08001076 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001076:	b580      	push	{r7, lr}
 8001078:	b082      	sub	sp, #8
 800107a:	af00      	add	r7, sp, #0
 800107c:	4603      	mov	r3, r0
 800107e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001080:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001084:	4618      	mov	r0, r3
 8001086:	f7ff ff37 	bl	8000ef8 <__NVIC_EnableIRQ>
}
 800108a:	bf00      	nop
 800108c:	3708      	adds	r7, #8
 800108e:	46bd      	mov	sp, r7
 8001090:	bd80      	pop	{r7, pc}

08001092 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001092:	b580      	push	{r7, lr}
 8001094:	b082      	sub	sp, #8
 8001096:	af00      	add	r7, sp, #0
 8001098:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800109a:	6878      	ldr	r0, [r7, #4]
 800109c:	f7ff ffa2 	bl	8000fe4 <SysTick_Config>
 80010a0:	4603      	mov	r3, r0
}
 80010a2:	4618      	mov	r0, r3
 80010a4:	3708      	adds	r7, #8
 80010a6:	46bd      	mov	sp, r7
 80010a8:	bd80      	pop	{r7, pc}
	...

080010ac <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80010ac:	b480      	push	{r7}
 80010ae:	b085      	sub	sp, #20
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80010b4:	2300      	movs	r3, #0
 80010b6:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d101      	bne.n	80010c2 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80010be:	2301      	movs	r3, #1
 80010c0:	e043      	b.n	800114a <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	461a      	mov	r2, r3
 80010c8:	4b22      	ldr	r3, [pc, #136]	; (8001154 <HAL_DMA_Init+0xa8>)
 80010ca:	4413      	add	r3, r2
 80010cc:	4a22      	ldr	r2, [pc, #136]	; (8001158 <HAL_DMA_Init+0xac>)
 80010ce:	fba2 2303 	umull	r2, r3, r2, r3
 80010d2:	091b      	lsrs	r3, r3, #4
 80010d4:	009a      	lsls	r2, r3, #2
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	4a1f      	ldr	r2, [pc, #124]	; (800115c <HAL_DMA_Init+0xb0>)
 80010de:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	2202      	movs	r2, #2
 80010e4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80010f0:	68fb      	ldr	r3, [r7, #12]
 80010f2:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80010f6:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80010fa:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001104:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	68db      	ldr	r3, [r3, #12]
 800110a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001110:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	695b      	ldr	r3, [r3, #20]
 8001116:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800111c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	69db      	ldr	r3, [r3, #28]
 8001122:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001124:	68fa      	ldr	r2, [r7, #12]
 8001126:	4313      	orrs	r3, r2
 8001128:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	68fa      	ldr	r2, [r7, #12]
 8001130:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	2200      	movs	r2, #0
 8001136:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	2201      	movs	r2, #1
 800113c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	2200      	movs	r2, #0
 8001144:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001148:	2300      	movs	r3, #0
}
 800114a:	4618      	mov	r0, r3
 800114c:	3714      	adds	r7, #20
 800114e:	46bd      	mov	sp, r7
 8001150:	bc80      	pop	{r7}
 8001152:	4770      	bx	lr
 8001154:	bffdfff8 	.word	0xbffdfff8
 8001158:	cccccccd 	.word	0xcccccccd
 800115c:	40020000 	.word	0x40020000

08001160 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	b086      	sub	sp, #24
 8001164:	af00      	add	r7, sp, #0
 8001166:	60f8      	str	r0, [r7, #12]
 8001168:	60b9      	str	r1, [r7, #8]
 800116a:	607a      	str	r2, [r7, #4]
 800116c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800116e:	2300      	movs	r3, #0
 8001170:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001172:	68fb      	ldr	r3, [r7, #12]
 8001174:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001178:	2b01      	cmp	r3, #1
 800117a:	d101      	bne.n	8001180 <HAL_DMA_Start_IT+0x20>
 800117c:	2302      	movs	r3, #2
 800117e:	e04a      	b.n	8001216 <HAL_DMA_Start_IT+0xb6>
 8001180:	68fb      	ldr	r3, [r7, #12]
 8001182:	2201      	movs	r2, #1
 8001184:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001188:	68fb      	ldr	r3, [r7, #12]
 800118a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800118e:	2b01      	cmp	r3, #1
 8001190:	d13a      	bne.n	8001208 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001192:	68fb      	ldr	r3, [r7, #12]
 8001194:	2202      	movs	r2, #2
 8001196:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800119a:	68fb      	ldr	r3, [r7, #12]
 800119c:	2200      	movs	r2, #0
 800119e:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80011a0:	68fb      	ldr	r3, [r7, #12]
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	68fa      	ldr	r2, [r7, #12]
 80011a6:	6812      	ldr	r2, [r2, #0]
 80011a8:	6812      	ldr	r2, [r2, #0]
 80011aa:	f022 0201 	bic.w	r2, r2, #1
 80011ae:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80011b0:	683b      	ldr	r3, [r7, #0]
 80011b2:	687a      	ldr	r2, [r7, #4]
 80011b4:	68b9      	ldr	r1, [r7, #8]
 80011b6:	68f8      	ldr	r0, [r7, #12]
 80011b8:	f000 f944 	bl	8001444 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80011bc:	68fb      	ldr	r3, [r7, #12]
 80011be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d008      	beq.n	80011d6 <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80011c4:	68fb      	ldr	r3, [r7, #12]
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	68fa      	ldr	r2, [r7, #12]
 80011ca:	6812      	ldr	r2, [r2, #0]
 80011cc:	6812      	ldr	r2, [r2, #0]
 80011ce:	f042 020e 	orr.w	r2, r2, #14
 80011d2:	601a      	str	r2, [r3, #0]
 80011d4:	e00f      	b.n	80011f6 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80011d6:	68fb      	ldr	r3, [r7, #12]
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	68fa      	ldr	r2, [r7, #12]
 80011dc:	6812      	ldr	r2, [r2, #0]
 80011de:	6812      	ldr	r2, [r2, #0]
 80011e0:	f022 0204 	bic.w	r2, r2, #4
 80011e4:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80011e6:	68fb      	ldr	r3, [r7, #12]
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	68fa      	ldr	r2, [r7, #12]
 80011ec:	6812      	ldr	r2, [r2, #0]
 80011ee:	6812      	ldr	r2, [r2, #0]
 80011f0:	f042 020a 	orr.w	r2, r2, #10
 80011f4:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80011f6:	68fb      	ldr	r3, [r7, #12]
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	68fa      	ldr	r2, [r7, #12]
 80011fc:	6812      	ldr	r2, [r2, #0]
 80011fe:	6812      	ldr	r2, [r2, #0]
 8001200:	f042 0201 	orr.w	r2, r2, #1
 8001204:	601a      	str	r2, [r3, #0]
 8001206:	e005      	b.n	8001214 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	2200      	movs	r2, #0
 800120c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8001210:	2302      	movs	r3, #2
 8001212:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8001214:	7dfb      	ldrb	r3, [r7, #23]
}
 8001216:	4618      	mov	r0, r3
 8001218:	3718      	adds	r7, #24
 800121a:	46bd      	mov	sp, r7
 800121c:	bd80      	pop	{r7, pc}
	...

08001220 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b084      	sub	sp, #16
 8001224:	af00      	add	r7, sp, #0
 8001226:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800123c:	2204      	movs	r2, #4
 800123e:	409a      	lsls	r2, r3
 8001240:	68fb      	ldr	r3, [r7, #12]
 8001242:	4013      	ands	r3, r2
 8001244:	2b00      	cmp	r3, #0
 8001246:	d055      	beq.n	80012f4 <HAL_DMA_IRQHandler+0xd4>
 8001248:	68bb      	ldr	r3, [r7, #8]
 800124a:	f003 0304 	and.w	r3, r3, #4
 800124e:	2b00      	cmp	r3, #0
 8001250:	d050      	beq.n	80012f4 <HAL_DMA_IRQHandler+0xd4>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	f003 0320 	and.w	r3, r3, #32
 800125c:	2b00      	cmp	r3, #0
 800125e:	d107      	bne.n	8001270 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	687a      	ldr	r2, [r7, #4]
 8001266:	6812      	ldr	r2, [r2, #0]
 8001268:	6812      	ldr	r2, [r2, #0]
 800126a:	f022 0204 	bic.w	r2, r2, #4
 800126e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001270:	4a6d      	ldr	r2, [pc, #436]	; (8001428 <HAL_DMA_IRQHandler+0x208>)
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	4619      	mov	r1, r3
 8001278:	4b6c      	ldr	r3, [pc, #432]	; (800142c <HAL_DMA_IRQHandler+0x20c>)
 800127a:	4299      	cmp	r1, r3
 800127c:	d02e      	beq.n	80012dc <HAL_DMA_IRQHandler+0xbc>
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	4619      	mov	r1, r3
 8001284:	4b6a      	ldr	r3, [pc, #424]	; (8001430 <HAL_DMA_IRQHandler+0x210>)
 8001286:	4299      	cmp	r1, r3
 8001288:	d026      	beq.n	80012d8 <HAL_DMA_IRQHandler+0xb8>
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	4619      	mov	r1, r3
 8001290:	4b68      	ldr	r3, [pc, #416]	; (8001434 <HAL_DMA_IRQHandler+0x214>)
 8001292:	4299      	cmp	r1, r3
 8001294:	d01d      	beq.n	80012d2 <HAL_DMA_IRQHandler+0xb2>
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	4619      	mov	r1, r3
 800129c:	4b66      	ldr	r3, [pc, #408]	; (8001438 <HAL_DMA_IRQHandler+0x218>)
 800129e:	4299      	cmp	r1, r3
 80012a0:	d014      	beq.n	80012cc <HAL_DMA_IRQHandler+0xac>
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	4619      	mov	r1, r3
 80012a8:	4b64      	ldr	r3, [pc, #400]	; (800143c <HAL_DMA_IRQHandler+0x21c>)
 80012aa:	4299      	cmp	r1, r3
 80012ac:	d00b      	beq.n	80012c6 <HAL_DMA_IRQHandler+0xa6>
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	4619      	mov	r1, r3
 80012b4:	4b62      	ldr	r3, [pc, #392]	; (8001440 <HAL_DMA_IRQHandler+0x220>)
 80012b6:	4299      	cmp	r1, r3
 80012b8:	d102      	bne.n	80012c0 <HAL_DMA_IRQHandler+0xa0>
 80012ba:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80012be:	e00e      	b.n	80012de <HAL_DMA_IRQHandler+0xbe>
 80012c0:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80012c4:	e00b      	b.n	80012de <HAL_DMA_IRQHandler+0xbe>
 80012c6:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80012ca:	e008      	b.n	80012de <HAL_DMA_IRQHandler+0xbe>
 80012cc:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80012d0:	e005      	b.n	80012de <HAL_DMA_IRQHandler+0xbe>
 80012d2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80012d6:	e002      	b.n	80012de <HAL_DMA_IRQHandler+0xbe>
 80012d8:	2340      	movs	r3, #64	; 0x40
 80012da:	e000      	b.n	80012de <HAL_DMA_IRQHandler+0xbe>
 80012dc:	2304      	movs	r3, #4
 80012de:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	f000 809a 	beq.w	800141e <HAL_DMA_IRQHandler+0x1fe>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012ee:	6878      	ldr	r0, [r7, #4]
 80012f0:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80012f2:	e094      	b.n	800141e <HAL_DMA_IRQHandler+0x1fe>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012f8:	2202      	movs	r2, #2
 80012fa:	409a      	lsls	r2, r3
 80012fc:	68fb      	ldr	r3, [r7, #12]
 80012fe:	4013      	ands	r3, r2
 8001300:	2b00      	cmp	r3, #0
 8001302:	d05c      	beq.n	80013be <HAL_DMA_IRQHandler+0x19e>
 8001304:	68bb      	ldr	r3, [r7, #8]
 8001306:	f003 0302 	and.w	r3, r3, #2
 800130a:	2b00      	cmp	r3, #0
 800130c:	d057      	beq.n	80013be <HAL_DMA_IRQHandler+0x19e>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	f003 0320 	and.w	r3, r3, #32
 8001318:	2b00      	cmp	r3, #0
 800131a:	d10b      	bne.n	8001334 <HAL_DMA_IRQHandler+0x114>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	687a      	ldr	r2, [r7, #4]
 8001322:	6812      	ldr	r2, [r2, #0]
 8001324:	6812      	ldr	r2, [r2, #0]
 8001326:	f022 020a 	bic.w	r2, r2, #10
 800132a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	2201      	movs	r2, #1
 8001330:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001334:	4a3c      	ldr	r2, [pc, #240]	; (8001428 <HAL_DMA_IRQHandler+0x208>)
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	4619      	mov	r1, r3
 800133c:	4b3b      	ldr	r3, [pc, #236]	; (800142c <HAL_DMA_IRQHandler+0x20c>)
 800133e:	4299      	cmp	r1, r3
 8001340:	d02e      	beq.n	80013a0 <HAL_DMA_IRQHandler+0x180>
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	4619      	mov	r1, r3
 8001348:	4b39      	ldr	r3, [pc, #228]	; (8001430 <HAL_DMA_IRQHandler+0x210>)
 800134a:	4299      	cmp	r1, r3
 800134c:	d026      	beq.n	800139c <HAL_DMA_IRQHandler+0x17c>
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	4619      	mov	r1, r3
 8001354:	4b37      	ldr	r3, [pc, #220]	; (8001434 <HAL_DMA_IRQHandler+0x214>)
 8001356:	4299      	cmp	r1, r3
 8001358:	d01d      	beq.n	8001396 <HAL_DMA_IRQHandler+0x176>
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	4619      	mov	r1, r3
 8001360:	4b35      	ldr	r3, [pc, #212]	; (8001438 <HAL_DMA_IRQHandler+0x218>)
 8001362:	4299      	cmp	r1, r3
 8001364:	d014      	beq.n	8001390 <HAL_DMA_IRQHandler+0x170>
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	4619      	mov	r1, r3
 800136c:	4b33      	ldr	r3, [pc, #204]	; (800143c <HAL_DMA_IRQHandler+0x21c>)
 800136e:	4299      	cmp	r1, r3
 8001370:	d00b      	beq.n	800138a <HAL_DMA_IRQHandler+0x16a>
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	4619      	mov	r1, r3
 8001378:	4b31      	ldr	r3, [pc, #196]	; (8001440 <HAL_DMA_IRQHandler+0x220>)
 800137a:	4299      	cmp	r1, r3
 800137c:	d102      	bne.n	8001384 <HAL_DMA_IRQHandler+0x164>
 800137e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001382:	e00e      	b.n	80013a2 <HAL_DMA_IRQHandler+0x182>
 8001384:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001388:	e00b      	b.n	80013a2 <HAL_DMA_IRQHandler+0x182>
 800138a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800138e:	e008      	b.n	80013a2 <HAL_DMA_IRQHandler+0x182>
 8001390:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001394:	e005      	b.n	80013a2 <HAL_DMA_IRQHandler+0x182>
 8001396:	f44f 7300 	mov.w	r3, #512	; 0x200
 800139a:	e002      	b.n	80013a2 <HAL_DMA_IRQHandler+0x182>
 800139c:	2320      	movs	r3, #32
 800139e:	e000      	b.n	80013a2 <HAL_DMA_IRQHandler+0x182>
 80013a0:	2302      	movs	r3, #2
 80013a2:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	2200      	movs	r2, #0
 80013a8:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d034      	beq.n	800141e <HAL_DMA_IRQHandler+0x1fe>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013b8:	6878      	ldr	r0, [r7, #4]
 80013ba:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80013bc:	e02f      	b.n	800141e <HAL_DMA_IRQHandler+0x1fe>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013c2:	2208      	movs	r2, #8
 80013c4:	409a      	lsls	r2, r3
 80013c6:	68fb      	ldr	r3, [r7, #12]
 80013c8:	4013      	ands	r3, r2
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d028      	beq.n	8001420 <HAL_DMA_IRQHandler+0x200>
 80013ce:	68bb      	ldr	r3, [r7, #8]
 80013d0:	f003 0308 	and.w	r3, r3, #8
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d023      	beq.n	8001420 <HAL_DMA_IRQHandler+0x200>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	687a      	ldr	r2, [r7, #4]
 80013de:	6812      	ldr	r2, [r2, #0]
 80013e0:	6812      	ldr	r2, [r2, #0]
 80013e2:	f022 020e 	bic.w	r2, r2, #14
 80013e6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80013ec:	687a      	ldr	r2, [r7, #4]
 80013ee:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80013f0:	2101      	movs	r1, #1
 80013f2:	fa01 f202 	lsl.w	r2, r1, r2
 80013f6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	2201      	movs	r2, #1
 80013fc:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	2201      	movs	r2, #1
 8001402:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	2200      	movs	r2, #0
 800140a:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001412:	2b00      	cmp	r3, #0
 8001414:	d004      	beq.n	8001420 <HAL_DMA_IRQHandler+0x200>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800141a:	6878      	ldr	r0, [r7, #4]
 800141c:	4798      	blx	r3
    }
  }
  return;
 800141e:	bf00      	nop
 8001420:	bf00      	nop
}
 8001422:	3710      	adds	r7, #16
 8001424:	46bd      	mov	sp, r7
 8001426:	bd80      	pop	{r7, pc}
 8001428:	40020000 	.word	0x40020000
 800142c:	40020008 	.word	0x40020008
 8001430:	4002001c 	.word	0x4002001c
 8001434:	40020030 	.word	0x40020030
 8001438:	40020044 	.word	0x40020044
 800143c:	40020058 	.word	0x40020058
 8001440:	4002006c 	.word	0x4002006c

08001444 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001444:	b480      	push	{r7}
 8001446:	b085      	sub	sp, #20
 8001448:	af00      	add	r7, sp, #0
 800144a:	60f8      	str	r0, [r7, #12]
 800144c:	60b9      	str	r1, [r7, #8]
 800144e:	607a      	str	r2, [r7, #4]
 8001450:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001452:	68fb      	ldr	r3, [r7, #12]
 8001454:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001456:	68fa      	ldr	r2, [r7, #12]
 8001458:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800145a:	2101      	movs	r1, #1
 800145c:	fa01 f202 	lsl.w	r2, r1, r2
 8001460:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001462:	68fb      	ldr	r3, [r7, #12]
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	683a      	ldr	r2, [r7, #0]
 8001468:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800146a:	68fb      	ldr	r3, [r7, #12]
 800146c:	685b      	ldr	r3, [r3, #4]
 800146e:	2b10      	cmp	r3, #16
 8001470:	d108      	bne.n	8001484 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001472:	68fb      	ldr	r3, [r7, #12]
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	687a      	ldr	r2, [r7, #4]
 8001478:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800147a:	68fb      	ldr	r3, [r7, #12]
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	68ba      	ldr	r2, [r7, #8]
 8001480:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001482:	e007      	b.n	8001494 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001484:	68fb      	ldr	r3, [r7, #12]
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	68ba      	ldr	r2, [r7, #8]
 800148a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800148c:	68fb      	ldr	r3, [r7, #12]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	687a      	ldr	r2, [r7, #4]
 8001492:	60da      	str	r2, [r3, #12]
}
 8001494:	bf00      	nop
 8001496:	3714      	adds	r7, #20
 8001498:	46bd      	mov	sp, r7
 800149a:	bc80      	pop	{r7}
 800149c:	4770      	bx	lr
	...

080014a0 <HAL_FLASH_Program>:
  * @param  Data:         Specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 80014a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80014a2:	b087      	sub	sp, #28
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	60f8      	str	r0, [r7, #12]
 80014a8:	60b9      	str	r1, [r7, #8]
 80014aa:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 80014ae:	2301      	movs	r3, #1
 80014b0:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0;
 80014b2:	2300      	movs	r3, #0
 80014b4:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0;
 80014b6:	2300      	movs	r3, #0
 80014b8:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80014ba:	4b2f      	ldr	r3, [pc, #188]	; (8001578 <HAL_FLASH_Program+0xd8>)
 80014bc:	7e1b      	ldrb	r3, [r3, #24]
 80014be:	2b01      	cmp	r3, #1
 80014c0:	d101      	bne.n	80014c6 <HAL_FLASH_Program+0x26>
 80014c2:	2302      	movs	r3, #2
 80014c4:	e054      	b.n	8001570 <HAL_FLASH_Program+0xd0>
 80014c6:	4b2c      	ldr	r3, [pc, #176]	; (8001578 <HAL_FLASH_Program+0xd8>)
 80014c8:	2201      	movs	r2, #1
 80014ca:	761a      	strb	r2, [r3, #24]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80014cc:	f24c 3050 	movw	r0, #50000	; 0xc350
 80014d0:	f000 f8a8 	bl	8001624 <FLASH_WaitForLastOperation>
 80014d4:	4603      	mov	r3, r0
 80014d6:	75fb      	strb	r3, [r7, #23]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
  }
#endif /* FLASH_BANK2_END */
  
  if(status == HAL_OK)
 80014d8:	7dfb      	ldrb	r3, [r7, #23]
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d144      	bne.n	8001568 <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 80014de:	68fb      	ldr	r3, [r7, #12]
 80014e0:	2b01      	cmp	r3, #1
 80014e2:	d102      	bne.n	80014ea <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 80014e4:	2301      	movs	r3, #1
 80014e6:	757b      	strb	r3, [r7, #21]
 80014e8:	e007      	b.n	80014fa <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 80014ea:	68fb      	ldr	r3, [r7, #12]
 80014ec:	2b02      	cmp	r3, #2
 80014ee:	d102      	bne.n	80014f6 <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 80014f0:	2302      	movs	r3, #2
 80014f2:	757b      	strb	r3, [r7, #21]
 80014f4:	e001      	b.n	80014fa <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 80014f6:	2304      	movs	r3, #4
 80014f8:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 80014fa:	2300      	movs	r3, #0
 80014fc:	75bb      	strb	r3, [r7, #22]
 80014fe:	e02d      	b.n	800155c <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8001500:	7dbb      	ldrb	r3, [r7, #22]
 8001502:	005a      	lsls	r2, r3, #1
 8001504:	68bb      	ldr	r3, [r7, #8]
 8001506:	eb02 0e03 	add.w	lr, r2, r3
 800150a:	7dbb      	ldrb	r3, [r7, #22]
 800150c:	0119      	lsls	r1, r3, #4
 800150e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001512:	f1c1 0620 	rsb	r6, r1, #32
 8001516:	f1a1 0020 	sub.w	r0, r1, #32
 800151a:	fa22 f401 	lsr.w	r4, r2, r1
 800151e:	fa03 f606 	lsl.w	r6, r3, r6
 8001522:	4334      	orrs	r4, r6
 8001524:	fa23 f000 	lsr.w	r0, r3, r0
 8001528:	4304      	orrs	r4, r0
 800152a:	fa23 f501 	lsr.w	r5, r3, r1
 800152e:	b2a3      	uxth	r3, r4
 8001530:	4619      	mov	r1, r3
 8001532:	4670      	mov	r0, lr
 8001534:	f000 f85a 	bl	80015ec <FLASH_Program_HalfWord>
#if defined(FLASH_BANK2_END)
      if(Address <= FLASH_BANK1_END)
      {
#endif /* FLASH_BANK2_END */
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8001538:	f24c 3050 	movw	r0, #50000	; 0xc350
 800153c:	f000 f872 	bl	8001624 <FLASH_WaitForLastOperation>
 8001540:	4603      	mov	r3, r0
 8001542:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8001544:	4a0d      	ldr	r2, [pc, #52]	; (800157c <HAL_FLASH_Program+0xdc>)
 8001546:	4b0d      	ldr	r3, [pc, #52]	; (800157c <HAL_FLASH_Program+0xdc>)
 8001548:	691b      	ldr	r3, [r3, #16]
 800154a:	f023 0301 	bic.w	r3, r3, #1
 800154e:	6113      	str	r3, [r2, #16]
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_PG);
      }
#endif /* FLASH_BANK2_END */
      /* In case of error, stop programation procedure */
      if (status != HAL_OK)
 8001550:	7dfb      	ldrb	r3, [r7, #23]
 8001552:	2b00      	cmp	r3, #0
 8001554:	d107      	bne.n	8001566 <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 8001556:	7dbb      	ldrb	r3, [r7, #22]
 8001558:	3301      	adds	r3, #1
 800155a:	75bb      	strb	r3, [r7, #22]
 800155c:	7dba      	ldrb	r2, [r7, #22]
 800155e:	7d7b      	ldrb	r3, [r7, #21]
 8001560:	429a      	cmp	r2, r3
 8001562:	d3cd      	bcc.n	8001500 <HAL_FLASH_Program+0x60>
 8001564:	e000      	b.n	8001568 <HAL_FLASH_Program+0xc8>
      {
        break;
 8001566:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001568:	4b03      	ldr	r3, [pc, #12]	; (8001578 <HAL_FLASH_Program+0xd8>)
 800156a:	2200      	movs	r2, #0
 800156c:	761a      	strb	r2, [r3, #24]

  return status;
 800156e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001570:	4618      	mov	r0, r3
 8001572:	371c      	adds	r7, #28
 8001574:	46bd      	mov	sp, r7
 8001576:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001578:	200006e0 	.word	0x200006e0
 800157c:	40022000 	.word	0x40022000

08001580 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8001580:	b480      	push	{r7}
 8001582:	b083      	sub	sp, #12
 8001584:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8001586:	2300      	movs	r3, #0
 8001588:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800158a:	4b0d      	ldr	r3, [pc, #52]	; (80015c0 <HAL_FLASH_Unlock+0x40>)
 800158c:	691b      	ldr	r3, [r3, #16]
 800158e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001592:	2b00      	cmp	r3, #0
 8001594:	d00d      	beq.n	80015b2 <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8001596:	4b0a      	ldr	r3, [pc, #40]	; (80015c0 <HAL_FLASH_Unlock+0x40>)
 8001598:	4a0a      	ldr	r2, [pc, #40]	; (80015c4 <HAL_FLASH_Unlock+0x44>)
 800159a:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 800159c:	4b08      	ldr	r3, [pc, #32]	; (80015c0 <HAL_FLASH_Unlock+0x40>)
 800159e:	4a0a      	ldr	r2, [pc, #40]	; (80015c8 <HAL_FLASH_Unlock+0x48>)
 80015a0:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80015a2:	4b07      	ldr	r3, [pc, #28]	; (80015c0 <HAL_FLASH_Unlock+0x40>)
 80015a4:	691b      	ldr	r3, [r3, #16]
 80015a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d001      	beq.n	80015b2 <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 80015ae:	2301      	movs	r3, #1
 80015b0:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 80015b2:	79fb      	ldrb	r3, [r7, #7]
}
 80015b4:	4618      	mov	r0, r3
 80015b6:	370c      	adds	r7, #12
 80015b8:	46bd      	mov	sp, r7
 80015ba:	bc80      	pop	{r7}
 80015bc:	4770      	bx	lr
 80015be:	bf00      	nop
 80015c0:	40022000 	.word	0x40022000
 80015c4:	45670123 	.word	0x45670123
 80015c8:	cdef89ab 	.word	0xcdef89ab

080015cc <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 80015cc:	b480      	push	{r7}
 80015ce:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 80015d0:	4a05      	ldr	r2, [pc, #20]	; (80015e8 <HAL_FLASH_Lock+0x1c>)
 80015d2:	4b05      	ldr	r3, [pc, #20]	; (80015e8 <HAL_FLASH_Lock+0x1c>)
 80015d4:	691b      	ldr	r3, [r3, #16]
 80015d6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80015da:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  /* Set the LOCK Bit to lock the FLASH BANK2 Registers access */
  SET_BIT(FLASH->CR2, FLASH_CR2_LOCK);

#endif /* FLASH_BANK2_END */
  return HAL_OK;  
 80015dc:	2300      	movs	r3, #0
}
 80015de:	4618      	mov	r0, r3
 80015e0:	46bd      	mov	sp, r7
 80015e2:	bc80      	pop	{r7}
 80015e4:	4770      	bx	lr
 80015e6:	bf00      	nop
 80015e8:	40022000 	.word	0x40022000

080015ec <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 80015ec:	b480      	push	{r7}
 80015ee:	b083      	sub	sp, #12
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]
 80015f4:	460b      	mov	r3, r1
 80015f6:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80015f8:	4b08      	ldr	r3, [pc, #32]	; (800161c <FLASH_Program_HalfWord+0x30>)
 80015fa:	2200      	movs	r2, #0
 80015fc:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 80015fe:	4a08      	ldr	r2, [pc, #32]	; (8001620 <FLASH_Program_HalfWord+0x34>)
 8001600:	4b07      	ldr	r3, [pc, #28]	; (8001620 <FLASH_Program_HalfWord+0x34>)
 8001602:	691b      	ldr	r3, [r3, #16]
 8001604:	f043 0301 	orr.w	r3, r3, #1
 8001608:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	887a      	ldrh	r2, [r7, #2]
 800160e:	801a      	strh	r2, [r3, #0]
}
 8001610:	bf00      	nop
 8001612:	370c      	adds	r7, #12
 8001614:	46bd      	mov	sp, r7
 8001616:	bc80      	pop	{r7}
 8001618:	4770      	bx	lr
 800161a:	bf00      	nop
 800161c:	200006e0 	.word	0x200006e0
 8001620:	40022000 	.word	0x40022000

08001624 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	b084      	sub	sp, #16
 8001628:	af00      	add	r7, sp, #0
 800162a:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 800162c:	f7ff f86c 	bl	8000708 <HAL_GetTick>
 8001630:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8001632:	e010      	b.n	8001656 <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	f1b3 3fff 	cmp.w	r3, #4294967295
 800163a:	d00c      	beq.n	8001656 <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	2b00      	cmp	r3, #0
 8001640:	d007      	beq.n	8001652 <FLASH_WaitForLastOperation+0x2e>
 8001642:	f7ff f861 	bl	8000708 <HAL_GetTick>
 8001646:	4602      	mov	r2, r0
 8001648:	68fb      	ldr	r3, [r7, #12]
 800164a:	1ad2      	subs	r2, r2, r3
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	429a      	cmp	r2, r3
 8001650:	d901      	bls.n	8001656 <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 8001652:	2303      	movs	r3, #3
 8001654:	e025      	b.n	80016a2 <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8001656:	4b15      	ldr	r3, [pc, #84]	; (80016ac <FLASH_WaitForLastOperation+0x88>)
 8001658:	68db      	ldr	r3, [r3, #12]
 800165a:	f003 0301 	and.w	r3, r3, #1
 800165e:	2b00      	cmp	r3, #0
 8001660:	d1e8      	bne.n	8001634 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8001662:	4b12      	ldr	r3, [pc, #72]	; (80016ac <FLASH_WaitForLastOperation+0x88>)
 8001664:	68db      	ldr	r3, [r3, #12]
 8001666:	f003 0320 	and.w	r3, r3, #32
 800166a:	2b00      	cmp	r3, #0
 800166c:	d002      	beq.n	8001674 <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 800166e:	4b0f      	ldr	r3, [pc, #60]	; (80016ac <FLASH_WaitForLastOperation+0x88>)
 8001670:	2220      	movs	r2, #32
 8001672:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8001674:	4b0d      	ldr	r3, [pc, #52]	; (80016ac <FLASH_WaitForLastOperation+0x88>)
 8001676:	68db      	ldr	r3, [r3, #12]
 8001678:	f003 0310 	and.w	r3, r3, #16
 800167c:	2b00      	cmp	r3, #0
 800167e:	d10b      	bne.n	8001698 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8001680:	4b0a      	ldr	r3, [pc, #40]	; (80016ac <FLASH_WaitForLastOperation+0x88>)
 8001682:	69db      	ldr	r3, [r3, #28]
 8001684:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8001688:	2b00      	cmp	r3, #0
 800168a:	d105      	bne.n	8001698 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 800168c:	4b07      	ldr	r3, [pc, #28]	; (80016ac <FLASH_WaitForLastOperation+0x88>)
 800168e:	68db      	ldr	r3, [r3, #12]
 8001690:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8001694:	2b00      	cmp	r3, #0
 8001696:	d003      	beq.n	80016a0 <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8001698:	f000 f80a 	bl	80016b0 <FLASH_SetErrorCode>
    return HAL_ERROR;
 800169c:	2301      	movs	r3, #1
 800169e:	e000      	b.n	80016a2 <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 80016a0:	2300      	movs	r3, #0
}
 80016a2:	4618      	mov	r0, r3
 80016a4:	3710      	adds	r7, #16
 80016a6:	46bd      	mov	sp, r7
 80016a8:	bd80      	pop	{r7, pc}
 80016aa:	bf00      	nop
 80016ac:	40022000 	.word	0x40022000

080016b0 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 80016b0:	b480      	push	{r7}
 80016b2:	b083      	sub	sp, #12
 80016b4:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 80016b6:	2300      	movs	r3, #0
 80016b8:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 80016ba:	4b23      	ldr	r3, [pc, #140]	; (8001748 <FLASH_SetErrorCode+0x98>)
 80016bc:	68db      	ldr	r3, [r3, #12]
 80016be:	f003 0310 	and.w	r3, r3, #16
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d009      	beq.n	80016da <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 80016c6:	4b21      	ldr	r3, [pc, #132]	; (800174c <FLASH_SetErrorCode+0x9c>)
 80016c8:	69db      	ldr	r3, [r3, #28]
 80016ca:	f043 0302 	orr.w	r3, r3, #2
 80016ce:	4a1f      	ldr	r2, [pc, #124]	; (800174c <FLASH_SetErrorCode+0x9c>)
 80016d0:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	f043 0310 	orr.w	r3, r3, #16
 80016d8:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 80016da:	4b1b      	ldr	r3, [pc, #108]	; (8001748 <FLASH_SetErrorCode+0x98>)
 80016dc:	68db      	ldr	r3, [r3, #12]
 80016de:	f003 0304 	and.w	r3, r3, #4
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d009      	beq.n	80016fa <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 80016e6:	4b19      	ldr	r3, [pc, #100]	; (800174c <FLASH_SetErrorCode+0x9c>)
 80016e8:	69db      	ldr	r3, [r3, #28]
 80016ea:	f043 0301 	orr.w	r3, r3, #1
 80016ee:	4a17      	ldr	r2, [pc, #92]	; (800174c <FLASH_SetErrorCode+0x9c>)
 80016f0:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	f043 0304 	orr.w	r3, r3, #4
 80016f8:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 80016fa:	4b13      	ldr	r3, [pc, #76]	; (8001748 <FLASH_SetErrorCode+0x98>)
 80016fc:	69db      	ldr	r3, [r3, #28]
 80016fe:	f003 0301 	and.w	r3, r3, #1
 8001702:	2b00      	cmp	r3, #0
 8001704:	d00b      	beq.n	800171e <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 8001706:	4b11      	ldr	r3, [pc, #68]	; (800174c <FLASH_SetErrorCode+0x9c>)
 8001708:	69db      	ldr	r3, [r3, #28]
 800170a:	f043 0304 	orr.w	r3, r3, #4
 800170e:	4a0f      	ldr	r2, [pc, #60]	; (800174c <FLASH_SetErrorCode+0x9c>)
 8001710:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8001712:	4a0d      	ldr	r2, [pc, #52]	; (8001748 <FLASH_SetErrorCode+0x98>)
 8001714:	4b0c      	ldr	r3, [pc, #48]	; (8001748 <FLASH_SetErrorCode+0x98>)
 8001716:	69db      	ldr	r3, [r3, #28]
 8001718:	f023 0301 	bic.w	r3, r3, #1
 800171c:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	f240 1201 	movw	r2, #257	; 0x101
 8001724:	4293      	cmp	r3, r2
 8001726:	d106      	bne.n	8001736 <FLASH_SetErrorCode+0x86>
 8001728:	4a07      	ldr	r2, [pc, #28]	; (8001748 <FLASH_SetErrorCode+0x98>)
 800172a:	4b07      	ldr	r3, [pc, #28]	; (8001748 <FLASH_SetErrorCode+0x98>)
 800172c:	69db      	ldr	r3, [r3, #28]
 800172e:	f023 0301 	bic.w	r3, r3, #1
 8001732:	61d3      	str	r3, [r2, #28]
}  
 8001734:	e002      	b.n	800173c <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 8001736:	4a04      	ldr	r2, [pc, #16]	; (8001748 <FLASH_SetErrorCode+0x98>)
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	60d3      	str	r3, [r2, #12]
}  
 800173c:	bf00      	nop
 800173e:	370c      	adds	r7, #12
 8001740:	46bd      	mov	sp, r7
 8001742:	bc80      	pop	{r7}
 8001744:	4770      	bx	lr
 8001746:	bf00      	nop
 8001748:	40022000 	.word	0x40022000
 800174c:	200006e0 	.word	0x200006e0

08001750 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	b084      	sub	sp, #16
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]
 8001758:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 800175a:	2301      	movs	r3, #1
 800175c:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 800175e:	2300      	movs	r3, #0
 8001760:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001762:	4b2f      	ldr	r3, [pc, #188]	; (8001820 <HAL_FLASHEx_Erase+0xd0>)
 8001764:	7e1b      	ldrb	r3, [r3, #24]
 8001766:	2b01      	cmp	r3, #1
 8001768:	d101      	bne.n	800176e <HAL_FLASHEx_Erase+0x1e>
 800176a:	2302      	movs	r3, #2
 800176c:	e053      	b.n	8001816 <HAL_FLASHEx_Erase+0xc6>
 800176e:	4b2c      	ldr	r3, [pc, #176]	; (8001820 <HAL_FLASHEx_Erase+0xd0>)
 8001770:	2201      	movs	r2, #1
 8001772:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	2b02      	cmp	r3, #2
 800177a:	d116      	bne.n	80017aa <HAL_FLASHEx_Erase+0x5a>
    else 
#endif /* FLASH_BANK2_END */
    {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 800177c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001780:	f7ff ff50 	bl	8001624 <FLASH_WaitForLastOperation>
 8001784:	4603      	mov	r3, r0
 8001786:	2b00      	cmp	r3, #0
 8001788:	d141      	bne.n	800180e <HAL_FLASHEx_Erase+0xbe>
      {
        /*Mass erase to be done*/
        FLASH_MassErase(FLASH_BANK_1);
 800178a:	2001      	movs	r0, #1
 800178c:	f000 f84c 	bl	8001828 <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001790:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001794:	f7ff ff46 	bl	8001624 <FLASH_WaitForLastOperation>
 8001798:	4603      	mov	r3, r0
 800179a:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 800179c:	4a21      	ldr	r2, [pc, #132]	; (8001824 <HAL_FLASHEx_Erase+0xd4>)
 800179e:	4b21      	ldr	r3, [pc, #132]	; (8001824 <HAL_FLASHEx_Erase+0xd4>)
 80017a0:	691b      	ldr	r3, [r3, #16]
 80017a2:	f023 0304 	bic.w	r3, r3, #4
 80017a6:	6113      	str	r3, [r2, #16]
 80017a8:	e031      	b.n	800180e <HAL_FLASHEx_Erase+0xbe>
    else
#endif /* FLASH_BANK2_END */
   {
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 80017aa:	f24c 3050 	movw	r0, #50000	; 0xc350
 80017ae:	f7ff ff39 	bl	8001624 <FLASH_WaitForLastOperation>
 80017b2:	4603      	mov	r3, r0
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d12a      	bne.n	800180e <HAL_FLASHEx_Erase+0xbe>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 80017b8:	683b      	ldr	r3, [r7, #0]
 80017ba:	f04f 32ff 	mov.w	r2, #4294967295
 80017be:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	689b      	ldr	r3, [r3, #8]
 80017c4:	60bb      	str	r3, [r7, #8]
 80017c6:	e019      	b.n	80017fc <HAL_FLASHEx_Erase+0xac>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 80017c8:	68b8      	ldr	r0, [r7, #8]
 80017ca:	f000 f849 	bl	8001860 <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80017ce:	f24c 3050 	movw	r0, #50000	; 0xc350
 80017d2:	f7ff ff27 	bl	8001624 <FLASH_WaitForLastOperation>
 80017d6:	4603      	mov	r3, r0
 80017d8:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 80017da:	4a12      	ldr	r2, [pc, #72]	; (8001824 <HAL_FLASHEx_Erase+0xd4>)
 80017dc:	4b11      	ldr	r3, [pc, #68]	; (8001824 <HAL_FLASHEx_Erase+0xd4>)
 80017de:	691b      	ldr	r3, [r3, #16]
 80017e0:	f023 0302 	bic.w	r3, r3, #2
 80017e4:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 80017e6:	7bfb      	ldrb	r3, [r7, #15]
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d003      	beq.n	80017f4 <HAL_FLASHEx_Erase+0xa4>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 80017ec:	683b      	ldr	r3, [r7, #0]
 80017ee:	68ba      	ldr	r2, [r7, #8]
 80017f0:	601a      	str	r2, [r3, #0]
            break;
 80017f2:	e00c      	b.n	800180e <HAL_FLASHEx_Erase+0xbe>
            address += FLASH_PAGE_SIZE)
 80017f4:	68bb      	ldr	r3, [r7, #8]
 80017f6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80017fa:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	68db      	ldr	r3, [r3, #12]
 8001800:	029a      	lsls	r2, r3, #10
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	689b      	ldr	r3, [r3, #8]
 8001806:	441a      	add	r2, r3
        for(address = pEraseInit->PageAddress;
 8001808:	68bb      	ldr	r3, [r7, #8]
 800180a:	429a      	cmp	r2, r3
 800180c:	d8dc      	bhi.n	80017c8 <HAL_FLASHEx_Erase+0x78>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800180e:	4b04      	ldr	r3, [pc, #16]	; (8001820 <HAL_FLASHEx_Erase+0xd0>)
 8001810:	2200      	movs	r2, #0
 8001812:	761a      	strb	r2, [r3, #24]

  return status;
 8001814:	7bfb      	ldrb	r3, [r7, #15]
}
 8001816:	4618      	mov	r0, r3
 8001818:	3710      	adds	r7, #16
 800181a:	46bd      	mov	sp, r7
 800181c:	bd80      	pop	{r7, pc}
 800181e:	bf00      	nop
 8001820:	200006e0 	.word	0x200006e0
 8001824:	40022000 	.word	0x40022000

08001828 <FLASH_MassErase>:
  @endif
  *
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 8001828:	b480      	push	{r7}
 800182a:	b083      	sub	sp, #12
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001830:	4b09      	ldr	r3, [pc, #36]	; (8001858 <FLASH_MassErase+0x30>)
 8001832:	2200      	movs	r2, #0
 8001834:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 8001836:	4a09      	ldr	r2, [pc, #36]	; (800185c <FLASH_MassErase+0x34>)
 8001838:	4b08      	ldr	r3, [pc, #32]	; (800185c <FLASH_MassErase+0x34>)
 800183a:	691b      	ldr	r3, [r3, #16]
 800183c:	f043 0304 	orr.w	r3, r3, #4
 8001840:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8001842:	4a06      	ldr	r2, [pc, #24]	; (800185c <FLASH_MassErase+0x34>)
 8001844:	4b05      	ldr	r3, [pc, #20]	; (800185c <FLASH_MassErase+0x34>)
 8001846:	691b      	ldr	r3, [r3, #16]
 8001848:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800184c:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 800184e:	bf00      	nop
 8001850:	370c      	adds	r7, #12
 8001852:	46bd      	mov	sp, r7
 8001854:	bc80      	pop	{r7}
 8001856:	4770      	bx	lr
 8001858:	200006e0 	.word	0x200006e0
 800185c:	40022000 	.word	0x40022000

08001860 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 8001860:	b480      	push	{r7}
 8001862:	b083      	sub	sp, #12
 8001864:	af00      	add	r7, sp, #0
 8001866:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001868:	4b0b      	ldr	r3, [pc, #44]	; (8001898 <FLASH_PageErase+0x38>)
 800186a:	2200      	movs	r2, #0
 800186c:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 800186e:	4a0b      	ldr	r2, [pc, #44]	; (800189c <FLASH_PageErase+0x3c>)
 8001870:	4b0a      	ldr	r3, [pc, #40]	; (800189c <FLASH_PageErase+0x3c>)
 8001872:	691b      	ldr	r3, [r3, #16]
 8001874:	f043 0302 	orr.w	r3, r3, #2
 8001878:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 800187a:	4a08      	ldr	r2, [pc, #32]	; (800189c <FLASH_PageErase+0x3c>)
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8001880:	4a06      	ldr	r2, [pc, #24]	; (800189c <FLASH_PageErase+0x3c>)
 8001882:	4b06      	ldr	r3, [pc, #24]	; (800189c <FLASH_PageErase+0x3c>)
 8001884:	691b      	ldr	r3, [r3, #16]
 8001886:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800188a:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 800188c:	bf00      	nop
 800188e:	370c      	adds	r7, #12
 8001890:	46bd      	mov	sp, r7
 8001892:	bc80      	pop	{r7}
 8001894:	4770      	bx	lr
 8001896:	bf00      	nop
 8001898:	200006e0 	.word	0x200006e0
 800189c:	40022000 	.word	0x40022000

080018a0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80018a0:	b480      	push	{r7}
 80018a2:	b08b      	sub	sp, #44	; 0x2c
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	6078      	str	r0, [r7, #4]
 80018a8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80018aa:	2300      	movs	r3, #0
 80018ac:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80018ae:	2300      	movs	r3, #0
 80018b0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80018b2:	e127      	b.n	8001b04 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80018b4:	2201      	movs	r2, #1
 80018b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018b8:	fa02 f303 	lsl.w	r3, r2, r3
 80018bc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80018be:	683b      	ldr	r3, [r7, #0]
 80018c0:	681a      	ldr	r2, [r3, #0]
 80018c2:	69fb      	ldr	r3, [r7, #28]
 80018c4:	4013      	ands	r3, r2
 80018c6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80018c8:	69ba      	ldr	r2, [r7, #24]
 80018ca:	69fb      	ldr	r3, [r7, #28]
 80018cc:	429a      	cmp	r2, r3
 80018ce:	f040 8116 	bne.w	8001afe <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80018d2:	683b      	ldr	r3, [r7, #0]
 80018d4:	685b      	ldr	r3, [r3, #4]
 80018d6:	2b12      	cmp	r3, #18
 80018d8:	d034      	beq.n	8001944 <HAL_GPIO_Init+0xa4>
 80018da:	2b12      	cmp	r3, #18
 80018dc:	d80d      	bhi.n	80018fa <HAL_GPIO_Init+0x5a>
 80018de:	2b02      	cmp	r3, #2
 80018e0:	d02b      	beq.n	800193a <HAL_GPIO_Init+0x9a>
 80018e2:	2b02      	cmp	r3, #2
 80018e4:	d804      	bhi.n	80018f0 <HAL_GPIO_Init+0x50>
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d031      	beq.n	800194e <HAL_GPIO_Init+0xae>
 80018ea:	2b01      	cmp	r3, #1
 80018ec:	d01c      	beq.n	8001928 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80018ee:	e048      	b.n	8001982 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80018f0:	2b03      	cmp	r3, #3
 80018f2:	d043      	beq.n	800197c <HAL_GPIO_Init+0xdc>
 80018f4:	2b11      	cmp	r3, #17
 80018f6:	d01b      	beq.n	8001930 <HAL_GPIO_Init+0x90>
          break;
 80018f8:	e043      	b.n	8001982 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80018fa:	4a89      	ldr	r2, [pc, #548]	; (8001b20 <HAL_GPIO_Init+0x280>)
 80018fc:	4293      	cmp	r3, r2
 80018fe:	d026      	beq.n	800194e <HAL_GPIO_Init+0xae>
 8001900:	4a87      	ldr	r2, [pc, #540]	; (8001b20 <HAL_GPIO_Init+0x280>)
 8001902:	4293      	cmp	r3, r2
 8001904:	d806      	bhi.n	8001914 <HAL_GPIO_Init+0x74>
 8001906:	4a87      	ldr	r2, [pc, #540]	; (8001b24 <HAL_GPIO_Init+0x284>)
 8001908:	4293      	cmp	r3, r2
 800190a:	d020      	beq.n	800194e <HAL_GPIO_Init+0xae>
 800190c:	4a86      	ldr	r2, [pc, #536]	; (8001b28 <HAL_GPIO_Init+0x288>)
 800190e:	4293      	cmp	r3, r2
 8001910:	d01d      	beq.n	800194e <HAL_GPIO_Init+0xae>
          break;
 8001912:	e036      	b.n	8001982 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001914:	4a85      	ldr	r2, [pc, #532]	; (8001b2c <HAL_GPIO_Init+0x28c>)
 8001916:	4293      	cmp	r3, r2
 8001918:	d019      	beq.n	800194e <HAL_GPIO_Init+0xae>
 800191a:	4a85      	ldr	r2, [pc, #532]	; (8001b30 <HAL_GPIO_Init+0x290>)
 800191c:	4293      	cmp	r3, r2
 800191e:	d016      	beq.n	800194e <HAL_GPIO_Init+0xae>
 8001920:	4a84      	ldr	r2, [pc, #528]	; (8001b34 <HAL_GPIO_Init+0x294>)
 8001922:	4293      	cmp	r3, r2
 8001924:	d013      	beq.n	800194e <HAL_GPIO_Init+0xae>
          break;
 8001926:	e02c      	b.n	8001982 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001928:	683b      	ldr	r3, [r7, #0]
 800192a:	68db      	ldr	r3, [r3, #12]
 800192c:	623b      	str	r3, [r7, #32]
          break;
 800192e:	e028      	b.n	8001982 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001930:	683b      	ldr	r3, [r7, #0]
 8001932:	68db      	ldr	r3, [r3, #12]
 8001934:	3304      	adds	r3, #4
 8001936:	623b      	str	r3, [r7, #32]
          break;
 8001938:	e023      	b.n	8001982 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800193a:	683b      	ldr	r3, [r7, #0]
 800193c:	68db      	ldr	r3, [r3, #12]
 800193e:	3308      	adds	r3, #8
 8001940:	623b      	str	r3, [r7, #32]
          break;
 8001942:	e01e      	b.n	8001982 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001944:	683b      	ldr	r3, [r7, #0]
 8001946:	68db      	ldr	r3, [r3, #12]
 8001948:	330c      	adds	r3, #12
 800194a:	623b      	str	r3, [r7, #32]
          break;
 800194c:	e019      	b.n	8001982 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800194e:	683b      	ldr	r3, [r7, #0]
 8001950:	689b      	ldr	r3, [r3, #8]
 8001952:	2b00      	cmp	r3, #0
 8001954:	d102      	bne.n	800195c <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001956:	2304      	movs	r3, #4
 8001958:	623b      	str	r3, [r7, #32]
          break;
 800195a:	e012      	b.n	8001982 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800195c:	683b      	ldr	r3, [r7, #0]
 800195e:	689b      	ldr	r3, [r3, #8]
 8001960:	2b01      	cmp	r3, #1
 8001962:	d105      	bne.n	8001970 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001964:	2308      	movs	r3, #8
 8001966:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	69fa      	ldr	r2, [r7, #28]
 800196c:	611a      	str	r2, [r3, #16]
          break;
 800196e:	e008      	b.n	8001982 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001970:	2308      	movs	r3, #8
 8001972:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	69fa      	ldr	r2, [r7, #28]
 8001978:	615a      	str	r2, [r3, #20]
          break;
 800197a:	e002      	b.n	8001982 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800197c:	2300      	movs	r3, #0
 800197e:	623b      	str	r3, [r7, #32]
          break;
 8001980:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001982:	69bb      	ldr	r3, [r7, #24]
 8001984:	2bff      	cmp	r3, #255	; 0xff
 8001986:	d801      	bhi.n	800198c <HAL_GPIO_Init+0xec>
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	e001      	b.n	8001990 <HAL_GPIO_Init+0xf0>
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	3304      	adds	r3, #4
 8001990:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001992:	69bb      	ldr	r3, [r7, #24]
 8001994:	2bff      	cmp	r3, #255	; 0xff
 8001996:	d802      	bhi.n	800199e <HAL_GPIO_Init+0xfe>
 8001998:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800199a:	009b      	lsls	r3, r3, #2
 800199c:	e002      	b.n	80019a4 <HAL_GPIO_Init+0x104>
 800199e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019a0:	3b08      	subs	r3, #8
 80019a2:	009b      	lsls	r3, r3, #2
 80019a4:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80019a6:	697b      	ldr	r3, [r7, #20]
 80019a8:	681a      	ldr	r2, [r3, #0]
 80019aa:	210f      	movs	r1, #15
 80019ac:	693b      	ldr	r3, [r7, #16]
 80019ae:	fa01 f303 	lsl.w	r3, r1, r3
 80019b2:	43db      	mvns	r3, r3
 80019b4:	401a      	ands	r2, r3
 80019b6:	6a39      	ldr	r1, [r7, #32]
 80019b8:	693b      	ldr	r3, [r7, #16]
 80019ba:	fa01 f303 	lsl.w	r3, r1, r3
 80019be:	431a      	orrs	r2, r3
 80019c0:	697b      	ldr	r3, [r7, #20]
 80019c2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80019c4:	683b      	ldr	r3, [r7, #0]
 80019c6:	685b      	ldr	r3, [r3, #4]
 80019c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	f000 8096 	beq.w	8001afe <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80019d2:	4a59      	ldr	r2, [pc, #356]	; (8001b38 <HAL_GPIO_Init+0x298>)
 80019d4:	4b58      	ldr	r3, [pc, #352]	; (8001b38 <HAL_GPIO_Init+0x298>)
 80019d6:	699b      	ldr	r3, [r3, #24]
 80019d8:	f043 0301 	orr.w	r3, r3, #1
 80019dc:	6193      	str	r3, [r2, #24]
 80019de:	4b56      	ldr	r3, [pc, #344]	; (8001b38 <HAL_GPIO_Init+0x298>)
 80019e0:	699b      	ldr	r3, [r3, #24]
 80019e2:	f003 0301 	and.w	r3, r3, #1
 80019e6:	60bb      	str	r3, [r7, #8]
 80019e8:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80019ea:	4a54      	ldr	r2, [pc, #336]	; (8001b3c <HAL_GPIO_Init+0x29c>)
 80019ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019ee:	089b      	lsrs	r3, r3, #2
 80019f0:	3302      	adds	r3, #2
 80019f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019f6:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80019f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019fa:	f003 0303 	and.w	r3, r3, #3
 80019fe:	009b      	lsls	r3, r3, #2
 8001a00:	220f      	movs	r2, #15
 8001a02:	fa02 f303 	lsl.w	r3, r2, r3
 8001a06:	43db      	mvns	r3, r3
 8001a08:	68fa      	ldr	r2, [r7, #12]
 8001a0a:	4013      	ands	r3, r2
 8001a0c:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	4a4b      	ldr	r2, [pc, #300]	; (8001b40 <HAL_GPIO_Init+0x2a0>)
 8001a12:	4293      	cmp	r3, r2
 8001a14:	d013      	beq.n	8001a3e <HAL_GPIO_Init+0x19e>
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	4a4a      	ldr	r2, [pc, #296]	; (8001b44 <HAL_GPIO_Init+0x2a4>)
 8001a1a:	4293      	cmp	r3, r2
 8001a1c:	d00d      	beq.n	8001a3a <HAL_GPIO_Init+0x19a>
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	4a49      	ldr	r2, [pc, #292]	; (8001b48 <HAL_GPIO_Init+0x2a8>)
 8001a22:	4293      	cmp	r3, r2
 8001a24:	d007      	beq.n	8001a36 <HAL_GPIO_Init+0x196>
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	4a48      	ldr	r2, [pc, #288]	; (8001b4c <HAL_GPIO_Init+0x2ac>)
 8001a2a:	4293      	cmp	r3, r2
 8001a2c:	d101      	bne.n	8001a32 <HAL_GPIO_Init+0x192>
 8001a2e:	2303      	movs	r3, #3
 8001a30:	e006      	b.n	8001a40 <HAL_GPIO_Init+0x1a0>
 8001a32:	2304      	movs	r3, #4
 8001a34:	e004      	b.n	8001a40 <HAL_GPIO_Init+0x1a0>
 8001a36:	2302      	movs	r3, #2
 8001a38:	e002      	b.n	8001a40 <HAL_GPIO_Init+0x1a0>
 8001a3a:	2301      	movs	r3, #1
 8001a3c:	e000      	b.n	8001a40 <HAL_GPIO_Init+0x1a0>
 8001a3e:	2300      	movs	r3, #0
 8001a40:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001a42:	f002 0203 	and.w	r2, r2, #3
 8001a46:	0092      	lsls	r2, r2, #2
 8001a48:	4093      	lsls	r3, r2
 8001a4a:	68fa      	ldr	r2, [r7, #12]
 8001a4c:	4313      	orrs	r3, r2
 8001a4e:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001a50:	493a      	ldr	r1, [pc, #232]	; (8001b3c <HAL_GPIO_Init+0x29c>)
 8001a52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a54:	089b      	lsrs	r3, r3, #2
 8001a56:	3302      	adds	r3, #2
 8001a58:	68fa      	ldr	r2, [r7, #12]
 8001a5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001a5e:	683b      	ldr	r3, [r7, #0]
 8001a60:	685b      	ldr	r3, [r3, #4]
 8001a62:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d006      	beq.n	8001a78 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001a6a:	4939      	ldr	r1, [pc, #228]	; (8001b50 <HAL_GPIO_Init+0x2b0>)
 8001a6c:	4b38      	ldr	r3, [pc, #224]	; (8001b50 <HAL_GPIO_Init+0x2b0>)
 8001a6e:	681a      	ldr	r2, [r3, #0]
 8001a70:	69bb      	ldr	r3, [r7, #24]
 8001a72:	4313      	orrs	r3, r2
 8001a74:	600b      	str	r3, [r1, #0]
 8001a76:	e006      	b.n	8001a86 <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001a78:	4935      	ldr	r1, [pc, #212]	; (8001b50 <HAL_GPIO_Init+0x2b0>)
 8001a7a:	4b35      	ldr	r3, [pc, #212]	; (8001b50 <HAL_GPIO_Init+0x2b0>)
 8001a7c:	681a      	ldr	r2, [r3, #0]
 8001a7e:	69bb      	ldr	r3, [r7, #24]
 8001a80:	43db      	mvns	r3, r3
 8001a82:	4013      	ands	r3, r2
 8001a84:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001a86:	683b      	ldr	r3, [r7, #0]
 8001a88:	685b      	ldr	r3, [r3, #4]
 8001a8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d006      	beq.n	8001aa0 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001a92:	492f      	ldr	r1, [pc, #188]	; (8001b50 <HAL_GPIO_Init+0x2b0>)
 8001a94:	4b2e      	ldr	r3, [pc, #184]	; (8001b50 <HAL_GPIO_Init+0x2b0>)
 8001a96:	685a      	ldr	r2, [r3, #4]
 8001a98:	69bb      	ldr	r3, [r7, #24]
 8001a9a:	4313      	orrs	r3, r2
 8001a9c:	604b      	str	r3, [r1, #4]
 8001a9e:	e006      	b.n	8001aae <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001aa0:	492b      	ldr	r1, [pc, #172]	; (8001b50 <HAL_GPIO_Init+0x2b0>)
 8001aa2:	4b2b      	ldr	r3, [pc, #172]	; (8001b50 <HAL_GPIO_Init+0x2b0>)
 8001aa4:	685a      	ldr	r2, [r3, #4]
 8001aa6:	69bb      	ldr	r3, [r7, #24]
 8001aa8:	43db      	mvns	r3, r3
 8001aaa:	4013      	ands	r3, r2
 8001aac:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001aae:	683b      	ldr	r3, [r7, #0]
 8001ab0:	685b      	ldr	r3, [r3, #4]
 8001ab2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d006      	beq.n	8001ac8 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001aba:	4925      	ldr	r1, [pc, #148]	; (8001b50 <HAL_GPIO_Init+0x2b0>)
 8001abc:	4b24      	ldr	r3, [pc, #144]	; (8001b50 <HAL_GPIO_Init+0x2b0>)
 8001abe:	689a      	ldr	r2, [r3, #8]
 8001ac0:	69bb      	ldr	r3, [r7, #24]
 8001ac2:	4313      	orrs	r3, r2
 8001ac4:	608b      	str	r3, [r1, #8]
 8001ac6:	e006      	b.n	8001ad6 <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001ac8:	4921      	ldr	r1, [pc, #132]	; (8001b50 <HAL_GPIO_Init+0x2b0>)
 8001aca:	4b21      	ldr	r3, [pc, #132]	; (8001b50 <HAL_GPIO_Init+0x2b0>)
 8001acc:	689a      	ldr	r2, [r3, #8]
 8001ace:	69bb      	ldr	r3, [r7, #24]
 8001ad0:	43db      	mvns	r3, r3
 8001ad2:	4013      	ands	r3, r2
 8001ad4:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001ad6:	683b      	ldr	r3, [r7, #0]
 8001ad8:	685b      	ldr	r3, [r3, #4]
 8001ada:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d006      	beq.n	8001af0 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001ae2:	491b      	ldr	r1, [pc, #108]	; (8001b50 <HAL_GPIO_Init+0x2b0>)
 8001ae4:	4b1a      	ldr	r3, [pc, #104]	; (8001b50 <HAL_GPIO_Init+0x2b0>)
 8001ae6:	68da      	ldr	r2, [r3, #12]
 8001ae8:	69bb      	ldr	r3, [r7, #24]
 8001aea:	4313      	orrs	r3, r2
 8001aec:	60cb      	str	r3, [r1, #12]
 8001aee:	e006      	b.n	8001afe <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001af0:	4917      	ldr	r1, [pc, #92]	; (8001b50 <HAL_GPIO_Init+0x2b0>)
 8001af2:	4b17      	ldr	r3, [pc, #92]	; (8001b50 <HAL_GPIO_Init+0x2b0>)
 8001af4:	68da      	ldr	r2, [r3, #12]
 8001af6:	69bb      	ldr	r3, [r7, #24]
 8001af8:	43db      	mvns	r3, r3
 8001afa:	4013      	ands	r3, r2
 8001afc:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001afe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b00:	3301      	adds	r3, #1
 8001b02:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b04:	683b      	ldr	r3, [r7, #0]
 8001b06:	681a      	ldr	r2, [r3, #0]
 8001b08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b0a:	fa22 f303 	lsr.w	r3, r2, r3
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	f47f aed0 	bne.w	80018b4 <HAL_GPIO_Init+0x14>
  }
}
 8001b14:	bf00      	nop
 8001b16:	372c      	adds	r7, #44	; 0x2c
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	bc80      	pop	{r7}
 8001b1c:	4770      	bx	lr
 8001b1e:	bf00      	nop
 8001b20:	10210000 	.word	0x10210000
 8001b24:	10110000 	.word	0x10110000
 8001b28:	10120000 	.word	0x10120000
 8001b2c:	10310000 	.word	0x10310000
 8001b30:	10320000 	.word	0x10320000
 8001b34:	10220000 	.word	0x10220000
 8001b38:	40021000 	.word	0x40021000
 8001b3c:	40010000 	.word	0x40010000
 8001b40:	40010800 	.word	0x40010800
 8001b44:	40010c00 	.word	0x40010c00
 8001b48:	40011000 	.word	0x40011000
 8001b4c:	40011400 	.word	0x40011400
 8001b50:	40010400 	.word	0x40010400

08001b54 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001b54:	b480      	push	{r7}
 8001b56:	b085      	sub	sp, #20
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	6078      	str	r0, [r7, #4]
 8001b5c:	460b      	mov	r3, r1
 8001b5e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	689a      	ldr	r2, [r3, #8]
 8001b64:	887b      	ldrh	r3, [r7, #2]
 8001b66:	4013      	ands	r3, r2
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d002      	beq.n	8001b72 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001b6c:	2301      	movs	r3, #1
 8001b6e:	73fb      	strb	r3, [r7, #15]
 8001b70:	e001      	b.n	8001b76 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001b72:	2300      	movs	r3, #0
 8001b74:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001b76:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b78:	4618      	mov	r0, r3
 8001b7a:	3714      	adds	r7, #20
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	bc80      	pop	{r7}
 8001b80:	4770      	bx	lr

08001b82 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001b82:	b480      	push	{r7}
 8001b84:	b083      	sub	sp, #12
 8001b86:	af00      	add	r7, sp, #0
 8001b88:	6078      	str	r0, [r7, #4]
 8001b8a:	460b      	mov	r3, r1
 8001b8c:	807b      	strh	r3, [r7, #2]
 8001b8e:	4613      	mov	r3, r2
 8001b90:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001b92:	787b      	ldrb	r3, [r7, #1]
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d003      	beq.n	8001ba0 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001b98:	887a      	ldrh	r2, [r7, #2]
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001b9e:	e003      	b.n	8001ba8 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001ba0:	887b      	ldrh	r3, [r7, #2]
 8001ba2:	041a      	lsls	r2, r3, #16
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	611a      	str	r2, [r3, #16]
}
 8001ba8:	bf00      	nop
 8001baa:	370c      	adds	r7, #12
 8001bac:	46bd      	mov	sp, r7
 8001bae:	bc80      	pop	{r7}
 8001bb0:	4770      	bx	lr

08001bb2 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8001bb2:	b580      	push	{r7, lr}
 8001bb4:	b084      	sub	sp, #16
 8001bb6:	af00      	add	r7, sp, #0
 8001bb8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d101      	bne.n	8001bc4 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8001bc0:	2301      	movs	r3, #1
 8001bc2:	e02b      	b.n	8001c1c <HAL_IWDG_Init+0x6a>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automaticaly */
  __HAL_IWDG_START(hiwdg);
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 8001bcc:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing 0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	f245 5255 	movw	r2, #21845	; 0x5555
 8001bd6:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	687a      	ldr	r2, [r7, #4]
 8001bde:	6852      	ldr	r2, [r2, #4]
 8001be0:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	687a      	ldr	r2, [r7, #4]
 8001be8:	6892      	ldr	r2, [r2, #8]
 8001bea:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8001bec:	f7fe fd8c 	bl	8000708 <HAL_GetTick>
 8001bf0:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while (hiwdg->Instance->SR != RESET)
 8001bf2:	e008      	b.n	8001c06 <HAL_IWDG_Init+0x54>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8001bf4:	f7fe fd88 	bl	8000708 <HAL_GetTick>
 8001bf8:	4602      	mov	r2, r0
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	1ad3      	subs	r3, r2, r3
 8001bfe:	2b30      	cmp	r3, #48	; 0x30
 8001c00:	d901      	bls.n	8001c06 <HAL_IWDG_Init+0x54>
    {
      return HAL_TIMEOUT;
 8001c02:	2303      	movs	r3, #3
 8001c04:	e00a      	b.n	8001c1c <HAL_IWDG_Init+0x6a>
  while (hiwdg->Instance->SR != RESET)
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	68db      	ldr	r3, [r3, #12]
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d1f1      	bne.n	8001bf4 <HAL_IWDG_Init+0x42>
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8001c18:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8001c1a:	2300      	movs	r3, #0
}
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	3710      	adds	r7, #16
 8001c20:	46bd      	mov	sp, r7
 8001c22:	bd80      	pop	{r7, pc}

08001c24 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8001c24:	b480      	push	{r7}
 8001c26:	b083      	sub	sp, #12
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8001c34:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8001c36:	2300      	movs	r3, #0
}
 8001c38:	4618      	mov	r0, r3
 8001c3a:	370c      	adds	r7, #12
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	bc80      	pop	{r7}
 8001c40:	4770      	bx	lr

08001c42 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001c42:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001c44:	b08b      	sub	sp, #44	; 0x2c
 8001c46:	af06      	add	r7, sp, #24
 8001c48:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d101      	bne.n	8001c54 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001c50:	2301      	movs	r3, #1
 8001c52:	e0d3      	b.n	8001dfc <HAL_PCD_Init+0x1ba>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	f893 3229 	ldrb.w	r3, [r3, #553]	; 0x229
 8001c5a:	b2db      	uxtb	r3, r3
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d106      	bne.n	8001c6e <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	2200      	movs	r2, #0
 8001c64:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001c68:	6878      	ldr	r0, [r7, #4]
 8001c6a:	f006 f9dd 	bl	8008028 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	2203      	movs	r2, #3
 8001c72:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	f002 fa0b 	bl	8004096 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	603b      	str	r3, [r7, #0]
 8001c86:	687e      	ldr	r6, [r7, #4]
 8001c88:	466d      	mov	r5, sp
 8001c8a:	f106 0410 	add.w	r4, r6, #16
 8001c8e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001c90:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001c92:	6823      	ldr	r3, [r4, #0]
 8001c94:	602b      	str	r3, [r5, #0]
 8001c96:	1d33      	adds	r3, r6, #4
 8001c98:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c9a:	6838      	ldr	r0, [r7, #0]
 8001c9c:	f002 f9d4 	bl	8004048 <USB_CoreInit>
 8001ca0:	4603      	mov	r3, r0
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d005      	beq.n	8001cb2 <HAL_PCD_Init+0x70>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	2202      	movs	r2, #2
 8001caa:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
    return HAL_ERROR;
 8001cae:	2301      	movs	r3, #1
 8001cb0:	e0a4      	b.n	8001dfc <HAL_PCD_Init+0x1ba>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	2100      	movs	r1, #0
 8001cb8:	4618      	mov	r0, r3
 8001cba:	f002 fa08 	bl	80040ce <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	73fb      	strb	r3, [r7, #15]
 8001cc2:	e035      	b.n	8001d30 <HAL_PCD_Init+0xee>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001cc4:	7bfb      	ldrb	r3, [r7, #15]
 8001cc6:	687a      	ldr	r2, [r7, #4]
 8001cc8:	015b      	lsls	r3, r3, #5
 8001cca:	4413      	add	r3, r2
 8001ccc:	3329      	adds	r3, #41	; 0x29
 8001cce:	2201      	movs	r2, #1
 8001cd0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001cd2:	7bfb      	ldrb	r3, [r7, #15]
 8001cd4:	687a      	ldr	r2, [r7, #4]
 8001cd6:	015b      	lsls	r3, r3, #5
 8001cd8:	4413      	add	r3, r2
 8001cda:	3328      	adds	r3, #40	; 0x28
 8001cdc:	7bfa      	ldrb	r2, [r7, #15]
 8001cde:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001ce0:	7bfb      	ldrb	r3, [r7, #15]
 8001ce2:	7bfa      	ldrb	r2, [r7, #15]
 8001ce4:	b291      	uxth	r1, r2
 8001ce6:	687a      	ldr	r2, [r7, #4]
 8001ce8:	015b      	lsls	r3, r3, #5
 8001cea:	4413      	add	r3, r2
 8001cec:	3336      	adds	r3, #54	; 0x36
 8001cee:	460a      	mov	r2, r1
 8001cf0:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001cf2:	7bfb      	ldrb	r3, [r7, #15]
 8001cf4:	687a      	ldr	r2, [r7, #4]
 8001cf6:	015b      	lsls	r3, r3, #5
 8001cf8:	4413      	add	r3, r2
 8001cfa:	332b      	adds	r3, #43	; 0x2b
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001d00:	7bfb      	ldrb	r3, [r7, #15]
 8001d02:	687a      	ldr	r2, [r7, #4]
 8001d04:	015b      	lsls	r3, r3, #5
 8001d06:	4413      	add	r3, r2
 8001d08:	3338      	adds	r3, #56	; 0x38
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001d0e:	7bfb      	ldrb	r3, [r7, #15]
 8001d10:	687a      	ldr	r2, [r7, #4]
 8001d12:	015b      	lsls	r3, r3, #5
 8001d14:	4413      	add	r3, r2
 8001d16:	333c      	adds	r3, #60	; 0x3c
 8001d18:	2200      	movs	r2, #0
 8001d1a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001d1c:	7bfb      	ldrb	r3, [r7, #15]
 8001d1e:	687a      	ldr	r2, [r7, #4]
 8001d20:	3302      	adds	r3, #2
 8001d22:	015b      	lsls	r3, r3, #5
 8001d24:	4413      	add	r3, r2
 8001d26:	2200      	movs	r2, #0
 8001d28:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001d2a:	7bfb      	ldrb	r3, [r7, #15]
 8001d2c:	3301      	adds	r3, #1
 8001d2e:	73fb      	strb	r3, [r7, #15]
 8001d30:	7bfa      	ldrb	r2, [r7, #15]
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	685b      	ldr	r3, [r3, #4]
 8001d36:	429a      	cmp	r2, r3
 8001d38:	d3c4      	bcc.n	8001cc4 <HAL_PCD_Init+0x82>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	73fb      	strb	r3, [r7, #15]
 8001d3e:	e031      	b.n	8001da4 <HAL_PCD_Init+0x162>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001d40:	7bfb      	ldrb	r3, [r7, #15]
 8001d42:	687a      	ldr	r2, [r7, #4]
 8001d44:	015b      	lsls	r3, r3, #5
 8001d46:	4413      	add	r3, r2
 8001d48:	f203 1329 	addw	r3, r3, #297	; 0x129
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001d50:	7bfb      	ldrb	r3, [r7, #15]
 8001d52:	687a      	ldr	r2, [r7, #4]
 8001d54:	015b      	lsls	r3, r3, #5
 8001d56:	4413      	add	r3, r2
 8001d58:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001d5c:	7bfa      	ldrb	r2, [r7, #15]
 8001d5e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001d60:	7bfb      	ldrb	r3, [r7, #15]
 8001d62:	687a      	ldr	r2, [r7, #4]
 8001d64:	015b      	lsls	r3, r3, #5
 8001d66:	4413      	add	r3, r2
 8001d68:	f203 132b 	addw	r3, r3, #299	; 0x12b
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001d70:	7bfb      	ldrb	r3, [r7, #15]
 8001d72:	687a      	ldr	r2, [r7, #4]
 8001d74:	015b      	lsls	r3, r3, #5
 8001d76:	4413      	add	r3, r2
 8001d78:	f503 739c 	add.w	r3, r3, #312	; 0x138
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001d80:	7bfb      	ldrb	r3, [r7, #15]
 8001d82:	687a      	ldr	r2, [r7, #4]
 8001d84:	015b      	lsls	r3, r3, #5
 8001d86:	4413      	add	r3, r2
 8001d88:	f503 739e 	add.w	r3, r3, #316	; 0x13c
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001d90:	7bfb      	ldrb	r3, [r7, #15]
 8001d92:	687a      	ldr	r2, [r7, #4]
 8001d94:	330a      	adds	r3, #10
 8001d96:	015b      	lsls	r3, r3, #5
 8001d98:	4413      	add	r3, r2
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001d9e:	7bfb      	ldrb	r3, [r7, #15]
 8001da0:	3301      	adds	r3, #1
 8001da2:	73fb      	strb	r3, [r7, #15]
 8001da4:	7bfa      	ldrb	r2, [r7, #15]
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	685b      	ldr	r3, [r3, #4]
 8001daa:	429a      	cmp	r2, r3
 8001dac:	d3c8      	bcc.n	8001d40 <HAL_PCD_Init+0xfe>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	603b      	str	r3, [r7, #0]
 8001db4:	687e      	ldr	r6, [r7, #4]
 8001db6:	466d      	mov	r5, sp
 8001db8:	f106 0410 	add.w	r4, r6, #16
 8001dbc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001dbe:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001dc0:	6823      	ldr	r3, [r4, #0]
 8001dc2:	602b      	str	r3, [r5, #0]
 8001dc4:	1d33      	adds	r3, r6, #4
 8001dc6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001dc8:	6838      	ldr	r0, [r7, #0]
 8001dca:	f002 f98c 	bl	80040e6 <USB_DevInit>
 8001dce:	4603      	mov	r3, r0
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d005      	beq.n	8001de0 <HAL_PCD_Init+0x19e>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	2202      	movs	r2, #2
 8001dd8:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
    return HAL_ERROR;
 8001ddc:	2301      	movs	r3, #1
 8001dde:	e00d      	b.n	8001dfc <HAL_PCD_Init+0x1ba>
  }

  hpcd->USB_Address = 0U;
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	2200      	movs	r2, #0
 8001de4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	2201      	movs	r2, #1
 8001dec:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
  (void)USB_DevDisconnect(hpcd->Instance);
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	4618      	mov	r0, r3
 8001df6:	f003 f9ca 	bl	800518e <USB_DevDisconnect>

  return HAL_OK;
 8001dfa:	2300      	movs	r3, #0
}
 8001dfc:	4618      	mov	r0, r3
 8001dfe:	3714      	adds	r7, #20
 8001e00:	46bd      	mov	sp, r7
 8001e02:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001e04 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b082      	sub	sp, #8
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8001e12:	2b01      	cmp	r3, #1
 8001e14:	d101      	bne.n	8001e1a <HAL_PCD_Start+0x16>
 8001e16:	2302      	movs	r3, #2
 8001e18:	e016      	b.n	8001e48 <HAL_PCD_Start+0x44>
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	2201      	movs	r2, #1
 8001e1e:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 8001e22:	2101      	movs	r1, #1
 8001e24:	6878      	ldr	r0, [r7, #4]
 8001e26:	f006 fb66 	bl	80084f6 <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */
  (void)USB_DevConnect(hpcd->Instance);
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	4618      	mov	r0, r3
 8001e30:	f003 f9a3 	bl	800517a <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	4618      	mov	r0, r3
 8001e3a:	f002 f915 	bl	8004068 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd);
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	2200      	movs	r2, #0
 8001e42:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  return HAL_OK;
 8001e46:	2300      	movs	r3, #0
}
 8001e48:	4618      	mov	r0, r3
 8001e4a:	3708      	adds	r7, #8
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	bd80      	pop	{r7, pc}

08001e50 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	b082      	sub	sp, #8
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	6078      	str	r0, [r7, #4]
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_CTR))
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	f003 f9a0 	bl	80051a2 <USB_ReadInterrupts>
 8001e62:	4603      	mov	r3, r0
 8001e64:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001e68:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001e6c:	d102      	bne.n	8001e74 <HAL_PCD_IRQHandler+0x24>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8001e6e:	6878      	ldr	r0, [r7, #4]
 8001e70:	f000 faf2 	bl	8002458 <PCD_EP_ISR_Handler>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_RESET))
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	4618      	mov	r0, r3
 8001e7a:	f003 f992 	bl	80051a2 <USB_ReadInterrupts>
 8001e7e:	4603      	mov	r3, r0
 8001e80:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001e84:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001e88:	d112      	bne.n	8001eb0 <HAL_PCD_IRQHandler+0x60>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	687a      	ldr	r2, [r7, #4]
 8001e90:	6812      	ldr	r2, [r2, #0]
 8001e92:	f8b2 2044 	ldrh.w	r2, [r2, #68]	; 0x44
 8001e96:	b292      	uxth	r2, r2
 8001e98:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001e9c:	b292      	uxth	r2, r2
 8001e9e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8001ea2:	6878      	ldr	r0, [r7, #4]
 8001ea4:	f006 f935 	bl	8008112 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8001ea8:	2100      	movs	r1, #0
 8001eaa:	6878      	ldr	r0, [r7, #4]
 8001eac:	f000 f8de 	bl	800206c <HAL_PCD_SetAddress>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_PMAOVR))
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	f003 f974 	bl	80051a2 <USB_ReadInterrupts>
 8001eba:	4603      	mov	r3, r0
 8001ebc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001ec0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001ec4:	d10b      	bne.n	8001ede <HAL_PCD_IRQHandler+0x8e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	687a      	ldr	r2, [r7, #4]
 8001ecc:	6812      	ldr	r2, [r2, #0]
 8001ece:	f8b2 2044 	ldrh.w	r2, [r2, #68]	; 0x44
 8001ed2:	b292      	uxth	r2, r2
 8001ed4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8001ed8:	b292      	uxth	r2, r2
 8001eda:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ERR))
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	f003 f95d 	bl	80051a2 <USB_ReadInterrupts>
 8001ee8:	4603      	mov	r3, r0
 8001eea:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001eee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001ef2:	d10b      	bne.n	8001f0c <HAL_PCD_IRQHandler+0xbc>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	687a      	ldr	r2, [r7, #4]
 8001efa:	6812      	ldr	r2, [r2, #0]
 8001efc:	f8b2 2044 	ldrh.w	r2, [r2, #68]	; 0x44
 8001f00:	b292      	uxth	r2, r2
 8001f02:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001f06:	b292      	uxth	r2, r2
 8001f08:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	4618      	mov	r0, r3
 8001f12:	f003 f946 	bl	80051a2 <USB_ReadInterrupts>
 8001f16:	4603      	mov	r3, r0
 8001f18:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001f1c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001f20:	d126      	bne.n	8001f70 <HAL_PCD_IRQHandler+0x120>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	687a      	ldr	r2, [r7, #4]
 8001f28:	6812      	ldr	r2, [r2, #0]
 8001f2a:	f8b2 2040 	ldrh.w	r2, [r2, #64]	; 0x40
 8001f2e:	b292      	uxth	r2, r2
 8001f30:	f022 0204 	bic.w	r2, r2, #4
 8001f34:	b292      	uxth	r2, r2
 8001f36:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	687a      	ldr	r2, [r7, #4]
 8001f40:	6812      	ldr	r2, [r2, #0]
 8001f42:	f8b2 2040 	ldrh.w	r2, [r2, #64]	; 0x40
 8001f46:	b292      	uxth	r2, r2
 8001f48:	f022 0208 	bic.w	r2, r2, #8
 8001f4c:	b292      	uxth	r2, r2
 8001f4e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8001f52:	6878      	ldr	r0, [r7, #4]
 8001f54:	f006 f916 	bl	8008184 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	687a      	ldr	r2, [r7, #4]
 8001f5e:	6812      	ldr	r2, [r2, #0]
 8001f60:	f8b2 2044 	ldrh.w	r2, [r2, #68]	; 0x44
 8001f64:	b292      	uxth	r2, r2
 8001f66:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001f6a:	b292      	uxth	r2, r2
 8001f6c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SUSP))
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	4618      	mov	r0, r3
 8001f76:	f003 f914 	bl	80051a2 <USB_ReadInterrupts>
 8001f7a:	4603      	mov	r3, r0
 8001f7c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001f80:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001f84:	d13d      	bne.n	8002002 <HAL_PCD_IRQHandler+0x1b2>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= USB_CNTR_FSUSP;
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	687a      	ldr	r2, [r7, #4]
 8001f8c:	6812      	ldr	r2, [r2, #0]
 8001f8e:	f8b2 2040 	ldrh.w	r2, [r2, #64]	; 0x40
 8001f92:	b292      	uxth	r2, r2
 8001f94:	f042 0208 	orr.w	r2, r2, #8
 8001f98:	b292      	uxth	r2, r2
 8001f9a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	687a      	ldr	r2, [r7, #4]
 8001fa4:	6812      	ldr	r2, [r2, #0]
 8001fa6:	f8b2 2044 	ldrh.w	r2, [r2, #68]	; 0x44
 8001faa:	b292      	uxth	r2, r2
 8001fac:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001fb0:	b292      	uxth	r2, r2
 8001fb2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= USB_CNTR_LP_MODE;
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	687a      	ldr	r2, [r7, #4]
 8001fbc:	6812      	ldr	r2, [r2, #0]
 8001fbe:	f8b2 2040 	ldrh.w	r2, [r2, #64]	; 0x40
 8001fc2:	b292      	uxth	r2, r2
 8001fc4:	f042 0204 	orr.w	r2, r2, #4
 8001fc8:	b292      	uxth	r2, r2
 8001fca:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* WA: Clear Wakeup flag if raised with suspend signal */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	f003 f8e5 	bl	80051a2 <USB_ReadInterrupts>
 8001fd8:	4603      	mov	r3, r0
 8001fda:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001fde:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001fe2:	d10b      	bne.n	8001ffc <HAL_PCD_IRQHandler+0x1ac>
    {
       __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	687a      	ldr	r2, [r7, #4]
 8001fea:	6812      	ldr	r2, [r2, #0]
 8001fec:	f8b2 2044 	ldrh.w	r2, [r2, #68]	; 0x44
 8001ff0:	b292      	uxth	r2, r2
 8001ff2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001ff6:	b292      	uxth	r2, r2
 8001ff8:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8001ffc:	6878      	ldr	r0, [r7, #4]
 8001ffe:	f006 f8a7 	bl	8008150 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SOF))
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	4618      	mov	r0, r3
 8002008:	f003 f8cb 	bl	80051a2 <USB_ReadInterrupts>
 800200c:	4603      	mov	r3, r0
 800200e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002012:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002016:	d10e      	bne.n	8002036 <HAL_PCD_IRQHandler+0x1e6>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	687a      	ldr	r2, [r7, #4]
 800201e:	6812      	ldr	r2, [r2, #0]
 8002020:	f8b2 2044 	ldrh.w	r2, [r2, #68]	; 0x44
 8002024:	b292      	uxth	r2, r2
 8002026:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800202a:	b292      	uxth	r2, r2
 800202c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8002030:	6878      	ldr	r0, [r7, #4]
 8002032:	f006 f860 	bl	80080f6 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ESOF))
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	4618      	mov	r0, r3
 800203c:	f003 f8b1 	bl	80051a2 <USB_ReadInterrupts>
 8002040:	4603      	mov	r3, r0
 8002042:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002046:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800204a:	d10b      	bne.n	8002064 <HAL_PCD_IRQHandler+0x214>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	687a      	ldr	r2, [r7, #4]
 8002052:	6812      	ldr	r2, [r2, #0]
 8002054:	f8b2 2044 	ldrh.w	r2, [r2, #68]	; 0x44
 8002058:	b292      	uxth	r2, r2
 800205a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800205e:	b292      	uxth	r2, r2
 8002060:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }
}
 8002064:	bf00      	nop
 8002066:	3708      	adds	r7, #8
 8002068:	46bd      	mov	sp, r7
 800206a:	bd80      	pop	{r7, pc}

0800206c <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800206c:	b580      	push	{r7, lr}
 800206e:	b082      	sub	sp, #8
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
 8002074:	460b      	mov	r3, r1
 8002076:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 800207e:	2b01      	cmp	r3, #1
 8002080:	d101      	bne.n	8002086 <HAL_PCD_SetAddress+0x1a>
 8002082:	2302      	movs	r3, #2
 8002084:	e013      	b.n	80020ae <HAL_PCD_SetAddress+0x42>
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	2201      	movs	r2, #1
 800208a:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  hpcd->USB_Address = address;
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	78fa      	ldrb	r2, [r7, #3]
 8002092:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	78fa      	ldrb	r2, [r7, #3]
 800209c:	4611      	mov	r1, r2
 800209e:	4618      	mov	r0, r3
 80020a0:	f003 f858 	bl	8005154 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	2200      	movs	r2, #0
 80020a8:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  return HAL_OK;
 80020ac:	2300      	movs	r3, #0
}
 80020ae:	4618      	mov	r0, r3
 80020b0:	3708      	adds	r7, #8
 80020b2:	46bd      	mov	sp, r7
 80020b4:	bd80      	pop	{r7, pc}

080020b6 <HAL_PCD_EP_Open>:
  * @param  ep_mps endpoint max packet size
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 80020b6:	b580      	push	{r7, lr}
 80020b8:	b084      	sub	sp, #16
 80020ba:	af00      	add	r7, sp, #0
 80020bc:	6078      	str	r0, [r7, #4]
 80020be:	4608      	mov	r0, r1
 80020c0:	4611      	mov	r1, r2
 80020c2:	461a      	mov	r2, r3
 80020c4:	4603      	mov	r3, r0
 80020c6:	70fb      	strb	r3, [r7, #3]
 80020c8:	460b      	mov	r3, r1
 80020ca:	803b      	strh	r3, [r7, #0]
 80020cc:	4613      	mov	r3, r2
 80020ce:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80020d0:	2300      	movs	r3, #0
 80020d2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80020d4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80020d8:	2b00      	cmp	r3, #0
 80020da:	da0b      	bge.n	80020f4 <HAL_PCD_EP_Open+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80020dc:	78fb      	ldrb	r3, [r7, #3]
 80020de:	f003 0307 	and.w	r3, r3, #7
 80020e2:	015b      	lsls	r3, r3, #5
 80020e4:	3328      	adds	r3, #40	; 0x28
 80020e6:	687a      	ldr	r2, [r7, #4]
 80020e8:	4413      	add	r3, r2
 80020ea:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	2201      	movs	r2, #1
 80020f0:	705a      	strb	r2, [r3, #1]
 80020f2:	e00b      	b.n	800210c <HAL_PCD_EP_Open+0x56>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80020f4:	78fb      	ldrb	r3, [r7, #3]
 80020f6:	f003 0307 	and.w	r3, r3, #7
 80020fa:	015b      	lsls	r3, r3, #5
 80020fc:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8002100:	687a      	ldr	r2, [r7, #4]
 8002102:	4413      	add	r3, r2
 8002104:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	2200      	movs	r2, #0
 800210a:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800210c:	78fb      	ldrb	r3, [r7, #3]
 800210e:	f003 0307 	and.w	r3, r3, #7
 8002112:	b2da      	uxtb	r2, r3
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8002118:	883a      	ldrh	r2, [r7, #0]
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	78ba      	ldrb	r2, [r7, #2]
 8002122:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	785b      	ldrb	r3, [r3, #1]
 8002128:	2b00      	cmp	r3, #0
 800212a:	d004      	beq.n	8002136 <HAL_PCD_EP_Open+0x80>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	781b      	ldrb	r3, [r3, #0]
 8002130:	b29a      	uxth	r2, r3
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	81da      	strh	r2, [r3, #14]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8002136:	78bb      	ldrb	r3, [r7, #2]
 8002138:	2b02      	cmp	r3, #2
 800213a:	d102      	bne.n	8002142 <HAL_PCD_EP_Open+0x8c>
  {
    ep->data_pid_start = 0U;
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	2200      	movs	r2, #0
 8002140:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8002148:	2b01      	cmp	r3, #1
 800214a:	d101      	bne.n	8002150 <HAL_PCD_EP_Open+0x9a>
 800214c:	2302      	movs	r3, #2
 800214e:	e00e      	b.n	800216e <HAL_PCD_EP_Open+0xb8>
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	2201      	movs	r2, #1
 8002154:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	68f9      	ldr	r1, [r7, #12]
 800215e:	4618      	mov	r0, r3
 8002160:	f001 ffe6 	bl	8004130 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	2200      	movs	r2, #0
 8002168:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  return ret;
 800216c:	7afb      	ldrb	r3, [r7, #11]
}
 800216e:	4618      	mov	r0, r3
 8002170:	3710      	adds	r7, #16
 8002172:	46bd      	mov	sp, r7
 8002174:	bd80      	pop	{r7, pc}

08002176 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002176:	b580      	push	{r7, lr}
 8002178:	b084      	sub	sp, #16
 800217a:	af00      	add	r7, sp, #0
 800217c:	6078      	str	r0, [r7, #4]
 800217e:	460b      	mov	r3, r1
 8002180:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002182:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002186:	2b00      	cmp	r3, #0
 8002188:	da0b      	bge.n	80021a2 <HAL_PCD_EP_Close+0x2c>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800218a:	78fb      	ldrb	r3, [r7, #3]
 800218c:	f003 0307 	and.w	r3, r3, #7
 8002190:	015b      	lsls	r3, r3, #5
 8002192:	3328      	adds	r3, #40	; 0x28
 8002194:	687a      	ldr	r2, [r7, #4]
 8002196:	4413      	add	r3, r2
 8002198:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	2201      	movs	r2, #1
 800219e:	705a      	strb	r2, [r3, #1]
 80021a0:	e00b      	b.n	80021ba <HAL_PCD_EP_Close+0x44>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80021a2:	78fb      	ldrb	r3, [r7, #3]
 80021a4:	f003 0307 	and.w	r3, r3, #7
 80021a8:	015b      	lsls	r3, r3, #5
 80021aa:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80021ae:	687a      	ldr	r2, [r7, #4]
 80021b0:	4413      	add	r3, r2
 80021b2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	2200      	movs	r2, #0
 80021b8:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 80021ba:	78fb      	ldrb	r3, [r7, #3]
 80021bc:	f003 0307 	and.w	r3, r3, #7
 80021c0:	b2da      	uxtb	r2, r3
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 80021cc:	2b01      	cmp	r3, #1
 80021ce:	d101      	bne.n	80021d4 <HAL_PCD_EP_Close+0x5e>
 80021d0:	2302      	movs	r3, #2
 80021d2:	e00e      	b.n	80021f2 <HAL_PCD_EP_Close+0x7c>
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	2201      	movs	r2, #1
 80021d8:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	68f9      	ldr	r1, [r7, #12]
 80021e2:	4618      	mov	r0, r3
 80021e4:	f002 fa92 	bl	800470c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	2200      	movs	r2, #0
 80021ec:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  return HAL_OK;
 80021f0:	2300      	movs	r3, #0
}
 80021f2:	4618      	mov	r0, r3
 80021f4:	3710      	adds	r7, #16
 80021f6:	46bd      	mov	sp, r7
 80021f8:	bd80      	pop	{r7, pc}

080021fa <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80021fa:	b580      	push	{r7, lr}
 80021fc:	b086      	sub	sp, #24
 80021fe:	af00      	add	r7, sp, #0
 8002200:	60f8      	str	r0, [r7, #12]
 8002202:	607a      	str	r2, [r7, #4]
 8002204:	603b      	str	r3, [r7, #0]
 8002206:	460b      	mov	r3, r1
 8002208:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800220a:	7afb      	ldrb	r3, [r7, #11]
 800220c:	f003 0307 	and.w	r3, r3, #7
 8002210:	015b      	lsls	r3, r3, #5
 8002212:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8002216:	68fa      	ldr	r2, [r7, #12]
 8002218:	4413      	add	r3, r2
 800221a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800221c:	697b      	ldr	r3, [r7, #20]
 800221e:	687a      	ldr	r2, [r7, #4]
 8002220:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8002222:	697b      	ldr	r3, [r7, #20]
 8002224:	683a      	ldr	r2, [r7, #0]
 8002226:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8002228:	697b      	ldr	r3, [r7, #20]
 800222a:	2200      	movs	r2, #0
 800222c:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 800222e:	697b      	ldr	r3, [r7, #20]
 8002230:	2200      	movs	r2, #0
 8002232:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002234:	7afb      	ldrb	r3, [r7, #11]
 8002236:	f003 0307 	and.w	r3, r3, #7
 800223a:	b2da      	uxtb	r2, r3
 800223c:	697b      	ldr	r3, [r7, #20]
 800223e:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002240:	7afb      	ldrb	r3, [r7, #11]
 8002242:	f003 0307 	and.w	r3, r3, #7
 8002246:	2b00      	cmp	r3, #0
 8002248:	d106      	bne.n	8002258 <HAL_PCD_EP_Receive+0x5e>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	6979      	ldr	r1, [r7, #20]
 8002250:	4618      	mov	r0, r3
 8002252:	f002 fbf1 	bl	8004a38 <USB_EPStartXfer>
 8002256:	e005      	b.n	8002264 <HAL_PCD_EP_Receive+0x6a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	6979      	ldr	r1, [r7, #20]
 800225e:	4618      	mov	r0, r3
 8002260:	f002 fbea 	bl	8004a38 <USB_EPStartXfer>
  }

  return HAL_OK;
 8002264:	2300      	movs	r3, #0
}
 8002266:	4618      	mov	r0, r3
 8002268:	3718      	adds	r7, #24
 800226a:	46bd      	mov	sp, r7
 800226c:	bd80      	pop	{r7, pc}

0800226e <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800226e:	b480      	push	{r7}
 8002270:	b083      	sub	sp, #12
 8002272:	af00      	add	r7, sp, #0
 8002274:	6078      	str	r0, [r7, #4]
 8002276:	460b      	mov	r3, r1
 8002278:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800227a:	78fb      	ldrb	r3, [r7, #3]
 800227c:	f003 0307 	and.w	r3, r3, #7
 8002280:	687a      	ldr	r2, [r7, #4]
 8002282:	330a      	adds	r3, #10
 8002284:	015b      	lsls	r3, r3, #5
 8002286:	4413      	add	r3, r2
 8002288:	3304      	adds	r3, #4
 800228a:	681b      	ldr	r3, [r3, #0]
}
 800228c:	4618      	mov	r0, r3
 800228e:	370c      	adds	r7, #12
 8002290:	46bd      	mov	sp, r7
 8002292:	bc80      	pop	{r7}
 8002294:	4770      	bx	lr

08002296 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002296:	b580      	push	{r7, lr}
 8002298:	b086      	sub	sp, #24
 800229a:	af00      	add	r7, sp, #0
 800229c:	60f8      	str	r0, [r7, #12]
 800229e:	607a      	str	r2, [r7, #4]
 80022a0:	603b      	str	r3, [r7, #0]
 80022a2:	460b      	mov	r3, r1
 80022a4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80022a6:	7afb      	ldrb	r3, [r7, #11]
 80022a8:	f003 0307 	and.w	r3, r3, #7
 80022ac:	015b      	lsls	r3, r3, #5
 80022ae:	3328      	adds	r3, #40	; 0x28
 80022b0:	68fa      	ldr	r2, [r7, #12]
 80022b2:	4413      	add	r3, r2
 80022b4:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80022b6:	697b      	ldr	r3, [r7, #20]
 80022b8:	687a      	ldr	r2, [r7, #4]
 80022ba:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80022bc:	697b      	ldr	r3, [r7, #20]
 80022be:	683a      	ldr	r2, [r7, #0]
 80022c0:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80022c2:	697b      	ldr	r3, [r7, #20]
 80022c4:	2200      	movs	r2, #0
 80022c6:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 80022c8:	697b      	ldr	r3, [r7, #20]
 80022ca:	2201      	movs	r2, #1
 80022cc:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80022ce:	7afb      	ldrb	r3, [r7, #11]
 80022d0:	f003 0307 	and.w	r3, r3, #7
 80022d4:	b2da      	uxtb	r2, r3
 80022d6:	697b      	ldr	r3, [r7, #20]
 80022d8:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80022da:	7afb      	ldrb	r3, [r7, #11]
 80022dc:	f003 0307 	and.w	r3, r3, #7
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d106      	bne.n	80022f2 <HAL_PCD_EP_Transmit+0x5c>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	6979      	ldr	r1, [r7, #20]
 80022ea:	4618      	mov	r0, r3
 80022ec:	f002 fba4 	bl	8004a38 <USB_EPStartXfer>
 80022f0:	e005      	b.n	80022fe <HAL_PCD_EP_Transmit+0x68>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	6979      	ldr	r1, [r7, #20]
 80022f8:	4618      	mov	r0, r3
 80022fa:	f002 fb9d 	bl	8004a38 <USB_EPStartXfer>
  }

  return HAL_OK;
 80022fe:	2300      	movs	r3, #0
}
 8002300:	4618      	mov	r0, r3
 8002302:	3718      	adds	r7, #24
 8002304:	46bd      	mov	sp, r7
 8002306:	bd80      	pop	{r7, pc}

08002308 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002308:	b580      	push	{r7, lr}
 800230a:	b084      	sub	sp, #16
 800230c:	af00      	add	r7, sp, #0
 800230e:	6078      	str	r0, [r7, #4]
 8002310:	460b      	mov	r3, r1
 8002312:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8002314:	78fb      	ldrb	r3, [r7, #3]
 8002316:	f003 0207 	and.w	r2, r3, #7
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	685b      	ldr	r3, [r3, #4]
 800231e:	429a      	cmp	r2, r3
 8002320:	d901      	bls.n	8002326 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8002322:	2301      	movs	r3, #1
 8002324:	e046      	b.n	80023b4 <HAL_PCD_EP_SetStall+0xac>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002326:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800232a:	2b00      	cmp	r3, #0
 800232c:	da0b      	bge.n	8002346 <HAL_PCD_EP_SetStall+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800232e:	78fb      	ldrb	r3, [r7, #3]
 8002330:	f003 0307 	and.w	r3, r3, #7
 8002334:	015b      	lsls	r3, r3, #5
 8002336:	3328      	adds	r3, #40	; 0x28
 8002338:	687a      	ldr	r2, [r7, #4]
 800233a:	4413      	add	r3, r2
 800233c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	2201      	movs	r2, #1
 8002342:	705a      	strb	r2, [r3, #1]
 8002344:	e009      	b.n	800235a <HAL_PCD_EP_SetStall+0x52>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002346:	78fb      	ldrb	r3, [r7, #3]
 8002348:	015b      	lsls	r3, r3, #5
 800234a:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800234e:	687a      	ldr	r2, [r7, #4]
 8002350:	4413      	add	r3, r2
 8002352:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	2200      	movs	r2, #0
 8002358:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	2201      	movs	r2, #1
 800235e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002360:	78fb      	ldrb	r3, [r7, #3]
 8002362:	f003 0307 	and.w	r3, r3, #7
 8002366:	b2da      	uxtb	r2, r3
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8002372:	2b01      	cmp	r3, #1
 8002374:	d101      	bne.n	800237a <HAL_PCD_EP_SetStall+0x72>
 8002376:	2302      	movs	r3, #2
 8002378:	e01c      	b.n	80023b4 <HAL_PCD_EP_SetStall+0xac>
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	2201      	movs	r2, #1
 800237e:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	68f9      	ldr	r1, [r7, #12]
 8002388:	4618      	mov	r0, r3
 800238a:	f002 fe0d 	bl	8004fa8 <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800238e:	78fb      	ldrb	r3, [r7, #3]
 8002390:	f003 0307 	and.w	r3, r3, #7
 8002394:	2b00      	cmp	r3, #0
 8002396:	d108      	bne.n	80023aa <HAL_PCD_EP_SetStall+0xa2>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681a      	ldr	r2, [r3, #0]
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	f503 730c 	add.w	r3, r3, #560	; 0x230
 80023a2:	4619      	mov	r1, r3
 80023a4:	4610      	mov	r0, r2
 80023a6:	f002 ff0b 	bl	80051c0 <USB_EP0_OutStart>
  }
  __HAL_UNLOCK(hpcd);
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	2200      	movs	r2, #0
 80023ae:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  return HAL_OK;
 80023b2:	2300      	movs	r3, #0
}
 80023b4:	4618      	mov	r0, r3
 80023b6:	3710      	adds	r7, #16
 80023b8:	46bd      	mov	sp, r7
 80023ba:	bd80      	pop	{r7, pc}

080023bc <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	b084      	sub	sp, #16
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	6078      	str	r0, [r7, #4]
 80023c4:	460b      	mov	r3, r1
 80023c6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80023c8:	78fb      	ldrb	r3, [r7, #3]
 80023ca:	f003 020f 	and.w	r2, r3, #15
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	685b      	ldr	r3, [r3, #4]
 80023d2:	429a      	cmp	r2, r3
 80023d4:	d901      	bls.n	80023da <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80023d6:	2301      	movs	r3, #1
 80023d8:	e03a      	b.n	8002450 <HAL_PCD_EP_ClrStall+0x94>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80023da:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80023de:	2b00      	cmp	r3, #0
 80023e0:	da0b      	bge.n	80023fa <HAL_PCD_EP_ClrStall+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80023e2:	78fb      	ldrb	r3, [r7, #3]
 80023e4:	f003 0307 	and.w	r3, r3, #7
 80023e8:	015b      	lsls	r3, r3, #5
 80023ea:	3328      	adds	r3, #40	; 0x28
 80023ec:	687a      	ldr	r2, [r7, #4]
 80023ee:	4413      	add	r3, r2
 80023f0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	2201      	movs	r2, #1
 80023f6:	705a      	strb	r2, [r3, #1]
 80023f8:	e00b      	b.n	8002412 <HAL_PCD_EP_ClrStall+0x56>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80023fa:	78fb      	ldrb	r3, [r7, #3]
 80023fc:	f003 0307 	and.w	r3, r3, #7
 8002400:	015b      	lsls	r3, r3, #5
 8002402:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8002406:	687a      	ldr	r2, [r7, #4]
 8002408:	4413      	add	r3, r2
 800240a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	2200      	movs	r2, #0
 8002410:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	2200      	movs	r2, #0
 8002416:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002418:	78fb      	ldrb	r3, [r7, #3]
 800241a:	f003 0307 	and.w	r3, r3, #7
 800241e:	b2da      	uxtb	r2, r3
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 800242a:	2b01      	cmp	r3, #1
 800242c:	d101      	bne.n	8002432 <HAL_PCD_EP_ClrStall+0x76>
 800242e:	2302      	movs	r3, #2
 8002430:	e00e      	b.n	8002450 <HAL_PCD_EP_ClrStall+0x94>
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	2201      	movs	r2, #1
 8002436:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	68f9      	ldr	r1, [r7, #12]
 8002440:	4618      	mov	r0, r3
 8002442:	f002 fdf3 	bl	800502c <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	2200      	movs	r2, #0
 800244a:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  return HAL_OK;
 800244e:	2300      	movs	r3, #0
}
 8002450:	4618      	mov	r0, r3
 8002452:	3710      	adds	r7, #16
 8002454:	46bd      	mov	sp, r7
 8002456:	bd80      	pop	{r7, pc}

08002458 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8002458:	b590      	push	{r4, r7, lr}
 800245a:	b089      	sub	sp, #36	; 0x24
 800245c:	af00      	add	r7, sp, #0
 800245e:	6078      	str	r0, [r7, #4]
  uint16_t wIstr;
  uint16_t wEPVal;
  uint8_t epindex;

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8002460:	e282      	b.n	8002968 <PCD_EP_ISR_Handler+0x510>
  {
    wIstr = hpcd->Instance->ISTR;
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800246a:	82fb      	strh	r3, [r7, #22]
    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 800246c:	8afb      	ldrh	r3, [r7, #22]
 800246e:	b2db      	uxtb	r3, r3
 8002470:	f003 030f 	and.w	r3, r3, #15
 8002474:	757b      	strb	r3, [r7, #21]

    if (epindex == 0U)
 8002476:	7d7b      	ldrb	r3, [r7, #21]
 8002478:	2b00      	cmp	r3, #0
 800247a:	f040 8142 	bne.w	8002702 <PCD_EP_ISR_Handler+0x2aa>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 800247e:	8afb      	ldrh	r3, [r7, #22]
 8002480:	f003 0310 	and.w	r3, r3, #16
 8002484:	2b00      	cmp	r3, #0
 8002486:	d151      	bne.n	800252c <PCD_EP_ISR_Handler+0xd4>
      {
        /* DIR = 0 */

        /* DIR = 0      => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always  */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	881b      	ldrh	r3, [r3, #0]
 800248e:	b29b      	uxth	r3, r3
 8002490:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8002494:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002498:	b29c      	uxth	r4, r3
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681a      	ldr	r2, [r3, #0]
 800249e:	ea6f 4344 	mvn.w	r3, r4, lsl #17
 80024a2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80024a6:	b29b      	uxth	r3, r3
 80024a8:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	3328      	adds	r3, #40	; 0x28
 80024ae:	613b      	str	r3, [r7, #16]

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80024b8:	b29b      	uxth	r3, r3
 80024ba:	461a      	mov	r2, r3
 80024bc:	693b      	ldr	r3, [r7, #16]
 80024be:	781b      	ldrb	r3, [r3, #0]
 80024c0:	00db      	lsls	r3, r3, #3
 80024c2:	4413      	add	r3, r2
 80024c4:	3302      	adds	r3, #2
 80024c6:	005b      	lsls	r3, r3, #1
 80024c8:	687a      	ldr	r2, [r7, #4]
 80024ca:	6812      	ldr	r2, [r2, #0]
 80024cc:	4413      	add	r3, r2
 80024ce:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80024d2:	881b      	ldrh	r3, [r3, #0]
 80024d4:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80024d8:	693b      	ldr	r3, [r7, #16]
 80024da:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 80024dc:	693b      	ldr	r3, [r7, #16]
 80024de:	695a      	ldr	r2, [r3, #20]
 80024e0:	693b      	ldr	r3, [r7, #16]
 80024e2:	69db      	ldr	r3, [r3, #28]
 80024e4:	441a      	add	r2, r3
 80024e6:	693b      	ldr	r3, [r7, #16]
 80024e8:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 80024ea:	2100      	movs	r1, #0
 80024ec:	6878      	ldr	r0, [r7, #4]
 80024ee:	f005 fdeb 	bl	80080c8 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80024f8:	b2db      	uxtb	r3, r3
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	f000 8234 	beq.w	8002968 <PCD_EP_ISR_Handler+0x510>
 8002500:	693b      	ldr	r3, [r7, #16]
 8002502:	699b      	ldr	r3, [r3, #24]
 8002504:	2b00      	cmp	r3, #0
 8002506:	f040 822f 	bne.w	8002968 <PCD_EP_ISR_Handler+0x510>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	687a      	ldr	r2, [r7, #4]
 8002510:	f892 2024 	ldrb.w	r2, [r2, #36]	; 0x24
 8002514:	b2d2      	uxtb	r2, r2
 8002516:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800251a:	b2d2      	uxtb	r2, r2
 800251c:	b292      	uxth	r2, r2
 800251e:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	2200      	movs	r2, #0
 8002526:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 800252a:	e21d      	b.n	8002968 <PCD_EP_ISR_Handler+0x510>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX       => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8002532:	613b      	str	r3, [r7, #16]
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	881b      	ldrh	r3, [r3, #0]
 800253a:	81fb      	strh	r3, [r7, #14]

        if ((wEPVal & USB_EP_SETUP) != 0U)
 800253c:	89fb      	ldrh	r3, [r7, #14]
 800253e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002542:	2b00      	cmp	r3, #0
 8002544:	d033      	beq.n	80025ae <PCD_EP_ISR_Handler+0x156>
        {
          /* Get SETUP Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800254e:	b29b      	uxth	r3, r3
 8002550:	461a      	mov	r2, r3
 8002552:	693b      	ldr	r3, [r7, #16]
 8002554:	781b      	ldrb	r3, [r3, #0]
 8002556:	00db      	lsls	r3, r3, #3
 8002558:	4413      	add	r3, r2
 800255a:	3306      	adds	r3, #6
 800255c:	005b      	lsls	r3, r3, #1
 800255e:	687a      	ldr	r2, [r7, #4]
 8002560:	6812      	ldr	r2, [r2, #0]
 8002562:	4413      	add	r3, r2
 8002564:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002568:	881b      	ldrh	r3, [r3, #0]
 800256a:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800256e:	693b      	ldr	r3, [r7, #16]
 8002570:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	6818      	ldr	r0, [r3, #0]
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	f503 710c 	add.w	r1, r3, #560	; 0x230
 800257c:	693b      	ldr	r3, [r7, #16]
 800257e:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8002580:	693b      	ldr	r3, [r7, #16]
 8002582:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8002584:	b29b      	uxth	r3, r3
 8002586:	f002 fe6a 	bl	800525e <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1*/
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	881b      	ldrh	r3, [r3, #0]
 8002590:	b29a      	uxth	r2, r3
 8002592:	f640 738f 	movw	r3, #3983	; 0xf8f
 8002596:	4013      	ands	r3, r2
 8002598:	b29c      	uxth	r4, r3
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f044 0280 	orr.w	r2, r4, #128	; 0x80
 80025a2:	b292      	uxth	r2, r2
 80025a4:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 80025a6:	6878      	ldr	r0, [r7, #4]
 80025a8:	f005 fd64 	bl	8008074 <HAL_PCD_SetupStageCallback>
 80025ac:	e1dc      	b.n	8002968 <PCD_EP_ISR_Handler+0x510>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }

        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80025ae:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	f280 81d8 	bge.w	8002968 <PCD_EP_ISR_Handler+0x510>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	881b      	ldrh	r3, [r3, #0]
 80025be:	b29a      	uxth	r2, r3
 80025c0:	f640 738f 	movw	r3, #3983	; 0xf8f
 80025c4:	4013      	ands	r3, r2
 80025c6:	b29c      	uxth	r4, r3
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f044 0280 	orr.w	r2, r4, #128	; 0x80
 80025d0:	b292      	uxth	r2, r2
 80025d2:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80025dc:	b29b      	uxth	r3, r3
 80025de:	461a      	mov	r2, r3
 80025e0:	693b      	ldr	r3, [r7, #16]
 80025e2:	781b      	ldrb	r3, [r3, #0]
 80025e4:	00db      	lsls	r3, r3, #3
 80025e6:	4413      	add	r3, r2
 80025e8:	3306      	adds	r3, #6
 80025ea:	005b      	lsls	r3, r3, #1
 80025ec:	687a      	ldr	r2, [r7, #4]
 80025ee:	6812      	ldr	r2, [r2, #0]
 80025f0:	4413      	add	r3, r2
 80025f2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80025f6:	881b      	ldrh	r3, [r3, #0]
 80025f8:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80025fc:	693b      	ldr	r3, [r7, #16]
 80025fe:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8002600:	693b      	ldr	r3, [r7, #16]
 8002602:	69db      	ldr	r3, [r3, #28]
 8002604:	2b00      	cmp	r3, #0
 8002606:	d019      	beq.n	800263c <PCD_EP_ISR_Handler+0x1e4>
 8002608:	693b      	ldr	r3, [r7, #16]
 800260a:	695b      	ldr	r3, [r3, #20]
 800260c:	2b00      	cmp	r3, #0
 800260e:	d015      	beq.n	800263c <PCD_EP_ISR_Handler+0x1e4>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	6818      	ldr	r0, [r3, #0]
 8002614:	693b      	ldr	r3, [r7, #16]
 8002616:	6959      	ldr	r1, [r3, #20]
 8002618:	693b      	ldr	r3, [r7, #16]
 800261a:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 800261c:	693b      	ldr	r3, [r7, #16]
 800261e:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8002620:	b29b      	uxth	r3, r3
 8002622:	f002 fe1c 	bl	800525e <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8002626:	693b      	ldr	r3, [r7, #16]
 8002628:	695a      	ldr	r2, [r3, #20]
 800262a:	693b      	ldr	r3, [r7, #16]
 800262c:	69db      	ldr	r3, [r3, #28]
 800262e:	441a      	add	r2, r3
 8002630:	693b      	ldr	r3, [r7, #16]
 8002632:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8002634:	2100      	movs	r1, #0
 8002636:	6878      	ldr	r0, [r7, #4]
 8002638:	f005 fd2e 	bl	8008098 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	461c      	mov	r4, r3
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800264a:	b29b      	uxth	r3, r3
 800264c:	441c      	add	r4, r3
 800264e:	f204 430c 	addw	r3, r4, #1036	; 0x40c
 8002652:	461c      	mov	r4, r3
 8002654:	693b      	ldr	r3, [r7, #16]
 8002656:	691b      	ldr	r3, [r3, #16]
 8002658:	2b00      	cmp	r3, #0
 800265a:	d10e      	bne.n	800267a <PCD_EP_ISR_Handler+0x222>
 800265c:	8823      	ldrh	r3, [r4, #0]
 800265e:	b29b      	uxth	r3, r3
 8002660:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8002664:	b29b      	uxth	r3, r3
 8002666:	8023      	strh	r3, [r4, #0]
 8002668:	8823      	ldrh	r3, [r4, #0]
 800266a:	b29b      	uxth	r3, r3
 800266c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002670:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002674:	b29b      	uxth	r3, r3
 8002676:	8023      	strh	r3, [r4, #0]
 8002678:	e02d      	b.n	80026d6 <PCD_EP_ISR_Handler+0x27e>
 800267a:	693b      	ldr	r3, [r7, #16]
 800267c:	691b      	ldr	r3, [r3, #16]
 800267e:	2b3e      	cmp	r3, #62	; 0x3e
 8002680:	d812      	bhi.n	80026a8 <PCD_EP_ISR_Handler+0x250>
 8002682:	693b      	ldr	r3, [r7, #16]
 8002684:	691b      	ldr	r3, [r3, #16]
 8002686:	085b      	lsrs	r3, r3, #1
 8002688:	61bb      	str	r3, [r7, #24]
 800268a:	693b      	ldr	r3, [r7, #16]
 800268c:	691b      	ldr	r3, [r3, #16]
 800268e:	f003 0301 	and.w	r3, r3, #1
 8002692:	2b00      	cmp	r3, #0
 8002694:	d002      	beq.n	800269c <PCD_EP_ISR_Handler+0x244>
 8002696:	69bb      	ldr	r3, [r7, #24]
 8002698:	3301      	adds	r3, #1
 800269a:	61bb      	str	r3, [r7, #24]
 800269c:	69bb      	ldr	r3, [r7, #24]
 800269e:	b29b      	uxth	r3, r3
 80026a0:	029b      	lsls	r3, r3, #10
 80026a2:	b29b      	uxth	r3, r3
 80026a4:	8023      	strh	r3, [r4, #0]
 80026a6:	e016      	b.n	80026d6 <PCD_EP_ISR_Handler+0x27e>
 80026a8:	693b      	ldr	r3, [r7, #16]
 80026aa:	691b      	ldr	r3, [r3, #16]
 80026ac:	095b      	lsrs	r3, r3, #5
 80026ae:	61bb      	str	r3, [r7, #24]
 80026b0:	693b      	ldr	r3, [r7, #16]
 80026b2:	691b      	ldr	r3, [r3, #16]
 80026b4:	f003 031f 	and.w	r3, r3, #31
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d102      	bne.n	80026c2 <PCD_EP_ISR_Handler+0x26a>
 80026bc:	69bb      	ldr	r3, [r7, #24]
 80026be:	3b01      	subs	r3, #1
 80026c0:	61bb      	str	r3, [r7, #24]
 80026c2:	69bb      	ldr	r3, [r7, #24]
 80026c4:	b29b      	uxth	r3, r3
 80026c6:	029b      	lsls	r3, r3, #10
 80026c8:	b29b      	uxth	r3, r3
 80026ca:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80026ce:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80026d2:	b29b      	uxth	r3, r3
 80026d4:	8023      	strh	r3, [r4, #0]
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	881b      	ldrh	r3, [r3, #0]
 80026dc:	b29b      	uxth	r3, r3
 80026de:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80026e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80026e6:	b29c      	uxth	r4, r3
 80026e8:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 80026ec:	b29c      	uxth	r4, r3
 80026ee:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 80026f2:	b29c      	uxth	r4, r3
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681a      	ldr	r2, [r3, #0]
 80026f8:	4ba2      	ldr	r3, [pc, #648]	; (8002984 <PCD_EP_ISR_Handler+0x52c>)
 80026fa:	4323      	orrs	r3, r4
 80026fc:	b29b      	uxth	r3, r3
 80026fe:	8013      	strh	r3, [r2, #0]
 8002700:	e132      	b.n	8002968 <PCD_EP_ISR_Handler+0x510>
    else
    {
      /* Decode and service non control endpoints interrupt  */

      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	461a      	mov	r2, r3
 8002708:	7d7b      	ldrb	r3, [r7, #21]
 800270a:	009b      	lsls	r3, r3, #2
 800270c:	4413      	add	r3, r2
 800270e:	881b      	ldrh	r3, [r3, #0]
 8002710:	81fb      	strh	r3, [r7, #14]
      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8002712:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002716:	2b00      	cmp	r3, #0
 8002718:	f280 80d1 	bge.w	80028be <PCD_EP_ISR_Handler+0x466>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	461a      	mov	r2, r3
 8002722:	7d7b      	ldrb	r3, [r7, #21]
 8002724:	009b      	lsls	r3, r3, #2
 8002726:	4413      	add	r3, r2
 8002728:	881b      	ldrh	r3, [r3, #0]
 800272a:	b29a      	uxth	r2, r3
 800272c:	f640 738f 	movw	r3, #3983	; 0xf8f
 8002730:	4013      	ands	r3, r2
 8002732:	b29c      	uxth	r4, r3
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	461a      	mov	r2, r3
 800273a:	7d7b      	ldrb	r3, [r7, #21]
 800273c:	009b      	lsls	r3, r3, #2
 800273e:	4413      	add	r3, r2
 8002740:	f044 0280 	orr.w	r2, r4, #128	; 0x80
 8002744:	b292      	uxth	r2, r2
 8002746:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8002748:	7d7b      	ldrb	r3, [r7, #21]
 800274a:	015b      	lsls	r3, r3, #5
 800274c:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8002750:	687a      	ldr	r2, [r7, #4]
 8002752:	4413      	add	r3, r2
 8002754:	613b      	str	r3, [r7, #16]

        /* OUT double Buffering*/
        if (ep->doublebuffer == 0U)
 8002756:	693b      	ldr	r3, [r7, #16]
 8002758:	7b1b      	ldrb	r3, [r3, #12]
 800275a:	2b00      	cmp	r3, #0
 800275c:	d121      	bne.n	80027a2 <PCD_EP_ISR_Handler+0x34a>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002766:	b29b      	uxth	r3, r3
 8002768:	461a      	mov	r2, r3
 800276a:	693b      	ldr	r3, [r7, #16]
 800276c:	781b      	ldrb	r3, [r3, #0]
 800276e:	00db      	lsls	r3, r3, #3
 8002770:	4413      	add	r3, r2
 8002772:	3306      	adds	r3, #6
 8002774:	005b      	lsls	r3, r3, #1
 8002776:	687a      	ldr	r2, [r7, #4]
 8002778:	6812      	ldr	r2, [r2, #0]
 800277a:	4413      	add	r3, r2
 800277c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002780:	881b      	ldrh	r3, [r3, #0]
 8002782:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002786:	83fb      	strh	r3, [r7, #30]
          if (count != 0U)
 8002788:	8bfb      	ldrh	r3, [r7, #30]
 800278a:	2b00      	cmp	r3, #0
 800278c:	d072      	beq.n	8002874 <PCD_EP_ISR_Handler+0x41c>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	6818      	ldr	r0, [r3, #0]
 8002792:	693b      	ldr	r3, [r7, #16]
 8002794:	6959      	ldr	r1, [r3, #20]
 8002796:	693b      	ldr	r3, [r7, #16]
 8002798:	88da      	ldrh	r2, [r3, #6]
 800279a:	8bfb      	ldrh	r3, [r7, #30]
 800279c:	f002 fd5f 	bl	800525e <USB_ReadPMA>
 80027a0:	e068      	b.n	8002874 <PCD_EP_ISR_Handler+0x41c>
          }
        }
        else
        {
          if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	461a      	mov	r2, r3
 80027a8:	693b      	ldr	r3, [r7, #16]
 80027aa:	781b      	ldrb	r3, [r3, #0]
 80027ac:	009b      	lsls	r3, r3, #2
 80027ae:	4413      	add	r3, r2
 80027b0:	881b      	ldrh	r3, [r3, #0]
 80027b2:	b29b      	uxth	r3, r3
 80027b4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d021      	beq.n	8002800 <PCD_EP_ISR_Handler+0x3a8>
          {
            /*read from endpoint BUF0Addr buffer*/
            count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80027c4:	b29b      	uxth	r3, r3
 80027c6:	461a      	mov	r2, r3
 80027c8:	693b      	ldr	r3, [r7, #16]
 80027ca:	781b      	ldrb	r3, [r3, #0]
 80027cc:	00db      	lsls	r3, r3, #3
 80027ce:	4413      	add	r3, r2
 80027d0:	3302      	adds	r3, #2
 80027d2:	005b      	lsls	r3, r3, #1
 80027d4:	687a      	ldr	r2, [r7, #4]
 80027d6:	6812      	ldr	r2, [r2, #0]
 80027d8:	4413      	add	r3, r2
 80027da:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80027de:	881b      	ldrh	r3, [r3, #0]
 80027e0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80027e4:	83fb      	strh	r3, [r7, #30]
            if (count != 0U)
 80027e6:	8bfb      	ldrh	r3, [r7, #30]
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d02a      	beq.n	8002842 <PCD_EP_ISR_Handler+0x3ea>
            {
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	6818      	ldr	r0, [r3, #0]
 80027f0:	693b      	ldr	r3, [r7, #16]
 80027f2:	6959      	ldr	r1, [r3, #20]
 80027f4:	693b      	ldr	r3, [r7, #16]
 80027f6:	891a      	ldrh	r2, [r3, #8]
 80027f8:	8bfb      	ldrh	r3, [r7, #30]
 80027fa:	f002 fd30 	bl	800525e <USB_ReadPMA>
 80027fe:	e020      	b.n	8002842 <PCD_EP_ISR_Handler+0x3ea>
            }
          }
          else
          {
            /*read from endpoint BUF1Addr buffer*/
            count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002808:	b29b      	uxth	r3, r3
 800280a:	461a      	mov	r2, r3
 800280c:	693b      	ldr	r3, [r7, #16]
 800280e:	781b      	ldrb	r3, [r3, #0]
 8002810:	00db      	lsls	r3, r3, #3
 8002812:	4413      	add	r3, r2
 8002814:	3306      	adds	r3, #6
 8002816:	005b      	lsls	r3, r3, #1
 8002818:	687a      	ldr	r2, [r7, #4]
 800281a:	6812      	ldr	r2, [r2, #0]
 800281c:	4413      	add	r3, r2
 800281e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002822:	881b      	ldrh	r3, [r3, #0]
 8002824:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002828:	83fb      	strh	r3, [r7, #30]
            if (count != 0U)
 800282a:	8bfb      	ldrh	r3, [r7, #30]
 800282c:	2b00      	cmp	r3, #0
 800282e:	d008      	beq.n	8002842 <PCD_EP_ISR_Handler+0x3ea>
            {
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	6818      	ldr	r0, [r3, #0]
 8002834:	693b      	ldr	r3, [r7, #16]
 8002836:	6959      	ldr	r1, [r3, #20]
 8002838:	693b      	ldr	r3, [r7, #16]
 800283a:	895a      	ldrh	r2, [r3, #10]
 800283c:	8bfb      	ldrh	r3, [r7, #30]
 800283e:	f002 fd0e 	bl	800525e <USB_ReadPMA>
            }
          }
          /* free EP OUT Buffer */
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	461a      	mov	r2, r3
 8002848:	693b      	ldr	r3, [r7, #16]
 800284a:	781b      	ldrb	r3, [r3, #0]
 800284c:	009b      	lsls	r3, r3, #2
 800284e:	4413      	add	r3, r2
 8002850:	881b      	ldrh	r3, [r3, #0]
 8002852:	b29b      	uxth	r3, r3
 8002854:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002858:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800285c:	b29c      	uxth	r4, r3
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	461a      	mov	r2, r3
 8002864:	693b      	ldr	r3, [r7, #16]
 8002866:	781b      	ldrb	r3, [r3, #0]
 8002868:	009b      	lsls	r3, r3, #2
 800286a:	441a      	add	r2, r3
 800286c:	4b46      	ldr	r3, [pc, #280]	; (8002988 <PCD_EP_ISR_Handler+0x530>)
 800286e:	4323      	orrs	r3, r4
 8002870:	b29b      	uxth	r3, r3
 8002872:	8013      	strh	r3, [r2, #0]
        }
        /*multi-packet on the NON control OUT endpoint*/
        ep->xfer_count += count;
 8002874:	693b      	ldr	r3, [r7, #16]
 8002876:	69da      	ldr	r2, [r3, #28]
 8002878:	8bfb      	ldrh	r3, [r7, #30]
 800287a:	441a      	add	r2, r3
 800287c:	693b      	ldr	r3, [r7, #16]
 800287e:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8002880:	693b      	ldr	r3, [r7, #16]
 8002882:	695a      	ldr	r2, [r3, #20]
 8002884:	8bfb      	ldrh	r3, [r7, #30]
 8002886:	441a      	add	r2, r3
 8002888:	693b      	ldr	r3, [r7, #16]
 800288a:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 800288c:	693b      	ldr	r3, [r7, #16]
 800288e:	699b      	ldr	r3, [r3, #24]
 8002890:	2b00      	cmp	r3, #0
 8002892:	d004      	beq.n	800289e <PCD_EP_ISR_Handler+0x446>
 8002894:	8bfa      	ldrh	r2, [r7, #30]
 8002896:	693b      	ldr	r3, [r7, #16]
 8002898:	691b      	ldr	r3, [r3, #16]
 800289a:	429a      	cmp	r2, r3
 800289c:	d206      	bcs.n	80028ac <PCD_EP_ISR_Handler+0x454>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 800289e:	693b      	ldr	r3, [r7, #16]
 80028a0:	781b      	ldrb	r3, [r3, #0]
 80028a2:	4619      	mov	r1, r3
 80028a4:	6878      	ldr	r0, [r7, #4]
 80028a6:	f005 fbf7 	bl	8008098 <HAL_PCD_DataOutStageCallback>
 80028aa:	e008      	b.n	80028be <PCD_EP_ISR_Handler+0x466>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)HAL_PCD_EP_Receive(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 80028ac:	693b      	ldr	r3, [r7, #16]
 80028ae:	7819      	ldrb	r1, [r3, #0]
 80028b0:	693b      	ldr	r3, [r7, #16]
 80028b2:	695a      	ldr	r2, [r3, #20]
 80028b4:	693b      	ldr	r3, [r7, #16]
 80028b6:	699b      	ldr	r3, [r3, #24]
 80028b8:	6878      	ldr	r0, [r7, #4]
 80028ba:	f7ff fc9e 	bl	80021fa <HAL_PCD_EP_Receive>
        }

      } /* if((wEPVal & EP_CTR_RX) */

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 80028be:	89fb      	ldrh	r3, [r7, #14]
 80028c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d04f      	beq.n	8002968 <PCD_EP_ISR_Handler+0x510>
      {
        ep = &hpcd->IN_ep[epindex];
 80028c8:	7d7b      	ldrb	r3, [r7, #21]
 80028ca:	015b      	lsls	r3, r3, #5
 80028cc:	3328      	adds	r3, #40	; 0x28
 80028ce:	687a      	ldr	r2, [r7, #4]
 80028d0:	4413      	add	r3, r2
 80028d2:	613b      	str	r3, [r7, #16]

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	461a      	mov	r2, r3
 80028da:	7d7b      	ldrb	r3, [r7, #21]
 80028dc:	009b      	lsls	r3, r3, #2
 80028de:	4413      	add	r3, r2
 80028e0:	881b      	ldrh	r3, [r3, #0]
 80028e2:	b29b      	uxth	r3, r3
 80028e4:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 80028e8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80028ec:	b29c      	uxth	r4, r3
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	461a      	mov	r2, r3
 80028f4:	7d7b      	ldrb	r3, [r7, #21]
 80028f6:	009b      	lsls	r3, r3, #2
 80028f8:	441a      	add	r2, r3
 80028fa:	ea6f 4344 	mvn.w	r3, r4, lsl #17
 80028fe:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002902:	b29b      	uxth	r3, r3
 8002904:	8013      	strh	r3, [r2, #0]

        /*multi-packet on the NON control IN endpoint*/
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800290e:	b29b      	uxth	r3, r3
 8002910:	461a      	mov	r2, r3
 8002912:	693b      	ldr	r3, [r7, #16]
 8002914:	781b      	ldrb	r3, [r3, #0]
 8002916:	00db      	lsls	r3, r3, #3
 8002918:	4413      	add	r3, r2
 800291a:	3302      	adds	r3, #2
 800291c:	005b      	lsls	r3, r3, #1
 800291e:	687a      	ldr	r2, [r7, #4]
 8002920:	6812      	ldr	r2, [r2, #0]
 8002922:	4413      	add	r3, r2
 8002924:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002928:	881b      	ldrh	r3, [r3, #0]
 800292a:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800292e:	693b      	ldr	r3, [r7, #16]
 8002930:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8002932:	693b      	ldr	r3, [r7, #16]
 8002934:	695a      	ldr	r2, [r3, #20]
 8002936:	693b      	ldr	r3, [r7, #16]
 8002938:	69db      	ldr	r3, [r3, #28]
 800293a:	441a      	add	r2, r3
 800293c:	693b      	ldr	r3, [r7, #16]
 800293e:	615a      	str	r2, [r3, #20]

        /* Zero Length Packet? */
        if (ep->xfer_len == 0U)
 8002940:	693b      	ldr	r3, [r7, #16]
 8002942:	699b      	ldr	r3, [r3, #24]
 8002944:	2b00      	cmp	r3, #0
 8002946:	d106      	bne.n	8002956 <PCD_EP_ISR_Handler+0x4fe>
        {
          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002948:	693b      	ldr	r3, [r7, #16]
 800294a:	781b      	ldrb	r3, [r3, #0]
 800294c:	4619      	mov	r1, r3
 800294e:	6878      	ldr	r0, [r7, #4]
 8002950:	f005 fbba 	bl	80080c8 <HAL_PCD_DataInStageCallback>
 8002954:	e008      	b.n	8002968 <PCD_EP_ISR_Handler+0x510>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)HAL_PCD_EP_Transmit(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 8002956:	693b      	ldr	r3, [r7, #16]
 8002958:	7819      	ldrb	r1, [r3, #0]
 800295a:	693b      	ldr	r3, [r7, #16]
 800295c:	695a      	ldr	r2, [r3, #20]
 800295e:	693b      	ldr	r3, [r7, #16]
 8002960:	699b      	ldr	r3, [r3, #24]
 8002962:	6878      	ldr	r0, [r7, #4]
 8002964:	f7ff fc97 	bl	8002296 <HAL_PCD_EP_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002970:	b29b      	uxth	r3, r3
 8002972:	b21b      	sxth	r3, r3
 8002974:	2b00      	cmp	r3, #0
 8002976:	f6ff ad74 	blt.w	8002462 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }
  return HAL_OK;
 800297a:	2300      	movs	r3, #0
}
 800297c:	4618      	mov	r0, r3
 800297e:	3724      	adds	r7, #36	; 0x24
 8002980:	46bd      	mov	sp, r7
 8002982:	bd90      	pop	{r4, r7, pc}
 8002984:	ffff8080 	.word	0xffff8080
 8002988:	ffff80c0 	.word	0xffff80c0

0800298c <HAL_PCDEx_PMAConfig>:

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd,
                                       uint16_t ep_addr,
                                       uint16_t ep_kind,
                                       uint32_t pmaadress)
{
 800298c:	b480      	push	{r7}
 800298e:	b087      	sub	sp, #28
 8002990:	af00      	add	r7, sp, #0
 8002992:	60f8      	str	r0, [r7, #12]
 8002994:	607b      	str	r3, [r7, #4]
 8002996:	460b      	mov	r3, r1
 8002998:	817b      	strh	r3, [r7, #10]
 800299a:	4613      	mov	r3, r2
 800299c:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 800299e:	897b      	ldrh	r3, [r7, #10]
 80029a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80029a4:	b29b      	uxth	r3, r3
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d008      	beq.n	80029bc <HAL_PCDEx_PMAConfig+0x30>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80029aa:	897b      	ldrh	r3, [r7, #10]
 80029ac:	f003 0307 	and.w	r3, r3, #7
 80029b0:	015b      	lsls	r3, r3, #5
 80029b2:	3328      	adds	r3, #40	; 0x28
 80029b4:	68fa      	ldr	r2, [r7, #12]
 80029b6:	4413      	add	r3, r2
 80029b8:	617b      	str	r3, [r7, #20]
 80029ba:	e006      	b.n	80029ca <HAL_PCDEx_PMAConfig+0x3e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80029bc:	897b      	ldrh	r3, [r7, #10]
 80029be:	015b      	lsls	r3, r3, #5
 80029c0:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80029c4:	68fa      	ldr	r2, [r7, #12]
 80029c6:	4413      	add	r3, r2
 80029c8:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 80029ca:	893b      	ldrh	r3, [r7, #8]
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d107      	bne.n	80029e0 <HAL_PCDEx_PMAConfig+0x54>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 80029d0:	697b      	ldr	r3, [r7, #20]
 80029d2:	2200      	movs	r2, #0
 80029d4:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	b29a      	uxth	r2, r3
 80029da:	697b      	ldr	r3, [r7, #20]
 80029dc:	80da      	strh	r2, [r3, #6]
 80029de:	e00b      	b.n	80029f8 <HAL_PCDEx_PMAConfig+0x6c>
  }
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 80029e0:	697b      	ldr	r3, [r7, #20]
 80029e2:	2201      	movs	r2, #1
 80029e4:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	b29a      	uxth	r2, r3
 80029ea:	697b      	ldr	r3, [r7, #20]
 80029ec:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	0c1b      	lsrs	r3, r3, #16
 80029f2:	b29a      	uxth	r2, r3
 80029f4:	697b      	ldr	r3, [r7, #20]
 80029f6:	815a      	strh	r2, [r3, #10]
  }

  return HAL_OK;
 80029f8:	2300      	movs	r3, #0
}
 80029fa:	4618      	mov	r0, r3
 80029fc:	371c      	adds	r7, #28
 80029fe:	46bd      	mov	sp, r7
 8002a00:	bc80      	pop	{r7}
 8002a02:	4770      	bx	lr

08002a04 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002a04:	b580      	push	{r7, lr}
 8002a06:	b086      	sub	sp, #24
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d101      	bne.n	8002a16 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002a12:	2301      	movs	r3, #1
 8002a14:	e26c      	b.n	8002ef0 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f003 0301 	and.w	r3, r3, #1
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	f000 8087 	beq.w	8002b32 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002a24:	4b92      	ldr	r3, [pc, #584]	; (8002c70 <HAL_RCC_OscConfig+0x26c>)
 8002a26:	685b      	ldr	r3, [r3, #4]
 8002a28:	f003 030c 	and.w	r3, r3, #12
 8002a2c:	2b04      	cmp	r3, #4
 8002a2e:	d00c      	beq.n	8002a4a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002a30:	4b8f      	ldr	r3, [pc, #572]	; (8002c70 <HAL_RCC_OscConfig+0x26c>)
 8002a32:	685b      	ldr	r3, [r3, #4]
 8002a34:	f003 030c 	and.w	r3, r3, #12
 8002a38:	2b08      	cmp	r3, #8
 8002a3a:	d112      	bne.n	8002a62 <HAL_RCC_OscConfig+0x5e>
 8002a3c:	4b8c      	ldr	r3, [pc, #560]	; (8002c70 <HAL_RCC_OscConfig+0x26c>)
 8002a3e:	685b      	ldr	r3, [r3, #4]
 8002a40:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a44:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a48:	d10b      	bne.n	8002a62 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a4a:	4b89      	ldr	r3, [pc, #548]	; (8002c70 <HAL_RCC_OscConfig+0x26c>)
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d06c      	beq.n	8002b30 <HAL_RCC_OscConfig+0x12c>
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	685b      	ldr	r3, [r3, #4]
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d168      	bne.n	8002b30 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002a5e:	2301      	movs	r3, #1
 8002a60:	e246      	b.n	8002ef0 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	685b      	ldr	r3, [r3, #4]
 8002a66:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a6a:	d106      	bne.n	8002a7a <HAL_RCC_OscConfig+0x76>
 8002a6c:	4a80      	ldr	r2, [pc, #512]	; (8002c70 <HAL_RCC_OscConfig+0x26c>)
 8002a6e:	4b80      	ldr	r3, [pc, #512]	; (8002c70 <HAL_RCC_OscConfig+0x26c>)
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a76:	6013      	str	r3, [r2, #0]
 8002a78:	e02e      	b.n	8002ad8 <HAL_RCC_OscConfig+0xd4>
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	685b      	ldr	r3, [r3, #4]
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d10c      	bne.n	8002a9c <HAL_RCC_OscConfig+0x98>
 8002a82:	4a7b      	ldr	r2, [pc, #492]	; (8002c70 <HAL_RCC_OscConfig+0x26c>)
 8002a84:	4b7a      	ldr	r3, [pc, #488]	; (8002c70 <HAL_RCC_OscConfig+0x26c>)
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002a8c:	6013      	str	r3, [r2, #0]
 8002a8e:	4a78      	ldr	r2, [pc, #480]	; (8002c70 <HAL_RCC_OscConfig+0x26c>)
 8002a90:	4b77      	ldr	r3, [pc, #476]	; (8002c70 <HAL_RCC_OscConfig+0x26c>)
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002a98:	6013      	str	r3, [r2, #0]
 8002a9a:	e01d      	b.n	8002ad8 <HAL_RCC_OscConfig+0xd4>
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	685b      	ldr	r3, [r3, #4]
 8002aa0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002aa4:	d10c      	bne.n	8002ac0 <HAL_RCC_OscConfig+0xbc>
 8002aa6:	4a72      	ldr	r2, [pc, #456]	; (8002c70 <HAL_RCC_OscConfig+0x26c>)
 8002aa8:	4b71      	ldr	r3, [pc, #452]	; (8002c70 <HAL_RCC_OscConfig+0x26c>)
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002ab0:	6013      	str	r3, [r2, #0]
 8002ab2:	4a6f      	ldr	r2, [pc, #444]	; (8002c70 <HAL_RCC_OscConfig+0x26c>)
 8002ab4:	4b6e      	ldr	r3, [pc, #440]	; (8002c70 <HAL_RCC_OscConfig+0x26c>)
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002abc:	6013      	str	r3, [r2, #0]
 8002abe:	e00b      	b.n	8002ad8 <HAL_RCC_OscConfig+0xd4>
 8002ac0:	4a6b      	ldr	r2, [pc, #428]	; (8002c70 <HAL_RCC_OscConfig+0x26c>)
 8002ac2:	4b6b      	ldr	r3, [pc, #428]	; (8002c70 <HAL_RCC_OscConfig+0x26c>)
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002aca:	6013      	str	r3, [r2, #0]
 8002acc:	4a68      	ldr	r2, [pc, #416]	; (8002c70 <HAL_RCC_OscConfig+0x26c>)
 8002ace:	4b68      	ldr	r3, [pc, #416]	; (8002c70 <HAL_RCC_OscConfig+0x26c>)
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002ad6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	685b      	ldr	r3, [r3, #4]
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d013      	beq.n	8002b08 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ae0:	f7fd fe12 	bl	8000708 <HAL_GetTick>
 8002ae4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ae6:	e008      	b.n	8002afa <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ae8:	f7fd fe0e 	bl	8000708 <HAL_GetTick>
 8002aec:	4602      	mov	r2, r0
 8002aee:	693b      	ldr	r3, [r7, #16]
 8002af0:	1ad3      	subs	r3, r2, r3
 8002af2:	2b64      	cmp	r3, #100	; 0x64
 8002af4:	d901      	bls.n	8002afa <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002af6:	2303      	movs	r3, #3
 8002af8:	e1fa      	b.n	8002ef0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002afa:	4b5d      	ldr	r3, [pc, #372]	; (8002c70 <HAL_RCC_OscConfig+0x26c>)
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d0f0      	beq.n	8002ae8 <HAL_RCC_OscConfig+0xe4>
 8002b06:	e014      	b.n	8002b32 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b08:	f7fd fdfe 	bl	8000708 <HAL_GetTick>
 8002b0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b0e:	e008      	b.n	8002b22 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002b10:	f7fd fdfa 	bl	8000708 <HAL_GetTick>
 8002b14:	4602      	mov	r2, r0
 8002b16:	693b      	ldr	r3, [r7, #16]
 8002b18:	1ad3      	subs	r3, r2, r3
 8002b1a:	2b64      	cmp	r3, #100	; 0x64
 8002b1c:	d901      	bls.n	8002b22 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002b1e:	2303      	movs	r3, #3
 8002b20:	e1e6      	b.n	8002ef0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b22:	4b53      	ldr	r3, [pc, #332]	; (8002c70 <HAL_RCC_OscConfig+0x26c>)
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d1f0      	bne.n	8002b10 <HAL_RCC_OscConfig+0x10c>
 8002b2e:	e000      	b.n	8002b32 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b30:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f003 0302 	and.w	r3, r3, #2
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d063      	beq.n	8002c06 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002b3e:	4b4c      	ldr	r3, [pc, #304]	; (8002c70 <HAL_RCC_OscConfig+0x26c>)
 8002b40:	685b      	ldr	r3, [r3, #4]
 8002b42:	f003 030c 	and.w	r3, r3, #12
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d00b      	beq.n	8002b62 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002b4a:	4b49      	ldr	r3, [pc, #292]	; (8002c70 <HAL_RCC_OscConfig+0x26c>)
 8002b4c:	685b      	ldr	r3, [r3, #4]
 8002b4e:	f003 030c 	and.w	r3, r3, #12
 8002b52:	2b08      	cmp	r3, #8
 8002b54:	d11c      	bne.n	8002b90 <HAL_RCC_OscConfig+0x18c>
 8002b56:	4b46      	ldr	r3, [pc, #280]	; (8002c70 <HAL_RCC_OscConfig+0x26c>)
 8002b58:	685b      	ldr	r3, [r3, #4]
 8002b5a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d116      	bne.n	8002b90 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b62:	4b43      	ldr	r3, [pc, #268]	; (8002c70 <HAL_RCC_OscConfig+0x26c>)
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	f003 0302 	and.w	r3, r3, #2
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d005      	beq.n	8002b7a <HAL_RCC_OscConfig+0x176>
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	691b      	ldr	r3, [r3, #16]
 8002b72:	2b01      	cmp	r3, #1
 8002b74:	d001      	beq.n	8002b7a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002b76:	2301      	movs	r3, #1
 8002b78:	e1ba      	b.n	8002ef0 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b7a:	493d      	ldr	r1, [pc, #244]	; (8002c70 <HAL_RCC_OscConfig+0x26c>)
 8002b7c:	4b3c      	ldr	r3, [pc, #240]	; (8002c70 <HAL_RCC_OscConfig+0x26c>)
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	695b      	ldr	r3, [r3, #20]
 8002b88:	00db      	lsls	r3, r3, #3
 8002b8a:	4313      	orrs	r3, r2
 8002b8c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b8e:	e03a      	b.n	8002c06 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	691b      	ldr	r3, [r3, #16]
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d020      	beq.n	8002bda <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002b98:	4b36      	ldr	r3, [pc, #216]	; (8002c74 <HAL_RCC_OscConfig+0x270>)
 8002b9a:	2201      	movs	r2, #1
 8002b9c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b9e:	f7fd fdb3 	bl	8000708 <HAL_GetTick>
 8002ba2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ba4:	e008      	b.n	8002bb8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ba6:	f7fd fdaf 	bl	8000708 <HAL_GetTick>
 8002baa:	4602      	mov	r2, r0
 8002bac:	693b      	ldr	r3, [r7, #16]
 8002bae:	1ad3      	subs	r3, r2, r3
 8002bb0:	2b02      	cmp	r3, #2
 8002bb2:	d901      	bls.n	8002bb8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002bb4:	2303      	movs	r3, #3
 8002bb6:	e19b      	b.n	8002ef0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002bb8:	4b2d      	ldr	r3, [pc, #180]	; (8002c70 <HAL_RCC_OscConfig+0x26c>)
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	f003 0302 	and.w	r3, r3, #2
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d0f0      	beq.n	8002ba6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002bc4:	492a      	ldr	r1, [pc, #168]	; (8002c70 <HAL_RCC_OscConfig+0x26c>)
 8002bc6:	4b2a      	ldr	r3, [pc, #168]	; (8002c70 <HAL_RCC_OscConfig+0x26c>)
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	695b      	ldr	r3, [r3, #20]
 8002bd2:	00db      	lsls	r3, r3, #3
 8002bd4:	4313      	orrs	r3, r2
 8002bd6:	600b      	str	r3, [r1, #0]
 8002bd8:	e015      	b.n	8002c06 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002bda:	4b26      	ldr	r3, [pc, #152]	; (8002c74 <HAL_RCC_OscConfig+0x270>)
 8002bdc:	2200      	movs	r2, #0
 8002bde:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002be0:	f7fd fd92 	bl	8000708 <HAL_GetTick>
 8002be4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002be6:	e008      	b.n	8002bfa <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002be8:	f7fd fd8e 	bl	8000708 <HAL_GetTick>
 8002bec:	4602      	mov	r2, r0
 8002bee:	693b      	ldr	r3, [r7, #16]
 8002bf0:	1ad3      	subs	r3, r2, r3
 8002bf2:	2b02      	cmp	r3, #2
 8002bf4:	d901      	bls.n	8002bfa <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002bf6:	2303      	movs	r3, #3
 8002bf8:	e17a      	b.n	8002ef0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002bfa:	4b1d      	ldr	r3, [pc, #116]	; (8002c70 <HAL_RCC_OscConfig+0x26c>)
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f003 0302 	and.w	r3, r3, #2
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d1f0      	bne.n	8002be8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f003 0308 	and.w	r3, r3, #8
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d03a      	beq.n	8002c88 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	699b      	ldr	r3, [r3, #24]
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d019      	beq.n	8002c4e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002c1a:	4b17      	ldr	r3, [pc, #92]	; (8002c78 <HAL_RCC_OscConfig+0x274>)
 8002c1c:	2201      	movs	r2, #1
 8002c1e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c20:	f7fd fd72 	bl	8000708 <HAL_GetTick>
 8002c24:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c26:	e008      	b.n	8002c3a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c28:	f7fd fd6e 	bl	8000708 <HAL_GetTick>
 8002c2c:	4602      	mov	r2, r0
 8002c2e:	693b      	ldr	r3, [r7, #16]
 8002c30:	1ad3      	subs	r3, r2, r3
 8002c32:	2b02      	cmp	r3, #2
 8002c34:	d901      	bls.n	8002c3a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002c36:	2303      	movs	r3, #3
 8002c38:	e15a      	b.n	8002ef0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c3a:	4b0d      	ldr	r3, [pc, #52]	; (8002c70 <HAL_RCC_OscConfig+0x26c>)
 8002c3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c3e:	f003 0302 	and.w	r3, r3, #2
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d0f0      	beq.n	8002c28 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002c46:	2001      	movs	r0, #1
 8002c48:	f000 faa8 	bl	800319c <RCC_Delay>
 8002c4c:	e01c      	b.n	8002c88 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002c4e:	4b0a      	ldr	r3, [pc, #40]	; (8002c78 <HAL_RCC_OscConfig+0x274>)
 8002c50:	2200      	movs	r2, #0
 8002c52:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c54:	f7fd fd58 	bl	8000708 <HAL_GetTick>
 8002c58:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c5a:	e00f      	b.n	8002c7c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c5c:	f7fd fd54 	bl	8000708 <HAL_GetTick>
 8002c60:	4602      	mov	r2, r0
 8002c62:	693b      	ldr	r3, [r7, #16]
 8002c64:	1ad3      	subs	r3, r2, r3
 8002c66:	2b02      	cmp	r3, #2
 8002c68:	d908      	bls.n	8002c7c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002c6a:	2303      	movs	r3, #3
 8002c6c:	e140      	b.n	8002ef0 <HAL_RCC_OscConfig+0x4ec>
 8002c6e:	bf00      	nop
 8002c70:	40021000 	.word	0x40021000
 8002c74:	42420000 	.word	0x42420000
 8002c78:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c7c:	4b9e      	ldr	r3, [pc, #632]	; (8002ef8 <HAL_RCC_OscConfig+0x4f4>)
 8002c7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c80:	f003 0302 	and.w	r3, r3, #2
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d1e9      	bne.n	8002c5c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	f003 0304 	and.w	r3, r3, #4
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	f000 80a6 	beq.w	8002de2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c96:	2300      	movs	r3, #0
 8002c98:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002c9a:	4b97      	ldr	r3, [pc, #604]	; (8002ef8 <HAL_RCC_OscConfig+0x4f4>)
 8002c9c:	69db      	ldr	r3, [r3, #28]
 8002c9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d10d      	bne.n	8002cc2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ca6:	4a94      	ldr	r2, [pc, #592]	; (8002ef8 <HAL_RCC_OscConfig+0x4f4>)
 8002ca8:	4b93      	ldr	r3, [pc, #588]	; (8002ef8 <HAL_RCC_OscConfig+0x4f4>)
 8002caa:	69db      	ldr	r3, [r3, #28]
 8002cac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002cb0:	61d3      	str	r3, [r2, #28]
 8002cb2:	4b91      	ldr	r3, [pc, #580]	; (8002ef8 <HAL_RCC_OscConfig+0x4f4>)
 8002cb4:	69db      	ldr	r3, [r3, #28]
 8002cb6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002cba:	60bb      	str	r3, [r7, #8]
 8002cbc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002cbe:	2301      	movs	r3, #1
 8002cc0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cc2:	4b8e      	ldr	r3, [pc, #568]	; (8002efc <HAL_RCC_OscConfig+0x4f8>)
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d118      	bne.n	8002d00 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002cce:	4a8b      	ldr	r2, [pc, #556]	; (8002efc <HAL_RCC_OscConfig+0x4f8>)
 8002cd0:	4b8a      	ldr	r3, [pc, #552]	; (8002efc <HAL_RCC_OscConfig+0x4f8>)
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002cd8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002cda:	f7fd fd15 	bl	8000708 <HAL_GetTick>
 8002cde:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ce0:	e008      	b.n	8002cf4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ce2:	f7fd fd11 	bl	8000708 <HAL_GetTick>
 8002ce6:	4602      	mov	r2, r0
 8002ce8:	693b      	ldr	r3, [r7, #16]
 8002cea:	1ad3      	subs	r3, r2, r3
 8002cec:	2b64      	cmp	r3, #100	; 0x64
 8002cee:	d901      	bls.n	8002cf4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002cf0:	2303      	movs	r3, #3
 8002cf2:	e0fd      	b.n	8002ef0 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cf4:	4b81      	ldr	r3, [pc, #516]	; (8002efc <HAL_RCC_OscConfig+0x4f8>)
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d0f0      	beq.n	8002ce2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	68db      	ldr	r3, [r3, #12]
 8002d04:	2b01      	cmp	r3, #1
 8002d06:	d106      	bne.n	8002d16 <HAL_RCC_OscConfig+0x312>
 8002d08:	4a7b      	ldr	r2, [pc, #492]	; (8002ef8 <HAL_RCC_OscConfig+0x4f4>)
 8002d0a:	4b7b      	ldr	r3, [pc, #492]	; (8002ef8 <HAL_RCC_OscConfig+0x4f4>)
 8002d0c:	6a1b      	ldr	r3, [r3, #32]
 8002d0e:	f043 0301 	orr.w	r3, r3, #1
 8002d12:	6213      	str	r3, [r2, #32]
 8002d14:	e02d      	b.n	8002d72 <HAL_RCC_OscConfig+0x36e>
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	68db      	ldr	r3, [r3, #12]
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d10c      	bne.n	8002d38 <HAL_RCC_OscConfig+0x334>
 8002d1e:	4a76      	ldr	r2, [pc, #472]	; (8002ef8 <HAL_RCC_OscConfig+0x4f4>)
 8002d20:	4b75      	ldr	r3, [pc, #468]	; (8002ef8 <HAL_RCC_OscConfig+0x4f4>)
 8002d22:	6a1b      	ldr	r3, [r3, #32]
 8002d24:	f023 0301 	bic.w	r3, r3, #1
 8002d28:	6213      	str	r3, [r2, #32]
 8002d2a:	4a73      	ldr	r2, [pc, #460]	; (8002ef8 <HAL_RCC_OscConfig+0x4f4>)
 8002d2c:	4b72      	ldr	r3, [pc, #456]	; (8002ef8 <HAL_RCC_OscConfig+0x4f4>)
 8002d2e:	6a1b      	ldr	r3, [r3, #32]
 8002d30:	f023 0304 	bic.w	r3, r3, #4
 8002d34:	6213      	str	r3, [r2, #32]
 8002d36:	e01c      	b.n	8002d72 <HAL_RCC_OscConfig+0x36e>
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	68db      	ldr	r3, [r3, #12]
 8002d3c:	2b05      	cmp	r3, #5
 8002d3e:	d10c      	bne.n	8002d5a <HAL_RCC_OscConfig+0x356>
 8002d40:	4a6d      	ldr	r2, [pc, #436]	; (8002ef8 <HAL_RCC_OscConfig+0x4f4>)
 8002d42:	4b6d      	ldr	r3, [pc, #436]	; (8002ef8 <HAL_RCC_OscConfig+0x4f4>)
 8002d44:	6a1b      	ldr	r3, [r3, #32]
 8002d46:	f043 0304 	orr.w	r3, r3, #4
 8002d4a:	6213      	str	r3, [r2, #32]
 8002d4c:	4a6a      	ldr	r2, [pc, #424]	; (8002ef8 <HAL_RCC_OscConfig+0x4f4>)
 8002d4e:	4b6a      	ldr	r3, [pc, #424]	; (8002ef8 <HAL_RCC_OscConfig+0x4f4>)
 8002d50:	6a1b      	ldr	r3, [r3, #32]
 8002d52:	f043 0301 	orr.w	r3, r3, #1
 8002d56:	6213      	str	r3, [r2, #32]
 8002d58:	e00b      	b.n	8002d72 <HAL_RCC_OscConfig+0x36e>
 8002d5a:	4a67      	ldr	r2, [pc, #412]	; (8002ef8 <HAL_RCC_OscConfig+0x4f4>)
 8002d5c:	4b66      	ldr	r3, [pc, #408]	; (8002ef8 <HAL_RCC_OscConfig+0x4f4>)
 8002d5e:	6a1b      	ldr	r3, [r3, #32]
 8002d60:	f023 0301 	bic.w	r3, r3, #1
 8002d64:	6213      	str	r3, [r2, #32]
 8002d66:	4a64      	ldr	r2, [pc, #400]	; (8002ef8 <HAL_RCC_OscConfig+0x4f4>)
 8002d68:	4b63      	ldr	r3, [pc, #396]	; (8002ef8 <HAL_RCC_OscConfig+0x4f4>)
 8002d6a:	6a1b      	ldr	r3, [r3, #32]
 8002d6c:	f023 0304 	bic.w	r3, r3, #4
 8002d70:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	68db      	ldr	r3, [r3, #12]
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d015      	beq.n	8002da6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d7a:	f7fd fcc5 	bl	8000708 <HAL_GetTick>
 8002d7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d80:	e00a      	b.n	8002d98 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d82:	f7fd fcc1 	bl	8000708 <HAL_GetTick>
 8002d86:	4602      	mov	r2, r0
 8002d88:	693b      	ldr	r3, [r7, #16]
 8002d8a:	1ad3      	subs	r3, r2, r3
 8002d8c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d90:	4293      	cmp	r3, r2
 8002d92:	d901      	bls.n	8002d98 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002d94:	2303      	movs	r3, #3
 8002d96:	e0ab      	b.n	8002ef0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d98:	4b57      	ldr	r3, [pc, #348]	; (8002ef8 <HAL_RCC_OscConfig+0x4f4>)
 8002d9a:	6a1b      	ldr	r3, [r3, #32]
 8002d9c:	f003 0302 	and.w	r3, r3, #2
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d0ee      	beq.n	8002d82 <HAL_RCC_OscConfig+0x37e>
 8002da4:	e014      	b.n	8002dd0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002da6:	f7fd fcaf 	bl	8000708 <HAL_GetTick>
 8002daa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002dac:	e00a      	b.n	8002dc4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002dae:	f7fd fcab 	bl	8000708 <HAL_GetTick>
 8002db2:	4602      	mov	r2, r0
 8002db4:	693b      	ldr	r3, [r7, #16]
 8002db6:	1ad3      	subs	r3, r2, r3
 8002db8:	f241 3288 	movw	r2, #5000	; 0x1388
 8002dbc:	4293      	cmp	r3, r2
 8002dbe:	d901      	bls.n	8002dc4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002dc0:	2303      	movs	r3, #3
 8002dc2:	e095      	b.n	8002ef0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002dc4:	4b4c      	ldr	r3, [pc, #304]	; (8002ef8 <HAL_RCC_OscConfig+0x4f4>)
 8002dc6:	6a1b      	ldr	r3, [r3, #32]
 8002dc8:	f003 0302 	and.w	r3, r3, #2
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d1ee      	bne.n	8002dae <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002dd0:	7dfb      	ldrb	r3, [r7, #23]
 8002dd2:	2b01      	cmp	r3, #1
 8002dd4:	d105      	bne.n	8002de2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002dd6:	4a48      	ldr	r2, [pc, #288]	; (8002ef8 <HAL_RCC_OscConfig+0x4f4>)
 8002dd8:	4b47      	ldr	r3, [pc, #284]	; (8002ef8 <HAL_RCC_OscConfig+0x4f4>)
 8002dda:	69db      	ldr	r3, [r3, #28]
 8002ddc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002de0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	69db      	ldr	r3, [r3, #28]
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	f000 8081 	beq.w	8002eee <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002dec:	4b42      	ldr	r3, [pc, #264]	; (8002ef8 <HAL_RCC_OscConfig+0x4f4>)
 8002dee:	685b      	ldr	r3, [r3, #4]
 8002df0:	f003 030c 	and.w	r3, r3, #12
 8002df4:	2b08      	cmp	r3, #8
 8002df6:	d061      	beq.n	8002ebc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	69db      	ldr	r3, [r3, #28]
 8002dfc:	2b02      	cmp	r3, #2
 8002dfe:	d146      	bne.n	8002e8e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e00:	4b3f      	ldr	r3, [pc, #252]	; (8002f00 <HAL_RCC_OscConfig+0x4fc>)
 8002e02:	2200      	movs	r2, #0
 8002e04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e06:	f7fd fc7f 	bl	8000708 <HAL_GetTick>
 8002e0a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002e0c:	e008      	b.n	8002e20 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e0e:	f7fd fc7b 	bl	8000708 <HAL_GetTick>
 8002e12:	4602      	mov	r2, r0
 8002e14:	693b      	ldr	r3, [r7, #16]
 8002e16:	1ad3      	subs	r3, r2, r3
 8002e18:	2b02      	cmp	r3, #2
 8002e1a:	d901      	bls.n	8002e20 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002e1c:	2303      	movs	r3, #3
 8002e1e:	e067      	b.n	8002ef0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002e20:	4b35      	ldr	r3, [pc, #212]	; (8002ef8 <HAL_RCC_OscConfig+0x4f4>)
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d1f0      	bne.n	8002e0e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	6a1b      	ldr	r3, [r3, #32]
 8002e30:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002e34:	d108      	bne.n	8002e48 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002e36:	4930      	ldr	r1, [pc, #192]	; (8002ef8 <HAL_RCC_OscConfig+0x4f4>)
 8002e38:	4b2f      	ldr	r3, [pc, #188]	; (8002ef8 <HAL_RCC_OscConfig+0x4f4>)
 8002e3a:	685b      	ldr	r3, [r3, #4]
 8002e3c:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	689b      	ldr	r3, [r3, #8]
 8002e44:	4313      	orrs	r3, r2
 8002e46:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002e48:	482b      	ldr	r0, [pc, #172]	; (8002ef8 <HAL_RCC_OscConfig+0x4f4>)
 8002e4a:	4b2b      	ldr	r3, [pc, #172]	; (8002ef8 <HAL_RCC_OscConfig+0x4f4>)
 8002e4c:	685b      	ldr	r3, [r3, #4]
 8002e4e:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	6a19      	ldr	r1, [r3, #32]
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e5a:	430b      	orrs	r3, r1
 8002e5c:	4313      	orrs	r3, r2
 8002e5e:	6043      	str	r3, [r0, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002e60:	4b27      	ldr	r3, [pc, #156]	; (8002f00 <HAL_RCC_OscConfig+0x4fc>)
 8002e62:	2201      	movs	r2, #1
 8002e64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e66:	f7fd fc4f 	bl	8000708 <HAL_GetTick>
 8002e6a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002e6c:	e008      	b.n	8002e80 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e6e:	f7fd fc4b 	bl	8000708 <HAL_GetTick>
 8002e72:	4602      	mov	r2, r0
 8002e74:	693b      	ldr	r3, [r7, #16]
 8002e76:	1ad3      	subs	r3, r2, r3
 8002e78:	2b02      	cmp	r3, #2
 8002e7a:	d901      	bls.n	8002e80 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002e7c:	2303      	movs	r3, #3
 8002e7e:	e037      	b.n	8002ef0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002e80:	4b1d      	ldr	r3, [pc, #116]	; (8002ef8 <HAL_RCC_OscConfig+0x4f4>)
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d0f0      	beq.n	8002e6e <HAL_RCC_OscConfig+0x46a>
 8002e8c:	e02f      	b.n	8002eee <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e8e:	4b1c      	ldr	r3, [pc, #112]	; (8002f00 <HAL_RCC_OscConfig+0x4fc>)
 8002e90:	2200      	movs	r2, #0
 8002e92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e94:	f7fd fc38 	bl	8000708 <HAL_GetTick>
 8002e98:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002e9a:	e008      	b.n	8002eae <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e9c:	f7fd fc34 	bl	8000708 <HAL_GetTick>
 8002ea0:	4602      	mov	r2, r0
 8002ea2:	693b      	ldr	r3, [r7, #16]
 8002ea4:	1ad3      	subs	r3, r2, r3
 8002ea6:	2b02      	cmp	r3, #2
 8002ea8:	d901      	bls.n	8002eae <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002eaa:	2303      	movs	r3, #3
 8002eac:	e020      	b.n	8002ef0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002eae:	4b12      	ldr	r3, [pc, #72]	; (8002ef8 <HAL_RCC_OscConfig+0x4f4>)
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d1f0      	bne.n	8002e9c <HAL_RCC_OscConfig+0x498>
 8002eba:	e018      	b.n	8002eee <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	69db      	ldr	r3, [r3, #28]
 8002ec0:	2b01      	cmp	r3, #1
 8002ec2:	d101      	bne.n	8002ec8 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002ec4:	2301      	movs	r3, #1
 8002ec6:	e013      	b.n	8002ef0 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002ec8:	4b0b      	ldr	r3, [pc, #44]	; (8002ef8 <HAL_RCC_OscConfig+0x4f4>)
 8002eca:	685b      	ldr	r3, [r3, #4]
 8002ecc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	6a1b      	ldr	r3, [r3, #32]
 8002ed8:	429a      	cmp	r2, r3
 8002eda:	d106      	bne.n	8002eea <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ee6:	429a      	cmp	r2, r3
 8002ee8:	d001      	beq.n	8002eee <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002eea:	2301      	movs	r3, #1
 8002eec:	e000      	b.n	8002ef0 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8002eee:	2300      	movs	r3, #0
}
 8002ef0:	4618      	mov	r0, r3
 8002ef2:	3718      	adds	r7, #24
 8002ef4:	46bd      	mov	sp, r7
 8002ef6:	bd80      	pop	{r7, pc}
 8002ef8:	40021000 	.word	0x40021000
 8002efc:	40007000 	.word	0x40007000
 8002f00:	42420060 	.word	0x42420060

08002f04 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002f04:	b580      	push	{r7, lr}
 8002f06:	b084      	sub	sp, #16
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	6078      	str	r0, [r7, #4]
 8002f0c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d101      	bne.n	8002f18 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002f14:	2301      	movs	r3, #1
 8002f16:	e0d0      	b.n	80030ba <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002f18:	4b6a      	ldr	r3, [pc, #424]	; (80030c4 <HAL_RCC_ClockConfig+0x1c0>)
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	f003 0207 	and.w	r2, r3, #7
 8002f20:	683b      	ldr	r3, [r7, #0]
 8002f22:	429a      	cmp	r2, r3
 8002f24:	d210      	bcs.n	8002f48 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f26:	4967      	ldr	r1, [pc, #412]	; (80030c4 <HAL_RCC_ClockConfig+0x1c0>)
 8002f28:	4b66      	ldr	r3, [pc, #408]	; (80030c4 <HAL_RCC_ClockConfig+0x1c0>)
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f023 0207 	bic.w	r2, r3, #7
 8002f30:	683b      	ldr	r3, [r7, #0]
 8002f32:	4313      	orrs	r3, r2
 8002f34:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f36:	4b63      	ldr	r3, [pc, #396]	; (80030c4 <HAL_RCC_ClockConfig+0x1c0>)
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f003 0207 	and.w	r2, r3, #7
 8002f3e:	683b      	ldr	r3, [r7, #0]
 8002f40:	429a      	cmp	r2, r3
 8002f42:	d001      	beq.n	8002f48 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002f44:	2301      	movs	r3, #1
 8002f46:	e0b8      	b.n	80030ba <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f003 0302 	and.w	r3, r3, #2
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d020      	beq.n	8002f96 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f003 0304 	and.w	r3, r3, #4
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d005      	beq.n	8002f6c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002f60:	4a59      	ldr	r2, [pc, #356]	; (80030c8 <HAL_RCC_ClockConfig+0x1c4>)
 8002f62:	4b59      	ldr	r3, [pc, #356]	; (80030c8 <HAL_RCC_ClockConfig+0x1c4>)
 8002f64:	685b      	ldr	r3, [r3, #4]
 8002f66:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002f6a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f003 0308 	and.w	r3, r3, #8
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d005      	beq.n	8002f84 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002f78:	4a53      	ldr	r2, [pc, #332]	; (80030c8 <HAL_RCC_ClockConfig+0x1c4>)
 8002f7a:	4b53      	ldr	r3, [pc, #332]	; (80030c8 <HAL_RCC_ClockConfig+0x1c4>)
 8002f7c:	685b      	ldr	r3, [r3, #4]
 8002f7e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002f82:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f84:	4950      	ldr	r1, [pc, #320]	; (80030c8 <HAL_RCC_ClockConfig+0x1c4>)
 8002f86:	4b50      	ldr	r3, [pc, #320]	; (80030c8 <HAL_RCC_ClockConfig+0x1c4>)
 8002f88:	685b      	ldr	r3, [r3, #4]
 8002f8a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	689b      	ldr	r3, [r3, #8]
 8002f92:	4313      	orrs	r3, r2
 8002f94:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f003 0301 	and.w	r3, r3, #1
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d040      	beq.n	8003024 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	685b      	ldr	r3, [r3, #4]
 8002fa6:	2b01      	cmp	r3, #1
 8002fa8:	d107      	bne.n	8002fba <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002faa:	4b47      	ldr	r3, [pc, #284]	; (80030c8 <HAL_RCC_ClockConfig+0x1c4>)
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d115      	bne.n	8002fe2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002fb6:	2301      	movs	r3, #1
 8002fb8:	e07f      	b.n	80030ba <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	685b      	ldr	r3, [r3, #4]
 8002fbe:	2b02      	cmp	r3, #2
 8002fc0:	d107      	bne.n	8002fd2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002fc2:	4b41      	ldr	r3, [pc, #260]	; (80030c8 <HAL_RCC_ClockConfig+0x1c4>)
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d109      	bne.n	8002fe2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002fce:	2301      	movs	r3, #1
 8002fd0:	e073      	b.n	80030ba <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002fd2:	4b3d      	ldr	r3, [pc, #244]	; (80030c8 <HAL_RCC_ClockConfig+0x1c4>)
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f003 0302 	and.w	r3, r3, #2
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d101      	bne.n	8002fe2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002fde:	2301      	movs	r3, #1
 8002fe0:	e06b      	b.n	80030ba <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002fe2:	4939      	ldr	r1, [pc, #228]	; (80030c8 <HAL_RCC_ClockConfig+0x1c4>)
 8002fe4:	4b38      	ldr	r3, [pc, #224]	; (80030c8 <HAL_RCC_ClockConfig+0x1c4>)
 8002fe6:	685b      	ldr	r3, [r3, #4]
 8002fe8:	f023 0203 	bic.w	r2, r3, #3
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	685b      	ldr	r3, [r3, #4]
 8002ff0:	4313      	orrs	r3, r2
 8002ff2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002ff4:	f7fd fb88 	bl	8000708 <HAL_GetTick>
 8002ff8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ffa:	e00a      	b.n	8003012 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ffc:	f7fd fb84 	bl	8000708 <HAL_GetTick>
 8003000:	4602      	mov	r2, r0
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	1ad3      	subs	r3, r2, r3
 8003006:	f241 3288 	movw	r2, #5000	; 0x1388
 800300a:	4293      	cmp	r3, r2
 800300c:	d901      	bls.n	8003012 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800300e:	2303      	movs	r3, #3
 8003010:	e053      	b.n	80030ba <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003012:	4b2d      	ldr	r3, [pc, #180]	; (80030c8 <HAL_RCC_ClockConfig+0x1c4>)
 8003014:	685b      	ldr	r3, [r3, #4]
 8003016:	f003 020c 	and.w	r2, r3, #12
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	685b      	ldr	r3, [r3, #4]
 800301e:	009b      	lsls	r3, r3, #2
 8003020:	429a      	cmp	r2, r3
 8003022:	d1eb      	bne.n	8002ffc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003024:	4b27      	ldr	r3, [pc, #156]	; (80030c4 <HAL_RCC_ClockConfig+0x1c0>)
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	f003 0207 	and.w	r2, r3, #7
 800302c:	683b      	ldr	r3, [r7, #0]
 800302e:	429a      	cmp	r2, r3
 8003030:	d910      	bls.n	8003054 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003032:	4924      	ldr	r1, [pc, #144]	; (80030c4 <HAL_RCC_ClockConfig+0x1c0>)
 8003034:	4b23      	ldr	r3, [pc, #140]	; (80030c4 <HAL_RCC_ClockConfig+0x1c0>)
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	f023 0207 	bic.w	r2, r3, #7
 800303c:	683b      	ldr	r3, [r7, #0]
 800303e:	4313      	orrs	r3, r2
 8003040:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003042:	4b20      	ldr	r3, [pc, #128]	; (80030c4 <HAL_RCC_ClockConfig+0x1c0>)
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f003 0207 	and.w	r2, r3, #7
 800304a:	683b      	ldr	r3, [r7, #0]
 800304c:	429a      	cmp	r2, r3
 800304e:	d001      	beq.n	8003054 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003050:	2301      	movs	r3, #1
 8003052:	e032      	b.n	80030ba <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	f003 0304 	and.w	r3, r3, #4
 800305c:	2b00      	cmp	r3, #0
 800305e:	d008      	beq.n	8003072 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003060:	4919      	ldr	r1, [pc, #100]	; (80030c8 <HAL_RCC_ClockConfig+0x1c4>)
 8003062:	4b19      	ldr	r3, [pc, #100]	; (80030c8 <HAL_RCC_ClockConfig+0x1c4>)
 8003064:	685b      	ldr	r3, [r3, #4]
 8003066:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	68db      	ldr	r3, [r3, #12]
 800306e:	4313      	orrs	r3, r2
 8003070:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f003 0308 	and.w	r3, r3, #8
 800307a:	2b00      	cmp	r3, #0
 800307c:	d009      	beq.n	8003092 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800307e:	4912      	ldr	r1, [pc, #72]	; (80030c8 <HAL_RCC_ClockConfig+0x1c4>)
 8003080:	4b11      	ldr	r3, [pc, #68]	; (80030c8 <HAL_RCC_ClockConfig+0x1c4>)
 8003082:	685b      	ldr	r3, [r3, #4]
 8003084:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	691b      	ldr	r3, [r3, #16]
 800308c:	00db      	lsls	r3, r3, #3
 800308e:	4313      	orrs	r3, r2
 8003090:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003092:	f000 f821 	bl	80030d8 <HAL_RCC_GetSysClockFreq>
 8003096:	4601      	mov	r1, r0
 8003098:	4b0b      	ldr	r3, [pc, #44]	; (80030c8 <HAL_RCC_ClockConfig+0x1c4>)
 800309a:	685b      	ldr	r3, [r3, #4]
 800309c:	091b      	lsrs	r3, r3, #4
 800309e:	f003 030f 	and.w	r3, r3, #15
 80030a2:	4a0a      	ldr	r2, [pc, #40]	; (80030cc <HAL_RCC_ClockConfig+0x1c8>)
 80030a4:	5cd3      	ldrb	r3, [r2, r3]
 80030a6:	fa21 f303 	lsr.w	r3, r1, r3
 80030aa:	4a09      	ldr	r2, [pc, #36]	; (80030d0 <HAL_RCC_ClockConfig+0x1cc>)
 80030ac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80030ae:	4b09      	ldr	r3, [pc, #36]	; (80030d4 <HAL_RCC_ClockConfig+0x1d0>)
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	4618      	mov	r0, r3
 80030b4:	f7fd fae6 	bl	8000684 <HAL_InitTick>

  return HAL_OK;
 80030b8:	2300      	movs	r3, #0
}
 80030ba:	4618      	mov	r0, r3
 80030bc:	3710      	adds	r7, #16
 80030be:	46bd      	mov	sp, r7
 80030c0:	bd80      	pop	{r7, pc}
 80030c2:	bf00      	nop
 80030c4:	40022000 	.word	0x40022000
 80030c8:	40021000 	.word	0x40021000
 80030cc:	08009400 	.word	0x08009400
 80030d0:	20000130 	.word	0x20000130
 80030d4:	20000000 	.word	0x20000000

080030d8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80030d8:	b490      	push	{r4, r7}
 80030da:	b08a      	sub	sp, #40	; 0x28
 80030dc:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80030de:	4b2a      	ldr	r3, [pc, #168]	; (8003188 <HAL_RCC_GetSysClockFreq+0xb0>)
 80030e0:	1d3c      	adds	r4, r7, #4
 80030e2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80030e4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80030e8:	4b28      	ldr	r3, [pc, #160]	; (800318c <HAL_RCC_GetSysClockFreq+0xb4>)
 80030ea:	881b      	ldrh	r3, [r3, #0]
 80030ec:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80030ee:	2300      	movs	r3, #0
 80030f0:	61fb      	str	r3, [r7, #28]
 80030f2:	2300      	movs	r3, #0
 80030f4:	61bb      	str	r3, [r7, #24]
 80030f6:	2300      	movs	r3, #0
 80030f8:	627b      	str	r3, [r7, #36]	; 0x24
 80030fa:	2300      	movs	r3, #0
 80030fc:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80030fe:	2300      	movs	r3, #0
 8003100:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003102:	4b23      	ldr	r3, [pc, #140]	; (8003190 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003104:	685b      	ldr	r3, [r3, #4]
 8003106:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003108:	69fb      	ldr	r3, [r7, #28]
 800310a:	f003 030c 	and.w	r3, r3, #12
 800310e:	2b04      	cmp	r3, #4
 8003110:	d002      	beq.n	8003118 <HAL_RCC_GetSysClockFreq+0x40>
 8003112:	2b08      	cmp	r3, #8
 8003114:	d003      	beq.n	800311e <HAL_RCC_GetSysClockFreq+0x46>
 8003116:	e02d      	b.n	8003174 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003118:	4b1e      	ldr	r3, [pc, #120]	; (8003194 <HAL_RCC_GetSysClockFreq+0xbc>)
 800311a:	623b      	str	r3, [r7, #32]
      break;
 800311c:	e02d      	b.n	800317a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800311e:	69fb      	ldr	r3, [r7, #28]
 8003120:	0c9b      	lsrs	r3, r3, #18
 8003122:	f003 030f 	and.w	r3, r3, #15
 8003126:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800312a:	4413      	add	r3, r2
 800312c:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003130:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003132:	69fb      	ldr	r3, [r7, #28]
 8003134:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003138:	2b00      	cmp	r3, #0
 800313a:	d013      	beq.n	8003164 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800313c:	4b14      	ldr	r3, [pc, #80]	; (8003190 <HAL_RCC_GetSysClockFreq+0xb8>)
 800313e:	685b      	ldr	r3, [r3, #4]
 8003140:	0c5b      	lsrs	r3, r3, #17
 8003142:	f003 0301 	and.w	r3, r3, #1
 8003146:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800314a:	4413      	add	r3, r2
 800314c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003150:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003152:	697b      	ldr	r3, [r7, #20]
 8003154:	4a0f      	ldr	r2, [pc, #60]	; (8003194 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003156:	fb02 f203 	mul.w	r2, r2, r3
 800315a:	69bb      	ldr	r3, [r7, #24]
 800315c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003160:	627b      	str	r3, [r7, #36]	; 0x24
 8003162:	e004      	b.n	800316e <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003164:	697b      	ldr	r3, [r7, #20]
 8003166:	4a0c      	ldr	r2, [pc, #48]	; (8003198 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003168:	fb02 f303 	mul.w	r3, r2, r3
 800316c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800316e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003170:	623b      	str	r3, [r7, #32]
      break;
 8003172:	e002      	b.n	800317a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003174:	4b07      	ldr	r3, [pc, #28]	; (8003194 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003176:	623b      	str	r3, [r7, #32]
      break;
 8003178:	bf00      	nop
    }
  }
  return sysclockfreq;
 800317a:	6a3b      	ldr	r3, [r7, #32]
}
 800317c:	4618      	mov	r0, r3
 800317e:	3728      	adds	r7, #40	; 0x28
 8003180:	46bd      	mov	sp, r7
 8003182:	bc90      	pop	{r4, r7}
 8003184:	4770      	bx	lr
 8003186:	bf00      	nop
 8003188:	08009234 	.word	0x08009234
 800318c:	08009244 	.word	0x08009244
 8003190:	40021000 	.word	0x40021000
 8003194:	007a1200 	.word	0x007a1200
 8003198:	003d0900 	.word	0x003d0900

0800319c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800319c:	b480      	push	{r7}
 800319e:	b085      	sub	sp, #20
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80031a4:	4b0a      	ldr	r3, [pc, #40]	; (80031d0 <RCC_Delay+0x34>)
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	4a0a      	ldr	r2, [pc, #40]	; (80031d4 <RCC_Delay+0x38>)
 80031aa:	fba2 2303 	umull	r2, r3, r2, r3
 80031ae:	0a5b      	lsrs	r3, r3, #9
 80031b0:	687a      	ldr	r2, [r7, #4]
 80031b2:	fb02 f303 	mul.w	r3, r2, r3
 80031b6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80031b8:	bf00      	nop
  }
  while (Delay --);
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	1e5a      	subs	r2, r3, #1
 80031be:	60fa      	str	r2, [r7, #12]
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d1f9      	bne.n	80031b8 <RCC_Delay+0x1c>
}
 80031c4:	bf00      	nop
 80031c6:	3714      	adds	r7, #20
 80031c8:	46bd      	mov	sp, r7
 80031ca:	bc80      	pop	{r7}
 80031cc:	4770      	bx	lr
 80031ce:	bf00      	nop
 80031d0:	20000130 	.word	0x20000130
 80031d4:	10624dd3 	.word	0x10624dd3

080031d8 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80031d8:	b580      	push	{r7, lr}
 80031da:	b086      	sub	sp, #24
 80031dc:	af00      	add	r7, sp, #0
 80031de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80031e0:	2300      	movs	r3, #0
 80031e2:	613b      	str	r3, [r7, #16]
 80031e4:	2300      	movs	r3, #0
 80031e6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f003 0301 	and.w	r3, r3, #1
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d07d      	beq.n	80032f0 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 80031f4:	2300      	movs	r3, #0
 80031f6:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80031f8:	4b4f      	ldr	r3, [pc, #316]	; (8003338 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80031fa:	69db      	ldr	r3, [r3, #28]
 80031fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003200:	2b00      	cmp	r3, #0
 8003202:	d10d      	bne.n	8003220 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003204:	4a4c      	ldr	r2, [pc, #304]	; (8003338 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003206:	4b4c      	ldr	r3, [pc, #304]	; (8003338 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003208:	69db      	ldr	r3, [r3, #28]
 800320a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800320e:	61d3      	str	r3, [r2, #28]
 8003210:	4b49      	ldr	r3, [pc, #292]	; (8003338 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003212:	69db      	ldr	r3, [r3, #28]
 8003214:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003218:	60bb      	str	r3, [r7, #8]
 800321a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800321c:	2301      	movs	r3, #1
 800321e:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003220:	4b46      	ldr	r3, [pc, #280]	; (800333c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003228:	2b00      	cmp	r3, #0
 800322a:	d118      	bne.n	800325e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800322c:	4a43      	ldr	r2, [pc, #268]	; (800333c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800322e:	4b43      	ldr	r3, [pc, #268]	; (800333c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003236:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003238:	f7fd fa66 	bl	8000708 <HAL_GetTick>
 800323c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800323e:	e008      	b.n	8003252 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003240:	f7fd fa62 	bl	8000708 <HAL_GetTick>
 8003244:	4602      	mov	r2, r0
 8003246:	693b      	ldr	r3, [r7, #16]
 8003248:	1ad3      	subs	r3, r2, r3
 800324a:	2b64      	cmp	r3, #100	; 0x64
 800324c:	d901      	bls.n	8003252 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800324e:	2303      	movs	r3, #3
 8003250:	e06d      	b.n	800332e <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003252:	4b3a      	ldr	r3, [pc, #232]	; (800333c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800325a:	2b00      	cmp	r3, #0
 800325c:	d0f0      	beq.n	8003240 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800325e:	4b36      	ldr	r3, [pc, #216]	; (8003338 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003260:	6a1b      	ldr	r3, [r3, #32]
 8003262:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003266:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	2b00      	cmp	r3, #0
 800326c:	d02e      	beq.n	80032cc <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	685b      	ldr	r3, [r3, #4]
 8003272:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	429a      	cmp	r2, r3
 800327a:	d027      	beq.n	80032cc <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800327c:	4b2e      	ldr	r3, [pc, #184]	; (8003338 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800327e:	6a1b      	ldr	r3, [r3, #32]
 8003280:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003284:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003286:	4b2e      	ldr	r3, [pc, #184]	; (8003340 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003288:	2201      	movs	r2, #1
 800328a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800328c:	4b2c      	ldr	r3, [pc, #176]	; (8003340 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800328e:	2200      	movs	r2, #0
 8003290:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003292:	4a29      	ldr	r2, [pc, #164]	; (8003338 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	f003 0301 	and.w	r3, r3, #1
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d014      	beq.n	80032cc <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032a2:	f7fd fa31 	bl	8000708 <HAL_GetTick>
 80032a6:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80032a8:	e00a      	b.n	80032c0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80032aa:	f7fd fa2d 	bl	8000708 <HAL_GetTick>
 80032ae:	4602      	mov	r2, r0
 80032b0:	693b      	ldr	r3, [r7, #16]
 80032b2:	1ad3      	subs	r3, r2, r3
 80032b4:	f241 3288 	movw	r2, #5000	; 0x1388
 80032b8:	4293      	cmp	r3, r2
 80032ba:	d901      	bls.n	80032c0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80032bc:	2303      	movs	r3, #3
 80032be:	e036      	b.n	800332e <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80032c0:	4b1d      	ldr	r3, [pc, #116]	; (8003338 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80032c2:	6a1b      	ldr	r3, [r3, #32]
 80032c4:	f003 0302 	and.w	r3, r3, #2
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d0ee      	beq.n	80032aa <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80032cc:	491a      	ldr	r1, [pc, #104]	; (8003338 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80032ce:	4b1a      	ldr	r3, [pc, #104]	; (8003338 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80032d0:	6a1b      	ldr	r3, [r3, #32]
 80032d2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	685b      	ldr	r3, [r3, #4]
 80032da:	4313      	orrs	r3, r2
 80032dc:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80032de:	7dfb      	ldrb	r3, [r7, #23]
 80032e0:	2b01      	cmp	r3, #1
 80032e2:	d105      	bne.n	80032f0 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80032e4:	4a14      	ldr	r2, [pc, #80]	; (8003338 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80032e6:	4b14      	ldr	r3, [pc, #80]	; (8003338 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80032e8:	69db      	ldr	r3, [r3, #28]
 80032ea:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80032ee:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	f003 0302 	and.w	r3, r3, #2
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d008      	beq.n	800330e <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80032fc:	490e      	ldr	r1, [pc, #56]	; (8003338 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80032fe:	4b0e      	ldr	r3, [pc, #56]	; (8003338 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003300:	685b      	ldr	r3, [r3, #4]
 8003302:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	689b      	ldr	r3, [r3, #8]
 800330a:	4313      	orrs	r3, r2
 800330c:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f003 0310 	and.w	r3, r3, #16
 8003316:	2b00      	cmp	r3, #0
 8003318:	d008      	beq.n	800332c <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800331a:	4907      	ldr	r1, [pc, #28]	; (8003338 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800331c:	4b06      	ldr	r3, [pc, #24]	; (8003338 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800331e:	685b      	ldr	r3, [r3, #4]
 8003320:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	68db      	ldr	r3, [r3, #12]
 8003328:	4313      	orrs	r3, r2
 800332a:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 800332c:	2300      	movs	r3, #0
}
 800332e:	4618      	mov	r0, r3
 8003330:	3718      	adds	r7, #24
 8003332:	46bd      	mov	sp, r7
 8003334:	bd80      	pop	{r7, pc}
 8003336:	bf00      	nop
 8003338:	40021000 	.word	0x40021000
 800333c:	40007000 	.word	0x40007000
 8003340:	42420440 	.word	0x42420440

08003344 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003344:	b580      	push	{r7, lr}
 8003346:	b082      	sub	sp, #8
 8003348:	af00      	add	r7, sp, #0
 800334a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	2b00      	cmp	r3, #0
 8003350:	d101      	bne.n	8003356 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003352:	2301      	movs	r3, #1
 8003354:	e01d      	b.n	8003392 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800335c:	b2db      	uxtb	r3, r3
 800335e:	2b00      	cmp	r3, #0
 8003360:	d106      	bne.n	8003370 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	2200      	movs	r2, #0
 8003366:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800336a:	6878      	ldr	r0, [r7, #4]
 800336c:	f004 fc10 	bl	8007b90 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	2202      	movs	r2, #2
 8003374:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681a      	ldr	r2, [r3, #0]
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	3304      	adds	r3, #4
 8003380:	4619      	mov	r1, r3
 8003382:	4610      	mov	r0, r2
 8003384:	f000 fb66 	bl	8003a54 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	2201      	movs	r2, #1
 800338c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003390:	2300      	movs	r3, #0
}
 8003392:	4618      	mov	r0, r3
 8003394:	3708      	adds	r7, #8
 8003396:	46bd      	mov	sp, r7
 8003398:	bd80      	pop	{r7, pc}

0800339a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800339a:	b580      	push	{r7, lr}
 800339c:	b082      	sub	sp, #8
 800339e:	af00      	add	r7, sp, #0
 80033a0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d101      	bne.n	80033ac <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80033a8:	2301      	movs	r3, #1
 80033aa:	e01d      	b.n	80033e8 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80033b2:	b2db      	uxtb	r3, r3
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d106      	bne.n	80033c6 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	2200      	movs	r2, #0
 80033bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80033c0:	6878      	ldr	r0, [r7, #4]
 80033c2:	f000 f815 	bl	80033f0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	2202      	movs	r2, #2
 80033ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681a      	ldr	r2, [r3, #0]
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	3304      	adds	r3, #4
 80033d6:	4619      	mov	r1, r3
 80033d8:	4610      	mov	r0, r2
 80033da:	f000 fb3b 	bl	8003a54 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	2201      	movs	r2, #1
 80033e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80033e6:	2300      	movs	r3, #0
}
 80033e8:	4618      	mov	r0, r3
 80033ea:	3708      	adds	r7, #8
 80033ec:	46bd      	mov	sp, r7
 80033ee:	bd80      	pop	{r7, pc}

080033f0 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80033f0:	b480      	push	{r7}
 80033f2:	b083      	sub	sp, #12
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80033f8:	bf00      	nop
 80033fa:	370c      	adds	r7, #12
 80033fc:	46bd      	mov	sp, r7
 80033fe:	bc80      	pop	{r7}
 8003400:	4770      	bx	lr
	...

08003404 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003404:	b580      	push	{r7, lr}
 8003406:	b084      	sub	sp, #16
 8003408:	af00      	add	r7, sp, #0
 800340a:	6078      	str	r0, [r7, #4]
 800340c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	2201      	movs	r2, #1
 8003414:	6839      	ldr	r1, [r7, #0]
 8003416:	4618      	mov	r0, r3
 8003418:	f000 fd9c 	bl	8003f54 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	4a10      	ldr	r2, [pc, #64]	; (8003464 <HAL_TIM_PWM_Start+0x60>)
 8003422:	4293      	cmp	r3, r2
 8003424:	d107      	bne.n	8003436 <HAL_TIM_PWM_Start+0x32>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	687a      	ldr	r2, [r7, #4]
 800342c:	6812      	ldr	r2, [r2, #0]
 800342e:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8003430:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003434:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	689b      	ldr	r3, [r3, #8]
 800343c:	f003 0307 	and.w	r3, r3, #7
 8003440:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	2b06      	cmp	r3, #6
 8003446:	d007      	beq.n	8003458 <HAL_TIM_PWM_Start+0x54>
  {
    __HAL_TIM_ENABLE(htim);
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	687a      	ldr	r2, [r7, #4]
 800344e:	6812      	ldr	r2, [r2, #0]
 8003450:	6812      	ldr	r2, [r2, #0]
 8003452:	f042 0201 	orr.w	r2, r2, #1
 8003456:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003458:	2300      	movs	r3, #0
}
 800345a:	4618      	mov	r0, r3
 800345c:	3710      	adds	r7, #16
 800345e:	46bd      	mov	sp, r7
 8003460:	bd80      	pop	{r7, pc}
 8003462:	bf00      	nop
 8003464:	40012c00 	.word	0x40012c00

08003468 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003468:	b580      	push	{r7, lr}
 800346a:	b082      	sub	sp, #8
 800346c:	af00      	add	r7, sp, #0
 800346e:	6078      	str	r0, [r7, #4]
 8003470:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	2200      	movs	r2, #0
 8003478:	6839      	ldr	r1, [r7, #0]
 800347a:	4618      	mov	r0, r3
 800347c:	f000 fd6a 	bl	8003f54 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	4a1d      	ldr	r2, [pc, #116]	; (80034fc <HAL_TIM_PWM_Stop+0x94>)
 8003486:	4293      	cmp	r3, r2
 8003488:	d117      	bne.n	80034ba <HAL_TIM_PWM_Stop+0x52>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	6a1a      	ldr	r2, [r3, #32]
 8003490:	f241 1311 	movw	r3, #4369	; 0x1111
 8003494:	4013      	ands	r3, r2
 8003496:	2b00      	cmp	r3, #0
 8003498:	d10f      	bne.n	80034ba <HAL_TIM_PWM_Stop+0x52>
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	6a1a      	ldr	r2, [r3, #32]
 80034a0:	f240 4344 	movw	r3, #1092	; 0x444
 80034a4:	4013      	ands	r3, r2
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d107      	bne.n	80034ba <HAL_TIM_PWM_Stop+0x52>
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	687a      	ldr	r2, [r7, #4]
 80034b0:	6812      	ldr	r2, [r2, #0]
 80034b2:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80034b4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80034b8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	6a1a      	ldr	r2, [r3, #32]
 80034c0:	f241 1311 	movw	r3, #4369	; 0x1111
 80034c4:	4013      	ands	r3, r2
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d10f      	bne.n	80034ea <HAL_TIM_PWM_Stop+0x82>
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	6a1a      	ldr	r2, [r3, #32]
 80034d0:	f240 4344 	movw	r3, #1092	; 0x444
 80034d4:	4013      	ands	r3, r2
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d107      	bne.n	80034ea <HAL_TIM_PWM_Stop+0x82>
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	687a      	ldr	r2, [r7, #4]
 80034e0:	6812      	ldr	r2, [r2, #0]
 80034e2:	6812      	ldr	r2, [r2, #0]
 80034e4:	f022 0201 	bic.w	r2, r2, #1
 80034e8:	601a      	str	r2, [r3, #0]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	2201      	movs	r2, #1
 80034ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80034f2:	2300      	movs	r3, #0
}
 80034f4:	4618      	mov	r0, r3
 80034f6:	3708      	adds	r7, #8
 80034f8:	46bd      	mov	sp, r7
 80034fa:	bd80      	pop	{r7, pc}
 80034fc:	40012c00 	.word	0x40012c00

08003500 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003500:	b580      	push	{r7, lr}
 8003502:	b082      	sub	sp, #8
 8003504:	af00      	add	r7, sp, #0
 8003506:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	691b      	ldr	r3, [r3, #16]
 800350e:	f003 0302 	and.w	r3, r3, #2
 8003512:	2b02      	cmp	r3, #2
 8003514:	d122      	bne.n	800355c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	68db      	ldr	r3, [r3, #12]
 800351c:	f003 0302 	and.w	r3, r3, #2
 8003520:	2b02      	cmp	r3, #2
 8003522:	d11b      	bne.n	800355c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f06f 0202 	mvn.w	r2, #2
 800352c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	2201      	movs	r2, #1
 8003532:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	699b      	ldr	r3, [r3, #24]
 800353a:	f003 0303 	and.w	r3, r3, #3
 800353e:	2b00      	cmp	r3, #0
 8003540:	d003      	beq.n	800354a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003542:	6878      	ldr	r0, [r7, #4]
 8003544:	f000 fa6a 	bl	8003a1c <HAL_TIM_IC_CaptureCallback>
 8003548:	e005      	b.n	8003556 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800354a:	6878      	ldr	r0, [r7, #4]
 800354c:	f000 fa5d 	bl	8003a0a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003550:	6878      	ldr	r0, [r7, #4]
 8003552:	f000 fa6c 	bl	8003a2e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	2200      	movs	r2, #0
 800355a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	691b      	ldr	r3, [r3, #16]
 8003562:	f003 0304 	and.w	r3, r3, #4
 8003566:	2b04      	cmp	r3, #4
 8003568:	d122      	bne.n	80035b0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	68db      	ldr	r3, [r3, #12]
 8003570:	f003 0304 	and.w	r3, r3, #4
 8003574:	2b04      	cmp	r3, #4
 8003576:	d11b      	bne.n	80035b0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f06f 0204 	mvn.w	r2, #4
 8003580:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	2202      	movs	r2, #2
 8003586:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	699b      	ldr	r3, [r3, #24]
 800358e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003592:	2b00      	cmp	r3, #0
 8003594:	d003      	beq.n	800359e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003596:	6878      	ldr	r0, [r7, #4]
 8003598:	f000 fa40 	bl	8003a1c <HAL_TIM_IC_CaptureCallback>
 800359c:	e005      	b.n	80035aa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800359e:	6878      	ldr	r0, [r7, #4]
 80035a0:	f000 fa33 	bl	8003a0a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80035a4:	6878      	ldr	r0, [r7, #4]
 80035a6:	f000 fa42 	bl	8003a2e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	2200      	movs	r2, #0
 80035ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	691b      	ldr	r3, [r3, #16]
 80035b6:	f003 0308 	and.w	r3, r3, #8
 80035ba:	2b08      	cmp	r3, #8
 80035bc:	d122      	bne.n	8003604 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	68db      	ldr	r3, [r3, #12]
 80035c4:	f003 0308 	and.w	r3, r3, #8
 80035c8:	2b08      	cmp	r3, #8
 80035ca:	d11b      	bne.n	8003604 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f06f 0208 	mvn.w	r2, #8
 80035d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	2204      	movs	r2, #4
 80035da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	69db      	ldr	r3, [r3, #28]
 80035e2:	f003 0303 	and.w	r3, r3, #3
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d003      	beq.n	80035f2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80035ea:	6878      	ldr	r0, [r7, #4]
 80035ec:	f000 fa16 	bl	8003a1c <HAL_TIM_IC_CaptureCallback>
 80035f0:	e005      	b.n	80035fe <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80035f2:	6878      	ldr	r0, [r7, #4]
 80035f4:	f000 fa09 	bl	8003a0a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80035f8:	6878      	ldr	r0, [r7, #4]
 80035fa:	f000 fa18 	bl	8003a2e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	2200      	movs	r2, #0
 8003602:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	691b      	ldr	r3, [r3, #16]
 800360a:	f003 0310 	and.w	r3, r3, #16
 800360e:	2b10      	cmp	r3, #16
 8003610:	d122      	bne.n	8003658 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	68db      	ldr	r3, [r3, #12]
 8003618:	f003 0310 	and.w	r3, r3, #16
 800361c:	2b10      	cmp	r3, #16
 800361e:	d11b      	bne.n	8003658 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	f06f 0210 	mvn.w	r2, #16
 8003628:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	2208      	movs	r2, #8
 800362e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	69db      	ldr	r3, [r3, #28]
 8003636:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800363a:	2b00      	cmp	r3, #0
 800363c:	d003      	beq.n	8003646 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800363e:	6878      	ldr	r0, [r7, #4]
 8003640:	f000 f9ec 	bl	8003a1c <HAL_TIM_IC_CaptureCallback>
 8003644:	e005      	b.n	8003652 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003646:	6878      	ldr	r0, [r7, #4]
 8003648:	f000 f9df 	bl	8003a0a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800364c:	6878      	ldr	r0, [r7, #4]
 800364e:	f000 f9ee 	bl	8003a2e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	2200      	movs	r2, #0
 8003656:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	691b      	ldr	r3, [r3, #16]
 800365e:	f003 0301 	and.w	r3, r3, #1
 8003662:	2b01      	cmp	r3, #1
 8003664:	d10e      	bne.n	8003684 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	68db      	ldr	r3, [r3, #12]
 800366c:	f003 0301 	and.w	r3, r3, #1
 8003670:	2b01      	cmp	r3, #1
 8003672:	d107      	bne.n	8003684 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	f06f 0201 	mvn.w	r2, #1
 800367c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800367e:	6878      	ldr	r0, [r7, #4]
 8003680:	f003 fcd8 	bl	8007034 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	691b      	ldr	r3, [r3, #16]
 800368a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800368e:	2b80      	cmp	r3, #128	; 0x80
 8003690:	d10e      	bne.n	80036b0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	68db      	ldr	r3, [r3, #12]
 8003698:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800369c:	2b80      	cmp	r3, #128	; 0x80
 800369e:	d107      	bne.n	80036b0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80036a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80036aa:	6878      	ldr	r0, [r7, #4]
 80036ac:	f000 fcc3 	bl	8004036 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	691b      	ldr	r3, [r3, #16]
 80036b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036ba:	2b40      	cmp	r3, #64	; 0x40
 80036bc:	d10e      	bne.n	80036dc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	68db      	ldr	r3, [r3, #12]
 80036c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036c8:	2b40      	cmp	r3, #64	; 0x40
 80036ca:	d107      	bne.n	80036dc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80036d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80036d6:	6878      	ldr	r0, [r7, #4]
 80036d8:	f000 f9b2 	bl	8003a40 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	691b      	ldr	r3, [r3, #16]
 80036e2:	f003 0320 	and.w	r3, r3, #32
 80036e6:	2b20      	cmp	r3, #32
 80036e8:	d10e      	bne.n	8003708 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	68db      	ldr	r3, [r3, #12]
 80036f0:	f003 0320 	and.w	r3, r3, #32
 80036f4:	2b20      	cmp	r3, #32
 80036f6:	d107      	bne.n	8003708 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	f06f 0220 	mvn.w	r2, #32
 8003700:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003702:	6878      	ldr	r0, [r7, #4]
 8003704:	f000 fc8e 	bl	8004024 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003708:	bf00      	nop
 800370a:	3708      	adds	r7, #8
 800370c:	46bd      	mov	sp, r7
 800370e:	bd80      	pop	{r7, pc}

08003710 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003710:	b580      	push	{r7, lr}
 8003712:	b084      	sub	sp, #16
 8003714:	af00      	add	r7, sp, #0
 8003716:	60f8      	str	r0, [r7, #12]
 8003718:	60b9      	str	r1, [r7, #8]
 800371a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003722:	2b01      	cmp	r3, #1
 8003724:	d101      	bne.n	800372a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8003726:	2302      	movs	r3, #2
 8003728:	e0b4      	b.n	8003894 <HAL_TIM_PWM_ConfigChannel+0x184>
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	2201      	movs	r2, #1
 800372e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	2202      	movs	r2, #2
 8003736:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	2b0c      	cmp	r3, #12
 800373e:	f200 809f 	bhi.w	8003880 <HAL_TIM_PWM_ConfigChannel+0x170>
 8003742:	a201      	add	r2, pc, #4	; (adr r2, 8003748 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8003744:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003748:	0800377d 	.word	0x0800377d
 800374c:	08003881 	.word	0x08003881
 8003750:	08003881 	.word	0x08003881
 8003754:	08003881 	.word	0x08003881
 8003758:	080037bd 	.word	0x080037bd
 800375c:	08003881 	.word	0x08003881
 8003760:	08003881 	.word	0x08003881
 8003764:	08003881 	.word	0x08003881
 8003768:	080037ff 	.word	0x080037ff
 800376c:	08003881 	.word	0x08003881
 8003770:	08003881 	.word	0x08003881
 8003774:	08003881 	.word	0x08003881
 8003778:	0800383f 	.word	0x0800383f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	68b9      	ldr	r1, [r7, #8]
 8003782:	4618      	mov	r0, r3
 8003784:	f000 f9c8 	bl	8003b18 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	68fa      	ldr	r2, [r7, #12]
 800378e:	6812      	ldr	r2, [r2, #0]
 8003790:	6992      	ldr	r2, [r2, #24]
 8003792:	f042 0208 	orr.w	r2, r2, #8
 8003796:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	68fa      	ldr	r2, [r7, #12]
 800379e:	6812      	ldr	r2, [r2, #0]
 80037a0:	6992      	ldr	r2, [r2, #24]
 80037a2:	f022 0204 	bic.w	r2, r2, #4
 80037a6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	68fa      	ldr	r2, [r7, #12]
 80037ae:	6812      	ldr	r2, [r2, #0]
 80037b0:	6991      	ldr	r1, [r2, #24]
 80037b2:	68ba      	ldr	r2, [r7, #8]
 80037b4:	6912      	ldr	r2, [r2, #16]
 80037b6:	430a      	orrs	r2, r1
 80037b8:	619a      	str	r2, [r3, #24]
      break;
 80037ba:	e062      	b.n	8003882 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	68b9      	ldr	r1, [r7, #8]
 80037c2:	4618      	mov	r0, r3
 80037c4:	f000 fa0e 	bl	8003be4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	68fa      	ldr	r2, [r7, #12]
 80037ce:	6812      	ldr	r2, [r2, #0]
 80037d0:	6992      	ldr	r2, [r2, #24]
 80037d2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80037d6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	68fa      	ldr	r2, [r7, #12]
 80037de:	6812      	ldr	r2, [r2, #0]
 80037e0:	6992      	ldr	r2, [r2, #24]
 80037e2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80037e6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	68fa      	ldr	r2, [r7, #12]
 80037ee:	6812      	ldr	r2, [r2, #0]
 80037f0:	6991      	ldr	r1, [r2, #24]
 80037f2:	68ba      	ldr	r2, [r7, #8]
 80037f4:	6912      	ldr	r2, [r2, #16]
 80037f6:	0212      	lsls	r2, r2, #8
 80037f8:	430a      	orrs	r2, r1
 80037fa:	619a      	str	r2, [r3, #24]
      break;
 80037fc:	e041      	b.n	8003882 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	68b9      	ldr	r1, [r7, #8]
 8003804:	4618      	mov	r0, r3
 8003806:	f000 fa57 	bl	8003cb8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	68fa      	ldr	r2, [r7, #12]
 8003810:	6812      	ldr	r2, [r2, #0]
 8003812:	69d2      	ldr	r2, [r2, #28]
 8003814:	f042 0208 	orr.w	r2, r2, #8
 8003818:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	68fa      	ldr	r2, [r7, #12]
 8003820:	6812      	ldr	r2, [r2, #0]
 8003822:	69d2      	ldr	r2, [r2, #28]
 8003824:	f022 0204 	bic.w	r2, r2, #4
 8003828:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	68fa      	ldr	r2, [r7, #12]
 8003830:	6812      	ldr	r2, [r2, #0]
 8003832:	69d1      	ldr	r1, [r2, #28]
 8003834:	68ba      	ldr	r2, [r7, #8]
 8003836:	6912      	ldr	r2, [r2, #16]
 8003838:	430a      	orrs	r2, r1
 800383a:	61da      	str	r2, [r3, #28]
      break;
 800383c:	e021      	b.n	8003882 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	68b9      	ldr	r1, [r7, #8]
 8003844:	4618      	mov	r0, r3
 8003846:	f000 faa1 	bl	8003d8c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	68fa      	ldr	r2, [r7, #12]
 8003850:	6812      	ldr	r2, [r2, #0]
 8003852:	69d2      	ldr	r2, [r2, #28]
 8003854:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003858:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	68fa      	ldr	r2, [r7, #12]
 8003860:	6812      	ldr	r2, [r2, #0]
 8003862:	69d2      	ldr	r2, [r2, #28]
 8003864:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003868:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	68fa      	ldr	r2, [r7, #12]
 8003870:	6812      	ldr	r2, [r2, #0]
 8003872:	69d1      	ldr	r1, [r2, #28]
 8003874:	68ba      	ldr	r2, [r7, #8]
 8003876:	6912      	ldr	r2, [r2, #16]
 8003878:	0212      	lsls	r2, r2, #8
 800387a:	430a      	orrs	r2, r1
 800387c:	61da      	str	r2, [r3, #28]
      break;
 800387e:	e000      	b.n	8003882 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8003880:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	2201      	movs	r2, #1
 8003886:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	2200      	movs	r2, #0
 800388e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003892:	2300      	movs	r3, #0
}
 8003894:	4618      	mov	r0, r3
 8003896:	3710      	adds	r7, #16
 8003898:	46bd      	mov	sp, r7
 800389a:	bd80      	pop	{r7, pc}

0800389c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800389c:	b580      	push	{r7, lr}
 800389e:	b084      	sub	sp, #16
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	6078      	str	r0, [r7, #4]
 80038a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80038ac:	2b01      	cmp	r3, #1
 80038ae:	d101      	bne.n	80038b4 <HAL_TIM_ConfigClockSource+0x18>
 80038b0:	2302      	movs	r3, #2
 80038b2:	e0a6      	b.n	8003a02 <HAL_TIM_ConfigClockSource+0x166>
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	2201      	movs	r2, #1
 80038b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	2202      	movs	r2, #2
 80038c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	689b      	ldr	r3, [r3, #8]
 80038ca:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80038d2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80038da:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	68fa      	ldr	r2, [r7, #12]
 80038e2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80038e4:	683b      	ldr	r3, [r7, #0]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	2b40      	cmp	r3, #64	; 0x40
 80038ea:	d067      	beq.n	80039bc <HAL_TIM_ConfigClockSource+0x120>
 80038ec:	2b40      	cmp	r3, #64	; 0x40
 80038ee:	d80b      	bhi.n	8003908 <HAL_TIM_ConfigClockSource+0x6c>
 80038f0:	2b10      	cmp	r3, #16
 80038f2:	d073      	beq.n	80039dc <HAL_TIM_ConfigClockSource+0x140>
 80038f4:	2b10      	cmp	r3, #16
 80038f6:	d802      	bhi.n	80038fe <HAL_TIM_ConfigClockSource+0x62>
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d06f      	beq.n	80039dc <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 80038fc:	e078      	b.n	80039f0 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80038fe:	2b20      	cmp	r3, #32
 8003900:	d06c      	beq.n	80039dc <HAL_TIM_ConfigClockSource+0x140>
 8003902:	2b30      	cmp	r3, #48	; 0x30
 8003904:	d06a      	beq.n	80039dc <HAL_TIM_ConfigClockSource+0x140>
      break;
 8003906:	e073      	b.n	80039f0 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003908:	2b70      	cmp	r3, #112	; 0x70
 800390a:	d00d      	beq.n	8003928 <HAL_TIM_ConfigClockSource+0x8c>
 800390c:	2b70      	cmp	r3, #112	; 0x70
 800390e:	d804      	bhi.n	800391a <HAL_TIM_ConfigClockSource+0x7e>
 8003910:	2b50      	cmp	r3, #80	; 0x50
 8003912:	d033      	beq.n	800397c <HAL_TIM_ConfigClockSource+0xe0>
 8003914:	2b60      	cmp	r3, #96	; 0x60
 8003916:	d041      	beq.n	800399c <HAL_TIM_ConfigClockSource+0x100>
      break;
 8003918:	e06a      	b.n	80039f0 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800391a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800391e:	d066      	beq.n	80039ee <HAL_TIM_ConfigClockSource+0x152>
 8003920:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003924:	d017      	beq.n	8003956 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8003926:	e063      	b.n	80039f0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	6818      	ldr	r0, [r3, #0]
 800392c:	683b      	ldr	r3, [r7, #0]
 800392e:	6899      	ldr	r1, [r3, #8]
 8003930:	683b      	ldr	r3, [r7, #0]
 8003932:	685a      	ldr	r2, [r3, #4]
 8003934:	683b      	ldr	r3, [r7, #0]
 8003936:	68db      	ldr	r3, [r3, #12]
 8003938:	f000 faed 	bl	8003f16 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	689b      	ldr	r3, [r3, #8]
 8003942:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800394a:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	68fa      	ldr	r2, [r7, #12]
 8003952:	609a      	str	r2, [r3, #8]
      break;
 8003954:	e04c      	b.n	80039f0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	6818      	ldr	r0, [r3, #0]
 800395a:	683b      	ldr	r3, [r7, #0]
 800395c:	6899      	ldr	r1, [r3, #8]
 800395e:	683b      	ldr	r3, [r7, #0]
 8003960:	685a      	ldr	r2, [r3, #4]
 8003962:	683b      	ldr	r3, [r7, #0]
 8003964:	68db      	ldr	r3, [r3, #12]
 8003966:	f000 fad6 	bl	8003f16 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	687a      	ldr	r2, [r7, #4]
 8003970:	6812      	ldr	r2, [r2, #0]
 8003972:	6892      	ldr	r2, [r2, #8]
 8003974:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003978:	609a      	str	r2, [r3, #8]
      break;
 800397a:	e039      	b.n	80039f0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	6818      	ldr	r0, [r3, #0]
 8003980:	683b      	ldr	r3, [r7, #0]
 8003982:	6859      	ldr	r1, [r3, #4]
 8003984:	683b      	ldr	r3, [r7, #0]
 8003986:	68db      	ldr	r3, [r3, #12]
 8003988:	461a      	mov	r2, r3
 800398a:	f000 fa4d 	bl	8003e28 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	2150      	movs	r1, #80	; 0x50
 8003994:	4618      	mov	r0, r3
 8003996:	f000 faa4 	bl	8003ee2 <TIM_ITRx_SetConfig>
      break;
 800399a:	e029      	b.n	80039f0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	6818      	ldr	r0, [r3, #0]
 80039a0:	683b      	ldr	r3, [r7, #0]
 80039a2:	6859      	ldr	r1, [r3, #4]
 80039a4:	683b      	ldr	r3, [r7, #0]
 80039a6:	68db      	ldr	r3, [r3, #12]
 80039a8:	461a      	mov	r2, r3
 80039aa:	f000 fa6b 	bl	8003e84 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	2160      	movs	r1, #96	; 0x60
 80039b4:	4618      	mov	r0, r3
 80039b6:	f000 fa94 	bl	8003ee2 <TIM_ITRx_SetConfig>
      break;
 80039ba:	e019      	b.n	80039f0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	6818      	ldr	r0, [r3, #0]
 80039c0:	683b      	ldr	r3, [r7, #0]
 80039c2:	6859      	ldr	r1, [r3, #4]
 80039c4:	683b      	ldr	r3, [r7, #0]
 80039c6:	68db      	ldr	r3, [r3, #12]
 80039c8:	461a      	mov	r2, r3
 80039ca:	f000 fa2d 	bl	8003e28 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	2140      	movs	r1, #64	; 0x40
 80039d4:	4618      	mov	r0, r3
 80039d6:	f000 fa84 	bl	8003ee2 <TIM_ITRx_SetConfig>
      break;
 80039da:	e009      	b.n	80039f0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681a      	ldr	r2, [r3, #0]
 80039e0:	683b      	ldr	r3, [r7, #0]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	4619      	mov	r1, r3
 80039e6:	4610      	mov	r0, r2
 80039e8:	f000 fa7b 	bl	8003ee2 <TIM_ITRx_SetConfig>
      break;
 80039ec:	e000      	b.n	80039f0 <HAL_TIM_ConfigClockSource+0x154>
      break;
 80039ee:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	2201      	movs	r2, #1
 80039f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	2200      	movs	r2, #0
 80039fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003a00:	2300      	movs	r3, #0
}
 8003a02:	4618      	mov	r0, r3
 8003a04:	3710      	adds	r7, #16
 8003a06:	46bd      	mov	sp, r7
 8003a08:	bd80      	pop	{r7, pc}

08003a0a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003a0a:	b480      	push	{r7}
 8003a0c:	b083      	sub	sp, #12
 8003a0e:	af00      	add	r7, sp, #0
 8003a10:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003a12:	bf00      	nop
 8003a14:	370c      	adds	r7, #12
 8003a16:	46bd      	mov	sp, r7
 8003a18:	bc80      	pop	{r7}
 8003a1a:	4770      	bx	lr

08003a1c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003a1c:	b480      	push	{r7}
 8003a1e:	b083      	sub	sp, #12
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003a24:	bf00      	nop
 8003a26:	370c      	adds	r7, #12
 8003a28:	46bd      	mov	sp, r7
 8003a2a:	bc80      	pop	{r7}
 8003a2c:	4770      	bx	lr

08003a2e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003a2e:	b480      	push	{r7}
 8003a30:	b083      	sub	sp, #12
 8003a32:	af00      	add	r7, sp, #0
 8003a34:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003a36:	bf00      	nop
 8003a38:	370c      	adds	r7, #12
 8003a3a:	46bd      	mov	sp, r7
 8003a3c:	bc80      	pop	{r7}
 8003a3e:	4770      	bx	lr

08003a40 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003a40:	b480      	push	{r7}
 8003a42:	b083      	sub	sp, #12
 8003a44:	af00      	add	r7, sp, #0
 8003a46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003a48:	bf00      	nop
 8003a4a:	370c      	adds	r7, #12
 8003a4c:	46bd      	mov	sp, r7
 8003a4e:	bc80      	pop	{r7}
 8003a50:	4770      	bx	lr
	...

08003a54 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003a54:	b480      	push	{r7}
 8003a56:	b085      	sub	sp, #20
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	6078      	str	r0, [r7, #4]
 8003a5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	4a29      	ldr	r2, [pc, #164]	; (8003b0c <TIM_Base_SetConfig+0xb8>)
 8003a68:	4293      	cmp	r3, r2
 8003a6a:	d00b      	beq.n	8003a84 <TIM_Base_SetConfig+0x30>
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003a72:	d007      	beq.n	8003a84 <TIM_Base_SetConfig+0x30>
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	4a26      	ldr	r2, [pc, #152]	; (8003b10 <TIM_Base_SetConfig+0xbc>)
 8003a78:	4293      	cmp	r3, r2
 8003a7a:	d003      	beq.n	8003a84 <TIM_Base_SetConfig+0x30>
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	4a25      	ldr	r2, [pc, #148]	; (8003b14 <TIM_Base_SetConfig+0xc0>)
 8003a80:	4293      	cmp	r3, r2
 8003a82:	d108      	bne.n	8003a96 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003a8a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003a8c:	683b      	ldr	r3, [r7, #0]
 8003a8e:	685b      	ldr	r3, [r3, #4]
 8003a90:	68fa      	ldr	r2, [r7, #12]
 8003a92:	4313      	orrs	r3, r2
 8003a94:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	4a1c      	ldr	r2, [pc, #112]	; (8003b0c <TIM_Base_SetConfig+0xb8>)
 8003a9a:	4293      	cmp	r3, r2
 8003a9c:	d00b      	beq.n	8003ab6 <TIM_Base_SetConfig+0x62>
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003aa4:	d007      	beq.n	8003ab6 <TIM_Base_SetConfig+0x62>
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	4a19      	ldr	r2, [pc, #100]	; (8003b10 <TIM_Base_SetConfig+0xbc>)
 8003aaa:	4293      	cmp	r3, r2
 8003aac:	d003      	beq.n	8003ab6 <TIM_Base_SetConfig+0x62>
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	4a18      	ldr	r2, [pc, #96]	; (8003b14 <TIM_Base_SetConfig+0xc0>)
 8003ab2:	4293      	cmp	r3, r2
 8003ab4:	d108      	bne.n	8003ac8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003abc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003abe:	683b      	ldr	r3, [r7, #0]
 8003ac0:	68db      	ldr	r3, [r3, #12]
 8003ac2:	68fa      	ldr	r2, [r7, #12]
 8003ac4:	4313      	orrs	r3, r2
 8003ac6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003ace:	683b      	ldr	r3, [r7, #0]
 8003ad0:	695b      	ldr	r3, [r3, #20]
 8003ad2:	4313      	orrs	r3, r2
 8003ad4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	68fa      	ldr	r2, [r7, #12]
 8003ada:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003adc:	683b      	ldr	r3, [r7, #0]
 8003ade:	689a      	ldr	r2, [r3, #8]
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003ae4:	683b      	ldr	r3, [r7, #0]
 8003ae6:	681a      	ldr	r2, [r3, #0]
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	4a07      	ldr	r2, [pc, #28]	; (8003b0c <TIM_Base_SetConfig+0xb8>)
 8003af0:	4293      	cmp	r3, r2
 8003af2:	d103      	bne.n	8003afc <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003af4:	683b      	ldr	r3, [r7, #0]
 8003af6:	691a      	ldr	r2, [r3, #16]
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	2201      	movs	r2, #1
 8003b00:	615a      	str	r2, [r3, #20]
}
 8003b02:	bf00      	nop
 8003b04:	3714      	adds	r7, #20
 8003b06:	46bd      	mov	sp, r7
 8003b08:	bc80      	pop	{r7}
 8003b0a:	4770      	bx	lr
 8003b0c:	40012c00 	.word	0x40012c00
 8003b10:	40000400 	.word	0x40000400
 8003b14:	40000800 	.word	0x40000800

08003b18 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003b18:	b480      	push	{r7}
 8003b1a:	b087      	sub	sp, #28
 8003b1c:	af00      	add	r7, sp, #0
 8003b1e:	6078      	str	r0, [r7, #4]
 8003b20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	6a1b      	ldr	r3, [r3, #32]
 8003b26:	f023 0201 	bic.w	r2, r3, #1
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	6a1b      	ldr	r3, [r3, #32]
 8003b32:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	685b      	ldr	r3, [r3, #4]
 8003b38:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	699b      	ldr	r3, [r3, #24]
 8003b3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003b46:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	f023 0303 	bic.w	r3, r3, #3
 8003b4e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003b50:	683b      	ldr	r3, [r7, #0]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	68fa      	ldr	r2, [r7, #12]
 8003b56:	4313      	orrs	r3, r2
 8003b58:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003b5a:	697b      	ldr	r3, [r7, #20]
 8003b5c:	f023 0302 	bic.w	r3, r3, #2
 8003b60:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003b62:	683b      	ldr	r3, [r7, #0]
 8003b64:	689b      	ldr	r3, [r3, #8]
 8003b66:	697a      	ldr	r2, [r7, #20]
 8003b68:	4313      	orrs	r3, r2
 8003b6a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	4a1c      	ldr	r2, [pc, #112]	; (8003be0 <TIM_OC1_SetConfig+0xc8>)
 8003b70:	4293      	cmp	r3, r2
 8003b72:	d10c      	bne.n	8003b8e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003b74:	697b      	ldr	r3, [r7, #20]
 8003b76:	f023 0308 	bic.w	r3, r3, #8
 8003b7a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003b7c:	683b      	ldr	r3, [r7, #0]
 8003b7e:	68db      	ldr	r3, [r3, #12]
 8003b80:	697a      	ldr	r2, [r7, #20]
 8003b82:	4313      	orrs	r3, r2
 8003b84:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003b86:	697b      	ldr	r3, [r7, #20]
 8003b88:	f023 0304 	bic.w	r3, r3, #4
 8003b8c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	4a13      	ldr	r2, [pc, #76]	; (8003be0 <TIM_OC1_SetConfig+0xc8>)
 8003b92:	4293      	cmp	r3, r2
 8003b94:	d111      	bne.n	8003bba <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003b96:	693b      	ldr	r3, [r7, #16]
 8003b98:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003b9c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003b9e:	693b      	ldr	r3, [r7, #16]
 8003ba0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003ba4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003ba6:	683b      	ldr	r3, [r7, #0]
 8003ba8:	695b      	ldr	r3, [r3, #20]
 8003baa:	693a      	ldr	r2, [r7, #16]
 8003bac:	4313      	orrs	r3, r2
 8003bae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003bb0:	683b      	ldr	r3, [r7, #0]
 8003bb2:	699b      	ldr	r3, [r3, #24]
 8003bb4:	693a      	ldr	r2, [r7, #16]
 8003bb6:	4313      	orrs	r3, r2
 8003bb8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	693a      	ldr	r2, [r7, #16]
 8003bbe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	68fa      	ldr	r2, [r7, #12]
 8003bc4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003bc6:	683b      	ldr	r3, [r7, #0]
 8003bc8:	685a      	ldr	r2, [r3, #4]
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	697a      	ldr	r2, [r7, #20]
 8003bd2:	621a      	str	r2, [r3, #32]
}
 8003bd4:	bf00      	nop
 8003bd6:	371c      	adds	r7, #28
 8003bd8:	46bd      	mov	sp, r7
 8003bda:	bc80      	pop	{r7}
 8003bdc:	4770      	bx	lr
 8003bde:	bf00      	nop
 8003be0:	40012c00 	.word	0x40012c00

08003be4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003be4:	b480      	push	{r7}
 8003be6:	b087      	sub	sp, #28
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	6078      	str	r0, [r7, #4]
 8003bec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	6a1b      	ldr	r3, [r3, #32]
 8003bf2:	f023 0210 	bic.w	r2, r3, #16
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	6a1b      	ldr	r3, [r3, #32]
 8003bfe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	685b      	ldr	r3, [r3, #4]
 8003c04:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	699b      	ldr	r3, [r3, #24]
 8003c0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003c12:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003c1a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003c1c:	683b      	ldr	r3, [r7, #0]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	021b      	lsls	r3, r3, #8
 8003c22:	68fa      	ldr	r2, [r7, #12]
 8003c24:	4313      	orrs	r3, r2
 8003c26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003c28:	697b      	ldr	r3, [r7, #20]
 8003c2a:	f023 0320 	bic.w	r3, r3, #32
 8003c2e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003c30:	683b      	ldr	r3, [r7, #0]
 8003c32:	689b      	ldr	r3, [r3, #8]
 8003c34:	011b      	lsls	r3, r3, #4
 8003c36:	697a      	ldr	r2, [r7, #20]
 8003c38:	4313      	orrs	r3, r2
 8003c3a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	4a1d      	ldr	r2, [pc, #116]	; (8003cb4 <TIM_OC2_SetConfig+0xd0>)
 8003c40:	4293      	cmp	r3, r2
 8003c42:	d10d      	bne.n	8003c60 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003c44:	697b      	ldr	r3, [r7, #20]
 8003c46:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003c4a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003c4c:	683b      	ldr	r3, [r7, #0]
 8003c4e:	68db      	ldr	r3, [r3, #12]
 8003c50:	011b      	lsls	r3, r3, #4
 8003c52:	697a      	ldr	r2, [r7, #20]
 8003c54:	4313      	orrs	r3, r2
 8003c56:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003c58:	697b      	ldr	r3, [r7, #20]
 8003c5a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003c5e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	4a14      	ldr	r2, [pc, #80]	; (8003cb4 <TIM_OC2_SetConfig+0xd0>)
 8003c64:	4293      	cmp	r3, r2
 8003c66:	d113      	bne.n	8003c90 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003c68:	693b      	ldr	r3, [r7, #16]
 8003c6a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003c6e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003c70:	693b      	ldr	r3, [r7, #16]
 8003c72:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003c76:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003c78:	683b      	ldr	r3, [r7, #0]
 8003c7a:	695b      	ldr	r3, [r3, #20]
 8003c7c:	009b      	lsls	r3, r3, #2
 8003c7e:	693a      	ldr	r2, [r7, #16]
 8003c80:	4313      	orrs	r3, r2
 8003c82:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003c84:	683b      	ldr	r3, [r7, #0]
 8003c86:	699b      	ldr	r3, [r3, #24]
 8003c88:	009b      	lsls	r3, r3, #2
 8003c8a:	693a      	ldr	r2, [r7, #16]
 8003c8c:	4313      	orrs	r3, r2
 8003c8e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	693a      	ldr	r2, [r7, #16]
 8003c94:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	68fa      	ldr	r2, [r7, #12]
 8003c9a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003c9c:	683b      	ldr	r3, [r7, #0]
 8003c9e:	685a      	ldr	r2, [r3, #4]
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	697a      	ldr	r2, [r7, #20]
 8003ca8:	621a      	str	r2, [r3, #32]
}
 8003caa:	bf00      	nop
 8003cac:	371c      	adds	r7, #28
 8003cae:	46bd      	mov	sp, r7
 8003cb0:	bc80      	pop	{r7}
 8003cb2:	4770      	bx	lr
 8003cb4:	40012c00 	.word	0x40012c00

08003cb8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003cb8:	b480      	push	{r7}
 8003cba:	b087      	sub	sp, #28
 8003cbc:	af00      	add	r7, sp, #0
 8003cbe:	6078      	str	r0, [r7, #4]
 8003cc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	6a1b      	ldr	r3, [r3, #32]
 8003cc6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	6a1b      	ldr	r3, [r3, #32]
 8003cd2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	685b      	ldr	r3, [r3, #4]
 8003cd8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	69db      	ldr	r3, [r3, #28]
 8003cde:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003ce6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	f023 0303 	bic.w	r3, r3, #3
 8003cee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003cf0:	683b      	ldr	r3, [r7, #0]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	68fa      	ldr	r2, [r7, #12]
 8003cf6:	4313      	orrs	r3, r2
 8003cf8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003cfa:	697b      	ldr	r3, [r7, #20]
 8003cfc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003d00:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003d02:	683b      	ldr	r3, [r7, #0]
 8003d04:	689b      	ldr	r3, [r3, #8]
 8003d06:	021b      	lsls	r3, r3, #8
 8003d08:	697a      	ldr	r2, [r7, #20]
 8003d0a:	4313      	orrs	r3, r2
 8003d0c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	4a1d      	ldr	r2, [pc, #116]	; (8003d88 <TIM_OC3_SetConfig+0xd0>)
 8003d12:	4293      	cmp	r3, r2
 8003d14:	d10d      	bne.n	8003d32 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003d16:	697b      	ldr	r3, [r7, #20]
 8003d18:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003d1c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003d1e:	683b      	ldr	r3, [r7, #0]
 8003d20:	68db      	ldr	r3, [r3, #12]
 8003d22:	021b      	lsls	r3, r3, #8
 8003d24:	697a      	ldr	r2, [r7, #20]
 8003d26:	4313      	orrs	r3, r2
 8003d28:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003d2a:	697b      	ldr	r3, [r7, #20]
 8003d2c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003d30:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	4a14      	ldr	r2, [pc, #80]	; (8003d88 <TIM_OC3_SetConfig+0xd0>)
 8003d36:	4293      	cmp	r3, r2
 8003d38:	d113      	bne.n	8003d62 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003d3a:	693b      	ldr	r3, [r7, #16]
 8003d3c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003d40:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003d42:	693b      	ldr	r3, [r7, #16]
 8003d44:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003d48:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003d4a:	683b      	ldr	r3, [r7, #0]
 8003d4c:	695b      	ldr	r3, [r3, #20]
 8003d4e:	011b      	lsls	r3, r3, #4
 8003d50:	693a      	ldr	r2, [r7, #16]
 8003d52:	4313      	orrs	r3, r2
 8003d54:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003d56:	683b      	ldr	r3, [r7, #0]
 8003d58:	699b      	ldr	r3, [r3, #24]
 8003d5a:	011b      	lsls	r3, r3, #4
 8003d5c:	693a      	ldr	r2, [r7, #16]
 8003d5e:	4313      	orrs	r3, r2
 8003d60:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	693a      	ldr	r2, [r7, #16]
 8003d66:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	68fa      	ldr	r2, [r7, #12]
 8003d6c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003d6e:	683b      	ldr	r3, [r7, #0]
 8003d70:	685a      	ldr	r2, [r3, #4]
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	697a      	ldr	r2, [r7, #20]
 8003d7a:	621a      	str	r2, [r3, #32]
}
 8003d7c:	bf00      	nop
 8003d7e:	371c      	adds	r7, #28
 8003d80:	46bd      	mov	sp, r7
 8003d82:	bc80      	pop	{r7}
 8003d84:	4770      	bx	lr
 8003d86:	bf00      	nop
 8003d88:	40012c00 	.word	0x40012c00

08003d8c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003d8c:	b480      	push	{r7}
 8003d8e:	b087      	sub	sp, #28
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	6078      	str	r0, [r7, #4]
 8003d94:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	6a1b      	ldr	r3, [r3, #32]
 8003d9a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	6a1b      	ldr	r3, [r3, #32]
 8003da6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	685b      	ldr	r3, [r3, #4]
 8003dac:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	69db      	ldr	r3, [r3, #28]
 8003db2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003dba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003dc2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003dc4:	683b      	ldr	r3, [r7, #0]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	021b      	lsls	r3, r3, #8
 8003dca:	68fa      	ldr	r2, [r7, #12]
 8003dcc:	4313      	orrs	r3, r2
 8003dce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003dd0:	693b      	ldr	r3, [r7, #16]
 8003dd2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003dd6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003dd8:	683b      	ldr	r3, [r7, #0]
 8003dda:	689b      	ldr	r3, [r3, #8]
 8003ddc:	031b      	lsls	r3, r3, #12
 8003dde:	693a      	ldr	r2, [r7, #16]
 8003de0:	4313      	orrs	r3, r2
 8003de2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	4a0f      	ldr	r2, [pc, #60]	; (8003e24 <TIM_OC4_SetConfig+0x98>)
 8003de8:	4293      	cmp	r3, r2
 8003dea:	d109      	bne.n	8003e00 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003dec:	697b      	ldr	r3, [r7, #20]
 8003dee:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003df2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003df4:	683b      	ldr	r3, [r7, #0]
 8003df6:	695b      	ldr	r3, [r3, #20]
 8003df8:	019b      	lsls	r3, r3, #6
 8003dfa:	697a      	ldr	r2, [r7, #20]
 8003dfc:	4313      	orrs	r3, r2
 8003dfe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	697a      	ldr	r2, [r7, #20]
 8003e04:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	68fa      	ldr	r2, [r7, #12]
 8003e0a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003e0c:	683b      	ldr	r3, [r7, #0]
 8003e0e:	685a      	ldr	r2, [r3, #4]
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	693a      	ldr	r2, [r7, #16]
 8003e18:	621a      	str	r2, [r3, #32]
}
 8003e1a:	bf00      	nop
 8003e1c:	371c      	adds	r7, #28
 8003e1e:	46bd      	mov	sp, r7
 8003e20:	bc80      	pop	{r7}
 8003e22:	4770      	bx	lr
 8003e24:	40012c00 	.word	0x40012c00

08003e28 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003e28:	b480      	push	{r7}
 8003e2a:	b087      	sub	sp, #28
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	60f8      	str	r0, [r7, #12]
 8003e30:	60b9      	str	r1, [r7, #8]
 8003e32:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	6a1b      	ldr	r3, [r3, #32]
 8003e38:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	6a1b      	ldr	r3, [r3, #32]
 8003e3e:	f023 0201 	bic.w	r2, r3, #1
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	699b      	ldr	r3, [r3, #24]
 8003e4a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003e4c:	693b      	ldr	r3, [r7, #16]
 8003e4e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003e52:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	011b      	lsls	r3, r3, #4
 8003e58:	693a      	ldr	r2, [r7, #16]
 8003e5a:	4313      	orrs	r3, r2
 8003e5c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003e5e:	697b      	ldr	r3, [r7, #20]
 8003e60:	f023 030a 	bic.w	r3, r3, #10
 8003e64:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003e66:	697a      	ldr	r2, [r7, #20]
 8003e68:	68bb      	ldr	r3, [r7, #8]
 8003e6a:	4313      	orrs	r3, r2
 8003e6c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	693a      	ldr	r2, [r7, #16]
 8003e72:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	697a      	ldr	r2, [r7, #20]
 8003e78:	621a      	str	r2, [r3, #32]
}
 8003e7a:	bf00      	nop
 8003e7c:	371c      	adds	r7, #28
 8003e7e:	46bd      	mov	sp, r7
 8003e80:	bc80      	pop	{r7}
 8003e82:	4770      	bx	lr

08003e84 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003e84:	b480      	push	{r7}
 8003e86:	b087      	sub	sp, #28
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	60f8      	str	r0, [r7, #12]
 8003e8c:	60b9      	str	r1, [r7, #8]
 8003e8e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	6a1b      	ldr	r3, [r3, #32]
 8003e94:	f023 0210 	bic.w	r2, r3, #16
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	699b      	ldr	r3, [r3, #24]
 8003ea0:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	6a1b      	ldr	r3, [r3, #32]
 8003ea6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003ea8:	697b      	ldr	r3, [r7, #20]
 8003eaa:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003eae:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	031b      	lsls	r3, r3, #12
 8003eb4:	697a      	ldr	r2, [r7, #20]
 8003eb6:	4313      	orrs	r3, r2
 8003eb8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003eba:	693b      	ldr	r3, [r7, #16]
 8003ebc:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003ec0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003ec2:	68bb      	ldr	r3, [r7, #8]
 8003ec4:	011b      	lsls	r3, r3, #4
 8003ec6:	693a      	ldr	r2, [r7, #16]
 8003ec8:	4313      	orrs	r3, r2
 8003eca:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	697a      	ldr	r2, [r7, #20]
 8003ed0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	693a      	ldr	r2, [r7, #16]
 8003ed6:	621a      	str	r2, [r3, #32]
}
 8003ed8:	bf00      	nop
 8003eda:	371c      	adds	r7, #28
 8003edc:	46bd      	mov	sp, r7
 8003ede:	bc80      	pop	{r7}
 8003ee0:	4770      	bx	lr

08003ee2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003ee2:	b480      	push	{r7}
 8003ee4:	b085      	sub	sp, #20
 8003ee6:	af00      	add	r7, sp, #0
 8003ee8:	6078      	str	r0, [r7, #4]
 8003eea:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	689b      	ldr	r3, [r3, #8]
 8003ef0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003ef8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003efa:	683a      	ldr	r2, [r7, #0]
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	4313      	orrs	r3, r2
 8003f00:	f043 0307 	orr.w	r3, r3, #7
 8003f04:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	68fa      	ldr	r2, [r7, #12]
 8003f0a:	609a      	str	r2, [r3, #8]
}
 8003f0c:	bf00      	nop
 8003f0e:	3714      	adds	r7, #20
 8003f10:	46bd      	mov	sp, r7
 8003f12:	bc80      	pop	{r7}
 8003f14:	4770      	bx	lr

08003f16 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003f16:	b480      	push	{r7}
 8003f18:	b087      	sub	sp, #28
 8003f1a:	af00      	add	r7, sp, #0
 8003f1c:	60f8      	str	r0, [r7, #12]
 8003f1e:	60b9      	str	r1, [r7, #8]
 8003f20:	607a      	str	r2, [r7, #4]
 8003f22:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	689b      	ldr	r3, [r3, #8]
 8003f28:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003f2a:	697b      	ldr	r3, [r7, #20]
 8003f2c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003f30:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003f32:	683b      	ldr	r3, [r7, #0]
 8003f34:	021a      	lsls	r2, r3, #8
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	431a      	orrs	r2, r3
 8003f3a:	68bb      	ldr	r3, [r7, #8]
 8003f3c:	4313      	orrs	r3, r2
 8003f3e:	697a      	ldr	r2, [r7, #20]
 8003f40:	4313      	orrs	r3, r2
 8003f42:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	697a      	ldr	r2, [r7, #20]
 8003f48:	609a      	str	r2, [r3, #8]
}
 8003f4a:	bf00      	nop
 8003f4c:	371c      	adds	r7, #28
 8003f4e:	46bd      	mov	sp, r7
 8003f50:	bc80      	pop	{r7}
 8003f52:	4770      	bx	lr

08003f54 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003f54:	b480      	push	{r7}
 8003f56:	b087      	sub	sp, #28
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	60f8      	str	r0, [r7, #12]
 8003f5c:	60b9      	str	r1, [r7, #8]
 8003f5e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003f60:	68bb      	ldr	r3, [r7, #8]
 8003f62:	f003 031f 	and.w	r3, r3, #31
 8003f66:	2201      	movs	r2, #1
 8003f68:	fa02 f303 	lsl.w	r3, r2, r3
 8003f6c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	6a1a      	ldr	r2, [r3, #32]
 8003f72:	697b      	ldr	r3, [r7, #20]
 8003f74:	43db      	mvns	r3, r3
 8003f76:	401a      	ands	r2, r3
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	6a1a      	ldr	r2, [r3, #32]
 8003f80:	68bb      	ldr	r3, [r7, #8]
 8003f82:	f003 031f 	and.w	r3, r3, #31
 8003f86:	6879      	ldr	r1, [r7, #4]
 8003f88:	fa01 f303 	lsl.w	r3, r1, r3
 8003f8c:	431a      	orrs	r2, r3
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	621a      	str	r2, [r3, #32]
}
 8003f92:	bf00      	nop
 8003f94:	371c      	adds	r7, #28
 8003f96:	46bd      	mov	sp, r7
 8003f98:	bc80      	pop	{r7}
 8003f9a:	4770      	bx	lr

08003f9c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003f9c:	b480      	push	{r7}
 8003f9e:	b085      	sub	sp, #20
 8003fa0:	af00      	add	r7, sp, #0
 8003fa2:	6078      	str	r0, [r7, #4]
 8003fa4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003fac:	2b01      	cmp	r3, #1
 8003fae:	d101      	bne.n	8003fb4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003fb0:	2302      	movs	r3, #2
 8003fb2:	e032      	b.n	800401a <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	2201      	movs	r2, #1
 8003fb8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	2202      	movs	r2, #2
 8003fc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	685b      	ldr	r3, [r3, #4]
 8003fca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	689b      	ldr	r3, [r3, #8]
 8003fd2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003fda:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003fdc:	683b      	ldr	r3, [r7, #0]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	68fa      	ldr	r2, [r7, #12]
 8003fe2:	4313      	orrs	r3, r2
 8003fe4:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8003fe6:	68bb      	ldr	r3, [r7, #8]
 8003fe8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003fec:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003fee:	683b      	ldr	r3, [r7, #0]
 8003ff0:	685b      	ldr	r3, [r3, #4]
 8003ff2:	68ba      	ldr	r2, [r7, #8]
 8003ff4:	4313      	orrs	r3, r2
 8003ff6:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	68fa      	ldr	r2, [r7, #12]
 8003ffe:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	68ba      	ldr	r2, [r7, #8]
 8004006:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	2201      	movs	r2, #1
 800400c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	2200      	movs	r2, #0
 8004014:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004018:	2300      	movs	r3, #0
}
 800401a:	4618      	mov	r0, r3
 800401c:	3714      	adds	r7, #20
 800401e:	46bd      	mov	sp, r7
 8004020:	bc80      	pop	{r7}
 8004022:	4770      	bx	lr

08004024 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004024:	b480      	push	{r7}
 8004026:	b083      	sub	sp, #12
 8004028:	af00      	add	r7, sp, #0
 800402a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800402c:	bf00      	nop
 800402e:	370c      	adds	r7, #12
 8004030:	46bd      	mov	sp, r7
 8004032:	bc80      	pop	{r7}
 8004034:	4770      	bx	lr

08004036 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004036:	b480      	push	{r7}
 8004038:	b083      	sub	sp, #12
 800403a:	af00      	add	r7, sp, #0
 800403c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800403e:	bf00      	nop
 8004040:	370c      	adds	r7, #12
 8004042:	46bd      	mov	sp, r7
 8004044:	bc80      	pop	{r7}
 8004046:	4770      	bx	lr

08004048 <USB_CoreInit>:
  * @param  cfg : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8004048:	b084      	sub	sp, #16
 800404a:	b480      	push	{r7}
 800404c:	b083      	sub	sp, #12
 800404e:	af00      	add	r7, sp, #0
 8004050:	6078      	str	r0, [r7, #4]
 8004052:	f107 0014 	add.w	r0, r7, #20
 8004056:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800405a:	2300      	movs	r3, #0
}
 800405c:	4618      	mov	r0, r3
 800405e:	370c      	adds	r7, #12
 8004060:	46bd      	mov	sp, r7
 8004062:	bc80      	pop	{r7}
 8004064:	b004      	add	sp, #16
 8004066:	4770      	bx	lr

08004068 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8004068:	b480      	push	{r7}
 800406a:	b085      	sub	sp, #20
 800406c:	af00      	add	r7, sp, #0
 800406e:	6078      	str	r0, [r7, #4]
  uint16_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8004070:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8004074:	81fb      	strh	r3, [r7, #14]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR |= winterruptmask;
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800407c:	b29a      	uxth	r2, r3
 800407e:	89fb      	ldrh	r3, [r7, #14]
 8004080:	4313      	orrs	r3, r2
 8004082:	b29a      	uxth	r2, r3
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800408a:	2300      	movs	r3, #0
}
 800408c:	4618      	mov	r0, r3
 800408e:	3714      	adds	r7, #20
 8004090:	46bd      	mov	sp, r7
 8004092:	bc80      	pop	{r7}
 8004094:	4770      	bx	lr

08004096 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx : Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8004096:	b480      	push	{r7}
 8004098:	b085      	sub	sp, #20
 800409a:	af00      	add	r7, sp, #0
 800409c:	6078      	str	r0, [r7, #4]
  uint16_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800409e:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 80040a2:	81fb      	strh	r3, [r7, #14]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= ~winterruptmask;
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80040aa:	b29b      	uxth	r3, r3
 80040ac:	b21a      	sxth	r2, r3
 80040ae:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80040b2:	43db      	mvns	r3, r3
 80040b4:	b21b      	sxth	r3, r3
 80040b6:	4013      	ands	r3, r2
 80040b8:	b21b      	sxth	r3, r3
 80040ba:	b29a      	uxth	r2, r3
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80040c2:	2300      	movs	r3, #0
}
 80040c4:	4618      	mov	r0, r3
 80040c6:	3714      	adds	r7, #20
 80040c8:	46bd      	mov	sp, r7
 80040ca:	bc80      	pop	{r7}
 80040cc:	4770      	bx	lr

080040ce <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE: Peripheral mode mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 80040ce:	b480      	push	{r7}
 80040d0:	b083      	sub	sp, #12
 80040d2:	af00      	add	r7, sp, #0
 80040d4:	6078      	str	r0, [r7, #4]
 80040d6:	460b      	mov	r3, r1
 80040d8:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 80040da:	2300      	movs	r3, #0
}
 80040dc:	4618      	mov	r0, r3
 80040de:	370c      	adds	r7, #12
 80040e0:	46bd      	mov	sp, r7
 80040e2:	bc80      	pop	{r7}
 80040e4:	4770      	bx	lr

080040e6 <USB_DevInit>:
  * @param  cfg  : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 80040e6:	b084      	sub	sp, #16
 80040e8:	b580      	push	{r7, lr}
 80040ea:	b082      	sub	sp, #8
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]
 80040f0:	f107 0014 	add.w	r0, r7, #20
 80040f4:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /*CNTR_FRES = 1*/
  USBx->CNTR = USB_CNTR_FRES;
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	2201      	movs	r2, #1
 80040fc:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /*CNTR_FRES = 0*/
  USBx->CNTR = 0;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	2200      	movs	r2, #0
 8004104:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /*Clear pending interrupts*/
  USBx->ISTR = 0;
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	2200      	movs	r2, #0
 800410c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	2200      	movs	r2, #0
 8004114:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  /* Enable USB Device Interrupt mask */
  (void)USB_EnableGlobalInt(USBx);
 8004118:	6878      	ldr	r0, [r7, #4]
 800411a:	f7ff ffa5 	bl	8004068 <USB_EnableGlobalInt>

  return HAL_OK;
 800411e:	2300      	movs	r3, #0
}
 8004120:	4618      	mov	r0, r3
 8004122:	3708      	adds	r7, #8
 8004124:	46bd      	mov	sp, r7
 8004126:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800412a:	b004      	add	sp, #16
 800412c:	4770      	bx	lr
	...

08004130 <USB_ActivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8004130:	b490      	push	{r4, r7}
 8004132:	b084      	sub	sp, #16
 8004134:	af00      	add	r7, sp, #0
 8004136:	6078      	str	r0, [r7, #4]
 8004138:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800413a:	2300      	movs	r3, #0
 800413c:	73fb      	strb	r3, [r7, #15]
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800413e:	687a      	ldr	r2, [r7, #4]
 8004140:	683b      	ldr	r3, [r7, #0]
 8004142:	781b      	ldrb	r3, [r3, #0]
 8004144:	009b      	lsls	r3, r3, #2
 8004146:	4413      	add	r3, r2
 8004148:	881b      	ldrh	r3, [r3, #0]
 800414a:	b29b      	uxth	r3, r3
 800414c:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8004150:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004154:	81bb      	strh	r3, [r7, #12]

  /* initialize Endpoint */
  switch (ep->type)
 8004156:	683b      	ldr	r3, [r7, #0]
 8004158:	78db      	ldrb	r3, [r3, #3]
 800415a:	2b03      	cmp	r3, #3
 800415c:	d819      	bhi.n	8004192 <USB_ActivateEndpoint+0x62>
 800415e:	a201      	add	r2, pc, #4	; (adr r2, 8004164 <USB_ActivateEndpoint+0x34>)
 8004160:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004164:	08004175 	.word	0x08004175
 8004168:	08004189 	.word	0x08004189
 800416c:	08004199 	.word	0x08004199
 8004170:	0800417f 	.word	0x0800417f
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8004174:	89bb      	ldrh	r3, [r7, #12]
 8004176:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800417a:	81bb      	strh	r3, [r7, #12]
      break;
 800417c:	e00d      	b.n	800419a <USB_ActivateEndpoint+0x6a>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800417e:	89bb      	ldrh	r3, [r7, #12]
 8004180:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 8004184:	81bb      	strh	r3, [r7, #12]
      break;
 8004186:	e008      	b.n	800419a <USB_ActivateEndpoint+0x6a>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8004188:	89bb      	ldrh	r3, [r7, #12]
 800418a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800418e:	81bb      	strh	r3, [r7, #12]
      break;
 8004190:	e003      	b.n	800419a <USB_ActivateEndpoint+0x6a>

    default:
      ret = HAL_ERROR;
 8004192:	2301      	movs	r3, #1
 8004194:	73fb      	strb	r3, [r7, #15]
      break;
 8004196:	e000      	b.n	800419a <USB_ActivateEndpoint+0x6a>
      break;
 8004198:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX);
 800419a:	687a      	ldr	r2, [r7, #4]
 800419c:	683b      	ldr	r3, [r7, #0]
 800419e:	781b      	ldrb	r3, [r3, #0]
 80041a0:	009b      	lsls	r3, r3, #2
 80041a2:	441a      	add	r2, r3
 80041a4:	89bb      	ldrh	r3, [r7, #12]
 80041a6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80041aa:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80041ae:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80041b2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80041b6:	b29b      	uxth	r3, r3
 80041b8:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 80041ba:	687a      	ldr	r2, [r7, #4]
 80041bc:	683b      	ldr	r3, [r7, #0]
 80041be:	781b      	ldrb	r3, [r3, #0]
 80041c0:	009b      	lsls	r3, r3, #2
 80041c2:	4413      	add	r3, r2
 80041c4:	881b      	ldrh	r3, [r3, #0]
 80041c6:	b29b      	uxth	r3, r3
 80041c8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80041cc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80041d0:	b29a      	uxth	r2, r3
 80041d2:	683b      	ldr	r3, [r7, #0]
 80041d4:	781b      	ldrb	r3, [r3, #0]
 80041d6:	b29b      	uxth	r3, r3
 80041d8:	4313      	orrs	r3, r2
 80041da:	b29c      	uxth	r4, r3
 80041dc:	687a      	ldr	r2, [r7, #4]
 80041de:	683b      	ldr	r3, [r7, #0]
 80041e0:	781b      	ldrb	r3, [r3, #0]
 80041e2:	009b      	lsls	r3, r3, #2
 80041e4:	441a      	add	r2, r3
 80041e6:	4b8a      	ldr	r3, [pc, #552]	; (8004410 <USB_ActivateEndpoint+0x2e0>)
 80041e8:	4323      	orrs	r3, r4
 80041ea:	b29b      	uxth	r3, r3
 80041ec:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 80041ee:	683b      	ldr	r3, [r7, #0]
 80041f0:	7b1b      	ldrb	r3, [r3, #12]
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	f040 8112 	bne.w	800441c <USB_ActivateEndpoint+0x2ec>
  {
    if (ep->is_in != 0U)
 80041f8:	683b      	ldr	r3, [r7, #0]
 80041fa:	785b      	ldrb	r3, [r3, #1]
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d067      	beq.n	80042d0 <USB_ActivateEndpoint+0x1a0>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8004200:	687c      	ldr	r4, [r7, #4]
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004208:	b29b      	uxth	r3, r3
 800420a:	441c      	add	r4, r3
 800420c:	683b      	ldr	r3, [r7, #0]
 800420e:	781b      	ldrb	r3, [r3, #0]
 8004210:	011b      	lsls	r3, r3, #4
 8004212:	4423      	add	r3, r4
 8004214:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004218:	461c      	mov	r4, r3
 800421a:	683b      	ldr	r3, [r7, #0]
 800421c:	88db      	ldrh	r3, [r3, #6]
 800421e:	085b      	lsrs	r3, r3, #1
 8004220:	b29b      	uxth	r3, r3
 8004222:	005b      	lsls	r3, r3, #1
 8004224:	b29b      	uxth	r3, r3
 8004226:	8023      	strh	r3, [r4, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004228:	687a      	ldr	r2, [r7, #4]
 800422a:	683b      	ldr	r3, [r7, #0]
 800422c:	781b      	ldrb	r3, [r3, #0]
 800422e:	009b      	lsls	r3, r3, #2
 8004230:	4413      	add	r3, r2
 8004232:	881b      	ldrh	r3, [r3, #0]
 8004234:	b29c      	uxth	r4, r3
 8004236:	4623      	mov	r3, r4
 8004238:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800423c:	2b00      	cmp	r3, #0
 800423e:	d014      	beq.n	800426a <USB_ActivateEndpoint+0x13a>
 8004240:	687a      	ldr	r2, [r7, #4]
 8004242:	683b      	ldr	r3, [r7, #0]
 8004244:	781b      	ldrb	r3, [r3, #0]
 8004246:	009b      	lsls	r3, r3, #2
 8004248:	4413      	add	r3, r2
 800424a:	881b      	ldrh	r3, [r3, #0]
 800424c:	b29b      	uxth	r3, r3
 800424e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004252:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004256:	b29c      	uxth	r4, r3
 8004258:	687a      	ldr	r2, [r7, #4]
 800425a:	683b      	ldr	r3, [r7, #0]
 800425c:	781b      	ldrb	r3, [r3, #0]
 800425e:	009b      	lsls	r3, r3, #2
 8004260:	441a      	add	r2, r3
 8004262:	4b6c      	ldr	r3, [pc, #432]	; (8004414 <USB_ActivateEndpoint+0x2e4>)
 8004264:	4323      	orrs	r3, r4
 8004266:	b29b      	uxth	r3, r3
 8004268:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800426a:	683b      	ldr	r3, [r7, #0]
 800426c:	78db      	ldrb	r3, [r3, #3]
 800426e:	2b01      	cmp	r3, #1
 8004270:	d018      	beq.n	80042a4 <USB_ActivateEndpoint+0x174>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8004272:	687a      	ldr	r2, [r7, #4]
 8004274:	683b      	ldr	r3, [r7, #0]
 8004276:	781b      	ldrb	r3, [r3, #0]
 8004278:	009b      	lsls	r3, r3, #2
 800427a:	4413      	add	r3, r2
 800427c:	881b      	ldrh	r3, [r3, #0]
 800427e:	b29b      	uxth	r3, r3
 8004280:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004284:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004288:	b29c      	uxth	r4, r3
 800428a:	f084 0320 	eor.w	r3, r4, #32
 800428e:	b29c      	uxth	r4, r3
 8004290:	687a      	ldr	r2, [r7, #4]
 8004292:	683b      	ldr	r3, [r7, #0]
 8004294:	781b      	ldrb	r3, [r3, #0]
 8004296:	009b      	lsls	r3, r3, #2
 8004298:	441a      	add	r2, r3
 800429a:	4b5d      	ldr	r3, [pc, #372]	; (8004410 <USB_ActivateEndpoint+0x2e0>)
 800429c:	4323      	orrs	r3, r4
 800429e:	b29b      	uxth	r3, r3
 80042a0:	8013      	strh	r3, [r2, #0]
 80042a2:	e22b      	b.n	80046fc <USB_ActivateEndpoint+0x5cc>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80042a4:	687a      	ldr	r2, [r7, #4]
 80042a6:	683b      	ldr	r3, [r7, #0]
 80042a8:	781b      	ldrb	r3, [r3, #0]
 80042aa:	009b      	lsls	r3, r3, #2
 80042ac:	4413      	add	r3, r2
 80042ae:	881b      	ldrh	r3, [r3, #0]
 80042b0:	b29b      	uxth	r3, r3
 80042b2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80042b6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80042ba:	b29c      	uxth	r4, r3
 80042bc:	687a      	ldr	r2, [r7, #4]
 80042be:	683b      	ldr	r3, [r7, #0]
 80042c0:	781b      	ldrb	r3, [r3, #0]
 80042c2:	009b      	lsls	r3, r3, #2
 80042c4:	441a      	add	r2, r3
 80042c6:	4b52      	ldr	r3, [pc, #328]	; (8004410 <USB_ActivateEndpoint+0x2e0>)
 80042c8:	4323      	orrs	r3, r4
 80042ca:	b29b      	uxth	r3, r3
 80042cc:	8013      	strh	r3, [r2, #0]
 80042ce:	e215      	b.n	80046fc <USB_ActivateEndpoint+0x5cc>
      }
    }
    else
    {
      /*Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80042d0:	687c      	ldr	r4, [r7, #4]
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80042d8:	b29b      	uxth	r3, r3
 80042da:	441c      	add	r4, r3
 80042dc:	683b      	ldr	r3, [r7, #0]
 80042de:	781b      	ldrb	r3, [r3, #0]
 80042e0:	011b      	lsls	r3, r3, #4
 80042e2:	4423      	add	r3, r4
 80042e4:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 80042e8:	461c      	mov	r4, r3
 80042ea:	683b      	ldr	r3, [r7, #0]
 80042ec:	88db      	ldrh	r3, [r3, #6]
 80042ee:	085b      	lsrs	r3, r3, #1
 80042f0:	b29b      	uxth	r3, r3
 80042f2:	005b      	lsls	r3, r3, #1
 80042f4:	b29b      	uxth	r3, r3
 80042f6:	8023      	strh	r3, [r4, #0]
      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 80042f8:	687c      	ldr	r4, [r7, #4]
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004300:	b29b      	uxth	r3, r3
 8004302:	441c      	add	r4, r3
 8004304:	683b      	ldr	r3, [r7, #0]
 8004306:	781b      	ldrb	r3, [r3, #0]
 8004308:	011b      	lsls	r3, r3, #4
 800430a:	4423      	add	r3, r4
 800430c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004310:	461c      	mov	r4, r3
 8004312:	683b      	ldr	r3, [r7, #0]
 8004314:	691b      	ldr	r3, [r3, #16]
 8004316:	2b00      	cmp	r3, #0
 8004318:	d10e      	bne.n	8004338 <USB_ActivateEndpoint+0x208>
 800431a:	8823      	ldrh	r3, [r4, #0]
 800431c:	b29b      	uxth	r3, r3
 800431e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8004322:	b29b      	uxth	r3, r3
 8004324:	8023      	strh	r3, [r4, #0]
 8004326:	8823      	ldrh	r3, [r4, #0]
 8004328:	b29b      	uxth	r3, r3
 800432a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800432e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004332:	b29b      	uxth	r3, r3
 8004334:	8023      	strh	r3, [r4, #0]
 8004336:	e02d      	b.n	8004394 <USB_ActivateEndpoint+0x264>
 8004338:	683b      	ldr	r3, [r7, #0]
 800433a:	691b      	ldr	r3, [r3, #16]
 800433c:	2b3e      	cmp	r3, #62	; 0x3e
 800433e:	d812      	bhi.n	8004366 <USB_ActivateEndpoint+0x236>
 8004340:	683b      	ldr	r3, [r7, #0]
 8004342:	691b      	ldr	r3, [r3, #16]
 8004344:	085b      	lsrs	r3, r3, #1
 8004346:	60bb      	str	r3, [r7, #8]
 8004348:	683b      	ldr	r3, [r7, #0]
 800434a:	691b      	ldr	r3, [r3, #16]
 800434c:	f003 0301 	and.w	r3, r3, #1
 8004350:	2b00      	cmp	r3, #0
 8004352:	d002      	beq.n	800435a <USB_ActivateEndpoint+0x22a>
 8004354:	68bb      	ldr	r3, [r7, #8]
 8004356:	3301      	adds	r3, #1
 8004358:	60bb      	str	r3, [r7, #8]
 800435a:	68bb      	ldr	r3, [r7, #8]
 800435c:	b29b      	uxth	r3, r3
 800435e:	029b      	lsls	r3, r3, #10
 8004360:	b29b      	uxth	r3, r3
 8004362:	8023      	strh	r3, [r4, #0]
 8004364:	e016      	b.n	8004394 <USB_ActivateEndpoint+0x264>
 8004366:	683b      	ldr	r3, [r7, #0]
 8004368:	691b      	ldr	r3, [r3, #16]
 800436a:	095b      	lsrs	r3, r3, #5
 800436c:	60bb      	str	r3, [r7, #8]
 800436e:	683b      	ldr	r3, [r7, #0]
 8004370:	691b      	ldr	r3, [r3, #16]
 8004372:	f003 031f 	and.w	r3, r3, #31
 8004376:	2b00      	cmp	r3, #0
 8004378:	d102      	bne.n	8004380 <USB_ActivateEndpoint+0x250>
 800437a:	68bb      	ldr	r3, [r7, #8]
 800437c:	3b01      	subs	r3, #1
 800437e:	60bb      	str	r3, [r7, #8]
 8004380:	68bb      	ldr	r3, [r7, #8]
 8004382:	b29b      	uxth	r3, r3
 8004384:	029b      	lsls	r3, r3, #10
 8004386:	b29b      	uxth	r3, r3
 8004388:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800438c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004390:	b29b      	uxth	r3, r3
 8004392:	8023      	strh	r3, [r4, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004394:	687a      	ldr	r2, [r7, #4]
 8004396:	683b      	ldr	r3, [r7, #0]
 8004398:	781b      	ldrb	r3, [r3, #0]
 800439a:	009b      	lsls	r3, r3, #2
 800439c:	4413      	add	r3, r2
 800439e:	881b      	ldrh	r3, [r3, #0]
 80043a0:	b29c      	uxth	r4, r3
 80043a2:	4623      	mov	r3, r4
 80043a4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d014      	beq.n	80043d6 <USB_ActivateEndpoint+0x2a6>
 80043ac:	687a      	ldr	r2, [r7, #4]
 80043ae:	683b      	ldr	r3, [r7, #0]
 80043b0:	781b      	ldrb	r3, [r3, #0]
 80043b2:	009b      	lsls	r3, r3, #2
 80043b4:	4413      	add	r3, r2
 80043b6:	881b      	ldrh	r3, [r3, #0]
 80043b8:	b29b      	uxth	r3, r3
 80043ba:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80043be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80043c2:	b29c      	uxth	r4, r3
 80043c4:	687a      	ldr	r2, [r7, #4]
 80043c6:	683b      	ldr	r3, [r7, #0]
 80043c8:	781b      	ldrb	r3, [r3, #0]
 80043ca:	009b      	lsls	r3, r3, #2
 80043cc:	441a      	add	r2, r3
 80043ce:	4b12      	ldr	r3, [pc, #72]	; (8004418 <USB_ActivateEndpoint+0x2e8>)
 80043d0:	4323      	orrs	r3, r4
 80043d2:	b29b      	uxth	r3, r3
 80043d4:	8013      	strh	r3, [r2, #0]
      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80043d6:	687a      	ldr	r2, [r7, #4]
 80043d8:	683b      	ldr	r3, [r7, #0]
 80043da:	781b      	ldrb	r3, [r3, #0]
 80043dc:	009b      	lsls	r3, r3, #2
 80043de:	4413      	add	r3, r2
 80043e0:	881b      	ldrh	r3, [r3, #0]
 80043e2:	b29b      	uxth	r3, r3
 80043e4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80043e8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80043ec:	b29c      	uxth	r4, r3
 80043ee:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 80043f2:	b29c      	uxth	r4, r3
 80043f4:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 80043f8:	b29c      	uxth	r4, r3
 80043fa:	687a      	ldr	r2, [r7, #4]
 80043fc:	683b      	ldr	r3, [r7, #0]
 80043fe:	781b      	ldrb	r3, [r3, #0]
 8004400:	009b      	lsls	r3, r3, #2
 8004402:	441a      	add	r2, r3
 8004404:	4b02      	ldr	r3, [pc, #8]	; (8004410 <USB_ActivateEndpoint+0x2e0>)
 8004406:	4323      	orrs	r3, r4
 8004408:	b29b      	uxth	r3, r3
 800440a:	8013      	strh	r3, [r2, #0]
 800440c:	e176      	b.n	80046fc <USB_ActivateEndpoint+0x5cc>
 800440e:	bf00      	nop
 8004410:	ffff8080 	.word	0xffff8080
 8004414:	ffff80c0 	.word	0xffff80c0
 8004418:	ffffc080 	.word	0xffffc080
  }
  /*Double Buffer*/
  else
  {
    /* Set the endpoint as double buffered */
    PCD_SET_EP_DBUF(USBx, ep->num);
 800441c:	687a      	ldr	r2, [r7, #4]
 800441e:	683b      	ldr	r3, [r7, #0]
 8004420:	781b      	ldrb	r3, [r3, #0]
 8004422:	009b      	lsls	r3, r3, #2
 8004424:	4413      	add	r3, r2
 8004426:	881b      	ldrh	r3, [r3, #0]
 8004428:	b29b      	uxth	r3, r3
 800442a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800442e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004432:	b29c      	uxth	r4, r3
 8004434:	687a      	ldr	r2, [r7, #4]
 8004436:	683b      	ldr	r3, [r7, #0]
 8004438:	781b      	ldrb	r3, [r3, #0]
 800443a:	009b      	lsls	r3, r3, #2
 800443c:	441a      	add	r2, r3
 800443e:	4b96      	ldr	r3, [pc, #600]	; (8004698 <USB_ActivateEndpoint+0x568>)
 8004440:	4323      	orrs	r3, r4
 8004442:	b29b      	uxth	r3, r3
 8004444:	8013      	strh	r3, [r2, #0]
    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8004446:	687c      	ldr	r4, [r7, #4]
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800444e:	b29b      	uxth	r3, r3
 8004450:	441c      	add	r4, r3
 8004452:	683b      	ldr	r3, [r7, #0]
 8004454:	781b      	ldrb	r3, [r3, #0]
 8004456:	011b      	lsls	r3, r3, #4
 8004458:	4423      	add	r3, r4
 800445a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800445e:	461c      	mov	r4, r3
 8004460:	683b      	ldr	r3, [r7, #0]
 8004462:	891b      	ldrh	r3, [r3, #8]
 8004464:	085b      	lsrs	r3, r3, #1
 8004466:	b29b      	uxth	r3, r3
 8004468:	005b      	lsls	r3, r3, #1
 800446a:	b29b      	uxth	r3, r3
 800446c:	8023      	strh	r3, [r4, #0]
 800446e:	687c      	ldr	r4, [r7, #4]
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004476:	b29b      	uxth	r3, r3
 8004478:	441c      	add	r4, r3
 800447a:	683b      	ldr	r3, [r7, #0]
 800447c:	781b      	ldrb	r3, [r3, #0]
 800447e:	011b      	lsls	r3, r3, #4
 8004480:	4423      	add	r3, r4
 8004482:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8004486:	461c      	mov	r4, r3
 8004488:	683b      	ldr	r3, [r7, #0]
 800448a:	895b      	ldrh	r3, [r3, #10]
 800448c:	085b      	lsrs	r3, r3, #1
 800448e:	b29b      	uxth	r3, r3
 8004490:	005b      	lsls	r3, r3, #1
 8004492:	b29b      	uxth	r3, r3
 8004494:	8023      	strh	r3, [r4, #0]

    if (ep->is_in == 0U)
 8004496:	683b      	ldr	r3, [r7, #0]
 8004498:	785b      	ldrb	r3, [r3, #1]
 800449a:	2b00      	cmp	r3, #0
 800449c:	f040 8088 	bne.w	80045b0 <USB_ActivateEndpoint+0x480>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80044a0:	687a      	ldr	r2, [r7, #4]
 80044a2:	683b      	ldr	r3, [r7, #0]
 80044a4:	781b      	ldrb	r3, [r3, #0]
 80044a6:	009b      	lsls	r3, r3, #2
 80044a8:	4413      	add	r3, r2
 80044aa:	881b      	ldrh	r3, [r3, #0]
 80044ac:	b29c      	uxth	r4, r3
 80044ae:	4623      	mov	r3, r4
 80044b0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d014      	beq.n	80044e2 <USB_ActivateEndpoint+0x3b2>
 80044b8:	687a      	ldr	r2, [r7, #4]
 80044ba:	683b      	ldr	r3, [r7, #0]
 80044bc:	781b      	ldrb	r3, [r3, #0]
 80044be:	009b      	lsls	r3, r3, #2
 80044c0:	4413      	add	r3, r2
 80044c2:	881b      	ldrh	r3, [r3, #0]
 80044c4:	b29b      	uxth	r3, r3
 80044c6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80044ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80044ce:	b29c      	uxth	r4, r3
 80044d0:	687a      	ldr	r2, [r7, #4]
 80044d2:	683b      	ldr	r3, [r7, #0]
 80044d4:	781b      	ldrb	r3, [r3, #0]
 80044d6:	009b      	lsls	r3, r3, #2
 80044d8:	441a      	add	r2, r3
 80044da:	4b70      	ldr	r3, [pc, #448]	; (800469c <USB_ActivateEndpoint+0x56c>)
 80044dc:	4323      	orrs	r3, r4
 80044de:	b29b      	uxth	r3, r3
 80044e0:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80044e2:	687a      	ldr	r2, [r7, #4]
 80044e4:	683b      	ldr	r3, [r7, #0]
 80044e6:	781b      	ldrb	r3, [r3, #0]
 80044e8:	009b      	lsls	r3, r3, #2
 80044ea:	4413      	add	r3, r2
 80044ec:	881b      	ldrh	r3, [r3, #0]
 80044ee:	b29c      	uxth	r4, r3
 80044f0:	4623      	mov	r3, r4
 80044f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d014      	beq.n	8004524 <USB_ActivateEndpoint+0x3f4>
 80044fa:	687a      	ldr	r2, [r7, #4]
 80044fc:	683b      	ldr	r3, [r7, #0]
 80044fe:	781b      	ldrb	r3, [r3, #0]
 8004500:	009b      	lsls	r3, r3, #2
 8004502:	4413      	add	r3, r2
 8004504:	881b      	ldrh	r3, [r3, #0]
 8004506:	b29b      	uxth	r3, r3
 8004508:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800450c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004510:	b29c      	uxth	r4, r3
 8004512:	687a      	ldr	r2, [r7, #4]
 8004514:	683b      	ldr	r3, [r7, #0]
 8004516:	781b      	ldrb	r3, [r3, #0]
 8004518:	009b      	lsls	r3, r3, #2
 800451a:	441a      	add	r2, r3
 800451c:	4b60      	ldr	r3, [pc, #384]	; (80046a0 <USB_ActivateEndpoint+0x570>)
 800451e:	4323      	orrs	r3, r4
 8004520:	b29b      	uxth	r3, r3
 8004522:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out */
      PCD_TX_DTOG(USBx, ep->num);
 8004524:	687a      	ldr	r2, [r7, #4]
 8004526:	683b      	ldr	r3, [r7, #0]
 8004528:	781b      	ldrb	r3, [r3, #0]
 800452a:	009b      	lsls	r3, r3, #2
 800452c:	4413      	add	r3, r2
 800452e:	881b      	ldrh	r3, [r3, #0]
 8004530:	b29b      	uxth	r3, r3
 8004532:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004536:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800453a:	b29c      	uxth	r4, r3
 800453c:	687a      	ldr	r2, [r7, #4]
 800453e:	683b      	ldr	r3, [r7, #0]
 8004540:	781b      	ldrb	r3, [r3, #0]
 8004542:	009b      	lsls	r3, r3, #2
 8004544:	441a      	add	r2, r3
 8004546:	4b56      	ldr	r3, [pc, #344]	; (80046a0 <USB_ActivateEndpoint+0x570>)
 8004548:	4323      	orrs	r3, r4
 800454a:	b29b      	uxth	r3, r3
 800454c:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800454e:	687a      	ldr	r2, [r7, #4]
 8004550:	683b      	ldr	r3, [r7, #0]
 8004552:	781b      	ldrb	r3, [r3, #0]
 8004554:	009b      	lsls	r3, r3, #2
 8004556:	4413      	add	r3, r2
 8004558:	881b      	ldrh	r3, [r3, #0]
 800455a:	b29b      	uxth	r3, r3
 800455c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004560:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004564:	b29c      	uxth	r4, r3
 8004566:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 800456a:	b29c      	uxth	r4, r3
 800456c:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8004570:	b29c      	uxth	r4, r3
 8004572:	687a      	ldr	r2, [r7, #4]
 8004574:	683b      	ldr	r3, [r7, #0]
 8004576:	781b      	ldrb	r3, [r3, #0]
 8004578:	009b      	lsls	r3, r3, #2
 800457a:	441a      	add	r2, r3
 800457c:	4b49      	ldr	r3, [pc, #292]	; (80046a4 <USB_ActivateEndpoint+0x574>)
 800457e:	4323      	orrs	r3, r4
 8004580:	b29b      	uxth	r3, r3
 8004582:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004584:	687a      	ldr	r2, [r7, #4]
 8004586:	683b      	ldr	r3, [r7, #0]
 8004588:	781b      	ldrb	r3, [r3, #0]
 800458a:	009b      	lsls	r3, r3, #2
 800458c:	4413      	add	r3, r2
 800458e:	881b      	ldrh	r3, [r3, #0]
 8004590:	b29b      	uxth	r3, r3
 8004592:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004596:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800459a:	b29c      	uxth	r4, r3
 800459c:	687a      	ldr	r2, [r7, #4]
 800459e:	683b      	ldr	r3, [r7, #0]
 80045a0:	781b      	ldrb	r3, [r3, #0]
 80045a2:	009b      	lsls	r3, r3, #2
 80045a4:	441a      	add	r2, r3
 80045a6:	4b3f      	ldr	r3, [pc, #252]	; (80046a4 <USB_ActivateEndpoint+0x574>)
 80045a8:	4323      	orrs	r3, r4
 80045aa:	b29b      	uxth	r3, r3
 80045ac:	8013      	strh	r3, [r2, #0]
 80045ae:	e0a5      	b.n	80046fc <USB_ActivateEndpoint+0x5cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80045b0:	687a      	ldr	r2, [r7, #4]
 80045b2:	683b      	ldr	r3, [r7, #0]
 80045b4:	781b      	ldrb	r3, [r3, #0]
 80045b6:	009b      	lsls	r3, r3, #2
 80045b8:	4413      	add	r3, r2
 80045ba:	881b      	ldrh	r3, [r3, #0]
 80045bc:	b29c      	uxth	r4, r3
 80045be:	4623      	mov	r3, r4
 80045c0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d014      	beq.n	80045f2 <USB_ActivateEndpoint+0x4c2>
 80045c8:	687a      	ldr	r2, [r7, #4]
 80045ca:	683b      	ldr	r3, [r7, #0]
 80045cc:	781b      	ldrb	r3, [r3, #0]
 80045ce:	009b      	lsls	r3, r3, #2
 80045d0:	4413      	add	r3, r2
 80045d2:	881b      	ldrh	r3, [r3, #0]
 80045d4:	b29b      	uxth	r3, r3
 80045d6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80045da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80045de:	b29c      	uxth	r4, r3
 80045e0:	687a      	ldr	r2, [r7, #4]
 80045e2:	683b      	ldr	r3, [r7, #0]
 80045e4:	781b      	ldrb	r3, [r3, #0]
 80045e6:	009b      	lsls	r3, r3, #2
 80045e8:	441a      	add	r2, r3
 80045ea:	4b2c      	ldr	r3, [pc, #176]	; (800469c <USB_ActivateEndpoint+0x56c>)
 80045ec:	4323      	orrs	r3, r4
 80045ee:	b29b      	uxth	r3, r3
 80045f0:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80045f2:	687a      	ldr	r2, [r7, #4]
 80045f4:	683b      	ldr	r3, [r7, #0]
 80045f6:	781b      	ldrb	r3, [r3, #0]
 80045f8:	009b      	lsls	r3, r3, #2
 80045fa:	4413      	add	r3, r2
 80045fc:	881b      	ldrh	r3, [r3, #0]
 80045fe:	b29c      	uxth	r4, r3
 8004600:	4623      	mov	r3, r4
 8004602:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004606:	2b00      	cmp	r3, #0
 8004608:	d014      	beq.n	8004634 <USB_ActivateEndpoint+0x504>
 800460a:	687a      	ldr	r2, [r7, #4]
 800460c:	683b      	ldr	r3, [r7, #0]
 800460e:	781b      	ldrb	r3, [r3, #0]
 8004610:	009b      	lsls	r3, r3, #2
 8004612:	4413      	add	r3, r2
 8004614:	881b      	ldrh	r3, [r3, #0]
 8004616:	b29b      	uxth	r3, r3
 8004618:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800461c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004620:	b29c      	uxth	r4, r3
 8004622:	687a      	ldr	r2, [r7, #4]
 8004624:	683b      	ldr	r3, [r7, #0]
 8004626:	781b      	ldrb	r3, [r3, #0]
 8004628:	009b      	lsls	r3, r3, #2
 800462a:	441a      	add	r2, r3
 800462c:	4b1c      	ldr	r3, [pc, #112]	; (80046a0 <USB_ActivateEndpoint+0x570>)
 800462e:	4323      	orrs	r3, r4
 8004630:	b29b      	uxth	r3, r3
 8004632:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8004634:	687a      	ldr	r2, [r7, #4]
 8004636:	683b      	ldr	r3, [r7, #0]
 8004638:	781b      	ldrb	r3, [r3, #0]
 800463a:	009b      	lsls	r3, r3, #2
 800463c:	4413      	add	r3, r2
 800463e:	881b      	ldrh	r3, [r3, #0]
 8004640:	b29b      	uxth	r3, r3
 8004642:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004646:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800464a:	b29c      	uxth	r4, r3
 800464c:	687a      	ldr	r2, [r7, #4]
 800464e:	683b      	ldr	r3, [r7, #0]
 8004650:	781b      	ldrb	r3, [r3, #0]
 8004652:	009b      	lsls	r3, r3, #2
 8004654:	441a      	add	r2, r3
 8004656:	4b11      	ldr	r3, [pc, #68]	; (800469c <USB_ActivateEndpoint+0x56c>)
 8004658:	4323      	orrs	r3, r4
 800465a:	b29b      	uxth	r3, r3
 800465c:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800465e:	683b      	ldr	r3, [r7, #0]
 8004660:	78db      	ldrb	r3, [r3, #3]
 8004662:	2b01      	cmp	r3, #1
 8004664:	d020      	beq.n	80046a8 <USB_ActivateEndpoint+0x578>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8004666:	687a      	ldr	r2, [r7, #4]
 8004668:	683b      	ldr	r3, [r7, #0]
 800466a:	781b      	ldrb	r3, [r3, #0]
 800466c:	009b      	lsls	r3, r3, #2
 800466e:	4413      	add	r3, r2
 8004670:	881b      	ldrh	r3, [r3, #0]
 8004672:	b29b      	uxth	r3, r3
 8004674:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004678:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800467c:	b29c      	uxth	r4, r3
 800467e:	f084 0320 	eor.w	r3, r4, #32
 8004682:	b29c      	uxth	r4, r3
 8004684:	687a      	ldr	r2, [r7, #4]
 8004686:	683b      	ldr	r3, [r7, #0]
 8004688:	781b      	ldrb	r3, [r3, #0]
 800468a:	009b      	lsls	r3, r3, #2
 800468c:	441a      	add	r2, r3
 800468e:	4b05      	ldr	r3, [pc, #20]	; (80046a4 <USB_ActivateEndpoint+0x574>)
 8004690:	4323      	orrs	r3, r4
 8004692:	b29b      	uxth	r3, r3
 8004694:	8013      	strh	r3, [r2, #0]
 8004696:	e01c      	b.n	80046d2 <USB_ActivateEndpoint+0x5a2>
 8004698:	ffff8180 	.word	0xffff8180
 800469c:	ffffc080 	.word	0xffffc080
 80046a0:	ffff80c0 	.word	0xffff80c0
 80046a4:	ffff8080 	.word	0xffff8080
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80046a8:	687a      	ldr	r2, [r7, #4]
 80046aa:	683b      	ldr	r3, [r7, #0]
 80046ac:	781b      	ldrb	r3, [r3, #0]
 80046ae:	009b      	lsls	r3, r3, #2
 80046b0:	4413      	add	r3, r2
 80046b2:	881b      	ldrh	r3, [r3, #0]
 80046b4:	b29b      	uxth	r3, r3
 80046b6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80046ba:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80046be:	b29c      	uxth	r4, r3
 80046c0:	687a      	ldr	r2, [r7, #4]
 80046c2:	683b      	ldr	r3, [r7, #0]
 80046c4:	781b      	ldrb	r3, [r3, #0]
 80046c6:	009b      	lsls	r3, r3, #2
 80046c8:	441a      	add	r2, r3
 80046ca:	4b0f      	ldr	r3, [pc, #60]	; (8004708 <USB_ActivateEndpoint+0x5d8>)
 80046cc:	4323      	orrs	r3, r4
 80046ce:	b29b      	uxth	r3, r3
 80046d0:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80046d2:	687a      	ldr	r2, [r7, #4]
 80046d4:	683b      	ldr	r3, [r7, #0]
 80046d6:	781b      	ldrb	r3, [r3, #0]
 80046d8:	009b      	lsls	r3, r3, #2
 80046da:	4413      	add	r3, r2
 80046dc:	881b      	ldrh	r3, [r3, #0]
 80046de:	b29b      	uxth	r3, r3
 80046e0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80046e4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80046e8:	b29c      	uxth	r4, r3
 80046ea:	687a      	ldr	r2, [r7, #4]
 80046ec:	683b      	ldr	r3, [r7, #0]
 80046ee:	781b      	ldrb	r3, [r3, #0]
 80046f0:	009b      	lsls	r3, r3, #2
 80046f2:	441a      	add	r2, r3
 80046f4:	4b04      	ldr	r3, [pc, #16]	; (8004708 <USB_ActivateEndpoint+0x5d8>)
 80046f6:	4323      	orrs	r3, r4
 80046f8:	b29b      	uxth	r3, r3
 80046fa:	8013      	strh	r3, [r2, #0]
    }
  }

  return ret;
 80046fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80046fe:	4618      	mov	r0, r3
 8004700:	3710      	adds	r7, #16
 8004702:	46bd      	mov	sp, r7
 8004704:	bc90      	pop	{r4, r7}
 8004706:	4770      	bx	lr
 8004708:	ffff8080 	.word	0xffff8080

0800470c <USB_DeactivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800470c:	b490      	push	{r4, r7}
 800470e:	b082      	sub	sp, #8
 8004710:	af00      	add	r7, sp, #0
 8004712:	6078      	str	r0, [r7, #4]
 8004714:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8004716:	683b      	ldr	r3, [r7, #0]
 8004718:	7b1b      	ldrb	r3, [r3, #12]
 800471a:	2b00      	cmp	r3, #0
 800471c:	d171      	bne.n	8004802 <USB_DeactivateEndpoint+0xf6>
  {
    if (ep->is_in != 0U)
 800471e:	683b      	ldr	r3, [r7, #0]
 8004720:	785b      	ldrb	r3, [r3, #1]
 8004722:	2b00      	cmp	r3, #0
 8004724:	d036      	beq.n	8004794 <USB_DeactivateEndpoint+0x88>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004726:	687a      	ldr	r2, [r7, #4]
 8004728:	683b      	ldr	r3, [r7, #0]
 800472a:	781b      	ldrb	r3, [r3, #0]
 800472c:	009b      	lsls	r3, r3, #2
 800472e:	4413      	add	r3, r2
 8004730:	881b      	ldrh	r3, [r3, #0]
 8004732:	b29c      	uxth	r4, r3
 8004734:	4623      	mov	r3, r4
 8004736:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800473a:	2b00      	cmp	r3, #0
 800473c:	d014      	beq.n	8004768 <USB_DeactivateEndpoint+0x5c>
 800473e:	687a      	ldr	r2, [r7, #4]
 8004740:	683b      	ldr	r3, [r7, #0]
 8004742:	781b      	ldrb	r3, [r3, #0]
 8004744:	009b      	lsls	r3, r3, #2
 8004746:	4413      	add	r3, r2
 8004748:	881b      	ldrh	r3, [r3, #0]
 800474a:	b29b      	uxth	r3, r3
 800474c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004750:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004754:	b29c      	uxth	r4, r3
 8004756:	687a      	ldr	r2, [r7, #4]
 8004758:	683b      	ldr	r3, [r7, #0]
 800475a:	781b      	ldrb	r3, [r3, #0]
 800475c:	009b      	lsls	r3, r3, #2
 800475e:	441a      	add	r2, r3
 8004760:	4b6b      	ldr	r3, [pc, #428]	; (8004910 <USB_DeactivateEndpoint+0x204>)
 8004762:	4323      	orrs	r3, r4
 8004764:	b29b      	uxth	r3, r3
 8004766:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004768:	687a      	ldr	r2, [r7, #4]
 800476a:	683b      	ldr	r3, [r7, #0]
 800476c:	781b      	ldrb	r3, [r3, #0]
 800476e:	009b      	lsls	r3, r3, #2
 8004770:	4413      	add	r3, r2
 8004772:	881b      	ldrh	r3, [r3, #0]
 8004774:	b29b      	uxth	r3, r3
 8004776:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800477a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800477e:	b29c      	uxth	r4, r3
 8004780:	687a      	ldr	r2, [r7, #4]
 8004782:	683b      	ldr	r3, [r7, #0]
 8004784:	781b      	ldrb	r3, [r3, #0]
 8004786:	009b      	lsls	r3, r3, #2
 8004788:	441a      	add	r2, r3
 800478a:	4b62      	ldr	r3, [pc, #392]	; (8004914 <USB_DeactivateEndpoint+0x208>)
 800478c:	4323      	orrs	r3, r4
 800478e:	b29b      	uxth	r3, r3
 8004790:	8013      	strh	r3, [r2, #0]
 8004792:	e144      	b.n	8004a1e <USB_DeactivateEndpoint+0x312>
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004794:	687a      	ldr	r2, [r7, #4]
 8004796:	683b      	ldr	r3, [r7, #0]
 8004798:	781b      	ldrb	r3, [r3, #0]
 800479a:	009b      	lsls	r3, r3, #2
 800479c:	4413      	add	r3, r2
 800479e:	881b      	ldrh	r3, [r3, #0]
 80047a0:	b29c      	uxth	r4, r3
 80047a2:	4623      	mov	r3, r4
 80047a4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d014      	beq.n	80047d6 <USB_DeactivateEndpoint+0xca>
 80047ac:	687a      	ldr	r2, [r7, #4]
 80047ae:	683b      	ldr	r3, [r7, #0]
 80047b0:	781b      	ldrb	r3, [r3, #0]
 80047b2:	009b      	lsls	r3, r3, #2
 80047b4:	4413      	add	r3, r2
 80047b6:	881b      	ldrh	r3, [r3, #0]
 80047b8:	b29b      	uxth	r3, r3
 80047ba:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80047be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80047c2:	b29c      	uxth	r4, r3
 80047c4:	687a      	ldr	r2, [r7, #4]
 80047c6:	683b      	ldr	r3, [r7, #0]
 80047c8:	781b      	ldrb	r3, [r3, #0]
 80047ca:	009b      	lsls	r3, r3, #2
 80047cc:	441a      	add	r2, r3
 80047ce:	4b52      	ldr	r3, [pc, #328]	; (8004918 <USB_DeactivateEndpoint+0x20c>)
 80047d0:	4323      	orrs	r3, r4
 80047d2:	b29b      	uxth	r3, r3
 80047d4:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80047d6:	687a      	ldr	r2, [r7, #4]
 80047d8:	683b      	ldr	r3, [r7, #0]
 80047da:	781b      	ldrb	r3, [r3, #0]
 80047dc:	009b      	lsls	r3, r3, #2
 80047de:	4413      	add	r3, r2
 80047e0:	881b      	ldrh	r3, [r3, #0]
 80047e2:	b29b      	uxth	r3, r3
 80047e4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80047e8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80047ec:	b29c      	uxth	r4, r3
 80047ee:	687a      	ldr	r2, [r7, #4]
 80047f0:	683b      	ldr	r3, [r7, #0]
 80047f2:	781b      	ldrb	r3, [r3, #0]
 80047f4:	009b      	lsls	r3, r3, #2
 80047f6:	441a      	add	r2, r3
 80047f8:	4b46      	ldr	r3, [pc, #280]	; (8004914 <USB_DeactivateEndpoint+0x208>)
 80047fa:	4323      	orrs	r3, r4
 80047fc:	b29b      	uxth	r3, r3
 80047fe:	8013      	strh	r3, [r2, #0]
 8004800:	e10d      	b.n	8004a1e <USB_DeactivateEndpoint+0x312>
    }
  }
  /*Double Buffer*/
  else
  {
    if (ep->is_in == 0U)
 8004802:	683b      	ldr	r3, [r7, #0]
 8004804:	785b      	ldrb	r3, [r3, #1]
 8004806:	2b00      	cmp	r3, #0
 8004808:	f040 8088 	bne.w	800491c <USB_DeactivateEndpoint+0x210>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800480c:	687a      	ldr	r2, [r7, #4]
 800480e:	683b      	ldr	r3, [r7, #0]
 8004810:	781b      	ldrb	r3, [r3, #0]
 8004812:	009b      	lsls	r3, r3, #2
 8004814:	4413      	add	r3, r2
 8004816:	881b      	ldrh	r3, [r3, #0]
 8004818:	b29c      	uxth	r4, r3
 800481a:	4623      	mov	r3, r4
 800481c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004820:	2b00      	cmp	r3, #0
 8004822:	d014      	beq.n	800484e <USB_DeactivateEndpoint+0x142>
 8004824:	687a      	ldr	r2, [r7, #4]
 8004826:	683b      	ldr	r3, [r7, #0]
 8004828:	781b      	ldrb	r3, [r3, #0]
 800482a:	009b      	lsls	r3, r3, #2
 800482c:	4413      	add	r3, r2
 800482e:	881b      	ldrh	r3, [r3, #0]
 8004830:	b29b      	uxth	r3, r3
 8004832:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004836:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800483a:	b29c      	uxth	r4, r3
 800483c:	687a      	ldr	r2, [r7, #4]
 800483e:	683b      	ldr	r3, [r7, #0]
 8004840:	781b      	ldrb	r3, [r3, #0]
 8004842:	009b      	lsls	r3, r3, #2
 8004844:	441a      	add	r2, r3
 8004846:	4b34      	ldr	r3, [pc, #208]	; (8004918 <USB_DeactivateEndpoint+0x20c>)
 8004848:	4323      	orrs	r3, r4
 800484a:	b29b      	uxth	r3, r3
 800484c:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800484e:	687a      	ldr	r2, [r7, #4]
 8004850:	683b      	ldr	r3, [r7, #0]
 8004852:	781b      	ldrb	r3, [r3, #0]
 8004854:	009b      	lsls	r3, r3, #2
 8004856:	4413      	add	r3, r2
 8004858:	881b      	ldrh	r3, [r3, #0]
 800485a:	b29c      	uxth	r4, r3
 800485c:	4623      	mov	r3, r4
 800485e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004862:	2b00      	cmp	r3, #0
 8004864:	d014      	beq.n	8004890 <USB_DeactivateEndpoint+0x184>
 8004866:	687a      	ldr	r2, [r7, #4]
 8004868:	683b      	ldr	r3, [r7, #0]
 800486a:	781b      	ldrb	r3, [r3, #0]
 800486c:	009b      	lsls	r3, r3, #2
 800486e:	4413      	add	r3, r2
 8004870:	881b      	ldrh	r3, [r3, #0]
 8004872:	b29b      	uxth	r3, r3
 8004874:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004878:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800487c:	b29c      	uxth	r4, r3
 800487e:	687a      	ldr	r2, [r7, #4]
 8004880:	683b      	ldr	r3, [r7, #0]
 8004882:	781b      	ldrb	r3, [r3, #0]
 8004884:	009b      	lsls	r3, r3, #2
 8004886:	441a      	add	r2, r3
 8004888:	4b21      	ldr	r3, [pc, #132]	; (8004910 <USB_DeactivateEndpoint+0x204>)
 800488a:	4323      	orrs	r3, r4
 800488c:	b29b      	uxth	r3, r3
 800488e:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8004890:	687a      	ldr	r2, [r7, #4]
 8004892:	683b      	ldr	r3, [r7, #0]
 8004894:	781b      	ldrb	r3, [r3, #0]
 8004896:	009b      	lsls	r3, r3, #2
 8004898:	4413      	add	r3, r2
 800489a:	881b      	ldrh	r3, [r3, #0]
 800489c:	b29b      	uxth	r3, r3
 800489e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80048a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80048a6:	b29c      	uxth	r4, r3
 80048a8:	687a      	ldr	r2, [r7, #4]
 80048aa:	683b      	ldr	r3, [r7, #0]
 80048ac:	781b      	ldrb	r3, [r3, #0]
 80048ae:	009b      	lsls	r3, r3, #2
 80048b0:	441a      	add	r2, r3
 80048b2:	4b17      	ldr	r3, [pc, #92]	; (8004910 <USB_DeactivateEndpoint+0x204>)
 80048b4:	4323      	orrs	r3, r4
 80048b6:	b29b      	uxth	r3, r3
 80048b8:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80048ba:	687a      	ldr	r2, [r7, #4]
 80048bc:	683b      	ldr	r3, [r7, #0]
 80048be:	781b      	ldrb	r3, [r3, #0]
 80048c0:	009b      	lsls	r3, r3, #2
 80048c2:	4413      	add	r3, r2
 80048c4:	881b      	ldrh	r3, [r3, #0]
 80048c6:	b29b      	uxth	r3, r3
 80048c8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80048cc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80048d0:	b29c      	uxth	r4, r3
 80048d2:	687a      	ldr	r2, [r7, #4]
 80048d4:	683b      	ldr	r3, [r7, #0]
 80048d6:	781b      	ldrb	r3, [r3, #0]
 80048d8:	009b      	lsls	r3, r3, #2
 80048da:	441a      	add	r2, r3
 80048dc:	4b0d      	ldr	r3, [pc, #52]	; (8004914 <USB_DeactivateEndpoint+0x208>)
 80048de:	4323      	orrs	r3, r4
 80048e0:	b29b      	uxth	r3, r3
 80048e2:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80048e4:	687a      	ldr	r2, [r7, #4]
 80048e6:	683b      	ldr	r3, [r7, #0]
 80048e8:	781b      	ldrb	r3, [r3, #0]
 80048ea:	009b      	lsls	r3, r3, #2
 80048ec:	4413      	add	r3, r2
 80048ee:	881b      	ldrh	r3, [r3, #0]
 80048f0:	b29b      	uxth	r3, r3
 80048f2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80048f6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80048fa:	b29c      	uxth	r4, r3
 80048fc:	687a      	ldr	r2, [r7, #4]
 80048fe:	683b      	ldr	r3, [r7, #0]
 8004900:	781b      	ldrb	r3, [r3, #0]
 8004902:	009b      	lsls	r3, r3, #2
 8004904:	441a      	add	r2, r3
 8004906:	4b03      	ldr	r3, [pc, #12]	; (8004914 <USB_DeactivateEndpoint+0x208>)
 8004908:	4323      	orrs	r3, r4
 800490a:	b29b      	uxth	r3, r3
 800490c:	8013      	strh	r3, [r2, #0]
 800490e:	e086      	b.n	8004a1e <USB_DeactivateEndpoint+0x312>
 8004910:	ffff80c0 	.word	0xffff80c0
 8004914:	ffff8080 	.word	0xffff8080
 8004918:	ffffc080 	.word	0xffffc080
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800491c:	687a      	ldr	r2, [r7, #4]
 800491e:	683b      	ldr	r3, [r7, #0]
 8004920:	781b      	ldrb	r3, [r3, #0]
 8004922:	009b      	lsls	r3, r3, #2
 8004924:	4413      	add	r3, r2
 8004926:	881b      	ldrh	r3, [r3, #0]
 8004928:	b29c      	uxth	r4, r3
 800492a:	4623      	mov	r3, r4
 800492c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004930:	2b00      	cmp	r3, #0
 8004932:	d014      	beq.n	800495e <USB_DeactivateEndpoint+0x252>
 8004934:	687a      	ldr	r2, [r7, #4]
 8004936:	683b      	ldr	r3, [r7, #0]
 8004938:	781b      	ldrb	r3, [r3, #0]
 800493a:	009b      	lsls	r3, r3, #2
 800493c:	4413      	add	r3, r2
 800493e:	881b      	ldrh	r3, [r3, #0]
 8004940:	b29b      	uxth	r3, r3
 8004942:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004946:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800494a:	b29c      	uxth	r4, r3
 800494c:	687a      	ldr	r2, [r7, #4]
 800494e:	683b      	ldr	r3, [r7, #0]
 8004950:	781b      	ldrb	r3, [r3, #0]
 8004952:	009b      	lsls	r3, r3, #2
 8004954:	441a      	add	r2, r3
 8004956:	4b35      	ldr	r3, [pc, #212]	; (8004a2c <USB_DeactivateEndpoint+0x320>)
 8004958:	4323      	orrs	r3, r4
 800495a:	b29b      	uxth	r3, r3
 800495c:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800495e:	687a      	ldr	r2, [r7, #4]
 8004960:	683b      	ldr	r3, [r7, #0]
 8004962:	781b      	ldrb	r3, [r3, #0]
 8004964:	009b      	lsls	r3, r3, #2
 8004966:	4413      	add	r3, r2
 8004968:	881b      	ldrh	r3, [r3, #0]
 800496a:	b29c      	uxth	r4, r3
 800496c:	4623      	mov	r3, r4
 800496e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004972:	2b00      	cmp	r3, #0
 8004974:	d014      	beq.n	80049a0 <USB_DeactivateEndpoint+0x294>
 8004976:	687a      	ldr	r2, [r7, #4]
 8004978:	683b      	ldr	r3, [r7, #0]
 800497a:	781b      	ldrb	r3, [r3, #0]
 800497c:	009b      	lsls	r3, r3, #2
 800497e:	4413      	add	r3, r2
 8004980:	881b      	ldrh	r3, [r3, #0]
 8004982:	b29b      	uxth	r3, r3
 8004984:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004988:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800498c:	b29c      	uxth	r4, r3
 800498e:	687a      	ldr	r2, [r7, #4]
 8004990:	683b      	ldr	r3, [r7, #0]
 8004992:	781b      	ldrb	r3, [r3, #0]
 8004994:	009b      	lsls	r3, r3, #2
 8004996:	441a      	add	r2, r3
 8004998:	4b25      	ldr	r3, [pc, #148]	; (8004a30 <USB_DeactivateEndpoint+0x324>)
 800499a:	4323      	orrs	r3, r4
 800499c:	b29b      	uxth	r3, r3
 800499e:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 80049a0:	687a      	ldr	r2, [r7, #4]
 80049a2:	683b      	ldr	r3, [r7, #0]
 80049a4:	781b      	ldrb	r3, [r3, #0]
 80049a6:	009b      	lsls	r3, r3, #2
 80049a8:	4413      	add	r3, r2
 80049aa:	881b      	ldrh	r3, [r3, #0]
 80049ac:	b29b      	uxth	r3, r3
 80049ae:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80049b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80049b6:	b29c      	uxth	r4, r3
 80049b8:	687a      	ldr	r2, [r7, #4]
 80049ba:	683b      	ldr	r3, [r7, #0]
 80049bc:	781b      	ldrb	r3, [r3, #0]
 80049be:	009b      	lsls	r3, r3, #2
 80049c0:	441a      	add	r2, r3
 80049c2:	4b1a      	ldr	r3, [pc, #104]	; (8004a2c <USB_DeactivateEndpoint+0x320>)
 80049c4:	4323      	orrs	r3, r4
 80049c6:	b29b      	uxth	r3, r3
 80049c8:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80049ca:	687a      	ldr	r2, [r7, #4]
 80049cc:	683b      	ldr	r3, [r7, #0]
 80049ce:	781b      	ldrb	r3, [r3, #0]
 80049d0:	009b      	lsls	r3, r3, #2
 80049d2:	4413      	add	r3, r2
 80049d4:	881b      	ldrh	r3, [r3, #0]
 80049d6:	b29b      	uxth	r3, r3
 80049d8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80049dc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80049e0:	b29c      	uxth	r4, r3
 80049e2:	687a      	ldr	r2, [r7, #4]
 80049e4:	683b      	ldr	r3, [r7, #0]
 80049e6:	781b      	ldrb	r3, [r3, #0]
 80049e8:	009b      	lsls	r3, r3, #2
 80049ea:	441a      	add	r2, r3
 80049ec:	4b11      	ldr	r3, [pc, #68]	; (8004a34 <USB_DeactivateEndpoint+0x328>)
 80049ee:	4323      	orrs	r3, r4
 80049f0:	b29b      	uxth	r3, r3
 80049f2:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80049f4:	687a      	ldr	r2, [r7, #4]
 80049f6:	683b      	ldr	r3, [r7, #0]
 80049f8:	781b      	ldrb	r3, [r3, #0]
 80049fa:	009b      	lsls	r3, r3, #2
 80049fc:	4413      	add	r3, r2
 80049fe:	881b      	ldrh	r3, [r3, #0]
 8004a00:	b29b      	uxth	r3, r3
 8004a02:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004a06:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a0a:	b29c      	uxth	r4, r3
 8004a0c:	687a      	ldr	r2, [r7, #4]
 8004a0e:	683b      	ldr	r3, [r7, #0]
 8004a10:	781b      	ldrb	r3, [r3, #0]
 8004a12:	009b      	lsls	r3, r3, #2
 8004a14:	441a      	add	r2, r3
 8004a16:	4b07      	ldr	r3, [pc, #28]	; (8004a34 <USB_DeactivateEndpoint+0x328>)
 8004a18:	4323      	orrs	r3, r4
 8004a1a:	b29b      	uxth	r3, r3
 8004a1c:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8004a1e:	2300      	movs	r3, #0
}
 8004a20:	4618      	mov	r0, r3
 8004a22:	3708      	adds	r7, #8
 8004a24:	46bd      	mov	sp, r7
 8004a26:	bc90      	pop	{r4, r7}
 8004a28:	4770      	bx	lr
 8004a2a:	bf00      	nop
 8004a2c:	ffffc080 	.word	0xffffc080
 8004a30:	ffff80c0 	.word	0xffff80c0
 8004a34:	ffff8080 	.word	0xffff8080

08004a38 <USB_EPStartXfer>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8004a38:	b590      	push	{r4, r7, lr}
 8004a3a:	b08d      	sub	sp, #52	; 0x34
 8004a3c:	af00      	add	r7, sp, #0
 8004a3e:	6078      	str	r0, [r7, #4]
 8004a40:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint32_t len;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8004a42:	683b      	ldr	r3, [r7, #0]
 8004a44:	785b      	ldrb	r3, [r3, #1]
 8004a46:	2b01      	cmp	r3, #1
 8004a48:	f040 8160 	bne.w	8004d0c <USB_EPStartXfer+0x2d4>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8004a4c:	683b      	ldr	r3, [r7, #0]
 8004a4e:	699a      	ldr	r2, [r3, #24]
 8004a50:	683b      	ldr	r3, [r7, #0]
 8004a52:	691b      	ldr	r3, [r3, #16]
 8004a54:	429a      	cmp	r2, r3
 8004a56:	d909      	bls.n	8004a6c <USB_EPStartXfer+0x34>
    {
      len = ep->maxpacket;
 8004a58:	683b      	ldr	r3, [r7, #0]
 8004a5a:	691b      	ldr	r3, [r3, #16]
 8004a5c:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len -= len;
 8004a5e:	683b      	ldr	r3, [r7, #0]
 8004a60:	699a      	ldr	r2, [r3, #24]
 8004a62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a64:	1ad2      	subs	r2, r2, r3
 8004a66:	683b      	ldr	r3, [r7, #0]
 8004a68:	619a      	str	r2, [r3, #24]
 8004a6a:	e005      	b.n	8004a78 <USB_EPStartXfer+0x40>
    }
    else
    {
      len = ep->xfer_len;
 8004a6c:	683b      	ldr	r3, [r7, #0]
 8004a6e:	699b      	ldr	r3, [r3, #24]
 8004a70:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len = 0U;
 8004a72:	683b      	ldr	r3, [r7, #0]
 8004a74:	2200      	movs	r2, #0
 8004a76:	619a      	str	r2, [r3, #24]
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8004a78:	683b      	ldr	r3, [r7, #0]
 8004a7a:	7b1b      	ldrb	r3, [r3, #12]
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d119      	bne.n	8004ab4 <USB_EPStartXfer+0x7c>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8004a80:	683b      	ldr	r3, [r7, #0]
 8004a82:	6959      	ldr	r1, [r3, #20]
 8004a84:	683b      	ldr	r3, [r7, #0]
 8004a86:	88da      	ldrh	r2, [r3, #6]
 8004a88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a8a:	b29b      	uxth	r3, r3
 8004a8c:	6878      	ldr	r0, [r7, #4]
 8004a8e:	f000 fba2 	bl	80051d6 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8004a92:	687c      	ldr	r4, [r7, #4]
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004a9a:	b29b      	uxth	r3, r3
 8004a9c:	441c      	add	r4, r3
 8004a9e:	683b      	ldr	r3, [r7, #0]
 8004aa0:	781b      	ldrb	r3, [r3, #0]
 8004aa2:	011b      	lsls	r3, r3, #4
 8004aa4:	4423      	add	r3, r4
 8004aa6:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004aaa:	461c      	mov	r4, r3
 8004aac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004aae:	b29b      	uxth	r3, r3
 8004ab0:	8023      	strh	r3, [r4, #0]
 8004ab2:	e10f      	b.n	8004cd4 <USB_EPStartXfer+0x29c>
    }
    else
    {
      /* Write the data to the USB endpoint */
      if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8004ab4:	687a      	ldr	r2, [r7, #4]
 8004ab6:	683b      	ldr	r3, [r7, #0]
 8004ab8:	781b      	ldrb	r3, [r3, #0]
 8004aba:	009b      	lsls	r3, r3, #2
 8004abc:	4413      	add	r3, r2
 8004abe:	881b      	ldrh	r3, [r3, #0]
 8004ac0:	b29b      	uxth	r3, r3
 8004ac2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d065      	beq.n	8004b96 <USB_EPStartXfer+0x15e>
      {
        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8004aca:	687c      	ldr	r4, [r7, #4]
 8004acc:	683b      	ldr	r3, [r7, #0]
 8004ace:	785b      	ldrb	r3, [r3, #1]
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d148      	bne.n	8004b66 <USB_EPStartXfer+0x12e>
 8004ad4:	687c      	ldr	r4, [r7, #4]
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004adc:	b29b      	uxth	r3, r3
 8004ade:	441c      	add	r4, r3
 8004ae0:	683b      	ldr	r3, [r7, #0]
 8004ae2:	781b      	ldrb	r3, [r3, #0]
 8004ae4:	011b      	lsls	r3, r3, #4
 8004ae6:	4423      	add	r3, r4
 8004ae8:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004aec:	461c      	mov	r4, r3
 8004aee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d10e      	bne.n	8004b12 <USB_EPStartXfer+0xda>
 8004af4:	8823      	ldrh	r3, [r4, #0]
 8004af6:	b29b      	uxth	r3, r3
 8004af8:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8004afc:	b29b      	uxth	r3, r3
 8004afe:	8023      	strh	r3, [r4, #0]
 8004b00:	8823      	ldrh	r3, [r4, #0]
 8004b02:	b29b      	uxth	r3, r3
 8004b04:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004b08:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004b0c:	b29b      	uxth	r3, r3
 8004b0e:	8023      	strh	r3, [r4, #0]
 8004b10:	e03d      	b.n	8004b8e <USB_EPStartXfer+0x156>
 8004b12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b14:	2b3e      	cmp	r3, #62	; 0x3e
 8004b16:	d810      	bhi.n	8004b3a <USB_EPStartXfer+0x102>
 8004b18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b1a:	085b      	lsrs	r3, r3, #1
 8004b1c:	627b      	str	r3, [r7, #36]	; 0x24
 8004b1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b20:	f003 0301 	and.w	r3, r3, #1
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d002      	beq.n	8004b2e <USB_EPStartXfer+0xf6>
 8004b28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b2a:	3301      	adds	r3, #1
 8004b2c:	627b      	str	r3, [r7, #36]	; 0x24
 8004b2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b30:	b29b      	uxth	r3, r3
 8004b32:	029b      	lsls	r3, r3, #10
 8004b34:	b29b      	uxth	r3, r3
 8004b36:	8023      	strh	r3, [r4, #0]
 8004b38:	e029      	b.n	8004b8e <USB_EPStartXfer+0x156>
 8004b3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b3c:	095b      	lsrs	r3, r3, #5
 8004b3e:	627b      	str	r3, [r7, #36]	; 0x24
 8004b40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b42:	f003 031f 	and.w	r3, r3, #31
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d102      	bne.n	8004b50 <USB_EPStartXfer+0x118>
 8004b4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b4c:	3b01      	subs	r3, #1
 8004b4e:	627b      	str	r3, [r7, #36]	; 0x24
 8004b50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b52:	b29b      	uxth	r3, r3
 8004b54:	029b      	lsls	r3, r3, #10
 8004b56:	b29b      	uxth	r3, r3
 8004b58:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004b5c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004b60:	b29b      	uxth	r3, r3
 8004b62:	8023      	strh	r3, [r4, #0]
 8004b64:	e013      	b.n	8004b8e <USB_EPStartXfer+0x156>
 8004b66:	683b      	ldr	r3, [r7, #0]
 8004b68:	785b      	ldrb	r3, [r3, #1]
 8004b6a:	2b01      	cmp	r3, #1
 8004b6c:	d10f      	bne.n	8004b8e <USB_EPStartXfer+0x156>
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004b74:	b29b      	uxth	r3, r3
 8004b76:	441c      	add	r4, r3
 8004b78:	683b      	ldr	r3, [r7, #0]
 8004b7a:	781b      	ldrb	r3, [r3, #0]
 8004b7c:	011b      	lsls	r3, r3, #4
 8004b7e:	4423      	add	r3, r4
 8004b80:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004b84:	613b      	str	r3, [r7, #16]
 8004b86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b88:	b29a      	uxth	r2, r3
 8004b8a:	693b      	ldr	r3, [r7, #16]
 8004b8c:	801a      	strh	r2, [r3, #0]
        pmabuffer = ep->pmaaddr1;
 8004b8e:	683b      	ldr	r3, [r7, #0]
 8004b90:	895b      	ldrh	r3, [r3, #10]
 8004b92:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8004b94:	e063      	b.n	8004c5e <USB_EPStartXfer+0x226>
      }
      else
      {
        /* Set the Double buffer counter for pmabuffer0 */
        PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8004b96:	683b      	ldr	r3, [r7, #0]
 8004b98:	785b      	ldrb	r3, [r3, #1]
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d148      	bne.n	8004c30 <USB_EPStartXfer+0x1f8>
 8004b9e:	687c      	ldr	r4, [r7, #4]
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004ba6:	b29b      	uxth	r3, r3
 8004ba8:	441c      	add	r4, r3
 8004baa:	683b      	ldr	r3, [r7, #0]
 8004bac:	781b      	ldrb	r3, [r3, #0]
 8004bae:	011b      	lsls	r3, r3, #4
 8004bb0:	4423      	add	r3, r4
 8004bb2:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004bb6:	461c      	mov	r4, r3
 8004bb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d10e      	bne.n	8004bdc <USB_EPStartXfer+0x1a4>
 8004bbe:	8823      	ldrh	r3, [r4, #0]
 8004bc0:	b29b      	uxth	r3, r3
 8004bc2:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8004bc6:	b29b      	uxth	r3, r3
 8004bc8:	8023      	strh	r3, [r4, #0]
 8004bca:	8823      	ldrh	r3, [r4, #0]
 8004bcc:	b29b      	uxth	r3, r3
 8004bce:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004bd2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004bd6:	b29b      	uxth	r3, r3
 8004bd8:	8023      	strh	r3, [r4, #0]
 8004bda:	e03d      	b.n	8004c58 <USB_EPStartXfer+0x220>
 8004bdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004bde:	2b3e      	cmp	r3, #62	; 0x3e
 8004be0:	d810      	bhi.n	8004c04 <USB_EPStartXfer+0x1cc>
 8004be2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004be4:	085b      	lsrs	r3, r3, #1
 8004be6:	623b      	str	r3, [r7, #32]
 8004be8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004bea:	f003 0301 	and.w	r3, r3, #1
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d002      	beq.n	8004bf8 <USB_EPStartXfer+0x1c0>
 8004bf2:	6a3b      	ldr	r3, [r7, #32]
 8004bf4:	3301      	adds	r3, #1
 8004bf6:	623b      	str	r3, [r7, #32]
 8004bf8:	6a3b      	ldr	r3, [r7, #32]
 8004bfa:	b29b      	uxth	r3, r3
 8004bfc:	029b      	lsls	r3, r3, #10
 8004bfe:	b29b      	uxth	r3, r3
 8004c00:	8023      	strh	r3, [r4, #0]
 8004c02:	e029      	b.n	8004c58 <USB_EPStartXfer+0x220>
 8004c04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c06:	095b      	lsrs	r3, r3, #5
 8004c08:	623b      	str	r3, [r7, #32]
 8004c0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c0c:	f003 031f 	and.w	r3, r3, #31
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d102      	bne.n	8004c1a <USB_EPStartXfer+0x1e2>
 8004c14:	6a3b      	ldr	r3, [r7, #32]
 8004c16:	3b01      	subs	r3, #1
 8004c18:	623b      	str	r3, [r7, #32]
 8004c1a:	6a3b      	ldr	r3, [r7, #32]
 8004c1c:	b29b      	uxth	r3, r3
 8004c1e:	029b      	lsls	r3, r3, #10
 8004c20:	b29b      	uxth	r3, r3
 8004c22:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004c26:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004c2a:	b29b      	uxth	r3, r3
 8004c2c:	8023      	strh	r3, [r4, #0]
 8004c2e:	e013      	b.n	8004c58 <USB_EPStartXfer+0x220>
 8004c30:	683b      	ldr	r3, [r7, #0]
 8004c32:	785b      	ldrb	r3, [r3, #1]
 8004c34:	2b01      	cmp	r3, #1
 8004c36:	d10f      	bne.n	8004c58 <USB_EPStartXfer+0x220>
 8004c38:	687c      	ldr	r4, [r7, #4]
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004c40:	b29b      	uxth	r3, r3
 8004c42:	441c      	add	r4, r3
 8004c44:	683b      	ldr	r3, [r7, #0]
 8004c46:	781b      	ldrb	r3, [r3, #0]
 8004c48:	011b      	lsls	r3, r3, #4
 8004c4a:	4423      	add	r3, r4
 8004c4c:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004c50:	461c      	mov	r4, r3
 8004c52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c54:	b29b      	uxth	r3, r3
 8004c56:	8023      	strh	r3, [r4, #0]
        pmabuffer = ep->pmaaddr0;
 8004c58:	683b      	ldr	r3, [r7, #0]
 8004c5a:	891b      	ldrh	r3, [r3, #8]
 8004c5c:	85fb      	strh	r3, [r7, #46]	; 0x2e
      }
      USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8004c5e:	683b      	ldr	r3, [r7, #0]
 8004c60:	6959      	ldr	r1, [r3, #20]
 8004c62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c64:	b29b      	uxth	r3, r3
 8004c66:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8004c68:	6878      	ldr	r0, [r7, #4]
 8004c6a:	f000 fab4 	bl	80051d6 <USB_WritePMA>
      PCD_FreeUserBuffer(USBx, ep->num, ep->is_in);
 8004c6e:	683b      	ldr	r3, [r7, #0]
 8004c70:	785b      	ldrb	r3, [r3, #1]
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d115      	bne.n	8004ca2 <USB_EPStartXfer+0x26a>
 8004c76:	687a      	ldr	r2, [r7, #4]
 8004c78:	683b      	ldr	r3, [r7, #0]
 8004c7a:	781b      	ldrb	r3, [r3, #0]
 8004c7c:	009b      	lsls	r3, r3, #2
 8004c7e:	4413      	add	r3, r2
 8004c80:	881b      	ldrh	r3, [r3, #0]
 8004c82:	b29b      	uxth	r3, r3
 8004c84:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004c88:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c8c:	b29c      	uxth	r4, r3
 8004c8e:	687a      	ldr	r2, [r7, #4]
 8004c90:	683b      	ldr	r3, [r7, #0]
 8004c92:	781b      	ldrb	r3, [r3, #0]
 8004c94:	009b      	lsls	r3, r3, #2
 8004c96:	441a      	add	r2, r3
 8004c98:	4b9a      	ldr	r3, [pc, #616]	; (8004f04 <USB_EPStartXfer+0x4cc>)
 8004c9a:	4323      	orrs	r3, r4
 8004c9c:	b29b      	uxth	r3, r3
 8004c9e:	8013      	strh	r3, [r2, #0]
 8004ca0:	e018      	b.n	8004cd4 <USB_EPStartXfer+0x29c>
 8004ca2:	683b      	ldr	r3, [r7, #0]
 8004ca4:	785b      	ldrb	r3, [r3, #1]
 8004ca6:	2b01      	cmp	r3, #1
 8004ca8:	d114      	bne.n	8004cd4 <USB_EPStartXfer+0x29c>
 8004caa:	687a      	ldr	r2, [r7, #4]
 8004cac:	683b      	ldr	r3, [r7, #0]
 8004cae:	781b      	ldrb	r3, [r3, #0]
 8004cb0:	009b      	lsls	r3, r3, #2
 8004cb2:	4413      	add	r3, r2
 8004cb4:	881b      	ldrh	r3, [r3, #0]
 8004cb6:	b29b      	uxth	r3, r3
 8004cb8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004cbc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004cc0:	b29c      	uxth	r4, r3
 8004cc2:	687a      	ldr	r2, [r7, #4]
 8004cc4:	683b      	ldr	r3, [r7, #0]
 8004cc6:	781b      	ldrb	r3, [r3, #0]
 8004cc8:	009b      	lsls	r3, r3, #2
 8004cca:	441a      	add	r2, r3
 8004ccc:	4b8e      	ldr	r3, [pc, #568]	; (8004f08 <USB_EPStartXfer+0x4d0>)
 8004cce:	4323      	orrs	r3, r4
 8004cd0:	b29b      	uxth	r3, r3
 8004cd2:	8013      	strh	r3, [r2, #0]
    }

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8004cd4:	687a      	ldr	r2, [r7, #4]
 8004cd6:	683b      	ldr	r3, [r7, #0]
 8004cd8:	781b      	ldrb	r3, [r3, #0]
 8004cda:	009b      	lsls	r3, r3, #2
 8004cdc:	4413      	add	r3, r2
 8004cde:	881b      	ldrh	r3, [r3, #0]
 8004ce0:	b29b      	uxth	r3, r3
 8004ce2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004ce6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004cea:	b29c      	uxth	r4, r3
 8004cec:	f084 0310 	eor.w	r3, r4, #16
 8004cf0:	b29c      	uxth	r4, r3
 8004cf2:	f084 0320 	eor.w	r3, r4, #32
 8004cf6:	b29c      	uxth	r4, r3
 8004cf8:	687a      	ldr	r2, [r7, #4]
 8004cfa:	683b      	ldr	r3, [r7, #0]
 8004cfc:	781b      	ldrb	r3, [r3, #0]
 8004cfe:	009b      	lsls	r3, r3, #2
 8004d00:	441a      	add	r2, r3
 8004d02:	4b82      	ldr	r3, [pc, #520]	; (8004f0c <USB_EPStartXfer+0x4d4>)
 8004d04:	4323      	orrs	r3, r4
 8004d06:	b29b      	uxth	r3, r3
 8004d08:	8013      	strh	r3, [r2, #0]
 8004d0a:	e146      	b.n	8004f9a <USB_EPStartXfer+0x562>
  }
  else /* OUT endpoint */
  {
    /* Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8004d0c:	683b      	ldr	r3, [r7, #0]
 8004d0e:	699a      	ldr	r2, [r3, #24]
 8004d10:	683b      	ldr	r3, [r7, #0]
 8004d12:	691b      	ldr	r3, [r3, #16]
 8004d14:	429a      	cmp	r2, r3
 8004d16:	d909      	bls.n	8004d2c <USB_EPStartXfer+0x2f4>
    {
      len = ep->maxpacket;
 8004d18:	683b      	ldr	r3, [r7, #0]
 8004d1a:	691b      	ldr	r3, [r3, #16]
 8004d1c:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len -= len;
 8004d1e:	683b      	ldr	r3, [r7, #0]
 8004d20:	699a      	ldr	r2, [r3, #24]
 8004d22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d24:	1ad2      	subs	r2, r2, r3
 8004d26:	683b      	ldr	r3, [r7, #0]
 8004d28:	619a      	str	r2, [r3, #24]
 8004d2a:	e005      	b.n	8004d38 <USB_EPStartXfer+0x300>
    }
    else
    {
      len = ep->xfer_len;
 8004d2c:	683b      	ldr	r3, [r7, #0]
 8004d2e:	699b      	ldr	r3, [r3, #24]
 8004d30:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len = 0U;
 8004d32:	683b      	ldr	r3, [r7, #0]
 8004d34:	2200      	movs	r2, #0
 8004d36:	619a      	str	r2, [r3, #24]
    }

    /* configure and validate Rx endpoint */
    if (ep->doublebuffer == 0U)
 8004d38:	683b      	ldr	r3, [r7, #0]
 8004d3a:	7b1b      	ldrb	r3, [r3, #12]
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d148      	bne.n	8004dd2 <USB_EPStartXfer+0x39a>
    {
      /*Set RX buffer count*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8004d40:	687c      	ldr	r4, [r7, #4]
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004d48:	b29b      	uxth	r3, r3
 8004d4a:	441c      	add	r4, r3
 8004d4c:	683b      	ldr	r3, [r7, #0]
 8004d4e:	781b      	ldrb	r3, [r3, #0]
 8004d50:	011b      	lsls	r3, r3, #4
 8004d52:	4423      	add	r3, r4
 8004d54:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004d58:	461c      	mov	r4, r3
 8004d5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d10e      	bne.n	8004d7e <USB_EPStartXfer+0x346>
 8004d60:	8823      	ldrh	r3, [r4, #0]
 8004d62:	b29b      	uxth	r3, r3
 8004d64:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8004d68:	b29b      	uxth	r3, r3
 8004d6a:	8023      	strh	r3, [r4, #0]
 8004d6c:	8823      	ldrh	r3, [r4, #0]
 8004d6e:	b29b      	uxth	r3, r3
 8004d70:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004d74:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004d78:	b29b      	uxth	r3, r3
 8004d7a:	8023      	strh	r3, [r4, #0]
 8004d7c:	e0f2      	b.n	8004f64 <USB_EPStartXfer+0x52c>
 8004d7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d80:	2b3e      	cmp	r3, #62	; 0x3e
 8004d82:	d810      	bhi.n	8004da6 <USB_EPStartXfer+0x36e>
 8004d84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d86:	085b      	lsrs	r3, r3, #1
 8004d88:	61fb      	str	r3, [r7, #28]
 8004d8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d8c:	f003 0301 	and.w	r3, r3, #1
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d002      	beq.n	8004d9a <USB_EPStartXfer+0x362>
 8004d94:	69fb      	ldr	r3, [r7, #28]
 8004d96:	3301      	adds	r3, #1
 8004d98:	61fb      	str	r3, [r7, #28]
 8004d9a:	69fb      	ldr	r3, [r7, #28]
 8004d9c:	b29b      	uxth	r3, r3
 8004d9e:	029b      	lsls	r3, r3, #10
 8004da0:	b29b      	uxth	r3, r3
 8004da2:	8023      	strh	r3, [r4, #0]
 8004da4:	e0de      	b.n	8004f64 <USB_EPStartXfer+0x52c>
 8004da6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004da8:	095b      	lsrs	r3, r3, #5
 8004daa:	61fb      	str	r3, [r7, #28]
 8004dac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004dae:	f003 031f 	and.w	r3, r3, #31
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d102      	bne.n	8004dbc <USB_EPStartXfer+0x384>
 8004db6:	69fb      	ldr	r3, [r7, #28]
 8004db8:	3b01      	subs	r3, #1
 8004dba:	61fb      	str	r3, [r7, #28]
 8004dbc:	69fb      	ldr	r3, [r7, #28]
 8004dbe:	b29b      	uxth	r3, r3
 8004dc0:	029b      	lsls	r3, r3, #10
 8004dc2:	b29b      	uxth	r3, r3
 8004dc4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004dc8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004dcc:	b29b      	uxth	r3, r3
 8004dce:	8023      	strh	r3, [r4, #0]
 8004dd0:	e0c8      	b.n	8004f64 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /*Set the Double buffer counter*/
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8004dd2:	683b      	ldr	r3, [r7, #0]
 8004dd4:	785b      	ldrb	r3, [r3, #1]
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d148      	bne.n	8004e6c <USB_EPStartXfer+0x434>
 8004dda:	687c      	ldr	r4, [r7, #4]
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004de2:	b29b      	uxth	r3, r3
 8004de4:	441c      	add	r4, r3
 8004de6:	683b      	ldr	r3, [r7, #0]
 8004de8:	781b      	ldrb	r3, [r3, #0]
 8004dea:	011b      	lsls	r3, r3, #4
 8004dec:	4423      	add	r3, r4
 8004dee:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004df2:	461c      	mov	r4, r3
 8004df4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d10e      	bne.n	8004e18 <USB_EPStartXfer+0x3e0>
 8004dfa:	8823      	ldrh	r3, [r4, #0]
 8004dfc:	b29b      	uxth	r3, r3
 8004dfe:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8004e02:	b29b      	uxth	r3, r3
 8004e04:	8023      	strh	r3, [r4, #0]
 8004e06:	8823      	ldrh	r3, [r4, #0]
 8004e08:	b29b      	uxth	r3, r3
 8004e0a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004e0e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004e12:	b29b      	uxth	r3, r3
 8004e14:	8023      	strh	r3, [r4, #0]
 8004e16:	e03d      	b.n	8004e94 <USB_EPStartXfer+0x45c>
 8004e18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e1a:	2b3e      	cmp	r3, #62	; 0x3e
 8004e1c:	d810      	bhi.n	8004e40 <USB_EPStartXfer+0x408>
 8004e1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e20:	085b      	lsrs	r3, r3, #1
 8004e22:	61bb      	str	r3, [r7, #24]
 8004e24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e26:	f003 0301 	and.w	r3, r3, #1
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d002      	beq.n	8004e34 <USB_EPStartXfer+0x3fc>
 8004e2e:	69bb      	ldr	r3, [r7, #24]
 8004e30:	3301      	adds	r3, #1
 8004e32:	61bb      	str	r3, [r7, #24]
 8004e34:	69bb      	ldr	r3, [r7, #24]
 8004e36:	b29b      	uxth	r3, r3
 8004e38:	029b      	lsls	r3, r3, #10
 8004e3a:	b29b      	uxth	r3, r3
 8004e3c:	8023      	strh	r3, [r4, #0]
 8004e3e:	e029      	b.n	8004e94 <USB_EPStartXfer+0x45c>
 8004e40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e42:	095b      	lsrs	r3, r3, #5
 8004e44:	61bb      	str	r3, [r7, #24]
 8004e46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e48:	f003 031f 	and.w	r3, r3, #31
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d102      	bne.n	8004e56 <USB_EPStartXfer+0x41e>
 8004e50:	69bb      	ldr	r3, [r7, #24]
 8004e52:	3b01      	subs	r3, #1
 8004e54:	61bb      	str	r3, [r7, #24]
 8004e56:	69bb      	ldr	r3, [r7, #24]
 8004e58:	b29b      	uxth	r3, r3
 8004e5a:	029b      	lsls	r3, r3, #10
 8004e5c:	b29b      	uxth	r3, r3
 8004e5e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004e62:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004e66:	b29b      	uxth	r3, r3
 8004e68:	8023      	strh	r3, [r4, #0]
 8004e6a:	e013      	b.n	8004e94 <USB_EPStartXfer+0x45c>
 8004e6c:	683b      	ldr	r3, [r7, #0]
 8004e6e:	785b      	ldrb	r3, [r3, #1]
 8004e70:	2b01      	cmp	r3, #1
 8004e72:	d10f      	bne.n	8004e94 <USB_EPStartXfer+0x45c>
 8004e74:	687c      	ldr	r4, [r7, #4]
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004e7c:	b29b      	uxth	r3, r3
 8004e7e:	441c      	add	r4, r3
 8004e80:	683b      	ldr	r3, [r7, #0]
 8004e82:	781b      	ldrb	r3, [r3, #0]
 8004e84:	011b      	lsls	r3, r3, #4
 8004e86:	4423      	add	r3, r4
 8004e88:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004e8c:	461c      	mov	r4, r3
 8004e8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e90:	b29b      	uxth	r3, r3
 8004e92:	8023      	strh	r3, [r4, #0]
 8004e94:	687c      	ldr	r4, [r7, #4]
 8004e96:	683b      	ldr	r3, [r7, #0]
 8004e98:	785b      	ldrb	r3, [r3, #1]
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d14e      	bne.n	8004f3c <USB_EPStartXfer+0x504>
 8004e9e:	687c      	ldr	r4, [r7, #4]
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004ea6:	b29b      	uxth	r3, r3
 8004ea8:	441c      	add	r4, r3
 8004eaa:	683b      	ldr	r3, [r7, #0]
 8004eac:	781b      	ldrb	r3, [r3, #0]
 8004eae:	011b      	lsls	r3, r3, #4
 8004eb0:	4423      	add	r3, r4
 8004eb2:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004eb6:	461c      	mov	r4, r3
 8004eb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d10e      	bne.n	8004edc <USB_EPStartXfer+0x4a4>
 8004ebe:	8823      	ldrh	r3, [r4, #0]
 8004ec0:	b29b      	uxth	r3, r3
 8004ec2:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8004ec6:	b29b      	uxth	r3, r3
 8004ec8:	8023      	strh	r3, [r4, #0]
 8004eca:	8823      	ldrh	r3, [r4, #0]
 8004ecc:	b29b      	uxth	r3, r3
 8004ece:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004ed2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004ed6:	b29b      	uxth	r3, r3
 8004ed8:	8023      	strh	r3, [r4, #0]
 8004eda:	e043      	b.n	8004f64 <USB_EPStartXfer+0x52c>
 8004edc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ede:	2b3e      	cmp	r3, #62	; 0x3e
 8004ee0:	d816      	bhi.n	8004f10 <USB_EPStartXfer+0x4d8>
 8004ee2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ee4:	085b      	lsrs	r3, r3, #1
 8004ee6:	617b      	str	r3, [r7, #20]
 8004ee8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004eea:	f003 0301 	and.w	r3, r3, #1
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d002      	beq.n	8004ef8 <USB_EPStartXfer+0x4c0>
 8004ef2:	697b      	ldr	r3, [r7, #20]
 8004ef4:	3301      	adds	r3, #1
 8004ef6:	617b      	str	r3, [r7, #20]
 8004ef8:	697b      	ldr	r3, [r7, #20]
 8004efa:	b29b      	uxth	r3, r3
 8004efc:	029b      	lsls	r3, r3, #10
 8004efe:	b29b      	uxth	r3, r3
 8004f00:	8023      	strh	r3, [r4, #0]
 8004f02:	e02f      	b.n	8004f64 <USB_EPStartXfer+0x52c>
 8004f04:	ffff80c0 	.word	0xffff80c0
 8004f08:	ffffc080 	.word	0xffffc080
 8004f0c:	ffff8080 	.word	0xffff8080
 8004f10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f12:	095b      	lsrs	r3, r3, #5
 8004f14:	617b      	str	r3, [r7, #20]
 8004f16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f18:	f003 031f 	and.w	r3, r3, #31
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d102      	bne.n	8004f26 <USB_EPStartXfer+0x4ee>
 8004f20:	697b      	ldr	r3, [r7, #20]
 8004f22:	3b01      	subs	r3, #1
 8004f24:	617b      	str	r3, [r7, #20]
 8004f26:	697b      	ldr	r3, [r7, #20]
 8004f28:	b29b      	uxth	r3, r3
 8004f2a:	029b      	lsls	r3, r3, #10
 8004f2c:	b29b      	uxth	r3, r3
 8004f2e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004f32:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004f36:	b29b      	uxth	r3, r3
 8004f38:	8023      	strh	r3, [r4, #0]
 8004f3a:	e013      	b.n	8004f64 <USB_EPStartXfer+0x52c>
 8004f3c:	683b      	ldr	r3, [r7, #0]
 8004f3e:	785b      	ldrb	r3, [r3, #1]
 8004f40:	2b01      	cmp	r3, #1
 8004f42:	d10f      	bne.n	8004f64 <USB_EPStartXfer+0x52c>
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004f4a:	b29b      	uxth	r3, r3
 8004f4c:	441c      	add	r4, r3
 8004f4e:	683b      	ldr	r3, [r7, #0]
 8004f50:	781b      	ldrb	r3, [r3, #0]
 8004f52:	011b      	lsls	r3, r3, #4
 8004f54:	4423      	add	r3, r4
 8004f56:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004f5a:	60fb      	str	r3, [r7, #12]
 8004f5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f5e:	b29a      	uxth	r2, r3
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	801a      	strh	r2, [r3, #0]
    }

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8004f64:	687a      	ldr	r2, [r7, #4]
 8004f66:	683b      	ldr	r3, [r7, #0]
 8004f68:	781b      	ldrb	r3, [r3, #0]
 8004f6a:	009b      	lsls	r3, r3, #2
 8004f6c:	4413      	add	r3, r2
 8004f6e:	881b      	ldrh	r3, [r3, #0]
 8004f70:	b29b      	uxth	r3, r3
 8004f72:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004f76:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f7a:	b29c      	uxth	r4, r3
 8004f7c:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8004f80:	b29c      	uxth	r4, r3
 8004f82:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8004f86:	b29c      	uxth	r4, r3
 8004f88:	687a      	ldr	r2, [r7, #4]
 8004f8a:	683b      	ldr	r3, [r7, #0]
 8004f8c:	781b      	ldrb	r3, [r3, #0]
 8004f8e:	009b      	lsls	r3, r3, #2
 8004f90:	441a      	add	r2, r3
 8004f92:	4b04      	ldr	r3, [pc, #16]	; (8004fa4 <USB_EPStartXfer+0x56c>)
 8004f94:	4323      	orrs	r3, r4
 8004f96:	b29b      	uxth	r3, r3
 8004f98:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8004f9a:	2300      	movs	r3, #0
}
 8004f9c:	4618      	mov	r0, r3
 8004f9e:	3734      	adds	r7, #52	; 0x34
 8004fa0:	46bd      	mov	sp, r7
 8004fa2:	bd90      	pop	{r4, r7, pc}
 8004fa4:	ffff8080 	.word	0xffff8080

08004fa8 <USB_EPSetStall>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8004fa8:	b490      	push	{r4, r7}
 8004faa:	b082      	sub	sp, #8
 8004fac:	af00      	add	r7, sp, #0
 8004fae:	6078      	str	r0, [r7, #4]
 8004fb0:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8004fb2:	683b      	ldr	r3, [r7, #0]
 8004fb4:	785b      	ldrb	r3, [r3, #1]
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d018      	beq.n	8004fec <USB_EPSetStall+0x44>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8004fba:	687a      	ldr	r2, [r7, #4]
 8004fbc:	683b      	ldr	r3, [r7, #0]
 8004fbe:	781b      	ldrb	r3, [r3, #0]
 8004fc0:	009b      	lsls	r3, r3, #2
 8004fc2:	4413      	add	r3, r2
 8004fc4:	881b      	ldrh	r3, [r3, #0]
 8004fc6:	b29b      	uxth	r3, r3
 8004fc8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004fcc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004fd0:	b29c      	uxth	r4, r3
 8004fd2:	f084 0310 	eor.w	r3, r4, #16
 8004fd6:	b29c      	uxth	r4, r3
 8004fd8:	687a      	ldr	r2, [r7, #4]
 8004fda:	683b      	ldr	r3, [r7, #0]
 8004fdc:	781b      	ldrb	r3, [r3, #0]
 8004fde:	009b      	lsls	r3, r3, #2
 8004fe0:	441a      	add	r2, r3
 8004fe2:	4b11      	ldr	r3, [pc, #68]	; (8005028 <USB_EPSetStall+0x80>)
 8004fe4:	4323      	orrs	r3, r4
 8004fe6:	b29b      	uxth	r3, r3
 8004fe8:	8013      	strh	r3, [r2, #0]
 8004fea:	e017      	b.n	800501c <USB_EPSetStall+0x74>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8004fec:	687a      	ldr	r2, [r7, #4]
 8004fee:	683b      	ldr	r3, [r7, #0]
 8004ff0:	781b      	ldrb	r3, [r3, #0]
 8004ff2:	009b      	lsls	r3, r3, #2
 8004ff4:	4413      	add	r3, r2
 8004ff6:	881b      	ldrh	r3, [r3, #0]
 8004ff8:	b29b      	uxth	r3, r3
 8004ffa:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004ffe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005002:	b29c      	uxth	r4, r3
 8005004:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8005008:	b29c      	uxth	r4, r3
 800500a:	687a      	ldr	r2, [r7, #4]
 800500c:	683b      	ldr	r3, [r7, #0]
 800500e:	781b      	ldrb	r3, [r3, #0]
 8005010:	009b      	lsls	r3, r3, #2
 8005012:	441a      	add	r2, r3
 8005014:	4b04      	ldr	r3, [pc, #16]	; (8005028 <USB_EPSetStall+0x80>)
 8005016:	4323      	orrs	r3, r4
 8005018:	b29b      	uxth	r3, r3
 800501a:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800501c:	2300      	movs	r3, #0
}
 800501e:	4618      	mov	r0, r3
 8005020:	3708      	adds	r7, #8
 8005022:	46bd      	mov	sp, r7
 8005024:	bc90      	pop	{r4, r7}
 8005026:	4770      	bx	lr
 8005028:	ffff8080 	.word	0xffff8080

0800502c <USB_EPClearStall>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800502c:	b490      	push	{r4, r7}
 800502e:	b082      	sub	sp, #8
 8005030:	af00      	add	r7, sp, #0
 8005032:	6078      	str	r0, [r7, #4]
 8005034:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8005036:	683b      	ldr	r3, [r7, #0]
 8005038:	7b1b      	ldrb	r3, [r3, #12]
 800503a:	2b00      	cmp	r3, #0
 800503c:	d17d      	bne.n	800513a <USB_EPClearStall+0x10e>
  {
    if (ep->is_in != 0U)
 800503e:	683b      	ldr	r3, [r7, #0]
 8005040:	785b      	ldrb	r3, [r3, #1]
 8005042:	2b00      	cmp	r3, #0
 8005044:	d03d      	beq.n	80050c2 <USB_EPClearStall+0x96>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005046:	687a      	ldr	r2, [r7, #4]
 8005048:	683b      	ldr	r3, [r7, #0]
 800504a:	781b      	ldrb	r3, [r3, #0]
 800504c:	009b      	lsls	r3, r3, #2
 800504e:	4413      	add	r3, r2
 8005050:	881b      	ldrh	r3, [r3, #0]
 8005052:	b29c      	uxth	r4, r3
 8005054:	4623      	mov	r3, r4
 8005056:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800505a:	2b00      	cmp	r3, #0
 800505c:	d014      	beq.n	8005088 <USB_EPClearStall+0x5c>
 800505e:	687a      	ldr	r2, [r7, #4]
 8005060:	683b      	ldr	r3, [r7, #0]
 8005062:	781b      	ldrb	r3, [r3, #0]
 8005064:	009b      	lsls	r3, r3, #2
 8005066:	4413      	add	r3, r2
 8005068:	881b      	ldrh	r3, [r3, #0]
 800506a:	b29b      	uxth	r3, r3
 800506c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005070:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005074:	b29c      	uxth	r4, r3
 8005076:	687a      	ldr	r2, [r7, #4]
 8005078:	683b      	ldr	r3, [r7, #0]
 800507a:	781b      	ldrb	r3, [r3, #0]
 800507c:	009b      	lsls	r3, r3, #2
 800507e:	441a      	add	r2, r3
 8005080:	4b31      	ldr	r3, [pc, #196]	; (8005148 <USB_EPClearStall+0x11c>)
 8005082:	4323      	orrs	r3, r4
 8005084:	b29b      	uxth	r3, r3
 8005086:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8005088:	683b      	ldr	r3, [r7, #0]
 800508a:	78db      	ldrb	r3, [r3, #3]
 800508c:	2b01      	cmp	r3, #1
 800508e:	d054      	beq.n	800513a <USB_EPClearStall+0x10e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8005090:	687a      	ldr	r2, [r7, #4]
 8005092:	683b      	ldr	r3, [r7, #0]
 8005094:	781b      	ldrb	r3, [r3, #0]
 8005096:	009b      	lsls	r3, r3, #2
 8005098:	4413      	add	r3, r2
 800509a:	881b      	ldrh	r3, [r3, #0]
 800509c:	b29b      	uxth	r3, r3
 800509e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80050a2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80050a6:	b29c      	uxth	r4, r3
 80050a8:	f084 0320 	eor.w	r3, r4, #32
 80050ac:	b29c      	uxth	r4, r3
 80050ae:	687a      	ldr	r2, [r7, #4]
 80050b0:	683b      	ldr	r3, [r7, #0]
 80050b2:	781b      	ldrb	r3, [r3, #0]
 80050b4:	009b      	lsls	r3, r3, #2
 80050b6:	441a      	add	r2, r3
 80050b8:	4b24      	ldr	r3, [pc, #144]	; (800514c <USB_EPClearStall+0x120>)
 80050ba:	4323      	orrs	r3, r4
 80050bc:	b29b      	uxth	r3, r3
 80050be:	8013      	strh	r3, [r2, #0]
 80050c0:	e03b      	b.n	800513a <USB_EPClearStall+0x10e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80050c2:	687a      	ldr	r2, [r7, #4]
 80050c4:	683b      	ldr	r3, [r7, #0]
 80050c6:	781b      	ldrb	r3, [r3, #0]
 80050c8:	009b      	lsls	r3, r3, #2
 80050ca:	4413      	add	r3, r2
 80050cc:	881b      	ldrh	r3, [r3, #0]
 80050ce:	b29c      	uxth	r4, r3
 80050d0:	4623      	mov	r3, r4
 80050d2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d014      	beq.n	8005104 <USB_EPClearStall+0xd8>
 80050da:	687a      	ldr	r2, [r7, #4]
 80050dc:	683b      	ldr	r3, [r7, #0]
 80050de:	781b      	ldrb	r3, [r3, #0]
 80050e0:	009b      	lsls	r3, r3, #2
 80050e2:	4413      	add	r3, r2
 80050e4:	881b      	ldrh	r3, [r3, #0]
 80050e6:	b29b      	uxth	r3, r3
 80050e8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80050ec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80050f0:	b29c      	uxth	r4, r3
 80050f2:	687a      	ldr	r2, [r7, #4]
 80050f4:	683b      	ldr	r3, [r7, #0]
 80050f6:	781b      	ldrb	r3, [r3, #0]
 80050f8:	009b      	lsls	r3, r3, #2
 80050fa:	441a      	add	r2, r3
 80050fc:	4b14      	ldr	r3, [pc, #80]	; (8005150 <USB_EPClearStall+0x124>)
 80050fe:	4323      	orrs	r3, r4
 8005100:	b29b      	uxth	r3, r3
 8005102:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8005104:	687a      	ldr	r2, [r7, #4]
 8005106:	683b      	ldr	r3, [r7, #0]
 8005108:	781b      	ldrb	r3, [r3, #0]
 800510a:	009b      	lsls	r3, r3, #2
 800510c:	4413      	add	r3, r2
 800510e:	881b      	ldrh	r3, [r3, #0]
 8005110:	b29b      	uxth	r3, r3
 8005112:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005116:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800511a:	b29c      	uxth	r4, r3
 800511c:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8005120:	b29c      	uxth	r4, r3
 8005122:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8005126:	b29c      	uxth	r4, r3
 8005128:	687a      	ldr	r2, [r7, #4]
 800512a:	683b      	ldr	r3, [r7, #0]
 800512c:	781b      	ldrb	r3, [r3, #0]
 800512e:	009b      	lsls	r3, r3, #2
 8005130:	441a      	add	r2, r3
 8005132:	4b06      	ldr	r3, [pc, #24]	; (800514c <USB_EPClearStall+0x120>)
 8005134:	4323      	orrs	r3, r4
 8005136:	b29b      	uxth	r3, r3
 8005138:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 800513a:	2300      	movs	r3, #0
}
 800513c:	4618      	mov	r0, r3
 800513e:	3708      	adds	r7, #8
 8005140:	46bd      	mov	sp, r7
 8005142:	bc90      	pop	{r4, r7}
 8005144:	4770      	bx	lr
 8005146:	bf00      	nop
 8005148:	ffff80c0 	.word	0xffff80c0
 800514c:	ffff8080 	.word	0xffff8080
 8005150:	ffffc080 	.word	0xffffc080

08005154 <USB_SetDevAddress>:
  * @param  address : new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8005154:	b480      	push	{r7}
 8005156:	b083      	sub	sp, #12
 8005158:	af00      	add	r7, sp, #0
 800515a:	6078      	str	r0, [r7, #4]
 800515c:	460b      	mov	r3, r1
 800515e:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8005160:	78fb      	ldrb	r3, [r7, #3]
 8005162:	2b00      	cmp	r3, #0
 8005164:	d103      	bne.n	800516e <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = USB_DADDR_EF;
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	2280      	movs	r2, #128	; 0x80
 800516a:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 800516e:	2300      	movs	r3, #0
}
 8005170:	4618      	mov	r0, r3
 8005172:	370c      	adds	r7, #12
 8005174:	46bd      	mov	sp, r7
 8005176:	bc80      	pop	{r7}
 8005178:	4770      	bx	lr

0800517a <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800517a:	b480      	push	{r7}
 800517c:	b083      	sub	sp, #12
 800517e:	af00      	add	r7, sp, #0
 8005180:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8005182:	2300      	movs	r3, #0
}
 8005184:	4618      	mov	r0, r3
 8005186:	370c      	adds	r7, #12
 8005188:	46bd      	mov	sp, r7
 800518a:	bc80      	pop	{r7}
 800518c:	4770      	bx	lr

0800518e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 800518e:	b480      	push	{r7}
 8005190:	b083      	sub	sp, #12
 8005192:	af00      	add	r7, sp, #0
 8005194:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8005196:	2300      	movs	r3, #0
}
 8005198:	4618      	mov	r0, r3
 800519a:	370c      	adds	r7, #12
 800519c:	46bd      	mov	sp, r7
 800519e:	bc80      	pop	{r7}
 80051a0:	4770      	bx	lr

080051a2 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx : Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
 80051a2:	b480      	push	{r7}
 80051a4:	b085      	sub	sp, #20
 80051a6:	af00      	add	r7, sp, #0
 80051a8:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80051b0:	b29b      	uxth	r3, r3
 80051b2:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 80051b4:	68fb      	ldr	r3, [r7, #12]
}
 80051b6:	4618      	mov	r0, r3
 80051b8:	3714      	adds	r7, #20
 80051ba:	46bd      	mov	sp, r7
 80051bc:	bc80      	pop	{r7}
 80051be:	4770      	bx	lr

080051c0 <USB_EP0_OutStart>:
  * @param  USBx  Selected device
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 80051c0:	b480      	push	{r7}
 80051c2:	b083      	sub	sp, #12
 80051c4:	af00      	add	r7, sp, #0
 80051c6:	6078      	str	r0, [r7, #4]
 80051c8:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 80051ca:	2300      	movs	r3, #0
}
 80051cc:	4618      	mov	r0, r3
 80051ce:	370c      	adds	r7, #12
 80051d0:	46bd      	mov	sp, r7
 80051d2:	bc80      	pop	{r7}
 80051d4:	4770      	bx	lr

080051d6 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80051d6:	b480      	push	{r7}
 80051d8:	b08d      	sub	sp, #52	; 0x34
 80051da:	af00      	add	r7, sp, #0
 80051dc:	60f8      	str	r0, [r7, #12]
 80051de:	60b9      	str	r1, [r7, #8]
 80051e0:	4611      	mov	r1, r2
 80051e2:	461a      	mov	r2, r3
 80051e4:	460b      	mov	r3, r1
 80051e6:	80fb      	strh	r3, [r7, #6]
 80051e8:	4613      	mov	r3, r2
 80051ea:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 80051ec:	88bb      	ldrh	r3, [r7, #4]
 80051ee:	3301      	adds	r3, #1
 80051f0:	085b      	lsrs	r3, r3, #1
 80051f2:	623b      	str	r3, [r7, #32]
  uint32_t BaseAddr = (uint32_t)USBx;
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	61fb      	str	r3, [r7, #28]
  uint32_t i, temp1, temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 80051f8:	68bb      	ldr	r3, [r7, #8]
 80051fa:	627b      	str	r3, [r7, #36]	; 0x24

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80051fc:	88fb      	ldrh	r3, [r7, #6]
 80051fe:	005a      	lsls	r2, r3, #1
 8005200:	69fb      	ldr	r3, [r7, #28]
 8005202:	4413      	add	r3, r2
 8005204:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005208:	62bb      	str	r3, [r7, #40]	; 0x28

  for (i = n; i != 0U; i--)
 800520a:	6a3b      	ldr	r3, [r7, #32]
 800520c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800520e:	e01e      	b.n	800524e <USB_WritePMA+0x78>
  {
    temp1 = *pBuf;
 8005210:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005212:	781b      	ldrb	r3, [r3, #0]
 8005214:	61bb      	str	r3, [r7, #24]
    pBuf++;
 8005216:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005218:	3301      	adds	r3, #1
 800521a:	627b      	str	r3, [r7, #36]	; 0x24
    temp2 = temp1 | ((uint16_t)((uint16_t) *pBuf << 8));
 800521c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800521e:	781b      	ldrb	r3, [r3, #0]
 8005220:	b29b      	uxth	r3, r3
 8005222:	021b      	lsls	r3, r3, #8
 8005224:	b29b      	uxth	r3, r3
 8005226:	461a      	mov	r2, r3
 8005228:	69bb      	ldr	r3, [r7, #24]
 800522a:	4313      	orrs	r3, r2
 800522c:	617b      	str	r3, [r7, #20]
    *pdwVal = (uint16_t)temp2;
 800522e:	697b      	ldr	r3, [r7, #20]
 8005230:	b29a      	uxth	r2, r3
 8005232:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005234:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8005236:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005238:	3302      	adds	r3, #2
 800523a:	62bb      	str	r3, [r7, #40]	; 0x28

#if PMA_ACCESS > 1U
    pdwVal++;
 800523c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800523e:	3302      	adds	r3, #2
 8005240:	62bb      	str	r3, [r7, #40]	; 0x28
#endif

    pBuf++;
 8005242:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005244:	3301      	adds	r3, #1
 8005246:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = n; i != 0U; i--)
 8005248:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800524a:	3b01      	subs	r3, #1
 800524c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800524e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005250:	2b00      	cmp	r3, #0
 8005252:	d1dd      	bne.n	8005210 <USB_WritePMA+0x3a>
  }
}
 8005254:	bf00      	nop
 8005256:	3734      	adds	r7, #52	; 0x34
 8005258:	46bd      	mov	sp, r7
 800525a:	bc80      	pop	{r7}
 800525c:	4770      	bx	lr

0800525e <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800525e:	b480      	push	{r7}
 8005260:	b08b      	sub	sp, #44	; 0x2c
 8005262:	af00      	add	r7, sp, #0
 8005264:	60f8      	str	r0, [r7, #12]
 8005266:	60b9      	str	r1, [r7, #8]
 8005268:	4611      	mov	r1, r2
 800526a:	461a      	mov	r2, r3
 800526c:	460b      	mov	r3, r1
 800526e:	80fb      	strh	r3, [r7, #6]
 8005270:	4613      	mov	r3, r2
 8005272:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8005274:	88bb      	ldrh	r3, [r7, #4]
 8005276:	085b      	lsrs	r3, r3, #1
 8005278:	b29b      	uxth	r3, r3
 800527a:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	617b      	str	r3, [r7, #20]
  uint32_t i, temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8005280:	68bb      	ldr	r3, [r7, #8]
 8005282:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8005284:	88fb      	ldrh	r3, [r7, #6]
 8005286:	005a      	lsls	r2, r3, #1
 8005288:	697b      	ldr	r3, [r7, #20]
 800528a:	4413      	add	r3, r2
 800528c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005290:	623b      	str	r3, [r7, #32]

  for (i = n; i != 0U; i--)
 8005292:	69bb      	ldr	r3, [r7, #24]
 8005294:	627b      	str	r3, [r7, #36]	; 0x24
 8005296:	e01b      	b.n	80052d0 <USB_ReadPMA+0x72>
  {
    temp = *(__IO uint16_t *)pdwVal;
 8005298:	6a3b      	ldr	r3, [r7, #32]
 800529a:	881b      	ldrh	r3, [r3, #0]
 800529c:	b29b      	uxth	r3, r3
 800529e:	613b      	str	r3, [r7, #16]
    pdwVal++;
 80052a0:	6a3b      	ldr	r3, [r7, #32]
 80052a2:	3302      	adds	r3, #2
 80052a4:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 80052a6:	693b      	ldr	r3, [r7, #16]
 80052a8:	b2da      	uxtb	r2, r3
 80052aa:	69fb      	ldr	r3, [r7, #28]
 80052ac:	701a      	strb	r2, [r3, #0]
    pBuf++;
 80052ae:	69fb      	ldr	r3, [r7, #28]
 80052b0:	3301      	adds	r3, #1
 80052b2:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 80052b4:	693b      	ldr	r3, [r7, #16]
 80052b6:	0a1b      	lsrs	r3, r3, #8
 80052b8:	b2da      	uxtb	r2, r3
 80052ba:	69fb      	ldr	r3, [r7, #28]
 80052bc:	701a      	strb	r2, [r3, #0]
    pBuf++;
 80052be:	69fb      	ldr	r3, [r7, #28]
 80052c0:	3301      	adds	r3, #1
 80052c2:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 80052c4:	6a3b      	ldr	r3, [r7, #32]
 80052c6:	3302      	adds	r3, #2
 80052c8:	623b      	str	r3, [r7, #32]
  for (i = n; i != 0U; i--)
 80052ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052cc:	3b01      	subs	r3, #1
 80052ce:	627b      	str	r3, [r7, #36]	; 0x24
 80052d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d1e0      	bne.n	8005298 <USB_ReadPMA+0x3a>
#endif
  }

  if ((wNBytes % 2U) != 0U)
 80052d6:	88bb      	ldrh	r3, [r7, #4]
 80052d8:	f003 0301 	and.w	r3, r3, #1
 80052dc:	b29b      	uxth	r3, r3
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d007      	beq.n	80052f2 <USB_ReadPMA+0x94>
  {
    temp = *pdwVal;
 80052e2:	6a3b      	ldr	r3, [r7, #32]
 80052e4:	881b      	ldrh	r3, [r3, #0]
 80052e6:	b29b      	uxth	r3, r3
 80052e8:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 80052ea:	693b      	ldr	r3, [r7, #16]
 80052ec:	b2da      	uxtb	r2, r3
 80052ee:	69fb      	ldr	r3, [r7, #28]
 80052f0:	701a      	strb	r2, [r3, #0]
  }
}
 80052f2:	bf00      	nop
 80052f4:	372c      	adds	r7, #44	; 0x2c
 80052f6:	46bd      	mov	sp, r7
 80052f8:	bc80      	pop	{r7}
 80052fa:	4770      	bx	lr

080052fc <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80052fc:	b580      	push	{r7, lr}
 80052fe:	b084      	sub	sp, #16
 8005300:	af00      	add	r7, sp, #0
 8005302:	6078      	str	r0, [r7, #4]
 8005304:	460b      	mov	r3, r1
 8005306:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8005308:	2300      	movs	r3, #0
 800530a:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	7c1b      	ldrb	r3, [r3, #16]
 8005310:	2b00      	cmp	r3, #0
 8005312:	d115      	bne.n	8005340 <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8005314:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005318:	2202      	movs	r2, #2
 800531a:	2181      	movs	r1, #129	; 0x81
 800531c:	6878      	ldr	r0, [r7, #4]
 800531e:	f002 ffb4 	bl	800828a <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	2201      	movs	r2, #1
 8005326:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8005328:	f44f 7300 	mov.w	r3, #512	; 0x200
 800532c:	2202      	movs	r2, #2
 800532e:	2101      	movs	r1, #1
 8005330:	6878      	ldr	r0, [r7, #4]
 8005332:	f002 ffaa 	bl	800828a <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	2201      	movs	r2, #1
 800533a:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 800533e:	e012      	b.n	8005366 <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8005340:	2340      	movs	r3, #64	; 0x40
 8005342:	2202      	movs	r2, #2
 8005344:	2181      	movs	r1, #129	; 0x81
 8005346:	6878      	ldr	r0, [r7, #4]
 8005348:	f002 ff9f 	bl	800828a <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	2201      	movs	r2, #1
 8005350:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8005352:	2340      	movs	r3, #64	; 0x40
 8005354:	2202      	movs	r2, #2
 8005356:	2101      	movs	r1, #1
 8005358:	6878      	ldr	r0, [r7, #4]
 800535a:	f002 ff96 	bl	800828a <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	2201      	movs	r2, #1
 8005362:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8005366:	2308      	movs	r3, #8
 8005368:	2203      	movs	r2, #3
 800536a:	2182      	movs	r1, #130	; 0x82
 800536c:	6878      	ldr	r0, [r7, #4]
 800536e:	f002 ff8c 	bl	800828a <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	2201      	movs	r2, #1
 8005376:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8005378:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800537c:	f003 f8a6 	bl	80084cc <USBD_static_malloc>
 8005380:	4602      	mov	r2, r0
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800538e:	2b00      	cmp	r3, #0
 8005390:	d102      	bne.n	8005398 <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 8005392:	2301      	movs	r3, #1
 8005394:	73fb      	strb	r3, [r7, #15]
 8005396:	e026      	b.n	80053e6 <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800539e:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 80053aa:	68bb      	ldr	r3, [r7, #8]
 80053ac:	2200      	movs	r2, #0
 80053ae:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 80053b2:	68bb      	ldr	r3, [r7, #8]
 80053b4:	2200      	movs	r2, #0
 80053b6:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	7c1b      	ldrb	r3, [r3, #16]
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d109      	bne.n	80053d6 <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80053c2:	68bb      	ldr	r3, [r7, #8]
 80053c4:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80053c8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80053cc:	2101      	movs	r1, #1
 80053ce:	6878      	ldr	r0, [r7, #4]
 80053d0:	f003 f845 	bl	800845e <USBD_LL_PrepareReceive>
 80053d4:	e007      	b.n	80053e6 <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80053d6:	68bb      	ldr	r3, [r7, #8]
 80053d8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80053dc:	2340      	movs	r3, #64	; 0x40
 80053de:	2101      	movs	r1, #1
 80053e0:	6878      	ldr	r0, [r7, #4]
 80053e2:	f003 f83c 	bl	800845e <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 80053e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80053e8:	4618      	mov	r0, r3
 80053ea:	3710      	adds	r7, #16
 80053ec:	46bd      	mov	sp, r7
 80053ee:	bd80      	pop	{r7, pc}

080053f0 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80053f0:	b580      	push	{r7, lr}
 80053f2:	b084      	sub	sp, #16
 80053f4:	af00      	add	r7, sp, #0
 80053f6:	6078      	str	r0, [r7, #4]
 80053f8:	460b      	mov	r3, r1
 80053fa:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 80053fc:	2300      	movs	r3, #0
 80053fe:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8005400:	2181      	movs	r1, #129	; 0x81
 8005402:	6878      	ldr	r0, [r7, #4]
 8005404:	f002 ff67 	bl	80082d6 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	2200      	movs	r2, #0
 800540c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800540e:	2101      	movs	r1, #1
 8005410:	6878      	ldr	r0, [r7, #4]
 8005412:	f002 ff60 	bl	80082d6 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	2200      	movs	r2, #0
 800541a:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800541e:	2182      	movs	r1, #130	; 0x82
 8005420:	6878      	ldr	r0, [r7, #4]
 8005422:	f002 ff58 	bl	80082d6 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	2200      	movs	r2, #0
 800542a:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005432:	2b00      	cmp	r3, #0
 8005434:	d00e      	beq.n	8005454 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800543c:	685b      	ldr	r3, [r3, #4]
 800543e:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005446:	4618      	mov	r0, r3
 8005448:	f003 f84c 	bl	80084e4 <USBD_static_free>
    pdev->pClassData = NULL;
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	2200      	movs	r2, #0
 8005450:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return ret;
 8005454:	7bfb      	ldrb	r3, [r7, #15]
}
 8005456:	4618      	mov	r0, r3
 8005458:	3710      	adds	r7, #16
 800545a:	46bd      	mov	sp, r7
 800545c:	bd80      	pop	{r7, pc}

0800545e <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800545e:	b580      	push	{r7, lr}
 8005460:	b086      	sub	sp, #24
 8005462:	af00      	add	r7, sp, #0
 8005464:	6078      	str	r0, [r7, #4]
 8005466:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800546e:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 8005470:	2300      	movs	r3, #0
 8005472:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 8005474:	2300      	movs	r3, #0
 8005476:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 8005478:	2300      	movs	r3, #0
 800547a:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800547c:	683b      	ldr	r3, [r7, #0]
 800547e:	781b      	ldrb	r3, [r3, #0]
 8005480:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8005484:	2b00      	cmp	r3, #0
 8005486:	d039      	beq.n	80054fc <USBD_CDC_Setup+0x9e>
 8005488:	2b20      	cmp	r3, #32
 800548a:	d17c      	bne.n	8005586 <USBD_CDC_Setup+0x128>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 800548c:	683b      	ldr	r3, [r7, #0]
 800548e:	88db      	ldrh	r3, [r3, #6]
 8005490:	2b00      	cmp	r3, #0
 8005492:	d029      	beq.n	80054e8 <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 8005494:	683b      	ldr	r3, [r7, #0]
 8005496:	781b      	ldrb	r3, [r3, #0]
 8005498:	b25b      	sxtb	r3, r3
 800549a:	2b00      	cmp	r3, #0
 800549c:	da11      	bge.n	80054c2 <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80054a4:	689b      	ldr	r3, [r3, #8]
 80054a6:	683a      	ldr	r2, [r7, #0]
 80054a8:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 80054aa:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80054ac:	683a      	ldr	r2, [r7, #0]
 80054ae:	88d2      	ldrh	r2, [r2, #6]
 80054b0:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 80054b2:	6939      	ldr	r1, [r7, #16]
 80054b4:	683b      	ldr	r3, [r7, #0]
 80054b6:	88db      	ldrh	r3, [r3, #6]
 80054b8:	461a      	mov	r2, r3
 80054ba:	6878      	ldr	r0, [r7, #4]
 80054bc:	f001 f9f6 	bl	80068ac <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 80054c0:	e068      	b.n	8005594 <USBD_CDC_Setup+0x136>
          hcdc->CmdOpCode = req->bRequest;
 80054c2:	683b      	ldr	r3, [r7, #0]
 80054c4:	785a      	ldrb	r2, [r3, #1]
 80054c6:	693b      	ldr	r3, [r7, #16]
 80054c8:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 80054cc:	683b      	ldr	r3, [r7, #0]
 80054ce:	88db      	ldrh	r3, [r3, #6]
 80054d0:	b2da      	uxtb	r2, r3
 80054d2:	693b      	ldr	r3, [r7, #16]
 80054d4:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 80054d8:	6939      	ldr	r1, [r7, #16]
 80054da:	683b      	ldr	r3, [r7, #0]
 80054dc:	88db      	ldrh	r3, [r3, #6]
 80054de:	461a      	mov	r2, r3
 80054e0:	6878      	ldr	r0, [r7, #4]
 80054e2:	f001 fa11 	bl	8006908 <USBD_CtlPrepareRx>
      break;
 80054e6:	e055      	b.n	8005594 <USBD_CDC_Setup+0x136>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80054ee:	689b      	ldr	r3, [r3, #8]
 80054f0:	683a      	ldr	r2, [r7, #0]
 80054f2:	7850      	ldrb	r0, [r2, #1]
 80054f4:	2200      	movs	r2, #0
 80054f6:	6839      	ldr	r1, [r7, #0]
 80054f8:	4798      	blx	r3
      break;
 80054fa:	e04b      	b.n	8005594 <USBD_CDC_Setup+0x136>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80054fc:	683b      	ldr	r3, [r7, #0]
 80054fe:	785b      	ldrb	r3, [r3, #1]
 8005500:	2b0a      	cmp	r3, #10
 8005502:	d017      	beq.n	8005534 <USBD_CDC_Setup+0xd6>
 8005504:	2b0b      	cmp	r3, #11
 8005506:	d029      	beq.n	800555c <USBD_CDC_Setup+0xfe>
 8005508:	2b00      	cmp	r3, #0
 800550a:	d133      	bne.n	8005574 <USBD_CDC_Setup+0x116>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005512:	2b03      	cmp	r3, #3
 8005514:	d107      	bne.n	8005526 <USBD_CDC_Setup+0xc8>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 8005516:	f107 030c 	add.w	r3, r7, #12
 800551a:	2202      	movs	r2, #2
 800551c:	4619      	mov	r1, r3
 800551e:	6878      	ldr	r0, [r7, #4]
 8005520:	f001 f9c4 	bl	80068ac <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8005524:	e02e      	b.n	8005584 <USBD_CDC_Setup+0x126>
            USBD_CtlError(pdev, req);
 8005526:	6839      	ldr	r1, [r7, #0]
 8005528:	6878      	ldr	r0, [r7, #4]
 800552a:	f001 f955 	bl	80067d8 <USBD_CtlError>
            ret = USBD_FAIL;
 800552e:	2302      	movs	r3, #2
 8005530:	75fb      	strb	r3, [r7, #23]
          break;
 8005532:	e027      	b.n	8005584 <USBD_CDC_Setup+0x126>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800553a:	2b03      	cmp	r3, #3
 800553c:	d107      	bne.n	800554e <USBD_CDC_Setup+0xf0>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 800553e:	f107 030f 	add.w	r3, r7, #15
 8005542:	2201      	movs	r2, #1
 8005544:	4619      	mov	r1, r3
 8005546:	6878      	ldr	r0, [r7, #4]
 8005548:	f001 f9b0 	bl	80068ac <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800554c:	e01a      	b.n	8005584 <USBD_CDC_Setup+0x126>
            USBD_CtlError(pdev, req);
 800554e:	6839      	ldr	r1, [r7, #0]
 8005550:	6878      	ldr	r0, [r7, #4]
 8005552:	f001 f941 	bl	80067d8 <USBD_CtlError>
            ret = USBD_FAIL;
 8005556:	2302      	movs	r3, #2
 8005558:	75fb      	strb	r3, [r7, #23]
          break;
 800555a:	e013      	b.n	8005584 <USBD_CDC_Setup+0x126>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005562:	2b03      	cmp	r3, #3
 8005564:	d00d      	beq.n	8005582 <USBD_CDC_Setup+0x124>
          {
            USBD_CtlError(pdev, req);
 8005566:	6839      	ldr	r1, [r7, #0]
 8005568:	6878      	ldr	r0, [r7, #4]
 800556a:	f001 f935 	bl	80067d8 <USBD_CtlError>
            ret = USBD_FAIL;
 800556e:	2302      	movs	r3, #2
 8005570:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8005572:	e006      	b.n	8005582 <USBD_CDC_Setup+0x124>

        default:
          USBD_CtlError(pdev, req);
 8005574:	6839      	ldr	r1, [r7, #0]
 8005576:	6878      	ldr	r0, [r7, #4]
 8005578:	f001 f92e 	bl	80067d8 <USBD_CtlError>
          ret = USBD_FAIL;
 800557c:	2302      	movs	r3, #2
 800557e:	75fb      	strb	r3, [r7, #23]
          break;
 8005580:	e000      	b.n	8005584 <USBD_CDC_Setup+0x126>
          break;
 8005582:	bf00      	nop
      }
      break;
 8005584:	e006      	b.n	8005594 <USBD_CDC_Setup+0x136>

    default:
      USBD_CtlError(pdev, req);
 8005586:	6839      	ldr	r1, [r7, #0]
 8005588:	6878      	ldr	r0, [r7, #4]
 800558a:	f001 f925 	bl	80067d8 <USBD_CtlError>
      ret = USBD_FAIL;
 800558e:	2302      	movs	r3, #2
 8005590:	75fb      	strb	r3, [r7, #23]
      break;
 8005592:	bf00      	nop
  }

  return ret;
 8005594:	7dfb      	ldrb	r3, [r7, #23]
}
 8005596:	4618      	mov	r0, r3
 8005598:	3718      	adds	r7, #24
 800559a:	46bd      	mov	sp, r7
 800559c:	bd80      	pop	{r7, pc}

0800559e <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800559e:	b580      	push	{r7, lr}
 80055a0:	b084      	sub	sp, #16
 80055a2:	af00      	add	r7, sp, #0
 80055a4:	6078      	str	r0, [r7, #4]
 80055a6:	460b      	mov	r3, r1
 80055a8:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80055b0:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80055b8:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d037      	beq.n	8005634 <USBD_CDC_DataIn+0x96>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 80055c4:	78fa      	ldrb	r2, [r7, #3]
 80055c6:	6879      	ldr	r1, [r7, #4]
 80055c8:	4613      	mov	r3, r2
 80055ca:	009b      	lsls	r3, r3, #2
 80055cc:	4413      	add	r3, r2
 80055ce:	009b      	lsls	r3, r3, #2
 80055d0:	440b      	add	r3, r1
 80055d2:	331c      	adds	r3, #28
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d026      	beq.n	8005628 <USBD_CDC_DataIn+0x8a>
 80055da:	78fa      	ldrb	r2, [r7, #3]
 80055dc:	6879      	ldr	r1, [r7, #4]
 80055de:	4613      	mov	r3, r2
 80055e0:	009b      	lsls	r3, r3, #2
 80055e2:	4413      	add	r3, r2
 80055e4:	009b      	lsls	r3, r3, #2
 80055e6:	440b      	add	r3, r1
 80055e8:	331c      	adds	r3, #28
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	78fa      	ldrb	r2, [r7, #3]
 80055ee:	68b9      	ldr	r1, [r7, #8]
 80055f0:	0152      	lsls	r2, r2, #5
 80055f2:	440a      	add	r2, r1
 80055f4:	3238      	adds	r2, #56	; 0x38
 80055f6:	6812      	ldr	r2, [r2, #0]
 80055f8:	fbb3 f1f2 	udiv	r1, r3, r2
 80055fc:	fb02 f201 	mul.w	r2, r2, r1
 8005600:	1a9b      	subs	r3, r3, r2
 8005602:	2b00      	cmp	r3, #0
 8005604:	d110      	bne.n	8005628 <USBD_CDC_DataIn+0x8a>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 8005606:	78fa      	ldrb	r2, [r7, #3]
 8005608:	6879      	ldr	r1, [r7, #4]
 800560a:	4613      	mov	r3, r2
 800560c:	009b      	lsls	r3, r3, #2
 800560e:	4413      	add	r3, r2
 8005610:	009b      	lsls	r3, r3, #2
 8005612:	440b      	add	r3, r1
 8005614:	331c      	adds	r3, #28
 8005616:	2200      	movs	r2, #0
 8005618:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800561a:	78f9      	ldrb	r1, [r7, #3]
 800561c:	2300      	movs	r3, #0
 800561e:	2200      	movs	r2, #0
 8005620:	6878      	ldr	r0, [r7, #4]
 8005622:	f002 fef9 	bl	8008418 <USBD_LL_Transmit>
 8005626:	e003      	b.n	8005630 <USBD_CDC_DataIn+0x92>
    }
    else
    {
      hcdc->TxState = 0U;
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	2200      	movs	r2, #0
 800562c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 8005630:	2300      	movs	r3, #0
 8005632:	e000      	b.n	8005636 <USBD_CDC_DataIn+0x98>
  }
  else
  {
    return USBD_FAIL;
 8005634:	2302      	movs	r3, #2
  }
}
 8005636:	4618      	mov	r0, r3
 8005638:	3710      	adds	r7, #16
 800563a:	46bd      	mov	sp, r7
 800563c:	bd80      	pop	{r7, pc}

0800563e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800563e:	b580      	push	{r7, lr}
 8005640:	b084      	sub	sp, #16
 8005642:	af00      	add	r7, sp, #0
 8005644:	6078      	str	r0, [r7, #4]
 8005646:	460b      	mov	r3, r1
 8005648:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005650:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8005652:	78fb      	ldrb	r3, [r7, #3]
 8005654:	4619      	mov	r1, r3
 8005656:	6878      	ldr	r0, [r7, #4]
 8005658:	f002 ff24 	bl	80084a4 <USBD_LL_GetRxDataSize>
 800565c:	4602      	mov	r2, r0
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800566a:	2b00      	cmp	r3, #0
 800566c:	d00d      	beq.n	800568a <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005674:	68db      	ldr	r3, [r3, #12]
 8005676:	68fa      	ldr	r2, [r7, #12]
 8005678:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800567c:	68fa      	ldr	r2, [r7, #12]
 800567e:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8005682:	4611      	mov	r1, r2
 8005684:	4798      	blx	r3

    return USBD_OK;
 8005686:	2300      	movs	r3, #0
 8005688:	e000      	b.n	800568c <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 800568a:	2302      	movs	r3, #2
  }
}
 800568c:	4618      	mov	r0, r3
 800568e:	3710      	adds	r7, #16
 8005690:	46bd      	mov	sp, r7
 8005692:	bd80      	pop	{r7, pc}

08005694 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8005694:	b580      	push	{r7, lr}
 8005696:	b084      	sub	sp, #16
 8005698:	af00      	add	r7, sp, #0
 800569a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80056a2:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d015      	beq.n	80056da <USBD_CDC_EP0_RxReady+0x46>
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 80056b4:	2bff      	cmp	r3, #255	; 0xff
 80056b6:	d010      	beq.n	80056da <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80056be:	689b      	ldr	r3, [r3, #8]
 80056c0:	68fa      	ldr	r2, [r7, #12]
 80056c2:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 80056c6:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 80056c8:	68fa      	ldr	r2, [r7, #12]
 80056ca:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80056ce:	b292      	uxth	r2, r2
 80056d0:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	22ff      	movs	r2, #255	; 0xff
 80056d6:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 80056da:	2300      	movs	r3, #0
}
 80056dc:	4618      	mov	r0, r3
 80056de:	3710      	adds	r7, #16
 80056e0:	46bd      	mov	sp, r7
 80056e2:	bd80      	pop	{r7, pc}

080056e4 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80056e4:	b480      	push	{r7}
 80056e6:	b083      	sub	sp, #12
 80056e8:	af00      	add	r7, sp, #0
 80056ea:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	2243      	movs	r2, #67	; 0x43
 80056f0:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 80056f2:	4b03      	ldr	r3, [pc, #12]	; (8005700 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 80056f4:	4618      	mov	r0, r3
 80056f6:	370c      	adds	r7, #12
 80056f8:	46bd      	mov	sp, r7
 80056fa:	bc80      	pop	{r7}
 80056fc:	4770      	bx	lr
 80056fe:	bf00      	nop
 8005700:	20000090 	.word	0x20000090

08005704 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8005704:	b480      	push	{r7}
 8005706:	b083      	sub	sp, #12
 8005708:	af00      	add	r7, sp, #0
 800570a:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	2243      	movs	r2, #67	; 0x43
 8005710:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 8005712:	4b03      	ldr	r3, [pc, #12]	; (8005720 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8005714:	4618      	mov	r0, r3
 8005716:	370c      	adds	r7, #12
 8005718:	46bd      	mov	sp, r7
 800571a:	bc80      	pop	{r7}
 800571c:	4770      	bx	lr
 800571e:	bf00      	nop
 8005720:	2000004c 	.word	0x2000004c

08005724 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8005724:	b480      	push	{r7}
 8005726:	b083      	sub	sp, #12
 8005728:	af00      	add	r7, sp, #0
 800572a:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	2243      	movs	r2, #67	; 0x43
 8005730:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 8005732:	4b03      	ldr	r3, [pc, #12]	; (8005740 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8005734:	4618      	mov	r0, r3
 8005736:	370c      	adds	r7, #12
 8005738:	46bd      	mov	sp, r7
 800573a:	bc80      	pop	{r7}
 800573c:	4770      	bx	lr
 800573e:	bf00      	nop
 8005740:	200000d4 	.word	0x200000d4

08005744 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8005744:	b480      	push	{r7}
 8005746:	b083      	sub	sp, #12
 8005748:	af00      	add	r7, sp, #0
 800574a:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	220a      	movs	r2, #10
 8005750:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 8005752:	4b03      	ldr	r3, [pc, #12]	; (8005760 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8005754:	4618      	mov	r0, r3
 8005756:	370c      	adds	r7, #12
 8005758:	46bd      	mov	sp, r7
 800575a:	bc80      	pop	{r7}
 800575c:	4770      	bx	lr
 800575e:	bf00      	nop
 8005760:	20000008 	.word	0x20000008

08005764 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 8005764:	b480      	push	{r7}
 8005766:	b085      	sub	sp, #20
 8005768:	af00      	add	r7, sp, #0
 800576a:	6078      	str	r0, [r7, #4]
 800576c:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 800576e:	2302      	movs	r3, #2
 8005770:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 8005772:	683b      	ldr	r3, [r7, #0]
 8005774:	2b00      	cmp	r3, #0
 8005776:	d005      	beq.n	8005784 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	683a      	ldr	r2, [r7, #0]
 800577c:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 8005780:	2300      	movs	r3, #0
 8005782:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8005784:	7bfb      	ldrb	r3, [r7, #15]
}
 8005786:	4618      	mov	r0, r3
 8005788:	3714      	adds	r7, #20
 800578a:	46bd      	mov	sp, r7
 800578c:	bc80      	pop	{r7}
 800578e:	4770      	bx	lr

08005790 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 8005790:	b480      	push	{r7}
 8005792:	b087      	sub	sp, #28
 8005794:	af00      	add	r7, sp, #0
 8005796:	60f8      	str	r0, [r7, #12]
 8005798:	60b9      	str	r1, [r7, #8]
 800579a:	4613      	mov	r3, r2
 800579c:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80057a4:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 80057a6:	697b      	ldr	r3, [r7, #20]
 80057a8:	68ba      	ldr	r2, [r7, #8]
 80057aa:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 80057ae:	88fa      	ldrh	r2, [r7, #6]
 80057b0:	697b      	ldr	r3, [r7, #20]
 80057b2:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 80057b6:	2300      	movs	r3, #0
}
 80057b8:	4618      	mov	r0, r3
 80057ba:	371c      	adds	r7, #28
 80057bc:	46bd      	mov	sp, r7
 80057be:	bc80      	pop	{r7}
 80057c0:	4770      	bx	lr

080057c2 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 80057c2:	b480      	push	{r7}
 80057c4:	b085      	sub	sp, #20
 80057c6:	af00      	add	r7, sp, #0
 80057c8:	6078      	str	r0, [r7, #4]
 80057ca:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80057d2:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	683a      	ldr	r2, [r7, #0]
 80057d8:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 80057dc:	2300      	movs	r3, #0
}
 80057de:	4618      	mov	r0, r3
 80057e0:	3714      	adds	r7, #20
 80057e2:	46bd      	mov	sp, r7
 80057e4:	bc80      	pop	{r7}
 80057e6:	4770      	bx	lr

080057e8 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 80057e8:	b580      	push	{r7, lr}
 80057ea:	b084      	sub	sp, #16
 80057ec:	af00      	add	r7, sp, #0
 80057ee:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80057f6:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d01c      	beq.n	800583c <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005808:	2b00      	cmp	r3, #0
 800580a:	d115      	bne.n	8005838 <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	2201      	movs	r2, #1
 8005810:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       (uint16_t)hcdc->TxLength);
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800582a:	b29b      	uxth	r3, r3
 800582c:	2181      	movs	r1, #129	; 0x81
 800582e:	6878      	ldr	r0, [r7, #4]
 8005830:	f002 fdf2 	bl	8008418 <USBD_LL_Transmit>

      return USBD_OK;
 8005834:	2300      	movs	r3, #0
 8005836:	e002      	b.n	800583e <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 8005838:	2301      	movs	r3, #1
 800583a:	e000      	b.n	800583e <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 800583c:	2302      	movs	r3, #2
  }
}
 800583e:	4618      	mov	r0, r3
 8005840:	3710      	adds	r7, #16
 8005842:	46bd      	mov	sp, r7
 8005844:	bd80      	pop	{r7, pc}

08005846 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8005846:	b580      	push	{r7, lr}
 8005848:	b084      	sub	sp, #16
 800584a:	af00      	add	r7, sp, #0
 800584c:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005854:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800585c:	2b00      	cmp	r3, #0
 800585e:	d017      	beq.n	8005890 <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	7c1b      	ldrb	r3, [r3, #16]
 8005864:	2b00      	cmp	r3, #0
 8005866:	d109      	bne.n	800587c <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800586e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005872:	2101      	movs	r1, #1
 8005874:	6878      	ldr	r0, [r7, #4]
 8005876:	f002 fdf2 	bl	800845e <USBD_LL_PrepareReceive>
 800587a:	e007      	b.n	800588c <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8005882:	2340      	movs	r3, #64	; 0x40
 8005884:	2101      	movs	r1, #1
 8005886:	6878      	ldr	r0, [r7, #4]
 8005888:	f002 fde9 	bl	800845e <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 800588c:	2300      	movs	r3, #0
 800588e:	e000      	b.n	8005892 <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 8005890:	2302      	movs	r3, #2
  }
}
 8005892:	4618      	mov	r0, r3
 8005894:	3710      	adds	r7, #16
 8005896:	46bd      	mov	sp, r7
 8005898:	bd80      	pop	{r7, pc}

0800589a <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800589a:	b580      	push	{r7, lr}
 800589c:	b084      	sub	sp, #16
 800589e:	af00      	add	r7, sp, #0
 80058a0:	60f8      	str	r0, [r7, #12]
 80058a2:	60b9      	str	r1, [r7, #8]
 80058a4:	4613      	mov	r3, r2
 80058a6:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d101      	bne.n	80058b2 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 80058ae:	2302      	movs	r3, #2
 80058b0:	e01a      	b.n	80058e8 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d003      	beq.n	80058c4 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	2200      	movs	r2, #0
 80058c0:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80058c4:	68bb      	ldr	r3, [r7, #8]
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d003      	beq.n	80058d2 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	68ba      	ldr	r2, [r7, #8]
 80058ce:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	2201      	movs	r2, #1
 80058d6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	79fa      	ldrb	r2, [r7, #7]
 80058de:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 80058e0:	68f8      	ldr	r0, [r7, #12]
 80058e2:	f002 fc5d 	bl	80081a0 <USBD_LL_Init>

  return USBD_OK;
 80058e6:	2300      	movs	r3, #0
}
 80058e8:	4618      	mov	r0, r3
 80058ea:	3710      	adds	r7, #16
 80058ec:	46bd      	mov	sp, r7
 80058ee:	bd80      	pop	{r7, pc}

080058f0 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80058f0:	b480      	push	{r7}
 80058f2:	b085      	sub	sp, #20
 80058f4:	af00      	add	r7, sp, #0
 80058f6:	6078      	str	r0, [r7, #4]
 80058f8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 80058fa:	2300      	movs	r3, #0
 80058fc:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 80058fe:	683b      	ldr	r3, [r7, #0]
 8005900:	2b00      	cmp	r3, #0
 8005902:	d006      	beq.n	8005912 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	683a      	ldr	r2, [r7, #0]
 8005908:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 800590c:	2300      	movs	r3, #0
 800590e:	73fb      	strb	r3, [r7, #15]
 8005910:	e001      	b.n	8005916 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 8005912:	2302      	movs	r3, #2
 8005914:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8005916:	7bfb      	ldrb	r3, [r7, #15]
}
 8005918:	4618      	mov	r0, r3
 800591a:	3714      	adds	r7, #20
 800591c:	46bd      	mov	sp, r7
 800591e:	bc80      	pop	{r7}
 8005920:	4770      	bx	lr

08005922 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 8005922:	b580      	push	{r7, lr}
 8005924:	b082      	sub	sp, #8
 8005926:	af00      	add	r7, sp, #0
 8005928:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 800592a:	6878      	ldr	r0, [r7, #4]
 800592c:	f002 fc92 	bl	8008254 <USBD_LL_Start>

  return USBD_OK;
 8005930:	2300      	movs	r3, #0
}
 8005932:	4618      	mov	r0, r3
 8005934:	3708      	adds	r7, #8
 8005936:	46bd      	mov	sp, r7
 8005938:	bd80      	pop	{r7, pc}

0800593a <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800593a:	b480      	push	{r7}
 800593c:	b083      	sub	sp, #12
 800593e:	af00      	add	r7, sp, #0
 8005940:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8005942:	2300      	movs	r3, #0
}
 8005944:	4618      	mov	r0, r3
 8005946:	370c      	adds	r7, #12
 8005948:	46bd      	mov	sp, r7
 800594a:	bc80      	pop	{r7}
 800594c:	4770      	bx	lr

0800594e <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800594e:	b580      	push	{r7, lr}
 8005950:	b084      	sub	sp, #16
 8005952:	af00      	add	r7, sp, #0
 8005954:	6078      	str	r0, [r7, #4]
 8005956:	460b      	mov	r3, r1
 8005958:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800595a:	2302      	movs	r3, #2
 800595c:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005964:	2b00      	cmp	r3, #0
 8005966:	d00c      	beq.n	8005982 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	78fa      	ldrb	r2, [r7, #3]
 8005972:	4611      	mov	r1, r2
 8005974:	6878      	ldr	r0, [r7, #4]
 8005976:	4798      	blx	r3
 8005978:	4603      	mov	r3, r0
 800597a:	2b00      	cmp	r3, #0
 800597c:	d101      	bne.n	8005982 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 800597e:	2300      	movs	r3, #0
 8005980:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8005982:	7bfb      	ldrb	r3, [r7, #15]
}
 8005984:	4618      	mov	r0, r3
 8005986:	3710      	adds	r7, #16
 8005988:	46bd      	mov	sp, r7
 800598a:	bd80      	pop	{r7, pc}

0800598c <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800598c:	b580      	push	{r7, lr}
 800598e:	b082      	sub	sp, #8
 8005990:	af00      	add	r7, sp, #0
 8005992:	6078      	str	r0, [r7, #4]
 8005994:	460b      	mov	r3, r1
 8005996:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800599e:	685b      	ldr	r3, [r3, #4]
 80059a0:	78fa      	ldrb	r2, [r7, #3]
 80059a2:	4611      	mov	r1, r2
 80059a4:	6878      	ldr	r0, [r7, #4]
 80059a6:	4798      	blx	r3

  return USBD_OK;
 80059a8:	2300      	movs	r3, #0
}
 80059aa:	4618      	mov	r0, r3
 80059ac:	3708      	adds	r7, #8
 80059ae:	46bd      	mov	sp, r7
 80059b0:	bd80      	pop	{r7, pc}

080059b2 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80059b2:	b580      	push	{r7, lr}
 80059b4:	b082      	sub	sp, #8
 80059b6:	af00      	add	r7, sp, #0
 80059b8:	6078      	str	r0, [r7, #4]
 80059ba:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 80059c2:	6839      	ldr	r1, [r7, #0]
 80059c4:	4618      	mov	r0, r3
 80059c6:	f000 fecb 	bl	8006760 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	2201      	movs	r2, #1
 80059ce:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 80059d8:	461a      	mov	r2, r3
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80059e6:	f003 031f 	and.w	r3, r3, #31
 80059ea:	2b01      	cmp	r3, #1
 80059ec:	d00c      	beq.n	8005a08 <USBD_LL_SetupStage+0x56>
 80059ee:	2b01      	cmp	r3, #1
 80059f0:	d302      	bcc.n	80059f8 <USBD_LL_SetupStage+0x46>
 80059f2:	2b02      	cmp	r3, #2
 80059f4:	d010      	beq.n	8005a18 <USBD_LL_SetupStage+0x66>
 80059f6:	e017      	b.n	8005a28 <USBD_LL_SetupStage+0x76>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 80059fe:	4619      	mov	r1, r3
 8005a00:	6878      	ldr	r0, [r7, #4]
 8005a02:	f000 f9cb 	bl	8005d9c <USBD_StdDevReq>
      break;
 8005a06:	e01a      	b.n	8005a3e <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8005a0e:	4619      	mov	r1, r3
 8005a10:	6878      	ldr	r0, [r7, #4]
 8005a12:	f000 fa2d 	bl	8005e70 <USBD_StdItfReq>
      break;
 8005a16:	e012      	b.n	8005a3e <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8005a1e:	4619      	mov	r1, r3
 8005a20:	6878      	ldr	r0, [r7, #4]
 8005a22:	f000 fa6b 	bl	8005efc <USBD_StdEPReq>
      break;
 8005a26:	e00a      	b.n	8005a3e <USBD_LL_SetupStage+0x8c>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8005a2e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8005a32:	b2db      	uxtb	r3, r3
 8005a34:	4619      	mov	r1, r3
 8005a36:	6878      	ldr	r0, [r7, #4]
 8005a38:	f002 fc6c 	bl	8008314 <USBD_LL_StallEP>
      break;
 8005a3c:	bf00      	nop
  }

  return USBD_OK;
 8005a3e:	2300      	movs	r3, #0
}
 8005a40:	4618      	mov	r0, r3
 8005a42:	3708      	adds	r7, #8
 8005a44:	46bd      	mov	sp, r7
 8005a46:	bd80      	pop	{r7, pc}

08005a48 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8005a48:	b580      	push	{r7, lr}
 8005a4a:	b086      	sub	sp, #24
 8005a4c:	af00      	add	r7, sp, #0
 8005a4e:	60f8      	str	r0, [r7, #12]
 8005a50:	460b      	mov	r3, r1
 8005a52:	607a      	str	r2, [r7, #4]
 8005a54:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8005a56:	7afb      	ldrb	r3, [r7, #11]
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d14b      	bne.n	8005af4 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8005a62:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8005a6a:	2b03      	cmp	r3, #3
 8005a6c:	d134      	bne.n	8005ad8 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 8005a6e:	697b      	ldr	r3, [r7, #20]
 8005a70:	68da      	ldr	r2, [r3, #12]
 8005a72:	697b      	ldr	r3, [r7, #20]
 8005a74:	691b      	ldr	r3, [r3, #16]
 8005a76:	429a      	cmp	r2, r3
 8005a78:	d919      	bls.n	8005aae <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 8005a7a:	697b      	ldr	r3, [r7, #20]
 8005a7c:	68da      	ldr	r2, [r3, #12]
 8005a7e:	697b      	ldr	r3, [r7, #20]
 8005a80:	691b      	ldr	r3, [r3, #16]
 8005a82:	1ad2      	subs	r2, r2, r3
 8005a84:	697b      	ldr	r3, [r7, #20]
 8005a86:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8005a88:	697b      	ldr	r3, [r7, #20]
 8005a8a:	68da      	ldr	r2, [r3, #12]
 8005a8c:	697b      	ldr	r3, [r7, #20]
 8005a8e:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8005a90:	429a      	cmp	r2, r3
 8005a92:	d203      	bcs.n	8005a9c <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8005a94:	697b      	ldr	r3, [r7, #20]
 8005a96:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 8005a98:	b29b      	uxth	r3, r3
 8005a9a:	e002      	b.n	8005aa2 <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8005a9c:	697b      	ldr	r3, [r7, #20]
 8005a9e:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8005aa0:	b29b      	uxth	r3, r3
 8005aa2:	461a      	mov	r2, r3
 8005aa4:	6879      	ldr	r1, [r7, #4]
 8005aa6:	68f8      	ldr	r0, [r7, #12]
 8005aa8:	f000 ff4c 	bl	8006944 <USBD_CtlContinueRx>
 8005aac:	e038      	b.n	8005b20 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005ab4:	691b      	ldr	r3, [r3, #16]
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d00a      	beq.n	8005ad0 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8005ac0:	2b03      	cmp	r3, #3
 8005ac2:	d105      	bne.n	8005ad0 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005aca:	691b      	ldr	r3, [r3, #16]
 8005acc:	68f8      	ldr	r0, [r7, #12]
 8005ace:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8005ad0:	68f8      	ldr	r0, [r7, #12]
 8005ad2:	f000 ff49 	bl	8006968 <USBD_CtlSendStatus>
 8005ad6:	e023      	b.n	8005b20 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8005ade:	2b05      	cmp	r3, #5
 8005ae0:	d11e      	bne.n	8005b20 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	2200      	movs	r2, #0
 8005ae6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 8005aea:	2100      	movs	r1, #0
 8005aec:	68f8      	ldr	r0, [r7, #12]
 8005aee:	f002 fc11 	bl	8008314 <USBD_LL_StallEP>
 8005af2:	e015      	b.n	8005b20 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005afa:	699b      	ldr	r3, [r3, #24]
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d00d      	beq.n	8005b1c <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 8005b06:	2b03      	cmp	r3, #3
 8005b08:	d108      	bne.n	8005b1c <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005b10:	699b      	ldr	r3, [r3, #24]
 8005b12:	7afa      	ldrb	r2, [r7, #11]
 8005b14:	4611      	mov	r1, r2
 8005b16:	68f8      	ldr	r0, [r7, #12]
 8005b18:	4798      	blx	r3
 8005b1a:	e001      	b.n	8005b20 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8005b1c:	2302      	movs	r3, #2
 8005b1e:	e000      	b.n	8005b22 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 8005b20:	2300      	movs	r3, #0
}
 8005b22:	4618      	mov	r0, r3
 8005b24:	3718      	adds	r7, #24
 8005b26:	46bd      	mov	sp, r7
 8005b28:	bd80      	pop	{r7, pc}

08005b2a <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8005b2a:	b580      	push	{r7, lr}
 8005b2c:	b086      	sub	sp, #24
 8005b2e:	af00      	add	r7, sp, #0
 8005b30:	60f8      	str	r0, [r7, #12]
 8005b32:	460b      	mov	r3, r1
 8005b34:	607a      	str	r2, [r7, #4]
 8005b36:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8005b38:	7afb      	ldrb	r3, [r7, #11]
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d17f      	bne.n	8005c3e <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	3314      	adds	r3, #20
 8005b42:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8005b4a:	2b02      	cmp	r3, #2
 8005b4c:	d15c      	bne.n	8005c08 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 8005b4e:	697b      	ldr	r3, [r7, #20]
 8005b50:	68da      	ldr	r2, [r3, #12]
 8005b52:	697b      	ldr	r3, [r7, #20]
 8005b54:	691b      	ldr	r3, [r3, #16]
 8005b56:	429a      	cmp	r2, r3
 8005b58:	d915      	bls.n	8005b86 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 8005b5a:	697b      	ldr	r3, [r7, #20]
 8005b5c:	68da      	ldr	r2, [r3, #12]
 8005b5e:	697b      	ldr	r3, [r7, #20]
 8005b60:	691b      	ldr	r3, [r3, #16]
 8005b62:	1ad2      	subs	r2, r2, r3
 8005b64:	697b      	ldr	r3, [r7, #20]
 8005b66:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 8005b68:	697b      	ldr	r3, [r7, #20]
 8005b6a:	68db      	ldr	r3, [r3, #12]
 8005b6c:	b29b      	uxth	r3, r3
 8005b6e:	461a      	mov	r2, r3
 8005b70:	6879      	ldr	r1, [r7, #4]
 8005b72:	68f8      	ldr	r0, [r7, #12]
 8005b74:	f000 feb6 	bl	80068e4 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8005b78:	2300      	movs	r3, #0
 8005b7a:	2200      	movs	r2, #0
 8005b7c:	2100      	movs	r1, #0
 8005b7e:	68f8      	ldr	r0, [r7, #12]
 8005b80:	f002 fc6d 	bl	800845e <USBD_LL_PrepareReceive>
 8005b84:	e04e      	b.n	8005c24 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8005b86:	697b      	ldr	r3, [r7, #20]
 8005b88:	689b      	ldr	r3, [r3, #8]
 8005b8a:	697a      	ldr	r2, [r7, #20]
 8005b8c:	6912      	ldr	r2, [r2, #16]
 8005b8e:	fbb3 f1f2 	udiv	r1, r3, r2
 8005b92:	fb02 f201 	mul.w	r2, r2, r1
 8005b96:	1a9b      	subs	r3, r3, r2
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d11c      	bne.n	8005bd6 <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 8005b9c:	697b      	ldr	r3, [r7, #20]
 8005b9e:	689a      	ldr	r2, [r3, #8]
 8005ba0:	697b      	ldr	r3, [r7, #20]
 8005ba2:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8005ba4:	429a      	cmp	r2, r3
 8005ba6:	d316      	bcc.n	8005bd6 <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 8005ba8:	697b      	ldr	r3, [r7, #20]
 8005baa:	689a      	ldr	r2, [r3, #8]
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8005bb2:	429a      	cmp	r2, r3
 8005bb4:	d20f      	bcs.n	8005bd6 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 8005bb6:	2200      	movs	r2, #0
 8005bb8:	2100      	movs	r1, #0
 8005bba:	68f8      	ldr	r0, [r7, #12]
 8005bbc:	f000 fe92 	bl	80068e4 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	2200      	movs	r2, #0
 8005bc4:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8005bc8:	2300      	movs	r3, #0
 8005bca:	2200      	movs	r2, #0
 8005bcc:	2100      	movs	r1, #0
 8005bce:	68f8      	ldr	r0, [r7, #12]
 8005bd0:	f002 fc45 	bl	800845e <USBD_LL_PrepareReceive>
 8005bd4:	e026      	b.n	8005c24 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005bdc:	68db      	ldr	r3, [r3, #12]
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d00a      	beq.n	8005bf8 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8005be8:	2b03      	cmp	r3, #3
 8005bea:	d105      	bne.n	8005bf8 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005bf2:	68db      	ldr	r3, [r3, #12]
 8005bf4:	68f8      	ldr	r0, [r7, #12]
 8005bf6:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 8005bf8:	2180      	movs	r1, #128	; 0x80
 8005bfa:	68f8      	ldr	r0, [r7, #12]
 8005bfc:	f002 fb8a 	bl	8008314 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 8005c00:	68f8      	ldr	r0, [r7, #12]
 8005c02:	f000 fec4 	bl	800698e <USBD_CtlReceiveStatus>
 8005c06:	e00d      	b.n	8005c24 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8005c0e:	2b04      	cmp	r3, #4
 8005c10:	d004      	beq.n	8005c1c <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d103      	bne.n	8005c24 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 8005c1c:	2180      	movs	r1, #128	; 0x80
 8005c1e:	68f8      	ldr	r0, [r7, #12]
 8005c20:	f002 fb78 	bl	8008314 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8005c2a:	2b01      	cmp	r3, #1
 8005c2c:	d11d      	bne.n	8005c6a <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 8005c2e:	68f8      	ldr	r0, [r7, #12]
 8005c30:	f7ff fe83 	bl	800593a <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	2200      	movs	r2, #0
 8005c38:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8005c3c:	e015      	b.n	8005c6a <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005c44:	695b      	ldr	r3, [r3, #20]
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d00d      	beq.n	8005c66 <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 8005c50:	2b03      	cmp	r3, #3
 8005c52:	d108      	bne.n	8005c66 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005c5a:	695b      	ldr	r3, [r3, #20]
 8005c5c:	7afa      	ldrb	r2, [r7, #11]
 8005c5e:	4611      	mov	r1, r2
 8005c60:	68f8      	ldr	r0, [r7, #12]
 8005c62:	4798      	blx	r3
 8005c64:	e001      	b.n	8005c6a <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8005c66:	2302      	movs	r3, #2
 8005c68:	e000      	b.n	8005c6c <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 8005c6a:	2300      	movs	r3, #0
}
 8005c6c:	4618      	mov	r0, r3
 8005c6e:	3718      	adds	r7, #24
 8005c70:	46bd      	mov	sp, r7
 8005c72:	bd80      	pop	{r7, pc}

08005c74 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8005c74:	b580      	push	{r7, lr}
 8005c76:	b082      	sub	sp, #8
 8005c78:	af00      	add	r7, sp, #0
 8005c7a:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8005c7c:	2340      	movs	r3, #64	; 0x40
 8005c7e:	2200      	movs	r2, #0
 8005c80:	2100      	movs	r1, #0
 8005c82:	6878      	ldr	r0, [r7, #4]
 8005c84:	f002 fb01 	bl	800828a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	2201      	movs	r2, #1
 8005c8c:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	2240      	movs	r2, #64	; 0x40
 8005c94:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8005c98:	2340      	movs	r3, #64	; 0x40
 8005c9a:	2200      	movs	r2, #0
 8005c9c:	2180      	movs	r1, #128	; 0x80
 8005c9e:	6878      	ldr	r0, [r7, #4]
 8005ca0:	f002 faf3 	bl	800828a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	2201      	movs	r2, #1
 8005ca8:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	2240      	movs	r2, #64	; 0x40
 8005cae:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	2201      	movs	r2, #1
 8005cb4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	2200      	movs	r2, #0
 8005cbc:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	2200      	movs	r2, #0
 8005cc4:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	2200      	movs	r2, #0
 8005cca:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d009      	beq.n	8005cec <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005cde:	685b      	ldr	r3, [r3, #4]
 8005ce0:	687a      	ldr	r2, [r7, #4]
 8005ce2:	6852      	ldr	r2, [r2, #4]
 8005ce4:	b2d2      	uxtb	r2, r2
 8005ce6:	4611      	mov	r1, r2
 8005ce8:	6878      	ldr	r0, [r7, #4]
 8005cea:	4798      	blx	r3
  }

  return USBD_OK;
 8005cec:	2300      	movs	r3, #0
}
 8005cee:	4618      	mov	r0, r3
 8005cf0:	3708      	adds	r7, #8
 8005cf2:	46bd      	mov	sp, r7
 8005cf4:	bd80      	pop	{r7, pc}

08005cf6 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8005cf6:	b480      	push	{r7}
 8005cf8:	b083      	sub	sp, #12
 8005cfa:	af00      	add	r7, sp, #0
 8005cfc:	6078      	str	r0, [r7, #4]
 8005cfe:	460b      	mov	r3, r1
 8005d00:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	78fa      	ldrb	r2, [r7, #3]
 8005d06:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8005d08:	2300      	movs	r3, #0
}
 8005d0a:	4618      	mov	r0, r3
 8005d0c:	370c      	adds	r7, #12
 8005d0e:	46bd      	mov	sp, r7
 8005d10:	bc80      	pop	{r7}
 8005d12:	4770      	bx	lr

08005d14 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8005d14:	b480      	push	{r7}
 8005d16:	b083      	sub	sp, #12
 8005d18:	af00      	add	r7, sp, #0
 8005d1a:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	2204      	movs	r2, #4
 8005d2c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8005d30:	2300      	movs	r3, #0
}
 8005d32:	4618      	mov	r0, r3
 8005d34:	370c      	adds	r7, #12
 8005d36:	46bd      	mov	sp, r7
 8005d38:	bc80      	pop	{r7}
 8005d3a:	4770      	bx	lr

08005d3c <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8005d3c:	b480      	push	{r7}
 8005d3e:	b083      	sub	sp, #12
 8005d40:	af00      	add	r7, sp, #0
 8005d42:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005d4a:	2b04      	cmp	r3, #4
 8005d4c:	d105      	bne.n	8005d5a <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8005d5a:	2300      	movs	r3, #0
}
 8005d5c:	4618      	mov	r0, r3
 8005d5e:	370c      	adds	r7, #12
 8005d60:	46bd      	mov	sp, r7
 8005d62:	bc80      	pop	{r7}
 8005d64:	4770      	bx	lr

08005d66 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8005d66:	b580      	push	{r7, lr}
 8005d68:	b082      	sub	sp, #8
 8005d6a:	af00      	add	r7, sp, #0
 8005d6c:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005d74:	2b03      	cmp	r3, #3
 8005d76:	d10b      	bne.n	8005d90 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005d7e:	69db      	ldr	r3, [r3, #28]
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d005      	beq.n	8005d90 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005d8a:	69db      	ldr	r3, [r3, #28]
 8005d8c:	6878      	ldr	r0, [r7, #4]
 8005d8e:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8005d90:	2300      	movs	r3, #0
}
 8005d92:	4618      	mov	r0, r3
 8005d94:	3708      	adds	r7, #8
 8005d96:	46bd      	mov	sp, r7
 8005d98:	bd80      	pop	{r7, pc}
	...

08005d9c <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 8005d9c:	b580      	push	{r7, lr}
 8005d9e:	b084      	sub	sp, #16
 8005da0:	af00      	add	r7, sp, #0
 8005da2:	6078      	str	r0, [r7, #4]
 8005da4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8005da6:	2300      	movs	r3, #0
 8005da8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005daa:	683b      	ldr	r3, [r7, #0]
 8005dac:	781b      	ldrb	r3, [r3, #0]
 8005dae:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8005db2:	2b20      	cmp	r3, #32
 8005db4:	d004      	beq.n	8005dc0 <USBD_StdDevReq+0x24>
 8005db6:	2b40      	cmp	r3, #64	; 0x40
 8005db8:	d002      	beq.n	8005dc0 <USBD_StdDevReq+0x24>
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d008      	beq.n	8005dd0 <USBD_StdDevReq+0x34>
 8005dbe:	e04c      	b.n	8005e5a <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005dc6:	689b      	ldr	r3, [r3, #8]
 8005dc8:	6839      	ldr	r1, [r7, #0]
 8005dca:	6878      	ldr	r0, [r7, #4]
 8005dcc:	4798      	blx	r3
      break;
 8005dce:	e049      	b.n	8005e64 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8005dd0:	683b      	ldr	r3, [r7, #0]
 8005dd2:	785b      	ldrb	r3, [r3, #1]
 8005dd4:	2b09      	cmp	r3, #9
 8005dd6:	d83a      	bhi.n	8005e4e <USBD_StdDevReq+0xb2>
 8005dd8:	a201      	add	r2, pc, #4	; (adr r2, 8005de0 <USBD_StdDevReq+0x44>)
 8005dda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005dde:	bf00      	nop
 8005de0:	08005e31 	.word	0x08005e31
 8005de4:	08005e45 	.word	0x08005e45
 8005de8:	08005e4f 	.word	0x08005e4f
 8005dec:	08005e3b 	.word	0x08005e3b
 8005df0:	08005e4f 	.word	0x08005e4f
 8005df4:	08005e13 	.word	0x08005e13
 8005df8:	08005e09 	.word	0x08005e09
 8005dfc:	08005e4f 	.word	0x08005e4f
 8005e00:	08005e27 	.word	0x08005e27
 8005e04:	08005e1d 	.word	0x08005e1d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8005e08:	6839      	ldr	r1, [r7, #0]
 8005e0a:	6878      	ldr	r0, [r7, #4]
 8005e0c:	f000 f9d4 	bl	80061b8 <USBD_GetDescriptor>
          break;
 8005e10:	e022      	b.n	8005e58 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8005e12:	6839      	ldr	r1, [r7, #0]
 8005e14:	6878      	ldr	r0, [r7, #4]
 8005e16:	f000 fb37 	bl	8006488 <USBD_SetAddress>
          break;
 8005e1a:	e01d      	b.n	8005e58 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 8005e1c:	6839      	ldr	r1, [r7, #0]
 8005e1e:	6878      	ldr	r0, [r7, #4]
 8005e20:	f000 fb74 	bl	800650c <USBD_SetConfig>
          break;
 8005e24:	e018      	b.n	8005e58 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8005e26:	6839      	ldr	r1, [r7, #0]
 8005e28:	6878      	ldr	r0, [r7, #4]
 8005e2a:	f000 fbfd 	bl	8006628 <USBD_GetConfig>
          break;
 8005e2e:	e013      	b.n	8005e58 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8005e30:	6839      	ldr	r1, [r7, #0]
 8005e32:	6878      	ldr	r0, [r7, #4]
 8005e34:	f000 fc2c 	bl	8006690 <USBD_GetStatus>
          break;
 8005e38:	e00e      	b.n	8005e58 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8005e3a:	6839      	ldr	r1, [r7, #0]
 8005e3c:	6878      	ldr	r0, [r7, #4]
 8005e3e:	f000 fc5a 	bl	80066f6 <USBD_SetFeature>
          break;
 8005e42:	e009      	b.n	8005e58 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8005e44:	6839      	ldr	r1, [r7, #0]
 8005e46:	6878      	ldr	r0, [r7, #4]
 8005e48:	f000 fc69 	bl	800671e <USBD_ClrFeature>
          break;
 8005e4c:	e004      	b.n	8005e58 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 8005e4e:	6839      	ldr	r1, [r7, #0]
 8005e50:	6878      	ldr	r0, [r7, #4]
 8005e52:	f000 fcc1 	bl	80067d8 <USBD_CtlError>
          break;
 8005e56:	bf00      	nop
      }
      break;
 8005e58:	e004      	b.n	8005e64 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 8005e5a:	6839      	ldr	r1, [r7, #0]
 8005e5c:	6878      	ldr	r0, [r7, #4]
 8005e5e:	f000 fcbb 	bl	80067d8 <USBD_CtlError>
      break;
 8005e62:	bf00      	nop
  }

  return ret;
 8005e64:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e66:	4618      	mov	r0, r3
 8005e68:	3710      	adds	r7, #16
 8005e6a:	46bd      	mov	sp, r7
 8005e6c:	bd80      	pop	{r7, pc}
 8005e6e:	bf00      	nop

08005e70 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 8005e70:	b580      	push	{r7, lr}
 8005e72:	b084      	sub	sp, #16
 8005e74:	af00      	add	r7, sp, #0
 8005e76:	6078      	str	r0, [r7, #4]
 8005e78:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8005e7a:	2300      	movs	r3, #0
 8005e7c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005e7e:	683b      	ldr	r3, [r7, #0]
 8005e80:	781b      	ldrb	r3, [r3, #0]
 8005e82:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8005e86:	2b20      	cmp	r3, #32
 8005e88:	d003      	beq.n	8005e92 <USBD_StdItfReq+0x22>
 8005e8a:	2b40      	cmp	r3, #64	; 0x40
 8005e8c:	d001      	beq.n	8005e92 <USBD_StdItfReq+0x22>
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d12a      	bne.n	8005ee8 <USBD_StdItfReq+0x78>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005e98:	3b01      	subs	r3, #1
 8005e9a:	2b02      	cmp	r3, #2
 8005e9c:	d81d      	bhi.n	8005eda <USBD_StdItfReq+0x6a>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8005e9e:	683b      	ldr	r3, [r7, #0]
 8005ea0:	889b      	ldrh	r3, [r3, #4]
 8005ea2:	b2db      	uxtb	r3, r3
 8005ea4:	2b01      	cmp	r3, #1
 8005ea6:	d813      	bhi.n	8005ed0 <USBD_StdItfReq+0x60>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005eae:	689b      	ldr	r3, [r3, #8]
 8005eb0:	6839      	ldr	r1, [r7, #0]
 8005eb2:	6878      	ldr	r0, [r7, #4]
 8005eb4:	4798      	blx	r3
 8005eb6:	4603      	mov	r3, r0
 8005eb8:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8005eba:	683b      	ldr	r3, [r7, #0]
 8005ebc:	88db      	ldrh	r3, [r3, #6]
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d110      	bne.n	8005ee4 <USBD_StdItfReq+0x74>
 8005ec2:	7bfb      	ldrb	r3, [r7, #15]
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d10d      	bne.n	8005ee4 <USBD_StdItfReq+0x74>
            {
              USBD_CtlSendStatus(pdev);
 8005ec8:	6878      	ldr	r0, [r7, #4]
 8005eca:	f000 fd4d 	bl	8006968 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8005ece:	e009      	b.n	8005ee4 <USBD_StdItfReq+0x74>
            USBD_CtlError(pdev, req);
 8005ed0:	6839      	ldr	r1, [r7, #0]
 8005ed2:	6878      	ldr	r0, [r7, #4]
 8005ed4:	f000 fc80 	bl	80067d8 <USBD_CtlError>
          break;
 8005ed8:	e004      	b.n	8005ee4 <USBD_StdItfReq+0x74>

        default:
          USBD_CtlError(pdev, req);
 8005eda:	6839      	ldr	r1, [r7, #0]
 8005edc:	6878      	ldr	r0, [r7, #4]
 8005ede:	f000 fc7b 	bl	80067d8 <USBD_CtlError>
          break;
 8005ee2:	e000      	b.n	8005ee6 <USBD_StdItfReq+0x76>
          break;
 8005ee4:	bf00      	nop
      }
      break;
 8005ee6:	e004      	b.n	8005ef2 <USBD_StdItfReq+0x82>

    default:
      USBD_CtlError(pdev, req);
 8005ee8:	6839      	ldr	r1, [r7, #0]
 8005eea:	6878      	ldr	r0, [r7, #4]
 8005eec:	f000 fc74 	bl	80067d8 <USBD_CtlError>
      break;
 8005ef0:	bf00      	nop
  }

  return USBD_OK;
 8005ef2:	2300      	movs	r3, #0
}
 8005ef4:	4618      	mov	r0, r3
 8005ef6:	3710      	adds	r7, #16
 8005ef8:	46bd      	mov	sp, r7
 8005efa:	bd80      	pop	{r7, pc}

08005efc <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 8005efc:	b580      	push	{r7, lr}
 8005efe:	b084      	sub	sp, #16
 8005f00:	af00      	add	r7, sp, #0
 8005f02:	6078      	str	r0, [r7, #4]
 8005f04:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8005f06:	2300      	movs	r3, #0
 8005f08:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 8005f0a:	683b      	ldr	r3, [r7, #0]
 8005f0c:	889b      	ldrh	r3, [r3, #4]
 8005f0e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005f10:	683b      	ldr	r3, [r7, #0]
 8005f12:	781b      	ldrb	r3, [r3, #0]
 8005f14:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8005f18:	2b20      	cmp	r3, #32
 8005f1a:	d004      	beq.n	8005f26 <USBD_StdEPReq+0x2a>
 8005f1c:	2b40      	cmp	r3, #64	; 0x40
 8005f1e:	d002      	beq.n	8005f26 <USBD_StdEPReq+0x2a>
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d008      	beq.n	8005f36 <USBD_StdEPReq+0x3a>
 8005f24:	e13d      	b.n	80061a2 <USBD_StdEPReq+0x2a6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005f2c:	689b      	ldr	r3, [r3, #8]
 8005f2e:	6839      	ldr	r1, [r7, #0]
 8005f30:	6878      	ldr	r0, [r7, #4]
 8005f32:	4798      	blx	r3
      break;
 8005f34:	e13a      	b.n	80061ac <USBD_StdEPReq+0x2b0>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 8005f36:	683b      	ldr	r3, [r7, #0]
 8005f38:	781b      	ldrb	r3, [r3, #0]
 8005f3a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8005f3e:	2b20      	cmp	r3, #32
 8005f40:	d10a      	bne.n	8005f58 <USBD_StdEPReq+0x5c>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005f48:	689b      	ldr	r3, [r3, #8]
 8005f4a:	6839      	ldr	r1, [r7, #0]
 8005f4c:	6878      	ldr	r0, [r7, #4]
 8005f4e:	4798      	blx	r3
 8005f50:	4603      	mov	r3, r0
 8005f52:	73fb      	strb	r3, [r7, #15]

        return ret;
 8005f54:	7bfb      	ldrb	r3, [r7, #15]
 8005f56:	e12a      	b.n	80061ae <USBD_StdEPReq+0x2b2>
      }

      switch (req->bRequest)
 8005f58:	683b      	ldr	r3, [r7, #0]
 8005f5a:	785b      	ldrb	r3, [r3, #1]
 8005f5c:	2b01      	cmp	r3, #1
 8005f5e:	d03e      	beq.n	8005fde <USBD_StdEPReq+0xe2>
 8005f60:	2b03      	cmp	r3, #3
 8005f62:	d002      	beq.n	8005f6a <USBD_StdEPReq+0x6e>
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	d070      	beq.n	800604a <USBD_StdEPReq+0x14e>
 8005f68:	e115      	b.n	8006196 <USBD_StdEPReq+0x29a>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005f70:	2b02      	cmp	r3, #2
 8005f72:	d002      	beq.n	8005f7a <USBD_StdEPReq+0x7e>
 8005f74:	2b03      	cmp	r3, #3
 8005f76:	d015      	beq.n	8005fa4 <USBD_StdEPReq+0xa8>
 8005f78:	e02b      	b.n	8005fd2 <USBD_StdEPReq+0xd6>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8005f7a:	7bbb      	ldrb	r3, [r7, #14]
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d00c      	beq.n	8005f9a <USBD_StdEPReq+0x9e>
 8005f80:	7bbb      	ldrb	r3, [r7, #14]
 8005f82:	2b80      	cmp	r3, #128	; 0x80
 8005f84:	d009      	beq.n	8005f9a <USBD_StdEPReq+0x9e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8005f86:	7bbb      	ldrb	r3, [r7, #14]
 8005f88:	4619      	mov	r1, r3
 8005f8a:	6878      	ldr	r0, [r7, #4]
 8005f8c:	f002 f9c2 	bl	8008314 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8005f90:	2180      	movs	r1, #128	; 0x80
 8005f92:	6878      	ldr	r0, [r7, #4]
 8005f94:	f002 f9be 	bl	8008314 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8005f98:	e020      	b.n	8005fdc <USBD_StdEPReq+0xe0>
                USBD_CtlError(pdev, req);
 8005f9a:	6839      	ldr	r1, [r7, #0]
 8005f9c:	6878      	ldr	r0, [r7, #4]
 8005f9e:	f000 fc1b 	bl	80067d8 <USBD_CtlError>
              break;
 8005fa2:	e01b      	b.n	8005fdc <USBD_StdEPReq+0xe0>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8005fa4:	683b      	ldr	r3, [r7, #0]
 8005fa6:	885b      	ldrh	r3, [r3, #2]
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d10e      	bne.n	8005fca <USBD_StdEPReq+0xce>
              {
                if ((ep_addr != 0x00U) &&
 8005fac:	7bbb      	ldrb	r3, [r7, #14]
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d00b      	beq.n	8005fca <USBD_StdEPReq+0xce>
 8005fb2:	7bbb      	ldrb	r3, [r7, #14]
 8005fb4:	2b80      	cmp	r3, #128	; 0x80
 8005fb6:	d008      	beq.n	8005fca <USBD_StdEPReq+0xce>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8005fb8:	683b      	ldr	r3, [r7, #0]
 8005fba:	88db      	ldrh	r3, [r3, #6]
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d104      	bne.n	8005fca <USBD_StdEPReq+0xce>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 8005fc0:	7bbb      	ldrb	r3, [r7, #14]
 8005fc2:	4619      	mov	r1, r3
 8005fc4:	6878      	ldr	r0, [r7, #4]
 8005fc6:	f002 f9a5 	bl	8008314 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 8005fca:	6878      	ldr	r0, [r7, #4]
 8005fcc:	f000 fccc 	bl	8006968 <USBD_CtlSendStatus>

              break;
 8005fd0:	e004      	b.n	8005fdc <USBD_StdEPReq+0xe0>

            default:
              USBD_CtlError(pdev, req);
 8005fd2:	6839      	ldr	r1, [r7, #0]
 8005fd4:	6878      	ldr	r0, [r7, #4]
 8005fd6:	f000 fbff 	bl	80067d8 <USBD_CtlError>
              break;
 8005fda:	bf00      	nop
          }
          break;
 8005fdc:	e0e0      	b.n	80061a0 <USBD_StdEPReq+0x2a4>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005fe4:	2b02      	cmp	r3, #2
 8005fe6:	d002      	beq.n	8005fee <USBD_StdEPReq+0xf2>
 8005fe8:	2b03      	cmp	r3, #3
 8005fea:	d015      	beq.n	8006018 <USBD_StdEPReq+0x11c>
 8005fec:	e026      	b.n	800603c <USBD_StdEPReq+0x140>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8005fee:	7bbb      	ldrb	r3, [r7, #14]
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d00c      	beq.n	800600e <USBD_StdEPReq+0x112>
 8005ff4:	7bbb      	ldrb	r3, [r7, #14]
 8005ff6:	2b80      	cmp	r3, #128	; 0x80
 8005ff8:	d009      	beq.n	800600e <USBD_StdEPReq+0x112>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8005ffa:	7bbb      	ldrb	r3, [r7, #14]
 8005ffc:	4619      	mov	r1, r3
 8005ffe:	6878      	ldr	r0, [r7, #4]
 8006000:	f002 f988 	bl	8008314 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8006004:	2180      	movs	r1, #128	; 0x80
 8006006:	6878      	ldr	r0, [r7, #4]
 8006008:	f002 f984 	bl	8008314 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800600c:	e01c      	b.n	8006048 <USBD_StdEPReq+0x14c>
                USBD_CtlError(pdev, req);
 800600e:	6839      	ldr	r1, [r7, #0]
 8006010:	6878      	ldr	r0, [r7, #4]
 8006012:	f000 fbe1 	bl	80067d8 <USBD_CtlError>
              break;
 8006016:	e017      	b.n	8006048 <USBD_StdEPReq+0x14c>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8006018:	683b      	ldr	r3, [r7, #0]
 800601a:	885b      	ldrh	r3, [r3, #2]
 800601c:	2b00      	cmp	r3, #0
 800601e:	d112      	bne.n	8006046 <USBD_StdEPReq+0x14a>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8006020:	7bbb      	ldrb	r3, [r7, #14]
 8006022:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006026:	2b00      	cmp	r3, #0
 8006028:	d004      	beq.n	8006034 <USBD_StdEPReq+0x138>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 800602a:	7bbb      	ldrb	r3, [r7, #14]
 800602c:	4619      	mov	r1, r3
 800602e:	6878      	ldr	r0, [r7, #4]
 8006030:	f002 f98f 	bl	8008352 <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 8006034:	6878      	ldr	r0, [r7, #4]
 8006036:	f000 fc97 	bl	8006968 <USBD_CtlSendStatus>
              }
              break;
 800603a:	e004      	b.n	8006046 <USBD_StdEPReq+0x14a>

            default:
              USBD_CtlError(pdev, req);
 800603c:	6839      	ldr	r1, [r7, #0]
 800603e:	6878      	ldr	r0, [r7, #4]
 8006040:	f000 fbca 	bl	80067d8 <USBD_CtlError>
              break;
 8006044:	e000      	b.n	8006048 <USBD_StdEPReq+0x14c>
              break;
 8006046:	bf00      	nop
          }
          break;
 8006048:	e0aa      	b.n	80061a0 <USBD_StdEPReq+0x2a4>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006050:	2b02      	cmp	r3, #2
 8006052:	d002      	beq.n	800605a <USBD_StdEPReq+0x15e>
 8006054:	2b03      	cmp	r3, #3
 8006056:	d032      	beq.n	80060be <USBD_StdEPReq+0x1c2>
 8006058:	e097      	b.n	800618a <USBD_StdEPReq+0x28e>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800605a:	7bbb      	ldrb	r3, [r7, #14]
 800605c:	2b00      	cmp	r3, #0
 800605e:	d007      	beq.n	8006070 <USBD_StdEPReq+0x174>
 8006060:	7bbb      	ldrb	r3, [r7, #14]
 8006062:	2b80      	cmp	r3, #128	; 0x80
 8006064:	d004      	beq.n	8006070 <USBD_StdEPReq+0x174>
              {
                USBD_CtlError(pdev, req);
 8006066:	6839      	ldr	r1, [r7, #0]
 8006068:	6878      	ldr	r0, [r7, #4]
 800606a:	f000 fbb5 	bl	80067d8 <USBD_CtlError>
                break;
 800606e:	e091      	b.n	8006194 <USBD_StdEPReq+0x298>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006070:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006074:	2b00      	cmp	r3, #0
 8006076:	da0b      	bge.n	8006090 <USBD_StdEPReq+0x194>
 8006078:	7bbb      	ldrb	r3, [r7, #14]
 800607a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800607e:	4613      	mov	r3, r2
 8006080:	009b      	lsls	r3, r3, #2
 8006082:	4413      	add	r3, r2
 8006084:	009b      	lsls	r3, r3, #2
 8006086:	3310      	adds	r3, #16
 8006088:	687a      	ldr	r2, [r7, #4]
 800608a:	4413      	add	r3, r2
 800608c:	3304      	adds	r3, #4
 800608e:	e00b      	b.n	80060a8 <USBD_StdEPReq+0x1ac>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8006090:	7bbb      	ldrb	r3, [r7, #14]
 8006092:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006096:	4613      	mov	r3, r2
 8006098:	009b      	lsls	r3, r3, #2
 800609a:	4413      	add	r3, r2
 800609c:	009b      	lsls	r3, r3, #2
 800609e:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 80060a2:	687a      	ldr	r2, [r7, #4]
 80060a4:	4413      	add	r3, r2
 80060a6:	3304      	adds	r3, #4
 80060a8:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80060aa:	68bb      	ldr	r3, [r7, #8]
 80060ac:	2200      	movs	r2, #0
 80060ae:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 80060b0:	68bb      	ldr	r3, [r7, #8]
 80060b2:	2202      	movs	r2, #2
 80060b4:	4619      	mov	r1, r3
 80060b6:	6878      	ldr	r0, [r7, #4]
 80060b8:	f000 fbf8 	bl	80068ac <USBD_CtlSendData>
              break;
 80060bc:	e06a      	b.n	8006194 <USBD_StdEPReq+0x298>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80060be:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	da11      	bge.n	80060ea <USBD_StdEPReq+0x1ee>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80060c6:	7bbb      	ldrb	r3, [r7, #14]
 80060c8:	f003 020f 	and.w	r2, r3, #15
 80060cc:	6879      	ldr	r1, [r7, #4]
 80060ce:	4613      	mov	r3, r2
 80060d0:	009b      	lsls	r3, r3, #2
 80060d2:	4413      	add	r3, r2
 80060d4:	009b      	lsls	r3, r3, #2
 80060d6:	440b      	add	r3, r1
 80060d8:	3318      	adds	r3, #24
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d117      	bne.n	8006110 <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 80060e0:	6839      	ldr	r1, [r7, #0]
 80060e2:	6878      	ldr	r0, [r7, #4]
 80060e4:	f000 fb78 	bl	80067d8 <USBD_CtlError>
                  break;
 80060e8:	e054      	b.n	8006194 <USBD_StdEPReq+0x298>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80060ea:	7bbb      	ldrb	r3, [r7, #14]
 80060ec:	f003 020f 	and.w	r2, r3, #15
 80060f0:	6879      	ldr	r1, [r7, #4]
 80060f2:	4613      	mov	r3, r2
 80060f4:	009b      	lsls	r3, r3, #2
 80060f6:	4413      	add	r3, r2
 80060f8:	009b      	lsls	r3, r3, #2
 80060fa:	440b      	add	r3, r1
 80060fc:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	2b00      	cmp	r3, #0
 8006104:	d104      	bne.n	8006110 <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 8006106:	6839      	ldr	r1, [r7, #0]
 8006108:	6878      	ldr	r0, [r7, #4]
 800610a:	f000 fb65 	bl	80067d8 <USBD_CtlError>
                  break;
 800610e:	e041      	b.n	8006194 <USBD_StdEPReq+0x298>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006110:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006114:	2b00      	cmp	r3, #0
 8006116:	da0b      	bge.n	8006130 <USBD_StdEPReq+0x234>
 8006118:	7bbb      	ldrb	r3, [r7, #14]
 800611a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800611e:	4613      	mov	r3, r2
 8006120:	009b      	lsls	r3, r3, #2
 8006122:	4413      	add	r3, r2
 8006124:	009b      	lsls	r3, r3, #2
 8006126:	3310      	adds	r3, #16
 8006128:	687a      	ldr	r2, [r7, #4]
 800612a:	4413      	add	r3, r2
 800612c:	3304      	adds	r3, #4
 800612e:	e00b      	b.n	8006148 <USBD_StdEPReq+0x24c>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8006130:	7bbb      	ldrb	r3, [r7, #14]
 8006132:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006136:	4613      	mov	r3, r2
 8006138:	009b      	lsls	r3, r3, #2
 800613a:	4413      	add	r3, r2
 800613c:	009b      	lsls	r3, r3, #2
 800613e:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8006142:	687a      	ldr	r2, [r7, #4]
 8006144:	4413      	add	r3, r2
 8006146:	3304      	adds	r3, #4
 8006148:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800614a:	7bbb      	ldrb	r3, [r7, #14]
 800614c:	2b00      	cmp	r3, #0
 800614e:	d002      	beq.n	8006156 <USBD_StdEPReq+0x25a>
 8006150:	7bbb      	ldrb	r3, [r7, #14]
 8006152:	2b80      	cmp	r3, #128	; 0x80
 8006154:	d103      	bne.n	800615e <USBD_StdEPReq+0x262>
              {
                pep->status = 0x0000U;
 8006156:	68bb      	ldr	r3, [r7, #8]
 8006158:	2200      	movs	r2, #0
 800615a:	601a      	str	r2, [r3, #0]
 800615c:	e00e      	b.n	800617c <USBD_StdEPReq+0x280>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 800615e:	7bbb      	ldrb	r3, [r7, #14]
 8006160:	4619      	mov	r1, r3
 8006162:	6878      	ldr	r0, [r7, #4]
 8006164:	f002 f914 	bl	8008390 <USBD_LL_IsStallEP>
 8006168:	4603      	mov	r3, r0
 800616a:	2b00      	cmp	r3, #0
 800616c:	d003      	beq.n	8006176 <USBD_StdEPReq+0x27a>
              {
                pep->status = 0x0001U;
 800616e:	68bb      	ldr	r3, [r7, #8]
 8006170:	2201      	movs	r2, #1
 8006172:	601a      	str	r2, [r3, #0]
 8006174:	e002      	b.n	800617c <USBD_StdEPReq+0x280>
              }
              else
              {
                pep->status = 0x0000U;
 8006176:	68bb      	ldr	r3, [r7, #8]
 8006178:	2200      	movs	r2, #0
 800617a:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800617c:	68bb      	ldr	r3, [r7, #8]
 800617e:	2202      	movs	r2, #2
 8006180:	4619      	mov	r1, r3
 8006182:	6878      	ldr	r0, [r7, #4]
 8006184:	f000 fb92 	bl	80068ac <USBD_CtlSendData>
              break;
 8006188:	e004      	b.n	8006194 <USBD_StdEPReq+0x298>

            default:
              USBD_CtlError(pdev, req);
 800618a:	6839      	ldr	r1, [r7, #0]
 800618c:	6878      	ldr	r0, [r7, #4]
 800618e:	f000 fb23 	bl	80067d8 <USBD_CtlError>
              break;
 8006192:	bf00      	nop
          }
          break;
 8006194:	e004      	b.n	80061a0 <USBD_StdEPReq+0x2a4>

        default:
          USBD_CtlError(pdev, req);
 8006196:	6839      	ldr	r1, [r7, #0]
 8006198:	6878      	ldr	r0, [r7, #4]
 800619a:	f000 fb1d 	bl	80067d8 <USBD_CtlError>
          break;
 800619e:	bf00      	nop
      }
      break;
 80061a0:	e004      	b.n	80061ac <USBD_StdEPReq+0x2b0>

    default:
      USBD_CtlError(pdev, req);
 80061a2:	6839      	ldr	r1, [r7, #0]
 80061a4:	6878      	ldr	r0, [r7, #4]
 80061a6:	f000 fb17 	bl	80067d8 <USBD_CtlError>
      break;
 80061aa:	bf00      	nop
  }

  return ret;
 80061ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80061ae:	4618      	mov	r0, r3
 80061b0:	3710      	adds	r7, #16
 80061b2:	46bd      	mov	sp, r7
 80061b4:	bd80      	pop	{r7, pc}
	...

080061b8 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 80061b8:	b580      	push	{r7, lr}
 80061ba:	b084      	sub	sp, #16
 80061bc:	af00      	add	r7, sp, #0
 80061be:	6078      	str	r0, [r7, #4]
 80061c0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80061c2:	2300      	movs	r3, #0
 80061c4:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80061c6:	2300      	movs	r3, #0
 80061c8:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80061ca:	2300      	movs	r3, #0
 80061cc:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80061ce:	683b      	ldr	r3, [r7, #0]
 80061d0:	885b      	ldrh	r3, [r3, #2]
 80061d2:	0a1b      	lsrs	r3, r3, #8
 80061d4:	b29b      	uxth	r3, r3
 80061d6:	3b01      	subs	r3, #1
 80061d8:	2b06      	cmp	r3, #6
 80061da:	f200 8128 	bhi.w	800642e <USBD_GetDescriptor+0x276>
 80061de:	a201      	add	r2, pc, #4	; (adr r2, 80061e4 <USBD_GetDescriptor+0x2c>)
 80061e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061e4:	08006201 	.word	0x08006201
 80061e8:	08006219 	.word	0x08006219
 80061ec:	08006259 	.word	0x08006259
 80061f0:	0800642f 	.word	0x0800642f
 80061f4:	0800642f 	.word	0x0800642f
 80061f8:	080063cf 	.word	0x080063cf
 80061fc:	080063fb 	.word	0x080063fb
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	687a      	ldr	r2, [r7, #4]
 800620a:	7c12      	ldrb	r2, [r2, #16]
 800620c:	f107 0108 	add.w	r1, r7, #8
 8006210:	4610      	mov	r0, r2
 8006212:	4798      	blx	r3
 8006214:	60f8      	str	r0, [r7, #12]
      break;
 8006216:	e112      	b.n	800643e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	7c1b      	ldrb	r3, [r3, #16]
 800621c:	2b00      	cmp	r3, #0
 800621e:	d10d      	bne.n	800623c <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006226:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006228:	f107 0208 	add.w	r2, r7, #8
 800622c:	4610      	mov	r0, r2
 800622e:	4798      	blx	r3
 8006230:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	3301      	adds	r3, #1
 8006236:	2202      	movs	r2, #2
 8006238:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800623a:	e100      	b.n	800643e <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006242:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006244:	f107 0208 	add.w	r2, r7, #8
 8006248:	4610      	mov	r0, r2
 800624a:	4798      	blx	r3
 800624c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	3301      	adds	r3, #1
 8006252:	2202      	movs	r2, #2
 8006254:	701a      	strb	r2, [r3, #0]
      break;
 8006256:	e0f2      	b.n	800643e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8006258:	683b      	ldr	r3, [r7, #0]
 800625a:	885b      	ldrh	r3, [r3, #2]
 800625c:	b2db      	uxtb	r3, r3
 800625e:	2b05      	cmp	r3, #5
 8006260:	f200 80ac 	bhi.w	80063bc <USBD_GetDescriptor+0x204>
 8006264:	a201      	add	r2, pc, #4	; (adr r2, 800626c <USBD_GetDescriptor+0xb4>)
 8006266:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800626a:	bf00      	nop
 800626c:	08006285 	.word	0x08006285
 8006270:	080062b9 	.word	0x080062b9
 8006274:	080062ed 	.word	0x080062ed
 8006278:	08006321 	.word	0x08006321
 800627c:	08006355 	.word	0x08006355
 8006280:	08006389 	.word	0x08006389
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800628a:	685b      	ldr	r3, [r3, #4]
 800628c:	2b00      	cmp	r3, #0
 800628e:	d00b      	beq.n	80062a8 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006296:	685b      	ldr	r3, [r3, #4]
 8006298:	687a      	ldr	r2, [r7, #4]
 800629a:	7c12      	ldrb	r2, [r2, #16]
 800629c:	f107 0108 	add.w	r1, r7, #8
 80062a0:	4610      	mov	r0, r2
 80062a2:	4798      	blx	r3
 80062a4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80062a6:	e091      	b.n	80063cc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80062a8:	6839      	ldr	r1, [r7, #0]
 80062aa:	6878      	ldr	r0, [r7, #4]
 80062ac:	f000 fa94 	bl	80067d8 <USBD_CtlError>
            err++;
 80062b0:	7afb      	ldrb	r3, [r7, #11]
 80062b2:	3301      	adds	r3, #1
 80062b4:	72fb      	strb	r3, [r7, #11]
          break;
 80062b6:	e089      	b.n	80063cc <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80062be:	689b      	ldr	r3, [r3, #8]
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d00b      	beq.n	80062dc <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80062ca:	689b      	ldr	r3, [r3, #8]
 80062cc:	687a      	ldr	r2, [r7, #4]
 80062ce:	7c12      	ldrb	r2, [r2, #16]
 80062d0:	f107 0108 	add.w	r1, r7, #8
 80062d4:	4610      	mov	r0, r2
 80062d6:	4798      	blx	r3
 80062d8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80062da:	e077      	b.n	80063cc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80062dc:	6839      	ldr	r1, [r7, #0]
 80062de:	6878      	ldr	r0, [r7, #4]
 80062e0:	f000 fa7a 	bl	80067d8 <USBD_CtlError>
            err++;
 80062e4:	7afb      	ldrb	r3, [r7, #11]
 80062e6:	3301      	adds	r3, #1
 80062e8:	72fb      	strb	r3, [r7, #11]
          break;
 80062ea:	e06f      	b.n	80063cc <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80062f2:	68db      	ldr	r3, [r3, #12]
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d00b      	beq.n	8006310 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80062fe:	68db      	ldr	r3, [r3, #12]
 8006300:	687a      	ldr	r2, [r7, #4]
 8006302:	7c12      	ldrb	r2, [r2, #16]
 8006304:	f107 0108 	add.w	r1, r7, #8
 8006308:	4610      	mov	r0, r2
 800630a:	4798      	blx	r3
 800630c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800630e:	e05d      	b.n	80063cc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006310:	6839      	ldr	r1, [r7, #0]
 8006312:	6878      	ldr	r0, [r7, #4]
 8006314:	f000 fa60 	bl	80067d8 <USBD_CtlError>
            err++;
 8006318:	7afb      	ldrb	r3, [r7, #11]
 800631a:	3301      	adds	r3, #1
 800631c:	72fb      	strb	r3, [r7, #11]
          break;
 800631e:	e055      	b.n	80063cc <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006326:	691b      	ldr	r3, [r3, #16]
 8006328:	2b00      	cmp	r3, #0
 800632a:	d00b      	beq.n	8006344 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006332:	691b      	ldr	r3, [r3, #16]
 8006334:	687a      	ldr	r2, [r7, #4]
 8006336:	7c12      	ldrb	r2, [r2, #16]
 8006338:	f107 0108 	add.w	r1, r7, #8
 800633c:	4610      	mov	r0, r2
 800633e:	4798      	blx	r3
 8006340:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006342:	e043      	b.n	80063cc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006344:	6839      	ldr	r1, [r7, #0]
 8006346:	6878      	ldr	r0, [r7, #4]
 8006348:	f000 fa46 	bl	80067d8 <USBD_CtlError>
            err++;
 800634c:	7afb      	ldrb	r3, [r7, #11]
 800634e:	3301      	adds	r3, #1
 8006350:	72fb      	strb	r3, [r7, #11]
          break;
 8006352:	e03b      	b.n	80063cc <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800635a:	695b      	ldr	r3, [r3, #20]
 800635c:	2b00      	cmp	r3, #0
 800635e:	d00b      	beq.n	8006378 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006366:	695b      	ldr	r3, [r3, #20]
 8006368:	687a      	ldr	r2, [r7, #4]
 800636a:	7c12      	ldrb	r2, [r2, #16]
 800636c:	f107 0108 	add.w	r1, r7, #8
 8006370:	4610      	mov	r0, r2
 8006372:	4798      	blx	r3
 8006374:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006376:	e029      	b.n	80063cc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006378:	6839      	ldr	r1, [r7, #0]
 800637a:	6878      	ldr	r0, [r7, #4]
 800637c:	f000 fa2c 	bl	80067d8 <USBD_CtlError>
            err++;
 8006380:	7afb      	ldrb	r3, [r7, #11]
 8006382:	3301      	adds	r3, #1
 8006384:	72fb      	strb	r3, [r7, #11]
          break;
 8006386:	e021      	b.n	80063cc <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800638e:	699b      	ldr	r3, [r3, #24]
 8006390:	2b00      	cmp	r3, #0
 8006392:	d00b      	beq.n	80063ac <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800639a:	699b      	ldr	r3, [r3, #24]
 800639c:	687a      	ldr	r2, [r7, #4]
 800639e:	7c12      	ldrb	r2, [r2, #16]
 80063a0:	f107 0108 	add.w	r1, r7, #8
 80063a4:	4610      	mov	r0, r2
 80063a6:	4798      	blx	r3
 80063a8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80063aa:	e00f      	b.n	80063cc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80063ac:	6839      	ldr	r1, [r7, #0]
 80063ae:	6878      	ldr	r0, [r7, #4]
 80063b0:	f000 fa12 	bl	80067d8 <USBD_CtlError>
            err++;
 80063b4:	7afb      	ldrb	r3, [r7, #11]
 80063b6:	3301      	adds	r3, #1
 80063b8:	72fb      	strb	r3, [r7, #11]
          break;
 80063ba:	e007      	b.n	80063cc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 80063bc:	6839      	ldr	r1, [r7, #0]
 80063be:	6878      	ldr	r0, [r7, #4]
 80063c0:	f000 fa0a 	bl	80067d8 <USBD_CtlError>
          err++;
 80063c4:	7afb      	ldrb	r3, [r7, #11]
 80063c6:	3301      	adds	r3, #1
 80063c8:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 80063ca:	e038      	b.n	800643e <USBD_GetDescriptor+0x286>
 80063cc:	e037      	b.n	800643e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	7c1b      	ldrb	r3, [r3, #16]
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d109      	bne.n	80063ea <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80063dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80063de:	f107 0208 	add.w	r2, r7, #8
 80063e2:	4610      	mov	r0, r2
 80063e4:	4798      	blx	r3
 80063e6:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80063e8:	e029      	b.n	800643e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80063ea:	6839      	ldr	r1, [r7, #0]
 80063ec:	6878      	ldr	r0, [r7, #4]
 80063ee:	f000 f9f3 	bl	80067d8 <USBD_CtlError>
        err++;
 80063f2:	7afb      	ldrb	r3, [r7, #11]
 80063f4:	3301      	adds	r3, #1
 80063f6:	72fb      	strb	r3, [r7, #11]
      break;
 80063f8:	e021      	b.n	800643e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	7c1b      	ldrb	r3, [r3, #16]
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d10d      	bne.n	800641e <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006408:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800640a:	f107 0208 	add.w	r2, r7, #8
 800640e:	4610      	mov	r0, r2
 8006410:	4798      	blx	r3
 8006412:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	3301      	adds	r3, #1
 8006418:	2207      	movs	r2, #7
 800641a:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800641c:	e00f      	b.n	800643e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800641e:	6839      	ldr	r1, [r7, #0]
 8006420:	6878      	ldr	r0, [r7, #4]
 8006422:	f000 f9d9 	bl	80067d8 <USBD_CtlError>
        err++;
 8006426:	7afb      	ldrb	r3, [r7, #11]
 8006428:	3301      	adds	r3, #1
 800642a:	72fb      	strb	r3, [r7, #11]
      break;
 800642c:	e007      	b.n	800643e <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800642e:	6839      	ldr	r1, [r7, #0]
 8006430:	6878      	ldr	r0, [r7, #4]
 8006432:	f000 f9d1 	bl	80067d8 <USBD_CtlError>
      err++;
 8006436:	7afb      	ldrb	r3, [r7, #11]
 8006438:	3301      	adds	r3, #1
 800643a:	72fb      	strb	r3, [r7, #11]
      break;
 800643c:	bf00      	nop
  }

  if (err != 0U)
 800643e:	7afb      	ldrb	r3, [r7, #11]
 8006440:	2b00      	cmp	r3, #0
 8006442:	d11c      	bne.n	800647e <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 8006444:	893b      	ldrh	r3, [r7, #8]
 8006446:	2b00      	cmp	r3, #0
 8006448:	d011      	beq.n	800646e <USBD_GetDescriptor+0x2b6>
 800644a:	683b      	ldr	r3, [r7, #0]
 800644c:	88db      	ldrh	r3, [r3, #6]
 800644e:	2b00      	cmp	r3, #0
 8006450:	d00d      	beq.n	800646e <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 8006452:	683b      	ldr	r3, [r7, #0]
 8006454:	88da      	ldrh	r2, [r3, #6]
 8006456:	893b      	ldrh	r3, [r7, #8]
 8006458:	4293      	cmp	r3, r2
 800645a:	bf28      	it	cs
 800645c:	4613      	movcs	r3, r2
 800645e:	b29b      	uxth	r3, r3
 8006460:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8006462:	893b      	ldrh	r3, [r7, #8]
 8006464:	461a      	mov	r2, r3
 8006466:	68f9      	ldr	r1, [r7, #12]
 8006468:	6878      	ldr	r0, [r7, #4]
 800646a:	f000 fa1f 	bl	80068ac <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 800646e:	683b      	ldr	r3, [r7, #0]
 8006470:	88db      	ldrh	r3, [r3, #6]
 8006472:	2b00      	cmp	r3, #0
 8006474:	d104      	bne.n	8006480 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 8006476:	6878      	ldr	r0, [r7, #4]
 8006478:	f000 fa76 	bl	8006968 <USBD_CtlSendStatus>
 800647c:	e000      	b.n	8006480 <USBD_GetDescriptor+0x2c8>
    return;
 800647e:	bf00      	nop
    }
  }
}
 8006480:	3710      	adds	r7, #16
 8006482:	46bd      	mov	sp, r7
 8006484:	bd80      	pop	{r7, pc}
 8006486:	bf00      	nop

08006488 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8006488:	b580      	push	{r7, lr}
 800648a:	b084      	sub	sp, #16
 800648c:	af00      	add	r7, sp, #0
 800648e:	6078      	str	r0, [r7, #4]
 8006490:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8006492:	683b      	ldr	r3, [r7, #0]
 8006494:	889b      	ldrh	r3, [r3, #4]
 8006496:	2b00      	cmp	r3, #0
 8006498:	d130      	bne.n	80064fc <USBD_SetAddress+0x74>
 800649a:	683b      	ldr	r3, [r7, #0]
 800649c:	88db      	ldrh	r3, [r3, #6]
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d12c      	bne.n	80064fc <USBD_SetAddress+0x74>
 80064a2:	683b      	ldr	r3, [r7, #0]
 80064a4:	885b      	ldrh	r3, [r3, #2]
 80064a6:	2b7f      	cmp	r3, #127	; 0x7f
 80064a8:	d828      	bhi.n	80064fc <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80064aa:	683b      	ldr	r3, [r7, #0]
 80064ac:	885b      	ldrh	r3, [r3, #2]
 80064ae:	b2db      	uxtb	r3, r3
 80064b0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80064b4:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80064bc:	2b03      	cmp	r3, #3
 80064be:	d104      	bne.n	80064ca <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 80064c0:	6839      	ldr	r1, [r7, #0]
 80064c2:	6878      	ldr	r0, [r7, #4]
 80064c4:	f000 f988 	bl	80067d8 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80064c8:	e01c      	b.n	8006504 <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	7bfa      	ldrb	r2, [r7, #15]
 80064ce:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 80064d2:	7bfb      	ldrb	r3, [r7, #15]
 80064d4:	4619      	mov	r1, r3
 80064d6:	6878      	ldr	r0, [r7, #4]
 80064d8:	f001 ff7f 	bl	80083da <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 80064dc:	6878      	ldr	r0, [r7, #4]
 80064de:	f000 fa43 	bl	8006968 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 80064e2:	7bfb      	ldrb	r3, [r7, #15]
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d004      	beq.n	80064f2 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	2202      	movs	r2, #2
 80064ec:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80064f0:	e008      	b.n	8006504 <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	2201      	movs	r2, #1
 80064f6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80064fa:	e003      	b.n	8006504 <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80064fc:	6839      	ldr	r1, [r7, #0]
 80064fe:	6878      	ldr	r0, [r7, #4]
 8006500:	f000 f96a 	bl	80067d8 <USBD_CtlError>
  }
}
 8006504:	bf00      	nop
 8006506:	3710      	adds	r7, #16
 8006508:	46bd      	mov	sp, r7
 800650a:	bd80      	pop	{r7, pc}

0800650c <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800650c:	b580      	push	{r7, lr}
 800650e:	b082      	sub	sp, #8
 8006510:	af00      	add	r7, sp, #0
 8006512:	6078      	str	r0, [r7, #4]
 8006514:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8006516:	683b      	ldr	r3, [r7, #0]
 8006518:	885b      	ldrh	r3, [r3, #2]
 800651a:	b2da      	uxtb	r2, r3
 800651c:	4b41      	ldr	r3, [pc, #260]	; (8006624 <USBD_SetConfig+0x118>)
 800651e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8006520:	4b40      	ldr	r3, [pc, #256]	; (8006624 <USBD_SetConfig+0x118>)
 8006522:	781b      	ldrb	r3, [r3, #0]
 8006524:	2b01      	cmp	r3, #1
 8006526:	d904      	bls.n	8006532 <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 8006528:	6839      	ldr	r1, [r7, #0]
 800652a:	6878      	ldr	r0, [r7, #4]
 800652c:	f000 f954 	bl	80067d8 <USBD_CtlError>
 8006530:	e075      	b.n	800661e <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006538:	2b02      	cmp	r3, #2
 800653a:	d002      	beq.n	8006542 <USBD_SetConfig+0x36>
 800653c:	2b03      	cmp	r3, #3
 800653e:	d023      	beq.n	8006588 <USBD_SetConfig+0x7c>
 8006540:	e062      	b.n	8006608 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 8006542:	4b38      	ldr	r3, [pc, #224]	; (8006624 <USBD_SetConfig+0x118>)
 8006544:	781b      	ldrb	r3, [r3, #0]
 8006546:	2b00      	cmp	r3, #0
 8006548:	d01a      	beq.n	8006580 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 800654a:	4b36      	ldr	r3, [pc, #216]	; (8006624 <USBD_SetConfig+0x118>)
 800654c:	781b      	ldrb	r3, [r3, #0]
 800654e:	461a      	mov	r2, r3
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	2203      	movs	r2, #3
 8006558:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800655c:	4b31      	ldr	r3, [pc, #196]	; (8006624 <USBD_SetConfig+0x118>)
 800655e:	781b      	ldrb	r3, [r3, #0]
 8006560:	4619      	mov	r1, r3
 8006562:	6878      	ldr	r0, [r7, #4]
 8006564:	f7ff f9f3 	bl	800594e <USBD_SetClassConfig>
 8006568:	4603      	mov	r3, r0
 800656a:	2b02      	cmp	r3, #2
 800656c:	d104      	bne.n	8006578 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 800656e:	6839      	ldr	r1, [r7, #0]
 8006570:	6878      	ldr	r0, [r7, #4]
 8006572:	f000 f931 	bl	80067d8 <USBD_CtlError>
            return;
 8006576:	e052      	b.n	800661e <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 8006578:	6878      	ldr	r0, [r7, #4]
 800657a:	f000 f9f5 	bl	8006968 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800657e:	e04e      	b.n	800661e <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8006580:	6878      	ldr	r0, [r7, #4]
 8006582:	f000 f9f1 	bl	8006968 <USBD_CtlSendStatus>
        break;
 8006586:	e04a      	b.n	800661e <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 8006588:	4b26      	ldr	r3, [pc, #152]	; (8006624 <USBD_SetConfig+0x118>)
 800658a:	781b      	ldrb	r3, [r3, #0]
 800658c:	2b00      	cmp	r3, #0
 800658e:	d112      	bne.n	80065b6 <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	2202      	movs	r2, #2
 8006594:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 8006598:	4b22      	ldr	r3, [pc, #136]	; (8006624 <USBD_SetConfig+0x118>)
 800659a:	781b      	ldrb	r3, [r3, #0]
 800659c:	461a      	mov	r2, r3
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 80065a2:	4b20      	ldr	r3, [pc, #128]	; (8006624 <USBD_SetConfig+0x118>)
 80065a4:	781b      	ldrb	r3, [r3, #0]
 80065a6:	4619      	mov	r1, r3
 80065a8:	6878      	ldr	r0, [r7, #4]
 80065aa:	f7ff f9ef 	bl	800598c <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 80065ae:	6878      	ldr	r0, [r7, #4]
 80065b0:	f000 f9da 	bl	8006968 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 80065b4:	e033      	b.n	800661e <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 80065b6:	4b1b      	ldr	r3, [pc, #108]	; (8006624 <USBD_SetConfig+0x118>)
 80065b8:	781b      	ldrb	r3, [r3, #0]
 80065ba:	461a      	mov	r2, r3
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	685b      	ldr	r3, [r3, #4]
 80065c0:	429a      	cmp	r2, r3
 80065c2:	d01d      	beq.n	8006600 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	685b      	ldr	r3, [r3, #4]
 80065c8:	b2db      	uxtb	r3, r3
 80065ca:	4619      	mov	r1, r3
 80065cc:	6878      	ldr	r0, [r7, #4]
 80065ce:	f7ff f9dd 	bl	800598c <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 80065d2:	4b14      	ldr	r3, [pc, #80]	; (8006624 <USBD_SetConfig+0x118>)
 80065d4:	781b      	ldrb	r3, [r3, #0]
 80065d6:	461a      	mov	r2, r3
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 80065dc:	4b11      	ldr	r3, [pc, #68]	; (8006624 <USBD_SetConfig+0x118>)
 80065de:	781b      	ldrb	r3, [r3, #0]
 80065e0:	4619      	mov	r1, r3
 80065e2:	6878      	ldr	r0, [r7, #4]
 80065e4:	f7ff f9b3 	bl	800594e <USBD_SetClassConfig>
 80065e8:	4603      	mov	r3, r0
 80065ea:	2b02      	cmp	r3, #2
 80065ec:	d104      	bne.n	80065f8 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 80065ee:	6839      	ldr	r1, [r7, #0]
 80065f0:	6878      	ldr	r0, [r7, #4]
 80065f2:	f000 f8f1 	bl	80067d8 <USBD_CtlError>
            return;
 80065f6:	e012      	b.n	800661e <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 80065f8:	6878      	ldr	r0, [r7, #4]
 80065fa:	f000 f9b5 	bl	8006968 <USBD_CtlSendStatus>
        break;
 80065fe:	e00e      	b.n	800661e <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8006600:	6878      	ldr	r0, [r7, #4]
 8006602:	f000 f9b1 	bl	8006968 <USBD_CtlSendStatus>
        break;
 8006606:	e00a      	b.n	800661e <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 8006608:	6839      	ldr	r1, [r7, #0]
 800660a:	6878      	ldr	r0, [r7, #4]
 800660c:	f000 f8e4 	bl	80067d8 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 8006610:	4b04      	ldr	r3, [pc, #16]	; (8006624 <USBD_SetConfig+0x118>)
 8006612:	781b      	ldrb	r3, [r3, #0]
 8006614:	4619      	mov	r1, r3
 8006616:	6878      	ldr	r0, [r7, #4]
 8006618:	f7ff f9b8 	bl	800598c <USBD_ClrClassConfig>
        break;
 800661c:	bf00      	nop
    }
  }
}
 800661e:	3708      	adds	r7, #8
 8006620:	46bd      	mov	sp, r7
 8006622:	bd80      	pop	{r7, pc}
 8006624:	20000384 	.word	0x20000384

08006628 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006628:	b580      	push	{r7, lr}
 800662a:	b082      	sub	sp, #8
 800662c:	af00      	add	r7, sp, #0
 800662e:	6078      	str	r0, [r7, #4]
 8006630:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8006632:	683b      	ldr	r3, [r7, #0]
 8006634:	88db      	ldrh	r3, [r3, #6]
 8006636:	2b01      	cmp	r3, #1
 8006638:	d004      	beq.n	8006644 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800663a:	6839      	ldr	r1, [r7, #0]
 800663c:	6878      	ldr	r0, [r7, #4]
 800663e:	f000 f8cb 	bl	80067d8 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8006642:	e021      	b.n	8006688 <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800664a:	2b01      	cmp	r3, #1
 800664c:	db17      	blt.n	800667e <USBD_GetConfig+0x56>
 800664e:	2b02      	cmp	r3, #2
 8006650:	dd02      	ble.n	8006658 <USBD_GetConfig+0x30>
 8006652:	2b03      	cmp	r3, #3
 8006654:	d00b      	beq.n	800666e <USBD_GetConfig+0x46>
 8006656:	e012      	b.n	800667e <USBD_GetConfig+0x56>
        pdev->dev_default_config = 0U;
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	2200      	movs	r2, #0
 800665c:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	3308      	adds	r3, #8
 8006662:	2201      	movs	r2, #1
 8006664:	4619      	mov	r1, r3
 8006666:	6878      	ldr	r0, [r7, #4]
 8006668:	f000 f920 	bl	80068ac <USBD_CtlSendData>
        break;
 800666c:	e00c      	b.n	8006688 <USBD_GetConfig+0x60>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	3304      	adds	r3, #4
 8006672:	2201      	movs	r2, #1
 8006674:	4619      	mov	r1, r3
 8006676:	6878      	ldr	r0, [r7, #4]
 8006678:	f000 f918 	bl	80068ac <USBD_CtlSendData>
        break;
 800667c:	e004      	b.n	8006688 <USBD_GetConfig+0x60>
        USBD_CtlError(pdev, req);
 800667e:	6839      	ldr	r1, [r7, #0]
 8006680:	6878      	ldr	r0, [r7, #4]
 8006682:	f000 f8a9 	bl	80067d8 <USBD_CtlError>
        break;
 8006686:	bf00      	nop
}
 8006688:	bf00      	nop
 800668a:	3708      	adds	r7, #8
 800668c:	46bd      	mov	sp, r7
 800668e:	bd80      	pop	{r7, pc}

08006690 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006690:	b580      	push	{r7, lr}
 8006692:	b082      	sub	sp, #8
 8006694:	af00      	add	r7, sp, #0
 8006696:	6078      	str	r0, [r7, #4]
 8006698:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80066a0:	3b01      	subs	r3, #1
 80066a2:	2b02      	cmp	r3, #2
 80066a4:	d81e      	bhi.n	80066e4 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 80066a6:	683b      	ldr	r3, [r7, #0]
 80066a8:	88db      	ldrh	r3, [r3, #6]
 80066aa:	2b02      	cmp	r3, #2
 80066ac:	d004      	beq.n	80066b8 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 80066ae:	6839      	ldr	r1, [r7, #0]
 80066b0:	6878      	ldr	r0, [r7, #4]
 80066b2:	f000 f891 	bl	80067d8 <USBD_CtlError>
        break;
 80066b6:	e01a      	b.n	80066ee <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	2201      	movs	r2, #1
 80066bc:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d005      	beq.n	80066d4 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	68db      	ldr	r3, [r3, #12]
 80066cc:	f043 0202 	orr.w	r2, r3, #2
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	330c      	adds	r3, #12
 80066d8:	2202      	movs	r2, #2
 80066da:	4619      	mov	r1, r3
 80066dc:	6878      	ldr	r0, [r7, #4]
 80066de:	f000 f8e5 	bl	80068ac <USBD_CtlSendData>
      break;
 80066e2:	e004      	b.n	80066ee <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 80066e4:	6839      	ldr	r1, [r7, #0]
 80066e6:	6878      	ldr	r0, [r7, #4]
 80066e8:	f000 f876 	bl	80067d8 <USBD_CtlError>
      break;
 80066ec:	bf00      	nop
  }
}
 80066ee:	bf00      	nop
 80066f0:	3708      	adds	r7, #8
 80066f2:	46bd      	mov	sp, r7
 80066f4:	bd80      	pop	{r7, pc}

080066f6 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 80066f6:	b580      	push	{r7, lr}
 80066f8:	b082      	sub	sp, #8
 80066fa:	af00      	add	r7, sp, #0
 80066fc:	6078      	str	r0, [r7, #4]
 80066fe:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8006700:	683b      	ldr	r3, [r7, #0]
 8006702:	885b      	ldrh	r3, [r3, #2]
 8006704:	2b01      	cmp	r3, #1
 8006706:	d106      	bne.n	8006716 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	2201      	movs	r2, #1
 800670c:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 8006710:	6878      	ldr	r0, [r7, #4]
 8006712:	f000 f929 	bl	8006968 <USBD_CtlSendStatus>
  }
}
 8006716:	bf00      	nop
 8006718:	3708      	adds	r7, #8
 800671a:	46bd      	mov	sp, r7
 800671c:	bd80      	pop	{r7, pc}

0800671e <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800671e:	b580      	push	{r7, lr}
 8006720:	b082      	sub	sp, #8
 8006722:	af00      	add	r7, sp, #0
 8006724:	6078      	str	r0, [r7, #4]
 8006726:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800672e:	3b01      	subs	r3, #1
 8006730:	2b02      	cmp	r3, #2
 8006732:	d80b      	bhi.n	800674c <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8006734:	683b      	ldr	r3, [r7, #0]
 8006736:	885b      	ldrh	r3, [r3, #2]
 8006738:	2b01      	cmp	r3, #1
 800673a:	d10c      	bne.n	8006756 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	2200      	movs	r2, #0
 8006740:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 8006744:	6878      	ldr	r0, [r7, #4]
 8006746:	f000 f90f 	bl	8006968 <USBD_CtlSendStatus>
      }
      break;
 800674a:	e004      	b.n	8006756 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800674c:	6839      	ldr	r1, [r7, #0]
 800674e:	6878      	ldr	r0, [r7, #4]
 8006750:	f000 f842 	bl	80067d8 <USBD_CtlError>
      break;
 8006754:	e000      	b.n	8006758 <USBD_ClrFeature+0x3a>
      break;
 8006756:	bf00      	nop
  }
}
 8006758:	bf00      	nop
 800675a:	3708      	adds	r7, #8
 800675c:	46bd      	mov	sp, r7
 800675e:	bd80      	pop	{r7, pc}

08006760 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8006760:	b480      	push	{r7}
 8006762:	b083      	sub	sp, #12
 8006764:	af00      	add	r7, sp, #0
 8006766:	6078      	str	r0, [r7, #4]
 8006768:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 800676a:	683b      	ldr	r3, [r7, #0]
 800676c:	781a      	ldrb	r2, [r3, #0]
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 8006772:	683b      	ldr	r3, [r7, #0]
 8006774:	785a      	ldrb	r2, [r3, #1]
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 800677a:	683b      	ldr	r3, [r7, #0]
 800677c:	3302      	adds	r3, #2
 800677e:	781b      	ldrb	r3, [r3, #0]
 8006780:	b29a      	uxth	r2, r3
 8006782:	683b      	ldr	r3, [r7, #0]
 8006784:	3303      	adds	r3, #3
 8006786:	781b      	ldrb	r3, [r3, #0]
 8006788:	b29b      	uxth	r3, r3
 800678a:	021b      	lsls	r3, r3, #8
 800678c:	b29b      	uxth	r3, r3
 800678e:	4413      	add	r3, r2
 8006790:	b29a      	uxth	r2, r3
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 8006796:	683b      	ldr	r3, [r7, #0]
 8006798:	3304      	adds	r3, #4
 800679a:	781b      	ldrb	r3, [r3, #0]
 800679c:	b29a      	uxth	r2, r3
 800679e:	683b      	ldr	r3, [r7, #0]
 80067a0:	3305      	adds	r3, #5
 80067a2:	781b      	ldrb	r3, [r3, #0]
 80067a4:	b29b      	uxth	r3, r3
 80067a6:	021b      	lsls	r3, r3, #8
 80067a8:	b29b      	uxth	r3, r3
 80067aa:	4413      	add	r3, r2
 80067ac:	b29a      	uxth	r2, r3
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 80067b2:	683b      	ldr	r3, [r7, #0]
 80067b4:	3306      	adds	r3, #6
 80067b6:	781b      	ldrb	r3, [r3, #0]
 80067b8:	b29a      	uxth	r2, r3
 80067ba:	683b      	ldr	r3, [r7, #0]
 80067bc:	3307      	adds	r3, #7
 80067be:	781b      	ldrb	r3, [r3, #0]
 80067c0:	b29b      	uxth	r3, r3
 80067c2:	021b      	lsls	r3, r3, #8
 80067c4:	b29b      	uxth	r3, r3
 80067c6:	4413      	add	r3, r2
 80067c8:	b29a      	uxth	r2, r3
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	80da      	strh	r2, [r3, #6]

}
 80067ce:	bf00      	nop
 80067d0:	370c      	adds	r7, #12
 80067d2:	46bd      	mov	sp, r7
 80067d4:	bc80      	pop	{r7}
 80067d6:	4770      	bx	lr

080067d8 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 80067d8:	b580      	push	{r7, lr}
 80067da:	b082      	sub	sp, #8
 80067dc:	af00      	add	r7, sp, #0
 80067de:	6078      	str	r0, [r7, #4]
 80067e0:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 80067e2:	2180      	movs	r1, #128	; 0x80
 80067e4:	6878      	ldr	r0, [r7, #4]
 80067e6:	f001 fd95 	bl	8008314 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 80067ea:	2100      	movs	r1, #0
 80067ec:	6878      	ldr	r0, [r7, #4]
 80067ee:	f001 fd91 	bl	8008314 <USBD_LL_StallEP>
}
 80067f2:	bf00      	nop
 80067f4:	3708      	adds	r7, #8
 80067f6:	46bd      	mov	sp, r7
 80067f8:	bd80      	pop	{r7, pc}

080067fa <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80067fa:	b580      	push	{r7, lr}
 80067fc:	b086      	sub	sp, #24
 80067fe:	af00      	add	r7, sp, #0
 8006800:	60f8      	str	r0, [r7, #12]
 8006802:	60b9      	str	r1, [r7, #8]
 8006804:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8006806:	2300      	movs	r3, #0
 8006808:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	2b00      	cmp	r3, #0
 800680e:	d032      	beq.n	8006876 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 8006810:	68f8      	ldr	r0, [r7, #12]
 8006812:	f000 f834 	bl	800687e <USBD_GetLen>
 8006816:	4603      	mov	r3, r0
 8006818:	3301      	adds	r3, #1
 800681a:	b29b      	uxth	r3, r3
 800681c:	005b      	lsls	r3, r3, #1
 800681e:	b29a      	uxth	r2, r3
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 8006824:	7dfb      	ldrb	r3, [r7, #23]
 8006826:	1c5a      	adds	r2, r3, #1
 8006828:	75fa      	strb	r2, [r7, #23]
 800682a:	461a      	mov	r2, r3
 800682c:	68bb      	ldr	r3, [r7, #8]
 800682e:	4413      	add	r3, r2
 8006830:	687a      	ldr	r2, [r7, #4]
 8006832:	7812      	ldrb	r2, [r2, #0]
 8006834:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 8006836:	7dfb      	ldrb	r3, [r7, #23]
 8006838:	1c5a      	adds	r2, r3, #1
 800683a:	75fa      	strb	r2, [r7, #23]
 800683c:	461a      	mov	r2, r3
 800683e:	68bb      	ldr	r3, [r7, #8]
 8006840:	4413      	add	r3, r2
 8006842:	2203      	movs	r2, #3
 8006844:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 8006846:	e012      	b.n	800686e <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 8006848:	7dfb      	ldrb	r3, [r7, #23]
 800684a:	1c5a      	adds	r2, r3, #1
 800684c:	75fa      	strb	r2, [r7, #23]
 800684e:	461a      	mov	r2, r3
 8006850:	68bb      	ldr	r3, [r7, #8]
 8006852:	441a      	add	r2, r3
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	1c59      	adds	r1, r3, #1
 8006858:	60f9      	str	r1, [r7, #12]
 800685a:	781b      	ldrb	r3, [r3, #0]
 800685c:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800685e:	7dfb      	ldrb	r3, [r7, #23]
 8006860:	1c5a      	adds	r2, r3, #1
 8006862:	75fa      	strb	r2, [r7, #23]
 8006864:	461a      	mov	r2, r3
 8006866:	68bb      	ldr	r3, [r7, #8]
 8006868:	4413      	add	r3, r2
 800686a:	2200      	movs	r2, #0
 800686c:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	781b      	ldrb	r3, [r3, #0]
 8006872:	2b00      	cmp	r3, #0
 8006874:	d1e8      	bne.n	8006848 <USBD_GetString+0x4e>
    }
  }
}
 8006876:	bf00      	nop
 8006878:	3718      	adds	r7, #24
 800687a:	46bd      	mov	sp, r7
 800687c:	bd80      	pop	{r7, pc}

0800687e <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800687e:	b480      	push	{r7}
 8006880:	b085      	sub	sp, #20
 8006882:	af00      	add	r7, sp, #0
 8006884:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8006886:	2300      	movs	r3, #0
 8006888:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 800688a:	e005      	b.n	8006898 <USBD_GetLen+0x1a>
  {
    len++;
 800688c:	7bfb      	ldrb	r3, [r7, #15]
 800688e:	3301      	adds	r3, #1
 8006890:	73fb      	strb	r3, [r7, #15]
    buf++;
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	3301      	adds	r3, #1
 8006896:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	781b      	ldrb	r3, [r3, #0]
 800689c:	2b00      	cmp	r3, #0
 800689e:	d1f5      	bne.n	800688c <USBD_GetLen+0xe>
  }

  return len;
 80068a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80068a2:	4618      	mov	r0, r3
 80068a4:	3714      	adds	r7, #20
 80068a6:	46bd      	mov	sp, r7
 80068a8:	bc80      	pop	{r7}
 80068aa:	4770      	bx	lr

080068ac <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 80068ac:	b580      	push	{r7, lr}
 80068ae:	b084      	sub	sp, #16
 80068b0:	af00      	add	r7, sp, #0
 80068b2:	60f8      	str	r0, [r7, #12]
 80068b4:	60b9      	str	r1, [r7, #8]
 80068b6:	4613      	mov	r3, r2
 80068b8:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	2202      	movs	r2, #2
 80068be:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 80068c2:	88fa      	ldrh	r2, [r7, #6]
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 80068c8:	88fa      	ldrh	r2, [r7, #6]
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80068ce:	88fb      	ldrh	r3, [r7, #6]
 80068d0:	68ba      	ldr	r2, [r7, #8]
 80068d2:	2100      	movs	r1, #0
 80068d4:	68f8      	ldr	r0, [r7, #12]
 80068d6:	f001 fd9f 	bl	8008418 <USBD_LL_Transmit>

  return USBD_OK;
 80068da:	2300      	movs	r3, #0
}
 80068dc:	4618      	mov	r0, r3
 80068de:	3710      	adds	r7, #16
 80068e0:	46bd      	mov	sp, r7
 80068e2:	bd80      	pop	{r7, pc}

080068e4 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 80068e4:	b580      	push	{r7, lr}
 80068e6:	b084      	sub	sp, #16
 80068e8:	af00      	add	r7, sp, #0
 80068ea:	60f8      	str	r0, [r7, #12]
 80068ec:	60b9      	str	r1, [r7, #8]
 80068ee:	4613      	mov	r3, r2
 80068f0:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80068f2:	88fb      	ldrh	r3, [r7, #6]
 80068f4:	68ba      	ldr	r2, [r7, #8]
 80068f6:	2100      	movs	r1, #0
 80068f8:	68f8      	ldr	r0, [r7, #12]
 80068fa:	f001 fd8d 	bl	8008418 <USBD_LL_Transmit>

  return USBD_OK;
 80068fe:	2300      	movs	r3, #0
}
 8006900:	4618      	mov	r0, r3
 8006902:	3710      	adds	r7, #16
 8006904:	46bd      	mov	sp, r7
 8006906:	bd80      	pop	{r7, pc}

08006908 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 8006908:	b580      	push	{r7, lr}
 800690a:	b084      	sub	sp, #16
 800690c:	af00      	add	r7, sp, #0
 800690e:	60f8      	str	r0, [r7, #12]
 8006910:	60b9      	str	r1, [r7, #8]
 8006912:	4613      	mov	r3, r2
 8006914:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	2203      	movs	r2, #3
 800691a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800691e:	88fa      	ldrh	r2, [r7, #6]
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 8006926:	88fa      	ldrh	r2, [r7, #6]
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800692e:	88fb      	ldrh	r3, [r7, #6]
 8006930:	68ba      	ldr	r2, [r7, #8]
 8006932:	2100      	movs	r1, #0
 8006934:	68f8      	ldr	r0, [r7, #12]
 8006936:	f001 fd92 	bl	800845e <USBD_LL_PrepareReceive>

  return USBD_OK;
 800693a:	2300      	movs	r3, #0
}
 800693c:	4618      	mov	r0, r3
 800693e:	3710      	adds	r7, #16
 8006940:	46bd      	mov	sp, r7
 8006942:	bd80      	pop	{r7, pc}

08006944 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 8006944:	b580      	push	{r7, lr}
 8006946:	b084      	sub	sp, #16
 8006948:	af00      	add	r7, sp, #0
 800694a:	60f8      	str	r0, [r7, #12]
 800694c:	60b9      	str	r1, [r7, #8]
 800694e:	4613      	mov	r3, r2
 8006950:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8006952:	88fb      	ldrh	r3, [r7, #6]
 8006954:	68ba      	ldr	r2, [r7, #8]
 8006956:	2100      	movs	r1, #0
 8006958:	68f8      	ldr	r0, [r7, #12]
 800695a:	f001 fd80 	bl	800845e <USBD_LL_PrepareReceive>

  return USBD_OK;
 800695e:	2300      	movs	r3, #0
}
 8006960:	4618      	mov	r0, r3
 8006962:	3710      	adds	r7, #16
 8006964:	46bd      	mov	sp, r7
 8006966:	bd80      	pop	{r7, pc}

08006968 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8006968:	b580      	push	{r7, lr}
 800696a:	b082      	sub	sp, #8
 800696c:	af00      	add	r7, sp, #0
 800696e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	2204      	movs	r2, #4
 8006974:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8006978:	2300      	movs	r3, #0
 800697a:	2200      	movs	r2, #0
 800697c:	2100      	movs	r1, #0
 800697e:	6878      	ldr	r0, [r7, #4]
 8006980:	f001 fd4a 	bl	8008418 <USBD_LL_Transmit>

  return USBD_OK;
 8006984:	2300      	movs	r3, #0
}
 8006986:	4618      	mov	r0, r3
 8006988:	3708      	adds	r7, #8
 800698a:	46bd      	mov	sp, r7
 800698c:	bd80      	pop	{r7, pc}

0800698e <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800698e:	b580      	push	{r7, lr}
 8006990:	b082      	sub	sp, #8
 8006992:	af00      	add	r7, sp, #0
 8006994:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	2205      	movs	r2, #5
 800699a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800699e:	2300      	movs	r3, #0
 80069a0:	2200      	movs	r2, #0
 80069a2:	2100      	movs	r1, #0
 80069a4:	6878      	ldr	r0, [r7, #4]
 80069a6:	f001 fd5a 	bl	800845e <USBD_LL_PrepareReceive>

  return USBD_OK;
 80069aa:	2300      	movs	r3, #0
}
 80069ac:	4618      	mov	r0, r3
 80069ae:	3708      	adds	r7, #8
 80069b0:	46bd      	mov	sp, r7
 80069b2:	bd80      	pop	{r7, pc}

080069b4 <InitUserVariables>:
#include "main.h"

extern const uint16_t userConfig[16];

void InitUserVariables (void)
{
 80069b4:	b480      	push	{r7}
 80069b6:	af00      	add	r7, sp, #0
	_sysTickFlagScan=FALSE;
 80069b8:	4b5e      	ldr	r3, [pc, #376]	; (8006b34 <InitUserVariables+0x180>)
 80069ba:	2200      	movs	r2, #0
 80069bc:	701a      	strb	r2, [r3, #0]
	_5msFlagScan=FALSE;
 80069be:	4b5e      	ldr	r3, [pc, #376]	; (8006b38 <InitUserVariables+0x184>)
 80069c0:	2200      	movs	r2, #0
 80069c2:	701a      	strb	r2, [r3, #0]
	_10msFlagScan=FALSE;
 80069c4:	4b5d      	ldr	r3, [pc, #372]	; (8006b3c <InitUserVariables+0x188>)
 80069c6:	2200      	movs	r2, #0
 80069c8:	701a      	strb	r2, [r3, #0]
	_50msFlagScan=FALSE;
 80069ca:	4b5d      	ldr	r3, [pc, #372]	; (8006b40 <InitUserVariables+0x18c>)
 80069cc:	2200      	movs	r2, #0
 80069ce:	701a      	strb	r2, [r3, #0]
	_100msFlagScan=FALSE;
 80069d0:	4b5c      	ldr	r3, [pc, #368]	; (8006b44 <InitUserVariables+0x190>)
 80069d2:	2200      	movs	r2, #0
 80069d4:	701a      	strb	r2, [r3, #0]
	_1000msFlagScan=FALSE;
 80069d6:	4b5c      	ldr	r3, [pc, #368]	; (8006b48 <InitUserVariables+0x194>)
 80069d8:	2200      	movs	r2, #0
 80069da:	701a      	strb	r2, [r3, #0]

	Tickin_1ms		=1/uwTickFreq;			/*Period in ms */
 80069dc:	4b5b      	ldr	r3, [pc, #364]	; (8006b4c <InitUserVariables+0x198>)
 80069de:	781b      	ldrb	r3, [r3, #0]
 80069e0:	461a      	mov	r2, r3
 80069e2:	2301      	movs	r3, #1
 80069e4:	fb93 f3f2 	sdiv	r3, r3, r2
 80069e8:	b29a      	uxth	r2, r3
 80069ea:	4b59      	ldr	r3, [pc, #356]	; (8006b50 <InitUserVariables+0x19c>)
 80069ec:	801a      	strh	r2, [r3, #0]
	Tickin_5ms		=5/uwTickFreq;
 80069ee:	4b57      	ldr	r3, [pc, #348]	; (8006b4c <InitUserVariables+0x198>)
 80069f0:	781b      	ldrb	r3, [r3, #0]
 80069f2:	461a      	mov	r2, r3
 80069f4:	2305      	movs	r3, #5
 80069f6:	fb93 f3f2 	sdiv	r3, r3, r2
 80069fa:	b29a      	uxth	r2, r3
 80069fc:	4b55      	ldr	r3, [pc, #340]	; (8006b54 <InitUserVariables+0x1a0>)
 80069fe:	801a      	strh	r2, [r3, #0]
	Tickin_10ms		=10/uwTickFreq;
 8006a00:	4b52      	ldr	r3, [pc, #328]	; (8006b4c <InitUserVariables+0x198>)
 8006a02:	781b      	ldrb	r3, [r3, #0]
 8006a04:	461a      	mov	r2, r3
 8006a06:	230a      	movs	r3, #10
 8006a08:	fb93 f3f2 	sdiv	r3, r3, r2
 8006a0c:	b29a      	uxth	r2, r3
 8006a0e:	4b52      	ldr	r3, [pc, #328]	; (8006b58 <InitUserVariables+0x1a4>)
 8006a10:	801a      	strh	r2, [r3, #0]
	Tickin_100ms 	=100/uwTickFreq;
 8006a12:	4b4e      	ldr	r3, [pc, #312]	; (8006b4c <InitUserVariables+0x198>)
 8006a14:	781b      	ldrb	r3, [r3, #0]
 8006a16:	461a      	mov	r2, r3
 8006a18:	2364      	movs	r3, #100	; 0x64
 8006a1a:	fb93 f3f2 	sdiv	r3, r3, r2
 8006a1e:	b29a      	uxth	r2, r3
 8006a20:	4b4e      	ldr	r3, [pc, #312]	; (8006b5c <InitUserVariables+0x1a8>)
 8006a22:	801a      	strh	r2, [r3, #0]
	Tickin_1000ms	=1000/uwTickFreq;
 8006a24:	4b49      	ldr	r3, [pc, #292]	; (8006b4c <InitUserVariables+0x198>)
 8006a26:	781b      	ldrb	r3, [r3, #0]
 8006a28:	461a      	mov	r2, r3
 8006a2a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006a2e:	fb93 f3f2 	sdiv	r3, r3, r2
 8006a32:	b29a      	uxth	r2, r3
 8006a34:	4b4a      	ldr	r3, [pc, #296]	; (8006b60 <InitUserVariables+0x1ac>)
 8006a36:	801a      	strh	r2, [r3, #0]

	Duty=0;
 8006a38:	4b4a      	ldr	r3, [pc, #296]	; (8006b64 <InitUserVariables+0x1b0>)
 8006a3a:	2200      	movs	r2, #0
 8006a3c:	801a      	strh	r2, [r3, #0]
	DutyMAX	=800;						 	/*Define this parametric */
 8006a3e:	4b4a      	ldr	r3, [pc, #296]	; (8006b68 <InitUserVariables+0x1b4>)
 8006a40:	f44f 7248 	mov.w	r2, #800	; 0x320
 8006a44:	801a      	strh	r2, [r3, #0]
	DutyMAX_Reverse= 800;
 8006a46:	4b49      	ldr	r3, [pc, #292]	; (8006b6c <InitUserVariables+0x1b8>)
 8006a48:	f44f 7248 	mov.w	r2, #800	; 0x320
 8006a4c:	801a      	strh	r2, [r3, #0]
	StateSandClock=0;						/* Uninitialized vars stored in zero init area unnecassary*/
 8006a4e:	4b48      	ldr	r3, [pc, #288]	; (8006b70 <InitUserVariables+0x1bc>)
 8006a50:	2200      	movs	r2, #0
 8006a52:	801a      	strh	r2, [r3, #0]
	Pot1_ConvAvg=100;
 8006a54:	4b47      	ldr	r3, [pc, #284]	; (8006b74 <InitUserVariables+0x1c0>)
 8006a56:	2264      	movs	r2, #100	; 0x64
 8006a58:	801a      	strh	r2, [r3, #0]
	Pot2_ConvAvg=100;
 8006a5a:	4b47      	ldr	r3, [pc, #284]	; (8006b78 <InitUserVariables+0x1c4>)
 8006a5c:	2264      	movs	r2, #100	; 0x64
 8006a5e:	801a      	strh	r2, [r3, #0]

	StrArr[0] = "leri Ynde Gerilim-(%):";	// curl bracket aralara virgl de olma lazm
 8006a60:	4b46      	ldr	r3, [pc, #280]	; (8006b7c <InitUserVariables+0x1c8>)
 8006a62:	4a47      	ldr	r2, [pc, #284]	; (8006b80 <InitUserVariables+0x1cc>)
 8006a64:	601a      	str	r2, [r3, #0]
	StrArr[1] = "Geri Ynde Gerilim-(%):";
 8006a66:	4b45      	ldr	r3, [pc, #276]	; (8006b7c <InitUserVariables+0x1c8>)
 8006a68:	4a46      	ldr	r2, [pc, #280]	; (8006b84 <InitUserVariables+0x1d0>)
 8006a6a:	605a      	str	r2, [r3, #4]
	StrArr[2] = "Max leri Hareket Sresi-(ms):";
 8006a6c:	4b43      	ldr	r3, [pc, #268]	; (8006b7c <InitUserVariables+0x1c8>)
 8006a6e:	4a46      	ldr	r2, [pc, #280]	; (8006b88 <InitUserVariables+0x1d4>)
 8006a70:	609a      	str	r2, [r3, #8]
	StrArr[3] = "Max Geride Bekleme Sresi(ms):";
 8006a72:	4b42      	ldr	r3, [pc, #264]	; (8006b7c <InitUserVariables+0x1c8>)
 8006a74:	4a45      	ldr	r2, [pc, #276]	; (8006b8c <InitUserVariables+0x1d8>)
 8006a76:	60da      	str	r2, [r3, #12]

	StrArr[4] = "YEN Ileri Yonde Gerilim %:";	//
 8006a78:	4b40      	ldr	r3, [pc, #256]	; (8006b7c <InitUserVariables+0x1c8>)
 8006a7a:	4a45      	ldr	r2, [pc, #276]	; (8006b90 <InitUserVariables+0x1dc>)
 8006a7c:	611a      	str	r2, [r3, #16]
	StrArr[5] = "YEN Geri Yonde Gerilim %:";
 8006a7e:	4b3f      	ldr	r3, [pc, #252]	; (8006b7c <InitUserVariables+0x1c8>)
 8006a80:	4a44      	ldr	r2, [pc, #272]	; (8006b94 <InitUserVariables+0x1e0>)
 8006a82:	615a      	str	r2, [r3, #20]
	StrArr[6] = "YEN Max leri Hareket Sresi (0-5000ms):";
 8006a84:	4b3d      	ldr	r3, [pc, #244]	; (8006b7c <InitUserVariables+0x1c8>)
 8006a86:	4a44      	ldr	r2, [pc, #272]	; (8006b98 <InitUserVariables+0x1e4>)
 8006a88:	619a      	str	r2, [r3, #24]
	StrArr[7] = "YEN Max Geride Bekleme Sresi (0-5000ms):";
 8006a8a:	4b3c      	ldr	r3, [pc, #240]	; (8006b7c <InitUserVariables+0x1c8>)
 8006a8c:	4a43      	ldr	r2, [pc, #268]	; (8006b9c <InitUserVariables+0x1e8>)
 8006a8e:	61da      	str	r2, [r3, #28]
	StrArr[8] = "Ltfen Tanml Aralkta Bir Deger Giriniz! ";	//
 8006a90:	4b3a      	ldr	r3, [pc, #232]	; (8006b7c <InitUserVariables+0x1c8>)
 8006a92:	4a43      	ldr	r2, [pc, #268]	; (8006ba0 <InitUserVariables+0x1ec>)
 8006a94:	621a      	str	r2, [r3, #32]
	StrArr[9] = "AYARLAR KAYDEDLSN M? y/n ";	//
 8006a96:	4b39      	ldr	r3, [pc, #228]	; (8006b7c <InitUserVariables+0x1c8>)
 8006a98:	4a42      	ldr	r2, [pc, #264]	; (8006ba4 <InitUserVariables+0x1f0>)
 8006a9a:	625a      	str	r2, [r3, #36]	; 0x24
	StrArr[10] = "AYARLAR KAYDEDLD! ";	//
 8006a9c:	4b37      	ldr	r3, [pc, #220]	; (8006b7c <InitUserVariables+0x1c8>)
 8006a9e:	4a42      	ldr	r2, [pc, #264]	; (8006ba8 <InitUserVariables+0x1f4>)
 8006aa0:	629a      	str	r2, [r3, #40]	; 0x28


	ParamArray[0] = userConfig[1];
 8006aa2:	4b42      	ldr	r3, [pc, #264]	; (8006bac <InitUserVariables+0x1f8>)
 8006aa4:	885a      	ldrh	r2, [r3, #2]
 8006aa6:	4b42      	ldr	r3, [pc, #264]	; (8006bb0 <InitUserVariables+0x1fc>)
 8006aa8:	801a      	strh	r2, [r3, #0]
	ParamArray[1] = userConfig[2];
 8006aaa:	4b40      	ldr	r3, [pc, #256]	; (8006bac <InitUserVariables+0x1f8>)
 8006aac:	889a      	ldrh	r2, [r3, #4]
 8006aae:	4b40      	ldr	r3, [pc, #256]	; (8006bb0 <InitUserVariables+0x1fc>)
 8006ab0:	805a      	strh	r2, [r3, #2]
	ParamArray[2] = userConfig[3];
 8006ab2:	4b3e      	ldr	r3, [pc, #248]	; (8006bac <InitUserVariables+0x1f8>)
 8006ab4:	88da      	ldrh	r2, [r3, #6]
 8006ab6:	4b3e      	ldr	r3, [pc, #248]	; (8006bb0 <InitUserVariables+0x1fc>)
 8006ab8:	809a      	strh	r2, [r3, #4]
	ParamArray[3] = userConfig[4];
 8006aba:	4b3c      	ldr	r3, [pc, #240]	; (8006bac <InitUserVariables+0x1f8>)
 8006abc:	891a      	ldrh	r2, [r3, #8]
 8006abe:	4b3c      	ldr	r3, [pc, #240]	; (8006bb0 <InitUserVariables+0x1fc>)
 8006ac0:	80da      	strh	r2, [r3, #6]

    if (userConfig[0]==0xABCD)	{ 		// Otherwise Defaults will be used
 8006ac2:	4b3a      	ldr	r3, [pc, #232]	; (8006bac <InitUserVariables+0x1f8>)
 8006ac4:	881b      	ldrh	r3, [r3, #0]
 8006ac6:	f64a 32cd 	movw	r2, #43981	; 0xabcd
 8006aca:	4293      	cmp	r3, r2
 8006acc:	d12d      	bne.n	8006b2a <InitUserVariables+0x176>
		ScaleArray[0] = (uint16_t)(ParamArray[0]/TIM2PERIOD*100);
 8006ace:	4b38      	ldr	r3, [pc, #224]	; (8006bb0 <InitUserVariables+0x1fc>)
 8006ad0:	881a      	ldrh	r2, [r3, #0]
 8006ad2:	4b38      	ldr	r3, [pc, #224]	; (8006bb4 <InitUserVariables+0x200>)
 8006ad4:	881b      	ldrh	r3, [r3, #0]
 8006ad6:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ada:	b29b      	uxth	r3, r3
 8006adc:	461a      	mov	r2, r3
 8006ade:	0092      	lsls	r2, r2, #2
 8006ae0:	4413      	add	r3, r2
 8006ae2:	461a      	mov	r2, r3
 8006ae4:	0091      	lsls	r1, r2, #2
 8006ae6:	461a      	mov	r2, r3
 8006ae8:	460b      	mov	r3, r1
 8006aea:	4413      	add	r3, r2
 8006aec:	009b      	lsls	r3, r3, #2
 8006aee:	b29a      	uxth	r2, r3
 8006af0:	4b31      	ldr	r3, [pc, #196]	; (8006bb8 <InitUserVariables+0x204>)
 8006af2:	801a      	strh	r2, [r3, #0]
		ScaleArray[1] = (uint16_t)(ParamArray[1]/TIM2PERIOD*100);
 8006af4:	4b2e      	ldr	r3, [pc, #184]	; (8006bb0 <InitUserVariables+0x1fc>)
 8006af6:	885a      	ldrh	r2, [r3, #2]
 8006af8:	4b2e      	ldr	r3, [pc, #184]	; (8006bb4 <InitUserVariables+0x200>)
 8006afa:	881b      	ldrh	r3, [r3, #0]
 8006afc:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b00:	b29b      	uxth	r3, r3
 8006b02:	461a      	mov	r2, r3
 8006b04:	0092      	lsls	r2, r2, #2
 8006b06:	4413      	add	r3, r2
 8006b08:	461a      	mov	r2, r3
 8006b0a:	0091      	lsls	r1, r2, #2
 8006b0c:	461a      	mov	r2, r3
 8006b0e:	460b      	mov	r3, r1
 8006b10:	4413      	add	r3, r2
 8006b12:	009b      	lsls	r3, r3, #2
 8006b14:	b29a      	uxth	r2, r3
 8006b16:	4b28      	ldr	r3, [pc, #160]	; (8006bb8 <InitUserVariables+0x204>)
 8006b18:	805a      	strh	r2, [r3, #2]
		ScaleArray[2] = (uint16_t)(ParamArray[2]);
 8006b1a:	4b25      	ldr	r3, [pc, #148]	; (8006bb0 <InitUserVariables+0x1fc>)
 8006b1c:	889a      	ldrh	r2, [r3, #4]
 8006b1e:	4b26      	ldr	r3, [pc, #152]	; (8006bb8 <InitUserVariables+0x204>)
 8006b20:	809a      	strh	r2, [r3, #4]
		ScaleArray[3] = (uint16_t)(ParamArray[3]);
 8006b22:	4b23      	ldr	r3, [pc, #140]	; (8006bb0 <InitUserVariables+0x1fc>)
 8006b24:	88da      	ldrh	r2, [r3, #6]
 8006b26:	4b24      	ldr	r3, [pc, #144]	; (8006bb8 <InitUserVariables+0x204>)
 8006b28:	80da      	strh	r2, [r3, #6]
	}



}
 8006b2a:	bf00      	nop
 8006b2c:	46bd      	mov	sp, r7
 8006b2e:	bc80      	pop	{r7}
 8006b30:	4770      	bx	lr
 8006b32:	bf00      	nop
 8006b34:	20000710 	.word	0x20000710
 8006b38:	20000718 	.word	0x20000718
 8006b3c:	20000700 	.word	0x20000700
 8006b40:	2000071c 	.word	0x2000071c
 8006b44:	20000760 	.word	0x20000760
 8006b48:	20000729 	.word	0x20000729
 8006b4c:	20000004 	.word	0x20000004
 8006b50:	2000075c 	.word	0x2000075c
 8006b54:	2000075e 	.word	0x2000075e
 8006b58:	2000071a 	.word	0x2000071a
 8006b5c:	20000712 	.word	0x20000712
 8006b60:	2000070e 	.word	0x2000070e
 8006b64:	2000071e 	.word	0x2000071e
 8006b68:	20000758 	.word	0x20000758
 8006b6c:	2000070c 	.word	0x2000070c
 8006b70:	20000768 	.word	0x20000768
 8006b74:	20000714 	.word	0x20000714
 8006b78:	2000075a 	.word	0x2000075a
 8006b7c:	2000072c 	.word	0x2000072c
 8006b80:	08009248 	.word	0x08009248
 8006b84:	08009264 	.word	0x08009264
 8006b88:	0800927c 	.word	0x0800927c
 8006b8c:	0800929c 	.word	0x0800929c
 8006b90:	080092bc 	.word	0x080092bc
 8006b94:	080092d8 	.word	0x080092d8
 8006b98:	080092f4 	.word	0x080092f4
 8006b9c:	08009320 	.word	0x08009320
 8006ba0:	0800934c 	.word	0x0800934c
 8006ba4:	08009378 	.word	0x08009378
 8006ba8:	08009398 	.word	0x08009398
 8006bac:	0800f800 	.word	0x0800f800
 8006bb0:	20000720 	.word	0x20000720
 8006bb4:	20000716 	.word	0x20000716
 8006bb8:	20000704 	.word	0x20000704

08006bbc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8006bbc:	b580      	push	{r7, lr}
 8006bbe:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8006bc0:	f7f9 fd4a 	bl	8000658 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8006bc4:	f000 f85e 	bl	8006c84 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8006bc8:	f000 f9ce 	bl	8006f68 <MX_GPIO_Init>
  MX_DMA_Init();
 8006bcc:	f000 f9ae 	bl	8006f2c <MX_DMA_Init>
  MX_ADC1_Init();
 8006bd0:	f000 f8b8 	bl	8006d44 <MX_ADC1_Init>
  MX_TIM2_Init();
 8006bd4:	f000 f91e 	bl	8006e14 <MX_TIM2_Init>
  MX_USB_DEVICE_Init();
 8006bd8:	f001 f908 	bl	8007dec <MX_USB_DEVICE_Init>
  MX_IWDG_Init();
 8006bdc:	f000 f900 	bl	8006de0 <MX_IWDG_Init>

  /* USER CODE BEGIN 2 */
  InitUserVariables();
 8006be0:	f7ff fee8 	bl	80069b4 <InitUserVariables>
  Alpha_State_Ptr = *Reverse;
 8006be4:	4b1c      	ldr	r3, [pc, #112]	; (8006c58 <main+0x9c>)
 8006be6:	4a1d      	ldr	r2, [pc, #116]	; (8006c5c <main+0xa0>)
 8006be8:	601a      	str	r2, [r3, #0]

  HAL_ADC_Start_DMA(&hadc1, (uint32_t*) ADC_Values, 2);
 8006bea:	2202      	movs	r2, #2
 8006bec:	491c      	ldr	r1, [pc, #112]	; (8006c60 <main+0xa4>)
 8006bee:	481d      	ldr	r0, [pc, #116]	; (8006c64 <main+0xa8>)
 8006bf0:	f7f9 fe6c 	bl	80008cc <HAL_ADC_Start_DMA>
  __HAL_TIM_ENABLE_IT(&htim2, TIM_IT_UPDATE );
 8006bf4:	4b1c      	ldr	r3, [pc, #112]	; (8006c68 <main+0xac>)
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	4a1b      	ldr	r2, [pc, #108]	; (8006c68 <main+0xac>)
 8006bfa:	6812      	ldr	r2, [r2, #0]
 8006bfc:	68d2      	ldr	r2, [r2, #12]
 8006bfe:	f042 0201 	orr.w	r2, r2, #1
 8006c02:	60da      	str	r2, [r3, #12]
  HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_1);
 8006c04:	2100      	movs	r1, #0
 8006c06:	4818      	ldr	r0, [pc, #96]	; (8006c68 <main+0xac>)
 8006c08:	f7fc fbfc 	bl	8003404 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_2);
 8006c0c:	2104      	movs	r1, #4
 8006c0e:	4816      	ldr	r0, [pc, #88]	; (8006c68 <main+0xac>)
 8006c10:	f7fc fbf8 	bl	8003404 <HAL_TIM_PWM_Start>
  /* USER CODE BEGIN WHILE */
	while (1) {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		if (_sysTickFlagScan) {
 8006c14:	4b15      	ldr	r3, [pc, #84]	; (8006c6c <main+0xb0>)
 8006c16:	781b      	ldrb	r3, [r3, #0]
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d0fb      	beq.n	8006c14 <main+0x58>
			Alpha_State_Ptr();
 8006c1c:	4b0e      	ldr	r3, [pc, #56]	; (8006c58 <main+0x9c>)
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	4798      	blx	r3
			Idle_Works();
 8006c22:	f000 fa3d 	bl	80070a0 <Idle_Works>
			if (_10msFlagScan) {
 8006c26:	4b12      	ldr	r3, [pc, #72]	; (8006c70 <main+0xb4>)
 8006c28:	781b      	ldrb	r3, [r3, #0]
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d000      	beq.n	8006c30 <main+0x74>
				__NOP();
 8006c2e:	bf00      	nop
			}

			HAL_IWDG_Refresh(&hiwdg);
 8006c30:	4810      	ldr	r0, [pc, #64]	; (8006c74 <main+0xb8>)
 8006c32:	f7fa fff7 	bl	8001c24 <HAL_IWDG_Refresh>
			_sysTickFlagScan=FALSE;
 8006c36:	4b0d      	ldr	r3, [pc, #52]	; (8006c6c <main+0xb0>)
 8006c38:	2200      	movs	r2, #0
 8006c3a:	701a      	strb	r2, [r3, #0]
			_5msFlagScan=FALSE;
 8006c3c:	4b0e      	ldr	r3, [pc, #56]	; (8006c78 <main+0xbc>)
 8006c3e:	2200      	movs	r2, #0
 8006c40:	701a      	strb	r2, [r3, #0]
			_10msFlagScan=FALSE;
 8006c42:	4b0b      	ldr	r3, [pc, #44]	; (8006c70 <main+0xb4>)
 8006c44:	2200      	movs	r2, #0
 8006c46:	701a      	strb	r2, [r3, #0]
			_100msFlagScan=FALSE;
 8006c48:	4b0c      	ldr	r3, [pc, #48]	; (8006c7c <main+0xc0>)
 8006c4a:	2200      	movs	r2, #0
 8006c4c:	701a      	strb	r2, [r3, #0]
			_1000msFlagScan=FALSE;
 8006c4e:	4b0c      	ldr	r3, [pc, #48]	; (8006c80 <main+0xc4>)
 8006c50:	2200      	movs	r2, #0
 8006c52:	701a      	strb	r2, [r3, #0]
		if (_sysTickFlagScan) {
 8006c54:	e7de      	b.n	8006c14 <main+0x58>
 8006c56:	bf00      	nop
 8006c58:	20000764 	.word	0x20000764
 8006c5c:	080076d9 	.word	0x080076d9
 8006c60:	2000082c 	.word	0x2000082c
 8006c64:	20000778 	.word	0x20000778
 8006c68:	200007ec 	.word	0x200007ec
 8006c6c:	20000710 	.word	0x20000710
 8006c70:	20000700 	.word	0x20000700
 8006c74:	2000076c 	.word	0x2000076c
 8006c78:	20000718 	.word	0x20000718
 8006c7c:	20000760 	.word	0x20000760
 8006c80:	20000729 	.word	0x20000729

08006c84 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8006c84:	b580      	push	{r7, lr}
 8006c86:	b094      	sub	sp, #80	; 0x50
 8006c88:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8006c8a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8006c8e:	2228      	movs	r2, #40	; 0x28
 8006c90:	2100      	movs	r1, #0
 8006c92:	4618      	mov	r0, r3
 8006c94:	f001 fdc8 	bl	8008828 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8006c98:	f107 0314 	add.w	r3, r7, #20
 8006c9c:	2200      	movs	r2, #0
 8006c9e:	601a      	str	r2, [r3, #0]
 8006ca0:	605a      	str	r2, [r3, #4]
 8006ca2:	609a      	str	r2, [r3, #8]
 8006ca4:	60da      	str	r2, [r3, #12]
 8006ca6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8006ca8:	1d3b      	adds	r3, r7, #4
 8006caa:	2200      	movs	r2, #0
 8006cac:	601a      	str	r2, [r3, #0]
 8006cae:	605a      	str	r2, [r3, #4]
 8006cb0:	609a      	str	r2, [r3, #8]
 8006cb2:	60da      	str	r2, [r3, #12]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8006cb4:	2309      	movs	r3, #9
 8006cb6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8006cb8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006cbc:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8006cbe:	2300      	movs	r3, #0
 8006cc0:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8006cc2:	2301      	movs	r3, #1
 8006cc4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8006cc6:	2301      	movs	r3, #1
 8006cc8:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8006cca:	2302      	movs	r3, #2
 8006ccc:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8006cce:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006cd2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8006cd4:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8006cd8:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8006cda:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8006cde:	4618      	mov	r0, r3
 8006ce0:	f7fb fe90 	bl	8002a04 <HAL_RCC_OscConfig>
 8006ce4:	4603      	mov	r3, r0
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d001      	beq.n	8006cee <SystemClock_Config+0x6a>
  {
    Error_Handler();
 8006cea:	f000 feb1 	bl	8007a50 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8006cee:	230f      	movs	r3, #15
 8006cf0:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8006cf2:	2302      	movs	r3, #2
 8006cf4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8006cf6:	2300      	movs	r3, #0
 8006cf8:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8006cfa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006cfe:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8006d00:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006d04:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8006d06:	f107 0314 	add.w	r3, r7, #20
 8006d0a:	2102      	movs	r1, #2
 8006d0c:	4618      	mov	r0, r3
 8006d0e:	f7fc f8f9 	bl	8002f04 <HAL_RCC_ClockConfig>
 8006d12:	4603      	mov	r3, r0
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d001      	beq.n	8006d1c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8006d18:	f000 fe9a 	bl	8007a50 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_USB;
 8006d1c:	2312      	movs	r3, #18
 8006d1e:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV8;
 8006d20:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8006d24:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 8006d26:	2300      	movs	r3, #0
 8006d28:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8006d2a:	1d3b      	adds	r3, r7, #4
 8006d2c:	4618      	mov	r0, r3
 8006d2e:	f7fc fa53 	bl	80031d8 <HAL_RCCEx_PeriphCLKConfig>
 8006d32:	4603      	mov	r3, r0
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d001      	beq.n	8006d3c <SystemClock_Config+0xb8>
  {
    Error_Handler();
 8006d38:	f000 fe8a 	bl	8007a50 <Error_Handler>
  }
}
 8006d3c:	bf00      	nop
 8006d3e:	3750      	adds	r7, #80	; 0x50
 8006d40:	46bd      	mov	sp, r7
 8006d42:	bd80      	pop	{r7, pc}

08006d44 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8006d44:	b580      	push	{r7, lr}
 8006d46:	b084      	sub	sp, #16
 8006d48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8006d4a:	1d3b      	adds	r3, r7, #4
 8006d4c:	2200      	movs	r2, #0
 8006d4e:	601a      	str	r2, [r3, #0]
 8006d50:	605a      	str	r2, [r3, #4]
 8006d52:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config 
  */
  hadc1.Instance = ADC1;
 8006d54:	4b20      	ldr	r3, [pc, #128]	; (8006dd8 <MX_ADC1_Init+0x94>)
 8006d56:	4a21      	ldr	r2, [pc, #132]	; (8006ddc <MX_ADC1_Init+0x98>)
 8006d58:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8006d5a:	4b1f      	ldr	r3, [pc, #124]	; (8006dd8 <MX_ADC1_Init+0x94>)
 8006d5c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006d60:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8006d62:	4b1d      	ldr	r3, [pc, #116]	; (8006dd8 <MX_ADC1_Init+0x94>)
 8006d64:	2201      	movs	r2, #1
 8006d66:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8006d68:	4b1b      	ldr	r3, [pc, #108]	; (8006dd8 <MX_ADC1_Init+0x94>)
 8006d6a:	2200      	movs	r2, #0
 8006d6c:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8006d6e:	4b1a      	ldr	r3, [pc, #104]	; (8006dd8 <MX_ADC1_Init+0x94>)
 8006d70:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8006d74:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8006d76:	4b18      	ldr	r3, [pc, #96]	; (8006dd8 <MX_ADC1_Init+0x94>)
 8006d78:	2200      	movs	r2, #0
 8006d7a:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 2;
 8006d7c:	4b16      	ldr	r3, [pc, #88]	; (8006dd8 <MX_ADC1_Init+0x94>)
 8006d7e:	2202      	movs	r2, #2
 8006d80:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8006d82:	4815      	ldr	r0, [pc, #84]	; (8006dd8 <MX_ADC1_Init+0x94>)
 8006d84:	f7f9 fcca 	bl	800071c <HAL_ADC_Init>
 8006d88:	4603      	mov	r3, r0
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d001      	beq.n	8006d92 <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 8006d8e:	f000 fe5f 	bl	8007a50 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8006d92:	2301      	movs	r3, #1
 8006d94:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8006d96:	2301      	movs	r3, #1
 8006d98:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8006d9a:	2307      	movs	r3, #7
 8006d9c:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8006d9e:	1d3b      	adds	r3, r7, #4
 8006da0:	4619      	mov	r1, r3
 8006da2:	480d      	ldr	r0, [pc, #52]	; (8006dd8 <MX_ADC1_Init+0x94>)
 8006da4:	f7f9 fe8c 	bl	8000ac0 <HAL_ADC_ConfigChannel>
 8006da8:	4603      	mov	r3, r0
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d001      	beq.n	8006db2 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8006dae:	f000 fe4f 	bl	8007a50 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8006db2:	2302      	movs	r3, #2
 8006db4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8006db6:	2302      	movs	r3, #2
 8006db8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8006dba:	1d3b      	adds	r3, r7, #4
 8006dbc:	4619      	mov	r1, r3
 8006dbe:	4806      	ldr	r0, [pc, #24]	; (8006dd8 <MX_ADC1_Init+0x94>)
 8006dc0:	f7f9 fe7e 	bl	8000ac0 <HAL_ADC_ConfigChannel>
 8006dc4:	4603      	mov	r3, r0
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d001      	beq.n	8006dce <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 8006dca:	f000 fe41 	bl	8007a50 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8006dce:	bf00      	nop
 8006dd0:	3710      	adds	r7, #16
 8006dd2:	46bd      	mov	sp, r7
 8006dd4:	bd80      	pop	{r7, pc}
 8006dd6:	bf00      	nop
 8006dd8:	20000778 	.word	0x20000778
 8006ddc:	40012400 	.word	0x40012400

08006de0 <MX_IWDG_Init>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 8006de0:	b580      	push	{r7, lr}
 8006de2:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 8006de4:	4b09      	ldr	r3, [pc, #36]	; (8006e0c <MX_IWDG_Init+0x2c>)
 8006de6:	4a0a      	ldr	r2, [pc, #40]	; (8006e10 <MX_IWDG_Init+0x30>)
 8006de8:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_8;
 8006dea:	4b08      	ldr	r3, [pc, #32]	; (8006e0c <MX_IWDG_Init+0x2c>)
 8006dec:	2201      	movs	r2, #1
 8006dee:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Reload = 1000;
 8006df0:	4b06      	ldr	r3, [pc, #24]	; (8006e0c <MX_IWDG_Init+0x2c>)
 8006df2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006df6:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8006df8:	4804      	ldr	r0, [pc, #16]	; (8006e0c <MX_IWDG_Init+0x2c>)
 8006dfa:	f7fa feda 	bl	8001bb2 <HAL_IWDG_Init>
 8006dfe:	4603      	mov	r3, r0
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	d001      	beq.n	8006e08 <MX_IWDG_Init+0x28>
  {
    Error_Handler();
 8006e04:	f000 fe24 	bl	8007a50 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 8006e08:	bf00      	nop
 8006e0a:	bd80      	pop	{r7, pc}
 8006e0c:	2000076c 	.word	0x2000076c
 8006e10:	40003000 	.word	0x40003000

08006e14 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8006e14:	b580      	push	{r7, lr}
 8006e16:	b08e      	sub	sp, #56	; 0x38
 8006e18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8006e1a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8006e1e:	2200      	movs	r2, #0
 8006e20:	601a      	str	r2, [r3, #0]
 8006e22:	605a      	str	r2, [r3, #4]
 8006e24:	609a      	str	r2, [r3, #8]
 8006e26:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006e28:	f107 0320 	add.w	r3, r7, #32
 8006e2c:	2200      	movs	r2, #0
 8006e2e:	601a      	str	r2, [r3, #0]
 8006e30:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8006e32:	1d3b      	adds	r3, r7, #4
 8006e34:	2200      	movs	r2, #0
 8006e36:	601a      	str	r2, [r3, #0]
 8006e38:	605a      	str	r2, [r3, #4]
 8006e3a:	609a      	str	r2, [r3, #8]
 8006e3c:	60da      	str	r2, [r3, #12]
 8006e3e:	611a      	str	r2, [r3, #16]
 8006e40:	615a      	str	r2, [r3, #20]
 8006e42:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8006e44:	4b37      	ldr	r3, [pc, #220]	; (8006f24 <MX_TIM2_Init+0x110>)
 8006e46:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8006e4a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 2;
 8006e4c:	4b35      	ldr	r3, [pc, #212]	; (8006f24 <MX_TIM2_Init+0x110>)
 8006e4e:	2202      	movs	r2, #2
 8006e50:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006e52:	4b34      	ldr	r3, [pc, #208]	; (8006f24 <MX_TIM2_Init+0x110>)
 8006e54:	2200      	movs	r2, #0
 8006e56:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 16000;
 8006e58:	4b32      	ldr	r3, [pc, #200]	; (8006f24 <MX_TIM2_Init+0x110>)
 8006e5a:	f44f 527a 	mov.w	r2, #16000	; 0x3e80
 8006e5e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006e60:	4b30      	ldr	r3, [pc, #192]	; (8006f24 <MX_TIM2_Init+0x110>)
 8006e62:	2200      	movs	r2, #0
 8006e64:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006e66:	4b2f      	ldr	r3, [pc, #188]	; (8006f24 <MX_TIM2_Init+0x110>)
 8006e68:	2200      	movs	r2, #0
 8006e6a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8006e6c:	482d      	ldr	r0, [pc, #180]	; (8006f24 <MX_TIM2_Init+0x110>)
 8006e6e:	f7fc fa69 	bl	8003344 <HAL_TIM_Base_Init>
 8006e72:	4603      	mov	r3, r0
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d001      	beq.n	8006e7c <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8006e78:	f000 fdea 	bl	8007a50 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8006e7c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006e80:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8006e82:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8006e86:	4619      	mov	r1, r3
 8006e88:	4826      	ldr	r0, [pc, #152]	; (8006f24 <MX_TIM2_Init+0x110>)
 8006e8a:	f7fc fd07 	bl	800389c <HAL_TIM_ConfigClockSource>
 8006e8e:	4603      	mov	r3, r0
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d001      	beq.n	8006e98 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8006e94:	f000 fddc 	bl	8007a50 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8006e98:	4822      	ldr	r0, [pc, #136]	; (8006f24 <MX_TIM2_Init+0x110>)
 8006e9a:	f7fc fa7e 	bl	800339a <HAL_TIM_PWM_Init>
 8006e9e:	4603      	mov	r3, r0
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d001      	beq.n	8006ea8 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8006ea4:	f000 fdd4 	bl	8007a50 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006ea8:	2300      	movs	r3, #0
 8006eaa:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006eac:	2300      	movs	r3, #0
 8006eae:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8006eb0:	f107 0320 	add.w	r3, r7, #32
 8006eb4:	4619      	mov	r1, r3
 8006eb6:	481b      	ldr	r0, [pc, #108]	; (8006f24 <MX_TIM2_Init+0x110>)
 8006eb8:	f7fd f870 	bl	8003f9c <HAL_TIMEx_MasterConfigSynchronization>
 8006ebc:	4603      	mov	r3, r0
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	d001      	beq.n	8006ec6 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8006ec2:	f000 fdc5 	bl	8007a50 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006ec6:	2360      	movs	r3, #96	; 0x60
 8006ec8:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8006eca:	2300      	movs	r3, #0
 8006ecc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8006ece:	2300      	movs	r3, #0
 8006ed0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8006ed2:	2300      	movs	r3, #0
 8006ed4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8006ed6:	1d3b      	adds	r3, r7, #4
 8006ed8:	2200      	movs	r2, #0
 8006eda:	4619      	mov	r1, r3
 8006edc:	4811      	ldr	r0, [pc, #68]	; (8006f24 <MX_TIM2_Init+0x110>)
 8006ede:	f7fc fc17 	bl	8003710 <HAL_TIM_PWM_ConfigChannel>
 8006ee2:	4603      	mov	r3, r0
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d001      	beq.n	8006eec <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8006ee8:	f000 fdb2 	bl	8007a50 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8006eec:	2370      	movs	r3, #112	; 0x70
 8006eee:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8006ef0:	1d3b      	adds	r3, r7, #4
 8006ef2:	2204      	movs	r2, #4
 8006ef4:	4619      	mov	r1, r3
 8006ef6:	480b      	ldr	r0, [pc, #44]	; (8006f24 <MX_TIM2_Init+0x110>)
 8006ef8:	f7fc fc0a 	bl	8003710 <HAL_TIM_PWM_ConfigChannel>
 8006efc:	4603      	mov	r3, r0
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d001      	beq.n	8006f06 <MX_TIM2_Init+0xf2>
  {
    Error_Handler();
 8006f02:	f000 fda5 	bl	8007a50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */
  TIM2PERIOD=htim2.Init.Period = 1600;
 8006f06:	4b07      	ldr	r3, [pc, #28]	; (8006f24 <MX_TIM2_Init+0x110>)
 8006f08:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 8006f0c:	60da      	str	r2, [r3, #12]
 8006f0e:	4b06      	ldr	r3, [pc, #24]	; (8006f28 <MX_TIM2_Init+0x114>)
 8006f10:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 8006f14:	801a      	strh	r2, [r3, #0]
  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8006f16:	4803      	ldr	r0, [pc, #12]	; (8006f24 <MX_TIM2_Init+0x110>)
 8006f18:	f000 fe5e 	bl	8007bd8 <HAL_TIM_MspPostInit>

}
 8006f1c:	bf00      	nop
 8006f1e:	3738      	adds	r7, #56	; 0x38
 8006f20:	46bd      	mov	sp, r7
 8006f22:	bd80      	pop	{r7, pc}
 8006f24:	200007ec 	.word	0x200007ec
 8006f28:	20000716 	.word	0x20000716

08006f2c <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 8006f2c:	b580      	push	{r7, lr}
 8006f2e:	b082      	sub	sp, #8
 8006f30:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8006f32:	4a0c      	ldr	r2, [pc, #48]	; (8006f64 <MX_DMA_Init+0x38>)
 8006f34:	4b0b      	ldr	r3, [pc, #44]	; (8006f64 <MX_DMA_Init+0x38>)
 8006f36:	695b      	ldr	r3, [r3, #20]
 8006f38:	f043 0301 	orr.w	r3, r3, #1
 8006f3c:	6153      	str	r3, [r2, #20]
 8006f3e:	4b09      	ldr	r3, [pc, #36]	; (8006f64 <MX_DMA_Init+0x38>)
 8006f40:	695b      	ldr	r3, [r3, #20]
 8006f42:	f003 0301 	and.w	r3, r3, #1
 8006f46:	607b      	str	r3, [r7, #4]
 8006f48:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8006f4a:	2200      	movs	r2, #0
 8006f4c:	2100      	movs	r1, #0
 8006f4e:	200b      	movs	r0, #11
 8006f50:	f7fa f875 	bl	800103e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8006f54:	200b      	movs	r0, #11
 8006f56:	f7fa f88e 	bl	8001076 <HAL_NVIC_EnableIRQ>

}
 8006f5a:	bf00      	nop
 8006f5c:	3708      	adds	r7, #8
 8006f5e:	46bd      	mov	sp, r7
 8006f60:	bd80      	pop	{r7, pc}
 8006f62:	bf00      	nop
 8006f64:	40021000 	.word	0x40021000

08006f68 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8006f68:	b580      	push	{r7, lr}
 8006f6a:	b088      	sub	sp, #32
 8006f6c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006f6e:	f107 0310 	add.w	r3, r7, #16
 8006f72:	2200      	movs	r2, #0
 8006f74:	601a      	str	r2, [r3, #0]
 8006f76:	605a      	str	r2, [r3, #4]
 8006f78:	609a      	str	r2, [r3, #8]
 8006f7a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8006f7c:	4a2a      	ldr	r2, [pc, #168]	; (8007028 <MX_GPIO_Init+0xc0>)
 8006f7e:	4b2a      	ldr	r3, [pc, #168]	; (8007028 <MX_GPIO_Init+0xc0>)
 8006f80:	699b      	ldr	r3, [r3, #24]
 8006f82:	f043 0310 	orr.w	r3, r3, #16
 8006f86:	6193      	str	r3, [r2, #24]
 8006f88:	4b27      	ldr	r3, [pc, #156]	; (8007028 <MX_GPIO_Init+0xc0>)
 8006f8a:	699b      	ldr	r3, [r3, #24]
 8006f8c:	f003 0310 	and.w	r3, r3, #16
 8006f90:	60fb      	str	r3, [r7, #12]
 8006f92:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8006f94:	4a24      	ldr	r2, [pc, #144]	; (8007028 <MX_GPIO_Init+0xc0>)
 8006f96:	4b24      	ldr	r3, [pc, #144]	; (8007028 <MX_GPIO_Init+0xc0>)
 8006f98:	699b      	ldr	r3, [r3, #24]
 8006f9a:	f043 0320 	orr.w	r3, r3, #32
 8006f9e:	6193      	str	r3, [r2, #24]
 8006fa0:	4b21      	ldr	r3, [pc, #132]	; (8007028 <MX_GPIO_Init+0xc0>)
 8006fa2:	699b      	ldr	r3, [r3, #24]
 8006fa4:	f003 0320 	and.w	r3, r3, #32
 8006fa8:	60bb      	str	r3, [r7, #8]
 8006faa:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8006fac:	4a1e      	ldr	r2, [pc, #120]	; (8007028 <MX_GPIO_Init+0xc0>)
 8006fae:	4b1e      	ldr	r3, [pc, #120]	; (8007028 <MX_GPIO_Init+0xc0>)
 8006fb0:	699b      	ldr	r3, [r3, #24]
 8006fb2:	f043 0304 	orr.w	r3, r3, #4
 8006fb6:	6193      	str	r3, [r2, #24]
 8006fb8:	4b1b      	ldr	r3, [pc, #108]	; (8007028 <MX_GPIO_Init+0xc0>)
 8006fba:	699b      	ldr	r3, [r3, #24]
 8006fbc:	f003 0304 	and.w	r3, r3, #4
 8006fc0:	607b      	str	r3, [r7, #4]
 8006fc2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8006fc4:	4a18      	ldr	r2, [pc, #96]	; (8007028 <MX_GPIO_Init+0xc0>)
 8006fc6:	4b18      	ldr	r3, [pc, #96]	; (8007028 <MX_GPIO_Init+0xc0>)
 8006fc8:	699b      	ldr	r3, [r3, #24]
 8006fca:	f043 0308 	orr.w	r3, r3, #8
 8006fce:	6193      	str	r3, [r2, #24]
 8006fd0:	4b15      	ldr	r3, [pc, #84]	; (8007028 <MX_GPIO_Init+0xc0>)
 8006fd2:	699b      	ldr	r3, [r3, #24]
 8006fd4:	f003 0308 	and.w	r3, r3, #8
 8006fd8:	603b      	str	r3, [r7, #0]
 8006fda:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8006fdc:	2200      	movs	r2, #0
 8006fde:	f44f 4160 	mov.w	r1, #57344	; 0xe000
 8006fe2:	4812      	ldr	r0, [pc, #72]	; (800702c <MX_GPIO_Init+0xc4>)
 8006fe4:	f7fa fdcd 	bl	8001b82 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC14 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8006fe8:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8006fec:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006fee:	2301      	movs	r3, #1
 8006ff0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006ff2:	2300      	movs	r3, #0
 8006ff4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006ff6:	2302      	movs	r3, #2
 8006ff8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006ffa:	f107 0310 	add.w	r3, r7, #16
 8006ffe:	4619      	mov	r1, r3
 8007000:	480a      	ldr	r0, [pc, #40]	; (800702c <MX_GPIO_Init+0xc4>)
 8007002:	f7fa fc4d 	bl	80018a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8007006:	2301      	movs	r3, #1
 8007008:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800700a:	2300      	movs	r3, #0
 800700c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800700e:	2300      	movs	r3, #0
 8007010:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007012:	f107 0310 	add.w	r3, r7, #16
 8007016:	4619      	mov	r1, r3
 8007018:	4805      	ldr	r0, [pc, #20]	; (8007030 <MX_GPIO_Init+0xc8>)
 800701a:	f7fa fc41 	bl	80018a0 <HAL_GPIO_Init>

}
 800701e:	bf00      	nop
 8007020:	3720      	adds	r7, #32
 8007022:	46bd      	mov	sp, r7
 8007024:	bd80      	pop	{r7, pc}
 8007026:	bf00      	nop
 8007028:	40021000 	.word	0x40021000
 800702c:	40011000 	.word	0x40011000
 8007030:	40010c00 	.word	0x40010c00

08007034 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8007034:	b480      	push	{r7}
 8007036:	b083      	sub	sp, #12
 8007038:	af00      	add	r7, sp, #0
 800703a:	6078      	str	r0, [r7, #4]
	// Prevent unused argument(s) compilation warning
	static uint16_t tiktok = 0;

	if (htim->Instance == TIM2) {
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007044:	d123      	bne.n	800708e <HAL_TIM_PeriodElapsedCallback+0x5a>

		if ((tiktok % 2)) {
 8007046:	4b14      	ldr	r3, [pc, #80]	; (8007098 <HAL_TIM_PeriodElapsedCallback+0x64>)
 8007048:	881b      	ldrh	r3, [r3, #0]
 800704a:	f003 0301 	and.w	r3, r3, #1
 800704e:	b29b      	uxth	r3, r3
 8007050:	2b00      	cmp	r3, #0
 8007052:	d00b      	beq.n	800706c <HAL_TIM_PeriodElapsedCallback+0x38>
			htim->Instance->CCR1 = (htim->Init.Period + 5); /* overall period 1600 0x640*/
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	687a      	ldr	r2, [r7, #4]
 800705a:	68d2      	ldr	r2, [r2, #12]
 800705c:	3205      	adds	r2, #5
 800705e:	635a      	str	r2, [r3, #52]	; 0x34
			htim->Instance->CCR2 = Duty;
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	4a0d      	ldr	r2, [pc, #52]	; (800709c <HAL_TIM_PeriodElapsedCallback+0x68>)
 8007066:	8812      	ldrh	r2, [r2, #0]
 8007068:	639a      	str	r2, [r3, #56]	; 0x38
 800706a:	e00a      	b.n	8007082 <HAL_TIM_PeriodElapsedCallback+0x4e>
		} else {
			htim->Instance->CCR1 = Duty; /* overall period 1600 0x640*/
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	4a0a      	ldr	r2, [pc, #40]	; (800709c <HAL_TIM_PeriodElapsedCallback+0x68>)
 8007072:	8812      	ldrh	r2, [r2, #0]
 8007074:	635a      	str	r2, [r3, #52]	; 0x34
			htim->Instance->CCR2 = (htim->Init.Period + 5);
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	687a      	ldr	r2, [r7, #4]
 800707c:	68d2      	ldr	r2, [r2, #12]
 800707e:	3205      	adds	r2, #5
 8007080:	639a      	str	r2, [r3, #56]	; 0x38
		}

		tiktok++;
 8007082:	4b05      	ldr	r3, [pc, #20]	; (8007098 <HAL_TIM_PeriodElapsedCallback+0x64>)
 8007084:	881b      	ldrh	r3, [r3, #0]
 8007086:	3301      	adds	r3, #1
 8007088:	b29a      	uxth	r2, r3
 800708a:	4b03      	ldr	r3, [pc, #12]	; (8007098 <HAL_TIM_PeriodElapsedCallback+0x64>)
 800708c:	801a      	strh	r2, [r3, #0]
	}

}
 800708e:	bf00      	nop
 8007090:	370c      	adds	r7, #12
 8007092:	46bd      	mov	sp, r7
 8007094:	bc80      	pop	{r7}
 8007096:	4770      	bx	lr
 8007098:	20000386 	.word	0x20000386
 800709c:	2000071e 	.word	0x2000071e

080070a0 <Idle_Works>:

void Idle_Works(void) {
 80070a0:	b580      	push	{r7, lr}
 80070a2:	b088      	sub	sp, #32
 80070a4:	af00      	add	r7, sp, #0
	static char TransmitData[128] = { 0 }, str[10];
	static uint16_t POT1_ConvSum = 0, POT2_ConvSum = 0, Rcv; /*Default timeout*/
	/*ADC Clock is set to 4.5 Mhz, Sampling time 239.5 cycles, +12.5 cycles conversion time two conversion
	 *  : 4.5e6/(2*(71.5+12.5)) app. 10kHz  */

	POT1_ConvSum += ADC_Values[0];
 80070a6:	4b98      	ldr	r3, [pc, #608]	; (8007308 <Idle_Works+0x268>)
 80070a8:	881a      	ldrh	r2, [r3, #0]
 80070aa:	4b98      	ldr	r3, [pc, #608]	; (800730c <Idle_Works+0x26c>)
 80070ac:	881b      	ldrh	r3, [r3, #0]
 80070ae:	4413      	add	r3, r2
 80070b0:	b29a      	uxth	r2, r3
 80070b2:	4b96      	ldr	r3, [pc, #600]	; (800730c <Idle_Works+0x26c>)
 80070b4:	801a      	strh	r2, [r3, #0]
	POT2_ConvSum += ADC_Values[1];
 80070b6:	4b94      	ldr	r3, [pc, #592]	; (8007308 <Idle_Works+0x268>)
 80070b8:	885a      	ldrh	r2, [r3, #2]
 80070ba:	4b95      	ldr	r3, [pc, #596]	; (8007310 <Idle_Works+0x270>)
 80070bc:	881b      	ldrh	r3, [r3, #0]
 80070be:	4413      	add	r3, r2
 80070c0:	b29a      	uxth	r2, r3
 80070c2:	4b93      	ldr	r3, [pc, #588]	; (8007310 <Idle_Works+0x270>)
 80070c4:	801a      	strh	r2, [r3, #0]
	ADCSAvgCounter++;
 80070c6:	4b93      	ldr	r3, [pc, #588]	; (8007314 <Idle_Works+0x274>)
 80070c8:	781b      	ldrb	r3, [r3, #0]
 80070ca:	3301      	adds	r3, #1
 80070cc:	b2da      	uxtb	r2, r3
 80070ce:	4b91      	ldr	r3, [pc, #580]	; (8007314 <Idle_Works+0x274>)
 80070d0:	701a      	strb	r2, [r3, #0]
	if (ADCSAvgCounter == 16) {
 80070d2:	4b90      	ldr	r3, [pc, #576]	; (8007314 <Idle_Works+0x274>)
 80070d4:	781b      	ldrb	r3, [r3, #0]
 80070d6:	2b10      	cmp	r3, #16
 80070d8:	d129      	bne.n	800712e <Idle_Works+0x8e>
		ADCSAvgCounter = 0;
 80070da:	4b8e      	ldr	r3, [pc, #568]	; (8007314 <Idle_Works+0x274>)
 80070dc:	2200      	movs	r2, #0
 80070de:	701a      	strb	r2, [r3, #0]
		Pot1_ConvAvg = POT1_ConvSum >> 4;
 80070e0:	4b8a      	ldr	r3, [pc, #552]	; (800730c <Idle_Works+0x26c>)
 80070e2:	881b      	ldrh	r3, [r3, #0]
 80070e4:	091b      	lsrs	r3, r3, #4
 80070e6:	b29a      	uxth	r2, r3
 80070e8:	4b8b      	ldr	r3, [pc, #556]	; (8007318 <Idle_Works+0x278>)
 80070ea:	801a      	strh	r2, [r3, #0]
		Pot2_ConvAvg = POT2_ConvSum >> 4;
 80070ec:	4b88      	ldr	r3, [pc, #544]	; (8007310 <Idle_Works+0x270>)
 80070ee:	881b      	ldrh	r3, [r3, #0]
 80070f0:	091b      	lsrs	r3, r3, #4
 80070f2:	b29a      	uxth	r2, r3
 80070f4:	4b89      	ldr	r3, [pc, #548]	; (800731c <Idle_Works+0x27c>)
 80070f6:	801a      	strh	r2, [r3, #0]
		Pot1_ConvAvg=Pot1_ConvAvg;
 80070f8:	4b87      	ldr	r3, [pc, #540]	; (8007318 <Idle_Works+0x278>)
 80070fa:	881a      	ldrh	r2, [r3, #0]
 80070fc:	4b86      	ldr	r3, [pc, #536]	; (8007318 <Idle_Works+0x278>)
 80070fe:	801a      	strh	r2, [r3, #0]
		Pot2_ConvAvg=Pot2_ConvAvg;
 8007100:	4b86      	ldr	r3, [pc, #536]	; (800731c <Idle_Works+0x27c>)
 8007102:	881a      	ldrh	r2, [r3, #0]
 8007104:	4b85      	ldr	r3, [pc, #532]	; (800731c <Idle_Works+0x27c>)
 8007106:	801a      	strh	r2, [r3, #0]
		POT1_ConvSum = 0;
 8007108:	4b80      	ldr	r3, [pc, #512]	; (800730c <Idle_Works+0x26c>)
 800710a:	2200      	movs	r2, #0
 800710c:	801a      	strh	r2, [r3, #0]
		POT2_ConvSum = 0;
 800710e:	4b80      	ldr	r3, [pc, #512]	; (8007310 <Idle_Works+0x270>)
 8007110:	2200      	movs	r2, #0
 8007112:	801a      	strh	r2, [r3, #0]
		if (EnableMotor==0)	{
 8007114:	4b82      	ldr	r3, [pc, #520]	; (8007320 <Idle_Works+0x280>)
 8007116:	781b      	ldrb	r3, [r3, #0]
 8007118:	2b00      	cmp	r3, #0
 800711a:	d108      	bne.n	800712e <Idle_Works+0x8e>
			EnableMotor=1;
 800711c:	4b80      	ldr	r3, [pc, #512]	; (8007320 <Idle_Works+0x280>)
 800711e:	2201      	movs	r2, #1
 8007120:	701a      	strb	r2, [r3, #0]
	 	    HAL_GPIO_WritePin(GPIOC,GPIO_PIN_14, GPIO_PIN_SET);
 8007122:	2201      	movs	r2, #1
 8007124:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8007128:	487e      	ldr	r0, [pc, #504]	; (8007324 <Idle_Works+0x284>)
 800712a:	f7fa fd2a 	bl	8001b82 <HAL_GPIO_WritePin>
		}

	}

	if (check == 1) {
 800712e:	4b7e      	ldr	r3, [pc, #504]	; (8007328 <Idle_Works+0x288>)
 8007130:	781b      	ldrb	r3, [r3, #0]
 8007132:	b2db      	uxtb	r3, r3
 8007134:	2b01      	cmp	r3, #1
 8007136:	f040 81a4 	bne.w	8007482 <Idle_Works+0x3e2>
		if (PrintMode == Intro) {
 800713a:	4b7c      	ldr	r3, [pc, #496]	; (800732c <Idle_Works+0x28c>)
 800713c:	781b      	ldrb	r3, [r3, #0]
 800713e:	2b00      	cmp	r3, #0
 8007140:	d15f      	bne.n	8007202 <Idle_Works+0x162>
			TransmitData[0] = 0x0A;			// new line
 8007142:	4b7b      	ldr	r3, [pc, #492]	; (8007330 <Idle_Works+0x290>)
 8007144:	220a      	movs	r2, #10
 8007146:	701a      	strb	r2, [r3, #0]
			for (int i = 1; i < 128; i++) {
 8007148:	2301      	movs	r3, #1
 800714a:	61fb      	str	r3, [r7, #28]
 800714c:	e007      	b.n	800715e <Idle_Works+0xbe>
				TransmitData[i] = 0;
 800714e:	4a78      	ldr	r2, [pc, #480]	; (8007330 <Idle_Works+0x290>)
 8007150:	69fb      	ldr	r3, [r7, #28]
 8007152:	4413      	add	r3, r2
 8007154:	2200      	movs	r2, #0
 8007156:	701a      	strb	r2, [r3, #0]
			for (int i = 1; i < 128; i++) {
 8007158:	69fb      	ldr	r3, [r7, #28]
 800715a:	3301      	adds	r3, #1
 800715c:	61fb      	str	r3, [r7, #28]
 800715e:	69fb      	ldr	r3, [r7, #28]
 8007160:	2b7f      	cmp	r3, #127	; 0x7f
 8007162:	ddf4      	ble.n	800714e <Idle_Works+0xae>
			}

			for (int i = 0; i < NUMBER_OF_PARAMETERS; i++) {
 8007164:	2300      	movs	r3, #0
 8007166:	61bb      	str	r3, [r7, #24]
 8007168:	e01b      	b.n	80071a2 <Idle_Works+0x102>
				strcat(TransmitData, StrArr[i]);
 800716a:	4a72      	ldr	r2, [pc, #456]	; (8007334 <Idle_Works+0x294>)
 800716c:	69bb      	ldr	r3, [r7, #24]
 800716e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007172:	4619      	mov	r1, r3
 8007174:	486e      	ldr	r0, [pc, #440]	; (8007330 <Idle_Works+0x290>)
 8007176:	f001 fb83 	bl	8008880 <strcat>
				sprintf(str, "%d", ParamArray[i]);
 800717a:	4a6f      	ldr	r2, [pc, #444]	; (8007338 <Idle_Works+0x298>)
 800717c:	69bb      	ldr	r3, [r7, #24]
 800717e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007182:	461a      	mov	r2, r3
 8007184:	496d      	ldr	r1, [pc, #436]	; (800733c <Idle_Works+0x29c>)
 8007186:	486e      	ldr	r0, [pc, #440]	; (8007340 <Idle_Works+0x2a0>)
 8007188:	f001 fb56 	bl	8008838 <siprintf>
				strcat(str, CR);
 800718c:	496d      	ldr	r1, [pc, #436]	; (8007344 <Idle_Works+0x2a4>)
 800718e:	486c      	ldr	r0, [pc, #432]	; (8007340 <Idle_Works+0x2a0>)
 8007190:	f001 fb76 	bl	8008880 <strcat>
				strcat(TransmitData, str);
 8007194:	496a      	ldr	r1, [pc, #424]	; (8007340 <Idle_Works+0x2a0>)
 8007196:	4866      	ldr	r0, [pc, #408]	; (8007330 <Idle_Works+0x290>)
 8007198:	f001 fb72 	bl	8008880 <strcat>
			for (int i = 0; i < NUMBER_OF_PARAMETERS; i++) {
 800719c:	69bb      	ldr	r3, [r7, #24]
 800719e:	3301      	adds	r3, #1
 80071a0:	61bb      	str	r3, [r7, #24]
 80071a2:	69bb      	ldr	r3, [r7, #24]
 80071a4:	2b03      	cmp	r3, #3
 80071a6:	dde0      	ble.n	800716a <Idle_Works+0xca>
			}

			strcat(TransmitData, CR);
 80071a8:	4966      	ldr	r1, [pc, #408]	; (8007344 <Idle_Works+0x2a4>)
 80071aa:	4861      	ldr	r0, [pc, #388]	; (8007330 <Idle_Works+0x290>)
 80071ac:	f001 fb68 	bl	8008880 <strcat>
			strcat(TransmitData, StrArr[NUMBER_OF_PARAMETERS]);
 80071b0:	4b60      	ldr	r3, [pc, #384]	; (8007334 <Idle_Works+0x294>)
 80071b2:	691b      	ldr	r3, [r3, #16]
 80071b4:	4619      	mov	r1, r3
 80071b6:	485e      	ldr	r0, [pc, #376]	; (8007330 <Idle_Works+0x290>)
 80071b8:	f001 fb62 	bl	8008880 <strcat>

			CDC_Transmit_FS((uint8_t *) TransmitData, strlen(TransmitData));
 80071bc:	485c      	ldr	r0, [pc, #368]	; (8007330 <Idle_Works+0x290>)
 80071be:	f7f8 ffc5 	bl	800014c <strlen>
 80071c2:	4603      	mov	r3, r0
 80071c4:	b29b      	uxth	r3, r3
 80071c6:	4619      	mov	r1, r3
 80071c8:	4859      	ldr	r0, [pc, #356]	; (8007330 <Idle_Works+0x290>)
 80071ca:	f000 ff07 	bl	8007fdc <CDC_Transmit_FS>
			for (int i = 0; i < dataSize; i++) {
 80071ce:	2300      	movs	r3, #0
 80071d0:	617b      	str	r3, [r7, #20]
 80071d2:	e007      	b.n	80071e4 <Idle_Works+0x144>
				ReceivedData[i] = 0;
 80071d4:	4a5c      	ldr	r2, [pc, #368]	; (8007348 <Idle_Works+0x2a8>)
 80071d6:	697b      	ldr	r3, [r7, #20]
 80071d8:	4413      	add	r3, r2
 80071da:	2200      	movs	r2, #0
 80071dc:	701a      	strb	r2, [r3, #0]
			for (int i = 0; i < dataSize; i++) {
 80071de:	697b      	ldr	r3, [r7, #20]
 80071e0:	3301      	adds	r3, #1
 80071e2:	617b      	str	r3, [r7, #20]
 80071e4:	697a      	ldr	r2, [r7, #20]
 80071e6:	4b59      	ldr	r3, [pc, #356]	; (800734c <Idle_Works+0x2ac>)
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	429a      	cmp	r2, r3
 80071ec:	d3f2      	bcc.n	80071d4 <Idle_Works+0x134>
			}

			check = 0;
 80071ee:	4b4e      	ldr	r3, [pc, #312]	; (8007328 <Idle_Works+0x288>)
 80071f0:	2200      	movs	r2, #0
 80071f2:	701a      	strb	r2, [r3, #0]
			PrintMode = Giris;
 80071f4:	4b4d      	ldr	r3, [pc, #308]	; (800732c <Idle_Works+0x28c>)
 80071f6:	2201      	movs	r2, #1
 80071f8:	701a      	strb	r2, [r3, #0]
			ParametreCount = 0;
 80071fa:	4b55      	ldr	r3, [pc, #340]	; (8007350 <Idle_Works+0x2b0>)
 80071fc:	2200      	movs	r2, #0
 80071fe:	701a      	strb	r2, [r3, #0]
			}
			PrintMode = Intro;
			check = 0;
		}
	}
}
 8007200:	e13f      	b.n	8007482 <Idle_Works+0x3e2>
		else if (PrintMode == Giris) {
 8007202:	4b4a      	ldr	r3, [pc, #296]	; (800732c <Idle_Works+0x28c>)
 8007204:	781b      	ldrb	r3, [r3, #0]
 8007206:	2b01      	cmp	r3, #1
 8007208:	f040 80cd 	bne.w	80073a6 <Idle_Works+0x306>
			for (int i = 0; i < 128; i++) {
 800720c:	2300      	movs	r3, #0
 800720e:	613b      	str	r3, [r7, #16]
 8007210:	e007      	b.n	8007222 <Idle_Works+0x182>
				TransmitData[i] = 0;
 8007212:	4a47      	ldr	r2, [pc, #284]	; (8007330 <Idle_Works+0x290>)
 8007214:	693b      	ldr	r3, [r7, #16]
 8007216:	4413      	add	r3, r2
 8007218:	2200      	movs	r2, #0
 800721a:	701a      	strb	r2, [r3, #0]
			for (int i = 0; i < 128; i++) {
 800721c:	693b      	ldr	r3, [r7, #16]
 800721e:	3301      	adds	r3, #1
 8007220:	613b      	str	r3, [r7, #16]
 8007222:	693b      	ldr	r3, [r7, #16]
 8007224:	2b7f      	cmp	r3, #127	; 0x7f
 8007226:	ddf4      	ble.n	8007212 <Idle_Works+0x172>
			Rcv = atoi(ReceivedData);
 8007228:	4847      	ldr	r0, [pc, #284]	; (8007348 <Idle_Works+0x2a8>)
 800722a:	f001 face 	bl	80087ca <atoi>
 800722e:	4603      	mov	r3, r0
 8007230:	b29a      	uxth	r2, r3
 8007232:	4b48      	ldr	r3, [pc, #288]	; (8007354 <Idle_Works+0x2b4>)
 8007234:	801a      	strh	r2, [r3, #0]
			for (int i = 0; i < dataSize; i++) {
 8007236:	2300      	movs	r3, #0
 8007238:	60fb      	str	r3, [r7, #12]
 800723a:	e007      	b.n	800724c <Idle_Works+0x1ac>
				ReceivedData[i] = 0;
 800723c:	4a42      	ldr	r2, [pc, #264]	; (8007348 <Idle_Works+0x2a8>)
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	4413      	add	r3, r2
 8007242:	2200      	movs	r2, #0
 8007244:	701a      	strb	r2, [r3, #0]
			for (int i = 0; i < dataSize; i++) {
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	3301      	adds	r3, #1
 800724a:	60fb      	str	r3, [r7, #12]
 800724c:	68fa      	ldr	r2, [r7, #12]
 800724e:	4b3f      	ldr	r3, [pc, #252]	; (800734c <Idle_Works+0x2ac>)
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	429a      	cmp	r2, r3
 8007254:	d3f2      	bcc.n	800723c <Idle_Works+0x19c>
			if ( ((Rcv <= 100) && ParametreCount<2) || ((Rcv <= 5000) && ParametreCount>=2 ))			 {
 8007256:	4b3f      	ldr	r3, [pc, #252]	; (8007354 <Idle_Works+0x2b4>)
 8007258:	881b      	ldrh	r3, [r3, #0]
 800725a:	2b64      	cmp	r3, #100	; 0x64
 800725c:	d803      	bhi.n	8007266 <Idle_Works+0x1c6>
 800725e:	4b3c      	ldr	r3, [pc, #240]	; (8007350 <Idle_Works+0x2b0>)
 8007260:	781b      	ldrb	r3, [r3, #0]
 8007262:	2b01      	cmp	r3, #1
 8007264:	d909      	bls.n	800727a <Idle_Works+0x1da>
 8007266:	4b3b      	ldr	r3, [pc, #236]	; (8007354 <Idle_Works+0x2b4>)
 8007268:	881b      	ldrh	r3, [r3, #0]
 800726a:	f241 3288 	movw	r2, #5000	; 0x1388
 800726e:	4293      	cmp	r3, r2
 8007270:	d874      	bhi.n	800735c <Idle_Works+0x2bc>
 8007272:	4b37      	ldr	r3, [pc, #220]	; (8007350 <Idle_Works+0x2b0>)
 8007274:	781b      	ldrb	r3, [r3, #0]
 8007276:	2b01      	cmp	r3, #1
 8007278:	d970      	bls.n	800735c <Idle_Works+0x2bc>
				ScaleArray[ParametreCount] = Rcv;
 800727a:	4b35      	ldr	r3, [pc, #212]	; (8007350 <Idle_Works+0x2b0>)
 800727c:	781b      	ldrb	r3, [r3, #0]
 800727e:	461a      	mov	r2, r3
 8007280:	4b34      	ldr	r3, [pc, #208]	; (8007354 <Idle_Works+0x2b4>)
 8007282:	8819      	ldrh	r1, [r3, #0]
 8007284:	4b34      	ldr	r3, [pc, #208]	; (8007358 <Idle_Works+0x2b8>)
 8007286:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
				sprintf(str, "%d", ScaleArray[ParametreCount]);
 800728a:	4b31      	ldr	r3, [pc, #196]	; (8007350 <Idle_Works+0x2b0>)
 800728c:	781b      	ldrb	r3, [r3, #0]
 800728e:	461a      	mov	r2, r3
 8007290:	4b31      	ldr	r3, [pc, #196]	; (8007358 <Idle_Works+0x2b8>)
 8007292:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8007296:	461a      	mov	r2, r3
 8007298:	4928      	ldr	r1, [pc, #160]	; (800733c <Idle_Works+0x29c>)
 800729a:	4829      	ldr	r0, [pc, #164]	; (8007340 <Idle_Works+0x2a0>)
 800729c:	f001 facc 	bl	8008838 <siprintf>
				strcat(TransmitData, str);
 80072a0:	4927      	ldr	r1, [pc, #156]	; (8007340 <Idle_Works+0x2a0>)
 80072a2:	4823      	ldr	r0, [pc, #140]	; (8007330 <Idle_Works+0x290>)
 80072a4:	f001 faec 	bl	8008880 <strcat>
				ParametreCount++;
 80072a8:	4b29      	ldr	r3, [pc, #164]	; (8007350 <Idle_Works+0x2b0>)
 80072aa:	781b      	ldrb	r3, [r3, #0]
 80072ac:	3301      	adds	r3, #1
 80072ae:	b2da      	uxtb	r2, r3
 80072b0:	4b27      	ldr	r3, [pc, #156]	; (8007350 <Idle_Works+0x2b0>)
 80072b2:	701a      	strb	r2, [r3, #0]
				strcat(TransmitData, CR);
 80072b4:	4923      	ldr	r1, [pc, #140]	; (8007344 <Idle_Works+0x2a4>)
 80072b6:	481e      	ldr	r0, [pc, #120]	; (8007330 <Idle_Works+0x290>)
 80072b8:	f001 fae2 	bl	8008880 <strcat>
				if (ParametreCount < NUMBER_OF_PARAMETERS)
 80072bc:	4b24      	ldr	r3, [pc, #144]	; (8007350 <Idle_Works+0x2b0>)
 80072be:	781b      	ldrb	r3, [r3, #0]
 80072c0:	2b03      	cmp	r3, #3
 80072c2:	d80a      	bhi.n	80072da <Idle_Works+0x23a>
							StrArr[NUMBER_OF_PARAMETERS + ParametreCount]);
 80072c4:	4b22      	ldr	r3, [pc, #136]	; (8007350 <Idle_Works+0x2b0>)
 80072c6:	781b      	ldrb	r3, [r3, #0]
 80072c8:	3304      	adds	r3, #4
					strcat(TransmitData,
 80072ca:	4a1a      	ldr	r2, [pc, #104]	; (8007334 <Idle_Works+0x294>)
 80072cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80072d0:	4619      	mov	r1, r3
 80072d2:	4817      	ldr	r0, [pc, #92]	; (8007330 <Idle_Works+0x290>)
 80072d4:	f001 fad4 	bl	8008880 <strcat>
 80072d8:	e00c      	b.n	80072f4 <Idle_Works+0x254>
					PrintMode = Kayit;
 80072da:	4b14      	ldr	r3, [pc, #80]	; (800732c <Idle_Works+0x28c>)
 80072dc:	2202      	movs	r2, #2
 80072de:	701a      	strb	r2, [r3, #0]
					strcat(TransmitData, CR);
 80072e0:	4918      	ldr	r1, [pc, #96]	; (8007344 <Idle_Works+0x2a4>)
 80072e2:	4813      	ldr	r0, [pc, #76]	; (8007330 <Idle_Works+0x290>)
 80072e4:	f001 facc 	bl	8008880 <strcat>
					strcat(TransmitData, StrArr[NUMBER_OF_STRING - 2]);
 80072e8:	4b12      	ldr	r3, [pc, #72]	; (8007334 <Idle_Works+0x294>)
 80072ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072ec:	4619      	mov	r1, r3
 80072ee:	4810      	ldr	r0, [pc, #64]	; (8007330 <Idle_Works+0x290>)
 80072f0:	f001 fac6 	bl	8008880 <strcat>
				CDC_Transmit_FS((uint8_t *) TransmitData, strlen(TransmitData));
 80072f4:	480e      	ldr	r0, [pc, #56]	; (8007330 <Idle_Works+0x290>)
 80072f6:	f7f8 ff29 	bl	800014c <strlen>
 80072fa:	4603      	mov	r3, r0
 80072fc:	b29b      	uxth	r3, r3
 80072fe:	4619      	mov	r1, r3
 8007300:	480b      	ldr	r0, [pc, #44]	; (8007330 <Idle_Works+0x290>)
 8007302:	f000 fe6b 	bl	8007fdc <CDC_Transmit_FS>
 8007306:	e04a      	b.n	800739e <Idle_Works+0x2fe>
 8007308:	2000082c 	.word	0x2000082c
 800730c:	20000388 	.word	0x20000388
 8007310:	2000038a 	.word	0x2000038a
 8007314:	2000038c 	.word	0x2000038c
 8007318:	20000714 	.word	0x20000714
 800731c:	2000075a 	.word	0x2000075a
 8007320:	2000038d 	.word	0x2000038d
 8007324:	40011000 	.word	0x40011000
 8007328:	200004b0 	.word	0x200004b0
 800732c:	2000038e 	.word	0x2000038e
 8007330:	20000390 	.word	0x20000390
 8007334:	2000072c 	.word	0x2000072c
 8007338:	20000720 	.word	0x20000720
 800733c:	080093b0 	.word	0x080093b0
 8007340:	20000410 	.word	0x20000410
 8007344:	080093fc 	.word	0x080093fc
 8007348:	20000444 	.word	0x20000444
 800734c:	200004ac 	.word	0x200004ac
 8007350:	2000041a 	.word	0x2000041a
 8007354:	2000041c 	.word	0x2000041c
 8007358:	20000704 	.word	0x20000704
				strcat(TransmitData, CR);
 800735c:	494b      	ldr	r1, [pc, #300]	; (800748c <Idle_Works+0x3ec>)
 800735e:	484c      	ldr	r0, [pc, #304]	; (8007490 <Idle_Works+0x3f0>)
 8007360:	f001 fa8e 	bl	8008880 <strcat>
				strcat(TransmitData, StrArr[NUMBER_OF_STRING - 3]);
 8007364:	4b4b      	ldr	r3, [pc, #300]	; (8007494 <Idle_Works+0x3f4>)
 8007366:	6a1b      	ldr	r3, [r3, #32]
 8007368:	4619      	mov	r1, r3
 800736a:	4849      	ldr	r0, [pc, #292]	; (8007490 <Idle_Works+0x3f0>)
 800736c:	f001 fa88 	bl	8008880 <strcat>
				strcat(TransmitData, CR);
 8007370:	4946      	ldr	r1, [pc, #280]	; (800748c <Idle_Works+0x3ec>)
 8007372:	4847      	ldr	r0, [pc, #284]	; (8007490 <Idle_Works+0x3f0>)
 8007374:	f001 fa84 	bl	8008880 <strcat>
				strcat(TransmitData, StrArr[NUMBER_OF_PARAMETERS + ParametreCount]);
 8007378:	4b47      	ldr	r3, [pc, #284]	; (8007498 <Idle_Works+0x3f8>)
 800737a:	781b      	ldrb	r3, [r3, #0]
 800737c:	3304      	adds	r3, #4
 800737e:	4a45      	ldr	r2, [pc, #276]	; (8007494 <Idle_Works+0x3f4>)
 8007380:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007384:	4619      	mov	r1, r3
 8007386:	4842      	ldr	r0, [pc, #264]	; (8007490 <Idle_Works+0x3f0>)
 8007388:	f001 fa7a 	bl	8008880 <strcat>
				CDC_Transmit_FS((uint8_t *) TransmitData, strlen(TransmitData));
 800738c:	4840      	ldr	r0, [pc, #256]	; (8007490 <Idle_Works+0x3f0>)
 800738e:	f7f8 fedd 	bl	800014c <strlen>
 8007392:	4603      	mov	r3, r0
 8007394:	b29b      	uxth	r3, r3
 8007396:	4619      	mov	r1, r3
 8007398:	483d      	ldr	r0, [pc, #244]	; (8007490 <Idle_Works+0x3f0>)
 800739a:	f000 fe1f 	bl	8007fdc <CDC_Transmit_FS>
			check = 0;
 800739e:	4b3f      	ldr	r3, [pc, #252]	; (800749c <Idle_Works+0x3fc>)
 80073a0:	2200      	movs	r2, #0
 80073a2:	701a      	strb	r2, [r3, #0]
}
 80073a4:	e06d      	b.n	8007482 <Idle_Works+0x3e2>
		else if (PrintMode == Kayit) {
 80073a6:	4b3e      	ldr	r3, [pc, #248]	; (80074a0 <Idle_Works+0x400>)
 80073a8:	781b      	ldrb	r3, [r3, #0]
 80073aa:	2b02      	cmp	r3, #2
 80073ac:	d169      	bne.n	8007482 <Idle_Works+0x3e2>
			for (int i = 0; i < 128; i++) {
 80073ae:	2300      	movs	r3, #0
 80073b0:	60bb      	str	r3, [r7, #8]
 80073b2:	e007      	b.n	80073c4 <Idle_Works+0x324>
				TransmitData[i] = 0;
 80073b4:	4a36      	ldr	r2, [pc, #216]	; (8007490 <Idle_Works+0x3f0>)
 80073b6:	68bb      	ldr	r3, [r7, #8]
 80073b8:	4413      	add	r3, r2
 80073ba:	2200      	movs	r2, #0
 80073bc:	701a      	strb	r2, [r3, #0]
			for (int i = 0; i < 128; i++) {
 80073be:	68bb      	ldr	r3, [r7, #8]
 80073c0:	3301      	adds	r3, #1
 80073c2:	60bb      	str	r3, [r7, #8]
 80073c4:	68bb      	ldr	r3, [r7, #8]
 80073c6:	2b7f      	cmp	r3, #127	; 0x7f
 80073c8:	ddf4      	ble.n	80073b4 <Idle_Works+0x314>
			if (ReceivedData[0] == 'y') {
 80073ca:	4b36      	ldr	r3, [pc, #216]	; (80074a4 <Idle_Works+0x404>)
 80073cc:	781b      	ldrb	r3, [r3, #0]
 80073ce:	2b79      	cmp	r3, #121	; 0x79
 80073d0:	d151      	bne.n	8007476 <Idle_Works+0x3d6>
				for (int i = 0; i < dataSize; i++) {
 80073d2:	2300      	movs	r3, #0
 80073d4:	607b      	str	r3, [r7, #4]
 80073d6:	e007      	b.n	80073e8 <Idle_Works+0x348>
					ReceivedData[i] = 0;
 80073d8:	4a32      	ldr	r2, [pc, #200]	; (80074a4 <Idle_Works+0x404>)
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	4413      	add	r3, r2
 80073de:	2200      	movs	r2, #0
 80073e0:	701a      	strb	r2, [r3, #0]
				for (int i = 0; i < dataSize; i++) {
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	3301      	adds	r3, #1
 80073e6:	607b      	str	r3, [r7, #4]
 80073e8:	687a      	ldr	r2, [r7, #4]
 80073ea:	4b2f      	ldr	r3, [pc, #188]	; (80074a8 <Idle_Works+0x408>)
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	429a      	cmp	r2, r3
 80073f0:	d3f2      	bcc.n	80073d8 <Idle_Works+0x338>
				ParamArray[0] = TIM2PERIOD / 100 * ScaleArray[0];
 80073f2:	4b2e      	ldr	r3, [pc, #184]	; (80074ac <Idle_Works+0x40c>)
 80073f4:	881b      	ldrh	r3, [r3, #0]
 80073f6:	4a2e      	ldr	r2, [pc, #184]	; (80074b0 <Idle_Works+0x410>)
 80073f8:	fba2 2303 	umull	r2, r3, r2, r3
 80073fc:	095b      	lsrs	r3, r3, #5
 80073fe:	b29b      	uxth	r3, r3
 8007400:	4a2c      	ldr	r2, [pc, #176]	; (80074b4 <Idle_Works+0x414>)
 8007402:	8812      	ldrh	r2, [r2, #0]
 8007404:	fb02 f303 	mul.w	r3, r2, r3
 8007408:	b29a      	uxth	r2, r3
 800740a:	4b2b      	ldr	r3, [pc, #172]	; (80074b8 <Idle_Works+0x418>)
 800740c:	801a      	strh	r2, [r3, #0]
				ParamArray[1] = TIM2PERIOD / 100 * ScaleArray[1];
 800740e:	4b27      	ldr	r3, [pc, #156]	; (80074ac <Idle_Works+0x40c>)
 8007410:	881b      	ldrh	r3, [r3, #0]
 8007412:	4a27      	ldr	r2, [pc, #156]	; (80074b0 <Idle_Works+0x410>)
 8007414:	fba2 2303 	umull	r2, r3, r2, r3
 8007418:	095b      	lsrs	r3, r3, #5
 800741a:	b29b      	uxth	r3, r3
 800741c:	4a25      	ldr	r2, [pc, #148]	; (80074b4 <Idle_Works+0x414>)
 800741e:	8852      	ldrh	r2, [r2, #2]
 8007420:	fb02 f303 	mul.w	r3, r2, r3
 8007424:	b29a      	uxth	r2, r3
 8007426:	4b24      	ldr	r3, [pc, #144]	; (80074b8 <Idle_Works+0x418>)
 8007428:	805a      	strh	r2, [r3, #2]
				ParamArray[2] = ScaleArray[2];				// ms
 800742a:	4b22      	ldr	r3, [pc, #136]	; (80074b4 <Idle_Works+0x414>)
 800742c:	889a      	ldrh	r2, [r3, #4]
 800742e:	4b22      	ldr	r3, [pc, #136]	; (80074b8 <Idle_Works+0x418>)
 8007430:	809a      	strh	r2, [r3, #4]
				ParamArray[3] = ScaleArray[3];				// ms
 8007432:	4b20      	ldr	r3, [pc, #128]	; (80074b4 <Idle_Works+0x414>)
 8007434:	88da      	ldrh	r2, [r3, #6]
 8007436:	4b20      	ldr	r3, [pc, #128]	; (80074b8 <Idle_Works+0x418>)
 8007438:	80da      	strh	r2, [r3, #6]
				DutyMAX = ParamArray[0];
 800743a:	4b1f      	ldr	r3, [pc, #124]	; (80074b8 <Idle_Works+0x418>)
 800743c:	881a      	ldrh	r2, [r3, #0]
 800743e:	4b1f      	ldr	r3, [pc, #124]	; (80074bc <Idle_Works+0x41c>)
 8007440:	801a      	strh	r2, [r3, #0]
				DutyMAX_Reverse = ParamArray[1];
 8007442:	4b1d      	ldr	r3, [pc, #116]	; (80074b8 <Idle_Works+0x418>)
 8007444:	885a      	ldrh	r2, [r3, #2]
 8007446:	4b1e      	ldr	r3, [pc, #120]	; (80074c0 <Idle_Works+0x420>)
 8007448:	801a      	strh	r2, [r3, #0]
				strcat(TransmitData, CR);
 800744a:	4910      	ldr	r1, [pc, #64]	; (800748c <Idle_Works+0x3ec>)
 800744c:	4810      	ldr	r0, [pc, #64]	; (8007490 <Idle_Works+0x3f0>)
 800744e:	f001 fa17 	bl	8008880 <strcat>
				strcat(TransmitData, StrArr[NUMBER_OF_STRING - 1]);
 8007452:	4b10      	ldr	r3, [pc, #64]	; (8007494 <Idle_Works+0x3f4>)
 8007454:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007456:	4619      	mov	r1, r3
 8007458:	480d      	ldr	r0, [pc, #52]	; (8007490 <Idle_Works+0x3f0>)
 800745a:	f001 fa11 	bl	8008880 <strcat>
				CDC_Transmit_FS((uint8_t *) TransmitData, strlen(TransmitData));
 800745e:	480c      	ldr	r0, [pc, #48]	; (8007490 <Idle_Works+0x3f0>)
 8007460:	f7f8 fe74 	bl	800014c <strlen>
 8007464:	4603      	mov	r3, r0
 8007466:	b29b      	uxth	r3, r3
 8007468:	4619      	mov	r1, r3
 800746a:	4809      	ldr	r0, [pc, #36]	; (8007490 <Idle_Works+0x3f0>)
 800746c:	f000 fdb6 	bl	8007fdc <CDC_Transmit_FS>
				SaveandExit(ParamArray);
 8007470:	4811      	ldr	r0, [pc, #68]	; (80074b8 <Idle_Works+0x418>)
 8007472:	f000 fa6b 	bl	800794c <SaveandExit>
			PrintMode = Intro;
 8007476:	4b0a      	ldr	r3, [pc, #40]	; (80074a0 <Idle_Works+0x400>)
 8007478:	2200      	movs	r2, #0
 800747a:	701a      	strb	r2, [r3, #0]
			check = 0;
 800747c:	4b07      	ldr	r3, [pc, #28]	; (800749c <Idle_Works+0x3fc>)
 800747e:	2200      	movs	r2, #0
 8007480:	701a      	strb	r2, [r3, #0]
}
 8007482:	bf00      	nop
 8007484:	3720      	adds	r7, #32
 8007486:	46bd      	mov	sp, r7
 8007488:	bd80      	pop	{r7, pc}
 800748a:	bf00      	nop
 800748c:	080093fc 	.word	0x080093fc
 8007490:	20000390 	.word	0x20000390
 8007494:	2000072c 	.word	0x2000072c
 8007498:	2000041a 	.word	0x2000041a
 800749c:	200004b0 	.word	0x200004b0
 80074a0:	2000038e 	.word	0x2000038e
 80074a4:	20000444 	.word	0x20000444
 80074a8:	200004ac 	.word	0x200004ac
 80074ac:	20000716 	.word	0x20000716
 80074b0:	51eb851f 	.word	0x51eb851f
 80074b4:	20000704 	.word	0x20000704
 80074b8:	20000720 	.word	0x20000720
 80074bc:	20000758 	.word	0x20000758
 80074c0:	2000070c 	.word	0x2000070c

080074c4 <Forward>:

void Forward (void){
 80074c4:	b598      	push	{r3, r4, r7, lr}
 80074c6:	af00      	add	r7, sp, #0

	static bool ForwardFlag = 0;
	static uint16_t Forwardimeout = 100; /*Default timeout*/

	/* State entry works*/
	if (ForwardFlag) {
 80074c8:	4b35      	ldr	r3, [pc, #212]	; (80075a0 <Forward+0xdc>)
 80074ca:	781b      	ldrb	r3, [r3, #0]
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d028      	beq.n	8007522 <Forward+0x5e>
		ForwardFlag = FALSE;
 80074d0:	4b33      	ldr	r3, [pc, #204]	; (80075a0 <Forward+0xdc>)
 80074d2:	2200      	movs	r2, #0
 80074d4:	701a      	strb	r2, [r3, #0]
		StateSandClock = 0;
 80074d6:	4b33      	ldr	r3, [pc, #204]	; (80075a4 <Forward+0xe0>)
 80074d8:	2200      	movs	r2, #0
 80074da:	801a      	strh	r2, [r3, #0]
		Duty = 0;
 80074dc:	4b32      	ldr	r3, [pc, #200]	; (80075a8 <Forward+0xe4>)
 80074de:	2200      	movs	r2, #0
 80074e0:	801a      	strh	r2, [r3, #0]
		Forwardimeout= 100+(uint16_t) ((float) ParamArray[2] * (float) Pot1_ConvAvg/4096.0f);
 80074e2:	4b32      	ldr	r3, [pc, #200]	; (80075ac <Forward+0xe8>)
 80074e4:	889b      	ldrh	r3, [r3, #4]
 80074e6:	4618      	mov	r0, r3
 80074e8:	f7f8 feee 	bl	80002c8 <__aeabi_ui2f>
 80074ec:	4604      	mov	r4, r0
 80074ee:	4b30      	ldr	r3, [pc, #192]	; (80075b0 <Forward+0xec>)
 80074f0:	881b      	ldrh	r3, [r3, #0]
 80074f2:	4618      	mov	r0, r3
 80074f4:	f7f8 fee8 	bl	80002c8 <__aeabi_ui2f>
 80074f8:	4603      	mov	r3, r0
 80074fa:	4619      	mov	r1, r3
 80074fc:	4620      	mov	r0, r4
 80074fe:	f7f8 ff3b 	bl	8000378 <__aeabi_fmul>
 8007502:	4603      	mov	r3, r0
 8007504:	f04f 418b 	mov.w	r1, #1166016512	; 0x45800000
 8007508:	4618      	mov	r0, r3
 800750a:	f7f8 ffe9 	bl	80004e0 <__aeabi_fdiv>
 800750e:	4603      	mov	r3, r0
 8007510:	4618      	mov	r0, r3
 8007512:	f7f9 f881 	bl	8000618 <__aeabi_f2uiz>
 8007516:	4603      	mov	r3, r0
 8007518:	b29b      	uxth	r3, r3
 800751a:	3364      	adds	r3, #100	; 0x64
 800751c:	b29a      	uxth	r2, r3
 800751e:	4b25      	ldr	r3, [pc, #148]	; (80075b4 <Forward+0xf0>)
 8007520:	801a      	strh	r2, [r3, #0]
	}

	if (_10msFlagScan)	{
 8007522:	4b25      	ldr	r3, [pc, #148]	; (80075b8 <Forward+0xf4>)
 8007524:	781b      	ldrb	r3, [r3, #0]
 8007526:	2b00      	cmp	r3, #0
 8007528:	d021      	beq.n	800756e <Forward+0xaa>
		StateSandClock += 10;
 800752a:	4b1e      	ldr	r3, [pc, #120]	; (80075a4 <Forward+0xe0>)
 800752c:	881b      	ldrh	r3, [r3, #0]
 800752e:	330a      	adds	r3, #10
 8007530:	b29a      	uxth	r2, r3
 8007532:	4b1c      	ldr	r3, [pc, #112]	; (80075a4 <Forward+0xe0>)
 8007534:	801a      	strh	r2, [r3, #0]
		if (Duty < (DutyMAX-(DutyMAX>>5U))) Duty=Duty+(DutyMAX>>5U);
 8007536:	4b1c      	ldr	r3, [pc, #112]	; (80075a8 <Forward+0xe4>)
 8007538:	881b      	ldrh	r3, [r3, #0]
 800753a:	461a      	mov	r2, r3
 800753c:	4b1f      	ldr	r3, [pc, #124]	; (80075bc <Forward+0xf8>)
 800753e:	881b      	ldrh	r3, [r3, #0]
 8007540:	4619      	mov	r1, r3
 8007542:	4b1e      	ldr	r3, [pc, #120]	; (80075bc <Forward+0xf8>)
 8007544:	881b      	ldrh	r3, [r3, #0]
 8007546:	095b      	lsrs	r3, r3, #5
 8007548:	b29b      	uxth	r3, r3
 800754a:	1acb      	subs	r3, r1, r3
 800754c:	429a      	cmp	r2, r3
 800754e:	da0a      	bge.n	8007566 <Forward+0xa2>
 8007550:	4b1a      	ldr	r3, [pc, #104]	; (80075bc <Forward+0xf8>)
 8007552:	881b      	ldrh	r3, [r3, #0]
 8007554:	095b      	lsrs	r3, r3, #5
 8007556:	b29a      	uxth	r2, r3
 8007558:	4b13      	ldr	r3, [pc, #76]	; (80075a8 <Forward+0xe4>)
 800755a:	881b      	ldrh	r3, [r3, #0]
 800755c:	4413      	add	r3, r2
 800755e:	b29a      	uxth	r2, r3
 8007560:	4b11      	ldr	r3, [pc, #68]	; (80075a8 <Forward+0xe4>)
 8007562:	801a      	strh	r2, [r3, #0]
 8007564:	e003      	b.n	800756e <Forward+0xaa>
		else Duty=DutyMAX;
 8007566:	4b15      	ldr	r3, [pc, #84]	; (80075bc <Forward+0xf8>)
 8007568:	881a      	ldrh	r2, [r3, #0]
 800756a:	4b0f      	ldr	r3, [pc, #60]	; (80075a8 <Forward+0xe4>)
 800756c:	801a      	strh	r2, [r3, #0]
	}

	if (StateSandClock > Forwardimeout) {
 800756e:	4b0d      	ldr	r3, [pc, #52]	; (80075a4 <Forward+0xe0>)
 8007570:	881a      	ldrh	r2, [r3, #0]
 8007572:	4b10      	ldr	r3, [pc, #64]	; (80075b4 <Forward+0xf0>)
 8007574:	881b      	ldrh	r3, [r3, #0]
 8007576:	429a      	cmp	r2, r3
 8007578:	d910      	bls.n	800759c <Forward+0xd8>

		HAL_TIM_PWM_Stop(&htim2,TIM_CHANNEL_1);
 800757a:	2100      	movs	r1, #0
 800757c:	4810      	ldr	r0, [pc, #64]	; (80075c0 <Forward+0xfc>)
 800757e:	f7fb ff73 	bl	8003468 <HAL_TIM_PWM_Stop>
		HAL_TIM_PWM_Stop(&htim2,TIM_CHANNEL_2);
 8007582:	2104      	movs	r1, #4
 8007584:	480e      	ldr	r0, [pc, #56]	; (80075c0 <Forward+0xfc>)
 8007586:	f7fb ff6f 	bl	8003468 <HAL_TIM_PWM_Stop>
		Alpha_State_Ptr=*Wait_Forward;
 800758a:	4b0e      	ldr	r3, [pc, #56]	; (80075c4 <Forward+0x100>)
 800758c:	4a0e      	ldr	r2, [pc, #56]	; (80075c8 <Forward+0x104>)
 800758e:	601a      	str	r2, [r3, #0]
		ForwardFlag = TRUE;
 8007590:	4b03      	ldr	r3, [pc, #12]	; (80075a0 <Forward+0xdc>)
 8007592:	2201      	movs	r2, #1
 8007594:	701a      	strb	r2, [r3, #0]
		StateSandClock=0;
 8007596:	4b03      	ldr	r3, [pc, #12]	; (80075a4 <Forward+0xe0>)
 8007598:	2200      	movs	r2, #0
 800759a:	801a      	strh	r2, [r3, #0]
	}

}
 800759c:	bf00      	nop
 800759e:	bd98      	pop	{r3, r4, r7, pc}
 80075a0:	2000041e 	.word	0x2000041e
 80075a4:	20000768 	.word	0x20000768
 80075a8:	2000071e 	.word	0x2000071e
 80075ac:	20000720 	.word	0x20000720
 80075b0:	20000714 	.word	0x20000714
 80075b4:	20000118 	.word	0x20000118
 80075b8:	20000700 	.word	0x20000700
 80075bc:	20000758 	.word	0x20000758
 80075c0:	200007ec 	.word	0x200007ec
 80075c4:	20000764 	.word	0x20000764
 80075c8:	080077c1 	.word	0x080077c1

080075cc <Wait_Reverse>:

void Wait_Reverse (void){
 80075cc:	b598      	push	{r3, r4, r7, lr}
 80075ce:	af00      	add	r7, sp, #0
	static __IO uint32_t tmpccmrx;
	static bool WaitReverseFlag = 0;
	static uint16_t Wait_ReverseTimeout = 100;  /*Default timeout*/

	/* State entry works*/
	if (WaitReverseFlag) {
 80075d0:	4b37      	ldr	r3, [pc, #220]	; (80076b0 <Wait_Reverse+0xe4>)
 80075d2:	781b      	ldrb	r3, [r3, #0]
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	d025      	beq.n	8007624 <Wait_Reverse+0x58>
		WaitReverseFlag = FALSE;
 80075d8:	4b35      	ldr	r3, [pc, #212]	; (80076b0 <Wait_Reverse+0xe4>)
 80075da:	2200      	movs	r2, #0
 80075dc:	701a      	strb	r2, [r3, #0]
		StateSandClock = 0;
 80075de:	4b35      	ldr	r3, [pc, #212]	; (80076b4 <Wait_Reverse+0xe8>)
 80075e0:	2200      	movs	r2, #0
 80075e2:	801a      	strh	r2, [r3, #0]
		Wait_ReverseTimeout= 100+(uint16_t) ((float) ParamArray[3] * (float) Pot2_ConvAvg/4096.0f);
 80075e4:	4b34      	ldr	r3, [pc, #208]	; (80076b8 <Wait_Reverse+0xec>)
 80075e6:	88db      	ldrh	r3, [r3, #6]
 80075e8:	4618      	mov	r0, r3
 80075ea:	f7f8 fe6d 	bl	80002c8 <__aeabi_ui2f>
 80075ee:	4604      	mov	r4, r0
 80075f0:	4b32      	ldr	r3, [pc, #200]	; (80076bc <Wait_Reverse+0xf0>)
 80075f2:	881b      	ldrh	r3, [r3, #0]
 80075f4:	4618      	mov	r0, r3
 80075f6:	f7f8 fe67 	bl	80002c8 <__aeabi_ui2f>
 80075fa:	4603      	mov	r3, r0
 80075fc:	4619      	mov	r1, r3
 80075fe:	4620      	mov	r0, r4
 8007600:	f7f8 feba 	bl	8000378 <__aeabi_fmul>
 8007604:	4603      	mov	r3, r0
 8007606:	f04f 418b 	mov.w	r1, #1166016512	; 0x45800000
 800760a:	4618      	mov	r0, r3
 800760c:	f7f8 ff68 	bl	80004e0 <__aeabi_fdiv>
 8007610:	4603      	mov	r3, r0
 8007612:	4618      	mov	r0, r3
 8007614:	f7f9 f800 	bl	8000618 <__aeabi_f2uiz>
 8007618:	4603      	mov	r3, r0
 800761a:	b29b      	uxth	r3, r3
 800761c:	3364      	adds	r3, #100	; 0x64
 800761e:	b29a      	uxth	r2, r3
 8007620:	4b27      	ldr	r3, [pc, #156]	; (80076c0 <Wait_Reverse+0xf4>)
 8007622:	801a      	strh	r2, [r3, #0]
	}

	if (_10msFlagScan)	StateSandClock += 10;
 8007624:	4b27      	ldr	r3, [pc, #156]	; (80076c4 <Wait_Reverse+0xf8>)
 8007626:	781b      	ldrb	r3, [r3, #0]
 8007628:	2b00      	cmp	r3, #0
 800762a:	d005      	beq.n	8007638 <Wait_Reverse+0x6c>
 800762c:	4b21      	ldr	r3, [pc, #132]	; (80076b4 <Wait_Reverse+0xe8>)
 800762e:	881b      	ldrh	r3, [r3, #0]
 8007630:	330a      	adds	r3, #10
 8007632:	b29a      	uxth	r2, r3
 8007634:	4b1f      	ldr	r3, [pc, #124]	; (80076b4 <Wait_Reverse+0xe8>)
 8007636:	801a      	strh	r2, [r3, #0]

	if (StateSandClock > Wait_ReverseTimeout) {
 8007638:	4b1e      	ldr	r3, [pc, #120]	; (80076b4 <Wait_Reverse+0xe8>)
 800763a:	881a      	ldrh	r2, [r3, #0]
 800763c:	4b20      	ldr	r3, [pc, #128]	; (80076c0 <Wait_Reverse+0xf4>)
 800763e:	881b      	ldrh	r3, [r3, #0]
 8007640:	429a      	cmp	r2, r3
 8007642:	d932      	bls.n	80076aa <Wait_Reverse+0xde>

		/*State Exit Works*/
		tmpccmrx = htim2.Instance->CCMR1;
 8007644:	4b20      	ldr	r3, [pc, #128]	; (80076c8 <Wait_Reverse+0xfc>)
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	699b      	ldr	r3, [r3, #24]
 800764a:	4a20      	ldr	r2, [pc, #128]	; (80076cc <Wait_Reverse+0x100>)
 800764c:	6013      	str	r3, [r2, #0]
		/* Reset the Output Compare mode and Capture/Compare selection Bits */
		tmpccmrx &= ~TIM_CCMR1_OC1M;
 800764e:	4b1f      	ldr	r3, [pc, #124]	; (80076cc <Wait_Reverse+0x100>)
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007656:	4a1d      	ldr	r2, [pc, #116]	; (80076cc <Wait_Reverse+0x100>)
 8007658:	6013      	str	r3, [r2, #0]
		tmpccmrx &= ~TIM_CCMR1_OC2M;
 800765a:	4b1c      	ldr	r3, [pc, #112]	; (80076cc <Wait_Reverse+0x100>)
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007662:	4a1a      	ldr	r2, [pc, #104]	; (80076cc <Wait_Reverse+0x100>)
 8007664:	6013      	str	r3, [r2, #0]
		tmpccmrx |= (TIM_OCMODE_PWM1);
 8007666:	4b19      	ldr	r3, [pc, #100]	; (80076cc <Wait_Reverse+0x100>)
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800766e:	4a17      	ldr	r2, [pc, #92]	; (80076cc <Wait_Reverse+0x100>)
 8007670:	6013      	str	r3, [r2, #0]
		tmpccmrx |= (TIM_OCMODE_PWM2 << 8U);
 8007672:	4b16      	ldr	r3, [pc, #88]	; (80076cc <Wait_Reverse+0x100>)
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	f443 43e0 	orr.w	r3, r3, #28672	; 0x7000
 800767a:	4a14      	ldr	r2, [pc, #80]	; (80076cc <Wait_Reverse+0x100>)
 800767c:	6013      	str	r3, [r2, #0]
		htim2.Instance->CCMR1 = tmpccmrx;
 800767e:	4b12      	ldr	r3, [pc, #72]	; (80076c8 <Wait_Reverse+0xfc>)
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	4a12      	ldr	r2, [pc, #72]	; (80076cc <Wait_Reverse+0x100>)
 8007684:	6812      	ldr	r2, [r2, #0]
 8007686:	619a      	str	r2, [r3, #24]
		HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8007688:	2100      	movs	r1, #0
 800768a:	480f      	ldr	r0, [pc, #60]	; (80076c8 <Wait_Reverse+0xfc>)
 800768c:	f7fb feba 	bl	8003404 <HAL_TIM_PWM_Start>
		HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8007690:	2104      	movs	r1, #4
 8007692:	480d      	ldr	r0, [pc, #52]	; (80076c8 <Wait_Reverse+0xfc>)
 8007694:	f7fb feb6 	bl	8003404 <HAL_TIM_PWM_Start>
		Alpha_State_Ptr = *Forward; /*next state*/
 8007698:	4b0d      	ldr	r3, [pc, #52]	; (80076d0 <Wait_Reverse+0x104>)
 800769a:	4a0e      	ldr	r2, [pc, #56]	; (80076d4 <Wait_Reverse+0x108>)
 800769c:	601a      	str	r2, [r3, #0]
		StateSandClock=0;
 800769e:	4b05      	ldr	r3, [pc, #20]	; (80076b4 <Wait_Reverse+0xe8>)
 80076a0:	2200      	movs	r2, #0
 80076a2:	801a      	strh	r2, [r3, #0]
		WaitReverseFlag=TRUE;
 80076a4:	4b02      	ldr	r3, [pc, #8]	; (80076b0 <Wait_Reverse+0xe4>)
 80076a6:	2201      	movs	r2, #1
 80076a8:	701a      	strb	r2, [r3, #0]
	}
}
 80076aa:	bf00      	nop
 80076ac:	bd98      	pop	{r3, r4, r7, pc}
 80076ae:	bf00      	nop
 80076b0:	2000041f 	.word	0x2000041f
 80076b4:	20000768 	.word	0x20000768
 80076b8:	20000720 	.word	0x20000720
 80076bc:	2000075a 	.word	0x2000075a
 80076c0:	2000011a 	.word	0x2000011a
 80076c4:	20000700 	.word	0x20000700
 80076c8:	200007ec 	.word	0x200007ec
 80076cc:	20000420 	.word	0x20000420
 80076d0:	20000764 	.word	0x20000764
 80076d4:	080074c5 	.word	0x080074c5

080076d8 <Reverse>:

void Reverse (void){
 80076d8:	b580      	push	{r7, lr}
 80076da:	af00      	add	r7, sp, #0

	static bool ReverseFlag = 0;
	static uint16_t ReverseTimeout = 100; /*Default timeout*/

	/* State entry works*/
	if (ReverseFlag) {
 80076dc:	4b2c      	ldr	r3, [pc, #176]	; (8007790 <Reverse+0xb8>)
 80076de:	781b      	ldrb	r3, [r3, #0]
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d009      	beq.n	80076f8 <Reverse+0x20>
		ReverseFlag = FALSE;
 80076e4:	4b2a      	ldr	r3, [pc, #168]	; (8007790 <Reverse+0xb8>)
 80076e6:	2200      	movs	r2, #0
 80076e8:	701a      	strb	r2, [r3, #0]
		StateSandClock = 0;
 80076ea:	4b2a      	ldr	r3, [pc, #168]	; (8007794 <Reverse+0xbc>)
 80076ec:	2200      	movs	r2, #0
 80076ee:	801a      	strh	r2, [r3, #0]
		ReverseTimeout = 3000; /* ms, Can be adjusted by UCB Communication*/
 80076f0:	4b29      	ldr	r3, [pc, #164]	; (8007798 <Reverse+0xc0>)
 80076f2:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80076f6:	801a      	strh	r2, [r3, #0]
	}

	if (_10msFlagScan)	{
 80076f8:	4b28      	ldr	r3, [pc, #160]	; (800779c <Reverse+0xc4>)
 80076fa:	781b      	ldrb	r3, [r3, #0]
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d021      	beq.n	8007744 <Reverse+0x6c>
		StateSandClock += 10;
 8007700:	4b24      	ldr	r3, [pc, #144]	; (8007794 <Reverse+0xbc>)
 8007702:	881b      	ldrh	r3, [r3, #0]
 8007704:	330a      	adds	r3, #10
 8007706:	b29a      	uxth	r2, r3
 8007708:	4b22      	ldr	r3, [pc, #136]	; (8007794 <Reverse+0xbc>)
 800770a:	801a      	strh	r2, [r3, #0]
		if (Duty < (DutyMAX-(DutyMAX>>5U))) Duty=Duty+(DutyMAX>>5U);
 800770c:	4b24      	ldr	r3, [pc, #144]	; (80077a0 <Reverse+0xc8>)
 800770e:	881b      	ldrh	r3, [r3, #0]
 8007710:	461a      	mov	r2, r3
 8007712:	4b24      	ldr	r3, [pc, #144]	; (80077a4 <Reverse+0xcc>)
 8007714:	881b      	ldrh	r3, [r3, #0]
 8007716:	4619      	mov	r1, r3
 8007718:	4b22      	ldr	r3, [pc, #136]	; (80077a4 <Reverse+0xcc>)
 800771a:	881b      	ldrh	r3, [r3, #0]
 800771c:	095b      	lsrs	r3, r3, #5
 800771e:	b29b      	uxth	r3, r3
 8007720:	1acb      	subs	r3, r1, r3
 8007722:	429a      	cmp	r2, r3
 8007724:	da0a      	bge.n	800773c <Reverse+0x64>
 8007726:	4b1f      	ldr	r3, [pc, #124]	; (80077a4 <Reverse+0xcc>)
 8007728:	881b      	ldrh	r3, [r3, #0]
 800772a:	095b      	lsrs	r3, r3, #5
 800772c:	b29a      	uxth	r2, r3
 800772e:	4b1c      	ldr	r3, [pc, #112]	; (80077a0 <Reverse+0xc8>)
 8007730:	881b      	ldrh	r3, [r3, #0]
 8007732:	4413      	add	r3, r2
 8007734:	b29a      	uxth	r2, r3
 8007736:	4b1a      	ldr	r3, [pc, #104]	; (80077a0 <Reverse+0xc8>)
 8007738:	801a      	strh	r2, [r3, #0]
 800773a:	e003      	b.n	8007744 <Reverse+0x6c>
		else Duty=DutyMAX_Reverse;
 800773c:	4b1a      	ldr	r3, [pc, #104]	; (80077a8 <Reverse+0xd0>)
 800773e:	881a      	ldrh	r2, [r3, #0]
 8007740:	4b17      	ldr	r3, [pc, #92]	; (80077a0 <Reverse+0xc8>)
 8007742:	801a      	strh	r2, [r3, #0]
	}

	if (StateSandClock > ReverseTimeout || 		HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_0)==GPIO_PIN_RESET ) {
 8007744:	4b13      	ldr	r3, [pc, #76]	; (8007794 <Reverse+0xbc>)
 8007746:	881a      	ldrh	r2, [r3, #0]
 8007748:	4b13      	ldr	r3, [pc, #76]	; (8007798 <Reverse+0xc0>)
 800774a:	881b      	ldrh	r3, [r3, #0]
 800774c:	429a      	cmp	r2, r3
 800774e:	d806      	bhi.n	800775e <Reverse+0x86>
 8007750:	2101      	movs	r1, #1
 8007752:	4816      	ldr	r0, [pc, #88]	; (80077ac <Reverse+0xd4>)
 8007754:	f7fa f9fe 	bl	8001b54 <HAL_GPIO_ReadPin>
 8007758:	4603      	mov	r3, r0
 800775a:	2b00      	cmp	r3, #0
 800775c:	d116      	bne.n	800778c <Reverse+0xb4>

		HAL_TIM_PWM_Stop(&htim2,TIM_CHANNEL_1);
 800775e:	2100      	movs	r1, #0
 8007760:	4813      	ldr	r0, [pc, #76]	; (80077b0 <Reverse+0xd8>)
 8007762:	f7fb fe81 	bl	8003468 <HAL_TIM_PWM_Stop>
		HAL_TIM_PWM_Stop(&htim2,TIM_CHANNEL_2);
 8007766:	2104      	movs	r1, #4
 8007768:	4811      	ldr	r0, [pc, #68]	; (80077b0 <Reverse+0xd8>)
 800776a:	f7fb fe7d 	bl	8003468 <HAL_TIM_PWM_Stop>
		HAL_GPIO_WritePin(GPIOC,GPIO_PIN_14, GPIO_PIN_RESET);	//Enable Driver Chip
 800776e:	2200      	movs	r2, #0
 8007770:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8007774:	480f      	ldr	r0, [pc, #60]	; (80077b4 <Reverse+0xdc>)
 8007776:	f7fa fa04 	bl	8001b82 <HAL_GPIO_WritePin>
		Alpha_State_Ptr=*Wait_Reverse;
 800777a:	4b0f      	ldr	r3, [pc, #60]	; (80077b8 <Reverse+0xe0>)
 800777c:	4a0f      	ldr	r2, [pc, #60]	; (80077bc <Reverse+0xe4>)
 800777e:	601a      	str	r2, [r3, #0]
		ReverseFlag=TRUE;
 8007780:	4b03      	ldr	r3, [pc, #12]	; (8007790 <Reverse+0xb8>)
 8007782:	2201      	movs	r2, #1
 8007784:	701a      	strb	r2, [r3, #0]
		StateSandClock=0;
 8007786:	4b03      	ldr	r3, [pc, #12]	; (8007794 <Reverse+0xbc>)
 8007788:	2200      	movs	r2, #0
 800778a:	801a      	strh	r2, [r3, #0]
	}

	/*exit reverse state */
}
 800778c:	bf00      	nop
 800778e:	bd80      	pop	{r7, pc}
 8007790:	20000424 	.word	0x20000424
 8007794:	20000768 	.word	0x20000768
 8007798:	2000011c 	.word	0x2000011c
 800779c:	20000700 	.word	0x20000700
 80077a0:	2000071e 	.word	0x2000071e
 80077a4:	20000758 	.word	0x20000758
 80077a8:	2000070c 	.word	0x2000070c
 80077ac:	40010c00 	.word	0x40010c00
 80077b0:	200007ec 	.word	0x200007ec
 80077b4:	40011000 	.word	0x40011000
 80077b8:	20000764 	.word	0x20000764
 80077bc:	080075cd 	.word	0x080075cd

080077c0 <Wait_Forward>:

void Wait_Forward(void) {
 80077c0:	b580      	push	{r7, lr}
 80077c2:	af00      	add	r7, sp, #0
	static __IO uint32_t tmpccmrx;
	static bool WaitForwardFlag = 0;
	static uint16_t Wait_ForwardTimeout = 100; /*Default timeout*/

	/* State entry works*/
	if (WaitForwardFlag) {
 80077c4:	4b2d      	ldr	r3, [pc, #180]	; (800787c <Wait_Forward+0xbc>)
 80077c6:	781b      	ldrb	r3, [r3, #0]
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d009      	beq.n	80077e0 <Wait_Forward+0x20>
		WaitForwardFlag = FALSE;
 80077cc:	4b2b      	ldr	r3, [pc, #172]	; (800787c <Wait_Forward+0xbc>)
 80077ce:	2200      	movs	r2, #0
 80077d0:	701a      	strb	r2, [r3, #0]
		StateSandClock = 0;
 80077d2:	4b2b      	ldr	r3, [pc, #172]	; (8007880 <Wait_Forward+0xc0>)
 80077d4:	2200      	movs	r2, #0
 80077d6:	801a      	strh	r2, [r3, #0]
		Wait_ForwardTimeout = 1000; /* ms, Can be adjusted by UCB Communication*/
 80077d8:	4b2a      	ldr	r3, [pc, #168]	; (8007884 <Wait_Forward+0xc4>)
 80077da:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80077de:	801a      	strh	r2, [r3, #0]
	}

	if (_10msFlagScan)	StateSandClock += 10;
 80077e0:	4b29      	ldr	r3, [pc, #164]	; (8007888 <Wait_Forward+0xc8>)
 80077e2:	781b      	ldrb	r3, [r3, #0]
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d005      	beq.n	80077f4 <Wait_Forward+0x34>
 80077e8:	4b25      	ldr	r3, [pc, #148]	; (8007880 <Wait_Forward+0xc0>)
 80077ea:	881b      	ldrh	r3, [r3, #0]
 80077ec:	330a      	adds	r3, #10
 80077ee:	b29a      	uxth	r2, r3
 80077f0:	4b23      	ldr	r3, [pc, #140]	; (8007880 <Wait_Forward+0xc0>)
 80077f2:	801a      	strh	r2, [r3, #0]

	if (StateSandClock > Wait_ForwardTimeout) {
 80077f4:	4b22      	ldr	r3, [pc, #136]	; (8007880 <Wait_Forward+0xc0>)
 80077f6:	881a      	ldrh	r2, [r3, #0]
 80077f8:	4b22      	ldr	r3, [pc, #136]	; (8007884 <Wait_Forward+0xc4>)
 80077fa:	881b      	ldrh	r3, [r3, #0]
 80077fc:	429a      	cmp	r2, r3
 80077fe:	d93b      	bls.n	8007878 <Wait_Forward+0xb8>


		/*State Exit Works*/
		tmpccmrx = htim2.Instance->CCMR1;
 8007800:	4b22      	ldr	r3, [pc, #136]	; (800788c <Wait_Forward+0xcc>)
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	699b      	ldr	r3, [r3, #24]
 8007806:	4a22      	ldr	r2, [pc, #136]	; (8007890 <Wait_Forward+0xd0>)
 8007808:	6013      	str	r3, [r2, #0]
		/* Reset the Output Compare mode and Capture/Compare selection Bits */
		tmpccmrx &= ~TIM_CCMR1_OC1M;
 800780a:	4b21      	ldr	r3, [pc, #132]	; (8007890 <Wait_Forward+0xd0>)
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007812:	4a1f      	ldr	r2, [pc, #124]	; (8007890 <Wait_Forward+0xd0>)
 8007814:	6013      	str	r3, [r2, #0]
		tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007816:	4b1e      	ldr	r3, [pc, #120]	; (8007890 <Wait_Forward+0xd0>)
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800781e:	4a1c      	ldr	r2, [pc, #112]	; (8007890 <Wait_Forward+0xd0>)
 8007820:	6013      	str	r3, [r2, #0]
		tmpccmrx |= (TIM_OCMODE_PWM2);
 8007822:	4b1b      	ldr	r3, [pc, #108]	; (8007890 <Wait_Forward+0xd0>)
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 800782a:	4a19      	ldr	r2, [pc, #100]	; (8007890 <Wait_Forward+0xd0>)
 800782c:	6013      	str	r3, [r2, #0]
		tmpccmrx |= (TIM_OCMODE_PWM1 << 8U);
 800782e:	4b18      	ldr	r3, [pc, #96]	; (8007890 <Wait_Forward+0xd0>)
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	f443 43c0 	orr.w	r3, r3, #24576	; 0x6000
 8007836:	4a16      	ldr	r2, [pc, #88]	; (8007890 <Wait_Forward+0xd0>)
 8007838:	6013      	str	r3, [r2, #0]
		htim2.Instance->CCMR1 = tmpccmrx;
 800783a:	4b14      	ldr	r3, [pc, #80]	; (800788c <Wait_Forward+0xcc>)
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	4a14      	ldr	r2, [pc, #80]	; (8007890 <Wait_Forward+0xd0>)
 8007840:	6812      	ldr	r2, [r2, #0]
 8007842:	619a      	str	r2, [r3, #24]

		Duty = 0;
 8007844:	4b13      	ldr	r3, [pc, #76]	; (8007894 <Wait_Forward+0xd4>)
 8007846:	2200      	movs	r2, #0
 8007848:	801a      	strh	r2, [r3, #0]
		HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 800784a:	2100      	movs	r1, #0
 800784c:	480f      	ldr	r0, [pc, #60]	; (800788c <Wait_Forward+0xcc>)
 800784e:	f7fb fdd9 	bl	8003404 <HAL_TIM_PWM_Start>
		HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8007852:	2104      	movs	r1, #4
 8007854:	480d      	ldr	r0, [pc, #52]	; (800788c <Wait_Forward+0xcc>)
 8007856:	f7fb fdd5 	bl	8003404 <HAL_TIM_PWM_Start>
		HAL_GPIO_WritePin(GPIOC,GPIO_PIN_14, GPIO_PIN_SET);	//Enable Driver Chip
 800785a:	2201      	movs	r2, #1
 800785c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8007860:	480d      	ldr	r0, [pc, #52]	; (8007898 <Wait_Forward+0xd8>)
 8007862:	f7fa f98e 	bl	8001b82 <HAL_GPIO_WritePin>
		Alpha_State_Ptr = *Reverse; /*next state*/
 8007866:	4b0d      	ldr	r3, [pc, #52]	; (800789c <Wait_Forward+0xdc>)
 8007868:	4a0d      	ldr	r2, [pc, #52]	; (80078a0 <Wait_Forward+0xe0>)
 800786a:	601a      	str	r2, [r3, #0]
		WaitForwardFlag=TRUE;
 800786c:	4b03      	ldr	r3, [pc, #12]	; (800787c <Wait_Forward+0xbc>)
 800786e:	2201      	movs	r2, #1
 8007870:	701a      	strb	r2, [r3, #0]
		StateSandClock=0;
 8007872:	4b03      	ldr	r3, [pc, #12]	; (8007880 <Wait_Forward+0xc0>)
 8007874:	2200      	movs	r2, #0
 8007876:	801a      	strh	r2, [r3, #0]
	}
}
 8007878:	bf00      	nop
 800787a:	bd80      	pop	{r7, pc}
 800787c:	20000425 	.word	0x20000425
 8007880:	20000768 	.word	0x20000768
 8007884:	2000011e 	.word	0x2000011e
 8007888:	20000700 	.word	0x20000700
 800788c:	200007ec 	.word	0x200007ec
 8007890:	20000428 	.word	0x20000428
 8007894:	2000071e 	.word	0x2000071e
 8007898:	40011000 	.word	0x40011000
 800789c:	20000764 	.word	0x20000764
 80078a0:	080076d9 	.word	0x080076d9

080078a4 <SysTickCountersUpdate>:



//	tick period: uwTickFreq			/*Period in ms */
//called from void SysTick_Handler(void) xx..it.c
void SysTickCountersUpdate(void) {
 80078a4:	b480      	push	{r7}
 80078a6:	af00      	add	r7, sp, #0
	static unsigned int _10msCounter = 0;
//	static unsigned int _50msCounter = 0;
	static unsigned int _100msCounter = 0;
//    static unsigned int _500msCounter = 0;

	_sysTickFlagScan = TRUE;
 80078a8:	4b1e      	ldr	r3, [pc, #120]	; (8007924 <SysTickCountersUpdate+0x80>)
 80078aa:	2201      	movs	r2, #1
 80078ac:	701a      	strb	r2, [r3, #0]

//    CheckButtons();
//    //_msTickCounter++;
//
    _5msCounter++;
 80078ae:	4b1e      	ldr	r3, [pc, #120]	; (8007928 <SysTickCountersUpdate+0x84>)
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	3301      	adds	r3, #1
 80078b4:	4a1c      	ldr	r2, [pc, #112]	; (8007928 <SysTickCountersUpdate+0x84>)
 80078b6:	6013      	str	r3, [r2, #0]
    if(_5msCounter >= Tickin_1ms)	{
 80078b8:	4b1c      	ldr	r3, [pc, #112]	; (800792c <SysTickCountersUpdate+0x88>)
 80078ba:	881b      	ldrh	r3, [r3, #0]
 80078bc:	461a      	mov	r2, r3
 80078be:	4b1a      	ldr	r3, [pc, #104]	; (8007928 <SysTickCountersUpdate+0x84>)
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	429a      	cmp	r2, r3
 80078c4:	d805      	bhi.n	80078d2 <SysTickCountersUpdate+0x2e>
       _5msFlagScan = TRUE;
 80078c6:	4b1a      	ldr	r3, [pc, #104]	; (8007930 <SysTickCountersUpdate+0x8c>)
 80078c8:	2201      	movs	r2, #1
 80078ca:	701a      	strb	r2, [r3, #0]
        _5msCounter = 0;
 80078cc:	4b16      	ldr	r3, [pc, #88]	; (8007928 <SysTickCountersUpdate+0x84>)
 80078ce:	2200      	movs	r2, #0
 80078d0:	601a      	str	r2, [r3, #0]
    }

    _10msCounter++;
 80078d2:	4b18      	ldr	r3, [pc, #96]	; (8007934 <SysTickCountersUpdate+0x90>)
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	3301      	adds	r3, #1
 80078d8:	4a16      	ldr	r2, [pc, #88]	; (8007934 <SysTickCountersUpdate+0x90>)
 80078da:	6013      	str	r3, [r2, #0]
    if(_10msCounter >= Tickin_10ms)	{
 80078dc:	4b16      	ldr	r3, [pc, #88]	; (8007938 <SysTickCountersUpdate+0x94>)
 80078de:	881b      	ldrh	r3, [r3, #0]
 80078e0:	461a      	mov	r2, r3
 80078e2:	4b14      	ldr	r3, [pc, #80]	; (8007934 <SysTickCountersUpdate+0x90>)
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	429a      	cmp	r2, r3
 80078e8:	d805      	bhi.n	80078f6 <SysTickCountersUpdate+0x52>
       _10msFlagScan = TRUE;
 80078ea:	4b14      	ldr	r3, [pc, #80]	; (800793c <SysTickCountersUpdate+0x98>)
 80078ec:	2201      	movs	r2, #1
 80078ee:	701a      	strb	r2, [r3, #0]
       _10msCounter = 0;
 80078f0:	4b10      	ldr	r3, [pc, #64]	; (8007934 <SysTickCountersUpdate+0x90>)
 80078f2:	2200      	movs	r2, #0
 80078f4:	601a      	str	r2, [r3, #0]
    }

    _100msCounter++;
 80078f6:	4b12      	ldr	r3, [pc, #72]	; (8007940 <SysTickCountersUpdate+0x9c>)
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	3301      	adds	r3, #1
 80078fc:	4a10      	ldr	r2, [pc, #64]	; (8007940 <SysTickCountersUpdate+0x9c>)
 80078fe:	6013      	str	r3, [r2, #0]
    if(_100msCounter >= Tickin_100ms)	{
 8007900:	4b10      	ldr	r3, [pc, #64]	; (8007944 <SysTickCountersUpdate+0xa0>)
 8007902:	881b      	ldrh	r3, [r3, #0]
 8007904:	461a      	mov	r2, r3
 8007906:	4b0e      	ldr	r3, [pc, #56]	; (8007940 <SysTickCountersUpdate+0x9c>)
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	429a      	cmp	r2, r3
 800790c:	d805      	bhi.n	800791a <SysTickCountersUpdate+0x76>
       _100msFlagScan = TRUE;
 800790e:	4b0e      	ldr	r3, [pc, #56]	; (8007948 <SysTickCountersUpdate+0xa4>)
 8007910:	2201      	movs	r2, #1
 8007912:	701a      	strb	r2, [r3, #0]
       _100msCounter = 0;
 8007914:	4b0a      	ldr	r3, [pc, #40]	; (8007940 <SysTickCountersUpdate+0x9c>)
 8007916:	2200      	movs	r2, #0
 8007918:	601a      	str	r2, [r3, #0]
//    {
//        _50msFlagScan = TRUE;
//        _50msCounter = 0;
//    }
//
}
 800791a:	bf00      	nop
 800791c:	46bd      	mov	sp, r7
 800791e:	bc80      	pop	{r7}
 8007920:	4770      	bx	lr
 8007922:	bf00      	nop
 8007924:	20000710 	.word	0x20000710
 8007928:	2000042c 	.word	0x2000042c
 800792c:	2000075c 	.word	0x2000075c
 8007930:	20000718 	.word	0x20000718
 8007934:	20000430 	.word	0x20000430
 8007938:	2000071a 	.word	0x2000071a
 800793c:	20000700 	.word	0x20000700
 8007940:	20000434 	.word	0x20000434
 8007944:	20000712 	.word	0x20000712
 8007948:	20000760 	.word	0x20000760

0800794c <SaveandExit>:

void SaveandExit (uint16_t * Parameters)		{
 800794c:	b590      	push	{r4, r7, lr}
 800794e:	b085      	sub	sp, #20
 8007950:	af00      	add	r7, sp, #0
 8007952:	6078      	str	r0, [r7, #4]
	                                 (x = 1 or 2 depending on devices)*/
	    1                       /*!< Number of pagess to be erased.
	                                 This parameter must be a value between Min_Data = 1 and Max_Data = (max number of pages - value of initial page)*/
	};

	HAL_FLASH_Unlock();
 8007954:	f7f9 fe14 	bl	8001580 <HAL_FLASH_Unlock>
	//FLASH_PageErase()FLASH_PAGE_62;
	HAL_FLASHEx_Erase(&eraseInit, &pageError);
 8007958:	4934      	ldr	r1, [pc, #208]	; (8007a2c <SaveandExit+0xe0>)
 800795a:	4835      	ldr	r0, [pc, #212]	; (8007a30 <SaveandExit+0xe4>)
 800795c:	f7f9 fef8 	bl	8001750 <HAL_FLASHEx_Erase>

	HAL_FLASH_Program( FLASH_TYPEPROGRAM_HALFWORD, (uint32_t)userConfig, 0xABCD);
 8007960:	4934      	ldr	r1, [pc, #208]	; (8007a34 <SaveandExit+0xe8>)
 8007962:	f64a 32cd 	movw	r2, #43981	; 0xabcd
 8007966:	f04f 0300 	mov.w	r3, #0
 800796a:	2001      	movs	r0, #1
 800796c:	f7f9 fd98 	bl	80014a0 <HAL_FLASH_Program>
	xx=64000;
 8007970:	4b31      	ldr	r3, [pc, #196]	; (8007a38 <SaveandExit+0xec>)
 8007972:	f44f 427a 	mov.w	r2, #64000	; 0xfa00
 8007976:	601a      	str	r2, [r3, #0]
	while(xx>0) { xx--; }
 8007978:	e004      	b.n	8007984 <SaveandExit+0x38>
 800797a:	4b2f      	ldr	r3, [pc, #188]	; (8007a38 <SaveandExit+0xec>)
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	3b01      	subs	r3, #1
 8007980:	4a2d      	ldr	r2, [pc, #180]	; (8007a38 <SaveandExit+0xec>)
 8007982:	6013      	str	r3, [r2, #0]
 8007984:	4b2c      	ldr	r3, [pc, #176]	; (8007a38 <SaveandExit+0xec>)
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	2b00      	cmp	r3, #0
 800798a:	d1f6      	bne.n	800797a <SaveandExit+0x2e>
	HAL_FLASH_Program( FLASH_TYPEPROGRAM_HALFWORD, (uint32_t)&userConfig[1], Parameters[0]);
 800798c:	492b      	ldr	r1, [pc, #172]	; (8007a3c <SaveandExit+0xf0>)
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	881b      	ldrh	r3, [r3, #0]
 8007992:	b29b      	uxth	r3, r3
 8007994:	f04f 0400 	mov.w	r4, #0
 8007998:	461a      	mov	r2, r3
 800799a:	4623      	mov	r3, r4
 800799c:	2001      	movs	r0, #1
 800799e:	f7f9 fd7f 	bl	80014a0 <HAL_FLASH_Program>
	xx=64000;
 80079a2:	4b25      	ldr	r3, [pc, #148]	; (8007a38 <SaveandExit+0xec>)
 80079a4:	f44f 427a 	mov.w	r2, #64000	; 0xfa00
 80079a8:	601a      	str	r2, [r3, #0]
	while(xx>0) { xx--; }
 80079aa:	e004      	b.n	80079b6 <SaveandExit+0x6a>
 80079ac:	4b22      	ldr	r3, [pc, #136]	; (8007a38 <SaveandExit+0xec>)
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	3b01      	subs	r3, #1
 80079b2:	4a21      	ldr	r2, [pc, #132]	; (8007a38 <SaveandExit+0xec>)
 80079b4:	6013      	str	r3, [r2, #0]
 80079b6:	4b20      	ldr	r3, [pc, #128]	; (8007a38 <SaveandExit+0xec>)
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d1f6      	bne.n	80079ac <SaveandExit+0x60>
	HAL_FLASH_Program( FLASH_TYPEPROGRAM_HALFWORD, (uint32_t)&userConfig[2], Parameters[1]);
 80079be:	4920      	ldr	r1, [pc, #128]	; (8007a40 <SaveandExit+0xf4>)
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	3302      	adds	r3, #2
 80079c4:	881b      	ldrh	r3, [r3, #0]
 80079c6:	b29b      	uxth	r3, r3
 80079c8:	f04f 0400 	mov.w	r4, #0
 80079cc:	461a      	mov	r2, r3
 80079ce:	4623      	mov	r3, r4
 80079d0:	2001      	movs	r0, #1
 80079d2:	f7f9 fd65 	bl	80014a0 <HAL_FLASH_Program>
	HAL_FLASH_Program( FLASH_TYPEPROGRAM_HALFWORD, (uint32_t)&userConfig[3], Parameters[2]);
 80079d6:	491b      	ldr	r1, [pc, #108]	; (8007a44 <SaveandExit+0xf8>)
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	3304      	adds	r3, #4
 80079dc:	881b      	ldrh	r3, [r3, #0]
 80079de:	b29b      	uxth	r3, r3
 80079e0:	f04f 0400 	mov.w	r4, #0
 80079e4:	461a      	mov	r2, r3
 80079e6:	4623      	mov	r3, r4
 80079e8:	2001      	movs	r0, #1
 80079ea:	f7f9 fd59 	bl	80014a0 <HAL_FLASH_Program>
	HAL_FLASH_Program( FLASH_TYPEPROGRAM_HALFWORD, (uint32_t)&userConfig[4], Parameters[3]);
 80079ee:	4916      	ldr	r1, [pc, #88]	; (8007a48 <SaveandExit+0xfc>)
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	3306      	adds	r3, #6
 80079f4:	881b      	ldrh	r3, [r3, #0]
 80079f6:	b29b      	uxth	r3, r3
 80079f8:	f04f 0400 	mov.w	r4, #0
 80079fc:	461a      	mov	r2, r3
 80079fe:	4623      	mov	r3, r4
 8007a00:	2001      	movs	r0, #1
 8007a02:	f7f9 fd4d 	bl	80014a0 <HAL_FLASH_Program>
	HAL_FLASH_Program( FLASH_TYPEPROGRAM_HALFWORD, (uint32_t)&userConfig[5], 0xABCD);			// yazar yazmaz lock deyince bir problem var sanrm
 8007a06:	4911      	ldr	r1, [pc, #68]	; (8007a4c <SaveandExit+0x100>)
 8007a08:	f64a 32cd 	movw	r2, #43981	; 0xabcd
 8007a0c:	f04f 0300 	mov.w	r3, #0
 8007a10:	2001      	movs	r0, #1
 8007a12:	f7f9 fd45 	bl	80014a0 <HAL_FLASH_Program>


	if (WriteStatus==HAL_OK)
 8007a16:	7bfb      	ldrb	r3, [r7, #15]
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d100      	bne.n	8007a1e <SaveandExit+0xd2>
		__NOP();
 8007a1c:	bf00      	nop
	HAL_FLASH_Lock();
 8007a1e:	f7f9 fdd5 	bl	80015cc <HAL_FLASH_Lock>
}
 8007a22:	bf00      	nop
 8007a24:	3714      	adds	r7, #20
 8007a26:	46bd      	mov	sp, r7
 8007a28:	bd90      	pop	{r4, r7, pc}
 8007a2a:	bf00      	nop
 8007a2c:	20000438 	.word	0x20000438
 8007a30:	20000120 	.word	0x20000120
 8007a34:	0800f800 	.word	0x0800f800
 8007a38:	2000043c 	.word	0x2000043c
 8007a3c:	0800f802 	.word	0x0800f802
 8007a40:	0800f804 	.word	0x0800f804
 8007a44:	0800f806 	.word	0x0800f806
 8007a48:	0800f808 	.word	0x0800f808
 8007a4c:	0800f80a 	.word	0x0800f80a

08007a50 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8007a50:	b480      	push	{r7}
 8007a52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8007a54:	bf00      	nop
 8007a56:	46bd      	mov	sp, r7
 8007a58:	bc80      	pop	{r7}
 8007a5a:	4770      	bx	lr

08007a5c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8007a5c:	b480      	push	{r7}
 8007a5e:	b085      	sub	sp, #20
 8007a60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8007a62:	4a15      	ldr	r2, [pc, #84]	; (8007ab8 <HAL_MspInit+0x5c>)
 8007a64:	4b14      	ldr	r3, [pc, #80]	; (8007ab8 <HAL_MspInit+0x5c>)
 8007a66:	699b      	ldr	r3, [r3, #24]
 8007a68:	f043 0301 	orr.w	r3, r3, #1
 8007a6c:	6193      	str	r3, [r2, #24]
 8007a6e:	4b12      	ldr	r3, [pc, #72]	; (8007ab8 <HAL_MspInit+0x5c>)
 8007a70:	699b      	ldr	r3, [r3, #24]
 8007a72:	f003 0301 	and.w	r3, r3, #1
 8007a76:	60bb      	str	r3, [r7, #8]
 8007a78:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8007a7a:	4a0f      	ldr	r2, [pc, #60]	; (8007ab8 <HAL_MspInit+0x5c>)
 8007a7c:	4b0e      	ldr	r3, [pc, #56]	; (8007ab8 <HAL_MspInit+0x5c>)
 8007a7e:	69db      	ldr	r3, [r3, #28]
 8007a80:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007a84:	61d3      	str	r3, [r2, #28]
 8007a86:	4b0c      	ldr	r3, [pc, #48]	; (8007ab8 <HAL_MspInit+0x5c>)
 8007a88:	69db      	ldr	r3, [r3, #28]
 8007a8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007a8e:	607b      	str	r3, [r7, #4]
 8007a90:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8007a92:	4b0a      	ldr	r3, [pc, #40]	; (8007abc <HAL_MspInit+0x60>)
 8007a94:	685b      	ldr	r3, [r3, #4]
 8007a96:	60fb      	str	r3, [r7, #12]
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8007a9e:	60fb      	str	r3, [r7, #12]
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8007aa6:	60fb      	str	r3, [r7, #12]
 8007aa8:	4a04      	ldr	r2, [pc, #16]	; (8007abc <HAL_MspInit+0x60>)
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8007aae:	bf00      	nop
 8007ab0:	3714      	adds	r7, #20
 8007ab2:	46bd      	mov	sp, r7
 8007ab4:	bc80      	pop	{r7}
 8007ab6:	4770      	bx	lr
 8007ab8:	40021000 	.word	0x40021000
 8007abc:	40010000 	.word	0x40010000

08007ac0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8007ac0:	b580      	push	{r7, lr}
 8007ac2:	b088      	sub	sp, #32
 8007ac4:	af00      	add	r7, sp, #0
 8007ac6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007ac8:	f107 0310 	add.w	r3, r7, #16
 8007acc:	2200      	movs	r2, #0
 8007ace:	601a      	str	r2, [r3, #0]
 8007ad0:	605a      	str	r2, [r3, #4]
 8007ad2:	609a      	str	r2, [r3, #8]
 8007ad4:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	4a28      	ldr	r2, [pc, #160]	; (8007b7c <HAL_ADC_MspInit+0xbc>)
 8007adc:	4293      	cmp	r3, r2
 8007ade:	d149      	bne.n	8007b74 <HAL_ADC_MspInit+0xb4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8007ae0:	4a27      	ldr	r2, [pc, #156]	; (8007b80 <HAL_ADC_MspInit+0xc0>)
 8007ae2:	4b27      	ldr	r3, [pc, #156]	; (8007b80 <HAL_ADC_MspInit+0xc0>)
 8007ae4:	699b      	ldr	r3, [r3, #24]
 8007ae6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007aea:	6193      	str	r3, [r2, #24]
 8007aec:	4b24      	ldr	r3, [pc, #144]	; (8007b80 <HAL_ADC_MspInit+0xc0>)
 8007aee:	699b      	ldr	r3, [r3, #24]
 8007af0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007af4:	60fb      	str	r3, [r7, #12]
 8007af6:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007af8:	4a21      	ldr	r2, [pc, #132]	; (8007b80 <HAL_ADC_MspInit+0xc0>)
 8007afa:	4b21      	ldr	r3, [pc, #132]	; (8007b80 <HAL_ADC_MspInit+0xc0>)
 8007afc:	699b      	ldr	r3, [r3, #24]
 8007afe:	f043 0304 	orr.w	r3, r3, #4
 8007b02:	6193      	str	r3, [r2, #24]
 8007b04:	4b1e      	ldr	r3, [pc, #120]	; (8007b80 <HAL_ADC_MspInit+0xc0>)
 8007b06:	699b      	ldr	r3, [r3, #24]
 8007b08:	f003 0304 	and.w	r3, r3, #4
 8007b0c:	60bb      	str	r3, [r7, #8]
 8007b0e:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration    
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8007b10:	2306      	movs	r3, #6
 8007b12:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8007b14:	2303      	movs	r3, #3
 8007b16:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007b18:	f107 0310 	add.w	r3, r7, #16
 8007b1c:	4619      	mov	r1, r3
 8007b1e:	4819      	ldr	r0, [pc, #100]	; (8007b84 <HAL_ADC_MspInit+0xc4>)
 8007b20:	f7f9 febe 	bl	80018a0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8007b24:	4b18      	ldr	r3, [pc, #96]	; (8007b88 <HAL_ADC_MspInit+0xc8>)
 8007b26:	4a19      	ldr	r2, [pc, #100]	; (8007b8c <HAL_ADC_MspInit+0xcc>)
 8007b28:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8007b2a:	4b17      	ldr	r3, [pc, #92]	; (8007b88 <HAL_ADC_MspInit+0xc8>)
 8007b2c:	2200      	movs	r2, #0
 8007b2e:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8007b30:	4b15      	ldr	r3, [pc, #84]	; (8007b88 <HAL_ADC_MspInit+0xc8>)
 8007b32:	2200      	movs	r2, #0
 8007b34:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8007b36:	4b14      	ldr	r3, [pc, #80]	; (8007b88 <HAL_ADC_MspInit+0xc8>)
 8007b38:	2280      	movs	r2, #128	; 0x80
 8007b3a:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8007b3c:	4b12      	ldr	r3, [pc, #72]	; (8007b88 <HAL_ADC_MspInit+0xc8>)
 8007b3e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007b42:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8007b44:	4b10      	ldr	r3, [pc, #64]	; (8007b88 <HAL_ADC_MspInit+0xc8>)
 8007b46:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8007b4a:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8007b4c:	4b0e      	ldr	r3, [pc, #56]	; (8007b88 <HAL_ADC_MspInit+0xc8>)
 8007b4e:	2220      	movs	r2, #32
 8007b50:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8007b52:	4b0d      	ldr	r3, [pc, #52]	; (8007b88 <HAL_ADC_MspInit+0xc8>)
 8007b54:	2200      	movs	r2, #0
 8007b56:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8007b58:	480b      	ldr	r0, [pc, #44]	; (8007b88 <HAL_ADC_MspInit+0xc8>)
 8007b5a:	f7f9 faa7 	bl	80010ac <HAL_DMA_Init>
 8007b5e:	4603      	mov	r3, r0
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	d001      	beq.n	8007b68 <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 8007b64:	f7ff ff74 	bl	8007a50 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	4a07      	ldr	r2, [pc, #28]	; (8007b88 <HAL_ADC_MspInit+0xc8>)
 8007b6c:	621a      	str	r2, [r3, #32]
 8007b6e:	4a06      	ldr	r2, [pc, #24]	; (8007b88 <HAL_ADC_MspInit+0xc8>)
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8007b74:	bf00      	nop
 8007b76:	3720      	adds	r7, #32
 8007b78:	46bd      	mov	sp, r7
 8007b7a:	bd80      	pop	{r7, pc}
 8007b7c:	40012400 	.word	0x40012400
 8007b80:	40021000 	.word	0x40021000
 8007b84:	40010800 	.word	0x40010800
 8007b88:	200007a8 	.word	0x200007a8
 8007b8c:	40020008 	.word	0x40020008

08007b90 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8007b90:	b580      	push	{r7, lr}
 8007b92:	b084      	sub	sp, #16
 8007b94:	af00      	add	r7, sp, #0
 8007b96:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007ba0:	d113      	bne.n	8007bca <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8007ba2:	4a0c      	ldr	r2, [pc, #48]	; (8007bd4 <HAL_TIM_Base_MspInit+0x44>)
 8007ba4:	4b0b      	ldr	r3, [pc, #44]	; (8007bd4 <HAL_TIM_Base_MspInit+0x44>)
 8007ba6:	69db      	ldr	r3, [r3, #28]
 8007ba8:	f043 0301 	orr.w	r3, r3, #1
 8007bac:	61d3      	str	r3, [r2, #28]
 8007bae:	4b09      	ldr	r3, [pc, #36]	; (8007bd4 <HAL_TIM_Base_MspInit+0x44>)
 8007bb0:	69db      	ldr	r3, [r3, #28]
 8007bb2:	f003 0301 	and.w	r3, r3, #1
 8007bb6:	60fb      	str	r3, [r7, #12]
 8007bb8:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8007bba:	2200      	movs	r2, #0
 8007bbc:	2100      	movs	r1, #0
 8007bbe:	201c      	movs	r0, #28
 8007bc0:	f7f9 fa3d 	bl	800103e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8007bc4:	201c      	movs	r0, #28
 8007bc6:	f7f9 fa56 	bl	8001076 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8007bca:	bf00      	nop
 8007bcc:	3710      	adds	r7, #16
 8007bce:	46bd      	mov	sp, r7
 8007bd0:	bd80      	pop	{r7, pc}
 8007bd2:	bf00      	nop
 8007bd4:	40021000 	.word	0x40021000

08007bd8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8007bd8:	b580      	push	{r7, lr}
 8007bda:	b08a      	sub	sp, #40	; 0x28
 8007bdc:	af00      	add	r7, sp, #0
 8007bde:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007be0:	f107 0314 	add.w	r3, r7, #20
 8007be4:	2200      	movs	r2, #0
 8007be6:	601a      	str	r2, [r3, #0]
 8007be8:	605a      	str	r2, [r3, #4]
 8007bea:	609a      	str	r2, [r3, #8]
 8007bec:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007bf6:	d142      	bne.n	8007c7e <HAL_TIM_MspPostInit+0xa6>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007bf8:	4a23      	ldr	r2, [pc, #140]	; (8007c88 <HAL_TIM_MspPostInit+0xb0>)
 8007bfa:	4b23      	ldr	r3, [pc, #140]	; (8007c88 <HAL_TIM_MspPostInit+0xb0>)
 8007bfc:	699b      	ldr	r3, [r3, #24]
 8007bfe:	f043 0304 	orr.w	r3, r3, #4
 8007c02:	6193      	str	r3, [r2, #24]
 8007c04:	4b20      	ldr	r3, [pc, #128]	; (8007c88 <HAL_TIM_MspPostInit+0xb0>)
 8007c06:	699b      	ldr	r3, [r3, #24]
 8007c08:	f003 0304 	and.w	r3, r3, #4
 8007c0c:	613b      	str	r3, [r7, #16]
 8007c0e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007c10:	4a1d      	ldr	r2, [pc, #116]	; (8007c88 <HAL_TIM_MspPostInit+0xb0>)
 8007c12:	4b1d      	ldr	r3, [pc, #116]	; (8007c88 <HAL_TIM_MspPostInit+0xb0>)
 8007c14:	699b      	ldr	r3, [r3, #24]
 8007c16:	f043 0308 	orr.w	r3, r3, #8
 8007c1a:	6193      	str	r3, [r2, #24]
 8007c1c:	4b1a      	ldr	r3, [pc, #104]	; (8007c88 <HAL_TIM_MspPostInit+0xb0>)
 8007c1e:	699b      	ldr	r3, [r3, #24]
 8007c20:	f003 0308 	and.w	r3, r3, #8
 8007c24:	60fb      	str	r3, [r7, #12]
 8007c26:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration    
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8007c28:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007c2c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007c2e:	2302      	movs	r3, #2
 8007c30:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007c32:	2302      	movs	r3, #2
 8007c34:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007c36:	f107 0314 	add.w	r3, r7, #20
 8007c3a:	4619      	mov	r1, r3
 8007c3c:	4813      	ldr	r0, [pc, #76]	; (8007c8c <HAL_TIM_MspPostInit+0xb4>)
 8007c3e:	f7f9 fe2f 	bl	80018a0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8007c42:	2308      	movs	r3, #8
 8007c44:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007c46:	2302      	movs	r3, #2
 8007c48:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007c4a:	2302      	movs	r3, #2
 8007c4c:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007c4e:	f107 0314 	add.w	r3, r7, #20
 8007c52:	4619      	mov	r1, r3
 8007c54:	480e      	ldr	r0, [pc, #56]	; (8007c90 <HAL_TIM_MspPostInit+0xb8>)
 8007c56:	f7f9 fe23 	bl	80018a0 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 8007c5a:	4b0e      	ldr	r3, [pc, #56]	; (8007c94 <HAL_TIM_MspPostInit+0xbc>)
 8007c5c:	685b      	ldr	r3, [r3, #4]
 8007c5e:	627b      	str	r3, [r7, #36]	; 0x24
 8007c60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c62:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007c66:	627b      	str	r3, [r7, #36]	; 0x24
 8007c68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c6a:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8007c6e:	627b      	str	r3, [r7, #36]	; 0x24
 8007c70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c72:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007c76:	627b      	str	r3, [r7, #36]	; 0x24
 8007c78:	4a06      	ldr	r2, [pc, #24]	; (8007c94 <HAL_TIM_MspPostInit+0xbc>)
 8007c7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c7c:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8007c7e:	bf00      	nop
 8007c80:	3728      	adds	r7, #40	; 0x28
 8007c82:	46bd      	mov	sp, r7
 8007c84:	bd80      	pop	{r7, pc}
 8007c86:	bf00      	nop
 8007c88:	40021000 	.word	0x40021000
 8007c8c:	40010800 	.word	0x40010800
 8007c90:	40010c00 	.word	0x40010c00
 8007c94:	40010000 	.word	0x40010000

08007c98 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8007c98:	b480      	push	{r7}
 8007c9a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8007c9c:	bf00      	nop
 8007c9e:	46bd      	mov	sp, r7
 8007ca0:	bc80      	pop	{r7}
 8007ca2:	4770      	bx	lr

08007ca4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8007ca4:	b480      	push	{r7}
 8007ca6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8007ca8:	e7fe      	b.n	8007ca8 <HardFault_Handler+0x4>

08007caa <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8007caa:	b480      	push	{r7}
 8007cac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8007cae:	e7fe      	b.n	8007cae <MemManage_Handler+0x4>

08007cb0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8007cb0:	b480      	push	{r7}
 8007cb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8007cb4:	e7fe      	b.n	8007cb4 <BusFault_Handler+0x4>

08007cb6 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8007cb6:	b480      	push	{r7}
 8007cb8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8007cba:	e7fe      	b.n	8007cba <UsageFault_Handler+0x4>

08007cbc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8007cbc:	b480      	push	{r7}
 8007cbe:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8007cc0:	bf00      	nop
 8007cc2:	46bd      	mov	sp, r7
 8007cc4:	bc80      	pop	{r7}
 8007cc6:	4770      	bx	lr

08007cc8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8007cc8:	b480      	push	{r7}
 8007cca:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8007ccc:	bf00      	nop
 8007cce:	46bd      	mov	sp, r7
 8007cd0:	bc80      	pop	{r7}
 8007cd2:	4770      	bx	lr

08007cd4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8007cd4:	b480      	push	{r7}
 8007cd6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8007cd8:	bf00      	nop
 8007cda:	46bd      	mov	sp, r7
 8007cdc:	bc80      	pop	{r7}
 8007cde:	4770      	bx	lr

08007ce0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8007ce0:	b580      	push	{r7, lr}
 8007ce2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
  SysTickCountersUpdate();
 8007ce4:	f7ff fdde 	bl	80078a4 <SysTickCountersUpdate>
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8007ce8:	f7f8 fcfc 	bl	80006e4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8007cec:	bf00      	nop
 8007cee:	bd80      	pop	{r7, pc}

08007cf0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8007cf0:	b580      	push	{r7, lr}
 8007cf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8007cf4:	4802      	ldr	r0, [pc, #8]	; (8007d00 <DMA1_Channel1_IRQHandler+0x10>)
 8007cf6:	f7f9 fa93 	bl	8001220 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8007cfa:	bf00      	nop
 8007cfc:	bd80      	pop	{r7, pc}
 8007cfe:	bf00      	nop
 8007d00:	200007a8 	.word	0x200007a8

08007d04 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8007d04:	b580      	push	{r7, lr}
 8007d06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8007d08:	4802      	ldr	r0, [pc, #8]	; (8007d14 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8007d0a:	f7fa f8a1 	bl	8001e50 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8007d0e:	bf00      	nop
 8007d10:	bd80      	pop	{r7, pc}
 8007d12:	bf00      	nop
 8007d14:	20000bf8 	.word	0x20000bf8

08007d18 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8007d18:	b580      	push	{r7, lr}
 8007d1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8007d1c:	4802      	ldr	r0, [pc, #8]	; (8007d28 <TIM2_IRQHandler+0x10>)
 8007d1e:	f7fb fbef 	bl	8003500 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8007d22:	bf00      	nop
 8007d24:	bd80      	pop	{r7, pc}
 8007d26:	bf00      	nop
 8007d28:	200007ec 	.word	0x200007ec

08007d2c <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 8007d2c:	b580      	push	{r7, lr}
 8007d2e:	b084      	sub	sp, #16
 8007d30:	af00      	add	r7, sp, #0
 8007d32:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8007d34:	4b11      	ldr	r3, [pc, #68]	; (8007d7c <_sbrk+0x50>)
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	d102      	bne.n	8007d42 <_sbrk+0x16>
		heap_end = &end;
 8007d3c:	4b0f      	ldr	r3, [pc, #60]	; (8007d7c <_sbrk+0x50>)
 8007d3e:	4a10      	ldr	r2, [pc, #64]	; (8007d80 <_sbrk+0x54>)
 8007d40:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8007d42:	4b0e      	ldr	r3, [pc, #56]	; (8007d7c <_sbrk+0x50>)
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8007d48:	4b0c      	ldr	r3, [pc, #48]	; (8007d7c <_sbrk+0x50>)
 8007d4a:	681a      	ldr	r2, [r3, #0]
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	4413      	add	r3, r2
 8007d50:	466a      	mov	r2, sp
 8007d52:	4293      	cmp	r3, r2
 8007d54:	d907      	bls.n	8007d66 <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8007d56:	f000 fd3d 	bl	80087d4 <__errno>
 8007d5a:	4602      	mov	r2, r0
 8007d5c:	230c      	movs	r3, #12
 8007d5e:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8007d60:	f04f 33ff 	mov.w	r3, #4294967295
 8007d64:	e006      	b.n	8007d74 <_sbrk+0x48>
	}

	heap_end += incr;
 8007d66:	4b05      	ldr	r3, [pc, #20]	; (8007d7c <_sbrk+0x50>)
 8007d68:	681a      	ldr	r2, [r3, #0]
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	4413      	add	r3, r2
 8007d6e:	4a03      	ldr	r2, [pc, #12]	; (8007d7c <_sbrk+0x50>)
 8007d70:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8007d72:	68fb      	ldr	r3, [r7, #12]
}
 8007d74:	4618      	mov	r0, r3
 8007d76:	3710      	adds	r7, #16
 8007d78:	46bd      	mov	sp, r7
 8007d7a:	bd80      	pop	{r7, pc}
 8007d7c:	20000440 	.word	0x20000440
 8007d80:	20001068 	.word	0x20001068

08007d84 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8007d84:	b480      	push	{r7}
 8007d86:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8007d88:	4a15      	ldr	r2, [pc, #84]	; (8007de0 <SystemInit+0x5c>)
 8007d8a:	4b15      	ldr	r3, [pc, #84]	; (8007de0 <SystemInit+0x5c>)
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	f043 0301 	orr.w	r3, r3, #1
 8007d92:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8007d94:	4912      	ldr	r1, [pc, #72]	; (8007de0 <SystemInit+0x5c>)
 8007d96:	4b12      	ldr	r3, [pc, #72]	; (8007de0 <SystemInit+0x5c>)
 8007d98:	685a      	ldr	r2, [r3, #4]
 8007d9a:	4b12      	ldr	r3, [pc, #72]	; (8007de4 <SystemInit+0x60>)
 8007d9c:	4013      	ands	r3, r2
 8007d9e:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8007da0:	4a0f      	ldr	r2, [pc, #60]	; (8007de0 <SystemInit+0x5c>)
 8007da2:	4b0f      	ldr	r3, [pc, #60]	; (8007de0 <SystemInit+0x5c>)
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8007daa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007dae:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8007db0:	4a0b      	ldr	r2, [pc, #44]	; (8007de0 <SystemInit+0x5c>)
 8007db2:	4b0b      	ldr	r3, [pc, #44]	; (8007de0 <SystemInit+0x5c>)
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007dba:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8007dbc:	4a08      	ldr	r2, [pc, #32]	; (8007de0 <SystemInit+0x5c>)
 8007dbe:	4b08      	ldr	r3, [pc, #32]	; (8007de0 <SystemInit+0x5c>)
 8007dc0:	685b      	ldr	r3, [r3, #4]
 8007dc2:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8007dc6:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8007dc8:	4b05      	ldr	r3, [pc, #20]	; (8007de0 <SystemInit+0x5c>)
 8007dca:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8007dce:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8007dd0:	4b05      	ldr	r3, [pc, #20]	; (8007de8 <SystemInit+0x64>)
 8007dd2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8007dd6:	609a      	str	r2, [r3, #8]
#endif 
}
 8007dd8:	bf00      	nop
 8007dda:	46bd      	mov	sp, r7
 8007ddc:	bc80      	pop	{r7}
 8007dde:	4770      	bx	lr
 8007de0:	40021000 	.word	0x40021000
 8007de4:	f8ff0000 	.word	0xf8ff0000
 8007de8:	e000ed00 	.word	0xe000ed00

08007dec <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8007dec:	b580      	push	{r7, lr}
 8007dee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PreTreatment */
  
  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8007df0:	2200      	movs	r2, #0
 8007df2:	4912      	ldr	r1, [pc, #72]	; (8007e3c <MX_USB_DEVICE_Init+0x50>)
 8007df4:	4812      	ldr	r0, [pc, #72]	; (8007e40 <MX_USB_DEVICE_Init+0x54>)
 8007df6:	f7fd fd50 	bl	800589a <USBD_Init>
 8007dfa:	4603      	mov	r3, r0
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d001      	beq.n	8007e04 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8007e00:	f7ff fe26 	bl	8007a50 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8007e04:	490f      	ldr	r1, [pc, #60]	; (8007e44 <MX_USB_DEVICE_Init+0x58>)
 8007e06:	480e      	ldr	r0, [pc, #56]	; (8007e40 <MX_USB_DEVICE_Init+0x54>)
 8007e08:	f7fd fd72 	bl	80058f0 <USBD_RegisterClass>
 8007e0c:	4603      	mov	r3, r0
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d001      	beq.n	8007e16 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8007e12:	f7ff fe1d 	bl	8007a50 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8007e16:	490c      	ldr	r1, [pc, #48]	; (8007e48 <MX_USB_DEVICE_Init+0x5c>)
 8007e18:	4809      	ldr	r0, [pc, #36]	; (8007e40 <MX_USB_DEVICE_Init+0x54>)
 8007e1a:	f7fd fca3 	bl	8005764 <USBD_CDC_RegisterInterface>
 8007e1e:	4603      	mov	r3, r0
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	d001      	beq.n	8007e28 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8007e24:	f7ff fe14 	bl	8007a50 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8007e28:	4805      	ldr	r0, [pc, #20]	; (8007e40 <MX_USB_DEVICE_Init+0x54>)
 8007e2a:	f7fd fd7a 	bl	8005922 <USBD_Start>
 8007e2e:	4603      	mov	r3, r0
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	d001      	beq.n	8007e38 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8007e34:	f7ff fe0c 	bl	8007a50 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8007e38:	bf00      	nop
 8007e3a:	bd80      	pop	{r7, pc}
 8007e3c:	20000144 	.word	0x20000144
 8007e40:	20000830 	.word	0x20000830
 8007e44:	20000014 	.word	0x20000014
 8007e48:	20000134 	.word	0x20000134

08007e4c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8007e4c:	b580      	push	{r7, lr}
 8007e4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */

  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8007e50:	2200      	movs	r2, #0
 8007e52:	4905      	ldr	r1, [pc, #20]	; (8007e68 <CDC_Init_FS+0x1c>)
 8007e54:	4805      	ldr	r0, [pc, #20]	; (8007e6c <CDC_Init_FS+0x20>)
 8007e56:	f7fd fc9b 	bl	8005790 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8007e5a:	4905      	ldr	r1, [pc, #20]	; (8007e70 <CDC_Init_FS+0x24>)
 8007e5c:	4803      	ldr	r0, [pc, #12]	; (8007e6c <CDC_Init_FS+0x20>)
 8007e5e:	f7fd fcb0 	bl	80057c2 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8007e62:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8007e64:	4618      	mov	r0, r3
 8007e66:	bd80      	pop	{r7, pc}
 8007e68:	20000b74 	.word	0x20000b74
 8007e6c:	20000830 	.word	0x20000830
 8007e70:	20000af4 	.word	0x20000af4

08007e74 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8007e74:	b480      	push	{r7}
 8007e76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8007e78:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8007e7a:	4618      	mov	r0, r3
 8007e7c:	46bd      	mov	sp, r7
 8007e7e:	bc80      	pop	{r7}
 8007e80:	4770      	bx	lr
	...

08007e84 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8007e84:	b480      	push	{r7}
 8007e86:	b083      	sub	sp, #12
 8007e88:	af00      	add	r7, sp, #0
 8007e8a:	4603      	mov	r3, r0
 8007e8c:	6039      	str	r1, [r7, #0]
 8007e8e:	71fb      	strb	r3, [r7, #7]
 8007e90:	4613      	mov	r3, r2
 8007e92:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8007e94:	79fb      	ldrb	r3, [r7, #7]
 8007e96:	2b23      	cmp	r3, #35	; 0x23
 8007e98:	d84a      	bhi.n	8007f30 <CDC_Control_FS+0xac>
 8007e9a:	a201      	add	r2, pc, #4	; (adr r2, 8007ea0 <CDC_Control_FS+0x1c>)
 8007e9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ea0:	08007f31 	.word	0x08007f31
 8007ea4:	08007f31 	.word	0x08007f31
 8007ea8:	08007f31 	.word	0x08007f31
 8007eac:	08007f31 	.word	0x08007f31
 8007eb0:	08007f31 	.word	0x08007f31
 8007eb4:	08007f31 	.word	0x08007f31
 8007eb8:	08007f31 	.word	0x08007f31
 8007ebc:	08007f31 	.word	0x08007f31
 8007ec0:	08007f31 	.word	0x08007f31
 8007ec4:	08007f31 	.word	0x08007f31
 8007ec8:	08007f31 	.word	0x08007f31
 8007ecc:	08007f31 	.word	0x08007f31
 8007ed0:	08007f31 	.word	0x08007f31
 8007ed4:	08007f31 	.word	0x08007f31
 8007ed8:	08007f31 	.word	0x08007f31
 8007edc:	08007f31 	.word	0x08007f31
 8007ee0:	08007f31 	.word	0x08007f31
 8007ee4:	08007f31 	.word	0x08007f31
 8007ee8:	08007f31 	.word	0x08007f31
 8007eec:	08007f31 	.word	0x08007f31
 8007ef0:	08007f31 	.word	0x08007f31
 8007ef4:	08007f31 	.word	0x08007f31
 8007ef8:	08007f31 	.word	0x08007f31
 8007efc:	08007f31 	.word	0x08007f31
 8007f00:	08007f31 	.word	0x08007f31
 8007f04:	08007f31 	.word	0x08007f31
 8007f08:	08007f31 	.word	0x08007f31
 8007f0c:	08007f31 	.word	0x08007f31
 8007f10:	08007f31 	.word	0x08007f31
 8007f14:	08007f31 	.word	0x08007f31
 8007f18:	08007f31 	.word	0x08007f31
 8007f1c:	08007f31 	.word	0x08007f31
 8007f20:	08007f31 	.word	0x08007f31
 8007f24:	08007f31 	.word	0x08007f31
 8007f28:	08007f31 	.word	0x08007f31
 8007f2c:	08007f31 	.word	0x08007f31
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8007f30:	bf00      	nop
  }

  return (USBD_OK);
 8007f32:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8007f34:	4618      	mov	r0, r3
 8007f36:	370c      	adds	r7, #12
 8007f38:	46bd      	mov	sp, r7
 8007f3a:	bc80      	pop	{r7}
 8007f3c:	4770      	bx	lr
 8007f3e:	bf00      	nop

08007f40 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8007f40:	b580      	push	{r7, lr}
 8007f42:	b084      	sub	sp, #16
 8007f44:	af00      	add	r7, sp, #0
 8007f46:	6078      	str	r0, [r7, #4]
 8007f48:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
	dataSize = *Len;
 8007f4a:	683b      	ldr	r3, [r7, #0]
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	4a1d      	ldr	r2, [pc, #116]	; (8007fc4 <CDC_Receive_FS+0x84>)
 8007f50:	6013      	str	r3, [r2, #0]
	if(HAL_GetTick() - time > 1000)
 8007f52:	f7f8 fbd9 	bl	8000708 <HAL_GetTick>
 8007f56:	4602      	mov	r2, r0
 8007f58:	4b1b      	ldr	r3, [pc, #108]	; (8007fc8 <CDC_Receive_FS+0x88>)
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	1ad3      	subs	r3, r2, r3
 8007f5e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007f62:	d91a      	bls.n	8007f9a <CDC_Receive_FS+0x5a>
	{
		Rxcount = 0;
 8007f64:	4b19      	ldr	r3, [pc, #100]	; (8007fcc <CDC_Receive_FS+0x8c>)
 8007f66:	2200      	movs	r2, #0
 8007f68:	701a      	strb	r2, [r3, #0]
		for(int i = 0; i < dataSize; i++)
 8007f6a:	2300      	movs	r3, #0
 8007f6c:	60fb      	str	r3, [r7, #12]
 8007f6e:	e00f      	b.n	8007f90 <CDC_Receive_FS+0x50>
		{
			ReceivedData[Rxcount++] = Buf[i];
 8007f70:	4b16      	ldr	r3, [pc, #88]	; (8007fcc <CDC_Receive_FS+0x8c>)
 8007f72:	781b      	ldrb	r3, [r3, #0]
 8007f74:	1c5a      	adds	r2, r3, #1
 8007f76:	b2d1      	uxtb	r1, r2
 8007f78:	4a14      	ldr	r2, [pc, #80]	; (8007fcc <CDC_Receive_FS+0x8c>)
 8007f7a:	7011      	strb	r1, [r2, #0]
 8007f7c:	4619      	mov	r1, r3
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	687a      	ldr	r2, [r7, #4]
 8007f82:	4413      	add	r3, r2
 8007f84:	781a      	ldrb	r2, [r3, #0]
 8007f86:	4b12      	ldr	r3, [pc, #72]	; (8007fd0 <CDC_Receive_FS+0x90>)
 8007f88:	545a      	strb	r2, [r3, r1]
		for(int i = 0; i < dataSize; i++)
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	3301      	adds	r3, #1
 8007f8e:	60fb      	str	r3, [r7, #12]
 8007f90:	68fa      	ldr	r2, [r7, #12]
 8007f92:	4b0c      	ldr	r3, [pc, #48]	; (8007fc4 <CDC_Receive_FS+0x84>)
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	429a      	cmp	r2, r3
 8007f98:	d3ea      	bcc.n	8007f70 <CDC_Receive_FS+0x30>
		}
	}

	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8007f9a:	6879      	ldr	r1, [r7, #4]
 8007f9c:	480d      	ldr	r0, [pc, #52]	; (8007fd4 <CDC_Receive_FS+0x94>)
 8007f9e:	f7fd fc10 	bl	80057c2 <USBD_CDC_SetRxBuffer>
	USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8007fa2:	480c      	ldr	r0, [pc, #48]	; (8007fd4 <CDC_Receive_FS+0x94>)
 8007fa4:	f7fd fc4f 	bl	8005846 <USBD_CDC_ReceivePacket>
	check = 1; //flag
 8007fa8:	4b0b      	ldr	r3, [pc, #44]	; (8007fd8 <CDC_Receive_FS+0x98>)
 8007faa:	2201      	movs	r2, #1
 8007fac:	701a      	strb	r2, [r3, #0]
	time = HAL_GetTick();
 8007fae:	f7f8 fbab 	bl	8000708 <HAL_GetTick>
 8007fb2:	4602      	mov	r2, r0
 8007fb4:	4b04      	ldr	r3, [pc, #16]	; (8007fc8 <CDC_Receive_FS+0x88>)
 8007fb6:	601a      	str	r2, [r3, #0]
	return (USBD_OK);
 8007fb8:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8007fba:	4618      	mov	r0, r3
 8007fbc:	3710      	adds	r7, #16
 8007fbe:	46bd      	mov	sp, r7
 8007fc0:	bd80      	pop	{r7, pc}
 8007fc2:	bf00      	nop
 8007fc4:	200004ac 	.word	0x200004ac
 8007fc8:	20000bf4 	.word	0x20000bf4
 8007fcc:	200004a8 	.word	0x200004a8
 8007fd0:	20000444 	.word	0x20000444
 8007fd4:	20000830 	.word	0x20000830
 8007fd8:	200004b0 	.word	0x200004b0

08007fdc <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8007fdc:	b580      	push	{r7, lr}
 8007fde:	b084      	sub	sp, #16
 8007fe0:	af00      	add	r7, sp, #0
 8007fe2:	6078      	str	r0, [r7, #4]
 8007fe4:	460b      	mov	r3, r1
 8007fe6:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8007fe8:	2300      	movs	r3, #0
 8007fea:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8007fec:	4b0d      	ldr	r3, [pc, #52]	; (8008024 <CDC_Transmit_FS+0x48>)
 8007fee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007ff2:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8007ff4:	68bb      	ldr	r3, [r7, #8]
 8007ff6:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	d001      	beq.n	8008002 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8007ffe:	2301      	movs	r3, #1
 8008000:	e00b      	b.n	800801a <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8008002:	887b      	ldrh	r3, [r7, #2]
 8008004:	461a      	mov	r2, r3
 8008006:	6879      	ldr	r1, [r7, #4]
 8008008:	4806      	ldr	r0, [pc, #24]	; (8008024 <CDC_Transmit_FS+0x48>)
 800800a:	f7fd fbc1 	bl	8005790 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800800e:	4805      	ldr	r0, [pc, #20]	; (8008024 <CDC_Transmit_FS+0x48>)
 8008010:	f7fd fbea 	bl	80057e8 <USBD_CDC_TransmitPacket>
 8008014:	4603      	mov	r3, r0
 8008016:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8008018:	7bfb      	ldrb	r3, [r7, #15]
}
 800801a:	4618      	mov	r0, r3
 800801c:	3710      	adds	r7, #16
 800801e:	46bd      	mov	sp, r7
 8008020:	bd80      	pop	{r7, pc}
 8008022:	bf00      	nop
 8008024:	20000830 	.word	0x20000830

08008028 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8008028:	b580      	push	{r7, lr}
 800802a:	b084      	sub	sp, #16
 800802c:	af00      	add	r7, sp, #0
 800802e:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	4a0d      	ldr	r2, [pc, #52]	; (800806c <HAL_PCD_MspInit+0x44>)
 8008036:	4293      	cmp	r3, r2
 8008038:	d113      	bne.n	8008062 <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800803a:	4a0d      	ldr	r2, [pc, #52]	; (8008070 <HAL_PCD_MspInit+0x48>)
 800803c:	4b0c      	ldr	r3, [pc, #48]	; (8008070 <HAL_PCD_MspInit+0x48>)
 800803e:	69db      	ldr	r3, [r3, #28]
 8008040:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8008044:	61d3      	str	r3, [r2, #28]
 8008046:	4b0a      	ldr	r3, [pc, #40]	; (8008070 <HAL_PCD_MspInit+0x48>)
 8008048:	69db      	ldr	r3, [r3, #28]
 800804a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800804e:	60fb      	str	r3, [r7, #12]
 8008050:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 8008052:	2200      	movs	r2, #0
 8008054:	2100      	movs	r1, #0
 8008056:	2014      	movs	r0, #20
 8008058:	f7f8 fff1 	bl	800103e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 800805c:	2014      	movs	r0, #20
 800805e:	f7f9 f80a 	bl	8001076 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8008062:	bf00      	nop
 8008064:	3710      	adds	r7, #16
 8008066:	46bd      	mov	sp, r7
 8008068:	bd80      	pop	{r7, pc}
 800806a:	bf00      	nop
 800806c:	40005c00 	.word	0x40005c00
 8008070:	40021000 	.word	0x40021000

08008074 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008074:	b580      	push	{r7, lr}
 8008076:	b082      	sub	sp, #8
 8008078:	af00      	add	r7, sp, #0
 800807a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	f8d3 2268 	ldr.w	r2, [r3, #616]	; 0x268
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	f503 730c 	add.w	r3, r3, #560	; 0x230
 8008088:	4619      	mov	r1, r3
 800808a:	4610      	mov	r0, r2
 800808c:	f7fd fc91 	bl	80059b2 <USBD_LL_SetupStage>
}
 8008090:	bf00      	nop
 8008092:	3708      	adds	r7, #8
 8008094:	46bd      	mov	sp, r7
 8008096:	bd80      	pop	{r7, pc}

08008098 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008098:	b580      	push	{r7, lr}
 800809a:	b082      	sub	sp, #8
 800809c:	af00      	add	r7, sp, #0
 800809e:	6078      	str	r0, [r7, #4]
 80080a0:	460b      	mov	r3, r1
 80080a2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	f8d3 0268 	ldr.w	r0, [r3, #616]	; 0x268
 80080aa:	78fb      	ldrb	r3, [r7, #3]
 80080ac:	687a      	ldr	r2, [r7, #4]
 80080ae:	015b      	lsls	r3, r3, #5
 80080b0:	4413      	add	r3, r2
 80080b2:	f503 739e 	add.w	r3, r3, #316	; 0x13c
 80080b6:	681a      	ldr	r2, [r3, #0]
 80080b8:	78fb      	ldrb	r3, [r7, #3]
 80080ba:	4619      	mov	r1, r3
 80080bc:	f7fd fcc4 	bl	8005a48 <USBD_LL_DataOutStage>
}
 80080c0:	bf00      	nop
 80080c2:	3708      	adds	r7, #8
 80080c4:	46bd      	mov	sp, r7
 80080c6:	bd80      	pop	{r7, pc}

080080c8 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80080c8:	b580      	push	{r7, lr}
 80080ca:	b082      	sub	sp, #8
 80080cc:	af00      	add	r7, sp, #0
 80080ce:	6078      	str	r0, [r7, #4]
 80080d0:	460b      	mov	r3, r1
 80080d2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	f8d3 0268 	ldr.w	r0, [r3, #616]	; 0x268
 80080da:	78fb      	ldrb	r3, [r7, #3]
 80080dc:	687a      	ldr	r2, [r7, #4]
 80080de:	015b      	lsls	r3, r3, #5
 80080e0:	4413      	add	r3, r2
 80080e2:	333c      	adds	r3, #60	; 0x3c
 80080e4:	681a      	ldr	r2, [r3, #0]
 80080e6:	78fb      	ldrb	r3, [r7, #3]
 80080e8:	4619      	mov	r1, r3
 80080ea:	f7fd fd1e 	bl	8005b2a <USBD_LL_DataInStage>
}
 80080ee:	bf00      	nop
 80080f0:	3708      	adds	r7, #8
 80080f2:	46bd      	mov	sp, r7
 80080f4:	bd80      	pop	{r7, pc}

080080f6 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80080f6:	b580      	push	{r7, lr}
 80080f8:	b082      	sub	sp, #8
 80080fa:	af00      	add	r7, sp, #0
 80080fc:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8008104:	4618      	mov	r0, r3
 8008106:	f7fd fe2e 	bl	8005d66 <USBD_LL_SOF>
}
 800810a:	bf00      	nop
 800810c:	3708      	adds	r7, #8
 800810e:	46bd      	mov	sp, r7
 8008110:	bd80      	pop	{r7, pc}

08008112 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{ 
 8008112:	b580      	push	{r7, lr}
 8008114:	b084      	sub	sp, #16
 8008116:	af00      	add	r7, sp, #0
 8008118:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800811a:	2301      	movs	r3, #1
 800811c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	689b      	ldr	r3, [r3, #8]
 8008122:	2b02      	cmp	r3, #2
 8008124:	d001      	beq.n	800812a <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8008126:	f7ff fc93 	bl	8007a50 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8008130:	7bfa      	ldrb	r2, [r7, #15]
 8008132:	4611      	mov	r1, r2
 8008134:	4618      	mov	r0, r3
 8008136:	f7fd fdde 	bl	8005cf6 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8008140:	4618      	mov	r0, r3
 8008142:	f7fd fd97 	bl	8005c74 <USBD_LL_Reset>
}
 8008146:	bf00      	nop
 8008148:	3710      	adds	r7, #16
 800814a:	46bd      	mov	sp, r7
 800814c:	bd80      	pop	{r7, pc}
	...

08008150 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008150:	b580      	push	{r7, lr}
 8008152:	b082      	sub	sp, #8
 8008154:	af00      	add	r7, sp, #0
 8008156:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 800815e:	4618      	mov	r0, r3
 8008160:	f7fd fdd8 	bl	8005d14 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	699b      	ldr	r3, [r3, #24]
 8008168:	2b00      	cmp	r3, #0
 800816a:	d005      	beq.n	8008178 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800816c:	4a04      	ldr	r2, [pc, #16]	; (8008180 <HAL_PCD_SuspendCallback+0x30>)
 800816e:	4b04      	ldr	r3, [pc, #16]	; (8008180 <HAL_PCD_SuspendCallback+0x30>)
 8008170:	691b      	ldr	r3, [r3, #16]
 8008172:	f043 0306 	orr.w	r3, r3, #6
 8008176:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8008178:	bf00      	nop
 800817a:	3708      	adds	r7, #8
 800817c:	46bd      	mov	sp, r7
 800817e:	bd80      	pop	{r7, pc}
 8008180:	e000ed00 	.word	0xe000ed00

08008184 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008184:	b580      	push	{r7, lr}
 8008186:	b082      	sub	sp, #8
 8008188:	af00      	add	r7, sp, #0
 800818a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8008192:	4618      	mov	r0, r3
 8008194:	f7fd fdd2 	bl	8005d3c <USBD_LL_Resume>
}
 8008198:	bf00      	nop
 800819a:	3708      	adds	r7, #8
 800819c:	46bd      	mov	sp, r7
 800819e:	bd80      	pop	{r7, pc}

080081a0 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 80081a0:	b580      	push	{r7, lr}
 80081a2:	b082      	sub	sp, #8
 80081a4:	af00      	add	r7, sp, #0
 80081a6:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 80081a8:	4a28      	ldr	r2, [pc, #160]	; (800824c <USBD_LL_Init+0xac>)
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	f8c2 3268 	str.w	r3, [r2, #616]	; 0x268
  pdev->pData = &hpcd_USB_FS;
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	4a26      	ldr	r2, [pc, #152]	; (800824c <USBD_LL_Init+0xac>)
 80081b4:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_FS.Instance = USB;
 80081b8:	4b24      	ldr	r3, [pc, #144]	; (800824c <USBD_LL_Init+0xac>)
 80081ba:	4a25      	ldr	r2, [pc, #148]	; (8008250 <USBD_LL_Init+0xb0>)
 80081bc:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 80081be:	4b23      	ldr	r3, [pc, #140]	; (800824c <USBD_LL_Init+0xac>)
 80081c0:	2208      	movs	r2, #8
 80081c2:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 80081c4:	4b21      	ldr	r3, [pc, #132]	; (800824c <USBD_LL_Init+0xac>)
 80081c6:	2202      	movs	r2, #2
 80081c8:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 80081ca:	4b20      	ldr	r3, [pc, #128]	; (800824c <USBD_LL_Init+0xac>)
 80081cc:	2200      	movs	r2, #0
 80081ce:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 80081d0:	4b1e      	ldr	r3, [pc, #120]	; (800824c <USBD_LL_Init+0xac>)
 80081d2:	2200      	movs	r2, #0
 80081d4:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 80081d6:	4b1d      	ldr	r3, [pc, #116]	; (800824c <USBD_LL_Init+0xac>)
 80081d8:	2200      	movs	r2, #0
 80081da:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 80081dc:	481b      	ldr	r0, [pc, #108]	; (800824c <USBD_LL_Init+0xac>)
 80081de:	f7f9 fd30 	bl	8001c42 <HAL_PCD_Init>
 80081e2:	4603      	mov	r3, r0
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	d001      	beq.n	80081ec <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 80081e8:	f7ff fc32 	bl	8007a50 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 80081f2:	2318      	movs	r3, #24
 80081f4:	2200      	movs	r2, #0
 80081f6:	2100      	movs	r1, #0
 80081f8:	f7fa fbc8 	bl	800298c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8008202:	2358      	movs	r3, #88	; 0x58
 8008204:	2200      	movs	r2, #0
 8008206:	2180      	movs	r1, #128	; 0x80
 8008208:	f7fa fbc0 	bl	800298c <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8008212:	23c0      	movs	r3, #192	; 0xc0
 8008214:	2200      	movs	r2, #0
 8008216:	2181      	movs	r1, #129	; 0x81
 8008218:	f7fa fbb8 	bl	800298c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8008222:	f44f 7388 	mov.w	r3, #272	; 0x110
 8008226:	2200      	movs	r2, #0
 8008228:	2101      	movs	r1, #1
 800822a:	f7fa fbaf 	bl	800298c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8008234:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008238:	2200      	movs	r2, #0
 800823a:	2182      	movs	r1, #130	; 0x82
 800823c:	f7fa fba6 	bl	800298c <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 8008240:	2300      	movs	r3, #0
}
 8008242:	4618      	mov	r0, r3
 8008244:	3708      	adds	r7, #8
 8008246:	46bd      	mov	sp, r7
 8008248:	bd80      	pop	{r7, pc}
 800824a:	bf00      	nop
 800824c:	20000bf8 	.word	0x20000bf8
 8008250:	40005c00 	.word	0x40005c00

08008254 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8008254:	b580      	push	{r7, lr}
 8008256:	b084      	sub	sp, #16
 8008258:	af00      	add	r7, sp, #0
 800825a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800825c:	2300      	movs	r3, #0
 800825e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008260:	2300      	movs	r3, #0
 8008262:	73bb      	strb	r3, [r7, #14]
 
  hal_status = HAL_PCD_Start(pdev->pData);
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800826a:	4618      	mov	r0, r3
 800826c:	f7f9 fdca 	bl	8001e04 <HAL_PCD_Start>
 8008270:	4603      	mov	r3, r0
 8008272:	73fb      	strb	r3, [r7, #15]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 8008274:	7bfb      	ldrb	r3, [r7, #15]
 8008276:	4618      	mov	r0, r3
 8008278:	f000 f948 	bl	800850c <USBD_Get_USB_Status>
 800827c:	4603      	mov	r3, r0
 800827e:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 8008280:	7bbb      	ldrb	r3, [r7, #14]
}
 8008282:	4618      	mov	r0, r3
 8008284:	3710      	adds	r7, #16
 8008286:	46bd      	mov	sp, r7
 8008288:	bd80      	pop	{r7, pc}

0800828a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800828a:	b580      	push	{r7, lr}
 800828c:	b084      	sub	sp, #16
 800828e:	af00      	add	r7, sp, #0
 8008290:	6078      	str	r0, [r7, #4]
 8008292:	4608      	mov	r0, r1
 8008294:	4611      	mov	r1, r2
 8008296:	461a      	mov	r2, r3
 8008298:	4603      	mov	r3, r0
 800829a:	70fb      	strb	r3, [r7, #3]
 800829c:	460b      	mov	r3, r1
 800829e:	70bb      	strb	r3, [r7, #2]
 80082a0:	4613      	mov	r3, r2
 80082a2:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80082a4:	2300      	movs	r3, #0
 80082a6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80082a8:	2300      	movs	r3, #0
 80082aa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 80082b2:	78bb      	ldrb	r3, [r7, #2]
 80082b4:	883a      	ldrh	r2, [r7, #0]
 80082b6:	78f9      	ldrb	r1, [r7, #3]
 80082b8:	f7f9 fefd 	bl	80020b6 <HAL_PCD_EP_Open>
 80082bc:	4603      	mov	r3, r0
 80082be:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80082c0:	7bfb      	ldrb	r3, [r7, #15]
 80082c2:	4618      	mov	r0, r3
 80082c4:	f000 f922 	bl	800850c <USBD_Get_USB_Status>
 80082c8:	4603      	mov	r3, r0
 80082ca:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;
 80082cc:	7bbb      	ldrb	r3, [r7, #14]
}
 80082ce:	4618      	mov	r0, r3
 80082d0:	3710      	adds	r7, #16
 80082d2:	46bd      	mov	sp, r7
 80082d4:	bd80      	pop	{r7, pc}

080082d6 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80082d6:	b580      	push	{r7, lr}
 80082d8:	b084      	sub	sp, #16
 80082da:	af00      	add	r7, sp, #0
 80082dc:	6078      	str	r0, [r7, #4]
 80082de:	460b      	mov	r3, r1
 80082e0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80082e2:	2300      	movs	r3, #0
 80082e4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80082e6:	2300      	movs	r3, #0
 80082e8:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80082f0:	78fa      	ldrb	r2, [r7, #3]
 80082f2:	4611      	mov	r1, r2
 80082f4:	4618      	mov	r0, r3
 80082f6:	f7f9 ff3e 	bl	8002176 <HAL_PCD_EP_Close>
 80082fa:	4603      	mov	r3, r0
 80082fc:	73fb      	strb	r3, [r7, #15]
      
  usb_status =  USBD_Get_USB_Status(hal_status);
 80082fe:	7bfb      	ldrb	r3, [r7, #15]
 8008300:	4618      	mov	r0, r3
 8008302:	f000 f903 	bl	800850c <USBD_Get_USB_Status>
 8008306:	4603      	mov	r3, r0
 8008308:	73bb      	strb	r3, [r7, #14]

  return usb_status;  
 800830a:	7bbb      	ldrb	r3, [r7, #14]
}
 800830c:	4618      	mov	r0, r3
 800830e:	3710      	adds	r7, #16
 8008310:	46bd      	mov	sp, r7
 8008312:	bd80      	pop	{r7, pc}

08008314 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008314:	b580      	push	{r7, lr}
 8008316:	b084      	sub	sp, #16
 8008318:	af00      	add	r7, sp, #0
 800831a:	6078      	str	r0, [r7, #4]
 800831c:	460b      	mov	r3, r1
 800831e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008320:	2300      	movs	r3, #0
 8008322:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008324:	2300      	movs	r3, #0
 8008326:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800832e:	78fa      	ldrb	r2, [r7, #3]
 8008330:	4611      	mov	r1, r2
 8008332:	4618      	mov	r0, r3
 8008334:	f7f9 ffe8 	bl	8002308 <HAL_PCD_EP_SetStall>
 8008338:	4603      	mov	r3, r0
 800833a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800833c:	7bfb      	ldrb	r3, [r7, #15]
 800833e:	4618      	mov	r0, r3
 8008340:	f000 f8e4 	bl	800850c <USBD_Get_USB_Status>
 8008344:	4603      	mov	r3, r0
 8008346:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;  
 8008348:	7bbb      	ldrb	r3, [r7, #14]
}
 800834a:	4618      	mov	r0, r3
 800834c:	3710      	adds	r7, #16
 800834e:	46bd      	mov	sp, r7
 8008350:	bd80      	pop	{r7, pc}

08008352 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008352:	b580      	push	{r7, lr}
 8008354:	b084      	sub	sp, #16
 8008356:	af00      	add	r7, sp, #0
 8008358:	6078      	str	r0, [r7, #4]
 800835a:	460b      	mov	r3, r1
 800835c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800835e:	2300      	movs	r3, #0
 8008360:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008362:	2300      	movs	r3, #0
 8008364:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);  
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800836c:	78fa      	ldrb	r2, [r7, #3]
 800836e:	4611      	mov	r1, r2
 8008370:	4618      	mov	r0, r3
 8008372:	f7fa f823 	bl	80023bc <HAL_PCD_EP_ClrStall>
 8008376:	4603      	mov	r3, r0
 8008378:	73fb      	strb	r3, [r7, #15]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 800837a:	7bfb      	ldrb	r3, [r7, #15]
 800837c:	4618      	mov	r0, r3
 800837e:	f000 f8c5 	bl	800850c <USBD_Get_USB_Status>
 8008382:	4603      	mov	r3, r0
 8008384:	73bb      	strb	r3, [r7, #14]

  return usb_status; 
 8008386:	7bbb      	ldrb	r3, [r7, #14]
}
 8008388:	4618      	mov	r0, r3
 800838a:	3710      	adds	r7, #16
 800838c:	46bd      	mov	sp, r7
 800838e:	bd80      	pop	{r7, pc}

08008390 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008390:	b480      	push	{r7}
 8008392:	b085      	sub	sp, #20
 8008394:	af00      	add	r7, sp, #0
 8008396:	6078      	str	r0, [r7, #4]
 8008398:	460b      	mov	r3, r1
 800839a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80083a2:	60fb      	str	r3, [r7, #12]
  
  if((ep_addr & 0x80) == 0x80)
 80083a4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	da08      	bge.n	80083be <USBD_LL_IsStallEP+0x2e>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 80083ac:	78fb      	ldrb	r3, [r7, #3]
 80083ae:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80083b2:	68fa      	ldr	r2, [r7, #12]
 80083b4:	015b      	lsls	r3, r3, #5
 80083b6:	4413      	add	r3, r2
 80083b8:	332a      	adds	r3, #42	; 0x2a
 80083ba:	781b      	ldrb	r3, [r3, #0]
 80083bc:	e008      	b.n	80083d0 <USBD_LL_IsStallEP+0x40>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 80083be:	78fb      	ldrb	r3, [r7, #3]
 80083c0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80083c4:	68fa      	ldr	r2, [r7, #12]
 80083c6:	015b      	lsls	r3, r3, #5
 80083c8:	4413      	add	r3, r2
 80083ca:	f503 7395 	add.w	r3, r3, #298	; 0x12a
 80083ce:	781b      	ldrb	r3, [r3, #0]
  }
}
 80083d0:	4618      	mov	r0, r3
 80083d2:	3714      	adds	r7, #20
 80083d4:	46bd      	mov	sp, r7
 80083d6:	bc80      	pop	{r7}
 80083d8:	4770      	bx	lr

080083da <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80083da:	b580      	push	{r7, lr}
 80083dc:	b084      	sub	sp, #16
 80083de:	af00      	add	r7, sp, #0
 80083e0:	6078      	str	r0, [r7, #4]
 80083e2:	460b      	mov	r3, r1
 80083e4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80083e6:	2300      	movs	r3, #0
 80083e8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80083ea:	2300      	movs	r3, #0
 80083ec:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80083f4:	78fa      	ldrb	r2, [r7, #3]
 80083f6:	4611      	mov	r1, r2
 80083f8:	4618      	mov	r0, r3
 80083fa:	f7f9 fe37 	bl	800206c <HAL_PCD_SetAddress>
 80083fe:	4603      	mov	r3, r0
 8008400:	73fb      	strb	r3, [r7, #15]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 8008402:	7bfb      	ldrb	r3, [r7, #15]
 8008404:	4618      	mov	r0, r3
 8008406:	f000 f881 	bl	800850c <USBD_Get_USB_Status>
 800840a:	4603      	mov	r3, r0
 800840c:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;  
 800840e:	7bbb      	ldrb	r3, [r7, #14]
}
 8008410:	4618      	mov	r0, r3
 8008412:	3710      	adds	r7, #16
 8008414:	46bd      	mov	sp, r7
 8008416:	bd80      	pop	{r7, pc}

08008418 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size    
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8008418:	b580      	push	{r7, lr}
 800841a:	b086      	sub	sp, #24
 800841c:	af00      	add	r7, sp, #0
 800841e:	60f8      	str	r0, [r7, #12]
 8008420:	607a      	str	r2, [r7, #4]
 8008422:	461a      	mov	r2, r3
 8008424:	460b      	mov	r3, r1
 8008426:	72fb      	strb	r3, [r7, #11]
 8008428:	4613      	mov	r3, r2
 800842a:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800842c:	2300      	movs	r3, #0
 800842e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008430:	2300      	movs	r3, #0
 8008432:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800843a:	893b      	ldrh	r3, [r7, #8]
 800843c:	7af9      	ldrb	r1, [r7, #11]
 800843e:	687a      	ldr	r2, [r7, #4]
 8008440:	f7f9 ff29 	bl	8002296 <HAL_PCD_EP_Transmit>
 8008444:	4603      	mov	r3, r0
 8008446:	75fb      	strb	r3, [r7, #23]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 8008448:	7dfb      	ldrb	r3, [r7, #23]
 800844a:	4618      	mov	r0, r3
 800844c:	f000 f85e 	bl	800850c <USBD_Get_USB_Status>
 8008450:	4603      	mov	r3, r0
 8008452:	75bb      	strb	r3, [r7, #22]
  
  return usb_status;    
 8008454:	7dbb      	ldrb	r3, [r7, #22]
}
 8008456:	4618      	mov	r0, r3
 8008458:	3718      	adds	r7, #24
 800845a:	46bd      	mov	sp, r7
 800845c:	bd80      	pop	{r7, pc}

0800845e <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800845e:	b580      	push	{r7, lr}
 8008460:	b086      	sub	sp, #24
 8008462:	af00      	add	r7, sp, #0
 8008464:	60f8      	str	r0, [r7, #12]
 8008466:	607a      	str	r2, [r7, #4]
 8008468:	461a      	mov	r2, r3
 800846a:	460b      	mov	r3, r1
 800846c:	72fb      	strb	r3, [r7, #11]
 800846e:	4613      	mov	r3, r2
 8008470:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008472:	2300      	movs	r3, #0
 8008474:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008476:	2300      	movs	r3, #0
 8008478:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8008480:	893b      	ldrh	r3, [r7, #8]
 8008482:	7af9      	ldrb	r1, [r7, #11]
 8008484:	687a      	ldr	r2, [r7, #4]
 8008486:	f7f9 feb8 	bl	80021fa <HAL_PCD_EP_Receive>
 800848a:	4603      	mov	r3, r0
 800848c:	75fb      	strb	r3, [r7, #23]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 800848e:	7dfb      	ldrb	r3, [r7, #23]
 8008490:	4618      	mov	r0, r3
 8008492:	f000 f83b 	bl	800850c <USBD_Get_USB_Status>
 8008496:	4603      	mov	r3, r0
 8008498:	75bb      	strb	r3, [r7, #22]
  	
  return usb_status; 
 800849a:	7dbb      	ldrb	r3, [r7, #22]
}
 800849c:	4618      	mov	r0, r3
 800849e:	3718      	adds	r7, #24
 80084a0:	46bd      	mov	sp, r7
 80084a2:	bd80      	pop	{r7, pc}

080084a4 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80084a4:	b580      	push	{r7, lr}
 80084a6:	b082      	sub	sp, #8
 80084a8:	af00      	add	r7, sp, #0
 80084aa:	6078      	str	r0, [r7, #4]
 80084ac:	460b      	mov	r3, r1
 80084ae:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80084b6:	78fa      	ldrb	r2, [r7, #3]
 80084b8:	4611      	mov	r1, r2
 80084ba:	4618      	mov	r0, r3
 80084bc:	f7f9 fed7 	bl	800226e <HAL_PCD_EP_GetRxCount>
 80084c0:	4603      	mov	r3, r0
}
 80084c2:	4618      	mov	r0, r3
 80084c4:	3708      	adds	r7, #8
 80084c6:	46bd      	mov	sp, r7
 80084c8:	bd80      	pop	{r7, pc}
	...

080084cc <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 80084cc:	b480      	push	{r7}
 80084ce:	b083      	sub	sp, #12
 80084d0:	af00      	add	r7, sp, #0
 80084d2:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 80084d4:	4b02      	ldr	r3, [pc, #8]	; (80084e0 <USBD_static_malloc+0x14>)
}
 80084d6:	4618      	mov	r0, r3
 80084d8:	370c      	adds	r7, #12
 80084da:	46bd      	mov	sp, r7
 80084dc:	bc80      	pop	{r7}
 80084de:	4770      	bx	lr
 80084e0:	200004b4 	.word	0x200004b4

080084e4 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 80084e4:	b480      	push	{r7}
 80084e6:	b083      	sub	sp, #12
 80084e8:	af00      	add	r7, sp, #0
 80084ea:	6078      	str	r0, [r7, #4]

}
 80084ec:	bf00      	nop
 80084ee:	370c      	adds	r7, #12
 80084f0:	46bd      	mov	sp, r7
 80084f2:	bc80      	pop	{r7}
 80084f4:	4770      	bx	lr

080084f6 <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80084f6:	b480      	push	{r7}
 80084f8:	b083      	sub	sp, #12
 80084fa:	af00      	add	r7, sp, #0
 80084fc:	6078      	str	r0, [r7, #4]
 80084fe:	460b      	mov	r3, r1
 8008500:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 8008502:	bf00      	nop
 8008504:	370c      	adds	r7, #12
 8008506:	46bd      	mov	sp, r7
 8008508:	bc80      	pop	{r7}
 800850a:	4770      	bx	lr

0800850c <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800850c:	b480      	push	{r7}
 800850e:	b085      	sub	sp, #20
 8008510:	af00      	add	r7, sp, #0
 8008512:	4603      	mov	r3, r0
 8008514:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008516:	2300      	movs	r3, #0
 8008518:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800851a:	79fb      	ldrb	r3, [r7, #7]
 800851c:	2b03      	cmp	r3, #3
 800851e:	d817      	bhi.n	8008550 <USBD_Get_USB_Status+0x44>
 8008520:	a201      	add	r2, pc, #4	; (adr r2, 8008528 <USBD_Get_USB_Status+0x1c>)
 8008522:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008526:	bf00      	nop
 8008528:	08008539 	.word	0x08008539
 800852c:	0800853f 	.word	0x0800853f
 8008530:	08008545 	.word	0x08008545
 8008534:	0800854b 	.word	0x0800854b
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8008538:	2300      	movs	r3, #0
 800853a:	73fb      	strb	r3, [r7, #15]
    break;
 800853c:	e00b      	b.n	8008556 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800853e:	2302      	movs	r3, #2
 8008540:	73fb      	strb	r3, [r7, #15]
    break;
 8008542:	e008      	b.n	8008556 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8008544:	2301      	movs	r3, #1
 8008546:	73fb      	strb	r3, [r7, #15]
    break;
 8008548:	e005      	b.n	8008556 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800854a:	2302      	movs	r3, #2
 800854c:	73fb      	strb	r3, [r7, #15]
    break;
 800854e:	e002      	b.n	8008556 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8008550:	2302      	movs	r3, #2
 8008552:	73fb      	strb	r3, [r7, #15]
    break;
 8008554:	bf00      	nop
  }
  return usb_status;
 8008556:	7bfb      	ldrb	r3, [r7, #15]
}
 8008558:	4618      	mov	r0, r3
 800855a:	3714      	adds	r7, #20
 800855c:	46bd      	mov	sp, r7
 800855e:	bc80      	pop	{r7}
 8008560:	4770      	bx	lr
 8008562:	bf00      	nop

08008564 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008564:	b480      	push	{r7}
 8008566:	b083      	sub	sp, #12
 8008568:	af00      	add	r7, sp, #0
 800856a:	4603      	mov	r3, r0
 800856c:	6039      	str	r1, [r7, #0]
 800856e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8008570:	683b      	ldr	r3, [r7, #0]
 8008572:	2212      	movs	r2, #18
 8008574:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8008576:	4b03      	ldr	r3, [pc, #12]	; (8008584 <USBD_FS_DeviceDescriptor+0x20>)
}
 8008578:	4618      	mov	r0, r3
 800857a:	370c      	adds	r7, #12
 800857c:	46bd      	mov	sp, r7
 800857e:	bc80      	pop	{r7}
 8008580:	4770      	bx	lr
 8008582:	bf00      	nop
 8008584:	20000160 	.word	0x20000160

08008588 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008588:	b480      	push	{r7}
 800858a:	b083      	sub	sp, #12
 800858c:	af00      	add	r7, sp, #0
 800858e:	4603      	mov	r3, r0
 8008590:	6039      	str	r1, [r7, #0]
 8008592:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8008594:	683b      	ldr	r3, [r7, #0]
 8008596:	2204      	movs	r2, #4
 8008598:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800859a:	4b03      	ldr	r3, [pc, #12]	; (80085a8 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800859c:	4618      	mov	r0, r3
 800859e:	370c      	adds	r7, #12
 80085a0:	46bd      	mov	sp, r7
 80085a2:	bc80      	pop	{r7}
 80085a4:	4770      	bx	lr
 80085a6:	bf00      	nop
 80085a8:	20000174 	.word	0x20000174

080085ac <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80085ac:	b580      	push	{r7, lr}
 80085ae:	b082      	sub	sp, #8
 80085b0:	af00      	add	r7, sp, #0
 80085b2:	4603      	mov	r3, r0
 80085b4:	6039      	str	r1, [r7, #0]
 80085b6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80085b8:	79fb      	ldrb	r3, [r7, #7]
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	d105      	bne.n	80085ca <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80085be:	683a      	ldr	r2, [r7, #0]
 80085c0:	4907      	ldr	r1, [pc, #28]	; (80085e0 <USBD_FS_ProductStrDescriptor+0x34>)
 80085c2:	4808      	ldr	r0, [pc, #32]	; (80085e4 <USBD_FS_ProductStrDescriptor+0x38>)
 80085c4:	f7fe f919 	bl	80067fa <USBD_GetString>
 80085c8:	e004      	b.n	80085d4 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80085ca:	683a      	ldr	r2, [r7, #0]
 80085cc:	4904      	ldr	r1, [pc, #16]	; (80085e0 <USBD_FS_ProductStrDescriptor+0x34>)
 80085ce:	4805      	ldr	r0, [pc, #20]	; (80085e4 <USBD_FS_ProductStrDescriptor+0x38>)
 80085d0:	f7fe f913 	bl	80067fa <USBD_GetString>
  }
  return USBD_StrDesc;
 80085d4:	4b02      	ldr	r3, [pc, #8]	; (80085e0 <USBD_FS_ProductStrDescriptor+0x34>)
}
 80085d6:	4618      	mov	r0, r3
 80085d8:	3708      	adds	r7, #8
 80085da:	46bd      	mov	sp, r7
 80085dc:	bd80      	pop	{r7, pc}
 80085de:	bf00      	nop
 80085e0:	20000e64 	.word	0x20000e64
 80085e4:	080093b4 	.word	0x080093b4

080085e8 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80085e8:	b580      	push	{r7, lr}
 80085ea:	b082      	sub	sp, #8
 80085ec:	af00      	add	r7, sp, #0
 80085ee:	4603      	mov	r3, r0
 80085f0:	6039      	str	r1, [r7, #0]
 80085f2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80085f4:	683a      	ldr	r2, [r7, #0]
 80085f6:	4904      	ldr	r1, [pc, #16]	; (8008608 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 80085f8:	4804      	ldr	r0, [pc, #16]	; (800860c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 80085fa:	f7fe f8fe 	bl	80067fa <USBD_GetString>
  return USBD_StrDesc;
 80085fe:	4b02      	ldr	r3, [pc, #8]	; (8008608 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8008600:	4618      	mov	r0, r3
 8008602:	3708      	adds	r7, #8
 8008604:	46bd      	mov	sp, r7
 8008606:	bd80      	pop	{r7, pc}
 8008608:	20000e64 	.word	0x20000e64
 800860c:	080093cc 	.word	0x080093cc

08008610 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008610:	b580      	push	{r7, lr}
 8008612:	b082      	sub	sp, #8
 8008614:	af00      	add	r7, sp, #0
 8008616:	4603      	mov	r3, r0
 8008618:	6039      	str	r1, [r7, #0]
 800861a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800861c:	683b      	ldr	r3, [r7, #0]
 800861e:	221a      	movs	r2, #26
 8008620:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8008622:	f000 f843 	bl	80086ac <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */
  
  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8008626:	4b02      	ldr	r3, [pc, #8]	; (8008630 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8008628:	4618      	mov	r0, r3
 800862a:	3708      	adds	r7, #8
 800862c:	46bd      	mov	sp, r7
 800862e:	bd80      	pop	{r7, pc}
 8008630:	20000178 	.word	0x20000178

08008634 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008634:	b580      	push	{r7, lr}
 8008636:	b082      	sub	sp, #8
 8008638:	af00      	add	r7, sp, #0
 800863a:	4603      	mov	r3, r0
 800863c:	6039      	str	r1, [r7, #0]
 800863e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8008640:	79fb      	ldrb	r3, [r7, #7]
 8008642:	2b00      	cmp	r3, #0
 8008644:	d105      	bne.n	8008652 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8008646:	683a      	ldr	r2, [r7, #0]
 8008648:	4907      	ldr	r1, [pc, #28]	; (8008668 <USBD_FS_ConfigStrDescriptor+0x34>)
 800864a:	4808      	ldr	r0, [pc, #32]	; (800866c <USBD_FS_ConfigStrDescriptor+0x38>)
 800864c:	f7fe f8d5 	bl	80067fa <USBD_GetString>
 8008650:	e004      	b.n	800865c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8008652:	683a      	ldr	r2, [r7, #0]
 8008654:	4904      	ldr	r1, [pc, #16]	; (8008668 <USBD_FS_ConfigStrDescriptor+0x34>)
 8008656:	4805      	ldr	r0, [pc, #20]	; (800866c <USBD_FS_ConfigStrDescriptor+0x38>)
 8008658:	f7fe f8cf 	bl	80067fa <USBD_GetString>
  }
  return USBD_StrDesc;
 800865c:	4b02      	ldr	r3, [pc, #8]	; (8008668 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800865e:	4618      	mov	r0, r3
 8008660:	3708      	adds	r7, #8
 8008662:	46bd      	mov	sp, r7
 8008664:	bd80      	pop	{r7, pc}
 8008666:	bf00      	nop
 8008668:	20000e64 	.word	0x20000e64
 800866c:	080093e0 	.word	0x080093e0

08008670 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008670:	b580      	push	{r7, lr}
 8008672:	b082      	sub	sp, #8
 8008674:	af00      	add	r7, sp, #0
 8008676:	4603      	mov	r3, r0
 8008678:	6039      	str	r1, [r7, #0]
 800867a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800867c:	79fb      	ldrb	r3, [r7, #7]
 800867e:	2b00      	cmp	r3, #0
 8008680:	d105      	bne.n	800868e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8008682:	683a      	ldr	r2, [r7, #0]
 8008684:	4907      	ldr	r1, [pc, #28]	; (80086a4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8008686:	4808      	ldr	r0, [pc, #32]	; (80086a8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8008688:	f7fe f8b7 	bl	80067fa <USBD_GetString>
 800868c:	e004      	b.n	8008698 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800868e:	683a      	ldr	r2, [r7, #0]
 8008690:	4904      	ldr	r1, [pc, #16]	; (80086a4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8008692:	4805      	ldr	r0, [pc, #20]	; (80086a8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8008694:	f7fe f8b1 	bl	80067fa <USBD_GetString>
  }
  return USBD_StrDesc;
 8008698:	4b02      	ldr	r3, [pc, #8]	; (80086a4 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800869a:	4618      	mov	r0, r3
 800869c:	3708      	adds	r7, #8
 800869e:	46bd      	mov	sp, r7
 80086a0:	bd80      	pop	{r7, pc}
 80086a2:	bf00      	nop
 80086a4:	20000e64 	.word	0x20000e64
 80086a8:	080093ec 	.word	0x080093ec

080086ac <Get_SerialNum>:
  * @brief  Create the serial number string descriptor 
  * @param  None 
  * @retval None
  */
static void Get_SerialNum(void)
{
 80086ac:	b580      	push	{r7, lr}
 80086ae:	b084      	sub	sp, #16
 80086b0:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80086b2:	4b0f      	ldr	r3, [pc, #60]	; (80086f0 <Get_SerialNum+0x44>)
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80086b8:	4b0e      	ldr	r3, [pc, #56]	; (80086f4 <Get_SerialNum+0x48>)
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80086be:	4b0e      	ldr	r3, [pc, #56]	; (80086f8 <Get_SerialNum+0x4c>)
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80086c4:	68fa      	ldr	r2, [r7, #12]
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	4413      	add	r3, r2
 80086ca:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	d009      	beq.n	80086e6 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80086d2:	2208      	movs	r2, #8
 80086d4:	4909      	ldr	r1, [pc, #36]	; (80086fc <Get_SerialNum+0x50>)
 80086d6:	68f8      	ldr	r0, [r7, #12]
 80086d8:	f000 f814 	bl	8008704 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80086dc:	2204      	movs	r2, #4
 80086de:	4908      	ldr	r1, [pc, #32]	; (8008700 <Get_SerialNum+0x54>)
 80086e0:	68b8      	ldr	r0, [r7, #8]
 80086e2:	f000 f80f 	bl	8008704 <IntToUnicode>
  }
}
 80086e6:	bf00      	nop
 80086e8:	3710      	adds	r7, #16
 80086ea:	46bd      	mov	sp, r7
 80086ec:	bd80      	pop	{r7, pc}
 80086ee:	bf00      	nop
 80086f0:	1ffff7e8 	.word	0x1ffff7e8
 80086f4:	1ffff7ec 	.word	0x1ffff7ec
 80086f8:	1ffff7f0 	.word	0x1ffff7f0
 80086fc:	2000017a 	.word	0x2000017a
 8008700:	2000018a 	.word	0x2000018a

08008704 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer 
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8008704:	b480      	push	{r7}
 8008706:	b087      	sub	sp, #28
 8008708:	af00      	add	r7, sp, #0
 800870a:	60f8      	str	r0, [r7, #12]
 800870c:	60b9      	str	r1, [r7, #8]
 800870e:	4613      	mov	r3, r2
 8008710:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8008712:	2300      	movs	r3, #0
 8008714:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8008716:	2300      	movs	r3, #0
 8008718:	75fb      	strb	r3, [r7, #23]
 800871a:	e027      	b.n	800876c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800871c:	68fb      	ldr	r3, [r7, #12]
 800871e:	0f1b      	lsrs	r3, r3, #28
 8008720:	2b09      	cmp	r3, #9
 8008722:	d80b      	bhi.n	800873c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8008724:	7dfb      	ldrb	r3, [r7, #23]
 8008726:	005b      	lsls	r3, r3, #1
 8008728:	461a      	mov	r2, r3
 800872a:	68bb      	ldr	r3, [r7, #8]
 800872c:	4413      	add	r3, r2
 800872e:	68fa      	ldr	r2, [r7, #12]
 8008730:	0f12      	lsrs	r2, r2, #28
 8008732:	b2d2      	uxtb	r2, r2
 8008734:	3230      	adds	r2, #48	; 0x30
 8008736:	b2d2      	uxtb	r2, r2
 8008738:	701a      	strb	r2, [r3, #0]
 800873a:	e00a      	b.n	8008752 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800873c:	7dfb      	ldrb	r3, [r7, #23]
 800873e:	005b      	lsls	r3, r3, #1
 8008740:	461a      	mov	r2, r3
 8008742:	68bb      	ldr	r3, [r7, #8]
 8008744:	4413      	add	r3, r2
 8008746:	68fa      	ldr	r2, [r7, #12]
 8008748:	0f12      	lsrs	r2, r2, #28
 800874a:	b2d2      	uxtb	r2, r2
 800874c:	3237      	adds	r2, #55	; 0x37
 800874e:	b2d2      	uxtb	r2, r2
 8008750:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8008752:	68fb      	ldr	r3, [r7, #12]
 8008754:	011b      	lsls	r3, r3, #4
 8008756:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8008758:	7dfb      	ldrb	r3, [r7, #23]
 800875a:	005b      	lsls	r3, r3, #1
 800875c:	3301      	adds	r3, #1
 800875e:	68ba      	ldr	r2, [r7, #8]
 8008760:	4413      	add	r3, r2
 8008762:	2200      	movs	r2, #0
 8008764:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8008766:	7dfb      	ldrb	r3, [r7, #23]
 8008768:	3301      	adds	r3, #1
 800876a:	75fb      	strb	r3, [r7, #23]
 800876c:	7dfa      	ldrb	r2, [r7, #23]
 800876e:	79fb      	ldrb	r3, [r7, #7]
 8008770:	429a      	cmp	r2, r3
 8008772:	d3d3      	bcc.n	800871c <IntToUnicode+0x18>
  }
}
 8008774:	bf00      	nop
 8008776:	371c      	adds	r7, #28
 8008778:	46bd      	mov	sp, r7
 800877a:	bc80      	pop	{r7}
 800877c:	4770      	bx	lr
	...

08008780 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8008780:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8008782:	e003      	b.n	800878c <LoopCopyDataInit>

08008784 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8008784:	4b0b      	ldr	r3, [pc, #44]	; (80087b4 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8008786:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8008788:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800878a:	3104      	adds	r1, #4

0800878c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 800878c:	480a      	ldr	r0, [pc, #40]	; (80087b8 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800878e:	4b0b      	ldr	r3, [pc, #44]	; (80087bc <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8008790:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8008792:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8008794:	d3f6      	bcc.n	8008784 <CopyDataInit>
  ldr r2, =_sbss
 8008796:	4a0a      	ldr	r2, [pc, #40]	; (80087c0 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8008798:	e002      	b.n	80087a0 <LoopFillZerobss>

0800879a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800879a:	2300      	movs	r3, #0
  str r3, [r2], #4
 800879c:	f842 3b04 	str.w	r3, [r2], #4

080087a0 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80087a0:	4b08      	ldr	r3, [pc, #32]	; (80087c4 <LoopFillZerobss+0x24>)
  cmp r2, r3
 80087a2:	429a      	cmp	r2, r3
  bcc FillZerobss
 80087a4:	d3f9      	bcc.n	800879a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80087a6:	f7ff faed 	bl	8007d84 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80087aa:	f000 f819 	bl	80087e0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80087ae:	f7fe fa05 	bl	8006bbc <main>
  bx lr
 80087b2:	4770      	bx	lr
  ldr r3, =_sidata
 80087b4:	08009558 	.word	0x08009558
  ldr r0, =_sdata
 80087b8:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80087bc:	20000364 	.word	0x20000364
  ldr r2, =_sbss
 80087c0:	20000368 	.word	0x20000368
  ldr r3, = _ebss
 80087c4:	20001068 	.word	0x20001068

080087c8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80087c8:	e7fe      	b.n	80087c8 <ADC1_2_IRQHandler>

080087ca <atoi>:
 80087ca:	220a      	movs	r2, #10
 80087cc:	2100      	movs	r1, #0
 80087ce:	f000 b8e7 	b.w	80089a0 <strtol>
	...

080087d4 <__errno>:
 80087d4:	4b01      	ldr	r3, [pc, #4]	; (80087dc <__errno+0x8>)
 80087d6:	6818      	ldr	r0, [r3, #0]
 80087d8:	4770      	bx	lr
 80087da:	bf00      	nop
 80087dc:	20000194 	.word	0x20000194

080087e0 <__libc_init_array>:
 80087e0:	b570      	push	{r4, r5, r6, lr}
 80087e2:	2500      	movs	r5, #0
 80087e4:	4e0c      	ldr	r6, [pc, #48]	; (8008818 <__libc_init_array+0x38>)
 80087e6:	4c0d      	ldr	r4, [pc, #52]	; (800881c <__libc_init_array+0x3c>)
 80087e8:	1ba4      	subs	r4, r4, r6
 80087ea:	10a4      	asrs	r4, r4, #2
 80087ec:	42a5      	cmp	r5, r4
 80087ee:	d109      	bne.n	8008804 <__libc_init_array+0x24>
 80087f0:	f000 fd14 	bl	800921c <_init>
 80087f4:	2500      	movs	r5, #0
 80087f6:	4e0a      	ldr	r6, [pc, #40]	; (8008820 <__libc_init_array+0x40>)
 80087f8:	4c0a      	ldr	r4, [pc, #40]	; (8008824 <__libc_init_array+0x44>)
 80087fa:	1ba4      	subs	r4, r4, r6
 80087fc:	10a4      	asrs	r4, r4, #2
 80087fe:	42a5      	cmp	r5, r4
 8008800:	d105      	bne.n	800880e <__libc_init_array+0x2e>
 8008802:	bd70      	pop	{r4, r5, r6, pc}
 8008804:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008808:	4798      	blx	r3
 800880a:	3501      	adds	r5, #1
 800880c:	e7ee      	b.n	80087ec <__libc_init_array+0xc>
 800880e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008812:	4798      	blx	r3
 8008814:	3501      	adds	r5, #1
 8008816:	e7f2      	b.n	80087fe <__libc_init_array+0x1e>
 8008818:	08009550 	.word	0x08009550
 800881c:	08009550 	.word	0x08009550
 8008820:	08009550 	.word	0x08009550
 8008824:	08009554 	.word	0x08009554

08008828 <memset>:
 8008828:	4603      	mov	r3, r0
 800882a:	4402      	add	r2, r0
 800882c:	4293      	cmp	r3, r2
 800882e:	d100      	bne.n	8008832 <memset+0xa>
 8008830:	4770      	bx	lr
 8008832:	f803 1b01 	strb.w	r1, [r3], #1
 8008836:	e7f9      	b.n	800882c <memset+0x4>

08008838 <siprintf>:
 8008838:	b40e      	push	{r1, r2, r3}
 800883a:	f44f 7102 	mov.w	r1, #520	; 0x208
 800883e:	b500      	push	{lr}
 8008840:	b09c      	sub	sp, #112	; 0x70
 8008842:	f8ad 1014 	strh.w	r1, [sp, #20]
 8008846:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800884a:	9104      	str	r1, [sp, #16]
 800884c:	9107      	str	r1, [sp, #28]
 800884e:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8008852:	ab1d      	add	r3, sp, #116	; 0x74
 8008854:	9002      	str	r0, [sp, #8]
 8008856:	9006      	str	r0, [sp, #24]
 8008858:	4808      	ldr	r0, [pc, #32]	; (800887c <siprintf+0x44>)
 800885a:	f853 2b04 	ldr.w	r2, [r3], #4
 800885e:	f8ad 1016 	strh.w	r1, [sp, #22]
 8008862:	6800      	ldr	r0, [r0, #0]
 8008864:	a902      	add	r1, sp, #8
 8008866:	9301      	str	r3, [sp, #4]
 8008868:	f000 f920 	bl	8008aac <_svfiprintf_r>
 800886c:	2200      	movs	r2, #0
 800886e:	9b02      	ldr	r3, [sp, #8]
 8008870:	701a      	strb	r2, [r3, #0]
 8008872:	b01c      	add	sp, #112	; 0x70
 8008874:	f85d eb04 	ldr.w	lr, [sp], #4
 8008878:	b003      	add	sp, #12
 800887a:	4770      	bx	lr
 800887c:	20000194 	.word	0x20000194

08008880 <strcat>:
 8008880:	4602      	mov	r2, r0
 8008882:	b510      	push	{r4, lr}
 8008884:	4613      	mov	r3, r2
 8008886:	781c      	ldrb	r4, [r3, #0]
 8008888:	3201      	adds	r2, #1
 800888a:	2c00      	cmp	r4, #0
 800888c:	d1fa      	bne.n	8008884 <strcat+0x4>
 800888e:	3b01      	subs	r3, #1
 8008890:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008894:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008898:	2a00      	cmp	r2, #0
 800889a:	d1f9      	bne.n	8008890 <strcat+0x10>
 800889c:	bd10      	pop	{r4, pc}

0800889e <_strtol_l.isra.0>:
 800889e:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088a2:	4680      	mov	r8, r0
 80088a4:	4689      	mov	r9, r1
 80088a6:	4692      	mov	sl, r2
 80088a8:	461f      	mov	r7, r3
 80088aa:	468b      	mov	fp, r1
 80088ac:	465d      	mov	r5, fp
 80088ae:	980a      	ldr	r0, [sp, #40]	; 0x28
 80088b0:	f815 4b01 	ldrb.w	r4, [r5], #1
 80088b4:	f000 f88a 	bl	80089cc <__locale_ctype_ptr_l>
 80088b8:	4420      	add	r0, r4
 80088ba:	7846      	ldrb	r6, [r0, #1]
 80088bc:	f016 0608 	ands.w	r6, r6, #8
 80088c0:	d10b      	bne.n	80088da <_strtol_l.isra.0+0x3c>
 80088c2:	2c2d      	cmp	r4, #45	; 0x2d
 80088c4:	d10b      	bne.n	80088de <_strtol_l.isra.0+0x40>
 80088c6:	2601      	movs	r6, #1
 80088c8:	782c      	ldrb	r4, [r5, #0]
 80088ca:	f10b 0502 	add.w	r5, fp, #2
 80088ce:	b167      	cbz	r7, 80088ea <_strtol_l.isra.0+0x4c>
 80088d0:	2f10      	cmp	r7, #16
 80088d2:	d114      	bne.n	80088fe <_strtol_l.isra.0+0x60>
 80088d4:	2c30      	cmp	r4, #48	; 0x30
 80088d6:	d00a      	beq.n	80088ee <_strtol_l.isra.0+0x50>
 80088d8:	e011      	b.n	80088fe <_strtol_l.isra.0+0x60>
 80088da:	46ab      	mov	fp, r5
 80088dc:	e7e6      	b.n	80088ac <_strtol_l.isra.0+0xe>
 80088de:	2c2b      	cmp	r4, #43	; 0x2b
 80088e0:	bf04      	itt	eq
 80088e2:	782c      	ldrbeq	r4, [r5, #0]
 80088e4:	f10b 0502 	addeq.w	r5, fp, #2
 80088e8:	e7f1      	b.n	80088ce <_strtol_l.isra.0+0x30>
 80088ea:	2c30      	cmp	r4, #48	; 0x30
 80088ec:	d127      	bne.n	800893e <_strtol_l.isra.0+0xa0>
 80088ee:	782b      	ldrb	r3, [r5, #0]
 80088f0:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80088f4:	2b58      	cmp	r3, #88	; 0x58
 80088f6:	d14b      	bne.n	8008990 <_strtol_l.isra.0+0xf2>
 80088f8:	2710      	movs	r7, #16
 80088fa:	786c      	ldrb	r4, [r5, #1]
 80088fc:	3502      	adds	r5, #2
 80088fe:	2e00      	cmp	r6, #0
 8008900:	bf0c      	ite	eq
 8008902:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8008906:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 800890a:	2200      	movs	r2, #0
 800890c:	fbb1 fef7 	udiv	lr, r1, r7
 8008910:	4610      	mov	r0, r2
 8008912:	fb07 1c1e 	mls	ip, r7, lr, r1
 8008916:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 800891a:	2b09      	cmp	r3, #9
 800891c:	d811      	bhi.n	8008942 <_strtol_l.isra.0+0xa4>
 800891e:	461c      	mov	r4, r3
 8008920:	42a7      	cmp	r7, r4
 8008922:	dd1d      	ble.n	8008960 <_strtol_l.isra.0+0xc2>
 8008924:	1c53      	adds	r3, r2, #1
 8008926:	d007      	beq.n	8008938 <_strtol_l.isra.0+0x9a>
 8008928:	4586      	cmp	lr, r0
 800892a:	d316      	bcc.n	800895a <_strtol_l.isra.0+0xbc>
 800892c:	d101      	bne.n	8008932 <_strtol_l.isra.0+0x94>
 800892e:	45a4      	cmp	ip, r4
 8008930:	db13      	blt.n	800895a <_strtol_l.isra.0+0xbc>
 8008932:	2201      	movs	r2, #1
 8008934:	fb00 4007 	mla	r0, r0, r7, r4
 8008938:	f815 4b01 	ldrb.w	r4, [r5], #1
 800893c:	e7eb      	b.n	8008916 <_strtol_l.isra.0+0x78>
 800893e:	270a      	movs	r7, #10
 8008940:	e7dd      	b.n	80088fe <_strtol_l.isra.0+0x60>
 8008942:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8008946:	2b19      	cmp	r3, #25
 8008948:	d801      	bhi.n	800894e <_strtol_l.isra.0+0xb0>
 800894a:	3c37      	subs	r4, #55	; 0x37
 800894c:	e7e8      	b.n	8008920 <_strtol_l.isra.0+0x82>
 800894e:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8008952:	2b19      	cmp	r3, #25
 8008954:	d804      	bhi.n	8008960 <_strtol_l.isra.0+0xc2>
 8008956:	3c57      	subs	r4, #87	; 0x57
 8008958:	e7e2      	b.n	8008920 <_strtol_l.isra.0+0x82>
 800895a:	f04f 32ff 	mov.w	r2, #4294967295
 800895e:	e7eb      	b.n	8008938 <_strtol_l.isra.0+0x9a>
 8008960:	1c53      	adds	r3, r2, #1
 8008962:	d108      	bne.n	8008976 <_strtol_l.isra.0+0xd8>
 8008964:	2322      	movs	r3, #34	; 0x22
 8008966:	4608      	mov	r0, r1
 8008968:	f8c8 3000 	str.w	r3, [r8]
 800896c:	f1ba 0f00 	cmp.w	sl, #0
 8008970:	d107      	bne.n	8008982 <_strtol_l.isra.0+0xe4>
 8008972:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008976:	b106      	cbz	r6, 800897a <_strtol_l.isra.0+0xdc>
 8008978:	4240      	negs	r0, r0
 800897a:	f1ba 0f00 	cmp.w	sl, #0
 800897e:	d00c      	beq.n	800899a <_strtol_l.isra.0+0xfc>
 8008980:	b122      	cbz	r2, 800898c <_strtol_l.isra.0+0xee>
 8008982:	3d01      	subs	r5, #1
 8008984:	f8ca 5000 	str.w	r5, [sl]
 8008988:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800898c:	464d      	mov	r5, r9
 800898e:	e7f9      	b.n	8008984 <_strtol_l.isra.0+0xe6>
 8008990:	2430      	movs	r4, #48	; 0x30
 8008992:	2f00      	cmp	r7, #0
 8008994:	d1b3      	bne.n	80088fe <_strtol_l.isra.0+0x60>
 8008996:	2708      	movs	r7, #8
 8008998:	e7b1      	b.n	80088fe <_strtol_l.isra.0+0x60>
 800899a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

080089a0 <strtol>:
 80089a0:	4b08      	ldr	r3, [pc, #32]	; (80089c4 <strtol+0x24>)
 80089a2:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80089a4:	681c      	ldr	r4, [r3, #0]
 80089a6:	4d08      	ldr	r5, [pc, #32]	; (80089c8 <strtol+0x28>)
 80089a8:	6a23      	ldr	r3, [r4, #32]
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	bf08      	it	eq
 80089ae:	462b      	moveq	r3, r5
 80089b0:	9300      	str	r3, [sp, #0]
 80089b2:	4613      	mov	r3, r2
 80089b4:	460a      	mov	r2, r1
 80089b6:	4601      	mov	r1, r0
 80089b8:	4620      	mov	r0, r4
 80089ba:	f7ff ff70 	bl	800889e <_strtol_l.isra.0>
 80089be:	b003      	add	sp, #12
 80089c0:	bd30      	pop	{r4, r5, pc}
 80089c2:	bf00      	nop
 80089c4:	20000194 	.word	0x20000194
 80089c8:	200001f8 	.word	0x200001f8

080089cc <__locale_ctype_ptr_l>:
 80089cc:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 80089d0:	4770      	bx	lr

080089d2 <__ascii_mbtowc>:
 80089d2:	b082      	sub	sp, #8
 80089d4:	b901      	cbnz	r1, 80089d8 <__ascii_mbtowc+0x6>
 80089d6:	a901      	add	r1, sp, #4
 80089d8:	b142      	cbz	r2, 80089ec <__ascii_mbtowc+0x1a>
 80089da:	b14b      	cbz	r3, 80089f0 <__ascii_mbtowc+0x1e>
 80089dc:	7813      	ldrb	r3, [r2, #0]
 80089de:	600b      	str	r3, [r1, #0]
 80089e0:	7812      	ldrb	r2, [r2, #0]
 80089e2:	1c10      	adds	r0, r2, #0
 80089e4:	bf18      	it	ne
 80089e6:	2001      	movne	r0, #1
 80089e8:	b002      	add	sp, #8
 80089ea:	4770      	bx	lr
 80089ec:	4610      	mov	r0, r2
 80089ee:	e7fb      	b.n	80089e8 <__ascii_mbtowc+0x16>
 80089f0:	f06f 0001 	mvn.w	r0, #1
 80089f4:	e7f8      	b.n	80089e8 <__ascii_mbtowc+0x16>

080089f6 <__ssputs_r>:
 80089f6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80089fa:	688e      	ldr	r6, [r1, #8]
 80089fc:	4682      	mov	sl, r0
 80089fe:	429e      	cmp	r6, r3
 8008a00:	460c      	mov	r4, r1
 8008a02:	4691      	mov	r9, r2
 8008a04:	4698      	mov	r8, r3
 8008a06:	d835      	bhi.n	8008a74 <__ssputs_r+0x7e>
 8008a08:	898a      	ldrh	r2, [r1, #12]
 8008a0a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008a0e:	d031      	beq.n	8008a74 <__ssputs_r+0x7e>
 8008a10:	2302      	movs	r3, #2
 8008a12:	6825      	ldr	r5, [r4, #0]
 8008a14:	6909      	ldr	r1, [r1, #16]
 8008a16:	1a6f      	subs	r7, r5, r1
 8008a18:	6965      	ldr	r5, [r4, #20]
 8008a1a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008a1e:	fb95 f5f3 	sdiv	r5, r5, r3
 8008a22:	f108 0301 	add.w	r3, r8, #1
 8008a26:	443b      	add	r3, r7
 8008a28:	429d      	cmp	r5, r3
 8008a2a:	bf38      	it	cc
 8008a2c:	461d      	movcc	r5, r3
 8008a2e:	0553      	lsls	r3, r2, #21
 8008a30:	d531      	bpl.n	8008a96 <__ssputs_r+0xa0>
 8008a32:	4629      	mov	r1, r5
 8008a34:	f000 fb52 	bl	80090dc <_malloc_r>
 8008a38:	4606      	mov	r6, r0
 8008a3a:	b950      	cbnz	r0, 8008a52 <__ssputs_r+0x5c>
 8008a3c:	230c      	movs	r3, #12
 8008a3e:	f8ca 3000 	str.w	r3, [sl]
 8008a42:	89a3      	ldrh	r3, [r4, #12]
 8008a44:	f04f 30ff 	mov.w	r0, #4294967295
 8008a48:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008a4c:	81a3      	strh	r3, [r4, #12]
 8008a4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008a52:	463a      	mov	r2, r7
 8008a54:	6921      	ldr	r1, [r4, #16]
 8008a56:	f000 fad0 	bl	8008ffa <memcpy>
 8008a5a:	89a3      	ldrh	r3, [r4, #12]
 8008a5c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008a60:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008a64:	81a3      	strh	r3, [r4, #12]
 8008a66:	6126      	str	r6, [r4, #16]
 8008a68:	443e      	add	r6, r7
 8008a6a:	6026      	str	r6, [r4, #0]
 8008a6c:	4646      	mov	r6, r8
 8008a6e:	6165      	str	r5, [r4, #20]
 8008a70:	1bed      	subs	r5, r5, r7
 8008a72:	60a5      	str	r5, [r4, #8]
 8008a74:	4546      	cmp	r6, r8
 8008a76:	bf28      	it	cs
 8008a78:	4646      	movcs	r6, r8
 8008a7a:	4649      	mov	r1, r9
 8008a7c:	4632      	mov	r2, r6
 8008a7e:	6820      	ldr	r0, [r4, #0]
 8008a80:	f000 fac6 	bl	8009010 <memmove>
 8008a84:	68a3      	ldr	r3, [r4, #8]
 8008a86:	2000      	movs	r0, #0
 8008a88:	1b9b      	subs	r3, r3, r6
 8008a8a:	60a3      	str	r3, [r4, #8]
 8008a8c:	6823      	ldr	r3, [r4, #0]
 8008a8e:	441e      	add	r6, r3
 8008a90:	6026      	str	r6, [r4, #0]
 8008a92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008a96:	462a      	mov	r2, r5
 8008a98:	f000 fb7e 	bl	8009198 <_realloc_r>
 8008a9c:	4606      	mov	r6, r0
 8008a9e:	2800      	cmp	r0, #0
 8008aa0:	d1e1      	bne.n	8008a66 <__ssputs_r+0x70>
 8008aa2:	6921      	ldr	r1, [r4, #16]
 8008aa4:	4650      	mov	r0, sl
 8008aa6:	f000 facd 	bl	8009044 <_free_r>
 8008aaa:	e7c7      	b.n	8008a3c <__ssputs_r+0x46>

08008aac <_svfiprintf_r>:
 8008aac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ab0:	b09d      	sub	sp, #116	; 0x74
 8008ab2:	9303      	str	r3, [sp, #12]
 8008ab4:	898b      	ldrh	r3, [r1, #12]
 8008ab6:	4680      	mov	r8, r0
 8008ab8:	061c      	lsls	r4, r3, #24
 8008aba:	460d      	mov	r5, r1
 8008abc:	4616      	mov	r6, r2
 8008abe:	d50f      	bpl.n	8008ae0 <_svfiprintf_r+0x34>
 8008ac0:	690b      	ldr	r3, [r1, #16]
 8008ac2:	b96b      	cbnz	r3, 8008ae0 <_svfiprintf_r+0x34>
 8008ac4:	2140      	movs	r1, #64	; 0x40
 8008ac6:	f000 fb09 	bl	80090dc <_malloc_r>
 8008aca:	6028      	str	r0, [r5, #0]
 8008acc:	6128      	str	r0, [r5, #16]
 8008ace:	b928      	cbnz	r0, 8008adc <_svfiprintf_r+0x30>
 8008ad0:	230c      	movs	r3, #12
 8008ad2:	f8c8 3000 	str.w	r3, [r8]
 8008ad6:	f04f 30ff 	mov.w	r0, #4294967295
 8008ada:	e0c4      	b.n	8008c66 <_svfiprintf_r+0x1ba>
 8008adc:	2340      	movs	r3, #64	; 0x40
 8008ade:	616b      	str	r3, [r5, #20]
 8008ae0:	2300      	movs	r3, #0
 8008ae2:	9309      	str	r3, [sp, #36]	; 0x24
 8008ae4:	2320      	movs	r3, #32
 8008ae6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008aea:	2330      	movs	r3, #48	; 0x30
 8008aec:	f04f 0b01 	mov.w	fp, #1
 8008af0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008af4:	4637      	mov	r7, r6
 8008af6:	463c      	mov	r4, r7
 8008af8:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008afc:	2b00      	cmp	r3, #0
 8008afe:	d13c      	bne.n	8008b7a <_svfiprintf_r+0xce>
 8008b00:	ebb7 0a06 	subs.w	sl, r7, r6
 8008b04:	d00b      	beq.n	8008b1e <_svfiprintf_r+0x72>
 8008b06:	4653      	mov	r3, sl
 8008b08:	4632      	mov	r2, r6
 8008b0a:	4629      	mov	r1, r5
 8008b0c:	4640      	mov	r0, r8
 8008b0e:	f7ff ff72 	bl	80089f6 <__ssputs_r>
 8008b12:	3001      	adds	r0, #1
 8008b14:	f000 80a2 	beq.w	8008c5c <_svfiprintf_r+0x1b0>
 8008b18:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b1a:	4453      	add	r3, sl
 8008b1c:	9309      	str	r3, [sp, #36]	; 0x24
 8008b1e:	783b      	ldrb	r3, [r7, #0]
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	f000 809b 	beq.w	8008c5c <_svfiprintf_r+0x1b0>
 8008b26:	2300      	movs	r3, #0
 8008b28:	f04f 32ff 	mov.w	r2, #4294967295
 8008b2c:	9304      	str	r3, [sp, #16]
 8008b2e:	9307      	str	r3, [sp, #28]
 8008b30:	9205      	str	r2, [sp, #20]
 8008b32:	9306      	str	r3, [sp, #24]
 8008b34:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008b38:	931a      	str	r3, [sp, #104]	; 0x68
 8008b3a:	2205      	movs	r2, #5
 8008b3c:	7821      	ldrb	r1, [r4, #0]
 8008b3e:	4850      	ldr	r0, [pc, #320]	; (8008c80 <_svfiprintf_r+0x1d4>)
 8008b40:	f000 fa4d 	bl	8008fde <memchr>
 8008b44:	1c67      	adds	r7, r4, #1
 8008b46:	9b04      	ldr	r3, [sp, #16]
 8008b48:	b9d8      	cbnz	r0, 8008b82 <_svfiprintf_r+0xd6>
 8008b4a:	06d9      	lsls	r1, r3, #27
 8008b4c:	bf44      	itt	mi
 8008b4e:	2220      	movmi	r2, #32
 8008b50:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8008b54:	071a      	lsls	r2, r3, #28
 8008b56:	bf44      	itt	mi
 8008b58:	222b      	movmi	r2, #43	; 0x2b
 8008b5a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8008b5e:	7822      	ldrb	r2, [r4, #0]
 8008b60:	2a2a      	cmp	r2, #42	; 0x2a
 8008b62:	d016      	beq.n	8008b92 <_svfiprintf_r+0xe6>
 8008b64:	2100      	movs	r1, #0
 8008b66:	200a      	movs	r0, #10
 8008b68:	9a07      	ldr	r2, [sp, #28]
 8008b6a:	4627      	mov	r7, r4
 8008b6c:	783b      	ldrb	r3, [r7, #0]
 8008b6e:	3401      	adds	r4, #1
 8008b70:	3b30      	subs	r3, #48	; 0x30
 8008b72:	2b09      	cmp	r3, #9
 8008b74:	d950      	bls.n	8008c18 <_svfiprintf_r+0x16c>
 8008b76:	b1c9      	cbz	r1, 8008bac <_svfiprintf_r+0x100>
 8008b78:	e011      	b.n	8008b9e <_svfiprintf_r+0xf2>
 8008b7a:	2b25      	cmp	r3, #37	; 0x25
 8008b7c:	d0c0      	beq.n	8008b00 <_svfiprintf_r+0x54>
 8008b7e:	4627      	mov	r7, r4
 8008b80:	e7b9      	b.n	8008af6 <_svfiprintf_r+0x4a>
 8008b82:	4a3f      	ldr	r2, [pc, #252]	; (8008c80 <_svfiprintf_r+0x1d4>)
 8008b84:	463c      	mov	r4, r7
 8008b86:	1a80      	subs	r0, r0, r2
 8008b88:	fa0b f000 	lsl.w	r0, fp, r0
 8008b8c:	4318      	orrs	r0, r3
 8008b8e:	9004      	str	r0, [sp, #16]
 8008b90:	e7d3      	b.n	8008b3a <_svfiprintf_r+0x8e>
 8008b92:	9a03      	ldr	r2, [sp, #12]
 8008b94:	1d11      	adds	r1, r2, #4
 8008b96:	6812      	ldr	r2, [r2, #0]
 8008b98:	9103      	str	r1, [sp, #12]
 8008b9a:	2a00      	cmp	r2, #0
 8008b9c:	db01      	blt.n	8008ba2 <_svfiprintf_r+0xf6>
 8008b9e:	9207      	str	r2, [sp, #28]
 8008ba0:	e004      	b.n	8008bac <_svfiprintf_r+0x100>
 8008ba2:	4252      	negs	r2, r2
 8008ba4:	f043 0302 	orr.w	r3, r3, #2
 8008ba8:	9207      	str	r2, [sp, #28]
 8008baa:	9304      	str	r3, [sp, #16]
 8008bac:	783b      	ldrb	r3, [r7, #0]
 8008bae:	2b2e      	cmp	r3, #46	; 0x2e
 8008bb0:	d10d      	bne.n	8008bce <_svfiprintf_r+0x122>
 8008bb2:	787b      	ldrb	r3, [r7, #1]
 8008bb4:	1c79      	adds	r1, r7, #1
 8008bb6:	2b2a      	cmp	r3, #42	; 0x2a
 8008bb8:	d132      	bne.n	8008c20 <_svfiprintf_r+0x174>
 8008bba:	9b03      	ldr	r3, [sp, #12]
 8008bbc:	3702      	adds	r7, #2
 8008bbe:	1d1a      	adds	r2, r3, #4
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	9203      	str	r2, [sp, #12]
 8008bc4:	2b00      	cmp	r3, #0
 8008bc6:	bfb8      	it	lt
 8008bc8:	f04f 33ff 	movlt.w	r3, #4294967295
 8008bcc:	9305      	str	r3, [sp, #20]
 8008bce:	4c2d      	ldr	r4, [pc, #180]	; (8008c84 <_svfiprintf_r+0x1d8>)
 8008bd0:	2203      	movs	r2, #3
 8008bd2:	7839      	ldrb	r1, [r7, #0]
 8008bd4:	4620      	mov	r0, r4
 8008bd6:	f000 fa02 	bl	8008fde <memchr>
 8008bda:	b138      	cbz	r0, 8008bec <_svfiprintf_r+0x140>
 8008bdc:	2340      	movs	r3, #64	; 0x40
 8008bde:	1b00      	subs	r0, r0, r4
 8008be0:	fa03 f000 	lsl.w	r0, r3, r0
 8008be4:	9b04      	ldr	r3, [sp, #16]
 8008be6:	3701      	adds	r7, #1
 8008be8:	4303      	orrs	r3, r0
 8008bea:	9304      	str	r3, [sp, #16]
 8008bec:	7839      	ldrb	r1, [r7, #0]
 8008bee:	2206      	movs	r2, #6
 8008bf0:	4825      	ldr	r0, [pc, #148]	; (8008c88 <_svfiprintf_r+0x1dc>)
 8008bf2:	1c7e      	adds	r6, r7, #1
 8008bf4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008bf8:	f000 f9f1 	bl	8008fde <memchr>
 8008bfc:	2800      	cmp	r0, #0
 8008bfe:	d035      	beq.n	8008c6c <_svfiprintf_r+0x1c0>
 8008c00:	4b22      	ldr	r3, [pc, #136]	; (8008c8c <_svfiprintf_r+0x1e0>)
 8008c02:	b9fb      	cbnz	r3, 8008c44 <_svfiprintf_r+0x198>
 8008c04:	9b03      	ldr	r3, [sp, #12]
 8008c06:	3307      	adds	r3, #7
 8008c08:	f023 0307 	bic.w	r3, r3, #7
 8008c0c:	3308      	adds	r3, #8
 8008c0e:	9303      	str	r3, [sp, #12]
 8008c10:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008c12:	444b      	add	r3, r9
 8008c14:	9309      	str	r3, [sp, #36]	; 0x24
 8008c16:	e76d      	b.n	8008af4 <_svfiprintf_r+0x48>
 8008c18:	fb00 3202 	mla	r2, r0, r2, r3
 8008c1c:	2101      	movs	r1, #1
 8008c1e:	e7a4      	b.n	8008b6a <_svfiprintf_r+0xbe>
 8008c20:	2300      	movs	r3, #0
 8008c22:	240a      	movs	r4, #10
 8008c24:	4618      	mov	r0, r3
 8008c26:	9305      	str	r3, [sp, #20]
 8008c28:	460f      	mov	r7, r1
 8008c2a:	783a      	ldrb	r2, [r7, #0]
 8008c2c:	3101      	adds	r1, #1
 8008c2e:	3a30      	subs	r2, #48	; 0x30
 8008c30:	2a09      	cmp	r2, #9
 8008c32:	d903      	bls.n	8008c3c <_svfiprintf_r+0x190>
 8008c34:	2b00      	cmp	r3, #0
 8008c36:	d0ca      	beq.n	8008bce <_svfiprintf_r+0x122>
 8008c38:	9005      	str	r0, [sp, #20]
 8008c3a:	e7c8      	b.n	8008bce <_svfiprintf_r+0x122>
 8008c3c:	fb04 2000 	mla	r0, r4, r0, r2
 8008c40:	2301      	movs	r3, #1
 8008c42:	e7f1      	b.n	8008c28 <_svfiprintf_r+0x17c>
 8008c44:	ab03      	add	r3, sp, #12
 8008c46:	9300      	str	r3, [sp, #0]
 8008c48:	462a      	mov	r2, r5
 8008c4a:	4b11      	ldr	r3, [pc, #68]	; (8008c90 <_svfiprintf_r+0x1e4>)
 8008c4c:	a904      	add	r1, sp, #16
 8008c4e:	4640      	mov	r0, r8
 8008c50:	f3af 8000 	nop.w
 8008c54:	f1b0 3fff 	cmp.w	r0, #4294967295
 8008c58:	4681      	mov	r9, r0
 8008c5a:	d1d9      	bne.n	8008c10 <_svfiprintf_r+0x164>
 8008c5c:	89ab      	ldrh	r3, [r5, #12]
 8008c5e:	065b      	lsls	r3, r3, #25
 8008c60:	f53f af39 	bmi.w	8008ad6 <_svfiprintf_r+0x2a>
 8008c64:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008c66:	b01d      	add	sp, #116	; 0x74
 8008c68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c6c:	ab03      	add	r3, sp, #12
 8008c6e:	9300      	str	r3, [sp, #0]
 8008c70:	462a      	mov	r2, r5
 8008c72:	4b07      	ldr	r3, [pc, #28]	; (8008c90 <_svfiprintf_r+0x1e4>)
 8008c74:	a904      	add	r1, sp, #16
 8008c76:	4640      	mov	r0, r8
 8008c78:	f000 f884 	bl	8008d84 <_printf_i>
 8008c7c:	e7ea      	b.n	8008c54 <_svfiprintf_r+0x1a8>
 8008c7e:	bf00      	nop
 8008c80:	0800941a 	.word	0x0800941a
 8008c84:	08009420 	.word	0x08009420
 8008c88:	08009424 	.word	0x08009424
 8008c8c:	00000000 	.word	0x00000000
 8008c90:	080089f7 	.word	0x080089f7

08008c94 <_printf_common>:
 8008c94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008c98:	4691      	mov	r9, r2
 8008c9a:	461f      	mov	r7, r3
 8008c9c:	688a      	ldr	r2, [r1, #8]
 8008c9e:	690b      	ldr	r3, [r1, #16]
 8008ca0:	4606      	mov	r6, r0
 8008ca2:	4293      	cmp	r3, r2
 8008ca4:	bfb8      	it	lt
 8008ca6:	4613      	movlt	r3, r2
 8008ca8:	f8c9 3000 	str.w	r3, [r9]
 8008cac:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008cb0:	460c      	mov	r4, r1
 8008cb2:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008cb6:	b112      	cbz	r2, 8008cbe <_printf_common+0x2a>
 8008cb8:	3301      	adds	r3, #1
 8008cba:	f8c9 3000 	str.w	r3, [r9]
 8008cbe:	6823      	ldr	r3, [r4, #0]
 8008cc0:	0699      	lsls	r1, r3, #26
 8008cc2:	bf42      	ittt	mi
 8008cc4:	f8d9 3000 	ldrmi.w	r3, [r9]
 8008cc8:	3302      	addmi	r3, #2
 8008cca:	f8c9 3000 	strmi.w	r3, [r9]
 8008cce:	6825      	ldr	r5, [r4, #0]
 8008cd0:	f015 0506 	ands.w	r5, r5, #6
 8008cd4:	d107      	bne.n	8008ce6 <_printf_common+0x52>
 8008cd6:	f104 0a19 	add.w	sl, r4, #25
 8008cda:	68e3      	ldr	r3, [r4, #12]
 8008cdc:	f8d9 2000 	ldr.w	r2, [r9]
 8008ce0:	1a9b      	subs	r3, r3, r2
 8008ce2:	429d      	cmp	r5, r3
 8008ce4:	db2a      	blt.n	8008d3c <_printf_common+0xa8>
 8008ce6:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8008cea:	6822      	ldr	r2, [r4, #0]
 8008cec:	3300      	adds	r3, #0
 8008cee:	bf18      	it	ne
 8008cf0:	2301      	movne	r3, #1
 8008cf2:	0692      	lsls	r2, r2, #26
 8008cf4:	d42f      	bmi.n	8008d56 <_printf_common+0xc2>
 8008cf6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008cfa:	4639      	mov	r1, r7
 8008cfc:	4630      	mov	r0, r6
 8008cfe:	47c0      	blx	r8
 8008d00:	3001      	adds	r0, #1
 8008d02:	d022      	beq.n	8008d4a <_printf_common+0xb6>
 8008d04:	6823      	ldr	r3, [r4, #0]
 8008d06:	68e5      	ldr	r5, [r4, #12]
 8008d08:	f003 0306 	and.w	r3, r3, #6
 8008d0c:	2b04      	cmp	r3, #4
 8008d0e:	bf18      	it	ne
 8008d10:	2500      	movne	r5, #0
 8008d12:	f8d9 2000 	ldr.w	r2, [r9]
 8008d16:	f04f 0900 	mov.w	r9, #0
 8008d1a:	bf08      	it	eq
 8008d1c:	1aad      	subeq	r5, r5, r2
 8008d1e:	68a3      	ldr	r3, [r4, #8]
 8008d20:	6922      	ldr	r2, [r4, #16]
 8008d22:	bf08      	it	eq
 8008d24:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008d28:	4293      	cmp	r3, r2
 8008d2a:	bfc4      	itt	gt
 8008d2c:	1a9b      	subgt	r3, r3, r2
 8008d2e:	18ed      	addgt	r5, r5, r3
 8008d30:	341a      	adds	r4, #26
 8008d32:	454d      	cmp	r5, r9
 8008d34:	d11b      	bne.n	8008d6e <_printf_common+0xda>
 8008d36:	2000      	movs	r0, #0
 8008d38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008d3c:	2301      	movs	r3, #1
 8008d3e:	4652      	mov	r2, sl
 8008d40:	4639      	mov	r1, r7
 8008d42:	4630      	mov	r0, r6
 8008d44:	47c0      	blx	r8
 8008d46:	3001      	adds	r0, #1
 8008d48:	d103      	bne.n	8008d52 <_printf_common+0xbe>
 8008d4a:	f04f 30ff 	mov.w	r0, #4294967295
 8008d4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008d52:	3501      	adds	r5, #1
 8008d54:	e7c1      	b.n	8008cda <_printf_common+0x46>
 8008d56:	2030      	movs	r0, #48	; 0x30
 8008d58:	18e1      	adds	r1, r4, r3
 8008d5a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008d5e:	1c5a      	adds	r2, r3, #1
 8008d60:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008d64:	4422      	add	r2, r4
 8008d66:	3302      	adds	r3, #2
 8008d68:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008d6c:	e7c3      	b.n	8008cf6 <_printf_common+0x62>
 8008d6e:	2301      	movs	r3, #1
 8008d70:	4622      	mov	r2, r4
 8008d72:	4639      	mov	r1, r7
 8008d74:	4630      	mov	r0, r6
 8008d76:	47c0      	blx	r8
 8008d78:	3001      	adds	r0, #1
 8008d7a:	d0e6      	beq.n	8008d4a <_printf_common+0xb6>
 8008d7c:	f109 0901 	add.w	r9, r9, #1
 8008d80:	e7d7      	b.n	8008d32 <_printf_common+0x9e>
	...

08008d84 <_printf_i>:
 8008d84:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008d88:	4617      	mov	r7, r2
 8008d8a:	7e0a      	ldrb	r2, [r1, #24]
 8008d8c:	b085      	sub	sp, #20
 8008d8e:	2a6e      	cmp	r2, #110	; 0x6e
 8008d90:	4698      	mov	r8, r3
 8008d92:	4606      	mov	r6, r0
 8008d94:	460c      	mov	r4, r1
 8008d96:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008d98:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8008d9c:	f000 80bc 	beq.w	8008f18 <_printf_i+0x194>
 8008da0:	d81a      	bhi.n	8008dd8 <_printf_i+0x54>
 8008da2:	2a63      	cmp	r2, #99	; 0x63
 8008da4:	d02e      	beq.n	8008e04 <_printf_i+0x80>
 8008da6:	d80a      	bhi.n	8008dbe <_printf_i+0x3a>
 8008da8:	2a00      	cmp	r2, #0
 8008daa:	f000 80c8 	beq.w	8008f3e <_printf_i+0x1ba>
 8008dae:	2a58      	cmp	r2, #88	; 0x58
 8008db0:	f000 808a 	beq.w	8008ec8 <_printf_i+0x144>
 8008db4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008db8:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8008dbc:	e02a      	b.n	8008e14 <_printf_i+0x90>
 8008dbe:	2a64      	cmp	r2, #100	; 0x64
 8008dc0:	d001      	beq.n	8008dc6 <_printf_i+0x42>
 8008dc2:	2a69      	cmp	r2, #105	; 0x69
 8008dc4:	d1f6      	bne.n	8008db4 <_printf_i+0x30>
 8008dc6:	6821      	ldr	r1, [r4, #0]
 8008dc8:	681a      	ldr	r2, [r3, #0]
 8008dca:	f011 0f80 	tst.w	r1, #128	; 0x80
 8008dce:	d023      	beq.n	8008e18 <_printf_i+0x94>
 8008dd0:	1d11      	adds	r1, r2, #4
 8008dd2:	6019      	str	r1, [r3, #0]
 8008dd4:	6813      	ldr	r3, [r2, #0]
 8008dd6:	e027      	b.n	8008e28 <_printf_i+0xa4>
 8008dd8:	2a73      	cmp	r2, #115	; 0x73
 8008dda:	f000 80b4 	beq.w	8008f46 <_printf_i+0x1c2>
 8008dde:	d808      	bhi.n	8008df2 <_printf_i+0x6e>
 8008de0:	2a6f      	cmp	r2, #111	; 0x6f
 8008de2:	d02a      	beq.n	8008e3a <_printf_i+0xb6>
 8008de4:	2a70      	cmp	r2, #112	; 0x70
 8008de6:	d1e5      	bne.n	8008db4 <_printf_i+0x30>
 8008de8:	680a      	ldr	r2, [r1, #0]
 8008dea:	f042 0220 	orr.w	r2, r2, #32
 8008dee:	600a      	str	r2, [r1, #0]
 8008df0:	e003      	b.n	8008dfa <_printf_i+0x76>
 8008df2:	2a75      	cmp	r2, #117	; 0x75
 8008df4:	d021      	beq.n	8008e3a <_printf_i+0xb6>
 8008df6:	2a78      	cmp	r2, #120	; 0x78
 8008df8:	d1dc      	bne.n	8008db4 <_printf_i+0x30>
 8008dfa:	2278      	movs	r2, #120	; 0x78
 8008dfc:	496f      	ldr	r1, [pc, #444]	; (8008fbc <_printf_i+0x238>)
 8008dfe:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8008e02:	e064      	b.n	8008ece <_printf_i+0x14a>
 8008e04:	681a      	ldr	r2, [r3, #0]
 8008e06:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8008e0a:	1d11      	adds	r1, r2, #4
 8008e0c:	6019      	str	r1, [r3, #0]
 8008e0e:	6813      	ldr	r3, [r2, #0]
 8008e10:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008e14:	2301      	movs	r3, #1
 8008e16:	e0a3      	b.n	8008f60 <_printf_i+0x1dc>
 8008e18:	f011 0f40 	tst.w	r1, #64	; 0x40
 8008e1c:	f102 0104 	add.w	r1, r2, #4
 8008e20:	6019      	str	r1, [r3, #0]
 8008e22:	d0d7      	beq.n	8008dd4 <_printf_i+0x50>
 8008e24:	f9b2 3000 	ldrsh.w	r3, [r2]
 8008e28:	2b00      	cmp	r3, #0
 8008e2a:	da03      	bge.n	8008e34 <_printf_i+0xb0>
 8008e2c:	222d      	movs	r2, #45	; 0x2d
 8008e2e:	425b      	negs	r3, r3
 8008e30:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8008e34:	4962      	ldr	r1, [pc, #392]	; (8008fc0 <_printf_i+0x23c>)
 8008e36:	220a      	movs	r2, #10
 8008e38:	e017      	b.n	8008e6a <_printf_i+0xe6>
 8008e3a:	6820      	ldr	r0, [r4, #0]
 8008e3c:	6819      	ldr	r1, [r3, #0]
 8008e3e:	f010 0f80 	tst.w	r0, #128	; 0x80
 8008e42:	d003      	beq.n	8008e4c <_printf_i+0xc8>
 8008e44:	1d08      	adds	r0, r1, #4
 8008e46:	6018      	str	r0, [r3, #0]
 8008e48:	680b      	ldr	r3, [r1, #0]
 8008e4a:	e006      	b.n	8008e5a <_printf_i+0xd6>
 8008e4c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008e50:	f101 0004 	add.w	r0, r1, #4
 8008e54:	6018      	str	r0, [r3, #0]
 8008e56:	d0f7      	beq.n	8008e48 <_printf_i+0xc4>
 8008e58:	880b      	ldrh	r3, [r1, #0]
 8008e5a:	2a6f      	cmp	r2, #111	; 0x6f
 8008e5c:	bf14      	ite	ne
 8008e5e:	220a      	movne	r2, #10
 8008e60:	2208      	moveq	r2, #8
 8008e62:	4957      	ldr	r1, [pc, #348]	; (8008fc0 <_printf_i+0x23c>)
 8008e64:	2000      	movs	r0, #0
 8008e66:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8008e6a:	6865      	ldr	r5, [r4, #4]
 8008e6c:	2d00      	cmp	r5, #0
 8008e6e:	60a5      	str	r5, [r4, #8]
 8008e70:	f2c0 809c 	blt.w	8008fac <_printf_i+0x228>
 8008e74:	6820      	ldr	r0, [r4, #0]
 8008e76:	f020 0004 	bic.w	r0, r0, #4
 8008e7a:	6020      	str	r0, [r4, #0]
 8008e7c:	2b00      	cmp	r3, #0
 8008e7e:	d13f      	bne.n	8008f00 <_printf_i+0x17c>
 8008e80:	2d00      	cmp	r5, #0
 8008e82:	f040 8095 	bne.w	8008fb0 <_printf_i+0x22c>
 8008e86:	4675      	mov	r5, lr
 8008e88:	2a08      	cmp	r2, #8
 8008e8a:	d10b      	bne.n	8008ea4 <_printf_i+0x120>
 8008e8c:	6823      	ldr	r3, [r4, #0]
 8008e8e:	07da      	lsls	r2, r3, #31
 8008e90:	d508      	bpl.n	8008ea4 <_printf_i+0x120>
 8008e92:	6923      	ldr	r3, [r4, #16]
 8008e94:	6862      	ldr	r2, [r4, #4]
 8008e96:	429a      	cmp	r2, r3
 8008e98:	bfde      	ittt	le
 8008e9a:	2330      	movle	r3, #48	; 0x30
 8008e9c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008ea0:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008ea4:	ebae 0305 	sub.w	r3, lr, r5
 8008ea8:	6123      	str	r3, [r4, #16]
 8008eaa:	f8cd 8000 	str.w	r8, [sp]
 8008eae:	463b      	mov	r3, r7
 8008eb0:	aa03      	add	r2, sp, #12
 8008eb2:	4621      	mov	r1, r4
 8008eb4:	4630      	mov	r0, r6
 8008eb6:	f7ff feed 	bl	8008c94 <_printf_common>
 8008eba:	3001      	adds	r0, #1
 8008ebc:	d155      	bne.n	8008f6a <_printf_i+0x1e6>
 8008ebe:	f04f 30ff 	mov.w	r0, #4294967295
 8008ec2:	b005      	add	sp, #20
 8008ec4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008ec8:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8008ecc:	493c      	ldr	r1, [pc, #240]	; (8008fc0 <_printf_i+0x23c>)
 8008ece:	6822      	ldr	r2, [r4, #0]
 8008ed0:	6818      	ldr	r0, [r3, #0]
 8008ed2:	f012 0f80 	tst.w	r2, #128	; 0x80
 8008ed6:	f100 0504 	add.w	r5, r0, #4
 8008eda:	601d      	str	r5, [r3, #0]
 8008edc:	d001      	beq.n	8008ee2 <_printf_i+0x15e>
 8008ede:	6803      	ldr	r3, [r0, #0]
 8008ee0:	e002      	b.n	8008ee8 <_printf_i+0x164>
 8008ee2:	0655      	lsls	r5, r2, #25
 8008ee4:	d5fb      	bpl.n	8008ede <_printf_i+0x15a>
 8008ee6:	8803      	ldrh	r3, [r0, #0]
 8008ee8:	07d0      	lsls	r0, r2, #31
 8008eea:	bf44      	itt	mi
 8008eec:	f042 0220 	orrmi.w	r2, r2, #32
 8008ef0:	6022      	strmi	r2, [r4, #0]
 8008ef2:	b91b      	cbnz	r3, 8008efc <_printf_i+0x178>
 8008ef4:	6822      	ldr	r2, [r4, #0]
 8008ef6:	f022 0220 	bic.w	r2, r2, #32
 8008efa:	6022      	str	r2, [r4, #0]
 8008efc:	2210      	movs	r2, #16
 8008efe:	e7b1      	b.n	8008e64 <_printf_i+0xe0>
 8008f00:	4675      	mov	r5, lr
 8008f02:	fbb3 f0f2 	udiv	r0, r3, r2
 8008f06:	fb02 3310 	mls	r3, r2, r0, r3
 8008f0a:	5ccb      	ldrb	r3, [r1, r3]
 8008f0c:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8008f10:	4603      	mov	r3, r0
 8008f12:	2800      	cmp	r0, #0
 8008f14:	d1f5      	bne.n	8008f02 <_printf_i+0x17e>
 8008f16:	e7b7      	b.n	8008e88 <_printf_i+0x104>
 8008f18:	6808      	ldr	r0, [r1, #0]
 8008f1a:	681a      	ldr	r2, [r3, #0]
 8008f1c:	f010 0f80 	tst.w	r0, #128	; 0x80
 8008f20:	6949      	ldr	r1, [r1, #20]
 8008f22:	d004      	beq.n	8008f2e <_printf_i+0x1aa>
 8008f24:	1d10      	adds	r0, r2, #4
 8008f26:	6018      	str	r0, [r3, #0]
 8008f28:	6813      	ldr	r3, [r2, #0]
 8008f2a:	6019      	str	r1, [r3, #0]
 8008f2c:	e007      	b.n	8008f3e <_printf_i+0x1ba>
 8008f2e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008f32:	f102 0004 	add.w	r0, r2, #4
 8008f36:	6018      	str	r0, [r3, #0]
 8008f38:	6813      	ldr	r3, [r2, #0]
 8008f3a:	d0f6      	beq.n	8008f2a <_printf_i+0x1a6>
 8008f3c:	8019      	strh	r1, [r3, #0]
 8008f3e:	2300      	movs	r3, #0
 8008f40:	4675      	mov	r5, lr
 8008f42:	6123      	str	r3, [r4, #16]
 8008f44:	e7b1      	b.n	8008eaa <_printf_i+0x126>
 8008f46:	681a      	ldr	r2, [r3, #0]
 8008f48:	1d11      	adds	r1, r2, #4
 8008f4a:	6019      	str	r1, [r3, #0]
 8008f4c:	6815      	ldr	r5, [r2, #0]
 8008f4e:	2100      	movs	r1, #0
 8008f50:	6862      	ldr	r2, [r4, #4]
 8008f52:	4628      	mov	r0, r5
 8008f54:	f000 f843 	bl	8008fde <memchr>
 8008f58:	b108      	cbz	r0, 8008f5e <_printf_i+0x1da>
 8008f5a:	1b40      	subs	r0, r0, r5
 8008f5c:	6060      	str	r0, [r4, #4]
 8008f5e:	6863      	ldr	r3, [r4, #4]
 8008f60:	6123      	str	r3, [r4, #16]
 8008f62:	2300      	movs	r3, #0
 8008f64:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008f68:	e79f      	b.n	8008eaa <_printf_i+0x126>
 8008f6a:	6923      	ldr	r3, [r4, #16]
 8008f6c:	462a      	mov	r2, r5
 8008f6e:	4639      	mov	r1, r7
 8008f70:	4630      	mov	r0, r6
 8008f72:	47c0      	blx	r8
 8008f74:	3001      	adds	r0, #1
 8008f76:	d0a2      	beq.n	8008ebe <_printf_i+0x13a>
 8008f78:	6823      	ldr	r3, [r4, #0]
 8008f7a:	079b      	lsls	r3, r3, #30
 8008f7c:	d507      	bpl.n	8008f8e <_printf_i+0x20a>
 8008f7e:	2500      	movs	r5, #0
 8008f80:	f104 0919 	add.w	r9, r4, #25
 8008f84:	68e3      	ldr	r3, [r4, #12]
 8008f86:	9a03      	ldr	r2, [sp, #12]
 8008f88:	1a9b      	subs	r3, r3, r2
 8008f8a:	429d      	cmp	r5, r3
 8008f8c:	db05      	blt.n	8008f9a <_printf_i+0x216>
 8008f8e:	68e0      	ldr	r0, [r4, #12]
 8008f90:	9b03      	ldr	r3, [sp, #12]
 8008f92:	4298      	cmp	r0, r3
 8008f94:	bfb8      	it	lt
 8008f96:	4618      	movlt	r0, r3
 8008f98:	e793      	b.n	8008ec2 <_printf_i+0x13e>
 8008f9a:	2301      	movs	r3, #1
 8008f9c:	464a      	mov	r2, r9
 8008f9e:	4639      	mov	r1, r7
 8008fa0:	4630      	mov	r0, r6
 8008fa2:	47c0      	blx	r8
 8008fa4:	3001      	adds	r0, #1
 8008fa6:	d08a      	beq.n	8008ebe <_printf_i+0x13a>
 8008fa8:	3501      	adds	r5, #1
 8008faa:	e7eb      	b.n	8008f84 <_printf_i+0x200>
 8008fac:	2b00      	cmp	r3, #0
 8008fae:	d1a7      	bne.n	8008f00 <_printf_i+0x17c>
 8008fb0:	780b      	ldrb	r3, [r1, #0]
 8008fb2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008fb6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008fba:	e765      	b.n	8008e88 <_printf_i+0x104>
 8008fbc:	0800943c 	.word	0x0800943c
 8008fc0:	0800942b 	.word	0x0800942b

08008fc4 <__ascii_wctomb>:
 8008fc4:	b149      	cbz	r1, 8008fda <__ascii_wctomb+0x16>
 8008fc6:	2aff      	cmp	r2, #255	; 0xff
 8008fc8:	bf8b      	itete	hi
 8008fca:	238a      	movhi	r3, #138	; 0x8a
 8008fcc:	700a      	strbls	r2, [r1, #0]
 8008fce:	6003      	strhi	r3, [r0, #0]
 8008fd0:	2001      	movls	r0, #1
 8008fd2:	bf88      	it	hi
 8008fd4:	f04f 30ff 	movhi.w	r0, #4294967295
 8008fd8:	4770      	bx	lr
 8008fda:	4608      	mov	r0, r1
 8008fdc:	4770      	bx	lr

08008fde <memchr>:
 8008fde:	b510      	push	{r4, lr}
 8008fe0:	b2c9      	uxtb	r1, r1
 8008fe2:	4402      	add	r2, r0
 8008fe4:	4290      	cmp	r0, r2
 8008fe6:	4603      	mov	r3, r0
 8008fe8:	d101      	bne.n	8008fee <memchr+0x10>
 8008fea:	2000      	movs	r0, #0
 8008fec:	bd10      	pop	{r4, pc}
 8008fee:	781c      	ldrb	r4, [r3, #0]
 8008ff0:	3001      	adds	r0, #1
 8008ff2:	428c      	cmp	r4, r1
 8008ff4:	d1f6      	bne.n	8008fe4 <memchr+0x6>
 8008ff6:	4618      	mov	r0, r3
 8008ff8:	bd10      	pop	{r4, pc}

08008ffa <memcpy>:
 8008ffa:	b510      	push	{r4, lr}
 8008ffc:	1e43      	subs	r3, r0, #1
 8008ffe:	440a      	add	r2, r1
 8009000:	4291      	cmp	r1, r2
 8009002:	d100      	bne.n	8009006 <memcpy+0xc>
 8009004:	bd10      	pop	{r4, pc}
 8009006:	f811 4b01 	ldrb.w	r4, [r1], #1
 800900a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800900e:	e7f7      	b.n	8009000 <memcpy+0x6>

08009010 <memmove>:
 8009010:	4288      	cmp	r0, r1
 8009012:	b510      	push	{r4, lr}
 8009014:	eb01 0302 	add.w	r3, r1, r2
 8009018:	d803      	bhi.n	8009022 <memmove+0x12>
 800901a:	1e42      	subs	r2, r0, #1
 800901c:	4299      	cmp	r1, r3
 800901e:	d10c      	bne.n	800903a <memmove+0x2a>
 8009020:	bd10      	pop	{r4, pc}
 8009022:	4298      	cmp	r0, r3
 8009024:	d2f9      	bcs.n	800901a <memmove+0xa>
 8009026:	1881      	adds	r1, r0, r2
 8009028:	1ad2      	subs	r2, r2, r3
 800902a:	42d3      	cmn	r3, r2
 800902c:	d100      	bne.n	8009030 <memmove+0x20>
 800902e:	bd10      	pop	{r4, pc}
 8009030:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009034:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8009038:	e7f7      	b.n	800902a <memmove+0x1a>
 800903a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800903e:	f802 4f01 	strb.w	r4, [r2, #1]!
 8009042:	e7eb      	b.n	800901c <memmove+0xc>

08009044 <_free_r>:
 8009044:	b538      	push	{r3, r4, r5, lr}
 8009046:	4605      	mov	r5, r0
 8009048:	2900      	cmp	r1, #0
 800904a:	d043      	beq.n	80090d4 <_free_r+0x90>
 800904c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009050:	1f0c      	subs	r4, r1, #4
 8009052:	2b00      	cmp	r3, #0
 8009054:	bfb8      	it	lt
 8009056:	18e4      	addlt	r4, r4, r3
 8009058:	f000 f8d4 	bl	8009204 <__malloc_lock>
 800905c:	4a1e      	ldr	r2, [pc, #120]	; (80090d8 <_free_r+0x94>)
 800905e:	6813      	ldr	r3, [r2, #0]
 8009060:	4610      	mov	r0, r2
 8009062:	b933      	cbnz	r3, 8009072 <_free_r+0x2e>
 8009064:	6063      	str	r3, [r4, #4]
 8009066:	6014      	str	r4, [r2, #0]
 8009068:	4628      	mov	r0, r5
 800906a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800906e:	f000 b8ca 	b.w	8009206 <__malloc_unlock>
 8009072:	42a3      	cmp	r3, r4
 8009074:	d90b      	bls.n	800908e <_free_r+0x4a>
 8009076:	6821      	ldr	r1, [r4, #0]
 8009078:	1862      	adds	r2, r4, r1
 800907a:	4293      	cmp	r3, r2
 800907c:	bf01      	itttt	eq
 800907e:	681a      	ldreq	r2, [r3, #0]
 8009080:	685b      	ldreq	r3, [r3, #4]
 8009082:	1852      	addeq	r2, r2, r1
 8009084:	6022      	streq	r2, [r4, #0]
 8009086:	6063      	str	r3, [r4, #4]
 8009088:	6004      	str	r4, [r0, #0]
 800908a:	e7ed      	b.n	8009068 <_free_r+0x24>
 800908c:	4613      	mov	r3, r2
 800908e:	685a      	ldr	r2, [r3, #4]
 8009090:	b10a      	cbz	r2, 8009096 <_free_r+0x52>
 8009092:	42a2      	cmp	r2, r4
 8009094:	d9fa      	bls.n	800908c <_free_r+0x48>
 8009096:	6819      	ldr	r1, [r3, #0]
 8009098:	1858      	adds	r0, r3, r1
 800909a:	42a0      	cmp	r0, r4
 800909c:	d10b      	bne.n	80090b6 <_free_r+0x72>
 800909e:	6820      	ldr	r0, [r4, #0]
 80090a0:	4401      	add	r1, r0
 80090a2:	1858      	adds	r0, r3, r1
 80090a4:	4282      	cmp	r2, r0
 80090a6:	6019      	str	r1, [r3, #0]
 80090a8:	d1de      	bne.n	8009068 <_free_r+0x24>
 80090aa:	6810      	ldr	r0, [r2, #0]
 80090ac:	6852      	ldr	r2, [r2, #4]
 80090ae:	4401      	add	r1, r0
 80090b0:	6019      	str	r1, [r3, #0]
 80090b2:	605a      	str	r2, [r3, #4]
 80090b4:	e7d8      	b.n	8009068 <_free_r+0x24>
 80090b6:	d902      	bls.n	80090be <_free_r+0x7a>
 80090b8:	230c      	movs	r3, #12
 80090ba:	602b      	str	r3, [r5, #0]
 80090bc:	e7d4      	b.n	8009068 <_free_r+0x24>
 80090be:	6820      	ldr	r0, [r4, #0]
 80090c0:	1821      	adds	r1, r4, r0
 80090c2:	428a      	cmp	r2, r1
 80090c4:	bf01      	itttt	eq
 80090c6:	6811      	ldreq	r1, [r2, #0]
 80090c8:	6852      	ldreq	r2, [r2, #4]
 80090ca:	1809      	addeq	r1, r1, r0
 80090cc:	6021      	streq	r1, [r4, #0]
 80090ce:	6062      	str	r2, [r4, #4]
 80090d0:	605c      	str	r4, [r3, #4]
 80090d2:	e7c9      	b.n	8009068 <_free_r+0x24>
 80090d4:	bd38      	pop	{r3, r4, r5, pc}
 80090d6:	bf00      	nop
 80090d8:	200006d4 	.word	0x200006d4

080090dc <_malloc_r>:
 80090dc:	b570      	push	{r4, r5, r6, lr}
 80090de:	1ccd      	adds	r5, r1, #3
 80090e0:	f025 0503 	bic.w	r5, r5, #3
 80090e4:	3508      	adds	r5, #8
 80090e6:	2d0c      	cmp	r5, #12
 80090e8:	bf38      	it	cc
 80090ea:	250c      	movcc	r5, #12
 80090ec:	2d00      	cmp	r5, #0
 80090ee:	4606      	mov	r6, r0
 80090f0:	db01      	blt.n	80090f6 <_malloc_r+0x1a>
 80090f2:	42a9      	cmp	r1, r5
 80090f4:	d903      	bls.n	80090fe <_malloc_r+0x22>
 80090f6:	230c      	movs	r3, #12
 80090f8:	6033      	str	r3, [r6, #0]
 80090fa:	2000      	movs	r0, #0
 80090fc:	bd70      	pop	{r4, r5, r6, pc}
 80090fe:	f000 f881 	bl	8009204 <__malloc_lock>
 8009102:	4a23      	ldr	r2, [pc, #140]	; (8009190 <_malloc_r+0xb4>)
 8009104:	6814      	ldr	r4, [r2, #0]
 8009106:	4621      	mov	r1, r4
 8009108:	b991      	cbnz	r1, 8009130 <_malloc_r+0x54>
 800910a:	4c22      	ldr	r4, [pc, #136]	; (8009194 <_malloc_r+0xb8>)
 800910c:	6823      	ldr	r3, [r4, #0]
 800910e:	b91b      	cbnz	r3, 8009118 <_malloc_r+0x3c>
 8009110:	4630      	mov	r0, r6
 8009112:	f000 f867 	bl	80091e4 <_sbrk_r>
 8009116:	6020      	str	r0, [r4, #0]
 8009118:	4629      	mov	r1, r5
 800911a:	4630      	mov	r0, r6
 800911c:	f000 f862 	bl	80091e4 <_sbrk_r>
 8009120:	1c43      	adds	r3, r0, #1
 8009122:	d126      	bne.n	8009172 <_malloc_r+0x96>
 8009124:	230c      	movs	r3, #12
 8009126:	4630      	mov	r0, r6
 8009128:	6033      	str	r3, [r6, #0]
 800912a:	f000 f86c 	bl	8009206 <__malloc_unlock>
 800912e:	e7e4      	b.n	80090fa <_malloc_r+0x1e>
 8009130:	680b      	ldr	r3, [r1, #0]
 8009132:	1b5b      	subs	r3, r3, r5
 8009134:	d41a      	bmi.n	800916c <_malloc_r+0x90>
 8009136:	2b0b      	cmp	r3, #11
 8009138:	d90f      	bls.n	800915a <_malloc_r+0x7e>
 800913a:	600b      	str	r3, [r1, #0]
 800913c:	18cc      	adds	r4, r1, r3
 800913e:	50cd      	str	r5, [r1, r3]
 8009140:	4630      	mov	r0, r6
 8009142:	f000 f860 	bl	8009206 <__malloc_unlock>
 8009146:	f104 000b 	add.w	r0, r4, #11
 800914a:	1d23      	adds	r3, r4, #4
 800914c:	f020 0007 	bic.w	r0, r0, #7
 8009150:	1ac3      	subs	r3, r0, r3
 8009152:	d01b      	beq.n	800918c <_malloc_r+0xb0>
 8009154:	425a      	negs	r2, r3
 8009156:	50e2      	str	r2, [r4, r3]
 8009158:	bd70      	pop	{r4, r5, r6, pc}
 800915a:	428c      	cmp	r4, r1
 800915c:	bf0b      	itete	eq
 800915e:	6863      	ldreq	r3, [r4, #4]
 8009160:	684b      	ldrne	r3, [r1, #4]
 8009162:	6013      	streq	r3, [r2, #0]
 8009164:	6063      	strne	r3, [r4, #4]
 8009166:	bf18      	it	ne
 8009168:	460c      	movne	r4, r1
 800916a:	e7e9      	b.n	8009140 <_malloc_r+0x64>
 800916c:	460c      	mov	r4, r1
 800916e:	6849      	ldr	r1, [r1, #4]
 8009170:	e7ca      	b.n	8009108 <_malloc_r+0x2c>
 8009172:	1cc4      	adds	r4, r0, #3
 8009174:	f024 0403 	bic.w	r4, r4, #3
 8009178:	42a0      	cmp	r0, r4
 800917a:	d005      	beq.n	8009188 <_malloc_r+0xac>
 800917c:	1a21      	subs	r1, r4, r0
 800917e:	4630      	mov	r0, r6
 8009180:	f000 f830 	bl	80091e4 <_sbrk_r>
 8009184:	3001      	adds	r0, #1
 8009186:	d0cd      	beq.n	8009124 <_malloc_r+0x48>
 8009188:	6025      	str	r5, [r4, #0]
 800918a:	e7d9      	b.n	8009140 <_malloc_r+0x64>
 800918c:	bd70      	pop	{r4, r5, r6, pc}
 800918e:	bf00      	nop
 8009190:	200006d4 	.word	0x200006d4
 8009194:	200006d8 	.word	0x200006d8

08009198 <_realloc_r>:
 8009198:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800919a:	4607      	mov	r7, r0
 800919c:	4614      	mov	r4, r2
 800919e:	460e      	mov	r6, r1
 80091a0:	b921      	cbnz	r1, 80091ac <_realloc_r+0x14>
 80091a2:	4611      	mov	r1, r2
 80091a4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80091a8:	f7ff bf98 	b.w	80090dc <_malloc_r>
 80091ac:	b922      	cbnz	r2, 80091b8 <_realloc_r+0x20>
 80091ae:	f7ff ff49 	bl	8009044 <_free_r>
 80091b2:	4625      	mov	r5, r4
 80091b4:	4628      	mov	r0, r5
 80091b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80091b8:	f000 f826 	bl	8009208 <_malloc_usable_size_r>
 80091bc:	4284      	cmp	r4, r0
 80091be:	d90f      	bls.n	80091e0 <_realloc_r+0x48>
 80091c0:	4621      	mov	r1, r4
 80091c2:	4638      	mov	r0, r7
 80091c4:	f7ff ff8a 	bl	80090dc <_malloc_r>
 80091c8:	4605      	mov	r5, r0
 80091ca:	2800      	cmp	r0, #0
 80091cc:	d0f2      	beq.n	80091b4 <_realloc_r+0x1c>
 80091ce:	4631      	mov	r1, r6
 80091d0:	4622      	mov	r2, r4
 80091d2:	f7ff ff12 	bl	8008ffa <memcpy>
 80091d6:	4631      	mov	r1, r6
 80091d8:	4638      	mov	r0, r7
 80091da:	f7ff ff33 	bl	8009044 <_free_r>
 80091de:	e7e9      	b.n	80091b4 <_realloc_r+0x1c>
 80091e0:	4635      	mov	r5, r6
 80091e2:	e7e7      	b.n	80091b4 <_realloc_r+0x1c>

080091e4 <_sbrk_r>:
 80091e4:	b538      	push	{r3, r4, r5, lr}
 80091e6:	2300      	movs	r3, #0
 80091e8:	4c05      	ldr	r4, [pc, #20]	; (8009200 <_sbrk_r+0x1c>)
 80091ea:	4605      	mov	r5, r0
 80091ec:	4608      	mov	r0, r1
 80091ee:	6023      	str	r3, [r4, #0]
 80091f0:	f7fe fd9c 	bl	8007d2c <_sbrk>
 80091f4:	1c43      	adds	r3, r0, #1
 80091f6:	d102      	bne.n	80091fe <_sbrk_r+0x1a>
 80091f8:	6823      	ldr	r3, [r4, #0]
 80091fa:	b103      	cbz	r3, 80091fe <_sbrk_r+0x1a>
 80091fc:	602b      	str	r3, [r5, #0]
 80091fe:	bd38      	pop	{r3, r4, r5, pc}
 8009200:	20001064 	.word	0x20001064

08009204 <__malloc_lock>:
 8009204:	4770      	bx	lr

08009206 <__malloc_unlock>:
 8009206:	4770      	bx	lr

08009208 <_malloc_usable_size_r>:
 8009208:	f851 0c04 	ldr.w	r0, [r1, #-4]
 800920c:	2800      	cmp	r0, #0
 800920e:	f1a0 0004 	sub.w	r0, r0, #4
 8009212:	bfbc      	itt	lt
 8009214:	580b      	ldrlt	r3, [r1, r0]
 8009216:	18c0      	addlt	r0, r0, r3
 8009218:	4770      	bx	lr
	...

0800921c <_init>:
 800921c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800921e:	bf00      	nop
 8009220:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009222:	bc08      	pop	{r3}
 8009224:	469e      	mov	lr, r3
 8009226:	4770      	bx	lr

08009228 <_fini>:
 8009228:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800922a:	bf00      	nop
 800922c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800922e:	bc08      	pop	{r3}
 8009230:	469e      	mov	lr, r3
 8009232:	4770      	bx	lr
