/* Copyright (C) 2018 RDA Technologies Limited and/or its affiliates("RDA").
 * All rights reserved.
 *
 * This software is supplied "AS IS" without any warranties.
 * RDA assumes no responsibility or liability for the use of the software,
 * conveys no license or title under any patent, copyright, or mask work
 * right to the product. RDA reserves the right to make changes in the
 * software without notification.  RDA also make no representation or
 * warranty that such application will be suitable for the specified use
 * without further testing or modification.
 */

#ifndef _DMC400_H_
#define _DMC400_H_

#ifdef CT_ASM
#error "You are trying to use in an assembly code the normal H description of 'dmc400'."
#endif

// =============================================================================
//  MACROS
// =============================================================================

// =============================================================================
//  TYPES
// =============================================================================

// ============================================================================
// DMC400_T
// -----------------------------------------------------------------------------
///
// =============================================================================
#define REG_DMC_CTRL_BASE 0x08803000

typedef volatile struct
{
    REG32 memc_status;             //0x00000000
    REG32 memc_config;             //0x00000004
    REG32 memc_cmd;                //0x00000008
    REG32 Reserved_0000000C;       //0x0000000C
    REG32 address_control;         //0x00000010
    REG32 decode_control;          //0x00000014
    REG32 format_control;          //0x00000018
    REG32 Reserved_0000001C;       //0x0000001C
    REG32 low_power_control;       //0x00000020
    REG32 Reserved_00000024[3];    //0x00000024
    REG32 turnaround_priority;     //0x00000030
    REG32 hit_priority;            //0x00000034
    REG32 qos0_control;            //0x00000038
    REG32 qos1_control;            //0x0000003C
    REG32 qos2_control;            //0x00000040
    REG32 qos3_control;            //0x00000044
    REG32 qos4_control;            //0x00000048
    REG32 qos5_control;            //0x0000004C
    REG32 qos6_control;            //0x00000050
    REG32 qos7_control;            //0x00000054
    REG32 qos8_control;            //0x00000058
    REG32 qos9_control;            //0x0000005C
    REG32 qos10_control;           //0x00000060
    REG32 qos11_control;           //0x00000064
    REG32 qos12_control;           //0x00000068
    REG32 Reserved_0000006C;       //0x0000006C
    REG32 qos13_control;           //0x00000070
    REG32 qos14_control;           //0x00000074
    REG32 qos15_control;           //0x00000078
    REG32 timeout_control;         //0x0000007C
    REG32 queue_control;           //0x00000080
    REG32 Reserved_00000084;       //0x00000084
    REG32 write_priority_control;  //0x00000088
    REG32 write_priority_control2; //0x0000008C
    REG32 read_priority_control;   //0x00000090
    REG32 read_priority_control2;  //0x00000094
    REG32 access_address_match;    //0x00000098
    REG32 Reserved_0000009C;       //0x0000009C
    REG32 access_address_mask;     //0x000000A0
    REG32 Reserved_000000A4[23];   //0x000000A4
    REG32 channel_status;          //0x00000100
    REG32 Reserved_00000104;       //0x00000104
    REG32 direct_cmd;              //0x00000108
    REG32 Reserved_0000010C;       //0x0000010C
    REG32 mr_data;                 //0x00000110
    REG32 Reserved_00000114[3];    //0x00000114
    REG32 refresh_control;         //0x00000120
    REG32 Reserved_00000124[55];   //0x00000124
    REG32 t_refi;                  //0x00000200
    REG32 t_rfc;                   //0x00000204
    REG32 t_mrr;                   //0x00000208
    REG32 t_mrw;                   //0x0000020C
    REG32 Reserved_00000210[2];    //0x00000210
    REG32 t_rcd;                   //0x00000218
    REG32 t_ras;                   //0x0000021C
    REG32 t_rp;                    //0x00000220
    REG32 t_rpall;                 //0x00000224
    REG32 t_rrd;                   //0x00000228
    REG32 t_faw;                   //0x0000022C
    REG32 read_latency;            //0x00000230
    REG32 t_rtr;                   //0x00000234
    REG32 t_rtw;                   //0x00000238
    REG32 t_rtp;                   //0x0000023C
    REG32 write_latency;           //0x00000240
    REG32 t_wr;                    //0x00000244
    REG32 t_wtr;                   //0x00000248
    REG32 t_wtw;                   //0x0000024C
    REG32 t_eckd;                  //0x00000250
    REG32 t_xckd;                  //0x00000254
    REG32 t_ep;                    //0x00000258
    REG32 t_xp;                    //0x0000025C
    REG32 t_esr;                   //0x00000260
    REG32 t_xsr;                   //0x00000264
    REG32 t_srckd;                 //0x00000268
    REG32 t_cksrd;                 //0x0000026C
    REG32 Reserved_00000270[36];   //0x00000270
    REG32 t_rddata_en;             //0x00000300
    REG32 t_phywrlat;              //0x00000304
    REG32 rdlvl_control;           //0x00000308
    REG32 rdlvl_mrs;               //0x0000030C
    REG32 rdlvl_direct;            //0x00000310
    REG32 Reserved_00000314;       //0x00000314
    REG32 t_rdlvl_en;              //0x00000318
    REG32 t_rdlvl_rr;              //0x0000031C
    REG32 Reserved_00000320[2];    //0x00000320
    REG32 wrlvl_control;           //0x00000328
    REG32 wrlvl_mrs;               //0x0000032C
    REG32 wrlvl_direct;            //0x00000330
    REG32 Reserved_00000334;       //0x00000334
    REG32 t_wrlvl_en;              //0x00000338
    REG32 t_wrlvl_ww;              //0x0000033C
    REG32 Reserved_00000340[2];    //0x00000340
    REG32 phy_power_control;       //0x00000348
    REG32 Reserved_0000034C;       //0x0000034C
    REG32 phy_update_control;      //0x00000350
    REG32 Reserved_00000354[43];   //0x00000354
    REG32 user_status;             //0x00000400
    REG32 user_config0;            //0x00000404
    REG32 user_config1;            //0x00000408
    REG32 Reserved_0000040C[637];  //0x0000040C
    REG32 integ_cfg;               //0x00000E00
    REG32 Reserved_00000E04;       //0x00000E04
    REG32 integ_outputs;           //0x00000E08
    REG32 Reserved_00000E0C[117];  //0x00000E0C
    REG32 periph_id_0;             //0x00000FE0
    REG32 periph_id_1;             //0x00000FE4
    REG32 periph_id_2;             //0x00000FE8
    REG32 periph_id_3;             //0x00000FEC
    REG32 component_id_0;          //0x00000FF0
    REG32 component_id_1;          //0x00000FF4
    REG32 component_id_2;          //0x00000FF8
    REG32 component_id_3;          //0x00000FFC
} HWP_DMC400_T;

#define hwp_dmcCtrl ((HWP_DMC400_T *)REG_ACCESS_ADDRESS(REG_DMC_CTRL_BASE))

//memc_status
typedef union {
    REG32 v;
    struct
    {
        REG32 memc_status : 2; // [1:0], read only
        REG32 __31_2 : 30;
    } b;
} REG_DMC400_MEMC_STATUS_T;

//memc_config
typedef union {
    REG32 v;
    struct
    {
        REG32 system_interfaces_cfg : 2; // [1:0], read only
        REG32 __3_2 : 2;
        REG32 memory_interfaces_cfg : 2; // [5:4], read only
        REG32 __7_6 : 2;
        REG32 memory_data_width_cfg : 2; // [9:8], read only
        REG32 __11_10 : 2;
        REG32 memory_chip_selects_cfg : 2; // [13:12], read only
        REG32 __15_14 : 2;
        REG32 read_queue_depth_cfg : 3; // [18:16], read only
        REG32 __19_19 : 1;
        REG32 write_queue_depth_cfg : 3; // [22:20], read only
        REG32 __23_23 : 1;
        REG32 max_burst_length_cfg : 2; // [25:24], read only
        REG32 __27_26 : 2;
        REG32 memory_ecc_cfg : 1; // [28], read only
        REG32 __31_29 : 3;
    } b;
} REG_DMC400_MEMC_CONFIG_T;

//memc_cmd
typedef union {
    REG32 v;
    struct
    {
        REG32 memc_cmd : 3; // [2:0]
        REG32 __31_3 : 29;
    } b;
} REG_DMC400_MEMC_CMD_T;

//address_control
typedef union {
    REG32 v;
    struct
    {
        REG32 column_bits : 4; // [3:0]
        REG32 __7_4 : 4;
        REG32 row_bits : 4; // [11:8]
        REG32 __15_12 : 4;
        REG32 bank_bits : 4; // [19:16]
        REG32 __23_20 : 4;
        REG32 chip_bits : 2; // [25:24]
        REG32 __27_26 : 2;
        REG32 channel_bits : 2; // [29:28]
        REG32 __31_30 : 2;
    } b;
} REG_DMC400_ADDRESS_CONTROL_T;

//decode_control
typedef union {
    REG32 v;
    struct
    {
        REG32 addr_decode : 2; // [1:0]
        REG32 __3_2 : 2;
        REG32 strip_decode : 4; // [7:4]
        REG32 __31_8 : 24;
    } b;
} REG_DMC400_DECODE_CONTROL_T;

//format_control
typedef union {
    REG32 v;
    struct
    {
        REG32 mem_width : 2; // [1:0]
        REG32 __7_2 : 6;
        REG32 mem_burst : 2; // [9:8]
        REG32 __23_10 : 14;
        REG32 acc_granu : 2; // [25:24]
        REG32 __27_26 : 2;
        REG32 align_boundary : 2; // [29:28]
        REG32 __31_30 : 2;
    } b;
} REG_DMC400_FORMAT_CONTROL_T;

//low_power_control
typedef union {
    REG32 v;
    struct
    {
        REG32 stop_mem_clock_idle : 1; // [0]
        REG32 stop_mem_clock_sref : 1; // [1]
        REG32 auto_power_down : 1;     // [2]
        REG32 auto_self_refresh : 1;   // [3]
        REG32 asr_period : 4;          // [7:4]
        REG32 __31_8 : 24;
    } b;
} REG_DMC400_LOW_POWER_CONTROL_T;

//turnaround_priority
typedef union {
    REG32 v;
    struct
    {
        REG32 turnaround_priority : 4; // [3:0]
        REG32 turnaround_limit : 4;    // [7:4]
        REG32 __31_8 : 24;
    } b;
} REG_DMC400_TURNAROUND_PRIORITY_T;

//hit_priority
typedef union {
    REG32 v;
    struct
    {
        REG32 hit_priority : 4; // [3:0]
        REG32 hit_limit : 4;    // [7:4]
        REG32 __31_8 : 24;
    } b;
} REG_DMC400_HIT_PRIORITY_T;

//qos0_control
typedef union {
    REG32 v;
    struct
    {
        REG32 qos0_priority : 4; // [3:0]
        REG32 __7_4 : 4;
        REG32 qos0_timeout : 4; // [11:8]
        REG32 __31_12 : 20;
    } b;
} REG_DMC400_QOS0_CONTROL_T;

//qos1_control
typedef union {
    REG32 v;
    struct
    {
        REG32 qos1_priority : 4; // [3:0]
        REG32 __7_4 : 4;
        REG32 qos1_timeout : 4; // [11:8]
        REG32 __31_12 : 20;
    } b;
} REG_DMC400_QOS1_CONTROL_T;

//qos2_control
typedef union {
    REG32 v;
    struct
    {
        REG32 qos2_priority : 4; // [3:0]
        REG32 __7_4 : 4;
        REG32 qos2_timeout : 4; // [11:8]
        REG32 __31_12 : 20;
    } b;
} REG_DMC400_QOS2_CONTROL_T;

//qos3_control
typedef union {
    REG32 v;
    struct
    {
        REG32 qos3_priority : 4; // [3:0]
        REG32 __7_4 : 4;
        REG32 qos3_timeout : 4; // [11:8]
        REG32 __31_12 : 20;
    } b;
} REG_DMC400_QOS3_CONTROL_T;

//qos4_control
typedef union {
    REG32 v;
    struct
    {
        REG32 qos4_priority : 4; // [3:0]
        REG32 __7_4 : 4;
        REG32 qos4_timeout : 4; // [11:8]
        REG32 __31_12 : 20;
    } b;
} REG_DMC400_QOS4_CONTROL_T;

//qos5_control
typedef union {
    REG32 v;
    struct
    {
        REG32 qos5_priority : 4; // [3:0]
        REG32 __7_4 : 4;
        REG32 qos5_timeout : 4; // [11:8]
        REG32 __31_12 : 20;
    } b;
} REG_DMC400_QOS5_CONTROL_T;

//qos6_control
typedef union {
    REG32 v;
    struct
    {
        REG32 qos6_priority : 4; // [3:0]
        REG32 __7_4 : 4;
        REG32 qos6_timeout : 4; // [11:8]
        REG32 __31_12 : 20;
    } b;
} REG_DMC400_QOS6_CONTROL_T;

//qos7_control
typedef union {
    REG32 v;
    struct
    {
        REG32 qos7_priority : 4; // [3:0]
        REG32 __7_4 : 4;
        REG32 qos7_timeout : 4; // [11:8]
        REG32 __31_12 : 20;
    } b;
} REG_DMC400_QOS7_CONTROL_T;

//qos8_control
typedef union {
    REG32 v;
    struct
    {
        REG32 qos8_priority : 4; // [3:0]
        REG32 __7_4 : 4;
        REG32 qos8_timeout : 4; // [11:8]
        REG32 __31_12 : 20;
    } b;
} REG_DMC400_QOS8_CONTROL_T;

//qos9_control
typedef union {
    REG32 v;
    struct
    {
        REG32 qos9_priority : 4; // [3:0]
        REG32 __7_4 : 4;
        REG32 qos9_timeout : 4; // [11:8]
        REG32 __31_12 : 20;
    } b;
} REG_DMC400_QOS9_CONTROL_T;

//qos10_control
typedef union {
    REG32 v;
    struct
    {
        REG32 qos10_priority : 4; // [3:0]
        REG32 __7_4 : 4;
        REG32 qos10_timeout : 4; // [11:8]
        REG32 __31_12 : 20;
    } b;
} REG_DMC400_QOS10_CONTROL_T;

//qos11_control
typedef union {
    REG32 v;
    struct
    {
        REG32 qos11_priority : 4; // [3:0]
        REG32 __7_4 : 4;
        REG32 qos11_timeout : 4; // [11:8]
        REG32 __31_12 : 20;
    } b;
} REG_DMC400_QOS11_CONTROL_T;

//qos12_control
typedef union {
    REG32 v;
    struct
    {
        REG32 qos12_priority : 4; // [3:0]
        REG32 __7_4 : 4;
        REG32 qos12_timeout : 4; // [11:8]
        REG32 __31_12 : 20;
    } b;
} REG_DMC400_QOS12_CONTROL_T;

//qos13_control
typedef union {
    REG32 v;
    struct
    {
        REG32 qos13_priority : 4; // [3:0]
        REG32 __7_4 : 4;
        REG32 qos13_timeout : 4; // [11:8]
        REG32 __31_12 : 20;
    } b;
} REG_DMC400_QOS13_CONTROL_T;

//qos14_control
typedef union {
    REG32 v;
    struct
    {
        REG32 qos14_priority : 4; // [3:0]
        REG32 __7_4 : 4;
        REG32 qos14_timeout : 4; // [11:8]
        REG32 __31_12 : 20;
    } b;
} REG_DMC400_QOS14_CONTROL_T;

//qos15_control
typedef union {
    REG32 v;
    struct
    {
        REG32 qos15_priority : 4; // [3:0]
        REG32 __7_4 : 4;
        REG32 qos15_timeout : 4; // [11:8]
        REG32 __31_12 : 20;
    } b;
} REG_DMC400_QOS15_CONTROL_T;

//timeout_control
typedef union {
    REG32 v;
    struct
    {
        REG32 timeout_prescalar : 2; // [1:0]
        REG32 __31_2 : 30;
    } b;
} REG_DMC400_TIMEOUT_CONTROL_T;

//queue_control
typedef union {
    REG32 v;
    struct
    {
        REG32 s0_reserve : 4; // [3:0]
        REG32 __31_4 : 28;
    } b;
} REG_DMC400_QUEUE_CONTROL_T;

//write_priority_control
typedef union {
    REG32 v;
    struct
    {
        REG32 write_threshold_en : 1; // [0]
        REG32 __3_1 : 3;
        REG32 write_fill_priority_1_16ths : 4; // [7:4]
        REG32 write_fill_priority_2_16ths : 4; // [11:8]
        REG32 write_fill_priority_3_16ths : 4; // [15:12]
        REG32 write_fill_priority_4_16ths : 4; // [19:16]
        REG32 write_fill_priority_5_16ths : 4; // [23:20]
        REG32 write_fill_priority_6_16ths : 4; // [27:24]
        REG32 write_fill_priority_7_16ths : 4; // [31:28]
    } b;
} REG_DMC400_WRITE_PRIORITY_CONTROL_T;

//write_priority_control2
typedef union {
    REG32 v;
    struct
    {
        REG32 write_fill_priority_8_16ths : 4;  // [3:0]
        REG32 write_fill_priority_9_16ths : 4;  // [7:4]
        REG32 write_fill_priority_10_16ths : 4; // [11:8]
        REG32 write_fill_priority_11_16ths : 4; // [15:12]
        REG32 write_fill_priority_12_16ths : 4; // [19:16]
        REG32 write_fill_priority_13_16ths : 4; // [23:20]
        REG32 write_fill_priority_14_16ths : 4; // [27:24]
        REG32 write_fill_priority_15_16ths : 4; // [31:28]
    } b;
} REG_DMC400_WRITE_PRIORITY_CONTROL2_T;

//read_priority_control
typedef union {
    REG32 v;
    struct
    {
        REG32 read_escalation : 1;              // [0]
        REG32 read_in_burst_prioritisation : 1; // [1]
        REG32 __3_2 : 2;
        REG32 read_fill_priority_1_16ths : 4; // [7:4]
        REG32 read_fill_priority_2_16ths : 4; // [11:8]
        REG32 read_fill_priority_3_16ths : 4; // [15:12]
        REG32 read_fill_priority_4_16ths : 4; // [19:16]
        REG32 read_fill_priority_5_16ths : 4; // [23:20]
        REG32 read_fill_priority_6_16ths : 4; // [27:24]
        REG32 read_fill_priority_7_16ths : 4; // [31:28]
    } b;
} REG_DMC400_READ_PRIORITY_CONTROL_T;

//read_priority_control2
typedef union {
    REG32 v;
    struct
    {
        REG32 read_fill_priority_8_16ths : 4;  // [3:0]
        REG32 read_fill_priority_9_16ths : 4;  // [7:4]
        REG32 read_fill_priority_10_16ths : 4; // [11:8]
        REG32 read_fill_priority_11_16ths : 4; // [15:12]
        REG32 read_fill_priority_12_16ths : 4; // [19:16]
        REG32 read_fill_priority_13_16ths : 4; // [23:20]
        REG32 read_fill_priority_14_16ths : 4; // [27:24]
        REG32 read_fill_priority_15_16ths : 4; // [31:28]
    } b;
} REG_DMC400_READ_PRIORITY_CONTROL2_T;

//access_address_match
typedef union {
    REG32 v;
    struct
    {
        REG32 __11_0 : 12;
        REG32 access_address_match : 20; // [31:12]
    } b;
} REG_DMC400_ACCESS_ADDRESS_MATCH_T;

//access_address_mask
typedef union {
    REG32 v;
    struct
    {
        REG32 __11_0 : 12;
        REG32 access_address_mask : 20; // [31:12]
    } b;
} REG_DMC400_ACCESS_ADDRESS_MASK_T;

//channel_status
typedef union {
    REG32 v;
    struct
    {
        REG32 m0_state : 4; // [3:0], read only
        REG32 m1_state : 4; // [7:4], read only
        REG32 __31_8 : 24;
    } b;
} REG_DMC400_CHANNEL_STATUS_T;

//direct_cmd
typedef union {
    REG32 v;
    struct
    {
        REG32 direct_addr : 16; // [15:0]
        REG32 direct_ba : 3;    // [18:16]
        REG32 __19_19 : 1;
        REG32 chip_addr : 1; // [20]
        REG32 __23_21 : 3;
        REG32 channel_addr : 1; // [24]
        REG32 __27_25 : 3;
        REG32 direct_cmd : 4; // [31:28]
    } b;
} REG_DMC400_DIRECT_CMD_T;

//mr_data
typedef union {
    REG32 v;
    struct
    {
        REG32 mr_data : 8; // [7:0], read only
        REG32 __31_8 : 24;
    } b;
} REG_DMC400_MR_DATA_T;

//refresh_control
typedef union {
    REG32 v;
    struct
    {
        REG32 per_bank_refresh : 1; // [0]
        REG32 __31_1 : 31;
    } b;
} REG_DMC400_REFRESH_CONTROL_T;

//t_refi
typedef union {
    REG32 v;
    struct
    {
        REG32 t_refi : 11; // [10:0]
        REG32 __31_11 : 21;
    } b;
} REG_DMC400_T_REFI_T;

//t_rfc
typedef union {
    REG32 v;
    struct
    {
        REG32 t_rfc : 9; // [8:0]
        REG32 __15_9 : 7;
        REG32 t_rfcab : 9; // [24:16]
        REG32 __31_25 : 7;
    } b;
} REG_DMC400_T_RFC_T;

//t_mrr
typedef union {
    REG32 v;
    struct
    {
        REG32 t_mrr : 3; // [2:0]
        REG32 __31_3 : 29;
    } b;
} REG_DMC400_T_MRR_T;

//t_mrw
typedef union {
    REG32 v;
    struct
    {
        REG32 t_mrw : 7; // [6:0]
        REG32 __31_7 : 25;
    } b;
} REG_DMC400_T_MRW_T;

//t_rcd
typedef union {
    REG32 v;
    struct
    {
        REG32 t_rcd : 4; // [3:0]
        REG32 __31_4 : 28;
    } b;
} REG_DMC400_T_RCD_T;

//t_ras
typedef union {
    REG32 v;
    struct
    {
        REG32 t_ras : 6; // [5:0]
        REG32 __31_6 : 26;
    } b;
} REG_DMC400_T_RAS_T;

//t_rp
typedef union {
    REG32 v;
    struct
    {
        REG32 t_rp : 5; // [4:0]
        REG32 __31_5 : 27;
    } b;
} REG_DMC400_T_RP_T;

//t_rpall
typedef union {
    REG32 v;
    struct
    {
        REG32 t_rpall : 5; // [4:0]
        REG32 __31_5 : 27;
    } b;
} REG_DMC400_T_RPALL_T;

//t_rrd
typedef union {
    REG32 v;
    struct
    {
        REG32 t_rrd : 4; // [3:0]
        REG32 __31_4 : 28;
    } b;
} REG_DMC400_T_RRD_T;

//t_faw
typedef union {
    REG32 v;
    struct
    {
        REG32 t_faw : 6; // [5:0]
        REG32 __31_6 : 26;
    } b;
} REG_DMC400_T_FAW_T;

//read_latency
typedef union {
    REG32 v;
    struct
    {
        REG32 read_latency : 4; // [3:0]
        REG32 __31_4 : 28;
    } b;
} REG_DMC400_READ_LATENCY_T;

//t_rtr
typedef union {
    REG32 v;
    struct
    {
        REG32 t_rtr : 4; // [3:0]
        REG32 __31_4 : 28;
    } b;
} REG_DMC400_T_RTR_T;

//t_rtw
typedef union {
    REG32 v;
    struct
    {
        REG32 t_rtw : 5; // [4:0]
        REG32 __31_5 : 27;
    } b;
} REG_DMC400_T_RTW_T;

//t_rtp
typedef union {
    REG32 v;
    struct
    {
        REG32 t_rtp : 4; // [3:0]
        REG32 __31_4 : 28;
    } b;
} REG_DMC400_T_RTP_T;

//write_latency
typedef union {
    REG32 v;
    struct
    {
        REG32 write_latency : 4; // [3:0]
        REG32 __31_4 : 28;
    } b;
} REG_DMC400_WRITE_LATENCY_T;

//t_wr
typedef union {
    REG32 v;
    struct
    {
        REG32 t_wr : 5; // [4:0]
        REG32 __31_5 : 27;
    } b;
} REG_DMC400_T_WR_T;

//t_wtr
typedef union {
    REG32 v;
    struct
    {
        REG32 t_wtr : 5; // [4:0]
        REG32 __15_5 : 11;
        REG32 t_wtr_cs : 5; // [20:16]
        REG32 __31_21 : 11;
    } b;
} REG_DMC400_T_WTR_T;

//t_wtw
typedef union {
    REG32 v;
    struct
    {
        REG32 __15_0 : 16;
        REG32 t_wtw : 6; // [21:16]
        REG32 __31_22 : 10;
    } b;
} REG_DMC400_T_WTW_T;

//t_eckd
typedef union {
    REG32 v;
    struct
    {
        REG32 t_eckd : 4; // [3:0]
        REG32 __31_4 : 28;
    } b;
} REG_DMC400_T_ECKD_T;

//t_xckd
typedef union {
    REG32 v;
    struct
    {
        REG32 t_xckd : 4; // [3:0]
        REG32 __31_4 : 28;
    } b;
} REG_DMC400_T_XCKD_T;

//t_ep
typedef union {
    REG32 v;
    struct
    {
        REG32 t_ep : 4; // [3:0]
        REG32 __31_4 : 28;
    } b;
} REG_DMC400_T_EP_T;

//t_xp
typedef union {
    REG32 v;
    struct
    {
        REG32 t_xp : 5; // [4:0]
        REG32 __15_5 : 11;
        REG32 t_xpdll : 5; // [20:16]
        REG32 __31_21 : 11;
    } b;
} REG_DMC400_T_XP_T;

//t_esr
typedef union {
    REG32 v;
    struct
    {
        REG32 t_esr : 9; // [8:0]
        REG32 __31_9 : 23;
    } b;
} REG_DMC400_T_ESR_T;

//t_xsr
typedef union {
    REG32 v;
    struct
    {
        REG32 t_xsr : 10; // [9:0]
        REG32 __15_10 : 6;
        REG32 t_xsrdll : 10; // [25:16]
        REG32 __31_26 : 6;
    } b;
} REG_DMC400_T_XSR_T;

//t_srckd
typedef union {
    REG32 v;
    struct
    {
        REG32 t_srckd : 4; // [3:0]
        REG32 __31_4 : 28;
    } b;
} REG_DMC400_T_SRCKD_T;

//t_cksrd
typedef union {
    REG32 v;
    struct
    {
        REG32 t_cksrd : 4; // [3:0]
        REG32 __31_4 : 28;
    } b;
} REG_DMC400_T_CKSRD_T;

//t_rddata_en
typedef union {
    REG32 v;
    struct
    {
        REG32 t_rddata_en : 4; // [3:0]
        REG32 __31_4 : 28;
    } b;
} REG_DMC400_T_RDDATA_EN_T;

//t_phywrlat
typedef union {
    REG32 v;
    struct
    {
        REG32 t_phywrlat : 4; // [3:0]
        REG32 __7_4 : 4;
        REG32 t_phywrdata : 1; // [8]
        REG32 __31_9 : 23;
    } b;
} REG_DMC400_T_PHYWRLAT_T;

//rdlvl_control
typedef union {
    REG32 v;
    struct
    {
        REG32 rdlvl_mode : 2; // [1:0]
        REG32 __3_2 : 2;
        REG32 rdlvl_setup : 1; // [4]
        REG32 __7_5 : 3;
        REG32 rdlvl_cmd : 1; // [8]
        REG32 __11_9 : 3;
        REG32 rdlvl_refresh : 1; // [12]
        REG32 __15_13 : 3;
        REG32 rdlvl_reg_sel : 1; // [16]
        REG32 __31_17 : 15;
    } b;
} REG_DMC400_RDLVL_CONTROL_T;

//rdlvl_mrs
typedef union {
    REG32 v;
    struct
    {
        REG32 rdlvl_mrs : 3; // [2:0]
        REG32 __31_3 : 29;
    } b;
} REG_DMC400_RDLVL_MRS_T;

//rdlvl_direct
typedef union {
    REG32 v;
    struct
    {
        REG32 rdlvl_req : 2; // [1:0]
        REG32 __23_2 : 22;
        REG32 rdlvl_chip_addr : 1; // [24]
        REG32 __27_25 : 3;
        REG32 rdlvl_channel_addr : 1; // [28]
        REG32 __31_29 : 3;
    } b;
} REG_DMC400_RDLVL_DIRECT_T;

//t_rdlvl_en
typedef union {
    REG32 v;
    struct
    {
        REG32 t_rdlvl_en : 6; // [5:0]
        REG32 __31_6 : 26;
    } b;
} REG_DMC400_T_RDLVL_EN_T;

//t_rdlvl_rr
typedef union {
    REG32 v;
    struct
    {
        REG32 t_rdlvl_rr : 6; // [5:0]
        REG32 __31_6 : 26;
    } b;
} REG_DMC400_T_RDLVL_RR_T;

//wrlvl_control
typedef union {
    REG32 v;
    struct
    {
        REG32 wrlvl_mode : 2; // [1:0]
        REG32 __11_2 : 10;
        REG32 wrlvl_refresh : 1; // [12]
        REG32 __31_13 : 19;
    } b;
} REG_DMC400_WRLVL_CONTROL_T;

//wrlvl_mrs
typedef union {
    REG32 v;
    struct
    {
        REG32 wrlvl_mrs : 13; // [12:0]
        REG32 __31_13 : 19;
    } b;
} REG_DMC400_WRLVL_MRS_T;

//wrlvl_direct
typedef union {
    REG32 v;
    struct
    {
        REG32 wrlvl_req : 1; // [0]
        REG32 __23_1 : 23;
        REG32 wrlvl_chip_addr : 1; // [24]
        REG32 __27_25 : 3;
        REG32 wrlvl_channel_addr : 1; // [28]
        REG32 __31_29 : 3;
    } b;
} REG_DMC400_WRLVL_DIRECT_T;

//t_wrlvl_en
typedef union {
    REG32 v;
    struct
    {
        REG32 t_wrlvl_en : 6; // [5:0]
        REG32 __31_6 : 26;
    } b;
} REG_DMC400_T_WRLVL_EN_T;

//t_wrlvl_ww
typedef union {
    REG32 v;
    struct
    {
        REG32 t_wrlvl_ww : 6; // [5:0]
        REG32 __31_6 : 26;
    } b;
} REG_DMC400_T_WRLVL_WW_T;

//phy_power_control
typedef union {
    REG32 v;
    struct
    {
        REG32 lp_wr_en : 1;   // [0]
        REG32 lp_rd_en : 1;   // [1]
        REG32 lp_idle_en : 1; // [2]
        REG32 lp_pd_en : 1;   // [3]
        REG32 lp_sref_en : 1; // [4]
        REG32 lp_dpd_en : 1;  // [5]
        REG32 __7_6 : 2;
        REG32 lp_wakeup_wr : 4;   // [11:8]
        REG32 lp_wakeup_rd : 4;   // [15:12]
        REG32 lp_wakeup_idle : 4; // [19:16]
        REG32 lp_wakeup_pd : 4;   // [23:20]
        REG32 lp_wakeup_sref : 4; // [27:24]
        REG32 lp_wakeup_dpd : 4;  // [31:28]
    } b;
} REG_DMC400_PHY_POWER_CONTROL_T;

//phy_update_control
typedef union {
    REG32 v;
    struct
    {
        REG32 phyupd_type_00 : 2; // [1:0]
        REG32 phyupd_type_01 : 2; // [3:2]
        REG32 phyupd_type_10 : 2; // [5:4]
        REG32 phyupd_type_11 : 2; // [7:6]
        REG32 __31_8 : 24;
    } b;
} REG_DMC400_PHY_UPDATE_CONTROL_T;

//user_status
typedef union {
    REG32 v;
    struct
    {
        REG32 user_status : 8; // [7:0], read only
        REG32 __31_8 : 24;
    } b;
} REG_DMC400_USER_STATUS_T;

//user_config0
typedef union {
    REG32 v;
    struct
    {
        REG32 user_config0 : 8; // [7:0]
        REG32 __31_8 : 24;
    } b;
} REG_DMC400_USER_CONFIG0_T;

//user_config1
typedef union {
    REG32 v;
    struct
    {
        REG32 user_config1 : 8; // [7:0]
        REG32 __31_8 : 24;
    } b;
} REG_DMC400_USER_CONFIG1_T;

//integ_cfg
typedef union {
    REG32 v;
    struct
    {
        REG32 integ_test_en : 1; // [0]
        REG32 __31_1 : 31;
    } b;
} REG_DMC400_INTEG_CFG_T;

//integ_outputs
typedef union {
    REG32 v;
    struct
    {
        REG32 combined_integ : 1;     // [0]
        REG32 ecc_sec_integ : 1;      // [1]
        REG32 ecc_ded_integ : 1;      // [2]
        REG32 ecc_overflow_integ : 1; // [3]
        REG32 __31_4 : 28;
    } b;
} REG_DMC400_INTEG_OUTPUTS_T;

//periph_id_0
typedef union {
    REG32 v;
    struct
    {
        REG32 part_0 : 8; // [7:0], read only
        REG32 __31_8 : 24;
    } b;
} REG_DMC400_PERIPH_ID_0_T;

//periph_id_1
typedef union {
    REG32 v;
    struct
    {
        REG32 part_1 : 4; // [3:0], read only
        REG32 des_0 : 4;  // [7:4], read only
        REG32 __31_8 : 24;
    } b;
} REG_DMC400_PERIPH_ID_1_T;

//periph_id_2
typedef union {
    REG32 v;
    struct
    {
        REG32 des_1 : 3;    // [2:0], read only
        REG32 jedec : 1;    // [3], read only
        REG32 revision : 4; // [7:4], read only
        REG32 __31_8 : 24;
    } b;
} REG_DMC400_PERIPH_ID_2_T;

//periph_id_3
typedef union {
    REG32 v;
    struct
    {
        REG32 cmod : 8; // [7:0], read only
        REG32 __31_8 : 24;
    } b;
} REG_DMC400_PERIPH_ID_3_T;

//component_id_0
typedef union {
    REG32 v;
    struct
    {
        REG32 prmbl_0 : 8; // [7:0], read only
        REG32 __31_8 : 24;
    } b;
} REG_DMC400_COMPONENT_ID_0_T;

//component_id_1
typedef union {
    REG32 v;
    struct
    {
        REG32 prmbl_1 : 4; // [3:0], read only
        REG32 pclass : 4;  // [7:4], read only
        REG32 __31_8 : 24;
    } b;
} REG_DMC400_COMPONENT_ID_1_T;

//component_id_2
typedef union {
    REG32 v;
    struct
    {
        REG32 prmbl_2 : 8; // [7:0], read only
        REG32 __31_8 : 24;
    } b;
} REG_DMC400_COMPONENT_ID_2_T;

//component_id_3
typedef union {
    REG32 v;
    struct
    {
        REG32 prmbl_3 : 8; // [7:0], read only
        REG32 __31_8 : 24;
    } b;
} REG_DMC400_COMPONENT_ID_3_T;

//memc_status
#define DMC400_MEMC_STATUS_V_CONFIG (0)
#define DMC400_MEMC_STATUS_V_LOW_POWER (1)
#define DMC400_MEMC_STATUS_V_PAUSED (2)
#define DMC400_MEMC_STATUS_V_READY (3)

//memc_config
#define DMC400_SYSTEM_INTERFACES_CFG_V_1_SYSTEM_INTERFACE (0)
#define DMC400_SYSTEM_INTERFACES_CFG_V_2_SYSTEM_INTERFACE (1)
#define DMC400_SYSTEM_INTERFACES_CFG_V_4_SYSTEM_INTERFACE (3)
#define DMC400_MEMORY_INTERFACES_CFG_V_1_MEMORY_INTERFACE (0)
#define DMC400_MEMORY_INTERFACES_CFG_V_2_MEMORY_INTERFACE (1)
#define DMC400_MEMORY_DATA_WIDTH_CFG_V_32BIT_PHY_IF (1)
#define DMC400_MEMORY_DATA_WIDTH_CFG_V_64BIT_PHY_IF (2)
#define DMC400_MEMORY_DATA_WIDTH_CFG_V_128BIT_PHY_IF (3)
#define DMC400_MEMORY_CHIP_SELECTS_CFG_V_1_CHIP_SEL (0)
#define DMC400_MEMORY_CHIP_SELECTS_CFG_V_2_CHIP_SEL (1)
#define DMC400_READ_QUEUE_DEPTH_CFG_V_16_ENTRY (0)
#define DMC400_READ_QUEUE_DEPTH_CFG_V_32_ENTRY (1)
#define DMC400_READ_QUEUE_DEPTH_CFG_V_64_ENTRY (3)
#define DMC400_READ_QUEUE_DEPTH_CFG_V_128_ENTRY (7)
#define DMC400_WRITE_QUEUE_DEPTH_CFG_V_16_ENTRY (0)
#define DMC400_WRITE_QUEUE_DEPTH_CFG_V_32_ENTRY (1)
#define DMC400_WRITE_QUEUE_DEPTH_CFG_V_64_ENTRY (3)
#define DMC400_WRITE_QUEUE_DEPTH_CFG_V_128_ENTRY (7)
#define DMC400_MAX_BURST_LENGTH_CFG_V_2_DMC_CYCLE (1)
#define DMC400_MAX_BURST_LENGTH_CFG_V_4_DMC_CYCLE (2)
#define DMC400_MAX_BURST_LENGTH_CFG_V_8_DMC_CYCLE (3)
#define DMC400_MEMORY_ECC_CFG_V_FALSE (0)
#define DMC400_MEMORY_ECC_CFG_V_TRUE (1)

//memc_cmd
#define DMC400_MEMC_CMD_V_CONFIG (0)
#define DMC400_MEMC_CMD_V_SLEEP (1)
#define DMC400_MEMC_CMD_V_PAUSE (2)
#define DMC400_MEMC_CMD_V_GO (3)
#define DMC400_MEMC_CMD_V_INVALIDATE (4)

//address_control
#define DMC400_COLUMN_BITS_V_8_COL_BITS (0)
#define DMC400_COLUMN_BITS_V_9_COL_BITS (1)
#define DMC400_COLUMN_BITS_V_10_COL_BITS (2)
#define DMC400_COLUMN_BITS_V_11_COL_BITS (3)
#define DMC400_COLUMN_BITS_V_12_COL_BITS (4)
#define DMC400_ROW_BITS_V_13_ROW_BITS (2)
#define DMC400_ROW_BITS_V_14_ROW_BITS (3)
#define DMC400_ROW_BITS_V_15_ROW_BITS (4)
#define DMC400_ROW_BITS_V_16_ROW_BITS (5)
#define DMC400_BANK_BITS_V_2_BANK_BITS_4BK (2)
#define DMC400_BANK_BITS_V_3_BANK_BITS_8BK (3)
#define DMC400_CHIP_BITS_V_0_CHIP_BITS_1CS (0)
#define DMC400_CHIP_BITS_V_1_CHIP_BITS_2CS (1)
#define DMC400_CHANNEL_BITS_V_0_CHANNEL_BITS_1MEMIF (0)
#define DMC400_CHANNEL_BITS_V_1_CHANNEL_BITS_2MEMIF (1)

//decode_control
#define DMC400_ADDR_DECODE_V_CHANNEL_CHIP_ROW_BANK_COL (0)
#define DMC400_ADDR_DECODE_V_ROW_CHANNEL_CHIP_BANK_COL (1)
#define DMC400_ADDR_DECODE_V_CHIP_BANK_ROW_CHANNEL_COL (2)
#define DMC400_ADDR_DECODE_V_ROW_CHIP_BANK_CHANNEL_COL (3)
#define DMC400_STRIP_DECODE_V_PAGE_ADDR_13_12 (0)
#define DMC400_STRIP_DECODE_V_PAGE_ADDR_12_11 (1)
#define DMC400_STRIP_DECODE_V_PAGE_ADDR_11_10 (2)
#define DMC400_STRIP_DECODE_V_PAGE_ADDR_10_9 (3)
#define DMC400_STRIP_DECODE_V_PAGE_ADDR_9_8 (4)
#define DMC400_STRIP_DECODE_V_PAGE_ADDR_8_7 (5)
#define DMC400_STRIP_DECODE_V_PAGE_ADDR_7_6 (6)
#define DMC400_STRIP_DECODE_V_PAGE_ADDR_6_5 (7)

//format_control
#define DMC400_MEM_WIDTH_V_PHY_WIDTH_32_X16_DDR (1)
#define DMC400_MEM_WIDTH_V_PHY_WIDTH_64_X32_DDR (2)
#define DMC400_MEM_WIDTH_V_PHY_WIDTH_128_X64_DDR (3)
#define DMC400_MEM_BURST_V_MEM_BURST_2_DDR_BL4 (1)
#define DMC400_MEM_BURST_V_MEM_BURST_4_DDR_BL8 (2)
#define DMC400_MEM_BURST_V_MEM_BURST_8_DDR_BL16 (3)
#define DMC400_ACC_GRANU_V_ACC_GRANU_1_DDR_2N (0)
#define DMC400_ACC_GRANU_V_ACC_GRANU_2_DDR_4N (1)
#define DMC400_ACC_GRANU_V_ACC_GRANU_4_DDR_8N (2)
#define DMC400_ACC_GRANU_V_ACC_GRANU_8_DDR_16N (3)
#define DMC400_ALIGN_BOUNDARY_V_ALIGN_BOUNDARY_1_COL_1BIT (0)
#define DMC400_ALIGN_BOUNDARY_V_ALIGN_BOUNDARY_2_COL_2BIT (1)
#define DMC400_ALIGN_BOUNDARY_V_ALIGN_BOUNDARY_4_COL_3BIT (2)
#define DMC400_ALIGN_BOUNDARY_V_ALIGN_BOUNDARY_8_COL_4BIT (3)

//low_power_control
#define DMC400_STOP_MEM_CLOCK_IDLE_V_DISABLE (0)
#define DMC400_STOP_MEM_CLOCK_IDLE_V_ENABLE (1)
#define DMC400_STOP_MEM_CLOCK_SREF_V_DISABLE (0)
#define DMC400_STOP_MEM_CLOCK_SREF_V_ENABLE (1)
#define DMC400_AUTO_POWER_DOWN_V_DISABLE (0)
#define DMC400_AUTO_POWER_DOWN_V_ENABLE (1)
#define DMC400_AUTO_SELF_REFRESH_V_DISABLE (0)
#define DMC400_AUTO_SELF_REFRESH_V_ENABLE (1)

//timeout_control
#define DMC400_TIMEOUT_PRESCALAR_V_8_CLK (0)
#define DMC400_TIMEOUT_PRESCALAR_V_16_CLK (1)
#define DMC400_TIMEOUT_PRESCALAR_V_32_CLK (2)
#define DMC400_TIMEOUT_PRESCALAR_V_64_CLK (3)

//write_priority_control
#define DMC400_WRITE_THRESHOLD_EN_V_DISABLE (0)
#define DMC400_WRITE_THRESHOLD_EN_V_ENABLE (1)

//read_priority_control
#define DMC400_READ_ESCALATION_V_DISABLE (0)
#define DMC400_READ_ESCALATION_V_ENABLE (1)
#define DMC400_READ_IN_BURST_PRIORITISATION_V_DISABLE (0)
#define DMC400_READ_IN_BURST_PRIORITISATION_V_ENABLE (1)

//channel_status
#define DMC400_M0_STATE_V_STANDBY (0)
#define DMC400_M0_STATE_V_DPD (1)
#define DMC400_M0_STATE_V_IDLE (2)
#define DMC400_M0_STATE_V_SELF_REFRESH (3)
#define DMC400_M0_STATE_V_READING (4)
#define DMC400_M0_STATE_V_POWER_DOWN (5)
#define DMC400_M0_STATE_V_WRITING (6)
#define DMC400_M1_STATE_V_STANDBY (0)
#define DMC400_M1_STATE_V_DPD (1)
#define DMC400_M1_STATE_V_IDLE (2)
#define DMC400_M1_STATE_V_SELF_REFRESH (3)
#define DMC400_M1_STATE_V_READING (4)
#define DMC400_M1_STATE_V_POWER_DOWN (5)
#define DMC400_M1_STATE_V_WRITING (6)

//direct_cmd
#define DMC400_CHIP_ADDR_V_CHIP_0 (0)
#define DMC400_CHIP_ADDR_V_CHIP_1 (1)
#define DMC400_CHANNEL_ADDR_V_CHANNEL_0 (0)
#define DMC400_CHANNEL_ADDR_V_CHANNEL_1 (1)
#define DMC400_DIRECT_CMD_V_NOP (0)
#define DMC400_DIRECT_CMD_V_MRS (1)
#define DMC400_DIRECT_CMD_V_PRECHARGEALL (2)
#define DMC400_DIRECT_CMD_V_AUTOREFRESH (3)
#define DMC400_DIRECT_CMD_V_SELFREFRESH_ENTRY (4)
#define DMC400_DIRECT_CMD_V_ZQC (5)
#define DMC400_DIRECT_CMD_V_MRR (6)
#define DMC400_DIRECT_CMD_V_POWERDOWN_ENTRY (7)
#define DMC400_DIRECT_CMD_V_DEEP_POWERDOWN_ENTRY (8)

//refresh_control
#define DMC400_PER_BANK_REFRESH_V_ALL_BANK_AUTOREFRESH (0)
#define DMC400_PER_BANK_REFRESH_V_PRE_BANK_AUTOREFRESH (1)

//rdlvl_control
#define DMC400_RDLVL_MODE_V_NO_TRAINING (0)
#define DMC400_RDLVL_MODE_V_PHY_INDEPENDENT_MODE (1)
#define DMC400_RDLVL_MODE_V_PHY_EVALUATION_MODE (2)
#define DMC400_RDLVL_SETUP_V_MRS_PRIOR_TRAIN (0)
#define DMC400_RDLVL_SETUP_V_NOP_PRIOR_TRAIN (1)
#define DMC400_RDLVL_CMD_V_READ_FOR_TRAIN (0)
#define DMC400_RDLVL_CMD_V_MRR_FOR_TRAIN (1)
#define DMC400_RDLVL_REFRESH_V_PRECHARGEALL_PRIOR_TRAIN (0)
#define DMC400_RDLVL_REFRESH_V_PRECHARGEALL_AUTOREFRESH_PRIOR_TRAIN (1)
#define DMC400_RDLVL_REG_SEL_V_MR32_FOR_TRAIN (0)
#define DMC400_RDLVL_REG_SEL_V_MR40_FOR_TRAIN (1)

//rdlvl_direct
#define DMC400_RDLVL_REQ_V_READ_EYE_TRAIN (1)
#define DMC400_RDLVL_REQ_V_READ_GATE_TRAIN (2)
#define DMC400_RDLVL_CHIP_ADDR_V_CHIP_0 (0)
#define DMC400_RDLVL_CHIP_ADDR_V_CHIP_1 (1)
#define DMC400_RDLVL_CHANNEL_ADDR_V_CHANNEL_0 (0)
#define DMC400_RDLVL_CHANNEL_ADDR_V_CHANNEL_1 (1)

//wrlvl_control
#define DMC400_WRLVL_MODE_V_NO_TRAINING (0)
#define DMC400_WRLVL_MODE_V_PHY_INDEPENDENT_MODE (1)
#define DMC400_WRLVL_MODE_V_PHY_EVALUATION_MODE (2)
#define DMC400_WRLVL_REFRESH_V_PRECHARGEALL_PRIOR_TRAIN (0)
#define DMC400_WRLVL_REFRESH_V_PRECHARGEALL_AUTOREFRESH_PRIOR_TRAIN (1)

//wrlvl_direct
#define DMC400_WRLVL_CHIP_ADDR_V_CHIP_0 (0)
#define DMC400_WRLVL_CHIP_ADDR_V_CHIP_1 (1)
#define DMC400_WRLVL_CHANNEL_ADDR_V_CHANNEL_0 (0)
#define DMC400_WRLVL_CHANNEL_ADDR_V_CHANNEL_1 (1)

//phy_power_control
#define DMC400_LP_WR_EN_V_DISABLE (0)
#define DMC400_LP_WR_EN_V_ENABLE (1)
#define DMC400_LP_RD_EN_V_DISABLE (0)
#define DMC400_LP_RD_EN_V_ENABLE (1)
#define DMC400_LP_IDLE_EN_V_DISABLE (0)
#define DMC400_LP_IDLE_EN_V_ENABLE (1)
#define DMC400_LP_PD_EN_V_DISABLE (0)
#define DMC400_LP_PD_EN_V_ENABLE (1)
#define DMC400_LP_SREF_EN_V_DISABLE (0)
#define DMC400_LP_SREF_EN_V_ENABLE (1)
#define DMC400_LP_DPD_EN_V_DISABLE (0)
#define DMC400_LP_DPD_EN_V_ENABLE (1)

//phy_update_control
#define DMC400_PHYUPD_TYPE_00_V_SREF (0)
#define DMC400_PHYUPD_TYPE_00_V_STALL (1)
#define DMC400_PHYUPD_TYPE_00_V_REFNSTALL (2)
#define DMC400_PHYUPD_TYPE_00_V_DEFER (3)
#define DMC400_PHYUPD_TYPE_01_V_SREF (0)
#define DMC400_PHYUPD_TYPE_01_V_STALL (1)
#define DMC400_PHYUPD_TYPE_01_V_REFNSTALL (2)
#define DMC400_PHYUPD_TYPE_01_V_DEFER (3)
#define DMC400_PHYUPD_TYPE_10_V_SREF (0)
#define DMC400_PHYUPD_TYPE_10_V_STALL (1)
#define DMC400_PHYUPD_TYPE_10_V_REFNSTALL (2)
#define DMC400_PHYUPD_TYPE_10_V_DEFER (3)
#define DMC400_PHYUPD_TYPE_11_V_SREF (0)
#define DMC400_PHYUPD_TYPE_11_V_STALL (1)
#define DMC400_PHYUPD_TYPE_11_V_REFNSTALL (2)
#define DMC400_PHYUPD_TYPE_11_V_DEFER (3)

#endif
