<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN""http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd"><html><head><title>Patent US7220633 - Method of fabricating a lateral double-diffused MOSFET - Google Patents</title><script>(function(){(function(){function e(a){this.t={};this.tick=function(a,c,b){var d=void 0!=b?b:(new Date).getTime();this.t[a]=[d,c];if(void 0==b)try{window.console.timeStamp("CSI/"+a)}catch(e){}};this.tick("start",null,a)}var a;window.performance&&(a=window.performance.timing);var f=a?new e(a.responseStart):new e;window.jstiming={Timer:e,load:f};if(a){var c=a.navigationStart,d=a.responseStart;0<c&&d>=c&&(window.jstiming.srt=d-c)}if(a){var b=window.jstiming.load;0<c&&d>=c&&(b.tick("_wtsrt",void 0,c),b.tick("wtsrt_",
"_wtsrt",d),b.tick("tbsd_","wtsrt_"))}try{a=null,window.chrome&&window.chrome.csi&&(a=Math.floor(window.chrome.csi().pageT),b&&0<c&&(b.tick("_tbnd",void 0,window.chrome.csi().startE),b.tick("tbnd_","_tbnd",c))),null==a&&window.gtbExternal&&(a=window.gtbExternal.pageT()),null==a&&window.external&&(a=window.external.pageT,b&&0<c&&(b.tick("_tbnd",void 0,window.external.startE),b.tick("tbnd_","_tbnd",c))),a&&(window.jstiming.pt=a)}catch(g){}})();})();
</script><link rel="stylesheet" href="/patents/css/_8a2b04e7bf975d5171d8e4c0b6365c7a/kl_intl_patents_bundle.css" type="text/css" /><script src="/books/javascript/atb_8a2b04e7bf975d5171d8e4c0b6365c7a__en.js"></script><script>function googleTranslateElementInit() {new google.translate.TranslateElement({pageLanguage: "en",gaTrack: true,gaId: "UA-27188110-1",multilanguagePage: true});}</script><script src="//translate.google.com/translate_a/element.js?cb=googleTranslateElementInit"></script><meta name="DC.type" content="Patent"><meta name="DC.title" content="Method of fabricating a lateral double-diffused MOSFET"><meta name="DC.contributor" content="Budong You" scheme="inventor"><meta name="DC.contributor" content="Marco A. Zuniga" scheme="inventor"><meta name="DC.contributor" content="Volterra Semiconductor Corporation" scheme="assignee"><meta name="DC.date" content="2003-11-13" scheme="dateSubmitted"><meta name="DC.description" content="A method of monolithically fabricating an LDMOS transistor with a fabrication process that is compatible with a sub-micron CMOS fabrication process. The specification further describes an LDMOS transistor. The LDMOS transistor is implemented in a first impurity region on a substrate. The LDMOS transistor has a source that includes a second impurity region. The second impurity region is implanted into the surface of the substrate within the first impurity region. Additionally, the LDMOS transistor has a drain that includes a third impurity region. The third impurity region is implanted into the surface of the substrate within the first impurity region. The third impurity region is spaced a predetermined distance away from a gate of the LDMOS transistor. The drain of the LDMOS transistor further includes a fourth impurity region within the third impurity region. The fourth impurity region provides an ohmic contact for the drain."><meta name="DC.date" content="2007-5-22" scheme="issued"><meta name="DC.relation" content="US:20010020731:A1" scheme="references"><meta name="DC.relation" content="US:20020009790:A1" scheme="references"><meta name="DC.relation" content="US:20020030238:A1" scheme="references"><meta name="DC.relation" content="US:20020079514:A1" scheme="references"><meta name="DC.relation" content="US:20020089790:A1" scheme="references"><meta name="DC.relation" content="US:20030122160:A1" scheme="references"><meta name="DC.relation" content="US:20030141559:A1" scheme="references"><meta name="DC.relation" content="US:20040046226:A1" scheme="references"><meta name="DC.relation" content="US:20040180485:A1" scheme="references"><meta name="DC.relation" content="US:20040238913:A1" scheme="references"><meta name="DC.relation" content="US:20050106791:A1" scheme="references"><meta name="DC.relation" content="US:20050106825:A1" scheme="references"><meta name="DC.relation" content="US:20060205168:A1" scheme="references"><meta name="DC.relation" content="US:4769686" scheme="references"><meta name="DC.relation" content="US:5275961" scheme="references"><meta name="DC.relation" content="US:5349225" scheme="references"><meta name="DC.relation" content="US:5834851" scheme="references"><meta name="DC.relation" content="US:5955746" scheme="references"><meta name="DC.relation" content="US:5998274" scheme="references"><meta name="DC.relation" content="US:6022770" scheme="references"><meta name="DC.relation" content="US:6078082" scheme="references"><meta name="DC.relation" content="US:6142375" scheme="references"><meta name="DC.relation" content="US:6160289" scheme="references"><meta name="DC.relation" content="US:6384643" scheme="references"><meta name="DC.relation" content="US:6400126" scheme="references"><meta name="DC.relation" content="US:6489209" scheme="references"><meta name="DC.relation" content="US:6518835" scheme="references"><meta name="DC.relation" content="US:6538288" scheme="references"><meta name="DC.relation" content="US:6563175" scheme="references"><meta name="DC.relation" content="US:6642697" scheme="references"><meta name="DC.relation" content="US:6831332" scheme="references"><meta name="DC.relation" content="US:6855985" scheme="references"><meta name="DC.relation" content="US:6927453" scheme="references"><meta name="DC.relation" content="US:7005703" scheme="references"><meta name="DC.relation" content="US:7038274" scheme="references"><meta name="DC.relation" content="US:7074659" scheme="references"><meta name="citation_reference" content="S. Wolf, &quot;Silicon Processign in the VLSI Era&quot;, vol. 3-The Submicro Mosfet, pp. 591-593, Lattice Press, Sunset Beach, California (1995)."><meta name="citation_reference" content="S. Wolf, &quot;Silicon Processing for the VLSI Era&quot;, vol. 2-Process Ingtegration, p. 662; Lattice Press, Sunset Beach, California 90742 (ISBN:0-961672-4-5) (1990)."><meta name="citation_reference" content="U.S. Appl. No. 10/713,316, filed Nov. 13, 2003, Marco Zuniga et al., 53 pages."><meta name="citation_reference" content="U.S. Appl. No. 10/714,141, filed Nov. 13, 2003, Budong You et al., 59 pages."><meta name="citation_reference" content="U.S. Appl. No. 10/714,271, filed Nov. 13, 2003, Budong You et al., 57 pages."><meta name="citation_reference" content="U.S. Appl. No. 11/232,516, filed Sep. 2005, Budong You et al."><meta name="citation_reference" content="Webster&#39;s Collegiate Dictionary, 10&lt;SUP&gt;th &lt;/SUP&gt;Edition, Springfield, Massachusetts (1999), p. 222."><meta name="citation_patent_number" content="US:7220633"><meta name="citation_patent_application_number" content="US:10/713,749"><link rel="canonical" href="http://www.google.com/patents/US7220633"/><meta property="og:url" content="http://www.google.com/patents/US7220633"/><meta name="title" content="Patent US7220633 - Method of fabricating a lateral double-diffused MOSFET"/><meta name="description" content="A method of monolithically fabricating an LDMOS transistor with a fabrication process that is compatible with a sub-micron CMOS fabrication process. The specification further describes an LDMOS transistor. The LDMOS transistor is implemented in a first impurity region on a substrate. The LDMOS transistor has a source that includes a second impurity region. The second impurity region is implanted into the surface of the substrate within the first impurity region. Additionally, the LDMOS transistor has a drain that includes a third impurity region. The third impurity region is implanted into the surface of the substrate within the first impurity region. The third impurity region is spaced a predetermined distance away from a gate of the LDMOS transistor. The drain of the LDMOS transistor further includes a fourth impurity region within the third impurity region. The fourth impurity region provides an ohmic contact for the drain."/><meta property="og:title" content="Patent US7220633 - Method of fabricating a lateral double-diffused MOSFET"/><meta property="og:type" content="book"/><meta property="og:site_name" content="Google Books"/><meta property="og:image" content="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><link rel="image_src" href="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><script>(function(){try{var aa=function(a,b,c,d){d=d||{};d._sn=["cfg",b,c].join(".");window.gbar.logger.ml(a,d)};var g=window.gbar=window.gbar||{},l=window.gbar.i=window.gbar.i||{},m={},n;function _tvn(a,b){var c=parseInt(a,10);return isNaN(c)?b:c}function _tvf(a,b){var c=parseFloat(a);return isNaN(c)?b:c}function _tvv(a){return!!a}function p(a,b,c){(c||g)[a]=b}g.bv={n:_tvn("2",0),r:"",f:".67.",e:"0",m:_tvn("0",1)};
function q(a,b,c){var d="on"+b;if(a.addEventListener)a.addEventListener(b,c,!1);else if(a.attachEvent)a.attachEvent(d,c);else{var f=a[d];a[d]=function(){var a=f.apply(this,arguments),b=c.apply(this,arguments);return void 0==a?b:void 0==b?a:b&&a}}}var s=function(a){return function(){return g.bv.m==a}},ba=s(1),ca=s(2);p("sb",ba);p("kn",ca);l.a=_tvv;l.b=_tvf;l.c=_tvn;l.i=aa;var da=window.gbar.i.i;var t,u,v,w;function ea(a){v=a}function fa(a){var b;if(b=v&&window.encodeURIComponent)b=a.href,b=!b.match(/^http[s]?:\/\/accounts\.google\.[^/]*\/ClearSID/i)&&!b.match(/^http[s]?:\/\/[^/]*\/accounts\/ClearSID/i);if(b=b&&encodeURIComponent(v()))a.href=a.href.replace(/([?&]continue=)[^&]*/,"$1"+b)}function ga(a){window.gApplication&&(a.href=window.gApplication.getTabUrl(a.href))}
function ha(a){var b=document.forms[0].q,c=window.encodeURIComponent&&b&&b.value,b=b&&b.placeholder;c&&c!=b&&(a.href=a.href.replace(/([?&])q=[^&]*|$/,function(a,b){return(b||"&")+"q="+encodeURIComponent(c)}))}n=l.a("")?ga:ha;
function x(a,b,c,d,f,e){var h=document.getElementById(a);if(h){var k=h.style;k.left=d?"auto":b+"px";k.right=d?b+"px":"auto";k.top=c+"px";k.visibility=u?"hidden":"visible";f&&e?(k.width=f+"px",k.height=e+"px"):(x(t,b,c,d,h.offsetWidth,h.offsetHeight),u=u?"":a)}}
var y=[],ia=function(a,b){y.push(b)},ja=function(a){a=a||window.event;var b=a.target||a.srcElement;a.cancelBubble=!0;null==t&&(a=document.createElement(Array.every||window.createPopup?"iframe":"div"),a.frameBorder="0",t=a.id="gbs",a.src="javascript:''",b.parentNode.appendChild(a),q(document,"click",z));var c=b,b=0;"gb3"!=c.className&&(c=c.parentNode);a=c.getAttribute("aria-owns")||"gbi";var d=c.offsetWidth,f=20<c.offsetTop?46:24;document.getElementById("tphdr")&&(f-=3);var e=!1;do b+=c.offsetLeft||
0;while(c=c.offsetParent);var c=(document.documentElement.clientWidth||document.body.clientWidth)-b-d,h,d=document.body,k=document.defaultView;k&&k.getComputedStyle?(d=k.getComputedStyle(d,""))&&(h=d.direction):h=d.currentStyle?d.currentStyle.direction:d.style.direction;h="rtl"==h;if("gbi"==a){for(d=0;k=y[d++];)k();A(null,window.navExtra);h&&(b=c,e=!0)}else h||(b=c,e=!0);u!=a&&z();x(a,b,f,e)},z=function(){u&&x(u,0,0)},A=function(a,b){var c,d=document.getElementById("gbi"),f=a;f||(f=d.firstChild);
for(;b&&(c=b.pop());){var e=d,h=c,k=f;w||(w="gb2");e.insertBefore(h,k).className=w}},ka=function(a,b,c){if((b=document.getElementById(b))&&a){a.className="gb4";var d=document.createElement("span");d.appendChild(a);d.appendChild(document.createTextNode(" | "));d.id=c;b.appendChild(d)}},la=function(){return document.getElementById("gb_70")},ma=function(){return!!u};p("qs",n);p("setContinueCb",ea);p("pc",fa);p("tg",ja);p("close",z);p("addLink",ka);p("almm",A);p("si",la);p("adh",ia);p("op",ma);var B=function(){},C=function(){},F=function(a){var b=new Image,c=D;b.onerror=b.onload=b.onabort=function(){try{delete E[c]}catch(a){}};E[c]=b;b.src=a;D=c+1},E=[],D=0;p("logger",{il:C,ml:B,log:F});var G=window.gbar.logger;var H={},na={},I=[],oa=l.b("0.1",.1),pa=l.a("1",!0),qa=function(a,b){I.push([a,b])},ra=function(a,b){H[a]=b},sa=function(a){return a in H},J={},K=function(a,b){J[a]||(J[a]=[]);J[a].push(b)},ta=function(a){K("m",a)},L=function(a,b){var c=document.createElement("script");c.src=a;c.async=pa;Math.random()<oa&&(c.onerror=function(){c.onerror=null;B(Error("Bundle load failed: name="+(b||"UNK")+" url="+a))});(document.getElementById("xjsc")||document.getElementsByTagName("body")[0]||
document.getElementsByTagName("head")[0]).appendChild(c)},N=function(a){for(var b=0,c;(c=I[b])&&c[0]!=a;++b);!c||c[1].l||c[1].s||(c[1].s=!0,M(2,a),c[1].url&&L(c[1].url,a),c[1].libs&&m.d&&m.d(c[1].libs))},O=function(a){K("gc",a)},P=null,ua=function(a){P=a},M=function(a,b,c){if(P){a={t:a,b:b};if(c)for(var d in c)a[d]=c[d];try{P(a)}catch(f){}}};p("mdc",H);p("mdi",na);p("bnc",I);p("qGC",O);p("qm",ta);p("qd",J);p("lb",N);p("mcf",ra);p("bcf",qa);p("aq",K);p("mdd","");p("has",sa);
p("trh",ua);p("tev",M);var Q=l.b("0.1",.001),R=0;
function _mlToken(a,b){try{if(1>R){R++;var c,d=a,f=b||{},e=encodeURIComponent,h=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&jexpid=",e("17483"),"&srcpg=",e("prop=22"),"&jsr=",Math.round(1/Q),"&ogev=",e("143tU8nPHM7EggSY0YCYCQ"),"&ogf=",g.bv.f,"&ogrp=",e("1"),"&ogv=",e("1407723702.0"),"&oggv="+e("es_plusone_gc_20140723.0_p0"),"&ogd=",e("com"),"&ogc=",e("GRC"),"&ogl=",e("en")];f._sn&&(f._sn="og."+
f._sn);for(var k in f)h.push("&"),h.push(e(k)),h.push("="),h.push(e(f[k]));h.push("&emsg=");h.push(e(d.name+":"+d.message));var r=h.join("");S(r)&&(r=r.substr(0,2E3));c=r;var Aa=window.gbar.logger._aem(a,c);F(Aa)}}catch(Na){}}var S=function(a){return 2E3<=a.length},va=function(a,b){return b};function T(a){B=a;p("_itl",S,G);p("_aem",va,G);p("ml",B,G);a={};H.er=a}l.a("")?T(function(a){throw a;}):l.a("1")&&Math.random()<Q&&T(_mlToken);I.push(["m",{url:"//ssl.gstatic.com/gb/js/scm_7385cc5883250b43a39405734c1bea59.js"}]);g.mcf("c",{});g.sg={c:""};if(l.a("1")){var wa=l.a("");I.push(["gc",{auto:wa,url:"//ssl.gstatic.com/gb/js/abc/gci_91f30755d6a6b787dcc2a4062e6e9824.js",libs:"googleapis.client:plusone:gapi.iframes"}]);var xa={version:"gci_91f30755d6a6b787dcc2a4062e6e9824.js",index:"",lang:"en"};H.gc=xa;var U=function(a){window.googleapis&&window.iframes?a&&a():(a&&O(a),N("gc"))};p("lGC",U);l.a("1")&&p("lPWF",U)};window.__PVT="";if(l.a("1")&&l.a("1")){var V=function(a){U(function(){K("pw",a);N("pw")})};p("lPW",V);I.push(["pw",{url:"//ssl.gstatic.com/gb/js/abc/pwm_45f73e4df07a0e388b0fa1f3d30e7280.js"}]);var W=[],ya=function(a){W[0]=a},za=function(a,b){var c=b||{};c._sn="pw";B(a,c)},Ba={signed:W,elog:za,base:"https://plusone.google.com/u/0",loadTime:(new Date).getTime()};H.pw=Ba;var X=function(a,b){for(var c=b.split("."),d=function(){var b=arguments;a(function(){for(var a=g,d=0,e=c.length-1;d<e;++d)a=a[c[d]];a[c[d]].apply(a,b)})},f=g,e=0,h=c.length-1;e<h;++e)f=
f[c[e]]=f[c[e]]||{};return f[c[e]]=d};X(V,"pw.clk");X(V,"pw.hvr");p("su",ya,g.pw)};function Ca(){function a(){for(var b;(b=e[h++])&&"m"!=b[0]&&!b[1].auto;);b&&(M(2,b[0]),b[1].url&&L(b[1].url,b[0]),b[1].libs&&m.d&&m.d(b[1].libs));h<e.length&&setTimeout(a,0)}function b(){0<f--?setTimeout(b,0):a()}var c=l.a("1"),d=l.a(""),f=3,e=I,h=0,k=window.gbarOnReady;if(k)try{k()}catch(r){da(r,"ml","or")}d?p("ldb",a):c?q(window,"load",b):b()}p("rdl",Ca);var Da={D:1,H:2,da:3,p:4,W:5,M:6,F:7,g:8,ha:9,U:10,L:11,T:12,S:13,N:14,Q:15,P:16,fa:17,w:18,O:19,ga:20,ea:21,u:22,G:23,ja:24,ka:25,ia:26,A:27,j:28,o:29,k:30,ca:31,Z:32,$:33,J:34,K:35,ba:36,aa:37,Y:38,B:39,R:40,v:41,X:42,V:43,h:48,C:49,I:500},Y=[1,2,3,4,5,6,9,10,11,13,14,28,29,30,34,35,37,38,39,40,41,42,43,48,49,500];var Z=l.b("0.001",1E-4),Ea=l.b("1",1),Fa=!1,Ga=!1;if(l.a("1")){var Ha=Math.random();Ha<=Z&&(Fa=!0);Ha<=Ea&&(Ga=!0)}var Ia=Da,$=null;function Ja(){var a=0,b=function(b,d){l.a(d)&&(a|=b)};b(1,"");b(2,"");b(4,"");b(8,"");return a}
function Ka(a,b){var c=Z,d=Fa,f;f=a;if(!$){$={};for(var e=0;e<Y.length;e++){var h=Y[e];$[h]=!0}}if(f=!!$[f])c=Ea,d=Ga;if(d){d=encodeURIComponent;g.rp?(f=g.rp(),f="-1"!=f?f:"1"):f="1";c=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&oge=",a,"&ogex=",d("17483"),"&ogev=",d("143tU8nPHM7EggSY0YCYCQ"),"&ogf=",g.bv.f,"&ogp=",d("22"),"&ogrp=",d(f),"&ogsr=",Math.round(1/c),"&ogv=",d("1407723702.0"),"&oggv="+
d("es_plusone_gc_20140723.0_p0"),"&ogd=",d("com"),"&ogl=",d("en"),"&ogc=",d("GRC"),"&ogus=",Ja()];if(b){"ogw"in b&&(c.push("&ogw="+b.ogw),delete b.ogw);var k;f=b;e=[];for(k in f)0!=e.length&&e.push(","),e.push(La(k)),e.push("."),e.push(La(f[k]));k=e.join("");""!=k&&(c.push("&ogad="),c.push(d(k)))}F(c.join(""))}}function La(a){"number"==typeof a&&(a+="");return"string"==typeof a?a.replace(".","%2E").replace(",","%2C"):a}C=Ka;p("il",C,G);var Ma={};H.il=Ma;setTimeout(function(){C(Ia.g)},0);}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var b=window.gbar.i.i;var c=window.gbar;var f=function(d){try{var a=document.getElementById("gbom");a&&d.appendChild(a.cloneNode(!0))}catch(e){b(e,"omas","aomc")}};c.aomc=f;}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var a=window.gbar;a.mcf("pm",{p:""});}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{window.gbar.rdl();}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
if (window['_OC_timingAction']) {window['_OC_timingAction']('patents_refpage');}</script><style>#gbar,#guser{font-size:13px;padding-top:1px !important;}#gbar{float:left;height:22px}#guser{padding-bottom:7px !important;text-align:right}.gbh,.gbd{border-top:1px solid #c9d7f1;font-size:1px}.gbh{height:0;position:absolute;top:24px;width:100%}#gbs,.gbm{background:#fff;left:0;position:absolute;text-align:left;visibility:hidden;z-index:1000}.gbm{border:1px solid;border-color:#c9d7f1 #36c #36c #a2bae7;z-index:1001}.gb1{margin-right:.5em}.gb1,.gb3{zoom:1}.gb2{display:block;padding:.2em .5em}.gb2,.gb3{text-decoration:none !important;border-bottom:none}a.gb1,a.gb4{text-decoration:underline !important}a.gb1,a.gb2,a.gb3,a.gb4{color:#00c !important}.gbi .gb3,.gbi .gb2,.gbi .gb4{color:#dd8e27 !important}.gbf .gb3,.gbf .gb2,.gbf .gb4{color:#900 !important}a.gb2:hover{background:#36c;color:#fff !important}#gbar .gbz0l{color:#000 !important;cursor:default;font-weight:bold;text-decoration:none !important}
#gbar { padding:.3em .6em !important;}</style></head><body  topmargin="3" marginheight="3"><div id=gbar><nobr><a onclick=gbar.qs(this);gbar.logger.il(1,{t:1}); class=gb1 id=gb_1 href="https://www.google.com/search?sa=N&tab=tw">Search</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:2}); class=gb1 id=gb_2 href="http://www.google.com/search?hl=en&tbm=isch&source=og&sa=N&tab=ti">Images</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:8}); class=gb1 id=gb_8 href="http://maps.google.com/maps?hl=en&sa=N&tab=tl">Maps</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:78}); class=gb1 id=gb_78 href="https://play.google.com/?hl=en&sa=N&tab=t8">Play</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:36}); class=gb1 id=gb_36 href="http://www.youtube.com/results?sa=N&tab=t1">YouTube</a> <a onclick=gbar.logger.il(1,{t:5}); class=gb1 id=gb_5 href="http://news.google.com/nwshp?hl=en&tab=tn">News</a> <a onclick=gbar.logger.il(1,{t:23}); class=gb1 id=gb_23 href="https://mail.google.com/mail/?tab=tm">Gmail</a> <a onclick=gbar.logger.il(1,{t:25}); class=gb1 id=gb_25 href="https://drive.google.com/?tab=to">Drive</a> <a class=gb3 href="http://www.google.com/intl/en/options/" onclick="this.blur();gbar.tg(event);return !1" aria-haspopup=true><u>More</u> <small>&#9660;</small></a><div class=gbm id=gbi><a onclick=gbar.logger.il(1,{t:24}); class=gb2 id=gb_24 href="https://www.google.com/calendar?tab=tc">Calendar</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:51}); class=gb2 id=gb_51 href="http://translate.google.com/?hl=en&sa=N&tab=tT">Translate</a><a onclick=gbar.logger.il(1,{t:17}); class=gb2 id=gb_17 href="http://www.google.com/mobile/?hl=en&tab=tD">Mobile</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:10}); class=gb2 id=gb_10 href="http://www.google.com/search?hl=en&tbo=u&tbm=bks&source=og&sa=N&tab=tp">Books</a><a onclick=gbar.logger.il(1,{t:212}); class=gb2 id=gb_212 href="https://wallet.google.com/manage/?tab=ta">Wallet</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:6}); class=gb2 id=gb_6 href="http://www.google.com/search?hl=en&tbo=u&tbm=shop&source=og&sa=N&tab=tf">Shopping</a><a onclick=gbar.logger.il(1,{t:30}); class=gb2 id=gb_30 href="http://www.blogger.com/?tab=tj">Blogger</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:27}); class=gb2 id=gb_27 href="http://www.google.com/finance?sa=N&tab=te">Finance</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:31}); class=gb2 id=gb_31 href="https://plus.google.com/photos?sa=N&tab=tq">Photos</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:12}); class=gb2 id=gb_12 href="http://www.google.com/search?hl=en&tbo=u&tbm=vid&source=og&sa=N&tab=tv">Videos</a><div class=gb2><div class=gbd></div></div><a onclick=gbar.logger.il(1,{t:66}); href="http://www.google.com/intl/en/options/" class=gb2>Even more &raquo;</a></div></nobr></div><div id=guser width=100%><nobr><span id=gbn class=gbi></span><span id=gbf class=gbf></span><span id=gbe></span><a target=_top id=gb_70 href="https://www.google.com/accounts/Login?service=&continue=http://www.google.com/patents%3Fhl%3Den&hl=en" class=gb4>Sign in</a><div style="display: none"><div class=gbm id=gbd5 aria-owner=gbg5><div class=gbmc><ol id=gbom class=gbmcc></ol></div></div></div></nobr></div><div class=gbh style=left:0></div><div class=gbh style=right:0></div><div role="alert" style="position: absolute; left: 0; right: 0;"><a href="http://www.google.com/patents/us7220633?hl=en&amp;output=html_text" title="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."><img border="0" src="http://www.google.com/images/cleardot.gif"alt="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."></a></div><div id="guser"><nobr></nobr></div><div style="clear:both;"></div><div id="gb-top-search-box" class="gb-top-search-box-small gb-reset"><table><tr><td class="logo"><a href="http://www.google.com/patents" class="logo-link"><img class="logo-img" src="/intl/en/images/logos/google_logo_41.png" alt="Go to Google Books Home" height="41"/></a></td><td><form action="http://www.google.com/search" name="f" id="vheadf" method="get"><span id="hf"></span><input type="hidden" name="tbm" value="pts"/><input type="hidden" name="tbo" value="1"/><input type="hidden" name="hl" value="en"/><table><tr><td><div class="inputs"><table><tr><td><div class="text-input"><input type="text" name="q" id="vheadq" class="text" maxlength="2048" size="31" value="" title="Search Patents" accesskey="s" autocomplete="off"/><script>window._OC_autoDir &&window._OC_autoDir('vheadq', 'tia-vheadq');</script></div></td><td><div class="submit-input"><input name="btnG" class="submit" type="submit" value=""/></div></td></tr></table></div></td><td class="col-ext-links"><div class="ext-links"><a href="http://www.google.com/advanced_patent_search">&lt;nobr&gt;Advanced Patent Search&lt;/nobr&gt;</a></div></td></tr></table></form></td></tr></table></div><div class="kd-appbar"><h2 class="kd-appname"><a href="/patents">Patents</a></h2><div class="kd-buttonbar left" id="left-toolbar-buttons"><a id="appbar-write-review-link" href=""></a><a id="appbar-view-print-sample-link" href=""></a><a id="appbar-view-ebook-sample-link" href=""></a><a id="appbar-patents-prior-art-finder-link" href="https://www.google.com/patents/related/US7220633"></a><a id="appbar-patents-discuss-this-link" href="http://www.google.com/url?id=CsB7BAABERAJ&amp;q=http://patents.stackexchange.com/redirect/google-patents%3Fpatent%3DUS7220633&amp;usg=AFQjCNG8eZZd3NKta0toB0E8SZdHnOfAcQ" data-is-grant="true"></a><a id="appbar-read-patent-link" href="//docs.google.com/viewer?url=patentimages.storage.googleapis.com/pdfs/US7220633.pdf"></a><a id="appbar-download-pdf-link" href="//patentimages.storage.googleapis.com/pdfs/US7220633.pdf"></a><a class="appbar-application-grant-link" data-label="Application" href="/patents/US20050106791"></a><a class="appbar-application-grant-link" data-selected="true" data-label="Grant" href="/patents/US7220633"></a></div><div class="kd-buttonbar right" id="right-toolbar-buttons"></div></div><div id="books-microdata" itemscope=""itemtype="http://schema.org/Book"itemid="http://www.google.com/patents/US7220633" style="display:none"><span itemprop="description">A method of monolithically fabricating an LDMOS transistor with a fabrication process that is compatible with a sub-micron CMOS fabrication process. The specification further describes an LDMOS transistor. The LDMOS transistor is implemented in a first impurity region on a substrate. The LDMOS transistor...</span><span itemprop="url">http://www.google.com/patents/US7220633?utm_source=gb-gplus-share</span><span class="main-title" itemprop="name">Patent US7220633 - Method of fabricating a lateral double-diffused MOSFET</span><img itemprop="image" src="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"alt="Patent US7220633 - Method of fabricating a lateral double-diffused MOSFET" title="Patent US7220633 - Method of fabricating a lateral double-diffused MOSFET"></div><div style="display: none"><ol id="ofe-gear-menu-contents" class="gbmcc"><li class="gbe gbmtc"><a class="gbmt goog-menuitem-content" id="" href="http://www.google.com/advanced_patent_search">Advanced Patent Search</a></li></ol></div><table id="viewport_table" cellpadding="0" style="clear:both" cellspacing="0"><tr><td id="viewport_td"><div class=vertical_module_list_row><div id=intl_patents class=about_content><div id=intl_patents_v><table class="patent-bibdata"><tr><td class="patent-bibdata-heading">Publication number</td><td class="single-patent-bibdata">US7220633 B2</td></tr><tr><td class="patent-bibdata-heading">Publication type</td><td class="single-patent-bibdata">Grant</td></tr><tr><td class="patent-bibdata-heading">Application number</td><td class="single-patent-bibdata">US 10/713,749</td></tr><tr><td class="patent-bibdata-heading">Publication date</td><td class="single-patent-bibdata">May 22, 2007</td></tr><tr><td class="patent-bibdata-heading">Filing date</td><td class="single-patent-bibdata">Nov 13, 2003</td></tr><tr><td class="patent-bibdata-heading">Priority date<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed."></span></td><td class="single-patent-bibdata">Nov 13, 2003</td></tr><tr><td class="patent-bibdata-heading">Fee status<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The fee status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status or dates listed."></span></td><td class="single-patent-bibdata">Paid</td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Also published as</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US7888222">US7888222</a>, </span><span class="patent-bibdata-value"><a href="/patents/US8354717">US8354717</a>, </span><span class="patent-bibdata-value"><a href="/patents/US8698242">US8698242</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20050106791">US20050106791</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20070166896">US20070166896</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20110133274">US20110133274</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20130200452">US20130200452</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20140151800">US20140151800</a></span></span></td></tr><tr class="patent-bibdata-list-row alternate-patent-number"><td class="patent-bibdata-heading">Publication number</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value">10713749, </span><span class="patent-bibdata-value">713749, </span><span class="patent-bibdata-value">US 7220633 B2, </span><span class="patent-bibdata-value">US 7220633B2, </span><span class="patent-bibdata-value">US-B2-7220633, </span><span class="patent-bibdata-value">US7220633 B2, </span><span class="patent-bibdata-value">US7220633B2</span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Inventors</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Budong+You%22">Budong You</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Marco+A.+Zuniga%22">Marco A. Zuniga</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Original Assignee</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=inassignee:%22Volterra+Semiconductor+Corporation%22">Volterra Semiconductor Corporation</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Export Citation</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US7220633.bibtex">BiBTeX</a>, </span><span class="patent-bibdata-value"><a href="/patents/US7220633.enw">EndNote</a>, </span><span class="patent-bibdata-value"><a href="/patents/US7220633.ris">RefMan</a></span></span></td></tr><tr class="patent-internal-links"><td colspan=2><span class="patent-bibdata-value"><a href="#backward-citations">Patent Citations</a> (36),</span> <span class="patent-bibdata-value"><a href="#npl-citations">Non-Patent Citations</a> (7),</span> <span class="patent-bibdata-value"><a href="#forward-citations">Referenced by</a> (20),</span> <span class="patent-bibdata-value"><a href="#classifications">Classifications</a> (49),</span> <span class="patent-bibdata-value"><a href="#legal-events">Legal Events</a> (4)</span> </td></tr><tr><td colspan=2 class="patent-bibdata-external-link-spacer-top"></td></tr><tr class="patent-bibdata-external-link-spacer-bottom"></tr><tr><td colspan=2><span class="patent-bibdata-heading">External Links:&nbsp;</span><span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=CsB7BAABERAJ&q=http://patft.uspto.gov/netacgi/nph-Parser%3FSect2%3DPTO1%26Sect2%3DHITOFF%26p%3D1%26u%3D/netahtml/PTO/search-bool.html%26r%3D1%26f%3DG%26l%3D50%26d%3DPALL%26RefSrch%3Dyes%26Query%3DPN/7220633&usg=AFQjCNF4jQUV1S8SjXAphnI0wRsdMVXU3w">USPTO</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=CsB7BAABERAJ&q=http://assignments.uspto.gov/assignments/q%3Fdb%3Dpat%26pat%3D7220633&usg=AFQjCNEwJmPFV0vXCi8JA6Uz4cEOERSkpg">USPTO Assignment</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=CsB7BAABERAJ&q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DUS%26NR%3D7220633B2%26KC%3DB2%26FT%3DD&usg=AFQjCNFQgj0r0FR0uKob1gIPTUfdJK8ydw">Espacenet</a></span></span></td></tr><tr class="patent-bibdata-group-spacer"></tr></table><div class="number-and-title"><span class="patent-title"><invention-title mxw-id="PT55740844" lang="EN" load-source="patent-office">Method of fabricating a lateral double-diffused MOSFET</invention-title></span><br><span class="patent-number">US 7220633 B2</span></div><div class="patent-section patent-abstract-section"><div class="patent-section-header"><span class="patent-section-title">Abstract</span></div><div class="patent-text"><abstract mxw-id="PA51153975" lang="EN" load-source="patent-office"> <div num="p-0001" class="abstract">A method of monolithically fabricating an LDMOS transistor with a fabrication process that is compatible with a sub-micron CMOS fabrication process. The specification further describes an LDMOS transistor. The LDMOS transistor is implemented in a first impurity region on a substrate. The LDMOS transistor has a source that includes a second impurity region. The second impurity region is implanted into the surface of the substrate within the first impurity region. Additionally, the LDMOS transistor has a drain that includes a third impurity region. The third impurity region is implanted into the surface of the substrate within the first impurity region. The third impurity region is spaced a predetermined distance away from a gate of the LDMOS transistor. The drain of the LDMOS transistor further includes a fourth impurity region within the third impurity region. The fourth impurity region provides an ohmic contact for the drain.</div>
  </abstract></div></div><div class="patent-section patent-drawings-section"><div class="patent-section-header"><span class="patent-section-title">Images<span class="patent-section-count">(28)</span></span></div><div class="patent-drawings-body"><div class="patent-drawings-carousel"><div class="drawings"><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7220633B2/US07220633-20070522-D00000.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7220633B2/US07220633-20070522-D00000.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7220633B2/US07220633-20070522-D00001.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7220633B2/US07220633-20070522-D00001.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7220633B2/US07220633-20070522-D00002.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7220633B2/US07220633-20070522-D00002.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7220633B2/US07220633-20070522-D00003.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7220633B2/US07220633-20070522-D00003.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7220633B2/US07220633-20070522-D00004.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7220633B2/US07220633-20070522-D00004.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7220633B2/US07220633-20070522-D00005.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7220633B2/US07220633-20070522-D00005.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7220633B2/US07220633-20070522-D00006.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7220633B2/US07220633-20070522-D00006.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7220633B2/US07220633-20070522-D00007.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7220633B2/US07220633-20070522-D00007.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7220633B2/US07220633-20070522-D00008.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7220633B2/US07220633-20070522-D00008.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7220633B2/US07220633-20070522-D00009.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7220633B2/US07220633-20070522-D00009.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7220633B2/US07220633-20070522-D00010.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7220633B2/US07220633-20070522-D00010.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7220633B2/US07220633-20070522-D00011.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7220633B2/US07220633-20070522-D00011.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7220633B2/US07220633-20070522-D00012.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7220633B2/US07220633-20070522-D00012.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7220633B2/US07220633-20070522-D00013.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7220633B2/US07220633-20070522-D00013.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7220633B2/US07220633-20070522-D00014.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7220633B2/US07220633-20070522-D00014.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7220633B2/US07220633-20070522-D00015.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7220633B2/US07220633-20070522-D00015.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7220633B2/US07220633-20070522-D00016.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7220633B2/US07220633-20070522-D00016.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7220633B2/US07220633-20070522-D00017.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7220633B2/US07220633-20070522-D00017.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7220633B2/US07220633-20070522-D00018.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7220633B2/US07220633-20070522-D00018.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7220633B2/US07220633-20070522-D00019.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7220633B2/US07220633-20070522-D00019.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7220633B2/US07220633-20070522-D00020.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7220633B2/US07220633-20070522-D00020.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7220633B2/US07220633-20070522-D00021.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7220633B2/US07220633-20070522-D00021.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7220633B2/US07220633-20070522-D00022.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7220633B2/US07220633-20070522-D00022.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7220633B2/US07220633-20070522-D00023.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7220633B2/US07220633-20070522-D00023.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7220633B2/US07220633-20070522-D00024.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7220633B2/US07220633-20070522-D00024.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7220633B2/US07220633-20070522-D00025.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7220633B2/US07220633-20070522-D00025.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7220633B2/US07220633-20070522-D00026.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7220633B2/US07220633-20070522-D00026.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7220633B2/US07220633-20070522-D00027.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7220633B2/US07220633-20070522-D00027.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div></div></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img" alt="Previous page"src="/googlebooks/images/kennedy/page_left.png"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img" alt="Next page"src="/googlebooks/images/kennedy/page_right.png"width="21" height="21" /></div></div></div><div class="patent-post-drawings"></div><div class="patent-section patent-claims-section"><div class="patent-section-header"><span class="patent-section-title">Claims<span class="patent-section-count">(16)</span></span></div><div class="patent-text"><div mxw-id="PCLM9212985" lang="EN" load-source="patent-office" class="claims">
  <div class="claim"> <div id="CLM-00001" num="00001" class="claim">
    <div class="claim-text">1. A method of fabricating a transistor having a source, drain, and a gate on a substrate, the method comprising:
<div class="claim-text">implanting, into a surface of the substrate, a first impurity region with a first volume and a first surface area, the first impurity region being of a first type;</div>
<div class="claim-text">implanting, into a source region of the transistor, a second impurity region with a second volume and a second surface area in the first surface area of the first impurity region, the second impurity region being of an opposite second type relative to the first type;</div>
<div class="claim-text">forming a gate oxide between the source region and a drain region of the transistor, the gate oxide of the transistor being formed after implantation of the second impurity region;</div>
<div class="claim-text">covering the gate oxide with a conductive material;</div>
<div class="claim-text">implanting, into the source region of the transistor, a third impurity region with a third volume and a third surface area and a fourth impurity region with a fourth volume and a fourth surface area, in the second surface area of the second impurity region, the third impurity region being of the first type, the fourth impurity region being of the opposite second type; and</div>
<div class="claim-text">implanting, into the drain region of the transistor, a fifth impurity region with a fifth volume and a fifth surface area, the fifth impurity region being of the first type.</div>
</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00002" num="00002" class="claim">
    <div class="claim-text">2. The method of <claim-ref idref="CLM-00001">claim 1</claim-ref>, further comprising implanting, into the drain region of the transistor, a sixth impurity region with a sixth volume and a sixth surface area in the first surface area of the first impurity region, the sixth impurity region being implanted with a spacing from the second impurity region, the sixth impurity region being of the first type.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00003" num="00003" class="claim">
    <div class="claim-text">3. The method of <claim-ref idref="CLM-00002">claim 2</claim-ref>, wherein the sixth impurity region is self aligned to the gate of the transistor and is implanted after forming the gate of the transistor.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00004" num="00004" class="claim">
    <div class="claim-text">4. The method of <claim-ref idref="CLM-00002">claim 2</claim-ref>, wherein the sixth impurity region is non-self aligned to the gate of the transistor and is implanted prior to forming of the gate of the transistor.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00005" num="00005" class="claim">
    <div class="claim-text">5. The method of <claim-ref idref="CLM-00002">claim 2</claim-ref>, wherein the sixth impurity region is a double doped drain implant.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00006" num="00006" class="claim">
    <div class="claim-text">6. The method of <claim-ref idref="CLM-00002">claim 2</claim-ref>, wherein the sixth impurity region is a conventional CMOS well implant, the CMOS well implant being of the first type.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00007" num="00007" class="claim">
    <div class="claim-text">7. The method of <claim-ref idref="CLM-00002">claim 2</claim-ref>, wherein the spacing of the second impurity region from the sixth impurity region is sized such that the sixth impurity region is spaced a predetermined distance (d) away from the gate of the transistor as measured along a surface of the transistor.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00008" num="00008" class="claim">
    <div class="claim-text">8. The method of <claim-ref idref="CLM-00002">claim 2</claim-ref>, wherein the first impurity region and the sixth impurity region are implanted using a same mask.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00009" num="00009" class="claim">
    <div class="claim-text">9. The method of <claim-ref idref="CLM-00002">claim 2</claim-ref>, wherein the implantation of the fifth impurity region is defined by a slit mask, the fifth impurity region forming multiple implants spaced apart relative to each other along a surface of the transistor in the drain region of the transistor.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00010" num="00010" class="claim">
    <div class="claim-text">10. The method of <claim-ref idref="CLM-00009">claim 9</claim-ref>, wherein the third impurity region, the fifth impurity region and the sixth impurity region are implanted simultaneously using the slit mask.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00011" num="00011" class="claim">
    <div class="claim-text">11. The method of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein implanting the second impurity region includes implanting the second impurity region using a first implant and a second implant.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00012" num="00012" class="claim">
    <div class="claim-text">12. The method of <claim-ref idref="CLM-00011">claim 11</claim-ref>, wherein the first implant is a high energy implant.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00013" num="00013" class="claim">
    <div class="claim-text">13. The method of <claim-ref idref="CLM-00011">claim 11</claim-ref>, wherein the first implant is a large angle tilt implant.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00014" num="00014" class="claim">
    <div class="claim-text">14. The method of <claim-ref idref="CLM-00001">claim 1</claim-ref>, further comprising implanting, into the source region of the transistor a seventh impurity region with a seventh volume having a seventh surface area, and implanting, into the drain region of the transistor, an eighth impurity region with an eighth volume having an eighth surface area, the seventh impurity region and the eighth impurity region being of the first type.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00015" num="00015" class="claim">
    <div class="claim-text">15. The method of <claim-ref idref="CLM-00001">claim 1</claim-ref>, further comprising:
<div class="claim-text">forming a field oxide on the drain region of the transistor.</div>
</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00016" num="00016" class="claim">
    <div class="claim-text">16. The method of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the transistor is an LDMOS transistor.</div>
  </div>
</div> </div></div></div><div class="patent-section patent-description-section"><div class="patent-section-header"><span class="patent-section-title">Description</span></div><div class="patent-text"><div mxw-id="PDES16235529" lang="EN" load-source="patent-office" class="description">
<heading>BACKGROUND</heading> <p num="p-0002">The following disclosure relates to semiconductor devices, and more particularly to a lateral double-diffused MOSFET (LDMOS) transistor.</p>
  <p num="p-0003">Voltage regulators, such as DC to DC converters, are used to provide stable voltage sources for electronic systems. Efficient DC to DC converters are particularly needed for battery management in low power devices, such as laptop notebooks and cellular phones. Switching voltage regulators (or simply switching regulators) are known to be an efficient type of DC to DC converter. A switching regulator generates an output voltage by converting an input DC voltage into a high frequency voltage, and filtering the high frequency input voltage to generate the output DC voltage. Specifically, the switching regulator includes a switch for alternately coupling and decoupling an input DC voltage source, such as a battery, to a load, such as an integrated circuit. An output filter, typically including an inductor and a capacitor, is coupled between the input voltage source and the load to filter the output of the switch and thus provide the output DC voltage. A controller, such as a pulse width modulator or a pulse frequency modulator, controls the switch to maintain a substantially constant output DC voltage.</p>
  <p num="p-0004">LDMOS transistors are commonly used in switching regulators as a result of their performance in terms of a tradeoff between their specific on-resistance (R<sub>dson</sub>) and drain-to-source breakdown voltage (BV<sub>d</sub> <sub> <sub2></sub2> </sub> <sub>s</sub>). Conventional LDMOS transistors are typically fabricated having optimized device performance characteristics through a complex process, such as a Bipolar-CMOS (BiCMOS) process or a Bipolar-CMOS-DMOS (BCD) process, that includes one or more process steps that are not compatible with sub-micron CMOS processes typically used by foundries specializing in production of large volumes of digital CMOS devices (e.g, 0.5 m DRAM production technologies), as described in greater detail below. As a result, conventional LDMOS transistors are, therefore, not typically fabricated at such foundries.</p>
  <p num="p-0005">A typical sub-micron CMOS process used by foundries specializing in production of large volumes of digital CMOS devices, referred to herein as sub-micron CMOS process, will now be described. A sub-micron CMOS process is generally used to fabricate sub-micron CMOS transistorsi.e., PMOS transistors and/or NMOS transistors having a channel length that is less than 1 m. <figref idrefs="DRAWINGS">FIG. 1</figref> shows a PMOS transistor <b>100</b> and an NMOS transistor <b>102</b> fabricated through a sub-micron CMOS process on a p-type substrate <b>104</b>. The PMOS transistor <b>100</b> is implemented in a CMOS n-well <b>106</b>. The PMOS transistor <b>100</b> includes a source region <b>108</b> and a drain region <b>110</b> having p-doped p+ regions <b>112</b> and <b>114</b>, respectively. The PMOS transistor <b>100</b> further includes a gate <b>116</b> formed of a gate oxide <b>118</b> and a polysilicon layer <b>120</b>. The NMOS transistor <b>102</b> is implemented in a CMOS p-well <b>122</b>. The NMOS transistor <b>102</b> includes a source region <b>124</b> and a drain region <b>126</b> having n-doped n+ regions <b>128</b> and <b>130</b>, respectively. The NMOS transistor <b>102</b> further includes a gate <b>132</b> formed of a gate oxide <b>134</b> and a polysilicon layer <b>136</b>.</p>
  <p num="p-0006"> <figref idrefs="DRAWINGS">FIG. 2</figref> illustrates a sub-micron CMOS process <b>200</b> that can be used to fabricate large volumes of sub-micron CMOS transistors (such as the CMOS transistors shown in <figref idrefs="DRAWINGS">FIG. 1</figref>). The process <b>200</b> begins with forming a substrate (step <b>202</b>). The substrate can be a p-type substrate or an n-type substrate. Referring to <figref idrefs="DRAWINGS">FIG. 1</figref>, the CMOS transistors are fabricated on a p-type substrate <b>104</b>. A CMOS n-well <b>106</b> for the PMOS transistor and a CMOS p-well <b>122</b> for the NMOS transistor are implanted into the substrate (step <b>204</b>). The gate oxide <b>118</b>, <b>134</b> of each CMOS transistor is formed, and a CMOS channel adjustment implant to control threshold voltages of each CMOS transistor is performed (step <b>206</b>). A polysilicon layer <b>120</b>, <b>136</b> is deposited over the gate oxide <b>118</b>, <b>134</b>, respectively (step <b>208</b>). The p+ regions of the PMOS transistor and the n+ regions of the NMOS transistor are implanted (step <b>210</b>). The p+ regions <b>112</b>, <b>114</b> and n+ regions <b>128</b>, <b>130</b> are highly doped, and provide low-resistivity ohmic contacts. In a sub-micron CMOS process, formation of an n+ region typically occurs through a three-step process in a single masking and photolithography step as follows: <b>1</b>) a lightly doped n-type impurity region is implanted, <b>2</b>) an oxide spacer is formed, and <b>3</b>) a heavily doped n+ impurity region is implanted. Formation of a p+ region occurs in a similar manner. The formation such n+ and p+ regions allow transistors to have an improved hot carrier performance.</p>
  <p num="p-0007">Foundries specializing in production of large volumes of digital CMOS devices generally have fixed parameters associated with the foundries' sub-micron CMOS process. These fixed parameters are typically optimized for the mass production of digital sub-micron CMOS transistors. For example, in process step <b>206</b>, the CMOS channel adjustment implant generally has an associated thermal budget that is typically fixed, and has parameters optimized for mass production of sub-micron CMOS transistors.</p>
  <p num="p-0008">As discussed above, conventional LDMOS transistors typically achieve optimized device performance through a complex process, such as a BiCMOS process or a BCD process, that includes one or more process steps that are not compatible with a sub-micron CMOS process optimized for the mass production of digital sub-micron CMOS transistors.</p>
  <p num="p-0009"> <figref idrefs="DRAWINGS">FIG. 3A</figref> shows a conventional LDMOS transistor <b>300</b> fabricated through a BiCMOS process on a p-type substrate <b>302</b>. The LDMOS transistor <b>300</b> includes source region <b>304</b> with an n-doped n+ region <b>306</b>, a p-doped p+ region <b>308</b>, and a p-doped P-body diffusion (P-body) <b>310</b>. The LDMOS transistor <b>300</b> also includes a drain region <b>312</b> with an n-doped n+ region <b>314</b> and an n-type well (HV n-well) <b>316</b>, and a gate <b>318</b>, including a gate oxide <b>320</b> and a polysilicon layer <b>322</b>.</p>
  <p num="p-0010">In the BiCMOS process, the gate oxide <b>320</b>, and gate oxide of any CMOS transistors fabricated in the BiCMOS process, is formed prior to implantation of the n+ region <b>306</b> and the P-body <b>310</b>. The BiCMOS process, therefore, allows the gate <b>318</b> to serve as a mask during implantation of the n+ region <b>306</b> and the P-body <b>310</b>i.e., the n+ region <b>306</b> and the P-body <b>310</b> are self aligned with respect to the gate <b>318</b>. The self aligned lateral double diffusion of the n+ region <b>306</b> and the P-body <b>310</b> forms the channel of the LDMOS transistor <b>300</b>.</p>
  <p num="p-0011">Such kinds of self aligned double diffusions are not easily integrated into a sub-micron CMOS process because the subsequent drive-in step (or thermal budget) associated with self aligned double diffusions disrupts the fixed thermal budget associated with sub-micron CMOS process steps (e.g., process step <b>206</b>) and requires a redesign of the thermal budget allocated to the sub-micron CMOS process steps. That is, the self aligned double diffusions generally includes a drive-in step with a long duration and a high temperature that can cause the characteristics of sub-micron CMOS transistors (e.g., threshold voltages) to shift.</p>
  <p num="p-0012">The lateral doping profile in region (a) of the LDMOS transistor <b>300</b> controls the tradeoff between the on-resistance R<sub>dson </sub>and the drain-to-source breakdown voltage BV<sub>d</sub> <sub> <sub2></sub2> </sub> <sub>s</sub>. The vertical doping profile in region (b) determines the drain-to-substrate breakdown voltage BV<sub>d</sub> <sub> <sub2></sub2> </sub> <sub>sub </sub>of the LDMOS transistor, and the pinch-off doping profile in region (c) determines the source-to-substrate punch-through breakdown voltage BV<sub>s</sub> <sub> <sub2></sub2> </sub> <sub>sub </sub>of the LDMOS transistor. The source-to-substrate punch-through breakdown voltage BV<sub>s</sub> <sub> <sub2></sub2> </sub> <sub>sub </sub>is an important parameter for an LDMOS transistor with a floating operation requirement, e.g, an LDMOS transistor implemented as a high-side control switch in a synchronous buck circuit configuration.</p>
  <p num="p-0013"> <figref idrefs="DRAWINGS">FIG. 3B</figref> shows a conventional LDMOS transistor <b>330</b> fabricated through a BCD process on a p-type substrate <b>332</b>. The LDMOS transistor <b>330</b> includes source region <b>334</b> with an n-doped n+ region <b>336</b>, a p-doped p+ region <b>338</b>, and a p-doped P-body <b>340</b>. The LDMOS transistor <b>330</b> also includes a drain region <b>342</b> with an n-doped n+ region <b>344</b> and an n-type layer (HV n-Epi) <b>346</b>, and a gate <b>348</b>, including a gate oxide <b>350</b> and a polysilicon layer <b>352</b>. As with the BiCMOS process, in the BCD process, the gate oxide <b>350</b>, and gate oxide of any CMOS transistors fabricated in the BCD process, is formed prior to implantation of the n+ region <b>336</b> and the P-body <b>340</b>.</p>
  <p num="p-0014">In the BCD process, an n+ buried layer <b>354</b> can be grown on the p-type substrate <b>332</b> to improve the source-to-substrate punch-through breakdown characteristics of the LDMOS transistor. Such an approach offers an improved tradeoff between the on-resistance R<sub>dson </sub>and drain-to-source breakdown voltage BV<sub>d</sub> <sub> <sub2></sub2> </sub> <sub>s </sub>of the LDMOS transistor as the lateral doping profile of the LDMOS transistor can be optimized without constrain on the vertical doping profiles. However, such a BCD process includes the growth of the HV n-Epi layer <b>346</b>, and this step is generally not compatible with a sub-micron CMOS process.</p>
  <p num="p-0015">Another approach used in a BCD process is to utilize an n layer <b>360</b> implanted in the drain region <b>362</b> of the LDMOS transistor <b>364</b> as shown in <figref idrefs="DRAWINGS">FIG. 3C</figref>. The n layer <b>360</b>, n+ region <b>366</b>, and P-body <b>368</b> are self aligned with respect to the gate <b>370</b>i.e., the n layer <b>360</b>, n+ region <b>366</b>, and P-body <b>368</b> are implanted after formation of gate oxide <b>372</b>. The inclusion of the n layer <b>360</b> provides an additional parameter to further optimize the tradeoff between the on-resistance R<sub>dson </sub>and drain-to-source breakdown voltage BV<sub>d</sub> <sub> <sub2></sub2> </sub> <sub>s </sub>of the LDMOS transistor. Similar to the n+ buried layer approach of <figref idrefs="DRAWINGS">FIG. 3B</figref>, the inclusion of the n layer <b>360</b> at the surface provides a method to decouple vertical and horizontal doping constraints.</p>
  <heading>SUMMARY</heading> <p num="p-0016">In one aspect, this specification describes a method for fabricating a transistor having a source, drain, and a gate on a substrate. A first impurity region is implanted into a surface of the substrate. The first impurity region has a first volume and a first surface area, and is of a first type. A second impurity region is implanted into the source region of the transistor. The second impurity region has a second volume and a second surface area in the first surface area of the first impurity region, and is of an opposite second type relative to the first type. A gate oxide is formed between the source region and a drain region of the transistor. The gate oxide of the transistor is formed after implantation of the second impurity region. The gate oxide is covered with a conductive material. A third impurity region and a fourth impurity region are implanted into the source region of the transistor. The third impurity region has a third volume and a third surface area in the second surface area of the second impurity region, and is of the opposite second type. The fourth impurity region has a fourth volume and a fourth surface area in the second surface area of the second impurity region, and is of the first type. A fifth impurity region is implanted into the drain region of the transistor. The fifth impurity region has a fifth volume and a fifth surface area, and is of the first type.</p>
  <p num="p-0017">Implementations may include one or more of the following features. A sixth impurity region can be implanted into the drain region of the transistor. The sixth impurity region can have a sixth volume and a sixth surface area in the first surface area of the first impurity region, and be of the first type. The sixth impurity region can be implanted with a spacing from the second impurity region. The sixth impurity region can be self aligned to the gate of the transistor (i.e., implanted after gate formation of the transistor). The sixth impurity region can be non-self aligned to the gate of the transistor (i.e., implanted prior to gate formation of the transistor). The sixth impurity region can be a double doped drain implant or a conventional CMOS well implant. The spacing of the second impurity region from the sixth impurity region can be sized such that the sixth impurity region is spaced a predetermined distance away from the gate of the transistor as measured along a surface of the transistor. The first impurity region and the sixth impurity region can be implanted using a same mask. The implantation of the fifth impurity region can be defined by a slit mask. The fifth impurity region can be formed by multiple implants spaced apart relative to each other along a surface of the transistor in the drain region of the transistor. The third impurity region, the fifth impurity region, and the sixth impurity region can be implanted simultaneously using the slit mask. The second impurity region can be implanted using a first implant and a second implant. The first implant can be a high energy implant. The first implant can also be a large angle tilt implant.</p>
  <p num="p-0018">Additional implementations may include one or more of the following features. A seventh impurity region can be implanted into the source region of the transistor. The seventh impurity region can have a seventh volume and a seventh surface area, and be of the first type. An eighth impurity region can be implanted into the drain region of the transistor. The eighth impurity region can have an eighth volume and an eighth surface area, and be of the first type. A field oxide can be formed on the drain region of the transistor. The transistor can be a lateral double-diffused MOSFET.</p>
  <p num="p-0019">In another aspect, this specification describes a method for fabricating an LDMOS transistor. A P-body is implanted into a source region of the LDMOS transistor. A gate oxide for the LDMOS transistor is formed after implantation of the P-body. An n+ region is implanted into the source region of the LDMOS transistor. The n+ region provides an ohmic contact. Implementations may include one or more of the following features. The P-body for the LDMOS transistor can be implanted using a first implant and a second implant. The first implant can be a high energy implant. The first implant can also be a large angle tilt implant.</p>
  <p num="p-0020">In another aspect, this specification describes an LDMOS transistor. The LDMOS transistor is implemented in a first impurity region with a first volume and a first surface area. The first impurity region is implanted into a surface of a substrate. The LDMOS transistor has a source that includes a second impurity region with a second volume and a second surface area. The second impurity region is implanted into the surface of the substrate within the first impurity region. The LDMOS transistor also has a gate. Additionally, the LDMOS transistor has a drain that includes a third impurity region with a third volume and a third surface area. The third impurity region is implanted into the surface of the substrate within the first impurity region. The third impurity region is spaced a predetermined distance away from the gate of the LDMOS transistor as measured along a surface of the substrate. The drain of the LDMOS transistor further includes a fourth impurity region with a fourth volume and a fourth surface area within the third impurity region. The fourth impurity region provides an ohmic contact for the drain. Implementations may include the following features. The third impurity region can be a shallow drain implant.</p>
  <p num="p-0021">Advantages of the invention may include the following. The method of fabricating a transistor having a double-diffused source region is compatible with mainstream sub-micron CMOS fabrication process technologies offered by foundries specializing in mass volume production (e.g., foundries specializing in mass production of digital sub-micron CMOS devices). That is, foundries specializing in mass production of sub-micron CMOS technologies do not have to disrupt (or change) fixed CMOS process parameters that have been optimized for the production of mass volumes the digital sub-micron CMOS devices. Production of conventional LDMOS transistors can, therefore, be seamlessly integrated into sub-micron CMOS production technologies. The LDMOS transistor can be fabricated in a process that is compatible with a sub-micron CMOS process, using a lower mask count than conventional BiCMOS and BCD processes. Integrated circuits including LDMOS transistors, e.g., a switching regulator, can be monolithically integrated onto a single chip using a sub-micron CMOS process. An input voltage source to a switching regulator having one or more LDMOS transistors can be optimized for different applications, and the fabrication process for the LDMOS transistors can be adjusted accordingly.</p>
  <p num="p-0022">The details of one or more embodiments of the invention are set forth in the accompanying drawings and the description below. Other features and advantages of the invention will be apparent from the description and drawings, and from the claims.</p>
<description-of-drawings> <heading>DESCRIPTION OF DRAWINGS</heading> <p num="p-0023"> <figref idrefs="DRAWINGS">FIG. 1</figref> is a schematic cross-sectional view of a conventional PMOS transistor and NMOS transistor formed on a p-type substrate.</p>
    <p num="p-0024"> <figref idrefs="DRAWINGS">FIG. 2</figref> is a flow diagram illustrating a conventional sub-micron CMOS process for manufacturing CMOS transistors.</p>
    <p num="p-0025"> <figref idrefs="DRAWINGS">FIGS. 3A</figref>, <b>3</b>B, and <b>3</b>C are schematic cross-sectional views of conventional LDMOS transistors.</p>
    <p num="p-0026"> <figref idrefs="DRAWINGS">FIG. 4</figref> is a block diagram of a buck switching regulator.</p>
    <p num="p-0027"> <figref idrefs="DRAWINGS">FIGS. 5A5B</figref> are a schematic cross-sectional view of an LDMOS transistor and a three-dimensional view of the surface area of the LDMOS transistor source and drain regions, respectively.</p>
    <p num="p-0028"> <figref idrefs="DRAWINGS">FIG. 6</figref> is a flow diagram illustrating a process for manufacturing a semiconductor transistor, including an LDMOS transistor, that is compatible with a sub-micron CMOS process.</p>
    <p num="p-0029"> <figref idrefs="DRAWINGS">FIGS. 7A7H</figref> illustrate the process of manufacturing an LDMOS transistor, a PMOS transistor, and an NMOS transistor according to the process of <figref idrefs="DRAWINGS">FIG. 6</figref>.</p>
    <p num="p-0030"> <figref idrefs="DRAWINGS">FIGS. 8A8C</figref> illustrate a P-body implant step of the process of <figref idrefs="DRAWINGS">FIG. 6</figref> according to one implementation.</p>
    <p num="p-0031"> <figref idrefs="DRAWINGS">FIG. 9</figref> illustrates a shallow drain implant according to one implementation.</p>
    <p num="p-0032"> <figref idrefs="DRAWINGS">FIGS. 10A10B</figref> shows a graph of current conductance as a function of voltage difference between the drain and source of a PMOS transistor implemented in an HNV n-well and a conventional CMOS n-well, respectively.</p>
    <p num="p-0033"> <figref idrefs="DRAWINGS">FIGS. 11A11B</figref> shows a graph of current conductance as a function of voltage difference between the drain and source of an NMOS transistor implemented in a P-body implant and a conventional NMOS transistor implemented in a CMOS p-well, respectively.</p>
    <p num="p-0034"> <figref idrefs="DRAWINGS">FIG. 12</figref> is a flow diagram illustrating an alternative process for manufacturing a semiconductor transistor including an LDMOS transistor according to a process that is compatible with a sub-micron CMOS process.</p>
    <p num="p-0035"> <figref idrefs="DRAWINGS">FIGS. 13A13H</figref> illustrate the process of manufacturing an LDMOS transistor according to the process of <figref idrefs="DRAWINGS">FIG. 12</figref>.</p>
    <p num="p-0036"> <figref idrefs="DRAWINGS">FIG. 14</figref> is a schematic cross-sectional view of an LDMOS transistor having a CMOS n-well implant.</p>
    <p num="p-0037"> <figref idrefs="DRAWINGS">FIG. 15</figref> is a schematic cross-sectional view of an LDMOS transistor having a CMOS n-well implant as a shallow drain.</p>
    <p num="p-0038"> <figref idrefs="DRAWINGS">FIG. 16</figref> is a schematic cross-sectional view of an LDMOS transistor having a DDD implant as a shallow drain.</p>
    <p num="p-0039"> <figref idrefs="DRAWINGS">FIG. 17</figref> is a schematic cross-sectional view of an LDMOS transistor having an LDD diffused into source and drains regions of the transistor.</p>
    <p num="p-0040"> <figref idrefs="DRAWINGS">FIG. 18</figref> is a schematic cross-sectional view of an LDMOS transistor having a graded shallow drain implant.</p>
    <p num="p-0041"> <figref idrefs="DRAWINGS">FIG. 19</figref> is a schematic cross-sectional view of a p-type LDMOS transistor.</p>
    <p num="p-0042"> <figref idrefs="DRAWINGS">FIG. 20</figref> shows a graph of current conductance as a function of voltage difference between the drain and source of a p-type LDMOS transistor.</p>
    <p num="p-0043"> <figref idrefs="DRAWINGS">FIG. 21</figref> is a schematic cross-sectional view of a switching circuit including a switching circuit having a high-side LDMOS transistor and a low-side LDMOS transistor.</p>
    <p num="p-0044"> <figref idrefs="DRAWINGS">FIG. 22</figref> is a schematic cross-sectional view of a NPN transistor.</p>
    <p num="p-0045"> <figref idrefs="DRAWINGS">FIG. 23</figref> is a flow diagram illustrating a process for manufacturing the NPN transistor of <figref idrefs="DRAWINGS">FIG. 22</figref>.</p>
    <p num="p-0046"> <figref idrefs="DRAWINGS">FIG. 24</figref> shows a graph of current conductance as a function of voltage of the NPN transistor of <figref idrefs="DRAWINGS">FIG. 22</figref>.</p>
    <p num="p-0047"> <figref idrefs="DRAWINGS">FIGS. 25A and 25B</figref> are a schematic cross-sectional view of an implementation of high-side drive (HSD) circuits with CMOS logic and a circuit diagram of the HSD circuits with CMOS logic, respectively.</p>
    <p num="p-0048"> <figref idrefs="DRAWINGS">FIGS. 26A and 26B</figref> show a graph of conductance of the CMOS transistors of <figref idrefs="DRAWINGS">FIGS. 25A and 25B</figref>.</p>
    <p num="p-0049"> <figref idrefs="DRAWINGS">FIG. 27</figref> is a schematic cross-sectional view of a LDMOS transistor with LOCOS on the drain region of the transistor.</p>
    <p num="p-0050"> <figref idrefs="DRAWINGS">FIG. 28</figref> is a flow diagram illustrating a process for implanting a P-body of an LDMOS transistor.</p>
  </description-of-drawings> <p num="p-0051">Like reference symbols in the various drawings indicate like elements.</p>
  <heading>DETAILED DESCRIPTION</heading> <p num="p-0052"> <figref idrefs="DRAWINGS">FIG. 4</figref> is a block diagram of a switching regulator <b>400</b> including an LDMOS transistor according to one implementation. Conventional LDMOS transistors typically achieve optimized device performance through a complex process, such as a BiCMOS process or a BCD process, that includes one or more process steps not compatible with a sub-micron CMOS process optimized for the mass production of digital sub-micron CMOS transistors. According to one aspect, an LDMOS transistor is provided that can be fabricated through a process that can be seamlessly integrated into a typical sub-micron CMOS process.</p>
  <p num="p-0053">Referring to <figref idrefs="DRAWINGS">FIG. 4</figref>, an exemplary switching regulator <b>400</b> is coupled to a first high DC input voltage source <b>402</b>, such as a battery, by an input terminal <b>404</b>. The switching regulator <b>400</b> is also coupled to a load <b>406</b>, such as an integrated circuit, by an output terminal <b>408</b>. The switching regulator <b>400</b> serves as a DC-to-DC converter between the input terminal <b>404</b> and the output terminal <b>408</b>. The switching regulator <b>400</b> includes a switching circuit <b>410</b> which serves as a power switch for alternately coupling and decoupling the input terminal <b>404</b> to an intermediate terminal <b>412</b>. The switching circuit <b>410</b> includes a rectifier, such as a switch or diode, coupling the intermediate terminal <b>412</b> to ground. Specifically, the switching circuit <b>410</b> may include a first transistor <b>414</b> having a source connected to the input terminal <b>404</b> and a drain connected to the intermediate terminal <b>412</b> and a second transistor <b>416</b> having a source connected to ground and a drain connected to the intermediate terminal <b>412</b>. The first transistor <b>414</b> may be a Positive-Channel Metal Oxide Semiconductor (PMOS) transistor, whereas the second transistor <b>416</b> may be an LDMOS transistor.</p>
  <p num="p-0054">The intermediate terminal <b>412</b> is coupled to the output terminal <b>408</b> by an output filter <b>418</b>. The output filter <b>418</b> converts the rectangular waveform of the intermediate voltage at the intermediate terminal <b>412</b> into a substantially DC output voltage at the output terminal <b>408</b>. Specifically, in a buck-converter topology, the output filter <b>418</b> includes an inductor <b>420</b> connected between the intermediate terminal <b>412</b> and the output terminal <b>408</b> and a capacitor <b>422</b> connected in parallel with the load <b>406</b>. During a PMOS conduction period, the first transistor is closed, and the voltage source <b>402</b> supplies energy to the load <b>406</b> and the inductor <b>420</b> through the first transistor <b>414</b>. On the other hand, during an LDMOS transistor conduction period, the second transistor <b>416</b> is closed, and current flows through the second transistor <b>416</b> as energy is supplied by the inductor <b>420</b>. The resulting output voltage V<sub>out </sub>is a substantially DC voltage.</p>
  <p num="p-0055">The switching regulator also includes a controller <b>424</b>, a PMOS driver <b>426</b> and an LDMOS driver <b>428</b> for controlling the operation of the switching circuit <b>400</b>. The PMOS driver <b>426</b> and the LDMOS driver are coupled to voltage source <b>430</b>. A first control line <b>432</b> connects the PMOS transistor <b>414</b> to the PMOS driver <b>426</b>, and a second control line <b>434</b> connects the LDMOS transistor <b>416</b> to the LDMOS driver <b>428</b>. The PMOS and NMOS drivers are connected to the controller <b>424</b> by control lines <b>436</b> and <b>438</b>, respectively. The controller <b>424</b> causes the switching circuit <b>400</b> to alternate between PMOS and LDMOS conduction periods so as to generate an intermediate voltage V<sub>int </sub>at the intermediate terminal <b>412</b> that has a rectangular waveform. The controller <b>424</b> can also include a feedback circuit (not shown), which measures the output voltage and the current passing through the output terminal. Although the controller <b>424</b> is typically a pulse width modulator, the invention is also applicable to other modulation schemes, such as pulse frequency modulation.</p>
  <p num="p-0056">Although the switching regulator discussed above has a buck converter topology, the invention is also applicable to other voltage regulator topologies, such as a boost converter or a buck-boost converter, and to RF output amplifiers.</p>
  <p num="p-0057"> <figref idrefs="DRAWINGS">FIG. 5A</figref> shows a schematic cross-sectional view of the LDMOS transistor <b>416</b>. The LDMOS transistor <b>416</b> can be fabricated on a high voltage n-type well (HV n-well) <b>500</b>A implanted in a p-type substrate <b>502</b>. An HV n-well implant is typically a deep implant and is generally more lightly doped relative to a CMOS n-well. HV n-well <b>500</b>A can have a retrograded vertical doping profile. The LDMOS transistor <b>416</b> includes a drain region <b>504</b>, a source region <b>506</b>, and a gate <b>508</b>. The drain region <b>504</b> includes an n-doped n+ region <b>510</b> and an n-doped shallow drain (N-LD) <b>512</b>. The source region <b>506</b> includes an n-doped n+ region <b>514</b>, a p-doped p+ region <b>516</b>, and a p-doped P-body <b>518</b>. The HV n-well <b>500</b>A, the N-LD <b>512</b>, and the n+ region <b>510</b> in drain region <b>504</b> are volumes composed of doped material. Both the N-LD <b>512</b> and the HV n-well <b>500</b>A have a lower concentration of impurities than the n+ regions <b>510</b>, <b>514</b>. However, portions at which these volumes overlap have a higher doping concentration than the individual volumes separately. A portion <b>520</b> that contains the overlapping volumes of the n+ region <b>510</b>, the N-LD <b>512</b>, and the HV n-well <b>500</b>A has the highest doping concentration of all the overlapping volume portions. A portion <b>522</b> that contains the overlapping volumes of the N-LD <b>512</b> and the HV n-well <b>500</b>A, but not the n+ region <b>510</b>, has a lower doping concentration than portion <b>520</b>. A portion <b>524</b> that only includes the HV n-well <b>500</b>A has a lower doping concentration than either portions <b>520</b> or <b>522</b> because it does not include multiple overlapping doped volumes. Likewise, the n+ region <b>514</b>, the p+ region <b>516</b>, and the P-body <b>518</b> in source region <b>506</b> are volumes (<b>526</b>, <b>528</b>, and <b>530</b>, respectively) composed of doped material.</p>
  <p num="p-0058">Referring to <figref idrefs="DRAWINGS">FIG. 5B</figref>, the volumes <b>520</b>-<b>530</b> can each have a surface area on the surface <b>532</b> of the device. The HV n-well <b>500</b>A has a surface area <b>534</b>. In the drain region <b>524</b>, the N-LD <b>522</b> has a surface area <b>536</b> located within the surface area of the HV n-well <b>500</b>A. The n+ region <b>510</b> has a surface area <b>538</b> located within the surface area <b>536</b> of the N-LD. In the source region <b>506</b>, the P-body <b>518</b> has surface area <b>540</b> located within the surface area <b>534</b>. The n+region <b>514</b> and the p+ region <b>516</b> have a surface area <b>542</b> and <b>544</b>, respectively, that is located within the surface area <b>540</b> of the P-body.</p>
  <p num="p-0059"> <figref idrefs="DRAWINGS">FIG. 6</figref> illustrates a process <b>600</b> of fabricating a semiconductor device, including an LDMOS transistor, a PMOS transistor with floating operation capability (i.e., the source of the transistor is not grounded), and an NMOS transistor with floating operation capability, that is compatible with a sub-micron CMOS process. Conventional CMOS transistors can also be fabricated through process <b>600</b>.</p>
  <p num="p-0060">The process <b>600</b> begins with forming a substrate (step <b>602</b>). The substrate can be a p-type substrate or an n-type substrate. Referring to the example of <figref idrefs="DRAWINGS">FIG. 7A</figref>, a semiconductor layer consisting of a p-type substrate <b>502</b> is formed. An HV n-well <b>500</b>A-B for the LDMOS transistor, the PMOS transistor with floating operation capability, and NMOS transistor with floating operation capability, is implanted into the substrate (step <b>604</b>). As shown in <figref idrefs="DRAWINGS">FIG. 7B</figref>, a separate HV n-well <b>500</b>A can be implanted for the LDMOS transistor. A CMOS n-well <b>106</b> for a conventional PMOS transistor and a CMOS p-well <b>122</b> for a conventional NMOS transistor are implanted into the substrate (step <b>606</b>) (<figref idrefs="DRAWINGS">FIG. 7C</figref>). A non-self aligned P-body <b>518</b> for the drain region of the LDMOS transistor is implanted (step <b>608</b>). As shown in <figref idrefs="DRAWINGS">FIG. 7D</figref>, the P-body <b>518</b> is implanted into the HV n-well <b>500</b>A. During step <b>706</b>, a P-body can also be implanted for the NMOS transistor with floating operation capability. Referring again to <figref idrefs="DRAWINGS">FIG. 7D</figref>, a P-body <b>700</b> for the NMOS transistor with floating operation capability is implanted into the HV n-well <b>500</b>B.</p>
  <p num="p-0061">In one implementation, the non-self aligned P-body <b>518</b> is implanted into the HV n-well <b>500</b>A in two separate steps to allow for a better control of vertical depth and amount of lateral side diffusion of the P-body. Referring to <figref idrefs="DRAWINGS">FIG. 8A</figref>, a first P-body implant <b>802</b> into the HV n-well <b>500</b>A limits the vertical depth of the P-body. The vertical depth of the first P-body implant <b>802</b> controls the vertical doping profile underneath the source region of the LDMOS transistor, and therefore determines the source-to-substrate punch-through breakdown voltage BV<sub>s</sub> <sub> <sub2></sub2> </sub> <sub>sub </sub>of the LDMOS transistor. The first P-body implant can be a high energy implant. In one implementation, the first P-body implant <b>802</b> is implanted using a large-angle tilt (LAT) implant process. A normal angle implant tilt is typically 7 degrees. A LAT is typically larger than 7 degrees. As shown in <figref idrefs="DRAWINGS">FIG. 8B</figref>, a second P-body implant <b>804</b> is implanted over the first P-body implant <b>802</b>. The second P-body implant <b>804</b> controls the channel length. The second P-body implant <b>804</b> also sets the surface concentration of the P-body to control the threshold voltage (V<sub>t</sub>) of the LDMOS transistor. A subsequent P-body drive-in and annealing process that limits the amount of the lateral side diffusion <b>806</b> of the P-body (for further channel length control) is shown in <figref idrefs="DRAWINGS">FIG. 8C</figref>. In one implementation, the subsequent annealing process is a rapid thermal anneal (RTA) process.</p>
  <p num="p-0062">The gate oxide for each of the LDMOS transistor, the PMOS transistor with floating operation capability, and the NMOS transistor with floating operation capability, and the conventional CMOS transistors, is formed (step <b>610</b>). The gate oxide for the LDMOS transistor can be formed at the same time as a gate oxide of the conventional CMOS transistors. The LDMOS transistor can, therefore, have a similar threshold voltage and gate oxide thickness and as the conventional CMOS transistors, and can be driven directly by conventional CMOS logic circuits. Alternatively, the gate oxide of the LDMOS transistor can formed at a different time than the gate oxide of the conventional CMOS transistors to allow the LDMOS transistor to be implemented with a dedicated thick gate oxide. When implemented with a thick gate oxide, the LDMOS transistor allows for higher gate drive in applications where a lower voltage power supply may not be readily available. This flexibility allows for optimization of the LDMOS transistor depending on specific requirements of a power delivery application, such as efficiency targets at a particular frequency of operation. Referring to the example of <figref idrefs="DRAWINGS">FIG. 7E</figref>, the LDMOS gate oxide <b>508</b> is formed on a surface <b>702</b> of the substrate over an inner edge <b>704</b> of the P-body <b>518</b>. The gate oxide <b>524</b> of the PMOS transistor (with floating operation capability) is formed on the surface of the substrate on the HV n-well <b>500</b>B. The gate oxide <b>706</b> of the NMOS transistor (with floating operation capability) is also formed on the surface of the substrate on the HV n-well <b>500</b>B. The gate oxide <b>118</b> of the conventional PMOS transistor is formed on the surface of the substrate on the CMOS n-well <b>106</b>. The gate oxide <b>134</b> of the conventional NMOS transistor is formed on the surface of the substrate on the CMOS p-well <b>122</b>. A polysilicon layer is deposited over the gate oxide (step <b>510</b>). As shown in <figref idrefs="DRAWINGS">FIG. 7F</figref>, a polysilicon layer <b>708</b>A-C is deposited over the LDMOS gate oxide <b>508</b>, the PMOS gate oxide <b>524</b>, the NMOS gate oxide <b>706</b>, respectively. A polysilicon layer <b>120</b> is deposited over the conventional PMOS gate oxide <b>118</b>, and a polysilicon layer <b>136</b> is deposited over the conventional NMOS gate oxide <b>134</b>.</p>
  <p num="p-0063">A shallow drain is implanted and diffused into the drain of the LDMOS transistor (step <b>614</b>). The shallow drain can be implanted before or after the LDMOS gate is formedi.e., the shallow drain can be non-self aligned or self aligned with respect to the LDMOS gate. The shallow drain can be implanted through a LAT implant or a normal angle tilt implant. In the example of <figref idrefs="DRAWINGS">FIG. 7G</figref>, the shallow drain is the n-doped shallow drain N-LD <b>512</b>. The shallow drain implant N-LD <b>512</b> has a spacing <b>707</b> from the P-body implant that is controlled by masked gate dimensions. The spacing <b>707</b> can be sized such that that the N-LD <b>512</b> implant extends a predetermined distance d from the LDMOS gate as shown in <figref idrefs="DRAWINGS">FIG. 9</figref>. The predetermined distance d can be controlled by mask dimensions. In one implementation, the N-LD implant shares the same mask as the HV n-well to reduce the mask count. Such an approach is possible if the doping concentration of N-LD is lighter than the P-body so that the extra N-LD implant into the source of the LDMOS transistor does not affect the channel characteristics.</p>
  <p num="p-0064">The n+ regions and p+ regions of the LDMOS transistor, the PMOS transistor with floating operation capability, and the NMOS transistor with floating operation capability, and the conventional CMOS transistors, are implanted (step <b>616</b>). As shown in <figref idrefs="DRAWINGS">FIG. 7H</figref>, the p+ regions <b>526</b> and <b>528</b> are implanted at the drain and source, respectively, of the PMOS transistor with floating operation capability. A p+ region <b>516</b> is also implanted at the source of the LDMOS transistor. The LDMOS transistor also include an n+ region <b>510</b> implanted at the drain and an n+ region <b>514</b> implanted at the source. The n+ regions <b>710</b> and <b>712</b> are implanted at the drain and source, respectively, of the NMOS transistor with floating operation capability. P+ regions <b>112</b>, <b>114</b>, are implanted at the source and drain, respectively, of the conventional PMOS transistor. N+ regions <b>128</b>, <b>130</b> are implanted at the source and drain regions, respectively, of the conventional NMOS transistor. P+ regions <b>526</b>, <b>528</b>, <b>516</b>, <b>112</b>, <b>114</b> and n+ regions <b>510</b>, <b>514</b>, <b>710</b>, <b>712</b>, <b>128</b>, <b>130</b> can be formed through a <b>3</b> step process as described above in connection with a submicron CMOS process.</p>
  <p num="p-0065">The process <b>600</b> provides several potential advantages. First, the P-body of the LDMOS transistor is implanted and diffused prior to formation of the gate oxide of the conventional CMOS transistors. The thermal cycle associated with the P-body implant therefore does not substantially affect the fixed thermal budget associated with sub-micron CMOS process steps (e.g., process step <b>206</b>). Second, any channel length variation due to misalignment of the P-body <b>518</b> and n+ region <b>514</b> can be mitigated by a greater critical dimension (CD) control of the process <b>600</b>.</p>
  <p num="p-0066">Also, PMOS transistors are typically formed on a conventional CMOS n-well. In applications where a shift in threshold voltages of CMOS transistors is tolerable, a PMOS transistor can be directly implemented in an HV n-well, such as the PMOS transistor with floating operation capability in the example of <figref idrefs="DRAWINGS">FIG. 7H</figref>. Implementing a PMOS transistor directly in an HV n-well has the advantage of allowing the process <b>600</b> to skip a conventional CMOS n-well implant and masking step (while maintaining its thermal cycle), thereby potentially lowering the overall process manufacturing cost.</p>
  <p num="p-0067"> <figref idrefs="DRAWINGS">FIGS. 10A and 10B</figref> shows a graph of current conductance as a function of voltage difference between the drain and source of a PMOS transistor implemented in an HV n-well and a conventional CMOS n-well, respectively.</p>
  <p num="p-0068">As a PMOS transistor can be directly implemented in the HV n-well, an NMOS transistor can similarly be implemented within a P-body implant, such as the NMOS transistor with floating operation capability in the example of <figref idrefs="DRAWINGS">FIG. 7H</figref>. A conventional sub-micron CMOS process can therefore skip a conventional CMOS P-well implant and masking step (while maintaining its thermal cycle) to lower the overall process manufacture cost.</p>
  <p num="p-0069"> <figref idrefs="DRAWINGS">FIGS. 11A and 11B</figref> shows experimental data of a 3.3V NMOS transistor fabricated in a P-body implant and a 3.3V NMOS transistor fabricated in a conventional P-well, respectively.</p>
  <p num="p-0070"> <figref idrefs="DRAWINGS">FIG. 12</figref> illustrates an alternative process <b>1200</b> of fabricating an LDMOS transistor that is compatible with a typical sub-micron CMOS process.</p>
  <p num="p-0071">The process <b>1200</b> begins with forming a substrate (step <b>1202</b>). The substrate can be a p-type substrate or an n-type substrate. Referring to the example of <figref idrefs="DRAWINGS">FIG. 13A</figref>, a semiconductor layer consisting of a p-type substrate <b>1302</b> is formed. An HV n-well for the LDMOS transistor is implanted into the substrate (step <b>1204</b>). The implanted well can be an HV (high voltage) n-well, such as HV n-well <b>1304</b> (<figref idrefs="DRAWINGS">FIG. 13B</figref>). A CMOS n-well <b>106</b> for a conventional PMOS transistor and a CMOS p-well <b>122</b> for a conventional NMOS transistor are implanted into the substrate (step <b>1206</b>) (<figref idrefs="DRAWINGS">FIG. 13C</figref>). An LDMOS gate oxide and polysilicon is formed for the LDMOS transistor (step <b>1208</b>) The LDMOS gate oxide and polysilicon is distinct from the gate oxide and polysilicon of the conventional CMOS transistors (step <b>1208</b>)i.e., the gate of the LDMOS transistor is formed separate from and prior to the formation of the gate of the conventional CMOS transistors being fabricated at the same time. Referring to the example of <figref idrefs="DRAWINGS">FIG. 13D</figref>, the LDMOS gate oxide <b>1306</b> is formed on the surface <b>1308</b> of the substrate on the HV n-well <b>1304</b>, and a polysilicon layer <b>1310</b> is deposited over the LDMOS gate oxide.</p>
  <p num="p-0072">A self aligned P-body <b>1312</b> (with respect to the gate of the LDMOS transistor) for the drain region of the LDMOS transistor is implanted (step <b>1210</b>). As shown in <figref idrefs="DRAWINGS">FIG. 13E</figref>, the P-body <b>1312</b> is implanted into the HV n-well <b>1304</b>. The self aligned P-body <b>1312</b> can be implanted into the HV n-well in two steps, as discussed above, to allow for a better control of the vertical depth and the amount of lateral side diffusion of the P-body. The P-body drive-in and annealing process can occur prior to, for example, formation of the gate oxide of the conventional CMOS transistors such that a redesign of the thermal cycle allocated to sub-micron CMOS processes (e.g., process step <b>206</b>) is not required.</p>
  <p num="p-0073">The gate of the conventional CMOS transistors is formed (step <b>1212</b>). Referring to <figref idrefs="DRAWINGS">FIG. 13F</figref>, the gate oxide <b>118</b> of the conventional PMOS transistor is formed on the surface of the substrate on the CMOS n-well <b>106</b>, and the gate oxide <b>134</b> of the conventional NMOS transistor is formed on the surface of the substrate on the CMOS p-well <b>122</b>. A polysilicon layer <b>120</b> is deposited over the conventional PMOS gate oxide <b>118</b>, and a polysilicon layer <b>136</b> is deposited over the conventional NMOS gate oxide <b>134</b>. A shallow drain is implanted and diffused into the drain of the LDMOS transistor (step <b>1214</b>). The shallow drain can be non-self aligned or self aligned. In the example of <figref idrefs="DRAWINGS">FIG. 13C</figref>, the shallow drain is the n-doped shallow drain N-LD <b>1314</b>. The N-LD implant can share the same mask as the HV n-well to reduce the mask count. The n+ regions and p+ regions of the LDMOS transistor are implanted (step <b>1216</b>). In one implementation, during this step, n+ and p+ regions associated with the CMOS transistors are also implanted. As shown in <figref idrefs="DRAWINGS">FIG. 13H</figref>, a p+ region <b>1416</b> and an n+ region <b>1418</b> are implanted at the source of the LDMOS transistor. An n+ region <b>1420</b> is also implanted at the drain of the LDMOS transistor. Further, p+ regions <b>112</b>, <b>114</b>, are implanted at the source and drain, respectively, of the conventional PMOS transistor, and n+ regions <b>128</b>, <b>130</b> are implanted at the source and drain regions, respectively, of the conventional NMOS transistor. As in process <b>600</b>, formation of the p+ regions and the n+ regions can occur through a <b>3</b> step process as described above in connection with a sub-micron CMOS process.</p>
  <p num="p-0074">LDMOS Transistor Performance</p>
  <p num="p-0075">The three-way performance tradeoff between the on-resistance R<sub>dson</sub>, the drain-to-substrate breakdown voltage BV<sub>d</sub> <sub> <sub2></sub2> </sub> <sub>s</sub>, and the source-to-substrate punch-through breakdown voltage BV<sub>s</sub> <sub> <sub2></sub2> </sub> <sub>sub </sub>of an LDMOS transistor can be improved by using a triple diffusion (N+/N-LD/HV n-well) drain structure that can be fabricated through a process compatible with a typical sub-micron CMOS process.</p>
  <p num="p-0076">LDMOS transistors can be fabricated on a common HV n-well. A main design requirement of the common HV n-well is to provide an optimized vertical doping profile to achieve the highest drain-to-substrate breakdown voltage BV<sub>d</sub> <sub> <sub2></sub2> </sub> <sub>sub </sub>and source-to-substrate punch-through breakdown voltage BV<sub>s</sub> <sub> <sub2></sub2> </sub> <sub>sub </sub>as required among all LDMOS transistors being fabricated. For a high voltage LDMOS transistore.g., greater than 30Vthe HV n-well is generally deeper and lighter doped than a regular (conventional) n-well for the CMOS transistor. Since the HV n-well is implanted at the beginning of the processes <b>600</b>, <b>1200</b>, its formation has no impact on fixed thermal budgets (that have been optimized for the mass production of sub-micron CMOS devices) allocated to sub-micron CMOS processes. An extra drive-in for the HV n-well can be accommodated if a co-drive-in with a CMOS n-well is not sufficient. Generally, a deep HV n-well with retrograded vertical doping profile offers the best drain-to-substrate breakdown voltage BV<sub>d</sub> <sub> <sub2></sub2> </sub> <sub>sub </sub>and source-to-substrate punch-through breakdown voltage BV<sub>s</sub> <sub> <sub2></sub2> </sub> <sub>sub </sub>performances.</p>
  <p num="p-0077">The shallow self aligned diffused drain implant and diffusion (N-LD <b>512</b>) has a spacing from the P-body implant that is controlled by masked gate dimensions. A main design requirement of the N-LD is to achieve an optimized lateral doping profile to achieve the best performance tradeoff between the on-resistance R<sub>dson </sub>and the drain-to-substrate breakdown voltage BV<sub>d</sub> <sub> <sub2></sub2> </sub> <sub>sub </sub>of the LDMOS transistor. Since the N-LD is a shallow diffusion, it has little impact on the vertical doping profile of the LDMOS transistor, and therefore, has little impact on the drain-to-substrate breakdown voltage BV<sub>d</sub> <sub> <sub2></sub2> </sub> <sub>sub </sub>and source-to-substrate breakdown voltage BV<sub>s</sub> <sub> <sub2></sub2> </sub> <sub>sub </sub>characteristics of the transistor. The spacing of the N-LD implant from the P-body allows for a better control of the drain-to-substrate breakdown voltage BV<sub>d</sub> <sub> <sub2></sub2> </sub> <sub>sub </sub>by lowering the doping levels at the boundary of the HV n-well/P-body junction. Moreover, such a spacing results in improved hot carrier injection (HCI) stability of the LDMOS transistor. Generally, a graded lateral doping profile in the drain region of the LDMOS transistor (e.g., as shown in <figref idrefs="DRAWINGS">FIGS. 7H and 9</figref>) offers a better performance tradeoff between the on-resistance R<sub>dson </sub>and the drain-to-substrate breakdown voltage BV<sub>s</sub> <sub> <sub2></sub2> </sub> <sub>sub </sub>than a uniform lateral doping profile. A graded lateral doping profile can be achieved by using a large-angel tilt (LAT) N-LD implant. Furthermore, since a deep drive-in is not required for the N-LD implant, the N-LD can be self aligned to the gatei.e., implanted after formation of the LDMOS gate, including gates of the CMOS transistors. Therefore, the addition of the N-LD implant has substantially no impact on fixed thermal budgets associated with CMOS process steps (e.g., process step <b>206</b>).</p>
  <p num="p-0078">The above description describes LDMOS transistors having varied drain-to-substrate breakdown voltage BV<sub>d</sub> <sub> <sub2></sub2> </sub> <sub>sub </sub>ratings that can be fabricated in processes compatible with a typical sub-micron CMOS process.</p>
  <p num="p-0079">The following description describes alternative examples of LDMOS transistors that can be fabricated through processes, such as processes <b>600</b>, <b>1200</b>, that are compatible with a sub-micron CMOS process.</p>
  <p num="p-0080">CMOS n-Well as HV n-Well</p>
  <p num="p-0081">An interesting feature of conventional low voltage CMOS transistorse.g., 3.3V to 5Vfabricated within a sub-micron CMOS process is that the sub-micron CMOS process typically includes implanting a CMOS n-well having a breakdown voltage around 30V. For LDMOS transistors designed for applications of a medium voltage range (e.g., 5V to 25V), these LDMOS transistors can be fabricated on a regular CMOS n-well, thus eliminating a separate HV n-well implant and masking stepi.e., steps <b>604</b>, <b>1204</b> of processes <b>600</b>, <b>1200</b>, respectively. The remaining steps of processes <b>600</b>, <b>1200</b> can be unaltered.</p>
  <p num="p-0082"> <figref idrefs="DRAWINGS">FIG. 14</figref> shows an example LDMOS transistor <b>1400</b> fabricated on a p-type substrate <b>1402</b> having a CMOS n-well implant <b>1404</b> for the LDMOS transistor. The LDMOS transistor <b>1400</b> includes a drain region <b>1406</b>, a source region <b>1408</b>, and a gate <b>1410</b>. The drain region <b>1406</b> includes an n-doped n+ region <b>1412</b> and an n-doped shallow drain (N-LD) <b>1414</b>. The source region <b>1408</b> includes an n-doped n+ region <b>1416</b>, a p-doped p+ region <b>1418</b>, and a p-doped P-body <b>1420</b>.</p>
  <p num="p-0083">CMOS n-Well as N-LD</p>
  <p num="p-0084">For LDMOS transistors designed for application in a high voltage range, the HV n-well will typically be much deeper than the regular CMOS n-well. It is therefore possible to substitute the CMOS n-well for the N-LD, thus eliminating the N-LD implant and masking stepi.e., steps <b>614</b>, <b>1214</b> of processes <b>600</b>, <b>1200</b>, respectively. Therefore, in processes <b>600</b>, <b>1200</b> above, a CMOS n-well can be implanted before the gate of the LDMOS transistor is formed, and the CMOS n-well can serve as the shallow drain and would be non-self aligned with respect to the gate. The remaining steps of processes <b>600</b>, <b>1200</b> can be unaltered.</p>
  <p num="p-0085"> <figref idrefs="DRAWINGS">FIG. 15</figref> shows an example LDMOS transistor <b>1500</b> fabricated on a p-type substrate <b>1502</b> having a CMOS n-well <b>1504</b> as the shallow drain. The LDMOS transistor <b>1500</b> has an HV n-well implant <b>1506</b> for the transistor. The LDMOS transistor <b>1500</b> includes a drain region <b>1508</b>, a source region <b>1510</b>, and a gate <b>1512</b>. The drain region <b>1508</b> includes an n-doped n+ region <b>1514</b> and an n-doped shallow drain (CMOS n-well) <b>1504</b>. The source region <b>1510</b> includes an n-doped n+ region <b>1516</b>, a p-doped p+ region <b>1518</b>, and a p-doped P-body <b>1520</b>.</p>
  <p num="p-0086">DDD as N-LD</p>
  <p num="p-0087">In applications where the sub-micron CMOS process includes fabrication of a DDD (Double Doped Drain) HV-CMOS transistor module, the same DDD implant can be implemented as the shallow drain of the LDMOS transistor to modulate the resistance of the drain, thus eliminating the N-LD implant and masking steps <b>614</b>, <b>1214</b> described above. The remaining steps of processes <b>600</b>, <b>1200</b> can be unaltered. The DDD implant can be self aligned or non-self aligned with respect to the LDMOS gate. In addition, the DDD implant can have an offset from the P-body implant such that the DDD implant extends a predetermined distance d from the LDMOS gate.</p>
  <p num="p-0088"> <figref idrefs="DRAWINGS">FIG. 16</figref> shows an example LDMOS transistor <b>1600</b> fabricated on a p-type substrate <b>1602</b> having a DDD implant <b>1604</b> as the shallow drain. The LDMOS transistor <b>1600</b> has a CMOS n-well implant <b>1606</b> for the transistor. The LDMOS transistor <b>1600</b> includes a drain region <b>1608</b>, a source region <b>1610</b>, and a gate <b>1612</b>. The drain region <b>1608</b> includes an n-doped n+ region <b>1614</b> and an n-doped shallow drain (CMOS n-well) <b>1604</b>. The source region <b>1610</b> includes an n-doped n+ region <b>1616</b>, a p-doped p+ region <b>1618</b>, and a p-doped P-body <b>1620</b>.</p>
  <p num="p-0089">LDD as N-LD</p>
  <p num="p-0090">In a conventional sub-micron CMOS process, a LDD (Lightly Doped Drain) implant and spacer formation step can be introduced to improve NMOS transistor ruggedness against hot electron degradation. In one implementation, the LDD implant can be used as the shallow drain for the LDMOS transistor, thus eliminating the N-LD implant and masking steps <b>614</b>, <b>1214</b> of processes <b>600</b>, <b>1200</b>, respectively. The remaining steps of processes <b>600</b>, <b>1200</b> can be unaltered.</p>
  <p num="p-0091"> <figref idrefs="DRAWINGS">FIG. 17</figref> shows an example of an LDMOS transistor <b>1700</b> fabricated on a p-type substrate <b>1702</b> having an LDD <b>1704</b>, <b>1706</b> diffused into the source region <b>1708</b> and drain region <b>1710</b>, respectively of the LDMOS transistor. The LDMOS transistor <b>1700</b> has an HV n-well implant <b>1712</b> for the LDMOS transistor. The LDMOS transistor also includes a gate <b>1714</b>. The drain region <b>1710</b> further includes an n-doped n+ region <b>1716</b>. The source region <b>1708</b> also includes an n-doped n+ region <b>1718</b>, a p-doped p+ region <b>1720</b>, and a p-doped P-body <b>1722</b>.</p>
  <p num="p-0092">N-LD Implant Defined by N+ Slit Mask</p>
  <p num="p-0093">In one implementation, a graded shallow drain surface implant is achieved by utilizing a slit mask to create multiple standard n+ implants spaced apart relative to each other along the surface of the LDMOS transistor in the drain region, thus eliminating the N-LD implant and masking stepi.e., steps <b>614</b>, <b>1214</b> described above. The multiple n+ implants in the drain region results in an overall lower doping through dopant-side diffusion. This implementation is particularly suited for LDMOS transistors with a high breakdown voltage specification. The remaining steps of processes <b>600</b>, <b>1200</b> can be unaltered.</p>
  <p num="p-0094"> <figref idrefs="DRAWINGS">FIG. 18</figref> illustrates an example of an LDMOS transistor <b>1800</b> fabricated on a p-type substrate <b>1802</b> having a graded shallow drain surface implant <b>1804</b>. The LDMOS transistor <b>1800</b> has an HV n-well implant <b>1806</b> for the transistor. The LDMOS transistor also includes a gate <b>1808</b>. The drain region <b>1810</b> further includes n-doped n+ regions <b>1812</b>. The source region <b>1814</b> includes an n-doped n+ region <b>1816</b>, a p-doped p+ region <b>1818</b>, and a p-doped P-body <b>1820</b>.</p>
  <p num="p-0095">p-Type LDMOS Transistor</p>
  <p num="p-0096">A p-type high voltage LDMOS transistor can be fabricated. <figref idrefs="DRAWINGS">FIG. 19</figref> shows an example a p-type LDMOS transistor <b>1900</b> fabricated on a p-type substrate <b>1902</b>. The LDMOS transistor <b>1900</b> has an HV n-well implant <b>1904</b> for the transistor. The LDMOS transistor also includes a gate <b>1906</b>. The drain region <b>1908</b> include a p-doped p+ region <b>1910</b> and a p-doped P-body <b>1912</b>. The source region <b>1914</b> includes a p-doped p+ region <b>1916</b>, and an n-doped n+ region <b>1918</b>.</p>
  <p num="p-0097"> <figref idrefs="DRAWINGS">FIG. 20</figref> shows experimental data of such a p-type LDMOS transistor. As with the LDMOS transistor illustrated in <figref idrefs="DRAWINGS">FIG. 5A</figref>, the p-type LDMOS transistor <b>1900</b> is fabricated with a non-self aligned P-body implant <b>1912</b>. More generally, a common feature of the LDMOS transistors illustrated in <figref idrefs="DRAWINGS">FIGS. 1419</figref> is that the P-body implant is formed prior to gate formation of conventional CMOS transistors. This ensures that the LDMOS transistors can be fabricated in a process that is compatible with a sub-micron CMOS process having fixed parameters that have been optimized for the mass production of sub-micron CMOS devices.</p>
  <p num="p-0098">The availability of complementary p-type LDMOS transistor simplifies the design of level shift circuits. The p-type LDMOS transistor, as with each of the LDMOS transistors described above, can be implemented with either a thick or thin gate oxide. Referring again to <figref idrefs="DRAWINGS">FIG. 19</figref>, the p-type LDMOS transistor <b>1900</b> is implemented with a thick gate oxide <b>1920</b>. For example, when an LDMOS transistor, such as LDMOS transistor <b>416</b> (<figref idrefs="DRAWINGS">FIG. 5A</figref>) is implemented with a high voltage gatei.e., a gate with a thick gate oxidea standard high-side p-type transistor (e.g., a PMOS transistor) can be implemented within a switching regulator circuit, thus obviating a need for high-side gate drive considerations. Such an approach results in a hybrid switching regulator, with a low-side LDMOS transistor and a high-side PMOS transistor that minimizes dynamic capacitive losses associated with a high-side PMOS pull-up transistor, as illustrated in the switching regulator <b>400</b> of <figref idrefs="DRAWINGS">FIG. 4</figref>. The low-side LDMOS transistor can have an optimized on-resistance R<sub>dson </sub>(thin or thick gate oxide). The high-side PMOS transistor can be designed such that dynamic capacitive losses typically associated with high-side PMOS pull-up transistors is minimized. In typical DC-DC conversion applications, in which the conduction duty of the high-side switch is relatively low, the on-resistance R<sub>dson </sub>of the high-side transistor is a secondary consideration.</p>
  <p num="p-0099"> <figref idrefs="DRAWINGS">FIG. 21</figref> illustrates a non-hybrid switching regulator <b>2100</b> having a switching circuit <b>2102</b> that includes a high-side LDMOS transistor <b>2104</b> and a low-side LDMOS transistor <b>2106</b>. The LDMOS transistors <b>2104</b>, <b>2106</b> can be fabricated through process <b>600</b> or <b>1200</b>. The switching regulator <b>2100</b> operates in similar fashion to the switching regulator <b>400</b> (<figref idrefs="DRAWINGS">FIG. 4</figref>). However, the switching regulator <b>2100</b> includes an LDMOS driver <b>2108</b> to drive the high-side LDMOS transistor <b>2104</b>. Generally, the LDMOS driver <b>2108</b> cannot be fabricated using conventional CMOS transistors. However, using through processes <b>600</b>, <b>1200</b>, the LDMOS driver <b>2108</b> can be fabricated using PMOS transistors with floating operation capability and NMOS transistors with floating operation capability. LDMOS driver <b>428</b> can be fabricated using conventional CMOS transistors, or using PMOS transistors with floating operation capability and NMOS transistors with floating operation capability. Controller <b>424</b> is typically fabricated using conventional CMOS transistors.</p>
  <p num="p-0100">Other Device Structures</p>
  <p num="p-0101">NPN Transistor</p>
  <p num="p-0102">Generally, only PNP transistors can be fabricated in a typical sub-micron CMOS process. However, process <b>600</b> can be modified to allow fabrication of an NPN transistor. <figref idrefs="DRAWINGS">FIG. 22</figref> shows a cross-sectional view of an example NPN transistor <b>2200</b> that can be fabricated through a process compatible with a sub-micron CMOS process.</p>
  <p num="p-0103"> <figref idrefs="DRAWINGS">FIG. 23</figref> illustrates a process <b>2300</b> for fabricating an PNP transistor, such as PNP transistor <b>2200</b>. The process <b>2300</b> begins with forming a substrate (step <b>2302</b>), such as p-type substrate <b>2202</b> (<figref idrefs="DRAWINGS">FIG. 22</figref>). A well for the NPN transistor is implanted into the substrate (step <b>2304</b>). The implanted well can be an HV (high voltage) n-well <b>2204</b>, as shown in the example of <figref idrefs="DRAWINGS">FIG. 22</figref>. A non-self aligned P-body is implanted into the surface of the transistor (step <b>2306</b>), which is illustrated as P-body <b>2206</b> in <figref idrefs="DRAWINGS">FIG. 22</figref>. The n+ regions and p+ regions of the PNP transistor are implanted (step <b>2308</b>), such as n+ regions <b>2208</b> and <b>2210</b>, and p+ region <b>2212</b> (<figref idrefs="DRAWINGS">FIG. 22</figref>).</p>
  <p num="p-0104"> <figref idrefs="DRAWINGS">FIG. 24</figref> shows experimental I-V characteristics of such a PNP transistor. The availability of complementary NPN and PNP transistors enhances high performance analog circuit design.</p>
  <p num="p-0105">CMOS Transistors with Floating Operation Capability</p>
  <p num="p-0106">An NMOS transistor with floating operation capability (i.e., the source of the NMOS transistor is not grounded) can be implemented through processes <b>600</b>, <b>1200</b>, as described above. Such an NMOS transistor, together with a PMOS transistor fabricated in an HV n-well, allows for the implementation of high-side drive (HSD) circuits (e.g., LDMOS driver <b>2208</b>) with CMOS transistor logic as shown in <figref idrefs="DRAWINGS">FIGS. 25A and 25B</figref>.</p>
  <p num="p-0107"> <figref idrefs="DRAWINGS">FIGS. 26A and 26B</figref> show experimental data of such CMOS transistors with floating operation capability.</p>
  <p num="p-0108">A number of embodiments of the invention have been described. Nevertheless, it will be understood that various modifications may be made without departing from the spirit and scope of the invention. For example, although some of the LDMOS transistor structures described above do not have LOCOS field oxide (FOX) <b>2702</b> on the drain region of the devices. The processes described above also apply to LDMOS transistor structures with LOCOS on the drain region of the devices such as LDMOS transistor <b>2700</b> shown in <figref idrefs="DRAWINGS">FIG. 27</figref>. The devices described above can be implemented in general half-bridge or full-bridge circuits, and also in other power electronics systems.</p>
  <p num="p-0109">A common feature of the LDMOS transistors described above is that the P-body implant is formed prior to gate oxide formation of conventional CMOS transistors to ensure that the LDMOS transistors can be fabricated in a process that is compatible with a sub-micron CMOS process. As discussed above, in one implementation, the P-body can implanted in two steps using a first high energy implant and a second implant, followed by a RTA process. The first high energy implant can be implanted using a LAT implant. <figref idrefs="DRAWINGS">FIG. 28</figref> shows a process <b>2800</b> for implanting the P-body without substantially disturbing the CMOS process thermal cycle. The second implant (step <b>2806</b>), or both the high energy implant (step <b>2802</b>) and second implant, can occur after gate formation of CMOS transistors (step <b>2804</b>). The second implant is followed by a RTA process (step <b>2808</b>). The RTA process is implemented with a short duration of time and at temperatures such that thermal cycles allocated to fabricating sub-micron CMOS transistors are substantially unaffected. As discussed above, an LDMOS transistor can be fabricated on an n-type substrate. In such an implementation, an SOI (silicon-on-insulator) insulation layer can be deposited (or grown) on the n-type substrate. A p-well for the LDMOS transistor and CMOS transistors can then be implanted. The process steps following formation of the substrate in processes <b>600</b>, <b>1200</b> can then occur.</p>
  <p num="p-0110">Accordingly, other implementations are within the scope of the following claims.</p>
</div></div></div><div class="patent-section patent-tabular-section"><a id="backward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Cited Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4769686">US4769686</a></td><td class="patent-data-table-td patent-date-value">Jun 19, 1987</td><td class="patent-data-table-td patent-date-value">Sep 6, 1988</td><td class="patent-data-table-td ">Hitachi, Ltd.</td><td class="patent-data-table-td ">Semiconductor device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5275961">US5275961</a></td><td class="patent-data-table-td patent-date-value">Jul 16, 1992</td><td class="patent-data-table-td patent-date-value">Jan 4, 1994</td><td class="patent-data-table-td ">Texas Instruments Incorporated</td><td class="patent-data-table-td ">Method of forming insulated gate field-effect transistors</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5349225">US5349225</a></td><td class="patent-data-table-td patent-date-value">Apr 12, 1993</td><td class="patent-data-table-td patent-date-value">Sep 20, 1994</td><td class="patent-data-table-td ">Texas Instruments Incorporated</td><td class="patent-data-table-td ">Field effect transistor with a lightly doped drain</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5834851">US5834851</a></td><td class="patent-data-table-td patent-date-value">Jun 2, 1995</td><td class="patent-data-table-td patent-date-value">Nov 10, 1998</td><td class="patent-data-table-td ">Hitachi, Ltd.</td><td class="patent-data-table-td ">SRAM having load transistor formed above driver transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5955746">US5955746</a></td><td class="patent-data-table-td patent-date-value">Mar 27, 1997</td><td class="patent-data-table-td patent-date-value">Sep 21, 1999</td><td class="patent-data-table-td ">Hyundai Electronics Industries Co., Ltd.</td><td class="patent-data-table-td ">SRAM having enhanced cell ratio</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5998274">US5998274</a></td><td class="patent-data-table-td patent-date-value">Oct 14, 1998</td><td class="patent-data-table-td patent-date-value">Dec 7, 1999</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Method of forming a multiple implant lightly doped drain (MILDD) field effect transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6022770">US6022770</a></td><td class="patent-data-table-td patent-date-value">Mar 24, 1998</td><td class="patent-data-table-td patent-date-value">Feb 8, 2000</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">NVRAM utilizing high voltage TFT device and method for making the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6078082">US6078082</a></td><td class="patent-data-table-td patent-date-value">Jul 11, 1997</td><td class="patent-data-table-td patent-date-value">Jun 20, 2000</td><td class="patent-data-table-td ">National Semiconductor Corporation</td><td class="patent-data-table-td ">Field-effect transistor having multi-part channel</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6142375">US6142375</a></td><td class="patent-data-table-td patent-date-value">Apr 10, 1998</td><td class="patent-data-table-td patent-date-value">Nov 7, 2000</td><td class="patent-data-table-td ">3M Innovative Properties Company</td><td class="patent-data-table-td ">Apparatus and method for the optical detection of multiple items on a platform</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6160289">US6160289</a></td><td class="patent-data-table-td patent-date-value">Jul 31, 1998</td><td class="patent-data-table-td patent-date-value">Dec 12, 2000</td><td class="patent-data-table-td ">Hyundai Electronics Industries Co., Ltd.</td><td class="patent-data-table-td ">RESURF EDMOS transistor and high-voltage analog multiplexer circuit using the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6384643">US6384643</a></td><td class="patent-data-table-td patent-date-value">Nov 22, 2000</td><td class="patent-data-table-td patent-date-value">May 7, 2002</td><td class="patent-data-table-td ">Texas Instruments Incorporated</td><td class="patent-data-table-td ">Temperature and process compensated LDMOS drain-source voltage</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6400126">US6400126</a></td><td class="patent-data-table-td patent-date-value">Dec 30, 1999</td><td class="patent-data-table-td patent-date-value">Jun 4, 2002</td><td class="patent-data-table-td ">Volterra Semiconductor Corporation</td><td class="patent-data-table-td ">Switching regulator with multiple power transistor driving voltages</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6489209">US6489209</a></td><td class="patent-data-table-td patent-date-value">Aug 4, 1992</td><td class="patent-data-table-td patent-date-value">Dec 3, 2002</td><td class="patent-data-table-td ">Ngb Corporation</td><td class="patent-data-table-td ">Manufacturing method of LDD-type MOSFET</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6518835">US6518835</a></td><td class="patent-data-table-td patent-date-value">May 13, 2002</td><td class="patent-data-table-td patent-date-value">Feb 11, 2003</td><td class="patent-data-table-td ">Hitachi, Ltd.</td><td class="patent-data-table-td ">Semiconductor integrated circuit device having an optimal circuit layout to ensure stabilization of internal source voltages without lowering circuit functions and/or operating performance</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6538288">US6538288</a></td><td class="patent-data-table-td patent-date-value">Nov 29, 2000</td><td class="patent-data-table-td patent-date-value">Mar 25, 2003</td><td class="patent-data-table-td ">Winbond Electronics Corp.</td><td class="patent-data-table-td ">ESD protection device with island-like distributed p+ diffusion regions</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6563175">US6563175</a></td><td class="patent-data-table-td patent-date-value">Sep 24, 2001</td><td class="patent-data-table-td patent-date-value">May 13, 2003</td><td class="patent-data-table-td ">Texas Instruments Incorporated</td><td class="patent-data-table-td ">NMOS ESD protection device with thin silicide and methods for making same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6642697">US6642697</a></td><td class="patent-data-table-td patent-date-value">Dec 26, 2001</td><td class="patent-data-table-td patent-date-value">Nov 4, 2003</td><td class="patent-data-table-td ">Volterra Semiconductor Corporation</td><td class="patent-data-table-td ">Switching regulator with multiple power transistor driving voltages</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6831332">US6831332</a></td><td class="patent-data-table-td patent-date-value">May 25, 2002</td><td class="patent-data-table-td patent-date-value">Dec 14, 2004</td><td class="patent-data-table-td ">Sirenza Microdevices, Inc.</td><td class="patent-data-table-td ">Microwave field effect transistor structure</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6855985">US6855985</a></td><td class="patent-data-table-td patent-date-value">Sep 29, 2002</td><td class="patent-data-table-td patent-date-value">Feb 15, 2005</td><td class="patent-data-table-td ">Advanced Analogic Technologies, Inc.</td><td class="patent-data-table-td ">Modular bipolar-CMOS-DMOS analog integrated circuit &amp; power transistor technology</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6927453">US6927453</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 30, 2003</td><td class="patent-data-table-td patent-date-value">Aug 9, 2005</td><td class="patent-data-table-td ">Agere Systems Inc.</td><td class="patent-data-table-td ">Metal-oxide-semiconductor device including a buried lightly-doped drain region</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7005703">US7005703</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 17, 2003</td><td class="patent-data-table-td patent-date-value">Feb 28, 2006</td><td class="patent-data-table-td ">Agere Systems Inc.</td><td class="patent-data-table-td ">Metal-oxide-semiconductor device having improved performance and reliability</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7038274">US7038274</a></td><td class="patent-data-table-td patent-date-value">Nov 13, 2003</td><td class="patent-data-table-td patent-date-value">May 2, 2006</td><td class="patent-data-table-td ">Volterra Semiconductor Corporation</td><td class="patent-data-table-td ">Switching regulator with high-side p-type device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7074659">US7074659</a></td><td class="patent-data-table-td patent-date-value">Nov 13, 2003</td><td class="patent-data-table-td patent-date-value">Jul 11, 2006</td><td class="patent-data-table-td ">Volterra Semiconductor Corporation</td><td class="patent-data-table-td ">Method of fabricating a lateral double-diffused MOSFET (LDMOS) transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20010020731">US20010020731</a></td><td class="patent-data-table-td patent-date-value">Dec 13, 2000</td><td class="patent-data-table-td patent-date-value">Sep 13, 2001</td><td class="patent-data-table-td ">Takashi Takamura</td><td class="patent-data-table-td ">Semiconductor devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20020009790">US20020009790</a></td><td class="patent-data-table-td patent-date-value">Mar 16, 2001</td><td class="patent-data-table-td patent-date-value">Jan 24, 2002</td><td class="patent-data-table-td ">Christensen Tove Martel Ida Elsa</td><td class="patent-data-table-td ">Process for stabilizing proteins in an acidic environment with a pectin high-ester</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20020030238">US20020030238</a></td><td class="patent-data-table-td patent-date-value">Sep 12, 2001</td><td class="patent-data-table-td patent-date-value">Mar 14, 2002</td><td class="patent-data-table-td ">Kabushiki Kaisha Toshiba</td><td class="patent-data-table-td ">Semiconductor device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20020079514">US20020079514</a></td><td class="patent-data-table-td patent-date-value">Oct 25, 2001</td><td class="patent-data-table-td patent-date-value">Jun 27, 2002</td><td class="patent-data-table-td ">Hower Philip L.</td><td class="patent-data-table-td ">Metal-oxide-semiconductor transistor structure and method of manufacturing same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20020089790">US20020089790</a></td><td class="patent-data-table-td patent-date-value">Jan 9, 2002</td><td class="patent-data-table-td patent-date-value">Jul 11, 2002</td><td class="patent-data-table-td ">Seagate Technology Llc</td><td class="patent-data-table-td ">Self-flushing trench air bearing for improved slider flyability</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20030122160">US20030122160</a></td><td class="patent-data-table-td patent-date-value">Dec 31, 2001</td><td class="patent-data-table-td patent-date-value">Jul 3, 2003</td><td class="patent-data-table-td ">Texas Instruments Incorporated</td><td class="patent-data-table-td ">Method and apparatus for reducing leakage current in an SRAM array</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20030141559">US20030141559</a></td><td class="patent-data-table-td patent-date-value">Dec 20, 2002</td><td class="patent-data-table-td patent-date-value">Jul 31, 2003</td><td class="patent-data-table-td ">Stmicroelectronics S.R.I.</td><td class="patent-data-table-td ">Efficiency</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20040046226">US20040046226</a></td><td class="patent-data-table-td patent-date-value">Sep 8, 2003</td><td class="patent-data-table-td patent-date-value">Mar 11, 2004</td><td class="patent-data-table-td ">Hiroaki Himi</td><td class="patent-data-table-td ">Semiconductor device and method for manufacturing the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20040180485">US20040180485</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 26, 2004</td><td class="patent-data-table-td patent-date-value">Sep 16, 2004</td><td class="patent-data-table-td ">Intersil Americas Inc.</td><td class="patent-data-table-td ">Integrated circuit with a MOS structure having reduced parasitic bipolar transistor action</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20040238913">US20040238913</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 28, 2003</td><td class="patent-data-table-td patent-date-value">Dec 2, 2004</td><td class="patent-data-table-td ">Kwon Tae-Hun</td><td class="patent-data-table-td ">Reduced surface field technique for semiconductor devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20050106791">US20050106791</a></td><td class="patent-data-table-td patent-date-value">Nov 13, 2003</td><td class="patent-data-table-td patent-date-value">May 19, 2005</td><td class="patent-data-table-td ">Budong You</td><td class="patent-data-table-td ">Lateral double-diffused MOSFET</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20050106825">US20050106825</a></td><td class="patent-data-table-td patent-date-value">Nov 13, 2003</td><td class="patent-data-table-td patent-date-value">May 19, 2005</td><td class="patent-data-table-td ">Budong You</td><td class="patent-data-table-td ">Method of fabricating a lateral double-diffused mosfet (LDMOS) transistor and a conventional CMOS transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20060205168">US20060205168</a></td><td class="patent-data-table-td patent-date-value">May 15, 2006</td><td class="patent-data-table-td patent-date-value">Sep 14, 2006</td><td class="patent-data-table-td ">Volterra Semiconductor Corporation, A Delaware Corporation</td><td class="patent-data-table-td ">Method of fabricating a lateral double-diffused MOSFET (LDMOS) transistor</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="npl-citations"></a><div class="patent-section-header"><span class="patent-section-title">Non-Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th colspan="3"class="patent-data-table-th">Reference</th></tr></thead><tr><td class="patent-data-table-td ">1</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">S. Wolf, "<a href='http://scholar.google.com/scholar?q="Silicon+Processign+in+the+VLSI+Era"'>Silicon Processign in the VLSI Era</a>", vol. 3-The Submicro Mosfet, pp. 591-593, Lattice Press, Sunset Beach, California (1995).</td></tr><tr><td class="patent-data-table-td ">2</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">S. Wolf, "<a href='http://scholar.google.com/scholar?q="Silicon+Processing+for+the+VLSI+Era"'>Silicon Processing for the VLSI Era</a>", vol. 2-Process Ingtegration, p. 662; Lattice Press, Sunset Beach, California 90742 (ISBN:0-961672-4-5) (1990).</td></tr><tr><td class="patent-data-table-td ">3</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">U.S. Appl. No. 10/713,316, filed Nov. 13, 2003, Marco Zuniga et al., 53 pages.</td></tr><tr><td class="patent-data-table-td ">4</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">U.S. Appl. No. 10/714,141, filed Nov. 13, 2003, Budong You et al., 59 pages.</td></tr><tr><td class="patent-data-table-td ">5</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">U.S. Appl. No. 10/714,271, filed Nov. 13, 2003, Budong You et al., 57 pages.</td></tr><tr><td class="patent-data-table-td ">6</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">U.S. Appl. No. 11/232,516, filed Sep. 2005, Budong You et al.</td></tr><tr><td class="patent-data-table-td ">7</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Webster's Collegiate Dictionary, 10&lt;SUP&gt;th &lt;/SUP&gt;Edition, Springfield, Massachusetts (1999), p. 222.</td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="forward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Referenced by</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Citing Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7405117">US7405117</a></td><td class="patent-data-table-td patent-date-value">May 15, 2006</td><td class="patent-data-table-td patent-date-value">Jul 29, 2008</td><td class="patent-data-table-td ">Volterra Semiconductor Corporation</td><td class="patent-data-table-td ">Method of fabricating a lateral double-diffused MOSFET (LDMOS) transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7666731">US7666731</a></td><td class="patent-data-table-td patent-date-value">Jan 12, 2007</td><td class="patent-data-table-td patent-date-value">Feb 23, 2010</td><td class="patent-data-table-td ">Volterra Semiconductor Corporation</td><td class="patent-data-table-td ">Method of fabricating a lateral double-diffused MOSFET (LDMOS) transistor and a conventional CMOS transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7671411">US7671411</a></td><td class="patent-data-table-td patent-date-value">Mar 2, 2007</td><td class="patent-data-table-td patent-date-value">Mar 2, 2010</td><td class="patent-data-table-td ">Volterra Semiconductor Corporation</td><td class="patent-data-table-td ">Lateral double-diffused MOSFET transistor with a lightly doped source</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7888222">US7888222</a></td><td class="patent-data-table-td patent-date-value">Feb 22, 2007</td><td class="patent-data-table-td patent-date-value">Feb 15, 2011</td><td class="patent-data-table-td ">Volterra Semiconductor Corporation</td><td class="patent-data-table-td ">Method of fabricating a lateral double-diffused MOSFET</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7981739">US7981739</a></td><td class="patent-data-table-td patent-date-value">Feb 22, 2010</td><td class="patent-data-table-td patent-date-value">Jul 19, 2011</td><td class="patent-data-table-td ">Volterra Semiconductor Corporation</td><td class="patent-data-table-td ">Method of fabricating a lateral double-diffused MOSFET (LDMOS) transistor and a conventional CMOS transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7999318">US7999318</a></td><td class="patent-data-table-td patent-date-value">Dec 24, 2008</td><td class="patent-data-table-td patent-date-value">Aug 16, 2011</td><td class="patent-data-table-td ">Volterra Semiconductor Corporation</td><td class="patent-data-table-td ">Heavily doped region in double-diffused source MOSFET (LDMOS) transistor and a method of fabricating the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8071436">US8071436</a></td><td class="patent-data-table-td patent-date-value">Mar 1, 2010</td><td class="patent-data-table-td patent-date-value">Dec 6, 2011</td><td class="patent-data-table-td ">Volterra Semiconductor Corporation</td><td class="patent-data-table-td ">Method of fabricating a semiconductor device having a lateral double diffused MOSFET transistor with a lightly doped source and CMOS transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8088656">US8088656</a></td><td class="patent-data-table-td patent-date-value">Aug 14, 2009</td><td class="patent-data-table-td patent-date-value">Jan 3, 2012</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Fabricating ESD devices using MOSFET and LDMOS</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8269275">US8269275</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 21, 2009</td><td class="patent-data-table-td patent-date-value">Sep 18, 2012</td><td class="patent-data-table-td ">Broadcom Corporation</td><td class="patent-data-table-td ">Method for fabricating a MOS transistor with reduced channel length variation and related structure</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8314461">US8314461</a></td><td class="patent-data-table-td patent-date-value">Dec 5, 2011</td><td class="patent-data-table-td patent-date-value">Nov 20, 2012</td><td class="patent-data-table-td ">Volterra Semiconductor Corporation</td><td class="patent-data-table-td ">Semicoductor device having a lateral double diffused MOSFET transistor with a lightly doped source and a CMOS transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8354717">US8354717</a></td><td class="patent-data-table-td patent-date-value">Feb 14, 2011</td><td class="patent-data-table-td patent-date-value">Jan 15, 2013</td><td class="patent-data-table-td ">Volterra Semiconductor Corporation</td><td class="patent-data-table-td ">Lateral double-diffused MOSFET</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8390057">US8390057</a></td><td class="patent-data-table-td patent-date-value">Jul 16, 2008</td><td class="patent-data-table-td patent-date-value">Mar 5, 2013</td><td class="patent-data-table-td ">Volterra Semiconductor Corporation</td><td class="patent-data-table-td ">Dual gate lateral double-diffused MOSFET (LDMOS) transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8405148">US8405148</a></td><td class="patent-data-table-td patent-date-value">Jul 18, 2011</td><td class="patent-data-table-td patent-date-value">Mar 26, 2013</td><td class="patent-data-table-td ">Volterra Semiconductor Corporation</td><td class="patent-data-table-td ">Method of fabricating a lateral double-diffused MOSFET (LDMOS) transistor and a conventional CMOS transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8455340">US8455340</a></td><td class="patent-data-table-td patent-date-value">Jul 15, 2011</td><td class="patent-data-table-td patent-date-value">Jun 4, 2013</td><td class="patent-data-table-td ">Volterra Semiconductor Corporation</td><td class="patent-data-table-td ">Method of fabricating heavily doped region in double-diffused source MOSFET (LDMOS) transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8574973">US8574973</a></td><td class="patent-data-table-td patent-date-value">Mar 13, 2013</td><td class="patent-data-table-td patent-date-value">Nov 5, 2013</td><td class="patent-data-table-td ">Volterra Semiconductor Corporation</td><td class="patent-data-table-td ">Method of fabricating a lateral double-diffused MOSFET (LDMOS) transistor and a conventional CMOS transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8647950">US8647950</a></td><td class="patent-data-table-td patent-date-value">Aug 10, 2012</td><td class="patent-data-table-td patent-date-value">Feb 11, 2014</td><td class="patent-data-table-td ">Volterra Semiconductor Corporation</td><td class="patent-data-table-td ">Vertical gate LDMOS device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8698242">US8698242</a></td><td class="patent-data-table-td patent-date-value">Jan 14, 2013</td><td class="patent-data-table-td patent-date-value">Apr 15, 2014</td><td class="patent-data-table-td ">Volterra Semiconductor Corporation</td><td class="patent-data-table-td ">Lateral double-diffused MOSFET</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8709899">US8709899</a></td><td class="patent-data-table-td patent-date-value">Aug 10, 2012</td><td class="patent-data-table-td patent-date-value">Apr 29, 2014</td><td class="patent-data-table-td ">Volterra Semiconductor Corporation</td><td class="patent-data-table-td ">Vertical gate LDMOS device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20110089490">US20110089490</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 21, 2009</td><td class="patent-data-table-td patent-date-value">Apr 21, 2011</td><td class="patent-data-table-td ">Broadcom Corporation</td><td class="patent-data-table-td ">Method for fabricating a MOS transistor with reduced channel length variation and related structure</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20130105888">US20130105888</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 10, 2012</td><td class="patent-data-table-td patent-date-value">May 2, 2013</td><td class="patent-data-table-td ">Volterra Semiconductor Corporation</td><td class="patent-data-table-td ">Transistor with Buried P+ and Source Contact</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="classifications"></a><div class="patent-section-header"><span class="patent-section-title">Classifications</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th"> </th><th class="patent-data-table-th"> </th></tr></thead><tr><td class="patent-data-table-td ">U.S. Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=CsB7BAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc438/defs438.htm&usg=AFQjCNFdS8Z7OnAEQSfBcJSjH9hviSKYpg#C438S202000">438/202</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=CsB7BAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257SE21417">257/E21.417</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=CsB7BAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257SE29256">257/E29.256</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=CsB7BAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257SE29040">257/E29.04</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=CsB7BAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc438/defs438.htm&usg=AFQjCNFdS8Z7OnAEQSfBcJSjH9hviSKYpg#C438S197000">438/197</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=CsB7BAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257SE27015">257/E27.015</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=CsB7BAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc438/defs438.htm&usg=AFQjCNFdS8Z7OnAEQSfBcJSjH9hviSKYpg#C438S203000">438/203</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=CsB7BAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257SE27064">257/E27.064</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=CsB7BAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257SE29184">257/E29.184</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=CsB7BAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257SE21634">257/E21.634</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=CsB7BAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257SE21696">257/E21.696</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=CsB7BAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc438/defs438.htm&usg=AFQjCNFdS8Z7OnAEQSfBcJSjH9hviSKYpg#C438S201000">438/201</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=CsB7BAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257SE21639">257/E21.639</a></span></td></tr><tr><td class="patent-data-table-td ">International Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=CsB7BAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0029080000">H01L29/08</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=CsB7BAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0021336000">H01L21/336</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=CsB7BAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0027060000">H01L27/06</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=CsB7BAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0029780000">H01L29/78</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=CsB7BAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0021824900">H01L21/8249</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=CsB7BAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0029732000">H01L29/732</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=CsB7BAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0027092000">H01L27/092</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=CsB7BAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0021823800">H01L21/8238</a></span></td></tr><tr><td class="patent-data-table-td ">Cooperative Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=CsB7BAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L29/66689">H01L29/66689</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=CsB7BAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L29/42368">H01L29/42368</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=CsB7BAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L21/26586">H01L21/26586</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=CsB7BAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L29/1095">H01L29/1095</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=CsB7BAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L29/7322">H01L29/7322</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=CsB7BAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L29/0878">H01L29/0878</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=CsB7BAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L27/0623">H01L27/0623</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=CsB7BAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L27/088">H01L27/088</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=CsB7BAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L27/0922">H01L27/0922</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=CsB7BAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L29/7835">H01L29/7835</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=CsB7BAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L29/66681">H01L29/66681</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=CsB7BAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L21/823857">H01L21/823857</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=CsB7BAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L21/8249">H01L21/8249</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=CsB7BAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L21/823814">H01L21/823814</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=CsB7BAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L29/0696">H01L29/0696</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=CsB7BAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L29/086">H01L29/086</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=CsB7BAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L29/7833">H01L29/7833</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=CsB7BAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L29/7816">H01L29/7816</a></span></td></tr><tr><td class="patent-data-table-td ">European Classification</td><td class="patent-data-table-td "><span class="nested-value">H01L29/66M6T6F14L2</span>, <span class="nested-value">H01L29/66M6T6F14L</span>, <span class="nested-value">H01L21/8238J</span>, <span class="nested-value">H01L27/06D4T</span>, <span class="nested-value">H01L29/732B</span>, <span class="nested-value">H01L21/8249</span>, <span class="nested-value">H01L27/092D</span>, <span class="nested-value">H01L21/8238D</span>, <span class="nested-value">H01L29/78F3</span>, <span class="nested-value">H01L29/78B4</span></td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="legal-events"></a><div class="patent-section-header"><span class="patent-section-title">Legal Events</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Date</th><th class="patent-data-table-th">Code</th><th class="patent-data-table-th">Event</th><th class="patent-data-table-th">Description</th></tr></thead><tr><td class="patent-data-table-td patent-date-value">Jul 19, 2011</td><td class="patent-data-table-td ">B1</td><td class="patent-data-table-td ">Reexamination certificate first reexamination</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">THE PATENTABILITY OF CLAIMS 3, 6, 8-10 AND 13 IS CONFIRMED. CLAIMS 1, 2, 4, 5, 7, 11, 12 AND 14-16 ARE CANCELLED.</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Nov 22, 2010</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">4</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Oct 19, 2010</td><td class="patent-data-table-td ">RR</td><td class="patent-data-table-td ">Request for reexamination filed</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20100719</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Nov 13, 2003</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">VOLTERRA SEMICONDUCTOR CORPORATION, CALIFORNIA</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:YOU, BUDONG;ZUNIGA, MARCO A.;REEL/FRAME:014711/0020</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20031104</span></div></td></tr></table><div class="patent-section-footer"></div></div><div class="modal-dialog" id="patent-images-lightbox"><div class="patent-lightbox-controls"><div class="patent-lightbox-rotate-controls"><div class="patent-lightbox-rotation-text">Rotate</div><div class="rotate-icon rotate-ccw-icon"></div><div class="rotate-icon rotate-cw-icon"></div></div><div class="patent-lightbox-index-counter"></div><a class="patent-lightbox-fullsize-link" target="_blank">Original Image</a><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_right.png" alt="Next page"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_left.png" alt="Previous page"width="21" height="21" /></div></div><div class="modal-dialog-content"><div class="patent-lightbox-image-holder"><div class="patent-lightbox-placeholder"></div></div></div></div><script>_OC_initPatentsAtb({image_not_available_html: " Image not available"});</script></div></div></div></td></tr></table><script>(function() {var href = window.location.href;if (href.indexOf('?') !== -1) {var parameters = href.split('?')[1].split('&');for (var i = 0; i < parameters.length; i++) {var param = parameters[i].split('=');if (param[0] == 'focus') {var elem = document.getElementById(param[1]);if (elem) {elem.focus();}}}}})();</script><script>_OC_addFlags({LockSrc:"/books/javascript/lock_8a2b04e7bf975d5171d8e4c0b6365c7a.js", Host:"http://www.google.com/", IsBooksRentalEnabled:1, IsWebstoreDisplayCaseEnabled:1, IsObfuscationEnabled:1, IsBrowsingHistoryEnabled:1, IsWebReaderSvgEnabled:0, IsGeoLayerEnabled:1, IsImageModeNotesEnabled:1, IsCopyMenuItemEnabled:1, IsGiftingEnabled:0, IsWebReaderUniversalPaginatorEnabled:0, IsOfflineBubbleEnabled:1, IsReaderEnabledForPlayRequests:1, IsFutureOnSaleVolumesEnabled:1, IsOfflineRestrictedCopyEnabled:1, IsBooksUnifiedLeftNavEnabled:1, IsRestrictedCopyEnabled:1, IsZipitFolderCollectionEnabled:1, IsEndOfSampleRecommendationsEnabled:1, IsRatingsOnBookcardsEnabled:1, IsAdsDisabled:0, IsIframePageDisplayEnabled:0, IsEmbeddedMediaEnabled:1, IsImageModeAnnotationsEnabled:1, IsMyLibraryGooglePlusEnabled:1, IsImagePageProviderEnabled:0, IsBookcardListPriceSmall:0, IsInternalUser:0, IsBooksShareButtonEnabled:0, IsPreOrdersEnabled:0, IsDisabledRandomBookshelves:0, WebstoreDisplayCasePosition:3});_OC_Run({"enable_p13n":false,"add_vol_to_collection_base_url":"http://www.google.com/patents?op=add\u0026sig=ACfU3U2P04MpOW31KWeXvrpROmx2DNudVQ\u0026id=CsB7BAABERAJ","remove_vol_from_collection_base_url":"http://www.google.com/patents?op=remove\u0026sig=ACfU3U3p5M0F1JQV8fZdj50bLq5ewevfCg\u0026id=CsB7BAABERAJ","logged_in":false,"p13n_save_user_settings_url":"http://www.google.com/patents?op=edit_user_settings\u0026sig=ACfU3U1Ml8AQPCCtay9OytTVvMJXhlb7Gw","is_cobrand":false,"sign_in_url":"https://www.google.com/accounts/Login?service=\u0026continue=http://www.google.com/patents%3Fhl%3Den\u0026hl=en","is_play_enabled":true}, {"volume_id":"","is_ebook":true,"volumeresult":{"has_flowing_text":false,"has_scanned_text":true,"can_download_pdf":false,"can_download_epub":false,"is_pdf_drm_enabled":false,"is_epub_drm_enabled":false,"download_pdf_url":"http://www.google.com/patents/download/Method_of_fabricating_a_lateral_double_d.pdf?id=CsB7BAABERAJ\u0026output=pdf\u0026sig=ACfU3U2bfYr3BImDLyYihcXS2zlE0IoMMw"},"sample_url":"http://www.google.com/patents/reader?id=CsB7BAABERAJ\u0026printsec=frontcover\u0026output=reader\u0026source=gbs_atb_hover","is_browsable":true,"is_public_domain":true}, {});</script><div id="footer_table" style="font-size:83%;text-align:center;position:relative;top:20px;height:4.5em;margin-top:2em"><div style="margin-bottom:8px"><a href=http://www.google.com/><nobr>Google&nbsp;Home</nobr></a> - <a href=//www.google.com/patents/sitemap/><nobr>Sitemap</nobr></a> - <a href=http://www.google.com/googlebooks/uspto.html><nobr>USPTO Bulk Downloads</nobr></a> - <a href=/intl/en/privacy/><nobr>Privacy Policy</nobr></a> - <a href=/intl/en/policies/terms/><nobr>Terms of Service</nobr></a> - <a href=https://support.google.com/faqs/answer/2539193?hl=en><nobr>About Google Patents</nobr></a> - <a href="http://www.google.com/tools/feedback/intl/en/error.html" onclick="try{_OC_startFeedback({productId: '72792',locale: 'en'});return false;}catch(e){}"><nobr>Send Feedback</nobr></a></div><span>Data provided by IFI CLAIMS Patent Services</span><br><span >&copy;2012 Google</span></div> <script type="text/javascript">var gaJsHost = (("https:" == document.location.protocol) ? "https://ssl." : "http://www.");document.write(unescape("%3Cscript src='" + gaJsHost + "google-analytics.com/ga.js' type='text/javascript'%3E%3C/script%3E"));</script><script type="text/javascript">var pageTracker = _gat._getTracker("UA-27188110-1");pageTracker._setCookiePath("/patents/");pageTracker._trackPageview();</script> </body></html>