
---------- Begin Simulation Statistics ----------
final_tick                                18136915000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    393                       # Simulator instruction rate (inst/s)
host_mem_usage                                9674248                       # Number of bytes of host memory used
host_op_rate                                      403                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 35767.80                       # Real time elapsed on the host
host_tick_rate                                 203419                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14055713                       # Number of instructions simulated
sim_ops                                      14408785                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007276                       # Number of seconds simulated
sim_ticks                                  7275845000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             76.546324                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   60702                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                79301                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                695                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5741                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             78443                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               8524                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            9425                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              901                       # Number of indirect misses.
system.cpu.branchPred.lookups                  138294                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   21322                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1097                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      814071                       # Number of instructions committed
system.cpu.committedOps                        870675                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.522183                       # CPI: cycles per instruction
system.cpu.discardedOps                         16420                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             565722                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            140397                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            64726                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1054541                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.396482                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      591                       # number of quiesce instructions executed
system.cpu.numCycles                          2053236                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       591                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  625072     71.79%     71.79% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1990      0.23%     72.02% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::MemRead                 149367     17.16%     89.18% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 94246     10.82%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   870675                       # Class of committed instruction
system.cpu.quiesceCycles                      9588116                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          998695                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           28                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          940                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2094                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  18136915000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  18136915000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  18136915000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  18136915000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              251471                       # Transaction distribution
system.membus.trans_dist::ReadResp             252347                       # Transaction distribution
system.membus.trans_dist::WriteReq              89488                       # Transaction distribution
system.membus.trans_dist::WriteResp             89488                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          527                       # Transaction distribution
system.membus.trans_dist::CleanEvict              400                       # Transaction distribution
system.membus.trans_dist::ReadExReq               285                       # Transaction distribution
system.membus.trans_dist::ReadExResp              286                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            285                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           591                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          686                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          686                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           43                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2364                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2521                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         9858                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        14786                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       669696                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       669696                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 685168                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        18240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        18240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        88640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        13002                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       107586                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     21430272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     21430272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                21556098                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            342250                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000120                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.010944                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  342209     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      41      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              342250                       # Request fanout histogram
system.membus.reqLayer6.occupancy           770534750                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              10.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            12478750                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              633140                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2324000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  18136915000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           11723500                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1480087770                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             20.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1445250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  18136915000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  18136915000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  18136915000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  18136915000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       167936                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       167936                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       506689                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       506689                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4578                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         9858                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1339392                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1339392                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1349250                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7194                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        13002                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     21430272                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     21430272                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     21443274                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2362338250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             32.5                       # Network utilization (%)
system.acctest.local_bus.numRequests          1447656                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          655                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         6000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.13                       # Average queue length
system.acctest.local_bus.maxQueueLength             3                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   1939087603                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         26.7                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1010497000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         13.9                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  18136915000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  18136915000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  18136915000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  18136915000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  18136915000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  18136915000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  18136915000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  18136915000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  18136915000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  18136915000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  18136915000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       250880                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       250880                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        83968                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        83968                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       669696                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       669696                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     21430272                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     21430272                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       391047                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       391047    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       391047                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    822078000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         11.3                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1338368000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         18.4                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  18136915000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  18136915000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  18136915000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  18136915000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  18136915000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     30408704                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5373952                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     35782656                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17301504                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     16056320                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     33357824                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7602176                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       167936                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      7770112                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4325376                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       501760                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      4827136                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   4179405141                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    738601771                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4918006912                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   2377937408                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2206797973                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4584735381                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   6557342549                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2945399744                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   9502742293                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  18136915000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  18136915000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  18136915000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  18136915000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  18136915000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  18136915000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  18136915000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  18136915000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  18136915000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  18136915000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  18136915000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  18136915000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  18136915000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  18136915000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  18136915000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  18136915000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  18136915000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  18136915000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  18136915000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        18240                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1216                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        19456                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        18240                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        18240                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          285                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           19                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          304                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      2506925                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       167128                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        2674054                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      2506925                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      2506925                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      2506925                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       167128                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       2674054                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  18136915000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  18136915000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  18136915000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  18136915000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  18136915000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  18136915000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  18136915000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  18136915000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  18136915000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  18136915000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  18136915000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  18136915000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  18136915000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  18136915000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     16056320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          54912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16111232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        33728                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5373952                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5407680                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       250880                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             858                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              251738                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          527                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        83968                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              84495                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2206797973                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           7547165                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2214345138                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4635613                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    738601771                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            743237383                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4635613                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2945399744                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          7547165                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2957582521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       527.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    334608.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       855.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000370552000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           89                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           89                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              451216                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              90130                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      251737                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      84495                       # Number of write requests accepted
system.mem_ctrls.readBursts                    251737                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    84495                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    242                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15731                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15732                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15699                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15734                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15702                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15709                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15699                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5287                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5280                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5287                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5277                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5284                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5283                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5266                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5275                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5284                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5291                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5279                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5285                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.37                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.79                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8099700860                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1257475000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14701444610                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32206.21                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58456.21                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       124                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   234473                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   78420                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.81                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                251737                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                84495                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1110                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     369                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     678                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1076                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  221779                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    8855                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8862                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8766                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  14526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  13987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    251                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        23103                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    930.813141                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   842.028133                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   248.966174                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          733      3.17%      3.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          616      2.67%      5.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          342      1.48%      7.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          393      1.70%      9.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          465      2.01%     11.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          300      1.30%     12.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          285      1.23%     13.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          390      1.69%     15.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        19579     84.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        23103                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           89                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2825.797753                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1908.635949                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            14     15.73%     15.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           14     15.73%     31.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            4      4.49%     35.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            3      3.37%     39.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           31     34.83%     74.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      1.12%     75.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            7      7.87%     83.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            8      8.99%     92.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            7      7.87%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            89                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           89                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     949.382022                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    748.458016                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    273.694816                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              7      7.87%      7.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            3      3.37%     11.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           79     88.76%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            89                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16095680                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   15488                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5407680                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16111168                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5407680                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2212.21                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       743.24                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2214.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    743.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        23.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.28                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.81                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7275704375                       # Total gap between requests
system.mem_ctrls.avgGap                      21638.94                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     16040960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        54720                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        34752                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5372928                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2204686878.293861389160                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 7520775.937365350313                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4776352.437414485961                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 738461030.986778855324                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       250880                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          857                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          527                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        83968                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  14666470360                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     34974250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  18701264250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 125683534500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58460.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40810.09                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  35486269.92                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1496802.76                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         11404532.025000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         7960117.200000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           457473825                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       117449162.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     69681937.500002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     122835672.599999                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     51842565.000000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       838647811.575003                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        115.264662                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2662692265                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    393733000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4222307735                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  18136915000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1182                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           591                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10140126.057530                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2023994.680857                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          591    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5694250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11958250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             591                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12144100500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   5992814500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  18136915000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       274144                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           274144                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       274144                       # number of overall hits
system.cpu.icache.overall_hits::total          274144                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          285                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            285                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          285                       # number of overall misses
system.cpu.icache.overall_misses::total           285                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     12396250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     12396250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     12396250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     12396250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       274429                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       274429                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       274429                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       274429                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001039                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001039                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001039                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001039                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43495.614035                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43495.614035                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43495.614035                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43495.614035                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          285                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          285                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          285                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          285                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     11950750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     11950750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     11950750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     11950750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001039                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001039                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001039                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001039                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41932.456140                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41932.456140                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41932.456140                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41932.456140                       # average overall mshr miss latency
system.cpu.icache.replacements                    116                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       274144                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          274144                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          285                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           285                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     12396250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     12396250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       274429                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       274429                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001039                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001039                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43495.614035                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43495.614035                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          285                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          285                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     11950750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     11950750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001039                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001039                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41932.456140                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41932.456140                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  18136915000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           386.945206                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              690364                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               116                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5951.413793                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   386.945206                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.755752                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.755752                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          390                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          281                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          105                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.761719                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            549143                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           549143                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  18136915000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  18136915000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  18136915000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       237378                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           237378                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       237378                       # number of overall hits
system.cpu.dcache.overall_hits::total          237378                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1155                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1155                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1155                       # number of overall misses
system.cpu.dcache.overall_misses::total          1155                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     86260750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     86260750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     86260750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     86260750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       238533                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       238533                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       238533                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       238533                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004842                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004842                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004842                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004842                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74684.632035                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74684.632035                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74684.632035                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74684.632035                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          527                       # number of writebacks
system.cpu.dcache.writebacks::total               527                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          279                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          279                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          279                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          279                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          876                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          876                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          876                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          876                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         6111                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         6111                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     63748375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     63748375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     63748375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     63748375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     12838000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     12838000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003672                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003672                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003672                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003672                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72772.117580                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72772.117580                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72772.117580                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72772.117580                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2100.801833                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2100.801833                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    811                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       149953                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          149953                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          591                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           591                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     44097500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     44097500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       150544                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       150544                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003926                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003926                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74615.059222                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74615.059222                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          591                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          591                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          591                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          591                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     43199625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     43199625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     12838000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     12838000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003926                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003926                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73095.812183                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73095.812183                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21722.504230                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21722.504230                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        87425                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          87425                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          564                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          564                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     42163250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     42163250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        87989                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        87989                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006410                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006410                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 74757.535461                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74757.535461                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          279                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          279                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          285                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          285                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         5520                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         5520                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     20548750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     20548750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003239                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003239                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72100.877193                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72100.877193                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  18136915000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           477.503926                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              300397                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               811                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            370.403206                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   477.503926                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.932625                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.932625                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          503                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           97                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          402                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.982422                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            955009                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           955009                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  18136915000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  18136915000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                18137033125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    393                       # Simulator instruction rate (inst/s)
host_mem_usage                                9674248                       # Number of bytes of host memory used
host_op_rate                                      403                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 35767.89                       # Real time elapsed on the host
host_tick_rate                                 203422                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14055722                       # Number of instructions simulated
sim_ops                                      14408800                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007276                       # Number of seconds simulated
sim_ticks                                  7275963125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             76.540828                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   60703                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                79308                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                696                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5743                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             78443                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               8524                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            9425                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              901                       # Number of indirect misses.
system.cpu.branchPred.lookups                  138303                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   21324                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1097                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      814080                       # Number of instructions committed
system.cpu.committedOps                        870690                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.522387                       # CPI: cycles per instruction
system.cpu.discardedOps                         16427                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             565743                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            140397                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            64727                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1054683                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.396450                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      591                       # number of quiesce instructions executed
system.cpu.numCycles                          2053425                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       591                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  625080     71.79%     71.79% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1990      0.23%     72.02% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::MemRead                 149373     17.16%     89.18% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 94246     10.82%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   870690                       # Class of committed instruction
system.cpu.quiesceCycles                      9588116                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          998742                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           28                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          941                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2096                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  18137033125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  18137033125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  18137033125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  18137033125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              251471                       # Transaction distribution
system.membus.trans_dist::ReadResp             252348                       # Transaction distribution
system.membus.trans_dist::WriteReq              89488                       # Transaction distribution
system.membus.trans_dist::WriteResp             89488                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          528                       # Transaction distribution
system.membus.trans_dist::CleanEvict              400                       # Transaction distribution
system.membus.trans_dist::ReadExReq               285                       # Transaction distribution
system.membus.trans_dist::ReadExResp              286                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            285                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           592                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          686                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          686                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           43                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2364                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2524                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         9858                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        14789                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       669696                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       669696                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 685171                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        18240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        18240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        88768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        13002                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       107714                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     21430272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     21430272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                21556226                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            342251                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000120                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.010944                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  342210     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      41      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              342251                       # Request fanout histogram
system.membus.reqLayer6.occupancy           770542250                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              10.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            12478750                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              633140                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2324000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  18137033125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           11729375                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1480087770                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             20.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1445250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  18137033125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  18137033125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  18137033125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  18137033125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       167936                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       167936                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       506689                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       506689                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4578                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         9858                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1339392                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1339392                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1349250                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7194                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        13002                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     21430272                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     21430272                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     21443274                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2362338250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             32.5                       # Network utilization (%)
system.acctest.local_bus.numRequests          1447656                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          655                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         6000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.13                       # Average queue length
system.acctest.local_bus.maxQueueLength             3                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   1939087603                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         26.7                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1010497000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         13.9                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  18137033125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  18137033125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  18137033125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  18137033125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  18137033125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  18137033125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  18137033125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  18137033125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  18137033125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  18137033125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  18137033125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       250880                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       250880                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        83968                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        83968                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       669696                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       669696                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     21430272                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     21430272                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       391047                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       391047    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       391047                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    822078000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         11.3                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1338368000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         18.4                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  18137033125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  18137033125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  18137033125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  18137033125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  18137033125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     30408704                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5373952                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     35782656                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17301504                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     16056320                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     33357824                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7602176                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       167936                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      7770112                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4325376                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       501760                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      4827136                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   4179337289                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    738589779                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4917927068                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   2377898802                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2206762146                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4584660948                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   6557236091                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2945351925                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   9502588016                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  18137033125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  18137033125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  18137033125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  18137033125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  18137033125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  18137033125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  18137033125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  18137033125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  18137033125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  18137033125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  18137033125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  18137033125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  18137033125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  18137033125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  18137033125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  18137033125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  18137033125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  18137033125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  18137033125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        18240                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1216                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        19456                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        18240                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        18240                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          285                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           19                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          304                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      2506885                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       167126                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        2674010                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      2506885                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      2506885                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      2506885                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       167126                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       2674010                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  18137033125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  18137033125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  18137033125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  18137033125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  18137033125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  18137033125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  18137033125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  18137033125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  18137033125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  18137033125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  18137033125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  18137033125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  18137033125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  18137033125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     16056320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          54976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16111296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        33792                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5373952                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5407744                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       250880                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             859                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              251739                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          528                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        83968                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              84496                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2206762146                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           7555838                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2214317984                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4644334                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    738589779                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            743234113                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4644334                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2945351925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          7555838                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2957552097                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       528.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    334608.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       856.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000370552000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           89                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           89                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              451220                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              90130                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      251738                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      84496                       # Number of write requests accepted
system.mem_ctrls.readBursts                    251738                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    84496                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    242                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15731                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15732                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15699                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15734                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15709                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15699                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5287                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5280                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5287                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5277                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5284                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5283                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5266                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5275                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5284                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5291                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5279                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5285                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.37                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.79                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8099732735                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1257480000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14701502735                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32206.21                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58456.21                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       124                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   234473                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   78420                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.81                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                251738                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                84496                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1111                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     369                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     678                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1076                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  221779                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    8855                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8862                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8766                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  14527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  13987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    251                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        23103                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    930.813141                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   842.028133                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   248.966174                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          733      3.17%      3.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          616      2.67%      5.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          342      1.48%      7.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          393      1.70%      9.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          465      2.01%     11.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          300      1.30%     12.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          285      1.23%     13.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          390      1.69%     15.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        19579     84.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        23103                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           89                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2825.797753                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1908.635949                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            14     15.73%     15.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           14     15.73%     31.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            4      4.49%     35.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            3      3.37%     39.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           31     34.83%     74.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      1.12%     75.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            7      7.87%     83.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            8      8.99%     92.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            7      7.87%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            89                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           89                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     949.382022                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    748.458016                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    273.694816                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              7      7.87%      7.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            3      3.37%     11.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           79     88.76%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            89                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16095744                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   15488                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5407680                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16111232                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5407744                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2212.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       743.23                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2214.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    743.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        23.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.28                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.81                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7275991250                       # Total gap between requests
system.mem_ctrls.avgGap                      21639.67                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     16040960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        54784                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        34752                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5372928                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2204651085.281579017639                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 7529449.924198179506                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4776274.893504219130                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 738449042.098464488983                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       250880                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          858                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          528                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        83968                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  14666470360                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     35032375                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  18701264250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 125683534500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58460.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40830.27                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  35419061.08                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1496802.76                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         11405025.450000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         7960117.200000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        457475643.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       117449162.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     69681937.500002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     122838409.387499                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     51842896.800000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       838653192.337503                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        115.263530                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2662692265                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    393750000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4222408860                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  18137033125                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1182                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           591                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10140126.057530                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2023994.680857                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          591    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5694250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11958250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             591                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12144218625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   5992814500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  18137033125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       274156                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           274156                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       274156                       # number of overall hits
system.cpu.icache.overall_hits::total          274156                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          285                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            285                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          285                       # number of overall misses
system.cpu.icache.overall_misses::total           285                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     12396250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     12396250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     12396250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     12396250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       274441                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       274441                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       274441                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       274441                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001038                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001038                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001038                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001038                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43495.614035                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43495.614035                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43495.614035                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43495.614035                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          285                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          285                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          285                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          285                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     11950750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     11950750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     11950750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     11950750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001038                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001038                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001038                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001038                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41932.456140                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41932.456140                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41932.456140                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41932.456140                       # average overall mshr miss latency
system.cpu.icache.replacements                    116                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       274156                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          274156                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          285                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           285                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     12396250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     12396250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       274441                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       274441                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001038                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001038                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43495.614035                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43495.614035                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          285                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          285                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     11950750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     11950750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001038                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001038                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41932.456140                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41932.456140                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  18137033125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           386.945255                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4229436                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               506                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           8358.569170                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   386.945255                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.755752                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.755752                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          390                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          281                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          105                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.761719                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            549167                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           549167                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  18137033125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  18137033125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  18137033125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       237382                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           237382                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       237382                       # number of overall hits
system.cpu.dcache.overall_hits::total          237382                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1156                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1156                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1156                       # number of overall misses
system.cpu.dcache.overall_misses::total          1156                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     86353250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     86353250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     86353250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     86353250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       238538                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       238538                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       238538                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       238538                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004846                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004846                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004846                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004846                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74700.043253                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74700.043253                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74700.043253                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74700.043253                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          528                       # number of writebacks
system.cpu.dcache.writebacks::total               528                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          279                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          279                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          279                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          279                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          877                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          877                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          877                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          877                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         6111                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         6111                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     63839500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     63839500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     63839500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     63839500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     12838000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     12838000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003677                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003677                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003677                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003677                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72793.044470                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72793.044470                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72793.044470                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72793.044470                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2100.801833                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2100.801833                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    812                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       149957                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          149957                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          592                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           592                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     44190000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     44190000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       150549                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       150549                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003932                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003932                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74645.270270                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74645.270270                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          592                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          592                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          591                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          591                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     43290750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     43290750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     12838000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     12838000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003932                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003932                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73126.266892                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73126.266892                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21722.504230                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21722.504230                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        87425                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          87425                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          564                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          564                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     42163250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     42163250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        87989                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        87989                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006410                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006410                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 74757.535461                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74757.535461                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          279                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          279                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          285                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          285                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         5520                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         5520                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     20548750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     20548750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003239                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003239                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72100.877193                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72100.877193                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  18137033125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           477.504340                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              519827                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1315                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            395.305703                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   477.504340                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.932626                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.932626                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          503                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           97                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          401                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.982422                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            955030                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           955030                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  18137033125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  18137033125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
