INFO: [VRFC 10-2263] Analyzing Verilog file "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/GLB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GLB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/GLB_addr_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GLB_addr_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/TOP_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/ifmap_load_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifmap_load_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/ifmap_loader.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifmap_loader
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/ifmap_sequencer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifmap_sequencer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/true_dpbram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module true_dpbram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/wght_load_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wght_load_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sim_1/imports/tb/tb_TOP_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_TOP_ctrl
