// Seed: 257739600
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output logic [7:0] id_3;
  inout tri0 id_2;
  input wire id_1;
  assign id_2 = 1'h0;
  assign {id_4, -1} = id_9;
  supply0 id_13 = id_2 + id_1;
  module_0 modCall_1 (
      id_12,
      id_5
  );
  wire id_14;
endmodule
