library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity Seven_seg is
	port (	b: in std_logic_vector(7 downto 0);
				s_reset, n_reset, s_count_en, store_data, n_count_en: out std_logic 	
			);
end entity UART_Receiver;

architecture behaviour of UART_Receiver is
type fsm_states is (idle, start, data, stop);
signal CS, NS : fsm_states;
