# SVLib: A synthesizable SystemVerilog Library for ASICs and FPGAs design

## Overview

This library contains a collection of reusable modules and functions for ASIC and FPGA design.

## Modules
    * Registers and Register Files
    * Clock Domain Crossing (CDC) Synchronizers
    * Clock Gating
    * Integer Multipliers

For business inquiries, reach out at [info@siliscale.com](mailto:info@siliscale.com).