INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab3/RAM/RAM.srcs/sources_1/ip/block_ram/sim/block_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module block_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab3/RAM/RAM.srcs/sources_1/new/ram_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab3/RAM/RAM.sim/sim_2/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
