0.6
2019.1
May 24 2019
15:06:07
C:/top/f7/vicilab/sample_projects/applications/DSPProcFolders/DSPProc_S21/DSPProc/memory/CSR_4x32Reg/CSR_4x32Reg/CSR_4x32Reg.vhd,1631137952,vhdl,,,,csr_4x32reg,,,,,,,,
C:/top/f7/vicilab/sample_projects/applications/DSPProcFolders/DSPProc_S21/DSPProc/memory/CSR_4x32Reg/CSR_4x32Reg/testbench/CSR_4x32Reg_TB.vhd,1631128867,vhdl,,,,csr_4x32reg_tb,,,,,,,,
C:/top/f7/vicilab/sample_projects/applications/DSPProcFolders/DSPProc_S21/DSPProc/pkgAndComponents/arrayPackage.vhd,1631110823,vhdl,C:/top/f7/vicilab/sample_projects/applications/DSPProcFolders/DSPProc_S21/DSPProc/memory/CSR_4x32Reg/CSR_4x32Reg/CSR_4x32Reg.vhd;C:/top/f7/vicilab/sample_projects/applications/DSPProcFolders/DSPProc_S21/DSPProc/memory/CSR_4x32Reg/CSR_4x32Reg/testbench/CSR_4x32Reg_TB.vhd,,,arraypackage,,,,,,,,
