//comment (incomplete) title-B.sym
port #(.basename(passive-1.sym),.net(a)) a (.int(x_cn_0),.ext(a));
place #(.x(49800),.y(44600)) 49800:44600 (.port(x_cn_0));
port #(.basename(passive-1.sym),.net(b)) b (.int(x_cn_1),.ext(b));
place #(.x(47500),.y(44600)) 47500:44600 (.port(x_cn_1));
RESISTOR #(.basename(resistor-1.sym),.class(DISCRETE),.pins(2),.value(1)) R_1 (.1(x_cn_2),.2(x_cn_3));
place #(.x(48100),.y(44600)) 48100:44600 (.port(x_cn_2));
place #(.x(49000),.y(44600)) 49000:44600 (.port(x_cn_3));
net #() net0 (.p(x_cn_0),.n(x_cn_3));
net #() net1 (.p(x_cn_1),.n(x_cn_2));
endmodule // res_net.sch

res_net.sch #() s1 (.a(n1),.b(n2));
