<dec f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h' l='952' type='uint64_t llvm::SIInstrInfo::getDefaultRsrcDataFormat() const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp' l='1646' u='c' c='_ZNK12_GLOBAL__N_118AMDGPUDAGToDAGISel17SelectMUBUFOffsetEN4llvm7SDValueERS2_S3_S3_S3_S3_S3_S3_S3_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='3955' u='c' c='_ZL15buildAddr64RSrcRN4llvm16MachineIRBuilderERNS_19MachineRegisterInfoERKNS_11SIInstrInfoENS_8RegisterE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='3964' u='c' c='_ZL14buildOffsetSrcRN4llvm16MachineIRBuilderERNS_19MachineRegisterInfoERKNS_11SIInstrInfoENS_8RegisterE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='11171' u='c' c='_ZNK4llvm16SITargetLowering14wrapAddr64RsrcERNS_12SelectionDAGERKNS_5SDLocENS_7SDValueE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='5012' u='c' c='_ZL14extractRsrcPtrRKN4llvm11SIInstrInfoERNS_12MachineInstrERNS_14MachineOperandE'/>
<def f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='6615' ll='6635' type='uint64_t llvm::SIInstrInfo::getDefaultRsrcDataFormat() const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='6638' u='c' c='_ZNK4llvm11SIInstrInfo21getScratchRsrcWords23Ev'/>
