# ALU
Verilog code for simulation of Arithmetic Logic Unit for SDLX processor.
