The following files were generated for 'LogicAnalyzer' in directory
D:\Work Zone\FPGA\TX\TX_UART_Module\ipcore_dir\

XCO file generator:
   Generate an XCO file for compatibility with legacy flows.

   * LogicAnalyzer.xco

Creates an implementation netlist:
   Creates an implementation netlist for the IP.

   * LogicAnalyzer.cdc
   * LogicAnalyzer.constraints/LogicAnalyzer.ucf
   * LogicAnalyzer.constraints/LogicAnalyzer.xdc
   * LogicAnalyzer.ncf
   * LogicAnalyzer.ngc
   * LogicAnalyzer.ucf
   * LogicAnalyzer.v
   * LogicAnalyzer.veo
   * LogicAnalyzer.xdc
   * LogicAnalyzer_xmdf.tcl

IP Symbol Generator:
   Generate an IP symbol based on the current project options'.

   * LogicAnalyzer.asy

SYM file generator:
   Generate a SYM file for compatibility with legacy flows

   * LogicAnalyzer.sym

Generate ISE subproject:
   Create an ISE subproject for use when including this core in ISE designs

   * LogicAnalyzer.gise
   * LogicAnalyzer.xise
   * _xmsgs/pn_parser.xmsgs

Deliver Readme:
   Readme file for the IP.

   * LogicAnalyzer_readme.txt

Generate FLIST file:
   Text file listing all of the output files produced when a customized core was
   generated in the CORE Generator.

   * LogicAnalyzer_flist.txt

Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

