<BaliSimProject version="1.3" path="sim" stage="0" language="-1" name="tb_pll" simType="ModelSim">
    <Source worklib="work" path="pll/pll.v" type="VERILOG" langstandard="" include="none"/>
    <Source worklib="work" path="source/tb_pll.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <SimLib value="pmi_work ovi_machxo2"/>
    <GlbInc value=""/>
    <Macro value=""/>
    <TopModule instance="" language="VERILOG" name="tb"/>
</BaliSimProject>
