// Generated by CIRCT firtool-1.75.0
module ClockGroupAsyncResetCoercer(	// @[generators/chipyard/src/main/scala/clocking/ClockGroupAsyncResetCoercer.scala:26:9]
  input  auto_async_reset_coercer_in_member_allClocks_uncore_clock,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  auto_async_reset_coercer_in_member_allClocks_uncore_reset,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output auto_async_reset_coercer_out_member_allClocks_uncore_clock,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output auto_async_reset_coercer_out_member_allClocks_uncore_reset	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
);

  assign auto_async_reset_coercer_out_member_allClocks_uncore_clock = auto_async_reset_coercer_in_member_allClocks_uncore_clock;	// @[generators/chipyard/src/main/scala/clocking/ClockGroupAsyncResetCoercer.scala:26:9]
  assign auto_async_reset_coercer_out_member_allClocks_uncore_reset = auto_async_reset_coercer_in_member_allClocks_uncore_reset;	// @[generators/chipyard/src/main/scala/clocking/ClockGroupAsyncResetCoercer.scala:26:9]
endmodule

