strict digraph "compose( ,  )" {
	node [label="\N"];
	"12:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f1e04f837d0>",
		fillcolor=turquoise,
		label="12:BL
q <= (reset)? 4'b1111 : 
     (q == 4'b0111)? 4'b1111 : q + 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1e04ff7390>]",
		style=filled,
		typ=Block];
	"Leaf_11:AL"	[def_var="['q']",
		label="Leaf_11:AL"];
	"12:BL" -> "Leaf_11:AL"	[cond="[]",
		lineno=None];
	"11:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f1e052b5e10>",
		clk_sens=True,
		fillcolor=gold,
		label="11:AL",
		sens="['clk', 'reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'q']"];
	"11:AL" -> "12:BL"	[cond="[]",
		lineno=None];
	"Leaf_11:AL" -> "11:AL";
}
