#ifndef __MDSSREG_1_16_0_H__
#define __MDSSREG_1_16_0_H__
/*
===========================================================================
*/
/**
  @file mdssreg_1.16.0.h
  @brief Auto-generated HWIO interface include file.
  This file contains HWIO register definitions for the following modules:
   MMSS_MDSS_HW
   MMSS_MDP_SSPP_TOP0 
   MMSS_MDP_SMP_TOP0
   MMSS_MDP_SSPP_TOP1 
   MMSS_MDP_SMP_TOP1 
   MMSS_MDP_DSPP_TOP0 
   MMSS_MDP_PERIPH_TOP0
   MMSS_MDP_SSPP_TOP2
   MMSS_MDP_PERIPH_TOP1
   MMSS_MDP_CTL_0 
   MMSS_MDP_CTL_1 
   MMSS_MDP_CTL_2 
   MMSS_MDP_CTL_3 
   MMSS_MDP_CTL_4 
   MMSS_MDP_SSPP_IGC_LUT 
   MMSS_MDP_VP_0_VIG_0_SSPP 
   MMSS_MDP_VP_0_VIG_0 
   MMSS_MDP_VP_0_VIG_0_PCC
   MMSS_MDP_VP_0_VIG_1_SSPP 
   MMSS_MDP_VP_0_VIG_1 
   MMSS_MDP_VP_0_VIG_1_PCC
   MMSS_MDP_VP_0_VIG_2_SSPP 
   MMSS_MDP_VP_0_VIG_2 
   MMSS_MDP_VP_0_VIG_2_PCC
   MMSS_MDP_VP_0_VIG_3_SSPP 
   MMSS_MDP_VP_0_VIG_3 
   MMSS_MDP_VP_0_VIG_3_PCC
   MMSS_MDP_VP_0_RGB_0_SSPP 
   MMSS_MDP_VP_0_RGB_0 
   MMSS_MDP_VP_0_RGB_0_PCC 
   MMSS_MDP_VP_0_RGB_1_SSPP 
   MMSS_MDP_VP_0_RGB_1 
   MMSS_MDP_VP_0_RGB_1_PCC 
   MMSS_MDP_VP_0_RGB_2_SSPP 
   MMSS_MDP_VP_0_RGB_2 
   MMSS_MDP_VP_0_RGB_2_PCC 
   MMSS_MDP_VP_0_RGB_3_SSPP 
   MMSS_MDP_VP_0_RGB_3 
   MMSS_MDP_VP_0_RGB_3_PCC 
   MMSS_MDP_VP_0_DMA_0_SSPP
   MMSS_MDP_VP_0_DMA_0
   MMSS_MDP_VP_0_DMA_0_PCC
   MMSS_MDP_VP_0_DMA_1_SSPP
   MMSS_MDP_VP_0_DMA_1
   MMSS_MDP_VP_0_DMA_1_PCC
   MMSS_MDP_VP_0_CURSOR_0
   MMSS_MDP_VP_0_CURSOR_0_SSPP
   MMSS_MDP_VP_0_CURSOR_1
   MMSS_MDP_VP_0_CURSOR_1_SSPP 
   MMSS_MDP_VP_0_LAYER_0 
   MMSS_MDP_VP_0_LAYER_0_PGC 
   MMSS_MDP_VP_0_LAYER_1 
   MMSS_MDP_VP_0_LAYER_1_PGC 
   MMSS_MDP_VP_0_LAYER_2 
   MMSS_MDP_VP_0_LAYER_2_PGC 
   MMSS_MDP_VP_0_LAYER_3 
   MMSS_MDP_VP_0_LAYER_3_PGC 
   MMSS_MDP_VP_0_LAYER_4 
   MMSS_MDP_VP_0_LAYER_4_PGC 
   MMSS_MDP_VP_0_LAYER_5 
   MMSS_MDP_VP_0_LAYER_5_PGC 
   MMSS_MDP_VP_0_DSPP_0
   MMSS_MDP_VP_0_DSPP_0_GAMUT 
   MMSS_MDP_VP_0_DSPP_0_PCC
   MMSS_MDP_VP_0_DSPP_0_PGC
   MMSS_MDP_VP_0_DSPP_1
   MMSS_MDP_VP_0_DSPP_1_GAMUT 
   MMSS_MDP_VP_0_DSPP_1_PCC
   MMSS_MDP_VP_0_DSPP_1_PGC
   MMSS_MDP_VP_0_DSPP_2
   MMSS_MDP_VP_0_DSPP_2_GAMUT 
   MMSS_MDP_VP_0_DSPP_2_PCC
   MMSS_MDP_VP_0_DSPP_2_PGC
   MMSS_MDP_VP_0_DSPP_3
   MMSS_MDP_VP_0_DSPP_3_GAMUT 
   MMSS_MDP_VP_0_DSPP_3_PCC
   MMSS_MDP_VP_0_DSPP_3_PGC
   MMSS_MDP_WB_0 
   MMSS_MDP_WB_1 
   MMSS_MDP_WB_2 
   MMSS_MDP_INTF_0
   MMSS_MDP_INTF_1
   MMSS_MDP_INTF_2
   MMSS_MDP_INTF_3
   MMSS_MDP_INTF_4
   MMSS_MDP_PP_0 
   MMSS_MDP_PP_1 
   MMSS_MDP_PP_2 
   MMSS_MDP_PP_3 
   MMSS_MDP_PP_4 
   MMSS_MDP_ENCR_NS_0 
   MMSS_MDP_ENCR_S_0 
   MMSS_MDP_AADC_0
   MMSS_MDP_AADC_1
   MMSS_MDP_AADC_2
   MMSS_MDP_CDM_0 
   MMSS_MDP_CDM_0_CSC_10 
   MMSS_MDP_CDM_0_CDWN2 
   MMSS_MDP_CDM_0_HDMI_PACK 
   MMSS_MDP_DSC_0 
   MMSS_MDP_DSC_1 
   MMSS_MDP_SCM3_0 
   MMSS_MDP_QDSS
   MMSS_DSI_0_DSI
   MMSS_DSI_0_PHY
   MMSS_DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON 
   MMSS_DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN 
   MMSS_DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN 
   MMSS_DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN 
   MMSS_DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN 
   MMSS_DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN 
   MMSS_DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE 
   MMSS_DSI_1_DSI 
   MMSS_DSI_1_PHY
   MMSS_DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON 
   MMSS_DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN
   MMSS_DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN
   MMSS_DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN
   MMSS_DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN 
   MMSS_DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN 
   MMSS_DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE 
   MMSS_VBIF_VBIF_SDE
   MMSS_MMSS_SEC_DSI_0_SEC 
   MMSS_MMSS_SEC_DSI_1_SEC 
  'Include' filters applied: 
  'Exclude' filters applied: RESERVED DUMMY 
*/
/*
  ===========================================================================
  Copyright (c) 2015 Qualcomm Technologies Incorporated.
  All Rights Reserved.
  Qualcomm Confidential and Proprietary
  Export of this technology or software is regulated by the U.S. Government.
  Diversion contrary to U.S. law prohibited.
  All ideas, data and information contained in or disclosed by
  this document are confidential and proprietary information of
  Qualcomm Technologies Incorporated and all rights therein are expressly reserved.
  By accepting this material the recipient agrees that this material
  and the information contained therein are held in confidence and in
  trust and will not be used, copied, reproduced in whole or in part,
  nor its contents revealed in any manner to others without the express
  written permission of Qualcomm Technologies Incorporated.
  ===========================================================================
  ===========================================================================
*/
/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDSS_HW
 *--------------------------------------------------------------------------*/
#define MMSS_MDSS_HW_REG_BASE_OFFS                                               0x00000000
#define HWIO_MMSS_MDSS_HW_HW_VERSION_OFFS                                        (MMSS_MDSS_HW_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDSS_HW_MDSS_PHY_PLL_SWI_ACCESS_CTL_OFFS                       (MMSS_MDSS_HW_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_MDSS_HW_INTR_STATUS_OFFS                                       (MMSS_MDSS_HW_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_0_OFFS                           (MMSS_MDSS_HW_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_1_OFFS                           (MMSS_MDSS_HW_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_2_OFFS                           (MMSS_MDSS_HW_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_3_OFFS                           (MMSS_MDSS_HW_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_4_OFFS                           (MMSS_MDSS_HW_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_5_OFFS                           (MMSS_MDSS_HW_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_6_OFFS                           (MMSS_MDSS_HW_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_7_OFFS                           (MMSS_MDSS_HW_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_8_OFFS                           (MMSS_MDSS_HW_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_9_OFFS                           (MMSS_MDSS_HW_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_10_OFFS                          (MMSS_MDSS_HW_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_11_OFFS                          (MMSS_MDSS_HW_REG_BASE_OFFS + 0x00000040)
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_12_OFFS                          (MMSS_MDSS_HW_REG_BASE_OFFS + 0x00000044)
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_13_OFFS                          (MMSS_MDSS_HW_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_14_OFFS                          (MMSS_MDSS_HW_REG_BASE_OFFS + 0x0000004c)
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_15_OFFS                          (MMSS_MDSS_HW_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_MDSS_HW_UBWC_ENC_HW_VERSION_OFFS                               (MMSS_MDSS_HW_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_MDSS_HW_UBWC_DEC_HW_VERSION_OFFS                               (MMSS_MDSS_HW_REG_BASE_OFFS + 0x00000058)
#define HWIO_MMSS_MDSS_HW_MDSS_VBIF_UBWC_CLK_CTRL_OFFS                           (MMSS_MDSS_HW_REG_BASE_OFFS + 0x00000060)
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_0_OFFS                         (MMSS_MDSS_HW_REG_BASE_OFFS + 0x00000070)
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_1_OFFS                         (MMSS_MDSS_HW_REG_BASE_OFFS + 0x00000074)
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_2_OFFS                         (MMSS_MDSS_HW_REG_BASE_OFFS + 0x00000078)
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_3_OFFS                         (MMSS_MDSS_HW_REG_BASE_OFFS + 0x0000007c)
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_4_OFFS                         (MMSS_MDSS_HW_REG_BASE_OFFS + 0x00000080)
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_5_OFFS                         (MMSS_MDSS_HW_REG_BASE_OFFS + 0x00000084)
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_6_OFFS                         (MMSS_MDSS_HW_REG_BASE_OFFS + 0x00000088)
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_7_OFFS                         (MMSS_MDSS_HW_REG_BASE_OFFS + 0x0000008c)
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_8_OFFS                         (MMSS_MDSS_HW_REG_BASE_OFFS + 0x00000090)
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_9_OFFS                         (MMSS_MDSS_HW_REG_BASE_OFFS + 0x00000094)
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_10_OFFS                        (MMSS_MDSS_HW_REG_BASE_OFFS + 0x00000098)
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_11_OFFS                        (MMSS_MDSS_HW_REG_BASE_OFFS + 0x0000009c)
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_12_OFFS                        (MMSS_MDSS_HW_REG_BASE_OFFS + 0x000000a0)
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_13_OFFS                        (MMSS_MDSS_HW_REG_BASE_OFFS + 0x000000a4)
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_14_OFFS                        (MMSS_MDSS_HW_REG_BASE_OFFS + 0x000000a8)
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_15_OFFS                        (MMSS_MDSS_HW_REG_BASE_OFFS + 0x000000ac)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_SSPP_TOP0 
*--------------------------------------------------------------------------*/
#define MMSS_MDP_SSPP_TOP0_REG_BASE_OFFS                                       0x00001000
#define HWIO_MMSS_MDP_HW_VERSION_OFFS                                          (MMSS_MDP_SSPP_TOP0_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_DISP_INTF_SEL_OFFS                                       (MMSS_MDP_SSPP_TOP0_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_INTR2_EN_OFFS                                            (MMSS_MDP_SSPP_TOP0_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_INTR2_STATUS_OFFS                                        (MMSS_MDP_SSPP_TOP0_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_MDP_INTR_EN_OFFS                                             (MMSS_MDP_SSPP_TOP0_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_INTR_STATUS_OFFS                                         (MMSS_MDP_SSPP_TOP0_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_MDP_INTR_CLEAR_OFFS                                          (MMSS_MDP_SSPP_TOP0_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_MDP_HIST_INTR_EN_OFFS                                        (MMSS_MDP_SSPP_TOP0_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_MDP_HIST_INTR_STATUS_OFFS                                    (MMSS_MDP_SSPP_TOP0_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_HIST_INTR_CLEAR_OFFS                                     (MMSS_MDP_SSPP_TOP0_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_MDP_SSPP_SPARE_0_OFFS                                    (MMSS_MDP_SSPP_TOP0_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_MDP_INTR2_CLEAR_OFFS                                         (MMSS_MDP_SSPP_TOP0_REG_BASE_OFFS + 0x0000002c)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_SMP_TOP0 
*--------------------------------------------------------------------------*/
#define MMSS_MDP_SMP_TOP0_REG_BASE_OFFS                                         0x00001030
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_0_OFFS                           (MMSS_MDP_SMP_TOP0_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_1_OFFS                           (MMSS_MDP_SMP_TOP0_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_2_OFFS                           (MMSS_MDP_SMP_TOP0_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_3_OFFS                           (MMSS_MDP_SMP_TOP0_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_4_OFFS                           (MMSS_MDP_SMP_TOP0_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_5_OFFS                           (MMSS_MDP_SMP_TOP0_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_6_OFFS                           (MMSS_MDP_SMP_TOP0_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_7_OFFS                           (MMSS_MDP_SMP_TOP0_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_8_OFFS                           (MMSS_MDP_SMP_TOP0_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_9_OFFS                           (MMSS_MDP_SMP_TOP0_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_10_OFFS                          (MMSS_MDP_SMP_TOP0_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_WR_CLIENT_0_OFFS                           (MMSS_MDP_SMP_TOP0_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_WR_CLIENT_1_OFFS                           (MMSS_MDP_SMP_TOP0_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_WR_CLIENT_2_OFFS                           (MMSS_MDP_SMP_TOP0_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_0_OFFS                                        (MMSS_MDP_SMP_TOP0_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_1_OFFS                                        (MMSS_MDP_SMP_TOP0_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_2_OFFS                                        (MMSS_MDP_SMP_TOP0_REG_BASE_OFFS + 0x00000058)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_3_OFFS                                        (MMSS_MDP_SMP_TOP0_REG_BASE_OFFS + 0x0000005c)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_4_OFFS                                        (MMSS_MDP_SMP_TOP0_REG_BASE_OFFS + 0x00000060)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_5_OFFS                                        (MMSS_MDP_SMP_TOP0_REG_BASE_OFFS + 0x00000064)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_6_OFFS                                        (MMSS_MDP_SMP_TOP0_REG_BASE_OFFS + 0x00000068)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_7_OFFS                                        (MMSS_MDP_SMP_TOP0_REG_BASE_OFFS + 0x0000006c)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_8_OFFS                                        (MMSS_MDP_SMP_TOP0_REG_BASE_OFFS + 0x00000070)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_9_OFFS                                        (MMSS_MDP_SMP_TOP0_REG_BASE_OFFS + 0x00000074)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_10_OFFS                                       (MMSS_MDP_SMP_TOP0_REG_BASE_OFFS + 0x00000078)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_11_OFFS                                       (MMSS_MDP_SMP_TOP0_REG_BASE_OFFS + 0x0000007c)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_12_OFFS                                       (MMSS_MDP_SMP_TOP0_REG_BASE_OFFS + 0x00000080)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_13_OFFS                                       (MMSS_MDP_SMP_TOP0_REG_BASE_OFFS + 0x00000084)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_14_OFFS                                       (MMSS_MDP_SMP_TOP0_REG_BASE_OFFS + 0x00000088)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_15_OFFS                                       (MMSS_MDP_SMP_TOP0_REG_BASE_OFFS + 0x0000008c)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_16_OFFS                                       (MMSS_MDP_SMP_TOP0_REG_BASE_OFFS + 0x00000090)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_17_OFFS                                       (MMSS_MDP_SMP_TOP0_REG_BASE_OFFS + 0x00000094)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_18_OFFS                                       (MMSS_MDP_SMP_TOP0_REG_BASE_OFFS + 0x00000098)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_19_OFFS                                       (MMSS_MDP_SMP_TOP0_REG_BASE_OFFS + 0x0000009c)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_20_OFFS                                       (MMSS_MDP_SMP_TOP0_REG_BASE_OFFS + 0x000000a0)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_21_OFFS                                       (MMSS_MDP_SMP_TOP0_REG_BASE_OFFS + 0x000000a4)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_0_OFFS                                        (MMSS_MDP_SMP_TOP0_REG_BASE_OFFS + 0x00000100)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_1_OFFS                                        (MMSS_MDP_SMP_TOP0_REG_BASE_OFFS + 0x00000104)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_2_OFFS                                        (MMSS_MDP_SMP_TOP0_REG_BASE_OFFS + 0x00000108)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_3_OFFS                                        (MMSS_MDP_SMP_TOP0_REG_BASE_OFFS + 0x0000010c)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_4_OFFS                                        (MMSS_MDP_SMP_TOP0_REG_BASE_OFFS + 0x00000110)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_5_OFFS                                        (MMSS_MDP_SMP_TOP0_REG_BASE_OFFS + 0x00000114)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_6_OFFS                                        (MMSS_MDP_SMP_TOP0_REG_BASE_OFFS + 0x00000118)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_7_OFFS                                        (MMSS_MDP_SMP_TOP0_REG_BASE_OFFS + 0x0000011c)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_8_OFFS                                        (MMSS_MDP_SMP_TOP0_REG_BASE_OFFS + 0x00000120)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_9_OFFS                                        (MMSS_MDP_SMP_TOP0_REG_BASE_OFFS + 0x00000124)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_10_OFFS                                       (MMSS_MDP_SMP_TOP0_REG_BASE_OFFS + 0x00000128)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_11_OFFS                                       (MMSS_MDP_SMP_TOP0_REG_BASE_OFFS + 0x0000012c)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_12_OFFS                                       (MMSS_MDP_SMP_TOP0_REG_BASE_OFFS + 0x00000130)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_13_OFFS                                       (MMSS_MDP_SMP_TOP0_REG_BASE_OFFS + 0x00000134)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_14_OFFS                                       (MMSS_MDP_SMP_TOP0_REG_BASE_OFFS + 0x00000138)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_15_OFFS                                       (MMSS_MDP_SMP_TOP0_REG_BASE_OFFS + 0x0000013c)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_16_OFFS                                       (MMSS_MDP_SMP_TOP0_REG_BASE_OFFS + 0x00000140)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_17_OFFS                                       (MMSS_MDP_SMP_TOP0_REG_BASE_OFFS + 0x00000144)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_18_OFFS                                       (MMSS_MDP_SMP_TOP0_REG_BASE_OFFS + 0x00000148)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_19_OFFS                                       (MMSS_MDP_SMP_TOP0_REG_BASE_OFFS + 0x0000014c)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_20_OFFS                                       (MMSS_MDP_SMP_TOP0_REG_BASE_OFFS + 0x00000150)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_21_OFFS                                       (MMSS_MDP_SMP_TOP0_REG_BASE_OFFS + 0x00000154)
#define HWIO_MMSS_MDP_SSPP0_DEBUGBUS_CTRL_OFFS                                  (MMSS_MDP_SMP_TOP0_REG_BASE_OFFS + 0x00000158)
#define HWIO_MMSS_MDP_SSPP0_DEBUGBUS_STATUS_OFFS                                (MMSS_MDP_SMP_TOP0_REG_BASE_OFFS + 0x0000015c)
#define HWIO_MMSS_MDP_RT_NRT_VBIF_CLIENT_SEL_OFFS                               (MMSS_MDP_SMP_TOP0_REG_BASE_OFFS + 0x00000160)
#define HWIO_MMSS_MDP_AXI_INTF_DEBUGBUS_CTRL_OFFS                               (MMSS_MDP_SMP_TOP0_REG_BASE_OFFS + 0x00000164)
#define HWIO_MMSS_MDP_AXI_INTF_DEBUGBUS_STATUS_OFFS                             (MMSS_MDP_SMP_TOP0_REG_BASE_OFFS + 0x00000168)
#define HWIO_MMSS_MDP_QOS_REMAPPER_CLASS_0_OFFS                                 (MMSS_MDP_SMP_TOP0_REG_BASE_OFFS + 0x000001b0)
#define HWIO_MMSS_MDP_QOS_REMAPPER_CLASS_1_OFFS                                 (MMSS_MDP_SMP_TOP0_REG_BASE_OFFS + 0x000001b4)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_SSPP_TOP1 
*--------------------------------------------------------------------------*/
#define MMSS_MDP_SSPP_TOP1_REG_BASE_OFFS                                               0x000011e8
#define HWIO_MMSS_MDP_SW_RESET_CTRL_OFFS                                               (MMSS_MDP_SSPP_TOP1_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_UPPER_NEWROI_PRIOR_TO_START_OFFS                                 (MMSS_MDP_SSPP_TOP1_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_VIG_PA_V_ADJUST_C_ROMN_OFFS                                      (MMSS_MDP_SSPP_TOP1_REG_BASE_OFFS + 0x000000a8)
#define HWIO_MMSS_MDP_VIG_PA_V_ADJUST_SV_ROMN_OFFS                                     (MMSS_MDP_SSPP_TOP1_REG_BASE_OFFS + 0x000000ac)
#define HWIO_MMSS_MDP_SSPP1_DEBUGBUS_CTRL_OFFS                                         (MMSS_MDP_SSPP_TOP1_REG_BASE_OFFS + 0x000000b0)
#define HWIO_MMSS_MDP_SSPP1_DEBUGBUS_STATUS_OFFS                                       (MMSS_MDP_SSPP_TOP1_REG_BASE_OFFS + 0x000000b4)
#define HWIO_MMSS_MDP_UP_MISR_SEL_OFFS                                                 (MMSS_MDP_SSPP_TOP1_REG_BASE_OFFS + 0x000000b8)
#define HWIO_MMSS_MDP_UP_MISR_CTRL_OFFS                                                (MMSS_MDP_SSPP_TOP1_REG_BASE_OFFS + 0x000000bc)
#define HWIO_MMSS_MDP_UP_MISR_SIGN_MDP_OFFS                                            (MMSS_MDP_SSPP_TOP1_REG_BASE_OFFS + 0x000000c0)
#define HWIO_MMSS_MDP_CLK_CTRL0_OFFS                                                   (MMSS_MDP_SSPP_TOP1_REG_BASE_OFFS + 0x000000c4)
#define HWIO_MMSS_MDP_CLK_STATUS0_OFFS                                                 (MMSS_MDP_SSPP_TOP1_REG_BASE_OFFS + 0x000000c8)
#define HWIO_MMSS_MDP_CLK_CTRL1_OFFS                                                   (MMSS_MDP_SSPP_TOP1_REG_BASE_OFFS + 0x000000cc)
#define HWIO_MMSS_MDP_CLK_STATUS1_OFFS                                                 (MMSS_MDP_SSPP_TOP1_REG_BASE_OFFS + 0x000000d0)
#define HWIO_MMSS_MDP_CLK_CTRL2_OFFS                                                   (MMSS_MDP_SSPP_TOP1_REG_BASE_OFFS + 0x000000d4)
#define HWIO_MMSS_MDP_CLK_STATUS2_OFFS                                                 (MMSS_MDP_SSPP_TOP1_REG_BASE_OFFS + 0x000000d8)
#define HWIO_MMSS_MDP_CLK_CTRL6_OFFS                                                   (MMSS_MDP_SSPP_TOP1_REG_BASE_OFFS + 0x000000dc)
#define HWIO_MMSS_MDP_CLK_STATUS6_OFFS                                                 (MMSS_MDP_SSPP_TOP1_REG_BASE_OFFS + 0x000000e0)
#define HWIO_MMSS_MDP_VIDEO_INTF_UNDERFLOW_CTL_OFFS                                    (MMSS_MDP_SSPP_TOP1_REG_BASE_OFFS + 0x000000f8)
#define HWIO_MMSS_MDP_SPLIT_DISPLAY_EN_OFFS                                            (MMSS_MDP_SSPP_TOP1_REG_BASE_OFFS + 0x0000010c)
#define HWIO_MMSS_MDP_SPLIT_DISPLAY_UPPER_PIPE_CTRL_OFFS                               (MMSS_MDP_SSPP_TOP1_REG_BASE_OFFS + 0x00000110)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_SMP_TOP1 
*--------------------------------------------------------------------------*/
#define MMSS_MDP_SMP_TOP1_REG_BASE_OFFS                                    0x000012fc
#define HWIO_MMSS_MDP_DEBUGBUS_VBIF_ATB_OFFS                               (MMSS_MDP_SMP_TOP1_REG_BASE_OFFS + 0x00000000)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_DSPP_TOP0 
*--------------------------------------------------------------------------*/
#define MMSS_MDP_DSPP_TOP0_REG_BASE_OFFS                                   0x00001300
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR0_RAM_LUTN_OFFS                        (MMSS_MDP_DSPP_TOP0_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR1_RAM_LUTN_OFFS                        (MMSS_MDP_DSPP_TOP0_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR2_RAM_LUTN_OFFS                        (MMSS_MDP_DSPP_TOP0_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR0_ROM0_LUTN_OFFS                       (MMSS_MDP_DSPP_TOP0_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR1_ROM0_LUTN_OFFS                       (MMSS_MDP_DSPP_TOP0_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR2_ROM0_LUTN_OFFS                       (MMSS_MDP_DSPP_TOP0_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR0_ROM1_LUTN_OFFS                       (MMSS_MDP_DSPP_TOP0_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR1_ROM1_LUTN_OFFS                       (MMSS_MDP_DSPP_TOP0_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR2_ROM1_LUTN_OFFS                       (MMSS_MDP_DSPP_TOP0_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_MDP_MDP_DSPP_SPARE_0_OFFS                                (MMSS_MDP_DSPP_TOP0_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_MDP_PPB0_CNTL_OFFS                                       (MMSS_MDP_DSPP_TOP0_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_MDP_PPB0_CONFIG_OFFS                                     (MMSS_MDP_DSPP_TOP0_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_MDP_PPB1_CNTL_OFFS                                       (MMSS_MDP_DSPP_TOP0_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_MDP_PPB1_CONFIG_OFFS                                     (MMSS_MDP_DSPP_TOP0_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_MDP_DSPP_PA_V_ADJUST_C_ROMN_OFFS                         (MMSS_MDP_DSPP_TOP0_REG_BASE_OFFS + 0x00000040)
#define HWIO_MMSS_MDP_DSPP_PA_V_ADJUST_SV_ROMN_OFFS                        (MMSS_MDP_DSPP_TOP0_REG_BASE_OFFS + 0x00000044)
#define HWIO_MMSS_MDP_DSPP_DEBUGBUS_CTRL_OFFS                              (MMSS_MDP_DSPP_TOP0_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_MDP_DSPP_DEBUGBUS_STATUS_OFFS                            (MMSS_MDP_DSPP_TOP0_REG_BASE_OFFS + 0x0000004c)
#define HWIO_MMSS_MDP_LP_MISR_SEL_OFFS                                     (MMSS_MDP_DSPP_TOP0_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_MDP_LP_MISR_CTRL_OFFS                                    (MMSS_MDP_DSPP_TOP0_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_MDP_LP_MISR_SIGN_MDP_OFFS                                (MMSS_MDP_DSPP_TOP0_REG_BASE_OFFS + 0x00000068)
#define HWIO_MMSS_MDP_HW_EVENTS_CTL_OFFS                                   (MMSS_MDP_DSPP_TOP0_REG_BASE_OFFS + 0x0000007c)
#define HWIO_MMSS_MDP_DANGER_STATUS_OFFS                                   (MMSS_MDP_DSPP_TOP0_REG_BASE_OFFS + 0x00000060)
#define HWIO_MMSS_MDP_SAFE_STATUS_OFFS                                     (MMSS_MDP_DSPP_TOP0_REG_BASE_OFFS + 0x00000064)
#define HWIO_MMSS_MDP_LP_MISR_SIGN_MDP_OFFS								   (MMSS_MDP_DSPP_TOP0_REG_BASE_OFFS + 0x00000068)
#define HWIO_MMSS_MDP_HW_EVENTS_CTL_OFFS								   (MMSS_MDP_DSPP_TOP0_REG_BASE_OFFS + 0x0000007c)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_PERIPH_TOP0
*--------------------------------------------------------------------------*/
#define MMSS_MDP_PERIPH_TOP0_REG_BASE_OFFS                                          0x00001380
#define HWIO_MMSS_MDP_WD_TIMER_0_CTL_OFFS                                           (MMSS_MDP_PERIPH_TOP0_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_WD_TIMER_0_CTL2_OFFS                                          (MMSS_MDP_PERIPH_TOP0_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_WD_TIMER_0_LOAD_VALUE_OFFS                                    (MMSS_MDP_PERIPH_TOP0_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_WD_TIMER_0_STATUS_VALUE_OFFS                                  (MMSS_MDP_PERIPH_TOP0_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_MDP_WD_TIMER_1_CTL_OFFS                                           (MMSS_MDP_PERIPH_TOP0_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_WD_TIMER_1_CTL2_OFFS                                          (MMSS_MDP_PERIPH_TOP0_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_MDP_WD_TIMER_1_LOAD_VALUE_OFFS                                    (MMSS_MDP_PERIPH_TOP0_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_MDP_WD_TIMER_1_STATUS_VALUE_OFFS                                  (MMSS_MDP_PERIPH_TOP0_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_MDP_LP_MISR_CTRL_MHL_OFFS                                         (MMSS_MDP_PERIPH_TOP0_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_LP_MISR_SIGN_MHL_OFFS                                         (MMSS_MDP_PERIPH_TOP0_REG_BASE_OFFS + 0x00000024)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_SSPP_TOP2 
*--------------------------------------------------------------------------*/
#define MMSS_MDP_SSPP_TOP2_REG_BASE_OFFS                                      0x000013a8
#define HWIO_MMSS_MDP_CLK_CTRL3_OFFS                                          (MMSS_MDP_SSPP_TOP2_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_CLK_STATUS3_OFFS                                        (MMSS_MDP_SSPP_TOP2_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_CLK_CTRL4_OFFS                                          (MMSS_MDP_SSPP_TOP2_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_CLK_STATUS4_OFFS                                        (MMSS_MDP_SSPP_TOP2_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_MDP_CLK_CTRL5_OFFS                                          (MMSS_MDP_SSPP_TOP2_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_CLK_STATUS5_OFFS                                        (MMSS_MDP_SSPP_TOP2_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_MDP_CLK_CTRL7_OFFS                                          (MMSS_MDP_SSPP_TOP2_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_MDP_CLK_STATUS7_OFFS                                        (MMSS_MDP_SSPP_TOP2_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_MDP_QOS_REMAPPER_LOWER_CLASS_0_OFFS                         (MMSS_MDP_SSPP_TOP2_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_MDP_QOS_REMAPPER_LOWER_CLASS_1_OFFS                         (MMSS_MDP_SSPP_TOP2_REG_BASE_OFFS + 0x00000034)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_PERIPH_TOP1
*--------------------------------------------------------------------------*/
#define MMSS_MDP_PERIPH_TOP1_REG_BASE_OFFS                                                   0x000013f0
#define HWIO_MMSS_MDP_SPLIT_DISPLAY_LOWER_PIPE_CTRL_OFFS                                     (MMSS_MDP_PERIPH_TOP1_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_SPLIT_DISPLAY_TE_LINE_INTERVAL_OFFS                                    (MMSS_MDP_PERIPH_TOP1_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_LOWER_NEWROI_PRIOR_TO_START_OFFS                                       (MMSS_MDP_PERIPH_TOP1_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_INTF_SW_RESET_MASK_OFFS                                                (MMSS_MDP_PERIPH_TOP1_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_MDP_HDMI_MHL_SELECT_OFFS                                                   (MMSS_MDP_PERIPH_TOP1_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_MDP_PERIPH_SPARE_0_OFFS                                                (MMSS_MDP_PERIPH_TOP1_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_MDP_MDP_OUT_CTL_0_OFFS                                                     (MMSS_MDP_PERIPH_TOP1_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_MDP_VSYNC_SEL_OFFS                                                     (MMSS_MDP_PERIPH_TOP1_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_PERIPH_DEBUGBUS_CTRL_OFFS                                              (MMSS_MDP_PERIPH_TOP1_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_MDP_PERIPH_DEBUGBUS_STATUS_OFFS                                            (MMSS_MDP_PERIPH_TOP1_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_MDP_WD_TIMER_2_CTL_OFFS                                                    (MMSS_MDP_PERIPH_TOP1_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_MDP_WD_TIMER_2_CTL2_OFFS                                                   (MMSS_MDP_PERIPH_TOP1_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_MDP_WD_TIMER_2_LOAD_VALUE_OFFS                                             (MMSS_MDP_PERIPH_TOP1_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_MDP_WD_TIMER_2_STATUS_VALUE_OFFS                                           (MMSS_MDP_PERIPH_TOP1_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_MDP_WD_TIMER_3_CTL_OFFS                                                    (MMSS_MDP_PERIPH_TOP1_REG_BASE_OFFS + 0x00000040)
#define HWIO_MMSS_MDP_WD_TIMER_3_CTL2_OFFS                                                   (MMSS_MDP_PERIPH_TOP1_REG_BASE_OFFS + 0x00000044)
#define HWIO_MMSS_MDP_WD_TIMER_3_LOAD_VALUE_OFFS                                             (MMSS_MDP_PERIPH_TOP1_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_MDP_WD_TIMER_3_STATUS_VALUE_OFFS                                           (MMSS_MDP_PERIPH_TOP1_REG_BASE_OFFS + 0x0000004c)
#define HWIO_MMSS_MDP_WD_TIMER_4_CTL_OFFS                                                    (MMSS_MDP_PERIPH_TOP1_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_MDP_WD_TIMER_4_CTL2_OFFS                                                   (MMSS_MDP_PERIPH_TOP1_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_MDP_WD_TIMER_4_LOAD_VALUE_OFFS                                             (MMSS_MDP_PERIPH_TOP1_REG_BASE_OFFS + 0x00000058)
#define HWIO_MMSS_MDP_WD_TIMER_4_STATUS_VALUE_OFFS                                           (MMSS_MDP_PERIPH_TOP1_REG_BASE_OFFS + 0x0000005c)
#define HWIO_MMSS_MDP_DCE_SEL_OFFS                                                           (MMSS_MDP_PERIPH_TOP1_REG_BASE_OFFS + 0x00000060)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_CTL_0 
*--------------------------------------------------------------------------*/
#define MMSS_MDP_CTL_0_REG_BASE_OFFS                                 0x00002000
#define HWIO_MMSS_MDP_CTL_0_LAYER_0_OFFS                             (MMSS_MDP_CTL_0_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_CTL_0_LAYER_1_OFFS                             (MMSS_MDP_CTL_0_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_CTL_0_LAYER_2_OFFS                             (MMSS_MDP_CTL_0_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_CTL_0_LAYER_3_OFFS                             (MMSS_MDP_CTL_0_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_MDP_CTL_0_LAYER_4_OFFS                             (MMSS_MDP_CTL_0_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_CTL_0_LAYER_5_OFFS                             (MMSS_MDP_CTL_0_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_CTL_0_TOP_OFFS                                 (MMSS_MDP_CTL_0_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_MDP_CTL_0_FLUSH_OFFS                               (MMSS_MDP_CTL_0_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_MDP_CTL_0_CTL_START_OFFS                           (MMSS_MDP_CTL_0_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_MDP_CTL_0_PACK_3D_OFFS                             (MMSS_MDP_CTL_0_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_CTL_0_SW_RESET_OFFS                            (MMSS_MDP_CTL_0_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_MDP_CTL_0_LAYER_0_EXT_OFFS                         (MMSS_MDP_CTL_0_REG_BASE_OFFS + 0x00000040)
#define HWIO_MMSS_MDP_CTL_0_LAYER_1_EXT_OFFS                         (MMSS_MDP_CTL_0_REG_BASE_OFFS + 0x00000044)
#define HWIO_MMSS_MDP_CTL_0_LAYER_2_EXT_OFFS                         (MMSS_MDP_CTL_0_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_MDP_CTL_0_LAYER_3_EXT_OFFS                         (MMSS_MDP_CTL_0_REG_BASE_OFFS + 0x0000004c)
#define HWIO_MMSS_MDP_CTL_0_LAYER_4_EXT_OFFS                         (MMSS_MDP_CTL_0_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_MDP_CTL_0_LAYER_5_EXT_OFFS                         (MMSS_MDP_CTL_0_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_MDP_CTL_0_SW_RESET_OVERRIDE_OFFS                   (MMSS_MDP_CTL_0_REG_BASE_OFFS + 0x00000060)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_CTL_1 
*--------------------------------------------------------------------------*/
#define MMSS_MDP_CTL_1_REG_BASE_OFFS                                 0x00002200
#define HWIO_MMSS_MDP_CTL_1_LAYER_0_OFFS                             (MMSS_MDP_CTL_1_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_CTL_1_LAYER_1_OFFS                             (MMSS_MDP_CTL_1_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_CTL_1_LAYER_2_OFFS                             (MMSS_MDP_CTL_1_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_CTL_1_LAYER_3_OFFS                             (MMSS_MDP_CTL_1_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_MDP_CTL_1_LAYER_4_OFFS                             (MMSS_MDP_CTL_1_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_CTL_1_LAYER_5_OFFS                             (MMSS_MDP_CTL_1_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_CTL_1_TOP_OFFS                                 (MMSS_MDP_CTL_1_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_MDP_CTL_1_FLUSH_OFFS                               (MMSS_MDP_CTL_1_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_MDP_CTL_1_CTL_START_OFFS                           (MMSS_MDP_CTL_1_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_MDP_CTL_1_PACK_3D_OFFS                             (MMSS_MDP_CTL_1_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_CTL_1_SW_RESET_OFFS                            (MMSS_MDP_CTL_1_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_MDP_CTL_1_LAYER_0_EXT_OFFS                         (MMSS_MDP_CTL_1_REG_BASE_OFFS + 0x00000040)
#define HWIO_MMSS_MDP_CTL_1_LAYER_1_EXT_OFFS                         (MMSS_MDP_CTL_1_REG_BASE_OFFS + 0x00000044)
#define HWIO_MMSS_MDP_CTL_1_LAYER_2_EXT_OFFS                         (MMSS_MDP_CTL_1_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_MDP_CTL_1_LAYER_3_EXT_OFFS                         (MMSS_MDP_CTL_1_REG_BASE_OFFS + 0x0000004c)
#define HWIO_MMSS_MDP_CTL_1_LAYER_4_EXT_OFFS                         (MMSS_MDP_CTL_1_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_MDP_CTL_1_LAYER_5_EXT_OFFS                         (MMSS_MDP_CTL_1_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_MDP_CTL_1_SW_RESET_OVERRIDE_OFFS                   (MMSS_MDP_CTL_1_REG_BASE_OFFS + 0x00000060)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_CTL_2 
*--------------------------------------------------------------------------*/
#define MMSS_MDP_CTL_2_REG_BASE_OFFS                                 0x00002400
#define HWIO_MMSS_MDP_CTL_2_LAYER_0_OFFS                             (MMSS_MDP_CTL_2_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_CTL_2_LAYER_1_OFFS                             (MMSS_MDP_CTL_2_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_CTL_2_LAYER_2_OFFS                             (MMSS_MDP_CTL_2_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_CTL_2_LAYER_3_OFFS                             (MMSS_MDP_CTL_2_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_MDP_CTL_2_LAYER_4_OFFS                             (MMSS_MDP_CTL_2_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_CTL_2_LAYER_5_OFFS                             (MMSS_MDP_CTL_2_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_CTL_2_TOP_OFFS                                 (MMSS_MDP_CTL_2_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_MDP_CTL_2_FLUSH_OFFS                               (MMSS_MDP_CTL_2_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_MDP_CTL_2_CTL_START_OFFS                           (MMSS_MDP_CTL_2_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_MDP_CTL_2_PACK_3D_OFFS                             (MMSS_MDP_CTL_2_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_CTL_2_SW_RESET_OFFS                            (MMSS_MDP_CTL_2_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_MDP_CTL_2_LAYER_0_EXT_OFFS                         (MMSS_MDP_CTL_2_REG_BASE_OFFS + 0x00000040)
#define HWIO_MMSS_MDP_CTL_2_LAYER_1_EXT_OFFS                         (MMSS_MDP_CTL_2_REG_BASE_OFFS + 0x00000044)
#define HWIO_MMSS_MDP_CTL_2_LAYER_2_EXT_OFFS                         (MMSS_MDP_CTL_2_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_MDP_CTL_2_LAYER_3_EXT_OFFS                         (MMSS_MDP_CTL_2_REG_BASE_OFFS + 0x0000004c)
#define HWIO_MMSS_MDP_CTL_2_LAYER_4_EXT_OFFS                         (MMSS_MDP_CTL_2_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_MDP_CTL_2_LAYER_5_EXT_OFFS                         (MMSS_MDP_CTL_2_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_MDP_CTL_2_SW_RESET_OVERRIDE_OFFS                   (MMSS_MDP_CTL_2_REG_BASE_OFFS + 0x00000060)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_CTL_3 
*--------------------------------------------------------------------------*/
#define MMSS_MDP_CTL_3_REG_BASE_OFFS                                 0x00002600
#define HWIO_MMSS_MDP_CTL_3_LAYER_0_OFFS                             (MMSS_MDP_CTL_3_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_CTL_3_LAYER_1_OFFS                             (MMSS_MDP_CTL_3_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_CTL_3_LAYER_2_OFFS                             (MMSS_MDP_CTL_3_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_CTL_3_LAYER_3_OFFS                             (MMSS_MDP_CTL_3_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_MDP_CTL_3_LAYER_4_OFFS                             (MMSS_MDP_CTL_3_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_CTL_3_LAYER_5_OFFS                             (MMSS_MDP_CTL_3_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_CTL_3_TOP_OFFS                                 (MMSS_MDP_CTL_3_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_MDP_CTL_3_FLUSH_OFFS                               (MMSS_MDP_CTL_3_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_MDP_CTL_3_CTL_START_OFFS                           (MMSS_MDP_CTL_3_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_MDP_CTL_3_PACK_3D_OFFS                             (MMSS_MDP_CTL_3_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_CTL_3_SW_RESET_OFFS                            (MMSS_MDP_CTL_3_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_MDP_CTL_3_LAYER_0_EXT_OFFS                         (MMSS_MDP_CTL_3_REG_BASE_OFFS + 0x00000040)
#define HWIO_MMSS_MDP_CTL_3_LAYER_1_EXT_OFFS                         (MMSS_MDP_CTL_3_REG_BASE_OFFS + 0x00000044)
#define HWIO_MMSS_MDP_CTL_3_LAYER_2_EXT_OFFS                         (MMSS_MDP_CTL_3_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_MDP_CTL_3_LAYER_3_EXT_OFFS                         (MMSS_MDP_CTL_3_REG_BASE_OFFS + 0x0000004c)
#define HWIO_MMSS_MDP_CTL_3_LAYER_4_EXT_OFFS                         (MMSS_MDP_CTL_3_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_MDP_CTL_3_LAYER_5_EXT_OFFS                         (MMSS_MDP_CTL_3_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_MDP_CTL_3_SW_RESET_OVERRIDE_OFFS                   (MMSS_MDP_CTL_3_REG_BASE_OFFS + 0x00000060)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_CTL_4 
*--------------------------------------------------------------------------*/
#define MMSS_MDP_CTL_4_REG_BASE_OFFS                                 0x00002800
#define HWIO_MMSS_MDP_CTL_4_LAYER_0_OFFS                             (MMSS_MDP_CTL_4_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_CTL_4_LAYER_1_OFFS                             (MMSS_MDP_CTL_4_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_CTL_4_LAYER_2_OFFS                             (MMSS_MDP_CTL_4_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_CTL_4_LAYER_3_OFFS                             (MMSS_MDP_CTL_4_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_MDP_CTL_4_LAYER_4_OFFS                             (MMSS_MDP_CTL_4_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_CTL_4_LAYER_5_OFFS                             (MMSS_MDP_CTL_4_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_CTL_4_TOP_OFFS                                 (MMSS_MDP_CTL_4_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_MDP_CTL_4_FLUSH_OFFS                               (MMSS_MDP_CTL_4_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_MDP_CTL_4_CTL_START_OFFS                           (MMSS_MDP_CTL_4_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_MDP_CTL_4_PACK_3D_OFFS                             (MMSS_MDP_CTL_4_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_CTL_4_SW_RESET_OFFS                            (MMSS_MDP_CTL_4_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_MDP_CTL_4_LAYER_0_EXT_OFFS                         (MMSS_MDP_CTL_4_REG_BASE_OFFS + 0x00000040)
#define HWIO_MMSS_MDP_CTL_4_LAYER_1_EXT_OFFS                         (MMSS_MDP_CTL_4_REG_BASE_OFFS + 0x00000044)
#define HWIO_MMSS_MDP_CTL_4_LAYER_2_EXT_OFFS                         (MMSS_MDP_CTL_4_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_MDP_CTL_4_LAYER_3_EXT_OFFS                         (MMSS_MDP_CTL_4_REG_BASE_OFFS + 0x0000004c)
#define HWIO_MMSS_MDP_CTL_4_LAYER_4_EXT_OFFS                         (MMSS_MDP_CTL_4_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_MDP_CTL_4_LAYER_5_EXT_OFFS                         (MMSS_MDP_CTL_4_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_MDP_CTL_4_SW_RESET_OVERRIDE_OFFS                   (MMSS_MDP_CTL_4_REG_BASE_OFFS + 0x00000060)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_SSPP_IGC_LUT 
*--------------------------------------------------------------------------*/
#define MMSS_MDP_SSPP_IGC_LUT_REG_BASE_OFFS                                            0x00003000
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR0_RAM_LUTN_OFFS                        (MMSS_MDP_SSPP_IGC_LUT_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR1_RAM_LUTN_OFFS                        (MMSS_MDP_SSPP_IGC_LUT_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR2_RAM_LUTN_OFFS                        (MMSS_MDP_SSPP_IGC_LUT_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR0_RAM_LUTN_OFFS                        (MMSS_MDP_SSPP_IGC_LUT_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR1_RAM_LUTN_OFFS                        (MMSS_MDP_SSPP_IGC_LUT_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR2_RAM_LUTN_OFFS                        (MMSS_MDP_SSPP_IGC_LUT_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR0_RAM_LUTN_OFFS                        (MMSS_MDP_SSPP_IGC_LUT_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR1_RAM_LUTN_OFFS                        (MMSS_MDP_SSPP_IGC_LUT_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR2_RAM_LUTN_OFFS                        (MMSS_MDP_SSPP_IGC_LUT_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR0_ROM0_LUTN_OFFS                       (MMSS_MDP_SSPP_IGC_LUT_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR1_ROM0_LUTN_OFFS                       (MMSS_MDP_SSPP_IGC_LUT_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR2_ROM0_LUTN_OFFS                       (MMSS_MDP_SSPP_IGC_LUT_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR0_ROM0_LUTN_OFFS                       (MMSS_MDP_SSPP_IGC_LUT_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR1_ROM0_LUTN_OFFS                       (MMSS_MDP_SSPP_IGC_LUT_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR2_ROM0_LUTN_OFFS                       (MMSS_MDP_SSPP_IGC_LUT_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR0_ROM0_LUTN_OFFS                       (MMSS_MDP_SSPP_IGC_LUT_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR1_ROM0_LUTN_OFFS                       (MMSS_MDP_SSPP_IGC_LUT_REG_BASE_OFFS + 0x00000040)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR2_ROM0_LUTN_OFFS                       (MMSS_MDP_SSPP_IGC_LUT_REG_BASE_OFFS + 0x00000044)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR0_ROM1_LUTN_OFFS                       (MMSS_MDP_SSPP_IGC_LUT_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR1_ROM1_LUTN_OFFS                       (MMSS_MDP_SSPP_IGC_LUT_REG_BASE_OFFS + 0x0000004c)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR2_ROM1_LUTN_OFFS                       (MMSS_MDP_SSPP_IGC_LUT_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR0_ROM1_LUTN_OFFS                       (MMSS_MDP_SSPP_IGC_LUT_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR1_ROM1_LUTN_OFFS                       (MMSS_MDP_SSPP_IGC_LUT_REG_BASE_OFFS + 0x00000058)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR2_ROM1_LUTN_OFFS                       (MMSS_MDP_SSPP_IGC_LUT_REG_BASE_OFFS + 0x0000006c)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR0_ROM1_LUTN_OFFS                       (MMSS_MDP_SSPP_IGC_LUT_REG_BASE_OFFS + 0x00000070)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR1_ROM1_LUTN_OFFS                       (MMSS_MDP_SSPP_IGC_LUT_REG_BASE_OFFS + 0x00000074)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR2_ROM1_LUTN_OFFS                       (MMSS_MDP_SSPP_IGC_LUT_REG_BASE_OFFS + 0x00000078)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_MMSS_SSPP_SPARE_OFFS                                (MMSS_MDP_SSPP_IGC_LUT_REG_BASE_OFFS + 0x00000080)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_VP_0_VIG_0_SSPP 
*--------------------------------------------------------------------------*/
#define MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS                                             0x00005000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_SIZE_OFFS                                        (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_IMG_SIZE_OFFS                                    (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_XY_OFFS                                          (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_OUT_SIZE_OFFS                                        (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_OUT_XY_OFFS                                          (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC0_ADDR_OFFS                                       (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC1_ADDR_OFFS                                       (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC2_ADDR_OFFS                                       (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC3_ADDR_OFFS                                       (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_YSTRIDE0_OFFS                                    (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_YSTRIDE1_OFFS                                    (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_TILE_FRAME_SIZE_OFFS                                 (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_OFFS                                      (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_UNPACK_PATTERN_OFFS                              (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_OP_MODE_OFFS                                     (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_CONSTANT_COLOR_OFFS                              (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_FETCH_CONFIG_OFFS                                    (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_VC1_RANGE_OFFS                                       (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS + 0x0000004c)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_REQPRIORITY_FIFO_WATERMARK_0_OFFS                    (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_REQPRIORITY_FIFO_WATERMARK_1_OFFS                    (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_REQPRIORITY_FIFO_WATERMARK_2_OFFS                    (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS + 0x00000058)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_DANGER_LUT_OFFS                                      (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS + 0x00000060)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SAFE_LUT_OFFS                                        (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS + 0x00000064)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CREQ_LUT_OFFS                                        (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS + 0x00000068)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_QOS_CTRL_OFFS                                        (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS + 0x0000006c)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_ADDR_SW_STATUS_OFFS                              (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS + 0x00000070)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CURRENT_SRC0_ADDR_OFFS                               (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS + 0x000000a4)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CURRENT_SRC1_ADDR_OFFS                               (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS + 0x000000a8)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CURRENT_SRC2_ADDR_OFFS                               (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS + 0x000000ac)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CURRENT_SRC3_ADDR_OFFS                               (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS + 0x000000b0)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_DECIMATION_CONFIG_OFFS                               (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS + 0x000000b4)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_FETCH_SMP_WR_PLANE0_OFFS                             (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS + 0x000000d0)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_FETCH_SMP_WR_PLANE1_OFFS                             (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS + 0x000000d4)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_FETCH_SMP_WR_PLANE2_OFFS                             (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS + 0x000000d8)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SMP_UNPACK_RD_PLANE0_OFFS                            (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS + 0x000000e0)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SMP_UNPACK_RD_PLANE1_OFFS                            (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS + 0x000000e4)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SMP_UNPACK_RD_PLANE2_OFFS                            (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS + 0x000000e8)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_FILL_LEVELS_OFFS                                     (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS + 0x000000f0)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_STATUS_OFFS                                          (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS + 0x000000f4)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C0_LR_OFFS                                (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS + 0x00000100)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C0_TB_OFFS                                (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS + 0x00000104)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C0_REQ_PIXELS_OFFS                        (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS + 0x00000108)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C1C2_LR_OFFS                              (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS + 0x00000110)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C1C2_TB_OFFS                              (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS + 0x00000114)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C1C2_REQ_PIXELS_OFFS                      (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS + 0x00000118)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C3_LR_OFFS                                (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS + 0x00000120)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C3_TB_OFFS                                (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS + 0x00000124)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C3_REQ_PIXELS_OFFS                        (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS + 0x00000128)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_TRAFFIC_SHAPER_OFFS                                  (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS + 0x00000130)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CDP_CNTL_OFFS                                        (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS + 0x00000134)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_UBWC_ERROR_STATUS_OFFS                               (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS + 0x00000138)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_CROP_W_C0C3_OFFS                                  (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS + 0x00000140)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_CROP_W_C1C2_OFFS                                  (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS + 0x00000144)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_CROP_H_C0C3_OFFS                                  (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS + 0x00000148)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_CROP_H_C1C2_OFFS                                  (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS + 0x0000014c)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_VP_0_VIG_0 
*--------------------------------------------------------------------------*/
#define MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS                                               0x00005200
#define HWIO_MMSS_MDP_VP_0_VIG_0_OP_MODE_OFFS                                           (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_CONFIG_OFFS                                     (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP0_3_PHASE_STEP_X_OFFS                       (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP0_3_PHASE_STEP_Y_OFFS                       (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP1_2_PHASE_STEP_X_OFFS                       (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP1_2_PHASE_STEP_Y_OFFS                       (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP0_3_INIT_PHASE_X_OFFS                       (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP0_3_INIT_PHASE_Y_OFFS                       (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP1_2_INIT_PHASE_X_OFFS                       (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP1_2_INIT_PHASE_Y_OFFS                       (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_SHARP_SMOOTH_STRENGTH_OFFS                      (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_SHARP_THRESHOLD_EDGE_OFFS                       (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_SHARP_THRESHOLD_SMOOTH_OFFS                     (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_SHARP_THRESHOLD_NOISE_OFFS                      (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_NORMAL_FILTER_COEFF_N_OFFS                      (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_SMOOTH_FILTER_COEFF_N_OFFS                      (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x00000060)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_EDGE_FILTER_COEFF_START_OFFS                    (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x00000070)
#define HWIO_MMSS_MDP_VP_0_VIG_0_VIG_CLK_CTRL_OFFS                                      (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x00000078)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_ADJUST_PWL0_OFFS                                  (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x00000088)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_ADJUST_PWL1_OFFS                                  (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x0000008c)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_REGION_HUE_OFFS                                   (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x00000090)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_REGION_SAT_OFFS                                   (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x00000094)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_REGION_VAL_OFFS                                   (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x00000098)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKY_ADJUST_PWL0_OFFS                                   (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x0000009c)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKY_ADJUST_PWL1_OFFS                                   (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x000000a0)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKY_REGION_HUE_OFFS                                    (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x000000a4)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKY_REGION_SAT_OFFS                                    (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x000000a8)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKY_REGION_VAL_OFFS                                    (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x000000ac)
#define HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_ADJUST_PWL0_OFFS                               (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x000000b0)
#define HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_ADJUST_PWL1_OFFS                               (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x000000b4)
#define HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_REGION_HUE_OFFS                                (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x000000b8)
#define HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_REGION_SAT_OFFS                                (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x000000bc)
#define HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_REGION_VAL_OFFS                                (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x000000c0)
#define HWIO_MMSS_MDP_VP_0_VIG_0_HIST_COLLECT_CTL_OFFS                                  (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x000000c4)
#define HWIO_MMSS_MDP_VP_0_VIG_0_HIST_MIN_MAX_OFFS                                      (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x000000c8)
#define HWIO_MMSS_MDP_VP_0_VIG_0_HIST_FRAME_COLLECTED_OFFS                              (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x000000cc)
#define HWIO_MMSS_MDP_VP_0_VIG_0_HIST_SEL_OFFS                                          (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x000000d0)
#define HWIO_MMSS_MDP_VP_0_VIG_0_HIST_SUM_OFFS                                          (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x000000d4)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_LUTV_SWAP_OFFS                                      (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x00000100)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SPA_HUE_ADJUST_OFFS                                    (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x00000110)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SPA_SAT_ADJUST_OFFS                                    (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x00000114)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SPA_VAL_ADJUST_OFFS                                    (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x00000118)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SPA_CONT_ADJUST_OFFS                                   (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x0000011c)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_MATRIX_COEFF_0_OFFS                              (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x00000120)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_MATRIX_COEFF_1_OFFS                              (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x00000124)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_MATRIX_COEFF_2_OFFS                              (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x00000128)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_MATRIX_COEFF_3_OFFS                              (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x0000012c)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_MATRIX_COEFF_4_OFFS                              (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x00000130)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_0_PRE_CLAMP_OFFS                            (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x00000134)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_1_PRE_CLAMP_OFFS                            (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x00000138)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_2_PRE_CLAMP_OFFS                            (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x0000013c)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_0_POST_CLAMP_OFFS                           (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x00000140)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_1_POST_CLAMP_OFFS                           (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x00000144)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_2_POST_CLAMP_OFFS                           (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x00000148)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_0_PRE_BIAS_OFFS                             (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x0000014c)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_1_PRE_BIAS_OFFS                             (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x00000150)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_2_PRE_BIAS_OFFS                             (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x00000154)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_0_POST_BIAS_OFFS                            (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x00000158)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_1_POST_BIAS_OFFS                            (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x0000015c)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_2_POST_BIAS_OFFS                            (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x00000160)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_MISR_CTRL_OFFS                                  (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x00000170)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_MISR_SIGNATURE_OFFS                             (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x00000174)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_CTRL_OFFS                                    (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x00000200)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_MATRIX_ROW0_OFFS                             (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x00000204)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_MATRIX_ROW1_OFFS                             (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x00000208)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_MATRIX_ROW2_OFFS                             (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x0000020c)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_MATRIX_ROW3_OFFS                             (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x00000210)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_PWL_HOLD_OFFS                                       (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x00000214)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_ADJUST_PWL2_OFFS                                  (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x00000218)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_BLEND_GAIN_OFFS                                   (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x0000021c)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKY_ADJUST_PWL2_OFFS                                   (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x00000220)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKY_BLEND_GAIN_OFFS                                    (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x00000224)
#define HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_ADJUST_PWL2_OFFS                               (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x00000228)
#define HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_BLEND_GAIN_OFFS                                (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x0000022c)
#define HWIO_MMSS_MDP_VP_0_VIG_0_HIST_V_DATAN_BIN_i_OFFS(i)                             (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x00000800 + 0x4 * (i))
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_LUTV_IDX_i_OFFS(i)                                  (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x00001200 + 0x4 * (i))

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_VP_0_VIG_0_PCC 
*--------------------------------------------------------------------------*/
#define MMSS_MDP_VP_0_VIG_0_PCC_REG_BASE_OFFS                                 0x00006780
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_MODE_OFFS                                (MMSS_MDP_VP_0_VIG_0_PCC_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_CONSTANT_COEFF_OFFS                  (MMSS_MDP_VP_0_VIG_0_PCC_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_CONSTANT_COEFF_OFFS                (MMSS_MDP_VP_0_VIG_0_PCC_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_CONSTANT_COEFF_OFFS                 (MMSS_MDP_VP_0_VIG_0_PCC_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_R_COEFF_OFFS                         (MMSS_MDP_VP_0_VIG_0_PCC_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_R_COEFF_OFFS                       (MMSS_MDP_VP_0_VIG_0_PCC_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_R_COEFF_OFFS                        (MMSS_MDP_VP_0_VIG_0_PCC_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_G_COEFF_OFFS                         (MMSS_MDP_VP_0_VIG_0_PCC_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_G_COEFF_OFFS                       (MMSS_MDP_VP_0_VIG_0_PCC_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_G_COEFF_OFFS                        (MMSS_MDP_VP_0_VIG_0_PCC_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_B_COEFF_OFFS                         (MMSS_MDP_VP_0_VIG_0_PCC_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_B_COEFF_OFFS                       (MMSS_MDP_VP_0_VIG_0_PCC_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_B_COEFF_OFFS                        (MMSS_MDP_VP_0_VIG_0_PCC_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_RG_COEFF_OFFS                        (MMSS_MDP_VP_0_VIG_0_PCC_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_RG_COEFF_OFFS                      (MMSS_MDP_VP_0_VIG_0_PCC_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_RG_COEFF_OFFS                       (MMSS_MDP_VP_0_VIG_0_PCC_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_RB_COEFF_OFFS                        (MMSS_MDP_VP_0_VIG_0_PCC_REG_BASE_OFFS + 0x00000040)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_RB_COEFF_OFFS                      (MMSS_MDP_VP_0_VIG_0_PCC_REG_BASE_OFFS + 0x00000044)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_RB_COEFF_OFFS                       (MMSS_MDP_VP_0_VIG_0_PCC_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_BG_COEFF_OFFS                        (MMSS_MDP_VP_0_VIG_0_PCC_REG_BASE_OFFS + 0x0000004c)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_BG_COEFF_OFFS                      (MMSS_MDP_VP_0_VIG_0_PCC_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_BG_COEFF_OFFS                       (MMSS_MDP_VP_0_VIG_0_PCC_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_RGB_COEFF_OFFS                       (MMSS_MDP_VP_0_VIG_0_PCC_REG_BASE_OFFS + 0x00000058)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_RGB_COEFF_OFFS                     (MMSS_MDP_VP_0_VIG_0_PCC_REG_BASE_OFFS + 0x0000005c)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_RGB_COEFF_OFFS                      (MMSS_MDP_VP_0_VIG_0_PCC_REG_BASE_OFFS + 0x00000060)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_VP_0_VIG_1_SSPP 
*--------------------------------------------------------------------------*/
#define MMSS_MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS                                             0x00007000
#define HWIO_MMSS_MDP_VP_0_VIG_1_SSPP_SRC_SIZE_OFFS                                        (MMSS_MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SSPP_SRC_IMG_SIZE_OFFS                                    (MMSS_MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SSPP_SRC_XY_OFFS                                          (MMSS_MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SSPP_OUT_SIZE_OFFS                                        (MMSS_MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SSPP_OUT_XY_OFFS                                          (MMSS_MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SSPP_SRC0_ADDR_OFFS                                       (MMSS_MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SSPP_SRC1_ADDR_OFFS                                       (MMSS_MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SSPP_SRC2_ADDR_OFFS                                       (MMSS_MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SSPP_SRC3_ADDR_OFFS                                       (MMSS_MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SSPP_SRC_YSTRIDE0_OFFS                                    (MMSS_MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SSPP_SRC_YSTRIDE1_OFFS                                    (MMSS_MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SSPP_TILE_FRAME_SIZE_OFFS                                 (MMSS_MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SSPP_SRC_FORMAT_OFFS                                      (MMSS_MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SSPP_SRC_UNPACK_PATTERN_OFFS                              (MMSS_MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SSPP_SRC_OP_MODE_OFFS                                     (MMSS_MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SSPP_SRC_CONSTANT_COLOR_OFFS                              (MMSS_MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SSPP_FETCH_CONFIG_OFFS                                    (MMSS_MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SSPP_VC1_RANGE_OFFS                                       (MMSS_MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS + 0x0000004c)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SSPP_REQPRIORITY_FIFO_WATERMARK_0_OFFS                    (MMSS_MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SSPP_REQPRIORITY_FIFO_WATERMARK_1_OFFS                    (MMSS_MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SSPP_REQPRIORITY_FIFO_WATERMARK_2_OFFS                    (MMSS_MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS + 0x00000058)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SSPP_DANGER_LUT_OFFS                                      (MMSS_MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS + 0x00000060)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SSPP_SAFE_LUT_OFFS                                        (MMSS_MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS + 0x00000064)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SSPP_CREQ_LUT_OFFS                                        (MMSS_MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS + 0x00000068)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SSPP_QOS_CTRL_OFFS                                        (MMSS_MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS + 0x0000006c)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SSPP_SRC_ADDR_SW_STATUS_OFFS                              (MMSS_MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS + 0x00000070)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SSPP_CURRENT_SRC0_ADDR_OFFS                               (MMSS_MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS + 0x000000a4)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SSPP_CURRENT_SRC1_ADDR_OFFS                               (MMSS_MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS + 0x000000a8)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SSPP_CURRENT_SRC2_ADDR_OFFS                               (MMSS_MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS + 0x000000ac)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SSPP_CURRENT_SRC3_ADDR_OFFS                               (MMSS_MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS + 0x000000b0)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SSPP_DECIMATION_CONFIG_OFFS                               (MMSS_MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS + 0x000000b4)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SSPP_FETCH_SMP_WR_PLANE0_OFFS                             (MMSS_MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS + 0x000000d0)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SSPP_FETCH_SMP_WR_PLANE1_OFFS                             (MMSS_MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS + 0x000000d4)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SSPP_FETCH_SMP_WR_PLANE2_OFFS                             (MMSS_MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS + 0x000000d8)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SSPP_SMP_UNPACK_RD_PLANE0_OFFS                            (MMSS_MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS + 0x000000e0)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SSPP_SMP_UNPACK_RD_PLANE1_OFFS                            (MMSS_MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS + 0x000000e4)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SSPP_SMP_UNPACK_RD_PLANE2_OFFS                            (MMSS_MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS + 0x000000e8)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SSPP_FILL_LEVELS_OFFS                                     (MMSS_MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS + 0x000000f0)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SSPP_STATUS_OFFS                                          (MMSS_MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS + 0x000000f4)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SSPP_SW_PIX_EXT_C0_LR_OFFS                                (MMSS_MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS + 0x00000100)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SSPP_SW_PIX_EXT_C0_TB_OFFS                                (MMSS_MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS + 0x00000104)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SSPP_SW_PIX_EXT_C0_REQ_PIXELS_OFFS                        (MMSS_MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS + 0x00000108)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SSPP_SW_PIX_EXT_C1C2_LR_OFFS                              (MMSS_MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS + 0x00000110)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SSPP_SW_PIX_EXT_C1C2_TB_OFFS                              (MMSS_MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS + 0x00000114)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SSPP_SW_PIX_EXT_C1C2_REQ_PIXELS_OFFS                      (MMSS_MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS + 0x00000118)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SSPP_SW_PIX_EXT_C3_LR_OFFS                                (MMSS_MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS + 0x00000120)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SSPP_SW_PIX_EXT_C3_TB_OFFS                                (MMSS_MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS + 0x00000124)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SSPP_SW_PIX_EXT_C3_REQ_PIXELS_OFFS                        (MMSS_MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS + 0x00000128)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SSPP_TRAFFIC_SHAPER_OFFS                                  (MMSS_MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS + 0x00000130)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SSPP_CDP_CNTL_OFFS                                        (MMSS_MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS + 0x00000134)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SSPP_UBWC_ERROR_STATUS_OFFS                               (MMSS_MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS + 0x00000138)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SSPP_SW_CROP_W_C0C3_OFFS                                  (MMSS_MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS + 0x00000140)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SSPP_SW_CROP_W_C1C2_OFFS                                  (MMSS_MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS + 0x00000144)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SSPP_SW_CROP_H_C0C3_OFFS                                  (MMSS_MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS + 0x00000148)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SSPP_SW_CROP_H_C1C2_OFFS                                  (MMSS_MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS + 0x0000014c)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_VP_0_VIG_1 
*--------------------------------------------------------------------------*/
#define MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS                                               0x00007200
#define HWIO_MMSS_MDP_VP_0_VIG_1_OP_MODE_OFFS                                           (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_VP_0_VIG_1_QSEED2_CONFIG_OFFS                                     (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_VP_0_VIG_1_QSEED2_COMP0_3_PHASE_STEP_X_OFFS                       (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_VP_0_VIG_1_QSEED2_COMP0_3_PHASE_STEP_Y_OFFS                       (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_MDP_VP_0_VIG_1_QSEED2_COMP1_2_PHASE_STEP_X_OFFS                       (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_MDP_VP_0_VIG_1_QSEED2_COMP1_2_PHASE_STEP_Y_OFFS                       (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_MDP_VP_0_VIG_1_QSEED2_COMP0_3_INIT_PHASE_X_OFFS                       (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_VP_0_VIG_1_QSEED2_COMP0_3_INIT_PHASE_Y_OFFS                       (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_VP_0_VIG_1_QSEED2_COMP1_2_INIT_PHASE_X_OFFS                       (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_MDP_VP_0_VIG_1_QSEED2_COMP1_2_INIT_PHASE_Y_OFFS                       (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_MDP_VP_0_VIG_1_QSEED2_SHARP_SMOOTH_STRENGTH_OFFS                      (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_MDP_VP_0_VIG_1_QSEED2_SHARP_THRESHOLD_EDGE_OFFS                       (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_MDP_VP_0_VIG_1_QSEED2_SHARP_THRESHOLD_SMOOTH_OFFS                     (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_MDP_VP_0_VIG_1_QSEED2_SHARP_THRESHOLD_NOISE_OFFS                      (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_MDP_VP_0_VIG_1_QSEED2_NORMAL_FILTER_COEFF_N_OFFS                      (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_MDP_VP_0_VIG_1_QSEED2_SMOOTH_FILTER_COEFF_N_OFFS                      (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x00000060)
#define HWIO_MMSS_MDP_VP_0_VIG_1_QSEED2_EDGE_FILTER_COEFF_START_OFFS                    (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x00000070)
#define HWIO_MMSS_MDP_VP_0_VIG_1_VIG_CLK_CTRL_OFFS                                      (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x00000078)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SKIN_ADJUST_PWL0_OFFS                                  (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x00000088)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SKIN_ADJUST_PWL1_OFFS                                  (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x0000008c)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SKIN_REGION_HUE_OFFS                                   (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x00000090)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SKIN_REGION_SAT_OFFS                                   (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x00000094)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SKIN_REGION_VAL_OFFS                                   (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x00000098)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SKY_ADJUST_PWL0_OFFS                                   (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x0000009c)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SKY_ADJUST_PWL1_OFFS                                   (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x000000a0)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SKY_REGION_HUE_OFFS                                    (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x000000a4)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SKY_REGION_SAT_OFFS                                    (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x000000a8)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SKY_REGION_VAL_OFFS                                    (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x000000ac)
#define HWIO_MMSS_MDP_VP_0_VIG_1_FOLIAGE_ADJUST_PWL0_OFFS                               (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x000000b0)
#define HWIO_MMSS_MDP_VP_0_VIG_1_FOLIAGE_ADJUST_PWL1_OFFS                               (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x000000b4)
#define HWIO_MMSS_MDP_VP_0_VIG_1_FOLIAGE_REGION_HUE_OFFS                                (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x000000b8)
#define HWIO_MMSS_MDP_VP_0_VIG_1_FOLIAGE_REGION_SAT_OFFS                                (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x000000bc)
#define HWIO_MMSS_MDP_VP_0_VIG_1_FOLIAGE_REGION_VAL_OFFS                                (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x000000c0)
#define HWIO_MMSS_MDP_VP_0_VIG_1_HIST_COLLECT_CTL_OFFS                                  (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x000000c4)
#define HWIO_MMSS_MDP_VP_0_VIG_1_HIST_MIN_MAX_OFFS                                      (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x000000c8)
#define HWIO_MMSS_MDP_VP_0_VIG_1_HIST_FRAME_COLLECTED_OFFS                              (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x000000cc)
#define HWIO_MMSS_MDP_VP_0_VIG_1_HIST_SEL_OFFS                                          (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x000000d0)
#define HWIO_MMSS_MDP_VP_0_VIG_1_HIST_SUM_OFFS                                          (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x000000d4)
#define HWIO_MMSS_MDP_VP_0_VIG_1_PA_LUTV_SWAP_OFFS                                      (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x00000100)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SPA_HUE_ADJUST_OFFS                                    (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x00000110)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SPA_SAT_ADJUST_OFFS                                    (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x00000114)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SPA_VAL_ADJUST_OFFS                                    (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x00000118)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SPA_CONT_ADJUST_OFFS                                   (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x0000011c)
#define HWIO_MMSS_MDP_VP_0_VIG_1_CSC_1_MATRIX_COEFF_0_OFFS                              (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x00000120)
#define HWIO_MMSS_MDP_VP_0_VIG_1_CSC_1_MATRIX_COEFF_1_OFFS                              (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x00000124)
#define HWIO_MMSS_MDP_VP_0_VIG_1_CSC_1_MATRIX_COEFF_2_OFFS                              (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x00000128)
#define HWIO_MMSS_MDP_VP_0_VIG_1_CSC_1_MATRIX_COEFF_3_OFFS                              (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x0000012c)
#define HWIO_MMSS_MDP_VP_0_VIG_1_CSC_1_MATRIX_COEFF_4_OFFS                              (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x00000130)
#define HWIO_MMSS_MDP_VP_0_VIG_1_CSC_1_COMP_0_PRE_CLAMP_OFFS                            (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x00000134)
#define HWIO_MMSS_MDP_VP_0_VIG_1_CSC_1_COMP_1_PRE_CLAMP_OFFS                            (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x00000138)
#define HWIO_MMSS_MDP_VP_0_VIG_1_CSC_1_COMP_2_PRE_CLAMP_OFFS                            (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x0000013c)
#define HWIO_MMSS_MDP_VP_0_VIG_1_CSC_1_COMP_0_POST_CLAMP_OFFS                           (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x00000140)
#define HWIO_MMSS_MDP_VP_0_VIG_1_CSC_1_COMP_1_POST_CLAMP_OFFS                           (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x00000144)
#define HWIO_MMSS_MDP_VP_0_VIG_1_CSC_1_COMP_2_POST_CLAMP_OFFS                           (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x00000148)
#define HWIO_MMSS_MDP_VP_0_VIG_1_CSC_1_COMP_0_PRE_BIAS_OFFS                             (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x0000014c)
#define HWIO_MMSS_MDP_VP_0_VIG_1_CSC_1_COMP_1_PRE_BIAS_OFFS                             (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x00000150)
#define HWIO_MMSS_MDP_VP_0_VIG_1_CSC_1_COMP_2_PRE_BIAS_OFFS                             (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x00000154)
#define HWIO_MMSS_MDP_VP_0_VIG_1_CSC_1_COMP_0_POST_BIAS_OFFS                            (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x00000158)
#define HWIO_MMSS_MDP_VP_0_VIG_1_CSC_1_COMP_1_POST_BIAS_OFFS                            (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x0000015c)
#define HWIO_MMSS_MDP_VP_0_VIG_1_CSC_1_COMP_2_POST_BIAS_OFFS                            (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x00000160)
#define HWIO_MMSS_MDP_VP_0_VIG_1_QSEED2_MISR_CTRL_OFFS                                  (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x00000170)
#define HWIO_MMSS_MDP_VP_0_VIG_1_QSEED2_MISR_SIGNATURE_OFFS                             (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x00000174)
#define HWIO_MMSS_MDP_VP_0_VIG_1_PA_DITHER_CTRL_OFFS                                    (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x00000200)
#define HWIO_MMSS_MDP_VP_0_VIG_1_PA_DITHER_MATRIX_ROW0_OFFS                             (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x00000204)
#define HWIO_MMSS_MDP_VP_0_VIG_1_PA_DITHER_MATRIX_ROW1_OFFS                             (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x00000208)
#define HWIO_MMSS_MDP_VP_0_VIG_1_PA_DITHER_MATRIX_ROW2_OFFS                             (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x0000020c)
#define HWIO_MMSS_MDP_VP_0_VIG_1_PA_DITHER_MATRIX_ROW3_OFFS                             (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x00000210)
#define HWIO_MMSS_MDP_VP_0_VIG_1_PA_PWL_HOLD_OFFS                                       (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x00000214)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SKIN_ADJUST_PWL2_OFFS                                  (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x00000218)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SKIN_BLEND_GAIN_OFFS                                   (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x0000021c)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SKY_ADJUST_PWL2_OFFS                                   (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x00000220)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SKY_BLEND_GAIN_OFFS                                    (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x00000224)
#define HWIO_MMSS_MDP_VP_0_VIG_1_FOLIAGE_ADJUST_PWL2_OFFS                               (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x00000228)
#define HWIO_MMSS_MDP_VP_0_VIG_1_FOLIAGE_BLEND_GAIN_OFFS                                (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x0000022c)
#define HWIO_MMSS_MDP_VP_0_VIG_1_HIST_V_DATAN_BIN_i_OFFS(i)                             (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x00000800 + 0x4 * (i))
#define HWIO_MMSS_MDP_VP_0_VIG_1_PA_LUTV_IDX_i_OFFS(i)                                  (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x00001200 + 0x4 * (i))

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_VP_0_VIG_1_PCC 
*--------------------------------------------------------------------------*/
#define MMSS_MDP_VP_0_VIG_1_PCC_REG_BASE_OFFS                                 0x00008780
#define HWIO_MMSS_MDP_VP_0_VIG_1_PCC_MODE_OFFS                                (MMSS_MDP_VP_0_VIG_1_PCC_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_VP_0_VIG_1_PCC_RED_CONSTANT_COEFF_OFFS                  (MMSS_MDP_VP_0_VIG_1_PCC_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_VP_0_VIG_1_PCC_GREEN_CONSTANT_COEFF_OFFS                (MMSS_MDP_VP_0_VIG_1_PCC_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_VP_0_VIG_1_PCC_BLUE_CONSTANT_COEFF_OFFS                 (MMSS_MDP_VP_0_VIG_1_PCC_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_MDP_VP_0_VIG_1_PCC_RED_R_COEFF_OFFS                         (MMSS_MDP_VP_0_VIG_1_PCC_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_VP_0_VIG_1_PCC_GREEN_R_COEFF_OFFS                       (MMSS_MDP_VP_0_VIG_1_PCC_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_MDP_VP_0_VIG_1_PCC_BLUE_R_COEFF_OFFS                        (MMSS_MDP_VP_0_VIG_1_PCC_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_MDP_VP_0_VIG_1_PCC_RED_G_COEFF_OFFS                         (MMSS_MDP_VP_0_VIG_1_PCC_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_MDP_VP_0_VIG_1_PCC_GREEN_G_COEFF_OFFS                       (MMSS_MDP_VP_0_VIG_1_PCC_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_VP_0_VIG_1_PCC_BLUE_G_COEFF_OFFS                        (MMSS_MDP_VP_0_VIG_1_PCC_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_VP_0_VIG_1_PCC_RED_B_COEFF_OFFS                         (MMSS_MDP_VP_0_VIG_1_PCC_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_MDP_VP_0_VIG_1_PCC_GREEN_B_COEFF_OFFS                       (MMSS_MDP_VP_0_VIG_1_PCC_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_MDP_VP_0_VIG_1_PCC_BLUE_B_COEFF_OFFS                        (MMSS_MDP_VP_0_VIG_1_PCC_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_MDP_VP_0_VIG_1_PCC_RED_RG_COEFF_OFFS                        (MMSS_MDP_VP_0_VIG_1_PCC_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_MDP_VP_0_VIG_1_PCC_GREEN_RG_COEFF_OFFS                      (MMSS_MDP_VP_0_VIG_1_PCC_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_MDP_VP_0_VIG_1_PCC_BLUE_RG_COEFF_OFFS                       (MMSS_MDP_VP_0_VIG_1_PCC_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_MDP_VP_0_VIG_1_PCC_RED_RB_COEFF_OFFS                        (MMSS_MDP_VP_0_VIG_1_PCC_REG_BASE_OFFS + 0x00000040)
#define HWIO_MMSS_MDP_VP_0_VIG_1_PCC_GREEN_RB_COEFF_OFFS                      (MMSS_MDP_VP_0_VIG_1_PCC_REG_BASE_OFFS + 0x00000044)
#define HWIO_MMSS_MDP_VP_0_VIG_1_PCC_BLUE_RB_COEFF_OFFS                       (MMSS_MDP_VP_0_VIG_1_PCC_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_MDP_VP_0_VIG_1_PCC_RED_BG_COEFF_OFFS                        (MMSS_MDP_VP_0_VIG_1_PCC_REG_BASE_OFFS + 0x0000004c)
#define HWIO_MMSS_MDP_VP_0_VIG_1_PCC_GREEN_BG_COEFF_OFFS                      (MMSS_MDP_VP_0_VIG_1_PCC_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_MDP_VP_0_VIG_1_PCC_BLUE_BG_COEFF_OFFS                       (MMSS_MDP_VP_0_VIG_1_PCC_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_MDP_VP_0_VIG_1_PCC_RED_RGB_COEFF_OFFS                       (MMSS_MDP_VP_0_VIG_1_PCC_REG_BASE_OFFS + 0x00000058)
#define HWIO_MMSS_MDP_VP_0_VIG_1_PCC_GREEN_RGB_COEFF_OFFS                     (MMSS_MDP_VP_0_VIG_1_PCC_REG_BASE_OFFS + 0x0000005c)
#define HWIO_MMSS_MDP_VP_0_VIG_1_PCC_BLUE_RGB_COEFF_OFFS                      (MMSS_MDP_VP_0_VIG_1_PCC_REG_BASE_OFFS + 0x00000060)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_VP_0_VIG_2_SSPP 
*--------------------------------------------------------------------------*/
#define MMSS_MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS                                             0x00009000
#define HWIO_MMSS_MDP_VP_0_VIG_2_SSPP_SRC_SIZE_OFFS                                        (MMSS_MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SSPP_SRC_IMG_SIZE_OFFS                                    (MMSS_MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SSPP_SRC_XY_OFFS                                          (MMSS_MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SSPP_OUT_SIZE_OFFS                                        (MMSS_MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SSPP_OUT_XY_OFFS                                          (MMSS_MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SSPP_SRC0_ADDR_OFFS                                       (MMSS_MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SSPP_SRC1_ADDR_OFFS                                       (MMSS_MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SSPP_SRC2_ADDR_OFFS                                       (MMSS_MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SSPP_SRC3_ADDR_OFFS                                       (MMSS_MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SSPP_SRC_YSTRIDE0_OFFS                                    (MMSS_MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SSPP_SRC_YSTRIDE1_OFFS                                    (MMSS_MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SSPP_TILE_FRAME_SIZE_OFFS                                 (MMSS_MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SSPP_SRC_FORMAT_OFFS                                      (MMSS_MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SSPP_SRC_UNPACK_PATTERN_OFFS                              (MMSS_MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SSPP_SRC_OP_MODE_OFFS                                     (MMSS_MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SSPP_SRC_CONSTANT_COLOR_OFFS                              (MMSS_MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SSPP_FETCH_CONFIG_OFFS                                    (MMSS_MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SSPP_VC1_RANGE_OFFS                                       (MMSS_MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS + 0x0000004c)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SSPP_REQPRIORITY_FIFO_WATERMARK_0_OFFS                    (MMSS_MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SSPP_REQPRIORITY_FIFO_WATERMARK_1_OFFS                    (MMSS_MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SSPP_REQPRIORITY_FIFO_WATERMARK_2_OFFS                    (MMSS_MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS + 0x00000058)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SSPP_DANGER_LUT_OFFS                                      (MMSS_MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS + 0x00000060)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SSPP_SAFE_LUT_OFFS                                        (MMSS_MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS + 0x00000064)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SSPP_CREQ_LUT_OFFS                                        (MMSS_MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS + 0x00000068)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SSPP_QOS_CTRL_OFFS                                        (MMSS_MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS + 0x0000006c)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SSPP_SRC_ADDR_SW_STATUS_OFFS                              (MMSS_MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS + 0x00000070)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SSPP_CURRENT_SRC0_ADDR_OFFS                               (MMSS_MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS + 0x000000a4)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SSPP_CURRENT_SRC1_ADDR_OFFS                               (MMSS_MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS + 0x000000a8)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SSPP_CURRENT_SRC2_ADDR_OFFS                               (MMSS_MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS + 0x000000ac)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SSPP_CURRENT_SRC3_ADDR_OFFS                               (MMSS_MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS + 0x000000b0)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SSPP_DECIMATION_CONFIG_OFFS                               (MMSS_MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS + 0x000000b4)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SSPP_FETCH_SMP_WR_PLANE0_OFFS                             (MMSS_MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS + 0x000000d0)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SSPP_FETCH_SMP_WR_PLANE1_OFFS                             (MMSS_MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS + 0x000000d4)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SSPP_FETCH_SMP_WR_PLANE2_OFFS                             (MMSS_MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS + 0x000000d8)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SSPP_SMP_UNPACK_RD_PLANE0_OFFS                            (MMSS_MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS + 0x000000e0)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SSPP_SMP_UNPACK_RD_PLANE1_OFFS                            (MMSS_MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS + 0x000000e4)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SSPP_SMP_UNPACK_RD_PLANE2_OFFS                            (MMSS_MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS + 0x000000e8)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SSPP_FILL_LEVELS_OFFS                                     (MMSS_MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS + 0x000000f0)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SSPP_STATUS_OFFS                                          (MMSS_MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS + 0x000000f4)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SSPP_SW_PIX_EXT_C0_LR_OFFS                                (MMSS_MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS + 0x00000100)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SSPP_SW_PIX_EXT_C0_TB_OFFS                                (MMSS_MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS + 0x00000104)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SSPP_SW_PIX_EXT_C0_REQ_PIXELS_OFFS                        (MMSS_MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS + 0x00000108)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SSPP_SW_PIX_EXT_C1C2_LR_OFFS                              (MMSS_MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS + 0x00000110)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SSPP_SW_PIX_EXT_C1C2_TB_OFFS                              (MMSS_MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS + 0x00000114)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SSPP_SW_PIX_EXT_C1C2_REQ_PIXELS_OFFS                      (MMSS_MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS + 0x00000118)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SSPP_SW_PIX_EXT_C3_LR_OFFS                                (MMSS_MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS + 0x00000120)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SSPP_SW_PIX_EXT_C3_TB_OFFS                                (MMSS_MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS + 0x00000124)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SSPP_SW_PIX_EXT_C3_REQ_PIXELS_OFFS                        (MMSS_MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS + 0x00000128)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SSPP_TRAFFIC_SHAPER_OFFS                                  (MMSS_MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS + 0x00000130)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SSPP_CDP_CNTL_OFFS                                        (MMSS_MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS + 0x00000134)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SSPP_UBWC_ERROR_STATUS_OFFS                               (MMSS_MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS + 0x00000138)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SSPP_SW_CROP_W_C0C3_OFFS                                  (MMSS_MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS + 0x00000140)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SSPP_SW_CROP_W_C1C2_OFFS                                  (MMSS_MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS + 0x00000144)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SSPP_SW_CROP_H_C0C3_OFFS                                  (MMSS_MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS + 0x00000148)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SSPP_SW_CROP_H_C1C2_OFFS                                  (MMSS_MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS + 0x0000014c)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_VP_0_VIG_2 
*--------------------------------------------------------------------------*/
#define MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS                                               0x00009200
#define HWIO_MMSS_MDP_VP_0_VIG_2_OP_MODE_OFFS                                           (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_VP_0_VIG_2_QSEED2_CONFIG_OFFS                                     (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_VP_0_VIG_2_QSEED2_COMP0_3_PHASE_STEP_X_OFFS                       (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_VP_0_VIG_2_QSEED2_COMP0_3_PHASE_STEP_Y_OFFS                       (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_MDP_VP_0_VIG_2_QSEED2_COMP1_2_PHASE_STEP_X_OFFS                       (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_MDP_VP_0_VIG_2_QSEED2_COMP1_2_PHASE_STEP_Y_OFFS                       (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_MDP_VP_0_VIG_2_QSEED2_COMP0_3_INIT_PHASE_X_OFFS                       (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_VP_0_VIG_2_QSEED2_COMP0_3_INIT_PHASE_Y_OFFS                       (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_VP_0_VIG_2_QSEED2_COMP1_2_INIT_PHASE_X_OFFS                       (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_MDP_VP_0_VIG_2_QSEED2_COMP1_2_INIT_PHASE_Y_OFFS                       (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_MDP_VP_0_VIG_2_QSEED2_SHARP_SMOOTH_STRENGTH_OFFS                      (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_MDP_VP_0_VIG_2_QSEED2_SHARP_THRESHOLD_EDGE_OFFS                       (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_MDP_VP_0_VIG_2_QSEED2_SHARP_THRESHOLD_SMOOTH_OFFS                     (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_MDP_VP_0_VIG_2_QSEED2_SHARP_THRESHOLD_NOISE_OFFS                      (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_MDP_VP_0_VIG_2_QSEED2_NORMAL_FILTER_COEFF_N_OFFS                      (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_MDP_VP_0_VIG_2_QSEED2_SMOOTH_FILTER_COEFF_N_OFFS                      (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x00000060)
#define HWIO_MMSS_MDP_VP_0_VIG_2_QSEED2_EDGE_FILTER_COEFF_START_OFFS                    (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x00000070)
#define HWIO_MMSS_MDP_VP_0_VIG_2_VIG_CLK_CTRL_OFFS                                      (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x00000078)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SKIN_ADJUST_PWL0_OFFS                                  (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x00000088)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SKIN_ADJUST_PWL1_OFFS                                  (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x0000008c)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SKIN_REGION_HUE_OFFS                                   (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x00000090)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SKIN_REGION_SAT_OFFS                                   (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x00000094)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SKIN_REGION_VAL_OFFS                                   (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x00000098)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SKY_ADJUST_PWL0_OFFS                                   (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x0000009c)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SKY_ADJUST_PWL1_OFFS                                   (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x000000a0)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SKY_REGION_HUE_OFFS                                    (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x000000a4)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SKY_REGION_SAT_OFFS                                    (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x000000a8)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SKY_REGION_VAL_OFFS                                    (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x000000ac)
#define HWIO_MMSS_MDP_VP_0_VIG_2_FOLIAGE_ADJUST_PWL0_OFFS                               (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x000000b0)
#define HWIO_MMSS_MDP_VP_0_VIG_2_FOLIAGE_ADJUST_PWL1_OFFS                               (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x000000b4)
#define HWIO_MMSS_MDP_VP_0_VIG_2_FOLIAGE_REGION_HUE_OFFS                                (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x000000b8)
#define HWIO_MMSS_MDP_VP_0_VIG_2_FOLIAGE_REGION_SAT_OFFS                                (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x000000bc)
#define HWIO_MMSS_MDP_VP_0_VIG_2_FOLIAGE_REGION_VAL_OFFS                                (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x000000c0)
#define HWIO_MMSS_MDP_VP_0_VIG_2_HIST_COLLECT_CTL_OFFS                                  (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x000000c4)
#define HWIO_MMSS_MDP_VP_0_VIG_2_HIST_MIN_MAX_OFFS                                      (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x000000c8)
#define HWIO_MMSS_MDP_VP_0_VIG_2_HIST_FRAME_COLLECTED_OFFS                              (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x000000cc)
#define HWIO_MMSS_MDP_VP_0_VIG_2_HIST_SEL_OFFS                                          (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x000000d0)
#define HWIO_MMSS_MDP_VP_0_VIG_2_HIST_SUM_OFFS                                          (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x000000d4)
#define HWIO_MMSS_MDP_VP_0_VIG_2_PA_LUTV_SWAP_OFFS                                      (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x00000100)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SPA_HUE_ADJUST_OFFS                                    (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x00000110)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SPA_SAT_ADJUST_OFFS                                    (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x00000114)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SPA_VAL_ADJUST_OFFS                                    (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x00000118)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SPA_CONT_ADJUST_OFFS                                   (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x0000011c)
#define HWIO_MMSS_MDP_VP_0_VIG_2_CSC_1_MATRIX_COEFF_0_OFFS                              (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x00000120)
#define HWIO_MMSS_MDP_VP_0_VIG_2_CSC_1_MATRIX_COEFF_1_OFFS                              (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x00000124)
#define HWIO_MMSS_MDP_VP_0_VIG_2_CSC_1_MATRIX_COEFF_2_OFFS                              (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x00000128)
#define HWIO_MMSS_MDP_VP_0_VIG_2_CSC_1_MATRIX_COEFF_3_OFFS                              (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x0000012c)
#define HWIO_MMSS_MDP_VP_0_VIG_2_CSC_1_MATRIX_COEFF_4_OFFS                              (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x00000130)
#define HWIO_MMSS_MDP_VP_0_VIG_2_CSC_1_COMP_0_PRE_CLAMP_OFFS                            (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x00000134)
#define HWIO_MMSS_MDP_VP_0_VIG_2_CSC_1_COMP_1_PRE_CLAMP_OFFS                            (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x00000138)
#define HWIO_MMSS_MDP_VP_0_VIG_2_CSC_1_COMP_2_PRE_CLAMP_OFFS                            (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x0000013c)
#define HWIO_MMSS_MDP_VP_0_VIG_2_CSC_1_COMP_0_POST_CLAMP_OFFS                           (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x00000140)
#define HWIO_MMSS_MDP_VP_0_VIG_2_CSC_1_COMP_1_POST_CLAMP_OFFS                           (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x00000144)
#define HWIO_MMSS_MDP_VP_0_VIG_2_CSC_1_COMP_2_POST_CLAMP_OFFS                           (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x00000148)
#define HWIO_MMSS_MDP_VP_0_VIG_2_CSC_1_COMP_0_PRE_BIAS_OFFS                             (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x0000014c)
#define HWIO_MMSS_MDP_VP_0_VIG_2_CSC_1_COMP_1_PRE_BIAS_OFFS                             (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x00000150)
#define HWIO_MMSS_MDP_VP_0_VIG_2_CSC_1_COMP_2_PRE_BIAS_OFFS                             (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x00000154)
#define HWIO_MMSS_MDP_VP_0_VIG_2_CSC_1_COMP_0_POST_BIAS_OFFS                            (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x00000158)
#define HWIO_MMSS_MDP_VP_0_VIG_2_CSC_1_COMP_1_POST_BIAS_OFFS                            (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x0000015c)
#define HWIO_MMSS_MDP_VP_0_VIG_2_CSC_1_COMP_2_POST_BIAS_OFFS                            (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x00000160)
#define HWIO_MMSS_MDP_VP_0_VIG_2_QSEED2_MISR_CTRL_OFFS                                  (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x00000170)
#define HWIO_MMSS_MDP_VP_0_VIG_2_QSEED2_MISR_SIGNATURE_OFFS                             (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x00000174)
#define HWIO_MMSS_MDP_VP_0_VIG_2_PA_DITHER_CTRL_OFFS                                    (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x00000200)
#define HWIO_MMSS_MDP_VP_0_VIG_2_PA_DITHER_MATRIX_ROW0_OFFS                             (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x00000204)
#define HWIO_MMSS_MDP_VP_0_VIG_2_PA_DITHER_MATRIX_ROW1_OFFS                             (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x00000208)
#define HWIO_MMSS_MDP_VP_0_VIG_2_PA_DITHER_MATRIX_ROW2_OFFS                             (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x0000020c)
#define HWIO_MMSS_MDP_VP_0_VIG_2_PA_DITHER_MATRIX_ROW3_OFFS                             (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x00000210)
#define HWIO_MMSS_MDP_VP_0_VIG_2_PA_PWL_HOLD_OFFS                                       (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x00000214)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SKIN_ADJUST_PWL2_OFFS                                  (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x00000218)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SKIN_BLEND_GAIN_OFFS                                   (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x0000021c)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SKY_ADJUST_PWL2_OFFS                                   (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x00000220)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SKY_BLEND_GAIN_OFFS                                    (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x00000224)
#define HWIO_MMSS_MDP_VP_0_VIG_2_FOLIAGE_ADJUST_PWL2_OFFS                               (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x00000228)
#define HWIO_MMSS_MDP_VP_0_VIG_2_FOLIAGE_BLEND_GAIN_OFFS                                (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x0000022c)
#define HWIO_MMSS_MDP_VP_0_VIG_2_HIST_V_DATAN_BIN_i_OFFS(i)                             (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x00000800 + 0x4 * (i))
#define HWIO_MMSS_MDP_VP_0_VIG_2_PA_LUTV_IDX_i_OFFS(i)                                  (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x00001200 + 0x4 * (i))

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_VP_0_VIG_2_PCC 
*--------------------------------------------------------------------------*/
#define MMSS_MDP_VP_0_VIG_2_PCC_REG_BASE_OFFS                                 0x0000a780
#define HWIO_MMSS_MDP_VP_0_VIG_2_PCC_MODE_OFFS                                (MMSS_MDP_VP_0_VIG_2_PCC_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_VP_0_VIG_2_PCC_RED_CONSTANT_COEFF_OFFS                  (MMSS_MDP_VP_0_VIG_2_PCC_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_VP_0_VIG_2_PCC_GREEN_CONSTANT_COEFF_OFFS                (MMSS_MDP_VP_0_VIG_2_PCC_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_VP_0_VIG_2_PCC_BLUE_CONSTANT_COEFF_OFFS                 (MMSS_MDP_VP_0_VIG_2_PCC_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_MDP_VP_0_VIG_2_PCC_RED_R_COEFF_OFFS                         (MMSS_MDP_VP_0_VIG_2_PCC_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_VP_0_VIG_2_PCC_GREEN_R_COEFF_OFFS                       (MMSS_MDP_VP_0_VIG_2_PCC_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_MDP_VP_0_VIG_2_PCC_BLUE_R_COEFF_OFFS                        (MMSS_MDP_VP_0_VIG_2_PCC_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_MDP_VP_0_VIG_2_PCC_RED_G_COEFF_OFFS                         (MMSS_MDP_VP_0_VIG_2_PCC_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_MDP_VP_0_VIG_2_PCC_GREEN_G_COEFF_OFFS                       (MMSS_MDP_VP_0_VIG_2_PCC_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_VP_0_VIG_2_PCC_BLUE_G_COEFF_OFFS                        (MMSS_MDP_VP_0_VIG_2_PCC_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_VP_0_VIG_2_PCC_RED_B_COEFF_OFFS                         (MMSS_MDP_VP_0_VIG_2_PCC_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_MDP_VP_0_VIG_2_PCC_GREEN_B_COEFF_OFFS                       (MMSS_MDP_VP_0_VIG_2_PCC_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_MDP_VP_0_VIG_2_PCC_BLUE_B_COEFF_OFFS                        (MMSS_MDP_VP_0_VIG_2_PCC_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_MDP_VP_0_VIG_2_PCC_RED_RG_COEFF_OFFS                        (MMSS_MDP_VP_0_VIG_2_PCC_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_MDP_VP_0_VIG_2_PCC_GREEN_RG_COEFF_OFFS                      (MMSS_MDP_VP_0_VIG_2_PCC_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_MDP_VP_0_VIG_2_PCC_BLUE_RG_COEFF_OFFS                       (MMSS_MDP_VP_0_VIG_2_PCC_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_MDP_VP_0_VIG_2_PCC_RED_RB_COEFF_OFFS                        (MMSS_MDP_VP_0_VIG_2_PCC_REG_BASE_OFFS + 0x00000040)
#define HWIO_MMSS_MDP_VP_0_VIG_2_PCC_GREEN_RB_COEFF_OFFS                      (MMSS_MDP_VP_0_VIG_2_PCC_REG_BASE_OFFS + 0x00000044)
#define HWIO_MMSS_MDP_VP_0_VIG_2_PCC_BLUE_RB_COEFF_OFFS                       (MMSS_MDP_VP_0_VIG_2_PCC_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_MDP_VP_0_VIG_2_PCC_RED_BG_COEFF_OFFS                        (MMSS_MDP_VP_0_VIG_2_PCC_REG_BASE_OFFS + 0x0000004c)
#define HWIO_MMSS_MDP_VP_0_VIG_2_PCC_GREEN_BG_COEFF_OFFS                      (MMSS_MDP_VP_0_VIG_2_PCC_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_MDP_VP_0_VIG_2_PCC_BLUE_BG_COEFF_OFFS                       (MMSS_MDP_VP_0_VIG_2_PCC_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_MDP_VP_0_VIG_2_PCC_RED_RGB_COEFF_OFFS                       (MMSS_MDP_VP_0_VIG_2_PCC_REG_BASE_OFFS + 0x00000058)
#define HWIO_MMSS_MDP_VP_0_VIG_2_PCC_GREEN_RGB_COEFF_OFFS                     (MMSS_MDP_VP_0_VIG_2_PCC_REG_BASE_OFFS + 0x0000005c)
#define HWIO_MMSS_MDP_VP_0_VIG_2_PCC_BLUE_RGB_COEFF_OFFS                      (MMSS_MDP_VP_0_VIG_2_PCC_REG_BASE_OFFS + 0x00000060)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_VP_0_VIG_3_SSPP 
*--------------------------------------------------------------------------*/
#define MMSS_MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS                                             0x0000b000
#define HWIO_MMSS_MDP_VP_0_VIG_3_SSPP_SRC_SIZE_OFFS                                        (MMSS_MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_VP_0_VIG_3_SSPP_SRC_IMG_SIZE_OFFS                                    (MMSS_MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_VP_0_VIG_3_SSPP_SRC_XY_OFFS                                          (MMSS_MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_VP_0_VIG_3_SSPP_OUT_SIZE_OFFS                                        (MMSS_MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_MDP_VP_0_VIG_3_SSPP_OUT_XY_OFFS                                          (MMSS_MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_VP_0_VIG_3_SSPP_SRC0_ADDR_OFFS                                       (MMSS_MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_MDP_VP_0_VIG_3_SSPP_SRC1_ADDR_OFFS                                       (MMSS_MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_MDP_VP_0_VIG_3_SSPP_SRC2_ADDR_OFFS                                       (MMSS_MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_MDP_VP_0_VIG_3_SSPP_SRC3_ADDR_OFFS                                       (MMSS_MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_VP_0_VIG_3_SSPP_SRC_YSTRIDE0_OFFS                                    (MMSS_MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_VP_0_VIG_3_SSPP_SRC_YSTRIDE1_OFFS                                    (MMSS_MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_MDP_VP_0_VIG_3_SSPP_TILE_FRAME_SIZE_OFFS                                 (MMSS_MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_MDP_VP_0_VIG_3_SSPP_SRC_FORMAT_OFFS                                      (MMSS_MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_MDP_VP_0_VIG_3_SSPP_SRC_UNPACK_PATTERN_OFFS                              (MMSS_MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_MDP_VP_0_VIG_3_SSPP_SRC_OP_MODE_OFFS                                     (MMSS_MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_MDP_VP_0_VIG_3_SSPP_SRC_CONSTANT_COLOR_OFFS                              (MMSS_MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_MDP_VP_0_VIG_3_SSPP_FETCH_CONFIG_OFFS                                    (MMSS_MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_MDP_VP_0_VIG_3_SSPP_VC1_RANGE_OFFS                                       (MMSS_MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS + 0x0000004c)
#define HWIO_MMSS_MDP_VP_0_VIG_3_SSPP_REQPRIORITY_FIFO_WATERMARK_0_OFFS                    (MMSS_MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_MDP_VP_0_VIG_3_SSPP_REQPRIORITY_FIFO_WATERMARK_1_OFFS                    (MMSS_MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_MDP_VP_0_VIG_3_SSPP_REQPRIORITY_FIFO_WATERMARK_2_OFFS                    (MMSS_MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS + 0x00000058)
#define HWIO_MMSS_MDP_VP_0_VIG_3_SSPP_DANGER_LUT_OFFS                                      (MMSS_MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS + 0x00000060)
#define HWIO_MMSS_MDP_VP_0_VIG_3_SSPP_SAFE_LUT_OFFS                                        (MMSS_MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS + 0x00000064)
#define HWIO_MMSS_MDP_VP_0_VIG_3_SSPP_CREQ_LUT_OFFS                                        (MMSS_MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS + 0x00000068)
#define HWIO_MMSS_MDP_VP_0_VIG_3_SSPP_QOS_CTRL_OFFS                                        (MMSS_MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS + 0x0000006c)
#define HWIO_MMSS_MDP_VP_0_VIG_3_SSPP_SRC_ADDR_SW_STATUS_OFFS                              (MMSS_MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS + 0x00000070)
#define HWIO_MMSS_MDP_VP_0_VIG_3_SSPP_CURRENT_SRC0_ADDR_OFFS                               (MMSS_MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS + 0x000000a4)
#define HWIO_MMSS_MDP_VP_0_VIG_3_SSPP_CURRENT_SRC1_ADDR_OFFS                               (MMSS_MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS + 0x000000a8)
#define HWIO_MMSS_MDP_VP_0_VIG_3_SSPP_CURRENT_SRC2_ADDR_OFFS                               (MMSS_MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS + 0x000000ac)
#define HWIO_MMSS_MDP_VP_0_VIG_3_SSPP_CURRENT_SRC3_ADDR_OFFS                               (MMSS_MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS + 0x000000b0)
#define HWIO_MMSS_MDP_VP_0_VIG_3_SSPP_DECIMATION_CONFIG_OFFS                               (MMSS_MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS + 0x000000b4)
#define HWIO_MMSS_MDP_VP_0_VIG_3_SSPP_FETCH_SMP_WR_PLANE0_OFFS                             (MMSS_MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS + 0x000000d0)
#define HWIO_MMSS_MDP_VP_0_VIG_3_SSPP_FETCH_SMP_WR_PLANE1_OFFS                             (MMSS_MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS + 0x000000d4)
#define HWIO_MMSS_MDP_VP_0_VIG_3_SSPP_FETCH_SMP_WR_PLANE2_OFFS                             (MMSS_MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS + 0x000000d8)
#define HWIO_MMSS_MDP_VP_0_VIG_3_SSPP_SMP_UNPACK_RD_PLANE0_OFFS                            (MMSS_MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS + 0x000000e0)
#define HWIO_MMSS_MDP_VP_0_VIG_3_SSPP_SMP_UNPACK_RD_PLANE1_OFFS                            (MMSS_MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS + 0x000000e4)
#define HWIO_MMSS_MDP_VP_0_VIG_3_SSPP_SMP_UNPACK_RD_PLANE2_OFFS                            (MMSS_MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS + 0x000000e8)
#define HWIO_MMSS_MDP_VP_0_VIG_3_SSPP_FILL_LEVELS_OFFS                                     (MMSS_MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS + 0x000000f0)
#define HWIO_MMSS_MDP_VP_0_VIG_3_SSPP_STATUS_OFFS                                          (MMSS_MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS + 0x000000f4)
#define HWIO_MMSS_MDP_VP_0_VIG_3_SSPP_SW_PIX_EXT_C0_LR_OFFS                                (MMSS_MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS + 0x00000100)
#define HWIO_MMSS_MDP_VP_0_VIG_3_SSPP_SW_PIX_EXT_C0_TB_OFFS                                (MMSS_MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS + 0x00000104)
#define HWIO_MMSS_MDP_VP_0_VIG_3_SSPP_SW_PIX_EXT_C0_REQ_PIXELS_OFFS                        (MMSS_MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS + 0x00000108)
#define HWIO_MMSS_MDP_VP_0_VIG_3_SSPP_SW_PIX_EXT_C1C2_LR_OFFS                              (MMSS_MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS + 0x00000110)
#define HWIO_MMSS_MDP_VP_0_VIG_3_SSPP_SW_PIX_EXT_C1C2_TB_OFFS                              (MMSS_MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS + 0x00000114)
#define HWIO_MMSS_MDP_VP_0_VIG_3_SSPP_SW_PIX_EXT_C1C2_REQ_PIXELS_OFFS                      (MMSS_MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS + 0x00000118)
#define HWIO_MMSS_MDP_VP_0_VIG_3_SSPP_SW_PIX_EXT_C3_LR_OFFS                                (MMSS_MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS + 0x00000120)
#define HWIO_MMSS_MDP_VP_0_VIG_3_SSPP_SW_PIX_EXT_C3_TB_OFFS                                (MMSS_MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS + 0x00000124)
#define HWIO_MMSS_MDP_VP_0_VIG_3_SSPP_SW_PIX_EXT_C3_REQ_PIXELS_OFFS                        (MMSS_MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS + 0x00000128)
#define HWIO_MMSS_MDP_VP_0_VIG_3_SSPP_TRAFFIC_SHAPER_OFFS                                  (MMSS_MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS + 0x00000130)
#define HWIO_MMSS_MDP_VP_0_VIG_3_SSPP_CDP_CNTL_OFFS                                        (MMSS_MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS + 0x00000134)
#define HWIO_MMSS_MDP_VP_0_VIG_3_SSPP_UBWC_ERROR_STATUS_OFFS                               (MMSS_MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS + 0x00000138)
#define HWIO_MMSS_MDP_VP_0_VIG_3_SSPP_SW_CROP_W_C0C3_OFFS                                  (MMSS_MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS + 0x00000140)
#define HWIO_MMSS_MDP_VP_0_VIG_3_SSPP_SW_CROP_W_C1C2_OFFS                                  (MMSS_MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS + 0x00000144)
#define HWIO_MMSS_MDP_VP_0_VIG_3_SSPP_SW_CROP_H_C0C3_OFFS                                  (MMSS_MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS + 0x00000148)
#define HWIO_MMSS_MDP_VP_0_VIG_3_SSPP_SW_CROP_H_C1C2_OFFS                                  (MMSS_MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS + 0x0000014c)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_VP_0_VIG_3 
*--------------------------------------------------------------------------*/
#define MMSS_MDP_VP_0_VIG_3_REG_BASE_OFFS                                               0x0000b200
#define HWIO_MMSS_MDP_VP_0_VIG_3_OP_MODE_OFFS                                           (MMSS_MDP_VP_0_VIG_3_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_VP_0_VIG_3_QSEED2_CONFIG_OFFS                                     (MMSS_MDP_VP_0_VIG_3_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_VP_0_VIG_3_QSEED2_COMP0_3_PHASE_STEP_X_OFFS                       (MMSS_MDP_VP_0_VIG_3_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_VP_0_VIG_3_QSEED2_COMP0_3_PHASE_STEP_Y_OFFS                       (MMSS_MDP_VP_0_VIG_3_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_MDP_VP_0_VIG_3_QSEED2_COMP1_2_PHASE_STEP_X_OFFS                       (MMSS_MDP_VP_0_VIG_3_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_MDP_VP_0_VIG_3_QSEED2_COMP1_2_PHASE_STEP_Y_OFFS                       (MMSS_MDP_VP_0_VIG_3_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_MDP_VP_0_VIG_3_QSEED2_COMP0_3_INIT_PHASE_X_OFFS                       (MMSS_MDP_VP_0_VIG_3_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_VP_0_VIG_3_QSEED2_COMP0_3_INIT_PHASE_Y_OFFS                       (MMSS_MDP_VP_0_VIG_3_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_VP_0_VIG_3_QSEED2_COMP1_2_INIT_PHASE_X_OFFS                       (MMSS_MDP_VP_0_VIG_3_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_MDP_VP_0_VIG_3_QSEED2_COMP1_2_INIT_PHASE_Y_OFFS                       (MMSS_MDP_VP_0_VIG_3_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_MDP_VP_0_VIG_3_QSEED2_SHARP_SMOOTH_STRENGTH_OFFS                      (MMSS_MDP_VP_0_VIG_3_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_MDP_VP_0_VIG_3_QSEED2_SHARP_THRESHOLD_EDGE_OFFS                       (MMSS_MDP_VP_0_VIG_3_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_MDP_VP_0_VIG_3_QSEED2_SHARP_THRESHOLD_SMOOTH_OFFS                     (MMSS_MDP_VP_0_VIG_3_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_MDP_VP_0_VIG_3_QSEED2_SHARP_THRESHOLD_NOISE_OFFS                      (MMSS_MDP_VP_0_VIG_3_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_MDP_VP_0_VIG_3_QSEED2_NORMAL_FILTER_COEFF_N_OFFS                      (MMSS_MDP_VP_0_VIG_3_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_MDP_VP_0_VIG_3_QSEED2_SMOOTH_FILTER_COEFF_N_OFFS                      (MMSS_MDP_VP_0_VIG_3_REG_BASE_OFFS + 0x00000060)
#define HWIO_MMSS_MDP_VP_0_VIG_3_QSEED2_EDGE_FILTER_COEFF_START_OFFS                    (MMSS_MDP_VP_0_VIG_3_REG_BASE_OFFS + 0x00000070)
#define HWIO_MMSS_MDP_VP_0_VIG_3_VIG_CLK_CTRL_OFFS                                      (MMSS_MDP_VP_0_VIG_3_REG_BASE_OFFS + 0x00000078)
#define HWIO_MMSS_MDP_VP_0_VIG_3_SKIN_ADJUST_PWL0_OFFS                                  (MMSS_MDP_VP_0_VIG_3_REG_BASE_OFFS + 0x00000088)
#define HWIO_MMSS_MDP_VP_0_VIG_3_SKIN_ADJUST_PWL1_OFFS                                  (MMSS_MDP_VP_0_VIG_3_REG_BASE_OFFS + 0x0000008c)
#define HWIO_MMSS_MDP_VP_0_VIG_3_SKIN_REGION_HUE_OFFS                                   (MMSS_MDP_VP_0_VIG_3_REG_BASE_OFFS + 0x00000090)
#define HWIO_MMSS_MDP_VP_0_VIG_3_SKIN_REGION_SAT_OFFS                                   (MMSS_MDP_VP_0_VIG_3_REG_BASE_OFFS + 0x00000094)
#define HWIO_MMSS_MDP_VP_0_VIG_3_SKIN_REGION_VAL_OFFS                                   (MMSS_MDP_VP_0_VIG_3_REG_BASE_OFFS + 0x00000098)
#define HWIO_MMSS_MDP_VP_0_VIG_3_SKY_ADJUST_PWL0_OFFS                                   (MMSS_MDP_VP_0_VIG_3_REG_BASE_OFFS + 0x0000009c)
#define HWIO_MMSS_MDP_VP_0_VIG_3_SKY_ADJUST_PWL1_OFFS                                   (MMSS_MDP_VP_0_VIG_3_REG_BASE_OFFS + 0x000000a0)
#define HWIO_MMSS_MDP_VP_0_VIG_3_SKY_REGION_HUE_OFFS                                    (MMSS_MDP_VP_0_VIG_3_REG_BASE_OFFS + 0x000000a4)
#define HWIO_MMSS_MDP_VP_0_VIG_3_SKY_REGION_SAT_OFFS                                    (MMSS_MDP_VP_0_VIG_3_REG_BASE_OFFS + 0x000000a8)
#define HWIO_MMSS_MDP_VP_0_VIG_3_SKY_REGION_VAL_OFFS                                    (MMSS_MDP_VP_0_VIG_3_REG_BASE_OFFS + 0x000000ac)
#define HWIO_MMSS_MDP_VP_0_VIG_3_FOLIAGE_ADJUST_PWL0_OFFS                               (MMSS_MDP_VP_0_VIG_3_REG_BASE_OFFS + 0x000000b0)
#define HWIO_MMSS_MDP_VP_0_VIG_3_FOLIAGE_ADJUST_PWL1_OFFS                               (MMSS_MDP_VP_0_VIG_3_REG_BASE_OFFS + 0x000000b4)
#define HWIO_MMSS_MDP_VP_0_VIG_3_FOLIAGE_REGION_HUE_OFFS                                (MMSS_MDP_VP_0_VIG_3_REG_BASE_OFFS + 0x000000b8)
#define HWIO_MMSS_MDP_VP_0_VIG_3_FOLIAGE_REGION_SAT_OFFS                                (MMSS_MDP_VP_0_VIG_3_REG_BASE_OFFS + 0x000000bc)
#define HWIO_MMSS_MDP_VP_0_VIG_3_FOLIAGE_REGION_VAL_OFFS                                (MMSS_MDP_VP_0_VIG_3_REG_BASE_OFFS + 0x000000c0)
#define HWIO_MMSS_MDP_VP_0_VIG_3_HIST_COLLECT_CTL_OFFS                                  (MMSS_MDP_VP_0_VIG_3_REG_BASE_OFFS + 0x000000c4)
#define HWIO_MMSS_MDP_VP_0_VIG_3_HIST_MIN_MAX_OFFS                                      (MMSS_MDP_VP_0_VIG_3_REG_BASE_OFFS + 0x000000c8)
#define HWIO_MMSS_MDP_VP_0_VIG_3_HIST_FRAME_COLLECTED_OFFS                              (MMSS_MDP_VP_0_VIG_3_REG_BASE_OFFS + 0x000000cc)
#define HWIO_MMSS_MDP_VP_0_VIG_3_HIST_SEL_OFFS                                          (MMSS_MDP_VP_0_VIG_3_REG_BASE_OFFS + 0x000000d0)
#define HWIO_MMSS_MDP_VP_0_VIG_3_HIST_SUM_OFFS                                          (MMSS_MDP_VP_0_VIG_3_REG_BASE_OFFS + 0x000000d4)
#define HWIO_MMSS_MDP_VP_0_VIG_3_PA_LUTV_SWAP_OFFS                                      (MMSS_MDP_VP_0_VIG_3_REG_BASE_OFFS + 0x00000100)
#define HWIO_MMSS_MDP_VP_0_VIG_3_SPA_HUE_ADJUST_OFFS                                    (MMSS_MDP_VP_0_VIG_3_REG_BASE_OFFS + 0x00000110)
#define HWIO_MMSS_MDP_VP_0_VIG_3_SPA_SAT_ADJUST_OFFS                                    (MMSS_MDP_VP_0_VIG_3_REG_BASE_OFFS + 0x00000114)
#define HWIO_MMSS_MDP_VP_0_VIG_3_SPA_VAL_ADJUST_OFFS                                    (MMSS_MDP_VP_0_VIG_3_REG_BASE_OFFS + 0x00000118)
#define HWIO_MMSS_MDP_VP_0_VIG_3_SPA_CONT_ADJUST_OFFS                                   (MMSS_MDP_VP_0_VIG_3_REG_BASE_OFFS + 0x0000011c)
#define HWIO_MMSS_MDP_VP_0_VIG_3_CSC_1_MATRIX_COEFF_0_OFFS                              (MMSS_MDP_VP_0_VIG_3_REG_BASE_OFFS + 0x00000120)
#define HWIO_MMSS_MDP_VP_0_VIG_3_CSC_1_MATRIX_COEFF_1_OFFS                              (MMSS_MDP_VP_0_VIG_3_REG_BASE_OFFS + 0x00000124)
#define HWIO_MMSS_MDP_VP_0_VIG_3_CSC_1_MATRIX_COEFF_2_OFFS                              (MMSS_MDP_VP_0_VIG_3_REG_BASE_OFFS + 0x00000128)
#define HWIO_MMSS_MDP_VP_0_VIG_3_CSC_1_MATRIX_COEFF_3_OFFS                              (MMSS_MDP_VP_0_VIG_3_REG_BASE_OFFS + 0x0000012c)
#define HWIO_MMSS_MDP_VP_0_VIG_3_CSC_1_MATRIX_COEFF_4_OFFS                              (MMSS_MDP_VP_0_VIG_3_REG_BASE_OFFS + 0x00000130)
#define HWIO_MMSS_MDP_VP_0_VIG_3_CSC_1_COMP_0_PRE_CLAMP_OFFS                            (MMSS_MDP_VP_0_VIG_3_REG_BASE_OFFS + 0x00000134)
#define HWIO_MMSS_MDP_VP_0_VIG_3_CSC_1_COMP_1_PRE_CLAMP_OFFS                            (MMSS_MDP_VP_0_VIG_3_REG_BASE_OFFS + 0x00000138)
#define HWIO_MMSS_MDP_VP_0_VIG_3_CSC_1_COMP_2_PRE_CLAMP_OFFS                            (MMSS_MDP_VP_0_VIG_3_REG_BASE_OFFS + 0x0000013c)
#define HWIO_MMSS_MDP_VP_0_VIG_3_CSC_1_COMP_0_POST_CLAMP_OFFS                           (MMSS_MDP_VP_0_VIG_3_REG_BASE_OFFS + 0x00000140)
#define HWIO_MMSS_MDP_VP_0_VIG_3_CSC_1_COMP_1_POST_CLAMP_OFFS                           (MMSS_MDP_VP_0_VIG_3_REG_BASE_OFFS + 0x00000144)
#define HWIO_MMSS_MDP_VP_0_VIG_3_CSC_1_COMP_2_POST_CLAMP_OFFS                           (MMSS_MDP_VP_0_VIG_3_REG_BASE_OFFS + 0x00000148)
#define HWIO_MMSS_MDP_VP_0_VIG_3_CSC_1_COMP_0_PRE_BIAS_OFFS                             (MMSS_MDP_VP_0_VIG_3_REG_BASE_OFFS + 0x0000014c)
#define HWIO_MMSS_MDP_VP_0_VIG_3_CSC_1_COMP_1_PRE_BIAS_OFFS                             (MMSS_MDP_VP_0_VIG_3_REG_BASE_OFFS + 0x00000150)
#define HWIO_MMSS_MDP_VP_0_VIG_3_CSC_1_COMP_2_PRE_BIAS_OFFS                             (MMSS_MDP_VP_0_VIG_3_REG_BASE_OFFS + 0x00000154)
#define HWIO_MMSS_MDP_VP_0_VIG_3_CSC_1_COMP_0_POST_BIAS_OFFS                            (MMSS_MDP_VP_0_VIG_3_REG_BASE_OFFS + 0x00000158)
#define HWIO_MMSS_MDP_VP_0_VIG_3_CSC_1_COMP_1_POST_BIAS_OFFS                            (MMSS_MDP_VP_0_VIG_3_REG_BASE_OFFS + 0x0000015c)
#define HWIO_MMSS_MDP_VP_0_VIG_3_CSC_1_COMP_2_POST_BIAS_OFFS                            (MMSS_MDP_VP_0_VIG_3_REG_BASE_OFFS + 0x00000160)
#define HWIO_MMSS_MDP_VP_0_VIG_3_QSEED2_MISR_CTRL_OFFS                                  (MMSS_MDP_VP_0_VIG_3_REG_BASE_OFFS + 0x00000170)
#define HWIO_MMSS_MDP_VP_0_VIG_3_QSEED2_MISR_SIGNATURE_OFFS                             (MMSS_MDP_VP_0_VIG_3_REG_BASE_OFFS + 0x00000174)
#define HWIO_MMSS_MDP_VP_0_VIG_3_PA_DITHER_CTRL_OFFS                                    (MMSS_MDP_VP_0_VIG_3_REG_BASE_OFFS + 0x00000200)
#define HWIO_MMSS_MDP_VP_0_VIG_3_PA_DITHER_MATRIX_ROW0_OFFS                             (MMSS_MDP_VP_0_VIG_3_REG_BASE_OFFS + 0x00000204)
#define HWIO_MMSS_MDP_VP_0_VIG_3_PA_DITHER_MATRIX_ROW1_OFFS                             (MMSS_MDP_VP_0_VIG_3_REG_BASE_OFFS + 0x00000208)
#define HWIO_MMSS_MDP_VP_0_VIG_3_PA_DITHER_MATRIX_ROW2_OFFS                             (MMSS_MDP_VP_0_VIG_3_REG_BASE_OFFS + 0x0000020c)
#define HWIO_MMSS_MDP_VP_0_VIG_3_PA_DITHER_MATRIX_ROW3_OFFS                             (MMSS_MDP_VP_0_VIG_3_REG_BASE_OFFS + 0x00000210)
#define HWIO_MMSS_MDP_VP_0_VIG_3_PA_PWL_HOLD_OFFS                                       (MMSS_MDP_VP_0_VIG_3_REG_BASE_OFFS + 0x00000214)
#define HWIO_MMSS_MDP_VP_0_VIG_3_SKIN_ADJUST_PWL2_OFFS                                  (MMSS_MDP_VP_0_VIG_3_REG_BASE_OFFS + 0x00000218)
#define HWIO_MMSS_MDP_VP_0_VIG_3_SKIN_BLEND_GAIN_OFFS                                   (MMSS_MDP_VP_0_VIG_3_REG_BASE_OFFS + 0x0000021c)
#define HWIO_MMSS_MDP_VP_0_VIG_3_SKY_ADJUST_PWL2_OFFS                                   (MMSS_MDP_VP_0_VIG_3_REG_BASE_OFFS + 0x00000220)
#define HWIO_MMSS_MDP_VP_0_VIG_3_SKY_BLEND_GAIN_OFFS                                    (MMSS_MDP_VP_0_VIG_3_REG_BASE_OFFS + 0x00000224)
#define HWIO_MMSS_MDP_VP_0_VIG_3_FOLIAGE_ADJUST_PWL2_OFFS                               (MMSS_MDP_VP_0_VIG_3_REG_BASE_OFFS + 0x00000228)
#define HWIO_MMSS_MDP_VP_0_VIG_3_FOLIAGE_BLEND_GAIN_OFFS                                (MMSS_MDP_VP_0_VIG_3_REG_BASE_OFFS + 0x0000022c)
#define HWIO_MMSS_MDP_VP_0_VIG_3_HIST_V_DATAN_BIN_i_OFFS(i)                             (MMSS_MDP_VP_0_VIG_3_REG_BASE_OFFS + 0x00000800 + 0x4 * (i))
#define HWIO_MMSS_MDP_VP_0_VIG_3_PA_LUTV_IDX_i_OFFS(i)                                  (MMSS_MDP_VP_0_VIG_3_REG_BASE_OFFS + 0x00001200 + 0x4 * (i))

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_VP_0_VIG_3_PCC 
*--------------------------------------------------------------------------*/
#define MMSS_MDP_VP_0_VIG_3_PCC_REG_BASE_OFFS                                 0x0000c780
#define HWIO_MMSS_MDP_VP_0_VIG_3_PCC_MODE_OFFS                                (MMSS_MDP_VP_0_VIG_3_PCC_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_VP_0_VIG_3_PCC_RED_CONSTANT_COEFF_OFFS                  (MMSS_MDP_VP_0_VIG_3_PCC_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_VP_0_VIG_3_PCC_GREEN_CONSTANT_COEFF_OFFS                (MMSS_MDP_VP_0_VIG_3_PCC_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_VP_0_VIG_3_PCC_BLUE_CONSTANT_COEFF_OFFS                 (MMSS_MDP_VP_0_VIG_3_PCC_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_MDP_VP_0_VIG_3_PCC_RED_R_COEFF_OFFS                         (MMSS_MDP_VP_0_VIG_3_PCC_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_VP_0_VIG_3_PCC_GREEN_R_COEFF_OFFS                       (MMSS_MDP_VP_0_VIG_3_PCC_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_MDP_VP_0_VIG_3_PCC_BLUE_R_COEFF_OFFS                        (MMSS_MDP_VP_0_VIG_3_PCC_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_MDP_VP_0_VIG_3_PCC_RED_G_COEFF_OFFS                         (MMSS_MDP_VP_0_VIG_3_PCC_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_MDP_VP_0_VIG_3_PCC_GREEN_G_COEFF_OFFS                       (MMSS_MDP_VP_0_VIG_3_PCC_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_VP_0_VIG_3_PCC_BLUE_G_COEFF_OFFS                        (MMSS_MDP_VP_0_VIG_3_PCC_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_VP_0_VIG_3_PCC_RED_B_COEFF_OFFS                         (MMSS_MDP_VP_0_VIG_3_PCC_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_MDP_VP_0_VIG_3_PCC_GREEN_B_COEFF_OFFS                       (MMSS_MDP_VP_0_VIG_3_PCC_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_MDP_VP_0_VIG_3_PCC_BLUE_B_COEFF_OFFS                        (MMSS_MDP_VP_0_VIG_3_PCC_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_MDP_VP_0_VIG_3_PCC_RED_RG_COEFF_OFFS                        (MMSS_MDP_VP_0_VIG_3_PCC_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_MDP_VP_0_VIG_3_PCC_GREEN_RG_COEFF_OFFS                      (MMSS_MDP_VP_0_VIG_3_PCC_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_MDP_VP_0_VIG_3_PCC_BLUE_RG_COEFF_OFFS                       (MMSS_MDP_VP_0_VIG_3_PCC_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_MDP_VP_0_VIG_3_PCC_RED_RB_COEFF_OFFS                        (MMSS_MDP_VP_0_VIG_3_PCC_REG_BASE_OFFS + 0x00000040)
#define HWIO_MMSS_MDP_VP_0_VIG_3_PCC_GREEN_RB_COEFF_OFFS                      (MMSS_MDP_VP_0_VIG_3_PCC_REG_BASE_OFFS + 0x00000044)
#define HWIO_MMSS_MDP_VP_0_VIG_3_PCC_BLUE_RB_COEFF_OFFS                       (MMSS_MDP_VP_0_VIG_3_PCC_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_MDP_VP_0_VIG_3_PCC_RED_BG_COEFF_OFFS                        (MMSS_MDP_VP_0_VIG_3_PCC_REG_BASE_OFFS + 0x0000004c)
#define HWIO_MMSS_MDP_VP_0_VIG_3_PCC_GREEN_BG_COEFF_OFFS                      (MMSS_MDP_VP_0_VIG_3_PCC_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_MDP_VP_0_VIG_3_PCC_BLUE_BG_COEFF_OFFS                       (MMSS_MDP_VP_0_VIG_3_PCC_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_MDP_VP_0_VIG_3_PCC_RED_RGB_COEFF_OFFS                       (MMSS_MDP_VP_0_VIG_3_PCC_REG_BASE_OFFS + 0x00000058)
#define HWIO_MMSS_MDP_VP_0_VIG_3_PCC_GREEN_RGB_COEFF_OFFS                     (MMSS_MDP_VP_0_VIG_3_PCC_REG_BASE_OFFS + 0x0000005c)
#define HWIO_MMSS_MDP_VP_0_VIG_3_PCC_BLUE_RGB_COEFF_OFFS                      (MMSS_MDP_VP_0_VIG_3_PCC_REG_BASE_OFFS + 0x00000060)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_VP_0_RGB_0_SSPP 
*--------------------------------------------------------------------------*/
#define MMSS_MDP_VP_0_RGB_0_SSPP_REG_BASE_OFFS                                             0x00015000
#define HWIO_MMSS_MDP_VP_0_RGB_0_SSPP_SRC_SIZE_OFFS                                        (MMSS_MDP_VP_0_RGB_0_SSPP_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_VP_0_RGB_0_SSPP_SRC_IMG_SIZE_OFFS                                    (MMSS_MDP_VP_0_RGB_0_SSPP_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_VP_0_RGB_0_SSPP_SRC_XY_OFFS                                          (MMSS_MDP_VP_0_RGB_0_SSPP_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_VP_0_RGB_0_SSPP_OUT_SIZE_OFFS                                        (MMSS_MDP_VP_0_RGB_0_SSPP_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_MDP_VP_0_RGB_0_SSPP_OUT_XY_OFFS                                          (MMSS_MDP_VP_0_RGB_0_SSPP_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_VP_0_RGB_0_SSPP_SRC0_ADDR_OFFS                                       (MMSS_MDP_VP_0_RGB_0_SSPP_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_MDP_VP_0_RGB_0_SSPP_SRC1_ADDR_OFFS                                       (MMSS_MDP_VP_0_RGB_0_SSPP_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_MDP_VP_0_RGB_0_SSPP_SRC2_ADDR_OFFS                                       (MMSS_MDP_VP_0_RGB_0_SSPP_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_MDP_VP_0_RGB_0_SSPP_SRC3_ADDR_OFFS                                       (MMSS_MDP_VP_0_RGB_0_SSPP_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_VP_0_RGB_0_SSPP_SRC_YSTRIDE0_OFFS                                    (MMSS_MDP_VP_0_RGB_0_SSPP_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_VP_0_RGB_0_SSPP_SRC_YSTRIDE1_OFFS                                    (MMSS_MDP_VP_0_RGB_0_SSPP_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_MDP_VP_0_RGB_0_SSPP_TILE_FRAME_SIZE_OFFS                                 (MMSS_MDP_VP_0_RGB_0_SSPP_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_MDP_VP_0_RGB_0_SSPP_SRC_FORMAT_OFFS                                      (MMSS_MDP_VP_0_RGB_0_SSPP_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_MDP_VP_0_RGB_0_SSPP_SRC_UNPACK_PATTERN_OFFS                              (MMSS_MDP_VP_0_RGB_0_SSPP_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_MDP_VP_0_RGB_0_SSPP_SRC_OP_MODE_OFFS                                     (MMSS_MDP_VP_0_RGB_0_SSPP_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_MDP_VP_0_RGB_0_SSPP_SRC_CONSTANT_COLOR_OFFS                              (MMSS_MDP_VP_0_RGB_0_SSPP_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_MDP_VP_0_RGB_0_SSPP_FETCH_CONFIG_OFFS                                    (MMSS_MDP_VP_0_RGB_0_SSPP_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_MDP_VP_0_RGB_0_SSPP_VC1_RANGE_OFFS                                       (MMSS_MDP_VP_0_RGB_0_SSPP_REG_BASE_OFFS + 0x0000004c)
#define HWIO_MMSS_MDP_VP_0_RGB_0_SSPP_REQPRIORITY_FIFO_WATERMARK_0_OFFS                    (MMSS_MDP_VP_0_RGB_0_SSPP_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_MDP_VP_0_RGB_0_SSPP_REQPRIORITY_FIFO_WATERMARK_1_OFFS                    (MMSS_MDP_VP_0_RGB_0_SSPP_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_MDP_VP_0_RGB_0_SSPP_REQPRIORITY_FIFO_WATERMARK_2_OFFS                    (MMSS_MDP_VP_0_RGB_0_SSPP_REG_BASE_OFFS + 0x00000058)
#define HWIO_MMSS_MDP_VP_0_RGB_0_SSPP_DANGER_LUT_OFFS                                      (MMSS_MDP_VP_0_RGB_0_SSPP_REG_BASE_OFFS + 0x00000060)
#define HWIO_MMSS_MDP_VP_0_RGB_0_SSPP_SAFE_LUT_OFFS                                        (MMSS_MDP_VP_0_RGB_0_SSPP_REG_BASE_OFFS + 0x00000064)
#define HWIO_MMSS_MDP_VP_0_RGB_0_SSPP_CREQ_LUT_OFFS                                        (MMSS_MDP_VP_0_RGB_0_SSPP_REG_BASE_OFFS + 0x00000068)
#define HWIO_MMSS_MDP_VP_0_RGB_0_SSPP_QOS_CTRL_OFFS                                        (MMSS_MDP_VP_0_RGB_0_SSPP_REG_BASE_OFFS + 0x0000006c)
#define HWIO_MMSS_MDP_VP_0_RGB_0_SSPP_SRC_ADDR_SW_STATUS_OFFS                              (MMSS_MDP_VP_0_RGB_0_SSPP_REG_BASE_OFFS + 0x00000070)
#define HWIO_MMSS_MDP_VP_0_RGB_0_SSPP_CURRENT_SRC0_ADDR_OFFS                               (MMSS_MDP_VP_0_RGB_0_SSPP_REG_BASE_OFFS + 0x000000a4)
#define HWIO_MMSS_MDP_VP_0_RGB_0_SSPP_CURRENT_SRC1_ADDR_OFFS                               (MMSS_MDP_VP_0_RGB_0_SSPP_REG_BASE_OFFS + 0x000000a8)
#define HWIO_MMSS_MDP_VP_0_RGB_0_SSPP_CURRENT_SRC2_ADDR_OFFS                               (MMSS_MDP_VP_0_RGB_0_SSPP_REG_BASE_OFFS + 0x000000ac)
#define HWIO_MMSS_MDP_VP_0_RGB_0_SSPP_CURRENT_SRC3_ADDR_OFFS                               (MMSS_MDP_VP_0_RGB_0_SSPP_REG_BASE_OFFS + 0x000000b0)
#define HWIO_MMSS_MDP_VP_0_RGB_0_SSPP_DECIMATION_CONFIG_OFFS                               (MMSS_MDP_VP_0_RGB_0_SSPP_REG_BASE_OFFS + 0x000000b4)
#define HWIO_MMSS_MDP_VP_0_RGB_0_SSPP_FETCH_SMP_WR_PLANE0_OFFS                             (MMSS_MDP_VP_0_RGB_0_SSPP_REG_BASE_OFFS + 0x000000d0)
#define HWIO_MMSS_MDP_VP_0_RGB_0_SSPP_FETCH_SMP_WR_PLANE1_OFFS                             (MMSS_MDP_VP_0_RGB_0_SSPP_REG_BASE_OFFS + 0x000000d4)
#define HWIO_MMSS_MDP_VP_0_RGB_0_SSPP_FETCH_SMP_WR_PLANE2_OFFS                             (MMSS_MDP_VP_0_RGB_0_SSPP_REG_BASE_OFFS + 0x000000d8)
#define HWIO_MMSS_MDP_VP_0_RGB_0_SSPP_SMP_UNPACK_RD_PLANE0_OFFS                            (MMSS_MDP_VP_0_RGB_0_SSPP_REG_BASE_OFFS + 0x000000e0)
#define HWIO_MMSS_MDP_VP_0_RGB_0_SSPP_SMP_UNPACK_RD_PLANE1_OFFS                            (MMSS_MDP_VP_0_RGB_0_SSPP_REG_BASE_OFFS + 0x000000e4)
#define HWIO_MMSS_MDP_VP_0_RGB_0_SSPP_SMP_UNPACK_RD_PLANE2_OFFS                            (MMSS_MDP_VP_0_RGB_0_SSPP_REG_BASE_OFFS + 0x000000e8)
#define HWIO_MMSS_MDP_VP_0_RGB_0_SSPP_FILL_LEVELS_OFFS                                     (MMSS_MDP_VP_0_RGB_0_SSPP_REG_BASE_OFFS + 0x000000f0)
#define HWIO_MMSS_MDP_VP_0_RGB_0_SSPP_STATUS_OFFS                                          (MMSS_MDP_VP_0_RGB_0_SSPP_REG_BASE_OFFS + 0x000000f4)
#define HWIO_MMSS_MDP_VP_0_RGB_0_SSPP_SW_PIX_EXT_C0_LR_OFFS                                (MMSS_MDP_VP_0_RGB_0_SSPP_REG_BASE_OFFS + 0x00000100)
#define HWIO_MMSS_MDP_VP_0_RGB_0_SSPP_SW_PIX_EXT_C0_TB_OFFS                                (MMSS_MDP_VP_0_RGB_0_SSPP_REG_BASE_OFFS + 0x00000104)
#define HWIO_MMSS_MDP_VP_0_RGB_0_SSPP_SW_PIX_EXT_C0_REQ_PIXELS_OFFS                        (MMSS_MDP_VP_0_RGB_0_SSPP_REG_BASE_OFFS + 0x00000108)
#define HWIO_MMSS_MDP_VP_0_RGB_0_SSPP_SW_PIX_EXT_C1C2_LR_OFFS                              (MMSS_MDP_VP_0_RGB_0_SSPP_REG_BASE_OFFS + 0x00000110)
#define HWIO_MMSS_MDP_VP_0_RGB_0_SSPP_SW_PIX_EXT_C1C2_TB_OFFS                              (MMSS_MDP_VP_0_RGB_0_SSPP_REG_BASE_OFFS + 0x00000114)
#define HWIO_MMSS_MDP_VP_0_RGB_0_SSPP_SW_PIX_EXT_C1C2_REQ_PIXELS_OFFS                      (MMSS_MDP_VP_0_RGB_0_SSPP_REG_BASE_OFFS + 0x00000118)
#define HWIO_MMSS_MDP_VP_0_RGB_0_SSPP_SW_PIX_EXT_C3_LR_OFFS                                (MMSS_MDP_VP_0_RGB_0_SSPP_REG_BASE_OFFS + 0x00000120)
#define HWIO_MMSS_MDP_VP_0_RGB_0_SSPP_SW_PIX_EXT_C3_TB_OFFS                                (MMSS_MDP_VP_0_RGB_0_SSPP_REG_BASE_OFFS + 0x00000124)
#define HWIO_MMSS_MDP_VP_0_RGB_0_SSPP_SW_PIX_EXT_C3_REQ_PIXELS_OFFS                        (MMSS_MDP_VP_0_RGB_0_SSPP_REG_BASE_OFFS + 0x00000128)
#define HWIO_MMSS_MDP_VP_0_RGB_0_SSPP_TRAFFIC_SHAPER_OFFS                                  (MMSS_MDP_VP_0_RGB_0_SSPP_REG_BASE_OFFS + 0x00000130)
#define HWIO_MMSS_MDP_VP_0_RGB_0_SSPP_CDP_CNTL_OFFS                                        (MMSS_MDP_VP_0_RGB_0_SSPP_REG_BASE_OFFS + 0x00000134)
#define HWIO_MMSS_MDP_VP_0_RGB_0_SSPP_UBWC_ERROR_STATUS_OFFS                               (MMSS_MDP_VP_0_RGB_0_SSPP_REG_BASE_OFFS + 0x00000138)
#define HWIO_MMSS_MDP_VP_0_RGB_0_SSPP_SW_CROP_W_C0C3_OFFS                                  (MMSS_MDP_VP_0_RGB_0_SSPP_REG_BASE_OFFS + 0x00000140)
#define HWIO_MMSS_MDP_VP_0_RGB_0_SSPP_SW_CROP_W_C1C2_OFFS                                  (MMSS_MDP_VP_0_RGB_0_SSPP_REG_BASE_OFFS + 0x00000144)
#define HWIO_MMSS_MDP_VP_0_RGB_0_SSPP_SW_CROP_H_C0C3_OFFS                                  (MMSS_MDP_VP_0_RGB_0_SSPP_REG_BASE_OFFS + 0x00000148)
#define HWIO_MMSS_MDP_VP_0_RGB_0_SSPP_SW_CROP_H_C1C2_OFFS                                  (MMSS_MDP_VP_0_RGB_0_SSPP_REG_BASE_OFFS + 0x0000014c)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_VP_0_RGB_0 
*--------------------------------------------------------------------------*/
#define MMSS_MDP_VP_0_RGB_0_REG_BASE_OFFS                                          0x00015200
#define HWIO_MMSS_MDP_VP_0_RGB_0_SCALE_CONFIG_OFFS                                 (MMSS_MDP_VP_0_RGB_0_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_VP_0_RGB_0_SCALE_PHASE_STEP_X_OFFS                           (MMSS_MDP_VP_0_RGB_0_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_VP_0_RGB_0_SCALE_PHASE_STEP_Y_OFFS                           (MMSS_MDP_VP_0_RGB_0_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_MDP_VP_0_RGB_0_SCALE_INIT_PHASE_X_OFFS                           (MMSS_MDP_VP_0_RGB_0_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_VP_0_RGB_0_SCALE_INIT_PHASE_Y_OFFS                           (MMSS_MDP_VP_0_RGB_0_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_VP_0_RGB_0_SCALE_MISR_CTRL_OFFS                              (MMSS_MDP_VP_0_RGB_0_REG_BASE_OFFS + 0x00000170)
#define HWIO_MMSS_MDP_VP_0_RGB_0_SCALE_MISR_SIGNATURE_OFFS                         (MMSS_MDP_VP_0_RGB_0_REG_BASE_OFFS + 0x00000174)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_VP_0_RGB_0_PCC 
*--------------------------------------------------------------------------*/
#define MMSS_MDP_VP_0_RGB_0_PCC_REG_BASE_OFFS                                 0x00015380
#define HWIO_MMSS_MDP_VP_0_RGB_0_PCC_MODE_OFFS                                (MMSS_MDP_VP_0_RGB_0_PCC_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_VP_0_RGB_0_PCC_RED_CONSTANT_COEFF_OFFS                  (MMSS_MDP_VP_0_RGB_0_PCC_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_VP_0_RGB_0_PCC_GREEN_CONSTANT_COEFF_OFFS                (MMSS_MDP_VP_0_RGB_0_PCC_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_VP_0_RGB_0_PCC_BLUE_CONSTANT_COEFF_OFFS                 (MMSS_MDP_VP_0_RGB_0_PCC_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_MDP_VP_0_RGB_0_PCC_RED_R_COEFF_OFFS                         (MMSS_MDP_VP_0_RGB_0_PCC_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_VP_0_RGB_0_PCC_GREEN_R_COEFF_OFFS                       (MMSS_MDP_VP_0_RGB_0_PCC_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_MDP_VP_0_RGB_0_PCC_BLUE_R_COEFF_OFFS                        (MMSS_MDP_VP_0_RGB_0_PCC_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_MDP_VP_0_RGB_0_PCC_RED_G_COEFF_OFFS                         (MMSS_MDP_VP_0_RGB_0_PCC_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_MDP_VP_0_RGB_0_PCC_GREEN_G_COEFF_OFFS                       (MMSS_MDP_VP_0_RGB_0_PCC_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_VP_0_RGB_0_PCC_BLUE_G_COEFF_OFFS                        (MMSS_MDP_VP_0_RGB_0_PCC_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_VP_0_RGB_0_PCC_RED_B_COEFF_OFFS                         (MMSS_MDP_VP_0_RGB_0_PCC_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_MDP_VP_0_RGB_0_PCC_GREEN_B_COEFF_OFFS                       (MMSS_MDP_VP_0_RGB_0_PCC_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_MDP_VP_0_RGB_0_PCC_BLUE_B_COEFF_OFFS                        (MMSS_MDP_VP_0_RGB_0_PCC_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_MDP_VP_0_RGB_0_PCC_RED_RG_COEFF_OFFS                        (MMSS_MDP_VP_0_RGB_0_PCC_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_MDP_VP_0_RGB_0_PCC_GREEN_RG_COEFF_OFFS                      (MMSS_MDP_VP_0_RGB_0_PCC_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_MDP_VP_0_RGB_0_PCC_BLUE_RG_COEFF_OFFS                       (MMSS_MDP_VP_0_RGB_0_PCC_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_MDP_VP_0_RGB_0_PCC_RED_RB_COEFF_OFFS                        (MMSS_MDP_VP_0_RGB_0_PCC_REG_BASE_OFFS + 0x00000040)
#define HWIO_MMSS_MDP_VP_0_RGB_0_PCC_GREEN_RB_COEFF_OFFS                      (MMSS_MDP_VP_0_RGB_0_PCC_REG_BASE_OFFS + 0x00000044)
#define HWIO_MMSS_MDP_VP_0_RGB_0_PCC_BLUE_RB_COEFF_OFFS                       (MMSS_MDP_VP_0_RGB_0_PCC_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_MDP_VP_0_RGB_0_PCC_RED_BG_COEFF_OFFS                        (MMSS_MDP_VP_0_RGB_0_PCC_REG_BASE_OFFS + 0x0000004c)
#define HWIO_MMSS_MDP_VP_0_RGB_0_PCC_GREEN_BG_COEFF_OFFS                      (MMSS_MDP_VP_0_RGB_0_PCC_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_MDP_VP_0_RGB_0_PCC_BLUE_BG_COEFF_OFFS                       (MMSS_MDP_VP_0_RGB_0_PCC_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_MDP_VP_0_RGB_0_PCC_RED_RGB_COEFF_OFFS                       (MMSS_MDP_VP_0_RGB_0_PCC_REG_BASE_OFFS + 0x00000058)
#define HWIO_MMSS_MDP_VP_0_RGB_0_PCC_GREEN_RGB_COEFF_OFFS                     (MMSS_MDP_VP_0_RGB_0_PCC_REG_BASE_OFFS + 0x0000005c)
#define HWIO_MMSS_MDP_VP_0_RGB_0_PCC_BLUE_RGB_COEFF_OFFS                      (MMSS_MDP_VP_0_RGB_0_PCC_REG_BASE_OFFS + 0x00000060)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_VP_0_RGB_1_SSPP 
*--------------------------------------------------------------------------*/
#define MMSS_MDP_VP_0_RGB_1_SSPP_REG_BASE_OFFS                                             0x00017000
#define HWIO_MMSS_MDP_VP_0_RGB_1_SSPP_SRC_SIZE_OFFS                                        (MMSS_MDP_VP_0_RGB_1_SSPP_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_VP_0_RGB_1_SSPP_SRC_IMG_SIZE_OFFS                                    (MMSS_MDP_VP_0_RGB_1_SSPP_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_VP_0_RGB_1_SSPP_SRC_XY_OFFS                                          (MMSS_MDP_VP_0_RGB_1_SSPP_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_VP_0_RGB_1_SSPP_OUT_SIZE_OFFS                                        (MMSS_MDP_VP_0_RGB_1_SSPP_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_MDP_VP_0_RGB_1_SSPP_OUT_XY_OFFS                                          (MMSS_MDP_VP_0_RGB_1_SSPP_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_VP_0_RGB_1_SSPP_SRC0_ADDR_OFFS                                       (MMSS_MDP_VP_0_RGB_1_SSPP_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_MDP_VP_0_RGB_1_SSPP_SRC1_ADDR_OFFS                                       (MMSS_MDP_VP_0_RGB_1_SSPP_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_MDP_VP_0_RGB_1_SSPP_SRC2_ADDR_OFFS                                       (MMSS_MDP_VP_0_RGB_1_SSPP_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_MDP_VP_0_RGB_1_SSPP_SRC3_ADDR_OFFS                                       (MMSS_MDP_VP_0_RGB_1_SSPP_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_VP_0_RGB_1_SSPP_SRC_YSTRIDE0_OFFS                                    (MMSS_MDP_VP_0_RGB_1_SSPP_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_VP_0_RGB_1_SSPP_SRC_YSTRIDE1_OFFS                                    (MMSS_MDP_VP_0_RGB_1_SSPP_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_MDP_VP_0_RGB_1_SSPP_TILE_FRAME_SIZE_OFFS                                 (MMSS_MDP_VP_0_RGB_1_SSPP_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_MDP_VP_0_RGB_1_SSPP_SRC_FORMAT_OFFS                                      (MMSS_MDP_VP_0_RGB_1_SSPP_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_MDP_VP_0_RGB_1_SSPP_SRC_UNPACK_PATTERN_OFFS                              (MMSS_MDP_VP_0_RGB_1_SSPP_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_MDP_VP_0_RGB_1_SSPP_SRC_OP_MODE_OFFS                                     (MMSS_MDP_VP_0_RGB_1_SSPP_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_MDP_VP_0_RGB_1_SSPP_SRC_CONSTANT_COLOR_OFFS                              (MMSS_MDP_VP_0_RGB_1_SSPP_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_MDP_VP_0_RGB_1_SSPP_FETCH_CONFIG_OFFS                                    (MMSS_MDP_VP_0_RGB_1_SSPP_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_MDP_VP_0_RGB_1_SSPP_VC1_RANGE_OFFS                                       (MMSS_MDP_VP_0_RGB_1_SSPP_REG_BASE_OFFS + 0x0000004c)
#define HWIO_MMSS_MDP_VP_0_RGB_1_SSPP_REQPRIORITY_FIFO_WATERMARK_0_OFFS                    (MMSS_MDP_VP_0_RGB_1_SSPP_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_MDP_VP_0_RGB_1_SSPP_REQPRIORITY_FIFO_WATERMARK_1_OFFS                    (MMSS_MDP_VP_0_RGB_1_SSPP_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_MDP_VP_0_RGB_1_SSPP_REQPRIORITY_FIFO_WATERMARK_2_OFFS                    (MMSS_MDP_VP_0_RGB_1_SSPP_REG_BASE_OFFS + 0x00000058)
#define HWIO_MMSS_MDP_VP_0_RGB_1_SSPP_DANGER_LUT_OFFS                                      (MMSS_MDP_VP_0_RGB_1_SSPP_REG_BASE_OFFS + 0x00000060)
#define HWIO_MMSS_MDP_VP_0_RGB_1_SSPP_SAFE_LUT_OFFS                                        (MMSS_MDP_VP_0_RGB_1_SSPP_REG_BASE_OFFS + 0x00000064)
#define HWIO_MMSS_MDP_VP_0_RGB_1_SSPP_CREQ_LUT_OFFS                                        (MMSS_MDP_VP_0_RGB_1_SSPP_REG_BASE_OFFS + 0x00000068)
#define HWIO_MMSS_MDP_VP_0_RGB_1_SSPP_QOS_CTRL_OFFS                                        (MMSS_MDP_VP_0_RGB_1_SSPP_REG_BASE_OFFS + 0x0000006c)
#define HWIO_MMSS_MDP_VP_0_RGB_1_SSPP_SRC_ADDR_SW_STATUS_OFFS                              (MMSS_MDP_VP_0_RGB_1_SSPP_REG_BASE_OFFS + 0x00000070)
#define HWIO_MMSS_MDP_VP_0_RGB_1_SSPP_CURRENT_SRC0_ADDR_OFFS                               (MMSS_MDP_VP_0_RGB_1_SSPP_REG_BASE_OFFS + 0x000000a4)
#define HWIO_MMSS_MDP_VP_0_RGB_1_SSPP_CURRENT_SRC1_ADDR_OFFS                               (MMSS_MDP_VP_0_RGB_1_SSPP_REG_BASE_OFFS + 0x000000a8)
#define HWIO_MMSS_MDP_VP_0_RGB_1_SSPP_CURRENT_SRC2_ADDR_OFFS                               (MMSS_MDP_VP_0_RGB_1_SSPP_REG_BASE_OFFS + 0x000000ac)
#define HWIO_MMSS_MDP_VP_0_RGB_1_SSPP_CURRENT_SRC3_ADDR_OFFS                               (MMSS_MDP_VP_0_RGB_1_SSPP_REG_BASE_OFFS + 0x000000b0)
#define HWIO_MMSS_MDP_VP_0_RGB_1_SSPP_DECIMATION_CONFIG_OFFS                               (MMSS_MDP_VP_0_RGB_1_SSPP_REG_BASE_OFFS + 0x000000b4)
#define HWIO_MMSS_MDP_VP_0_RGB_1_SSPP_FETCH_SMP_WR_PLANE0_OFFS                             (MMSS_MDP_VP_0_RGB_1_SSPP_REG_BASE_OFFS + 0x000000d0)
#define HWIO_MMSS_MDP_VP_0_RGB_1_SSPP_FETCH_SMP_WR_PLANE1_OFFS                             (MMSS_MDP_VP_0_RGB_1_SSPP_REG_BASE_OFFS + 0x000000d4)
#define HWIO_MMSS_MDP_VP_0_RGB_1_SSPP_FETCH_SMP_WR_PLANE2_OFFS                             (MMSS_MDP_VP_0_RGB_1_SSPP_REG_BASE_OFFS + 0x000000d8)
#define HWIO_MMSS_MDP_VP_0_RGB_1_SSPP_SMP_UNPACK_RD_PLANE0_OFFS                            (MMSS_MDP_VP_0_RGB_1_SSPP_REG_BASE_OFFS + 0x000000e0)
#define HWIO_MMSS_MDP_VP_0_RGB_1_SSPP_SMP_UNPACK_RD_PLANE1_OFFS                            (MMSS_MDP_VP_0_RGB_1_SSPP_REG_BASE_OFFS + 0x000000e4)
#define HWIO_MMSS_MDP_VP_0_RGB_1_SSPP_SMP_UNPACK_RD_PLANE2_OFFS                            (MMSS_MDP_VP_0_RGB_1_SSPP_REG_BASE_OFFS + 0x000000e8)
#define HWIO_MMSS_MDP_VP_0_RGB_1_SSPP_FILL_LEVELS_OFFS                                     (MMSS_MDP_VP_0_RGB_1_SSPP_REG_BASE_OFFS + 0x000000f0)
#define HWIO_MMSS_MDP_VP_0_RGB_1_SSPP_STATUS_OFFS                                          (MMSS_MDP_VP_0_RGB_1_SSPP_REG_BASE_OFFS + 0x000000f4)
#define HWIO_MMSS_MDP_VP_0_RGB_1_SSPP_SW_PIX_EXT_C0_LR_OFFS                                (MMSS_MDP_VP_0_RGB_1_SSPP_REG_BASE_OFFS + 0x00000100)
#define HWIO_MMSS_MDP_VP_0_RGB_1_SSPP_SW_PIX_EXT_C0_TB_OFFS                                (MMSS_MDP_VP_0_RGB_1_SSPP_REG_BASE_OFFS + 0x00000104)
#define HWIO_MMSS_MDP_VP_0_RGB_1_SSPP_SW_PIX_EXT_C0_REQ_PIXELS_OFFS                        (MMSS_MDP_VP_0_RGB_1_SSPP_REG_BASE_OFFS + 0x00000108)
#define HWIO_MMSS_MDP_VP_0_RGB_1_SSPP_SW_PIX_EXT_C1C2_LR_OFFS                              (MMSS_MDP_VP_0_RGB_1_SSPP_REG_BASE_OFFS + 0x00000110)
#define HWIO_MMSS_MDP_VP_0_RGB_1_SSPP_SW_PIX_EXT_C1C2_TB_OFFS                              (MMSS_MDP_VP_0_RGB_1_SSPP_REG_BASE_OFFS + 0x00000114)
#define HWIO_MMSS_MDP_VP_0_RGB_1_SSPP_SW_PIX_EXT_C1C2_REQ_PIXELS_OFFS                      (MMSS_MDP_VP_0_RGB_1_SSPP_REG_BASE_OFFS + 0x00000118)
#define HWIO_MMSS_MDP_VP_0_RGB_1_SSPP_SW_PIX_EXT_C3_LR_OFFS                                (MMSS_MDP_VP_0_RGB_1_SSPP_REG_BASE_OFFS + 0x00000120)
#define HWIO_MMSS_MDP_VP_0_RGB_1_SSPP_SW_PIX_EXT_C3_TB_OFFS                                (MMSS_MDP_VP_0_RGB_1_SSPP_REG_BASE_OFFS + 0x00000124)
#define HWIO_MMSS_MDP_VP_0_RGB_1_SSPP_SW_PIX_EXT_C3_REQ_PIXELS_OFFS                        (MMSS_MDP_VP_0_RGB_1_SSPP_REG_BASE_OFFS + 0x00000128)
#define HWIO_MMSS_MDP_VP_0_RGB_1_SSPP_TRAFFIC_SHAPER_OFFS                                  (MMSS_MDP_VP_0_RGB_1_SSPP_REG_BASE_OFFS + 0x00000130)
#define HWIO_MMSS_MDP_VP_0_RGB_1_SSPP_CDP_CNTL_OFFS                                        (MMSS_MDP_VP_0_RGB_1_SSPP_REG_BASE_OFFS + 0x00000134)
#define HWIO_MMSS_MDP_VP_0_RGB_1_SSPP_UBWC_ERROR_STATUS_OFFS                               (MMSS_MDP_VP_0_RGB_1_SSPP_REG_BASE_OFFS + 0x00000138)
#define HWIO_MMSS_MDP_VP_0_RGB_1_SSPP_SW_CROP_W_C0C3_OFFS                                  (MMSS_MDP_VP_0_RGB_1_SSPP_REG_BASE_OFFS + 0x00000140)
#define HWIO_MMSS_MDP_VP_0_RGB_1_SSPP_SW_CROP_W_C1C2_OFFS                                  (MMSS_MDP_VP_0_RGB_1_SSPP_REG_BASE_OFFS + 0x00000144)
#define HWIO_MMSS_MDP_VP_0_RGB_1_SSPP_SW_CROP_H_C0C3_OFFS                                  (MMSS_MDP_VP_0_RGB_1_SSPP_REG_BASE_OFFS + 0x00000148)
#define HWIO_MMSS_MDP_VP_0_RGB_1_SSPP_SW_CROP_H_C1C2_OFFS                                  (MMSS_MDP_VP_0_RGB_1_SSPP_REG_BASE_OFFS + 0x0000014c)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_VP_0_RGB_1 
*--------------------------------------------------------------------------*/
#define MMSS_MDP_VP_0_RGB_1_REG_BASE_OFFS                                          0x00017200
#define HWIO_MMSS_MDP_VP_0_RGB_1_SCALE_CONFIG_OFFS                                 (MMSS_MDP_VP_0_RGB_1_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_VP_0_RGB_1_SCALE_PHASE_STEP_X_OFFS                           (MMSS_MDP_VP_0_RGB_1_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_VP_0_RGB_1_SCALE_PHASE_STEP_Y_OFFS                           (MMSS_MDP_VP_0_RGB_1_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_MDP_VP_0_RGB_1_SCALE_INIT_PHASE_X_OFFS                           (MMSS_MDP_VP_0_RGB_1_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_VP_0_RGB_1_SCALE_INIT_PHASE_Y_OFFS                           (MMSS_MDP_VP_0_RGB_1_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_VP_0_RGB_1_SCALE_MISR_CTRL_OFFS                              (MMSS_MDP_VP_0_RGB_1_REG_BASE_OFFS + 0x00000170)
#define HWIO_MMSS_MDP_VP_0_RGB_1_SCALE_MISR_SIGNATURE_OFFS                         (MMSS_MDP_VP_0_RGB_1_REG_BASE_OFFS + 0x00000174)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_VP_0_RGB_1_PCC 
*--------------------------------------------------------------------------*/
#define MMSS_MDP_VP_0_RGB_1_PCC_REG_BASE_OFFS                                 0x00017380
#define HWIO_MMSS_MDP_VP_0_RGB_1_PCC_MODE_OFFS                                (MMSS_MDP_VP_0_RGB_1_PCC_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_VP_0_RGB_1_PCC_RED_CONSTANT_COEFF_OFFS                  (MMSS_MDP_VP_0_RGB_1_PCC_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_VP_0_RGB_1_PCC_GREEN_CONSTANT_COEFF_OFFS                (MMSS_MDP_VP_0_RGB_1_PCC_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_VP_0_RGB_1_PCC_BLUE_CONSTANT_COEFF_OFFS                 (MMSS_MDP_VP_0_RGB_1_PCC_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_MDP_VP_0_RGB_1_PCC_RED_R_COEFF_OFFS                         (MMSS_MDP_VP_0_RGB_1_PCC_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_VP_0_RGB_1_PCC_GREEN_R_COEFF_OFFS                       (MMSS_MDP_VP_0_RGB_1_PCC_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_MDP_VP_0_RGB_1_PCC_BLUE_R_COEFF_OFFS                        (MMSS_MDP_VP_0_RGB_1_PCC_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_MDP_VP_0_RGB_1_PCC_RED_G_COEFF_OFFS                         (MMSS_MDP_VP_0_RGB_1_PCC_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_MDP_VP_0_RGB_1_PCC_GREEN_G_COEFF_OFFS                       (MMSS_MDP_VP_0_RGB_1_PCC_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_VP_0_RGB_1_PCC_BLUE_G_COEFF_OFFS                        (MMSS_MDP_VP_0_RGB_1_PCC_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_VP_0_RGB_1_PCC_RED_B_COEFF_OFFS                         (MMSS_MDP_VP_0_RGB_1_PCC_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_MDP_VP_0_RGB_1_PCC_GREEN_B_COEFF_OFFS                       (MMSS_MDP_VP_0_RGB_1_PCC_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_MDP_VP_0_RGB_1_PCC_BLUE_B_COEFF_OFFS                        (MMSS_MDP_VP_0_RGB_1_PCC_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_MDP_VP_0_RGB_1_PCC_RED_RG_COEFF_OFFS                        (MMSS_MDP_VP_0_RGB_1_PCC_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_MDP_VP_0_RGB_1_PCC_GREEN_RG_COEFF_OFFS                      (MMSS_MDP_VP_0_RGB_1_PCC_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_MDP_VP_0_RGB_1_PCC_BLUE_RG_COEFF_OFFS                       (MMSS_MDP_VP_0_RGB_1_PCC_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_MDP_VP_0_RGB_1_PCC_RED_RB_COEFF_OFFS                        (MMSS_MDP_VP_0_RGB_1_PCC_REG_BASE_OFFS + 0x00000040)
#define HWIO_MMSS_MDP_VP_0_RGB_1_PCC_GREEN_RB_COEFF_OFFS                      (MMSS_MDP_VP_0_RGB_1_PCC_REG_BASE_OFFS + 0x00000044)
#define HWIO_MMSS_MDP_VP_0_RGB_1_PCC_BLUE_RB_COEFF_OFFS                       (MMSS_MDP_VP_0_RGB_1_PCC_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_MDP_VP_0_RGB_1_PCC_RED_BG_COEFF_OFFS                        (MMSS_MDP_VP_0_RGB_1_PCC_REG_BASE_OFFS + 0x0000004c)
#define HWIO_MMSS_MDP_VP_0_RGB_1_PCC_GREEN_BG_COEFF_OFFS                      (MMSS_MDP_VP_0_RGB_1_PCC_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_MDP_VP_0_RGB_1_PCC_BLUE_BG_COEFF_OFFS                       (MMSS_MDP_VP_0_RGB_1_PCC_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_MDP_VP_0_RGB_1_PCC_RED_RGB_COEFF_OFFS                       (MMSS_MDP_VP_0_RGB_1_PCC_REG_BASE_OFFS + 0x00000058)
#define HWIO_MMSS_MDP_VP_0_RGB_1_PCC_GREEN_RGB_COEFF_OFFS                     (MMSS_MDP_VP_0_RGB_1_PCC_REG_BASE_OFFS + 0x0000005c)
#define HWIO_MMSS_MDP_VP_0_RGB_1_PCC_BLUE_RGB_COEFF_OFFS                      (MMSS_MDP_VP_0_RGB_1_PCC_REG_BASE_OFFS + 0x00000060)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_VP_0_RGB_2_SSPP 
*--------------------------------------------------------------------------*/
#define MMSS_MDP_VP_0_RGB_2_SSPP_REG_BASE_OFFS                                             0x00019000
#define HWIO_MMSS_MDP_VP_0_RGB_2_SSPP_SRC_SIZE_OFFS                                        (MMSS_MDP_VP_0_RGB_2_SSPP_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_VP_0_RGB_2_SSPP_SRC_IMG_SIZE_OFFS                                    (MMSS_MDP_VP_0_RGB_2_SSPP_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_VP_0_RGB_2_SSPP_SRC_XY_OFFS                                          (MMSS_MDP_VP_0_RGB_2_SSPP_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_VP_0_RGB_2_SSPP_OUT_SIZE_OFFS                                        (MMSS_MDP_VP_0_RGB_2_SSPP_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_MDP_VP_0_RGB_2_SSPP_OUT_XY_OFFS                                          (MMSS_MDP_VP_0_RGB_2_SSPP_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_VP_0_RGB_2_SSPP_SRC0_ADDR_OFFS                                       (MMSS_MDP_VP_0_RGB_2_SSPP_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_MDP_VP_0_RGB_2_SSPP_SRC1_ADDR_OFFS                                       (MMSS_MDP_VP_0_RGB_2_SSPP_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_MDP_VP_0_RGB_2_SSPP_SRC2_ADDR_OFFS                                       (MMSS_MDP_VP_0_RGB_2_SSPP_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_MDP_VP_0_RGB_2_SSPP_SRC3_ADDR_OFFS                                       (MMSS_MDP_VP_0_RGB_2_SSPP_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_VP_0_RGB_2_SSPP_SRC_YSTRIDE0_OFFS                                    (MMSS_MDP_VP_0_RGB_2_SSPP_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_VP_0_RGB_2_SSPP_SRC_YSTRIDE1_OFFS                                    (MMSS_MDP_VP_0_RGB_2_SSPP_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_MDP_VP_0_RGB_2_SSPP_TILE_FRAME_SIZE_OFFS                                 (MMSS_MDP_VP_0_RGB_2_SSPP_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_MDP_VP_0_RGB_2_SSPP_SRC_FORMAT_OFFS                                      (MMSS_MDP_VP_0_RGB_2_SSPP_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_MDP_VP_0_RGB_2_SSPP_SRC_UNPACK_PATTERN_OFFS                              (MMSS_MDP_VP_0_RGB_2_SSPP_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_MDP_VP_0_RGB_2_SSPP_SRC_OP_MODE_OFFS                                     (MMSS_MDP_VP_0_RGB_2_SSPP_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_MDP_VP_0_RGB_2_SSPP_SRC_CONSTANT_COLOR_OFFS                              (MMSS_MDP_VP_0_RGB_2_SSPP_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_MDP_VP_0_RGB_2_SSPP_FETCH_CONFIG_OFFS                                    (MMSS_MDP_VP_0_RGB_2_SSPP_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_MDP_VP_0_RGB_2_SSPP_VC1_RANGE_OFFS                                       (MMSS_MDP_VP_0_RGB_2_SSPP_REG_BASE_OFFS + 0x0000004c)
#define HWIO_MMSS_MDP_VP_0_RGB_2_SSPP_REQPRIORITY_FIFO_WATERMARK_0_OFFS                    (MMSS_MDP_VP_0_RGB_2_SSPP_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_MDP_VP_0_RGB_2_SSPP_REQPRIORITY_FIFO_WATERMARK_1_OFFS                    (MMSS_MDP_VP_0_RGB_2_SSPP_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_MDP_VP_0_RGB_2_SSPP_REQPRIORITY_FIFO_WATERMARK_2_OFFS                    (MMSS_MDP_VP_0_RGB_2_SSPP_REG_BASE_OFFS + 0x00000058)
#define HWIO_MMSS_MDP_VP_0_RGB_2_SSPP_DANGER_LUT_OFFS                                      (MMSS_MDP_VP_0_RGB_2_SSPP_REG_BASE_OFFS + 0x00000060)
#define HWIO_MMSS_MDP_VP_0_RGB_2_SSPP_SAFE_LUT_OFFS                                        (MMSS_MDP_VP_0_RGB_2_SSPP_REG_BASE_OFFS + 0x00000064)
#define HWIO_MMSS_MDP_VP_0_RGB_2_SSPP_CREQ_LUT_OFFS                                        (MMSS_MDP_VP_0_RGB_2_SSPP_REG_BASE_OFFS + 0x00000068)
#define HWIO_MMSS_MDP_VP_0_RGB_2_SSPP_QOS_CTRL_OFFS                                        (MMSS_MDP_VP_0_RGB_2_SSPP_REG_BASE_OFFS + 0x0000006c)
#define HWIO_MMSS_MDP_VP_0_RGB_2_SSPP_SRC_ADDR_SW_STATUS_OFFS                              (MMSS_MDP_VP_0_RGB_2_SSPP_REG_BASE_OFFS + 0x00000070)
#define HWIO_MMSS_MDP_VP_0_RGB_2_SSPP_CURRENT_SRC0_ADDR_OFFS                               (MMSS_MDP_VP_0_RGB_2_SSPP_REG_BASE_OFFS + 0x000000a4)
#define HWIO_MMSS_MDP_VP_0_RGB_2_SSPP_CURRENT_SRC1_ADDR_OFFS                               (MMSS_MDP_VP_0_RGB_2_SSPP_REG_BASE_OFFS + 0x000000a8)
#define HWIO_MMSS_MDP_VP_0_RGB_2_SSPP_CURRENT_SRC2_ADDR_OFFS                               (MMSS_MDP_VP_0_RGB_2_SSPP_REG_BASE_OFFS + 0x000000ac)
#define HWIO_MMSS_MDP_VP_0_RGB_2_SSPP_CURRENT_SRC3_ADDR_OFFS                               (MMSS_MDP_VP_0_RGB_2_SSPP_REG_BASE_OFFS + 0x000000b0)
#define HWIO_MMSS_MDP_VP_0_RGB_2_SSPP_DECIMATION_CONFIG_OFFS                               (MMSS_MDP_VP_0_RGB_2_SSPP_REG_BASE_OFFS + 0x000000b4)
#define HWIO_MMSS_MDP_VP_0_RGB_2_SSPP_FETCH_SMP_WR_PLANE0_OFFS                             (MMSS_MDP_VP_0_RGB_2_SSPP_REG_BASE_OFFS + 0x000000d0)
#define HWIO_MMSS_MDP_VP_0_RGB_2_SSPP_FETCH_SMP_WR_PLANE1_OFFS                             (MMSS_MDP_VP_0_RGB_2_SSPP_REG_BASE_OFFS + 0x000000d4)
#define HWIO_MMSS_MDP_VP_0_RGB_2_SSPP_FETCH_SMP_WR_PLANE2_OFFS                             (MMSS_MDP_VP_0_RGB_2_SSPP_REG_BASE_OFFS + 0x000000d8)
#define HWIO_MMSS_MDP_VP_0_RGB_2_SSPP_SMP_UNPACK_RD_PLANE0_OFFS                            (MMSS_MDP_VP_0_RGB_2_SSPP_REG_BASE_OFFS + 0x000000e0)
#define HWIO_MMSS_MDP_VP_0_RGB_2_SSPP_SMP_UNPACK_RD_PLANE1_OFFS                            (MMSS_MDP_VP_0_RGB_2_SSPP_REG_BASE_OFFS + 0x000000e4)
#define HWIO_MMSS_MDP_VP_0_RGB_2_SSPP_SMP_UNPACK_RD_PLANE2_OFFS                            (MMSS_MDP_VP_0_RGB_2_SSPP_REG_BASE_OFFS + 0x000000e8)
#define HWIO_MMSS_MDP_VP_0_RGB_2_SSPP_FILL_LEVELS_OFFS                                     (MMSS_MDP_VP_0_RGB_2_SSPP_REG_BASE_OFFS + 0x000000f0)
#define HWIO_MMSS_MDP_VP_0_RGB_2_SSPP_STATUS_OFFS                                          (MMSS_MDP_VP_0_RGB_2_SSPP_REG_BASE_OFFS + 0x000000f4)
#define HWIO_MMSS_MDP_VP_0_RGB_2_SSPP_SW_PIX_EXT_C0_LR_OFFS                                (MMSS_MDP_VP_0_RGB_2_SSPP_REG_BASE_OFFS + 0x00000100)
#define HWIO_MMSS_MDP_VP_0_RGB_2_SSPP_SW_PIX_EXT_C0_TB_OFFS                                (MMSS_MDP_VP_0_RGB_2_SSPP_REG_BASE_OFFS + 0x00000104)
#define HWIO_MMSS_MDP_VP_0_RGB_2_SSPP_SW_PIX_EXT_C0_REQ_PIXELS_OFFS                        (MMSS_MDP_VP_0_RGB_2_SSPP_REG_BASE_OFFS + 0x00000108)
#define HWIO_MMSS_MDP_VP_0_RGB_2_SSPP_SW_PIX_EXT_C1C2_LR_OFFS                              (MMSS_MDP_VP_0_RGB_2_SSPP_REG_BASE_OFFS + 0x00000110)
#define HWIO_MMSS_MDP_VP_0_RGB_2_SSPP_SW_PIX_EXT_C1C2_TB_OFFS                              (MMSS_MDP_VP_0_RGB_2_SSPP_REG_BASE_OFFS + 0x00000114)
#define HWIO_MMSS_MDP_VP_0_RGB_2_SSPP_SW_PIX_EXT_C1C2_REQ_PIXELS_OFFS                      (MMSS_MDP_VP_0_RGB_2_SSPP_REG_BASE_OFFS + 0x00000118)
#define HWIO_MMSS_MDP_VP_0_RGB_2_SSPP_SW_PIX_EXT_C3_LR_OFFS                                (MMSS_MDP_VP_0_RGB_2_SSPP_REG_BASE_OFFS + 0x00000120)
#define HWIO_MMSS_MDP_VP_0_RGB_2_SSPP_SW_PIX_EXT_C3_TB_OFFS                                (MMSS_MDP_VP_0_RGB_2_SSPP_REG_BASE_OFFS + 0x00000124)
#define HWIO_MMSS_MDP_VP_0_RGB_2_SSPP_SW_PIX_EXT_C3_REQ_PIXELS_OFFS                        (MMSS_MDP_VP_0_RGB_2_SSPP_REG_BASE_OFFS + 0x00000128)
#define HWIO_MMSS_MDP_VP_0_RGB_2_SSPP_TRAFFIC_SHAPER_OFFS                                  (MMSS_MDP_VP_0_RGB_2_SSPP_REG_BASE_OFFS + 0x00000130)
#define HWIO_MMSS_MDP_VP_0_RGB_2_SSPP_CDP_CNTL_OFFS                                        (MMSS_MDP_VP_0_RGB_2_SSPP_REG_BASE_OFFS + 0x00000134)
#define HWIO_MMSS_MDP_VP_0_RGB_2_SSPP_UBWC_ERROR_STATUS_OFFS                               (MMSS_MDP_VP_0_RGB_2_SSPP_REG_BASE_OFFS + 0x00000138)
#define HWIO_MMSS_MDP_VP_0_RGB_2_SSPP_SW_CROP_W_C0C3_OFFS                                  (MMSS_MDP_VP_0_RGB_2_SSPP_REG_BASE_OFFS + 0x00000140)
#define HWIO_MMSS_MDP_VP_0_RGB_2_SSPP_SW_CROP_W_C1C2_OFFS                                  (MMSS_MDP_VP_0_RGB_2_SSPP_REG_BASE_OFFS + 0x00000144)
#define HWIO_MMSS_MDP_VP_0_RGB_2_SSPP_SW_CROP_H_C0C3_OFFS                                  (MMSS_MDP_VP_0_RGB_2_SSPP_REG_BASE_OFFS + 0x00000148)
#define HWIO_MMSS_MDP_VP_0_RGB_2_SSPP_SW_CROP_H_C1C2_OFFS                                  (MMSS_MDP_VP_0_RGB_2_SSPP_REG_BASE_OFFS + 0x0000014c)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_VP_0_RGB_2 
*--------------------------------------------------------------------------*/
#define MMSS_MDP_VP_0_RGB_2_REG_BASE_OFFS                                          0x00019200
#define HWIO_MMSS_MDP_VP_0_RGB_2_SCALE_CONFIG_OFFS                                 (MMSS_MDP_VP_0_RGB_2_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_VP_0_RGB_2_SCALE_PHASE_STEP_X_OFFS                           (MMSS_MDP_VP_0_RGB_2_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_VP_0_RGB_2_SCALE_PHASE_STEP_Y_OFFS                           (MMSS_MDP_VP_0_RGB_2_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_MDP_VP_0_RGB_2_SCALE_INIT_PHASE_X_OFFS                           (MMSS_MDP_VP_0_RGB_2_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_VP_0_RGB_2_SCALE_INIT_PHASE_Y_OFFS                           (MMSS_MDP_VP_0_RGB_2_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_VP_0_RGB_2_SCALE_MISR_CTRL_OFFS                              (MMSS_MDP_VP_0_RGB_2_REG_BASE_OFFS + 0x00000170)
#define HWIO_MMSS_MDP_VP_0_RGB_2_SCALE_MISR_SIGNATURE_OFFS                         (MMSS_MDP_VP_0_RGB_2_REG_BASE_OFFS + 0x00000174)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_VP_0_RGB_2_PCC 
*--------------------------------------------------------------------------*/
#define MMSS_MDP_VP_0_RGB_2_PCC_REG_BASE_OFFS                                 0x00019380
#define HWIO_MMSS_MDP_VP_0_RGB_2_PCC_MODE_OFFS                                (MMSS_MDP_VP_0_RGB_2_PCC_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_VP_0_RGB_2_PCC_RED_CONSTANT_COEFF_OFFS                  (MMSS_MDP_VP_0_RGB_2_PCC_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_VP_0_RGB_2_PCC_GREEN_CONSTANT_COEFF_OFFS                (MMSS_MDP_VP_0_RGB_2_PCC_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_VP_0_RGB_2_PCC_BLUE_CONSTANT_COEFF_OFFS                 (MMSS_MDP_VP_0_RGB_2_PCC_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_MDP_VP_0_RGB_2_PCC_RED_R_COEFF_OFFS                         (MMSS_MDP_VP_0_RGB_2_PCC_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_VP_0_RGB_2_PCC_GREEN_R_COEFF_OFFS                       (MMSS_MDP_VP_0_RGB_2_PCC_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_MDP_VP_0_RGB_2_PCC_BLUE_R_COEFF_OFFS                        (MMSS_MDP_VP_0_RGB_2_PCC_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_MDP_VP_0_RGB_2_PCC_RED_G_COEFF_OFFS                         (MMSS_MDP_VP_0_RGB_2_PCC_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_MDP_VP_0_RGB_2_PCC_GREEN_G_COEFF_OFFS                       (MMSS_MDP_VP_0_RGB_2_PCC_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_VP_0_RGB_2_PCC_BLUE_G_COEFF_OFFS                        (MMSS_MDP_VP_0_RGB_2_PCC_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_VP_0_RGB_2_PCC_RED_B_COEFF_OFFS                         (MMSS_MDP_VP_0_RGB_2_PCC_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_MDP_VP_0_RGB_2_PCC_GREEN_B_COEFF_OFFS                       (MMSS_MDP_VP_0_RGB_2_PCC_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_MDP_VP_0_RGB_2_PCC_BLUE_B_COEFF_OFFS                        (MMSS_MDP_VP_0_RGB_2_PCC_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_MDP_VP_0_RGB_2_PCC_RED_RG_COEFF_OFFS                        (MMSS_MDP_VP_0_RGB_2_PCC_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_MDP_VP_0_RGB_2_PCC_GREEN_RG_COEFF_OFFS                      (MMSS_MDP_VP_0_RGB_2_PCC_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_MDP_VP_0_RGB_2_PCC_BLUE_RG_COEFF_OFFS                       (MMSS_MDP_VP_0_RGB_2_PCC_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_MDP_VP_0_RGB_2_PCC_RED_RB_COEFF_OFFS                        (MMSS_MDP_VP_0_RGB_2_PCC_REG_BASE_OFFS + 0x00000040)
#define HWIO_MMSS_MDP_VP_0_RGB_2_PCC_GREEN_RB_COEFF_OFFS                      (MMSS_MDP_VP_0_RGB_2_PCC_REG_BASE_OFFS + 0x00000044)
#define HWIO_MMSS_MDP_VP_0_RGB_2_PCC_BLUE_RB_COEFF_OFFS                       (MMSS_MDP_VP_0_RGB_2_PCC_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_MDP_VP_0_RGB_2_PCC_RED_BG_COEFF_OFFS                        (MMSS_MDP_VP_0_RGB_2_PCC_REG_BASE_OFFS + 0x0000004c)
#define HWIO_MMSS_MDP_VP_0_RGB_2_PCC_GREEN_BG_COEFF_OFFS                      (MMSS_MDP_VP_0_RGB_2_PCC_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_MDP_VP_0_RGB_2_PCC_BLUE_BG_COEFF_OFFS                       (MMSS_MDP_VP_0_RGB_2_PCC_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_MDP_VP_0_RGB_2_PCC_RED_RGB_COEFF_OFFS                       (MMSS_MDP_VP_0_RGB_2_PCC_REG_BASE_OFFS + 0x00000058)
#define HWIO_MMSS_MDP_VP_0_RGB_2_PCC_GREEN_RGB_COEFF_OFFS                     (MMSS_MDP_VP_0_RGB_2_PCC_REG_BASE_OFFS + 0x0000005c)
#define HWIO_MMSS_MDP_VP_0_RGB_2_PCC_BLUE_RGB_COEFF_OFFS                      (MMSS_MDP_VP_0_RGB_2_PCC_REG_BASE_OFFS + 0x00000060)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_VP_0_RGB_3_SSPP 
*--------------------------------------------------------------------------*/
#define MMSS_MDP_VP_0_RGB_3_SSPP_REG_BASE_OFFS                                             0x0001b000
#define HWIO_MMSS_MDP_VP_0_RGB_3_SSPP_SRC_SIZE_OFFS                                        (MMSS_MDP_VP_0_RGB_3_SSPP_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_VP_0_RGB_3_SSPP_SRC_IMG_SIZE_OFFS                                    (MMSS_MDP_VP_0_RGB_3_SSPP_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_VP_0_RGB_3_SSPP_SRC_XY_OFFS                                          (MMSS_MDP_VP_0_RGB_3_SSPP_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_VP_0_RGB_3_SSPP_OUT_SIZE_OFFS                                        (MMSS_MDP_VP_0_RGB_3_SSPP_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_MDP_VP_0_RGB_3_SSPP_OUT_XY_OFFS                                          (MMSS_MDP_VP_0_RGB_3_SSPP_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_VP_0_RGB_3_SSPP_SRC0_ADDR_OFFS                                       (MMSS_MDP_VP_0_RGB_3_SSPP_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_MDP_VP_0_RGB_3_SSPP_SRC1_ADDR_OFFS                                       (MMSS_MDP_VP_0_RGB_3_SSPP_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_MDP_VP_0_RGB_3_SSPP_SRC2_ADDR_OFFS                                       (MMSS_MDP_VP_0_RGB_3_SSPP_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_MDP_VP_0_RGB_3_SSPP_SRC3_ADDR_OFFS                                       (MMSS_MDP_VP_0_RGB_3_SSPP_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_VP_0_RGB_3_SSPP_SRC_YSTRIDE0_OFFS                                    (MMSS_MDP_VP_0_RGB_3_SSPP_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_VP_0_RGB_3_SSPP_SRC_YSTRIDE1_OFFS                                    (MMSS_MDP_VP_0_RGB_3_SSPP_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_MDP_VP_0_RGB_3_SSPP_TILE_FRAME_SIZE_OFFS                                 (MMSS_MDP_VP_0_RGB_3_SSPP_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_MDP_VP_0_RGB_3_SSPP_SRC_FORMAT_OFFS                                      (MMSS_MDP_VP_0_RGB_3_SSPP_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_MDP_VP_0_RGB_3_SSPP_SRC_UNPACK_PATTERN_OFFS                              (MMSS_MDP_VP_0_RGB_3_SSPP_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_MDP_VP_0_RGB_3_SSPP_SRC_OP_MODE_OFFS                                     (MMSS_MDP_VP_0_RGB_3_SSPP_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_MDP_VP_0_RGB_3_SSPP_SRC_CONSTANT_COLOR_OFFS                              (MMSS_MDP_VP_0_RGB_3_SSPP_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_MDP_VP_0_RGB_3_SSPP_FETCH_CONFIG_OFFS                                    (MMSS_MDP_VP_0_RGB_3_SSPP_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_MDP_VP_0_RGB_3_SSPP_VC1_RANGE_OFFS                                       (MMSS_MDP_VP_0_RGB_3_SSPP_REG_BASE_OFFS + 0x0000004c)
#define HWIO_MMSS_MDP_VP_0_RGB_3_SSPP_REQPRIORITY_FIFO_WATERMARK_0_OFFS                    (MMSS_MDP_VP_0_RGB_3_SSPP_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_MDP_VP_0_RGB_3_SSPP_REQPRIORITY_FIFO_WATERMARK_1_OFFS                    (MMSS_MDP_VP_0_RGB_3_SSPP_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_MDP_VP_0_RGB_3_SSPP_REQPRIORITY_FIFO_WATERMARK_2_OFFS                    (MMSS_MDP_VP_0_RGB_3_SSPP_REG_BASE_OFFS + 0x00000058)
#define HWIO_MMSS_MDP_VP_0_RGB_3_SSPP_DANGER_LUT_OFFS                                      (MMSS_MDP_VP_0_RGB_3_SSPP_REG_BASE_OFFS + 0x00000060)
#define HWIO_MMSS_MDP_VP_0_RGB_3_SSPP_SAFE_LUT_OFFS                                        (MMSS_MDP_VP_0_RGB_3_SSPP_REG_BASE_OFFS + 0x00000064)
#define HWIO_MMSS_MDP_VP_0_RGB_3_SSPP_CREQ_LUT_OFFS                                        (MMSS_MDP_VP_0_RGB_3_SSPP_REG_BASE_OFFS + 0x00000068)
#define HWIO_MMSS_MDP_VP_0_RGB_3_SSPP_QOS_CTRL_OFFS                                        (MMSS_MDP_VP_0_RGB_3_SSPP_REG_BASE_OFFS + 0x0000006c)
#define HWIO_MMSS_MDP_VP_0_RGB_3_SSPP_SRC_ADDR_SW_STATUS_OFFS                              (MMSS_MDP_VP_0_RGB_3_SSPP_REG_BASE_OFFS + 0x00000070)
#define HWIO_MMSS_MDP_VP_0_RGB_3_SSPP_CURRENT_SRC0_ADDR_OFFS                               (MMSS_MDP_VP_0_RGB_3_SSPP_REG_BASE_OFFS + 0x000000a4)
#define HWIO_MMSS_MDP_VP_0_RGB_3_SSPP_CURRENT_SRC1_ADDR_OFFS                               (MMSS_MDP_VP_0_RGB_3_SSPP_REG_BASE_OFFS + 0x000000a8)
#define HWIO_MMSS_MDP_VP_0_RGB_3_SSPP_CURRENT_SRC2_ADDR_OFFS                               (MMSS_MDP_VP_0_RGB_3_SSPP_REG_BASE_OFFS + 0x000000ac)
#define HWIO_MMSS_MDP_VP_0_RGB_3_SSPP_CURRENT_SRC3_ADDR_OFFS                               (MMSS_MDP_VP_0_RGB_3_SSPP_REG_BASE_OFFS + 0x000000b0)
#define HWIO_MMSS_MDP_VP_0_RGB_3_SSPP_DECIMATION_CONFIG_OFFS                               (MMSS_MDP_VP_0_RGB_3_SSPP_REG_BASE_OFFS + 0x000000b4)
#define HWIO_MMSS_MDP_VP_0_RGB_3_SSPP_FETCH_SMP_WR_PLANE0_OFFS                             (MMSS_MDP_VP_0_RGB_3_SSPP_REG_BASE_OFFS + 0x000000d0)
#define HWIO_MMSS_MDP_VP_0_RGB_3_SSPP_FETCH_SMP_WR_PLANE1_OFFS                             (MMSS_MDP_VP_0_RGB_3_SSPP_REG_BASE_OFFS + 0x000000d4)
#define HWIO_MMSS_MDP_VP_0_RGB_3_SSPP_FETCH_SMP_WR_PLANE2_OFFS                             (MMSS_MDP_VP_0_RGB_3_SSPP_REG_BASE_OFFS + 0x000000d8)
#define HWIO_MMSS_MDP_VP_0_RGB_3_SSPP_SMP_UNPACK_RD_PLANE0_OFFS                            (MMSS_MDP_VP_0_RGB_3_SSPP_REG_BASE_OFFS + 0x000000e0)
#define HWIO_MMSS_MDP_VP_0_RGB_3_SSPP_SMP_UNPACK_RD_PLANE1_OFFS                            (MMSS_MDP_VP_0_RGB_3_SSPP_REG_BASE_OFFS + 0x000000e4)
#define HWIO_MMSS_MDP_VP_0_RGB_3_SSPP_SMP_UNPACK_RD_PLANE2_OFFS                            (MMSS_MDP_VP_0_RGB_3_SSPP_REG_BASE_OFFS + 0x000000e8)
#define HWIO_MMSS_MDP_VP_0_RGB_3_SSPP_FILL_LEVELS_OFFS                                     (MMSS_MDP_VP_0_RGB_3_SSPP_REG_BASE_OFFS + 0x000000f0)
#define HWIO_MMSS_MDP_VP_0_RGB_3_SSPP_STATUS_OFFS                                          (MMSS_MDP_VP_0_RGB_3_SSPP_REG_BASE_OFFS + 0x000000f4)
#define HWIO_MMSS_MDP_VP_0_RGB_3_SSPP_SW_PIX_EXT_C0_LR_OFFS                                (MMSS_MDP_VP_0_RGB_3_SSPP_REG_BASE_OFFS + 0x00000100)
#define HWIO_MMSS_MDP_VP_0_RGB_3_SSPP_SW_PIX_EXT_C0_TB_OFFS                                (MMSS_MDP_VP_0_RGB_3_SSPP_REG_BASE_OFFS + 0x00000104)
#define HWIO_MMSS_MDP_VP_0_RGB_3_SSPP_SW_PIX_EXT_C0_REQ_PIXELS_OFFS                        (MMSS_MDP_VP_0_RGB_3_SSPP_REG_BASE_OFFS + 0x00000108)
#define HWIO_MMSS_MDP_VP_0_RGB_3_SSPP_SW_PIX_EXT_C1C2_LR_OFFS                              (MMSS_MDP_VP_0_RGB_3_SSPP_REG_BASE_OFFS + 0x00000110)
#define HWIO_MMSS_MDP_VP_0_RGB_3_SSPP_SW_PIX_EXT_C1C2_TB_OFFS                              (MMSS_MDP_VP_0_RGB_3_SSPP_REG_BASE_OFFS + 0x00000114)
#define HWIO_MMSS_MDP_VP_0_RGB_3_SSPP_SW_PIX_EXT_C1C2_REQ_PIXELS_OFFS                      (MMSS_MDP_VP_0_RGB_3_SSPP_REG_BASE_OFFS + 0x00000118)
#define HWIO_MMSS_MDP_VP_0_RGB_3_SSPP_SW_PIX_EXT_C3_LR_OFFS                                (MMSS_MDP_VP_0_RGB_3_SSPP_REG_BASE_OFFS + 0x00000120)
#define HWIO_MMSS_MDP_VP_0_RGB_3_SSPP_SW_PIX_EXT_C3_TB_OFFS                                (MMSS_MDP_VP_0_RGB_3_SSPP_REG_BASE_OFFS + 0x00000124)
#define HWIO_MMSS_MDP_VP_0_RGB_3_SSPP_SW_PIX_EXT_C3_REQ_PIXELS_OFFS                        (MMSS_MDP_VP_0_RGB_3_SSPP_REG_BASE_OFFS + 0x00000128)
#define HWIO_MMSS_MDP_VP_0_RGB_3_SSPP_TRAFFIC_SHAPER_OFFS                                  (MMSS_MDP_VP_0_RGB_3_SSPP_REG_BASE_OFFS + 0x00000130)
#define HWIO_MMSS_MDP_VP_0_RGB_3_SSPP_CDP_CNTL_OFFS                                        (MMSS_MDP_VP_0_RGB_3_SSPP_REG_BASE_OFFS + 0x00000134)
#define HWIO_MMSS_MDP_VP_0_RGB_3_SSPP_UBWC_ERROR_STATUS_OFFS                               (MMSS_MDP_VP_0_RGB_3_SSPP_REG_BASE_OFFS + 0x00000138)
#define HWIO_MMSS_MDP_VP_0_RGB_3_SSPP_SW_CROP_W_C0C3_OFFS                                  (MMSS_MDP_VP_0_RGB_3_SSPP_REG_BASE_OFFS + 0x00000140)
#define HWIO_MMSS_MDP_VP_0_RGB_3_SSPP_SW_CROP_W_C1C2_OFFS                                  (MMSS_MDP_VP_0_RGB_3_SSPP_REG_BASE_OFFS + 0x00000144)
#define HWIO_MMSS_MDP_VP_0_RGB_3_SSPP_SW_CROP_H_C0C3_OFFS                                  (MMSS_MDP_VP_0_RGB_3_SSPP_REG_BASE_OFFS + 0x00000148)
#define HWIO_MMSS_MDP_VP_0_RGB_3_SSPP_SW_CROP_H_C1C2_OFFS                                  (MMSS_MDP_VP_0_RGB_3_SSPP_REG_BASE_OFFS + 0x0000014c)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_VP_0_RGB_3 
*--------------------------------------------------------------------------*/
#define MMSS_MDP_VP_0_RGB_3_REG_BASE_OFFS                                          0x0001b200
#define HWIO_MMSS_MDP_VP_0_RGB_3_SCALE_CONFIG_OFFS                                 (MMSS_MDP_VP_0_RGB_3_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_VP_0_RGB_3_SCALE_PHASE_STEP_X_OFFS                           (MMSS_MDP_VP_0_RGB_3_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_VP_0_RGB_3_SCALE_PHASE_STEP_Y_OFFS                           (MMSS_MDP_VP_0_RGB_3_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_MDP_VP_0_RGB_3_SCALE_INIT_PHASE_X_OFFS                           (MMSS_MDP_VP_0_RGB_3_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_VP_0_RGB_3_SCALE_INIT_PHASE_Y_OFFS                           (MMSS_MDP_VP_0_RGB_3_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_VP_0_RGB_3_SCALE_MISR_CTRL_OFFS                              (MMSS_MDP_VP_0_RGB_3_REG_BASE_OFFS + 0x00000170)
#define HWIO_MMSS_MDP_VP_0_RGB_3_SCALE_MISR_SIGNATURE_OFFS                         (MMSS_MDP_VP_0_RGB_3_REG_BASE_OFFS + 0x00000174)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_VP_0_RGB_3_PCC 
*--------------------------------------------------------------------------*/
#define MMSS_MDP_VP_0_RGB_3_PCC_REG_BASE_OFFS                                 0x0001b380
#define HWIO_MMSS_MDP_VP_0_RGB_3_PCC_MODE_OFFS                                (MMSS_MDP_VP_0_RGB_3_PCC_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_VP_0_RGB_3_PCC_RED_CONSTANT_COEFF_OFFS                  (MMSS_MDP_VP_0_RGB_3_PCC_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_VP_0_RGB_3_PCC_GREEN_CONSTANT_COEFF_OFFS                (MMSS_MDP_VP_0_RGB_3_PCC_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_VP_0_RGB_3_PCC_BLUE_CONSTANT_COEFF_OFFS                 (MMSS_MDP_VP_0_RGB_3_PCC_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_MDP_VP_0_RGB_3_PCC_RED_R_COEFF_OFFS                         (MMSS_MDP_VP_0_RGB_3_PCC_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_VP_0_RGB_3_PCC_GREEN_R_COEFF_OFFS                       (MMSS_MDP_VP_0_RGB_3_PCC_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_MDP_VP_0_RGB_3_PCC_BLUE_R_COEFF_OFFS                        (MMSS_MDP_VP_0_RGB_3_PCC_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_MDP_VP_0_RGB_3_PCC_RED_G_COEFF_OFFS                         (MMSS_MDP_VP_0_RGB_3_PCC_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_MDP_VP_0_RGB_3_PCC_GREEN_G_COEFF_OFFS                       (MMSS_MDP_VP_0_RGB_3_PCC_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_VP_0_RGB_3_PCC_BLUE_G_COEFF_OFFS                        (MMSS_MDP_VP_0_RGB_3_PCC_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_VP_0_RGB_3_PCC_RED_B_COEFF_OFFS                         (MMSS_MDP_VP_0_RGB_3_PCC_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_MDP_VP_0_RGB_3_PCC_GREEN_B_COEFF_OFFS                       (MMSS_MDP_VP_0_RGB_3_PCC_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_MDP_VP_0_RGB_3_PCC_BLUE_B_COEFF_OFFS                        (MMSS_MDP_VP_0_RGB_3_PCC_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_MDP_VP_0_RGB_3_PCC_RED_RG_COEFF_OFFS                        (MMSS_MDP_VP_0_RGB_3_PCC_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_MDP_VP_0_RGB_3_PCC_GREEN_RG_COEFF_OFFS                      (MMSS_MDP_VP_0_RGB_3_PCC_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_MDP_VP_0_RGB_3_PCC_BLUE_RG_COEFF_OFFS                       (MMSS_MDP_VP_0_RGB_3_PCC_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_MDP_VP_0_RGB_3_PCC_RED_RB_COEFF_OFFS                        (MMSS_MDP_VP_0_RGB_3_PCC_REG_BASE_OFFS + 0x00000040)
#define HWIO_MMSS_MDP_VP_0_RGB_3_PCC_GREEN_RB_COEFF_OFFS                      (MMSS_MDP_VP_0_RGB_3_PCC_REG_BASE_OFFS + 0x00000044)
#define HWIO_MMSS_MDP_VP_0_RGB_3_PCC_BLUE_RB_COEFF_OFFS                       (MMSS_MDP_VP_0_RGB_3_PCC_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_MDP_VP_0_RGB_3_PCC_RED_BG_COEFF_OFFS                        (MMSS_MDP_VP_0_RGB_3_PCC_REG_BASE_OFFS + 0x0000004c)
#define HWIO_MMSS_MDP_VP_0_RGB_3_PCC_GREEN_BG_COEFF_OFFS                      (MMSS_MDP_VP_0_RGB_3_PCC_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_MDP_VP_0_RGB_3_PCC_BLUE_BG_COEFF_OFFS                       (MMSS_MDP_VP_0_RGB_3_PCC_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_MDP_VP_0_RGB_3_PCC_RED_RGB_COEFF_OFFS                       (MMSS_MDP_VP_0_RGB_3_PCC_REG_BASE_OFFS + 0x00000058)
#define HWIO_MMSS_MDP_VP_0_RGB_3_PCC_GREEN_RGB_COEFF_OFFS                     (MMSS_MDP_VP_0_RGB_3_PCC_REG_BASE_OFFS + 0x0000005c)
#define HWIO_MMSS_MDP_VP_0_RGB_3_PCC_BLUE_RGB_COEFF_OFFS                      (MMSS_MDP_VP_0_RGB_3_PCC_REG_BASE_OFFS + 0x00000060)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_VP_0_DMA_0_SSPP 
*--------------------------------------------------------------------------*/
#define MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS                                             0x00025000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_SIZE_OFFS                                        (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_IMG_SIZE_OFFS                                    (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_XY_OFFS                                          (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_OUT_SIZE_OFFS                                        (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_OUT_XY_OFFS                                          (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC0_ADDR_OFFS                                       (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC1_ADDR_OFFS                                       (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC2_ADDR_OFFS                                       (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC3_ADDR_OFFS                                       (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_YSTRIDE0_OFFS                                    (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_YSTRIDE1_OFFS                                    (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_TILE_FRAME_SIZE_OFFS                                 (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_OFFS                                      (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_UNPACK_PATTERN_OFFS                              (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_OP_MODE_OFFS                                     (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_CONSTANT_COLOR_OFFS                              (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_FETCH_CONFIG_OFFS                                    (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_VC1_RANGE_OFFS                                       (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS + 0x0000004c)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_REQPRIORITY_FIFO_WATERMARK_0_OFFS                    (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_REQPRIORITY_FIFO_WATERMARK_1_OFFS                    (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_REQPRIORITY_FIFO_WATERMARK_2_OFFS                    (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS + 0x00000058)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_DANGER_LUT_OFFS                                      (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS + 0x00000060)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SAFE_LUT_OFFS                                        (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS + 0x00000064)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CREQ_LUT_OFFS                                        (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS + 0x00000068)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_QOS_CTRL_OFFS                                        (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS + 0x0000006c)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_ADDR_SW_STATUS_OFFS                              (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS + 0x00000070)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CURRENT_SRC0_ADDR_OFFS                               (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS + 0x000000a4)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CURRENT_SRC1_ADDR_OFFS                               (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS + 0x000000a8)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CURRENT_SRC2_ADDR_OFFS                               (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS + 0x000000ac)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CURRENT_SRC3_ADDR_OFFS                               (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS + 0x000000b0)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_DECIMATION_CONFIG_OFFS                               (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS + 0x000000b4)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_FETCH_SMP_WR_PLANE0_OFFS                             (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS + 0x000000d0)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_FETCH_SMP_WR_PLANE1_OFFS                             (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS + 0x000000d4)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_FETCH_SMP_WR_PLANE2_OFFS                             (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS + 0x000000d8)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SMP_UNPACK_RD_PLANE0_OFFS                            (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS + 0x000000e0)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SMP_UNPACK_RD_PLANE1_OFFS                            (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS + 0x000000e4)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SMP_UNPACK_RD_PLANE2_OFFS                            (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS + 0x000000e8)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_FILL_LEVELS_OFFS                                     (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS + 0x000000f0)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_STATUS_OFFS                                          (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS + 0x000000f4)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C0_LR_OFFS                                (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS + 0x00000100)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C0_TB_OFFS                                (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS + 0x00000104)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C0_REQ_PIXELS_OFFS                        (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS + 0x00000108)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C1C2_LR_OFFS                              (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS + 0x00000110)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C1C2_TB_OFFS                              (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS + 0x00000114)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C1C2_REQ_PIXELS_OFFS                      (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS + 0x00000118)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C3_LR_OFFS                                (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS + 0x00000120)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C3_TB_OFFS                                (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS + 0x00000124)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C3_REQ_PIXELS_OFFS                        (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS + 0x00000128)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_TRAFFIC_SHAPER_OFFS                                  (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS + 0x00000130)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CDP_CNTL_OFFS                                        (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS + 0x00000134)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_UBWC_ERROR_STATUS_OFFS                               (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS + 0x00000138)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_CROP_W_C0C3_OFFS                                  (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS + 0x00000140)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_CROP_W_C1C2_OFFS                                  (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS + 0x00000144)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_CROP_H_C0C3_OFFS                                  (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS + 0x00000148)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_CROP_H_C1C2_OFFS                                  (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS + 0x0000014c)

/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP_VP_0_DMA_0
 *--------------------------------------------------------------------------*/
#define MMSS_MDP_VP_0_DMA_0_REG_BASE_OFFS                                     0x00025200

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_VP_0_DMA_0_PCC 
*--------------------------------------------------------------------------*/
#define MMSS_MDP_VP_0_DMA_0_PCC_REG_BASE_OFFS                                 0x00025380
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_MODE_OFFS                                (MMSS_MDP_VP_0_DMA_0_PCC_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_CONSTANT_COEFF_OFFS                  (MMSS_MDP_VP_0_DMA_0_PCC_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_CONSTANT_COEFF_OFFS                (MMSS_MDP_VP_0_DMA_0_PCC_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_CONSTANT_COEFF_OFFS                 (MMSS_MDP_VP_0_DMA_0_PCC_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_R_COEFF_OFFS                         (MMSS_MDP_VP_0_DMA_0_PCC_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_R_COEFF_OFFS                       (MMSS_MDP_VP_0_DMA_0_PCC_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_R_COEFF_OFFS                        (MMSS_MDP_VP_0_DMA_0_PCC_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_G_COEFF_OFFS                         (MMSS_MDP_VP_0_DMA_0_PCC_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_G_COEFF_OFFS                       (MMSS_MDP_VP_0_DMA_0_PCC_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_G_COEFF_OFFS                        (MMSS_MDP_VP_0_DMA_0_PCC_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_B_COEFF_OFFS                         (MMSS_MDP_VP_0_DMA_0_PCC_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_B_COEFF_OFFS                       (MMSS_MDP_VP_0_DMA_0_PCC_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_B_COEFF_OFFS                        (MMSS_MDP_VP_0_DMA_0_PCC_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_RG_COEFF_OFFS                        (MMSS_MDP_VP_0_DMA_0_PCC_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_RG_COEFF_OFFS                      (MMSS_MDP_VP_0_DMA_0_PCC_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_RG_COEFF_OFFS                       (MMSS_MDP_VP_0_DMA_0_PCC_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_RB_COEFF_OFFS                        (MMSS_MDP_VP_0_DMA_0_PCC_REG_BASE_OFFS + 0x00000040)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_RB_COEFF_OFFS                      (MMSS_MDP_VP_0_DMA_0_PCC_REG_BASE_OFFS + 0x00000044)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_RB_COEFF_OFFS                       (MMSS_MDP_VP_0_DMA_0_PCC_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_BG_COEFF_OFFS                        (MMSS_MDP_VP_0_DMA_0_PCC_REG_BASE_OFFS + 0x0000004c)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_BG_COEFF_OFFS                      (MMSS_MDP_VP_0_DMA_0_PCC_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_BG_COEFF_OFFS                       (MMSS_MDP_VP_0_DMA_0_PCC_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_RGB_COEFF_OFFS                       (MMSS_MDP_VP_0_DMA_0_PCC_REG_BASE_OFFS + 0x00000058)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_RGB_COEFF_OFFS                     (MMSS_MDP_VP_0_DMA_0_PCC_REG_BASE_OFFS + 0x0000005c)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_RGB_COEFF_OFFS                      (MMSS_MDP_VP_0_DMA_0_PCC_REG_BASE_OFFS + 0x00000060)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_VP_0_DMA_1_SSPP 
*--------------------------------------------------------------------------*/
#define MMSS_MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS                                             0x00027000
#define HWIO_MMSS_MDP_VP_0_DMA_1_SSPP_SRC_SIZE_OFFS                                        (MMSS_MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_VP_0_DMA_1_SSPP_SRC_IMG_SIZE_OFFS                                    (MMSS_MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_VP_0_DMA_1_SSPP_SRC_XY_OFFS                                          (MMSS_MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_VP_0_DMA_1_SSPP_OUT_SIZE_OFFS                                        (MMSS_MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_MDP_VP_0_DMA_1_SSPP_OUT_XY_OFFS                                          (MMSS_MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_VP_0_DMA_1_SSPP_SRC0_ADDR_OFFS                                       (MMSS_MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_MDP_VP_0_DMA_1_SSPP_SRC1_ADDR_OFFS                                       (MMSS_MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_MDP_VP_0_DMA_1_SSPP_SRC2_ADDR_OFFS                                       (MMSS_MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_MDP_VP_0_DMA_1_SSPP_SRC3_ADDR_OFFS                                       (MMSS_MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_VP_0_DMA_1_SSPP_SRC_YSTRIDE0_OFFS                                    (MMSS_MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_VP_0_DMA_1_SSPP_SRC_YSTRIDE1_OFFS                                    (MMSS_MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_MDP_VP_0_DMA_1_SSPP_TILE_FRAME_SIZE_OFFS                                 (MMSS_MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_MDP_VP_0_DMA_1_SSPP_SRC_FORMAT_OFFS                                      (MMSS_MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_MDP_VP_0_DMA_1_SSPP_SRC_UNPACK_PATTERN_OFFS                              (MMSS_MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_MDP_VP_0_DMA_1_SSPP_SRC_OP_MODE_OFFS                                     (MMSS_MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_MDP_VP_0_DMA_1_SSPP_SRC_CONSTANT_COLOR_OFFS                              (MMSS_MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_MDP_VP_0_DMA_1_SSPP_FETCH_CONFIG_OFFS                                    (MMSS_MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_MDP_VP_0_DMA_1_SSPP_VC1_RANGE_OFFS                                       (MMSS_MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS + 0x0000004c)
#define HWIO_MMSS_MDP_VP_0_DMA_1_SSPP_REQPRIORITY_FIFO_WATERMARK_0_OFFS                    (MMSS_MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_MDP_VP_0_DMA_1_SSPP_REQPRIORITY_FIFO_WATERMARK_1_OFFS                    (MMSS_MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_MDP_VP_0_DMA_1_SSPP_REQPRIORITY_FIFO_WATERMARK_2_OFFS                    (MMSS_MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS + 0x00000058)
#define HWIO_MMSS_MDP_VP_0_DMA_1_SSPP_DANGER_LUT_OFFS                                      (MMSS_MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS + 0x00000060)
#define HWIO_MMSS_MDP_VP_0_DMA_1_SSPP_SAFE_LUT_OFFS                                        (MMSS_MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS + 0x00000064)
#define HWIO_MMSS_MDP_VP_0_DMA_1_SSPP_CREQ_LUT_OFFS                                        (MMSS_MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS + 0x00000068)
#define HWIO_MMSS_MDP_VP_0_DMA_1_SSPP_QOS_CTRL_OFFS                                        (MMSS_MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS + 0x0000006c)
#define HWIO_MMSS_MDP_VP_0_DMA_1_SSPP_SRC_ADDR_SW_STATUS_OFFS                              (MMSS_MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS + 0x00000070)
#define HWIO_MMSS_MDP_VP_0_DMA_1_SSPP_CURRENT_SRC0_ADDR_OFFS                               (MMSS_MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS + 0x000000a4)
#define HWIO_MMSS_MDP_VP_0_DMA_1_SSPP_CURRENT_SRC1_ADDR_OFFS                               (MMSS_MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS + 0x000000a8)
#define HWIO_MMSS_MDP_VP_0_DMA_1_SSPP_CURRENT_SRC2_ADDR_OFFS                               (MMSS_MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS + 0x000000ac)
#define HWIO_MMSS_MDP_VP_0_DMA_1_SSPP_CURRENT_SRC3_ADDR_OFFS                               (MMSS_MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS + 0x000000b0)
#define HWIO_MMSS_MDP_VP_0_DMA_1_SSPP_DECIMATION_CONFIG_OFFS                               (MMSS_MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS + 0x000000b4)
#define HWIO_MMSS_MDP_VP_0_DMA_1_SSPP_FETCH_SMP_WR_PLANE0_OFFS                             (MMSS_MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS + 0x000000d0)
#define HWIO_MMSS_MDP_VP_0_DMA_1_SSPP_FETCH_SMP_WR_PLANE1_OFFS                             (MMSS_MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS + 0x000000d4)
#define HWIO_MMSS_MDP_VP_0_DMA_1_SSPP_FETCH_SMP_WR_PLANE2_OFFS                             (MMSS_MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS + 0x000000d8)
#define HWIO_MMSS_MDP_VP_0_DMA_1_SSPP_SMP_UNPACK_RD_PLANE0_OFFS                            (MMSS_MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS + 0x000000e0)
#define HWIO_MMSS_MDP_VP_0_DMA_1_SSPP_SMP_UNPACK_RD_PLANE1_OFFS                            (MMSS_MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS + 0x000000e4)
#define HWIO_MMSS_MDP_VP_0_DMA_1_SSPP_SMP_UNPACK_RD_PLANE2_OFFS                            (MMSS_MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS + 0x000000e8)
#define HWIO_MMSS_MDP_VP_0_DMA_1_SSPP_FILL_LEVELS_OFFS                                     (MMSS_MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS + 0x000000f0)
#define HWIO_MMSS_MDP_VP_0_DMA_1_SSPP_STATUS_OFFS                                          (MMSS_MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS + 0x000000f4)
#define HWIO_MMSS_MDP_VP_0_DMA_1_SSPP_SW_PIX_EXT_C0_LR_OFFS                                (MMSS_MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS + 0x00000100)
#define HWIO_MMSS_MDP_VP_0_DMA_1_SSPP_SW_PIX_EXT_C0_TB_OFFS                                (MMSS_MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS + 0x00000104)
#define HWIO_MMSS_MDP_VP_0_DMA_1_SSPP_SW_PIX_EXT_C0_REQ_PIXELS_OFFS                        (MMSS_MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS + 0x00000108)
#define HWIO_MMSS_MDP_VP_0_DMA_1_SSPP_SW_PIX_EXT_C1C2_LR_OFFS                              (MMSS_MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS + 0x00000110)
#define HWIO_MMSS_MDP_VP_0_DMA_1_SSPP_SW_PIX_EXT_C1C2_TB_OFFS                              (MMSS_MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS + 0x00000114)
#define HWIO_MMSS_MDP_VP_0_DMA_1_SSPP_SW_PIX_EXT_C1C2_REQ_PIXELS_OFFS                      (MMSS_MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS + 0x00000118)
#define HWIO_MMSS_MDP_VP_0_DMA_1_SSPP_SW_PIX_EXT_C3_LR_OFFS                                (MMSS_MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS + 0x00000120)
#define HWIO_MMSS_MDP_VP_0_DMA_1_SSPP_SW_PIX_EXT_C3_TB_OFFS                                (MMSS_MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS + 0x00000124)
#define HWIO_MMSS_MDP_VP_0_DMA_1_SSPP_SW_PIX_EXT_C3_REQ_PIXELS_OFFS                        (MMSS_MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS + 0x00000128)
#define HWIO_MMSS_MDP_VP_0_DMA_1_SSPP_TRAFFIC_SHAPER_OFFS                                  (MMSS_MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS + 0x00000130)
#define HWIO_MMSS_MDP_VP_0_DMA_1_SSPP_CDP_CNTL_OFFS                                        (MMSS_MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS + 0x00000134)
#define HWIO_MMSS_MDP_VP_0_DMA_1_SSPP_UBWC_ERROR_STATUS_OFFS                               (MMSS_MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS + 0x00000138)
#define HWIO_MMSS_MDP_VP_0_DMA_1_SSPP_SW_CROP_W_C0C3_OFFS                                  (MMSS_MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS + 0x00000140)
#define HWIO_MMSS_MDP_VP_0_DMA_1_SSPP_SW_CROP_W_C1C2_OFFS                                  (MMSS_MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS + 0x00000144)
#define HWIO_MMSS_MDP_VP_0_DMA_1_SSPP_SW_CROP_H_C0C3_OFFS                                  (MMSS_MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS + 0x00000148)
#define HWIO_MMSS_MDP_VP_0_DMA_1_SSPP_SW_CROP_H_C1C2_OFFS                                  (MMSS_MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS + 0x0000014c)

/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP_VP_0_DMA_1
 *--------------------------------------------------------------------------*/
#define MMSS_MDP_VP_0_DMA_1_REG_BASE_OFFS                                     0x00027200

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_VP_0_DMA_1_PCC 
*--------------------------------------------------------------------------*/
#define MMSS_MDP_VP_0_DMA_1_PCC_REG_BASE_OFFS                                 0x00027380
#define HWIO_MMSS_MDP_VP_0_DMA_1_PCC_MODE_OFFS                                (MMSS_MDP_VP_0_DMA_1_PCC_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_VP_0_DMA_1_PCC_RED_CONSTANT_COEFF_OFFS                  (MMSS_MDP_VP_0_DMA_1_PCC_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_VP_0_DMA_1_PCC_GREEN_CONSTANT_COEFF_OFFS                (MMSS_MDP_VP_0_DMA_1_PCC_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_VP_0_DMA_1_PCC_BLUE_CONSTANT_COEFF_OFFS                 (MMSS_MDP_VP_0_DMA_1_PCC_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_MDP_VP_0_DMA_1_PCC_RED_R_COEFF_OFFS                         (MMSS_MDP_VP_0_DMA_1_PCC_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_VP_0_DMA_1_PCC_GREEN_R_COEFF_OFFS                       (MMSS_MDP_VP_0_DMA_1_PCC_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_MDP_VP_0_DMA_1_PCC_BLUE_R_COEFF_OFFS                        (MMSS_MDP_VP_0_DMA_1_PCC_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_MDP_VP_0_DMA_1_PCC_RED_G_COEFF_OFFS                         (MMSS_MDP_VP_0_DMA_1_PCC_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_MDP_VP_0_DMA_1_PCC_GREEN_G_COEFF_OFFS                       (MMSS_MDP_VP_0_DMA_1_PCC_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_VP_0_DMA_1_PCC_BLUE_G_COEFF_OFFS                        (MMSS_MDP_VP_0_DMA_1_PCC_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_VP_0_DMA_1_PCC_RED_B_COEFF_OFFS                         (MMSS_MDP_VP_0_DMA_1_PCC_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_MDP_VP_0_DMA_1_PCC_GREEN_B_COEFF_OFFS                       (MMSS_MDP_VP_0_DMA_1_PCC_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_MDP_VP_0_DMA_1_PCC_BLUE_B_COEFF_OFFS                        (MMSS_MDP_VP_0_DMA_1_PCC_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_MDP_VP_0_DMA_1_PCC_RED_RG_COEFF_OFFS                        (MMSS_MDP_VP_0_DMA_1_PCC_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_MDP_VP_0_DMA_1_PCC_GREEN_RG_COEFF_OFFS                      (MMSS_MDP_VP_0_DMA_1_PCC_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_MDP_VP_0_DMA_1_PCC_BLUE_RG_COEFF_OFFS                       (MMSS_MDP_VP_0_DMA_1_PCC_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_MDP_VP_0_DMA_1_PCC_RED_RB_COEFF_OFFS                        (MMSS_MDP_VP_0_DMA_1_PCC_REG_BASE_OFFS + 0x00000040)
#define HWIO_MMSS_MDP_VP_0_DMA_1_PCC_GREEN_RB_COEFF_OFFS                      (MMSS_MDP_VP_0_DMA_1_PCC_REG_BASE_OFFS + 0x00000044)
#define HWIO_MMSS_MDP_VP_0_DMA_1_PCC_BLUE_RB_COEFF_OFFS                       (MMSS_MDP_VP_0_DMA_1_PCC_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_MDP_VP_0_DMA_1_PCC_RED_BG_COEFF_OFFS                        (MMSS_MDP_VP_0_DMA_1_PCC_REG_BASE_OFFS + 0x0000004c)
#define HWIO_MMSS_MDP_VP_0_DMA_1_PCC_GREEN_BG_COEFF_OFFS                      (MMSS_MDP_VP_0_DMA_1_PCC_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_MDP_VP_0_DMA_1_PCC_BLUE_BG_COEFF_OFFS                       (MMSS_MDP_VP_0_DMA_1_PCC_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_MDP_VP_0_DMA_1_PCC_RED_RGB_COEFF_OFFS                       (MMSS_MDP_VP_0_DMA_1_PCC_REG_BASE_OFFS + 0x00000058)
#define HWIO_MMSS_MDP_VP_0_DMA_1_PCC_GREEN_RGB_COEFF_OFFS                     (MMSS_MDP_VP_0_DMA_1_PCC_REG_BASE_OFFS + 0x0000005c)
#define HWIO_MMSS_MDP_VP_0_DMA_1_PCC_BLUE_RGB_COEFF_OFFS                      (MMSS_MDP_VP_0_DMA_1_PCC_REG_BASE_OFFS + 0x00000060)

/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP_VP_0_CURSOR_0
 *--------------------------------------------------------------------------*/
#define MMSS_MDP_VP_0_CURSOR_0_REG_BASE_OFFS                                  0x00035000

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_VP_0_CURSOR_0_SSPP 
*--------------------------------------------------------------------------*/
#define MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS                                        0x00035000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_SIZE_OFFS                                        (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_IMG_SIZE_OFFS                                    (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_XY_OFFS                                          (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_OUT_SIZE_OFFS                                        (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_OUT_XY_OFFS                                          (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC0_ADDR_OFFS                                       (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC1_ADDR_OFFS                                       (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC2_ADDR_OFFS                                       (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC3_ADDR_OFFS                                       (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_YSTRIDE0_OFFS                                    (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_YSTRIDE1_OFFS                                    (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_TILE_FRAME_SIZE_OFFS                                 (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_FORMAT_OFFS                                      (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_UNPACK_PATTERN_OFFS                              (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_OP_MODE_OFFS                                     (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_CONSTANT_COLOR_OFFS                              (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_FETCH_CONFIG_OFFS                                    (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_VC1_RANGE_OFFS                                       (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS + 0x0000004c)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_REQPRIORITY_FIFO_WATERMARK_0_OFFS                    (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_REQPRIORITY_FIFO_WATERMARK_1_OFFS                    (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_REQPRIORITY_FIFO_WATERMARK_2_OFFS                    (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS + 0x00000058)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_DANGER_LUT_OFFS                                      (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS + 0x00000060)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SAFE_LUT_OFFS                                        (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS + 0x00000064)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_CREQ_LUT_OFFS                                        (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS + 0x00000068)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_QOS_CTRL_OFFS                                        (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS + 0x0000006c)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_ADDR_SW_STATUS_OFFS                              (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS + 0x00000070)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_CURRENT_SRC0_ADDR_OFFS                               (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS + 0x000000a4)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_CURRENT_SRC1_ADDR_OFFS                               (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS + 0x000000a8)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_CURRENT_SRC2_ADDR_OFFS                               (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS + 0x000000ac)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_CURRENT_SRC3_ADDR_OFFS                               (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS + 0x000000b0)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_DECIMATION_CONFIG_OFFS                               (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS + 0x000000b4)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_FETCH_SMP_WR_PLANE0_OFFS                             (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS + 0x000000d0)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_FETCH_SMP_WR_PLANE1_OFFS                             (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS + 0x000000d4)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_FETCH_SMP_WR_PLANE2_OFFS                             (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS + 0x000000d8)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SMP_UNPACK_RD_PLANE0_OFFS                            (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS + 0x000000e0)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SMP_UNPACK_RD_PLANE1_OFFS                            (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS + 0x000000e4)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SMP_UNPACK_RD_PLANE2_OFFS                            (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS + 0x000000e8)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_FILL_LEVELS_OFFS                                     (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS + 0x000000f0)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_STATUS_OFFS                                          (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS + 0x000000f4)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C0_LR_OFFS                                (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS + 0x00000100)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C0_TB_OFFS                                (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS + 0x00000104)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C0_REQ_PIXELS_OFFS                        (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS + 0x00000108)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C1C2_LR_OFFS                              (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS + 0x00000110)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C1C2_TB_OFFS                              (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS + 0x00000114)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C1C2_REQ_PIXELS_OFFS                      (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS + 0x00000118)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C3_LR_OFFS                                (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS + 0x00000120)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C3_TB_OFFS                                (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS + 0x00000124)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C3_REQ_PIXELS_OFFS                        (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS + 0x00000128)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_TRAFFIC_SHAPER_OFFS                                  (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS + 0x00000130)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_CDP_CNTL_OFFS                                        (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS + 0x00000134)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_UBWC_ERROR_STATUS_OFFS                               (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS + 0x00000138)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_CROP_W_C0C3_OFFS                                  (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS + 0x00000140)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_CROP_W_C1C2_OFFS                                  (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS + 0x00000144)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_CROP_H_C0C3_OFFS                                  (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS + 0x00000148)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_CROP_H_C1C2_OFFS                                  (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS + 0x0000014c)

/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP_VP_0_CURSOR_1
 *--------------------------------------------------------------------------*/
#define MMSS_MDP_VP_0_CURSOR_1_REG_BASE_OFFS                                             0x00037000

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_VP_0_CURSOR_1_SSPP 
*--------------------------------------------------------------------------*/
#define MMSS_MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS                                        0x00037000
#define HWIO_MMSS_MDP_VP_0_CURSOR_1_SRC_SIZE_OFFS                                        (MMSS_MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_VP_0_CURSOR_1_SRC_IMG_SIZE_OFFS                                    (MMSS_MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_VP_0_CURSOR_1_SRC_XY_OFFS                                          (MMSS_MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_VP_0_CURSOR_1_OUT_SIZE_OFFS                                        (MMSS_MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_MDP_VP_0_CURSOR_1_OUT_XY_OFFS                                          (MMSS_MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_VP_0_CURSOR_1_SRC0_ADDR_OFFS                                       (MMSS_MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_MDP_VP_0_CURSOR_1_SRC1_ADDR_OFFS                                       (MMSS_MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_MDP_VP_0_CURSOR_1_SRC2_ADDR_OFFS                                       (MMSS_MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_MDP_VP_0_CURSOR_1_SRC3_ADDR_OFFS                                       (MMSS_MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_VP_0_CURSOR_1_SRC_YSTRIDE0_OFFS                                    (MMSS_MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_VP_0_CURSOR_1_SRC_YSTRIDE1_OFFS                                    (MMSS_MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_MDP_VP_0_CURSOR_1_TILE_FRAME_SIZE_OFFS                                 (MMSS_MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_MDP_VP_0_CURSOR_1_SRC_FORMAT_OFFS                                      (MMSS_MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_MDP_VP_0_CURSOR_1_SRC_UNPACK_PATTERN_OFFS                              (MMSS_MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_MDP_VP_0_CURSOR_1_SRC_OP_MODE_OFFS                                     (MMSS_MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_MDP_VP_0_CURSOR_1_SRC_CONSTANT_COLOR_OFFS                              (MMSS_MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_MDP_VP_0_CURSOR_1_FETCH_CONFIG_OFFS                                    (MMSS_MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_MDP_VP_0_CURSOR_1_VC1_RANGE_OFFS                                       (MMSS_MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS + 0x0000004c)
#define HWIO_MMSS_MDP_VP_0_CURSOR_1_REQPRIORITY_FIFO_WATERMARK_0_OFFS                    (MMSS_MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_MDP_VP_0_CURSOR_1_REQPRIORITY_FIFO_WATERMARK_1_OFFS                    (MMSS_MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_MDP_VP_0_CURSOR_1_REQPRIORITY_FIFO_WATERMARK_2_OFFS                    (MMSS_MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS + 0x00000058)
#define HWIO_MMSS_MDP_VP_0_CURSOR_1_DANGER_LUT_OFFS                                      (MMSS_MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS + 0x00000060)
#define HWIO_MMSS_MDP_VP_0_CURSOR_1_SAFE_LUT_OFFS                                        (MMSS_MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS + 0x00000064)
#define HWIO_MMSS_MDP_VP_0_CURSOR_1_CREQ_LUT_OFFS                                        (MMSS_MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS + 0x00000068)
#define HWIO_MMSS_MDP_VP_0_CURSOR_1_QOS_CTRL_OFFS                                        (MMSS_MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS + 0x0000006c)
#define HWIO_MMSS_MDP_VP_0_CURSOR_1_SRC_ADDR_SW_STATUS_OFFS                              (MMSS_MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS + 0x00000070)
#define HWIO_MMSS_MDP_VP_0_CURSOR_1_CURRENT_SRC0_ADDR_OFFS                               (MMSS_MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS + 0x000000a4)
#define HWIO_MMSS_MDP_VP_0_CURSOR_1_CURRENT_SRC1_ADDR_OFFS                               (MMSS_MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS + 0x000000a8)
#define HWIO_MMSS_MDP_VP_0_CURSOR_1_CURRENT_SRC2_ADDR_OFFS                               (MMSS_MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS + 0x000000ac)
#define HWIO_MMSS_MDP_VP_0_CURSOR_1_CURRENT_SRC3_ADDR_OFFS                               (MMSS_MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS + 0x000000b0)
#define HWIO_MMSS_MDP_VP_0_CURSOR_1_DECIMATION_CONFIG_OFFS                               (MMSS_MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS + 0x000000b4)
#define HWIO_MMSS_MDP_VP_0_CURSOR_1_FETCH_SMP_WR_PLANE0_OFFS                             (MMSS_MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS + 0x000000d0)
#define HWIO_MMSS_MDP_VP_0_CURSOR_1_FETCH_SMP_WR_PLANE1_OFFS                             (MMSS_MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS + 0x000000d4)
#define HWIO_MMSS_MDP_VP_0_CURSOR_1_FETCH_SMP_WR_PLANE2_OFFS                             (MMSS_MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS + 0x000000d8)
#define HWIO_MMSS_MDP_VP_0_CURSOR_1_SMP_UNPACK_RD_PLANE0_OFFS                            (MMSS_MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS + 0x000000e0)
#define HWIO_MMSS_MDP_VP_0_CURSOR_1_SMP_UNPACK_RD_PLANE1_OFFS                            (MMSS_MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS + 0x000000e4)
#define HWIO_MMSS_MDP_VP_0_CURSOR_1_SMP_UNPACK_RD_PLANE2_OFFS                            (MMSS_MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS + 0x000000e8)
#define HWIO_MMSS_MDP_VP_0_CURSOR_1_FILL_LEVELS_OFFS                                     (MMSS_MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS + 0x000000f0)
#define HWIO_MMSS_MDP_VP_0_CURSOR_1_STATUS_OFFS                                          (MMSS_MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS + 0x000000f4)
#define HWIO_MMSS_MDP_VP_0_CURSOR_1_SW_PIX_EXT_C0_LR_OFFS                                (MMSS_MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS + 0x00000100)
#define HWIO_MMSS_MDP_VP_0_CURSOR_1_SW_PIX_EXT_C0_TB_OFFS                                (MMSS_MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS + 0x00000104)
#define HWIO_MMSS_MDP_VP_0_CURSOR_1_SW_PIX_EXT_C0_REQ_PIXELS_OFFS                        (MMSS_MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS + 0x00000108)
#define HWIO_MMSS_MDP_VP_0_CURSOR_1_SW_PIX_EXT_C1C2_LR_OFFS                              (MMSS_MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS + 0x00000110)
#define HWIO_MMSS_MDP_VP_0_CURSOR_1_SW_PIX_EXT_C1C2_TB_OFFS                              (MMSS_MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS + 0x00000114)
#define HWIO_MMSS_MDP_VP_0_CURSOR_1_SW_PIX_EXT_C1C2_REQ_PIXELS_OFFS                      (MMSS_MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS + 0x00000118)
#define HWIO_MMSS_MDP_VP_0_CURSOR_1_SW_PIX_EXT_C3_LR_OFFS                                (MMSS_MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS + 0x00000120)
#define HWIO_MMSS_MDP_VP_0_CURSOR_1_SW_PIX_EXT_C3_TB_OFFS                                (MMSS_MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS + 0x00000124)
#define HWIO_MMSS_MDP_VP_0_CURSOR_1_SW_PIX_EXT_C3_REQ_PIXELS_OFFS                        (MMSS_MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS + 0x00000128)
#define HWIO_MMSS_MDP_VP_0_CURSOR_1_TRAFFIC_SHAPER_OFFS                                  (MMSS_MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS + 0x00000130)
#define HWIO_MMSS_MDP_VP_0_CURSOR_1_CDP_CNTL_OFFS                                        (MMSS_MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS + 0x00000134)
#define HWIO_MMSS_MDP_VP_0_CURSOR_1_UBWC_ERROR_STATUS_OFFS                               (MMSS_MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS + 0x00000138)
#define HWIO_MMSS_MDP_VP_0_CURSOR_1_SW_CROP_W_C0C3_OFFS                                  (MMSS_MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS + 0x00000140)
#define HWIO_MMSS_MDP_VP_0_CURSOR_1_SW_CROP_W_C1C2_OFFS                                  (MMSS_MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS + 0x00000144)
#define HWIO_MMSS_MDP_VP_0_CURSOR_1_SW_CROP_H_C0C3_OFFS                                  (MMSS_MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS + 0x00000148)
#define HWIO_MMSS_MDP_VP_0_CURSOR_1_SW_CROP_H_C1C2_OFFS                                  (MMSS_MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS + 0x0000014c)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_VP_0_LAYER_0 
*--------------------------------------------------------------------------*/
#define MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS                                                    0x00045000
#define HWIO_MMSS_MDP_VP_0_LAYER_0_OP_MODE_OFFS                                                (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_OUT_SIZE_OFFS                                               (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BORDER_COLOR_0_OFFS                                         (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BORDER_COLOR_1_OFFS                                         (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_OP_OFFS                                              (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_FG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_BG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_FG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_FG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_FG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_FG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_BG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_BG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000040)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_BG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000044)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_BG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_OP_OFFS                                              (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_FG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_BG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000058)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_FG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x0000005c)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_FG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000060)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_FG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000064)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_FG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000068)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_BG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x0000006c)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_BG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000070)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_BG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000074)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_BG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000078)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_OP_OFFS                                              (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000080)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_FG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000084)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_BG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000088)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_FG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x0000008c)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_FG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000090)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_FG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000094)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_FG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000098)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_BG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x0000009c)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_BG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x000000a0)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_BG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x000000a4)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_BG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x000000a8)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_OP_OFFS                                              (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x000000b0)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_FG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x000000b4)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_BG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x000000b8)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_FG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x000000bc)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_FG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x000000c0)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_FG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x000000c4)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_FG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x000000c8)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_BG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x000000cc)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_BG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x000000d0)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_BG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x000000d4)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_BG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x000000d8)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_STRIDE_OFFS                                          (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x000000dc)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_IMG_SIZE_OFFS                                        (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x000000e0)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_SIZE_OFFS                                            (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x000000e4)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_XY_OFFS                                              (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x000000e8)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_FORMAT_OFFS                                          (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x000000ec)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BASE_ADDR_OFFS                                       (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x000000f0)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_START_XY_OFFS                                        (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x000000f4)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_CONFIG_OFFS                                    (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x000000f8)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_PARAM_OFFS                                     (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x000000fc)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_TRANSP_LOW0_OFFS                               (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000100)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_TRANSP_LOW1_OFFS                               (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000104)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_TRANSP_HIGH0_OFFS                              (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000108)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_TRANSP_HIGH1_OFFS                              (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x0000010c)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BASE_ADDR_SW_STATUS_OFFS                             (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000200)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_FETCH_CONFIG_OFFS                                    (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000204)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_FETCH_SMP_WR_PLANE0_OFFS                             (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000210)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_SMP_UNPACK_RD_PLANE0_OFFS                            (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000214)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_REQPRIORITY_FIFO_WATERMARK_0_OFFS                    (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000220)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_REQPRIORITY_FIFO_WATERMARK_1_OFFS                    (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000224)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_REQPRIORITY_FIFO_WATERMARK_2_OFFS                    (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000228)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_OP_OFFS                                              (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000230)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_FG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000234)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_BG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000238)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_FG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x0000023c)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_FG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000240)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_FG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000244)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_FG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000248)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_BG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x0000024c)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_BG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000250)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_BG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000254)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_BG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000258)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_OP_OFFS                                              (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000260)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_FG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000264)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_BG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000268)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_FG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x0000026c)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_FG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000270)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_FG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000274)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_FG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000278)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_BG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x0000027c)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_BG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000280)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_BG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000284)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_BG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000288)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_OP_OFFS                                              (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000290)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_FG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000294)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_BG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000298)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_FG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x0000029c)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_FG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x000002a0)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_FG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x000002a4)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_FG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x000002a8)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_BG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x000002ac)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_BG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x000002b0)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_BG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x000002b4)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_BG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x000002b8)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_GC_MISR_CTRL_OFFS                                           (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000310)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_GC_MISR_SIGNATURE_OFFS                                      (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000314)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_VP_0_LAYER_0_PGC 
*--------------------------------------------------------------------------*/
#define MMSS_MDP_VP_0_LAYER_0_PGC_REG_BASE_OFFS                             0x000453c0
#define HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_MODE_OFFS                            (MMSS_MDP_VP_0_LAYER_0_PGC_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_COLOR0_LUT_OFFS                      (MMSS_MDP_VP_0_LAYER_0_PGC_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_COLOR0_LUT_INDEX_OFFS                (MMSS_MDP_VP_0_LAYER_0_PGC_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_COLOR1_LUT_OFFS                      (MMSS_MDP_VP_0_LAYER_0_PGC_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_COLOR1_LUT_INDEX_OFFS                (MMSS_MDP_VP_0_LAYER_0_PGC_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_COLOR2_LUT_OFFS                      (MMSS_MDP_VP_0_LAYER_0_PGC_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_COLOR2_LUT_INDEX_OFFS                (MMSS_MDP_VP_0_LAYER_0_PGC_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_LUT_SWAP_OFFS                        (MMSS_MDP_VP_0_LAYER_0_PGC_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_LUT_SEL_OFFS                         (MMSS_MDP_VP_0_LAYER_0_PGC_REG_BASE_OFFS + 0x00000020)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_VP_0_LAYER_1 
*--------------------------------------------------------------------------*/
#define MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS                                                    0x00046000
#define HWIO_MMSS_MDP_VP_0_LAYER_1_OP_MODE_OFFS                                                (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_OUT_SIZE_OFFS                                               (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BORDER_COLOR_0_OFFS                                         (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BORDER_COLOR_1_OFFS                                         (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND0_OP_OFFS                                              (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND0_FG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND0_BG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND0_FG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND0_FG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND0_FG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND0_FG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND0_BG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND0_BG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000040)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND0_BG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000044)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND0_BG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND1_OP_OFFS                                              (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND1_FG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND1_BG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000058)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND1_FG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x0000005c)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND1_FG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000060)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND1_FG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000064)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND1_FG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000068)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND1_BG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x0000006c)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND1_BG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000070)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND1_BG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000074)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND1_BG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000078)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND2_OP_OFFS                                              (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000080)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND2_FG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000084)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND2_BG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000088)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND2_FG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x0000008c)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND2_FG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000090)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND2_FG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000094)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND2_FG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000098)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND2_BG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x0000009c)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND2_BG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x000000a0)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND2_BG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x000000a4)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND2_BG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x000000a8)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND3_OP_OFFS                                              (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x000000b0)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND3_FG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x000000b4)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND3_BG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x000000b8)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND3_FG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x000000bc)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND3_FG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x000000c0)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND3_FG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x000000c4)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND3_FG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x000000c8)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND3_BG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x000000cc)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND3_BG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x000000d0)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND3_BG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x000000d4)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND3_BG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x000000d8)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_CURSOR_STRIDE_OFFS                                          (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x000000dc)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_CURSOR_IMG_SIZE_OFFS                                        (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x000000e0)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_CURSOR_SIZE_OFFS                                            (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x000000e4)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_CURSOR_XY_OFFS                                              (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x000000e8)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_CURSOR_FORMAT_OFFS                                          (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x000000ec)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_CURSOR_BASE_ADDR_OFFS                                       (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x000000f0)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_CURSOR_START_XY_OFFS                                        (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x000000f4)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_CURSOR_BLEND_CONFIG_OFFS                                    (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x000000f8)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_CURSOR_BLEND_PARAM_OFFS                                     (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x000000fc)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_CURSOR_BLEND_TRANSP_LOW0_OFFS                               (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000100)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_CURSOR_BLEND_TRANSP_LOW1_OFFS                               (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000104)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_CURSOR_BLEND_TRANSP_HIGH0_OFFS                              (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000108)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_CURSOR_BLEND_TRANSP_HIGH1_OFFS                              (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x0000010c)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_CURSOR_BASE_ADDR_SW_STATUS_OFFS                             (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000200)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_CURSOR_FETCH_CONFIG_OFFS                                    (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000204)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_CURSOR_FETCH_SMP_WR_PLANE0_OFFS                             (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000210)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_CURSOR_SMP_UNPACK_RD_PLANE0_OFFS                            (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000214)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_CURSOR_REQPRIORITY_FIFO_WATERMARK_0_OFFS                    (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000220)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_CURSOR_REQPRIORITY_FIFO_WATERMARK_1_OFFS                    (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000224)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_CURSOR_REQPRIORITY_FIFO_WATERMARK_2_OFFS                    (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000228)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND4_OP_OFFS                                              (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000230)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND4_FG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000234)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND4_BG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000238)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND4_FG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x0000023c)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND4_FG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000240)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND4_FG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000244)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND4_FG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000248)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND4_BG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x0000024c)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND4_BG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000250)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND4_BG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000254)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND4_BG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000258)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND5_OP_OFFS                                              (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000260)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND5_FG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000264)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND5_BG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000268)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND5_FG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x0000026c)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND5_FG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000270)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND5_FG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000274)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND5_FG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000278)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND5_BG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x0000027c)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND5_BG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000280)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND5_BG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000284)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND5_BG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000288)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND6_OP_OFFS                                              (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000290)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND6_FG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000294)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND6_BG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000298)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND6_FG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x0000029c)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND6_FG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x000002a0)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND6_FG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x000002a4)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND6_FG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x000002a8)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND6_BG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x000002ac)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND6_BG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x000002b0)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND6_BG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x000002b4)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND6_BG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x000002b8)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_GC_MISR_CTRL_OFFS                                           (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000310)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_GC_MISR_SIGNATURE_OFFS                                      (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000314)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_VP_0_LAYER_1_PGC 
*--------------------------------------------------------------------------*/
#define MMSS_MDP_VP_0_LAYER_1_PGC_REG_BASE_OFFS                             0x000463c0
#define HWIO_MMSS_MDP_VP_0_LAYER_1_PGC_MODE_OFFS                            (MMSS_MDP_VP_0_LAYER_1_PGC_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_PGC_COLOR0_LUT_OFFS                      (MMSS_MDP_VP_0_LAYER_1_PGC_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_PGC_COLOR0_LUT_INDEX_OFFS                (MMSS_MDP_VP_0_LAYER_1_PGC_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_PGC_COLOR1_LUT_OFFS                      (MMSS_MDP_VP_0_LAYER_1_PGC_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_PGC_COLOR1_LUT_INDEX_OFFS                (MMSS_MDP_VP_0_LAYER_1_PGC_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_PGC_COLOR2_LUT_OFFS                      (MMSS_MDP_VP_0_LAYER_1_PGC_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_PGC_COLOR2_LUT_INDEX_OFFS                (MMSS_MDP_VP_0_LAYER_1_PGC_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_PGC_LUT_SWAP_OFFS                        (MMSS_MDP_VP_0_LAYER_1_PGC_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_PGC_LUT_SEL_OFFS                         (MMSS_MDP_VP_0_LAYER_1_PGC_REG_BASE_OFFS + 0x00000020)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_VP_0_LAYER_2 
*--------------------------------------------------------------------------*/
#define MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS                                                    0x00047000
#define HWIO_MMSS_MDP_VP_0_LAYER_2_OP_MODE_OFFS                                                (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_OUT_SIZE_OFFS                                               (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BORDER_COLOR_0_OFFS                                         (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BORDER_COLOR_1_OFFS                                         (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND0_OP_OFFS                                              (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND0_FG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND0_BG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND0_FG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND0_FG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND0_FG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND0_FG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND0_BG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND0_BG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000040)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND0_BG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000044)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND0_BG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND1_OP_OFFS                                              (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND1_FG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND1_BG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000058)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND1_FG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x0000005c)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND1_FG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000060)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND1_FG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000064)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND1_FG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000068)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND1_BG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x0000006c)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND1_BG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000070)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND1_BG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000074)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND1_BG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000078)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND2_OP_OFFS                                              (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000080)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND2_FG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000084)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND2_BG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000088)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND2_FG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x0000008c)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND2_FG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000090)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND2_FG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000094)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND2_FG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000098)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND2_BG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x0000009c)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND2_BG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x000000a0)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND2_BG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x000000a4)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND2_BG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x000000a8)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND3_OP_OFFS                                              (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x000000b0)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND3_FG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x000000b4)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND3_BG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x000000b8)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND3_FG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x000000bc)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND3_FG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x000000c0)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND3_FG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x000000c4)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND3_FG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x000000c8)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND3_BG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x000000cc)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND3_BG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x000000d0)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND3_BG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x000000d4)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND3_BG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x000000d8)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_CURSOR_STRIDE_OFFS                                          (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x000000dc)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_CURSOR_IMG_SIZE_OFFS                                        (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x000000e0)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_CURSOR_SIZE_OFFS                                            (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x000000e4)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_CURSOR_XY_OFFS                                              (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x000000e8)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_CURSOR_FORMAT_OFFS                                          (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x000000ec)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_CURSOR_BASE_ADDR_OFFS                                       (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x000000f0)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_CURSOR_START_XY_OFFS                                        (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x000000f4)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_CURSOR_BLEND_CONFIG_OFFS                                    (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x000000f8)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_CURSOR_BLEND_PARAM_OFFS                                     (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x000000fc)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_CURSOR_BLEND_TRANSP_LOW0_OFFS                               (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000100)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_CURSOR_BLEND_TRANSP_LOW1_OFFS                               (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000104)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_CURSOR_BLEND_TRANSP_HIGH0_OFFS                              (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000108)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_CURSOR_BLEND_TRANSP_HIGH1_OFFS                              (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x0000010c)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_CURSOR_BASE_ADDR_SW_STATUS_OFFS                             (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000200)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_CURSOR_FETCH_CONFIG_OFFS                                    (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000204)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_CURSOR_FETCH_SMP_WR_PLANE0_OFFS                             (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000210)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_CURSOR_SMP_UNPACK_RD_PLANE0_OFFS                            (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000214)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_CURSOR_REQPRIORITY_FIFO_WATERMARK_0_OFFS                    (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000220)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_CURSOR_REQPRIORITY_FIFO_WATERMARK_1_OFFS                    (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000224)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_CURSOR_REQPRIORITY_FIFO_WATERMARK_2_OFFS                    (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000228)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND4_OP_OFFS                                              (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000230)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND4_FG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000234)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND4_BG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000238)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND4_FG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x0000023c)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND4_FG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000240)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND4_FG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000244)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND4_FG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000248)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND4_BG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x0000024c)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND4_BG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000250)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND4_BG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000254)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND4_BG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000258)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND5_OP_OFFS                                              (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000260)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND5_FG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000264)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND5_BG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000268)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND5_FG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x0000026c)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND5_FG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000270)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND5_FG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000274)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND5_FG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000278)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND5_BG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x0000027c)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND5_BG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000280)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND5_BG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000284)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND5_BG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000288)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND6_OP_OFFS                                              (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000290)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND6_FG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000294)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND6_BG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000298)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND6_FG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x0000029c)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND6_FG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x000002a0)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND6_FG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x000002a4)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND6_FG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x000002a8)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND6_BG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x000002ac)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND6_BG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x000002b0)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND6_BG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x000002b4)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND6_BG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x000002b8)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_GC_MISR_CTRL_OFFS                                           (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000310)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_GC_MISR_SIGNATURE_OFFS                                      (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000314)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_VP_0_LAYER_2_PGC 
*--------------------------------------------------------------------------*/
#define MMSS_MDP_VP_0_LAYER_2_PGC_REG_BASE_OFFS                             0x000473c0
#define HWIO_MMSS_MDP_VP_0_LAYER_2_PGC_MODE_OFFS                            (MMSS_MDP_VP_0_LAYER_2_PGC_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_PGC_COLOR0_LUT_OFFS                      (MMSS_MDP_VP_0_LAYER_2_PGC_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_PGC_COLOR0_LUT_INDEX_OFFS                (MMSS_MDP_VP_0_LAYER_2_PGC_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_PGC_COLOR1_LUT_OFFS                      (MMSS_MDP_VP_0_LAYER_2_PGC_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_PGC_COLOR1_LUT_INDEX_OFFS                (MMSS_MDP_VP_0_LAYER_2_PGC_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_PGC_COLOR2_LUT_OFFS                      (MMSS_MDP_VP_0_LAYER_2_PGC_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_PGC_COLOR2_LUT_INDEX_OFFS                (MMSS_MDP_VP_0_LAYER_2_PGC_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_PGC_LUT_SWAP_OFFS                        (MMSS_MDP_VP_0_LAYER_2_PGC_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_PGC_LUT_SEL_OFFS                         (MMSS_MDP_VP_0_LAYER_2_PGC_REG_BASE_OFFS + 0x00000020)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_VP_0_LAYER_3 
*--------------------------------------------------------------------------*/
#define MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS                                                    0x00048000
#define HWIO_MMSS_MDP_VP_0_LAYER_3_OP_MODE_OFFS                                                (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_OUT_SIZE_OFFS                                               (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BORDER_COLOR_0_OFFS                                         (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BORDER_COLOR_1_OFFS                                         (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND0_OP_OFFS                                              (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND0_FG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND0_BG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND0_FG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND0_FG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND0_FG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND0_FG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND0_BG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND0_BG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000040)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND0_BG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000044)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND0_BG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND1_OP_OFFS                                              (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND1_FG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND1_BG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000058)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND1_FG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x0000005c)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND1_FG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000060)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND1_FG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000064)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND1_FG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000068)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND1_BG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x0000006c)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND1_BG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000070)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND1_BG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000074)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND1_BG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000078)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND2_OP_OFFS                                              (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000080)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND2_FG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000084)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND2_BG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000088)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND2_FG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x0000008c)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND2_FG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000090)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND2_FG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000094)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND2_FG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000098)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND2_BG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x0000009c)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND2_BG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x000000a0)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND2_BG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x000000a4)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND2_BG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x000000a8)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND3_OP_OFFS                                              (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x000000b0)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND3_FG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x000000b4)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND3_BG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x000000b8)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND3_FG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x000000bc)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND3_FG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x000000c0)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND3_FG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x000000c4)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND3_FG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x000000c8)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND3_BG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x000000cc)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND3_BG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x000000d0)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND3_BG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x000000d4)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND3_BG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x000000d8)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_CURSOR_STRIDE_OFFS                                          (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x000000dc)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_CURSOR_IMG_SIZE_OFFS                                        (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x000000e0)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_CURSOR_SIZE_OFFS                                            (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x000000e4)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_CURSOR_XY_OFFS                                              (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x000000e8)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_CURSOR_FORMAT_OFFS                                          (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x000000ec)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_CURSOR_BASE_ADDR_OFFS                                       (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x000000f0)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_CURSOR_START_XY_OFFS                                        (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x000000f4)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_CURSOR_BLEND_CONFIG_OFFS                                    (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x000000f8)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_CURSOR_BLEND_PARAM_OFFS                                     (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x000000fc)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_CURSOR_BLEND_TRANSP_LOW0_OFFS                               (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000100)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_CURSOR_BLEND_TRANSP_LOW1_OFFS                               (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000104)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_CURSOR_BLEND_TRANSP_HIGH0_OFFS                              (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000108)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_CURSOR_BLEND_TRANSP_HIGH1_OFFS                              (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x0000010c)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_CURSOR_BASE_ADDR_SW_STATUS_OFFS                             (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000200)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_CURSOR_FETCH_CONFIG_OFFS                                    (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000204)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_CURSOR_FETCH_SMP_WR_PLANE0_OFFS                             (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000210)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_CURSOR_SMP_UNPACK_RD_PLANE0_OFFS                            (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000214)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_CURSOR_REQPRIORITY_FIFO_WATERMARK_0_OFFS                    (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000220)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_CURSOR_REQPRIORITY_FIFO_WATERMARK_1_OFFS                    (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000224)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_CURSOR_REQPRIORITY_FIFO_WATERMARK_2_OFFS                    (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000228)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND4_OP_OFFS                                              (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000230)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND4_FG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000234)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND4_BG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000238)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND4_FG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x0000023c)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND4_FG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000240)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND4_FG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000244)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND4_FG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000248)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND4_BG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x0000024c)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND4_BG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000250)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND4_BG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000254)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND4_BG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000258)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND5_OP_OFFS                                              (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000260)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND5_FG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000264)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND5_BG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000268)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND5_FG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x0000026c)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND5_FG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000270)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND5_FG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000274)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND5_FG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000278)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND5_BG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x0000027c)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND5_BG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000280)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND5_BG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000284)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND5_BG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000288)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND6_OP_OFFS                                              (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000290)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND6_FG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000294)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND6_BG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000298)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND6_FG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x0000029c)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND6_FG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x000002a0)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND6_FG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x000002a4)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND6_FG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x000002a8)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND6_BG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x000002ac)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND6_BG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x000002b0)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND6_BG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x000002b4)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND6_BG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x000002b8)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_GC_MISR_CTRL_OFFS                                           (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000310)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_GC_MISR_SIGNATURE_OFFS                                      (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000314)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_VP_0_LAYER_3_PGC 
*--------------------------------------------------------------------------*/
#define MMSS_MDP_VP_0_LAYER_3_PGC_REG_BASE_OFFS                             0x000483c0
#define HWIO_MMSS_MDP_VP_0_LAYER_3_PGC_MODE_OFFS                            (MMSS_MDP_VP_0_LAYER_3_PGC_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_PGC_COLOR0_LUT_OFFS                      (MMSS_MDP_VP_0_LAYER_3_PGC_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_PGC_COLOR0_LUT_INDEX_OFFS                (MMSS_MDP_VP_0_LAYER_3_PGC_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_PGC_COLOR1_LUT_OFFS                      (MMSS_MDP_VP_0_LAYER_3_PGC_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_PGC_COLOR1_LUT_INDEX_OFFS                (MMSS_MDP_VP_0_LAYER_3_PGC_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_PGC_COLOR2_LUT_OFFS                      (MMSS_MDP_VP_0_LAYER_3_PGC_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_PGC_COLOR2_LUT_INDEX_OFFS                (MMSS_MDP_VP_0_LAYER_3_PGC_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_PGC_LUT_SWAP_OFFS                        (MMSS_MDP_VP_0_LAYER_3_PGC_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_PGC_LUT_SEL_OFFS                         (MMSS_MDP_VP_0_LAYER_3_PGC_REG_BASE_OFFS + 0x00000020)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_VP_0_LAYER_4 
*--------------------------------------------------------------------------*/
#define MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS                                                    0x00049000
#define HWIO_MMSS_MDP_VP_0_LAYER_4_OP_MODE_OFFS                                                (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_OUT_SIZE_OFFS                                               (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BORDER_COLOR_0_OFFS                                         (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BORDER_COLOR_1_OFFS                                         (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND0_OP_OFFS                                              (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND0_FG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND0_BG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND0_FG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND0_FG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND0_FG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND0_FG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND0_BG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND0_BG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000040)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND0_BG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000044)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND0_BG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND1_OP_OFFS                                              (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND1_FG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND1_BG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000058)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND1_FG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x0000005c)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND1_FG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000060)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND1_FG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000064)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND1_FG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000068)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND1_BG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x0000006c)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND1_BG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000070)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND1_BG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000074)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND1_BG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000078)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND2_OP_OFFS                                              (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000080)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND2_FG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000084)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND2_BG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000088)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND2_FG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x0000008c)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND2_FG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000090)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND2_FG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000094)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND2_FG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000098)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND2_BG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x0000009c)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND2_BG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x000000a0)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND2_BG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x000000a4)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND2_BG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x000000a8)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND3_OP_OFFS                                              (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x000000b0)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND3_FG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x000000b4)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND3_BG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x000000b8)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND3_FG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x000000bc)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND3_FG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x000000c0)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND3_FG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x000000c4)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND3_FG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x000000c8)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND3_BG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x000000cc)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND3_BG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x000000d0)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND3_BG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x000000d4)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND3_BG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x000000d8)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_CURSOR_STRIDE_OFFS                                          (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x000000dc)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_CURSOR_IMG_SIZE_OFFS                                        (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x000000e0)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_CURSOR_SIZE_OFFS                                            (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x000000e4)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_CURSOR_XY_OFFS                                              (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x000000e8)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_CURSOR_FORMAT_OFFS                                          (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x000000ec)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_CURSOR_BASE_ADDR_OFFS                                       (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x000000f0)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_CURSOR_START_XY_OFFS                                        (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x000000f4)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_CURSOR_BLEND_CONFIG_OFFS                                    (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x000000f8)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_CURSOR_BLEND_PARAM_OFFS                                     (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x000000fc)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_CURSOR_BLEND_TRANSP_LOW0_OFFS                               (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000100)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_CURSOR_BLEND_TRANSP_LOW1_OFFS                               (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000104)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_CURSOR_BLEND_TRANSP_HIGH0_OFFS                              (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000108)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_CURSOR_BLEND_TRANSP_HIGH1_OFFS                              (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x0000010c)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_CURSOR_BASE_ADDR_SW_STATUS_OFFS                             (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000200)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_CURSOR_FETCH_CONFIG_OFFS                                    (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000204)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_CURSOR_FETCH_SMP_WR_PLANE0_OFFS                             (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000210)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_CURSOR_SMP_UNPACK_RD_PLANE0_OFFS                            (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000214)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_CURSOR_REQPRIORITY_FIFO_WATERMARK_0_OFFS                    (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000220)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_CURSOR_REQPRIORITY_FIFO_WATERMARK_1_OFFS                    (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000224)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_CURSOR_REQPRIORITY_FIFO_WATERMARK_2_OFFS                    (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000228)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND4_OP_OFFS                                              (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000230)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND4_FG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000234)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND4_BG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000238)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND4_FG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x0000023c)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND4_FG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000240)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND4_FG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000244)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND4_FG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000248)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND4_BG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x0000024c)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND4_BG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000250)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND4_BG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000254)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND4_BG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000258)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND5_OP_OFFS                                              (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000260)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND5_FG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000264)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND5_BG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000268)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND5_FG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x0000026c)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND5_FG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000270)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND5_FG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000274)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND5_FG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000278)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND5_BG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x0000027c)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND5_BG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000280)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND5_BG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000284)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND5_BG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000288)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND6_OP_OFFS                                              (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000290)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND6_FG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000294)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND6_BG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000298)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND6_FG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x0000029c)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND6_FG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x000002a0)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND6_FG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x000002a4)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND6_FG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x000002a8)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND6_BG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x000002ac)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND6_BG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x000002b0)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND6_BG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x000002b4)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND6_BG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x000002b8)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_GC_MISR_CTRL_OFFS                                           (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000310)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_GC_MISR_SIGNATURE_OFFS                                      (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000314)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_VP_0_LAYER_4_PGC 
*--------------------------------------------------------------------------*/
#define MMSS_MDP_VP_0_LAYER_4_PGC_REG_BASE_OFFS                             0x000493c0
#define HWIO_MMSS_MDP_VP_0_LAYER_4_PGC_MODE_OFFS                            (MMSS_MDP_VP_0_LAYER_4_PGC_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_PGC_COLOR0_LUT_OFFS                      (MMSS_MDP_VP_0_LAYER_4_PGC_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_PGC_COLOR0_LUT_INDEX_OFFS                (MMSS_MDP_VP_0_LAYER_4_PGC_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_PGC_COLOR1_LUT_OFFS                      (MMSS_MDP_VP_0_LAYER_4_PGC_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_PGC_COLOR1_LUT_INDEX_OFFS                (MMSS_MDP_VP_0_LAYER_4_PGC_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_PGC_COLOR2_LUT_OFFS                      (MMSS_MDP_VP_0_LAYER_4_PGC_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_PGC_COLOR2_LUT_INDEX_OFFS                (MMSS_MDP_VP_0_LAYER_4_PGC_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_PGC_LUT_SWAP_OFFS                        (MMSS_MDP_VP_0_LAYER_4_PGC_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_PGC_LUT_SEL_OFFS                         (MMSS_MDP_VP_0_LAYER_4_PGC_REG_BASE_OFFS + 0x00000020)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_VP_0_LAYER_5 
*--------------------------------------------------------------------------*/
#define MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS                                                    0x0004a000
#define HWIO_MMSS_MDP_VP_0_LAYER_5_OP_MODE_OFFS                                                (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_OUT_SIZE_OFFS                                               (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_BORDER_COLOR_0_OFFS                                         (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_BORDER_COLOR_1_OFFS                                         (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_BLEND0_OP_OFFS                                              (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_BLEND0_FG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_BLEND0_BG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_BLEND0_FG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_BLEND0_FG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_BLEND0_FG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_BLEND0_FG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_BLEND0_BG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_BLEND0_BG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x00000040)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_BLEND0_BG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x00000044)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_BLEND0_BG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_BLEND1_OP_OFFS                                              (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_BLEND1_FG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_BLEND1_BG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x00000058)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_BLEND1_FG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x0000005c)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_BLEND1_FG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x00000060)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_BLEND1_FG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x00000064)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_BLEND1_FG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x00000068)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_BLEND1_BG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x0000006c)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_BLEND1_BG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x00000070)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_BLEND1_BG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x00000074)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_BLEND1_BG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x00000078)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_BLEND2_OP_OFFS                                              (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x00000080)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_BLEND2_FG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x00000084)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_BLEND2_BG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x00000088)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_BLEND2_FG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x0000008c)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_BLEND2_FG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x00000090)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_BLEND2_FG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x00000094)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_BLEND2_FG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x00000098)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_BLEND2_BG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x0000009c)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_BLEND2_BG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x000000a0)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_BLEND2_BG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x000000a4)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_BLEND2_BG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x000000a8)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_BLEND3_OP_OFFS                                              (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x000000b0)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_BLEND3_FG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x000000b4)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_BLEND3_BG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x000000b8)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_BLEND3_FG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x000000bc)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_BLEND3_FG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x000000c0)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_BLEND3_FG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x000000c4)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_BLEND3_FG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x000000c8)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_BLEND3_BG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x000000cc)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_BLEND3_BG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x000000d0)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_BLEND3_BG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x000000d4)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_BLEND3_BG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x000000d8)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_CURSOR_STRIDE_OFFS                                          (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x000000dc)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_CURSOR_IMG_SIZE_OFFS                                        (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x000000e0)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_CURSOR_SIZE_OFFS                                            (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x000000e4)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_CURSOR_XY_OFFS                                              (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x000000e8)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_CURSOR_FORMAT_OFFS                                          (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x000000ec)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_CURSOR_BASE_ADDR_OFFS                                       (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x000000f0)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_CURSOR_START_XY_OFFS                                        (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x000000f4)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_CURSOR_BLEND_CONFIG_OFFS                                    (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x000000f8)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_CURSOR_BLEND_PARAM_OFFS                                     (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x000000fc)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_CURSOR_BLEND_TRANSP_LOW0_OFFS                               (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x00000100)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_CURSOR_BLEND_TRANSP_LOW1_OFFS                               (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x00000104)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_CURSOR_BLEND_TRANSP_HIGH0_OFFS                              (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x00000108)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_CURSOR_BLEND_TRANSP_HIGH1_OFFS                              (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x0000010c)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_CURSOR_BASE_ADDR_SW_STATUS_OFFS                             (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x00000200)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_CURSOR_FETCH_CONFIG_OFFS                                    (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x00000204)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_CURSOR_FETCH_SMP_WR_PLANE0_OFFS                             (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x00000210)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_CURSOR_SMP_UNPACK_RD_PLANE0_OFFS                            (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x00000214)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_CURSOR_REQPRIORITY_FIFO_WATERMARK_0_OFFS                    (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x00000220)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_CURSOR_REQPRIORITY_FIFO_WATERMARK_1_OFFS                    (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x00000224)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_CURSOR_REQPRIORITY_FIFO_WATERMARK_2_OFFS                    (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x00000228)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_BLEND4_OP_OFFS                                              (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x00000230)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_BLEND4_FG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x00000234)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_BLEND4_BG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x00000238)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_BLEND4_FG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x0000023c)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_BLEND4_FG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x00000240)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_BLEND4_FG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x00000244)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_BLEND4_FG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x00000248)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_BLEND4_BG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x0000024c)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_BLEND4_BG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x00000250)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_BLEND4_BG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x00000254)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_BLEND4_BG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x00000258)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_BLEND5_OP_OFFS                                              (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x00000260)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_BLEND5_FG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x00000264)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_BLEND5_BG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x00000268)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_BLEND5_FG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x0000026c)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_BLEND5_FG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x00000270)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_BLEND5_FG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x00000274)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_BLEND5_FG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x00000278)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_BLEND5_BG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x0000027c)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_BLEND5_BG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x00000280)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_BLEND5_BG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x00000284)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_BLEND5_BG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x00000288)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_BLEND6_OP_OFFS                                              (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x00000290)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_BLEND6_FG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x00000294)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_BLEND6_BG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x00000298)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_BLEND6_FG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x0000029c)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_BLEND6_FG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x000002a0)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_BLEND6_FG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x000002a4)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_BLEND6_FG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x000002a8)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_BLEND6_BG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x000002ac)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_BLEND6_BG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x000002b0)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_BLEND6_BG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x000002b4)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_BLEND6_BG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x000002b8)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_GC_MISR_CTRL_OFFS                                           (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x00000310)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_GC_MISR_SIGNATURE_OFFS                                      (MMSS_MDP_VP_0_LAYER_5_REG_BASE_OFFS + 0x00000314)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_VP_0_LAYER_5_PGC 
*--------------------------------------------------------------------------*/
#define MMSS_MDP_VP_0_LAYER_5_PGC_REG_BASE_OFFS                             0x0004a3c0
#define HWIO_MMSS_MDP_VP_0_LAYER_5_PGC_MODE_OFFS                            (MMSS_MDP_VP_0_LAYER_5_PGC_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_PGC_COLOR0_LUT_OFFS                      (MMSS_MDP_VP_0_LAYER_5_PGC_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_PGC_COLOR0_LUT_INDEX_OFFS                (MMSS_MDP_VP_0_LAYER_5_PGC_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_PGC_COLOR1_LUT_OFFS                      (MMSS_MDP_VP_0_LAYER_5_PGC_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_PGC_COLOR1_LUT_INDEX_OFFS                (MMSS_MDP_VP_0_LAYER_5_PGC_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_PGC_COLOR2_LUT_OFFS                      (MMSS_MDP_VP_0_LAYER_5_PGC_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_PGC_COLOR2_LUT_INDEX_OFFS                (MMSS_MDP_VP_0_LAYER_5_PGC_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_PGC_LUT_SWAP_OFFS                        (MMSS_MDP_VP_0_LAYER_5_PGC_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_MDP_VP_0_LAYER_5_PGC_LUT_SEL_OFFS                         (MMSS_MDP_VP_0_LAYER_5_PGC_REG_BASE_OFFS + 0x00000020)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_VP_0_DSPP_0 
*--------------------------------------------------------------------------*/
#define MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS                                          0x00055000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_OP_MODE_OFFS                                      (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_DSPP_CLK_CTRL_OFFS                                (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_DITHER_BITDEPTH_OFFS                              (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x00000150)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_DITHER_MATRIX_ROW0_OFFS                           (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x00000164)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_DITHER_MATRIX_ROW1_OFFS                           (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x00000168)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_DITHER_MATRIX_ROW2_OFFS                           (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x0000016c)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_DITHER_MATRIX_ROW3_OFFS                           (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x00000170)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_HIST_COLLECT_CTL_OFFS                             (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x00000210)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_HIST_MIN_MAX_OFFS                                 (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x00000214)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_HIST_FRAME_COLLECTED_OFFS                         (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x00000218)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_HIST_SEL_OFFS                                     (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x0000021c)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_HIST_SUM_OFFS                                     (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x00000220)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_LUTV_SWAP_OFFS                                 (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x00000234)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_HUE_ADJUST_OFFS                                (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x00000238)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_SAT_ADJUST_OFFS                                (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x0000023c)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_VAL_ADJUST_OFFS                                (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x00000240)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_CONT_ADJUST_OFFS                               (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x00000244)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SIX_ZONE_ADJ_CURVE_P0_OFFS                        (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x00000248)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SIX_ZONE_ADJ_CURVE_P1_OFFS                        (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x0000024c)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SIX_ZONE_THRESHOLDS_OFFS                          (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x00000250)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_ADJUST_PWL0_OFFS                             (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x00000254)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_ADJUST_PWL1_OFFS                             (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x00000258)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_REGION_HUE_OFFS                              (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x0000025c)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_REGION_SAT_OFFS                              (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x00000260)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_REGION_VAL_OFFS                              (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x00000264)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_ADJUST_PWL0_OFFS                              (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x00000268)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_ADJUST_PWL1_OFFS                              (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x0000026c)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_REGION_HUE_OFFS                               (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x00000270)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_REGION_SAT_OFFS                               (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x00000274)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_REGION_VAL_OFFS                               (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x00000278)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_ADJUST_PWL0_OFFS                          (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x0000027c)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_ADJUST_PWL1_OFFS                          (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x00000280)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_REGION_HUE_OFFS                           (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x00000284)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_REGION_SAT_OFFS                           (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x00000288)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_REGION_VAL_OFFS                           (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x0000028c)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAIN_COLOR0_OFFS                                  (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x00000290)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAIN_COLOR1_OFFS                                  (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x00000294)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAIN_COLOR2_OFFS                                  (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x00000298)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_CTRL_OFFS                               (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x00000300)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_MATRIX_ROW0_OFFS                        (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x00000304)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_MATRIX_ROW1_OFFS                        (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x00000308)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_MATRIX_ROW2_OFFS                        (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x0000030c)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_MATRIX_ROW3_OFFS                        (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x00000310)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_PWL_HOLD_OFFS                                  (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x00000314)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_ADJUST_PWL2_OFFS                             (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x00000318)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_BLEND_GAIN_OFFS                              (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x0000031c)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_ADJUST_PWL2_OFFS                              (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x00000320)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_BLEND_GAIN_OFFS                               (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x00000324)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_ADJUST_PWL2_OFFS                          (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x00000328)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_BLEND_GAIN_OFFS                           (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x0000032c)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SIX_ZONE_ADJUST_PWL0_OFFS                         (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x00000330)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SIX_ZONE_ADJUST_PWL1_OFFS                         (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x00000334)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_HIST_V_DATAN_BIN_i_OFFS(i)                        (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x00001000 + 0x4 * (i))
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_LUTV_IDX_i_OFFS(i)                             (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x00001400 + 0x4 * (i))

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_VP_0_DSPP_0_GAMUT 
*--------------------------------------------------------------------------*/
#define MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS                                         0x00056600
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_OP_MODE_OFFS                                     (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_TABLE_INDEX_OFFS                                 (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_TABLE_UPPER_R_OFFS                               (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_TABLE_LOWER_GB_OFFS                              (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_0_OFFS                                    (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_1_OFFS                                    (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_2_OFFS                                    (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_3_OFFS                                    (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_4_OFFS                                    (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_5_OFFS                                    (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_6_OFFS                                    (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_7_OFFS                                    (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_8_OFFS                                    (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_9_OFFS                                    (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_10_OFFS                                   (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_11_OFFS                                   (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_12_OFFS                                   (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS + 0x00000040)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_13_OFFS                                   (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS + 0x00000044)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_14_OFFS                                   (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_15_OFFS                                   (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS + 0x0000004c)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_0_OFFS                                    (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_1_OFFS                                    (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_2_OFFS                                    (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS + 0x00000058)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_3_OFFS                                    (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS + 0x0000005c)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_4_OFFS                                    (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS + 0x00000060)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_5_OFFS                                    (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS + 0x00000064)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_6_OFFS                                    (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS + 0x00000068)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_7_OFFS                                    (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS + 0x0000006c)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_8_OFFS                                    (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS + 0x00000070)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_9_OFFS                                    (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS + 0x00000074)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_10_OFFS                                   (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS + 0x00000078)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_11_OFFS                                   (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS + 0x0000007c)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_12_OFFS                                   (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS + 0x00000080)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_13_OFFS                                   (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS + 0x00000084)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_14_OFFS                                   (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS + 0x00000088)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_15_OFFS                                   (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS + 0x0000008c)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_0_OFFS                                    (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS + 0x00000090)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_1_OFFS                                    (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS + 0x00000094)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_2_OFFS                                    (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS + 0x00000098)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_3_OFFS                                    (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS + 0x0000009c)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_4_OFFS                                    (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS + 0x000000a0)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_5_OFFS                                    (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS + 0x000000a4)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_6_OFFS                                    (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS + 0x000000a8)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_7_OFFS                                    (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS + 0x000000ac)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_8_OFFS                                    (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS + 0x000000b0)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_9_OFFS                                    (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS + 0x000000b4)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_10_OFFS                                   (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS + 0x000000b8)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_11_OFFS                                   (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS + 0x000000bc)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_12_OFFS                                   (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS + 0x000000c0)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_13_OFFS                                   (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS + 0x000000c4)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_14_OFFS                                   (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS + 0x000000c8)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_15_OFFS                                   (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS + 0x000000cc)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_CLK_CTRL_OFFS                                    (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS + 0x000000d0)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_CLK_STATUS_OFFS                                  (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS + 0x000000d4)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_VP_0_DSPP_0_PCC 
*--------------------------------------------------------------------------*/
#define MMSS_MDP_VP_0_DSPP_0_PCC_REG_BASE_OFFS                                 0x00056700
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_MODE_OFFS                                (MMSS_MDP_VP_0_DSPP_0_PCC_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_CONSTANT_COEFF_OFFS                  (MMSS_MDP_VP_0_DSPP_0_PCC_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_CONSTANT_COEFF_OFFS                (MMSS_MDP_VP_0_DSPP_0_PCC_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_CONSTANT_COEFF_OFFS                 (MMSS_MDP_VP_0_DSPP_0_PCC_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_R_COEFF_OFFS                         (MMSS_MDP_VP_0_DSPP_0_PCC_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_R_COEFF_OFFS                       (MMSS_MDP_VP_0_DSPP_0_PCC_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_R_COEFF_OFFS                        (MMSS_MDP_VP_0_DSPP_0_PCC_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_G_COEFF_OFFS                         (MMSS_MDP_VP_0_DSPP_0_PCC_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_G_COEFF_OFFS                       (MMSS_MDP_VP_0_DSPP_0_PCC_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_G_COEFF_OFFS                        (MMSS_MDP_VP_0_DSPP_0_PCC_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_B_COEFF_OFFS                         (MMSS_MDP_VP_0_DSPP_0_PCC_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_B_COEFF_OFFS                       (MMSS_MDP_VP_0_DSPP_0_PCC_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_B_COEFF_OFFS                        (MMSS_MDP_VP_0_DSPP_0_PCC_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_RG_COEFF_OFFS                        (MMSS_MDP_VP_0_DSPP_0_PCC_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_RG_COEFF_OFFS                      (MMSS_MDP_VP_0_DSPP_0_PCC_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_RG_COEFF_OFFS                       (MMSS_MDP_VP_0_DSPP_0_PCC_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_RB_COEFF_OFFS                        (MMSS_MDP_VP_0_DSPP_0_PCC_REG_BASE_OFFS + 0x00000040)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_RB_COEFF_OFFS                      (MMSS_MDP_VP_0_DSPP_0_PCC_REG_BASE_OFFS + 0x00000044)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_RB_COEFF_OFFS                       (MMSS_MDP_VP_0_DSPP_0_PCC_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_BG_COEFF_OFFS                        (MMSS_MDP_VP_0_DSPP_0_PCC_REG_BASE_OFFS + 0x0000004c)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_BG_COEFF_OFFS                      (MMSS_MDP_VP_0_DSPP_0_PCC_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_BG_COEFF_OFFS                       (MMSS_MDP_VP_0_DSPP_0_PCC_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_RGB_COEFF_OFFS                       (MMSS_MDP_VP_0_DSPP_0_PCC_REG_BASE_OFFS + 0x00000058)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_RGB_COEFF_OFFS                     (MMSS_MDP_VP_0_DSPP_0_PCC_REG_BASE_OFFS + 0x0000005c)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_RGB_COEFF_OFFS                      (MMSS_MDP_VP_0_DSPP_0_PCC_REG_BASE_OFFS + 0x00000060)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_VP_0_DSPP_0_PGC 
*--------------------------------------------------------------------------*/
#define MMSS_MDP_VP_0_DSPP_0_PGC_REG_BASE_OFFS                             0x000567c0
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_MODE_OFFS                            (MMSS_MDP_VP_0_DSPP_0_PGC_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_COLOR0_LUT_OFFS                      (MMSS_MDP_VP_0_DSPP_0_PGC_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_COLOR0_LUT_INDEX_OFFS                (MMSS_MDP_VP_0_DSPP_0_PGC_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_COLOR1_LUT_OFFS                      (MMSS_MDP_VP_0_DSPP_0_PGC_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_COLOR1_LUT_INDEX_OFFS                (MMSS_MDP_VP_0_DSPP_0_PGC_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_COLOR2_LUT_OFFS                      (MMSS_MDP_VP_0_DSPP_0_PGC_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_COLOR2_LUT_INDEX_OFFS                (MMSS_MDP_VP_0_DSPP_0_PGC_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_LUT_SWAP_OFFS                        (MMSS_MDP_VP_0_DSPP_0_PGC_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_LUT_SEL_OFFS                         (MMSS_MDP_VP_0_DSPP_0_PGC_REG_BASE_OFFS + 0x00000020)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_VP_0_DSPP_1 
*--------------------------------------------------------------------------*/
#define MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS                                          0x00057000
#define HWIO_MMSS_MDP_VP_0_DSPP_1_OP_MODE_OFFS                                      (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_DSPP_CLK_CTRL_OFFS                                (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_DITHER_BITDEPTH_OFFS                              (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x00000150)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_DITHER_MATRIX_ROW0_OFFS                           (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x00000164)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_DITHER_MATRIX_ROW1_OFFS                           (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x00000168)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_DITHER_MATRIX_ROW2_OFFS                           (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x0000016c)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_DITHER_MATRIX_ROW3_OFFS                           (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x00000170)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_HIST_COLLECT_CTL_OFFS                             (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x00000210)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_HIST_MIN_MAX_OFFS                                 (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x00000214)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_HIST_FRAME_COLLECTED_OFFS                         (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x00000218)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_HIST_SEL_OFFS                                     (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x0000021c)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_HIST_SUM_OFFS                                     (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x00000220)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_PA_LUTV_SWAP_OFFS                                 (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x00000234)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_PA_HUE_ADJUST_OFFS                                (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x00000238)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_PA_SAT_ADJUST_OFFS                                (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x0000023c)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_PA_VAL_ADJUST_OFFS                                (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x00000240)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_PA_CONT_ADJUST_OFFS                               (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x00000244)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_SIX_ZONE_ADJ_CURVE_P0_OFFS                        (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x00000248)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_SIX_ZONE_ADJ_CURVE_P1_OFFS                        (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x0000024c)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_SIX_ZONE_THRESHOLDS_OFFS                          (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x00000250)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_SKIN_ADJUST_PWL0_OFFS                             (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x00000254)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_SKIN_ADJUST_PWL1_OFFS                             (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x00000258)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_SKIN_REGION_HUE_OFFS                              (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x0000025c)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_SKIN_REGION_SAT_OFFS                              (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x00000260)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_SKIN_REGION_VAL_OFFS                              (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x00000264)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_SKY_ADJUST_PWL0_OFFS                              (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x00000268)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_SKY_ADJUST_PWL1_OFFS                              (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x0000026c)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_SKY_REGION_HUE_OFFS                               (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x00000270)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_SKY_REGION_SAT_OFFS                               (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x00000274)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_SKY_REGION_VAL_OFFS                               (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x00000278)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_FOLIAGE_ADJUST_PWL0_OFFS                          (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x0000027c)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_FOLIAGE_ADJUST_PWL1_OFFS                          (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x00000280)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_FOLIAGE_REGION_HUE_OFFS                           (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x00000284)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_FOLIAGE_REGION_SAT_OFFS                           (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x00000288)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_FOLIAGE_REGION_VAL_OFFS                           (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x0000028c)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_GAIN_COLOR0_OFFS                                  (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x00000290)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_GAIN_COLOR1_OFFS                                  (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x00000294)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_GAIN_COLOR2_OFFS                                  (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x00000298)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_PA_DITHER_CTRL_OFFS                               (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x00000300)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_PA_DITHER_MATRIX_ROW0_OFFS                        (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x00000304)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_PA_DITHER_MATRIX_ROW1_OFFS                        (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x00000308)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_PA_DITHER_MATRIX_ROW2_OFFS                        (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x0000030c)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_PA_DITHER_MATRIX_ROW3_OFFS                        (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x00000310)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_PA_PWL_HOLD_OFFS                                  (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x00000314)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_SKIN_ADJUST_PWL2_OFFS                             (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x00000318)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_SKIN_BLEND_GAIN_OFFS                              (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x0000031c)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_SKY_ADJUST_PWL2_OFFS                              (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x00000320)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_SKY_BLEND_GAIN_OFFS                               (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x00000324)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_FOLIAGE_ADJUST_PWL2_OFFS                          (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x00000328)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_FOLIAGE_BLEND_GAIN_OFFS                           (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x0000032c)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_SIX_ZONE_ADJUST_PWL0_OFFS                         (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x00000330)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_SIX_ZONE_ADJUST_PWL1_OFFS                         (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x00000334)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_HIST_V_DATAN_BIN_i_OFFS(i)                        (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x00001000 + 0x4 * (i))
#define HWIO_MMSS_MDP_VP_0_DSPP_1_PA_LUTV_IDX_i_OFFS(i)                             (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x00001400 + 0x4 * (i))

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_VP_0_DSPP_1_GAMUT 
*--------------------------------------------------------------------------*/
#define MMSS_MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS                                         0x00058600
#define HWIO_MMSS_MDP_VP_0_DSPP_1_GAMUT_OP_MODE_OFFS                                     (MMSS_MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_GAMUT_TABLE_INDEX_OFFS                                 (MMSS_MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_GAMUT_TABLE_UPPER_R_OFFS                               (MMSS_MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_GAMUT_TABLE_LOWER_GB_OFFS                              (MMSS_MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_GAMUT_COLOR0_0_OFFS                                    (MMSS_MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_GAMUT_COLOR0_1_OFFS                                    (MMSS_MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_GAMUT_COLOR0_2_OFFS                                    (MMSS_MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_GAMUT_COLOR0_3_OFFS                                    (MMSS_MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_GAMUT_COLOR0_4_OFFS                                    (MMSS_MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_GAMUT_COLOR0_5_OFFS                                    (MMSS_MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_GAMUT_COLOR0_6_OFFS                                    (MMSS_MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_GAMUT_COLOR0_7_OFFS                                    (MMSS_MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_GAMUT_COLOR0_8_OFFS                                    (MMSS_MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_GAMUT_COLOR0_9_OFFS                                    (MMSS_MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_GAMUT_COLOR0_10_OFFS                                   (MMSS_MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_GAMUT_COLOR0_11_OFFS                                   (MMSS_MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_GAMUT_COLOR0_12_OFFS                                   (MMSS_MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS + 0x00000040)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_GAMUT_COLOR0_13_OFFS                                   (MMSS_MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS + 0x00000044)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_GAMUT_COLOR0_14_OFFS                                   (MMSS_MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_GAMUT_COLOR0_15_OFFS                                   (MMSS_MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS + 0x0000004c)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_GAMUT_COLOR1_0_OFFS                                    (MMSS_MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_GAMUT_COLOR1_1_OFFS                                    (MMSS_MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_GAMUT_COLOR1_2_OFFS                                    (MMSS_MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS + 0x00000058)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_GAMUT_COLOR1_3_OFFS                                    (MMSS_MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS + 0x0000005c)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_GAMUT_COLOR1_4_OFFS                                    (MMSS_MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS + 0x00000060)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_GAMUT_COLOR1_5_OFFS                                    (MMSS_MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS + 0x00000064)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_GAMUT_COLOR1_6_OFFS                                    (MMSS_MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS + 0x00000068)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_GAMUT_COLOR1_7_OFFS                                    (MMSS_MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS + 0x0000006c)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_GAMUT_COLOR1_8_OFFS                                    (MMSS_MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS + 0x00000070)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_GAMUT_COLOR1_9_OFFS                                    (MMSS_MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS + 0x00000074)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_GAMUT_COLOR1_10_OFFS                                   (MMSS_MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS + 0x00000078)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_GAMUT_COLOR1_11_OFFS                                   (MMSS_MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS + 0x0000007c)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_GAMUT_COLOR1_12_OFFS                                   (MMSS_MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS + 0x00000080)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_GAMUT_COLOR1_13_OFFS                                   (MMSS_MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS + 0x00000084)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_GAMUT_COLOR1_14_OFFS                                   (MMSS_MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS + 0x00000088)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_GAMUT_COLOR1_15_OFFS                                   (MMSS_MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS + 0x0000008c)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_GAMUT_COLOR2_0_OFFS                                    (MMSS_MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS + 0x00000090)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_GAMUT_COLOR2_1_OFFS                                    (MMSS_MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS + 0x00000094)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_GAMUT_COLOR2_2_OFFS                                    (MMSS_MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS + 0x00000098)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_GAMUT_COLOR2_3_OFFS                                    (MMSS_MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS + 0x0000009c)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_GAMUT_COLOR2_4_OFFS                                    (MMSS_MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS + 0x000000a0)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_GAMUT_COLOR2_5_OFFS                                    (MMSS_MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS + 0x000000a4)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_GAMUT_COLOR2_6_OFFS                                    (MMSS_MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS + 0x000000a8)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_GAMUT_COLOR2_7_OFFS                                    (MMSS_MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS + 0x000000ac)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_GAMUT_COLOR2_8_OFFS                                    (MMSS_MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS + 0x000000b0)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_GAMUT_COLOR2_9_OFFS                                    (MMSS_MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS + 0x000000b4)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_GAMUT_COLOR2_10_OFFS                                   (MMSS_MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS + 0x000000b8)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_GAMUT_COLOR2_11_OFFS                                   (MMSS_MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS + 0x000000bc)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_GAMUT_COLOR2_12_OFFS                                   (MMSS_MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS + 0x000000c0)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_GAMUT_COLOR2_13_OFFS                                   (MMSS_MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS + 0x000000c4)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_GAMUT_COLOR2_14_OFFS                                   (MMSS_MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS + 0x000000c8)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_GAMUT_COLOR2_15_OFFS                                   (MMSS_MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS + 0x000000cc)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_GAMUT_CLK_CTRL_OFFS                                    (MMSS_MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS + 0x000000d0)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_GAMUT_CLK_STATUS_OFFS                                  (MMSS_MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS + 0x000000d4)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_VP_0_DSPP_1_PCC 
*--------------------------------------------------------------------------*/
#define MMSS_MDP_VP_0_DSPP_1_PCC_REG_BASE_OFFS                                 0x00058700
#define HWIO_MMSS_MDP_VP_0_DSPP_1_PCC_MODE_OFFS                                (MMSS_MDP_VP_0_DSPP_1_PCC_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_PCC_RED_CONSTANT_COEFF_OFFS                  (MMSS_MDP_VP_0_DSPP_1_PCC_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_PCC_GREEN_CONSTANT_COEFF_OFFS                (MMSS_MDP_VP_0_DSPP_1_PCC_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_PCC_BLUE_CONSTANT_COEFF_OFFS                 (MMSS_MDP_VP_0_DSPP_1_PCC_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_PCC_RED_R_COEFF_OFFS                         (MMSS_MDP_VP_0_DSPP_1_PCC_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_PCC_GREEN_R_COEFF_OFFS                       (MMSS_MDP_VP_0_DSPP_1_PCC_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_PCC_BLUE_R_COEFF_OFFS                        (MMSS_MDP_VP_0_DSPP_1_PCC_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_PCC_RED_G_COEFF_OFFS                         (MMSS_MDP_VP_0_DSPP_1_PCC_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_PCC_GREEN_G_COEFF_OFFS                       (MMSS_MDP_VP_0_DSPP_1_PCC_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_PCC_BLUE_G_COEFF_OFFS                        (MMSS_MDP_VP_0_DSPP_1_PCC_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_PCC_RED_B_COEFF_OFFS                         (MMSS_MDP_VP_0_DSPP_1_PCC_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_PCC_GREEN_B_COEFF_OFFS                       (MMSS_MDP_VP_0_DSPP_1_PCC_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_PCC_BLUE_B_COEFF_OFFS                        (MMSS_MDP_VP_0_DSPP_1_PCC_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_PCC_RED_RG_COEFF_OFFS                        (MMSS_MDP_VP_0_DSPP_1_PCC_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_PCC_GREEN_RG_COEFF_OFFS                      (MMSS_MDP_VP_0_DSPP_1_PCC_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_PCC_BLUE_RG_COEFF_OFFS                       (MMSS_MDP_VP_0_DSPP_1_PCC_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_PCC_RED_RB_COEFF_OFFS                        (MMSS_MDP_VP_0_DSPP_1_PCC_REG_BASE_OFFS + 0x00000040)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_PCC_GREEN_RB_COEFF_OFFS                      (MMSS_MDP_VP_0_DSPP_1_PCC_REG_BASE_OFFS + 0x00000044)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_PCC_BLUE_RB_COEFF_OFFS                       (MMSS_MDP_VP_0_DSPP_1_PCC_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_PCC_RED_BG_COEFF_OFFS                        (MMSS_MDP_VP_0_DSPP_1_PCC_REG_BASE_OFFS + 0x0000004c)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_PCC_GREEN_BG_COEFF_OFFS                      (MMSS_MDP_VP_0_DSPP_1_PCC_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_PCC_BLUE_BG_COEFF_OFFS                       (MMSS_MDP_VP_0_DSPP_1_PCC_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_PCC_RED_RGB_COEFF_OFFS                       (MMSS_MDP_VP_0_DSPP_1_PCC_REG_BASE_OFFS + 0x00000058)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_PCC_GREEN_RGB_COEFF_OFFS                     (MMSS_MDP_VP_0_DSPP_1_PCC_REG_BASE_OFFS + 0x0000005c)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_PCC_BLUE_RGB_COEFF_OFFS                      (MMSS_MDP_VP_0_DSPP_1_PCC_REG_BASE_OFFS + 0x00000060)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_VP_0_DSPP_1_PGC 
*--------------------------------------------------------------------------*/
#define MMSS_MDP_VP_0_DSPP_1_PGC_REG_BASE_OFFS                             0x000587c0
#define HWIO_MMSS_MDP_VP_0_DSPP_1_PGC_MODE_OFFS                            (MMSS_MDP_VP_0_DSPP_1_PGC_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_PGC_COLOR0_LUT_OFFS                      (MMSS_MDP_VP_0_DSPP_1_PGC_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_PGC_COLOR0_LUT_INDEX_OFFS                (MMSS_MDP_VP_0_DSPP_1_PGC_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_PGC_COLOR1_LUT_OFFS                      (MMSS_MDP_VP_0_DSPP_1_PGC_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_PGC_COLOR1_LUT_INDEX_OFFS                (MMSS_MDP_VP_0_DSPP_1_PGC_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_PGC_COLOR2_LUT_OFFS                      (MMSS_MDP_VP_0_DSPP_1_PGC_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_PGC_COLOR2_LUT_INDEX_OFFS                (MMSS_MDP_VP_0_DSPP_1_PGC_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_PGC_LUT_SWAP_OFFS                        (MMSS_MDP_VP_0_DSPP_1_PGC_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_PGC_LUT_SEL_OFFS                         (MMSS_MDP_VP_0_DSPP_1_PGC_REG_BASE_OFFS + 0x00000020)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_VP_0_DSPP_2 
*--------------------------------------------------------------------------*/
#define MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS                                          0x00059000
#define HWIO_MMSS_MDP_VP_0_DSPP_2_OP_MODE_OFFS                                      (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_DSPP_CLK_CTRL_OFFS                                (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_DITHER_BITDEPTH_OFFS                              (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x00000150)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_DITHER_MATRIX_ROW0_OFFS                           (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x00000164)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_DITHER_MATRIX_ROW1_OFFS                           (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x00000168)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_DITHER_MATRIX_ROW2_OFFS                           (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x0000016c)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_DITHER_MATRIX_ROW3_OFFS                           (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x00000170)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_HIST_COLLECT_CTL_OFFS                             (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x00000210)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_HIST_MIN_MAX_OFFS                                 (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x00000214)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_HIST_FRAME_COLLECTED_OFFS                         (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x00000218)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_HIST_SEL_OFFS                                     (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x0000021c)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_HIST_SUM_OFFS                                     (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x00000220)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_PA_LUTV_SWAP_OFFS                                 (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x00000234)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_PA_HUE_ADJUST_OFFS                                (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x00000238)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_PA_SAT_ADJUST_OFFS                                (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x0000023c)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_PA_VAL_ADJUST_OFFS                                (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x00000240)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_PA_CONT_ADJUST_OFFS                               (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x00000244)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_SIX_ZONE_ADJ_CURVE_P0_OFFS                        (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x00000248)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_SIX_ZONE_ADJ_CURVE_P1_OFFS                        (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x0000024c)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_SIX_ZONE_THRESHOLDS_OFFS                          (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x00000250)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_SKIN_ADJUST_PWL0_OFFS                             (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x00000254)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_SKIN_ADJUST_PWL1_OFFS                             (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x00000258)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_SKIN_REGION_HUE_OFFS                              (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x0000025c)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_SKIN_REGION_SAT_OFFS                              (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x00000260)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_SKIN_REGION_VAL_OFFS                              (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x00000264)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_SKY_ADJUST_PWL0_OFFS                              (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x00000268)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_SKY_ADJUST_PWL1_OFFS                              (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x0000026c)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_SKY_REGION_HUE_OFFS                               (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x00000270)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_SKY_REGION_SAT_OFFS                               (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x00000274)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_SKY_REGION_VAL_OFFS                               (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x00000278)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_FOLIAGE_ADJUST_PWL0_OFFS                          (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x0000027c)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_FOLIAGE_ADJUST_PWL1_OFFS                          (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x00000280)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_FOLIAGE_REGION_HUE_OFFS                           (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x00000284)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_FOLIAGE_REGION_SAT_OFFS                           (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x00000288)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_FOLIAGE_REGION_VAL_OFFS                           (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x0000028c)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_GAIN_COLOR0_OFFS                                  (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x00000290)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_GAIN_COLOR1_OFFS                                  (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x00000294)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_GAIN_COLOR2_OFFS                                  (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x00000298)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_PA_DITHER_CTRL_OFFS                               (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x00000300)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_PA_DITHER_MATRIX_ROW0_OFFS                        (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x00000304)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_PA_DITHER_MATRIX_ROW1_OFFS                        (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x00000308)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_PA_DITHER_MATRIX_ROW2_OFFS                        (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x0000030c)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_PA_DITHER_MATRIX_ROW3_OFFS                        (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x00000310)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_PA_PWL_HOLD_OFFS                                  (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x00000314)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_SKIN_ADJUST_PWL2_OFFS                             (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x00000318)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_SKIN_BLEND_GAIN_OFFS                              (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x0000031c)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_SKY_ADJUST_PWL2_OFFS                              (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x00000320)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_SKY_BLEND_GAIN_OFFS                               (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x00000324)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_FOLIAGE_ADJUST_PWL2_OFFS                          (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x00000328)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_FOLIAGE_BLEND_GAIN_OFFS                           (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x0000032c)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_SIX_ZONE_ADJUST_PWL0_OFFS                         (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x00000330)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_SIX_ZONE_ADJUST_PWL1_OFFS                         (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x00000334)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_HIST_V_DATAN_BIN_i_OFFS(i)                        (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x00001000 + 0x4 * (i))
#define HWIO_MMSS_MDP_VP_0_DSPP_2_PA_LUTV_IDX_i_OFFS(i)                             (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x00001400 + 0x4 * (i))

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_VP_0_DSPP_2_GAMUT 
*--------------------------------------------------------------------------*/
#define MMSS_MDP_VP_0_DSPP_2_GAMUT_REG_BASE_OFFS                                         0x0005a600
#define HWIO_MMSS_MDP_VP_0_DSPP_2_GAMUT_OP_MODE_OFFS                                     (MMSS_MDP_VP_0_DSPP_2_GAMUT_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_GAMUT_TABLE_INDEX_OFFS                                 (MMSS_MDP_VP_0_DSPP_2_GAMUT_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_GAMUT_TABLE_UPPER_R_OFFS                               (MMSS_MDP_VP_0_DSPP_2_GAMUT_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_GAMUT_TABLE_LOWER_GB_OFFS                              (MMSS_MDP_VP_0_DSPP_2_GAMUT_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_GAMUT_COLOR0_0_OFFS                                    (MMSS_MDP_VP_0_DSPP_2_GAMUT_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_GAMUT_COLOR0_1_OFFS                                    (MMSS_MDP_VP_0_DSPP_2_GAMUT_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_GAMUT_COLOR0_2_OFFS                                    (MMSS_MDP_VP_0_DSPP_2_GAMUT_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_GAMUT_COLOR0_3_OFFS                                    (MMSS_MDP_VP_0_DSPP_2_GAMUT_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_GAMUT_COLOR0_4_OFFS                                    (MMSS_MDP_VP_0_DSPP_2_GAMUT_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_GAMUT_COLOR0_5_OFFS                                    (MMSS_MDP_VP_0_DSPP_2_GAMUT_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_GAMUT_COLOR0_6_OFFS                                    (MMSS_MDP_VP_0_DSPP_2_GAMUT_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_GAMUT_COLOR0_7_OFFS                                    (MMSS_MDP_VP_0_DSPP_2_GAMUT_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_GAMUT_COLOR0_8_OFFS                                    (MMSS_MDP_VP_0_DSPP_2_GAMUT_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_GAMUT_COLOR0_9_OFFS                                    (MMSS_MDP_VP_0_DSPP_2_GAMUT_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_GAMUT_COLOR0_10_OFFS                                   (MMSS_MDP_VP_0_DSPP_2_GAMUT_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_GAMUT_COLOR0_11_OFFS                                   (MMSS_MDP_VP_0_DSPP_2_GAMUT_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_GAMUT_COLOR0_12_OFFS                                   (MMSS_MDP_VP_0_DSPP_2_GAMUT_REG_BASE_OFFS + 0x00000040)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_GAMUT_COLOR0_13_OFFS                                   (MMSS_MDP_VP_0_DSPP_2_GAMUT_REG_BASE_OFFS + 0x00000044)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_GAMUT_COLOR0_14_OFFS                                   (MMSS_MDP_VP_0_DSPP_2_GAMUT_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_GAMUT_COLOR0_15_OFFS                                   (MMSS_MDP_VP_0_DSPP_2_GAMUT_REG_BASE_OFFS + 0x0000004c)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_GAMUT_COLOR1_0_OFFS                                    (MMSS_MDP_VP_0_DSPP_2_GAMUT_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_GAMUT_COLOR1_1_OFFS                                    (MMSS_MDP_VP_0_DSPP_2_GAMUT_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_GAMUT_COLOR1_2_OFFS                                    (MMSS_MDP_VP_0_DSPP_2_GAMUT_REG_BASE_OFFS + 0x00000058)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_GAMUT_COLOR1_3_OFFS                                    (MMSS_MDP_VP_0_DSPP_2_GAMUT_REG_BASE_OFFS + 0x0000005c)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_GAMUT_COLOR1_4_OFFS                                    (MMSS_MDP_VP_0_DSPP_2_GAMUT_REG_BASE_OFFS + 0x00000060)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_GAMUT_COLOR1_5_OFFS                                    (MMSS_MDP_VP_0_DSPP_2_GAMUT_REG_BASE_OFFS + 0x00000064)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_GAMUT_COLOR1_6_OFFS                                    (MMSS_MDP_VP_0_DSPP_2_GAMUT_REG_BASE_OFFS + 0x00000068)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_GAMUT_COLOR1_7_OFFS                                    (MMSS_MDP_VP_0_DSPP_2_GAMUT_REG_BASE_OFFS + 0x0000006c)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_GAMUT_COLOR1_8_OFFS                                    (MMSS_MDP_VP_0_DSPP_2_GAMUT_REG_BASE_OFFS + 0x00000070)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_GAMUT_COLOR1_9_OFFS                                    (MMSS_MDP_VP_0_DSPP_2_GAMUT_REG_BASE_OFFS + 0x00000074)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_GAMUT_COLOR1_10_OFFS                                   (MMSS_MDP_VP_0_DSPP_2_GAMUT_REG_BASE_OFFS + 0x00000078)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_GAMUT_COLOR1_11_OFFS                                   (MMSS_MDP_VP_0_DSPP_2_GAMUT_REG_BASE_OFFS + 0x0000007c)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_GAMUT_COLOR1_12_OFFS                                   (MMSS_MDP_VP_0_DSPP_2_GAMUT_REG_BASE_OFFS + 0x00000080)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_GAMUT_COLOR1_13_OFFS                                   (MMSS_MDP_VP_0_DSPP_2_GAMUT_REG_BASE_OFFS + 0x00000084)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_GAMUT_COLOR1_14_OFFS                                   (MMSS_MDP_VP_0_DSPP_2_GAMUT_REG_BASE_OFFS + 0x00000088)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_GAMUT_COLOR1_15_OFFS                                   (MMSS_MDP_VP_0_DSPP_2_GAMUT_REG_BASE_OFFS + 0x0000008c)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_GAMUT_COLOR2_0_OFFS                                    (MMSS_MDP_VP_0_DSPP_2_GAMUT_REG_BASE_OFFS + 0x00000090)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_GAMUT_COLOR2_1_OFFS                                    (MMSS_MDP_VP_0_DSPP_2_GAMUT_REG_BASE_OFFS + 0x00000094)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_GAMUT_COLOR2_2_OFFS                                    (MMSS_MDP_VP_0_DSPP_2_GAMUT_REG_BASE_OFFS + 0x00000098)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_GAMUT_COLOR2_3_OFFS                                    (MMSS_MDP_VP_0_DSPP_2_GAMUT_REG_BASE_OFFS + 0x0000009c)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_GAMUT_COLOR2_4_OFFS                                    (MMSS_MDP_VP_0_DSPP_2_GAMUT_REG_BASE_OFFS + 0x000000a0)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_GAMUT_COLOR2_5_OFFS                                    (MMSS_MDP_VP_0_DSPP_2_GAMUT_REG_BASE_OFFS + 0x000000a4)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_GAMUT_COLOR2_6_OFFS                                    (MMSS_MDP_VP_0_DSPP_2_GAMUT_REG_BASE_OFFS + 0x000000a8)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_GAMUT_COLOR2_7_OFFS                                    (MMSS_MDP_VP_0_DSPP_2_GAMUT_REG_BASE_OFFS + 0x000000ac)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_GAMUT_COLOR2_8_OFFS                                    (MMSS_MDP_VP_0_DSPP_2_GAMUT_REG_BASE_OFFS + 0x000000b0)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_GAMUT_COLOR2_9_OFFS                                    (MMSS_MDP_VP_0_DSPP_2_GAMUT_REG_BASE_OFFS + 0x000000b4)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_GAMUT_COLOR2_10_OFFS                                   (MMSS_MDP_VP_0_DSPP_2_GAMUT_REG_BASE_OFFS + 0x000000b8)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_GAMUT_COLOR2_11_OFFS                                   (MMSS_MDP_VP_0_DSPP_2_GAMUT_REG_BASE_OFFS + 0x000000bc)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_GAMUT_COLOR2_12_OFFS                                   (MMSS_MDP_VP_0_DSPP_2_GAMUT_REG_BASE_OFFS + 0x000000c0)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_GAMUT_COLOR2_13_OFFS                                   (MMSS_MDP_VP_0_DSPP_2_GAMUT_REG_BASE_OFFS + 0x000000c4)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_GAMUT_COLOR2_14_OFFS                                   (MMSS_MDP_VP_0_DSPP_2_GAMUT_REG_BASE_OFFS + 0x000000c8)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_GAMUT_COLOR2_15_OFFS                                   (MMSS_MDP_VP_0_DSPP_2_GAMUT_REG_BASE_OFFS + 0x000000cc)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_GAMUT_CLK_CTRL_OFFS                                    (MMSS_MDP_VP_0_DSPP_2_GAMUT_REG_BASE_OFFS + 0x000000d0)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_GAMUT_CLK_STATUS_OFFS                                  (MMSS_MDP_VP_0_DSPP_2_GAMUT_REG_BASE_OFFS + 0x000000d4)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_VP_0_DSPP_2_PCC 
*--------------------------------------------------------------------------*/
#define MMSS_MDP_VP_0_DSPP_2_PCC_REG_BASE_OFFS                                 0x0005a700
#define HWIO_MMSS_MDP_VP_0_DSPP_2_PCC_MODE_OFFS                                (MMSS_MDP_VP_0_DSPP_2_PCC_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_PCC_RED_CONSTANT_COEFF_OFFS                  (MMSS_MDP_VP_0_DSPP_2_PCC_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_PCC_GREEN_CONSTANT_COEFF_OFFS                (MMSS_MDP_VP_0_DSPP_2_PCC_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_PCC_BLUE_CONSTANT_COEFF_OFFS                 (MMSS_MDP_VP_0_DSPP_2_PCC_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_PCC_RED_R_COEFF_OFFS                         (MMSS_MDP_VP_0_DSPP_2_PCC_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_PCC_GREEN_R_COEFF_OFFS                       (MMSS_MDP_VP_0_DSPP_2_PCC_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_PCC_BLUE_R_COEFF_OFFS                        (MMSS_MDP_VP_0_DSPP_2_PCC_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_PCC_RED_G_COEFF_OFFS                         (MMSS_MDP_VP_0_DSPP_2_PCC_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_PCC_GREEN_G_COEFF_OFFS                       (MMSS_MDP_VP_0_DSPP_2_PCC_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_PCC_BLUE_G_COEFF_OFFS                        (MMSS_MDP_VP_0_DSPP_2_PCC_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_PCC_RED_B_COEFF_OFFS                         (MMSS_MDP_VP_0_DSPP_2_PCC_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_PCC_GREEN_B_COEFF_OFFS                       (MMSS_MDP_VP_0_DSPP_2_PCC_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_PCC_BLUE_B_COEFF_OFFS                        (MMSS_MDP_VP_0_DSPP_2_PCC_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_PCC_RED_RG_COEFF_OFFS                        (MMSS_MDP_VP_0_DSPP_2_PCC_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_PCC_GREEN_RG_COEFF_OFFS                      (MMSS_MDP_VP_0_DSPP_2_PCC_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_PCC_BLUE_RG_COEFF_OFFS                       (MMSS_MDP_VP_0_DSPP_2_PCC_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_PCC_RED_RB_COEFF_OFFS                        (MMSS_MDP_VP_0_DSPP_2_PCC_REG_BASE_OFFS + 0x00000040)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_PCC_GREEN_RB_COEFF_OFFS                      (MMSS_MDP_VP_0_DSPP_2_PCC_REG_BASE_OFFS + 0x00000044)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_PCC_BLUE_RB_COEFF_OFFS                       (MMSS_MDP_VP_0_DSPP_2_PCC_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_PCC_RED_BG_COEFF_OFFS                        (MMSS_MDP_VP_0_DSPP_2_PCC_REG_BASE_OFFS + 0x0000004c)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_PCC_GREEN_BG_COEFF_OFFS                      (MMSS_MDP_VP_0_DSPP_2_PCC_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_PCC_BLUE_BG_COEFF_OFFS                       (MMSS_MDP_VP_0_DSPP_2_PCC_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_PCC_RED_RGB_COEFF_OFFS                       (MMSS_MDP_VP_0_DSPP_2_PCC_REG_BASE_OFFS + 0x00000058)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_PCC_GREEN_RGB_COEFF_OFFS                     (MMSS_MDP_VP_0_DSPP_2_PCC_REG_BASE_OFFS + 0x0000005c)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_PCC_BLUE_RGB_COEFF_OFFS                      (MMSS_MDP_VP_0_DSPP_2_PCC_REG_BASE_OFFS + 0x00000060)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_VP_0_DSPP_2_PGC 
*--------------------------------------------------------------------------*/
#define MMSS_MDP_VP_0_DSPP_2_PGC_REG_BASE_OFFS                             0x0005a7c0
#define HWIO_MMSS_MDP_VP_0_DSPP_2_PGC_MODE_OFFS                            (MMSS_MDP_VP_0_DSPP_2_PGC_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_PGC_COLOR0_LUT_OFFS                      (MMSS_MDP_VP_0_DSPP_2_PGC_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_PGC_COLOR0_LUT_INDEX_OFFS                (MMSS_MDP_VP_0_DSPP_2_PGC_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_PGC_COLOR1_LUT_OFFS                      (MMSS_MDP_VP_0_DSPP_2_PGC_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_PGC_COLOR1_LUT_INDEX_OFFS                (MMSS_MDP_VP_0_DSPP_2_PGC_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_PGC_COLOR2_LUT_OFFS                      (MMSS_MDP_VP_0_DSPP_2_PGC_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_PGC_COLOR2_LUT_INDEX_OFFS                (MMSS_MDP_VP_0_DSPP_2_PGC_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_PGC_LUT_SWAP_OFFS                        (MMSS_MDP_VP_0_DSPP_2_PGC_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_PGC_LUT_SEL_OFFS                         (MMSS_MDP_VP_0_DSPP_2_PGC_REG_BASE_OFFS + 0x00000020)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_VP_0_DSPP_3 
*--------------------------------------------------------------------------*/
#define MMSS_MDP_VP_0_DSPP_3_REG_BASE_OFFS                                          0x0005b000
#define HWIO_MMSS_MDP_VP_0_DSPP_3_OP_MODE_OFFS                                      (MMSS_MDP_VP_0_DSPP_3_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_DSPP_CLK_CTRL_OFFS                                (MMSS_MDP_VP_0_DSPP_3_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_DITHER_BITDEPTH_OFFS                              (MMSS_MDP_VP_0_DSPP_3_REG_BASE_OFFS + 0x00000150)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_DITHER_MATRIX_ROW0_OFFS                           (MMSS_MDP_VP_0_DSPP_3_REG_BASE_OFFS + 0x00000164)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_DITHER_MATRIX_ROW1_OFFS                           (MMSS_MDP_VP_0_DSPP_3_REG_BASE_OFFS + 0x00000168)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_DITHER_MATRIX_ROW2_OFFS                           (MMSS_MDP_VP_0_DSPP_3_REG_BASE_OFFS + 0x0000016c)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_DITHER_MATRIX_ROW3_OFFS                           (MMSS_MDP_VP_0_DSPP_3_REG_BASE_OFFS + 0x00000170)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_HIST_COLLECT_CTL_OFFS                             (MMSS_MDP_VP_0_DSPP_3_REG_BASE_OFFS + 0x00000210)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_HIST_MIN_MAX_OFFS                                 (MMSS_MDP_VP_0_DSPP_3_REG_BASE_OFFS + 0x00000214)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_HIST_FRAME_COLLECTED_OFFS                         (MMSS_MDP_VP_0_DSPP_3_REG_BASE_OFFS + 0x00000218)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_HIST_SEL_OFFS                                     (MMSS_MDP_VP_0_DSPP_3_REG_BASE_OFFS + 0x0000021c)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_HIST_SUM_OFFS                                     (MMSS_MDP_VP_0_DSPP_3_REG_BASE_OFFS + 0x00000220)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_PA_LUTV_SWAP_OFFS                                 (MMSS_MDP_VP_0_DSPP_3_REG_BASE_OFFS + 0x00000234)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_PA_HUE_ADJUST_OFFS                                (MMSS_MDP_VP_0_DSPP_3_REG_BASE_OFFS + 0x00000238)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_PA_SAT_ADJUST_OFFS                                (MMSS_MDP_VP_0_DSPP_3_REG_BASE_OFFS + 0x0000023c)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_PA_VAL_ADJUST_OFFS                                (MMSS_MDP_VP_0_DSPP_3_REG_BASE_OFFS + 0x00000240)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_PA_CONT_ADJUST_OFFS                               (MMSS_MDP_VP_0_DSPP_3_REG_BASE_OFFS + 0x00000244)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_SIX_ZONE_ADJ_CURVE_P0_OFFS                        (MMSS_MDP_VP_0_DSPP_3_REG_BASE_OFFS + 0x00000248)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_SIX_ZONE_ADJ_CURVE_P1_OFFS                        (MMSS_MDP_VP_0_DSPP_3_REG_BASE_OFFS + 0x0000024c)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_SIX_ZONE_THRESHOLDS_OFFS                          (MMSS_MDP_VP_0_DSPP_3_REG_BASE_OFFS + 0x00000250)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_SKIN_ADJUST_PWL0_OFFS                             (MMSS_MDP_VP_0_DSPP_3_REG_BASE_OFFS + 0x00000254)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_SKIN_ADJUST_PWL1_OFFS                             (MMSS_MDP_VP_0_DSPP_3_REG_BASE_OFFS + 0x00000258)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_SKIN_REGION_HUE_OFFS                              (MMSS_MDP_VP_0_DSPP_3_REG_BASE_OFFS + 0x0000025c)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_SKIN_REGION_SAT_OFFS                              (MMSS_MDP_VP_0_DSPP_3_REG_BASE_OFFS + 0x00000260)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_SKIN_REGION_VAL_OFFS                              (MMSS_MDP_VP_0_DSPP_3_REG_BASE_OFFS + 0x00000264)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_SKY_ADJUST_PWL0_OFFS                              (MMSS_MDP_VP_0_DSPP_3_REG_BASE_OFFS + 0x00000268)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_SKY_ADJUST_PWL1_OFFS                              (MMSS_MDP_VP_0_DSPP_3_REG_BASE_OFFS + 0x0000026c)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_SKY_REGION_HUE_OFFS                               (MMSS_MDP_VP_0_DSPP_3_REG_BASE_OFFS + 0x00000270)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_SKY_REGION_SAT_OFFS                               (MMSS_MDP_VP_0_DSPP_3_REG_BASE_OFFS + 0x00000274)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_SKY_REGION_VAL_OFFS                               (MMSS_MDP_VP_0_DSPP_3_REG_BASE_OFFS + 0x00000278)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_FOLIAGE_ADJUST_PWL0_OFFS                          (MMSS_MDP_VP_0_DSPP_3_REG_BASE_OFFS + 0x0000027c)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_FOLIAGE_ADJUST_PWL1_OFFS                          (MMSS_MDP_VP_0_DSPP_3_REG_BASE_OFFS + 0x00000280)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_FOLIAGE_REGION_HUE_OFFS                           (MMSS_MDP_VP_0_DSPP_3_REG_BASE_OFFS + 0x00000284)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_FOLIAGE_REGION_SAT_OFFS                           (MMSS_MDP_VP_0_DSPP_3_REG_BASE_OFFS + 0x00000288)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_FOLIAGE_REGION_VAL_OFFS                           (MMSS_MDP_VP_0_DSPP_3_REG_BASE_OFFS + 0x0000028c)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_GAIN_COLOR0_OFFS                                  (MMSS_MDP_VP_0_DSPP_3_REG_BASE_OFFS + 0x00000290)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_GAIN_COLOR1_OFFS                                  (MMSS_MDP_VP_0_DSPP_3_REG_BASE_OFFS + 0x00000294)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_GAIN_COLOR2_OFFS                                  (MMSS_MDP_VP_0_DSPP_3_REG_BASE_OFFS + 0x00000298)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_PA_DITHER_CTRL_OFFS                               (MMSS_MDP_VP_0_DSPP_3_REG_BASE_OFFS + 0x00000300)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_PA_DITHER_MATRIX_ROW0_OFFS                        (MMSS_MDP_VP_0_DSPP_3_REG_BASE_OFFS + 0x00000304)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_PA_DITHER_MATRIX_ROW1_OFFS                        (MMSS_MDP_VP_0_DSPP_3_REG_BASE_OFFS + 0x00000308)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_PA_DITHER_MATRIX_ROW2_OFFS                        (MMSS_MDP_VP_0_DSPP_3_REG_BASE_OFFS + 0x0000030c)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_PA_DITHER_MATRIX_ROW3_OFFS                        (MMSS_MDP_VP_0_DSPP_3_REG_BASE_OFFS + 0x00000310)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_PA_PWL_HOLD_OFFS                                  (MMSS_MDP_VP_0_DSPP_3_REG_BASE_OFFS + 0x00000314)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_SKIN_ADJUST_PWL2_OFFS                             (MMSS_MDP_VP_0_DSPP_3_REG_BASE_OFFS + 0x00000318)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_SKIN_BLEND_GAIN_OFFS                              (MMSS_MDP_VP_0_DSPP_3_REG_BASE_OFFS + 0x0000031c)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_SKY_ADJUST_PWL2_OFFS                              (MMSS_MDP_VP_0_DSPP_3_REG_BASE_OFFS + 0x00000320)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_SKY_BLEND_GAIN_OFFS                               (MMSS_MDP_VP_0_DSPP_3_REG_BASE_OFFS + 0x00000324)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_FOLIAGE_ADJUST_PWL2_OFFS                          (MMSS_MDP_VP_0_DSPP_3_REG_BASE_OFFS + 0x00000328)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_FOLIAGE_BLEND_GAIN_OFFS                           (MMSS_MDP_VP_0_DSPP_3_REG_BASE_OFFS + 0x0000032c)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_SIX_ZONE_ADJUST_PWL0_OFFS                         (MMSS_MDP_VP_0_DSPP_3_REG_BASE_OFFS + 0x00000330)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_SIX_ZONE_ADJUST_PWL1_OFFS                         (MMSS_MDP_VP_0_DSPP_3_REG_BASE_OFFS + 0x00000334)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_HIST_V_DATAN_BIN_i_OFFS(i)                        (MMSS_MDP_VP_0_DSPP_3_REG_BASE_OFFS + 0x00001000 + 0x4 * (i))
#define HWIO_MMSS_MDP_VP_0_DSPP_3_PA_LUTV_IDX_i_OFFS(i)                             (MMSS_MDP_VP_0_DSPP_3_REG_BASE_OFFS + 0x00001400 + 0x4 * (i))

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_VP_0_DSPP_3_GAMUT 
*--------------------------------------------------------------------------*/
#define MMSS_MDP_VP_0_DSPP_3_GAMUT_REG_BASE_OFFS                                         0x0005c600
#define HWIO_MMSS_MDP_VP_0_DSPP_3_GAMUT_OP_MODE_OFFS                                     (MMSS_MDP_VP_0_DSPP_3_GAMUT_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_GAMUT_TABLE_INDEX_OFFS                                 (MMSS_MDP_VP_0_DSPP_3_GAMUT_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_GAMUT_TABLE_UPPER_R_OFFS                               (MMSS_MDP_VP_0_DSPP_3_GAMUT_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_GAMUT_TABLE_LOWER_GB_OFFS                              (MMSS_MDP_VP_0_DSPP_3_GAMUT_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_GAMUT_COLOR0_0_OFFS                                    (MMSS_MDP_VP_0_DSPP_3_GAMUT_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_GAMUT_COLOR0_1_OFFS                                    (MMSS_MDP_VP_0_DSPP_3_GAMUT_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_GAMUT_COLOR0_2_OFFS                                    (MMSS_MDP_VP_0_DSPP_3_GAMUT_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_GAMUT_COLOR0_3_OFFS                                    (MMSS_MDP_VP_0_DSPP_3_GAMUT_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_GAMUT_COLOR0_4_OFFS                                    (MMSS_MDP_VP_0_DSPP_3_GAMUT_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_GAMUT_COLOR0_5_OFFS                                    (MMSS_MDP_VP_0_DSPP_3_GAMUT_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_GAMUT_COLOR0_6_OFFS                                    (MMSS_MDP_VP_0_DSPP_3_GAMUT_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_GAMUT_COLOR0_7_OFFS                                    (MMSS_MDP_VP_0_DSPP_3_GAMUT_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_GAMUT_COLOR0_8_OFFS                                    (MMSS_MDP_VP_0_DSPP_3_GAMUT_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_GAMUT_COLOR0_9_OFFS                                    (MMSS_MDP_VP_0_DSPP_3_GAMUT_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_GAMUT_COLOR0_10_OFFS                                   (MMSS_MDP_VP_0_DSPP_3_GAMUT_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_GAMUT_COLOR0_11_OFFS                                   (MMSS_MDP_VP_0_DSPP_3_GAMUT_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_GAMUT_COLOR0_12_OFFS                                   (MMSS_MDP_VP_0_DSPP_3_GAMUT_REG_BASE_OFFS + 0x00000040)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_GAMUT_COLOR0_13_OFFS                                   (MMSS_MDP_VP_0_DSPP_3_GAMUT_REG_BASE_OFFS + 0x00000044)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_GAMUT_COLOR0_14_OFFS                                   (MMSS_MDP_VP_0_DSPP_3_GAMUT_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_GAMUT_COLOR0_15_OFFS                                   (MMSS_MDP_VP_0_DSPP_3_GAMUT_REG_BASE_OFFS + 0x0000004c)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_GAMUT_COLOR1_0_OFFS                                    (MMSS_MDP_VP_0_DSPP_3_GAMUT_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_GAMUT_COLOR1_1_OFFS                                    (MMSS_MDP_VP_0_DSPP_3_GAMUT_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_GAMUT_COLOR1_2_OFFS                                    (MMSS_MDP_VP_0_DSPP_3_GAMUT_REG_BASE_OFFS + 0x00000058)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_GAMUT_COLOR1_3_OFFS                                    (MMSS_MDP_VP_0_DSPP_3_GAMUT_REG_BASE_OFFS + 0x0000005c)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_GAMUT_COLOR1_4_OFFS                                    (MMSS_MDP_VP_0_DSPP_3_GAMUT_REG_BASE_OFFS + 0x00000060)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_GAMUT_COLOR1_5_OFFS                                    (MMSS_MDP_VP_0_DSPP_3_GAMUT_REG_BASE_OFFS + 0x00000064)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_GAMUT_COLOR1_6_OFFS                                    (MMSS_MDP_VP_0_DSPP_3_GAMUT_REG_BASE_OFFS + 0x00000068)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_GAMUT_COLOR1_7_OFFS                                    (MMSS_MDP_VP_0_DSPP_3_GAMUT_REG_BASE_OFFS + 0x0000006c)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_GAMUT_COLOR1_8_OFFS                                    (MMSS_MDP_VP_0_DSPP_3_GAMUT_REG_BASE_OFFS + 0x00000070)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_GAMUT_COLOR1_9_OFFS                                    (MMSS_MDP_VP_0_DSPP_3_GAMUT_REG_BASE_OFFS + 0x00000074)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_GAMUT_COLOR1_10_OFFS                                   (MMSS_MDP_VP_0_DSPP_3_GAMUT_REG_BASE_OFFS + 0x00000078)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_GAMUT_COLOR1_11_OFFS                                   (MMSS_MDP_VP_0_DSPP_3_GAMUT_REG_BASE_OFFS + 0x0000007c)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_GAMUT_COLOR1_12_OFFS                                   (MMSS_MDP_VP_0_DSPP_3_GAMUT_REG_BASE_OFFS + 0x00000080)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_GAMUT_COLOR1_13_OFFS                                   (MMSS_MDP_VP_0_DSPP_3_GAMUT_REG_BASE_OFFS + 0x00000084)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_GAMUT_COLOR1_14_OFFS                                   (MMSS_MDP_VP_0_DSPP_3_GAMUT_REG_BASE_OFFS + 0x00000088)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_GAMUT_COLOR1_15_OFFS                                   (MMSS_MDP_VP_0_DSPP_3_GAMUT_REG_BASE_OFFS + 0x0000008c)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_GAMUT_COLOR2_0_OFFS                                    (MMSS_MDP_VP_0_DSPP_3_GAMUT_REG_BASE_OFFS + 0x00000090)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_GAMUT_COLOR2_1_OFFS                                    (MMSS_MDP_VP_0_DSPP_3_GAMUT_REG_BASE_OFFS + 0x00000094)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_GAMUT_COLOR2_2_OFFS                                    (MMSS_MDP_VP_0_DSPP_3_GAMUT_REG_BASE_OFFS + 0x00000098)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_GAMUT_COLOR2_3_OFFS                                    (MMSS_MDP_VP_0_DSPP_3_GAMUT_REG_BASE_OFFS + 0x0000009c)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_GAMUT_COLOR2_4_OFFS                                    (MMSS_MDP_VP_0_DSPP_3_GAMUT_REG_BASE_OFFS + 0x000000a0)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_GAMUT_COLOR2_5_OFFS                                    (MMSS_MDP_VP_0_DSPP_3_GAMUT_REG_BASE_OFFS + 0x000000a4)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_GAMUT_COLOR2_6_OFFS                                    (MMSS_MDP_VP_0_DSPP_3_GAMUT_REG_BASE_OFFS + 0x000000a8)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_GAMUT_COLOR2_7_OFFS                                    (MMSS_MDP_VP_0_DSPP_3_GAMUT_REG_BASE_OFFS + 0x000000ac)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_GAMUT_COLOR2_8_OFFS                                    (MMSS_MDP_VP_0_DSPP_3_GAMUT_REG_BASE_OFFS + 0x000000b0)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_GAMUT_COLOR2_9_OFFS                                    (MMSS_MDP_VP_0_DSPP_3_GAMUT_REG_BASE_OFFS + 0x000000b4)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_GAMUT_COLOR2_10_OFFS                                   (MMSS_MDP_VP_0_DSPP_3_GAMUT_REG_BASE_OFFS + 0x000000b8)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_GAMUT_COLOR2_11_OFFS                                   (MMSS_MDP_VP_0_DSPP_3_GAMUT_REG_BASE_OFFS + 0x000000bc)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_GAMUT_COLOR2_12_OFFS                                   (MMSS_MDP_VP_0_DSPP_3_GAMUT_REG_BASE_OFFS + 0x000000c0)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_GAMUT_COLOR2_13_OFFS                                   (MMSS_MDP_VP_0_DSPP_3_GAMUT_REG_BASE_OFFS + 0x000000c4)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_GAMUT_COLOR2_14_OFFS                                   (MMSS_MDP_VP_0_DSPP_3_GAMUT_REG_BASE_OFFS + 0x000000c8)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_GAMUT_COLOR2_15_OFFS                                   (MMSS_MDP_VP_0_DSPP_3_GAMUT_REG_BASE_OFFS + 0x000000cc)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_GAMUT_CLK_CTRL_OFFS                                    (MMSS_MDP_VP_0_DSPP_3_GAMUT_REG_BASE_OFFS + 0x000000d0)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_GAMUT_CLK_STATUS_OFFS                                  (MMSS_MDP_VP_0_DSPP_3_GAMUT_REG_BASE_OFFS + 0x000000d4)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_VP_0_DSPP_3_PCC 
*--------------------------------------------------------------------------*/
#define MMSS_MDP_VP_0_DSPP_3_PCC_REG_BASE_OFFS                                 0x0005c700
#define HWIO_MMSS_MDP_VP_0_DSPP_3_PCC_MODE_OFFS                                (MMSS_MDP_VP_0_DSPP_3_PCC_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_PCC_RED_CONSTANT_COEFF_OFFS                  (MMSS_MDP_VP_0_DSPP_3_PCC_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_PCC_GREEN_CONSTANT_COEFF_OFFS                (MMSS_MDP_VP_0_DSPP_3_PCC_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_PCC_BLUE_CONSTANT_COEFF_OFFS                 (MMSS_MDP_VP_0_DSPP_3_PCC_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_PCC_RED_R_COEFF_OFFS                         (MMSS_MDP_VP_0_DSPP_3_PCC_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_PCC_GREEN_R_COEFF_OFFS                       (MMSS_MDP_VP_0_DSPP_3_PCC_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_PCC_BLUE_R_COEFF_OFFS                        (MMSS_MDP_VP_0_DSPP_3_PCC_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_PCC_RED_G_COEFF_OFFS                         (MMSS_MDP_VP_0_DSPP_3_PCC_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_PCC_GREEN_G_COEFF_OFFS                       (MMSS_MDP_VP_0_DSPP_3_PCC_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_PCC_BLUE_G_COEFF_OFFS                        (MMSS_MDP_VP_0_DSPP_3_PCC_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_PCC_RED_B_COEFF_OFFS                         (MMSS_MDP_VP_0_DSPP_3_PCC_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_PCC_GREEN_B_COEFF_OFFS                       (MMSS_MDP_VP_0_DSPP_3_PCC_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_PCC_BLUE_B_COEFF_OFFS                        (MMSS_MDP_VP_0_DSPP_3_PCC_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_PCC_RED_RG_COEFF_OFFS                        (MMSS_MDP_VP_0_DSPP_3_PCC_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_PCC_GREEN_RG_COEFF_OFFS                      (MMSS_MDP_VP_0_DSPP_3_PCC_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_PCC_BLUE_RG_COEFF_OFFS                       (MMSS_MDP_VP_0_DSPP_3_PCC_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_PCC_RED_RB_COEFF_OFFS                        (MMSS_MDP_VP_0_DSPP_3_PCC_REG_BASE_OFFS + 0x00000040)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_PCC_GREEN_RB_COEFF_OFFS                      (MMSS_MDP_VP_0_DSPP_3_PCC_REG_BASE_OFFS + 0x00000044)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_PCC_BLUE_RB_COEFF_OFFS                       (MMSS_MDP_VP_0_DSPP_3_PCC_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_PCC_RED_BG_COEFF_OFFS                        (MMSS_MDP_VP_0_DSPP_3_PCC_REG_BASE_OFFS + 0x0000004c)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_PCC_GREEN_BG_COEFF_OFFS                      (MMSS_MDP_VP_0_DSPP_3_PCC_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_PCC_BLUE_BG_COEFF_OFFS                       (MMSS_MDP_VP_0_DSPP_3_PCC_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_PCC_RED_RGB_COEFF_OFFS                       (MMSS_MDP_VP_0_DSPP_3_PCC_REG_BASE_OFFS + 0x00000058)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_PCC_GREEN_RGB_COEFF_OFFS                     (MMSS_MDP_VP_0_DSPP_3_PCC_REG_BASE_OFFS + 0x0000005c)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_PCC_BLUE_RGB_COEFF_OFFS                      (MMSS_MDP_VP_0_DSPP_3_PCC_REG_BASE_OFFS + 0x00000060)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_VP_0_DSPP_3_PGC 
*--------------------------------------------------------------------------*/
#define MMSS_MDP_VP_0_DSPP_3_PGC_REG_BASE_OFFS                             0x0005c7c0
#define HWIO_MMSS_MDP_VP_0_DSPP_3_PGC_MODE_OFFS                            (MMSS_MDP_VP_0_DSPP_3_PGC_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_PGC_COLOR0_LUT_OFFS                      (MMSS_MDP_VP_0_DSPP_3_PGC_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_PGC_COLOR0_LUT_INDEX_OFFS                (MMSS_MDP_VP_0_DSPP_3_PGC_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_PGC_COLOR1_LUT_OFFS                      (MMSS_MDP_VP_0_DSPP_3_PGC_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_PGC_COLOR1_LUT_INDEX_OFFS                (MMSS_MDP_VP_0_DSPP_3_PGC_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_PGC_COLOR2_LUT_OFFS                      (MMSS_MDP_VP_0_DSPP_3_PGC_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_PGC_COLOR2_LUT_INDEX_OFFS                (MMSS_MDP_VP_0_DSPP_3_PGC_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_PGC_LUT_SWAP_OFFS                        (MMSS_MDP_VP_0_DSPP_3_PGC_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_MDP_VP_0_DSPP_3_PGC_LUT_SEL_OFFS                         (MMSS_MDP_VP_0_DSPP_3_PGC_REG_BASE_OFFS + 0x00000020)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_WB_0 
*--------------------------------------------------------------------------*/
#define MMSS_MDP_WB_0_REG_BASE_OFFS                                               0x00065000
#define HWIO_MMSS_MDP_WB_0_DST_FORMAT_OFFS                                        (MMSS_MDP_WB_0_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_WB_0_DST_OP_MODE_OFFS                                       (MMSS_MDP_WB_0_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_WB_0_DST_PACK_PATTERN_OFFS                                  (MMSS_MDP_WB_0_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_WB_0_DST0_ADDR_OFFS                                         (MMSS_MDP_WB_0_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_MDP_WB_0_DST1_ADDR_OFFS                                         (MMSS_MDP_WB_0_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_WB_0_DST2_ADDR_OFFS                                         (MMSS_MDP_WB_0_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_MDP_WB_0_DST3_ADDR_OFFS                                         (MMSS_MDP_WB_0_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_MDP_WB_0_DST_YSTRIDE0_OFFS                                      (MMSS_MDP_WB_0_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_MDP_WB_0_DST_YSTRIDE1_OFFS                                      (MMSS_MDP_WB_0_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_WB_0_DST_DITHER_BITDEPTH_OFFS                               (MMSS_MDP_WB_0_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_WB_0_DITHER_MATRIX_ROW0_OFFS                                (MMSS_MDP_WB_0_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_MDP_WB_0_DITHER_MATRIX_ROW1_OFFS                                (MMSS_MDP_WB_0_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_MDP_WB_0_DITHER_MATRIX_ROW2_OFFS                                (MMSS_MDP_WB_0_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_MDP_WB_0_DITHER_MATRIX_ROW3_OFFS                                (MMSS_MDP_WB_0_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_MDP_WB_0_TRAFFIC_SHAPER_WR_CLIENT_OFFS                          (MMSS_MDP_WB_0_REG_BASE_OFFS + 0x00000040)
#define HWIO_MMSS_MDP_WB_0_DST_WRITE_CONFIG_OFFS                                  (MMSS_MDP_WB_0_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_MDP_WB_0_ROTATOR_PIPE_DOWNSCALER_OFFS                           (MMSS_MDP_WB_0_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_MDP_WB_0_OUT_SIZE_OFFS                                          (MMSS_MDP_WB_0_REG_BASE_OFFS + 0x00000074)
#define HWIO_MMSS_MDP_WB_0_DST_ALPHA_X_VALUE_OFFS                                 (MMSS_MDP_WB_0_REG_BASE_OFFS + 0x00000078)
#define HWIO_MMSS_MDP_WB_0_CSC_MATRIX_COEFF_0_OFFS                                (MMSS_MDP_WB_0_REG_BASE_OFFS + 0x00000260)
#define HWIO_MMSS_MDP_WB_0_CSC_MATRIX_COEFF_1_OFFS                                (MMSS_MDP_WB_0_REG_BASE_OFFS + 0x00000264)
#define HWIO_MMSS_MDP_WB_0_CSC_MATRIX_COEFF_2_OFFS                                (MMSS_MDP_WB_0_REG_BASE_OFFS + 0x00000268)
#define HWIO_MMSS_MDP_WB_0_CSC_MATRIX_COEFF_3_OFFS                                (MMSS_MDP_WB_0_REG_BASE_OFFS + 0x0000026c)
#define HWIO_MMSS_MDP_WB_0_CSC_MATRIX_COEFF_4_OFFS                                (MMSS_MDP_WB_0_REG_BASE_OFFS + 0x00000270)
#define HWIO_MMSS_MDP_WB_0_CSC_COMP0_PRECLAMP_OFFS                                (MMSS_MDP_WB_0_REG_BASE_OFFS + 0x00000274)
#define HWIO_MMSS_MDP_WB_0_CSC_COMP1_PRECLAMP_OFFS                                (MMSS_MDP_WB_0_REG_BASE_OFFS + 0x00000278)
#define HWIO_MMSS_MDP_WB_0_CSC_COMP2_PRECLAMP_OFFS                                (MMSS_MDP_WB_0_REG_BASE_OFFS + 0x0000027c)
#define HWIO_MMSS_MDP_WB_0_CSC_COMP0_POSTCLAMP_OFFS                               (MMSS_MDP_WB_0_REG_BASE_OFFS + 0x00000280)
#define HWIO_MMSS_MDP_WB_0_CSC_COMP1_POSTCLAMP_OFFS                               (MMSS_MDP_WB_0_REG_BASE_OFFS + 0x00000284)
#define HWIO_MMSS_MDP_WB_0_CSC_COMP2_POSTCLAMP_OFFS                               (MMSS_MDP_WB_0_REG_BASE_OFFS + 0x00000288)
#define HWIO_MMSS_MDP_WB_0_CSC_COMP0_PREBIAS_OFFS                                 (MMSS_MDP_WB_0_REG_BASE_OFFS + 0x0000028c)
#define HWIO_MMSS_MDP_WB_0_CSC_COMP1_PREBIAS_OFFS                                 (MMSS_MDP_WB_0_REG_BASE_OFFS + 0x00000290)
#define HWIO_MMSS_MDP_WB_0_CSC_COMP2_PREBIAS_OFFS                                 (MMSS_MDP_WB_0_REG_BASE_OFFS + 0x00000294)
#define HWIO_MMSS_MDP_WB_0_CSC_COMP0_POSTBIAS_OFFS                                (MMSS_MDP_WB_0_REG_BASE_OFFS + 0x00000298)
#define HWIO_MMSS_MDP_WB_0_CSC_COMP1_POSTBIAS_OFFS                                (MMSS_MDP_WB_0_REG_BASE_OFFS + 0x0000029c)
#define HWIO_MMSS_MDP_WB_0_CSC_COMP2_POSTBIAS_OFFS                                (MMSS_MDP_WB_0_REG_BASE_OFFS + 0x000002a0)
#define HWIO_MMSS_MDP_WB_0_DST_ADDR_SW_STATUS_OFFS                                (MMSS_MDP_WB_0_REG_BASE_OFFS + 0x000002b0)
#define HWIO_MMSS_MDP_WB_0_CDP_CNTL_OFFS                                          (MMSS_MDP_WB_0_REG_BASE_OFFS + 0x000002b4)
#define HWIO_MMSS_MDP_WB_0_STATUS_OFFS                                            (MMSS_MDP_WB_0_REG_BASE_OFFS + 0x000002b8)
#define HWIO_MMSS_MDP_WB_0_UBWC_ERROR_STATUS_OFFS                                 (MMSS_MDP_WB_0_REG_BASE_OFFS + 0x000002bc)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_WB_1 
*--------------------------------------------------------------------------*/
#define MMSS_MDP_WB_1_REG_BASE_OFFS                                               0x00065800
#define HWIO_MMSS_MDP_WB_1_DST_FORMAT_OFFS                                        (MMSS_MDP_WB_1_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_WB_1_DST_OP_MODE_OFFS                                       (MMSS_MDP_WB_1_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_WB_1_DST_PACK_PATTERN_OFFS                                  (MMSS_MDP_WB_1_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_WB_1_DST0_ADDR_OFFS                                         (MMSS_MDP_WB_1_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_MDP_WB_1_DST1_ADDR_OFFS                                         (MMSS_MDP_WB_1_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_WB_1_DST2_ADDR_OFFS                                         (MMSS_MDP_WB_1_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_MDP_WB_1_DST3_ADDR_OFFS                                         (MMSS_MDP_WB_1_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_MDP_WB_1_DST_YSTRIDE0_OFFS                                      (MMSS_MDP_WB_1_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_MDP_WB_1_DST_YSTRIDE1_OFFS                                      (MMSS_MDP_WB_1_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_WB_1_DST_DITHER_BITDEPTH_OFFS                               (MMSS_MDP_WB_1_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_WB_1_DITHER_MATRIX_ROW0_OFFS                                (MMSS_MDP_WB_1_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_MDP_WB_1_DITHER_MATRIX_ROW1_OFFS                                (MMSS_MDP_WB_1_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_MDP_WB_1_DITHER_MATRIX_ROW2_OFFS                                (MMSS_MDP_WB_1_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_MDP_WB_1_DITHER_MATRIX_ROW3_OFFS                                (MMSS_MDP_WB_1_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_MDP_WB_1_TRAFFIC_SHAPER_WR_CLIENT_OFFS                          (MMSS_MDP_WB_1_REG_BASE_OFFS + 0x00000040)
#define HWIO_MMSS_MDP_WB_1_DST_WRITE_CONFIG_OFFS                                  (MMSS_MDP_WB_1_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_MDP_WB_1_ROTATOR_PIPE_DOWNSCALER_OFFS                           (MMSS_MDP_WB_1_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_MDP_WB_1_OUT_SIZE_OFFS                                          (MMSS_MDP_WB_1_REG_BASE_OFFS + 0x00000074)
#define HWIO_MMSS_MDP_WB_1_DST_ALPHA_X_VALUE_OFFS                                 (MMSS_MDP_WB_1_REG_BASE_OFFS + 0x00000078)
#define HWIO_MMSS_MDP_WB_1_CSC_MATRIX_COEFF_0_OFFS                                (MMSS_MDP_WB_1_REG_BASE_OFFS + 0x00000260)
#define HWIO_MMSS_MDP_WB_1_CSC_MATRIX_COEFF_1_OFFS                                (MMSS_MDP_WB_1_REG_BASE_OFFS + 0x00000264)
#define HWIO_MMSS_MDP_WB_1_CSC_MATRIX_COEFF_2_OFFS                                (MMSS_MDP_WB_1_REG_BASE_OFFS + 0x00000268)
#define HWIO_MMSS_MDP_WB_1_CSC_MATRIX_COEFF_3_OFFS                                (MMSS_MDP_WB_1_REG_BASE_OFFS + 0x0000026c)
#define HWIO_MMSS_MDP_WB_1_CSC_MATRIX_COEFF_4_OFFS                                (MMSS_MDP_WB_1_REG_BASE_OFFS + 0x00000270)
#define HWIO_MMSS_MDP_WB_1_CSC_COMP0_PRECLAMP_OFFS                                (MMSS_MDP_WB_1_REG_BASE_OFFS + 0x00000274)
#define HWIO_MMSS_MDP_WB_1_CSC_COMP1_PRECLAMP_OFFS                                (MMSS_MDP_WB_1_REG_BASE_OFFS + 0x00000278)
#define HWIO_MMSS_MDP_WB_1_CSC_COMP2_PRECLAMP_OFFS                                (MMSS_MDP_WB_1_REG_BASE_OFFS + 0x0000027c)
#define HWIO_MMSS_MDP_WB_1_CSC_COMP0_POSTCLAMP_OFFS                               (MMSS_MDP_WB_1_REG_BASE_OFFS + 0x00000280)
#define HWIO_MMSS_MDP_WB_1_CSC_COMP1_POSTCLAMP_OFFS                               (MMSS_MDP_WB_1_REG_BASE_OFFS + 0x00000284)
#define HWIO_MMSS_MDP_WB_1_CSC_COMP2_POSTCLAMP_OFFS                               (MMSS_MDP_WB_1_REG_BASE_OFFS + 0x00000288)
#define HWIO_MMSS_MDP_WB_1_CSC_COMP0_PREBIAS_OFFS                                 (MMSS_MDP_WB_1_REG_BASE_OFFS + 0x0000028c)
#define HWIO_MMSS_MDP_WB_1_CSC_COMP1_PREBIAS_OFFS                                 (MMSS_MDP_WB_1_REG_BASE_OFFS + 0x00000290)
#define HWIO_MMSS_MDP_WB_1_CSC_COMP2_PREBIAS_OFFS                                 (MMSS_MDP_WB_1_REG_BASE_OFFS + 0x00000294)
#define HWIO_MMSS_MDP_WB_1_CSC_COMP0_POSTBIAS_OFFS                                (MMSS_MDP_WB_1_REG_BASE_OFFS + 0x00000298)
#define HWIO_MMSS_MDP_WB_1_CSC_COMP1_POSTBIAS_OFFS                                (MMSS_MDP_WB_1_REG_BASE_OFFS + 0x0000029c)
#define HWIO_MMSS_MDP_WB_1_CSC_COMP2_POSTBIAS_OFFS                                (MMSS_MDP_WB_1_REG_BASE_OFFS + 0x000002a0)
#define HWIO_MMSS_MDP_WB_1_DST_ADDR_SW_STATUS_OFFS                                (MMSS_MDP_WB_1_REG_BASE_OFFS + 0x000002b0)
#define HWIO_MMSS_MDP_WB_1_CDP_CNTL_OFFS                                          (MMSS_MDP_WB_1_REG_BASE_OFFS + 0x000002b4)
#define HWIO_MMSS_MDP_WB_1_STATUS_OFFS                                            (MMSS_MDP_WB_1_REG_BASE_OFFS + 0x000002b8)
#define HWIO_MMSS_MDP_WB_1_UBWC_ERROR_STATUS_OFFS                                 (MMSS_MDP_WB_1_REG_BASE_OFFS + 0x000002bc)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_WB_2 
*--------------------------------------------------------------------------*/
#define MMSS_MDP_WB_2_REG_BASE_OFFS                                               0x00066000
#define HWIO_MMSS_MDP_WB_2_DST_FORMAT_OFFS                                        (MMSS_MDP_WB_2_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_WB_2_DST_OP_MODE_OFFS                                       (MMSS_MDP_WB_2_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_WB_2_DST_PACK_PATTERN_OFFS                                  (MMSS_MDP_WB_2_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_WB_2_DST0_ADDR_OFFS                                         (MMSS_MDP_WB_2_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_MDP_WB_2_DST1_ADDR_OFFS                                         (MMSS_MDP_WB_2_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_WB_2_DST2_ADDR_OFFS                                         (MMSS_MDP_WB_2_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_MDP_WB_2_DST3_ADDR_OFFS                                         (MMSS_MDP_WB_2_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_MDP_WB_2_DST_YSTRIDE0_OFFS                                      (MMSS_MDP_WB_2_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_MDP_WB_2_DST_YSTRIDE1_OFFS                                      (MMSS_MDP_WB_2_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_WB_2_DST_DITHER_BITDEPTH_OFFS                               (MMSS_MDP_WB_2_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_WB_2_DITHER_MATRIX_ROW0_OFFS                                (MMSS_MDP_WB_2_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_MDP_WB_2_DITHER_MATRIX_ROW1_OFFS                                (MMSS_MDP_WB_2_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_MDP_WB_2_DITHER_MATRIX_ROW2_OFFS                                (MMSS_MDP_WB_2_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_MDP_WB_2_DITHER_MATRIX_ROW3_OFFS                                (MMSS_MDP_WB_2_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_MDP_WB_2_TRAFFIC_SHAPER_WR_CLIENT_OFFS                          (MMSS_MDP_WB_2_REG_BASE_OFFS + 0x00000040)
#define HWIO_MMSS_MDP_WB_2_DST_WRITE_CONFIG_OFFS                                  (MMSS_MDP_WB_2_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_MDP_WB_2_ROTATOR_PIPE_DOWNSCALER_OFFS                           (MMSS_MDP_WB_2_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_MDP_WB_2_OUT_SIZE_OFFS                                          (MMSS_MDP_WB_2_REG_BASE_OFFS + 0x00000074)
#define HWIO_MMSS_MDP_WB_2_DST_ALPHA_X_VALUE_OFFS                                 (MMSS_MDP_WB_2_REG_BASE_OFFS + 0x00000078)
#define HWIO_MMSS_MDP_WB_2_CSC_MATRIX_COEFF_0_OFFS                                (MMSS_MDP_WB_2_REG_BASE_OFFS + 0x00000260)
#define HWIO_MMSS_MDP_WB_2_CSC_MATRIX_COEFF_1_OFFS                                (MMSS_MDP_WB_2_REG_BASE_OFFS + 0x00000264)
#define HWIO_MMSS_MDP_WB_2_CSC_MATRIX_COEFF_2_OFFS                                (MMSS_MDP_WB_2_REG_BASE_OFFS + 0x00000268)
#define HWIO_MMSS_MDP_WB_2_CSC_MATRIX_COEFF_3_OFFS                                (MMSS_MDP_WB_2_REG_BASE_OFFS + 0x0000026c)
#define HWIO_MMSS_MDP_WB_2_CSC_MATRIX_COEFF_4_OFFS                                (MMSS_MDP_WB_2_REG_BASE_OFFS + 0x00000270)
#define HWIO_MMSS_MDP_WB_2_CSC_COMP0_PRECLAMP_OFFS                                (MMSS_MDP_WB_2_REG_BASE_OFFS + 0x00000274)
#define HWIO_MMSS_MDP_WB_2_CSC_COMP1_PRECLAMP_OFFS                                (MMSS_MDP_WB_2_REG_BASE_OFFS + 0x00000278)
#define HWIO_MMSS_MDP_WB_2_CSC_COMP2_PRECLAMP_OFFS                                (MMSS_MDP_WB_2_REG_BASE_OFFS + 0x0000027c)
#define HWIO_MMSS_MDP_WB_2_CSC_COMP0_POSTCLAMP_OFFS                               (MMSS_MDP_WB_2_REG_BASE_OFFS + 0x00000280)
#define HWIO_MMSS_MDP_WB_2_CSC_COMP1_POSTCLAMP_OFFS                               (MMSS_MDP_WB_2_REG_BASE_OFFS + 0x00000284)
#define HWIO_MMSS_MDP_WB_2_CSC_COMP2_POSTCLAMP_OFFS                               (MMSS_MDP_WB_2_REG_BASE_OFFS + 0x00000288)
#define HWIO_MMSS_MDP_WB_2_CSC_COMP0_PREBIAS_OFFS                                 (MMSS_MDP_WB_2_REG_BASE_OFFS + 0x0000028c)
#define HWIO_MMSS_MDP_WB_2_CSC_COMP1_PREBIAS_OFFS                                 (MMSS_MDP_WB_2_REG_BASE_OFFS + 0x00000290)
#define HWIO_MMSS_MDP_WB_2_CSC_COMP2_PREBIAS_OFFS                                 (MMSS_MDP_WB_2_REG_BASE_OFFS + 0x00000294)
#define HWIO_MMSS_MDP_WB_2_CSC_COMP0_POSTBIAS_OFFS                                (MMSS_MDP_WB_2_REG_BASE_OFFS + 0x00000298)
#define HWIO_MMSS_MDP_WB_2_CSC_COMP1_POSTBIAS_OFFS                                (MMSS_MDP_WB_2_REG_BASE_OFFS + 0x0000029c)
#define HWIO_MMSS_MDP_WB_2_CSC_COMP2_POSTBIAS_OFFS                                (MMSS_MDP_WB_2_REG_BASE_OFFS + 0x000002a0)
#define HWIO_MMSS_MDP_WB_2_DST_ADDR_SW_STATUS_OFFS                                (MMSS_MDP_WB_2_REG_BASE_OFFS + 0x000002b0)
#define HWIO_MMSS_MDP_WB_2_CDP_CNTL_OFFS                                          (MMSS_MDP_WB_2_REG_BASE_OFFS + 0x000002b4)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_INTF_0 
*--------------------------------------------------------------------------*/
#define MMSS_MDP_INTF_0_REG_BASE_OFFS                                                      0x0006b000
#define HWIO_MMSS_MDP_INTF_0_TIMING_ENGINE_EN_OFFS                                         (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_INTF_0_INTF_CONFIG_OFFS                                              (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_INTF_0_HSYNC_CTL_OFFS                                                (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_INTF_0_VSYNC_PERIOD_F0_OFFS                                          (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_MDP_INTF_0_VSYNC_PERIOD_F1_OFFS                                          (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_INTF_0_VSYNC_PULSE_WIDTH_F0_OFFS                                     (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_MDP_INTF_0_VSYNC_PULSE_WIDTH_F1_OFFS                                     (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_MDP_INTF_0_DISPLAY_V_START_F0_OFFS                                       (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_MDP_INTF_0_DISPLAY_V_START_F1_OFFS                                       (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_INTF_0_DISPLAY_V_END_F0_OFFS                                         (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_INTF_0_DISPLAY_V_END_F1_OFFS                                         (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_MDP_INTF_0_ACTIVE_V_START_F0_OFFS                                        (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_MDP_INTF_0_ACTIVE_V_START_F1_OFFS                                        (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_MDP_INTF_0_ACTIVE_V_END_F0_OFFS                                          (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_MDP_INTF_0_ACTIVE_V_END_F1_OFFS                                          (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_MDP_INTF_0_DISPLAY_HCTL_OFFS                                             (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_MDP_INTF_0_ACTIVE_HCTL_OFFS                                              (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x00000040)
#define HWIO_MMSS_MDP_INTF_0_BORDER_COLOR_OFFS                                             (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x00000044)
#define HWIO_MMSS_MDP_INTF_0_UNDERFLOW_COLOR_OFFS                                          (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_MDP_INTF_0_HSYNC_SKEW_OFFS                                               (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x0000004c)
#define HWIO_MMSS_MDP_INTF_0_POLARITY_CTL_OFFS                                             (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_MDP_INTF_0_TEST_CTL_OFFS                                                 (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_MDP_INTF_0_TP_COLOR0_OFFS                                                (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x00000058)
#define HWIO_MMSS_MDP_INTF_0_TP_COLOR1_OFFS                                                (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x0000005c)
#define HWIO_MMSS_MDP_INTF_0_DSI_CMD_MODE_TRIGGER_EN_OFFS                                  (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x00000084)
#define HWIO_MMSS_MDP_INTF_0_PANEL_FORMAT_OFFS                                             (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x00000090)
#define HWIO_MMSS_MDP_INTF_0_FRAME_LINE_COUNT_EN_OFFS                                      (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x000000a8)
#define HWIO_MMSS_MDP_INTF_0_FRAME_COUNT_OFFS                                              (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x000000ac)
#define HWIO_MMSS_MDP_INTF_0_LINE_COUNT_OFFS                                               (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x000000b0)
#define HWIO_MMSS_MDP_INTF_0_DEFLICKER_CONFIG_OFFS                                         (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x000000f0)
#define HWIO_MMSS_MDP_INTF_0_DEFLICKER_STRNG_COEFF_OFFS                                    (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x000000f4)
#define HWIO_MMSS_MDP_INTF_0_DEFLICKER_WEAK_COEFF_OFFS                                     (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x000000f8)
#define HWIO_MMSS_MDP_INTF_0_TPG_ENABLE_OFFS                                               (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x00000100)
#define HWIO_MMSS_MDP_INTF_0_TPG_MAIN_CONTROL_OFFS                                         (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x00000104)
#define HWIO_MMSS_MDP_INTF_0_TPG_VIDEO_CONFIG_OFFS                                         (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x00000108)
#define HWIO_MMSS_MDP_INTF_0_TPG_COMPONENT_LIMITS_OFFS                                     (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x0000010c)
#define HWIO_MMSS_MDP_INTF_0_TPG_RECTANGLE_OFFS                                            (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x00000110)
#define HWIO_MMSS_MDP_INTF_0_TPG_INITIAL_VALUE_OFFS                                        (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x00000114)
#define HWIO_MMSS_MDP_INTF_0_TPG_BLACK_WHITE_PATTERN_FRAMES_OFFS                           (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x00000118)
#define HWIO_MMSS_MDP_INTF_0_TPG_RGB_MAPPING_OFFS                                          (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x0000011c)
#define HWIO_MMSS_MDP_INTF_0_CSC_MATRIX_COEFF_0_OFFS                                       (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x00000120)
#define HWIO_MMSS_MDP_INTF_0_CSC_MATRIX_COEFF_1_OFFS                                       (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x00000124)
#define HWIO_MMSS_MDP_INTF_0_CSC_MATRIX_COEFF_2_OFFS                                       (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x00000128)
#define HWIO_MMSS_MDP_INTF_0_CSC_MATRIX_COEFF_3_OFFS                                       (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x0000012c)
#define HWIO_MMSS_MDP_INTF_0_CSC_MATRIX_COEFF_4_OFFS                                       (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x00000130)
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP0_PRECLAMP_OFFS                                       (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x00000134)
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP1_PRECLAMP_OFFS                                       (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x00000138)
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP2_PRECLAMP_OFFS                                       (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x0000013c)
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP0_POSTCLAMP_OFFS                                      (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x00000140)
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP1_POSTCLAMP_OFFS                                      (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x00000144)
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP2_POSTCLAMP_OFFS                                      (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x00000148)
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP0_PREBIAS_OFFS                                        (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x0000014c)
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP1_PREBIAS_OFFS                                        (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x00000150)
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP2_PREBIAS_OFFS                                        (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x00000154)
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP0_POSTBIAS_OFFS                                       (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x00000158)
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP1_POSTBIAS_OFFS                                       (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x0000015c)
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP2_POSTBIAS_OFFS                                       (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x00000160)
#define HWIO_MMSS_MDP_INTF_0_STATUS_OFFS                                                   (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x00000164)
#define HWIO_MMSS_MDP_INTF_0_PROG_FETCH_START_OFFS                                         (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x00000170)
#define HWIO_MMSS_MDP_INTF_0_VIDEO_MISR_CTRL_OFFS                                          (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x00000180)
#define HWIO_MMSS_MDP_INTF_0_VIDEO_MISR_SIGNATURE_OFFS                                     (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x00000184)
#define HWIO_MMSS_MDP_INTF_0_CMD_0_MISR_CTRL_OFFS                                          (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x00000190)
#define HWIO_MMSS_MDP_INTF_0_CMD_0_MISR_SIGNATURE_OFFS                                     (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x00000194)
#define HWIO_MMSS_MDP_INTF_0_CMD_1_MISR_CTRL_OFFS                                          (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x000001a0)
#define HWIO_MMSS_MDP_INTF_0_CMD_1_MISR_SIGNATURE_OFFS                                     (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x000001a4)
#define HWIO_MMSS_MDP_INTF_0_CMD_2_MISR_CTRL_OFFS                                          (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x000001b0)
#define HWIO_MMSS_MDP_INTF_0_CMD_2_MISR_SIGNATURE_OFFS                                     (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x000001b4)
#define HWIO_MMSS_MDP_INTF_0_INTF_INTR_EN_OFFS                                             (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x000001c0)
#define HWIO_MMSS_MDP_INTF_0_INTF_INTR_STATUS_OFFS                                         (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x000001c4)
#define HWIO_MMSS_MDP_INTF_0_INTF_INTR_CLEAR_OFFS                                          (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x000001c8)
#define HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_CTRL_OFFS                                           (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x000001d0)
#define HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_DET_STATUS_OFFS                                     (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x000001d4)
#define HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_IN_CONF_OFFS                                        (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x000001d8)
#define HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_OUT_CONF_OFFS                                       (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x000001dc)
#define HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_IN_STATUS0_OFFS                                     (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x000001e0)
#define HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_IN_STATUS1_OFFS                                     (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x000001e4)
#define HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_OUT_STATUS0_OFFS                                    (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x000001e8)
#define HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_OUT_STATUS1_OFFS                                    (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x000001ec)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_CTRL_OFFS                                           (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x000001f0)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_DET_STATUS_OFFS                                     (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x000001f4)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_IN_CONF_OFFS                                        (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x000001f8)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_OUT_CONF_OFFS                                       (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x000001fc)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_IN_STATUS0_OFFS                                     (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x00000200)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_IN_STATUS1_OFFS                                     (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x00000204)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_OUT_STATUS0_OFFS                                    (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x00000208)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_OUT_STATUS1_OFFS                                    (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x0000020c)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_CTRL_OFFS                                           (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x00000210)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_DET_STATUS_OFFS                                     (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x00000214)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_IN_CONF_OFFS                                        (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x00000218)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_OUT_CONF_OFFS                                       (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x0000021c)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_IN_STATUS0_OFFS                                     (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x00000220)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_IN_STATUS1_OFFS                                     (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x00000224)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_OUT_STATUS0_OFFS                                    (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x00000228)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_OUT_STATUS1_OFFS                                    (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x0000022c)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_CTRL_OFFS                                           (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x00000230)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_DET_STATUS_OFFS                                     (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x00000234)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_IN_CONF_OFFS                                        (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x00000238)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_OUT_CONF_OFFS                                       (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x0000023c)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_IN_STATUS0_OFFS                                     (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x00000240)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_IN_STATUS1_OFFS                                     (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x00000244)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_OUT_STATUS0_OFFS                                    (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x00000248)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_OUT_STATUS1_OFFS                                    (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x0000024c)
#define HWIO_MMSS_MDP_INTF_0_PROG_LINE_INTR_CONF_OFFS                                      (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x00000250)
#define HWIO_MMSS_MDP_INTF_0_EDP_PSR_UPDATE_CTRL_OFFS                                      (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x00000254)
#define HWIO_MMSS_MDP_INTF_0_EDP_PSR_OVERRIDE_OFFS                                         (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x00000258)
#define HWIO_MMSS_MDP_INTF_0_HDMI_DC_MODE_OFFS                                             (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x00000260)
#define HWIO_MMSS_MDP_INTF_0_VBLANK_END_CONF_OFFS                                          (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x00000264)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_INTF_1 
*--------------------------------------------------------------------------*/
#define MMSS_MDP_INTF_1_REG_BASE_OFFS                                                      0x0006b800
#define HWIO_MMSS_MDP_INTF_1_TIMING_ENGINE_EN_OFFS                                         (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_INTF_1_INTF_CONFIG_OFFS                                              (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_INTF_1_HSYNC_CTL_OFFS                                                (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_INTF_1_VSYNC_PERIOD_F0_OFFS                                          (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_MDP_INTF_1_VSYNC_PERIOD_F1_OFFS                                          (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_INTF_1_VSYNC_PULSE_WIDTH_F0_OFFS                                     (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_MDP_INTF_1_VSYNC_PULSE_WIDTH_F1_OFFS                                     (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_MDP_INTF_1_DISPLAY_V_START_F0_OFFS                                       (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_MDP_INTF_1_DISPLAY_V_START_F1_OFFS                                       (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_INTF_1_DISPLAY_V_END_F0_OFFS                                         (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_INTF_1_DISPLAY_V_END_F1_OFFS                                         (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_MDP_INTF_1_ACTIVE_V_START_F0_OFFS                                        (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_MDP_INTF_1_ACTIVE_V_START_F1_OFFS                                        (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_MDP_INTF_1_ACTIVE_V_END_F0_OFFS                                          (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_MDP_INTF_1_ACTIVE_V_END_F1_OFFS                                          (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_MDP_INTF_1_DISPLAY_HCTL_OFFS                                             (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_MDP_INTF_1_ACTIVE_HCTL_OFFS                                              (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x00000040)
#define HWIO_MMSS_MDP_INTF_1_BORDER_COLOR_OFFS                                             (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x00000044)
#define HWIO_MMSS_MDP_INTF_1_UNDERFLOW_COLOR_OFFS                                          (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_MDP_INTF_1_HSYNC_SKEW_OFFS                                               (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x0000004c)
#define HWIO_MMSS_MDP_INTF_1_POLARITY_CTL_OFFS                                             (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_MDP_INTF_1_TEST_CTL_OFFS                                                 (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_MDP_INTF_1_TP_COLOR0_OFFS                                                (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x00000058)
#define HWIO_MMSS_MDP_INTF_1_TP_COLOR1_OFFS                                                (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x0000005c)
#define HWIO_MMSS_MDP_INTF_1_DSI_CMD_MODE_TRIGGER_EN_OFFS                                  (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x00000084)
#define HWIO_MMSS_MDP_INTF_1_PANEL_FORMAT_OFFS                                             (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x00000090)
#define HWIO_MMSS_MDP_INTF_1_FRAME_LINE_COUNT_EN_OFFS                                      (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x000000a8)
#define HWIO_MMSS_MDP_INTF_1_FRAME_COUNT_OFFS                                              (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x000000ac)
#define HWIO_MMSS_MDP_INTF_1_LINE_COUNT_OFFS                                               (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x000000b0)
#define HWIO_MMSS_MDP_INTF_1_DEFLICKER_CONFIG_OFFS                                         (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x000000f0)
#define HWIO_MMSS_MDP_INTF_1_DEFLICKER_STRNG_COEFF_OFFS                                    (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x000000f4)
#define HWIO_MMSS_MDP_INTF_1_DEFLICKER_WEAK_COEFF_OFFS                                     (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x000000f8)
#define HWIO_MMSS_MDP_INTF_1_TPG_ENABLE_OFFS                                               (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x00000100)
#define HWIO_MMSS_MDP_INTF_1_TPG_MAIN_CONTROL_OFFS                                         (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x00000104)
#define HWIO_MMSS_MDP_INTF_1_TPG_VIDEO_CONFIG_OFFS                                         (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x00000108)
#define HWIO_MMSS_MDP_INTF_1_TPG_COMPONENT_LIMITS_OFFS                                     (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x0000010c)
#define HWIO_MMSS_MDP_INTF_1_TPG_RECTANGLE_OFFS                                            (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x00000110)
#define HWIO_MMSS_MDP_INTF_1_TPG_INITIAL_VALUE_OFFS                                        (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x00000114)
#define HWIO_MMSS_MDP_INTF_1_TPG_BLACK_WHITE_PATTERN_FRAMES_OFFS                           (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x00000118)
#define HWIO_MMSS_MDP_INTF_1_TPG_RGB_MAPPING_OFFS                                          (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x0000011c)
#define HWIO_MMSS_MDP_INTF_1_CSC_MATRIX_COEFF_0_OFFS                                       (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x00000120)
#define HWIO_MMSS_MDP_INTF_1_CSC_MATRIX_COEFF_1_OFFS                                       (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x00000124)
#define HWIO_MMSS_MDP_INTF_1_CSC_MATRIX_COEFF_2_OFFS                                       (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x00000128)
#define HWIO_MMSS_MDP_INTF_1_CSC_MATRIX_COEFF_3_OFFS                                       (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x0000012c)
#define HWIO_MMSS_MDP_INTF_1_CSC_MATRIX_COEFF_4_OFFS                                       (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x00000130)
#define HWIO_MMSS_MDP_INTF_1_CSC_COMP0_PRECLAMP_OFFS                                       (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x00000134)
#define HWIO_MMSS_MDP_INTF_1_CSC_COMP1_PRECLAMP_OFFS                                       (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x00000138)
#define HWIO_MMSS_MDP_INTF_1_CSC_COMP2_PRECLAMP_OFFS                                       (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x0000013c)
#define HWIO_MMSS_MDP_INTF_1_CSC_COMP0_POSTCLAMP_OFFS                                      (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x00000140)
#define HWIO_MMSS_MDP_INTF_1_CSC_COMP1_POSTCLAMP_OFFS                                      (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x00000144)
#define HWIO_MMSS_MDP_INTF_1_CSC_COMP2_POSTCLAMP_OFFS                                      (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x00000148)
#define HWIO_MMSS_MDP_INTF_1_CSC_COMP0_PREBIAS_OFFS                                        (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x0000014c)
#define HWIO_MMSS_MDP_INTF_1_CSC_COMP1_PREBIAS_OFFS                                        (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x00000150)
#define HWIO_MMSS_MDP_INTF_1_CSC_COMP2_PREBIAS_OFFS                                        (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x00000154)
#define HWIO_MMSS_MDP_INTF_1_CSC_COMP0_POSTBIAS_OFFS                                       (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x00000158)
#define HWIO_MMSS_MDP_INTF_1_CSC_COMP1_POSTBIAS_OFFS                                       (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x0000015c)
#define HWIO_MMSS_MDP_INTF_1_CSC_COMP2_POSTBIAS_OFFS                                       (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x00000160)
#define HWIO_MMSS_MDP_INTF_1_STATUS_OFFS                                                   (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x00000164)
#define HWIO_MMSS_MDP_INTF_1_PROG_FETCH_START_OFFS                                         (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x00000170)
#define HWIO_MMSS_MDP_INTF_1_VIDEO_MISR_CTRL_OFFS                                          (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x00000180)
#define HWIO_MMSS_MDP_INTF_1_VIDEO_MISR_SIGNATURE_OFFS                                     (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x00000184)
#define HWIO_MMSS_MDP_INTF_1_CMD_0_MISR_CTRL_OFFS                                          (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x00000190)
#define HWIO_MMSS_MDP_INTF_1_CMD_0_MISR_SIGNATURE_OFFS                                     (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x00000194)
#define HWIO_MMSS_MDP_INTF_1_CMD_1_MISR_CTRL_OFFS                                          (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x000001a0)
#define HWIO_MMSS_MDP_INTF_1_CMD_1_MISR_SIGNATURE_OFFS                                     (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x000001a4)
#define HWIO_MMSS_MDP_INTF_1_CMD_2_MISR_CTRL_OFFS                                          (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x000001b0)
#define HWIO_MMSS_MDP_INTF_1_CMD_2_MISR_SIGNATURE_OFFS                                     (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x000001b4)
#define HWIO_MMSS_MDP_INTF_1_INTF_INTR_EN_OFFS                                             (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x000001c0)
#define HWIO_MMSS_MDP_INTF_1_INTF_INTR_STATUS_OFFS                                         (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x000001c4)
#define HWIO_MMSS_MDP_INTF_1_INTF_INTR_CLEAR_OFFS                                          (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x000001c8)
#define HWIO_MMSS_MDP_INTF_1_SFI_VIDEO_CTRL_OFFS                                           (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x000001d0)
#define HWIO_MMSS_MDP_INTF_1_SFI_VIDEO_DET_STATUS_OFFS                                     (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x000001d4)
#define HWIO_MMSS_MDP_INTF_1_SFI_VIDEO_IN_CONF_OFFS                                        (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x000001d8)
#define HWIO_MMSS_MDP_INTF_1_SFI_VIDEO_OUT_CONF_OFFS                                       (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x000001dc)
#define HWIO_MMSS_MDP_INTF_1_SFI_VIDEO_IN_STATUS0_OFFS                                     (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x000001e0)
#define HWIO_MMSS_MDP_INTF_1_SFI_VIDEO_IN_STATUS1_OFFS                                     (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x000001e4)
#define HWIO_MMSS_MDP_INTF_1_SFI_VIDEO_OUT_STATUS0_OFFS                                    (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x000001e8)
#define HWIO_MMSS_MDP_INTF_1_SFI_VIDEO_OUT_STATUS1_OFFS                                    (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x000001ec)
#define HWIO_MMSS_MDP_INTF_1_SFI_CMD_0_CTRL_OFFS                                           (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x000001f0)
#define HWIO_MMSS_MDP_INTF_1_SFI_CMD_0_DET_STATUS_OFFS                                     (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x000001f4)
#define HWIO_MMSS_MDP_INTF_1_SFI_CMD_0_IN_CONF_OFFS                                        (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x000001f8)
#define HWIO_MMSS_MDP_INTF_1_SFI_CMD_0_OUT_CONF_OFFS                                       (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x000001fc)
#define HWIO_MMSS_MDP_INTF_1_SFI_CMD_0_IN_STATUS0_OFFS                                     (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x00000200)
#define HWIO_MMSS_MDP_INTF_1_SFI_CMD_0_IN_STATUS1_OFFS                                     (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x00000204)
#define HWIO_MMSS_MDP_INTF_1_SFI_CMD_0_OUT_STATUS0_OFFS                                    (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x00000208)
#define HWIO_MMSS_MDP_INTF_1_SFI_CMD_0_OUT_STATUS1_OFFS                                    (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x0000020c)
#define HWIO_MMSS_MDP_INTF_1_SFI_CMD_1_CTRL_OFFS                                           (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x00000210)
#define HWIO_MMSS_MDP_INTF_1_SFI_CMD_1_DET_STATUS_OFFS                                     (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x00000214)
#define HWIO_MMSS_MDP_INTF_1_SFI_CMD_1_IN_CONF_OFFS                                        (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x00000218)
#define HWIO_MMSS_MDP_INTF_1_SFI_CMD_1_OUT_CONF_OFFS                                       (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x0000021c)
#define HWIO_MMSS_MDP_INTF_1_SFI_CMD_1_IN_STATUS0_OFFS                                     (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x00000220)
#define HWIO_MMSS_MDP_INTF_1_SFI_CMD_1_IN_STATUS1_OFFS                                     (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x00000224)
#define HWIO_MMSS_MDP_INTF_1_SFI_CMD_1_OUT_STATUS0_OFFS                                    (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x00000228)
#define HWIO_MMSS_MDP_INTF_1_SFI_CMD_1_OUT_STATUS1_OFFS                                    (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x0000022c)
#define HWIO_MMSS_MDP_INTF_1_SFI_CMD_2_CTRL_OFFS                                           (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x00000230)
#define HWIO_MMSS_MDP_INTF_1_SFI_CMD_2_DET_STATUS_OFFS                                     (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x00000234)
#define HWIO_MMSS_MDP_INTF_1_SFI_CMD_2_IN_CONF_OFFS                                        (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x00000238)
#define HWIO_MMSS_MDP_INTF_1_SFI_CMD_2_OUT_CONF_OFFS                                       (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x0000023c)
#define HWIO_MMSS_MDP_INTF_1_SFI_CMD_2_IN_STATUS0_OFFS                                     (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x00000240)
#define HWIO_MMSS_MDP_INTF_1_SFI_CMD_2_IN_STATUS1_OFFS                                     (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x00000244)
#define HWIO_MMSS_MDP_INTF_1_SFI_CMD_2_OUT_STATUS0_OFFS                                    (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x00000248)
#define HWIO_MMSS_MDP_INTF_1_SFI_CMD_2_OUT_STATUS1_OFFS                                    (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x0000024c)
#define HWIO_MMSS_MDP_INTF_1_PROG_LINE_INTR_CONF_OFFS                                      (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x00000250)
#define HWIO_MMSS_MDP_INTF_1_EDP_PSR_UPDATE_CTRL_OFFS                                      (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x00000254)
#define HWIO_MMSS_MDP_INTF_1_EDP_PSR_OVERRIDE_OFFS                                         (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x00000258)
#define HWIO_MMSS_MDP_INTF_1_HDMI_DC_MODE_OFFS                                             (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x00000260)
#define HWIO_MMSS_MDP_INTF_1_VBLANK_END_CONF_OFFS                                          (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x00000264)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_INTF_2 
*--------------------------------------------------------------------------*/
#define MMSS_MDP_INTF_2_REG_BASE_OFFS                                                      0x0006c000
#define HWIO_MMSS_MDP_INTF_2_TIMING_ENGINE_EN_OFFS                                         (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_INTF_2_INTF_CONFIG_OFFS                                              (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_INTF_2_HSYNC_CTL_OFFS                                                (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_INTF_2_VSYNC_PERIOD_F0_OFFS                                          (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_MDP_INTF_2_VSYNC_PERIOD_F1_OFFS                                          (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_INTF_2_VSYNC_PULSE_WIDTH_F0_OFFS                                     (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_MDP_INTF_2_VSYNC_PULSE_WIDTH_F1_OFFS                                     (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_MDP_INTF_2_DISPLAY_V_START_F0_OFFS                                       (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_MDP_INTF_2_DISPLAY_V_START_F1_OFFS                                       (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_INTF_2_DISPLAY_V_END_F0_OFFS                                         (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_INTF_2_DISPLAY_V_END_F1_OFFS                                         (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_MDP_INTF_2_ACTIVE_V_START_F0_OFFS                                        (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_MDP_INTF_2_ACTIVE_V_START_F1_OFFS                                        (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_MDP_INTF_2_ACTIVE_V_END_F0_OFFS                                          (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_MDP_INTF_2_ACTIVE_V_END_F1_OFFS                                          (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_MDP_INTF_2_DISPLAY_HCTL_OFFS                                             (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_MDP_INTF_2_ACTIVE_HCTL_OFFS                                              (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x00000040)
#define HWIO_MMSS_MDP_INTF_2_BORDER_COLOR_OFFS                                             (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x00000044)
#define HWIO_MMSS_MDP_INTF_2_UNDERFLOW_COLOR_OFFS                                          (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_MDP_INTF_2_HSYNC_SKEW_OFFS                                               (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x0000004c)
#define HWIO_MMSS_MDP_INTF_2_POLARITY_CTL_OFFS                                             (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_MDP_INTF_2_TEST_CTL_OFFS                                                 (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_MDP_INTF_2_TP_COLOR0_OFFS                                                (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x00000058)
#define HWIO_MMSS_MDP_INTF_2_TP_COLOR1_OFFS                                                (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x0000005c)
#define HWIO_MMSS_MDP_INTF_2_DSI_CMD_MODE_TRIGGER_EN_OFFS                                  (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x00000084)
#define HWIO_MMSS_MDP_INTF_2_PANEL_FORMAT_OFFS                                             (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x00000090)
#define HWIO_MMSS_MDP_INTF_2_FRAME_LINE_COUNT_EN_OFFS                                      (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x000000a8)
#define HWIO_MMSS_MDP_INTF_2_FRAME_COUNT_OFFS                                              (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x000000ac)
#define HWIO_MMSS_MDP_INTF_2_LINE_COUNT_OFFS                                               (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x000000b0)
#define HWIO_MMSS_MDP_INTF_2_DEFLICKER_CONFIG_OFFS                                         (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x000000f0)
#define HWIO_MMSS_MDP_INTF_2_DEFLICKER_STRNG_COEFF_OFFS                                    (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x000000f4)
#define HWIO_MMSS_MDP_INTF_2_DEFLICKER_WEAK_COEFF_OFFS                                     (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x000000f8)
#define HWIO_MMSS_MDP_INTF_2_TPG_ENABLE_OFFS                                               (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x00000100)
#define HWIO_MMSS_MDP_INTF_2_TPG_MAIN_CONTROL_OFFS                                         (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x00000104)
#define HWIO_MMSS_MDP_INTF_2_TPG_VIDEO_CONFIG_OFFS                                         (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x00000108)
#define HWIO_MMSS_MDP_INTF_2_TPG_COMPONENT_LIMITS_OFFS                                     (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x0000010c)
#define HWIO_MMSS_MDP_INTF_2_TPG_RECTANGLE_OFFS                                            (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x00000110)
#define HWIO_MMSS_MDP_INTF_2_TPG_INITIAL_VALUE_OFFS                                        (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x00000114)
#define HWIO_MMSS_MDP_INTF_2_TPG_BLACK_WHITE_PATTERN_FRAMES_OFFS                           (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x00000118)
#define HWIO_MMSS_MDP_INTF_2_TPG_RGB_MAPPING_OFFS                                          (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x0000011c)
#define HWIO_MMSS_MDP_INTF_2_CSC_MATRIX_COEFF_0_OFFS                                       (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x00000120)
#define HWIO_MMSS_MDP_INTF_2_CSC_MATRIX_COEFF_1_OFFS                                       (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x00000124)
#define HWIO_MMSS_MDP_INTF_2_CSC_MATRIX_COEFF_2_OFFS                                       (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x00000128)
#define HWIO_MMSS_MDP_INTF_2_CSC_MATRIX_COEFF_3_OFFS                                       (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x0000012c)
#define HWIO_MMSS_MDP_INTF_2_CSC_MATRIX_COEFF_4_OFFS                                       (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x00000130)
#define HWIO_MMSS_MDP_INTF_2_CSC_COMP0_PRECLAMP_OFFS                                       (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x00000134)
#define HWIO_MMSS_MDP_INTF_2_CSC_COMP1_PRECLAMP_OFFS                                       (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x00000138)
#define HWIO_MMSS_MDP_INTF_2_CSC_COMP2_PRECLAMP_OFFS                                       (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x0000013c)
#define HWIO_MMSS_MDP_INTF_2_CSC_COMP0_POSTCLAMP_OFFS                                      (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x00000140)
#define HWIO_MMSS_MDP_INTF_2_CSC_COMP1_POSTCLAMP_OFFS                                      (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x00000144)
#define HWIO_MMSS_MDP_INTF_2_CSC_COMP2_POSTCLAMP_OFFS                                      (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x00000148)
#define HWIO_MMSS_MDP_INTF_2_CSC_COMP0_PREBIAS_OFFS                                        (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x0000014c)
#define HWIO_MMSS_MDP_INTF_2_CSC_COMP1_PREBIAS_OFFS                                        (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x00000150)
#define HWIO_MMSS_MDP_INTF_2_CSC_COMP2_PREBIAS_OFFS                                        (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x00000154)
#define HWIO_MMSS_MDP_INTF_2_CSC_COMP0_POSTBIAS_OFFS                                       (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x00000158)
#define HWIO_MMSS_MDP_INTF_2_CSC_COMP1_POSTBIAS_OFFS                                       (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x0000015c)
#define HWIO_MMSS_MDP_INTF_2_CSC_COMP2_POSTBIAS_OFFS                                       (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x00000160)
#define HWIO_MMSS_MDP_INTF_2_STATUS_OFFS                                                   (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x00000164)
#define HWIO_MMSS_MDP_INTF_2_PROG_FETCH_START_OFFS                                         (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x00000170)
#define HWIO_MMSS_MDP_INTF_2_VIDEO_MISR_CTRL_OFFS                                          (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x00000180)
#define HWIO_MMSS_MDP_INTF_2_VIDEO_MISR_SIGNATURE_OFFS                                     (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x00000184)
#define HWIO_MMSS_MDP_INTF_2_CMD_0_MISR_CTRL_OFFS                                          (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x00000190)
#define HWIO_MMSS_MDP_INTF_2_CMD_0_MISR_SIGNATURE_OFFS                                     (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x00000194)
#define HWIO_MMSS_MDP_INTF_2_CMD_1_MISR_CTRL_OFFS                                          (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x000001a0)
#define HWIO_MMSS_MDP_INTF_2_CMD_1_MISR_SIGNATURE_OFFS                                     (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x000001a4)
#define HWIO_MMSS_MDP_INTF_2_CMD_2_MISR_CTRL_OFFS                                          (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x000001b0)
#define HWIO_MMSS_MDP_INTF_2_CMD_2_MISR_SIGNATURE_OFFS                                     (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x000001b4)
#define HWIO_MMSS_MDP_INTF_2_INTF_INTR_EN_OFFS                                             (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x000001c0)
#define HWIO_MMSS_MDP_INTF_2_INTF_INTR_STATUS_OFFS                                         (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x000001c4)
#define HWIO_MMSS_MDP_INTF_2_INTF_INTR_CLEAR_OFFS                                          (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x000001c8)
#define HWIO_MMSS_MDP_INTF_2_SFI_VIDEO_CTRL_OFFS                                           (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x000001d0)
#define HWIO_MMSS_MDP_INTF_2_SFI_VIDEO_DET_STATUS_OFFS                                     (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x000001d4)
#define HWIO_MMSS_MDP_INTF_2_SFI_VIDEO_IN_CONF_OFFS                                        (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x000001d8)
#define HWIO_MMSS_MDP_INTF_2_SFI_VIDEO_OUT_CONF_OFFS                                       (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x000001dc)
#define HWIO_MMSS_MDP_INTF_2_SFI_VIDEO_IN_STATUS0_OFFS                                     (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x000001e0)
#define HWIO_MMSS_MDP_INTF_2_SFI_VIDEO_IN_STATUS1_OFFS                                     (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x000001e4)
#define HWIO_MMSS_MDP_INTF_2_SFI_VIDEO_OUT_STATUS0_OFFS                                    (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x000001e8)
#define HWIO_MMSS_MDP_INTF_2_SFI_VIDEO_OUT_STATUS1_OFFS                                    (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x000001ec)
#define HWIO_MMSS_MDP_INTF_2_SFI_CMD_0_CTRL_OFFS                                           (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x000001f0)
#define HWIO_MMSS_MDP_INTF_2_SFI_CMD_0_DET_STATUS_OFFS                                     (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x000001f4)
#define HWIO_MMSS_MDP_INTF_2_SFI_CMD_0_IN_CONF_OFFS                                        (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x000001f8)
#define HWIO_MMSS_MDP_INTF_2_SFI_CMD_0_OUT_CONF_OFFS                                       (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x000001fc)
#define HWIO_MMSS_MDP_INTF_2_SFI_CMD_0_IN_STATUS0_OFFS                                     (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x00000200)
#define HWIO_MMSS_MDP_INTF_2_SFI_CMD_0_IN_STATUS1_OFFS                                     (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x00000204)
#define HWIO_MMSS_MDP_INTF_2_SFI_CMD_0_OUT_STATUS0_OFFS                                    (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x00000208)
#define HWIO_MMSS_MDP_INTF_2_SFI_CMD_0_OUT_STATUS1_OFFS                                    (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x0000020c)
#define HWIO_MMSS_MDP_INTF_2_SFI_CMD_1_CTRL_OFFS                                           (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x00000210)
#define HWIO_MMSS_MDP_INTF_2_SFI_CMD_1_DET_STATUS_OFFS                                     (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x00000214)
#define HWIO_MMSS_MDP_INTF_2_SFI_CMD_1_IN_CONF_OFFS                                        (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x00000218)
#define HWIO_MMSS_MDP_INTF_2_SFI_CMD_1_OUT_CONF_OFFS                                       (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x0000021c)
#define HWIO_MMSS_MDP_INTF_2_SFI_CMD_1_IN_STATUS0_OFFS                                     (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x00000220)
#define HWIO_MMSS_MDP_INTF_2_SFI_CMD_1_IN_STATUS1_OFFS                                     (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x00000224)
#define HWIO_MMSS_MDP_INTF_2_SFI_CMD_1_OUT_STATUS0_OFFS                                    (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x00000228)
#define HWIO_MMSS_MDP_INTF_2_SFI_CMD_1_OUT_STATUS1_OFFS                                    (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x0000022c)
#define HWIO_MMSS_MDP_INTF_2_SFI_CMD_2_CTRL_OFFS                                           (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x00000230)
#define HWIO_MMSS_MDP_INTF_2_SFI_CMD_2_DET_STATUS_OFFS                                     (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x00000234)
#define HWIO_MMSS_MDP_INTF_2_SFI_CMD_2_IN_CONF_OFFS                                        (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x00000238)
#define HWIO_MMSS_MDP_INTF_2_SFI_CMD_2_OUT_CONF_OFFS                                       (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x0000023c)
#define HWIO_MMSS_MDP_INTF_2_SFI_CMD_2_IN_STATUS0_OFFS                                     (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x00000240)
#define HWIO_MMSS_MDP_INTF_2_SFI_CMD_2_IN_STATUS1_OFFS                                     (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x00000244)
#define HWIO_MMSS_MDP_INTF_2_SFI_CMD_2_OUT_STATUS0_OFFS                                    (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x00000248)
#define HWIO_MMSS_MDP_INTF_2_SFI_CMD_2_OUT_STATUS1_OFFS                                    (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x0000024c)
#define HWIO_MMSS_MDP_INTF_2_PROG_LINE_INTR_CONF_OFFS                                      (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x00000250)
#define HWIO_MMSS_MDP_INTF_2_EDP_PSR_UPDATE_CTRL_OFFS                                      (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x00000254)
#define HWIO_MMSS_MDP_INTF_2_EDP_PSR_OVERRIDE_OFFS                                         (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x00000258)
#define HWIO_MMSS_MDP_INTF_2_HDMI_DC_MODE_OFFS                                             (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x00000260)
#define HWIO_MMSS_MDP_INTF_2_VBLANK_END_CONF_OFFS                                          (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x00000264)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_INTF_3 
*--------------------------------------------------------------------------*/
#define MMSS_MDP_INTF_3_REG_BASE_OFFS                                                      0x0006c800
#define HWIO_MMSS_MDP_INTF_3_TIMING_ENGINE_EN_OFFS                                         (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_INTF_3_INTF_CONFIG_OFFS                                              (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_INTF_3_HSYNC_CTL_OFFS                                                (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_INTF_3_VSYNC_PERIOD_F0_OFFS                                          (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_MDP_INTF_3_VSYNC_PERIOD_F1_OFFS                                          (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_INTF_3_VSYNC_PULSE_WIDTH_F0_OFFS                                     (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_MDP_INTF_3_VSYNC_PULSE_WIDTH_F1_OFFS                                     (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_MDP_INTF_3_DISPLAY_V_START_F0_OFFS                                       (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_MDP_INTF_3_DISPLAY_V_START_F1_OFFS                                       (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_INTF_3_DISPLAY_V_END_F0_OFFS                                         (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_INTF_3_DISPLAY_V_END_F1_OFFS                                         (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_MDP_INTF_3_ACTIVE_V_START_F0_OFFS                                        (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_MDP_INTF_3_ACTIVE_V_START_F1_OFFS                                        (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_MDP_INTF_3_ACTIVE_V_END_F0_OFFS                                          (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_MDP_INTF_3_ACTIVE_V_END_F1_OFFS                                          (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_MDP_INTF_3_DISPLAY_HCTL_OFFS                                             (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_MDP_INTF_3_ACTIVE_HCTL_OFFS                                              (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x00000040)
#define HWIO_MMSS_MDP_INTF_3_BORDER_COLOR_OFFS                                             (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x00000044)
#define HWIO_MMSS_MDP_INTF_3_UNDERFLOW_COLOR_OFFS                                          (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_MDP_INTF_3_HSYNC_SKEW_OFFS                                               (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x0000004c)
#define HWIO_MMSS_MDP_INTF_3_POLARITY_CTL_OFFS                                             (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_MDP_INTF_3_TEST_CTL_OFFS                                                 (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_MDP_INTF_3_TP_COLOR0_OFFS                                                (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x00000058)
#define HWIO_MMSS_MDP_INTF_3_TP_COLOR1_OFFS                                                (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x0000005c)
#define HWIO_MMSS_MDP_INTF_3_DSI_CMD_MODE_TRIGGER_EN_OFFS                                  (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x00000084)
#define HWIO_MMSS_MDP_INTF_3_PANEL_FORMAT_OFFS                                             (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x00000090)
#define HWIO_MMSS_MDP_INTF_3_FRAME_LINE_COUNT_EN_OFFS                                      (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x000000a8)
#define HWIO_MMSS_MDP_INTF_3_FRAME_COUNT_OFFS                                              (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x000000ac)
#define HWIO_MMSS_MDP_INTF_3_LINE_COUNT_OFFS                                               (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x000000b0)
#define HWIO_MMSS_MDP_INTF_3_DEFLICKER_CONFIG_OFFS                                         (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x000000f0)
#define HWIO_MMSS_MDP_INTF_3_DEFLICKER_STRNG_COEFF_OFFS                                    (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x000000f4)
#define HWIO_MMSS_MDP_INTF_3_DEFLICKER_WEAK_COEFF_OFFS                                     (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x000000f8)
#define HWIO_MMSS_MDP_INTF_3_TPG_ENABLE_OFFS                                               (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x00000100)
#define HWIO_MMSS_MDP_INTF_3_TPG_MAIN_CONTROL_OFFS                                         (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x00000104)
#define HWIO_MMSS_MDP_INTF_3_TPG_VIDEO_CONFIG_OFFS                                         (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x00000108)
#define HWIO_MMSS_MDP_INTF_3_TPG_COMPONENT_LIMITS_OFFS                                     (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x0000010c)
#define HWIO_MMSS_MDP_INTF_3_TPG_RECTANGLE_OFFS                                            (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x00000110)
#define HWIO_MMSS_MDP_INTF_3_TPG_INITIAL_VALUE_OFFS                                        (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x00000114)
#define HWIO_MMSS_MDP_INTF_3_TPG_BLACK_WHITE_PATTERN_FRAMES_OFFS                           (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x00000118)
#define HWIO_MMSS_MDP_INTF_3_TPG_RGB_MAPPING_OFFS                                          (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x0000011c)
#define HWIO_MMSS_MDP_INTF_3_CSC_MATRIX_COEFF_0_OFFS                                       (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x00000120)
#define HWIO_MMSS_MDP_INTF_3_CSC_MATRIX_COEFF_1_OFFS                                       (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x00000124)
#define HWIO_MMSS_MDP_INTF_3_CSC_MATRIX_COEFF_2_OFFS                                       (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x00000128)
#define HWIO_MMSS_MDP_INTF_3_CSC_MATRIX_COEFF_3_OFFS                                       (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x0000012c)
#define HWIO_MMSS_MDP_INTF_3_CSC_MATRIX_COEFF_4_OFFS                                       (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x00000130)
#define HWIO_MMSS_MDP_INTF_3_CSC_COMP0_PRECLAMP_OFFS                                       (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x00000134)
#define HWIO_MMSS_MDP_INTF_3_CSC_COMP1_PRECLAMP_OFFS                                       (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x00000138)
#define HWIO_MMSS_MDP_INTF_3_CSC_COMP2_PRECLAMP_OFFS                                       (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x0000013c)
#define HWIO_MMSS_MDP_INTF_3_CSC_COMP0_POSTCLAMP_OFFS                                      (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x00000140)
#define HWIO_MMSS_MDP_INTF_3_CSC_COMP1_POSTCLAMP_OFFS                                      (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x00000144)
#define HWIO_MMSS_MDP_INTF_3_CSC_COMP2_POSTCLAMP_OFFS                                      (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x00000148)
#define HWIO_MMSS_MDP_INTF_3_CSC_COMP0_PREBIAS_OFFS                                        (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x0000014c)
#define HWIO_MMSS_MDP_INTF_3_CSC_COMP1_PREBIAS_OFFS                                        (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x00000150)
#define HWIO_MMSS_MDP_INTF_3_CSC_COMP2_PREBIAS_OFFS                                        (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x00000154)
#define HWIO_MMSS_MDP_INTF_3_CSC_COMP0_POSTBIAS_OFFS                                       (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x00000158)
#define HWIO_MMSS_MDP_INTF_3_CSC_COMP1_POSTBIAS_OFFS                                       (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x0000015c)
#define HWIO_MMSS_MDP_INTF_3_CSC_COMP2_POSTBIAS_OFFS                                       (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x00000160)
#define HWIO_MMSS_MDP_INTF_3_STATUS_OFFS                                                   (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x00000164)
#define HWIO_MMSS_MDP_INTF_3_PROG_FETCH_START_OFFS                                         (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x00000170)
#define HWIO_MMSS_MDP_INTF_3_VIDEO_MISR_CTRL_OFFS                                          (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x00000180)
#define HWIO_MMSS_MDP_INTF_3_VIDEO_MISR_SIGNATURE_OFFS                                     (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x00000184)
#define HWIO_MMSS_MDP_INTF_3_CMD_0_MISR_CTRL_OFFS                                          (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x00000190)
#define HWIO_MMSS_MDP_INTF_3_CMD_0_MISR_SIGNATURE_OFFS                                     (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x00000194)
#define HWIO_MMSS_MDP_INTF_3_CMD_1_MISR_CTRL_OFFS                                          (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x000001a0)
#define HWIO_MMSS_MDP_INTF_3_CMD_1_MISR_SIGNATURE_OFFS                                     (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x000001a4)
#define HWIO_MMSS_MDP_INTF_3_CMD_2_MISR_CTRL_OFFS                                          (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x000001b0)
#define HWIO_MMSS_MDP_INTF_3_CMD_2_MISR_SIGNATURE_OFFS                                     (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x000001b4)
#define HWIO_MMSS_MDP_INTF_3_INTF_INTR_EN_OFFS                                             (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x000001c0)
#define HWIO_MMSS_MDP_INTF_3_INTF_INTR_STATUS_OFFS                                         (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x000001c4)
#define HWIO_MMSS_MDP_INTF_3_INTF_INTR_CLEAR_OFFS                                          (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x000001c8)
#define HWIO_MMSS_MDP_INTF_3_SFI_VIDEO_CTRL_OFFS                                           (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x000001d0)
#define HWIO_MMSS_MDP_INTF_3_SFI_VIDEO_DET_STATUS_OFFS                                     (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x000001d4)
#define HWIO_MMSS_MDP_INTF_3_SFI_VIDEO_IN_CONF_OFFS                                        (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x000001d8)
#define HWIO_MMSS_MDP_INTF_3_SFI_VIDEO_OUT_CONF_OFFS                                       (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x000001dc)
#define HWIO_MMSS_MDP_INTF_3_SFI_VIDEO_IN_STATUS0_OFFS                                     (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x000001e0)
#define HWIO_MMSS_MDP_INTF_3_SFI_VIDEO_IN_STATUS1_OFFS                                     (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x000001e4)
#define HWIO_MMSS_MDP_INTF_3_SFI_VIDEO_OUT_STATUS0_OFFS                                    (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x000001e8)
#define HWIO_MMSS_MDP_INTF_3_SFI_VIDEO_OUT_STATUS1_OFFS                                    (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x000001ec)
#define HWIO_MMSS_MDP_INTF_3_SFI_CMD_0_CTRL_OFFS                                           (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x000001f0)
#define HWIO_MMSS_MDP_INTF_3_SFI_CMD_0_DET_STATUS_OFFS                                     (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x000001f4)
#define HWIO_MMSS_MDP_INTF_3_SFI_CMD_0_IN_CONF_OFFS                                        (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x000001f8)
#define HWIO_MMSS_MDP_INTF_3_SFI_CMD_0_OUT_CONF_OFFS                                       (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x000001fc)
#define HWIO_MMSS_MDP_INTF_3_SFI_CMD_0_IN_STATUS0_OFFS                                     (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x00000200)
#define HWIO_MMSS_MDP_INTF_3_SFI_CMD_0_IN_STATUS1_OFFS                                     (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x00000204)
#define HWIO_MMSS_MDP_INTF_3_SFI_CMD_0_OUT_STATUS0_OFFS                                    (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x00000208)
#define HWIO_MMSS_MDP_INTF_3_SFI_CMD_0_OUT_STATUS1_OFFS                                    (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x0000020c)
#define HWIO_MMSS_MDP_INTF_3_SFI_CMD_1_CTRL_OFFS                                           (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x00000210)
#define HWIO_MMSS_MDP_INTF_3_SFI_CMD_1_DET_STATUS_OFFS                                     (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x00000214)
#define HWIO_MMSS_MDP_INTF_3_SFI_CMD_1_IN_CONF_OFFS                                        (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x00000218)
#define HWIO_MMSS_MDP_INTF_3_SFI_CMD_1_OUT_CONF_OFFS                                       (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x0000021c)
#define HWIO_MMSS_MDP_INTF_3_SFI_CMD_1_IN_STATUS0_OFFS                                     (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x00000220)
#define HWIO_MMSS_MDP_INTF_3_SFI_CMD_1_IN_STATUS1_OFFS                                     (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x00000224)
#define HWIO_MMSS_MDP_INTF_3_SFI_CMD_1_OUT_STATUS0_OFFS                                    (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x00000228)
#define HWIO_MMSS_MDP_INTF_3_SFI_CMD_1_OUT_STATUS1_OFFS                                    (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x0000022c)
#define HWIO_MMSS_MDP_INTF_3_SFI_CMD_2_CTRL_OFFS                                           (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x00000230)
#define HWIO_MMSS_MDP_INTF_3_SFI_CMD_2_DET_STATUS_OFFS                                     (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x00000234)
#define HWIO_MMSS_MDP_INTF_3_SFI_CMD_2_IN_CONF_OFFS                                        (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x00000238)
#define HWIO_MMSS_MDP_INTF_3_SFI_CMD_2_OUT_CONF_OFFS                                       (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x0000023c)
#define HWIO_MMSS_MDP_INTF_3_SFI_CMD_2_IN_STATUS0_OFFS                                     (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x00000240)
#define HWIO_MMSS_MDP_INTF_3_SFI_CMD_2_IN_STATUS1_OFFS                                     (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x00000244)
#define HWIO_MMSS_MDP_INTF_3_SFI_CMD_2_OUT_STATUS0_OFFS                                    (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x00000248)
#define HWIO_MMSS_MDP_INTF_3_SFI_CMD_2_OUT_STATUS1_OFFS                                    (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x0000024c)
#define HWIO_MMSS_MDP_INTF_3_PROG_LINE_INTR_CONF_OFFS                                      (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x00000250)
#define HWIO_MMSS_MDP_INTF_3_EDP_PSR_UPDATE_CTRL_OFFS                                      (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x00000254)
#define HWIO_MMSS_MDP_INTF_3_EDP_PSR_OVERRIDE_OFFS                                         (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x00000258)
#define HWIO_MMSS_MDP_INTF_3_HDMI_DC_MODE_OFFS                                             (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x00000260)
#define HWIO_MMSS_MDP_INTF_3_VBLANK_END_CONF_OFFS                                          (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x00000264)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_INTF_4
*--------------------------------------------------------------------------*/
#define MMSS_MDP_INTF_4_REG_BASE_OFFS                                                      0x0006d000
#define HWIO_MMSS_MDP_INTF_4_TIMING_ENGINE_EN_OFFS                                         (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_INTF_4_INTF_CONFIG_OFFS                                              (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_INTF_4_HSYNC_CTL_OFFS                                                (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_INTF_4_VSYNC_PERIOD_F0_OFFS                                          (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_MDP_INTF_4_VSYNC_PERIOD_F1_OFFS                                          (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_INTF_4_VSYNC_PULSE_WIDTH_F0_OFFS                                     (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_MDP_INTF_4_VSYNC_PULSE_WIDTH_F1_OFFS                                     (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_MDP_INTF_4_DISPLAY_V_START_F0_OFFS                                       (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_MDP_INTF_4_DISPLAY_V_START_F1_OFFS                                       (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_INTF_4_DISPLAY_V_END_F0_OFFS                                         (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_INTF_4_DISPLAY_V_END_F1_OFFS                                         (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_MDP_INTF_4_ACTIVE_V_START_F0_OFFS                                        (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_MDP_INTF_4_ACTIVE_V_START_F1_OFFS                                        (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_MDP_INTF_4_ACTIVE_V_END_F0_OFFS                                          (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_MDP_INTF_4_ACTIVE_V_END_F1_OFFS                                          (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_MDP_INTF_4_DISPLAY_HCTL_OFFS                                             (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_MDP_INTF_4_ACTIVE_HCTL_OFFS                                              (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x00000040)
#define HWIO_MMSS_MDP_INTF_4_BORDER_COLOR_OFFS                                             (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x00000044)
#define HWIO_MMSS_MDP_INTF_4_UNDERFLOW_COLOR_OFFS                                          (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_MDP_INTF_4_HSYNC_SKEW_OFFS                                               (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x0000004c)
#define HWIO_MMSS_MDP_INTF_4_POLARITY_CTL_OFFS                                             (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_MDP_INTF_4_TEST_CTL_OFFS                                                 (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_MDP_INTF_4_TP_COLOR0_OFFS                                                (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x00000058)
#define HWIO_MMSS_MDP_INTF_4_TP_COLOR1_OFFS                                                (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x0000005c)
#define HWIO_MMSS_MDP_INTF_4_DSI_CMD_MODE_TRIGGER_EN_OFFS                                  (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x00000084)
#define HWIO_MMSS_MDP_INTF_4_PANEL_FORMAT_OFFS                                             (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x00000090)
#define HWIO_MMSS_MDP_INTF_4_FRAME_LINE_COUNT_EN_OFFS                                      (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x000000a8)
#define HWIO_MMSS_MDP_INTF_4_FRAME_COUNT_OFFS                                              (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x000000ac)
#define HWIO_MMSS_MDP_INTF_4_LINE_COUNT_OFFS                                               (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x000000b0)
#define HWIO_MMSS_MDP_INTF_4_DEFLICKER_CONFIG_OFFS                                         (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x000000f0)
#define HWIO_MMSS_MDP_INTF_4_DEFLICKER_STRNG_COEFF_OFFS                                    (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x000000f4)
#define HWIO_MMSS_MDP_INTF_4_DEFLICKER_WEAK_COEFF_OFFS                                     (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x000000f8)
#define HWIO_MMSS_MDP_INTF_4_TPG_ENABLE_OFFS                                               (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x00000100)
#define HWIO_MMSS_MDP_INTF_4_TPG_MAIN_CONTROL_OFFS                                         (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x00000104)
#define HWIO_MMSS_MDP_INTF_4_TPG_VIDEO_CONFIG_OFFS                                         (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x00000108)
#define HWIO_MMSS_MDP_INTF_4_TPG_COMPONENT_LIMITS_OFFS                                     (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x0000010c)
#define HWIO_MMSS_MDP_INTF_4_TPG_RECTANGLE_OFFS                                            (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x00000110)
#define HWIO_MMSS_MDP_INTF_4_TPG_INITIAL_VALUE_OFFS                                        (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x00000114)
#define HWIO_MMSS_MDP_INTF_4_TPG_BLACK_WHITE_PATTERN_FRAMES_OFFS                           (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x00000118)
#define HWIO_MMSS_MDP_INTF_4_TPG_RGB_MAPPING_OFFS                                          (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x0000011c)
#define HWIO_MMSS_MDP_INTF_4_CSC_MATRIX_COEFF_0_OFFS                                       (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x00000120)
#define HWIO_MMSS_MDP_INTF_4_CSC_MATRIX_COEFF_1_OFFS                                       (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x00000124)
#define HWIO_MMSS_MDP_INTF_4_CSC_MATRIX_COEFF_2_OFFS                                       (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x00000128)
#define HWIO_MMSS_MDP_INTF_4_CSC_MATRIX_COEFF_3_OFFS                                       (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x0000012c)
#define HWIO_MMSS_MDP_INTF_4_CSC_MATRIX_COEFF_4_OFFS                                       (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x00000130)
#define HWIO_MMSS_MDP_INTF_4_CSC_COMP0_PRECLAMP_OFFS                                       (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x00000134)
#define HWIO_MMSS_MDP_INTF_4_CSC_COMP1_PRECLAMP_OFFS                                       (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x00000138)
#define HWIO_MMSS_MDP_INTF_4_CSC_COMP2_PRECLAMP_OFFS                                       (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x0000013c)
#define HWIO_MMSS_MDP_INTF_4_CSC_COMP0_POSTCLAMP_OFFS                                      (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x00000140)
#define HWIO_MMSS_MDP_INTF_4_CSC_COMP1_POSTCLAMP_OFFS                                      (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x00000144)
#define HWIO_MMSS_MDP_INTF_4_CSC_COMP2_POSTCLAMP_OFFS                                      (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x00000148)
#define HWIO_MMSS_MDP_INTF_4_CSC_COMP0_PREBIAS_OFFS                                        (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x0000014c)
#define HWIO_MMSS_MDP_INTF_4_CSC_COMP1_PREBIAS_OFFS                                        (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x00000150)
#define HWIO_MMSS_MDP_INTF_4_CSC_COMP2_PREBIAS_OFFS                                        (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x00000154)
#define HWIO_MMSS_MDP_INTF_4_CSC_COMP0_POSTBIAS_OFFS                                       (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x00000158)
#define HWIO_MMSS_MDP_INTF_4_CSC_COMP1_POSTBIAS_OFFS                                       (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x0000015c)
#define HWIO_MMSS_MDP_INTF_4_CSC_COMP2_POSTBIAS_OFFS                                       (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x00000160)
#define HWIO_MMSS_MDP_INTF_4_STATUS_OFFS                                                   (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x00000164)
#define HWIO_MMSS_MDP_INTF_4_PROG_FETCH_START_OFFS                                         (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x00000170)
#define HWIO_MMSS_MDP_INTF_4_VIDEO_MISR_CTRL_OFFS                                          (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x00000180)
#define HWIO_MMSS_MDP_INTF_4_VIDEO_MISR_SIGNATURE_OFFS                                     (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x00000184)
#define HWIO_MMSS_MDP_INTF_4_CMD_0_MISR_CTRL_OFFS                                          (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x00000190)
#define HWIO_MMSS_MDP_INTF_4_CMD_0_MISR_SIGNATURE_OFFS                                     (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x00000194)
#define HWIO_MMSS_MDP_INTF_4_CMD_1_MISR_CTRL_OFFS                                          (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x000001a0)
#define HWIO_MMSS_MDP_INTF_4_CMD_1_MISR_SIGNATURE_OFFS                                     (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x000001a4)
#define HWIO_MMSS_MDP_INTF_4_CMD_2_MISR_CTRL_OFFS                                          (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x000001b0)
#define HWIO_MMSS_MDP_INTF_4_CMD_2_MISR_SIGNATURE_OFFS                                     (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x000001b4)
#define HWIO_MMSS_MDP_INTF_4_INTF_INTR_EN_OFFS                                             (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x000001c0)
#define HWIO_MMSS_MDP_INTF_4_INTF_INTR_STATUS_OFFS                                         (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x000001c4)
#define HWIO_MMSS_MDP_INTF_4_INTF_INTR_CLEAR_OFFS                                          (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x000001c8)
#define HWIO_MMSS_MDP_INTF_4_SFI_VIDEO_CTRL_OFFS                                           (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x000001d0)
#define HWIO_MMSS_MDP_INTF_4_SFI_VIDEO_DET_STATUS_OFFS                                     (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x000001d4)
#define HWIO_MMSS_MDP_INTF_4_SFI_VIDEO_IN_CONF_OFFS                                        (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x000001d8)
#define HWIO_MMSS_MDP_INTF_4_SFI_VIDEO_OUT_CONF_OFFS                                       (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x000001dc)
#define HWIO_MMSS_MDP_INTF_4_SFI_VIDEO_IN_STATUS0_OFFS                                     (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x000001e0)
#define HWIO_MMSS_MDP_INTF_4_SFI_VIDEO_IN_STATUS1_OFFS                                     (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x000001e4)
#define HWIO_MMSS_MDP_INTF_4_SFI_VIDEO_OUT_STATUS0_OFFS                                    (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x000001e8)
#define HWIO_MMSS_MDP_INTF_4_SFI_VIDEO_OUT_STATUS1_OFFS                                    (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x000001ec)
#define HWIO_MMSS_MDP_INTF_4_SFI_CMD_0_CTRL_OFFS                                           (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x000001f0)
#define HWIO_MMSS_MDP_INTF_4_SFI_CMD_0_DET_STATUS_OFFS                                     (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x000001f4)
#define HWIO_MMSS_MDP_INTF_4_SFI_CMD_0_IN_CONF_OFFS                                        (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x000001f8)
#define HWIO_MMSS_MDP_INTF_4_SFI_CMD_0_OUT_CONF_OFFS                                       (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x000001fc)
#define HWIO_MMSS_MDP_INTF_4_SFI_CMD_0_IN_STATUS0_OFFS                                     (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x00000200)
#define HWIO_MMSS_MDP_INTF_4_SFI_CMD_0_IN_STATUS1_OFFS                                     (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x00000204)
#define HWIO_MMSS_MDP_INTF_4_SFI_CMD_0_OUT_STATUS0_OFFS                                    (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x00000208)
#define HWIO_MMSS_MDP_INTF_4_SFI_CMD_0_OUT_STATUS1_OFFS                                    (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x0000020c)
#define HWIO_MMSS_MDP_INTF_4_SFI_CMD_1_CTRL_OFFS                                           (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x00000210)
#define HWIO_MMSS_MDP_INTF_4_SFI_CMD_1_DET_STATUS_OFFS                                     (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x00000214)
#define HWIO_MMSS_MDP_INTF_4_SFI_CMD_1_IN_CONF_OFFS                                        (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x00000218)
#define HWIO_MMSS_MDP_INTF_4_SFI_CMD_1_OUT_CONF_OFFS                                       (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x0000021c)
#define HWIO_MMSS_MDP_INTF_4_SFI_CMD_1_IN_STATUS0_OFFS                                     (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x00000220)
#define HWIO_MMSS_MDP_INTF_4_SFI_CMD_1_IN_STATUS1_OFFS                                     (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x00000224)
#define HWIO_MMSS_MDP_INTF_4_SFI_CMD_1_OUT_STATUS0_OFFS                                    (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x00000228)
#define HWIO_MMSS_MDP_INTF_4_SFI_CMD_1_OUT_STATUS1_OFFS                                    (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x0000022c)
#define HWIO_MMSS_MDP_INTF_4_SFI_CMD_2_CTRL_OFFS                                           (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x00000230)
#define HWIO_MMSS_MDP_INTF_4_SFI_CMD_2_DET_STATUS_OFFS                                     (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x00000234)
#define HWIO_MMSS_MDP_INTF_4_SFI_CMD_2_IN_CONF_OFFS                                        (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x00000238)
#define HWIO_MMSS_MDP_INTF_4_SFI_CMD_2_OUT_CONF_OFFS                                       (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x0000023c)
#define HWIO_MMSS_MDP_INTF_4_SFI_CMD_2_IN_STATUS0_OFFS                                     (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x00000240)
#define HWIO_MMSS_MDP_INTF_4_SFI_CMD_2_IN_STATUS1_OFFS                                     (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x00000244)
#define HWIO_MMSS_MDP_INTF_4_SFI_CMD_2_OUT_STATUS0_OFFS                                    (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x00000248)
#define HWIO_MMSS_MDP_INTF_4_SFI_CMD_2_OUT_STATUS1_OFFS                                    (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x0000024c)
#define HWIO_MMSS_MDP_INTF_4_PROG_LINE_INTR_CONF_OFFS                                      (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x00000250)
#define HWIO_MMSS_MDP_INTF_4_EDP_PSR_UPDATE_CTRL_OFFS                                      (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x00000254)
#define HWIO_MMSS_MDP_INTF_4_EDP_PSR_OVERRIDE_OFFS                                         (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x00000258)
#define HWIO_MMSS_MDP_INTF_4_HDMI_DC_MODE_OFFS                                             (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x00000260)
#define HWIO_MMSS_MDP_INTF_4_VBLANK_END_CONF_OFFS                                          (MMSS_MDP_INTF_4_REG_BASE_OFFS + 0x00000264)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_PP_0 
*--------------------------------------------------------------------------*/
#define MMSS_MDP_PP_0_REG_BASE_OFFS                                                0x00071000
#define HWIO_MMSS_MDP_PP_0_TEAR_CHECK_EN_OFFS                                      (MMSS_MDP_PP_0_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_PP_0_SYNC_CONFIG_VSYNC_OFFS                                  (MMSS_MDP_PP_0_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_PP_0_SYNC_CONFIG_HEIGHT_OFFS                                 (MMSS_MDP_PP_0_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_PP_0_SYNC_WRCOUNT_OFFS                                       (MMSS_MDP_PP_0_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_MDP_PP_0_VSYNC_INIT_VAL_OFFS                                     (MMSS_MDP_PP_0_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_PP_0_INT_COUNT_VAL_OFFS                                      (MMSS_MDP_PP_0_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_MDP_PP_0_SYNC_THRESH_OFFS                                        (MMSS_MDP_PP_0_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_MDP_PP_0_START_POS_OFFS                                          (MMSS_MDP_PP_0_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_MDP_PP_0_RD_PTR_IRQ_OFFS                                         (MMSS_MDP_PP_0_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_PP_0_WR_PTR_IRQ_OFFS                                         (MMSS_MDP_PP_0_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_PP_0_OUT_LINE_COUNT_OFFS                                     (MMSS_MDP_PP_0_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_MDP_PP_0_PP_LINE_COUNT_OFFS                                      (MMSS_MDP_PP_0_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_MDP_PP_0_AUTOREFRESH_CONFIG_OFFS                                 (MMSS_MDP_PP_0_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_MDP_PP_0_FBC_MODE_OFFS                                           (MMSS_MDP_PP_0_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_MDP_PP_0_FBC_BUDGET_CTL_OFFS                                     (MMSS_MDP_PP_0_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_MDP_PP_0_FBC_LOSSY_MODE_OFFS                                     (MMSS_MDP_PP_0_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_MDP_PP_0_TEAR_DETECT_CTRL_OFFS                                   (MMSS_MDP_PP_0_REG_BASE_OFFS + 0x00000040)
#define HWIO_MMSS_MDP_PP_0_HW_PROFILE_c_CTRL_OFFS(c)                               (MMSS_MDP_PP_0_REG_BASE_OFFS + 0x00000080 + 0x10 * (c))
#define HWIO_MMSS_MDP_PP_0_HW_PROFILE_c_THRESHOLD_OFFS(c)                          (MMSS_MDP_PP_0_REG_BASE_OFFS + 0x00000084 + 0x10 * (c))
#define HWIO_MMSS_MDP_PP_0_HW_PROFILE_c_CNTR_OFFS(c)                               (MMSS_MDP_PP_0_REG_BASE_OFFS + 0x00000088 + 0x10 * (c))
#define HWIO_MMSS_MDP_PP_0_DSC_MODE_OFFS                                           (MMSS_MDP_PP_0_REG_BASE_OFFS + 0x000000a0)
#define HWIO_MMSS_MDP_PP_0_MDP_DISP_ENC_CLK_CTRL_OFFS                              (MMSS_MDP_PP_0_REG_BASE_OFFS + 0x000000a4)
#define HWIO_MMSS_MDP_PP_0_MDP_DISP_ENC_CLK_STATUS_OFFS                            (MMSS_MDP_PP_0_REG_BASE_OFFS + 0x000000a8)
#define HWIO_MMSS_MDP_PP_0_DCE_DATA_IN_SWAP_OFFS                                   (MMSS_MDP_PP_0_REG_BASE_OFFS + 0x000000ac)
#define HWIO_MMSS_MDP_PP_0_DCE_DATA_OUT_SWAP_OFFS                                  (MMSS_MDP_PP_0_REG_BASE_OFFS + 0x000000c8)
#define HWIO_MMSS_MDP_PP_0_SCM_MODE_OFFS                                           (MMSS_MDP_PP_0_REG_BASE_OFFS + 0x000000d0)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_PP_1
*--------------------------------------------------------------------------*/
#define MMSS_MDP_PP_1_REG_BASE_OFFS                                                0x00071800
#define HWIO_MMSS_MDP_PP_1_TEAR_CHECK_EN_OFFS                                      (MMSS_MDP_PP_1_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_PP_1_SYNC_CONFIG_VSYNC_OFFS                                  (MMSS_MDP_PP_1_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_PP_1_SYNC_CONFIG_HEIGHT_OFFS                                 (MMSS_MDP_PP_1_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_PP_1_SYNC_WRCOUNT_OFFS                                       (MMSS_MDP_PP_1_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_MDP_PP_1_VSYNC_INIT_VAL_OFFS                                     (MMSS_MDP_PP_1_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_PP_1_INT_COUNT_VAL_OFFS                                      (MMSS_MDP_PP_1_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_MDP_PP_1_SYNC_THRESH_OFFS                                        (MMSS_MDP_PP_1_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_MDP_PP_1_START_POS_OFFS                                          (MMSS_MDP_PP_1_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_MDP_PP_1_RD_PTR_IRQ_OFFS                                         (MMSS_MDP_PP_1_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_PP_1_WR_PTR_IRQ_OFFS                                         (MMSS_MDP_PP_1_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_PP_1_OUT_LINE_COUNT_OFFS                                     (MMSS_MDP_PP_1_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_MDP_PP_1_PP_LINE_COUNT_OFFS                                      (MMSS_MDP_PP_1_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_MDP_PP_1_AUTOREFRESH_CONFIG_OFFS                                 (MMSS_MDP_PP_1_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_MDP_PP_1_FBC_MODE_OFFS                                           (MMSS_MDP_PP_1_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_MDP_PP_1_FBC_BUDGET_CTL_OFFS                                     (MMSS_MDP_PP_1_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_MDP_PP_1_FBC_LOSSY_MODE_OFFS                                     (MMSS_MDP_PP_1_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_MDP_PP_1_TEAR_DETECT_CTRL_OFFS                                   (MMSS_MDP_PP_1_REG_BASE_OFFS + 0x00000040)
#define HWIO_MMSS_MDP_PP_1_HW_PROFILE_c_CTRL_OFFS(c)                               (MMSS_MDP_PP_1_REG_BASE_OFFS + 0x00000080 + 0x10 * (c))
#define HWIO_MMSS_MDP_PP_1_HW_PROFILE_c_THRESHOLD_OFFS(c)                          (MMSS_MDP_PP_1_REG_BASE_OFFS + 0x00000084 + 0x10 * (c))
#define HWIO_MMSS_MDP_PP_1_HW_PROFILE_c_CNTR_OFFS(c)                               (MMSS_MDP_PP_1_REG_BASE_OFFS + 0x00000088 + 0x10 * (c))
#define HWIO_MMSS_MDP_PP_1_DSC_MODE_OFFS                                           (MMSS_MDP_PP_1_REG_BASE_OFFS + 0x000000a0)
#define HWIO_MMSS_MDP_PP_1_MDP_DISP_ENC_CLK_CTRL_OFFS                              (MMSS_MDP_PP_1_REG_BASE_OFFS + 0x000000a4)
#define HWIO_MMSS_MDP_PP_1_MDP_DISP_ENC_CLK_STATUS_OFFS                            (MMSS_MDP_PP_1_REG_BASE_OFFS + 0x000000a8)
#define HWIO_MMSS_MDP_PP_1_DCE_DATA_IN_SWAP_OFFS                                   (MMSS_MDP_PP_1_REG_BASE_OFFS + 0x000000ac)
#define HWIO_MMSS_MDP_PP_1_DCE_DATA_OUT_SWAP_OFFS                                  (MMSS_MDP_PP_1_REG_BASE_OFFS + 0x000000c8)
#define HWIO_MMSS_MDP_PP_1_SCM_MODE_OFFS                                           (MMSS_MDP_PP_1_REG_BASE_OFFS + 0x000000d0)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_PP_2 
*--------------------------------------------------------------------------*/
#define MMSS_MDP_PP_2_REG_BASE_OFFS                                                0x00072000
#define HWIO_MMSS_MDP_PP_2_TEAR_CHECK_EN_OFFS                                      (MMSS_MDP_PP_2_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_PP_2_SYNC_CONFIG_VSYNC_OFFS                                  (MMSS_MDP_PP_2_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_PP_2_SYNC_CONFIG_HEIGHT_OFFS                                 (MMSS_MDP_PP_2_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_PP_2_SYNC_WRCOUNT_OFFS                                       (MMSS_MDP_PP_2_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_MDP_PP_2_VSYNC_INIT_VAL_OFFS                                     (MMSS_MDP_PP_2_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_PP_2_INT_COUNT_VAL_OFFS                                      (MMSS_MDP_PP_2_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_MDP_PP_2_SYNC_THRESH_OFFS                                        (MMSS_MDP_PP_2_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_MDP_PP_2_START_POS_OFFS                                          (MMSS_MDP_PP_2_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_MDP_PP_2_RD_PTR_IRQ_OFFS                                         (MMSS_MDP_PP_2_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_PP_2_WR_PTR_IRQ_OFFS                                         (MMSS_MDP_PP_2_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_PP_2_OUT_LINE_COUNT_OFFS                                     (MMSS_MDP_PP_2_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_MDP_PP_2_PP_LINE_COUNT_OFFS                                      (MMSS_MDP_PP_2_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_MDP_PP_2_AUTOREFRESH_CONFIG_OFFS                                 (MMSS_MDP_PP_2_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_MDP_PP_2_FBC_MODE_OFFS                                           (MMSS_MDP_PP_2_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_MDP_PP_2_FBC_BUDGET_CTL_OFFS                                     (MMSS_MDP_PP_2_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_MDP_PP_2_FBC_LOSSY_MODE_OFFS                                     (MMSS_MDP_PP_2_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_MDP_PP_2_TEAR_DETECT_CTRL_OFFS                                   (MMSS_MDP_PP_2_REG_BASE_OFFS + 0x00000040)
#define HWIO_MMSS_MDP_PP_2_HW_PROFILE_c_CTRL_OFFS(c)                               (MMSS_MDP_PP_2_REG_BASE_OFFS + 0x00000080 + 0x10 * (c))
#define HWIO_MMSS_MDP_PP_2_HW_PROFILE_c_THRESHOLD_OFFS(c)                          (MMSS_MDP_PP_2_REG_BASE_OFFS + 0x00000084 + 0x10 * (c))
#define HWIO_MMSS_MDP_PP_2_HW_PROFILE_c_CNTR_OFFS(c)                               (MMSS_MDP_PP_2_REG_BASE_OFFS + 0x00000088 + 0x10 * (c))
#define HWIO_MMSS_MDP_PP_2_DSC_MODE_OFFS                                           (MMSS_MDP_PP_2_REG_BASE_OFFS + 0x000000a0)
#define HWIO_MMSS_MDP_PP_2_MDP_DISP_ENC_CLK_CTRL_OFFS                              (MMSS_MDP_PP_2_REG_BASE_OFFS + 0x000000a4)
#define HWIO_MMSS_MDP_PP_2_MDP_DISP_ENC_CLK_STATUS_OFFS                            (MMSS_MDP_PP_2_REG_BASE_OFFS + 0x000000a8)
#define HWIO_MMSS_MDP_PP_2_DCE_DATA_IN_SWAP_OFFS                                   (MMSS_MDP_PP_2_REG_BASE_OFFS + 0x000000ac)
#define HWIO_MMSS_MDP_PP_2_DCE_DATA_OUT_SWAP_OFFS                                  (MMSS_MDP_PP_2_REG_BASE_OFFS + 0x000000c8)
#define HWIO_MMSS_MDP_PP_2_SCM_MODE_OFFS                                           (MMSS_MDP_PP_2_REG_BASE_OFFS + 0x000000d0)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_PP_3 
*--------------------------------------------------------------------------*/
#define MMSS_MDP_PP_3_REG_BASE_OFFS                                                0x00072800
#define HWIO_MMSS_MDP_PP_3_TEAR_CHECK_EN_OFFS                                      (MMSS_MDP_PP_3_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_PP_3_SYNC_CONFIG_VSYNC_OFFS                                  (MMSS_MDP_PP_3_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_PP_3_SYNC_CONFIG_HEIGHT_OFFS                                 (MMSS_MDP_PP_3_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_PP_3_SYNC_WRCOUNT_OFFS                                       (MMSS_MDP_PP_3_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_MDP_PP_3_VSYNC_INIT_VAL_OFFS                                     (MMSS_MDP_PP_3_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_PP_3_INT_COUNT_VAL_OFFS                                      (MMSS_MDP_PP_3_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_MDP_PP_3_SYNC_THRESH_OFFS                                        (MMSS_MDP_PP_3_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_MDP_PP_3_START_POS_OFFS                                          (MMSS_MDP_PP_3_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_MDP_PP_3_RD_PTR_IRQ_OFFS                                         (MMSS_MDP_PP_3_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_PP_3_WR_PTR_IRQ_OFFS                                         (MMSS_MDP_PP_3_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_PP_3_OUT_LINE_COUNT_OFFS                                     (MMSS_MDP_PP_3_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_MDP_PP_3_PP_LINE_COUNT_OFFS                                      (MMSS_MDP_PP_3_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_MDP_PP_3_AUTOREFRESH_CONFIG_OFFS                                 (MMSS_MDP_PP_3_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_MDP_PP_3_FBC_MODE_OFFS                                           (MMSS_MDP_PP_3_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_MDP_PP_3_FBC_BUDGET_CTL_OFFS                                     (MMSS_MDP_PP_3_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_MDP_PP_3_FBC_LOSSY_MODE_OFFS                                     (MMSS_MDP_PP_3_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_MDP_PP_3_TEAR_DETECT_CTRL_OFFS                                   (MMSS_MDP_PP_3_REG_BASE_OFFS + 0x00000040)
#define HWIO_MMSS_MDP_PP_3_HW_PROFILE_c_CTRL_OFFS(c)                               (MMSS_MDP_PP_3_REG_BASE_OFFS + 0x00000080 + 0x10 * (c))
#define HWIO_MMSS_MDP_PP_3_HW_PROFILE_c_THRESHOLD_OFFS(c)                          (MMSS_MDP_PP_3_REG_BASE_OFFS + 0x00000084 + 0x10 * (c))
#define HWIO_MMSS_MDP_PP_3_HW_PROFILE_c_CNTR_OFFS(c)                               (MMSS_MDP_PP_3_REG_BASE_OFFS + 0x00000088 + 0x10 * (c))
#define HWIO_MMSS_MDP_PP_3_DSC_MODE_OFFS                                           (MMSS_MDP_PP_3_REG_BASE_OFFS + 0x000000a0)
#define HWIO_MMSS_MDP_PP_3_MDP_DISP_ENC_CLK_CTRL_OFFS                              (MMSS_MDP_PP_3_REG_BASE_OFFS + 0x000000a4)
#define HWIO_MMSS_MDP_PP_3_MDP_DISP_ENC_CLK_STATUS_OFFS                            (MMSS_MDP_PP_3_REG_BASE_OFFS + 0x000000a8)
#define HWIO_MMSS_MDP_PP_3_DCE_DATA_IN_SWAP_OFFS                                   (MMSS_MDP_PP_3_REG_BASE_OFFS + 0x000000ac)
#define HWIO_MMSS_MDP_PP_3_DCE_DATA_OUT_SWAP_OFFS                                  (MMSS_MDP_PP_3_REG_BASE_OFFS + 0x000000c8)
#define HWIO_MMSS_MDP_PP_3_SCM_MODE_OFFS                                           (MMSS_MDP_PP_3_REG_BASE_OFFS + 0x000000d0)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_PP_4 
*--------------------------------------------------------------------------*/
#define MMSS_MDP_PP_4_REG_BASE_OFFS                                                0x00073000
#define HWIO_MMSS_MDP_PP_4_TEAR_CHECK_EN_OFFS                                      (MMSS_MDP_PP_4_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_PP_4_SYNC_CONFIG_VSYNC_OFFS                                  (MMSS_MDP_PP_4_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_PP_4_SYNC_CONFIG_HEIGHT_OFFS                                 (MMSS_MDP_PP_4_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_PP_4_SYNC_WRCOUNT_OFFS                                       (MMSS_MDP_PP_4_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_MDP_PP_4_VSYNC_INIT_VAL_OFFS                                     (MMSS_MDP_PP_4_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_PP_4_INT_COUNT_VAL_OFFS                                      (MMSS_MDP_PP_4_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_MDP_PP_4_SYNC_THRESH_OFFS                                        (MMSS_MDP_PP_4_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_MDP_PP_4_START_POS_OFFS                                          (MMSS_MDP_PP_4_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_MDP_PP_4_RD_PTR_IRQ_OFFS                                         (MMSS_MDP_PP_4_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_PP_4_WR_PTR_IRQ_OFFS                                         (MMSS_MDP_PP_4_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_PP_4_OUT_LINE_COUNT_OFFS                                     (MMSS_MDP_PP_4_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_MDP_PP_4_PP_LINE_COUNT_OFFS                                      (MMSS_MDP_PP_4_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_MDP_PP_4_AUTOREFRESH_CONFIG_OFFS                                 (MMSS_MDP_PP_4_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_MDP_PP_4_FBC_MODE_OFFS                                           (MMSS_MDP_PP_4_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_MDP_PP_4_FBC_BUDGET_CTL_OFFS                                     (MMSS_MDP_PP_4_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_MDP_PP_4_FBC_LOSSY_MODE_OFFS                                     (MMSS_MDP_PP_4_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_MDP_PP_4_TEAR_DETECT_CTRL_OFFS                                   (MMSS_MDP_PP_4_REG_BASE_OFFS + 0x00000040)
#define HWIO_MMSS_MDP_PP_4_HW_PROFILE_c_CTRL_OFFS(c)                               (MMSS_MDP_PP_4_REG_BASE_OFFS + 0x00000080 + 0x10 * (c))
#define HWIO_MMSS_MDP_PP_4_HW_PROFILE_c_THRESHOLD_OFFS(c)                          (MMSS_MDP_PP_4_REG_BASE_OFFS + 0x00000084 + 0x10 * (c))
#define HWIO_MMSS_MDP_PP_4_HW_PROFILE_c_CNTR_OFFS(c)                               (MMSS_MDP_PP_4_REG_BASE_OFFS + 0x00000088 + 0x10 * (c))
#define HWIO_MMSS_MDP_PP_4_DSC_MODE_OFFS                                           (MMSS_MDP_PP_4_REG_BASE_OFFS + 0x000000a0)
#define HWIO_MMSS_MDP_PP_4_MDP_DISP_ENC_CLK_CTRL_OFFS                              (MMSS_MDP_PP_4_REG_BASE_OFFS + 0x000000a4)
#define HWIO_MMSS_MDP_PP_4_MDP_DISP_ENC_CLK_STATUS_OFFS                            (MMSS_MDP_PP_4_REG_BASE_OFFS + 0x000000a8)
#define HWIO_MMSS_MDP_PP_4_DCE_DATA_IN_SWAP_OFFS                                   (MMSS_MDP_PP_4_REG_BASE_OFFS + 0x000000ac)
#define HWIO_MMSS_MDP_PP_4_DCE_DATA_OUT_SWAP_OFFS                                  (MMSS_MDP_PP_4_REG_BASE_OFFS + 0x000000c8)
#define HWIO_MMSS_MDP_PP_4_SCM_MODE_OFFS                                           (MMSS_MDP_PP_4_REG_BASE_OFFS + 0x000000d0)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_ENCR_NS_0 
*--------------------------------------------------------------------------*/
#define MMSS_MDP_ENCR_NS_0_REG_BASE_OFFS                                           0x00077000
#define HWIO_MMSS_MDP_ENCR_NS_0_CRYPTO_VERSION_OFFS                                (MMSS_MDP_ENCR_NS_0_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_ENCR_NS_0_CRYPTO_SEG_SIZE_OFFS                               (MMSS_MDP_ENCR_NS_0_REG_BASE_OFFS + 0x00000004)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_ENCR_S_0 
*--------------------------------------------------------------------------*/
#define MMSS_MDP_ENCR_S_0_REG_BASE_OFFS                                            0x00077400
#define HWIO_MMSS_MDP_ENCR_S_0_CRYPTO_CONFIG_OFFS                                  (MMSS_MDP_ENCR_S_0_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_ENCR_S_0_CRYPTO_ENCR_KEYn_OFFS(n)                            (MMSS_MDP_ENCR_S_0_REG_BASE_OFFS + 0x00000004 + 0x4 * (n))
#define HWIO_MMSS_MDP_ENCR_S_0_CRYPTO_ENCR_RIVn_OFFS(n)                            (MMSS_MDP_ENCR_S_0_REG_BASE_OFFS + 0x00000014 + 0x4 * (n))
#define HWIO_MMSS_MDP_ENCR_S_0_CRYPTO_ENCR_STRCTR_OFFS                             (MMSS_MDP_ENCR_S_0_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_MDP_ENCR_S_0_CRYPTO_DEBUG_ENABLE_OFFS                            (MMSS_MDP_ENCR_S_0_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_ENCR_S_0_CRYPTO_DEBUG_OFFS                                   (MMSS_MDP_ENCR_S_0_REG_BASE_OFFS + 0x00000024)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_AADC_0 
*--------------------------------------------------------------------------*/
#define MMSS_MDP_AADC_0_REG_BASE_OFFS                                                            0x00079000
#define HWIO_MMSS_MDP_AADC_0_APICAL_CORE_BYPASS_OFFS                                             (MMSS_MDP_AADC_0_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_AADC_0_APICAL_CONTROL_REG0_OFFS                                            (MMSS_MDP_AADC_0_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_AADC_0_APICAL_CONTROL_REG1_OFFS                                            (MMSS_MDP_AADC_0_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_AADC_0_APICAL_FRAME_SIZE_OFFS                                              (MMSS_MDP_AADC_0_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_MDP_AADC_0_APICAL_IRIDIX_CONTROL_0_OFFS                                        (MMSS_MDP_AADC_0_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_AADC_0_APICAL_IRIDIX_CONTROL_1_OFFS                                        (MMSS_MDP_AADC_0_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_MDP_AADC_0_APICAL_STRENGTH_MANUAL_OFFS                                         (MMSS_MDP_AADC_0_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_MDP_AADC_0_APICAL_VARIANCE_OFFS                                                (MMSS_MDP_AADC_0_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_MDP_AADC_0_APICAL_IRIDIX_DITHER_OFFS                                           (MMSS_MDP_AADC_0_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_AADC_0_APICAL_DITEHR_CONTROL_OFFS                                          (MMSS_MDP_AADC_0_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LIMIT_AMPL_OFFS                                              (MMSS_MDP_AADC_0_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_MDP_AADC_0_APICAL_SLOPE_OFFS                                                   (MMSS_MDP_AADC_0_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_MDP_AADC_0_APICAL_BW_LEVEL_OFFS                                                (MMSS_MDP_AADC_0_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LOGO_POS_OFFS                                                (MMSS_MDP_AADC_0_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI1_0_OFFS                                               (MMSS_MDP_AADC_0_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI3_2_OFFS                                               (MMSS_MDP_AADC_0_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI5_4_OFFS                                               (MMSS_MDP_AADC_0_REG_BASE_OFFS + 0x00000040)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI7_6_OFFS                                               (MMSS_MDP_AADC_0_REG_BASE_OFFS + 0x00000044)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI9_8_OFFS                                               (MMSS_MDP_AADC_0_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI11_10_OFFS                                             (MMSS_MDP_AADC_0_REG_BASE_OFFS + 0x0000004c)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI13_12_OFFS                                             (MMSS_MDP_AADC_0_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI15_14_OFFS                                             (MMSS_MDP_AADC_0_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI17_16_OFFS                                             (MMSS_MDP_AADC_0_REG_BASE_OFFS + 0x00000058)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI19_18_OFFS                                             (MMSS_MDP_AADC_0_REG_BASE_OFFS + 0x0000005c)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI21_20_OFFS                                             (MMSS_MDP_AADC_0_REG_BASE_OFFS + 0x00000060)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI23_22_OFFS                                             (MMSS_MDP_AADC_0_REG_BASE_OFFS + 0x00000064)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI25_24_OFFS                                             (MMSS_MDP_AADC_0_REG_BASE_OFFS + 0x00000068)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI27_26_OFFS                                             (MMSS_MDP_AADC_0_REG_BASE_OFFS + 0x0000006c)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI29_28_OFFS                                             (MMSS_MDP_AADC_0_REG_BASE_OFFS + 0x00000070)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI31_30_OFFS                                             (MMSS_MDP_AADC_0_REG_BASE_OFFS + 0x00000074)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI32_OFFS                                                (MMSS_MDP_AADC_0_REG_BASE_OFFS + 0x00000078)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC1_0_OFFS                                               (MMSS_MDP_AADC_0_REG_BASE_OFFS + 0x0000007c)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC3_2_OFFS                                               (MMSS_MDP_AADC_0_REG_BASE_OFFS + 0x00000080)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC5_4_OFFS                                               (MMSS_MDP_AADC_0_REG_BASE_OFFS + 0x00000084)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC7_6_OFFS                                               (MMSS_MDP_AADC_0_REG_BASE_OFFS + 0x00000088)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC9_8_OFFS                                               (MMSS_MDP_AADC_0_REG_BASE_OFFS + 0x0000008c)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC11_10_OFFS                                             (MMSS_MDP_AADC_0_REG_BASE_OFFS + 0x00000090)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC13_12_OFFS                                             (MMSS_MDP_AADC_0_REG_BASE_OFFS + 0x00000094)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC15_14_OFFS                                             (MMSS_MDP_AADC_0_REG_BASE_OFFS + 0x00000098)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC17_16_OFFS                                             (MMSS_MDP_AADC_0_REG_BASE_OFFS + 0x0000009c)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC19_18_OFFS                                             (MMSS_MDP_AADC_0_REG_BASE_OFFS + 0x000000a0)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC21_20_OFFS                                             (MMSS_MDP_AADC_0_REG_BASE_OFFS + 0x000000a4)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC23_22_OFFS                                             (MMSS_MDP_AADC_0_REG_BASE_OFFS + 0x000000a8)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC25_24_OFFS                                             (MMSS_MDP_AADC_0_REG_BASE_OFFS + 0x000000ac)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC27_26_OFFS                                             (MMSS_MDP_AADC_0_REG_BASE_OFFS + 0x000000b0)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC29_28_OFFS                                             (MMSS_MDP_AADC_0_REG_BASE_OFFS + 0x000000b4)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC31_30_OFFS                                             (MMSS_MDP_AADC_0_REG_BASE_OFFS + 0x000000b8)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC32_OFFS                                                (MMSS_MDP_AADC_0_REG_BASE_OFFS + 0x000000bc)
#define HWIO_MMSS_MDP_AADC_0_APICAL_STRENGTH_LIMIT_OFFS                                          (MMSS_MDP_AADC_0_REG_BASE_OFFS + 0x000000c8)
#define HWIO_MMSS_MDP_AADC_0_APICAL_CALIBRATION_AB_OFFS                                          (MMSS_MDP_AADC_0_REG_BASE_OFFS + 0x000000cc)
#define HWIO_MMSS_MDP_AADC_0_APICAL_CALIBRATION_CD_OFFS                                          (MMSS_MDP_AADC_0_REG_BASE_OFFS + 0x000000d0)
#define HWIO_MMSS_MDP_AADC_0_APICAL_OPTION_SELECT_OFFS                                           (MMSS_MDP_AADC_0_REG_BASE_OFFS + 0x000000d4)
#define HWIO_MMSS_MDP_AADC_0_APICAL_T_FILTER_CONTROL_OFFS                                        (MMSS_MDP_AADC_0_REG_BASE_OFFS + 0x000000d8)
#define HWIO_MMSS_MDP_AADC_0_APICAL_BACKLIGHT_MINMAX_OFFS                                        (MMSS_MDP_AADC_0_REG_BASE_OFFS + 0x000000dc)
#define HWIO_MMSS_MDP_AADC_0_APICAL_BACKLIGHT_OFFS                                               (MMSS_MDP_AADC_0_REG_BASE_OFFS + 0x000000e0)
#define HWIO_MMSS_MDP_AADC_0_APICAL_BACKLIGHT_SCALE_OFFS                                         (MMSS_MDP_AADC_0_REG_BASE_OFFS + 0x000000e8)
#define HWIO_MMSS_MDP_AADC_0_APICAL_AMBIENT_LIGHT_OFFS                                           (MMSS_MDP_AADC_0_REG_BASE_OFFS + 0x000000ec)
#define HWIO_MMSS_MDP_AADC_0_APICAL_AMBIENT_LIGHT_MIN_OFFS                                       (MMSS_MDP_AADC_0_REG_BASE_OFFS + 0x000000f0)
#define HWIO_MMSS_MDP_AADC_0_APICAL_FILTER_OFFS                                                  (MMSS_MDP_AADC_0_REG_BASE_OFFS + 0x000000f4)
#define HWIO_MMSS_MDP_AADC_0_APICAL_CONFIG_BUFFER_OFFS                                           (MMSS_MDP_AADC_0_REG_BASE_OFFS + 0x000000f8)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB1_0_OFFS                                         (MMSS_MDP_AADC_0_REG_BASE_OFFS + 0x00000100)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB3_2_OFFS                                         (MMSS_MDP_AADC_0_REG_BASE_OFFS + 0x00000104)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB5_4_OFFS                                         (MMSS_MDP_AADC_0_REG_BASE_OFFS + 0x00000108)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB7_6_OFFS                                         (MMSS_MDP_AADC_0_REG_BASE_OFFS + 0x0000010c)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB9_8_OFFS                                         (MMSS_MDP_AADC_0_REG_BASE_OFFS + 0x00000110)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB11_10_OFFS                                       (MMSS_MDP_AADC_0_REG_BASE_OFFS + 0x00000114)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB13_12_OFFS                                       (MMSS_MDP_AADC_0_REG_BASE_OFFS + 0x00000118)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB15_14_OFFS                                       (MMSS_MDP_AADC_0_REG_BASE_OFFS + 0x0000011c)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB17_16_OFFS                                       (MMSS_MDP_AADC_0_REG_BASE_OFFS + 0x00000120)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB19_18_OFFS                                       (MMSS_MDP_AADC_0_REG_BASE_OFFS + 0x00000124)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB21_20_OFFS                                       (MMSS_MDP_AADC_0_REG_BASE_OFFS + 0x00000128)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB23_22_OFFS                                       (MMSS_MDP_AADC_0_REG_BASE_OFFS + 0x0000012c)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB25_24_OFFS                                       (MMSS_MDP_AADC_0_REG_BASE_OFFS + 0x00000130)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB27_26_OFFS                                       (MMSS_MDP_AADC_0_REG_BASE_OFFS + 0x00000134)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB29_28_OFFS                                       (MMSS_MDP_AADC_0_REG_BASE_OFFS + 0x00000138)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB31_30_OFFS                                       (MMSS_MDP_AADC_0_REG_BASE_OFFS + 0x0000013c)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB32_OFFS                                          (MMSS_MDP_AADC_0_REG_BASE_OFFS + 0x00000140)
#define HWIO_MMSS_MDP_AADC_0_APICAL_DRC_IN_OFFS                                                  (MMSS_MDP_AADC_0_REG_BASE_OFFS + 0x00000144)
#define HWIO_MMSS_MDP_AADC_0_APICAL_START_CALC_OFFS                                              (MMSS_MDP_AADC_0_REG_BASE_OFFS + 0x00000148)
#define HWIO_MMSS_MDP_AADC_0_APICAL_STRENGTH_OUT_OFFS                                            (MMSS_MDP_AADC_0_REG_BASE_OFFS + 0x0000014c)
#define HWIO_MMSS_MDP_AADC_0_APICAL_DRC_OUT_OFFS                                                 (MMSS_MDP_AADC_0_REG_BASE_OFFS + 0x00000150)
#define HWIO_MMSS_MDP_AADC_0_APICAL_BACKLIGHT_OUT_OFFS                                           (MMSS_MDP_AADC_0_REG_BASE_OFFS + 0x00000154)
#define HWIO_MMSS_MDP_AADC_0_APICAL_CALC_DONE_OFFS                                               (MMSS_MDP_AADC_0_REG_BASE_OFFS + 0x00000158)
#define HWIO_MMSS_MDP_AADC_0_APICAL_FRAME_END_OFFS                                               (MMSS_MDP_AADC_0_REG_BASE_OFFS + 0x0000015c)
#define HWIO_MMSS_MDP_AADC_0_APICAL_PROCS_END_OFFS                                               (MMSS_MDP_AADC_0_REG_BASE_OFFS + 0x00000160)
#define HWIO_MMSS_MDP_AADC_0_APICAL_FRAME_START_OFFS                                             (MMSS_MDP_AADC_0_REG_BASE_OFFS + 0x00000164)
#define HWIO_MMSS_MDP_AADC_0_APICAL_PROCS_START_OFFS                                             (MMSS_MDP_AADC_0_REG_BASE_OFFS + 0x00000168)
#define HWIO_MMSS_MDP_AADC_0_APICAL_TILE_CONTROL_OFFS                                            (MMSS_MDP_AADC_0_REG_BASE_OFFS + 0x0000016c)
#define HWIO_MMSS_MDP_AADC_0_APICAL_INTR_EN_OFFS                                                 (MMSS_MDP_AADC_0_REG_BASE_OFFS + 0x00000170)
#define HWIO_MMSS_MDP_AADC_0_APICAL_INTR_STATUS_OFFS                                             (MMSS_MDP_AADC_0_REG_BASE_OFFS + 0x00000174)
#define HWIO_MMSS_MDP_AADC_0_APICAL_INTR_CLEAR_OFFS                                              (MMSS_MDP_AADC_0_REG_BASE_OFFS + 0x00000178)
#define HWIO_MMSS_MDP_AADC_0_APICAL_HW_VERSION_OFFS                                              (MMSS_MDP_AADC_0_REG_BASE_OFFS + 0x00000180)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_AADC_1
*--------------------------------------------------------------------------*/
#define MMSS_MDP_AADC_1_REG_BASE_OFFS                                                            0x00079800
#define HWIO_MMSS_MDP_AADC_1_APICAL_CORE_BYPASS_OFFS                                             (MMSS_MDP_AADC_1_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_AADC_1_APICAL_CONTROL_REG0_OFFS                                            (MMSS_MDP_AADC_1_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_AADC_1_APICAL_CONTROL_REG1_OFFS                                            (MMSS_MDP_AADC_1_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_AADC_1_APICAL_FRAME_SIZE_OFFS                                              (MMSS_MDP_AADC_1_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_MDP_AADC_1_APICAL_IRIDIX_CONTROL_0_OFFS                                        (MMSS_MDP_AADC_1_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_AADC_1_APICAL_IRIDIX_CONTROL_1_OFFS                                        (MMSS_MDP_AADC_1_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_MDP_AADC_1_APICAL_STRENGTH_MANUAL_OFFS                                         (MMSS_MDP_AADC_1_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_MDP_AADC_1_APICAL_VARIANCE_OFFS                                                (MMSS_MDP_AADC_1_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_MDP_AADC_1_APICAL_IRIDIX_DITHER_OFFS                                           (MMSS_MDP_AADC_1_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_AADC_1_APICAL_DITEHR_CONTROL_OFFS                                          (MMSS_MDP_AADC_1_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_AADC_1_APICAL_LIMIT_AMPL_OFFS                                              (MMSS_MDP_AADC_1_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_MDP_AADC_1_APICAL_SLOPE_OFFS                                                   (MMSS_MDP_AADC_1_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_MDP_AADC_1_APICAL_BW_LEVEL_OFFS                                                (MMSS_MDP_AADC_1_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_MDP_AADC_1_APICAL_LOGO_POS_OFFS                                                (MMSS_MDP_AADC_1_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_MDP_AADC_1_APICAL_LUT_FI1_0_OFFS                                               (MMSS_MDP_AADC_1_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_MDP_AADC_1_APICAL_LUT_FI3_2_OFFS                                               (MMSS_MDP_AADC_1_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_MDP_AADC_1_APICAL_LUT_FI5_4_OFFS                                               (MMSS_MDP_AADC_1_REG_BASE_OFFS + 0x00000040)
#define HWIO_MMSS_MDP_AADC_1_APICAL_LUT_FI7_6_OFFS                                               (MMSS_MDP_AADC_1_REG_BASE_OFFS + 0x00000044)
#define HWIO_MMSS_MDP_AADC_1_APICAL_LUT_FI9_8_OFFS                                               (MMSS_MDP_AADC_1_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_MDP_AADC_1_APICAL_LUT_FI11_10_OFFS                                             (MMSS_MDP_AADC_1_REG_BASE_OFFS + 0x0000004c)
#define HWIO_MMSS_MDP_AADC_1_APICAL_LUT_FI13_12_OFFS                                             (MMSS_MDP_AADC_1_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_MDP_AADC_1_APICAL_LUT_FI15_14_OFFS                                             (MMSS_MDP_AADC_1_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_MDP_AADC_1_APICAL_LUT_FI17_16_OFFS                                             (MMSS_MDP_AADC_1_REG_BASE_OFFS + 0x00000058)
#define HWIO_MMSS_MDP_AADC_1_APICAL_LUT_FI19_18_OFFS                                             (MMSS_MDP_AADC_1_REG_BASE_OFFS + 0x0000005c)
#define HWIO_MMSS_MDP_AADC_1_APICAL_LUT_FI21_20_OFFS                                             (MMSS_MDP_AADC_1_REG_BASE_OFFS + 0x00000060)
#define HWIO_MMSS_MDP_AADC_1_APICAL_LUT_FI23_22_OFFS                                             (MMSS_MDP_AADC_1_REG_BASE_OFFS + 0x00000064)
#define HWIO_MMSS_MDP_AADC_1_APICAL_LUT_FI25_24_OFFS                                             (MMSS_MDP_AADC_1_REG_BASE_OFFS + 0x00000068)
#define HWIO_MMSS_MDP_AADC_1_APICAL_LUT_FI27_26_OFFS                                             (MMSS_MDP_AADC_1_REG_BASE_OFFS + 0x0000006c)
#define HWIO_MMSS_MDP_AADC_1_APICAL_LUT_FI29_28_OFFS                                             (MMSS_MDP_AADC_1_REG_BASE_OFFS + 0x00000070)
#define HWIO_MMSS_MDP_AADC_1_APICAL_LUT_FI31_30_OFFS                                             (MMSS_MDP_AADC_1_REG_BASE_OFFS + 0x00000074)
#define HWIO_MMSS_MDP_AADC_1_APICAL_LUT_FI32_OFFS                                                (MMSS_MDP_AADC_1_REG_BASE_OFFS + 0x00000078)
#define HWIO_MMSS_MDP_AADC_1_APICAL_LUT_CC1_0_OFFS                                               (MMSS_MDP_AADC_1_REG_BASE_OFFS + 0x0000007c)
#define HWIO_MMSS_MDP_AADC_1_APICAL_LUT_CC3_2_OFFS                                               (MMSS_MDP_AADC_1_REG_BASE_OFFS + 0x00000080)
#define HWIO_MMSS_MDP_AADC_1_APICAL_LUT_CC5_4_OFFS                                               (MMSS_MDP_AADC_1_REG_BASE_OFFS + 0x00000084)
#define HWIO_MMSS_MDP_AADC_1_APICAL_LUT_CC7_6_OFFS                                               (MMSS_MDP_AADC_1_REG_BASE_OFFS + 0x00000088)
#define HWIO_MMSS_MDP_AADC_1_APICAL_LUT_CC9_8_OFFS                                               (MMSS_MDP_AADC_1_REG_BASE_OFFS + 0x0000008c)
#define HWIO_MMSS_MDP_AADC_1_APICAL_LUT_CC11_10_OFFS                                             (MMSS_MDP_AADC_1_REG_BASE_OFFS + 0x00000090)
#define HWIO_MMSS_MDP_AADC_1_APICAL_LUT_CC13_12_OFFS                                             (MMSS_MDP_AADC_1_REG_BASE_OFFS + 0x00000094)
#define HWIO_MMSS_MDP_AADC_1_APICAL_LUT_CC15_14_OFFS                                             (MMSS_MDP_AADC_1_REG_BASE_OFFS + 0x00000098)
#define HWIO_MMSS_MDP_AADC_1_APICAL_LUT_CC17_16_OFFS                                             (MMSS_MDP_AADC_1_REG_BASE_OFFS + 0x0000009c)
#define HWIO_MMSS_MDP_AADC_1_APICAL_LUT_CC19_18_OFFS                                             (MMSS_MDP_AADC_1_REG_BASE_OFFS + 0x000000a0)
#define HWIO_MMSS_MDP_AADC_1_APICAL_LUT_CC21_20_OFFS                                             (MMSS_MDP_AADC_1_REG_BASE_OFFS + 0x000000a4)
#define HWIO_MMSS_MDP_AADC_1_APICAL_LUT_CC23_22_OFFS                                             (MMSS_MDP_AADC_1_REG_BASE_OFFS + 0x000000a8)
#define HWIO_MMSS_MDP_AADC_1_APICAL_LUT_CC25_24_OFFS                                             (MMSS_MDP_AADC_1_REG_BASE_OFFS + 0x000000ac)
#define HWIO_MMSS_MDP_AADC_1_APICAL_LUT_CC27_26_OFFS                                             (MMSS_MDP_AADC_1_REG_BASE_OFFS + 0x000000b0)
#define HWIO_MMSS_MDP_AADC_1_APICAL_LUT_CC29_28_OFFS                                             (MMSS_MDP_AADC_1_REG_BASE_OFFS + 0x000000b4)
#define HWIO_MMSS_MDP_AADC_1_APICAL_LUT_CC31_30_OFFS                                             (MMSS_MDP_AADC_1_REG_BASE_OFFS + 0x000000b8)
#define HWIO_MMSS_MDP_AADC_1_APICAL_LUT_CC32_OFFS                                                (MMSS_MDP_AADC_1_REG_BASE_OFFS + 0x000000bc)
#define HWIO_MMSS_MDP_AADC_1_APICAL_STRENGTH_LIMIT_OFFS                                          (MMSS_MDP_AADC_1_REG_BASE_OFFS + 0x000000c8)
#define HWIO_MMSS_MDP_AADC_1_APICAL_CALIBRATION_AB_OFFS                                          (MMSS_MDP_AADC_1_REG_BASE_OFFS + 0x000000cc)
#define HWIO_MMSS_MDP_AADC_1_APICAL_CALIBRATION_CD_OFFS                                          (MMSS_MDP_AADC_1_REG_BASE_OFFS + 0x000000d0)
#define HWIO_MMSS_MDP_AADC_1_APICAL_OPTION_SELECT_OFFS                                           (MMSS_MDP_AADC_1_REG_BASE_OFFS + 0x000000d4)
#define HWIO_MMSS_MDP_AADC_1_APICAL_T_FILTER_CONTROL_OFFS                                        (MMSS_MDP_AADC_1_REG_BASE_OFFS + 0x000000d8)
#define HWIO_MMSS_MDP_AADC_1_APICAL_BACKLIGHT_MINMAX_OFFS                                        (MMSS_MDP_AADC_1_REG_BASE_OFFS + 0x000000dc)
#define HWIO_MMSS_MDP_AADC_1_APICAL_BACKLIGHT_OFFS                                               (MMSS_MDP_AADC_1_REG_BASE_OFFS + 0x000000e0)
#define HWIO_MMSS_MDP_AADC_1_APICAL_BACKLIGHT_SCALE_OFFS                                         (MMSS_MDP_AADC_1_REG_BASE_OFFS + 0x000000e8)
#define HWIO_MMSS_MDP_AADC_1_APICAL_AMBIENT_LIGHT_OFFS                                           (MMSS_MDP_AADC_1_REG_BASE_OFFS + 0x000000ec)
#define HWIO_MMSS_MDP_AADC_1_APICAL_AMBIENT_LIGHT_MIN_OFFS                                       (MMSS_MDP_AADC_1_REG_BASE_OFFS + 0x000000f0)
#define HWIO_MMSS_MDP_AADC_1_APICAL_FILTER_OFFS                                                  (MMSS_MDP_AADC_1_REG_BASE_OFFS + 0x000000f4)
#define HWIO_MMSS_MDP_AADC_1_APICAL_CONFIG_BUFFER_OFFS                                           (MMSS_MDP_AADC_1_REG_BASE_OFFS + 0x000000f8)
#define HWIO_MMSS_MDP_AADC_1_APICAL_LUT_AL_CALIB1_0_OFFS                                         (MMSS_MDP_AADC_1_REG_BASE_OFFS + 0x00000100)
#define HWIO_MMSS_MDP_AADC_1_APICAL_LUT_AL_CALIB3_2_OFFS                                         (MMSS_MDP_AADC_1_REG_BASE_OFFS + 0x00000104)
#define HWIO_MMSS_MDP_AADC_1_APICAL_LUT_AL_CALIB5_4_OFFS                                         (MMSS_MDP_AADC_1_REG_BASE_OFFS + 0x00000108)
#define HWIO_MMSS_MDP_AADC_1_APICAL_LUT_AL_CALIB7_6_OFFS                                         (MMSS_MDP_AADC_1_REG_BASE_OFFS + 0x0000010c)
#define HWIO_MMSS_MDP_AADC_1_APICAL_LUT_AL_CALIB9_8_OFFS                                         (MMSS_MDP_AADC_1_REG_BASE_OFFS + 0x00000110)
#define HWIO_MMSS_MDP_AADC_1_APICAL_LUT_AL_CALIB11_10_OFFS                                       (MMSS_MDP_AADC_1_REG_BASE_OFFS + 0x00000114)
#define HWIO_MMSS_MDP_AADC_1_APICAL_LUT_AL_CALIB13_12_OFFS                                       (MMSS_MDP_AADC_1_REG_BASE_OFFS + 0x00000118)
#define HWIO_MMSS_MDP_AADC_1_APICAL_LUT_AL_CALIB15_14_OFFS                                       (MMSS_MDP_AADC_1_REG_BASE_OFFS + 0x0000011c)
#define HWIO_MMSS_MDP_AADC_1_APICAL_LUT_AL_CALIB17_16_OFFS                                       (MMSS_MDP_AADC_1_REG_BASE_OFFS + 0x00000120)
#define HWIO_MMSS_MDP_AADC_1_APICAL_LUT_AL_CALIB19_18_OFFS                                       (MMSS_MDP_AADC_1_REG_BASE_OFFS + 0x00000124)
#define HWIO_MMSS_MDP_AADC_1_APICAL_LUT_AL_CALIB21_20_OFFS                                       (MMSS_MDP_AADC_1_REG_BASE_OFFS + 0x00000128)
#define HWIO_MMSS_MDP_AADC_1_APICAL_LUT_AL_CALIB23_22_OFFS                                       (MMSS_MDP_AADC_1_REG_BASE_OFFS + 0x0000012c)
#define HWIO_MMSS_MDP_AADC_1_APICAL_LUT_AL_CALIB25_24_OFFS                                       (MMSS_MDP_AADC_1_REG_BASE_OFFS + 0x00000130)
#define HWIO_MMSS_MDP_AADC_1_APICAL_LUT_AL_CALIB27_26_OFFS                                       (MMSS_MDP_AADC_1_REG_BASE_OFFS + 0x00000134)
#define HWIO_MMSS_MDP_AADC_1_APICAL_LUT_AL_CALIB29_28_OFFS                                       (MMSS_MDP_AADC_1_REG_BASE_OFFS + 0x00000138)
#define HWIO_MMSS_MDP_AADC_1_APICAL_LUT_AL_CALIB31_30_OFFS                                       (MMSS_MDP_AADC_1_REG_BASE_OFFS + 0x0000013c)
#define HWIO_MMSS_MDP_AADC_1_APICAL_LUT_AL_CALIB32_OFFS                                          (MMSS_MDP_AADC_1_REG_BASE_OFFS + 0x00000140)
#define HWIO_MMSS_MDP_AADC_1_APICAL_DRC_IN_OFFS                                                  (MMSS_MDP_AADC_1_REG_BASE_OFFS + 0x00000144)
#define HWIO_MMSS_MDP_AADC_1_APICAL_START_CALC_OFFS                                              (MMSS_MDP_AADC_1_REG_BASE_OFFS + 0x00000148)
#define HWIO_MMSS_MDP_AADC_1_APICAL_STRENGTH_OUT_OFFS                                            (MMSS_MDP_AADC_1_REG_BASE_OFFS + 0x0000014c)
#define HWIO_MMSS_MDP_AADC_1_APICAL_DRC_OUT_OFFS                                                 (MMSS_MDP_AADC_1_REG_BASE_OFFS + 0x00000150)
#define HWIO_MMSS_MDP_AADC_1_APICAL_BACKLIGHT_OUT_OFFS                                           (MMSS_MDP_AADC_1_REG_BASE_OFFS + 0x00000154)
#define HWIO_MMSS_MDP_AADC_1_APICAL_CALC_DONE_OFFS                                               (MMSS_MDP_AADC_1_REG_BASE_OFFS + 0x00000158)
#define HWIO_MMSS_MDP_AADC_1_APICAL_FRAME_END_OFFS                                               (MMSS_MDP_AADC_1_REG_BASE_OFFS + 0x0000015c)
#define HWIO_MMSS_MDP_AADC_1_APICAL_PROCS_END_OFFS                                               (MMSS_MDP_AADC_1_REG_BASE_OFFS + 0x00000160)
#define HWIO_MMSS_MDP_AADC_1_APICAL_FRAME_START_OFFS                                             (MMSS_MDP_AADC_1_REG_BASE_OFFS + 0x00000164)
#define HWIO_MMSS_MDP_AADC_1_APICAL_PROCS_START_OFFS                                             (MMSS_MDP_AADC_1_REG_BASE_OFFS + 0x00000168)
#define HWIO_MMSS_MDP_AADC_1_APICAL_TILE_CONTROL_OFFS                                            (MMSS_MDP_AADC_1_REG_BASE_OFFS + 0x0000016c)
#define HWIO_MMSS_MDP_AADC_1_APICAL_INTR_EN_OFFS                                                 (MMSS_MDP_AADC_1_REG_BASE_OFFS + 0x00000170)
#define HWIO_MMSS_MDP_AADC_1_APICAL_INTR_STATUS_OFFS                                             (MMSS_MDP_AADC_1_REG_BASE_OFFS + 0x00000174)
#define HWIO_MMSS_MDP_AADC_1_APICAL_INTR_CLEAR_OFFS                                              (MMSS_MDP_AADC_1_REG_BASE_OFFS + 0x00000178)
#define HWIO_MMSS_MDP_AADC_1_APICAL_HW_VERSION_OFFS                                              (MMSS_MDP_AADC_1_REG_BASE_OFFS + 0x00000180)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_AADC_2
*--------------------------------------------------------------------------*/
#define MMSS_MDP_AADC_2_REG_BASE_OFFS                                                            0x0007a000
#define HWIO_MMSS_MDP_AADC_2_APICAL_CORE_BYPASS_OFFS                                             (MMSS_MDP_AADC_2_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_AADC_2_APICAL_CONTROL_REG0_OFFS                                            (MMSS_MDP_AADC_2_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_AADC_2_APICAL_CONTROL_REG1_OFFS                                            (MMSS_MDP_AADC_2_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_AADC_2_APICAL_FRAME_SIZE_OFFS                                              (MMSS_MDP_AADC_2_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_MDP_AADC_2_APICAL_IRIDIX_CONTROL_0_OFFS                                        (MMSS_MDP_AADC_2_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_AADC_2_APICAL_IRIDIX_CONTROL_1_OFFS                                        (MMSS_MDP_AADC_2_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_MDP_AADC_2_APICAL_STRENGTH_MANUAL_OFFS                                         (MMSS_MDP_AADC_2_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_MDP_AADC_2_APICAL_VARIANCE_OFFS                                                (MMSS_MDP_AADC_2_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_MDP_AADC_2_APICAL_IRIDIX_DITHER_OFFS                                           (MMSS_MDP_AADC_2_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_AADC_2_APICAL_DITEHR_CONTROL_OFFS                                          (MMSS_MDP_AADC_2_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_AADC_2_APICAL_LIMIT_AMPL_OFFS                                              (MMSS_MDP_AADC_2_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_MDP_AADC_2_APICAL_SLOPE_OFFS                                                   (MMSS_MDP_AADC_2_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_MDP_AADC_2_APICAL_BW_LEVEL_OFFS                                                (MMSS_MDP_AADC_2_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_MDP_AADC_2_APICAL_LOGO_POS_OFFS                                                (MMSS_MDP_AADC_2_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_MDP_AADC_2_APICAL_LUT_FI1_0_OFFS                                               (MMSS_MDP_AADC_2_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_MDP_AADC_2_APICAL_LUT_FI3_2_OFFS                                               (MMSS_MDP_AADC_2_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_MDP_AADC_2_APICAL_LUT_FI5_4_OFFS                                               (MMSS_MDP_AADC_2_REG_BASE_OFFS + 0x00000040)
#define HWIO_MMSS_MDP_AADC_2_APICAL_LUT_FI7_6_OFFS                                               (MMSS_MDP_AADC_2_REG_BASE_OFFS + 0x00000044)
#define HWIO_MMSS_MDP_AADC_2_APICAL_LUT_FI9_8_OFFS                                               (MMSS_MDP_AADC_2_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_MDP_AADC_2_APICAL_LUT_FI11_10_OFFS                                             (MMSS_MDP_AADC_2_REG_BASE_OFFS + 0x0000004c)
#define HWIO_MMSS_MDP_AADC_2_APICAL_LUT_FI13_12_OFFS                                             (MMSS_MDP_AADC_2_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_MDP_AADC_2_APICAL_LUT_FI15_14_OFFS                                             (MMSS_MDP_AADC_2_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_MDP_AADC_2_APICAL_LUT_FI17_16_OFFS                                             (MMSS_MDP_AADC_2_REG_BASE_OFFS + 0x00000058)
#define HWIO_MMSS_MDP_AADC_2_APICAL_LUT_FI19_18_OFFS                                             (MMSS_MDP_AADC_2_REG_BASE_OFFS + 0x0000005c)
#define HWIO_MMSS_MDP_AADC_2_APICAL_LUT_FI21_20_OFFS                                             (MMSS_MDP_AADC_2_REG_BASE_OFFS + 0x00000060)
#define HWIO_MMSS_MDP_AADC_2_APICAL_LUT_FI23_22_OFFS                                             (MMSS_MDP_AADC_2_REG_BASE_OFFS + 0x00000064)
#define HWIO_MMSS_MDP_AADC_2_APICAL_LUT_FI25_24_OFFS                                             (MMSS_MDP_AADC_2_REG_BASE_OFFS + 0x00000068)
#define HWIO_MMSS_MDP_AADC_2_APICAL_LUT_FI27_26_OFFS                                             (MMSS_MDP_AADC_2_REG_BASE_OFFS + 0x0000006c)
#define HWIO_MMSS_MDP_AADC_2_APICAL_LUT_FI29_28_OFFS                                             (MMSS_MDP_AADC_2_REG_BASE_OFFS + 0x00000070)
#define HWIO_MMSS_MDP_AADC_2_APICAL_LUT_FI31_30_OFFS                                             (MMSS_MDP_AADC_2_REG_BASE_OFFS + 0x00000074)
#define HWIO_MMSS_MDP_AADC_2_APICAL_LUT_FI32_OFFS                                                (MMSS_MDP_AADC_2_REG_BASE_OFFS + 0x00000078)
#define HWIO_MMSS_MDP_AADC_2_APICAL_LUT_CC1_0_OFFS                                               (MMSS_MDP_AADC_2_REG_BASE_OFFS + 0x0000007c)
#define HWIO_MMSS_MDP_AADC_2_APICAL_LUT_CC3_2_OFFS                                               (MMSS_MDP_AADC_2_REG_BASE_OFFS + 0x00000080)
#define HWIO_MMSS_MDP_AADC_2_APICAL_LUT_CC5_4_OFFS                                               (MMSS_MDP_AADC_2_REG_BASE_OFFS + 0x00000084)
#define HWIO_MMSS_MDP_AADC_2_APICAL_LUT_CC7_6_OFFS                                               (MMSS_MDP_AADC_2_REG_BASE_OFFS + 0x00000088)
#define HWIO_MMSS_MDP_AADC_2_APICAL_LUT_CC9_8_OFFS                                               (MMSS_MDP_AADC_2_REG_BASE_OFFS + 0x0000008c)
#define HWIO_MMSS_MDP_AADC_2_APICAL_LUT_CC11_10_OFFS                                             (MMSS_MDP_AADC_2_REG_BASE_OFFS + 0x00000090)
#define HWIO_MMSS_MDP_AADC_2_APICAL_LUT_CC13_12_OFFS                                             (MMSS_MDP_AADC_2_REG_BASE_OFFS + 0x00000094)
#define HWIO_MMSS_MDP_AADC_2_APICAL_LUT_CC15_14_OFFS                                             (MMSS_MDP_AADC_2_REG_BASE_OFFS + 0x00000098)
#define HWIO_MMSS_MDP_AADC_2_APICAL_LUT_CC17_16_OFFS                                             (MMSS_MDP_AADC_2_REG_BASE_OFFS + 0x0000009c)
#define HWIO_MMSS_MDP_AADC_2_APICAL_LUT_CC19_18_OFFS                                             (MMSS_MDP_AADC_2_REG_BASE_OFFS + 0x000000a0)
#define HWIO_MMSS_MDP_AADC_2_APICAL_LUT_CC21_20_OFFS                                             (MMSS_MDP_AADC_2_REG_BASE_OFFS + 0x000000a4)
#define HWIO_MMSS_MDP_AADC_2_APICAL_LUT_CC23_22_OFFS                                             (MMSS_MDP_AADC_2_REG_BASE_OFFS + 0x000000a8)
#define HWIO_MMSS_MDP_AADC_2_APICAL_LUT_CC25_24_OFFS                                             (MMSS_MDP_AADC_2_REG_BASE_OFFS + 0x000000ac)
#define HWIO_MMSS_MDP_AADC_2_APICAL_LUT_CC27_26_OFFS                                             (MMSS_MDP_AADC_2_REG_BASE_OFFS + 0x000000b0)
#define HWIO_MMSS_MDP_AADC_2_APICAL_LUT_CC29_28_OFFS                                             (MMSS_MDP_AADC_2_REG_BASE_OFFS + 0x000000b4)
#define HWIO_MMSS_MDP_AADC_2_APICAL_LUT_CC31_30_OFFS                                             (MMSS_MDP_AADC_2_REG_BASE_OFFS + 0x000000b8)
#define HWIO_MMSS_MDP_AADC_2_APICAL_LUT_CC32_OFFS                                                (MMSS_MDP_AADC_2_REG_BASE_OFFS + 0x000000bc)
#define HWIO_MMSS_MDP_AADC_2_APICAL_STRENGTH_LIMIT_OFFS                                          (MMSS_MDP_AADC_2_REG_BASE_OFFS + 0x000000c8)
#define HWIO_MMSS_MDP_AADC_2_APICAL_CALIBRATION_AB_OFFS                                          (MMSS_MDP_AADC_2_REG_BASE_OFFS + 0x000000cc)
#define HWIO_MMSS_MDP_AADC_2_APICAL_CALIBRATION_CD_OFFS                                          (MMSS_MDP_AADC_2_REG_BASE_OFFS + 0x000000d0)
#define HWIO_MMSS_MDP_AADC_2_APICAL_OPTION_SELECT_OFFS                                           (MMSS_MDP_AADC_2_REG_BASE_OFFS + 0x000000d4)
#define HWIO_MMSS_MDP_AADC_2_APICAL_T_FILTER_CONTROL_OFFS                                        (MMSS_MDP_AADC_2_REG_BASE_OFFS + 0x000000d8)
#define HWIO_MMSS_MDP_AADC_2_APICAL_BACKLIGHT_MINMAX_OFFS                                        (MMSS_MDP_AADC_2_REG_BASE_OFFS + 0x000000dc)
#define HWIO_MMSS_MDP_AADC_2_APICAL_BACKLIGHT_OFFS                                               (MMSS_MDP_AADC_2_REG_BASE_OFFS + 0x000000e0)
#define HWIO_MMSS_MDP_AADC_2_APICAL_BACKLIGHT_SCALE_OFFS                                         (MMSS_MDP_AADC_2_REG_BASE_OFFS + 0x000000e8)
#define HWIO_MMSS_MDP_AADC_2_APICAL_AMBIENT_LIGHT_OFFS                                           (MMSS_MDP_AADC_2_REG_BASE_OFFS + 0x000000ec)
#define HWIO_MMSS_MDP_AADC_2_APICAL_AMBIENT_LIGHT_MIN_OFFS                                       (MMSS_MDP_AADC_2_REG_BASE_OFFS + 0x000000f0)
#define HWIO_MMSS_MDP_AADC_2_APICAL_FILTER_OFFS                                                  (MMSS_MDP_AADC_2_REG_BASE_OFFS + 0x000000f4)
#define HWIO_MMSS_MDP_AADC_2_APICAL_CONFIG_BUFFER_OFFS                                           (MMSS_MDP_AADC_2_REG_BASE_OFFS + 0x000000f8)
#define HWIO_MMSS_MDP_AADC_2_APICAL_LUT_AL_CALIB1_0_OFFS                                         (MMSS_MDP_AADC_2_REG_BASE_OFFS + 0x00000100)
#define HWIO_MMSS_MDP_AADC_2_APICAL_LUT_AL_CALIB3_2_OFFS                                         (MMSS_MDP_AADC_2_REG_BASE_OFFS + 0x00000104)
#define HWIO_MMSS_MDP_AADC_2_APICAL_LUT_AL_CALIB5_4_OFFS                                         (MMSS_MDP_AADC_2_REG_BASE_OFFS + 0x00000108)
#define HWIO_MMSS_MDP_AADC_2_APICAL_LUT_AL_CALIB7_6_OFFS                                         (MMSS_MDP_AADC_2_REG_BASE_OFFS + 0x0000010c)
#define HWIO_MMSS_MDP_AADC_2_APICAL_LUT_AL_CALIB9_8_OFFS                                         (MMSS_MDP_AADC_2_REG_BASE_OFFS + 0x00000110)
#define HWIO_MMSS_MDP_AADC_2_APICAL_LUT_AL_CALIB11_10_OFFS                                       (MMSS_MDP_AADC_2_REG_BASE_OFFS + 0x00000114)
#define HWIO_MMSS_MDP_AADC_2_APICAL_LUT_AL_CALIB13_12_OFFS                                       (MMSS_MDP_AADC_2_REG_BASE_OFFS + 0x00000118)
#define HWIO_MMSS_MDP_AADC_2_APICAL_LUT_AL_CALIB15_14_OFFS                                       (MMSS_MDP_AADC_2_REG_BASE_OFFS + 0x0000011c)
#define HWIO_MMSS_MDP_AADC_2_APICAL_LUT_AL_CALIB17_16_OFFS                                       (MMSS_MDP_AADC_2_REG_BASE_OFFS + 0x00000120)
#define HWIO_MMSS_MDP_AADC_2_APICAL_LUT_AL_CALIB19_18_OFFS                                       (MMSS_MDP_AADC_2_REG_BASE_OFFS + 0x00000124)
#define HWIO_MMSS_MDP_AADC_2_APICAL_LUT_AL_CALIB21_20_OFFS                                       (MMSS_MDP_AADC_2_REG_BASE_OFFS + 0x00000128)
#define HWIO_MMSS_MDP_AADC_2_APICAL_LUT_AL_CALIB23_22_OFFS                                       (MMSS_MDP_AADC_2_REG_BASE_OFFS + 0x0000012c)
#define HWIO_MMSS_MDP_AADC_2_APICAL_LUT_AL_CALIB25_24_OFFS                                       (MMSS_MDP_AADC_2_REG_BASE_OFFS + 0x00000130)
#define HWIO_MMSS_MDP_AADC_2_APICAL_LUT_AL_CALIB27_26_OFFS                                       (MMSS_MDP_AADC_2_REG_BASE_OFFS + 0x00000134)
#define HWIO_MMSS_MDP_AADC_2_APICAL_LUT_AL_CALIB29_28_OFFS                                       (MMSS_MDP_AADC_2_REG_BASE_OFFS + 0x00000138)
#define HWIO_MMSS_MDP_AADC_2_APICAL_LUT_AL_CALIB31_30_OFFS                                       (MMSS_MDP_AADC_2_REG_BASE_OFFS + 0x0000013c)
#define HWIO_MMSS_MDP_AADC_2_APICAL_LUT_AL_CALIB32_OFFS                                          (MMSS_MDP_AADC_2_REG_BASE_OFFS + 0x00000140)
#define HWIO_MMSS_MDP_AADC_2_APICAL_DRC_IN_OFFS                                                  (MMSS_MDP_AADC_2_REG_BASE_OFFS + 0x00000144)
#define HWIO_MMSS_MDP_AADC_2_APICAL_START_CALC_OFFS                                              (MMSS_MDP_AADC_2_REG_BASE_OFFS + 0x00000148)
#define HWIO_MMSS_MDP_AADC_2_APICAL_STRENGTH_OUT_OFFS                                            (MMSS_MDP_AADC_2_REG_BASE_OFFS + 0x0000014c)
#define HWIO_MMSS_MDP_AADC_2_APICAL_DRC_OUT_OFFS                                                 (MMSS_MDP_AADC_2_REG_BASE_OFFS + 0x00000150)
#define HWIO_MMSS_MDP_AADC_2_APICAL_BACKLIGHT_OUT_OFFS                                           (MMSS_MDP_AADC_2_REG_BASE_OFFS + 0x00000154)
#define HWIO_MMSS_MDP_AADC_2_APICAL_CALC_DONE_OFFS                                               (MMSS_MDP_AADC_2_REG_BASE_OFFS + 0x00000158)
#define HWIO_MMSS_MDP_AADC_2_APICAL_FRAME_END_OFFS                                               (MMSS_MDP_AADC_2_REG_BASE_OFFS + 0x0000015c)
#define HWIO_MMSS_MDP_AADC_2_APICAL_PROCS_END_OFFS                                               (MMSS_MDP_AADC_2_REG_BASE_OFFS + 0x00000160)
#define HWIO_MMSS_MDP_AADC_2_APICAL_FRAME_START_OFFS                                             (MMSS_MDP_AADC_2_REG_BASE_OFFS + 0x00000164)
#define HWIO_MMSS_MDP_AADC_2_APICAL_PROCS_START_OFFS                                             (MMSS_MDP_AADC_2_REG_BASE_OFFS + 0x00000168)
#define HWIO_MMSS_MDP_AADC_2_APICAL_TILE_CONTROL_OFFS                                            (MMSS_MDP_AADC_2_REG_BASE_OFFS + 0x0000016c)
#define HWIO_MMSS_MDP_AADC_2_APICAL_INTR_EN_OFFS                                                 (MMSS_MDP_AADC_2_REG_BASE_OFFS + 0x00000170)
#define HWIO_MMSS_MDP_AADC_2_APICAL_INTR_STATUS_OFFS                                             (MMSS_MDP_AADC_2_REG_BASE_OFFS + 0x00000174)
#define HWIO_MMSS_MDP_AADC_2_APICAL_INTR_CLEAR_OFFS                                              (MMSS_MDP_AADC_2_REG_BASE_OFFS + 0x00000178)
#define HWIO_MMSS_MDP_AADC_2_APICAL_HW_VERSION_OFFS                                              (MMSS_MDP_AADC_2_REG_BASE_OFFS + 0x00000180)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_CDM_0 
*--------------------------------------------------------------------------*/
#define MMSS_MDP_CDM_0_REG_BASE_OFFS                                   0x0007a200
#define HWIO_MMSS_MDP_CDM_0_PMU_CTRL_OFFS                              (MMSS_MDP_CDM_0_REG_BASE_OFFS + 0x00000210)
#define HWIO_MMSS_MDP_CDM_0_MISR_CTRL_OFFS                             (MMSS_MDP_CDM_0_REG_BASE_OFFS + 0x00000214)
#define HWIO_MMSS_MDP_CDM_0_MISR_C0_OFFS                               (MMSS_MDP_CDM_0_REG_BASE_OFFS + 0x00000218)
#define HWIO_MMSS_MDP_CDM_0_MISR_C1_OFFS                               (MMSS_MDP_CDM_0_REG_BASE_OFFS + 0x0000021c)
#define HWIO_MMSS_MDP_CDM_0_MISR_C2_OFFS                               (MMSS_MDP_CDM_0_REG_BASE_OFFS + 0x00000220)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_CDM_0_CSC_10 
*--------------------------------------------------------------------------*/
#define MMSS_MDP_CDM_0_CSC_10_REG_BASE_OFFS                                  0x0007a200
#define HWIO_MMSS_MDP_CDM_0_CSC_10_OP_MODE_OFFS                              (MMSS_MDP_CDM_0_CSC_10_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_MATRIX_COEFF_0_OFFS                       (MMSS_MDP_CDM_0_CSC_10_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_MATRIX_COEFF_1_OFFS                       (MMSS_MDP_CDM_0_CSC_10_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_MATRIX_COEFF_2_OFFS                       (MMSS_MDP_CDM_0_CSC_10_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_MATRIX_COEFF_3_OFFS                       (MMSS_MDP_CDM_0_CSC_10_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_MATRIX_COEFF_4_OFFS                       (MMSS_MDP_CDM_0_CSC_10_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_0_PRE_CLAMP_OFFS                     (MMSS_MDP_CDM_0_CSC_10_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_1_PRE_CLAMP_OFFS                     (MMSS_MDP_CDM_0_CSC_10_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_2_PRE_CLAMP_OFFS                     (MMSS_MDP_CDM_0_CSC_10_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_0_POST_CLAMP_OFFS                    (MMSS_MDP_CDM_0_CSC_10_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_1_POST_CLAMP_OFFS                    (MMSS_MDP_CDM_0_CSC_10_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_2_POST_CLAMP_OFFS                    (MMSS_MDP_CDM_0_CSC_10_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_0_PRE_BIAS_OFFS                      (MMSS_MDP_CDM_0_CSC_10_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_1_PRE_BIAS_OFFS                      (MMSS_MDP_CDM_0_CSC_10_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_2_PRE_BIAS_OFFS                      (MMSS_MDP_CDM_0_CSC_10_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_0_POST_BIAS_OFFS                     (MMSS_MDP_CDM_0_CSC_10_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_1_POST_BIAS_OFFS                     (MMSS_MDP_CDM_0_CSC_10_REG_BASE_OFFS + 0x00000040)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_2_POST_BIAS_OFFS                     (MMSS_MDP_CDM_0_CSC_10_REG_BASE_OFFS + 0x00000044)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_CDM_0_CDWN2 
*--------------------------------------------------------------------------*/
#define MMSS_MDP_CDM_0_CDWN2_REG_BASE_OFFS                                  0x0007a300
#define HWIO_MMSS_MDP_CDM_0_CDWN2_OP_MODE_OFFS                              (MMSS_MDP_CDM_0_CDWN2_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_CDM_0_CDWN2_CLAMP_OUT_OFFS                            (MMSS_MDP_CDM_0_CDWN2_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_CDM_0_CDWN2_PARAMS_3D_0_OFFS                          (MMSS_MDP_CDM_0_CDWN2_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_CDM_0_CDWN2_PARAMS_3D_1_OFFS                          (MMSS_MDP_CDM_0_CDWN2_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_COSITE_H_0_OFFS                     (MMSS_MDP_CDM_0_CDWN2_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_COSITE_H_1_OFFS                     (MMSS_MDP_CDM_0_CDWN2_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_COSITE_H_2_OFFS                     (MMSS_MDP_CDM_0_CDWN2_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_OFFSITE_H_0_OFFS                    (MMSS_MDP_CDM_0_CDWN2_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_OFFSITE_H_1_OFFS                    (MMSS_MDP_CDM_0_CDWN2_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_OFFSITE_H_2_OFFS                    (MMSS_MDP_CDM_0_CDWN2_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_COSITE_V_OFFS                       (MMSS_MDP_CDM_0_CDWN2_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_OFFSITE_V_OFFS                      (MMSS_MDP_CDM_0_CDWN2_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_MDP_CDM_0_CDWN2_OUT_SIZE_OFFS                             (MMSS_MDP_CDM_0_CDWN2_REG_BASE_OFFS + 0x00000030)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_CDM_0_HDMI_PACK 
*--------------------------------------------------------------------------*/
#define MMSS_MDP_CDM_0_HDMI_PACK_REG_BASE_OFFS                              0x0007a400
#define HWIO_MMSS_MDP_CDM_0_HDMI_PACK_OP_MODE_OFFS                          (MMSS_MDP_CDM_0_HDMI_PACK_REG_BASE_OFFS + 0x00000000)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_DSC_0 
*--------------------------------------------------------------------------*/
#define MMSS_MDP_DSC_0_REG_BASE_OFFS                                                    0x00081000
#define HWIO_MMSS_MDP_DSC_0_COMMON_MODE_OFFS                                            (MMSS_MDP_DSC_0_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_DSC_0_ENC_OFFS                                                    (MMSS_MDP_DSC_0_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_DSC_0_PICTURE_OFFS                                                (MMSS_MDP_DSC_0_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_DSC_0_SLICE_OFFS                                                  (MMSS_MDP_DSC_0_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_MDP_DSC_0_CHUNK_SIZE_OFFS                                             (MMSS_MDP_DSC_0_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_DSC_0_DELAY_OFFS                                                  (MMSS_MDP_DSC_0_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_MDP_DSC_0_SCALE_INITIAL_OFFS                                          (MMSS_MDP_DSC_0_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_MDP_DSC_0_SCALE_DECREMENT_INTERVAL_OFFS                               (MMSS_MDP_DSC_0_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_MDP_DSC_0_SCALE_INCREMENT_INTERVAL_OFFS                               (MMSS_MDP_DSC_0_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_DSC_0_FIRST_LINE_BPG_OFFSET_OFFS                                  (MMSS_MDP_DSC_0_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_DSC_0_BPG_OFFSET_OFFS                                             (MMSS_MDP_DSC_0_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_MDP_DSC_0_DSC_OFFSET_OFFS                                             (MMSS_MDP_DSC_0_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_MDP_DSC_0_FLATNESS_OFFS                                               (MMSS_MDP_DSC_0_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_MDP_DSC_0_RC_MODEL_SIZE_OFFS                                          (MMSS_MDP_DSC_0_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_MDP_DSC_0_RC_OFFS                                                     (MMSS_MDP_DSC_0_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_MDP_DSC_0_RC_BUF_THRESH_n_OFFS(n)                                     (MMSS_MDP_DSC_0_REG_BASE_OFFS + 0x0000003c + 0x4 * (n))
#define HWIO_MMSS_MDP_DSC_0_RANGE_MIN_QP_n_OFFS(n)                                      (MMSS_MDP_DSC_0_REG_BASE_OFFS + 0x00000074 + 0x4 * (n))
#define HWIO_MMSS_MDP_DSC_0_RANGE_MAX_QP_n_OFFS(n)                                      (MMSS_MDP_DSC_0_REG_BASE_OFFS + 0x000000b0 + 0x4 * (n))
#define HWIO_MMSS_MDP_DSC_0_RANGE_BPG_OFFSET_n_OFFS(n)                                  (MMSS_MDP_DSC_0_REG_BASE_OFFS + 0x000000ec + 0x4 * (n))
#define HWIO_MMSS_MDP_DSC_0_GENERAL_STATUS_OFFS                                         (MMSS_MDP_DSC_0_REG_BASE_OFFS + 0x00000128)
#define HWIO_MMSS_MDP_DSC_0_SLICE_ENCODED_STATUS_OFFS                                   (MMSS_MDP_DSC_0_REG_BASE_OFFS + 0x0000012c)
#define HWIO_MMSS_MDP_DSC_0_SLICE_DSI_STATUS_OFFS                                       (MMSS_MDP_DSC_0_REG_BASE_OFFS + 0x00000130)
#define HWIO_MMSS_MDP_DSC_0_INT_STAT_OFFS                                               (MMSS_MDP_DSC_0_REG_BASE_OFFS + 0x00000134)
#define HWIO_MMSS_MDP_DSC_0_INT_CLR_OFFS                                                (MMSS_MDP_DSC_0_REG_BASE_OFFS + 0x00000138)
#define HWIO_MMSS_MDP_DSC_0_INT_MASK_OFFS                                               (MMSS_MDP_DSC_0_REG_BASE_OFFS + 0x0000013c)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_DSC_1 
*--------------------------------------------------------------------------*/
#define MMSS_MDP_DSC_1_REG_BASE_OFFS                                                    0x00081400
#define HWIO_MMSS_MDP_DSC_1_COMMON_MODE_OFFS                                            (MMSS_MDP_DSC_1_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_DSC_1_ENC_OFFS                                                    (MMSS_MDP_DSC_1_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_DSC_1_PICTURE_OFFS                                                (MMSS_MDP_DSC_1_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_DSC_1_SLICE_OFFS                                                  (MMSS_MDP_DSC_1_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_MDP_DSC_1_CHUNK_SIZE_OFFS                                             (MMSS_MDP_DSC_1_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_DSC_1_DELAY_OFFS                                                  (MMSS_MDP_DSC_1_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_MDP_DSC_1_SCALE_INITIAL_OFFS                                          (MMSS_MDP_DSC_1_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_MDP_DSC_1_SCALE_DECREMENT_INTERVAL_OFFS                               (MMSS_MDP_DSC_1_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_MDP_DSC_1_SCALE_INCREMENT_INTERVAL_OFFS                               (MMSS_MDP_DSC_1_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_DSC_1_FIRST_LINE_BPG_OFFSET_OFFS                                  (MMSS_MDP_DSC_1_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_DSC_1_BPG_OFFSET_OFFS                                             (MMSS_MDP_DSC_1_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_MDP_DSC_1_DSC_OFFSET_OFFS                                             (MMSS_MDP_DSC_1_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_MDP_DSC_1_FLATNESS_OFFS                                               (MMSS_MDP_DSC_1_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_MDP_DSC_1_RC_MODEL_SIZE_OFFS                                          (MMSS_MDP_DSC_1_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_MDP_DSC_1_RC_OFFS                                                     (MMSS_MDP_DSC_1_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_MDP_DSC_1_RC_BUF_THRESH_n_OFFS(n)                                     (MMSS_MDP_DSC_1_REG_BASE_OFFS + 0x0000003c + 0x4 * (n))
#define HWIO_MMSS_MDP_DSC_1_RANGE_MIN_QP_n_OFFS(n)                                      (MMSS_MDP_DSC_1_REG_BASE_OFFS + 0x00000074 + 0x4 * (n))
#define HWIO_MMSS_MDP_DSC_1_RANGE_MAX_QP_n_OFFS(n)                                      (MMSS_MDP_DSC_1_REG_BASE_OFFS + 0x000000b0 + 0x4 * (n))
#define HWIO_MMSS_MDP_DSC_1_RANGE_BPG_OFFSET_n_OFFS(n)                                  (MMSS_MDP_DSC_1_REG_BASE_OFFS + 0x000000ec + 0x4 * (n))
#define HWIO_MMSS_MDP_DSC_1_GENERAL_STATUS_OFFS                                         (MMSS_MDP_DSC_1_REG_BASE_OFFS + 0x00000128)
#define HWIO_MMSS_MDP_DSC_1_SLICE_ENCODED_STATUS_OFFS                                   (MMSS_MDP_DSC_1_REG_BASE_OFFS + 0x0000012c)
#define HWIO_MMSS_MDP_DSC_1_SLICE_DSI_STATUS_OFFS                                       (MMSS_MDP_DSC_1_REG_BASE_OFFS + 0x00000130)
#define HWIO_MMSS_MDP_DSC_1_INT_STAT_OFFS                                               (MMSS_MDP_DSC_1_REG_BASE_OFFS + 0x00000134)
#define HWIO_MMSS_MDP_DSC_1_INT_CLR_OFFS                                                (MMSS_MDP_DSC_1_REG_BASE_OFFS + 0x00000138)
#define HWIO_MMSS_MDP_DSC_1_INT_MASK_OFFS                                               (MMSS_MDP_DSC_1_REG_BASE_OFFS + 0x0000013c)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_SCM3_0 
*--------------------------------------------------------------------------*/
#define MMSS_MDP_SCM3_0_REG_BASE_OFFS                                                      0x00081600
#define HWIO_MMSS_MDP_SCM3_0_SCM3_TH_OFFS                                                  (MMSS_MDP_SCM3_0_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_SCM3_0_SCM3_PART1_2_OFFS                                             (MMSS_MDP_SCM3_0_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_SCM3_0_SCM3_PART3_OFFS                                               (MMSS_MDP_SCM3_0_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_SCM3_0_SCM3_WINDOW_X_OFFS                                            (MMSS_MDP_SCM3_0_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_MDP_SCM3_0_SCM3_WINDOW_Y_OFFS                                            (MMSS_MDP_SCM3_0_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_SCM3_0_SCM3_PART_OUTPUT_ASSIGN_OFFS                                  (MMSS_MDP_SCM3_0_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_MDP_SCM3_0_SCM3_REVID_OFFS                                               (MMSS_MDP_SCM3_0_REG_BASE_OFFS + 0x00000018)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MDP_QDSS 
*--------------------------------------------------------------------------*/
#define MMSS_MDP_QDSS_REG_BASE_OFFS                                             0x00081a00
#define HWIO_MMSS_MDP_QDSS_QDSS_CONFIG_OFFS                                     (MMSS_MDP_QDSS_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_QDSS_QDSS_ATB_DATA_ENABLE0_OFFS                           (MMSS_MDP_QDSS_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_QDSS_QDSS_ATB_DATA_ENABLE1_OFFS                           (MMSS_MDP_QDSS_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_QDSS_QDSS_ATB_DATA_ENABLE2_OFFS                           (MMSS_MDP_QDSS_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_MDP_QDSS_QDSS_ATB_DATA_ENABLE3_OFFS                           (MMSS_MDP_QDSS_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_QDSS_QDSS_CLK_CTRL_OFFS                                   (MMSS_MDP_QDSS_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_MDP_QDSS_QDSS_CLK_STATUS_OFFS                                 (MMSS_MDP_QDSS_REG_BASE_OFFS + 0x00000018)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_DSI_0_DSI 
*--------------------------------------------------------------------------*/
#define MMSS_DSI_0_DSI_REG_BASE_OFFS                                                            0x00094000
#define HWIO_MMSS_DSI_0_HW_VERSION_OFFS                                                         (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_DSI_0_CTRL_OFFS                                                               (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_DSI_0_STATUS_OFFS                                                             (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_DSI_0_FIFO_STATUS_OFFS                                                        (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_DSI_0_VIDEO_MODE_CTRL_OFFS                                                    (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_DSI_0_VIDEO_MODE_SYNC_DATATYPE_OFFS                                           (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_DSI_0_VIDEO_MODE_PIXEL_DATATYPE_OFFS                                          (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_DSI_0_VIDEO_MODE_BLANKING_DATATYPE_OFFS                                       (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_DSI_0_VIDEO_MODE_DATA_CTRL_OFFS                                               (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_DSI_0_VIDEO_MODE_ACTIVE_H_OFFS                                                (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_DSI_0_VIDEO_MODE_ACTIVE_V_OFFS                                                (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_DSI_0_VIDEO_MODE_TOTAL_OFFS                                                   (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_DSI_0_VIDEO_MODE_HSYNC_OFFS                                                   (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_DSI_0_VIDEO_MODE_VSYNC_OFFS                                                   (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_DSI_0_VIDEO_MODE_VSYNC_VPOS_OFFS                                              (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_DSI_0_COMMAND_MODE_DMA_CTRL_OFFS                                              (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_CTRL_OFFS                                              (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x00000040)
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_DCS_CMD_CTRL_OFFS                                      (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x00000044)
#define HWIO_MMSS_DSI_0_DMA_CMD_OFFSET_OFFS                                                     (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_DSI_0_DMA_CMD_LENGTH_OFFS                                                     (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x0000004c)
#define HWIO_MMSS_DSI_0_DMA_FIFO_CTRL_OFFS                                                      (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_DSI_0_DMA_NULL_PACKET_DATA_OFFS                                               (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM0_CTRL_OFFS                                      (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x00000058)
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM0_TOTAL_OFFS                                     (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x0000005c)
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM1_CTRL_OFFS                                      (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x00000060)
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM1_TOTAL_OFFS                                     (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x00000064)
#define HWIO_MMSS_DSI_0_ACK_ERR_STATUS_OFFS                                                     (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x00000068)
#define HWIO_MMSS_DSI_0_RDBK_DATA0_OFFS                                                         (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x0000006c)
#define HWIO_MMSS_DSI_0_RDBK_DATA1_OFFS                                                         (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x00000070)
#define HWIO_MMSS_DSI_0_RDBK_DATA2_OFFS                                                         (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x00000074)
#define HWIO_MMSS_DSI_0_RDBK_DATA3_OFFS                                                         (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x00000078)
#define HWIO_MMSS_DSI_0_RDBK_DATATYPE0_OFFS                                                     (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x0000007c)
#define HWIO_MMSS_DSI_0_RDBK_DATATYPE1_OFFS                                                     (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x00000080)
#define HWIO_MMSS_DSI_0_TRIG_CTRL_OFFS                                                          (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x00000084)
#define HWIO_MMSS_DSI_0_EXT_MUX_OFFS                                                            (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x00000088)
#define HWIO_MMSS_DSI_0_EXT_TE_PULSE_DETECT_CTRL_OFFS                                           (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x0000008c)
#define HWIO_MMSS_DSI_0_CMD_MODE_DMA_SW_TRIGGER_OFFS                                            (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x00000090)
#define HWIO_MMSS_DSI_0_CMD_MODE_MDP_SW_TRIGGER_OFFS                                            (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x00000094)
#define HWIO_MMSS_DSI_0_CMD_MODE_BTA_SW_TRIGGER_OFFS                                            (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x00000098)
#define HWIO_MMSS_DSI_0_RESET_SW_TRIGGER_OFFS                                                   (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x0000009c)
#define HWIO_MMSS_DSI_0_MISR_CMD_CTRL_OFFS                                                      (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x000000a0)
#define HWIO_MMSS_DSI_0_MISR_VIDEO_CTRL_OFFS                                                    (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x000000a4)
#define HWIO_MMSS_DSI_0_LANE_STATUS_OFFS                                                        (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x000000a8)
#define HWIO_MMSS_DSI_0_LANE_CTRL_OFFS                                                          (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x000000ac)
#define HWIO_MMSS_DSI_0_LANE_SWAP_CTRL_OFFS                                                     (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x000000b0)
#define HWIO_MMSS_DSI_0_DLN0_PHY_ERR_OFFS                                                       (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x000000b4)
#define HWIO_MMSS_DSI_0_LP_TIMER_CTRL_OFFS                                                      (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x000000b8)
#define HWIO_MMSS_DSI_0_HS_TIMER_CTRL_OFFS                                                      (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x000000bc)
#define HWIO_MMSS_DSI_0_TIMEOUT_STATUS_OFFS                                                     (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x000000c0)
#define HWIO_MMSS_DSI_0_CLKOUT_TIMING_CTRL_OFFS                                                 (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x000000c4)
#define HWIO_MMSS_DSI_0_EOT_PACKET_OFFS                                                         (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x000000c8)
#define HWIO_MMSS_DSI_0_EOT_PACKET_CTRL_OFFS                                                    (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x000000cc)
#define HWIO_MMSS_DSI_0_GENERIC_ESC_TX_TRIGGER_OFFS                                             (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x000000d0)
#define HWIO_MMSS_DSI_0_CAM_BIST_CTRL_OFFS                                                      (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x000000d4)
#define HWIO_MMSS_DSI_0_CAM_BIST_FRAME_SIZE_OFFS                                                (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x000000d8)
#define HWIO_MMSS_DSI_0_CAM_BIST_BLOCK_SIZE_OFFS                                                (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x000000dc)
#define HWIO_MMSS_DSI_0_CAM_BIST_FRAME_CONFIG_OFFS                                              (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x000000e0)
#define HWIO_MMSS_DSI_0_CAM_BIST_LSFR_CTRL_OFFS                                                 (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x000000e4)
#define HWIO_MMSS_DSI_0_CAM_BIST_LSFR_INIT_OFFS                                                 (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x000000e8)
#define HWIO_MMSS_DSI_0_CAM_BIST_START_OFFS                                                     (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x000000ec)
#define HWIO_MMSS_DSI_0_CAM_BIST_STATUS_OFFS                                                    (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x000000f0)
#define HWIO_MMSS_DSI_0_ERR_INT_MASK0_OFFS                                                      (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x0000010c)
#define HWIO_MMSS_DSI_0_INT_CTRL_OFFS                                                           (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x00000110)
#define HWIO_MMSS_DSI_0_IOBIST_CTRL_OFFS                                                        (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x00000114)
#define HWIO_MMSS_DSI_0_SOFT_RESET_OFFS                                                         (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x00000118)
#define HWIO_MMSS_DSI_0_CLK_CTRL_OFFS                                                           (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x0000011c)
#define HWIO_MMSS_DSI_0_CLK_STATUS_OFFS                                                         (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x00000120)
#define HWIO_MMSS_DSI_0_DEBUG_BUS_CTRL_OFFS                                                     (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x00000124)
#define HWIO_MMSS_DSI_0_DEBUG_BUS_OFFS                                                          (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x00000128)
#define HWIO_MMSS_DSI_0_PHY_SW_RESET_OFFS                                                       (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x0000012c)
#define HWIO_MMSS_DSI_0_AXI2AHB_CTRL_OFFS                                                       (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x00000130)
#define HWIO_MMSS_DSI_0_MISR_CMD_MDP0_32BIT_OFFS                                                (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x00000134)
#define HWIO_MMSS_DSI_0_MISR_CMD_MDP1_32BIT_OFFS                                                (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x00000138)
#define HWIO_MMSS_DSI_0_MISR_CMD_DMA_32BIT_OFFS                                                 (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x0000013c)
#define HWIO_MMSS_DSI_0_MISR_VIDEO_32BIT_OFFS                                                   (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x00000140)
#define HWIO_MMSS_DSI_0_LANE_MISR_CTRL_OFFS                                                     (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x00000144)
#define HWIO_MMSS_DSI_0_LANE0_MISR_OFFS                                                         (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x00000148)
#define HWIO_MMSS_DSI_0_LANE1_MISR_OFFS                                                         (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x0000014c)
#define HWIO_MMSS_DSI_0_LANE2_MISR_OFFS                                                         (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x00000150)
#define HWIO_MMSS_DSI_0_LANE3_MISR_OFFS                                                         (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x00000154)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CTRL_OFFS                                              (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x0000015c)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_VIDEO_POLY_OFFS                                        (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x00000160)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_VIDEO_INIT_VAL_OFFS                                    (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x00000164)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_MDP_STREAM0_POLY_OFFS                              (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x00000168)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_MDP_INIT_VAL0_OFFS                                 (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x0000016c)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_MDP_STREAM1_POLY_OFFS                              (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x00000170)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_MDP_INIT_VAL1_OFFS                                 (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x00000174)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_DMA_POLY_OFFS                                      (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x00000178)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_DMA_INIT_VAL_OFFS                                  (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x0000017c)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_VIDEO_ENABLE_OFFS                                      (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x00000180)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_STREAM0_TRIGGER_OFFS                               (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x00000184)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_STREAM1_TRIGGER_OFFS                               (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x00000188)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_MDP_INIT_VAL2_OFFS                                 (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x0000018c)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_MDP_STREAM2_POLY_OFFS                              (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x00000190)
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_IDLE_CTRL_OFFS                                         (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x00000194)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_STREAM2_TRIGGER_OFFS                               (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x00000198)
#define HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL_OFFS                                                   (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x0000019c)
#define HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL2_OFFS                                                  (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x000001a0)
#define HWIO_MMSS_DSI_0_TPG_VIDEO_CONFIG_OFFS                                                   (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x000001a4)
#define HWIO_MMSS_DSI_0_TPG_COMPONENT_LIMITS_OFFS                                               (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x000001a8)
#define HWIO_MMSS_DSI_0_TPG_RECTANGLE_OFFS                                                      (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x000001ac)
#define HWIO_MMSS_DSI_0_TPG_BLACK_WHITE_PATTERN_FRAMES_OFFS                                     (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x000001b0)
#define HWIO_MMSS_DSI_0_TPG_RGB_MAPPING_OFFS                                                    (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x000001b4)
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_CTRL2_OFFS                                             (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x000001b8)
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM2_CTRL_OFFS                                      (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x000001bc)
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM2_TOTAL_OFFS                                     (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x000001c0)
#define HWIO_MMSS_DSI_0_MISR_CMD_MDP2_8BIT_OFFS                                                 (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x000001c4)
#define HWIO_MMSS_DSI_0_MISR_CMD_MDP2_32BIT_OFFS                                                (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x000001c8)
#define HWIO_MMSS_DSI_0_VBIF_CTRL_OFFS                                                          (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x000001cc)
#define HWIO_MMSS_DSI_0_AES_CTRL_OFFS                                                           (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x000001d0)
#define HWIO_MMSS_DSI_0_RDBK_DATA_CTRL_OFFS                                                     (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x000001d4)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_DMA_INIT_VAL2_OFFS                                 (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x000001d8)
#define HWIO_MMSS_DSI_0_TPG_DMA_FIFO_STATUS_OFFS                                                (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x000001dc)
#define HWIO_MMSS_DSI_0_TPG_DMA_FIFO_WRITE_TRIGGER_OFFS                                         (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x000001e0)
#define HWIO_MMSS_DSI_0_DSI_TIMING_FLUSH_OFFS                                                   (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x000001e4)
#define HWIO_MMSS_DSI_0_DSI_TIMING_DB_MODE_OFFS                                                 (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x000001e8)
#define HWIO_MMSS_DSI_0_TPG_DMA_FIFO_RESET_OFFS                                                 (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x000001ec)
#define HWIO_MMSS_DSI_0_SCRATCH_REGISTER_0_OFFS                                                 (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x000001f0)
#define HWIO_MMSS_DSI_0_VERSION_OFFS                                                            (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x000001f4)
#define HWIO_MMSS_DSI_0_SCRATCH_REGISTER_1_OFFS                                                 (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x000001f8)
#define HWIO_MMSS_DSI_0_SCRATCH_REGISTER_2_OFFS                                                 (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x000001fc)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_CTRL_OFFS                                               (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x00000200)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PIPE_DELAY_OFFS                                         (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x00000204)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PIPE_DELAY2_OFFS                                        (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x00000208)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_DELAY_OFFS                                          (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x0000020c)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_STATUS_OFFS                                             (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x00000210)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL0_OFFS                                          (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x00000214)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL1_OFFS                                          (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x00000218)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL2_OFFS                                          (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x0000021c)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL3_OFFS                                          (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x00000220)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL4_OFFS                                          (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x00000224)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL5_OFFS                                          (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x00000228)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL6_OFFS                                          (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x0000022c)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL7_OFFS                                          (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x00000230)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL8_OFFS                                          (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x00000234)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL9_OFFS                                          (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x00000238)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL10_OFFS                                         (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x0000023c)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL11_OFFS                                         (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x00000240)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL12_OFFS                                         (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x00000244)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL13_OFFS                                         (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x00000248)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL14_OFFS                                         (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x0000024c)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL15_OFFS                                         (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x00000250)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL16_OFFS                                         (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x00000254)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL17_OFFS                                         (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x00000258)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL18_OFFS                                         (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x0000025c)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL19_OFFS                                         (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x00000260)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL20_OFFS                                         (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x00000264)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL21_OFFS                                         (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x00000268)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL22_OFFS                                         (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x0000026c)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL23_OFFS                                         (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x00000270)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL24_OFFS                                         (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x00000274)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL25_OFFS                                         (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x00000278)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL26_OFFS                                         (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x0000027c)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL27_OFFS                                         (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x00000280)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL28_OFFS                                         (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x00000284)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL29_OFFS                                         (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x00000288)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL30_OFFS                                         (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x0000028c)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL31_OFFS                                         (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x00000290)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_UPPER_ADDR_OFFS                                     (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x00000294)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_UPPER_ADDR2_OFFS                                    (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x00000298)
#define HWIO_MMSS_DSI_0_VIDEO_COMPRESSION_MODE_CTRL_OFFS                                        (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x000002a0)
#define HWIO_MMSS_DSI_0_VIDEO_COMPRESSION_MODE_CTRL2_OFFS                                       (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x000002a4)
#define HWIO_MMSS_DSI_0_COMMAND_COMPRESSION_MODE_CTRL_OFFS                                      (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x000002a8)
#define HWIO_MMSS_DSI_0_COMMAND_COMPRESSION_MODE_CTRL2_OFFS                                     (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x000002ac)
#define HWIO_MMSS_DSI_0_COMMAND_COMPRESSION_MODE_CTRL3_OFFS                                     (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x000002b0)
#define HWIO_MMSS_DSI_0_COMMAND_MODE_NULL_INSERTION_CTRL_OFFS                                   (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x000002b4)
#define HWIO_MMSS_DSI_0_READ_BACK_DISABLE_STATUS_OFFS                                           (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x000002b8)
#define HWIO_MMSS_DSI_0_DESKEW_CTRL_OFFS                                                        (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x000002bc)
#define HWIO_MMSS_DSI_0_DESKEW_DELAY_CTRL_OFFS                                                  (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x000002c0)
#define HWIO_MMSS_DSI_0_DESKEW_SW_TRIGGER_OFFS                                                  (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x000002c4)
#define HWIO_MMSS_DSI_0_DEBUG_CTRL_OFFS                                                         (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x000002c8)
#define HWIO_MMSS_DSI_0_SECURE_DISPLAY_STATUS_OFFS                                              (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x000002cc)
#define HWIO_MMSS_DSI_0_SECURE_DISPLAY_BLOCK_COMMAND_COLOR_OFFS                                 (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x000002d0)
#define HWIO_MMSS_DSI_0_SECURE_DISPLAY_BLOCK_VIDEO_COLOR_OFFS                                   (MMSS_DSI_0_DSI_REG_BASE_OFFS + 0x000002d4)

/*----------------------------------------------------------------------------
 * MODULE: MMSS_DSI_0_PHY
 *--------------------------------------------------------------------------*/
#define MMSS_DSI_0_PHY_REG_BASE_OFFS                                                          0x00094400

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON 
*--------------------------------------------------------------------------*/
#define MMSS_DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS                         0x00094400
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_CMN_REVISION_ID0_OFFS                                      (MMSS_DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_CMN_REVISION_ID1_OFFS                                      (MMSS_DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_CMN_REVISION_ID2_OFFS                                      (MMSS_DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_CMN_REVISION_ID3_OFFS                                      (MMSS_DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_CMN_CLK_CFG0_OFFS                                          (MMSS_DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_CMN_CLK_CFG1_OFFS                                          (MMSS_DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_CMN_GLBL_TEST_CTRL_OFFS                                    (MMSS_DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_CMN_CTRL_0_OFFS                                            (MMSS_DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_CMN_CTRL_1_OFFS                                            (MMSS_DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_CMN_CAL_HW_TRIGGER_OFFS                                    (MMSS_DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_CMN_CAL_SW_CFG0_OFFS                                       (MMSS_DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_CMN_CAL_SW_CFG1_OFFS                                       (MMSS_DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_CMN_CAL_SW_CFG2_OFFS                                       (MMSS_DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_CMN_CAL_HW_CFG0_OFFS                                       (MMSS_DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_CMN_CAL_HW_CFG1_OFFS                                       (MMSS_DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_CMN_CAL_HW_CFG2_OFFS                                       (MMSS_DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_CMN_CAL_HW_CFG3_OFFS                                       (MMSS_DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x00000040)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_CMN_CAL_HW_CFG4_OFFS                                       (MMSS_DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x00000044)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_CMN_PLL_CNTRL_OFFS                                         (MMSS_DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_CMN_LDO_CNTRL_OFFS                                         (MMSS_DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x0000004c)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_DEBUG_SEL_OFFS                             (MMSS_DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE0_OFFS                                (MMSS_DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE1_OFFS                                (MMSS_DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x00000058)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE2_OFFS                                (MMSS_DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x0000005c)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE3_OFFS                                (MMSS_DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x00000060)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_CMN_REGULATOR_CAL_STATUS0_OFFS                             (MMSS_DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x00000064)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_CMN_REGULATOR_CAL_STATUS1_OFFS                             (MMSS_DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x00000068)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_CMN_GLBL_DEBUG_BUS0_OFFS                                   (MMSS_DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x0000006c)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_CMN_GLBL_DEBUG_BUS1_OFFS                                   (MMSS_DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x00000070)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_CMN_GLBL_DEBUG_BUS2_OFFS                                   (MMSS_DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x00000074)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_CMN_GLBL_DEBUG_BUS3_OFFS                                   (MMSS_DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x00000078)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN 
*--------------------------------------------------------------------------*/
#define MMSS_DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS                            0x00094500
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN0_CFG0_OFFS                                                  (MMSS_DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN0_CFG1_OFFS                                                  (MMSS_DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN0_CFG2_OFFS                                                  (MMSS_DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN0_CFG3_OFFS                                                  (MMSS_DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN0_TEST_DATAPATH_OFFS                                         (MMSS_DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN0_TEST_STR_OFFS                                              (MMSS_DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN0_TIMING_CTRL_4_OFFS                                         (MMSS_DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN0_TIMING_CTRL_5_OFFS                                         (MMSS_DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN0_TIMING_CTRL_6_OFFS                                         (MMSS_DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN0_TIMING_CTRL_7_OFFS                                         (MMSS_DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN0_TIMING_CTRL_8_OFFS                                         (MMSS_DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN0_TIMING_CTRL_9_OFFS                                         (MMSS_DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN0_TIMING_CTRL_10_OFFS                                        (MMSS_DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN0_TIMING_CTRL_11_OFFS                                        (MMSS_DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN0_STRENGTH_CTRL_0_OFFS                                       (MMSS_DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN0_STRENGTH_CTRL_1_OFFS                                       (MMSS_DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN0_BIST_POLY_OFFS                                             (MMSS_DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x00000040)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN0_BIST_SEED0_OFFS                                            (MMSS_DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x00000044)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN0_BIST_SEED1_OFFS                                            (MMSS_DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN0_BIST_HEAD_OFFS                                             (MMSS_DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x0000004c)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN0_BIST_SOT_OFFS                                              (MMSS_DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN0_BIST_CTRL0_OFFS                                            (MMSS_DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN0_BIST_CTRL1_OFFS                                            (MMSS_DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x00000058)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN0_BIST_CTRL2_OFFS                                            (MMSS_DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x0000005c)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN0_BIST_CTRL3_OFFS                                            (MMSS_DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x00000060)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN0_VREG_CNTRL_OFFS                                            (MMSS_DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x00000064)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN0_HSTX_STR_STATUS_OFFS                                       (MMSS_DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x00000068)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN0_BIST_STATUS0_OFFS                                          (MMSS_DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x0000006c)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN0_BIST_STATUS1_OFFS                                          (MMSS_DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x00000070)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN0_BIST_STATUS2_OFFS                                          (MMSS_DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x00000074)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN0_BIST_STATUS3_OFFS                                          (MMSS_DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x00000078)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN0_MISR_STATUS_OFFS                                           (MMSS_DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x0000007c)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN 
*--------------------------------------------------------------------------*/
#define MMSS_DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS                            0x00094580
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN1_CFG0_OFFS                                                  (MMSS_DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN1_CFG1_OFFS                                                  (MMSS_DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN1_CFG2_OFFS                                                  (MMSS_DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN1_CFG3_OFFS                                                  (MMSS_DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN1_TEST_DATAPATH_OFFS                                         (MMSS_DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN1_TEST_STR_OFFS                                              (MMSS_DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN1_TIMING_CTRL_4_OFFS                                         (MMSS_DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN1_TIMING_CTRL_5_OFFS                                         (MMSS_DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN1_TIMING_CTRL_6_OFFS                                         (MMSS_DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN1_TIMING_CTRL_7_OFFS                                         (MMSS_DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN1_TIMING_CTRL_8_OFFS                                         (MMSS_DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN1_TIMING_CTRL_9_OFFS                                         (MMSS_DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN1_TIMING_CTRL_10_OFFS                                        (MMSS_DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN1_TIMING_CTRL_11_OFFS                                        (MMSS_DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN1_STRENGTH_CTRL_0_OFFS                                       (MMSS_DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN1_STRENGTH_CTRL_1_OFFS                                       (MMSS_DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN1_BIST_POLY_OFFS                                             (MMSS_DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x00000040)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN1_BIST_SEED0_OFFS                                            (MMSS_DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x00000044)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN1_BIST_SEED1_OFFS                                            (MMSS_DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN1_BIST_HEAD_OFFS                                             (MMSS_DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x0000004c)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN1_BIST_SOT_OFFS                                              (MMSS_DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN1_BIST_CTRL0_OFFS                                            (MMSS_DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN1_BIST_CTRL1_OFFS                                            (MMSS_DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x00000058)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN1_BIST_CTRL2_OFFS                                            (MMSS_DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x0000005c)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN1_BIST_CTRL3_OFFS                                            (MMSS_DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x00000060)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN1_VREG_CNTRL_OFFS                                            (MMSS_DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x00000064)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN1_HSTX_STR_STATUS_OFFS                                       (MMSS_DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x00000068)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN1_BIST_STATUS0_OFFS                                          (MMSS_DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x0000006c)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN1_BIST_STATUS1_OFFS                                          (MMSS_DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x00000070)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN1_BIST_STATUS2_OFFS                                          (MMSS_DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x00000074)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN1_BIST_STATUS3_OFFS                                          (MMSS_DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x00000078)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN1_MISR_STATUS_OFFS                                           (MMSS_DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x0000007c)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN 
*--------------------------------------------------------------------------*/
#define MMSS_DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS                            0x00094600
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN2_CFG0_OFFS                                                  (MMSS_DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN2_CFG1_OFFS                                                  (MMSS_DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN2_CFG2_OFFS                                                  (MMSS_DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN2_CFG3_OFFS                                                  (MMSS_DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN2_TEST_DATAPATH_OFFS                                         (MMSS_DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN2_TEST_STR_OFFS                                              (MMSS_DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN2_TIMING_CTRL_4_OFFS                                         (MMSS_DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN2_TIMING_CTRL_5_OFFS                                         (MMSS_DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN2_TIMING_CTRL_6_OFFS                                         (MMSS_DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN2_TIMING_CTRL_7_OFFS                                         (MMSS_DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN2_TIMING_CTRL_8_OFFS                                         (MMSS_DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN2_TIMING_CTRL_9_OFFS                                         (MMSS_DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN2_TIMING_CTRL_10_OFFS                                        (MMSS_DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN2_TIMING_CTRL_11_OFFS                                        (MMSS_DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN2_STRENGTH_CTRL_0_OFFS                                       (MMSS_DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN2_STRENGTH_CTRL_1_OFFS                                       (MMSS_DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN2_BIST_POLY_OFFS                                             (MMSS_DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x00000040)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN2_BIST_SEED0_OFFS                                            (MMSS_DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x00000044)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN2_BIST_SEED1_OFFS                                            (MMSS_DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN2_BIST_HEAD_OFFS                                             (MMSS_DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x0000004c)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN2_BIST_SOT_OFFS                                              (MMSS_DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN2_BIST_CTRL0_OFFS                                            (MMSS_DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN2_BIST_CTRL1_OFFS                                            (MMSS_DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x00000058)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN2_BIST_CTRL2_OFFS                                            (MMSS_DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x0000005c)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN2_BIST_CTRL3_OFFS                                            (MMSS_DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x00000060)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN2_VREG_CNTRL_OFFS                                            (MMSS_DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x00000064)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN2_HSTX_STR_STATUS_OFFS                                       (MMSS_DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x00000068)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN2_BIST_STATUS0_OFFS                                          (MMSS_DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x0000006c)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN2_BIST_STATUS1_OFFS                                          (MMSS_DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x00000070)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN2_BIST_STATUS2_OFFS                                          (MMSS_DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x00000074)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN2_BIST_STATUS3_OFFS                                          (MMSS_DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x00000078)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN2_MISR_STATUS_OFFS                                           (MMSS_DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x0000007c)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN 
*--------------------------------------------------------------------------*/
#define MMSS_DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS                            0x00094680
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN3_CFG0_OFFS                                                  (MMSS_DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN3_CFG1_OFFS                                                  (MMSS_DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN3_CFG2_OFFS                                                  (MMSS_DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN3_CFG3_OFFS                                                  (MMSS_DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN3_TEST_DATAPATH_OFFS                                         (MMSS_DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN3_TEST_STR_OFFS                                              (MMSS_DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN3_TIMING_CTRL_4_OFFS                                         (MMSS_DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN3_TIMING_CTRL_5_OFFS                                         (MMSS_DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN3_TIMING_CTRL_6_OFFS                                         (MMSS_DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN3_TIMING_CTRL_7_OFFS                                         (MMSS_DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN3_TIMING_CTRL_8_OFFS                                         (MMSS_DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN3_TIMING_CTRL_9_OFFS                                         (MMSS_DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN3_TIMING_CTRL_10_OFFS                                        (MMSS_DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN3_TIMING_CTRL_11_OFFS                                        (MMSS_DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN3_STRENGTH_CTRL_0_OFFS                                       (MMSS_DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN3_STRENGTH_CTRL_1_OFFS                                       (MMSS_DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN3_BIST_POLY_OFFS                                             (MMSS_DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x00000040)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN3_BIST_SEED0_OFFS                                            (MMSS_DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x00000044)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN3_BIST_SEED1_OFFS                                            (MMSS_DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN3_BIST_HEAD_OFFS                                             (MMSS_DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x0000004c)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN3_BIST_SOT_OFFS                                              (MMSS_DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN3_BIST_CTRL0_OFFS                                            (MMSS_DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN3_BIST_CTRL1_OFFS                                            (MMSS_DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x00000058)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN3_BIST_CTRL2_OFFS                                            (MMSS_DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x0000005c)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN3_BIST_CTRL3_OFFS                                            (MMSS_DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x00000060)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN3_VREG_CNTRL_OFFS                                            (MMSS_DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x00000064)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN3_HSTX_STR_STATUS_OFFS                                       (MMSS_DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x00000068)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN3_BIST_STATUS0_OFFS                                          (MMSS_DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x0000006c)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN3_BIST_STATUS1_OFFS                                          (MMSS_DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x00000070)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN3_BIST_STATUS2_OFFS                                          (MMSS_DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x00000074)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN3_BIST_STATUS3_OFFS                                          (MMSS_DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x00000078)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_DLN3_MISR_STATUS_OFFS                                           (MMSS_DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x0000007c)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN 
*--------------------------------------------------------------------------*/
#define MMSS_DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS                            0x00094700
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_CKLN_CFG0_OFFS                                                  (MMSS_DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_CKLN_CFG1_OFFS                                                  (MMSS_DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_CKLN_CFG2_OFFS                                                  (MMSS_DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_CKLN_CFG3_OFFS                                                  (MMSS_DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_CKLN_TEST_DATAPATH_OFFS                                         (MMSS_DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_CKLN_TEST_STR_OFFS                                              (MMSS_DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_CKLN_TIMING_CTRL_4_OFFS                                         (MMSS_DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_CKLN_TIMING_CTRL_5_OFFS                                         (MMSS_DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_CKLN_TIMING_CTRL_6_OFFS                                         (MMSS_DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_CKLN_TIMING_CTRL_7_OFFS                                         (MMSS_DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_CKLN_TIMING_CTRL_8_OFFS                                         (MMSS_DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_CKLN_TIMING_CTRL_9_OFFS                                         (MMSS_DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_CKLN_TIMING_CTRL_10_OFFS                                        (MMSS_DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_CKLN_TIMING_CTRL_11_OFFS                                        (MMSS_DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_CKLN_STRENGTH_CTRL_0_OFFS                                       (MMSS_DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_CKLN_STRENGTH_CTRL_1_OFFS                                       (MMSS_DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_CKLN_BIST_POLY_OFFS                                             (MMSS_DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x00000040)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_CKLN_BIST_SEED0_OFFS                                            (MMSS_DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x00000044)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_CKLN_BIST_SEED1_OFFS                                            (MMSS_DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_CKLN_BIST_HEAD_OFFS                                             (MMSS_DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x0000004c)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_CKLN_BIST_SOT_OFFS                                              (MMSS_DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_CKLN_BIST_CTRL0_OFFS                                            (MMSS_DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_CKLN_BIST_CTRL1_OFFS                                            (MMSS_DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x00000058)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_CKLN_BIST_CTRL2_OFFS                                            (MMSS_DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x0000005c)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_CKLN_BIST_CTRL3_OFFS                                            (MMSS_DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x00000060)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_CKLN_VREG_CNTRL_OFFS                                            (MMSS_DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x00000064)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_CKLN_HSTX_STR_STATUS_OFFS                                       (MMSS_DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x00000068)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_CKLN_BIST_STATUS0_OFFS                                          (MMSS_DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x0000006c)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_CKLN_BIST_STATUS1_OFFS                                          (MMSS_DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x00000070)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_CKLN_BIST_STATUS2_OFFS                                          (MMSS_DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x00000074)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_CKLN_BIST_STATUS3_OFFS                                          (MMSS_DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x00000078)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_CKLN_MISR_STATUS_OFFS                                           (MMSS_DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x0000007c)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE 
*--------------------------------------------------------------------------*/
#define MMSS_DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS                     0x00094800
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_PLL_IE_TRIM_OFFS                                         (MMSS_DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_PLL_IP_TRIM_OFFS                                         (MMSS_DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_PLL_PLL_CNTRL_OFFS                                       (MMSS_DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_PLL_PLL_PHSEL_CONTROL_OFFS                               (MMSS_DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_PLL_IPTAT_TRIM_OFFS                                      (MMSS_DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_PLL_PLL_PHSEL_DC_OFFS                                    (MMSS_DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_PLL_PLL_CAL_EN_OFFS                                      (MMSS_DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_PLL_CLKBUFLR_EN_OFFS                                     (MMSS_DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_PLL_ATB_SEL1_OFFS                                        (MMSS_DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_PLL_ATB_SEL2_OFFS                                        (MMSS_DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_PLL_SYSCLK_EN_RESET_OFFS                                 (MMSS_DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_PLL_RESETSM_CNTRL_OFFS                                   (MMSS_DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_PLL_RESETSM_CNTRL2_OFFS                                  (MMSS_DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_PLL_RESETSM_CNTRL3_OFFS                                  (MMSS_DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_PLL_RESETSM_CNTRL4_OFFS                                  (MMSS_DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_PLL_RESETSM_CNTRL5_OFFS                                  (MMSS_DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_PLL_KVCO_DIV_REF1_OFFS                                   (MMSS_DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x00000040)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_PLL_KVCO_DIV_REF2_OFFS                                   (MMSS_DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x00000044)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_PLL_KVCO_COUNT1_OFFS                                     (MMSS_DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_PLL_KVCO_COUNT2_OFFS                                     (MMSS_DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x0000004c)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_PLL_KVCO_CAL_CNTRL_OFFS                                  (MMSS_DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_PLL_KVCO_CAL_CNTRL2_OFFS                                 (MMSS_DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_PLL_KVCO_CODE_OFFS                                       (MMSS_DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x00000058)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_PLL_VREF_CFG1_OFFS                                       (MMSS_DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x0000005c)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_PLL_VREF_CFG2_OFFS                                       (MMSS_DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x00000060)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_PLL_RESOLUTION_OFFS                                      (MMSS_DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x00000064)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_PLL_VCO_CAL_CNTRL_OFFS                                   (MMSS_DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x00000068)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_PLL_VCO_DIV_REF1_OFFS                                    (MMSS_DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x0000006c)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_PLL_VCO_DIV_REF2_OFFS                                    (MMSS_DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x00000070)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_PLL_VCO_COUNT1_OFFS                                      (MMSS_DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x00000074)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_PLL_VCO_COUNT2_OFFS                                      (MMSS_DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x00000078)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_PLL_PLLLOCK_CMP1_OFFS                                    (MMSS_DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x0000007c)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_PLL_PLLLOCK_CMP2_OFFS                                    (MMSS_DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x00000080)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_PLL_PLLLOCK_CMP3_OFFS                                    (MMSS_DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x00000084)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_PLL_PLLLOCK_CMP_EN_OFFS                                  (MMSS_DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x00000088)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_PLL_PLL_VCO_TUNE_OFFS                                    (MMSS_DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x0000008c)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_PLL_DEC_START_OFFS                                       (MMSS_DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x00000090)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_PLL_SSC_EN_CENTER_OFFS                                   (MMSS_DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x00000094)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_PLL_SSC_ADJ_PER1_OFFS                                    (MMSS_DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x00000098)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_PLL_SSC_ADJ_PER2_OFFS                                    (MMSS_DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x0000009c)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_PLL_SSC_PER1_OFFS                                        (MMSS_DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x000000a0)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_PLL_SSC_PER2_OFFS                                        (MMSS_DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x000000a4)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_PLL_SSC_STEP_SIZE1_OFFS                                  (MMSS_DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x000000a8)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_PLL_SSC_STEP_SIZE2_OFFS                                  (MMSS_DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x000000ac)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_PLL_FORCE_CAL_DONE_OFFS                                  (MMSS_DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x000000b0)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_PLL_DIV_FRAC_START1_OFFS                                 (MMSS_DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x000000b4)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_PLL_DIV_FRAC_START2_OFFS                                 (MMSS_DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x000000b8)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_PLL_DIV_FRAC_START3_OFFS                                 (MMSS_DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x000000bc)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_PLL_PLL_TXCLK_EN_OFFS                                    (MMSS_DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x000000c0)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_PLL_PLL_CRCTRL_OFFS                                      (MMSS_DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x000000c4)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_PLL_PLL_FREQUPDATE_OFFS                                  (MMSS_DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x000000c8)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_PLL_RESET_SM_READY_STATUS_OFFS                           (MMSS_DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x000000cc)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_PLL_CORE_VCO_TUNE_STATUS_OFFS                            (MMSS_DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x000000d0)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_PLL_CORE_KVCO_CODE_STATUS_OFFS                           (MMSS_DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x000000d4)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_PLL_DEBUG_BUS0_OFFS                                      (MMSS_DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x000000d8)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_PLL_DEBUG_BUS1_OFFS                                      (MMSS_DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x000000dc)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_PLL_DEBUG_BUS2_OFFS                                      (MMSS_DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x000000e0)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_PLL_DEBUG_BUS3_OFFS                                      (MMSS_DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x000000e4)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_PLL_PLL_MISC1_OFFS                                       (MMSS_DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x000000e8)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_PLL_BGTRIM_OFFS                                          (MMSS_DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x000000ec)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_PLL_CP_SET_CUR_OFFS                                      (MMSS_DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x000000f0)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_PLL_PLL_ICPMSET_OFFS                                     (MMSS_DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x000000f4)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_PLL_PLL_ICPCSET_OFFS                                     (MMSS_DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x000000f8)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_PLL_PLL_ICP_SET_OFFS                                     (MMSS_DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x000000fc)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_PLL_PLL_LPF1_OFFS                                        (MMSS_DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x00000100)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_PLL_PLL_LPF2_POSTDIV_OFFS                                (MMSS_DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x00000104)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_PLL_PLL_BANDGAP_OFFS                                     (MMSS_DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x00000108)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_PLL_KVCO_INIT_CODE_OFFS                                  (MMSS_DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x0000010c)
#define HWIO_MMSS_DSI_0_PHY_DSIPHY_PLL_CMN_MISC2_OFFS                                       (MMSS_DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x00000110)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_DSI_1_DSI 
*--------------------------------------------------------------------------*/
#define MMSS_DSI_1_DSI_REG_BASE_OFFS                                                            0x00096000
#define HWIO_MMSS_DSI_1_HW_VERSION_OFFS                                                         (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_DSI_1_CTRL_OFFS                                                               (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_DSI_1_STATUS_OFFS                                                             (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_DSI_1_FIFO_STATUS_OFFS                                                        (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_DSI_1_VIDEO_MODE_CTRL_OFFS                                                    (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_DSI_1_VIDEO_MODE_SYNC_DATATYPE_OFFS                                           (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_DSI_1_VIDEO_MODE_PIXEL_DATATYPE_OFFS                                          (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_DSI_1_VIDEO_MODE_BLANKING_DATATYPE_OFFS                                       (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_DSI_1_VIDEO_MODE_DATA_CTRL_OFFS                                               (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_DSI_1_VIDEO_MODE_ACTIVE_H_OFFS                                                (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_DSI_1_VIDEO_MODE_ACTIVE_V_OFFS                                                (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_DSI_1_VIDEO_MODE_TOTAL_OFFS                                                   (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_DSI_1_VIDEO_MODE_HSYNC_OFFS                                                   (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_DSI_1_VIDEO_MODE_VSYNC_OFFS                                                   (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_DSI_1_VIDEO_MODE_VSYNC_VPOS_OFFS                                              (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_DSI_1_COMMAND_MODE_DMA_CTRL_OFFS                                              (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_DSI_1_COMMAND_MODE_MDP_CTRL_OFFS                                              (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x00000040)
#define HWIO_MMSS_DSI_1_COMMAND_MODE_MDP_DCS_CMD_CTRL_OFFS                                      (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x00000044)
#define HWIO_MMSS_DSI_1_DMA_CMD_OFFSET_OFFS                                                     (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_DSI_1_DMA_CMD_LENGTH_OFFS                                                     (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x0000004c)
#define HWIO_MMSS_DSI_1_DMA_FIFO_CTRL_OFFS                                                      (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_DSI_1_DMA_NULL_PACKET_DATA_OFFS                                               (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_DSI_1_COMMAND_MODE_MDP_STREAM0_CTRL_OFFS                                      (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x00000058)
#define HWIO_MMSS_DSI_1_COMMAND_MODE_MDP_STREAM0_TOTAL_OFFS                                     (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x0000005c)
#define HWIO_MMSS_DSI_1_COMMAND_MODE_MDP_STREAM1_CTRL_OFFS                                      (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x00000060)
#define HWIO_MMSS_DSI_1_COMMAND_MODE_MDP_STREAM1_TOTAL_OFFS                                     (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x00000064)
#define HWIO_MMSS_DSI_1_ACK_ERR_STATUS_OFFS                                                     (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x00000068)
#define HWIO_MMSS_DSI_1_RDBK_DATA0_OFFS                                                         (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x0000006c)
#define HWIO_MMSS_DSI_1_RDBK_DATA1_OFFS                                                         (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x00000070)
#define HWIO_MMSS_DSI_1_RDBK_DATA2_OFFS                                                         (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x00000074)
#define HWIO_MMSS_DSI_1_RDBK_DATA3_OFFS                                                         (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x00000078)
#define HWIO_MMSS_DSI_1_RDBK_DATATYPE0_OFFS                                                     (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x0000007c)
#define HWIO_MMSS_DSI_1_RDBK_DATATYPE1_OFFS                                                     (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x00000080)
#define HWIO_MMSS_DSI_1_TRIG_CTRL_OFFS                                                          (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x00000084)
#define HWIO_MMSS_DSI_1_EXT_MUX_OFFS                                                            (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x00000088)
#define HWIO_MMSS_DSI_1_EXT_TE_PULSE_DETECT_CTRL_OFFS                                           (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x0000008c)
#define HWIO_MMSS_DSI_1_CMD_MODE_DMA_SW_TRIGGER_OFFS                                            (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x00000090)
#define HWIO_MMSS_DSI_1_CMD_MODE_MDP_SW_TRIGGER_OFFS                                            (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x00000094)
#define HWIO_MMSS_DSI_1_CMD_MODE_BTA_SW_TRIGGER_OFFS                                            (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x00000098)
#define HWIO_MMSS_DSI_1_RESET_SW_TRIGGER_OFFS                                                   (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x0000009c)
#define HWIO_MMSS_DSI_1_MISR_CMD_CTRL_OFFS                                                      (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x000000a0)
#define HWIO_MMSS_DSI_1_MISR_VIDEO_CTRL_OFFS                                                    (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x000000a4)
#define HWIO_MMSS_DSI_1_LANE_STATUS_OFFS                                                        (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x000000a8)
#define HWIO_MMSS_DSI_1_LANE_CTRL_OFFS                                                          (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x000000ac)
#define HWIO_MMSS_DSI_1_LANE_SWAP_CTRL_OFFS                                                     (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x000000b0)
#define HWIO_MMSS_DSI_1_DLN0_PHY_ERR_OFFS                                                       (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x000000b4)
#define HWIO_MMSS_DSI_1_LP_TIMER_CTRL_OFFS                                                      (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x000000b8)
#define HWIO_MMSS_DSI_1_HS_TIMER_CTRL_OFFS                                                      (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x000000bc)
#define HWIO_MMSS_DSI_1_TIMEOUT_STATUS_OFFS                                                     (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x000000c0)
#define HWIO_MMSS_DSI_1_CLKOUT_TIMING_CTRL_OFFS                                                 (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x000000c4)
#define HWIO_MMSS_DSI_1_EOT_PACKET_OFFS                                                         (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x000000c8)
#define HWIO_MMSS_DSI_1_EOT_PACKET_CTRL_OFFS                                                    (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x000000cc)
#define HWIO_MMSS_DSI_1_GENERIC_ESC_TX_TRIGGER_OFFS                                             (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x000000d0)
#define HWIO_MMSS_DSI_1_CAM_BIST_CTRL_OFFS                                                      (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x000000d4)
#define HWIO_MMSS_DSI_1_CAM_BIST_FRAME_SIZE_OFFS                                                (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x000000d8)
#define HWIO_MMSS_DSI_1_CAM_BIST_BLOCK_SIZE_OFFS                                                (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x000000dc)
#define HWIO_MMSS_DSI_1_CAM_BIST_FRAME_CONFIG_OFFS                                              (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x000000e0)
#define HWIO_MMSS_DSI_1_CAM_BIST_LSFR_CTRL_OFFS                                                 (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x000000e4)
#define HWIO_MMSS_DSI_1_CAM_BIST_LSFR_INIT_OFFS                                                 (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x000000e8)
#define HWIO_MMSS_DSI_1_CAM_BIST_START_OFFS                                                     (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x000000ec)
#define HWIO_MMSS_DSI_1_CAM_BIST_STATUS_OFFS                                                    (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x000000f0)
#define HWIO_MMSS_DSI_1_ERR_INT_MASK0_OFFS                                                      (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x0000010c)
#define HWIO_MMSS_DSI_1_INT_CTRL_OFFS                                                           (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x00000110)
#define HWIO_MMSS_DSI_1_IOBIST_CTRL_OFFS                                                        (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x00000114)
#define HWIO_MMSS_DSI_1_SOFT_RESET_OFFS                                                         (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x00000118)
#define HWIO_MMSS_DSI_1_CLK_CTRL_OFFS                                                           (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x0000011c)
#define HWIO_MMSS_DSI_1_CLK_STATUS_OFFS                                                         (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x00000120)
#define HWIO_MMSS_DSI_1_DEBUG_BUS_CTRL_OFFS                                                     (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x00000124)
#define HWIO_MMSS_DSI_1_DEBUG_BUS_OFFS                                                          (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x00000128)
#define HWIO_MMSS_DSI_1_PHY_SW_RESET_OFFS                                                       (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x0000012c)
#define HWIO_MMSS_DSI_1_AXI2AHB_CTRL_OFFS                                                       (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x00000130)
#define HWIO_MMSS_DSI_1_MISR_CMD_MDP0_32BIT_OFFS                                                (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x00000134)
#define HWIO_MMSS_DSI_1_MISR_CMD_MDP1_32BIT_OFFS                                                (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x00000138)
#define HWIO_MMSS_DSI_1_MISR_CMD_DMA_32BIT_OFFS                                                 (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x0000013c)
#define HWIO_MMSS_DSI_1_MISR_VIDEO_32BIT_OFFS                                                   (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x00000140)
#define HWIO_MMSS_DSI_1_LANE_MISR_CTRL_OFFS                                                     (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x00000144)
#define HWIO_MMSS_DSI_1_LANE0_MISR_OFFS                                                         (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x00000148)
#define HWIO_MMSS_DSI_1_LANE1_MISR_OFFS                                                         (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x0000014c)
#define HWIO_MMSS_DSI_1_LANE2_MISR_OFFS                                                         (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x00000150)
#define HWIO_MMSS_DSI_1_LANE3_MISR_OFFS                                                         (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x00000154)
#define HWIO_MMSS_DSI_1_TEST_PATTERN_GEN_CTRL_OFFS                                              (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x0000015c)
#define HWIO_MMSS_DSI_1_TEST_PATTERN_GEN_VIDEO_POLY_OFFS                                        (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x00000160)
#define HWIO_MMSS_DSI_1_TEST_PATTERN_GEN_VIDEO_INIT_VAL_OFFS                                    (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x00000164)
#define HWIO_MMSS_DSI_1_TEST_PATTERN_GEN_CMD_MDP_STREAM0_POLY_OFFS                              (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x00000168)
#define HWIO_MMSS_DSI_1_TEST_PATTERN_GEN_CMD_MDP_INIT_VAL0_OFFS                                 (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x0000016c)
#define HWIO_MMSS_DSI_1_TEST_PATTERN_GEN_CMD_MDP_STREAM1_POLY_OFFS                              (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x00000170)
#define HWIO_MMSS_DSI_1_TEST_PATTERN_GEN_CMD_MDP_INIT_VAL1_OFFS                                 (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x00000174)
#define HWIO_MMSS_DSI_1_TEST_PATTERN_GEN_CMD_DMA_POLY_OFFS                                      (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x00000178)
#define HWIO_MMSS_DSI_1_TEST_PATTERN_GEN_CMD_DMA_INIT_VAL_OFFS                                  (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x0000017c)
#define HWIO_MMSS_DSI_1_TEST_PATTERN_GEN_VIDEO_ENABLE_OFFS                                      (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x00000180)
#define HWIO_MMSS_DSI_1_TEST_PATTERN_GEN_CMD_STREAM0_TRIGGER_OFFS                               (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x00000184)
#define HWIO_MMSS_DSI_1_TEST_PATTERN_GEN_CMD_STREAM1_TRIGGER_OFFS                               (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x00000188)
#define HWIO_MMSS_DSI_1_TEST_PATTERN_GEN_CMD_MDP_INIT_VAL2_OFFS                                 (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x0000018c)
#define HWIO_MMSS_DSI_1_TEST_PATTERN_GEN_CMD_MDP_STREAM2_POLY_OFFS                              (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x00000190)
#define HWIO_MMSS_DSI_1_COMMAND_MODE_MDP_IDLE_CTRL_OFFS                                         (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x00000194)
#define HWIO_MMSS_DSI_1_TEST_PATTERN_GEN_CMD_STREAM2_TRIGGER_OFFS                               (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x00000198)
#define HWIO_MMSS_DSI_1_TPG_MAIN_CONTROL_OFFS                                                   (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x0000019c)
#define HWIO_MMSS_DSI_1_TPG_MAIN_CONTROL2_OFFS                                                  (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x000001a0)
#define HWIO_MMSS_DSI_1_TPG_VIDEO_CONFIG_OFFS                                                   (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x000001a4)
#define HWIO_MMSS_DSI_1_TPG_COMPONENT_LIMITS_OFFS                                               (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x000001a8)
#define HWIO_MMSS_DSI_1_TPG_RECTANGLE_OFFS                                                      (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x000001ac)
#define HWIO_MMSS_DSI_1_TPG_BLACK_WHITE_PATTERN_FRAMES_OFFS                                     (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x000001b0)
#define HWIO_MMSS_DSI_1_TPG_RGB_MAPPING_OFFS                                                    (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x000001b4)
#define HWIO_MMSS_DSI_1_COMMAND_MODE_MDP_CTRL2_OFFS                                             (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x000001b8)
#define HWIO_MMSS_DSI_1_COMMAND_MODE_MDP_STREAM2_CTRL_OFFS                                      (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x000001bc)
#define HWIO_MMSS_DSI_1_COMMAND_MODE_MDP_STREAM2_TOTAL_OFFS                                     (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x000001c0)
#define HWIO_MMSS_DSI_1_MISR_CMD_MDP2_8BIT_OFFS                                                 (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x000001c4)
#define HWIO_MMSS_DSI_1_MISR_CMD_MDP2_32BIT_OFFS                                                (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x000001c8)
#define HWIO_MMSS_DSI_1_VBIF_CTRL_OFFS                                                          (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x000001cc)
#define HWIO_MMSS_DSI_1_AES_CTRL_OFFS                                                           (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x000001d0)
#define HWIO_MMSS_DSI_1_RDBK_DATA_CTRL_OFFS                                                     (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x000001d4)
#define HWIO_MMSS_DSI_1_TEST_PATTERN_GEN_CMD_DMA_INIT_VAL2_OFFS                                 (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x000001d8)
#define HWIO_MMSS_DSI_1_TPG_DMA_FIFO_STATUS_OFFS                                                (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x000001dc)
#define HWIO_MMSS_DSI_1_TPG_DMA_FIFO_WRITE_TRIGGER_OFFS                                         (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x000001e0)
#define HWIO_MMSS_DSI_1_DSI_TIMING_FLUSH_OFFS                                                   (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x000001e4)
#define HWIO_MMSS_DSI_1_DSI_TIMING_DB_MODE_OFFS                                                 (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x000001e8)
#define HWIO_MMSS_DSI_1_TPG_DMA_FIFO_RESET_OFFS                                                 (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x000001ec)
#define HWIO_MMSS_DSI_1_SCRATCH_REGISTER_0_OFFS                                                 (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x000001f0)
#define HWIO_MMSS_DSI_1_VERSION_OFFS                                                            (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x000001f4)
#define HWIO_MMSS_DSI_1_SCRATCH_REGISTER_1_OFFS                                                 (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x000001f8)
#define HWIO_MMSS_DSI_1_SCRATCH_REGISTER_2_OFFS                                                 (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x000001fc)
#define HWIO_MMSS_DSI_1_DYNAMIC_REFRESH_CTRL_OFFS                                               (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x00000200)
#define HWIO_MMSS_DSI_1_DYNAMIC_REFRESH_PIPE_DELAY_OFFS                                         (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x00000204)
#define HWIO_MMSS_DSI_1_DYNAMIC_REFRESH_PIPE_DELAY2_OFFS                                        (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x00000208)
#define HWIO_MMSS_DSI_1_DYNAMIC_REFRESH_PLL_DELAY_OFFS                                          (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x0000020c)
#define HWIO_MMSS_DSI_1_DYNAMIC_REFRESH_STATUS_OFFS                                             (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x00000210)
#define HWIO_MMSS_DSI_1_DYNAMIC_REFRESH_PLL_CTRL0_OFFS                                          (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x00000214)
#define HWIO_MMSS_DSI_1_DYNAMIC_REFRESH_PLL_CTRL1_OFFS                                          (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x00000218)
#define HWIO_MMSS_DSI_1_DYNAMIC_REFRESH_PLL_CTRL2_OFFS                                          (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x0000021c)
#define HWIO_MMSS_DSI_1_DYNAMIC_REFRESH_PLL_CTRL3_OFFS                                          (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x00000220)
#define HWIO_MMSS_DSI_1_DYNAMIC_REFRESH_PLL_CTRL4_OFFS                                          (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x00000224)
#define HWIO_MMSS_DSI_1_DYNAMIC_REFRESH_PLL_CTRL5_OFFS                                          (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x00000228)
#define HWIO_MMSS_DSI_1_DYNAMIC_REFRESH_PLL_CTRL6_OFFS                                          (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x0000022c)
#define HWIO_MMSS_DSI_1_DYNAMIC_REFRESH_PLL_CTRL7_OFFS                                          (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x00000230)
#define HWIO_MMSS_DSI_1_DYNAMIC_REFRESH_PLL_CTRL8_OFFS                                          (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x00000234)
#define HWIO_MMSS_DSI_1_DYNAMIC_REFRESH_PLL_CTRL9_OFFS                                          (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x00000238)
#define HWIO_MMSS_DSI_1_DYNAMIC_REFRESH_PLL_CTRL10_OFFS                                         (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x0000023c)
#define HWIO_MMSS_DSI_1_DYNAMIC_REFRESH_PLL_CTRL11_OFFS                                         (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x00000240)
#define HWIO_MMSS_DSI_1_DYNAMIC_REFRESH_PLL_CTRL12_OFFS                                         (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x00000244)
#define HWIO_MMSS_DSI_1_DYNAMIC_REFRESH_PLL_CTRL13_OFFS                                         (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x00000248)
#define HWIO_MMSS_DSI_1_DYNAMIC_REFRESH_PLL_CTRL14_OFFS                                         (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x0000024c)
#define HWIO_MMSS_DSI_1_DYNAMIC_REFRESH_PLL_CTRL15_OFFS                                         (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x00000250)
#define HWIO_MMSS_DSI_1_DYNAMIC_REFRESH_PLL_CTRL16_OFFS                                         (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x00000254)
#define HWIO_MMSS_DSI_1_DYNAMIC_REFRESH_PLL_CTRL17_OFFS                                         (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x00000258)
#define HWIO_MMSS_DSI_1_DYNAMIC_REFRESH_PLL_CTRL18_OFFS                                         (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x0000025c)
#define HWIO_MMSS_DSI_1_DYNAMIC_REFRESH_PLL_CTRL19_OFFS                                         (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x00000260)
#define HWIO_MMSS_DSI_1_DYNAMIC_REFRESH_PLL_CTRL20_OFFS                                         (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x00000264)
#define HWIO_MMSS_DSI_1_DYNAMIC_REFRESH_PLL_CTRL21_OFFS                                         (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x00000268)
#define HWIO_MMSS_DSI_1_DYNAMIC_REFRESH_PLL_CTRL22_OFFS                                         (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x0000026c)
#define HWIO_MMSS_DSI_1_DYNAMIC_REFRESH_PLL_CTRL23_OFFS                                         (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x00000270)
#define HWIO_MMSS_DSI_1_DYNAMIC_REFRESH_PLL_CTRL24_OFFS                                         (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x00000274)
#define HWIO_MMSS_DSI_1_DYNAMIC_REFRESH_PLL_CTRL25_OFFS                                         (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x00000278)
#define HWIO_MMSS_DSI_1_DYNAMIC_REFRESH_PLL_CTRL26_OFFS                                         (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x0000027c)
#define HWIO_MMSS_DSI_1_DYNAMIC_REFRESH_PLL_CTRL27_OFFS                                         (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x00000280)
#define HWIO_MMSS_DSI_1_DYNAMIC_REFRESH_PLL_CTRL28_OFFS                                         (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x00000284)
#define HWIO_MMSS_DSI_1_DYNAMIC_REFRESH_PLL_CTRL29_OFFS                                         (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x00000288)
#define HWIO_MMSS_DSI_1_DYNAMIC_REFRESH_PLL_CTRL30_OFFS                                         (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x0000028c)
#define HWIO_MMSS_DSI_1_DYNAMIC_REFRESH_PLL_CTRL31_OFFS                                         (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x00000290)
#define HWIO_MMSS_DSI_1_DYNAMIC_REFRESH_PLL_UPPER_ADDR_OFFS                                     (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x00000294)
#define HWIO_MMSS_DSI_1_DYNAMIC_REFRESH_PLL_UPPER_ADDR2_OFFS                                    (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x00000298)
#define HWIO_MMSS_DSI_1_VIDEO_COMPRESSION_MODE_CTRL_OFFS                                        (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x000002a0)
#define HWIO_MMSS_DSI_1_VIDEO_COMPRESSION_MODE_CTRL2_OFFS                                       (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x000002a4)
#define HWIO_MMSS_DSI_1_COMMAND_COMPRESSION_MODE_CTRL_OFFS                                      (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x000002a8)
#define HWIO_MMSS_DSI_1_COMMAND_COMPRESSION_MODE_CTRL2_OFFS                                     (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x000002ac)
#define HWIO_MMSS_DSI_1_COMMAND_COMPRESSION_MODE_CTRL3_OFFS                                     (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x000002b0)
#define HWIO_MMSS_DSI_1_COMMAND_MODE_NULL_INSERTION_CTRL_OFFS                                   (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x000002b4)
#define HWIO_MMSS_DSI_1_READ_BACK_DISABLE_STATUS_OFFS                                           (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x000002b8)
#define HWIO_MMSS_DSI_1_DESKEW_CTRL_OFFS                                                        (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x000002bc)
#define HWIO_MMSS_DSI_1_DESKEW_DELAY_CTRL_OFFS                                                  (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x000002c0)
#define HWIO_MMSS_DSI_1_DESKEW_SW_TRIGGER_OFFS                                                  (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x000002c4)
#define HWIO_MMSS_DSI_1_DEBUG_CTRL_OFFS                                                         (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x000002c8)
#define HWIO_MMSS_DSI_1_SECURE_DISPLAY_STATUS_OFFS                                              (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x000002cc)
#define HWIO_MMSS_DSI_1_SECURE_DISPLAY_BLOCK_COMMAND_COLOR_OFFS                                 (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x000002d0)
#define HWIO_MMSS_DSI_1_SECURE_DISPLAY_BLOCK_VIDEO_COLOR_OFFS                                   (MMSS_DSI_1_DSI_REG_BASE_OFFS + 0x000002d4)

/*----------------------------------------------------------------------------
 * MODULE: MMSS_DSI_1_PHY
 *--------------------------------------------------------------------------*/
#define MMSS_DSI_1_PHY_REG_BASE_OFFS                                                          0x00096400

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON 
*--------------------------------------------------------------------------*/
#define MMSS_DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS                         0x00096400
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_CMN_REVISION_ID0_OFFS                                      (MMSS_DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_CMN_REVISION_ID1_OFFS                                      (MMSS_DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_CMN_REVISION_ID2_OFFS                                      (MMSS_DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_CMN_REVISION_ID3_OFFS                                      (MMSS_DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_CMN_CLK_CFG0_OFFS                                          (MMSS_DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_CMN_CLK_CFG1_OFFS                                          (MMSS_DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_CMN_GLBL_TEST_CTRL_OFFS                                    (MMSS_DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_CMN_CTRL_0_OFFS                                            (MMSS_DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_CMN_CTRL_1_OFFS                                            (MMSS_DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_CMN_CAL_HW_TRIGGER_OFFS                                    (MMSS_DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_CMN_CAL_SW_CFG0_OFFS                                       (MMSS_DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_CMN_CAL_SW_CFG1_OFFS                                       (MMSS_DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_CMN_CAL_SW_CFG2_OFFS                                       (MMSS_DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_CMN_CAL_HW_CFG0_OFFS                                       (MMSS_DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_CMN_CAL_HW_CFG1_OFFS                                       (MMSS_DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_CMN_CAL_HW_CFG2_OFFS                                       (MMSS_DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_CMN_CAL_HW_CFG3_OFFS                                       (MMSS_DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x00000040)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_CMN_CAL_HW_CFG4_OFFS                                       (MMSS_DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x00000044)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_CMN_PLL_CNTRL_OFFS                                         (MMSS_DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_CMN_LDO_CNTRL_OFFS                                         (MMSS_DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x0000004c)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_DEBUG_SEL_OFFS                             (MMSS_DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE0_OFFS                                (MMSS_DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE1_OFFS                                (MMSS_DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x00000058)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE2_OFFS                                (MMSS_DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x0000005c)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE3_OFFS                                (MMSS_DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x00000060)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_CMN_REGULATOR_CAL_STATUS0_OFFS                             (MMSS_DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x00000064)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_CMN_REGULATOR_CAL_STATUS1_OFFS                             (MMSS_DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x00000068)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_CMN_GLBL_DEBUG_BUS0_OFFS                                   (MMSS_DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x0000006c)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_CMN_GLBL_DEBUG_BUS1_OFFS                                   (MMSS_DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x00000070)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_CMN_GLBL_DEBUG_BUS2_OFFS                                   (MMSS_DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x00000074)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_CMN_GLBL_DEBUG_BUS3_OFFS                                   (MMSS_DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x00000078)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN 
*--------------------------------------------------------------------------*/
#define MMSS_DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS                            0x00096500
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN0_CFG0_OFFS                                                  (MMSS_DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN0_CFG1_OFFS                                                  (MMSS_DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN0_CFG2_OFFS                                                  (MMSS_DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN0_CFG3_OFFS                                                  (MMSS_DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN0_TEST_DATAPATH_OFFS                                         (MMSS_DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN0_TEST_STR_OFFS                                              (MMSS_DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN0_TIMING_CTRL_4_OFFS                                         (MMSS_DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN0_TIMING_CTRL_5_OFFS                                         (MMSS_DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN0_TIMING_CTRL_6_OFFS                                         (MMSS_DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN0_TIMING_CTRL_7_OFFS                                         (MMSS_DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN0_TIMING_CTRL_8_OFFS                                         (MMSS_DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN0_TIMING_CTRL_9_OFFS                                         (MMSS_DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN0_TIMING_CTRL_10_OFFS                                        (MMSS_DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN0_TIMING_CTRL_11_OFFS                                        (MMSS_DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN0_STRENGTH_CTRL_0_OFFS                                       (MMSS_DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN0_STRENGTH_CTRL_1_OFFS                                       (MMSS_DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN0_BIST_POLY_OFFS                                             (MMSS_DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x00000040)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN0_BIST_SEED0_OFFS                                            (MMSS_DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x00000044)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN0_BIST_SEED1_OFFS                                            (MMSS_DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN0_BIST_HEAD_OFFS                                             (MMSS_DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x0000004c)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN0_BIST_SOT_OFFS                                              (MMSS_DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN0_BIST_CTRL0_OFFS                                            (MMSS_DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN0_BIST_CTRL1_OFFS                                            (MMSS_DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x00000058)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN0_BIST_CTRL2_OFFS                                            (MMSS_DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x0000005c)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN0_BIST_CTRL3_OFFS                                            (MMSS_DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x00000060)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN0_VREG_CNTRL_OFFS                                            (MMSS_DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x00000064)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN0_HSTX_STR_STATUS_OFFS                                       (MMSS_DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x00000068)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN0_BIST_STATUS0_OFFS                                          (MMSS_DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x0000006c)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN0_BIST_STATUS1_OFFS                                          (MMSS_DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x00000070)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN0_BIST_STATUS2_OFFS                                          (MMSS_DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x00000074)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN0_BIST_STATUS3_OFFS                                          (MMSS_DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x00000078)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN0_MISR_STATUS_OFFS                                           (MMSS_DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x0000007c)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN 
*--------------------------------------------------------------------------*/
#define MMSS_DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS                            0x00096580
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN1_CFG0_OFFS                                                  (MMSS_DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN1_CFG1_OFFS                                                  (MMSS_DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN1_CFG2_OFFS                                                  (MMSS_DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN1_CFG3_OFFS                                                  (MMSS_DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN1_TEST_DATAPATH_OFFS                                         (MMSS_DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN1_TEST_STR_OFFS                                              (MMSS_DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN1_TIMING_CTRL_4_OFFS                                         (MMSS_DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN1_TIMING_CTRL_5_OFFS                                         (MMSS_DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN1_TIMING_CTRL_6_OFFS                                         (MMSS_DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN1_TIMING_CTRL_7_OFFS                                         (MMSS_DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN1_TIMING_CTRL_8_OFFS                                         (MMSS_DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN1_TIMING_CTRL_9_OFFS                                         (MMSS_DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN1_TIMING_CTRL_10_OFFS                                        (MMSS_DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN1_TIMING_CTRL_11_OFFS                                        (MMSS_DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN1_STRENGTH_CTRL_0_OFFS                                       (MMSS_DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN1_STRENGTH_CTRL_1_OFFS                                       (MMSS_DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN1_BIST_POLY_OFFS                                             (MMSS_DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x00000040)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN1_BIST_SEED0_OFFS                                            (MMSS_DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x00000044)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN1_BIST_SEED1_OFFS                                            (MMSS_DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN1_BIST_HEAD_OFFS                                             (MMSS_DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x0000004c)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN1_BIST_SOT_OFFS                                              (MMSS_DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN1_BIST_CTRL0_OFFS                                            (MMSS_DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN1_BIST_CTRL1_OFFS                                            (MMSS_DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x00000058)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN1_BIST_CTRL2_OFFS                                            (MMSS_DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x0000005c)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN1_BIST_CTRL3_OFFS                                            (MMSS_DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x00000060)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN1_VREG_CNTRL_OFFS                                            (MMSS_DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x00000064)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN1_HSTX_STR_STATUS_OFFS                                       (MMSS_DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x00000068)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN1_BIST_STATUS0_OFFS                                          (MMSS_DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x0000006c)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN1_BIST_STATUS1_OFFS                                          (MMSS_DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x00000070)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN1_BIST_STATUS2_OFFS                                          (MMSS_DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x00000074)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN1_BIST_STATUS3_OFFS                                          (MMSS_DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x00000078)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN1_MISR_STATUS_OFFS                                           (MMSS_DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x0000007c)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN 
*--------------------------------------------------------------------------*/
#define MMSS_DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS                            0x00096600
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN2_CFG0_OFFS                                                  (MMSS_DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN2_CFG1_OFFS                                                  (MMSS_DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN2_CFG2_OFFS                                                  (MMSS_DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN2_CFG3_OFFS                                                  (MMSS_DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN2_TEST_DATAPATH_OFFS                                         (MMSS_DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN2_TEST_STR_OFFS                                              (MMSS_DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN2_TIMING_CTRL_4_OFFS                                         (MMSS_DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN2_TIMING_CTRL_5_OFFS                                         (MMSS_DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN2_TIMING_CTRL_6_OFFS                                         (MMSS_DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN2_TIMING_CTRL_7_OFFS                                         (MMSS_DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN2_TIMING_CTRL_8_OFFS                                         (MMSS_DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN2_TIMING_CTRL_9_OFFS                                         (MMSS_DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN2_TIMING_CTRL_10_OFFS                                        (MMSS_DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN2_TIMING_CTRL_11_OFFS                                        (MMSS_DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN2_STRENGTH_CTRL_0_OFFS                                       (MMSS_DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN2_STRENGTH_CTRL_1_OFFS                                       (MMSS_DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN2_BIST_POLY_OFFS                                             (MMSS_DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x00000040)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN2_BIST_SEED0_OFFS                                            (MMSS_DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x00000044)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN2_BIST_SEED1_OFFS                                            (MMSS_DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN2_BIST_HEAD_OFFS                                             (MMSS_DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x0000004c)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN2_BIST_SOT_OFFS                                              (MMSS_DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN2_BIST_CTRL0_OFFS                                            (MMSS_DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN2_BIST_CTRL1_OFFS                                            (MMSS_DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x00000058)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN2_BIST_CTRL2_OFFS                                            (MMSS_DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x0000005c)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN2_BIST_CTRL3_OFFS                                            (MMSS_DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x00000060)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN2_VREG_CNTRL_OFFS                                            (MMSS_DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x00000064)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN2_HSTX_STR_STATUS_OFFS                                       (MMSS_DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x00000068)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN2_BIST_STATUS0_OFFS                                          (MMSS_DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x0000006c)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN2_BIST_STATUS1_OFFS                                          (MMSS_DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x00000070)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN2_BIST_STATUS2_OFFS                                          (MMSS_DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x00000074)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN2_BIST_STATUS3_OFFS                                          (MMSS_DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x00000078)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN2_MISR_STATUS_OFFS                                           (MMSS_DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x0000007c)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN 
*--------------------------------------------------------------------------*/
#define MMSS_DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS                            0x00096680
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN3_CFG0_OFFS                                                  (MMSS_DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN3_CFG1_OFFS                                                  (MMSS_DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN3_CFG2_OFFS                                                  (MMSS_DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN3_CFG3_OFFS                                                  (MMSS_DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN3_TEST_DATAPATH_OFFS                                         (MMSS_DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN3_TEST_STR_OFFS                                              (MMSS_DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN3_TIMING_CTRL_4_OFFS                                         (MMSS_DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN3_TIMING_CTRL_5_OFFS                                         (MMSS_DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN3_TIMING_CTRL_6_OFFS                                         (MMSS_DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN3_TIMING_CTRL_7_OFFS                                         (MMSS_DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN3_TIMING_CTRL_8_OFFS                                         (MMSS_DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN3_TIMING_CTRL_9_OFFS                                         (MMSS_DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN3_TIMING_CTRL_10_OFFS                                        (MMSS_DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN3_TIMING_CTRL_11_OFFS                                        (MMSS_DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN3_STRENGTH_CTRL_0_OFFS                                       (MMSS_DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN3_STRENGTH_CTRL_1_OFFS                                       (MMSS_DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN3_BIST_POLY_OFFS                                             (MMSS_DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x00000040)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN3_BIST_SEED0_OFFS                                            (MMSS_DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x00000044)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN3_BIST_SEED1_OFFS                                            (MMSS_DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN3_BIST_HEAD_OFFS                                             (MMSS_DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x0000004c)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN3_BIST_SOT_OFFS                                              (MMSS_DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN3_BIST_CTRL0_OFFS                                            (MMSS_DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN3_BIST_CTRL1_OFFS                                            (MMSS_DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x00000058)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN3_BIST_CTRL2_OFFS                                            (MMSS_DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x0000005c)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN3_BIST_CTRL3_OFFS                                            (MMSS_DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x00000060)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN3_VREG_CNTRL_OFFS                                            (MMSS_DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x00000064)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN3_HSTX_STR_STATUS_OFFS                                       (MMSS_DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x00000068)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN3_BIST_STATUS0_OFFS                                          (MMSS_DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x0000006c)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN3_BIST_STATUS1_OFFS                                          (MMSS_DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x00000070)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN3_BIST_STATUS2_OFFS                                          (MMSS_DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x00000074)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN3_BIST_STATUS3_OFFS                                          (MMSS_DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x00000078)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_DLN3_MISR_STATUS_OFFS                                           (MMSS_DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x0000007c)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN 
*--------------------------------------------------------------------------*/
#define MMSS_DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS                            0x00096700
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_CKLN_CFG0_OFFS                                                  (MMSS_DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_CKLN_CFG1_OFFS                                                  (MMSS_DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_CKLN_CFG2_OFFS                                                  (MMSS_DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_CKLN_CFG3_OFFS                                                  (MMSS_DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_CKLN_TEST_DATAPATH_OFFS                                         (MMSS_DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_CKLN_TEST_STR_OFFS                                              (MMSS_DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_CKLN_TIMING_CTRL_4_OFFS                                         (MMSS_DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_CKLN_TIMING_CTRL_5_OFFS                                         (MMSS_DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_CKLN_TIMING_CTRL_6_OFFS                                         (MMSS_DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_CKLN_TIMING_CTRL_7_OFFS                                         (MMSS_DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_CKLN_TIMING_CTRL_8_OFFS                                         (MMSS_DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_CKLN_TIMING_CTRL_9_OFFS                                         (MMSS_DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_CKLN_TIMING_CTRL_10_OFFS                                        (MMSS_DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_CKLN_TIMING_CTRL_11_OFFS                                        (MMSS_DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_CKLN_STRENGTH_CTRL_0_OFFS                                       (MMSS_DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_CKLN_STRENGTH_CTRL_1_OFFS                                       (MMSS_DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_CKLN_BIST_POLY_OFFS                                             (MMSS_DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x00000040)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_CKLN_BIST_SEED0_OFFS                                            (MMSS_DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x00000044)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_CKLN_BIST_SEED1_OFFS                                            (MMSS_DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_CKLN_BIST_HEAD_OFFS                                             (MMSS_DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x0000004c)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_CKLN_BIST_SOT_OFFS                                              (MMSS_DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_CKLN_BIST_CTRL0_OFFS                                            (MMSS_DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_CKLN_BIST_CTRL1_OFFS                                            (MMSS_DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x00000058)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_CKLN_BIST_CTRL2_OFFS                                            (MMSS_DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x0000005c)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_CKLN_BIST_CTRL3_OFFS                                            (MMSS_DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x00000060)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_CKLN_VREG_CNTRL_OFFS                                            (MMSS_DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x00000064)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_CKLN_HSTX_STR_STATUS_OFFS                                       (MMSS_DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x00000068)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_CKLN_BIST_STATUS0_OFFS                                          (MMSS_DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x0000006c)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_CKLN_BIST_STATUS1_OFFS                                          (MMSS_DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x00000070)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_CKLN_BIST_STATUS2_OFFS                                          (MMSS_DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x00000074)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_CKLN_BIST_STATUS3_OFFS                                          (MMSS_DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x00000078)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_CKLN_MISR_STATUS_OFFS                                           (MMSS_DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x0000007c)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE 
*--------------------------------------------------------------------------*/
#define MMSS_DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS                     0x00096800
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_PLL_IE_TRIM_OFFS                                         (MMSS_DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_PLL_IP_TRIM_OFFS                                         (MMSS_DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_PLL_PLL_CNTRL_OFFS                                       (MMSS_DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_PLL_PLL_PHSEL_CONTROL_OFFS                               (MMSS_DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_PLL_IPTAT_TRIM_OFFS                                      (MMSS_DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_PLL_PLL_PHSEL_DC_OFFS                                    (MMSS_DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_PLL_PLL_CAL_EN_OFFS                                      (MMSS_DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_PLL_CLKBUFLR_EN_OFFS                                     (MMSS_DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_PLL_ATB_SEL1_OFFS                                        (MMSS_DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_PLL_ATB_SEL2_OFFS                                        (MMSS_DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_PLL_SYSCLK_EN_RESET_OFFS                                 (MMSS_DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_PLL_RESETSM_CNTRL_OFFS                                   (MMSS_DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_PLL_RESETSM_CNTRL2_OFFS                                  (MMSS_DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_PLL_RESETSM_CNTRL3_OFFS                                  (MMSS_DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_PLL_RESETSM_CNTRL4_OFFS                                  (MMSS_DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_PLL_RESETSM_CNTRL5_OFFS                                  (MMSS_DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_PLL_KVCO_DIV_REF1_OFFS                                   (MMSS_DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x00000040)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_PLL_KVCO_DIV_REF2_OFFS                                   (MMSS_DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x00000044)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_PLL_KVCO_COUNT1_OFFS                                     (MMSS_DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_PLL_KVCO_COUNT2_OFFS                                     (MMSS_DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x0000004c)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_PLL_KVCO_CAL_CNTRL_OFFS                                  (MMSS_DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_PLL_KVCO_CAL_CNTRL2_OFFS                                 (MMSS_DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_PLL_KVCO_CODE_OFFS                                       (MMSS_DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x00000058)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_PLL_VREF_CFG1_OFFS                                       (MMSS_DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x0000005c)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_PLL_VREF_CFG2_OFFS                                       (MMSS_DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x00000060)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_PLL_RESOLUTION_OFFS                                      (MMSS_DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x00000064)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_PLL_VCO_CAL_CNTRL_OFFS                                   (MMSS_DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x00000068)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_PLL_VCO_DIV_REF1_OFFS                                    (MMSS_DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x0000006c)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_PLL_VCO_DIV_REF2_OFFS                                    (MMSS_DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x00000070)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_PLL_VCO_COUNT1_OFFS                                      (MMSS_DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x00000074)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_PLL_VCO_COUNT2_OFFS                                      (MMSS_DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x00000078)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_PLL_PLLLOCK_CMP1_OFFS                                    (MMSS_DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x0000007c)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_PLL_PLLLOCK_CMP2_OFFS                                    (MMSS_DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x00000080)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_PLL_PLLLOCK_CMP3_OFFS                                    (MMSS_DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x00000084)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_PLL_PLLLOCK_CMP_EN_OFFS                                  (MMSS_DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x00000088)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_PLL_PLL_VCO_TUNE_OFFS                                    (MMSS_DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x0000008c)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_PLL_DEC_START_OFFS                                       (MMSS_DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x00000090)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_PLL_SSC_EN_CENTER_OFFS                                   (MMSS_DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x00000094)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_PLL_SSC_ADJ_PER1_OFFS                                    (MMSS_DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x00000098)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_PLL_SSC_ADJ_PER2_OFFS                                    (MMSS_DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x0000009c)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_PLL_SSC_PER1_OFFS                                        (MMSS_DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x000000a0)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_PLL_SSC_PER2_OFFS                                        (MMSS_DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x000000a4)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_PLL_SSC_STEP_SIZE1_OFFS                                  (MMSS_DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x000000a8)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_PLL_SSC_STEP_SIZE2_OFFS                                  (MMSS_DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x000000ac)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_PLL_FORCE_CAL_DONE_OFFS                                  (MMSS_DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x000000b0)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_PLL_DIV_FRAC_START1_OFFS                                 (MMSS_DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x000000b4)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_PLL_DIV_FRAC_START2_OFFS                                 (MMSS_DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x000000b8)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_PLL_DIV_FRAC_START3_OFFS                                 (MMSS_DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x000000bc)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_PLL_PLL_TXCLK_EN_OFFS                                    (MMSS_DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x000000c0)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_PLL_PLL_CRCTRL_OFFS                                      (MMSS_DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x000000c4)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_PLL_PLL_FREQUPDATE_OFFS                                  (MMSS_DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x000000c8)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_PLL_RESET_SM_READY_STATUS_OFFS                           (MMSS_DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x000000cc)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_PLL_CORE_VCO_TUNE_STATUS_OFFS                            (MMSS_DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x000000d0)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_PLL_CORE_KVCO_CODE_STATUS_OFFS                           (MMSS_DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x000000d4)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_PLL_DEBUG_BUS0_OFFS                                      (MMSS_DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x000000d8)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_PLL_DEBUG_BUS1_OFFS                                      (MMSS_DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x000000dc)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_PLL_DEBUG_BUS2_OFFS                                      (MMSS_DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x000000e0)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_PLL_DEBUG_BUS3_OFFS                                      (MMSS_DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x000000e4)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_PLL_PLL_MISC1_OFFS                                       (MMSS_DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x000000e8)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_PLL_BGTRIM_OFFS                                          (MMSS_DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x000000ec)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_PLL_CP_SET_CUR_OFFS                                      (MMSS_DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x000000f0)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_PLL_PLL_ICPMSET_OFFS                                     (MMSS_DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x000000f4)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_PLL_PLL_ICPCSET_OFFS                                     (MMSS_DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x000000f8)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_PLL_PLL_ICP_SET_OFFS                                     (MMSS_DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x000000fc)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_PLL_PLL_LPF1_OFFS                                        (MMSS_DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x00000100)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_PLL_PLL_LPF2_POSTDIV_OFFS                                (MMSS_DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x00000104)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_PLL_PLL_BANDGAP_OFFS                                     (MMSS_DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x00000108)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_PLL_KVCO_INIT_CODE_OFFS                                  (MMSS_DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x0000010c)
#define HWIO_MMSS_DSI_1_PHY_DSIPHY_PLL_CMN_MISC2_OFFS                                       (MMSS_DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE_REG_BASE_OFFS + 0x00000110)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_VBIF_VBIF_SDE 
*--------------------------------------------------------------------------*/
#define MMSS_VBIF_VBIF_SDE_REG_BASE_OFFS                                                                    0x000b0000
#define HWIO_MMSS_VBIF_VBIF_VERSION_OFFS                                                                    (MMSS_VBIF_VBIF_SDE_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_VBIF_VBIF_CLKON_OFFS                                                                      (MMSS_VBIF_VBIF_SDE_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_VBIF_VBIF_CLK_FORCE_CTRL0_OFFS                                                            (MMSS_VBIF_VBIF_SDE_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_VBIF_VBIF_CLK_FORCE_CTRL1_OFFS                                                            (MMSS_VBIF_VBIF_SDE_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_EN_OFFS                                                            (MMSS_VBIF_VBIF_SDE_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_VBIF_VBIF_PRILVL_ACT_PROP_EN_OFFS                                                         (MMSS_VBIF_VBIF_SDE_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_REQPRI_OFFS                                                        (MMSS_VBIF_VBIF_SDE_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_PRILVL_OFFS                                                        (MMSS_VBIF_VBIF_SDE_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_VBIF_VBIF_QOS_REMAP_00_OFFS                                                               (MMSS_VBIF_VBIF_SDE_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_VBIF_VBIF_QOS_REMAP_01_OFFS                                                               (MMSS_VBIF_VBIF_SDE_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_VBIF_VBIF_QOS_REMAP_10_OFFS                                                               (MMSS_VBIF_VBIF_SDE_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_VBIF_VBIF_QOS_REMAP_11_OFFS                                                               (MMSS_VBIF_VBIF_SDE_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_VBIF_VBIF_WRITE_GATHER_EN_OFFS                                                            (MMSS_VBIF_VBIF_SDE_REG_BASE_OFFS + 0x000000ac)
#define HWIO_MMSS_VBIF_VBIF_IN_RD_LIM_CONF0_OFFS                                                            (MMSS_VBIF_VBIF_SDE_REG_BASE_OFFS + 0x000000b0)
#define HWIO_MMSS_VBIF_VBIF_IN_RD_LIM_CONF1_OFFS                                                            (MMSS_VBIF_VBIF_SDE_REG_BASE_OFFS + 0x000000b4)
#define HWIO_MMSS_VBIF_VBIF_IN_WR_LIM_CONF0_OFFS                                                            (MMSS_VBIF_VBIF_SDE_REG_BASE_OFFS + 0x000000c0)
#define HWIO_MMSS_VBIF_VBIF_IN_WR_LIM_CONF1_OFFS                                                            (MMSS_VBIF_VBIF_SDE_REG_BASE_OFFS + 0x000000c4)
#define HWIO_MMSS_VBIF_VBIF_OUT_RD_LIM_CONF0_OFFS                                                           (MMSS_VBIF_VBIF_SDE_REG_BASE_OFFS + 0x000000d0)
#define HWIO_MMSS_VBIF_VBIF_OUT_WR_LIM_CONF0_OFFS                                                           (MMSS_VBIF_VBIF_SDE_REG_BASE_OFFS + 0x000000d4)
#define HWIO_MMSS_VBIF_VBIF_DDR_OUT_MAX_BURST_OFFS                                                          (MMSS_VBIF_VBIF_SDE_REG_BASE_OFFS + 0x000000d8)
#define HWIO_MMSS_VBIF_VBIF_ARB_CTL_OFFS                                                                    (MMSS_VBIF_VBIF_SDE_REG_BASE_OFFS + 0x000000f0)
#define HWIO_MMSS_VBIF_VBIF_DDR_ARB_CONF0_OFFS                                                              (MMSS_VBIF_VBIF_SDE_REG_BASE_OFFS + 0x000000f4)
#define HWIO_MMSS_VBIF_VBIF_DDR_ARB_CONF1_OFFS                                                              (MMSS_VBIF_VBIF_SDE_REG_BASE_OFFS + 0x000000f8)
#define HWIO_MMSS_VBIF_VBIF_FIXED_ARB_CONF0_OFFS                                                            (MMSS_VBIF_VBIF_SDE_REG_BASE_OFFS + 0x00000100)
#define HWIO_MMSS_VBIF_VBIF_ARB_LCB_OFFS                                                                    (MMSS_VBIF_VBIF_SDE_REG_BASE_OFFS + 0x00000108)
#define HWIO_MMSS_VBIF_VBIF_ROUND_ROBIN_QOS_ARB_OFFS                                                        (MMSS_VBIF_VBIF_SDE_REG_BASE_OFFS + 0x00000124)
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AMEMTYPE_CONF0_OFFS                                                     (MMSS_VBIF_VBIF_SDE_REG_BASE_OFFS + 0x00000160)
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINST_OVERRIDE_EN_OFFS                                                  (MMSS_VBIF_VBIF_SDE_REG_BASE_OFFS + 0x00000168)
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINST_OFFS                                                              (MMSS_VBIF_VBIF_SDE_REG_BASE_OFFS + 0x0000016c)
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_ASHARED_OFFS                                                            (MMSS_VBIF_VBIF_SDE_REG_BASE_OFFS + 0x00000170)
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINNERSHARED_OFFS                                                       (MMSS_VBIF_VBIF_SDE_REG_BASE_OFFS + 0x00000174)
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_EN_OFFS                                                            (MMSS_VBIF_VBIF_SDE_REG_BASE_OFFS + 0x00000178)
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_OFFS                                                               (MMSS_VBIF_VBIF_SDE_REG_BASE_OFFS + 0x0000017c)
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_ANOALLOCATE_OFFS                                                        (MMSS_VBIF_VBIF_SDE_REG_BASE_OFFS + 0x00000180)
#define HWIO_MMSS_VBIF_VBIF_WD_TIMEOUT_OFFS                                                                 (MMSS_VBIF_VBIF_SDE_REG_BASE_OFFS + 0x00000184)
#define HWIO_MMSS_VBIF_VBIF_PND_ERR_OFFS                                                                    (MMSS_VBIF_VBIF_SDE_REG_BASE_OFFS + 0x00000190)
#define HWIO_MMSS_VBIF_VBIF_SRC_ERR_OFFS                                                                    (MMSS_VBIF_VBIF_SDE_REG_BASE_OFFS + 0x00000194)
#define HWIO_MMSS_VBIF_VBIF_ERR_MASK_OFFS                                                                   (MMSS_VBIF_VBIF_SDE_REG_BASE_OFFS + 0x00000198)
#define HWIO_MMSS_VBIF_VBIF_ERR_CLR_OFFS                                                                    (MMSS_VBIF_VBIF_SDE_REG_BASE_OFFS + 0x0000019c)
#define HWIO_MMSS_VBIF_VBIF_ERR_INFO_OFFS                                                                   (MMSS_VBIF_VBIF_SDE_REG_BASE_OFFS + 0x000001a0)
#define HWIO_MMSS_VBIF_VBIF_ERR_INFO_1_OFFS                                                                 (MMSS_VBIF_VBIF_SDE_REG_BASE_OFFS + 0x000001a4)
#define HWIO_MMSS_VBIF_VBIF_AXI_TEST_CTL_OFFS                                                               (MMSS_VBIF_VBIF_SDE_REG_BASE_OFFS + 0x000001b0)
#define HWIO_MMSS_VBIF_VBIF_AXI_TEST_OUT_OFFS                                                               (MMSS_VBIF_VBIF_SDE_REG_BASE_OFFS + 0x000001b4)
#define HWIO_MMSS_VBIF_VBIF_DDR_OUTPUT_RECOVERABLE_HALT_CTRL0_OFFS                                          (MMSS_VBIF_VBIF_SDE_REG_BASE_OFFS + 0x00002000)
#define HWIO_MMSS_VBIF_VBIF_DDR_OUTPUT_RECOVERABLE_HALT_CTRL1_OFFS                                          (MMSS_VBIF_VBIF_SDE_REG_BASE_OFFS + 0x00002004)
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL0_OFFS                                                             (MMSS_VBIF_VBIF_SDE_REG_BASE_OFFS + 0x00000200)
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL1_OFFS                                                             (MMSS_VBIF_VBIF_SDE_REG_BASE_OFFS + 0x00000204)
#define HWIO_MMSS_VBIF_VBIF_AXI_HALT_CTRL0_OFFS                                                             (MMSS_VBIF_VBIF_SDE_REG_BASE_OFFS + 0x00000208)
#define HWIO_MMSS_VBIF_VBIF_AXI_HALT_CTRL1_OFFS                                                             (MMSS_VBIF_VBIF_SDE_REG_BASE_OFFS + 0x0000020c)
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS_OUT_CTRL_OFFS                                                          (MMSS_VBIF_VBIF_SDE_REG_BASE_OFFS + 0x00000210)
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS1_CTRL0_OFFS                                                            (MMSS_VBIF_VBIF_SDE_REG_BASE_OFFS + 0x00000214)
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS1_CTRL1_OFFS                                                            (MMSS_VBIF_VBIF_SDE_REG_BASE_OFFS + 0x00000218)
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS2_CTRL0_OFFS                                                            (MMSS_VBIF_VBIF_SDE_REG_BASE_OFFS + 0x0000021c)
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS2_CTRL1_OFFS                                                            (MMSS_VBIF_VBIF_SDE_REG_BASE_OFFS + 0x00000220)
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS_AHB_CTRL_OFFS                                                          (MMSS_VBIF_VBIF_SDE_REG_BASE_OFFS + 0x0000022c)
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS_OUT_OFFS                                                               (MMSS_VBIF_VBIF_SDE_REG_BASE_OFFS + 0x00000230)
#define HWIO_MMSS_VBIF_VBIF_ATB_CONF0_OFFS                                                                  (MMSS_VBIF_VBIF_SDE_REG_BASE_OFFS + 0x00000240)
#define HWIO_MMSS_VBIF_VBIF_ATB_CONF1_OFFS                                                                  (MMSS_VBIF_VBIF_SDE_REG_BASE_OFFS + 0x00000244)
#define HWIO_MMSS_VBIF_VBIF_ATB_CONF2_OFFS                                                                  (MMSS_VBIF_VBIF_SDE_REG_BASE_OFFS + 0x00000248)
#define HWIO_MMSS_VBIF_VBIF_ATB_CONF3_OFFS                                                                  (MMSS_VBIF_VBIF_SDE_REG_BASE_OFFS + 0x0000024c)
#define HWIO_MMSS_VBIF_VBIF_ATB_TEST_VALUE_OFFS                                                             (MMSS_VBIF_VBIF_SDE_REG_BASE_OFFS + 0x00000250)
#define HWIO_MMSS_VBIF_VBIF_STM_CONF_OFFS                                                                   (MMSS_VBIF_VBIF_SDE_REG_BASE_OFFS + 0x00000260)
#define HWIO_MMSS_VBIF_VBIF_WR_BUF_FOR_AP_OFFS                                                              (MMSS_VBIF_VBIF_SDE_REG_BASE_OFFS + 0x00000270)
#define HWIO_MMSS_VBIF_VBIF_PERF_CNT_ENn_OFFS(n)                                                            (MMSS_VBIF_VBIF_SDE_REG_BASE_OFFS + 0x00000300 + 0x4 * (n))
#define HWIO_MMSS_VBIF_VBIF_PERF_CNT_CLRn_OFFS(n)                                                           (MMSS_VBIF_VBIF_SDE_REG_BASE_OFFS + 0x00000320 + 0x4 * (n))
#define HWIO_MMSS_VBIF_VBIF_PERF_CNT_SELn_OFFS(n)                                                           (MMSS_VBIF_VBIF_SDE_REG_BASE_OFFS + 0x00000340 + 0x4 * (n))
#define HWIO_MMSS_VBIF_VBIF_PERF_CNT_Ln_OFFS(n)                                                             (MMSS_VBIF_VBIF_SDE_REG_BASE_OFFS + 0x00000360 + 0x4 * (n))
#define HWIO_MMSS_VBIF_VBIF_PERF_CNT_Hn_OFFS(n)                                                             (MMSS_VBIF_VBIF_SDE_REG_BASE_OFFS + 0x00000380 + 0x4 * (n))
#define HWIO_MMSS_VBIF_VBIF_PERF_PWR_CNT_ENn_OFFS(n)                                                        (MMSS_VBIF_VBIF_SDE_REG_BASE_OFFS + 0x00000400 + 0x4 * (n))
#define HWIO_MMSS_VBIF_VBIF_PERF_PWR_CNT_CLRn_OFFS(n)                                                       (MMSS_VBIF_VBIF_SDE_REG_BASE_OFFS + 0x00000420 + 0x4 * (n))
#define HWIO_MMSS_VBIF_VBIF_PERF_PWR_CNT_Ln_OFFS(n)                                                         (MMSS_VBIF_VBIF_SDE_REG_BASE_OFFS + 0x00000440 + 0x4 * (n))
#define HWIO_MMSS_VBIF_VBIF_PERF_PWR_CNT_Hn_OFFS(n)                                                         (MMSS_VBIF_VBIF_SDE_REG_BASE_OFFS + 0x00000460 + 0x4 * (n))
#define HWIO_MMSS_VBIF_VBIF_MISR_CFG_An_OFFS(n)                                                             (MMSS_VBIF_VBIF_SDE_REG_BASE_OFFS + 0x00000480 + 0x4 * (n))
#define HWIO_MMSS_VBIF_VBIF_MISR_COUNTER_OFFS                                                               (MMSS_VBIF_VBIF_SDE_REG_BASE_OFFS + 0x00000490)
#define HWIO_MMSS_VBIF_VBIF_MISR_CLR_An_OFFS(n)                                                             (MMSS_VBIF_VBIF_SDE_REG_BASE_OFFS + 0x00000494 + 0x4 * (n))
#define HWIO_MMSS_VBIF_VBIF_MISR_A0_SIGn_OFFS(n)                                                            (MMSS_VBIF_VBIF_SDE_REG_BASE_OFFS + 0x000004a4 + 0x4 * (n))
#define HWIO_MMSS_VBIF_VBIF_ATB_EN_OFFS                                                                     (MMSS_VBIF_VBIF_SDE_REG_BASE_OFFS + 0x00001030)
#define HWIO_MMSS_VBIF_VBIF_STM_EN_OFFS                                                                     (MMSS_VBIF_VBIF_SDE_REG_BASE_OFFS + 0x00001040)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MMSS_SEC_DSI_0_SEC 
*--------------------------------------------------------------------------*/
#define MMSS_MMSS_SEC_DSI_0_SEC_REG_BASE_OFFS                                                               0x000d9000
#define HWIO_MMSS_MMSS_SEC_DSI_0_SEC_READ_BACK_DISABLE_OFFS                                                 (MMSS_MMSS_SEC_DSI_0_SEC_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MMSS_SEC_DSI_0_SEC_RDBK_DATA0_OFFS                                                        (MMSS_MMSS_SEC_DSI_0_SEC_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MMSS_SEC_DSI_0_SEC_RDBK_DATA1_OFFS                                                        (MMSS_MMSS_SEC_DSI_0_SEC_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MMSS_SEC_DSI_0_SEC_RDBK_DATA2_OFFS                                                        (MMSS_MMSS_SEC_DSI_0_SEC_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_MMSS_SEC_DSI_0_SEC_RDBK_DATA3_OFFS                                                        (MMSS_MMSS_SEC_DSI_0_SEC_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MMSS_SEC_DSI_0_SEC_SECURE_DISPLAY_CTRL_OFFS                                               (MMSS_MMSS_SEC_DSI_0_SEC_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MMSS_SEC_DSI_0_SEC_COMMAND_MODE_DMA_CTRL_OFFS                                             (MMSS_MMSS_SEC_DSI_0_SEC_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MMSS_SEC_DSI_0_SEC_TEST_PATTERN_GEN_CTRL_OFFS                                             (MMSS_MMSS_SEC_DSI_0_SEC_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_MMSS_SEC_DSI_0_SEC_COMMAND_MODE_MDP_STREAM0_CTRL_OFFS                                     (MMSS_MMSS_SEC_DSI_0_SEC_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_MMSS_SEC_DSI_0_SEC_COMMAND_MODE_MDP_STREAM1_CTRL_OFFS                                     (MMSS_MMSS_SEC_DSI_0_SEC_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_MMSS_SEC_DSI_0_SEC_COMMAND_MODE_MDP_STREAM2_CTRL_OFFS                                     (MMSS_MMSS_SEC_DSI_0_SEC_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_MMSS_SEC_DSI_0_SEC_COMMAND_MODE_MDP_DCS_CMD_CTRL_OFFS                                     (MMSS_MMSS_SEC_DSI_0_SEC_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_MMSS_SEC_DSI_0_SEC_VIDEO_MODE_SYNC_DATATYPE_OFFS                                          (MMSS_MMSS_SEC_DSI_0_SEC_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_MMSS_SEC_DSI_0_SEC_VIDEO_MODE_PIXEL_DATATYPE_OFFS                                         (MMSS_MMSS_SEC_DSI_0_SEC_REG_BASE_OFFS + 0x00000040)
#define HWIO_MMSS_MMSS_SEC_DSI_0_SEC_VIDEO_MODE_BLANKING_DATATYPE_OFFS                                      (MMSS_MMSS_SEC_DSI_0_SEC_REG_BASE_OFFS + 0x00000044)
#define HWIO_MMSS_MMSS_SEC_DSI_0_SEC_VIDEO_COMPRESSION_MODE_CTRL_OFFS                                       (MMSS_MMSS_SEC_DSI_0_SEC_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_MMSS_SEC_DSI_0_SEC_COMMAND_COMPRESSION_MODE_CTRL_OFFS                                     (MMSS_MMSS_SEC_DSI_0_SEC_REG_BASE_OFFS + 0x0000004c)
#define HWIO_MMSS_MMSS_SEC_DSI_0_SEC_DMA_NULL_PACKET_DATA_OFFS                                              (MMSS_MMSS_SEC_DSI_0_SEC_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_MMSS_SEC_DSI_0_SEC_EOT_PACKET_OFFS                                                        (MMSS_MMSS_SEC_DSI_0_SEC_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_MMSS_SEC_DSI_0_SEC_AES_CTRL_OFFS                                                          (MMSS_MMSS_SEC_DSI_0_SEC_REG_BASE_OFFS + 0x00000058)
#define HWIO_MMSS_MMSS_SEC_DSI_0_SEC_HDCP_CTRL0_OFFS                                                        (MMSS_MMSS_SEC_DSI_0_SEC_REG_BASE_OFFS + 0x0000005c)
#define HWIO_MMSS_MMSS_SEC_DSI_0_SEC_HDCP_CTRL1_OFFS                                                        (MMSS_MMSS_SEC_DSI_0_SEC_REG_BASE_OFFS + 0x00000060)
#define HWIO_MMSS_MMSS_SEC_DSI_0_SEC_HDCP_CTRL2_OFFS                                                        (MMSS_MMSS_SEC_DSI_0_SEC_REG_BASE_OFFS + 0x00000064)

/*---------------------------------------------------------------------------- 
* MODULE: MMSS_MMSS_SEC_DSI_1_SEC 
*--------------------------------------------------------------------------*/
#define MDSS_MDSS_SEC_DSI_1_SEC_REG_BASE_OFFS                                                               0x000da000
#define HWIO_MDSS_MDSS_SEC_DSI_1_SEC_READ_BACK_DISABLE_OFFS                                                 (MDSS_MDSS_SEC_DSI_1_SEC_REG_BASE_OFFS + 0x00000000)
#define HWIO_MDSS_MDSS_SEC_DSI_1_SEC_RDBK_DATA0_OFFS                                                        (MDSS_MDSS_SEC_DSI_1_SEC_REG_BASE_OFFS + 0x00000004)
#define HWIO_MDSS_MDSS_SEC_DSI_1_SEC_RDBK_DATA1_OFFS                                                        (MDSS_MDSS_SEC_DSI_1_SEC_REG_BASE_OFFS + 0x00000008)
#define HWIO_MDSS_MDSS_SEC_DSI_1_SEC_RDBK_DATA2_OFFS                                                        (MDSS_MDSS_SEC_DSI_1_SEC_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MDSS_MDSS_SEC_DSI_1_SEC_RDBK_DATA3_OFFS                                                        (MDSS_MDSS_SEC_DSI_1_SEC_REG_BASE_OFFS + 0x00000010)
#define HWIO_MDSS_MDSS_SEC_DSI_1_SEC_SECURE_DISPLAY_CTRL_OFFS                                               (MDSS_MDSS_SEC_DSI_1_SEC_REG_BASE_OFFS + 0x00000020)
#define HWIO_MDSS_MDSS_SEC_DSI_1_SEC_COMMAND_MODE_DMA_CTRL_OFFS                                             (MDSS_MDSS_SEC_DSI_1_SEC_REG_BASE_OFFS + 0x00000024)
#define HWIO_MDSS_MDSS_SEC_DSI_1_SEC_TEST_PATTERN_GEN_CTRL_OFFS                                             (MDSS_MDSS_SEC_DSI_1_SEC_REG_BASE_OFFS + 0x00000028)
#define HWIO_MDSS_MDSS_SEC_DSI_1_SEC_COMMAND_MODE_MDP_STREAM0_CTRL_OFFS                                     (MDSS_MDSS_SEC_DSI_1_SEC_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MDSS_MDSS_SEC_DSI_1_SEC_COMMAND_MODE_MDP_STREAM1_CTRL_OFFS                                     (MDSS_MDSS_SEC_DSI_1_SEC_REG_BASE_OFFS + 0x00000030)
#define HWIO_MDSS_MDSS_SEC_DSI_1_SEC_COMMAND_MODE_MDP_STREAM2_CTRL_OFFS                                     (MDSS_MDSS_SEC_DSI_1_SEC_REG_BASE_OFFS + 0x00000034)
#define HWIO_MDSS_MDSS_SEC_DSI_1_SEC_COMMAND_MODE_MDP_DCS_CMD_CTRL_OFFS                                     (MDSS_MDSS_SEC_DSI_1_SEC_REG_BASE_OFFS + 0x00000038)
#define HWIO_MDSS_MDSS_SEC_DSI_1_SEC_VIDEO_MODE_SYNC_DATATYPE_OFFS                                          (MDSS_MDSS_SEC_DSI_1_SEC_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MDSS_MDSS_SEC_DSI_1_SEC_VIDEO_MODE_PIXEL_DATATYPE_OFFS                                         (MDSS_MDSS_SEC_DSI_1_SEC_REG_BASE_OFFS + 0x00000040)
#define HWIO_MDSS_MDSS_SEC_DSI_1_SEC_VIDEO_MODE_BLANKING_DATATYPE_OFFS                                      (MDSS_MDSS_SEC_DSI_1_SEC_REG_BASE_OFFS + 0x00000044)
#define HWIO_MDSS_MDSS_SEC_DSI_1_SEC_VIDEO_COMPRESSION_MODE_CTRL_OFFS                                       (MDSS_MDSS_SEC_DSI_1_SEC_REG_BASE_OFFS + 0x00000048)
#define HWIO_MDSS_MDSS_SEC_DSI_1_SEC_COMMAND_COMPRESSION_MODE_CTRL_OFFS                                     (MDSS_MDSS_SEC_DSI_1_SEC_REG_BASE_OFFS + 0x0000004c)
#define HWIO_MDSS_MDSS_SEC_DSI_1_SEC_DMA_NULL_PACKET_DATA_OFFS                                              (MDSS_MDSS_SEC_DSI_1_SEC_REG_BASE_OFFS + 0x00000050)
#define HWIO_MDSS_MDSS_SEC_DSI_1_SEC_EOT_PACKET_OFFS                                                        (MDSS_MDSS_SEC_DSI_1_SEC_REG_BASE_OFFS + 0x00000054)
#define HWIO_MDSS_MDSS_SEC_DSI_1_SEC_AES_CTRL_OFFS                                                          (MDSS_MDSS_SEC_DSI_1_SEC_REG_BASE_OFFS + 0x00000058)
#define HWIO_MDSS_MDSS_SEC_DSI_1_SEC_HDCP_CTRL0_OFFS                                                        (MDSS_MDSS_SEC_DSI_1_SEC_REG_BASE_OFFS + 0x0000005c)
#define HWIO_MDSS_MDSS_SEC_DSI_1_SEC_HDCP_CTRL1_OFFS                                                        (MDSS_MDSS_SEC_DSI_1_SEC_REG_BASE_OFFS + 0x00000060)
#define HWIO_MDSS_MDSS_SEC_DSI_1_SEC_HDCP_CTRL2_OFFS                                                        (MDSS_MDSS_SEC_DSI_1_SEC_REG_BASE_OFFS + 0x00000064)


#endif /* __MMSSREG_1_16_0_H__ */
