
Cadence Innovus(TM) Implementation System.
Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v15.23-s045_1, built Fri Apr 22 12:32:52 PDT 2016
Options:	
Date:		Mon Mar 10 11:25:55 2025
Host:		ieng6-ece-04.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	15.2	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPOAX-142):	OA features will be disabled in this session.


**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
<CMD> win
<CMD> set init_pwr_net VDD
<CMD> set init_gnd_net VSS
<CMD> set init_verilog ./netlist/mac_8in.v
<CMD> set init_design_netlisttype Verilog
<CMD> set init_design_settop 1
<CMD> set init_top_cell mac_8in
<CMD> set init_lef_file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef
<CMD> create_library_set -name WC_LIB -timing $worst_timing_lib
<CMD> create_library_set -name BC_LIB -timing $best_timing_lib
<CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
<CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
<CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
<CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
<CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
<CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
<CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
<CMD> init_design -setup WC_VIEW -hold BC_VIEW
**ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.

**ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.

Loading LEF file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Mon Mar 10 11:26:06 2025
viaInitial ends at Mon Mar 10 11:26:06 2025
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D1' is not defined in the library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
Read 811 cells in library 'tcbn65gpluswc' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gplusbc.lib' ...
Read 811 cells in library 'tcbn65gplusbc' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.17min, fe_real=0.22min, fe_mem=467.5M) ***
*** Begin netlist parsing (mem=467.5M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 811 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist './netlist/mac_8in.v'

*** Memory Usage v#1 (Current mem = 467.543M, initial mem = 149.258M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=467.5M) ***
Set top cell to mac_8in.
Hooked 1622 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell mac_8in ...
*** Netlist is unique.
** info: there are 1658 modules.
** info: there are 3196 stdCell insts.

*** Memory Usage v#1 (Current mem = 522.875M, initial mem = 149.258M) ***
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
WC_VIEW BC_VIEW
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
*Info: initialize multi-corner CTS.
Reading timing constraints file './constraints/mac_8in.sdc' ...
Current (total cpu=0:00:11.1, real=0:00:14.0, peak res=272.8M, current mem=641.5M)
**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ./constraints/mac_8in.sdc, Line 10).

INFO (CTE): Reading of timing constraints file ./constraints/mac_8in.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=291.0M, current mem=659.2M)
Current (total cpu=0:00:11.2, real=0:00:14.0, peak res=291.0M, current mem=659.2M)
Total number of combinational cells: 492
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
*** Message Summary: 1633 warning(s), 2 error(s)

<CMD> set_interactive_constraint_modes {CON}
<CMD> setDesignMode -process 65
Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
Updating process node dependent CCOpt properties for the 65nm process node.
<CMD> restoreDesign /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_8in/placement.enc.dat mac_8in
exclude_path_collection 0
Resetting process node dependent CCOpt properties.
Free PSO.
Reset cap table.
Cleaning up the current multi-corner RC extraction setup.
Resetting process node dependent CCOpt properties.
**ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.

**ERROR: (IMPOAX-850):	oaxCleanupData command cannot be run as OA features are disabled in this session.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000

*** Memory Usage v#1 (Current mem = 797.336M, initial mem = 149.258M) ***


Info (SM2C): Status of key globals:
	 MMMC-by-default flow     : 1
	 Default MMMC objs envvar : 0
	 Data portability         : 0
	 MMMC PV Emulation        : 0
	 MMMC debug               : 0
	 Init_Design flow         : 1


	 CTE SM2C global          : false
	 Reporting view filter    : false
Set Default Input Pin Transition as 0.1 ps.
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
**ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.

**ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.
Cmin Cmax

Loading LEF file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_8in/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_8in/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_8in/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_8in/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_8in/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_8in/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_8in/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_8in/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_8in/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_8in/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_8in/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_8in/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_8in/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_8in/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_8in/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_8in/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_8in/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_8in/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_8in/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_8in/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_8in/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Mon Mar 10 11:26:16 2025
viaInitial ends at Mon Mar 10 11:26:16 2025
Loading view definition file from /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_8in/placement.enc.dat/viewDefinition.tcl
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib' ...
Read 811 cells in library 'tcbn65gpluswc' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gplusbc.lib' ...
Read 811 cells in library 'tcbn65gplusbc' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.25min, fe_real=0.38min, fe_mem=676.0M) ***
*** Begin netlist parsing (mem=676.0M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 811 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '/home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_8in/placement.enc.dat/mac_8in.v.gz'

*** Memory Usage v#1 (Current mem = 675.988M, initial mem = 149.258M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=676.0M) ***
Set top cell to mac_8in.
Hooked 1622 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell mac_8in ...
*** Netlist is unique.
** info: there are 1658 modules.
** info: there are 3372 stdCell insts.

*** Memory Usage v#1 (Current mem = 713.750M, initial mem = 149.258M) ***
*info: set bottom ioPad orient R0
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Loading preference file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_8in/placement.enc.dat/gui.pref.tcl ...
Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
Updating process node dependent CCOpt properties for the 65nm process node.
Stripe will break at block ring.
**WARN: analysis view BC_VIEW not found, use default_view_setup
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_8in/placement.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_8in/placement.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_8in/placement.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_8in/placement.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
*Info: initialize multi-corner CTS.
Reading timing constraints file '/home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_8in/placement.enc.dat/libs/mmmc/mac_8in.sdc' ...
Current (total cpu=0:00:16.0, real=0:00:24.0, peak res=429.2M, current mem=842.5M)
**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_8in/placement.enc.dat/libs/mmmc/mac_8in.sdc, Line 10).

INFO (CTE): Reading of timing constraints file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_8in/placement.enc.dat/libs/mmmc/mac_8in.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=437.7M, current mem=852.2M)
Current (total cpu=0:00:16.0, real=0:00:24.0, peak res=437.7M, current mem=852.2M)
Total number of combinational cells: 492
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D2 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D2 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D4 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D4 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D8 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D8 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2XD1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2XD1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3D2 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3D2 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3D4 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3D4 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3D8 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3D8 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3XD1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3XD1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN4D2 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN4D2 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-3058) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Reading floorplan file - /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_8in/placement.enc.dat/mac_8in.fp.gz (mem = 856.2M).
*info: reset 3651 existing net BottomPreferredLayer and AvoidDetour
Deleting old partition specification.
Set FPlanBox to (0 0 321200 317200)
 ... processed partition successfully.
There are 12 nets with bottomPreferredRoutingLayer being set
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** End loading floorplan (cpu = 0:00:00.1, mem = 856.2M) ***
*** Checked 2 GNC rules.
*** applyConnectGlobalNets disabled.
Reading placement file - /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_8in/placement.enc.dat/mac_8in.place.gz.
** Reading stdCellPlacement "/home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_8in/placement.enc.dat/mac_8in.place.gz" ...
*** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=856.2M) ***
Total net length = 4.011e+04 (2.060e+04 1.951e+04) (ext = 1.320e+04)
*** Checked 2 GNC rules.
*** Applying global-net connections...
*** Applied 2 GNC rules (cpu = 0:00:00.0)
Reading routing file - /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_8in/placement.enc.dat/mac_8in.route.gz.
Reading Innovus routing data (Created by Innovus v15.23-s045_1 on Mon Mar 10 10:33:25 2025 Format: 15.2) ...
Suppress "**WARN ..." messages.
Un-suppress "**WARN ..." messages.
*** Total 3647 nets are successfully restored.
*** Completed restoreRoute (cpu=0:00:00.0 real=0:00:00.0 mem=860.2M) ***
Reading DEF file '/home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_8in/placement.enc.dat/mac_8in.def.gz', current time is Mon Mar 10 11:26:19 2025 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
DEF file '/home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_8in/placement.enc.dat/mac_8in.def.gz' is parsed, current time is Mon Mar 10 11:26:19 2025.
Set Default Input Pin Transition as 0.1 ps.
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Loading rc congestion map /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_8in/placement.enc.dat/mac_8in.congmap.gz ...
'set_default_switching_activity' finished successfully.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   IMPOPT-3058        598  Cell %s/%s already has a dont_use attrib...
ERROR     IMPOAX-820           2  The OA features are disabled in the curr...
ERROR     IMPOAX-850           2  %s command cannot be run as OA features ...
*** Message Summary: 2231 warning(s), 4 error(s)

<CMD> pan -9.045 -15.696
<CMD> pan -0.579 -2.578
<CMD> addFiller -cell {FILL1 FILL2 DCAP DCAP4 DCAP16 DCAP32 DCAP64}
Estimated cell power/ground rail width = 0.365 um
**WARN: (IMPSP-5213):	Option -fitGap is set to true when one site filler cell is specified. It will be ignored.
*INFO: Adding fillers to top-module.
*INFO:   Added 22 filler insts (cell DCAP64 / prefix FILLER).
*INFO:   Added 72 filler insts (cell DCAP32 / prefix FILLER).
*INFO:   Added 303 filler insts (cell DCAP16 / prefix FILLER).
*INFO:   Added 2796 filler insts (cell DCAP4 / prefix FILLER).
*INFO:   Added 595 filler insts (cell DCAP / prefix FILLER).
*INFO:   Added 649 filler insts (cell FILL2 / prefix FILLER).
*INFO:   Added 705 filler insts (cell FILL1 / prefix FILLER).
*INFO: Total 5142 filler insts added - prefix FILLER (CPU: 0:00:00.2).
For 5142 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
For 8514 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> pan -12.992 10.941
<CMD> setLayerPreference allM0 -isVisible 0
<CMD> setLayerPreference allM1Cont -isVisible 0
<CMD> setLayerPreference allM1 -isVisible 0
<CMD> setLayerPreference allM2Cont -isVisible 0
<CMD> setLayerPreference allM2 -isVisible 0
<CMD> setLayerPreference allM3Cont -isVisible 0
<CMD> setLayerPreference allM3 -isVisible 0
<CMD> setLayerPreference allM4Cont -isVisible 0
<CMD> setLayerPreference allM4 -isVisible 0
<CMD> setLayerPreference allM5Cont -isVisible 0
<CMD> setLayerPreference allM5 -isVisible 0
<CMD> setLayerPreference allM6Cont -isVisible 0
<CMD> setLayerPreference allM6 -isVisible 0
<CMD> setLayerPreference allM7Cont -isVisible 0
<CMD> setLayerPreference allM7 -isVisible 0
<CMD> setLayerPreference allM8Cont -isVisible 0
<CMD> setLayerPreference allM8 -isVisible 0
<CMD> pan 18.040 21.768
<CMD> setLayerPreference allM0 -isVisible 1
<CMD> setLayerPreference allM1Cont -isVisible 1
<CMD> setLayerPreference allM1 -isVisible 1
<CMD> setLayerPreference allM2Cont -isVisible 1
<CMD> setLayerPreference allM2 -isVisible 1
<CMD> setLayerPreference allM3Cont -isVisible 1
<CMD> setLayerPreference allM3 -isVisible 1
<CMD> setLayerPreference allM4Cont -isVisible 1
<CMD> setLayerPreference allM4 -isVisible 1
<CMD> setLayerPreference allM5Cont -isVisible 1
<CMD> setLayerPreference allM5 -isVisible 1
<CMD> setLayerPreference allM6Cont -isVisible 1
<CMD> setLayerPreference allM6 -isVisible 1
<CMD> setLayerPreference allM7Cont -isVisible 1
<CMD> setLayerPreference allM7 -isVisible 1
<CMD> setLayerPreference allM8Cont -isVisible 1
<CMD> setLayerPreference allM8 -isVisible 1
<CMD> set_ccopt_property -update_io_latency false
<CMD> create_ccopt_clock_tree_spec -file ./constraints/mac_8in.ccopt
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Analyzing clock structure... 
Analyzing clock structure done.
Wrote: ./constraints/mac_8in.ccopt
<CMD> ccopt_design
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Analyzing clock structure... 
Analyzing clock structure done.
Extracting original clock gating for clk... 
  clock_tree clk contains 282 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
Checking clock tree convergence... 
Checking clock tree convergence done.
Preferred extra space for top nets is 0
Preferred extra space for trunk nets is 1
Preferred extra space for leaf nets is 1
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
Using CCOpt effort low.
Begin checking placement ... (start mem=904.8M, init mem=904.8M)
*info: Placed = 8514          
*info: Unplaced = 0           
Placement Density:100.00%(19487/19487)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=904.8M)
Validating CTS configuration... 
  Non-default CCOpt properties:
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  update_io_latency: 0 (default: true)
setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties for clock tree clk:
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
    Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 25471.160um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner WC:setup, late:
    Slew time target (leaf):    0.105ns
    Slew time target (trunk):   0.105ns
    Slew time target (top):     0.105ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
    Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
    Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
  Info: CCOpt is analyzing the delay of a net driven by CKBD16/Z using a timing arc from cell CKBD16
  Info: CCOpt is analyzing the delay of a net driven by CKND12/ZN using a timing arc from cell CKND12
  Info: CCOpt is analyzing the delay of a net driven by CKLNQD16/Q using a timing arc from cell CKLNQD16
  Clock tree balancer configuration for skew_group clk/CON:
    Sources:                     pin clk
    Total number of sinks:       282
    Delay constrained sinks:     282
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner WC:setup.late:
    Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing info for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
  
  Via Selection for Estimated Routes (rule default):
  
  --------------------------------------------------------------
  Layer    Via Cell      Res.     Cap.     RC       Top of Stack
  Range                  (Ohm)    (fF)     (fs)     Only
  --------------------------------------------------------------
  M1-M2    VIA12_1cut    1.500    0.032    0.047    false
  M2-M3    VIA23_1cut    1.500    0.030    0.046    false
  M3-M4    VIA34_1cut    1.500    0.030    0.046    false
  M4-M5    VIA45_1cut    1.500    0.030    0.046    false
  M5-M6    VIA56_1cut    1.500    0.028    0.043    false
  M6-M7    VIA67_1cut    0.220    0.099    0.022    false
  M7-M8    VIA78_1cut    0.220    0.119    0.026    false
  --------------------------------------------------------------
  
Validating CTS configuration done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

All good
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=2648 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=3645  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 3645 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 12 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.396800e+03um
[NR-eagl] 
[NR-eagl] Layer group 2: route 3633 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.02% V. EstWL: 4.229280e+04um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 11119
[NR-eagl] Layer2(M2)(V) length: 1.664399e+04um, number of vias: 15565
[NR-eagl] Layer3(M3)(H) length: 1.930060e+04um, number of vias: 716
[NR-eagl] Layer4(M4)(V) length: 3.061199e+03um, number of vias: 430
[NR-eagl] Layer5(M5)(H) length: 3.401392e+03um, number of vias: 349
[NR-eagl] Layer6(M6)(V) length: 2.112120e+03um, number of vias: 125
[NR-eagl] Layer7(M7)(H) length: 1.029300e+03um, number of vias: 144
[NR-eagl] Layer8(M8)(V) length: 4.456000e+02um, number of vias: 0
[NR-eagl] Total length: 4.599420e+04um, number of vias: 28448
[NR-eagl] End Peak syMemory usage = 1007.5 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.13 seconds
setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
Validating CTS configuration... 
  Non-default CCOpt properties:
  cts_merge_clock_gates is set for at least one key
  cts_merge_clock_logic is set for at least one key
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  update_io_latency: 0 (default: true)
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties for clock tree clk:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
    Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 25471.160um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner WC:setup, late:
    Slew time target (leaf):    0.105ns
    Slew time target (trunk):   0.105ns
    Slew time target (top):     0.105ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
    Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
    Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
  Clock tree balancer configuration for skew_group clk/CON:
    Sources:                     pin clk
    Total number of sinks:       282
    Delay constrained sinks:     282
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner WC:setup.late:
    Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing info for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
  
  Via Selection for Estimated Routes (rule default):
  
  ----------------------------------------------------------------
  Layer    Via Cell        Res.     Cap.     RC       Top of Stack
  Range                    (Ohm)    (fF)     (fs)     Only
  ----------------------------------------------------------------
  M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
  M2-M3    VIA23_1cut      1.500    0.030    0.046    false
  M3-M4    VIA34_1cut      1.500    0.030    0.046    false
  M4-M5    VIA45_1cut      1.500    0.030    0.046    false
  M5-M6    VIA56_1cut      1.500    0.028    0.043    false
  M6-M7    VIA67_1cut      0.220    0.099    0.022    false
  M7-M8    VIA78_1cut      0.220    0.119    0.026    false
  ----------------------------------------------------------------
  
Validating CTS configuration done.
Adding driver cell for primary IO roots...
Maximizing clock DAG abstraction... 
Maximizing clock DAG abstraction done.
Synthesizing clock trees... 
  Merging duplicate siblings in DAG... 
    Resynthesising clock tree into netlist... 
    Resynthesising clock tree into netlist done.
    Summary of the merge of duplicate siblings
    
    ----------------------------------------------------------
    Description                          Number of occurrences
    ----------------------------------------------------------
    Total clock gates                              0
    Globally unique enables                        0
    Potentially mergeable clock gates              0
    Actually merged                                0
    ----------------------------------------------------------
    
    
    Disconnecting clock tree from netlist... 
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Clustering... 
    Clock DAG stats before clustering:
      cell counts    : b=0, i=0, cg=0, l=0, total=0
      cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
    Clustering clock_tree clk... 
      Creating channel graph for ccopt_3_8... 
      Creating channel graph for ccopt_3_8 done.
      Creating channel graph for ccopt_3_4_available_3_8... 
      Creating channel graph for ccopt_3_4_available_3_8 done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
    Clustering clock_tree clk done.
    Clock DAG stats after bottom-up phase:
      cell counts    : b=4, i=0, cg=0, l=0, total=4
      cell areas     : b=40.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=40.320um^2
    Legalizing clock trees... 
      Resynthesising clock tree into netlist... 
      Resynthesising clock tree into netlist done.
*** Starting refinePlace (0:00:25.8 mem=1081.6M) ***
Total net bbox length = 4.049e+04 (2.078e+04 1.971e+04) (ext = 9.629e+03)
**ERROR: (IMPSP-2002):	Density too high (100.2%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 4.049e+04 (2.078e+04 1.971e+04) (ext = 9.629e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:01.0 MEM: 1081.6MB
*** Finished refinePlace (0:00:25.8 mem=1081.6M) ***
      Disconnecting clock tree from netlist... 
      Disconnecting clock tree from netlist done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      
      Clock tree legalization - Histogram:
      ====================================
      
      --------------------------------
      Movement (um)    Number of cells
      --------------------------------
        (empty table)
      --------------------------------
      
      
      Clock tree legalization - There are no Movements:
      =================================================
      
      ---------------------------------------------
      Movement (um)    Desired     Achieved    Node
                       location    location    
      ---------------------------------------------
        (empty table)
      ---------------------------------------------
      
    Legalizing clock trees done.
    Clock DAG stats after 'Clustering':
      cell counts    : b=4, i=0, cg=0, l=0, total=4
      cell areas     : b=40.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=40.320um^2
      gate capacitance : top=0.000pF, trunk=0.022pF, leaf=0.239pF, total=0.261pF
      wire capacitance : top=0.000pF, trunk=0.035pF, leaf=0.266pF, total=0.301pF
      wire lengths   : top=0.000um, trunk=217.600um, leaf=1461.928um, total=1679.528um
      sink capacitance : count=282, total=0.239pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Clustering':none
    Clock tree state after 'Clustering':
      clock_tree clk: worst slew is leaf(0.088),trunk(0.007),top(nil), margined worst slew is leaf(0.088),trunk(0.007),top(nil)
      skew_group clk/CON: insertion delay [min=0.066, max=0.081, avg=0.076, sd=0.003], skew [0.015 vs 0.057, 100% {0.066, 0.076, 0.081}] (wid=0.015 ws=0.012) (gid=0.070 gs=0.007)
    Clock network insertion delays are now [0.066ns, 0.081ns] average 0.076ns std.dev 0.003ns
  Clustering done.
  Resynthesising clock tree into netlist... 
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... *info: There are 18 candidate Buffer cells
*info: There are 18 candidate Inverter cells

    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'mac_8in' of instances=8518 and nets=3655 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mac_8in.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1073.812M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=4, i=0, cg=0, l=0, total=4
  Rebuilding timing graph   cell areas     : b=40.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=40.320um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.022pF, leaf=0.239pF, total=0.261pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.035pF, leaf=0.266pF, total=0.301pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=217.600um, leaf=1461.928um, total=1679.528um
  Rebuilding timing graph   sink capacitance : count=282, total=0.239pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree clk: worst slew is leaf(0.088),trunk(0.007),top(nil), margined worst slew is leaf(0.088),trunk(0.007),top(nil)
    skew_group clk/CON: insertion delay [min=0.066, max=0.081, avg=0.076, sd=0.003], skew [0.015 vs 0.057, 100% {0.066, 0.076, 0.081}] (wid=0.015 ws=0.012) (gid=0.070 gs=0.007)
  Clock network insertion delays are now [0.066ns, 0.081ns] average 0.076ns std.dev 0.003ns
  Fixing clock tree slew time and max cap violations... 
    Fixing clock tree overload: 
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts    : b=4, i=0, cg=0, l=0, total=4
      cell areas     : b=40.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=40.320um^2
      gate capacitance : top=0.000pF, trunk=0.022pF, leaf=0.239pF, total=0.261pF
      wire capacitance : top=0.000pF, trunk=0.035pF, leaf=0.266pF, total=0.301pF
      wire lengths   : top=0.000um, trunk=217.600um, leaf=1461.928um, total=1679.528um
      sink capacitance : count=282, total=0.239pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations':
      clock_tree clk: worst slew is leaf(0.088),trunk(0.007),top(nil), margined worst slew is leaf(0.088),trunk(0.007),top(nil)
      skew_group clk/CON: insertion delay [min=0.066, max=0.081, avg=0.076, sd=0.003], skew [0.015 vs 0.057, 100% {0.066, 0.076, 0.081}] (wid=0.015 ws=0.012) (gid=0.070 gs=0.007)
    Clock network insertion delays are now [0.066ns, 0.081ns] average 0.076ns std.dev 0.003ns
  Fixing clock tree slew time and max cap violations done.
  Fixing clock tree slew time and max cap violations - detailed pass... 
    Fixing clock tree overload: 
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts    : b=4, i=0, cg=0, l=0, total=4
      cell areas     : b=40.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=40.320um^2
      gate capacitance : top=0.000pF, trunk=0.022pF, leaf=0.239pF, total=0.261pF
      wire capacitance : top=0.000pF, trunk=0.035pF, leaf=0.266pF, total=0.301pF
      wire lengths   : top=0.000um, trunk=217.600um, leaf=1461.928um, total=1679.528um
      sink capacitance : count=282, total=0.239pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations - detailed pass':
      clock_tree clk: worst slew is leaf(0.088),trunk(0.007),top(nil), margined worst slew is leaf(0.088),trunk(0.007),top(nil)
      skew_group clk/CON: insertion delay [min=0.066, max=0.081, avg=0.076, sd=0.003], skew [0.015 vs 0.057, 100% {0.066, 0.076, 0.081}] (wid=0.015 ws=0.012) (gid=0.070 gs=0.007)
    Clock network insertion delays are now [0.066ns, 0.081ns] average 0.076ns std.dev 0.003ns
  Fixing clock tree slew time and max cap violations - detailed pass done.
  Removing unnecessary root buffering... 
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts    : b=4, i=0, cg=0, l=0, total=4
      cell areas     : b=40.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=40.320um^2
      gate capacitance : top=0.000pF, trunk=0.022pF, leaf=0.239pF, total=0.261pF
      wire capacitance : top=0.000pF, trunk=0.035pF, leaf=0.266pF, total=0.301pF
      wire lengths   : top=0.000um, trunk=217.600um, leaf=1461.928um, total=1679.528um
      sink capacitance : count=282, total=0.239pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Removing unnecessary root buffering':none
    Clock tree state after 'Removing unnecessary root buffering':
      clock_tree clk: worst slew is leaf(0.088),trunk(0.007),top(nil), margined worst slew is leaf(0.088),trunk(0.007),top(nil)
      skew_group clk/CON: insertion delay [min=0.066, max=0.081, avg=0.076, sd=0.003], skew [0.015 vs 0.057, 100% {0.066, 0.076, 0.081}] (wid=0.015 ws=0.012) (gid=0.070 gs=0.007)
    Clock network insertion delays are now [0.066ns, 0.081ns] average 0.076ns std.dev 0.003ns
  Removing unnecessary root buffering done.
  Equalizing net lengths... 
    Clock DAG stats after 'Equalizing net lengths':
      cell counts    : b=4, i=0, cg=0, l=0, total=4
      cell areas     : b=40.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=40.320um^2
      gate capacitance : top=0.000pF, trunk=0.022pF, leaf=0.239pF, total=0.261pF
      wire capacitance : top=0.000pF, trunk=0.035pF, leaf=0.266pF, total=0.301pF
      wire lengths   : top=0.000um, trunk=217.600um, leaf=1461.928um, total=1679.528um
      sink capacitance : count=282, total=0.239pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Equalizing net lengths':none
    Clock tree state after 'Equalizing net lengths':
      clock_tree clk: worst slew is leaf(0.088),trunk(0.007),top(nil), margined worst slew is leaf(0.088),trunk(0.007),top(nil)
      skew_group clk/CON: insertion delay [min=0.066, max=0.081, avg=0.076, sd=0.003], skew [0.015 vs 0.057, 100% {0.066, 0.076, 0.081}] (wid=0.015 ws=0.012) (gid=0.070 gs=0.007)
    Clock network insertion delays are now [0.066ns, 0.081ns] average 0.076ns std.dev 0.003ns
  Equalizing net lengths done.
  Reducing insertion delay 1... 
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts    : b=4, i=0, cg=0, l=0, total=4
      cell areas     : b=40.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=40.320um^2
      gate capacitance : top=0.000pF, trunk=0.022pF, leaf=0.239pF, total=0.261pF
      wire capacitance : top=0.000pF, trunk=0.035pF, leaf=0.266pF, total=0.301pF
      wire lengths   : top=0.000um, trunk=217.600um, leaf=1461.928um, total=1679.528um
      sink capacitance : count=282, total=0.239pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing insertion delay 1':none
    Clock tree state after 'Reducing insertion delay 1':
      clock_tree clk: worst slew is leaf(0.088),trunk(0.007),top(nil), margined worst slew is leaf(0.088),trunk(0.007),top(nil)
      skew_group clk/CON: insertion delay [min=0.066, max=0.081, avg=0.076, sd=0.003], skew [0.015 vs 0.057, 100% {0.066, 0.076, 0.081}] (wid=0.015 ws=0.012) (gid=0.070 gs=0.007)
    Clock network insertion delays are now [0.066ns, 0.081ns] average 0.076ns std.dev 0.003ns
  Reducing insertion delay 1 done.
  Removing longest path buffering... 
    Clock DAG stats after removing longest path buffering:
      cell counts    : b=4, i=0, cg=0, l=0, total=4
      cell areas     : b=40.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=40.320um^2
      gate capacitance : top=0.000pF, trunk=0.022pF, leaf=0.239pF, total=0.261pF
      wire capacitance : top=0.000pF, trunk=0.035pF, leaf=0.266pF, total=0.301pF
      wire lengths   : top=0.000um, trunk=217.600um, leaf=1461.928um, total=1679.528um
      sink capacitance : count=282, total=0.239pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after removing longest path buffering:none
    Clock tree state after removing longest path buffering:
      clock_tree clk: worst slew is leaf(0.088),trunk(0.007),top(nil), margined worst slew is leaf(0.088),trunk(0.007),top(nil)
      skew_group clk/CON: insertion delay [min=0.066, max=0.081, avg=0.076, sd=0.003], skew [0.015 vs 0.057, 100% {0.066, 0.076, 0.081}] (wid=0.015 ws=0.012) (gid=0.070 gs=0.007)
    Clock network insertion delays are now [0.066ns, 0.081ns] average 0.076ns std.dev 0.003ns
    Clock DAG stats after 'Removing longest path buffering':
      cell counts    : b=4, i=0, cg=0, l=0, total=4
      cell areas     : b=40.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=40.320um^2
      gate capacitance : top=0.000pF, trunk=0.022pF, leaf=0.239pF, total=0.261pF
      wire capacitance : top=0.000pF, trunk=0.035pF, leaf=0.266pF, total=0.301pF
      wire lengths   : top=0.000um, trunk=217.600um, leaf=1461.928um, total=1679.528um
      sink capacitance : count=282, total=0.239pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Removing longest path buffering':none
    Clock tree state after 'Removing longest path buffering':
      clock_tree clk: worst slew is leaf(0.088),trunk(0.007),top(nil), margined worst slew is leaf(0.088),trunk(0.007),top(nil)
      skew_group clk/CON: insertion delay [min=0.066, max=0.081, avg=0.076, sd=0.003], skew [0.015 vs 0.057, 100% {0.066, 0.076, 0.081}] (wid=0.015 ws=0.012) (gid=0.070 gs=0.007)
    Clock network insertion delays are now [0.066ns, 0.081ns] average 0.076ns std.dev 0.003ns
  Removing longest path buffering done.
  Reducing insertion delay 2... 
    Path optimization required 176 stage delay updates 
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts    : b=4, i=0, cg=0, l=0, total=4
      cell areas     : b=40.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=40.320um^2
      gate capacitance : top=0.000pF, trunk=0.022pF, leaf=0.239pF, total=0.261pF
      wire capacitance : top=0.000pF, trunk=0.042pF, leaf=0.263pF, total=0.305pF
      wire lengths   : top=0.000um, trunk=266.600um, leaf=1444.790um, total=1711.390um
      sink capacitance : count=282, total=0.239pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing insertion delay 2':none
    Clock tree state after 'Reducing insertion delay 2':
      clock_tree clk: worst slew is leaf(0.085),trunk(0.007),top(nil), margined worst slew is leaf(0.085),trunk(0.007),top(nil)
      skew_group clk/CON: insertion delay [min=0.067, max=0.077, avg=0.075, sd=0.002], skew [0.010 vs 0.057, 100% {0.067, 0.075, 0.077}] (wid=0.013 ws=0.010) (gid=0.070 gs=0.007)
    Clock network insertion delays are now [0.067ns, 0.077ns] average 0.075ns std.dev 0.002ns
  Reducing insertion delay 2 done.
  Reducing clock tree power 1... 
    Resizing gates: 
    Resizing gates: ...
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts    : b=4, i=0, cg=0, l=0, total=4
      cell areas     : b=40.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=40.320um^2
      gate capacitance : top=0.000pF, trunk=0.022pF, leaf=0.239pF, total=0.261pF
      wire capacitance : top=0.000pF, trunk=0.042pF, leaf=0.263pF, total=0.305pF
      wire lengths   : top=0.000um, trunk=266.600um, leaf=1444.790um, total=1711.390um
      sink capacitance : count=282, total=0.239pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing clock tree power 1':none
    Clock tree state after 'Reducing clock tree power 1':
      clock_tree clk: worst slew is leaf(0.085),trunk(0.007),top(nil), margined worst slew is leaf(0.085),trunk(0.007),top(nil)
      skew_group clk/CON: insertion delay [min=0.067, max=0.077, avg=0.075, sd=0.002], skew [0.010 vs 0.057, 100% {0.067, 0.075, 0.077}] (wid=0.013 ws=0.010) (gid=0.070 gs=0.007)
    Clock network insertion delays are now [0.067ns, 0.077ns] average 0.075ns std.dev 0.002ns
  Reducing clock tree power 1 done.
  Reducing clock tree power 2... 
    Path optimization required 0 stage delay updates 
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts    : b=4, i=0, cg=0, l=0, total=4
      cell areas     : b=40.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=40.320um^2
      gate capacitance : top=0.000pF, trunk=0.022pF, leaf=0.239pF, total=0.261pF
      wire capacitance : top=0.000pF, trunk=0.042pF, leaf=0.263pF, total=0.305pF
      wire lengths   : top=0.000um, trunk=266.600um, leaf=1444.790um, total=1711.390um
      sink capacitance : count=282, total=0.239pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing clock tree power 2':none
    Clock tree state after 'Reducing clock tree power 2':
      clock_tree clk: worst slew is leaf(0.085),trunk(0.007),top(nil), margined worst slew is leaf(0.085),trunk(0.007),top(nil)
      skew_group clk/CON: insertion delay [min=0.067, max=0.077, avg=0.075, sd=0.002], skew [0.010 vs 0.057, 100% {0.067, 0.075, 0.077}] (wid=0.013 ws=0.010) (gid=0.070 gs=0.007)
    Clock network insertion delays are now [0.067ns, 0.077ns] average 0.075ns std.dev 0.002ns
  Reducing clock tree power 2 done.
  Approximately balancing fragments step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing fragments... 
      Approximately balancing fragments, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts    : b=4, i=0, cg=0, l=0, total=4
          cell areas     : b=40.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=40.320um^2
          gate capacitance : top=0.000pF, trunk=0.022pF, leaf=0.239pF, total=0.261pF
          wire capacitance : top=0.000pF, trunk=0.042pF, leaf=0.263pF, total=0.305pF
          wire lengths   : top=0.000um, trunk=266.600um, leaf=1444.790um, total=1711.390um
          sink capacitance : count=282, total=0.239pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:none
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts    : b=4, i=0, cg=0, l=0, total=4
      cell areas     : b=40.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=40.320um^2
      gate capacitance : top=0.000pF, trunk=0.022pF, leaf=0.239pF, total=0.261pF
      wire capacitance : top=0.000pF, trunk=0.042pF, leaf=0.263pF, total=0.305pF
      wire lengths   : top=0.000um, trunk=266.600um, leaf=1444.790um, total=1711.390um
      sink capacitance : count=282, total=0.239pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Approximately balancing fragments step':none
    Clock tree state after 'Approximately balancing fragments step':
      clock_tree clk: worst slew is leaf(0.085),trunk(0.007),top(nil), margined worst slew is leaf(0.085),trunk(0.007),top(nil)
    Clock network insertion delays are now [0.067ns, 0.077ns] average 0.075ns std.dev 0.002ns
  Approximately balancing fragments step done.
  Clock DAG stats after Approximately balancing fragments:
    cell counts    : b=4, i=0, cg=0, l=0, total=4
    cell areas     : b=40.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=40.320um^2
    gate capacitance : top=0.000pF, trunk=0.022pF, leaf=0.239pF, total=0.261pF
    wire capacitance : top=0.000pF, trunk=0.042pF, leaf=0.263pF, total=0.305pF
    wire lengths   : top=0.000um, trunk=266.600um, leaf=1444.790um, total=1711.390um
    sink capacitance : count=282, total=0.239pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  Clock DAG net violations after Approximately balancing fragments:none
  Clock tree state after Approximately balancing fragments:
    clock_tree clk: worst slew is leaf(0.085),trunk(0.007),top(nil), margined worst slew is leaf(0.085),trunk(0.007),top(nil)
    skew_group clk/CON: insertion delay [min=0.067, max=0.077, avg=0.075, sd=0.002], skew [0.010 vs 0.057, 100% {0.067, 0.075, 0.077}] (wid=0.013 ws=0.010) (gid=0.070 gs=0.007)
  Clock network insertion delays are now [0.067ns, 0.077ns] average 0.075ns std.dev 0.002ns
  Improving fragments clock skew... 
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts    : b=4, i=0, cg=0, l=0, total=4
      cell areas     : b=40.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=40.320um^2
      gate capacitance : top=0.000pF, trunk=0.022pF, leaf=0.239pF, total=0.261pF
      wire capacitance : top=0.000pF, trunk=0.042pF, leaf=0.263pF, total=0.305pF
      wire lengths   : top=0.000um, trunk=266.600um, leaf=1444.790um, total=1711.390um
      sink capacitance : count=282, total=0.239pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Improving fragments clock skew':none
    Clock tree state after 'Improving fragments clock skew':
      clock_tree clk: worst slew is leaf(0.085),trunk(0.007),top(nil), margined worst slew is leaf(0.085),trunk(0.007),top(nil)
      skew_group clk/CON: insertion delay [min=0.067, max=0.077, avg=0.075, sd=0.002], skew [0.010 vs 0.057, 100% {0.067, 0.075, 0.077}] (wid=0.013 ws=0.010) (gid=0.070 gs=0.007)
    Clock network insertion delays are now [0.067ns, 0.077ns] average 0.075ns std.dev 0.002ns
  Improving fragments clock skew done.
  Approximately balancing step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing... 
      Approximately balancing, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts    : b=4, i=0, cg=0, l=0, total=4
          cell areas     : b=40.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=40.320um^2
          gate capacitance : top=0.000pF, trunk=0.022pF, leaf=0.239pF, total=0.261pF
          wire capacitance : top=0.000pF, trunk=0.042pF, leaf=0.263pF, total=0.305pF
          wire lengths   : top=0.000um, trunk=266.600um, leaf=1444.790um, total=1711.390um
          sink capacitance : count=282, total=0.239pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:none
      Approximately balancing, wire and cell delays, iteration 1 done.
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts    : b=4, i=0, cg=0, l=0, total=4
      cell areas     : b=40.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=40.320um^2
      gate capacitance : top=0.000pF, trunk=0.022pF, leaf=0.239pF, total=0.261pF
      wire capacitance : top=0.000pF, trunk=0.042pF, leaf=0.263pF, total=0.305pF
      wire lengths   : top=0.000um, trunk=266.600um, leaf=1444.790um, total=1711.390um
      sink capacitance : count=282, total=0.239pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Approximately balancing step':none
    Clock tree state after 'Approximately balancing step':
      clock_tree clk: worst slew is leaf(0.085),trunk(0.007),top(nil), margined worst slew is leaf(0.085),trunk(0.007),top(nil)
      skew_group clk/CON: insertion delay [min=0.067, max=0.077, avg=0.075, sd=0.002], skew [0.010 vs 0.057, 100% {0.067, 0.075, 0.077}] (wid=0.013 ws=0.010) (gid=0.070 gs=0.007)
    Clock network insertion delays are now [0.067ns, 0.077ns] average 0.075ns std.dev 0.002ns
  Approximately balancing step done.
  Fixing clock tree overload... 
    Fixing clock tree overload: 
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts    : b=4, i=0, cg=0, l=0, total=4
      cell areas     : b=40.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=40.320um^2
      gate capacitance : top=0.000pF, trunk=0.022pF, leaf=0.239pF, total=0.261pF
      wire capacitance : top=0.000pF, trunk=0.042pF, leaf=0.263pF, total=0.305pF
      wire lengths   : top=0.000um, trunk=266.600um, leaf=1444.790um, total=1711.390um
      sink capacitance : count=282, total=0.239pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Fixing clock tree overload':none
    Clock tree state after 'Fixing clock tree overload':
      clock_tree clk: worst slew is leaf(0.085),trunk(0.007),top(nil), margined worst slew is leaf(0.085),trunk(0.007),top(nil)
      skew_group clk/CON: insertion delay [min=0.067, max=0.077, avg=0.075, sd=0.002], skew [0.010 vs 0.057, 100% {0.067, 0.075, 0.077}] (wid=0.013 ws=0.010) (gid=0.070 gs=0.007)
    Clock network insertion delays are now [0.067ns, 0.077ns] average 0.075ns std.dev 0.002ns
  Fixing clock tree overload done.
  Approximately balancing paths... 
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts    : b=4, i=0, cg=0, l=0, total=4
      cell areas     : b=40.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=40.320um^2
      gate capacitance : top=0.000pF, trunk=0.022pF, leaf=0.239pF, total=0.261pF
      wire capacitance : top=0.000pF, trunk=0.042pF, leaf=0.263pF, total=0.305pF
      wire lengths   : top=0.000um, trunk=266.600um, leaf=1444.790um, total=1711.390um
      sink capacitance : count=282, total=0.239pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Approximately balancing paths':none
    Clock tree state after 'Approximately balancing paths':
      clock_tree clk: worst slew is leaf(0.085),trunk(0.007),top(nil), margined worst slew is leaf(0.085),trunk(0.007),top(nil)
      skew_group clk/CON: insertion delay [min=0.067, max=0.077, avg=0.075, sd=0.002], skew [0.010 vs 0.057, 100% {0.067, 0.075, 0.077}] (wid=0.013 ws=0.010) (gid=0.070 gs=0.007)
    Clock network insertion delays are now [0.067ns, 0.077ns] average 0.075ns std.dev 0.002ns
  Approximately balancing paths done.
  Resynthesising clock tree into netlist... 
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'mac_8in' of instances=8518 and nets=3655 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mac_8in.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 1012.879M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=4, i=0, cg=0, l=0, total=4
  Rebuilding timing graph   cell areas     : b=40.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=40.320um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.022pF, leaf=0.239pF, total=0.261pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.042pF, leaf=0.263pF, total=0.305pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=266.600um, leaf=1444.790um, total=1711.390um
  Rebuilding timing graph   sink capacitance : count=282, total=0.239pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree clk: worst slew is leaf(0.085),trunk(0.007),top(nil), margined worst slew is leaf(0.085),trunk(0.007),top(nil)
    skew_group clk/CON: insertion delay [min=0.067, max=0.077, avg=0.075, sd=0.002], skew [0.010 vs 0.057, 100% {0.067, 0.075, 0.077}] (wid=0.013 ws=0.010) (gid=0.070 gs=0.007)
  Clock network insertion delays are now [0.067ns, 0.077ns] average 0.075ns std.dev 0.002ns
  Improving clock skew... 
    Clock DAG stats after 'Improving clock skew':
      cell counts    : b=4, i=0, cg=0, l=0, total=4
      cell areas     : b=40.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=40.320um^2
      gate capacitance : top=0.000pF, trunk=0.022pF, leaf=0.239pF, total=0.261pF
      wire capacitance : top=0.000pF, trunk=0.042pF, leaf=0.263pF, total=0.305pF
      wire lengths   : top=0.000um, trunk=266.600um, leaf=1444.790um, total=1711.390um
      sink capacitance : count=282, total=0.239pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Improving clock skew':none
    Clock tree state after 'Improving clock skew':
      clock_tree clk: worst slew is leaf(0.085),trunk(0.007),top(nil), margined worst slew is leaf(0.085),trunk(0.007),top(nil)
      skew_group clk/CON: insertion delay [min=0.067, max=0.077, avg=0.075, sd=0.002], skew [0.010 vs 0.057, 100% {0.067, 0.075, 0.077}] (wid=0.013 ws=0.010) (gid=0.070 gs=0.007)
    Clock network insertion delays are now [0.067ns, 0.077ns] average 0.075ns std.dev 0.002ns
  Improving clock skew done.
  Reducing clock tree power 3... 
    Initial gate capacitance is (rise=0.261pF fall=0.260pF).
    Resizing gates: 
    Resizing gates: ...
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts    : b=4, i=0, cg=0, l=0, total=4
      cell areas     : b=40.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=40.320um^2
      gate capacitance : top=0.000pF, trunk=0.022pF, leaf=0.239pF, total=0.261pF
      wire capacitance : top=0.000pF, trunk=0.042pF, leaf=0.263pF, total=0.305pF
      wire lengths   : top=0.000um, trunk=266.600um, leaf=1444.790um, total=1711.390um
      sink capacitance : count=282, total=0.239pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing clock tree power 3':none
    Clock tree state after 'Reducing clock tree power 3':
      clock_tree clk: worst slew is leaf(0.085),trunk(0.007),top(nil), margined worst slew is leaf(0.085),trunk(0.007),top(nil)
      skew_group clk/CON: insertion delay [min=0.067, max=0.077, avg=0.075, sd=0.002], skew [0.010 vs 0.057, 100% {0.067, 0.075, 0.077}] (wid=0.013 ws=0.010) (gid=0.070 gs=0.007)
    Clock network insertion delays are now [0.067ns, 0.077ns] average 0.075ns std.dev 0.002ns
  Reducing clock tree power 3 done.
  Improving insertion delay... 
    Clock DAG stats after improving insertion delay:
      cell counts    : b=4, i=0, cg=0, l=0, total=4
      cell areas     : b=40.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=40.320um^2
      gate capacitance : top=0.000pF, trunk=0.022pF, leaf=0.239pF, total=0.261pF
      wire capacitance : top=0.000pF, trunk=0.042pF, leaf=0.263pF, total=0.305pF
      wire lengths   : top=0.000um, trunk=266.600um, leaf=1444.790um, total=1711.390um
      sink capacitance : count=282, total=0.239pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after improving insertion delay:none
    Clock tree state after improving insertion delay:
      clock_tree clk: worst slew is leaf(0.085),trunk(0.007),top(nil), margined worst slew is leaf(0.085),trunk(0.007),top(nil)
      skew_group clk/CON: insertion delay [min=0.067, max=0.077, avg=0.075, sd=0.002], skew [0.010 vs 0.057, 100% {0.067, 0.075, 0.077}] (wid=0.013 ws=0.010) (gid=0.070 gs=0.007)
    Clock network insertion delays are now [0.067ns, 0.077ns] average 0.075ns std.dev 0.002ns
    Clock DAG stats after 'Improving insertion delay':
      cell counts    : b=4, i=0, cg=0, l=0, total=4
      cell areas     : b=40.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=40.320um^2
      gate capacitance : top=0.000pF, trunk=0.022pF, leaf=0.239pF, total=0.261pF
      wire capacitance : top=0.000pF, trunk=0.042pF, leaf=0.263pF, total=0.305pF
      wire lengths   : top=0.000um, trunk=266.600um, leaf=1444.790um, total=1711.390um
      sink capacitance : count=282, total=0.239pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Improving insertion delay':none
    Clock tree state after 'Improving insertion delay':
      clock_tree clk: worst slew is leaf(0.085),trunk(0.007),top(nil), margined worst slew is leaf(0.085),trunk(0.007),top(nil)
      skew_group clk/CON: insertion delay [min=0.067, max=0.077, avg=0.075, sd=0.002], skew [0.010 vs 0.057, 100% {0.067, 0.075, 0.077}] (wid=0.013 ws=0.010) (gid=0.070 gs=0.007)
    Clock network insertion delays are now [0.067ns, 0.077ns] average 0.075ns std.dev 0.002ns
  Improving insertion delay done.
  Total capacitance is (rise=0.566pF fall=0.566pF), of which (rise=0.305pF fall=0.305pF) is wire, and (rise=0.261pF fall=0.260pF) is gate.
  Legalizer releasing space for clock trees... 
  Legalizer releasing space for clock trees done.
  Updating netlist... 
*
* Starting clock placement refinement...
*
* First pass: Refine non-clock instances...
*
*** Starting refinePlace (0:00:28.1 mem=1078.1M) ***
Total net bbox length = 4.054e+04 (2.080e+04 1.974e+04) (ext = 9.613e+03)
**ERROR: (IMPSP-2002):	Density too high (100.2%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 4.054e+04 (2.080e+04 1.974e+04) (ext = 9.613e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1078.1MB
*** Finished refinePlace (0:00:28.1 mem=1078.1M) ***
*
* Second pass: Refine clock instances...
*
*** Starting refinePlace (0:00:28.1 mem=1078.1M) ***
Total net bbox length = 4.054e+04 (2.080e+04 1.974e+04) (ext = 9.613e+03)
**ERROR: (IMPSP-2002):	Density too high (100.2%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 4.054e+04 (2.080e+04 1.974e+04) (ext = 9.613e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1078.1MB
*** Finished refinePlace (0:00:28.1 mem=1078.1M) ***
*
* No clock instances moved during refinement.
*
* Finished with clock placement refinement.
*

    Rebuilding timing graph... 
    Rebuilding timing graph done.
    Clock implementation routing... Net route status summary:
  Clock:         5 (unrouted=5, trialRouted=0, noStatus=0, routed=0, fixed=0)
  Non-clock:  3644 (unrouted=0, trialRouted=3644, noStatus=0, routed=0, fixed=0)
(Not counting 6 nets with <2 term connections)

      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'mac_8in' of instances=8518 and nets=3655 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mac_8in.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1079.652M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.

CCOPT: Preparing to route 5 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 5 nets.
  Preferred NanoRoute mode settings: Current

  drouteAutoStop = "false"
  drouteEndIteration = "20"
  drouteExpDeterministicMultiThread = "true"
  envHonorGlobalRoute = "false"
  grouteExpUseNanoRoute2 = "false"
  routeAllowPinAsFeedthrough = "false"
  routeExpDeterministicMultiThread = "true"
  routeSelectedNetOnly = "true"
  routeWithEco = "true"
  routeWithSiDriven = "false"
  routeWithTimingDriven = "false"
      Clock detailed routing... 
globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Mon Mar 10 11:26:53 2025
#
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 3653 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A45b9 FILLER_4961. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A45b9 U1800. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A45b9 U1930. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A45b9 FILLER_4962. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A45b9 FILLER_4963. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A45b9 U161. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A45ba FILLER_2488. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A45ba FILLER_2489. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A45ba U1181. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A45ba U2533. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A45ba U2551. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A45bb FILLER_4923. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A45bb FILLER_4924. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A45bb U1018. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A45bb FILLER_4925. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A45bb FILLER_4926. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A45bb FILLER_4927. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A45bb U1020. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A45bc FE_OFC14_a_24_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A45bc FE_RC_357_0. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-2110) Found 24 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 798.74 (MB), peak = 873.12 (MB)
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Mon Mar 10 11:27:02 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Mon Mar 10 11:27:02 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         714          78        2862    78.97%
#  Metal 2        V         721          82        2862     4.16%
#  Metal 3        H         792           0        2862     1.29%
#  Metal 4        V         494         309        2862     5.45%
#  Metal 5        H         792           0        2862     0.00%
#  Metal 6        V         803           0        2862     0.00%
#  Metal 7        H         198           0        2862     0.00%
#  Metal 8        V         201           0        2862     0.00%
#  --------------------------------------------------------------
#  Total                   4715       7.31%  22896    11.23%
#
#  5 nets (0.14%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 799.71 (MB), peak = 873.12 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 803.99 (MB), peak = 873.12 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 804.95 (MB), peak = 873.12 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 6 (skipped).
#Total number of selected nets for routing = 5.
#Total number of unselected nets (but routable) for routing = 3644 (skipped).
#Total number of nets in the design = 3655.
#
#3644 skipped nets do not have any wires.
#5 routable nets have only global wires.
#5 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  5               0  
#------------------------------------------------
#        Total                  5               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                  5                 12            3632  
#-------------------------------------------------------------------
#        Total                  5                 12            3632  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      7(0.26%)   (0.26%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      7(0.03%)   (0.03%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.06% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 1698 um.
#Total half perimeter of net bounding box = 720 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 3 um.
#Total wire length on LAYER M3 = 870 um.
#Total wire length on LAYER M4 = 825 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 784
#Up-Via Summary (total 784):
#           
#-----------------------
#  Metal 1          290
#  Metal 2          263
#  Metal 3          231
#-----------------------
#                   784 
#
#Total number of involved priority nets 5
#Maximum src to sink distance for priority net 194.7
#Average of max src_to_sink distance for priority net 147.7
#Average of ave src_to_sink distance for priority net 88.4
#Max overcon = 1 tracks.
#Total overcon = 0.03%.
#Worst layer Gcell overcon rate = 0.26%.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 805.14 (MB), peak = 873.12 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 800.73 (MB), peak = 873.12 (MB)
#Start Track Assignment.
#Done with 190 horizontal wires in 1 hboxes and 169 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 3 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 1881 um.
#Total half perimeter of net bounding box = 720 um.
#Total wire length on LAYER M1 = 164 um.
#Total wire length on LAYER M2 = 2 um.
#Total wire length on LAYER M3 = 872 um.
#Total wire length on LAYER M4 = 842 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 784
#Up-Via Summary (total 784):
#           
#-----------------------
#  Metal 1          290
#  Metal 2          263
#  Metal 3          231
#-----------------------
#                   784 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 804.48 (MB), peak = 873.12 (MB)
#
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 19.11 (MB)
#Total memory = 804.52 (MB)
#Peak memory = 873.12 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 24.7% of the total area was rechecked for DRC, and 65.4% required routing.
#    number of violations = 0
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 832.73 (MB), peak = 873.12 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 811.38 (MB), peak = 873.12 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 1769 um.
#Total half perimeter of net bounding box = 720 um.
#Total wire length on LAYER M1 = 1 um.
#Total wire length on LAYER M2 = 107 um.
#Total wire length on LAYER M3 = 885 um.
#Total wire length on LAYER M4 = 777 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 817
#Total number of multi-cut vias = 4 (  0.5%)
#Total number of single cut vias = 813 ( 99.5%)
#Up-Via Summary (total 817):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1         286 ( 98.6%)         4 (  1.4%)        290
#  Metal 2         271 (100.0%)         0 (  0.0%)        271
#  Metal 3         256 (100.0%)         0 (  0.0%)        256
#-----------------------------------------------------------
#                  813 ( 99.5%)         4 (  0.5%)        817 
#
#Total number of DRC violations = 0
#Total number of overlapping instance violations = 1
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 5.14 (MB)
#Total memory = 809.66 (MB)
#Peak memory = 873.12 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 5.14 (MB)
#Total memory = 809.66 (MB)
#Peak memory = 873.12 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:13
#Elapsed time = 00:00:13
#Increased memory = 41.51 (MB)
#Total memory = 801.73 (MB)
#Peak memory = 873.12 (MB)
#Number of warnings = 50
#Total number of warnings = 50
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Mar 10 11:27:06 2025
#

      Clock detailed routing done.
Checking guided vs. routed lengths for 5 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
       100.000     120.000           3
       120.000     140.000           1
       140.000     160.000           0
       160.000     180.000           1
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
      below        0.000           1
        0.000     10.000           1
       10.000     20.000           1
       20.000     30.000           1
       30.000     40.000           0
       40.000     50.000           0
       50.000     60.000           0
       60.000     70.000           0
       70.000     80.000           0
       80.000     90.000           1
      -------------------------------------
      

    Top 5 notable deviations of routed length from guided length
    =============================================================

    Net CTS_14 (65 terminals)
    Guided length:  max path =   112.088um, total =   387.868um
    Routed length:  max path =   207.000um, total =   421.580um
    Deviation:      max path =    84.677%,  total =     8.692%

    Net CTS_13 (75 terminals)
    Guided length:  max path =   113.183um, total =   390.408um
    Routed length:  max path =   145.000um, total =   429.200um
    Deviation:      max path =    28.112%,  total =     9.936%

    Net CTS_16 (77 terminals)
    Guided length:  max path =   104.002um, total =   348.022um
    Routed length:  max path =   117.200um, total =   397.340um
    Deviation:      max path =    12.690%,  total =    14.171%

    Net CTS_15 (69 terminals)
    Guided length:  max path =   127.308um, total =   318.493um
    Routed length:  max path =   121.400um, total =   354.060um
    Deviation:      max path =    -4.640%,  total =    11.167%

    Net clk (5 terminals)
    Guided length:  max path =   167.243um, total =   266.600um
    Routed length:  max path =   170.000um, total =   274.720um
    Deviation:      max path =     1.649%,  total =     3.046%

Set FIXED routing status on 5 net(s)
Set FIXED placed status on 4 instance(s)
Net route status summary:
  Clock:         5 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=5)
  Non-clock:  3644 (unrouted=3644, trialRouted=0, noStatus=0, routed=0, fixed=0)
(Not counting 6 nets with <2 term connections)

CCOPT: Done with clock implementation routing.


CCOPT: Starting congestion repair using flow wrapper.
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=2648 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 5  numPreroutedWires = 893
[NR-eagl] Read numTotalNets=3649  numIgnoredNets=5
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 0 
[NR-eagl] id=0  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[NR-eagl] Rule id 1. Nets 3644 
[NR-eagl] id=1  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 12 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.396800e+03um
[NR-eagl] 
[NR-eagl] Layer group 2: route 3632 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.02% V. EstWL: 4.093740e+04um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 4.000000e-01um, number of vias: 11127
[NR-eagl] Layer2(M2)(V) length: 1.605926e+04um, number of vias: 15336
[NR-eagl] Layer3(M3)(H) length: 1.937910e+04um, number of vias: 996
[NR-eagl] Layer4(M4)(V) length: 3.737064e+03um, number of vias: 446
[NR-eagl] Layer5(M5)(H) length: 3.473392e+03um, number of vias: 357
[NR-eagl] Layer6(M6)(V) length: 2.248585e+03um, number of vias: 125
[NR-eagl] Layer7(M7)(H) length: 1.029300e+03um, number of vias: 144
[NR-eagl] Layer8(M8)(V) length: 4.456000e+02um, number of vias: 0
[NR-eagl] Total length: 4.637270e+04um, number of vias: 28531
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)

CCOPT: Done with congestion repair using flow wrapper.

    Clock implementation routing done.
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'mac_8in' of instances=8518 and nets=3655 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mac_8in.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1055.734M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Rebuilding timing graph... 
    Rebuilding timing graph done.
    
    Routing Correlation Report
    ==========================
    
    Top/Trunk Low-Fanout (<=5) Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.000        0.000        -         0.000        0.000      1.000      1.000         1.000
    S->S Wire Len.       um         82.218       83.120      1.011      64.247       65.308      1.000      1.016         0.984
    S->S Wire Res.       Ohm        94.301       97.083      1.029      71.882       75.187      0.999      1.045         0.955
    S->S Wire Res./um    Ohm         0.931        0.944      1.014       0.522        0.529      1.000      1.012         0.987
    Total Wire Len.      um        133.300      136.400      1.023     188.515      192.899      1.000      1.023         0.977
    Trans. Time          ns          0.005        0.005      1.021       0.003        0.003      0.999      1.028         0.971
    Wire Cap.            fF         20.919       21.031      1.005      29.584       29.743      1.000      1.005         0.995
    Wire Cap./um         fF          0.078        0.077      0.983       0.111        0.109      1.000      0.983         1.018
    Wire Delay           ns          0.002        0.002      1.010       0.001        0.002      0.999      1.032         0.967
    Wire Skew            ns          0.001        0.001      1.043       0.002        0.002      1.000      1.043         0.958
    ------------------------------------------------------------------------------------------------------------------------------
    
    Leaf Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.066        0.064      0.967      0.003         0.004      0.577      0.725         0.459
    S->S Wire Len.       um         65.745       84.896      1.291     27.159        42.574      0.536      0.841         0.342
    S->S Wire Res.       Ohm        96.079      113.868      1.185     39.190        53.978      0.497      0.684         0.361
    S->S Wire Res./um    Ohm         1.495        1.376      0.921      0.224         0.146      0.814      0.531         1.248
    Total Wire Len.      um        361.197      373.950      1.035     34.457        30.736      0.984      0.877         1.103
    Trans. Time          ns          0.082        0.083      1.012      0.003         0.004      0.773      0.851         0.702
    Wire Cap.            fF         65.842       64.301      0.977      6.443         5.782      0.989      0.888         1.102
    Wire Cap./um         fF          0.182        0.172      0.943      0.007         0.005      0.995      0.748         1.323
    Wire Delay           ns          0.006        0.009      1.383      0.002         0.004      0.396      0.682         0.230
    Wire Skew            ns          0.000        0.000        -        0.000         0.000      1.000      1.000         1.000
    ------------------------------------------------------------------------------------------------------------------------------
    
    S->S: Measured source-to-sink; PPMCC: Pearson Product Moment Correlation Coefficient
    
    Top Wire Delay Differences (Top/Trunk Low-Fanout routes):
    
    ----------------------------------------------------
    Route Sink Pin                        Difference (%)
    ----------------------------------------------------
    CTS_ccl_BUF_CLOCK_NODE_UID_A45bc/I         5.000
    CTS_ccl_BUF_CLOCK_NODE_UID_A45bb/I        -3.333
    CTS_ccl_BUF_CLOCK_NODE_UID_A45ba/I        -2.564
    ----------------------------------------------------
    
    Clock Tree Layer Assignment (Top/Trunk Low-Fanout Routes):
    
    -----------------------------------------------------------------------------------------------
    Layer                        Pre-Route    Post-Route    Res.           Cap.          RC
                                                            (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    -----------------------------------------------------------------------------------------------
    M3                            98.235um    103.200um        1.599         0.282         0.451
    M4                           168.365um    169.600um        1.599         0.282         0.451
    Preferred Layer Adherence    100.000%     100.000%           -             -             -
    -----------------------------------------------------------------------------------------------
    
    No transition time violation increases to report
    
    Top Wire Delay Differences (Leaf routes):
    
    -------------------------------------
    Route Sink Pin         Difference (%)
    -------------------------------------
    product2_reg_14_/CP       -306.977
    product3_reg_11_/CP       -286.667
    product2_reg_13_/CP       -280.435
    product1_reg_14_/CP       -274.468
    product3_reg_12_/CP       -268.750
    -------------------------------------
    
    Clock Tree Layer Assignment (Leaf Routes):
    
    -----------------------------------------------------------------------------------------------
    Layer                        Pre-Route    Post-Route    Res.           Cap.          RC
                                                            (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    -----------------------------------------------------------------------------------------------
    M1                             0.000um      0.400um        1.787         0.272         0.487
    M2                             0.000um    106.800um        1.599         0.282         0.451
    M3                           727.225um    781.600um        1.599         0.282         0.451
    M4                           717.565um    607.000um        1.599         0.282         0.451
    Preferred Layer Adherence    100.000%      92.833%           -             -             -
    -----------------------------------------------------------------------------------------------
    
    No transition time violation increases to report
    
    Via Selection for Estimated Routes (rule default):
    
    ----------------------------------------------------------------
    Layer    Via Cell        Res.     Cap.     RC       Top of Stack
    Range                    (Ohm)    (fF)     (fs)     Only
    ----------------------------------------------------------------
    M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
    M2-M3    VIA23_1cut      1.500    0.030    0.046    false
    M3-M4    VIA34_1cut      1.500    0.030    0.046    false
    M4-M5    VIA45_1cut      1.500    0.030    0.046    false
    M5-M6    VIA56_1cut      1.500    0.028    0.043    false
    M6-M7    VIA67_1cut      0.220    0.099    0.022    false
    M7-M8    VIA78_1cut      0.220    0.119    0.026    false
    ----------------------------------------------------------------
    
    Post-Route Via Usage Statistics:
    
    ------------------------------------------------------------------------------------------------------------------------------------------------
    Layer    Via Cell          Res.     Cap.     RC       Leaf     Leaf Usage    Leaf    Trunk    Trunk Usage    Trunk    Top      Top Usage    Top
    Range                      (Ohm)    (fF)     (fs)     Usage    (%)           Tags    Usage    (%)            Tags     Usage    (%)          Tags
                                                          Count                          Count                            Count                 
    ------------------------------------------------------------------------------------------------------------------------------------------------
    M1-M2    VIA12_1cut_V      1.500    0.032    0.047     282         99%       ER        4         100%        ER         -          -         -
    M1-M2    VIA12_2cut_N      0.750    0.059    0.044       4          1%        -        -           -           -        -          -         -
    M2-M3    VIA23_1cut        1.500    0.030    0.046     267        100%       ER        4         100%        ER         -          -         -
    M3-M4    VIA34_1cut        1.500    0.030    0.046     248        100%       ER        7         100%        ER         -          -         -
    M3-M4    VIA34_1stack_E    1.500    0.059    0.089       1          0%        -        -           -           -        -          -         -
    ------------------------------------------------------------------------------------------------------------------------------------------------
    
    Tag Key:
    	E=Used for route estimates;
    	R=Most frequently used by router for this net type and layer transition.
    
    
    Clock DAG stats after routing clock trees:
      cell counts    : b=4, i=0, cg=0, l=0, total=4
      cell areas     : b=40.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=40.320um^2
      gate capacitance : top=0.000pF, trunk=0.022pF, leaf=0.239pF, total=0.261pF
      wire capacitance : top=0.000pF, trunk=0.042pF, leaf=0.257pF, total=0.299pF
      wire lengths   : top=0.000um, trunk=272.800um, leaf=1495.800um, total=1768.600um
      sink capacitance : count=282, total=0.239pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after routing clock trees:none
    Clock tree state after routing clock trees:
      clock_tree clk: worst slew is leaf(0.086),trunk(0.007),top(nil), margined worst slew is leaf(0.086),trunk(0.007),top(nil)
      skew_group clk/CON: insertion delay [min=0.067, max=0.081, avg=0.075, sd=0.003], skew [0.014 vs 0.057, 100% {0.067, 0.075, 0.081}] (wid=0.022 ws=0.018) (gid=0.067 gs=0.008)
    Clock network insertion delays are now [0.067ns, 0.081ns] average 0.075ns std.dev 0.003ns
    Legalizer reserving space for clock trees... 
    Legalizer reserving space for clock trees done.
    PostConditioning... 
      Update timing... 
        Updating timing graph... 
          
#################################################################################
# Design Stage: PreRoute
# Design Name: mac_8in
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1169.47 CPU=0:00:00.4 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 1169.5M) ***
        Updating timing graph done.
        Updating latch analysis... 
        Updating latch analysis done.
      Update timing done.
      Invalidating timing
      PostConditioning active optimizations:
       - DRV fixing with cell sizing
      
      Currently running CTS, using active skew data
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning before bufferablility reset:
      Rebuilding timing graph   cell counts    : b=4, i=0, cg=0, l=0, total=4
      Rebuilding timing graph   cell areas     : b=40.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=40.320um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.022pF, leaf=0.239pF, total=0.261pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.042pF, leaf=0.257pF, total=0.299pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=272.800um, leaf=1495.800um, total=1768.600um
      Rebuilding timing graph   sink capacitance : count=282, total=0.239pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      Rebuilding timing graph Clock DAG net violations PostConditioning before bufferablility reset:none
      Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
      Clock DAG stats PostConditioning initial state:
        cell counts    : b=4, i=0, cg=0, l=0, total=4
        cell areas     : b=40.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=40.320um^2
        gate capacitance : top=0.000pF, trunk=0.022pF, leaf=0.239pF, total=0.261pF
        wire capacitance : top=0.000pF, trunk=0.042pF, leaf=0.257pF, total=0.299pF
        wire lengths   : top=0.000um, trunk=272.800um, leaf=1495.800um, total=1768.600um
        sink capacitance : count=282, total=0.239pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      Clock DAG net violations PostConditioning initial state:none
      Recomputing CTS skew targets... 
        Resolving skew group constraints... 
          Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
        Resolving skew group constraints done.
      Recomputing CTS skew targets done.
      Fixing DRVs... 
        Fixing clock tree DRVs: 
        Fixing clock tree DRVs: ...
        Fixing clock tree DRVs: ... 20% ... 40% 
        Fixing clock tree DRVs: ... 20% ... 40% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
        CCOpt-PostConditioning: considered: 5, tested: 5, violation detected: 0, cannot run: 0, attempted: 0, failed: 0, sized: 0
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        ------------------------------
        Net Type    Attempted    Sized
        ------------------------------
        top             0          0
        trunk           0          0
        leaf            0          0
        ------------------------------
        Total       -              0
        ------------------------------
        
        Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
        Max. move: 0.000um, Min. move: 1073741.823um, Avg. move: N/A
        
        Clock DAG stats PostConditioning after DRV fixing:
          cell counts    : b=4, i=0, cg=0, l=0, total=4
          cell areas     : b=40.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=40.320um^2
          gate capacitance : top=0.000pF, trunk=0.022pF, leaf=0.239pF, total=0.261pF
          wire capacitance : top=0.000pF, trunk=0.042pF, leaf=0.257pF, total=0.299pF
          wire lengths   : top=0.000um, trunk=272.800um, leaf=1495.800um, total=1768.600um
          sink capacitance : count=282, total=0.239pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations PostConditioning after DRV fixing:none
        Clock tree state PostConditioning after DRV fixing:
          clock_tree clk: worst slew is leaf(0.086),trunk(0.007),top(nil), margined worst slew is leaf(0.086),trunk(0.007),top(nil)
          skew_group clk/CON: insertion delay [min=0.067, max=0.081, avg=0.075, sd=0.003], skew [0.014 vs 0.057, 100% {0.067, 0.075, 0.081}] (wid=0.022 ws=0.018) (gid=0.067 gs=0.008)
        Clock network insertion delays are now [0.067ns, 0.081ns] average 0.075ns std.dev 0.003ns
      Fixing DRVs done.
      
      Slew Diagnostics: After DRV fixing
      ==================================
      
      Global Causes:
      
      -------------------------------------
      Cause
      -------------------------------------
      DRV fixing with buffering is disabled
      -------------------------------------
      
      Top 5 overslews:
      
      ---------------------------------
      Overslew    Causes    Driving Pin
      ---------------------------------
        (empty table)
      ---------------------------------
      
      Slew Diagnostics Counts:
      
      -------------------
      Cause    Occurences
      -------------------
        (empty table)
      -------------------
      
      Reconnecting optimized routes... 
      Reconnecting optimized routes done.
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
      Set dirty flag on 0 insts, 0 nets
      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'mac_8in' of instances=8518 and nets=3655 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mac_8in.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1086.637M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning final:
      Rebuilding timing graph   cell counts    : b=4, i=0, cg=0, l=0, total=4
      Rebuilding timing graph   cell areas     : b=40.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=40.320um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.022pF, leaf=0.239pF, total=0.261pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.042pF, leaf=0.257pF, total=0.299pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=272.800um, leaf=1495.800um, total=1768.600um
      Rebuilding timing graph   sink capacitance : count=282, total=0.239pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      Rebuilding timing graph Clock DAG net violations PostConditioning final:none
    PostConditioning done.
Net route status summary:
  Clock:         5 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=5)
  Non-clock:  3644 (unrouted=0, trialRouted=3644, noStatus=0, routed=0, fixed=0)
(Not counting 6 nets with <2 term connections)
    Clock DAG stats after post-conditioning:
      cell counts    : b=4, i=0, cg=0, l=0, total=4
      cell areas     : b=40.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=40.320um^2
      gate capacitance : top=0.000pF, trunk=0.022pF, leaf=0.239pF, total=0.261pF
      wire capacitance : top=0.000pF, trunk=0.042pF, leaf=0.257pF, total=0.299pF
      wire lengths   : top=0.000um, trunk=272.800um, leaf=1495.800um, total=1768.600um
      sink capacitance : count=282, total=0.239pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after post-conditioning:none
    Clock tree state after post-conditioning:
      clock_tree clk: worst slew is leaf(0.086),trunk(0.007),top(nil), margined worst slew is leaf(0.086),trunk(0.007),top(nil)
      skew_group clk/CON: insertion delay [min=0.067, max=0.081, avg=0.075, sd=0.003], skew [0.014 vs 0.057, 100% {0.067, 0.075, 0.081}] (wid=0.022 ws=0.018) (gid=0.067 gs=0.008)
    Clock network insertion delays are now [0.067ns, 0.081ns] average 0.075ns std.dev 0.003ns
  Updating netlist done.
  
  Clock DAG stats at end of CTS:
  ==============================
  
  ------------------------------
  Cell type      Count    Area
  ------------------------------
  Buffers          4      40.320
  Inverters        0       0.000
  Clock Gates      0       0.000
  Clock Logic      0       0.000
  All              4      40.320
  ------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk      272.800
  Leaf      1495.800
  Total     1768.600
  --------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.022    0.042    0.064
  Leaf     0.239    0.257    0.496
  Total    0.261    0.299    0.560
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
   282     0.239     0.001       0.000      0.001    0.001
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock tree summary at end of CTS:
  =================================
  
  -----------------------------------------------------
  Clock Tree        Worst Trunk Slew    Worst Leaf Slew
  -----------------------------------------------------
  clock_tree clk         0.007               0.086
  -----------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk/CON       0.067     0.081     0.014       0.057         0.018           0.014           0.075        0.003     100% {0.067, 0.075, 0.081}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  Clock network insertion delays are now [0.067ns, 0.081ns] average 0.075ns std.dev 0.003ns
  
  Found a total of 0 clock tree pins with a slew violation.
  
Synthesizing clock trees done.
Connecting clock gate test enables... 
Connecting clock gate test enables done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

Setting all clocks to propagated mode.
CON
Resetting all latency settings from fanout cone of clock 'clk'
Resetting all latency settings from fanout cone of clock 'clk'
Clock DAG stats after update timingGraph:
  cell counts    : b=4, i=0, cg=0, l=0, total=4
  cell areas     : b=40.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=40.320um^2
  gate capacitance : top=0.000pF, trunk=0.022pF, leaf=0.239pF, total=0.261pF
  wire capacitance : top=0.000pF, trunk=0.042pF, leaf=0.257pF, total=0.299pF
  wire lengths   : top=0.000um, trunk=272.800um, leaf=1495.800um, total=1768.600um
  sink capacitance : count=282, total=0.239pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
Clock DAG net violations after update timingGraph:none
Clock tree state after update timingGraph:
  clock_tree clk: worst slew is leaf(0.086),trunk(0.007),top(nil), margined worst slew is leaf(0.086),trunk(0.007),top(nil)
  skew_group clk/CON: insertion delay [min=0.067, max=0.081, avg=0.075, sd=0.003], skew [0.014 vs 0.057, 100% {0.067, 0.075, 0.081}] (wid=0.022 ws=0.018) (gid=0.067 gs=0.008)
Clock network insertion delays are now [0.067ns, 0.081ns] average 0.075ns std.dev 0.003ns
Logging CTS constraint violations... 
  No violations found.
Logging CTS constraint violations done.
Synthesizing clock trees with CCOpt done.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
Type 'man IMPTS-403' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1080.5M, totSessionCpu=0:00:45 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
setUsefulSkewMode -noEcoRoute
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1083.5M)
Compute RC Scale Done ...
** Profile ** Start :  cpu=0:00:00.0, mem=1273.6M
** Profile ** Other data :  cpu=0:00:00.0, mem=1273.6M
#################################################################################
# Design Stage: PreRoute
# Design Name: mac_8in
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1287.71 CPU=0:00:00.3 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 1287.7M) ***
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:00:45.7 mem=1287.7M)
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=1287.7M
** Profile ** DRVs :  cpu=0:00:00.0, mem=1287.7M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.002  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   436   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.735%
       (100.207% with Fillers)
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1287.7M
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 1162.9M, totSessionCpu=0:00:46 **
** INFO : this run is activating low effort ccoptDesign flow

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 3376

Instance distribution across the VT partitions:

 LVT : inst = 1429 (42.3%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 1429 (42.3%)

 HVT : inst = 1947 (57.7%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 1947 (57.7%)

Reporting took 0 sec
*** Starting optimizing excluded clock nets MEM= 1165.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1165.9M) ***
*** Starting optimizing excluded clock nets MEM= 1165.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1165.9M) ***
Include MVT Delays for Hold Opt
*** Timing NOT met, worst failing slack is 0.002
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 750
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 750
**INFO: Num dontuse cells 97, Num usable cells 750
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 750
**INFO: Num dontuse cells 97, Num usable cells 750
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 750
Info: 5 nets with fixed/cover wires excluded.
Info: 5 clock nets excluded from IPO operation.
**optDesign ... cpu = 0:00:02, real = 0:00:01, mem = 1160.9M, totSessionCpu=0:00:46 **
** Profile ** Start :  cpu=0:00:00.0, mem=1160.9M
** Profile ** Other data :  cpu=0:00:00.0, mem=1160.9M
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1168.9M
** Profile ** DRVs :  cpu=0:00:00.0, mem=1168.9M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.002  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   436   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.735%
       (100.207% with Fillers)
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1168.9M
Info: 5 nets with fixed/cover wires excluded.
Info: 5 clock nets excluded from IPO operation.
WC_VIEW BC_VIEW

Power Net Detected:
    Voltage	    Name
    0.00V	    VSS
    0.90V	    VDD

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=940.04MB/940.04MB)

Begin Processing Timing Window Data for Power Calculation

clk(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=940.40MB/940.40MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=940.44MB/940.44MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-10 11:27:11 (2025-Mar-10 18:27:11 GMT)
2025-Mar-10 11:27:11 (2025-Mar-10 18:27:11 GMT): 10%
2025-Mar-10 11:27:11 (2025-Mar-10 18:27:11 GMT): 20%
2025-Mar-10 11:27:11 (2025-Mar-10 18:27:11 GMT): 30%
2025-Mar-10 11:27:11 (2025-Mar-10 18:27:11 GMT): 40%
2025-Mar-10 11:27:11 (2025-Mar-10 18:27:11 GMT): 50%
2025-Mar-10 11:27:11 (2025-Mar-10 18:27:11 GMT): 60%
2025-Mar-10 11:27:11 (2025-Mar-10 18:27:11 GMT): 70%
2025-Mar-10 11:27:11 (2025-Mar-10 18:27:11 GMT): 80%
2025-Mar-10 11:27:11 (2025-Mar-10 18:27:11 GMT): 90%

Finished Levelizing
2025-Mar-10 11:27:11 (2025-Mar-10 18:27:11 GMT)

Starting Activity Propagation
2025-Mar-10 11:27:11 (2025-Mar-10 18:27:11 GMT)
2025-Mar-10 11:27:11 (2025-Mar-10 18:27:11 GMT): 10%
2025-Mar-10 11:27:11 (2025-Mar-10 18:27:11 GMT): 20%
2025-Mar-10 11:27:11 (2025-Mar-10 18:27:11 GMT): 30%

Finished Activity Propagation
2025-Mar-10 11:27:11 (2025-Mar-10 18:27:11 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=940.82MB/940.82MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-10 11:27:11 (2025-Mar-10 18:27:11 GMT)
 ... Calculating switching power
2025-Mar-10 11:27:11 (2025-Mar-10 18:27:11 GMT): 10%
2025-Mar-10 11:27:11 (2025-Mar-10 18:27:11 GMT): 20%
2025-Mar-10 11:27:11 (2025-Mar-10 18:27:11 GMT): 30%
2025-Mar-10 11:27:11 (2025-Mar-10 18:27:11 GMT): 40%
2025-Mar-10 11:27:11 (2025-Mar-10 18:27:11 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-10 11:27:11 (2025-Mar-10 18:27:11 GMT): 60%
2025-Mar-10 11:27:11 (2025-Mar-10 18:27:11 GMT): 70%
2025-Mar-10 11:27:12 (2025-Mar-10 18:27:12 GMT): 80%
2025-Mar-10 11:27:12 (2025-Mar-10 18:27:12 GMT): 90%

Finished Calculating power
2025-Mar-10 11:27:12 (2025-Mar-10 18:27:12 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=941.14MB/941.14MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=941.14MB/941.14MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=941.17MB/941.17MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-10 11:27:12 (2025-Mar-10 18:27:12 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: mac_8in
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_8in/placement.enc.dat/libs/mmmc/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        4.86416830 	   63.9378%
Total Switching Power:       2.61413934 	   34.3620%
Total Leakage Power:         0.12934537 	    1.7002%
Total Power:                 7.60765301
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         2.355      0.1023     0.01564       2.473       32.51
Macro                                  0           0     0.02869     0.02869      0.3771
IO                                     0           0           0           0           0
Combinational                       2.37        2.11     0.08412       4.564          60
Clock (Combinational)             0.1382      0.4021   0.0008912      0.5412       7.114
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              4.864       2.614      0.1293       7.608         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      4.864       2.614      0.1293       7.608         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                               0.1382      0.4021   0.0008912      0.5412       7.114
-----------------------------------------------------------------------------------------
Total                             0.1382      0.4021   0.0008912      0.5412       7.114
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:   CTS_ccl_BUF_clk_G0_L1_1 (CKBD16): 	    0.1406
* 		Highest Leakage Power:                     U2349 (FA1D4): 	 0.0002621
* 		Total Cap: 	1.5397e-11 F
* 		Total instances in design:  7164
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:  3788
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=941.43MB/941.43MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 100.21
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|   100.21%|        -|   0.000|   0.000|   0:00:00.0| 1320.6M|
|   100.21%|        0|   0.000|   0.000|   0:00:04.0| 1321.6M|
|   100.21%|        0|   0.000|   0.000|   0:00:01.0| 1324.6M|
|    99.71%|       62|   0.000|   0.000|   0:00:04.0| 1329.4M|
|    99.66%|        7|   0.000|   0.000|   0:00:00.0| 1329.4M|
|    96.99%|     1117|   0.000|   0.000|   0:00:04.0| 1329.4M|
|    96.67%|       50|   0.000|   0.000|   0:00:01.0| 1329.4M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 96.67
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 5 constrained nets 
Layer 7 has 12 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Power Optimization (cpu = 0:00:13.3) (real = 0:00:14.0) **
Executing incremental physical updates
*** Starting refinePlace (0:01:02 mem=1310.3M) ***
Total net bbox length = 4.045e+04 (2.077e+04 1.968e+04) (ext = 9.607e+03)
Density distribution unevenness ratio = 1.260%
Iteration  8: Total net bbox = 3.380e+04 (1.84e+04 1.54e+04)
              Est.  stn bbox = 3.899e+04 (2.12e+04 1.78e+04)
              cpu = 0:00:00.9 real = 0:00:00.0 mem = 1310.3M
Iteration  9: Total net bbox = 3.406e+04 (1.85e+04 1.56e+04)
              Est.  stn bbox = 3.923e+04 (2.12e+04 1.80e+04)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 1310.3M
Iteration 10: Total net bbox = 3.406e+04 (1.86e+04 1.55e+04)
              Est.  stn bbox = 3.921e+04 (2.14e+04 1.78e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 1310.3M
Density distribution unevenness ratio = 2.561%
Move report: Timing Driven Placement moves 8328 insts, mean move: 4.64 um, max move: 21.20 um
	Max move on inst (FE_RC_662_0): (10.00, 76.60) --> (15.00, 92.80)
	Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 1310.3MB
Density distribution unevenness ratio = 2.564%
Move report: Detail placement moves 7337 insts, mean move: 1.42 um, max move: 11.40 um
	Max move on inst (FILLER_4613): (134.40, 134.20) --> (145.80, 134.20)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1310.3MB
Summary Report:
Instances move: 3260 (out of 3286 movable)
Mean displacement: 4.80 um
Max displacement: 22.20 um (Instance: U1550) (130, 145) -> (120.4, 132.4)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKND2D0
Total net bbox length = 3.830e+04 (2.088e+04 1.742e+04) (ext = 9.863e+03)
Runtime: CPU: 0:00:02.1 REAL: 0:00:03.0 MEM: 1310.3MB
*** Finished refinePlace (0:01:04 mem=1310.3M) ***
Checking setup slack degradation ...
Info: 5 nets with fixed/cover wires excluded.
Info: 5 clock nets excluded from IPO operation.
Info: 5 nets with fixed/cover wires excluded.
Info: 5 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
|   0.002|    0.002|   0.000|    0.000|    96.67%|   0:00:00.0| 1374.7M|   WC_VIEW|  reg2reg| psum_0_2_reg_17_/D  |
|   0.002|    0.002|   0.000|    0.000|    96.67%|   0:00:00.0| 1374.7M|   WC_VIEW|  reg2reg| psum_0_2_reg_17_/D  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+

*** Finish post-CTS Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1374.7M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1374.7M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 5 constrained nets 
Layer 7 has 12 constrained nets 
**** End NDR-Layer Usage Statistics ****

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=997.09MB/997.09MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=997.09MB/997.09MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=997.09MB/997.09MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-10 11:27:32 (2025-Mar-10 18:27:32 GMT)
2025-Mar-10 11:27:33 (2025-Mar-10 18:27:33 GMT): 10%
2025-Mar-10 11:27:33 (2025-Mar-10 18:27:33 GMT): 20%
2025-Mar-10 11:27:33 (2025-Mar-10 18:27:33 GMT): 30%
2025-Mar-10 11:27:33 (2025-Mar-10 18:27:33 GMT): 40%
2025-Mar-10 11:27:33 (2025-Mar-10 18:27:33 GMT): 50%
2025-Mar-10 11:27:33 (2025-Mar-10 18:27:33 GMT): 60%
2025-Mar-10 11:27:33 (2025-Mar-10 18:27:33 GMT): 70%
2025-Mar-10 11:27:33 (2025-Mar-10 18:27:33 GMT): 80%
2025-Mar-10 11:27:33 (2025-Mar-10 18:27:33 GMT): 90%

Finished Levelizing
2025-Mar-10 11:27:33 (2025-Mar-10 18:27:33 GMT)

Starting Activity Propagation
2025-Mar-10 11:27:33 (2025-Mar-10 18:27:33 GMT)
2025-Mar-10 11:27:33 (2025-Mar-10 18:27:33 GMT): 10%
2025-Mar-10 11:27:33 (2025-Mar-10 18:27:33 GMT): 20%
2025-Mar-10 11:27:33 (2025-Mar-10 18:27:33 GMT): 30%

Finished Activity Propagation
2025-Mar-10 11:27:33 (2025-Mar-10 18:27:33 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=997.09MB/997.09MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-10 11:27:33 (2025-Mar-10 18:27:33 GMT)
 ... Calculating switching power
2025-Mar-10 11:27:33 (2025-Mar-10 18:27:33 GMT): 10%
2025-Mar-10 11:27:33 (2025-Mar-10 18:27:33 GMT): 20%
2025-Mar-10 11:27:33 (2025-Mar-10 18:27:33 GMT): 30%
2025-Mar-10 11:27:33 (2025-Mar-10 18:27:33 GMT): 40%
2025-Mar-10 11:27:33 (2025-Mar-10 18:27:33 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-10 11:27:33 (2025-Mar-10 18:27:33 GMT): 60%
2025-Mar-10 11:27:33 (2025-Mar-10 18:27:33 GMT): 70%
2025-Mar-10 11:27:33 (2025-Mar-10 18:27:33 GMT): 80%
2025-Mar-10 11:27:33 (2025-Mar-10 18:27:33 GMT): 90%

Finished Calculating power
2025-Mar-10 11:27:33 (2025-Mar-10 18:27:33 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=997.09MB/997.09MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=997.09MB/997.09MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=997.09MB/997.09MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-10 11:27:33 (2025-Mar-10 18:27:33 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: mac_8in
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_8in/placement.enc.dat/libs/mmmc/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        4.58844290 	   64.7309%
Total Switching Power:       2.38458210 	   33.6402%
Total Leakage Power:         0.11545853 	    1.6288%
Total Power:                 7.08848353
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         2.357      0.1022     0.01564       2.475       34.91
Macro                                  0           0     0.02869     0.02869      0.4048
IO                                     0           0           0           0           0
Combinational                      2.093        1.88     0.07024       4.044       57.05
Clock (Combinational)             0.1382      0.4021   0.0008912      0.5412       7.635
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              4.588       2.385      0.1155       7.088         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      4.588       2.385      0.1155       7.088         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                               0.1382      0.4021   0.0008912      0.5412       7.635
-----------------------------------------------------------------------------------------
Total                             0.1382      0.4021   0.0008912      0.5412       7.635
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:   CTS_ccl_BUF_clk_G0_L1_1 (CKBD16): 	    0.1406
* 		Highest Leakage Power:                     U2349 (FA1D4): 	 0.0002621
* 		Total Cap: 	1.40595e-11 F
* 		Total instances in design:  7078
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:  3788
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=997.09MB/997.09MB)

*** Finished Leakage Power Optimization (cpu=0:00:19, real=0:00:20, mem=1223.70M, totSessionCpu=0:01:07).
doiPBLastSyncSlave
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-10 11:27:33 (2025-Mar-10 18:27:33 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: mac_8in

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_8in/placement.enc.dat/libs/mmmc/tcbn65gpluswc.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/mac_8in_postCTS.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        4.58844290 	   64.7309%
Total Switching Power:       2.38458210 	   33.6402%
Total Leakage Power:         0.11545853 	    1.6288%
Total Power:                 7.08848353
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         2.357      0.1022     0.01564       2.475       34.91
Macro                                  0           0     0.02869     0.02869      0.4048
IO                                     0           0           0           0           0
Combinational                      2.093        1.88     0.07024       4.044       57.05
Clock (Combinational)             0.1382      0.4021   0.0008912      0.5412       7.635
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              4.588       2.385      0.1155       7.088         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      4.588       2.385      0.1155       7.088         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                               0.1382      0.4021   0.0008912      0.5412       7.635
-----------------------------------------------------------------------------------------
Total                             0.1382      0.4021   0.0008912      0.5412       7.635
-----------------------------------------------------------------------------------------
Total leakage power = 0.115459 mW
Cell usage statistics:  
Library tcbn65gpluswc , 7078 cells ( 100.000000%) , 0.115459 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=980.80MB/980.80MB)


Output file is ./timingReports/mac_8in_postCTS.power.
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:23, real = 0:00:23, mem = 1223.7M, totSessionCpu=0:01:07 **
** Profile ** Start :  cpu=0:00:00.0, mem=1223.7M
** Profile ** Other data :  cpu=0:00:00.0, mem=1223.7M
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1231.7M
** Profile ** Total reports :  cpu=0:00:00.2, mem=1223.7M
** Profile ** DRVs :  cpu=0:00:00.1, mem=1223.7M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.002  |  0.019  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   436   |   154   |   304   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 53.199%
       (96.671% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1223.7M
**optDesign ... cpu = 0:00:23, real = 0:00:23, mem = 1221.7M, totSessionCpu=0:01:08 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
WARNING   IMPEXT-3442          5  The version of the capacitance table fil...
ERROR     IMPSP-2002           3  Density too high (%.1f%%), stopping deta...
WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
WARNING   IMPCCOPT-1361        6  Routing info for %s nets in clock tree %...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
*** Message Summary: 16 warning(s), 3 error(s)

**ccopt_design ... cpu = 0:00:45, real = 0:00:46, mem = 1159.9M, totSessionCpu=0:01:08 **
<CMD> set_propagated_clock [all_clocks]
<CMD> optDesign -postCTS -hold
GigaOpt running with 1 threads.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1165.9M, totSessionCpu=0:01:09 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -noEcoRoute
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1165.9M)
DEL0 does not have usable cells
 This may be because it is dont_use, or because it has no LEF.
 **WARN: (IMPOPT-3080):	All delay cells are dont_use. Buffers will be used to fix hold violations.
Type 'man IMPOPT-3080' for more detail.
All-RC-Corners-Per-Net-In-Memory is turned ON...
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
**INFO: Num dontuse cells 396, Num usable cells 451
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 396, Num usable cells 451
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:01:10 mem=1158.6M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: mac_8in
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:00.4 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:00:00.7 mem=0.0M)

Active hold views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:00:00.7 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=0.0M
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:00:00.8 mem=0.0M ***

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:00.1 real=0:00:01.0 totSessionCpu=0:01:10 mem=1158.6M ***
** Profile ** Start :  cpu=0:00:00.0, mem=1158.6M
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1166.6M
Restoring autoHoldViews:  BC_VIEW
** Profile ** Start :  cpu=0:00:00.0, mem=1166.6M
** Profile ** Other data :  cpu=0:00:00.0, mem=1166.6M
** Profile ** DRVs :  cpu=0:00:00.0, mem=1166.6M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.002  |  0.019  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   436   |   154   |   304   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.102  |  0.102  |  0.161  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   436   |   154   |   304   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 53.199%
       (96.671% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------

*Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1158.6M, totSessionCpu=0:01:11 **
*info: Run optDesign holdfix with 1 thread.
Info: 5 nets with fixed/cover wires excluded.
Info: 5 clock nets excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1208.4M, totSessionCpu=0:01:11 **
** Profile ** Start :  cpu=0:00:00.0, mem=1208.4M
** Profile ** Other data :  cpu=0:00:00.0, mem=1208.4M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: mac_8in
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:00.4 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:00:00.7 mem=0.0M)
** Profile ** Overall slacks :  cpu=0:0-1:00.-1, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.1, mem=0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1218.4M
** Profile ** Total reports :  cpu=0:00:00.2, mem=1210.4M
** Profile ** DRVs :  cpu=0:00:00.0, mem=1210.4M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.002  |  0.019  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   436   |   154   |   304   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.102  |  0.102  |  0.161  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   436   |   154   |   304   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 53.199%
       (96.671% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1210.4M
**optDesign ... cpu = 0:00:02, real = 0:00:04, mem = 1208.4M, totSessionCpu=0:01:11 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign cts.enc
Writing Netlist "cts.enc.dat.tmp/mac_8in.v.gz" ...
Saving AAE Data ...
Saving preference file cts.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1208.4M) ***
Saving DEF file ...
Saving rc congestion map cts.enc.dat.tmp/mac_8in.congmap.gz ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design cts.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> pan 1.804 -7.000
<CMD> pan 33.965 44.950
<CMD> pan -14.010 -25.600
<CMD> setLayerPreference allM0 -isVisible 0
<CMD> setLayerPreference allM1Cont -isVisible 0
<CMD> setLayerPreference allM1 -isVisible 0
<CMD> setLayerPreference allM2Cont -isVisible 0
<CMD> setLayerPreference allM2 -isVisible 0
<CMD> setLayerPreference allM3Cont -isVisible 0
<CMD> setLayerPreference allM3 -isVisible 0
<CMD> setLayerPreference allM4Cont -isVisible 0
<CMD> setLayerPreference allM4 -isVisible 0
<CMD> setLayerPreference allM5Cont -isVisible 0
<CMD> setLayerPreference allM5 -isVisible 0
<CMD> setLayerPreference allM6Cont -isVisible 0
<CMD> setLayerPreference allM6 -isVisible 0
<CMD> setLayerPreference allM7Cont -isVisible 0
<CMD> setLayerPreference allM7 -isVisible 0
<CMD> setLayerPreference allM8Cont -isVisible 0
<CMD> setLayerPreference allM8 -isVisible 0
<CMD> selectInst FILLER_4553
<CMD> deselectAll
<CMD> selectInst FILLER_4752
<CMD> deselectAll
<CMD> selectInst FILLER_4751
<CMD> deselectAll
<CMD> selectInst FILLER_4875
<CMD> deselectAll
<CMD> selectInst FILLER_5005
<CMD> deselectAll
<CMD> selectInst FILLER_4873
<CMD> deselectAll
<CMD> selectInst FILLER_4610
<CMD> deselectAll
<CMD> selectInst FILLER_4682
<CMD> pan 18.628 10.417
<CMD> pan 61.407 45.572
<CMD> pan -14.290 57.931
<CMD> pan -0.057 5.104
<CMD> deselectAll
<CMD> selectInst FILLER_174
<CMD> deselectAll
<CMD> selectInst FILLER_33
<CMD> deselectAll
<CMD> selectInst FILLER_93
<CMD> pan 6.338 5.306
<CMD> deselectAll
<CMD> selectInst FILLER_170
<CMD> pan 7.343 -4.793
<CMD> deselectAll
<CMD> selectInst FILLER_4307
<CMD> pan -4.834 0.412
<CMD> pan -23.607 0.229
<CMD> pan -23.557 -6.640
<CMD> pan -35.467 0.158
<CMD> pan -20.290 6.272
<CMD> pan -6.548 0.043
<CMD> deselectAll
<CMD> pan -2.205 0.516
<CMD> pan -0.517 0.825
<CMD> pan -3.150 0.667
<CMD> pan 0.106 -2.674
<CMD> pan 3.427 -3.427
<CMD> pan 3.738 3.712
<CMD> selectInst FILLER_4609
<CMD> deselectAll
<CMD> selectInst U2929
<CMD> deselectAll
<CMD> selectInst FILLER_4747
<CMD> deselectAll
<CMD> selectInst FILLER_4748
<CMD> pan 7.417 10.248
<CMD> pan 28.265 18.826
<CMD> pan -3.466 -3.736
<CMD> deselectAll
<CMD> selectInst FILLER_4052
<CMD> deselectAll
<CMD> selectInst FILLER_3942
<CMD> deselectAll
<CMD> selectInst U2855
<CMD> deselectAll
<CMD> selectInst FILLER_3673
<CMD> deselectAll
<CMD> selectInst FILLER_3881
<CMD> pan -2.129 43.355
<CMD> pan -16.258 52.258
<CMD> pan -8.966 -5.063
<CMD> addFiller -cell {FILL1 FILL2 DCAP DCAP4 DCAP16 DCAP32 DCAP64}
**WARN: (IMPSP-5213):	Option -fitGap is set to true when one site filler cell is specified. It will be ignored.
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst  (cell DCAP64 / prefix FILLER).
*INFO:   Added 1 filler inst  (cell DCAP32 / prefix FILLER).
*INFO:   Added 3 filler insts (cell DCAP16 / prefix FILLER).
*INFO:   Added 208 filler insts (cell DCAP4 / prefix FILLER).
*INFO:   Added 82 filler insts (cell DCAP / prefix FILLER).
*INFO:   Added 174 filler insts (cell FILL2 / prefix FILLER).
*INFO:   Added 296 filler insts (cell FILL1 / prefix FILLER).
*INFO: Total 764 filler insts added - prefix FILLER (CPU: 0:00:00.1).
For 764 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
For 9196 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> pan 9.378 1.608

*** Memory Usage v#1 (Current mem = 1257.992M, initial mem = 149.258M) ***
*** Message Summary: 3884 warning(s), 15 error(s)

--- Ending "Innovus" (totcpu=0:02:54, real=0:10:13, mem=1258.0M) ---
