#! /usr/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1-107-gab6ae79)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x171ebf0 .scope module, "spimemory_test" "spimemory_test" 2 7;
 .timescale 0 0;
P_0x16d0e70 .param/l "ad_test" 0 2 18, C4<000000>;
P_0x16d0eb0 .param/l "read_op" 0 2 16, C4<01010111>;
P_0x16d0ef0 .param/l "write_op" 0 2 15, C4<0101011011110101>;
v0x1754d40_0 .var "clk", 0 0;
v0x1754de0_0 .var "cs_pin", 0 0;
o0x7f608899cf78 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x1754ef0_0 .net "leds", 3 0, o0x7f608899cf78;  0 drivers
v0x1754f90_0 .net8 "miso_pin", 0 0, L_0x17555e0;  1 drivers, strength-aware
v0x1755030_0 .var "mosi_pin", 0 0;
v0x1755170_0 .var "sclk_pin", 0 0;
S_0x16d37c0 .scope module, "dut" "spiMemory" 2 13, 3 25 0, S_0x171ebf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "sclk_pin"
    .port_info 2 /INPUT 1 "cs_pin"
    .port_info 3 /OUTPUT 1 "miso_pin"
    .port_info 4 /INPUT 1 "mosi_pin"
    .port_info 5 /OUTPUT 4 "leds"
L_0x17555e0 .functor BUFIF1 1, v0x17536e0_0, v0x1750570_0, C4<0>, C4<0>;
v0x1753810_0 .net "addr_we", 0 0, v0x1750710_0;  1 drivers
v0x1753920_0 .net "address", 6 0, L_0x1755260;  1 drivers
v0x17539e0_0 .net "addressLatchOut", 7 0, v0x174e920_0;  1 drivers
v0x1753ab0_0 .net "clk", 0 0, v0x1754d40_0;  1 drivers
v0x1753c60_0 .net "cs_cond", 0 0, v0x1752ad0_0;  1 drivers
v0x1753d50_0 .net "cs_neg", 0 0, v0x1752c90_0;  1 drivers
v0x1753df0_0 .net "cs_pin", 0 0, v0x1754de0_0;  1 drivers
v0x1753e90_0 .net "cs_pos", 0 0, v0x1752e40_0;  1 drivers
v0x1753f30_0 .net "dataMemOut", 7 0, v0x174f250_0;  1 drivers
v0x1754060_0 .net "dm_we", 0 0, v0x1750480_0;  1 drivers
v0x1754150_0 .net "leds", 3 0, o0x7f608899cf78;  alias, 0 drivers
v0x17541f0_0 .net "misoPreBufe", 0 0, v0x17536e0_0;  1 drivers
v0x1754290_0 .net "miso_bufe", 0 0, v0x1750570_0;  1 drivers
v0x1754330_0 .net8 "miso_pin", 0 0, L_0x17555e0;  alias, 1 drivers, strength-aware
v0x17543d0_0 .net "mosi_cond", 0 0, v0x1751570_0;  1 drivers
v0x17544c0_0 .net "mosi_neg", 0 0, v0x1751710_0;  1 drivers
v0x1754560_0 .net "mosi_pin", 0 0, v0x1755030_0;  1 drivers
v0x1754710_0 .net "mosi_pos", 0 0, v0x1751850_0;  1 drivers
v0x17547b0_0 .net "sclk_cond", 0 0, v0x1752010_0;  1 drivers
v0x1754850_0 .net "sclk_neg", 0 0, v0x1752180_0;  1 drivers
v0x1754940_0 .net "sclk_pin", 0 0, v0x1755170_0;  1 drivers
v0x17549e0_0 .net "sclk_pos", 0 0, v0x1752350_0;  1 drivers
v0x1754a80_0 .net "shiftRegOutP", 7 0, L_0x1755440;  1 drivers
v0x1754b20_0 .net "shiftRegOutS", 0 0, L_0x17553a0;  1 drivers
v0x1754c10_0 .net "sr_we", 0 0, v0x1750610_0;  1 drivers
L_0x1755260 .part v0x174e920_0, 0, 7;
L_0x1755540 .part L_0x1755440, 0, 1;
S_0x16eb800 .scope module, "addr_latch" "dff" 3 74, 3 11 0, S_0x16d37c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 8 "d"
    .port_info 3 /OUTPUT 8 "q"
P_0x16eb9d0 .param/l "W" 0 3 11, +C4<00000000000000000000000000001000>;
v0x171e6e0_0 .net "clk", 0 0, v0x1754d40_0;  alias, 1 drivers
v0x174e770_0 .net "d", 7 0, L_0x1755440;  alias, 1 drivers
v0x174e850_0 .net "enable", 0 0, v0x1750710_0;  alias, 1 drivers
v0x174e920_0 .var "q", 7 0;
E_0x16cce10 .event posedge, v0x171e6e0_0;
S_0x174eab0 .scope module, "data_mem" "datamemory" 3 65, 4 8 0, S_0x16d37c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 8 "dataOut"
    .port_info 2 /INPUT 7 "address"
    .port_info 3 /INPUT 1 "writeEnable"
    .port_info 4 /INPUT 8 "dataIn"
P_0x174eca0 .param/l "addresswidth" 0 4 10, +C4<00000000000000000000000000000111>;
P_0x174ece0 .param/l "depth" 0 4 11, +C4<00000000000000000000000010000000>;
P_0x174ed20 .param/l "width" 0 4 12, +C4<00000000000000000000000000001000>;
v0x174ef80_0 .net "address", 6 0, L_0x1755260;  alias, 1 drivers
v0x174f060_0 .net "clk", 0 0, v0x1754d40_0;  alias, 1 drivers
v0x174f150_0 .net "dataIn", 7 0, L_0x1755440;  alias, 1 drivers
v0x174f250_0 .var "dataOut", 7 0;
v0x174f2f0 .array "memory", 0 127, 7 0;
v0x174f3e0_0 .net "writeEnable", 0 0, v0x1750480_0;  alias, 1 drivers
S_0x174f540 .scope module, "dut" "shiftregister" 3 58, 5 9 0, S_0x16d37c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "peripheralClkEdge"
    .port_info 2 /INPUT 1 "parallelLoad"
    .port_info 3 /INPUT 8 "parallelDataIn"
    .port_info 4 /INPUT 1 "serialDataIn"
    .port_info 5 /OUTPUT 8 "parallelDataOut"
    .port_info 6 /OUTPUT 1 "serialDataOut"
P_0x174f710 .param/l "width" 0 5 10, +C4<00000000000000000000000000001000>;
L_0x1755440 .functor BUFZ 8, v0x174fed0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x174f920_0 .net "clk", 0 0, v0x1754d40_0;  alias, 1 drivers
v0x174f9c0_0 .net "parallelDataIn", 7 0, v0x174f250_0;  alias, 1 drivers
v0x174fa80_0 .net "parallelDataOut", 7 0, L_0x1755440;  alias, 1 drivers
v0x174fba0_0 .net "parallelLoad", 0 0, v0x1750610_0;  alias, 1 drivers
v0x174fc40_0 .net "peripheralClkEdge", 0 0, v0x1752350_0;  alias, 1 drivers
v0x174fd50_0 .net "serialDataIn", 0 0, v0x1751570_0;  alias, 1 drivers
v0x174fe10_0 .net "serialDataOut", 0 0, L_0x17553a0;  alias, 1 drivers
v0x174fed0_0 .var "shiftregistermem", 7 0;
L_0x17553a0 .part v0x174fed0_0, 7, 1;
S_0x17500d0 .scope module, "finite_state_m" "fsm" 3 79, 6 7 0, S_0x16d37c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "cs"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "sclk"
    .port_info 3 /INPUT 1 "shiftRegOut0"
    .port_info 4 /OUTPUT 1 "add_WE"
    .port_info 5 /OUTPUT 1 "DM_WE"
    .port_info 6 /OUTPUT 1 "SR_WE"
    .port_info 7 /OUTPUT 1 "MISO_Buff"
P_0x17502a0 .param/l "waittime" 0 6 20, +C4<00000000000000000000000000000111>;
v0x1750480_0 .var "DM_WE", 0 0;
v0x1750570_0 .var "MISO_Buff", 0 0;
v0x1750610_0 .var "SR_WE", 0 0;
v0x1750710_0 .var "add_WE", 0 0;
v0x17507e0_0 .net "clk", 0 0, v0x1754d40_0;  alias, 1 drivers
v0x17508d0_0 .var "counter", 4 0;
v0x1750970_0 .net "cs", 0 0, v0x1752ad0_0;  alias, 1 drivers
v0x1750a10_0 .var "miOut", 0 0;
v0x1750ad0_0 .var "moMem", 0 0;
v0x1750c20_0 .net "sclk", 0 0, v0x1752350_0;  alias, 1 drivers
v0x1750cc0_0 .net "shiftRegOut0", 0 0, L_0x1755540;  1 drivers
v0x1750d60_0 .var "state", 2 0;
v0x1750e40_0 .var "turnOn", 0 0;
E_0x174f7b0 .event posedge, v0x174fc40_0;
S_0x1751000 .scope module, "ic0" "inputconditioner" 3 43, 7 8 0, S_0x16d37c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "noisysignal"
    .port_info 2 /OUTPUT 1 "conditioned"
    .port_info 3 /OUTPUT 1 "positiveedge"
    .port_info 4 /OUTPUT 1 "negativeedge"
P_0x17511d0 .param/l "counterwidth" 0 7 17, +C4<00000000000000000000000000000011>;
P_0x1751210 .param/l "waittime" 0 7 18, +C4<00000000000000000000000000000011>;
v0x1751440_0 .net "clk", 0 0, v0x1754d40_0;  alias, 1 drivers
v0x1751570_0 .var "conditioned", 0 0;
v0x1751640_0 .var "counter", 2 0;
v0x1751710_0 .var "negativeedge", 0 0;
v0x17517b0_0 .net "noisysignal", 0 0, v0x1755030_0;  alias, 1 drivers
v0x1751850_0 .var "positiveedge", 0 0;
v0x1751910_0 .var "synchronizer0", 0 0;
v0x17519d0_0 .var "synchronizer1", 0 0;
S_0x1751b30 .scope module, "ic1" "inputconditioner" 3 48, 7 8 0, S_0x16d37c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "noisysignal"
    .port_info 2 /OUTPUT 1 "conditioned"
    .port_info 3 /OUTPUT 1 "positiveedge"
    .port_info 4 /OUTPUT 1 "negativeedge"
P_0x1751d00 .param/l "counterwidth" 0 7 17, +C4<00000000000000000000000000000011>;
P_0x1751d40 .param/l "waittime" 0 7 18, +C4<00000000000000000000000000000011>;
v0x1751f70_0 .net "clk", 0 0, v0x1754d40_0;  alias, 1 drivers
v0x1752010_0 .var "conditioned", 0 0;
v0x17520b0_0 .var "counter", 2 0;
v0x1752180_0 .var "negativeedge", 0 0;
v0x1752240_0 .net "noisysignal", 0 0, v0x1755170_0;  alias, 1 drivers
v0x1752350_0 .var "positiveedge", 0 0;
v0x1752440_0 .var "synchronizer0", 0 0;
v0x1752500_0 .var "synchronizer1", 0 0;
S_0x1752660 .scope module, "ic2" "inputconditioner" 3 53, 7 8 0, S_0x16d37c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "noisysignal"
    .port_info 2 /OUTPUT 1 "conditioned"
    .port_info 3 /OUTPUT 1 "positiveedge"
    .port_info 4 /OUTPUT 1 "negativeedge"
P_0x1752830 .param/l "counterwidth" 0 7 17, +C4<00000000000000000000000000000011>;
P_0x1752870 .param/l "waittime" 0 7 18, +C4<00000000000000000000000000000011>;
v0x1752a10_0 .net "clk", 0 0, v0x1754d40_0;  alias, 1 drivers
v0x1752ad0_0 .var "conditioned", 0 0;
v0x1752bc0_0 .var "counter", 2 0;
v0x1752c90_0 .var "negativeedge", 0 0;
v0x1752d30_0 .net "noisysignal", 0 0, v0x1754de0_0;  alias, 1 drivers
v0x1752e40_0 .var "positiveedge", 0 0;
v0x1752f00_0 .var "synchronizer0", 0 0;
v0x1752fc0_0 .var "synchronizer1", 0 0;
S_0x1753120 .scope module, "miso_buff" "dff" 3 70, 3 11 0, S_0x16d37c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /OUTPUT 1 "q"
P_0x17532f0 .param/l "W" 0 3 11, +C4<00000000000000000000000000000001>;
v0x1753430_0 .net "clk", 0 0, v0x1754d40_0;  alias, 1 drivers
v0x17534f0_0 .net "d", 0 0, L_0x17553a0;  alias, 1 drivers
v0x17535e0_0 .net "enable", 0 0, v0x1752180_0;  alias, 1 drivers
v0x17536e0_0 .var "q", 0 0;
    .scope S_0x1751000;
T_0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1751640_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1751910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17519d0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x1751000;
T_1 ;
    %wait E_0x16cce10;
    %load/vec4 v0x1751570_0;
    %load/vec4 v0x17519d0_0;
    %cmp/e;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1751640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1751850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1751710_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x1751640_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1751640_0, 0;
    %load/vec4 v0x17519d0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1751570_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1751850_0, 0;
T_1.4 ;
    %load/vec4 v0x17519d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1751570_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1751710_0, 0;
T_1.6 ;
    %load/vec4 v0x17519d0_0;
    %assign/vec4 v0x1751570_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x1751640_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x1751640_0, 0;
T_1.3 ;
T_1.1 ;
    %load/vec4 v0x17517b0_0;
    %assign/vec4 v0x1751910_0, 0;
    %load/vec4 v0x1751910_0;
    %assign/vec4 v0x17519d0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1751b30;
T_2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x17520b0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1752440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1752500_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x1751b30;
T_3 ;
    %wait E_0x16cce10;
    %load/vec4 v0x1752010_0;
    %load/vec4 v0x1752500_0;
    %cmp/e;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x17520b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1752350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1752180_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x17520b0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x17520b0_0, 0;
    %load/vec4 v0x1752500_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1752010_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1752350_0, 0;
T_3.4 ;
    %load/vec4 v0x1752500_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1752010_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1752180_0, 0;
T_3.6 ;
    %load/vec4 v0x1752500_0;
    %assign/vec4 v0x1752010_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x17520b0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x17520b0_0, 0;
T_3.3 ;
T_3.1 ;
    %load/vec4 v0x1752240_0;
    %assign/vec4 v0x1752440_0, 0;
    %load/vec4 v0x1752440_0;
    %assign/vec4 v0x1752500_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1752660;
T_4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1752bc0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1752f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1752fc0_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x1752660;
T_5 ;
    %wait E_0x16cce10;
    %load/vec4 v0x1752ad0_0;
    %load/vec4 v0x1752fc0_0;
    %cmp/e;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1752bc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1752e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1752c90_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1752bc0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1752bc0_0, 0;
    %load/vec4 v0x1752fc0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1752ad0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1752e40_0, 0;
T_5.4 ;
    %load/vec4 v0x1752fc0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1752ad0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1752c90_0, 0;
T_5.6 ;
    %load/vec4 v0x1752fc0_0;
    %assign/vec4 v0x1752ad0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x1752bc0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x1752bc0_0, 0;
T_5.3 ;
T_5.1 ;
    %load/vec4 v0x1752d30_0;
    %assign/vec4 v0x1752f00_0, 0;
    %load/vec4 v0x1752f00_0;
    %assign/vec4 v0x1752fc0_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x174f540;
T_6 ;
    %wait E_0x16cce10;
    %load/vec4 v0x174fba0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x174f9c0_0;
    %assign/vec4 v0x174fed0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x174fc40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x174fed0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x174fed0_0, 0;
    %load/vec4 v0x174fd50_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x174fed0_0, 4, 5;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x174eab0;
T_7 ;
    %wait E_0x16cce10;
    %load/vec4 v0x174f3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %vpi_call 4 27 "$display", "Write Enable: %b", v0x174f3e0_0 {0 0 0};
    %load/vec4 v0x174f150_0;
    %load/vec4 v0x174ef80_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x174f2f0, 0, 4;
T_7.0 ;
    %load/vec4 v0x174ef80_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x174f2f0, 4;
    %assign/vec4 v0x174f250_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1753120;
T_8 ;
    %wait E_0x16cce10;
    %load/vec4 v0x17535e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x17534f0_0;
    %assign/vec4 v0x17536e0_0, 0;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x16eb800;
T_9 ;
    %wait E_0x16cce10;
    %load/vec4 v0x174e850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x174e770_0;
    %assign/vec4 v0x174e920_0, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x17500d0;
T_10 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x1750d60_0, 0, 3;
    %end;
    .thread T_10;
    .scope S_0x17500d0;
T_11 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x17508d0_0, 0;
    %end;
    .thread T_11;
    .scope S_0x17500d0;
T_12 ;
    %wait E_0x174f7b0;
    %load/vec4 v0x17508d0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x17508d0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x17508d0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x17508d0_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x17500d0;
T_13 ;
    %wait E_0x174f7b0;
    %vpi_call 6 36 "$display", "Positive sclk edge" {0 0 0};
    %load/vec4 v0x1750970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x1750d60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1750e40_0, 0;
    %vpi_call 6 40 "$display", "In state OFF" {0 0 0};
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x1750970_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1750d60_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x1750e40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.4, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x17508d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1750e40_0, 0;
T_13.4 ;
    %vpi_call 6 48 "$display", "In state going to address" {0 0 0};
    %load/vec4 v0x17508d0_0;
    %cmpi/e 7, 0, 5;
    %jmp/0xz  T_13.6, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1750d60_0, 0;
T_13.6 ;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x1750d60_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1750cc0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.8, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x1750d60_0, 0;
    %jmp T_13.9;
T_13.8 ;
    %load/vec4 v0x1750d60_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_13.10, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x1750d60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1750a10_0, 0;
    %jmp T_13.11;
T_13.10 ;
    %load/vec4 v0x1750d60_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_13.12, 4;
    %load/vec4 v0x1750a10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.14, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x17508d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1750a10_0, 0;
T_13.14 ;
    %load/vec4 v0x17508d0_0;
    %cmpi/e 7, 0, 5;
    %jmp/0xz  T_13.16, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x1750d60_0, 0;
T_13.16 ;
    %jmp T_13.13;
T_13.12 ;
    %load/vec4 v0x1750d60_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1750cc0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.18, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x1750d60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1750ad0_0, 0;
    %jmp T_13.19;
T_13.18 ;
    %load/vec4 v0x1750d60_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_13.20, 4;
    %load/vec4 v0x1750ad0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.22, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1750ad0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x17508d0_0, 0;
T_13.22 ;
    %load/vec4 v0x17508d0_0;
    %cmpi/e 7, 0, 5;
    %jmp/0xz  T_13.24, 4;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x1750d60_0, 0;
T_13.24 ;
    %jmp T_13.21;
T_13.20 ;
    %load/vec4 v0x1750d60_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_13.26, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x1750d60_0, 0;
T_13.26 ;
T_13.21 ;
T_13.19 ;
T_13.13 ;
T_13.11 ;
T_13.9 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x17500d0;
T_14 ;
    %wait E_0x16cce10;
    %load/vec4 v0x1750d60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %jmp T_14.6;
T_14.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1750710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1750480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1750610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1750570_0, 0;
    %jmp T_14.6;
T_14.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1750710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1750480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1750610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1750570_0, 0;
    %jmp T_14.6;
T_14.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1750710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1750480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1750610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1750570_0, 0;
    %jmp T_14.6;
T_14.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1750710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1750480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1750610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1750570_0, 0;
    %jmp T_14.6;
T_14.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1750710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1750480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1750610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1750570_0, 0;
    %jmp T_14.6;
T_14.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1750710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1750480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1750610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1750570_0, 0;
    %jmp T_14.6;
T_14.6 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14;
    .scope S_0x171ebf0;
T_15 ;
    %vpi_call 2 21 "$display", "I am infact running. Dont mind me." {0 0 0};
    %vpi_call 2 23 "$dumpfile", "spimemory.vcd" {0 0 0};
    %vpi_call 2 24 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1755170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1754de0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1755170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1754de0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1755170_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1755170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1755030_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1755170_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1755170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1755030_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1755170_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1755170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1755030_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1755170_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1755170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1755030_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1755170_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1755170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1755030_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1755170_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1755170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1755030_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1755170_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1755170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1755030_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1755170_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1755170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1755030_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1755170_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1755170_0, 0, 1;
    %vpi_call 2 76 "$display", v0x1753810_0 {0 0 0};
    %vpi_call 2 77 "$display", v0x174ef80_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1755030_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1755170_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1755170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1755030_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1755170_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1755170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1755030_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1755170_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1755170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1755030_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1755170_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1755170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1755030_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1755170_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1755170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1755030_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1755170_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1755170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1755030_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1755170_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1755170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1755030_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1754de0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1755170_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1754de0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1755170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1754de0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1755030_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1755170_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1755170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1755030_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1755170_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1755170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1755030_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1755170_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1755170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1755030_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1755170_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1755170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1755030_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1755170_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1755170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1755030_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1755170_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1755170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1755030_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1755170_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1755170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1755030_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1755170_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1755170_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1755170_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1755170_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1755170_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1755170_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1755170_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1755170_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1755170_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1755170_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1755170_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1755170_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1755170_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1755170_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1755170_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1755170_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1754d40_0, 0, 1;
    %vpi_call 2 195 "$finish" {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "spimemory.t.v";
    "./spimemory.v";
    "./datamemory.v";
    "./shiftregister.v";
    "./fsm.v";
    "./inputconditioner.v";
