Time resolution is 1 ps
$stop called at time : 200 ns : File "C:/Users/emina/OneDrive/verilog/prj_dual_port_ram/prj_dual_port_ram.srcs/sim_1/new/dual_port_ram_tb.v" Line 85
