<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>CAENScope: cvt_V1724.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.3 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>cvt_V1724.h File Reference</h1>
<p>V1724 VME board definitions.  
<a href="#_details">More...</a></p>
<code>#include &quot;<a class="el" href="cvt__common__defs_8h_source.html">cvt_common_defs.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="cvt__board__commons_8h_source.html">cvt_board_commons.h</a>&quot;</code><br/>

<p><a href="cvt___v1724_8h_source.html">Go to the source code of this file.</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Classes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvt___v1724__data.html">cvt_V1724_data</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">V1724 board data structure.  <a href="structcvt___v1724__data.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_v_t___v1724___r_o_m___c_o_n_f_i_g.html">CVT_V1724_ROM_CONFIG</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">V1724 board ROM configuration.  <a href="struct_c_v_t___v1724___r_o_m___c_o_n_f_i_g.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">union &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_p_a_c_k_e_d__1.html">PACKED_1</a></td></tr>
<tr><td colspan="2"><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#acb7ae6e8a8c64af621fc2f53a09048d4">CVT_V1724_THRESHOLD_NUM</a>&nbsp;&nbsp;&nbsp;8</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of threshold registers.  <a href="#acb7ae6e8a8c64af621fc2f53a09048d4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a05175795dfda4fc684262c38b07f2e94">CVT_V1724_OUT_BUFFER_ADD</a>&nbsp;&nbsp;&nbsp;0x0000</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Output buffer relative address.  <a href="#a05175795dfda4fc684262c38b07f2e94"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a0b66974ee4d8859d08aeeb5a385382b5">CVT_V1724_BROAD_CH_CTRL_ADD</a>&nbsp;&nbsp;&nbsp;0x8000</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Control channel broadcast register relative address (Write only).  <a href="#a0b66974ee4d8859d08aeeb5a385382b5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a71567ba83726dabf07658bb0075c0ffe">CVT_V1724_BROAD_CH_SET_CTRL_ADD</a>&nbsp;&nbsp;&nbsp;0x8004</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Set control channel broadcast register relative address (Write only).  <a href="#a71567ba83726dabf07658bb0075c0ffe"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#adc3983142f8e1215fe05592ecb1392ff">CVT_V1724_BROAD_CH_CLEAR_CTRL_ADD</a>&nbsp;&nbsp;&nbsp;0x8008</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clear control channel broadcast register relative address (Write only).  <a href="#adc3983142f8e1215fe05592ecb1392ff"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#ac26dbe4d401437d5c43c9b5163428c33">CVT_V1724_BROAD_NUM_BLOCK_ADD</a>&nbsp;&nbsp;&nbsp;0x800C</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of blocks broadcast register relative address (Write only).  <a href="#ac26dbe4d401437d5c43c9b5163428c33"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a6c7fe5494cd2dd283574ed85390067dd">CVT_V1724_BROAD_CH_BUFF_FLUSH_ADD</a>&nbsp;&nbsp;&nbsp;0x8010</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of buffers to be removed channel broadcast register relative address (Write only).  <a href="#a6c7fe5494cd2dd283574ed85390067dd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a297a4f81063d841ac88571ae0f914e1a">CVT_V1724_BROAD_CH_RND_ACC_ADD</a>&nbsp;&nbsp;&nbsp;0x8014</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Read random Access channel broadcast register relative address (Write only).  <a href="#a297a4f81063d841ac88571ae0f914e1a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#aaea99211cacc4dae0d6dc2e69fd48c1b">CVT_V1724_BROAD_CH_CUSSIZE_ADD</a>&nbsp;&nbsp;&nbsp;0x8020</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CustomSize channel broadcast register relative address (Write only).  <a href="#aaea99211cacc4dae0d6dc2e69fd48c1b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#ab02f9900f23e5e2630f4130ad64ad220">CVT_V1724_BROAD_CH_ZSTH_ADD</a>&nbsp;&nbsp;&nbsp;0x8024</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Zero suppression threshold channel broadcast register relative address (Write only).  <a href="#ab02f9900f23e5e2630f4130ad64ad220"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a772410bb7455206ea9025aaf05981da6">CVT_V1724_BROAD_ADC_CONF_ADD</a>&nbsp;&nbsp;&nbsp;0x809c</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC configuration broadcast register relative address (Write only).  <a href="#a772410bb7455206ea9025aaf05981da6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#ab76787730dce4fcd70f6ca0967b20429">CVT_V1724_ACQ_CONTROL_ADD</a>&nbsp;&nbsp;&nbsp;0x8100</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Acquisiton Control register relative address.  <a href="#ab76787730dce4fcd70f6ca0967b20429"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#afad94a8b201fa360fe8b12b1d77f41fe">CVT_V1724_ACQ_STATUS_ADD</a>&nbsp;&nbsp;&nbsp;0x8104</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Acquisiton Status register relative address.  <a href="#afad94a8b201fa360fe8b12b1d77f41fe"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#aa645df0f71937c899b6b6a1bd33ef596">CVT_V1724_SW_TRIGGER_ADD</a>&nbsp;&nbsp;&nbsp;0x8108</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Software trigger register relative address.  <a href="#aa645df0f71937c899b6b6a1bd33ef596"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a0f56ab6787c637afbe89ea77262f2851">CVT_V1724_TRIGGER_SRC_ENABLE_ADD</a>&nbsp;&nbsp;&nbsp;0x810C</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Trigger source enable register relative address.  <a href="#a0f56ab6787c637afbe89ea77262f2851"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a6f830185da02e7245da8b161e7b2900d">CVT_V1724_FP_TRIGGER_OUT_ENABLE_ADD</a>&nbsp;&nbsp;&nbsp;0x8110</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Front panel trigger out enable mask register relative address.  <a href="#a6f830185da02e7245da8b161e7b2900d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a7f05c82ca9b092c4725ad5c2a714b449">CVT_V1724_POST_TRIG_ADD</a>&nbsp;&nbsp;&nbsp;0x8114</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Post trigger register relative address.  <a href="#a7f05c82ca9b092c4725ad5c2a714b449"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#ac9f768ddb4f9fc79bec8b515e243d1bc">CVT_V1724_FRONT_PANEL_IO_ADD</a>&nbsp;&nbsp;&nbsp;0x8118</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Front panel IO register relative address.  <a href="#ac9f768ddb4f9fc79bec8b515e243d1bc"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#ade0f325778ae56728c48c265c4bd9f9a">CVT_V1724_FRONT_PANEL_IO_CTRL_ADD</a>&nbsp;&nbsp;&nbsp;0x811C</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Front panel IO Control register relative address.  <a href="#ade0f325778ae56728c48c265c4bd9f9a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a4dcb8e83a24d5a32f937154a286fc908">CVT_V1724_CH_ENABLE_ADD</a>&nbsp;&nbsp;&nbsp;0x8120</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel enable mask register relative address.  <a href="#a4dcb8e83a24d5a32f937154a286fc908"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a4ea99eee410a8484f6ec0663e3d54ae8">CVT_V1724_FW_REV_ADD</a>&nbsp;&nbsp;&nbsp;0x8124</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Firmware Revision register relative address.  <a href="#a4ea99eee410a8484f6ec0663e3d54ae8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a42ec3f70b17d03586306e972b909dc57">CVT_V1724_DOWNSAMPLE_FACT_ADD</a>&nbsp;&nbsp;&nbsp;0x8128</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">DownSample factor register relative address.  <a href="#a42ec3f70b17d03586306e972b909dc57"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#aad93586c30e32a8bc58d4916d6cbdbd6">CVT_V1724_EVENT_STORED_ADD</a>&nbsp;&nbsp;&nbsp;0x812C</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Event stored register relative address.  <a href="#aad93586c30e32a8bc58d4916d6cbdbd6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a9025394b87b2330e388e4ad308130a11">CVT_V1724_MON_SET_ADD</a>&nbsp;&nbsp;&nbsp;0x8138</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Monitor output set register relative address.  <a href="#a9025394b87b2330e388e4ad308130a11"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#ada127c9ad243e1ee576d30cb786d1e6d">CVT_V1724_SW_SYNC_ADD</a>&nbsp;&nbsp;&nbsp;0x813C</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Sw sync register relative address.  <a href="#ada127c9ad243e1ee576d30cb786d1e6d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a28094e257c1a50e263d651121321ae4e">CVT_V1724_BOARD_INFO_ADD</a>&nbsp;&nbsp;&nbsp;0x8140</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Board's information register relative address.  <a href="#a28094e257c1a50e263d651121321ae4e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a3f3a824ef23275300300d95456dbbf53">CVT_V1724_MON_MODE_ADD</a>&nbsp;&nbsp;&nbsp;0x8144</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Monitor output mode register relative address.  <a href="#a3f3a824ef23275300300d95456dbbf53"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#ad2dffb618c90657e27d41a01e58e2ca2">CVT_V1724_TEST_IO_ADD</a>&nbsp;&nbsp;&nbsp;0x8168</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">I/O Test register relative address.  <a href="#ad2dffb618c90657e27d41a01e58e2ca2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a1a9f5ccbe602c687b20d322e63886dbc">CVT_V1724_VME_CONTROL_ADD</a>&nbsp;&nbsp;&nbsp;0xEF00</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">VME Control register relative address.  <a href="#a1a9f5ccbe602c687b20d322e63886dbc"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a966847098190c541fa3cdee86fee54ad">CVT_V1724_VME_STATUS_ADD</a>&nbsp;&nbsp;&nbsp;0xEF04</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">VME Status register relative address.  <a href="#a966847098190c541fa3cdee86fee54ad"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a482573728d93c8ef10ad1c6ae0a3d3b0">CVT_V1724_BOARD_ID_ADD</a>&nbsp;&nbsp;&nbsp;0xEF08</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Geo Address register relative address.  <a href="#a482573728d93c8ef10ad1c6ae0a3d3b0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a5104d3b7b505ea6184e857fbc2b58b37">CVT_V1724_MCST_CBLT_ADD_CTRL_ADD</a>&nbsp;&nbsp;&nbsp;0xEF0C</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">MCST/CBLT Address and control register relative address.  <a href="#a5104d3b7b505ea6184e857fbc2b58b37"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a818a876c73011c13d6b9391ca898aaa8">CVT_V1724_RELOCATION_ADDRESS_ADD</a>&nbsp;&nbsp;&nbsp;0xEF10</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Relocation address register relative address.  <a href="#a818a876c73011c13d6b9391ca898aaa8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#ac10dcd6f02358bb0fd3fa3ef1e02aaf8">CVT_V1724_INT_STATUS_ID_ADD</a>&nbsp;&nbsp;&nbsp;0xEF14</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt status id register relative address.  <a href="#ac10dcd6f02358bb0fd3fa3ef1e02aaf8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#aa7109ca9d8ec665cc9ae5b8afe1c6f0a">CVT_V1724_INT_EVENT_NUM_ADD</a>&nbsp;&nbsp;&nbsp;0xEF18</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt event number register relative address.  <a href="#aa7109ca9d8ec665cc9ae5b8afe1c6f0a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a315d5934f530405a4ca1b5d836d3da3d">CVT_V1724_BLT_EVENT_NUM_ADD</a>&nbsp;&nbsp;&nbsp;0xEF1C</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">BLT event number register relative address.  <a href="#a315d5934f530405a4ca1b5d836d3da3d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a41cbb4965ec6dc5d05f835160597cb8b">CVT_V1724_SCRATCH_ADD</a>&nbsp;&nbsp;&nbsp;0xEF20</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Scratch register relative address.  <a href="#a41cbb4965ec6dc5d05f835160597cb8b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#aafa8e0d5d120000d7b9e37fa754e17e5">CVT_V1724_SW_RESET_ADD</a>&nbsp;&nbsp;&nbsp;0xEF24</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Software reset register relative address.  <a href="#aafa8e0d5d120000d7b9e37fa754e17e5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a42cda3f84226261495cdd52bbc9ef300">CVT_V1724_SW_CLEAR_ADD</a>&nbsp;&nbsp;&nbsp;0xEF28</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Software clear register relative address.  <a href="#a42cda3f84226261495cdd52bbc9ef300"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a90979167edf3befe00166d66620135a0">CVT_V1724_FLASH_EN_ADD</a>&nbsp;&nbsp;&nbsp;0xEF2C</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Flash enable relative address.  <a href="#a90979167edf3befe00166d66620135a0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#addca209d7e0eb1293bc7807e0a53689b">CVT_V1724_FLASH_DATA_ADD</a>&nbsp;&nbsp;&nbsp;0xEF30</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Flash data relative address.  <a href="#addca209d7e0eb1293bc7807e0a53689b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a8827835c4b74a52f313869146f0cf5bf">CVT_V1724_RELOAD_CONFIG_ADD</a>&nbsp;&nbsp;&nbsp;0xEF34</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configuration Reload relative address.  <a href="#a8827835c4b74a52f313869146f0cf5bf"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#aaf03a06ddd273814554251088d27e640">CVT_V1724_BASE_ADDRESS_ADD</a>&nbsp;&nbsp;&nbsp;0xEF38</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Base Address relative address.  <a href="#aaf03a06ddd273814554251088d27e640"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a045e6d22b6182008c745a43770a446de">CVT_V1724_ROM_CHKSUM_ADD</a>&nbsp;&nbsp;&nbsp;0xF000</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configuration ROM checksum relative address.  <a href="#a045e6d22b6182008c745a43770a446de"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a8babca6b308624bab50e7f8b2be8c588">CVT_V1724_ROM_CHKSUM_LEN_2_ADD</a>&nbsp;&nbsp;&nbsp;0xF004</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configuration ROM checksum length (MSB) relative address.  <a href="#a8babca6b308624bab50e7f8b2be8c588"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a1cc4e9c424c71dce4df460c3dccbaa79">CVT_V1724_ROM_CHKSUM_LEN_1_ADD</a>&nbsp;&nbsp;&nbsp;0xF008</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configuration ROM checksum length relative address.  <a href="#a1cc4e9c424c71dce4df460c3dccbaa79"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#ae3248ad9dae024d7739c5868361e74e6">CVT_V1724_ROM_CHKSUM_LEN_0_ADD</a>&nbsp;&nbsp;&nbsp;0xF00C</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configuration ROM checksum length (LSB) relative address.  <a href="#ae3248ad9dae024d7739c5868361e74e6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a8dbe641ed8bc7d9d956c09a9e4719642">CVT_V1724_ROM_CONST_2_ADD</a>&nbsp;&nbsp;&nbsp;0xF010</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configuration ROM constant (MSB) relative address.  <a href="#a8dbe641ed8bc7d9d956c09a9e4719642"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a591009f6e17dfa37d88c2793b3f205f5">CVT_V1724_ROM_CONST_1_ADD</a>&nbsp;&nbsp;&nbsp;0xF014</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configuration ROM constant relative address.  <a href="#a591009f6e17dfa37d88c2793b3f205f5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#af3dd3be957a9975f7dd25a83120e973a">CVT_V1724_ROM_CONST_0_ADD</a>&nbsp;&nbsp;&nbsp;0xF018</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configuration ROM constant (LSB) relative address.  <a href="#af3dd3be957a9975f7dd25a83120e973a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a03a37740dd11c2190e98c112879d897e">CVT_V1724_ROM_C_CODE_ADD</a>&nbsp;&nbsp;&nbsp;0xF01C</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configuration ROM c_code relative address.  <a href="#a03a37740dd11c2190e98c112879d897e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a356eb8d72e50d74be460a7982658a762">CVT_V1724_ROM_R_CODE_ADD</a>&nbsp;&nbsp;&nbsp;0xF020</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configuration ROM r_code relative address.  <a href="#a356eb8d72e50d74be460a7982658a762"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#ab7cee735bc891dc26c1c48f69a35bf1d">CVT_V1724_ROM_OUI_2_ADD</a>&nbsp;&nbsp;&nbsp;0xF024</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configuration ROM Manufacturer identifier (IEEE OUI) (MSB) relative address.  <a href="#ab7cee735bc891dc26c1c48f69a35bf1d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a42a70c2bac4148c00eeb0552f83bb876">CVT_V1724_ROM_OUI_1_ADD</a>&nbsp;&nbsp;&nbsp;0xF028</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configuration ROM Manufacturer identifier (IEEE OUI) relative address.  <a href="#a42a70c2bac4148c00eeb0552f83bb876"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a3d844a099594b1201ccd71e13f35eed4">CVT_V1724_ROM_OUI_0_ADD</a>&nbsp;&nbsp;&nbsp;0xF02C</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configuration ROM Manufacturer identifier (IEEE OUI) (LSB) relative address.  <a href="#a3d844a099594b1201ccd71e13f35eed4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#ae9e85977cc32e3be318779d070be1acb">CVT_V1724_ROM_VERSION_ADD</a>&nbsp;&nbsp;&nbsp;0xF030</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configuration ROM Purchased version of the Mod.V1724 relative address.  <a href="#ae9e85977cc32e3be318779d070be1acb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#acac8785577e0eb77ed72f4b27229d2ba">CVT_V1724_ROM_BOARD_ID_2_ADD</a>&nbsp;&nbsp;&nbsp;0xF034</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configuration ROM Board identifier (MSB) relative address.  <a href="#acac8785577e0eb77ed72f4b27229d2ba"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#ab1a8ea460f33cf6f4771362e202718d5">CVT_V1724_ROM_BOARD_ID_1_ADD</a>&nbsp;&nbsp;&nbsp;0xF038</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configuration ROM Board identifier relative address.  <a href="#ab1a8ea460f33cf6f4771362e202718d5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#ab6c4344edda12b8c03da7eaad98894df">CVT_V1724_ROM_BOARD_ID_0_ADD</a>&nbsp;&nbsp;&nbsp;0xF03C</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configuration ROM Board identifier (LSB) relative address.  <a href="#ab6c4344edda12b8c03da7eaad98894df"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a3c9ce0b32955007355d30cb9827e7e42">CVT_V1724_ROM_REVISION_3_ADD</a>&nbsp;&nbsp;&nbsp;0xF040</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configuration ROM Hardware revision identifier relative address.  <a href="#a3c9ce0b32955007355d30cb9827e7e42"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#ab25285588252b778feccbe1fb7cb5294">CVT_V1724_ROM_REVISION_2_ADD</a>&nbsp;&nbsp;&nbsp;0xF044</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configuration ROM Hardware revision identifier relative address.  <a href="#ab25285588252b778feccbe1fb7cb5294"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a4aace6084dc34e9177e3f65912f5165a">CVT_V1724_ROM_REVISION_1_ADD</a>&nbsp;&nbsp;&nbsp;0xF048</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configuration ROM Hardware revision identifier relative address.  <a href="#a4aace6084dc34e9177e3f65912f5165a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a9a8e626e490fe84552b2f22a9e83cae6">CVT_V1724_ROM_REVISION_0_ADD</a>&nbsp;&nbsp;&nbsp;0xF04C</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configuration ROM Hardware revision identifier relative address.  <a href="#a9a8e626e490fe84552b2f22a9e83cae6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a7c865a3073989387c358b2aa076fc2f9">CVT_V1724_ROM_SERIAL_1_ADD</a>&nbsp;&nbsp;&nbsp;0xF080</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configuration ROM Serial number (MSB) relative address.  <a href="#a7c865a3073989387c358b2aa076fc2f9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a43c90c70d498b03630cb6f51db6009ab">CVT_V1724_ROM_SERIAL_0_ADD</a>&nbsp;&nbsp;&nbsp;0xF084</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configuration ROM Serial number (LSB) relative address.  <a href="#a43c90c70d498b03630cb6f51db6009ab"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a00eba4365dbe962992ab72589873eebe">CVT_V1724_ROM_VCXO_TYPE_ADD</a>&nbsp;&nbsp;&nbsp;0xF088</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configuration ROM VCXO type relative address.  <a href="#a00eba4365dbe962992ab72589873eebe"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a2959929e40bb9c9011ac4ad143041fa7">CVT_V1724_CH0_RESERVED_RND_ACC_ADD</a>&nbsp;&nbsp;&nbsp;0x1014</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 0 Read Block channel broadcast reserved register relative address.  <a href="#a2959929e40bb9c9011ac4ad143041fa7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a81dff94fe631e19ebefef9e2ba2c6ebf">CVT_V1724_CH0_ZSTH_ADD</a>&nbsp;&nbsp;&nbsp;0x1024</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 0 Zero suppression threshold register relative address.  <a href="#a81dff94fe631e19ebefef9e2ba2c6ebf"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a267750a231c328e82a010d80346bbca3">CVT_V1724_CH0_THRESHOLD_ADD</a>&nbsp;&nbsp;&nbsp;0x1080</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 0 Threshold register relative address.  <a href="#a267750a231c328e82a010d80346bbca3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#ad70e87bbd3f1174e61155a269c4285c0">CVT_V1724_CH0_TIME_OVER_UNDER_THR_ADD</a>&nbsp;&nbsp;&nbsp;0x1084</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 0 Over/Under Threshold Samples register relative address.  <a href="#ad70e87bbd3f1174e61155a269c4285c0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#ab667be2a75d797bf2a70a5eab0a88f23">CVT_V1724_CH0_STATUS_ADD</a>&nbsp;&nbsp;&nbsp;0x1088</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 0 status register relative address.  <a href="#ab667be2a75d797bf2a70a5eab0a88f23"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#ac8c2dfe9a7f997c165318a356e196143">CVT_V1724_CH0_FW_REV_ADD</a>&nbsp;&nbsp;&nbsp;0x108C</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 0 firmware revision register relative address.  <a href="#ac8c2dfe9a7f997c165318a356e196143"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a84d7cd8a850562cd98398e4e423ab908">CVT_V1724_CH0_BUFF_OCCUPANCY_ADD</a>&nbsp;&nbsp;&nbsp;0x1094</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 0 Number of Buffers Filled register relative address.  <a href="#a84d7cd8a850562cd98398e4e423ab908"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#aa27d515c38c886365e4635dabf94994d">CVT_V1724_CH0_DAC_CONF_ADD</a>&nbsp;&nbsp;&nbsp;0x1098</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 0 DAC Data Configuration register relative address.  <a href="#aa27d515c38c886365e4635dabf94994d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#aef03a186229e44bfbd00fbd5d9fae526">CVT_V1724_CH0_ADC_CONF_ADD</a>&nbsp;&nbsp;&nbsp;0x109C</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 0 Configuration register relative address.  <a href="#aef03a186229e44bfbd00fbd5d9fae526"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a22a09357f42be16dd0f8388b2f932205">CVT_V1724_CH0_RESERVED_ADC_DEBUG_ADD</a>&nbsp;&nbsp;&nbsp;0x10A0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 0 ADC Debug Reserved register relative address.  <a href="#a22a09357f42be16dd0f8388b2f932205"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#aeb28f123d5a169f53db78eaaf008e9d9">CVT_V1724_CH0_RESERVED_MEM_DATA_ADD</a>&nbsp;&nbsp;&nbsp;0x10A4</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 0 Memory test data Reserved register relative address.  <a href="#aeb28f123d5a169f53db78eaaf008e9d9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a50674ce023cfd104b4097613a2cd1f95">CVT_V1724_CH0_RESERVED_MEM_ADDRESS_ADD</a>&nbsp;&nbsp;&nbsp;0x10A8</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 0 Memory test address Reserved register relative address.  <a href="#a50674ce023cfd104b4097613a2cd1f95"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#afaeb43a6bda62c1cae8bf3bf17c8bbbd">CVT_V1724_CH1_RESERVED_RND_ACC_ADD</a>&nbsp;&nbsp;&nbsp;0x1114</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 1 Read Block channel broadcast reserved register relative address.  <a href="#afaeb43a6bda62c1cae8bf3bf17c8bbbd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a21dedbd9c8eee6df9a6781f444cc8af6">CVT_V1724_CH1_ZSTH_ADD</a>&nbsp;&nbsp;&nbsp;0x1124</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 1 Zero suppression threshold register relative address.  <a href="#a21dedbd9c8eee6df9a6781f444cc8af6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a18768748ef8b41453564bbdb983b33d3">CVT_V1724_CH1_THRESHOLD_ADD</a>&nbsp;&nbsp;&nbsp;0x1180</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 1 Threshold register relative address.  <a href="#a18768748ef8b41453564bbdb983b33d3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a3996ecf8d84990d7387a8e572ffcc469">CVT_V1724_CH1_TIME_OVER_UNDER_THR_ADD</a>&nbsp;&nbsp;&nbsp;0x1184</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 1 Over/Under Threshold Samples register relative address.  <a href="#a3996ecf8d84990d7387a8e572ffcc469"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#ac63b875bd8471a75e37d72f137ca9797">CVT_V1724_CH1_STATUS_ADD</a>&nbsp;&nbsp;&nbsp;0x1188</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 1 status register relative address.  <a href="#ac63b875bd8471a75e37d72f137ca9797"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a1bd9ccb1a6724c3595cfbe7e93736b1d">CVT_V1724_CH1_FW_REV_ADD</a>&nbsp;&nbsp;&nbsp;0x118C</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 1 firmware revision register relative address.  <a href="#a1bd9ccb1a6724c3595cfbe7e93736b1d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a6906e71611bfaeeb6f620c1b27ce2f9d">CVT_V1724_CH1_BUFF_OCCUPANCY_ADD</a>&nbsp;&nbsp;&nbsp;0x1194</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 1 Number of Buffers Filled register relative address.  <a href="#a6906e71611bfaeeb6f620c1b27ce2f9d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a7d4e241684494016c8b9369433bd1dcb">CVT_V1724_CH1_DAC_CONF_ADD</a>&nbsp;&nbsp;&nbsp;0x1198</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 1 DAC Data Configuration register relative address.  <a href="#a7d4e241684494016c8b9369433bd1dcb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#ae969457fcb5ebd2eddb798e95cf81076">CVT_V1724_CH1_ADC_CONF_ADD</a>&nbsp;&nbsp;&nbsp;0x119C</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 1 Configuration register relative address.  <a href="#ae969457fcb5ebd2eddb798e95cf81076"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a7d9cd118e5b225507bbd7600bae04afe">CVT_V1724_CH1_RESERVED_ADC_DEBUG_ADD</a>&nbsp;&nbsp;&nbsp;0x11A0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 1 ADC Debug Reserved register relative address.  <a href="#a7d9cd118e5b225507bbd7600bae04afe"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a6d323d977910d9f80b43aaf4f5112bec">CVT_V1724_CH1_RESERVED_MEM_DATA_ADD</a>&nbsp;&nbsp;&nbsp;0x11A4</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 1 Memory test data Reserved register relative address.  <a href="#a6d323d977910d9f80b43aaf4f5112bec"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#aca1ac17b9ff9855b9aa5d230ff58cf38">CVT_V1724_CH1_RESERVED_MEM_ADDRESS_ADD</a>&nbsp;&nbsp;&nbsp;0x11A8</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 1 Memory test address Reserved register relative address.  <a href="#aca1ac17b9ff9855b9aa5d230ff58cf38"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a875086436aed70614e0905900b362505">CVT_V1724_CH2_RESERVED_RND_ACC_ADD</a>&nbsp;&nbsp;&nbsp;0x1214</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 2 Read Block channel broadcast reserved register relative address.  <a href="#a875086436aed70614e0905900b362505"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a5da7915001358a39d0df30fce93ad210">CVT_V1724_CH2_ZSTH_ADD</a>&nbsp;&nbsp;&nbsp;0x1224</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 2 Zero suppression threshold register relative address.  <a href="#a5da7915001358a39d0df30fce93ad210"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#ae3808d03b7ca0501198a185923135c03">CVT_V1724_CH2_THRESHOLD_ADD</a>&nbsp;&nbsp;&nbsp;0x1280</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 2 Threshold register relative address.  <a href="#ae3808d03b7ca0501198a185923135c03"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a88af40072685a76d1b3bedd1cf8bd81b">CVT_V1724_CH2_TIME_OVER_UNDER_THR_ADD</a>&nbsp;&nbsp;&nbsp;0x1284</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 2 Over/Under Threshold Samples register relative address.  <a href="#a88af40072685a76d1b3bedd1cf8bd81b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a02f098f0284e4746b3505666d91a146e">CVT_V1724_CH2_STATUS_ADD</a>&nbsp;&nbsp;&nbsp;0x1288</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 2 status register relative address.  <a href="#a02f098f0284e4746b3505666d91a146e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a76e462716db7b876453db96634b61b95">CVT_V1724_CH2_FW_REV_ADD</a>&nbsp;&nbsp;&nbsp;0x128C</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 2 firmware revision register relative address.  <a href="#a76e462716db7b876453db96634b61b95"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a90313bbdf665365de02008b61c48bc36">CVT_V1724_CH2_BUFF_OCCUPANCY_ADD</a>&nbsp;&nbsp;&nbsp;0x1294</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 2 Number of Buffers Filled register relative address.  <a href="#a90313bbdf665365de02008b61c48bc36"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#abfb113e4090c0a07d6b5eb086d281618">CVT_V1724_CH2_DAC_CONF_ADD</a>&nbsp;&nbsp;&nbsp;0x1298</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 2 DAC Data Configuration register relative address.  <a href="#abfb113e4090c0a07d6b5eb086d281618"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a1cab64c70d4c216b346bfe0d94c5625e">CVT_V1724_CH2_ADC_CONF_ADD</a>&nbsp;&nbsp;&nbsp;0x129C</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 2 Configuration register relative address.  <a href="#a1cab64c70d4c216b346bfe0d94c5625e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a2c3e90d6237a610377c684589431de0b">CVT_V1724_CH2_RESERVED_ADC_DEBUG_ADD</a>&nbsp;&nbsp;&nbsp;0x12A0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 2 ADC Debug Reserved register relative address.  <a href="#a2c3e90d6237a610377c684589431de0b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a638dd0ce1b3a9533726c64d3be7f9306">CVT_V1724_CH2_RESERVED_MEM_DATA_ADD</a>&nbsp;&nbsp;&nbsp;0x12A4</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 2 Memory test data Reserved register relative address.  <a href="#a638dd0ce1b3a9533726c64d3be7f9306"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a4b171d627fe2a7332bb9d923128fabe3">CVT_V1724_CH2_RESERVED_MEM_ADDRESS_ADD</a>&nbsp;&nbsp;&nbsp;0x12A8</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 2 Memory test address Reserved register relative address.  <a href="#a4b171d627fe2a7332bb9d923128fabe3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a7545dc581f62d882bcbf3305b70135bf">CVT_V1724_CH3_RESERVED_RND_ACC_ADD</a>&nbsp;&nbsp;&nbsp;0x1314</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 3 Read Block channel broadcast reserved register relative address.  <a href="#a7545dc581f62d882bcbf3305b70135bf"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#af57e46ff83f9cc2b7560b25c8a8a1a30">CVT_V1724_CH3_ZSTH_ADD</a>&nbsp;&nbsp;&nbsp;0x1324</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 3 Zero suppression threshold register relative address.  <a href="#af57e46ff83f9cc2b7560b25c8a8a1a30"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a8d6872e8b067d05db6dd218587b0da36">CVT_V1724_CH3_THRESHOLD_ADD</a>&nbsp;&nbsp;&nbsp;0x1380</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 3 Threshold register relative address.  <a href="#a8d6872e8b067d05db6dd218587b0da36"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a45cc4d4712e9aa4254bb0bd041ae17c8">CVT_V1724_CH3_TIME_OVER_UNDER_THR_ADD</a>&nbsp;&nbsp;&nbsp;0x1384</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 3 Over/Under Threshold Samples register relative address.  <a href="#a45cc4d4712e9aa4254bb0bd041ae17c8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#ae32b6eef54320c1fa5cf9393912244c9">CVT_V1724_CH3_STATUS_ADD</a>&nbsp;&nbsp;&nbsp;0x1388</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 3 status register relative address.  <a href="#ae32b6eef54320c1fa5cf9393912244c9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#afff2ca63e57d836bd829ab661cc98506">CVT_V1724_CH3_FW_REV_ADD</a>&nbsp;&nbsp;&nbsp;0x138C</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 3 firmware revision register relative address.  <a href="#afff2ca63e57d836bd829ab661cc98506"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#ac3bfffa2889508e1b96211b113779f36">CVT_V1724_CH3_BUFF_OCCUPANCY_ADD</a>&nbsp;&nbsp;&nbsp;0x1394</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 3 Number of Buffers Filled register relative address.  <a href="#ac3bfffa2889508e1b96211b113779f36"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a2bb6188f765d683d93ab39a2747068f6">CVT_V1724_CH3_DAC_CONF_ADD</a>&nbsp;&nbsp;&nbsp;0x1398</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 3 DAC Data Configuration register relative address.  <a href="#a2bb6188f765d683d93ab39a2747068f6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#afbd963ff2c8e214fd228c1b859da4275">CVT_V1724_CH3_ADC_CONF_ADD</a>&nbsp;&nbsp;&nbsp;0x139C</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 3 Configuration register relative address.  <a href="#afbd963ff2c8e214fd228c1b859da4275"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#ab4e598ade31921ebc6ac04351b00e9ab">CVT_V1724_CH3_RESERVED_ADC_DEBUG_ADD</a>&nbsp;&nbsp;&nbsp;0x13A0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 3 ADC Debug Reserved register relative address.  <a href="#ab4e598ade31921ebc6ac04351b00e9ab"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a2fd23593b9b7821dfc725f28718a1b42">CVT_V1724_CH3_RESERVED_MEM_DATA_ADD</a>&nbsp;&nbsp;&nbsp;0x13A4</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 3 Memory test data Reserved register relative address.  <a href="#a2fd23593b9b7821dfc725f28718a1b42"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#af91a15906340730ef0b0044ddb45c90e">CVT_V1724_CH3_RESERVED_MEM_ADDRESS_ADD</a>&nbsp;&nbsp;&nbsp;0x13A8</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 3 Memory test address Reserved register relative address.  <a href="#af91a15906340730ef0b0044ddb45c90e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a99d71571571153e600dff0b93b6879fe">CVT_V1724_CH4_RESERVED_RND_ACC_ADD</a>&nbsp;&nbsp;&nbsp;0x1414</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 4 Read Block channel broadcast reserved register relative address.  <a href="#a99d71571571153e600dff0b93b6879fe"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a9a2ce1ff514163a53629c5b54741557b">CVT_V1724_CH4_ZSTH_ADD</a>&nbsp;&nbsp;&nbsp;0x1424</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 4 Zero suppression threshold register relative address.  <a href="#a9a2ce1ff514163a53629c5b54741557b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#abdcaac2c4e326e05f4c0342077b590ce">CVT_V1724_CH4_THRESHOLD_ADD</a>&nbsp;&nbsp;&nbsp;0x1480</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 4 Threshold register relative address.  <a href="#abdcaac2c4e326e05f4c0342077b590ce"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a9a2ed1328b550514e7f411bf840911e0">CVT_V1724_CH4_TIME_OVER_UNDER_THR_ADD</a>&nbsp;&nbsp;&nbsp;0x1484</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 4 Over/Under Threshold Samples register relative address.  <a href="#a9a2ed1328b550514e7f411bf840911e0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#aa66f0acd97f52c63a0edecffd787bfaa">CVT_V1724_CH4_STATUS_ADD</a>&nbsp;&nbsp;&nbsp;0x1488</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 4 status register relative address.  <a href="#aa66f0acd97f52c63a0edecffd787bfaa"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a884c0889b4455dd85517ec1586ed1f48">CVT_V1724_CH4_FW_REV_ADD</a>&nbsp;&nbsp;&nbsp;0x148C</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 4 firmware revision register relative address.  <a href="#a884c0889b4455dd85517ec1586ed1f48"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a4f328dcfc5f7273585050cfea67e6b41">CVT_V1724_CH4_BUFF_OCCUPANCY_ADD</a>&nbsp;&nbsp;&nbsp;0x1494</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 4 Number of Buffers Filled register relative address.  <a href="#a4f328dcfc5f7273585050cfea67e6b41"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a1fb6ccd12c57b994649cc334cc98d4dc">CVT_V1724_CH4_DAC_CONF_ADD</a>&nbsp;&nbsp;&nbsp;0x1498</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 4 DAC Data Configuration register relative address.  <a href="#a1fb6ccd12c57b994649cc334cc98d4dc"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a9ac61dbc9cd829e4b49136518bc22a7a">CVT_V1724_CH4_ADC_CONF_ADD</a>&nbsp;&nbsp;&nbsp;0x149C</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 4 Configuration register relative address.  <a href="#a9ac61dbc9cd829e4b49136518bc22a7a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a4bcecf8610afe7d7cc6591e6a88cd9b6">CVT_V1724_CH4_RESERVED_ADC_DEBUG_ADD</a>&nbsp;&nbsp;&nbsp;0x14A0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 4 ADC Debug Reserved register relative address.  <a href="#a4bcecf8610afe7d7cc6591e6a88cd9b6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a204a1a9a91f721e88c86b76f10587a7a">CVT_V1724_CH4_RESERVED_MEM_DATA_ADD</a>&nbsp;&nbsp;&nbsp;0x14A4</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 4 Memory test data Reserved register relative address.  <a href="#a204a1a9a91f721e88c86b76f10587a7a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a1888095b28afb224b0e60e97f162aef5">CVT_V1724_CH4_RESERVED_MEM_ADDRESS_ADD</a>&nbsp;&nbsp;&nbsp;0x14A8</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 4 Memory test address Reserved register relative address.  <a href="#a1888095b28afb224b0e60e97f162aef5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a7ed89ca1611c17109e7bbd8c5c8c2e81">CVT_V1724_CH5_RESERVED_RND_ACC_ADD</a>&nbsp;&nbsp;&nbsp;0x1514</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 5 Read Block channel broadcast reserved register relative address.  <a href="#a7ed89ca1611c17109e7bbd8c5c8c2e81"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a8476434421051b584bd0103c211442ac">CVT_V1724_CH5_ZSTH_ADD</a>&nbsp;&nbsp;&nbsp;0x1524</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 5 Zero suppression threshold register relative address.  <a href="#a8476434421051b584bd0103c211442ac"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a3ab68d7100f6dc866e294fac692f07ec">CVT_V1724_CH5_THRESHOLD_ADD</a>&nbsp;&nbsp;&nbsp;0x1580</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 5 Threshold register relative address.  <a href="#a3ab68d7100f6dc866e294fac692f07ec"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a9e52215b2d8ca33a9e1775ca2c519775">CVT_V1724_CH5_TIME_OVER_UNDER_THR_ADD</a>&nbsp;&nbsp;&nbsp;0x1584</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 5 Over/Under Threshold Samples register relative address.  <a href="#a9e52215b2d8ca33a9e1775ca2c519775"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a321213a258b529261102132250706f87">CVT_V1724_CH5_STATUS_ADD</a>&nbsp;&nbsp;&nbsp;0x1588</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 5 status register relative address.  <a href="#a321213a258b529261102132250706f87"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#acfd42ba2c481f6c9b30d587255ff92ef">CVT_V1724_CH5_FW_REV_ADD</a>&nbsp;&nbsp;&nbsp;0x158C</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 5 firmware revision register relative address.  <a href="#acfd42ba2c481f6c9b30d587255ff92ef"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#afdd2d06cddf081a1a58b507106e784ad">CVT_V1724_CH5_BUFF_OCCUPANCY_ADD</a>&nbsp;&nbsp;&nbsp;0x1594</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 5 Number of Buffers Filled register relative address.  <a href="#afdd2d06cddf081a1a58b507106e784ad"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a82acc4689e795e9743c37f58b236a3b6">CVT_V1724_CH5_DAC_CONF_ADD</a>&nbsp;&nbsp;&nbsp;0x1598</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 5 DAC Data Configuration register relative address.  <a href="#a82acc4689e795e9743c37f58b236a3b6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#aadffb7b8c36cc42e154ac2d1422c1cc4">CVT_V1724_CH5_ADC_CONF_ADD</a>&nbsp;&nbsp;&nbsp;0x159C</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 5 Configuration register relative address.  <a href="#aadffb7b8c36cc42e154ac2d1422c1cc4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#adb3b729575bfa5ce9c0648e134b5b33f">CVT_V1724_CH5_RESERVED_ADC_DEBUG_ADD</a>&nbsp;&nbsp;&nbsp;0x15A0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 5 ADC Debug Reserved register relative address.  <a href="#adb3b729575bfa5ce9c0648e134b5b33f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a67e94f115c071c1ecbca913a2c08ddb5">CVT_V1724_CH5_RESERVED_MEM_DATA_ADD</a>&nbsp;&nbsp;&nbsp;0x15A4</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 5 Memory test data Reserved register relative address.  <a href="#a67e94f115c071c1ecbca913a2c08ddb5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a3d9c725283e9fac0f832338e3581d5d1">CVT_V1724_CH5_RESERVED_MEM_ADDRESS_ADD</a>&nbsp;&nbsp;&nbsp;0x15A8</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 5 Memory test address Reserved register relative address.  <a href="#a3d9c725283e9fac0f832338e3581d5d1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#af79090c2e1e77e73440165d4add01118">CVT_V1724_CH6_RESERVED_RND_ACC_ADD</a>&nbsp;&nbsp;&nbsp;0x1614</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 6 Read Block channel broadcast reserved register relative address.  <a href="#af79090c2e1e77e73440165d4add01118"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a38366b96a3b78ce5dc9df2a1dd929618">CVT_V1724_CH6_ZSTH_ADD</a>&nbsp;&nbsp;&nbsp;0x1624</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 6 Zero suppression threshold register relative address.  <a href="#a38366b96a3b78ce5dc9df2a1dd929618"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#aa1fbb70a892b7bc9ef196596a18a674e">CVT_V1724_CH6_THRESHOLD_ADD</a>&nbsp;&nbsp;&nbsp;0x1680</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 6 Threshold register relative address.  <a href="#aa1fbb70a892b7bc9ef196596a18a674e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a1f5b9cd9e63dbf5fc2cc0c24a02563bc">CVT_V1724_CH6_TIME_OVER_UNDER_THR_ADD</a>&nbsp;&nbsp;&nbsp;0x1684</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 6 Over/Under Threshold Samples register relative address.  <a href="#a1f5b9cd9e63dbf5fc2cc0c24a02563bc"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#ae963f80a54db1b7dbf28a21a19cd8be1">CVT_V1724_CH6_STATUS_ADD</a>&nbsp;&nbsp;&nbsp;0x1688</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 6 status register relative address.  <a href="#ae963f80a54db1b7dbf28a21a19cd8be1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a429d05326946447aab9210494d5a7b3e">CVT_V1724_CH6_FW_REV_ADD</a>&nbsp;&nbsp;&nbsp;0x168C</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 6 firmware revision register relative address.  <a href="#a429d05326946447aab9210494d5a7b3e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a59a6df2bc6312f15689dc323a86c8c0e">CVT_V1724_CH6_BUFF_OCCUPANCY_ADD</a>&nbsp;&nbsp;&nbsp;0x1694</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 6 Number of Buffers Filled register relative address.  <a href="#a59a6df2bc6312f15689dc323a86c8c0e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a4178ea1404687f9cacd4e078b5173379">CVT_V1724_CH6_DAC_CONF_ADD</a>&nbsp;&nbsp;&nbsp;0x1698</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 6 DAC Data Configuration register relative address.  <a href="#a4178ea1404687f9cacd4e078b5173379"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#ab08937726706349fa4b49d307fa35453">CVT_V1724_CH6_ADC_CONF_ADD</a>&nbsp;&nbsp;&nbsp;0x169C</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 6 Configuration register relative address.  <a href="#ab08937726706349fa4b49d307fa35453"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a759c2d0c58f83a5656ed2f3a902dd05d">CVT_V1724_CH6_RESERVED_ADC_DEBUG_ADD</a>&nbsp;&nbsp;&nbsp;0x16A0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 6 ADC Debug Reserved register relative address.  <a href="#a759c2d0c58f83a5656ed2f3a902dd05d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#aae44637074fb5d013cfb4bc85a94e4c5">CVT_V1724_CH6_RESERVED_MEM_DATA_ADD</a>&nbsp;&nbsp;&nbsp;0x16A4</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 6 Memory test data Reserved register relative address.  <a href="#aae44637074fb5d013cfb4bc85a94e4c5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a7d40b2c472e7fa7ab6c9b02c27ad4ce3">CVT_V1724_CH6_RESERVED_MEM_ADDRESS_ADD</a>&nbsp;&nbsp;&nbsp;0x16A8</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 6 Memory test address Reserved register relative address.  <a href="#a7d40b2c472e7fa7ab6c9b02c27ad4ce3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#af0dc7c6eadf8700fd541d70053017a6a">CVT_V1724_CH7_RESERVED_RND_ACC_ADD</a>&nbsp;&nbsp;&nbsp;0x1714</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 7 Read Block channel broadcast reserved register relative address.  <a href="#af0dc7c6eadf8700fd541d70053017a6a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a193ae0cd9a66776616f60c945b75b04f">CVT_V1724_CH7_ZSTH_ADD</a>&nbsp;&nbsp;&nbsp;0x1724</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 7 Zero suppression threshold register relative address.  <a href="#a193ae0cd9a66776616f60c945b75b04f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#ac7d0389be6510ba430022b0522f8cb80">CVT_V1724_CH7_THRESHOLD_ADD</a>&nbsp;&nbsp;&nbsp;0x1780</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 7 Threshold register relative address.  <a href="#ac7d0389be6510ba430022b0522f8cb80"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#ad3b292f1af4c06050202db9bb594016f">CVT_V1724_CH7_TIME_OVER_UNDER_THR_ADD</a>&nbsp;&nbsp;&nbsp;0x1784</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 7 Over/Under Threshold Samples register relative address.  <a href="#ad3b292f1af4c06050202db9bb594016f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a5457c806dd35c49bb80de07ebc4a2951">CVT_V1724_CH7_STATUS_ADD</a>&nbsp;&nbsp;&nbsp;0x1788</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 7 status register relative address.  <a href="#a5457c806dd35c49bb80de07ebc4a2951"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a0a635f0a7077550434eab0a77575f0f4">CVT_V1724_CH7_FW_REV_ADD</a>&nbsp;&nbsp;&nbsp;0x178C</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 7 firmware revision register relative address.  <a href="#a0a635f0a7077550434eab0a77575f0f4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a6eb46573e14a76cc9d705b45a8c7387b">CVT_V1724_CH7_BUFF_OCCUPANCY_ADD</a>&nbsp;&nbsp;&nbsp;0x1794</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 7 Number of Buffers Filled register relative address.  <a href="#a6eb46573e14a76cc9d705b45a8c7387b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a764cf537d6c2791c5efd3fa746d64a65">CVT_V1724_CH7_DAC_CONF_ADD</a>&nbsp;&nbsp;&nbsp;0x1798</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 7 DAC Data Configuration register relative address.  <a href="#a764cf537d6c2791c5efd3fa746d64a65"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a989720c1386b1cd167d67c8dc4b0c4af">CVT_V1724_CH7_ADC_CONF_ADD</a>&nbsp;&nbsp;&nbsp;0x179C</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 7 Configuration register relative address.  <a href="#a989720c1386b1cd167d67c8dc4b0c4af"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#ac2f2396c0a0d26bee5637f25ee247424">CVT_V1724_CH7_RESERVED_ADC_DEBUG_ADD</a>&nbsp;&nbsp;&nbsp;0x17A0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 7 ADC Debug Reserved register relative address.  <a href="#ac2f2396c0a0d26bee5637f25ee247424"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a85061cdf5d1aa3beb8e104a5e9ea7365">CVT_V1724_CH7_RESERVED_MEM_DATA_ADD</a>&nbsp;&nbsp;&nbsp;0x17A4</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 7 Memory test data Reserved register relative address.  <a href="#a85061cdf5d1aa3beb8e104a5e9ea7365"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a1d76173b9f778a7136d5442903be19da">CVT_V1724_CH7_RESERVED_MEM_ADDRESS_ADD</a>&nbsp;&nbsp;&nbsp;0x17A8</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 7 Memory test address Reserved register relative address.  <a href="#a1d76173b9f778a7136d5442903be19da"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a40021a22690c5ac7413702b49b7949dd">CVT_V1724_OUT_BUFFER_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD64</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Output buffer data buffer.  <a href="#a40021a22690c5ac7413702b49b7949dd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a820f0829d85cc2efdde2609eb91dae68">CVT_V1724_BROAD_CH_CTRL_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Control channel broadcast register data size (Write only).  <a href="#a820f0829d85cc2efdde2609eb91dae68"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#ade3d30547e12323df9e16bf0a1d80fb2">CVT_V1724_BROAD_CH_SET_CTRL_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Set control channel broadcast register data size (Write only).  <a href="#ade3d30547e12323df9e16bf0a1d80fb2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#add7dd632a915d30fe6c443662e7ee48b">CVT_V1724_BROAD_CH_CLEAR_CTRL_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clear control channel broadcast register data size (Write only).  <a href="#add7dd632a915d30fe6c443662e7ee48b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a78555039c07cbb214035350054e5d5ca">CVT_V1724_BROAD_NUM_BLOCK_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of blocks broadcast register data size(Write only).  <a href="#a78555039c07cbb214035350054e5d5ca"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a20e26a97640c77c6d85749a9ee6ce401">CVT_V1724_BROAD_CH_BUFF_FLUSH_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of buffers to be removed channel broadcast register data size(Write only).  <a href="#a20e26a97640c77c6d85749a9ee6ce401"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#aaf0ce72c98174f55bf596ae036a8a5c7">CVT_V1724_BROAD_CH_RND_ACC_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Parameters to Random access channel broadcast register data size (Write only).  <a href="#aaf0ce72c98174f55bf596ae036a8a5c7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a0defcb68348b39fbc684bf0e1926f948">CVT_V1724_BROAD_CH_CUSSIZE_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Custom Size channel broadcast register data size (Write only).  <a href="#a0defcb68348b39fbc684bf0e1926f948"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a454d307c74e4a6f6183a05c66262a6e9">CVT_V1724_BROAD_CH_ZSTH_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Zero suppression threshold channel broadcast register data size (Write only).  <a href="#a454d307c74e4a6f6183a05c66262a6e9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a030815a3d959f1eed68a5ff356caaa69">CVT_V1724_BROAD_ADC_CONF_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC configuration broadcast register data size (Write only).  <a href="#a030815a3d959f1eed68a5ff356caaa69"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a3f3199f999d4279bf84490c8b16df731">CVT_V1724_ACQ_CONTROL_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Acquisiton Control register data size.  <a href="#a3f3199f999d4279bf84490c8b16df731"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#adb2e2b42e0e4792f1f1c44f184b9cda5">CVT_V1724_ACQ_STATUS_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Acquisiton Status register data size.  <a href="#adb2e2b42e0e4792f1f1c44f184b9cda5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a788e777129f75637284d7088363d1de3">CVT_V1724_SW_TRIGGER_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Software trigger register data size.  <a href="#a788e777129f75637284d7088363d1de3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a6a9728d4a0b8202ba7b8f1a1da49fef8">CVT_V1724_TRIGGER_SRC_ENABLE_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Trigger source enable register data size.  <a href="#a6a9728d4a0b8202ba7b8f1a1da49fef8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a5060b87c9024361fdc485f2d69854651">CVT_V1724_FP_TRIGGER_OUT_ENABLE_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Front panel trigger out enable mask register data size.  <a href="#a5060b87c9024361fdc485f2d69854651"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a3868745ab41eec4efb11ca95684ae158">CVT_V1724_POST_TRIG_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Post trigger register data size.  <a href="#a3868745ab41eec4efb11ca95684ae158"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#aec4968291a934d2f509584ed3a4360fa">CVT_V1724_FRONT_PANEL_IO_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Front panel IO register data size.  <a href="#aec4968291a934d2f509584ed3a4360fa"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#adbcd1c86eccd9c65c4bc3b91eecbd7bb">CVT_V1724_FRONT_PANEL_IO_CTRL_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Front panel IO Control register data size.  <a href="#adbcd1c86eccd9c65c4bc3b91eecbd7bb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a2467030156be01f1f0db9ca7760178fb">CVT_V1724_CH_ENABLE_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel enable mask register data size.  <a href="#a2467030156be01f1f0db9ca7760178fb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a04268cd2bb31ffc09794cb0bbc978cf6">CVT_V1724_FW_REV_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Firmware Revision register data size.  <a href="#a04268cd2bb31ffc09794cb0bbc978cf6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a0e3b0e0bfb9b499093a51155dc7dd01e">CVT_V1724_DOWNSAMPLE_FACT_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">DownSample factor register data size.  <a href="#a0e3b0e0bfb9b499093a51155dc7dd01e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#ad08b5772d4c7e2d16063397ad21bc34b">CVT_V1724_EVENT_STORED_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Event stored register data size.  <a href="#ad08b5772d4c7e2d16063397ad21bc34b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a87f7ffa5fbc5d92025c8cbb8e863bea5">CVT_V1724_MON_SET_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Monitor output set register data size.  <a href="#a87f7ffa5fbc5d92025c8cbb8e863bea5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#abf37aba0e03280249146f65100d4c64e">CVT_V1724_SW_SYNC_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Sw sync register data size.  <a href="#abf37aba0e03280249146f65100d4c64e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a2fdd9c6826ef6b218e06540d099e1b34">CVT_V1724_BOARD_INFO_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Board's information register data size.  <a href="#a2fdd9c6826ef6b218e06540d099e1b34"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a26675f1534718281304f2206fc59dabf">CVT_V1724_MON_MODE_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Monitor output mode register data size.  <a href="#a26675f1534718281304f2206fc59dabf"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#af63ffe8b861d8e1e9fa678a6b3223a5b">CVT_V1724_TEST_IO_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">I/O Test register data size.  <a href="#af63ffe8b861d8e1e9fa678a6b3223a5b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#af242833f9c18e6bd1c1c083088600209">CVT_V1724_VME_CONTROL_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">VME Control register data size.  <a href="#af242833f9c18e6bd1c1c083088600209"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a1bb56380f4d6fbb5e882e8ee21bf96a0">CVT_V1724_VME_STATUS_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">VME Status register data size.  <a href="#a1bb56380f4d6fbb5e882e8ee21bf96a0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a50527f112b4140e0302ceb2ec438e9f1">CVT_V1724_BOARD_ID_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Geo Address register data size.  <a href="#a50527f112b4140e0302ceb2ec438e9f1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a8e90646dcfffa7023cc3429909efe9c7">CVT_V1724_MCST_CBLT_ADD_CTRL_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">MCST/CBLT Address and control register data size.  <a href="#a8e90646dcfffa7023cc3429909efe9c7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a712477d609994e6a07519a6cce85cc0d">CVT_V1724_RELOCATION_ADDRESS_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Relocation address register data size.  <a href="#a712477d609994e6a07519a6cce85cc0d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#ab68eeeeedad82f42bfc8b10e3a50fa5c">CVT_V1724_INT_STATUS_ID_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt status id register data size.  <a href="#ab68eeeeedad82f42bfc8b10e3a50fa5c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a9362c09036683e73359adb3ef869bbdf">CVT_V1724_INT_EVENT_NUM_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt event number register data size.  <a href="#a9362c09036683e73359adb3ef869bbdf"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#af7ce993641f9cf4bc62c5a3755ae9a43">CVT_V1724_BLT_EVENT_NUM_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">BLT event number register data size.  <a href="#af7ce993641f9cf4bc62c5a3755ae9a43"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a852a8b0bbf25057b546be1041b3da942">CVT_V1724_SCRATCH_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Scratch register data size.  <a href="#a852a8b0bbf25057b546be1041b3da942"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a0fddc5e9f44d51a94ae47ba3fb66893f">CVT_V1724_SW_RESET_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Software reset register data size.  <a href="#a0fddc5e9f44d51a94ae47ba3fb66893f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a5b6ba05c23f0dc05eee8758f06989f5b">CVT_V1724_SW_CLEAR_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Software clear register data size.  <a href="#a5b6ba05c23f0dc05eee8758f06989f5b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#aa6a4d300565ed08242a17dede32e2d1a">CVT_V1724_FLASH_EN_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Flash enable data size.  <a href="#aa6a4d300565ed08242a17dede32e2d1a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a1709d1a6a8470c9a5c7f5c6b55450099">CVT_V1724_FLASH_DATA_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Flash data data size.  <a href="#a1709d1a6a8470c9a5c7f5c6b55450099"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#ac17f99e9265dbebd4ec080445d2ce6d9">CVT_V1724_RELOAD_CONFIG_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configuration Reload data size.  <a href="#ac17f99e9265dbebd4ec080445d2ce6d9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a16d31d78b545bf2efc176d22d9059096">CVT_V1724_BASE_ADDRESS_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Base Address data size.  <a href="#a16d31d78b545bf2efc176d22d9059096"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a13712c5c8dcb1a1f75bb771f28af0537">CVT_V1724_ROM_CHKSUM_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configuration ROM checksum data size.  <a href="#a13712c5c8dcb1a1f75bb771f28af0537"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#afd3f98cb76cefcfb193e964c96b6d7d9">CVT_V1724_ROM_CHKSUM_LEN_2_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configuration ROM checksum length (MSB) data size.  <a href="#afd3f98cb76cefcfb193e964c96b6d7d9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a0c3fedc5ca42a6811a8e87d0cf31d559">CVT_V1724_ROM_CHKSUM_LEN_1_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configuration ROM checksum length data size.  <a href="#a0c3fedc5ca42a6811a8e87d0cf31d559"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a3f897fa12ffeab94a4c176cb2d7783c5">CVT_V1724_ROM_CHKSUM_LEN_0_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configuration ROM checksum length (LSB) data size.  <a href="#a3f897fa12ffeab94a4c176cb2d7783c5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a36a3dd8b4cc5c4d12189cd2eb90c439e">CVT_V1724_ROM_CONST_2_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configuration ROM constant (MSB) data size.  <a href="#a36a3dd8b4cc5c4d12189cd2eb90c439e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a3d45b61abfa7ef46420697bdbd813fb8">CVT_V1724_ROM_CONST_1_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configuration ROM constant data size.  <a href="#a3d45b61abfa7ef46420697bdbd813fb8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#abc07bbccca94d0cf20e8377a350ad367">CVT_V1724_ROM_CONST_0_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configuration ROM constant (LSB) data size.  <a href="#abc07bbccca94d0cf20e8377a350ad367"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a4ea53e7b8cac2fc96134519a7c6c071a">CVT_V1724_ROM_C_CODE_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configuration ROM c_code data size.  <a href="#a4ea53e7b8cac2fc96134519a7c6c071a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a89c882629af1a74cae248a0de9fa7d0b">CVT_V1724_ROM_R_CODE_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configuration ROM r_code data size.  <a href="#a89c882629af1a74cae248a0de9fa7d0b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a2c826cdf3f4f438dff8797d2dea86382">CVT_V1724_ROM_OUI_2_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configuration ROM Manufacturer identifier (IEEE OUI) (MSB) data size.  <a href="#a2c826cdf3f4f438dff8797d2dea86382"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#ab1ecc389ae20b3b801cb3a949e652bdd">CVT_V1724_ROM_OUI_1_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configuration ROM Manufacturer identifier (IEEE OUI) data size.  <a href="#ab1ecc389ae20b3b801cb3a949e652bdd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a9a688302865680e6c85d2d2a9620edc7">CVT_V1724_ROM_OUI_0_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configuration ROM Manufacturer identifier (IEEE OUI) (LSB) data size.  <a href="#a9a688302865680e6c85d2d2a9620edc7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a5d5cc4f9fb9bdb7448500dfa562d0223">CVT_V1724_ROM_VERSION_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configuration ROM Purchased version of the Mod.V1724 data size.  <a href="#a5d5cc4f9fb9bdb7448500dfa562d0223"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#ae090608a26532f991ad994742ca8d7dc">CVT_V1724_ROM_BOARD_ID_2_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configuration ROM Board identifier (MSB) data size.  <a href="#ae090608a26532f991ad994742ca8d7dc"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a52946f4742ec308789d67786c58e6a5d">CVT_V1724_ROM_BOARD_ID_1_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configuration ROM Board identifier data size.  <a href="#a52946f4742ec308789d67786c58e6a5d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a5b0fd93b4323d7240e10009d13121aa8">CVT_V1724_ROM_BOARD_ID_0_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configuration ROM Board identifier (LSB) data size.  <a href="#a5b0fd93b4323d7240e10009d13121aa8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#af37b270b1e11fe6606dec0f215db22d2">CVT_V1724_ROM_REVISION_3_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configuration ROM Hardware revision identifier data size.  <a href="#af37b270b1e11fe6606dec0f215db22d2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#ac023725bc3e25684c0516dbf0df2e9cb">CVT_V1724_ROM_REVISION_2_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configuration ROM Hardware revision identifier data size.  <a href="#ac023725bc3e25684c0516dbf0df2e9cb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a1ed09a7437acf957dec96f0c6d910ea0">CVT_V1724_ROM_REVISION_1_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configuration ROM Hardware revision identifier data size.  <a href="#a1ed09a7437acf957dec96f0c6d910ea0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#ac30c39b5b37834ee02cd0d446f48f157">CVT_V1724_ROM_REVISION_0_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configuration ROM Hardware revision identifier data size.  <a href="#ac30c39b5b37834ee02cd0d446f48f157"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a250ebe49fd2288b1c17b20ed1ecd58e0">CVT_V1724_ROM_SERIAL_1_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configuration ROM Serial number (MSB) data size.  <a href="#a250ebe49fd2288b1c17b20ed1ecd58e0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#ad55e01be6fbf941344deb2a54bc51666">CVT_V1724_ROM_SERIAL_0_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configuration ROM Serial number (LSB) data size.  <a href="#ad55e01be6fbf941344deb2a54bc51666"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#ab3f8963e33ef4fd9ca3efd6f62c28265">CVT_V1724_ROM_VCXO_TYPE_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configuration ROM VCXO type data size.  <a href="#ab3f8963e33ef4fd9ca3efd6f62c28265"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a916db45aa19164699cbca9644dac0d31">CVT_V1724_CH0_RESERVED_RND_ACC_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 0 Read Block channel broadcast reserved register data size.  <a href="#a916db45aa19164699cbca9644dac0d31"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#ae95bf0c9f13fceb0ff34d27e489fb4a0">CVT_V1724_CH0_ZSTH_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Ch 0 Zero suppression threshold register data size).  <a href="#ae95bf0c9f13fceb0ff34d27e489fb4a0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#adb3ce49e1d72d9ed054751a3270c94ad">CVT_V1724_CH0_THRESHOLD_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 0 Threshold register data size.  <a href="#adb3ce49e1d72d9ed054751a3270c94ad"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#abe177a786e15b3338d1cf75fd6cfaa5e">CVT_V1724_CH0_TIME_OVER_UNDER_THR_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 0 Over/Under Threshold Samples register data size.  <a href="#abe177a786e15b3338d1cf75fd6cfaa5e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#aa706abf370a02722d67ff145b7a1d1f0">CVT_V1724_CH0_STATUS_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 0 status register data size.  <a href="#aa706abf370a02722d67ff145b7a1d1f0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a0acd2d52433cd988dc422c7be005ee90">CVT_V1724_CH0_FW_REV_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 0 firmware revision register data size.  <a href="#a0acd2d52433cd988dc422c7be005ee90"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a306b45ffd3db33dc5bbdc8fbd466fe05">CVT_V1724_CH0_BUFF_OCCUPANCY_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 0 Number of Buffers Filled register data size.  <a href="#a306b45ffd3db33dc5bbdc8fbd466fe05"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#af86a9a720de2e21ccb1c5c4581b3d38a">CVT_V1724_CH0_DAC_CONF_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 0 DAC Data Configuration register data size.  <a href="#af86a9a720de2e21ccb1c5c4581b3d38a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#aaf5cd0982346e3fd7cb9875b7fdf3b1f">CVT_V1724_CH0_ADC_CONF_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 0 Configuration register data size.  <a href="#aaf5cd0982346e3fd7cb9875b7fdf3b1f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#aee0e192ca186d11bafff518b132a918c">CVT_V1724_CH0_RESERVED_ADC_DEBUG_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 0 ADC Debug Reserved register data size.  <a href="#aee0e192ca186d11bafff518b132a918c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#ac055c4d82f9d0ace74ada5a67ad1b8e6">CVT_V1724_CH0_RESERVED_MEM_DATA_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 0 Memory test data Reserved register data size.  <a href="#ac055c4d82f9d0ace74ada5a67ad1b8e6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#abeb17c58f34d06ac6384c74bfd3c28f1">CVT_V1724_CH0_RESERVED_MEM_ADDRESS_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 0 Memory test address Reserved register data size.  <a href="#abeb17c58f34d06ac6384c74bfd3c28f1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a7521db80939c43314844a7e6241c4895">CVT_V1724_CH1_RESERVED_RND_ACC_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 1 Read Block channel broadcast reserved register data size.  <a href="#a7521db80939c43314844a7e6241c4895"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#afa15d9ff27bf22afc47dd2c13c98c7a5">CVT_V1724_CH1_ZSTH_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Ch 1 Zero suppression threshold register data size).  <a href="#afa15d9ff27bf22afc47dd2c13c98c7a5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a0eb23b3e5e48a5ba028175fe96c12dc8">CVT_V1724_CH1_THRESHOLD_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 1 Threshold register data size.  <a href="#a0eb23b3e5e48a5ba028175fe96c12dc8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#afd5b1d6ad5b8abf30f7e29bbffcc3531">CVT_V1724_CH1_TIME_OVER_UNDER_THR_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 1 Over/Under Threshold Samples register data size.  <a href="#afd5b1d6ad5b8abf30f7e29bbffcc3531"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a4bb778d1a6e2a9e8a48ccb97291280da">CVT_V1724_CH1_STATUS_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 1 status register data size.  <a href="#a4bb778d1a6e2a9e8a48ccb97291280da"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#aca887ea6721b02cba3bdc8696f628956">CVT_V1724_CH1_FW_REV_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 1 firmware revision register data size.  <a href="#aca887ea6721b02cba3bdc8696f628956"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#ae7446b8b3e1f430650f6f0e2be09c04f">CVT_V1724_CH1_BUFF_OCCUPANCY_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 1 Number of Buffers Filled register data size.  <a href="#ae7446b8b3e1f430650f6f0e2be09c04f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a8e7c2598723c57fe62c5aa65af51a234">CVT_V1724_CH1_DAC_CONF_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 1 DAC Data Configuration register data size.  <a href="#a8e7c2598723c57fe62c5aa65af51a234"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a4efff28761a19780c881912c5afc2a65">CVT_V1724_CH1_ADC_CONF_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 1 Configuration register data size.  <a href="#a4efff28761a19780c881912c5afc2a65"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a1664ec20583e51e89ec2c1f5fc05e0d5">CVT_V1724_CH1_RESERVED_ADC_DEBUG_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 1 ADC Debug Reserved register data size.  <a href="#a1664ec20583e51e89ec2c1f5fc05e0d5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#aaf49cbb118d3fbafe9b17cb795f72d83">CVT_V1724_CH1_RESERVED_MEM_DATA_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 1 Memory test data Reserved register data size.  <a href="#aaf49cbb118d3fbafe9b17cb795f72d83"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a09243a2ae6d8c047b4ce5d01341bb4c2">CVT_V1724_CH1_RESERVED_MEM_ADDRESS_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 1 Memory test address Reserved register data size.  <a href="#a09243a2ae6d8c047b4ce5d01341bb4c2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a940f00597ddc6affdf9dc30943ad0ceb">CVT_V1724_CH2_RESERVED_RND_ACC_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 2 Read Block channel broadcast reserved register data size.  <a href="#a940f00597ddc6affdf9dc30943ad0ceb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#ac87a40fee1926c827c29358c5f9a97bc">CVT_V1724_CH2_ZSTH_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Ch 2 Zero suppression threshold register data size).  <a href="#ac87a40fee1926c827c29358c5f9a97bc"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a90abe96723354753940b443d1674bace">CVT_V1724_CH2_THRESHOLD_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 2 Threshold register data size.  <a href="#a90abe96723354753940b443d1674bace"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a24f16747a185620d770dd6e5e1f5370e">CVT_V1724_CH2_TIME_OVER_UNDER_THR_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 2 Over/Under Threshold Samples register data size.  <a href="#a24f16747a185620d770dd6e5e1f5370e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a20252a0f2ebcdb31cce241d4a8c4624a">CVT_V1724_CH2_STATUS_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 2 status register data size.  <a href="#a20252a0f2ebcdb31cce241d4a8c4624a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a452765c9b72ca70545cdf8c24ca07ab9">CVT_V1724_CH2_FW_REV_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 2 firmware revision register data size.  <a href="#a452765c9b72ca70545cdf8c24ca07ab9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a61c3ba0908ef466b26978addcec0eadf">CVT_V1724_CH2_BUFF_OCCUPANCY_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 2 Number of Buffers Filled register data size.  <a href="#a61c3ba0908ef466b26978addcec0eadf"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a077e3c71f3db01468a337a8accceb1cd">CVT_V1724_CH2_DAC_CONF_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 2 DAC Data Configuration register data size.  <a href="#a077e3c71f3db01468a337a8accceb1cd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#aed99123c537d1b666c7d618d4d302d8b">CVT_V1724_CH2_ADC_CONF_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 2 Configuration register data size.  <a href="#aed99123c537d1b666c7d618d4d302d8b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a7bfc26236ee5694aed8f88d6fd99c749">CVT_V1724_CH2_RESERVED_ADC_DEBUG_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 2 ADC Debug Reserved register data size.  <a href="#a7bfc26236ee5694aed8f88d6fd99c749"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a6d3b1432eab605682ebd83c855600739">CVT_V1724_CH2_RESERVED_MEM_DATA_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 2 Memory test data Reserved register data size.  <a href="#a6d3b1432eab605682ebd83c855600739"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#ad4817b7ff4b0d731c1521c9a2fb55ce6">CVT_V1724_CH2_RESERVED_MEM_ADDRESS_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 2 Memory test address Reserved register data size.  <a href="#ad4817b7ff4b0d731c1521c9a2fb55ce6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a0c1b642429372b994efc3b9401afdb95">CVT_V1724_CH3_RESERVED_RND_ACC_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 3 Read Block channel broadcast reserved register data size.  <a href="#a0c1b642429372b994efc3b9401afdb95"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a53558cc13c7e71780b1610d0e00de009">CVT_V1724_CH3_ZSTH_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Ch 3 Zero suppression threshold register data size).  <a href="#a53558cc13c7e71780b1610d0e00de009"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#afd0650260791c72e61a9cf6c62162d28">CVT_V1724_CH3_THRESHOLD_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 3 Threshold register data size.  <a href="#afd0650260791c72e61a9cf6c62162d28"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a408d5e42885ca59914ab3ec227e98319">CVT_V1724_CH3_TIME_OVER_UNDER_THR_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 3 Over/Under Threshold Samples register data size.  <a href="#a408d5e42885ca59914ab3ec227e98319"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#ac02e21ce29fe156a1695b11c4689a654">CVT_V1724_CH3_STATUS_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 3 status register data size.  <a href="#ac02e21ce29fe156a1695b11c4689a654"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#ae4f4fddb3484dbb0662ce69f294c99c8">CVT_V1724_CH3_FW_REV_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 3 firmware revision register data size.  <a href="#ae4f4fddb3484dbb0662ce69f294c99c8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a226d4dde9b553cf142fa3674074a0cac">CVT_V1724_CH3_BUFF_OCCUPANCY_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 3 Number of Buffers Filled register data size.  <a href="#a226d4dde9b553cf142fa3674074a0cac"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a086f60bc76c55149f7060ec68079651a">CVT_V1724_CH3_DAC_CONF_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 3 DAC Data Configuration register data size.  <a href="#a086f60bc76c55149f7060ec68079651a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a5ab6a28a4726ba65250f42e6b068e3a8">CVT_V1724_CH3_ADC_CONF_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 3 Configuration register data size.  <a href="#a5ab6a28a4726ba65250f42e6b068e3a8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a0a514b187ea4b381a757cfd625585c8f">CVT_V1724_CH3_RESERVED_ADC_DEBUG_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 3 ADC Debug Reserved register data size.  <a href="#a0a514b187ea4b381a757cfd625585c8f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#ad9824be67566033ab85649c491108f38">CVT_V1724_CH3_RESERVED_MEM_DATA_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 3 Memory test data Reserved register data size.  <a href="#ad9824be67566033ab85649c491108f38"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a5b1c1c72a17fbfdbe7f65aa5469235c6">CVT_V1724_CH3_RESERVED_MEM_ADDRESS_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 3 Memory test address Reserved register data size.  <a href="#a5b1c1c72a17fbfdbe7f65aa5469235c6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#aa0ad0825487bdcbc7f2a8cdd95d0bc28">CVT_V1724_CH4_RESERVED_RND_ACC_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 4 Read Block channel broadcast reserved register data size.  <a href="#aa0ad0825487bdcbc7f2a8cdd95d0bc28"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a68ca19918778cf48e968204e849a9839">CVT_V1724_CH4_ZSTH_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Ch 4 Zero suppression threshold register data size).  <a href="#a68ca19918778cf48e968204e849a9839"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a6dab32e6e8ed3b0362f2edeafba7658d">CVT_V1724_CH4_THRESHOLD_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 4 Threshold register data size.  <a href="#a6dab32e6e8ed3b0362f2edeafba7658d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a0b47c2bc2ce22c382f080d391bd97d6f">CVT_V1724_CH4_TIME_OVER_UNDER_THR_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 4 Over/Under Threshold Samples register data size.  <a href="#a0b47c2bc2ce22c382f080d391bd97d6f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a121781e06d8732a53dd032149b38842b">CVT_V1724_CH4_STATUS_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 4 status register data size.  <a href="#a121781e06d8732a53dd032149b38842b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a5fdbe31e41759f4a5f41d9f4f88ec37c">CVT_V1724_CH4_FW_REV_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 4 firmware revision register data size.  <a href="#a5fdbe31e41759f4a5f41d9f4f88ec37c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a26f79fa1fc66ccda05f2f12fcfaf2bec">CVT_V1724_CH4_BUFF_OCCUPANCY_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 4 Number of Buffers Filled register data size.  <a href="#a26f79fa1fc66ccda05f2f12fcfaf2bec"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a10bb21b2f480a1f151b9460a3e1018a1">CVT_V1724_CH4_DAC_CONF_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 4 DAC Data Configuration register data size.  <a href="#a10bb21b2f480a1f151b9460a3e1018a1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#ad1bbec4f2a0cae0afb7b2a1f90f220f0">CVT_V1724_CH4_ADC_CONF_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 4 Configuration register data size.  <a href="#ad1bbec4f2a0cae0afb7b2a1f90f220f0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a55e9bd3eddab5efcda991e998ad1aed6">CVT_V1724_CH4_RESERVED_ADC_DEBUG_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 4 ADC Debug Reserved register data size.  <a href="#a55e9bd3eddab5efcda991e998ad1aed6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a6906911a29c11a14fb09e7b7d850eef7">CVT_V1724_CH4_RESERVED_MEM_DATA_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 4 Memory test data Reserved register data size.  <a href="#a6906911a29c11a14fb09e7b7d850eef7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a7a7e05f6757c5643338a978aa97a4872">CVT_V1724_CH4_RESERVED_MEM_ADDRESS_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 4 Memory test address Reserved register data size.  <a href="#a7a7e05f6757c5643338a978aa97a4872"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a9f8f8f527e7421d243f079cd3d5e8e57">CVT_V1724_CH5_RESERVED_RND_ACC_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 5 Read Block channel broadcast reserved register data size.  <a href="#a9f8f8f527e7421d243f079cd3d5e8e57"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a983230b9c68c8b0bd019b1f71b67f61c">CVT_V1724_CH5_ZSTH_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Ch 5 Zero suppression threshold register data size).  <a href="#a983230b9c68c8b0bd019b1f71b67f61c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a8b0434a8eb56a781de0072b3449e0815">CVT_V1724_CH5_THRESHOLD_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 5 Threshold register data size.  <a href="#a8b0434a8eb56a781de0072b3449e0815"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a70af898a86a41418fc9322b39af3b18e">CVT_V1724_CH5_TIME_OVER_UNDER_THR_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 5 Over/Under Threshold Samples register data size.  <a href="#a70af898a86a41418fc9322b39af3b18e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a2f9239c863a0a39bff2a1b01766d98ec">CVT_V1724_CH5_STATUS_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 5 status register data size.  <a href="#a2f9239c863a0a39bff2a1b01766d98ec"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a9d085258d55bc23071a6a7808ce9c2ee">CVT_V1724_CH5_FW_REV_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 5 firmware revision register data size.  <a href="#a9d085258d55bc23071a6a7808ce9c2ee"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#aef266504d006778f526794647c5d38d6">CVT_V1724_CH5_BUFF_OCCUPANCY_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 5 Number of Buffers Filled register data size.  <a href="#aef266504d006778f526794647c5d38d6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a227c227c59375e6815b6fd71500108d9">CVT_V1724_CH5_DAC_CONF_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 5 DAC Data Configuration register data size.  <a href="#a227c227c59375e6815b6fd71500108d9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#ac2c322d951b97c5802dc8aaf930c9d07">CVT_V1724_CH5_ADC_CONF_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 5 Configuration register data size.  <a href="#ac2c322d951b97c5802dc8aaf930c9d07"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a5da1a0c71944d880708513876ea67e48">CVT_V1724_CH5_RESERVED_ADC_DEBUG_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 5 ADC Debug Reserved register data size.  <a href="#a5da1a0c71944d880708513876ea67e48"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#ada2055c551afd1d43487452a84b28c19">CVT_V1724_CH5_RESERVED_MEM_DATA_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 5 Memory test data Reserved register data size.  <a href="#ada2055c551afd1d43487452a84b28c19"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a19b57cebe96db0fabde640c68f7e0790">CVT_V1724_CH5_RESERVED_MEM_ADDRESS_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 5 Memory test address Reserved register data size.  <a href="#a19b57cebe96db0fabde640c68f7e0790"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#af5efbf2166a156768e2e261dd7b49c20">CVT_V1724_CH6_RESERVED_RND_ACC_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 6 Read Block channel broadcast reserved register data size.  <a href="#af5efbf2166a156768e2e261dd7b49c20"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#ad3ceb4ba305bbb24a6bc4e5b68226e4a">CVT_V1724_CH6_ZSTH_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Ch 6 Zero suppression threshold register data size).  <a href="#ad3ceb4ba305bbb24a6bc4e5b68226e4a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#af5a5a78aa3634cf47644fb919d34be63">CVT_V1724_CH6_THRESHOLD_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 6 Threshold register data size.  <a href="#af5a5a78aa3634cf47644fb919d34be63"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a1291a904d16fa1b181f295dea75e5c4c">CVT_V1724_CH6_TIME_OVER_UNDER_THR_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 6 Over/Under Threshold Samples register data size.  <a href="#a1291a904d16fa1b181f295dea75e5c4c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#aea2c49af612d4c23d81cfbc7d8d41b07">CVT_V1724_CH6_STATUS_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 6 status register data size.  <a href="#aea2c49af612d4c23d81cfbc7d8d41b07"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a4d3847ff80c367e1dbb39ca64bec4bee">CVT_V1724_CH6_FW_REV_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 6 firmware revision register data size.  <a href="#a4d3847ff80c367e1dbb39ca64bec4bee"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#abbcaa25bde7079b3a0029aacd630d7ec">CVT_V1724_CH6_BUFF_OCCUPANCY_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 6 Number of Buffers Filled register data size.  <a href="#abbcaa25bde7079b3a0029aacd630d7ec"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#aa2ed89196359f17b62d3bdaba2042b4a">CVT_V1724_CH6_DAC_CONF_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 6 DAC Data Configuration register data size.  <a href="#aa2ed89196359f17b62d3bdaba2042b4a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#aaff8e75e5c2fb6a3808838749fb98c60">CVT_V1724_CH6_ADC_CONF_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 6 Configuration register data size.  <a href="#aaff8e75e5c2fb6a3808838749fb98c60"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a0051f52bb2f7687671c46d8f8df506a3">CVT_V1724_CH6_RESERVED_ADC_DEBUG_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 6 ADC Debug Reserved register data size.  <a href="#a0051f52bb2f7687671c46d8f8df506a3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#aff6108527d8f9e28777ab32415c24eae">CVT_V1724_CH6_RESERVED_MEM_DATA_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 6 Memory test data Reserved register data size.  <a href="#aff6108527d8f9e28777ab32415c24eae"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a884480cd1b697d87b97ad7b8321cd9d2">CVT_V1724_CH6_RESERVED_MEM_ADDRESS_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 6 Memory test address Reserved register data size.  <a href="#a884480cd1b697d87b97ad7b8321cd9d2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#aca6c69bb1e24a8a80ec59f5c58a7b577">CVT_V1724_CH7_RESERVED_RND_ACC_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 7 Read Block channel broadcast reserved register data size.  <a href="#aca6c69bb1e24a8a80ec59f5c58a7b577"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a370eecc040a8efb6284875533a1fbf6a">CVT_V1724_CH7_ZSTH_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Ch 7 Zero suppression threshold register data size).  <a href="#a370eecc040a8efb6284875533a1fbf6a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a4cf520620d3520b9aae6435333e0d8fe">CVT_V1724_CH7_THRESHOLD_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 7 Threshold register data size.  <a href="#a4cf520620d3520b9aae6435333e0d8fe"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a4b61dbc72813ac1b93ceeaea58bcff98">CVT_V1724_CH7_TIME_OVER_UNDER_THR_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 7 Over/Under Threshold Samples register data size.  <a href="#a4b61dbc72813ac1b93ceeaea58bcff98"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a05e78aca85b4f01cf257aec9e16c7a5d">CVT_V1724_CH7_STATUS_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 7 status register data size.  <a href="#a05e78aca85b4f01cf257aec9e16c7a5d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a02b77ad552a0f4d2ebab16c0997ae27f">CVT_V1724_CH7_FW_REV_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 7 firmware revision register data size.  <a href="#a02b77ad552a0f4d2ebab16c0997ae27f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a26fe69cd9ae39cd4fa05accaa61e9623">CVT_V1724_CH7_BUFF_OCCUPANCY_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 7 Number of Buffers Filled register data size.  <a href="#a26fe69cd9ae39cd4fa05accaa61e9623"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#aaf11e384558faf1d356c93ccd88141dd">CVT_V1724_CH7_DAC_CONF_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 7 DAC Data Configuration register data size.  <a href="#aaf11e384558faf1d356c93ccd88141dd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#ae5f0cbe44c5cfd43e06c2e94adba58ab">CVT_V1724_CH7_ADC_CONF_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 7 Configuration register data size.  <a href="#ae5f0cbe44c5cfd43e06c2e94adba58ab"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a914ef5878d7d03494b9f0f6571dccb05">CVT_V1724_CH7_RESERVED_ADC_DEBUG_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 7 ADC Debug Reserved register data size.  <a href="#a914ef5878d7d03494b9f0f6571dccb05"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#aa547b0669cbee17a3fcb9e9939723a88">CVT_V1724_CH7_RESERVED_MEM_DATA_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 7 Memory test data Reserved register data size.  <a href="#aa547b0669cbee17a3fcb9e9939723a88"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#abbb3f483873c8c35d4b501207bf6617d">CVT_V1724_CH7_RESERVED_MEM_ADDRESS_DATA_SIZE</a>&nbsp;&nbsp;&nbsp;cvD32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 7 Memory test address Reserved register data size.  <a href="#abbb3f483873c8c35d4b501207bf6617d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a83926c4d38edaae69772e432efff0b11">CVT_V1724_OUT_BUFFER_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_MBLT</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Output buffer data buffer address modifier.  <a href="#a83926c4d38edaae69772e432efff0b11"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a1a280b6fe3d5b5ad2d453705069462e7">CVT_V1724_BROAD_CH_CTRL_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Control channel broadcast register address modifier (Write only).  <a href="#a1a280b6fe3d5b5ad2d453705069462e7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#ae7bbe14ef6984476a6fe0256c4116c37">CVT_V1724_BROAD_CH_SET_CTRL_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Set control channel broadcast register address modifier (Write only).  <a href="#ae7bbe14ef6984476a6fe0256c4116c37"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#ac8d099f62193b16ec7f029835d551d1c">CVT_V1724_BROAD_CH_CLEAR_CTRL_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clear control channel broadcast register address modifier (Write only).  <a href="#ac8d099f62193b16ec7f029835d551d1c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#aed104d0142c91eeabf6a68d57d38f13a">CVT_V1724_BROAD_NUM_BLOCK_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of blocks broadcast register address modifiere(Write only).  <a href="#aed104d0142c91eeabf6a68d57d38f13a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a0736ee71ff97739658a4b6c8d95bee45">CVT_V1724_BROAD_CH_BUFF_FLUSH_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of buffers to be removed channel broadcast register address modifiere(Write only).  <a href="#a0736ee71ff97739658a4b6c8d95bee45"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a4a63502170fa03fcd0fb2ac6072acf5d">CVT_V1724_BROAD_CH_RND_ACC_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Parameters to Random access channel broadcast register address modifier (Write only).  <a href="#a4a63502170fa03fcd0fb2ac6072acf5d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a4aa746910e74a6c9e154e86f33a3dc70">CVT_V1724_BROAD_CH_CUSSIZE_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Custom Size register channel broadcast address modifier (Write only).  <a href="#a4aa746910e74a6c9e154e86f33a3dc70"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#ae45ee6eebc8e8c3804af8d7a53597d5b">CVT_V1724_BROAD_CH_ZSTH_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Zero suppression threshold register channel broadcast address modifier (Write only).  <a href="#ae45ee6eebc8e8c3804af8d7a53597d5b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a7ee2dbc455cd5f516adccc948d6b96a9">CVT_V1724_BROAD_ADC_CONF_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC configuration broadcast register address modifier (Write only).  <a href="#a7ee2dbc455cd5f516adccc948d6b96a9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#ad767eb482145f354dc3f230ae42e40d8">CVT_V1724_ACQ_CONTROL_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Acquisiton Control register address modifier.  <a href="#ad767eb482145f354dc3f230ae42e40d8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a457eebaa55296d761ea9347352c7e25f">CVT_V1724_ACQ_STATUS_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Acquisiton Status register address modifier.  <a href="#a457eebaa55296d761ea9347352c7e25f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a0d2c2b8b867bdd26d196c62d4d04026d">CVT_V1724_SW_TRIGGER_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Software trigger register address modifier.  <a href="#a0d2c2b8b867bdd26d196c62d4d04026d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a4ac5d47517ee58b01da9fd863ff8ef7f">CVT_V1724_TRIGGER_SRC_ENABLE_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Trigger source enable register address modifier.  <a href="#a4ac5d47517ee58b01da9fd863ff8ef7f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a50c3b3b3d0e89e6e9ea8f4230419a7a9">CVT_V1724_FP_TRIGGER_OUT_ENABLE_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Front panel trigger out enable mask register address modifier.  <a href="#a50c3b3b3d0e89e6e9ea8f4230419a7a9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a89e826e333aac7cc7b92543daa6b416d">CVT_V1724_POST_TRIG_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Post trigger register address modifier.  <a href="#a89e826e333aac7cc7b92543daa6b416d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#adb2c9e86f61e899225d1e442bcaad6db">CVT_V1724_FRONT_PANEL_IO_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Front panel IO register address modifier.  <a href="#adb2c9e86f61e899225d1e442bcaad6db"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#ad61a4af50bb413b50acf06e0d9264a1e">CVT_V1724_FRONT_PANEL_IO_CTRL_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Front panel IO Control register address modifier.  <a href="#ad61a4af50bb413b50acf06e0d9264a1e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#ad38836b4329f692d2adda3af298cd4e6">CVT_V1724_CH_ENABLE_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel enable mask register address modifier.  <a href="#ad38836b4329f692d2adda3af298cd4e6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a4808b2f6fe27ae90ab5b3b33d06c1a41">CVT_V1724_FW_REV_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Firmware Revision register address modifier.  <a href="#a4808b2f6fe27ae90ab5b3b33d06c1a41"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a39c1135be78990ba1ead4a7858b9abac">CVT_V1724_DOWNSAMPLE_FACT_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">DownSample factor register address modifier.  <a href="#a39c1135be78990ba1ead4a7858b9abac"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a0a8cefd6a0414fe2e8f95feca884536f">CVT_V1724_EVENT_STORED_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Event stored register address modifier.  <a href="#a0a8cefd6a0414fe2e8f95feca884536f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a18b6e68a295a7d7d61630f8aac323b0a">CVT_V1724_MON_SET_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Monitor output set register address modifier.  <a href="#a18b6e68a295a7d7d61630f8aac323b0a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a372f136c130da317ea7d74624b2f68a5">CVT_V1724_SW_SYNC_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Sw sync register address modifier.  <a href="#a372f136c130da317ea7d74624b2f68a5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#ad91fa93dd184c4ea1e5bb665546c9ce1">CVT_V1724_BOARD_INFO_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Board's information register address modifier.  <a href="#ad91fa93dd184c4ea1e5bb665546c9ce1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a98387b06d3fed83d4b7a3360a212f1a4">CVT_V1724_MON_MODE_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Monitor output mode register address modifier.  <a href="#a98387b06d3fed83d4b7a3360a212f1a4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a7db4b849a671c01f0d60a12b7aa10a15">CVT_V1724_TEST_IO_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">I/O Test register address modifier.  <a href="#a7db4b849a671c01f0d60a12b7aa10a15"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#ad615aa4830f8dda4582a87a51e3b7871">CVT_V1724_VME_CONTROL_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">VME Control register address modifier.  <a href="#ad615aa4830f8dda4582a87a51e3b7871"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a6731a8270030bde16388e258326de598">CVT_V1724_VME_STATUS_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">VME Status register address modifier.  <a href="#a6731a8270030bde16388e258326de598"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a36c12be9941690faf5c187eed009a003">CVT_V1724_BOARD_ID_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Geo Address register address modifier.  <a href="#a36c12be9941690faf5c187eed009a003"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a163d3ddd18bf8ea2fd358620e63dda27">CVT_V1724_MCST_CBLT_ADD_CTRL_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">MCST/CBLT Address and control register address modifier.  <a href="#a163d3ddd18bf8ea2fd358620e63dda27"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#aacd771c457427c9fe3959a5f842058f9">CVT_V1724_RELOCATION_ADDRESS_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Relocation address register address modifier.  <a href="#aacd771c457427c9fe3959a5f842058f9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a6cba9770d3e51609748e028356eb94d2">CVT_V1724_INT_STATUS_ID_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt status id register address modifier.  <a href="#a6cba9770d3e51609748e028356eb94d2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#ac3010673cdb49dd08fbe971235d37641">CVT_V1724_INT_EVENT_NUM_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt event number register address modifier.  <a href="#ac3010673cdb49dd08fbe971235d37641"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#ab05eca0d6d2e82d829f44b1388e36628">CVT_V1724_BLT_EVENT_NUM_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">BLT event number register address modifier.  <a href="#ab05eca0d6d2e82d829f44b1388e36628"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a50cc2e4d95d9e78ab4a42cbf13dec761">CVT_V1724_SCRATCH_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Scratch register address modifier.  <a href="#a50cc2e4d95d9e78ab4a42cbf13dec761"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a6062421003a73b22d190591f7723901c">CVT_V1724_SW_RESET_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Software reset register address modifier.  <a href="#a6062421003a73b22d190591f7723901c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#af8079b4f6a9047a040e4d7e75e3aa7f8">CVT_V1724_SW_CLEAR_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Software clear register address modifier.  <a href="#af8079b4f6a9047a040e4d7e75e3aa7f8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#aad9294b58fe203c645f797fee92d1a21">CVT_V1724_FLASH_EN_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Flash enable address modifier.  <a href="#aad9294b58fe203c645f797fee92d1a21"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a2249a3a68020257b5c9637c871973332">CVT_V1724_FLASH_DATA_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Flash data address modifier.  <a href="#a2249a3a68020257b5c9637c871973332"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#ab17eec7a52eb5f30255a0881d1e42eeb">CVT_V1724_RELOAD_CONFIG_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configuration Reload address modifier.  <a href="#ab17eec7a52eb5f30255a0881d1e42eeb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a1af0bb5edd713e45cf55504cadce54c9">CVT_V1724_BASE_ADDRESS_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Base Address address modifier.  <a href="#a1af0bb5edd713e45cf55504cadce54c9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a8d20bb8361a99e1271fdeb31c37fc280">CVT_V1724_ROM_CHKSUM_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configuration ROM checksum address modifier.  <a href="#a8d20bb8361a99e1271fdeb31c37fc280"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a40289901f8513a49c911ae2ccfac95d3">CVT_V1724_ROM_CHKSUM_LEN_2_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configuration ROM checksum length (MSB) address modifier.  <a href="#a40289901f8513a49c911ae2ccfac95d3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#ab0ad92fb4eb5ed67502fc14837304628">CVT_V1724_ROM_CHKSUM_LEN_1_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configuration ROM checksum length address modifier.  <a href="#ab0ad92fb4eb5ed67502fc14837304628"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a3040d0e01a9b857b56864f69c7ea412e">CVT_V1724_ROM_CHKSUM_LEN_0_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configuration ROM checksum length (LSB) address modifier.  <a href="#a3040d0e01a9b857b56864f69c7ea412e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a0a58d5da457c9bb4577b7a233102fc5a">CVT_V1724_ROM_CONST_2_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configuration ROM constant (MSB) address modifier.  <a href="#a0a58d5da457c9bb4577b7a233102fc5a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a1ace3ffff92ecdf78bb3e64fc72b5285">CVT_V1724_ROM_CONST_1_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configuration ROM constant address modifier.  <a href="#a1ace3ffff92ecdf78bb3e64fc72b5285"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#af7a49913a435b38d0f39d015599564fa">CVT_V1724_ROM_CONST_0_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configuration ROM constant (LSB) address modifier.  <a href="#af7a49913a435b38d0f39d015599564fa"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a1d5ee534beb5353b3d81601ee2a43f58">CVT_V1724_ROM_C_CODE_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configuration ROM c_code address modifier.  <a href="#a1d5ee534beb5353b3d81601ee2a43f58"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a045ecc5cafdfa21ee5783e5149b8b236">CVT_V1724_ROM_R_CODE_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configuration ROM r_code address modifier.  <a href="#a045ecc5cafdfa21ee5783e5149b8b236"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#adfacfe2bd7cd48146927ba6ad19efa37">CVT_V1724_ROM_OUI_2_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configuration ROM Manufacturer identifier (IEEE OUI) (MSB) address modifier.  <a href="#adfacfe2bd7cd48146927ba6ad19efa37"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a6de4163aeb91a6da2477e765b2906603">CVT_V1724_ROM_OUI_1_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configuration ROM Manufacturer identifier (IEEE OUI) address modifier.  <a href="#a6de4163aeb91a6da2477e765b2906603"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a0e741922dc94ac3a80cfb96406d991ab">CVT_V1724_ROM_OUI_0_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configuration ROM Manufacturer identifier (IEEE OUI) (LSB) address modifier.  <a href="#a0e741922dc94ac3a80cfb96406d991ab"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#acbb0058673fd06b166d594fa3035f14c">CVT_V1724_ROM_VERSION_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configuration ROM Purchased version of the Mod.V1724 address modifier.  <a href="#acbb0058673fd06b166d594fa3035f14c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#aa14320195db36f85d2da77ea58d56550">CVT_V1724_ROM_BOARD_ID_2_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configuration ROM Board identifier (MSB) address modifier.  <a href="#aa14320195db36f85d2da77ea58d56550"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a057dd8c517472fc5c3dc3de72dac4017">CVT_V1724_ROM_BOARD_ID_1_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configuration ROM Board identifier address modifier.  <a href="#a057dd8c517472fc5c3dc3de72dac4017"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#acfb4fcb344995b3bc97864be143d1d77">CVT_V1724_ROM_BOARD_ID_0_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configuration ROM Board identifier (LSB) address modifier.  <a href="#acfb4fcb344995b3bc97864be143d1d77"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a01a5e6e72f5c825793466d0d6fe1573d">CVT_V1724_ROM_REVISION_3_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configuration ROM Hardware revision identifier address modifier.  <a href="#a01a5e6e72f5c825793466d0d6fe1573d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#accebffb8c2dfbc1714ec73af4f5711a6">CVT_V1724_ROM_REVISION_2_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configuration ROM Hardware revision identifier address modifier.  <a href="#accebffb8c2dfbc1714ec73af4f5711a6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#afa3175676cd75e783f1e9bb7891c619e">CVT_V1724_ROM_REVISION_1_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configuration ROM Hardware revision identifier address modifier.  <a href="#afa3175676cd75e783f1e9bb7891c619e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#acd37d7a780e9b23a6c24096e84cd8f57">CVT_V1724_ROM_REVISION_0_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configuration ROM Hardware revision identifier address modifier.  <a href="#acd37d7a780e9b23a6c24096e84cd8f57"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a6ca49ad8ccf5fc7d36b0798804249ea5">CVT_V1724_ROM_SERIAL_1_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configuration ROM Serial number (MSB) address modifier.  <a href="#a6ca49ad8ccf5fc7d36b0798804249ea5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a6cf8d1caa8531f5c16acbd385e9f0c37">CVT_V1724_ROM_SERIAL_0_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configuration ROM Serial number (LSB) address modifier.  <a href="#a6cf8d1caa8531f5c16acbd385e9f0c37"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a49a090659112fb358f4ab53e8381cf10">CVT_V1724_ROM_VCXO_TYPE_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configuration ROM VCXO type address modifier.  <a href="#a49a090659112fb358f4ab53e8381cf10"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a921169ddb581915472880ec8d85c29ea">CVT_V1724_CH0_RESERVED_RND_ACC_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 0 Read Block channel broadcast reserved register address modifier.  <a href="#a921169ddb581915472880ec8d85c29ea"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#ac301b83986b3b4955556cc2268ab8a4b">CVT_V1724_CH0_ZSTH_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 0 Zero suppression threshold register address modifier.  <a href="#ac301b83986b3b4955556cc2268ab8a4b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#adde306161927bf5a5a82b3ef2aa0b4ec">CVT_V1724_CH0_THRESHOLD_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 0 Threshold register address modifier.  <a href="#adde306161927bf5a5a82b3ef2aa0b4ec"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a36c9983b3aeba1cf983a3ab1f96a4563">CVT_V1724_CH0_TIME_OVER_UNDER_THR_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 0 Over/Under Threshold Samples register address modifier.  <a href="#a36c9983b3aeba1cf983a3ab1f96a4563"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#addd0ab05517b7c9d78b76566c7340839">CVT_V1724_CH0_STATUS_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 0 status register address modifier.  <a href="#addd0ab05517b7c9d78b76566c7340839"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#af922bc594219cbc01ffda840c96de9c7">CVT_V1724_CH0_FW_REV_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 0 firmware revision register address modifier.  <a href="#af922bc594219cbc01ffda840c96de9c7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a557f111e2dc9472fc34c6d0478a8a503">CVT_V1724_CH0_BUFF_OCCUPANCY_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 0 Number of Buffers Filled register address modifier.  <a href="#a557f111e2dc9472fc34c6d0478a8a503"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a61fda5b172968522bbfe58139d249cf0">CVT_V1724_CH0_DAC_CONF_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 0 DAC Data Configuration register address modifier.  <a href="#a61fda5b172968522bbfe58139d249cf0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#aa0040acee62b5862973f2697bfe6aa21">CVT_V1724_CH0_ADC_CONF_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 0 Configuration register address modifier.  <a href="#aa0040acee62b5862973f2697bfe6aa21"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a7696d1805a1a93b024c6faf97b560bbb">CVT_V1724_CH0_RESERVED_ADC_DEBUG_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 0 ADC Debug Reserved register address modifier.  <a href="#a7696d1805a1a93b024c6faf97b560bbb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a8ff376e66ab3ce256bf26bb1c9c32ed8">CVT_V1724_CH0_RESERVED_MEM_DATA_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 0 Memory test data Reserved register address modifier.  <a href="#a8ff376e66ab3ce256bf26bb1c9c32ed8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a04a01d848e742f11ec91fc27f4a1d7bd">CVT_V1724_CH0_RESERVED_MEM_ADDRESS_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 0 Memory test address Reserved register address modifier.  <a href="#a04a01d848e742f11ec91fc27f4a1d7bd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#aac06bf66dd9a77b3d5b5b14c3a40ed3e">CVT_V1724_CH1_RESERVED_RND_ACC_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 1 Read Block channel broadcast reserved register address modifier.  <a href="#aac06bf66dd9a77b3d5b5b14c3a40ed3e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a5748135fd9f6670e004524dca9f865a8">CVT_V1724_CH1_ZSTH_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 1 Zero suppression threshold register address modifier.  <a href="#a5748135fd9f6670e004524dca9f865a8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a79441eb5b820968d65d3e70bb0925844">CVT_V1724_CH1_THRESHOLD_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 1 Threshold register address modifier.  <a href="#a79441eb5b820968d65d3e70bb0925844"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a5878402795549458d506b28ae0c9c239">CVT_V1724_CH1_TIME_OVER_UNDER_THR_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 1 Over/Under Threshold Samples register address modifier.  <a href="#a5878402795549458d506b28ae0c9c239"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#aa543b207a5f1ed14b8f1bc98b497c0ad">CVT_V1724_CH1_STATUS_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 1 status register address modifier.  <a href="#aa543b207a5f1ed14b8f1bc98b497c0ad"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a071b530d70f5256dc091f8be1b4e1205">CVT_V1724_CH1_FW_REV_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 1 firmware revision register address modifier.  <a href="#a071b530d70f5256dc091f8be1b4e1205"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#aa02375d100df5cc35ac9704ce434eac3">CVT_V1724_CH1_BUFF_OCCUPANCY_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 1 Number of Buffers Filled register address modifier.  <a href="#aa02375d100df5cc35ac9704ce434eac3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a79306d885599697bf05a181e01a4f181">CVT_V1724_CH1_DAC_CONF_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 1 DAC Data Configuration register address modifier.  <a href="#a79306d885599697bf05a181e01a4f181"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a390e4d948ebfd9ad8bfef87e331bbf44">CVT_V1724_CH1_ADC_CONF_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 1 Configuration register address modifier.  <a href="#a390e4d948ebfd9ad8bfef87e331bbf44"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a28b38757fe06a8fd0ccb319d02f460d8">CVT_V1724_CH1_RESERVED_ADC_DEBUG_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 1 ADC Debug Reserved register address modifier.  <a href="#a28b38757fe06a8fd0ccb319d02f460d8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#af4b2836cbefb6396a0321219b09e37b6">CVT_V1724_CH1_RESERVED_MEM_DATA_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 1 Memory test data Reserved register address modifier.  <a href="#af4b2836cbefb6396a0321219b09e37b6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#ad15d67ed2748568256dff5b6ad7863d1">CVT_V1724_CH1_RESERVED_MEM_ADDRESS_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 1 Memory test address Reserved register address modifier.  <a href="#ad15d67ed2748568256dff5b6ad7863d1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a5338701ec280112131dc44b48c53bf90">CVT_V1724_CH2_RESERVED_RND_ACC_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 2 Read Block channel broadcast reserved register address modifier.  <a href="#a5338701ec280112131dc44b48c53bf90"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#aec345d750e2fd6cfe80d85b052b23480">CVT_V1724_CH2_ZSTH_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 2 Zero suppression threshold register address modifier.  <a href="#aec345d750e2fd6cfe80d85b052b23480"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a09cf5260e85b6c18f6f3b599a2ce47db">CVT_V1724_CH2_THRESHOLD_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 2 Threshold register address modifier.  <a href="#a09cf5260e85b6c18f6f3b599a2ce47db"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a4f471b5804211c5715706f9d3e2a481a">CVT_V1724_CH2_TIME_OVER_UNDER_THR_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 2 Over/Under Threshold Samples register address modifier.  <a href="#a4f471b5804211c5715706f9d3e2a481a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#acd374ecf46adf3393d7715bc4a56650d">CVT_V1724_CH2_STATUS_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 2 status register address modifier.  <a href="#acd374ecf46adf3393d7715bc4a56650d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a83c247a31b9d951ddd3b8163e5859da6">CVT_V1724_CH2_FW_REV_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 2 firmware revision register address modifier.  <a href="#a83c247a31b9d951ddd3b8163e5859da6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a367479ec18154a6cdcc678f0e4db7825">CVT_V1724_CH2_BUFF_OCCUPANCY_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 2 Number of Buffers Filled register address modifier.  <a href="#a367479ec18154a6cdcc678f0e4db7825"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a537885cab178f6efbd173c7705917a19">CVT_V1724_CH2_DAC_CONF_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 2 DAC Data Configuration register address modifier.  <a href="#a537885cab178f6efbd173c7705917a19"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a36cf19425ad728577380d3eef871ee21">CVT_V1724_CH2_ADC_CONF_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 2 Configuration register address modifier.  <a href="#a36cf19425ad728577380d3eef871ee21"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a57d5970c0897fdf98e4cedc37ede7e3a">CVT_V1724_CH2_RESERVED_ADC_DEBUG_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 2 ADC Debug Reserved register address modifier.  <a href="#a57d5970c0897fdf98e4cedc37ede7e3a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#ab8280283e469af43e8a6f81e3af84db3">CVT_V1724_CH2_RESERVED_MEM_DATA_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 2 Memory test data Reserved register address modifier.  <a href="#ab8280283e469af43e8a6f81e3af84db3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a64be56eabdd1149493587b4a444b2b96">CVT_V1724_CH2_RESERVED_MEM_ADDRESS_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 2 Memory test address Reserved register address modifier.  <a href="#a64be56eabdd1149493587b4a444b2b96"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a7a81cf0f58225a4985e44783ae65b753">CVT_V1724_CH3_RESERVED_RND_ACC_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 3 Read Block channel broadcast reserved register address modifier.  <a href="#a7a81cf0f58225a4985e44783ae65b753"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#abd7ca6243915b680a81dad2eb7094f6d">CVT_V1724_CH3_ZSTH_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 3 Zero suppression threshold register address modifier.  <a href="#abd7ca6243915b680a81dad2eb7094f6d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#ae3b2ebf72b44ff10ce40d800540196d3">CVT_V1724_CH3_THRESHOLD_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 3 Threshold register address modifier.  <a href="#ae3b2ebf72b44ff10ce40d800540196d3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a731a870ae0251d695e020c45caafd298">CVT_V1724_CH3_TIME_OVER_UNDER_THR_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 3 Over/Under Threshold Samples register address modifier.  <a href="#a731a870ae0251d695e020c45caafd298"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a52f7e9ea727758c81d55e198e252a851">CVT_V1724_CH3_STATUS_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 3 status register address modifier.  <a href="#a52f7e9ea727758c81d55e198e252a851"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a620309962ec559f595fbbfb713e2df11">CVT_V1724_CH3_FW_REV_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 3 firmware revision register address modifier.  <a href="#a620309962ec559f595fbbfb713e2df11"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a940a2ca14b665dfeadcb0eb190be532a">CVT_V1724_CH3_BUFF_OCCUPANCY_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 3 Number of Buffers Filled register address modifier.  <a href="#a940a2ca14b665dfeadcb0eb190be532a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a451cb39668d561e5fd82916f4b1c77db">CVT_V1724_CH3_DAC_CONF_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 3 DAC Data Configuration register address modifier.  <a href="#a451cb39668d561e5fd82916f4b1c77db"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#abeefca894307f786cb5d2067b67dad63">CVT_V1724_CH3_ADC_CONF_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 3 Configuration register address modifier.  <a href="#abeefca894307f786cb5d2067b67dad63"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#afc7032043b3d5c981d5956c3521c5464">CVT_V1724_CH3_RESERVED_ADC_DEBUG_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 3 ADC Debug Reserved register address modifier.  <a href="#afc7032043b3d5c981d5956c3521c5464"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a8d3b3f9ce7e93cb416f001f3e50c56d4">CVT_V1724_CH3_RESERVED_MEM_DATA_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 3 Memory test data Reserved register address modifier.  <a href="#a8d3b3f9ce7e93cb416f001f3e50c56d4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a63bb53df354a929113e22f04ee8e7fdd">CVT_V1724_CH3_RESERVED_MEM_ADDRESS_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 3 Memory test address Reserved register address modifier.  <a href="#a63bb53df354a929113e22f04ee8e7fdd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a2baad4ea3741295d6b4cb2b677c6b44c">CVT_V1724_CH4_RESERVED_RND_ACC_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 4 Read Block channel broadcast reserved register address modifier.  <a href="#a2baad4ea3741295d6b4cb2b677c6b44c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#ae0d7bed1f9ed88501b676788584ff8a5">CVT_V1724_CH4_ZSTH_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 4 Zero suppression threshold register address modifier.  <a href="#ae0d7bed1f9ed88501b676788584ff8a5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a412ef096beed083facdd10bc795e8a3a">CVT_V1724_CH4_THRESHOLD_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 4 Threshold register address modifier.  <a href="#a412ef096beed083facdd10bc795e8a3a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a8b1c8f5e5c42be6236767896cfafb19b">CVT_V1724_CH4_TIME_OVER_UNDER_THR_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 4 Over/Under Threshold Samples register address modifier.  <a href="#a8b1c8f5e5c42be6236767896cfafb19b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#ab743a600337abb2213fe831335e3df09">CVT_V1724_CH4_STATUS_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 4 status register address modifier.  <a href="#ab743a600337abb2213fe831335e3df09"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a248f129c6f1e00cc55badbe4ca0a94d3">CVT_V1724_CH4_FW_REV_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 4 firmware revision register address modifier.  <a href="#a248f129c6f1e00cc55badbe4ca0a94d3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#aa385b13fdfffb8e232d17da2909f481f">CVT_V1724_CH4_BUFF_OCCUPANCY_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 4 Number of Buffers Filled register address modifier.  <a href="#aa385b13fdfffb8e232d17da2909f481f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a1c049bd200427473717d87db53eb8ab9">CVT_V1724_CH4_DAC_CONF_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 4 DAC Data Configuration register address modifier.  <a href="#a1c049bd200427473717d87db53eb8ab9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a136bfe6f18d28c5407c60da625796ed6">CVT_V1724_CH4_ADC_CONF_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 4 Configuration register address modifier.  <a href="#a136bfe6f18d28c5407c60da625796ed6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#afccf13f241e85f57144668bb1763ba12">CVT_V1724_CH4_RESERVED_ADC_DEBUG_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 4 ADC Debug Reserved register address modifier.  <a href="#afccf13f241e85f57144668bb1763ba12"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a499a0ad7a2bf8b7fea595883797304cc">CVT_V1724_CH4_RESERVED_MEM_DATA_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 4 Memory test data Reserved register address modifier.  <a href="#a499a0ad7a2bf8b7fea595883797304cc"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a5104dfda864af9c3a5da024cd5b7fad3">CVT_V1724_CH4_RESERVED_MEM_ADDRESS_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 4 Memory test address Reserved register address modifier.  <a href="#a5104dfda864af9c3a5da024cd5b7fad3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a5d430567e4e79daac6ffcca327ca13d0">CVT_V1724_CH5_RESERVED_RND_ACC_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 5 Read Block channel broadcast reserved register address modifier.  <a href="#a5d430567e4e79daac6ffcca327ca13d0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#ae553d79fa990f43ee5f4197d43d27f38">CVT_V1724_CH5_ZSTH_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 5 Zero suppression threshold register address modifier.  <a href="#ae553d79fa990f43ee5f4197d43d27f38"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a9bcb565c12884574bc43d7303a99912a">CVT_V1724_CH5_THRESHOLD_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 5 Threshold register address modifier.  <a href="#a9bcb565c12884574bc43d7303a99912a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#aa504dc3d9c045316d32d777c731684fb">CVT_V1724_CH5_TIME_OVER_UNDER_THR_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 5 Over/Under Threshold Samples register address modifier.  <a href="#aa504dc3d9c045316d32d777c731684fb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a865cd0003d67d91c056c2747e73e8c21">CVT_V1724_CH5_STATUS_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 5 status register address modifier.  <a href="#a865cd0003d67d91c056c2747e73e8c21"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#ace6f02ed1598a3ecc6365dd52e8171ed">CVT_V1724_CH5_FW_REV_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 5 firmware revision register address modifier.  <a href="#ace6f02ed1598a3ecc6365dd52e8171ed"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a4a9c33c04ac169a788b5f6cbe21d6ac2">CVT_V1724_CH5_BUFF_OCCUPANCY_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 5 Number of Buffers Filled register address modifier.  <a href="#a4a9c33c04ac169a788b5f6cbe21d6ac2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#afa56241a2dd642d90183efa10b450c8b">CVT_V1724_CH5_DAC_CONF_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 5 DAC Data Configuration register address modifier.  <a href="#afa56241a2dd642d90183efa10b450c8b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a7e14dea7209147a320bbd52146d300f7">CVT_V1724_CH5_ADC_CONF_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 5 Configuration register address modifier.  <a href="#a7e14dea7209147a320bbd52146d300f7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#adf6f5f98f7cf4beebede256cf1ed795b">CVT_V1724_CH5_RESERVED_ADC_DEBUG_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 5 ADC Debug Reserved register address modifier.  <a href="#adf6f5f98f7cf4beebede256cf1ed795b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a926058adc518a3260381368f14857f25">CVT_V1724_CH5_RESERVED_MEM_DATA_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 5 Memory test data Reserved register address modifier.  <a href="#a926058adc518a3260381368f14857f25"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a4c1e15555a419c4cc47c8c5edb8bf358">CVT_V1724_CH5_RESERVED_MEM_ADDRESS_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 5 Memory test address Reserved register address modifier.  <a href="#a4c1e15555a419c4cc47c8c5edb8bf358"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a85626a250bd7e426ef981eabf7cbfac8">CVT_V1724_CH6_RESERVED_RND_ACC_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 6 Read Block channel broadcast reserved register address modifier.  <a href="#a85626a250bd7e426ef981eabf7cbfac8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a4ffa79d7ff3402515dd7a385c380321a">CVT_V1724_CH6_ZSTH_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 6 Zero suppression threshold register address modifier.  <a href="#a4ffa79d7ff3402515dd7a385c380321a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#aaaf6ac0996d298e430e5fe4b3b60db4c">CVT_V1724_CH6_THRESHOLD_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 6 Threshold register address modifier.  <a href="#aaaf6ac0996d298e430e5fe4b3b60db4c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#acb2a2eaaf8363c8a97ef9330f2a6ccc8">CVT_V1724_CH6_TIME_OVER_UNDER_THR_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 6 Over/Under Threshold Samples register address modifier.  <a href="#acb2a2eaaf8363c8a97ef9330f2a6ccc8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a9773ac50b4226ccb29de714d65db58d5">CVT_V1724_CH6_STATUS_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 6 status register address modifier.  <a href="#a9773ac50b4226ccb29de714d65db58d5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#ae72be2fc5c1a40cb17ed719b48f1e4cd">CVT_V1724_CH6_FW_REV_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 6 firmware revision register address modifier.  <a href="#ae72be2fc5c1a40cb17ed719b48f1e4cd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a3e769a90d5c30d83599f2b3ba006c78e">CVT_V1724_CH6_BUFF_OCCUPANCY_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 6 Number of Buffers Filled register address modifier.  <a href="#a3e769a90d5c30d83599f2b3ba006c78e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#aa116317609f7a25205a85c5032862afa">CVT_V1724_CH6_DAC_CONF_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 6 DAC Data Configuration register address modifier.  <a href="#aa116317609f7a25205a85c5032862afa"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#aeea68bfc1b85303cf67d0c29d554c8a1">CVT_V1724_CH6_ADC_CONF_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 6 Configuration register address modifier.  <a href="#aeea68bfc1b85303cf67d0c29d554c8a1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a78d6140fc3faf3f7de836e834bdb549c">CVT_V1724_CH6_RESERVED_ADC_DEBUG_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 6 ADC Debug Reserved register address modifier.  <a href="#a78d6140fc3faf3f7de836e834bdb549c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a47b57bcd6d4c4c67925cdc1dfc861e0a">CVT_V1724_CH6_RESERVED_MEM_DATA_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 6 Memory test data Reserved register address modifier.  <a href="#a47b57bcd6d4c4c67925cdc1dfc861e0a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#aa891d34cfc107ae15ce011574633edbd">CVT_V1724_CH6_RESERVED_MEM_ADDRESS_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 6 Memory test address Reserved register address modifier.  <a href="#aa891d34cfc107ae15ce011574633edbd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#aa3eaeb8018fb274c667ec9edbfa0cf8f">CVT_V1724_CH7_RESERVED_RND_ACC_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 7 Read Block channel broadcast reserved register address modifier.  <a href="#aa3eaeb8018fb274c667ec9edbfa0cf8f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a413a6a1cd52a3fe3ffdba910d8f73200">CVT_V1724_CH7_ZSTH_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 7 Zero suppression threshold register address modifier.  <a href="#a413a6a1cd52a3fe3ffdba910d8f73200"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a13a256499bb4b2d14f114cfd9dd31da9">CVT_V1724_CH7_THRESHOLD_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 7 Threshold register address modifier.  <a href="#a13a256499bb4b2d14f114cfd9dd31da9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a9cbff99e9fe2e87d489808700a03efc0">CVT_V1724_CH7_TIME_OVER_UNDER_THR_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 7 Over/Under Threshold Samples register address modifier.  <a href="#a9cbff99e9fe2e87d489808700a03efc0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#ae58a31f8cff8ecd7681512c30cc8304f">CVT_V1724_CH7_STATUS_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 7 status register address modifier.  <a href="#ae58a31f8cff8ecd7681512c30cc8304f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a6e99dd85b444447f28b7f32422e4129e">CVT_V1724_CH7_FW_REV_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 7 firmware revision register address modifier.  <a href="#a6e99dd85b444447f28b7f32422e4129e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a53f7ff9264713078f3d9ac9b0591ad69">CVT_V1724_CH7_BUFF_OCCUPANCY_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 7 Number of Buffers Filled register address modifier.  <a href="#a53f7ff9264713078f3d9ac9b0591ad69"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a2f5656944541e19379a74746d2bd5420">CVT_V1724_CH7_DAC_CONF_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 7 DAC Data Configuration register address modifier.  <a href="#a2f5656944541e19379a74746d2bd5420"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a31a43e8c8b1f1eb911f3471c485c2711">CVT_V1724_CH7_ADC_CONF_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 7 Configuration register address modifier.  <a href="#a31a43e8c8b1f1eb911f3471c485c2711"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a81ac952b689485b789f6d4baaef22bde">CVT_V1724_CH7_RESERVED_ADC_DEBUG_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 7 ADC Debug Reserved register address modifier.  <a href="#a81ac952b689485b789f6d4baaef22bde"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#aae9753fe373cd3f059b187a4c9157441">CVT_V1724_CH7_RESERVED_MEM_DATA_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 7 Memory test data Reserved register address modifier.  <a href="#aae9753fe373cd3f059b187a4c9157441"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#af6ea6f9dcd416cd96907d77115633e8a">CVT_V1724_CH7_RESERVED_MEM_ADDRESS_AM</a>&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CH 7 Memory test address Reserved register address modifier.  <a href="#af6ea6f9dcd416cd96907d77115633e8a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a52424a7bd269c27f352cca52d6b8f81a">CVT_V1724_MAX_CHANNEL</a>&nbsp;&nbsp;&nbsp;8</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The number of channels.  <a href="#a52424a7bd269c27f352cca52d6b8f81a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a2b406c34c9043716581ac0a390522c2e">CVT_V1724_GET_INT_LEVEL</a>(reg)&nbsp;&nbsp;&nbsp;(((<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>)reg)&amp; CVT_V1724_VME_CTRL_INT_LEVEL_MSK)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Extract the interrupt level from UINT32 value.  <a href="#a2b406c34c9043716581ac0a390522c2e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#afe3d7a292c52babb4bc88324999deaae">CVT_V1724_SET_INT_LEVEL</a>(reg, value)&nbsp;&nbsp;&nbsp;reg= (((<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>)reg)&amp; ~CVT_V1724_VME_CTRL_INT_LEVEL_MSK)| ((<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>)value&amp; CVT_V1724_VME_CTRL_INT_LEVEL_MSK)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Sets the interrupt level value into UINT32 value.  <a href="#afe3d7a292c52babb4bc88324999deaae"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#ac4fee3a2eacee3f3b39a409ab4a3f120">CVT_V1724_GET_CH_RND_ACC_BLOCK_ADD</a>(reg)&nbsp;&nbsp;&nbsp;(((<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>)reg)&amp; CVT_V1724_BROAD_CHRNDACC_BLOCK_ADD_MSK)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Extract the Address of Block to be read from UINT32 value.  <a href="#ac4fee3a2eacee3f3b39a409ab4a3f120"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#ae8bcd88ee6ff35bec1adb94c792423da">CVT_V1724_SET_CH_RND_ACC_BLOCK_ADD</a>(reg, value)&nbsp;&nbsp;&nbsp;reg= (((<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>)reg)&amp; ~CVT_V1724_BROAD_CHRNDACC_BLOCK_ADD_MSK)| ((<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>)value&amp; CVT_V1724_BROAD_CHRNDACC_BLOCK_ADD_MSK)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Sets the Address of Block to be read into UINT32 value.  <a href="#ae8bcd88ee6ff35bec1adb94c792423da"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#adbae593b47f980352749316f7843d4c8">CVT_V1724_GET_CH_RND_ACC_SAMPLE_NUM</a>(reg)&nbsp;&nbsp;&nbsp;((((<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>)reg)&amp; CVT_V1724_BROAD_CHRNDACC_SAMPLE_NUM_MSK)&gt;&gt; 10)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Extract the Number of samples to be read from UINT32 value.  <a href="#adbae593b47f980352749316f7843d4c8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#aca218af34c102c12708a1eec2509ccd3">CVT_V1724_SET_CH_RND_ACC_SAMPLE_NUM</a>(reg, value)&nbsp;&nbsp;&nbsp;reg= (((<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>)reg)&amp; ~CVT_V1724_BROAD_CHRNDACC_SAMPLE_NUM_MSK)| ((((<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>)value)&lt;&lt; 10)&amp; CVT_V1724_BROAD_CHRNDACC_SAMPLE_NUM_MSK)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Sets the Number of samples to be read into UINT32 value.  <a href="#aca218af34c102c12708a1eec2509ccd3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a226c249161c320cfe7f58484e7c0c8b4">CVT_V1724_GET_CH_RND_ACC_OFFSET</a>(reg)&nbsp;&nbsp;&nbsp;((((<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>)reg)&amp; CVT_V1724_BROAD_CHRNDACC_OFFSET_MSK)&gt;&gt; 22)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Extract the Offset of Address Data from UINT32 value.  <a href="#a226c249161c320cfe7f58484e7c0c8b4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#aed1d3cc2c4920b57e687b3b1cf1080fd">CVT_V1724_SET_CH_RND_ACC_OFFSET</a>(reg, value)&nbsp;&nbsp;&nbsp;reg= (((<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>)reg)&amp; ~CVT_V1724_BROAD_CHRNDACC_OFFSET_MSK)| ((((<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>)value)&lt;&lt; 22)&amp; CVT_V1724_BROAD_CHRNDACC_OFFSET_MSK)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Sets the Offset of Address Data into UINT32 value.  <a href="#aed1d3cc2c4920b57e687b3b1cf1080fd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a0fed19d6f66ddd31dc0b4b968aa9aaab">CVT_V1724_GET_BRDINF_ID</a>(reg)&nbsp;&nbsp;&nbsp;(((<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>)reg)&amp; CVT_V1724_BRDINF_ID_MSK)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Extract the Board info ID from UINT32 value.  <a href="#a0fed19d6f66ddd31dc0b4b968aa9aaab"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a134fe86a1f4d722673076ff1c6152469">CVT_V1724_GET_BRDINF_BLOCK_SIZE_MUL</a>(reg)&nbsp;&nbsp;&nbsp;((((<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>)reg)&amp; CVT_V1724_BRDINF_CH_BLOCK_SIZE_MUL_MSK)&gt;&gt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Extract the channel block size multiplier from UINT32 value.  <a href="#a134fe86a1f4d722673076ff1c6152469"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a67b347b358fb483d2dae5b888f707418">CVT_V1724_GET_BRDINF_BLOCK_SIZE_KW</a>(reg)&nbsp;&nbsp;&nbsp;(((<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>)reg)&amp; CVT_V1724_BRDINF_CH_BLOCK_SIZE_MUL_MSK)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Extract the channel block size (as number of KWORD 32) from UINT32 value.  <a href="#a67b347b358fb483d2dae5b888f707418"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a83d282306b57f6978faabd2d9a7edc30">CVT_V1724_GET_ACQCTRL_ACQ_MODE</a>(reg)&nbsp;&nbsp;&nbsp;(((<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>)reg)&amp; CVT_V1724_ACQCTRL_ACQ_MODE_MSK)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Extract the acquisition mode value from UINT32 value.  <a href="#a83d282306b57f6978faabd2d9a7edc30"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a75bd6ef4e4adc62204e8239c94248825">CVT_V1724_SET_ACQCTRL_ACQ_MODE</a>(reg, value)&nbsp;&nbsp;&nbsp;reg= (((<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>)reg)&amp; ~CVT_V1724_ACQCTRL_ACQ_MODE_MSK)| ((<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>)value&amp; CVT_V1724_ACQCTRL_ACQ_MODE_MSK)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Sets the acquisition mode value into UINT32 value.  <a href="#a75bd6ef4e4adc62204e8239c94248825"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#aa59c0d34f62ee8613d22fa1a4ebd7916">CVT_V1724_GET_FRONT_PANEL_IO</a>(reg)&nbsp;&nbsp;&nbsp;(((<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>)reg)&amp; CVT_V1724_FPIO_MSK)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Extract front panel data from UINT32 value.  <a href="#aa59c0d34f62ee8613d22fa1a4ebd7916"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#aa996a7a93836748453dad632ad08cfda">CVT_V1724_SET_FRONT_PANEL_IO</a>(reg, value)&nbsp;&nbsp;&nbsp;reg= (((<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>)reg)&amp; ~CVT_V1724_FPIO_MSK)| ((<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>)value&amp; CVT_V1724_FPIO_MSK)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Sets front panel data into UINT32 value.  <a href="#aa996a7a93836748453dad632ad08cfda"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#acd9045841a1378eccf88cd19f69315b7">CVT_V1724_GET_FPIO_CTRL_DIR</a>(reg)&nbsp;&nbsp;&nbsp;((((<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>)reg)&amp; CVT_V1724_FPIO_CTRL_DIR_MSK)&gt;&gt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Extract the Front panel IO direction from UINT32 value.  <a href="#acd9045841a1378eccf88cd19f69315b7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a0e90241998fe168d38baf740d2efd1ca">CVT_V1724_SET_FPIO_CTRL_DIR</a>(reg, value)&nbsp;&nbsp;&nbsp;reg= (((<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>)reg)&amp; ~CVT_V1724_FPIO_CTRL_DIR_MSK)| ((((<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>)value)&lt;&lt; 2)&amp; CVT_V1724_FPIO_CTRL_DIR_MSK)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Sets the Front panel IO direction into UINT32 value.  <a href="#a0e90241998fe168d38baf740d2efd1ca"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a38810f6892cf8921d8ec15dac4f55751">CVT_V1724_GET_FPIO_CTRL_MODE</a>(reg)&nbsp;&nbsp;&nbsp;((((<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>)reg)&amp; CVT_V1724_FPIO_CTRL_MODE_MSK)&gt;&gt; 6)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Extract the Front panel IO mode from UINT32 value.  <a href="#a38810f6892cf8921d8ec15dac4f55751"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#ad27c761dd3fae35104ac1ee20693fc25">CVT_V1724_SET_FPIO_CTRL_MODE</a>(reg, value)&nbsp;&nbsp;&nbsp;reg= (((<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>)reg)&amp; ~CVT_V1724_FPIO_CTRL_MODE_MSK)| ((((<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>)value)&lt;&lt; 6)&amp; CVT_V1724_FPIO_CTRL_MODE_MSK)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Sets the Front panel IO mode into UINT32 value.  <a href="#ad27c761dd3fae35104ac1ee20693fc25"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a489b4c75a7c3b6d365d6a431114b1738">CVT_V1724_GET_CH_DAC_CONF</a>(reg)&nbsp;&nbsp;&nbsp;(((<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>)reg)&amp; CVT_V1724_CHDAC_DATA_MSK)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Extract DAC's data from UINT32 value.  <a href="#a489b4c75a7c3b6d365d6a431114b1738"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a246a0abfc049d1f6fdf2dc418ee9f01c">CVT_V1724_SET_CH_DAC_CONF</a>(reg, value)&nbsp;&nbsp;&nbsp;reg= (((<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>)reg)&amp; ~CVT_V1724_CHDAC_DATA_MSK)| ((<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>)value&amp; CVT_V1724_CHDAC_DATA_MSK)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Sets DAC's data into UINT32 value.  <a href="#a246a0abfc049d1f6fdf2dc418ee9f01c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#ac7276e7c0f1bf483dfbd38f368d065cc">CVT_V1724_GET_MCST_CBLT_ADD</a>(reg)&nbsp;&nbsp;&nbsp;(((<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>)reg)&amp; CVT_V1724_MCST_CBLT_ADD_MSK)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Extract the Base Address of from UINT32 value.  <a href="#ac7276e7c0f1bf483dfbd38f368d065cc"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a7f6f3bfa33e3b9613a8185f789538a42">CVT_V1724_SET_MCST_CBLT_ADD</a>(reg, value)&nbsp;&nbsp;&nbsp;reg= (((<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>)reg)&amp; ~CVT_V1724_MCST_CBLT_ADD_MSK)| ((<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>)value&amp; CVT_V1724_MCST_CBLT_ADD_MSK)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Sets the Base Address into UINT32 value.  <a href="#a7f6f3bfa33e3b9613a8185f789538a42"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#aee5a5f6f2f7ff6ea4af7694a7af9de27">CVT_V1724_GET_MCST_CBLT_CTRL</a>(reg)&nbsp;&nbsp;&nbsp;((((<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>)reg)&amp; CVT_V1724_MCST_CBLT_CTRL_MSK)&gt;&gt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Extract the MCST-CBLT Control from UINT32 value.  <a href="#aee5a5f6f2f7ff6ea4af7694a7af9de27"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#af995c4e782b3b8ff64504acd94529954">CVT_V1724_SET_MCST_CBLT_CTRL</a>(reg, value)&nbsp;&nbsp;&nbsp;reg= (((<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>)reg)&amp; ~CVT_V1724_MCST_CBLT_CTRL_MSK)| ((((<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>)value)&lt;&lt; 8)&amp; CVT_V1724_MCST_CBLT_CTRL_MSK)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Sets MCST-CBLT Control into UINT32 value.  <a href="#af995c4e782b3b8ff64504acd94529954"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#adb9411aa464b2e48db6dff3786708ce4">V1724_FLASH_PAGE_SIZE</a>&nbsp;&nbsp;&nbsp;264</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a8de521c69c9d100a9fc230d2883d4a9a">CVT_V1724_MIN_FIRMARE_REV</a>&nbsp;&nbsp;&nbsp;0x0002</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a1934b4f6cc6ae4e73c24881b59f84552">V1724_HEADER_TAG_MSK</a>&nbsp;&nbsp;&nbsp;0xA0000000</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The V1724 Header tag msk.  <a href="#a1934b4f6cc6ae4e73c24881b59f84552"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a7ee9da27abd9fc5884275724d45973f6">CVT_V1724_IS_HEADER_TAG</a>(data_0)&nbsp;&nbsp;&nbsp;((data_0&amp; 0xF0000000)== V1724_HEADER_TAG_MSK)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Checks if type is header tag.  <a href="#a7ee9da27abd9fc5884275724d45973f6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a4711886cd660d2a66bd3faf8da10e278">CVT_V1724_GET_EVENT_TAG</a>(data_0)&nbsp;&nbsp;&nbsp;((<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>)((((<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>)data_0)&gt;&gt;28)&amp; 0x0000000f))</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Gets the tag of this event.  <a href="#a4711886cd660d2a66bd3faf8da10e278"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#aecda19f8a4f06a0d1269ffb8f4cc15e4">CVT_V1724_GET_EVENT_SIZE</a>(data_0)&nbsp;&nbsp;&nbsp;((<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>)(((<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>)data_0)&amp; 0x0fffffff))</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Gets the size of this event.  <a href="#aecda19f8a4f06a0d1269ffb8f4cc15e4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a8578765c800efe002856941ce095faa2">CVT_V1724_GET_EVENT_ACTIVE_CHANNELS</a>(data_1)&nbsp;&nbsp;&nbsp;((<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>)(((<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>)data_1)&amp; 0x000000ff))</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Gets the active channel mask of this event.  <a href="#a8578765c800efe002856941ce095faa2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a78e6a2cb9976027cf1f5fcbcac6d65f7">CVT_V1724_GET_EVENT_BOARD_ID</a>(data_1)&nbsp;&nbsp;&nbsp;((<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>)((((<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>)data_1)&gt;&gt;27)&amp; 0x0000001f))</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Gets the board id of this event.  <a href="#a78e6a2cb9976027cf1f5fcbcac6d65f7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a864e5d54648360aff5061e6efde24640">CVT_V1724_GET_EVENT_COUNT</a>(data_2)&nbsp;&nbsp;&nbsp;((<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>)(((<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>)data_2)&amp; 0x00ffffff))</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Gets the counter of this event.  <a href="#a864e5d54648360aff5061e6efde24640"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#ac75a65fa2b27b2fd483b64140f0b9014">CVT_V1724_GET_EVENT_TRIGGER_TIME_TAG</a>(data_3)&nbsp;&nbsp;&nbsp;((<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>)(((<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>)data_3)&amp; 0xffffffff))</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Gets the Trigger time tag of this event.  <a href="#ac75a65fa2b27b2fd483b64140f0b9014"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a48ec65e2efb5b29112f6347e6802b728">PACKED_1</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#ad320c6003c1b51d78cb343e674b9432f">_INLINE_</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a9d25db6fc5f473d0240d9d5b655d9b9e">CVT_V1724_MAX_BLT_EVENT_NUM</a>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The maximum number of blt_event per readout cycle.  <a href="#a9d25db6fc5f473d0240d9d5b655d9b9e"></a><br/></td></tr>
<tr><td colspan="2"><h2>Typedefs</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef union <a class="el" href="union_p_a_c_k_e_d__1.html">PACKED_1</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a73926a747f188e154c78cfb39a272899">CVT_V1724_HEADER</a></td></tr>
<tr><td colspan="2"><h2>Enumerations</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a4379831f05b7b9a82ec8d2fd03e9e610">CVT_V17XX_TYPES</a> { <br/>
&nbsp;&nbsp;<a class="el" href="cvt___v1724_8h.html#a4379831f05b7b9a82ec8d2fd03e9e610a56a2e93e73cffaeaf50783acd863aad2">CVT_V1724</a> =  0, 
<a class="el" href="cvt___v1724_8h.html#a4379831f05b7b9a82ec8d2fd03e9e610a1cc7b5063f27a2cd67d74ee0ca248578">CVT_V1721</a>, 
<a class="el" href="cvt___v1724_8h.html#a4379831f05b7b9a82ec8d2fd03e9e610a53253f7bfab6f1dd94f7b73a3e7b2ffb">CVT_V1731</a>, 
<a class="el" href="cvt___v1724_8h.html#a4379831f05b7b9a82ec8d2fd03e9e610ae7fc5877e3aca04a8b498b8035563491">CVT_V1720</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvt___v1724_8h.html#a4379831f05b7b9a82ec8d2fd03e9e610afc553787456c85d4b462d3ad0d39a230">CVT_V1740</a>, 
<a class="el" href="cvt___v1724_8h.html#a4379831f05b7b9a82ec8d2fd03e9e610a3dede885f83d261437e0bc80f650b660">CVT_V1751</a>
<br/>
 }</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><p>The V17XX board type. </p>
 <a href="cvt___v1724_8h.html#a4379831f05b7b9a82ec8d2fd03e9e610">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87">CVT_V1724_REG_INDEX</a> { <br/>
&nbsp;&nbsp;<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87ac6b2c913c5a093ee57ada2833103ff3b">CVT_V1724_OUT_BUFFER_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87adb71f9b26902bd3a49c852dffe169908">CVT_V1724_BROAD_CH_CTRL_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87a4d111abbc6d427f98b68033f9f096207">CVT_V1724_BROAD_CH_SET_CTRL_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87a42f06a96619ff8534517c8356527725c">CVT_V1724_BROAD_CH_CLEAR_CTRL_INDEX</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87ab479bec093dd94c64e21d83aef041456">CVT_V1724_BROAD_NUM_BLOCK_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87a5e0d029c2a06d4d404f0642eb9b6569f">CVT_V1724_BROAD_CH_BUFF_FLUSH_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87addef5d8229681e4791fed67dd65f6511">CVT_V1724_BROAD_CH_RND_ACC_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87a636a107a7354ab120cd6ec9524a229be">CVT_V1724_BROAD_CH_CUSSIZE_INDEX</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87a09ae6a448d84ce48038f20978c8d166d">CVT_V1724_BROAD_CH_ZSTH_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87a5faf49a9851e8980e35f7a4201b4db4d">CVT_V1724_BROAD_ADC_CONF_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87a09f6c84a43a50b7246f390fbf17529ff">CVT_V1724_ACQ_CONTROL_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87a0b29be75ddb5facbec874428ca6f8a69">CVT_V1724_ACQ_STATUS_INDEX</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87aa12ed737a7400abcae036457861c9557">CVT_V1724_SW_TRIGGER_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87aec4aa59ff7c015372bca848c8b5ebb32">CVT_V1724_TRIGGER_SRC_ENABLE_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87abe8c8bf54a8548b88f84b9820ffede36">CVT_V1724_FP_TRIGGER_OUT_ENABLE_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87aeb8728d979ab52e70c44491b343dee8f">CVT_V1724_POST_TRIG_INDEX</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87a0ab7f8dbb332d71fbfba0a748b97e009">CVT_V1724_FRONT_PANEL_IO_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87a2e4c4ddf5721f8e845f6bd1dded8faea">CVT_V1724_FRONT_PANEL_IO_CTRL_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87a21da61e615eb9b277ac575fcf949d477">CVT_V1724_CH_ENABLE_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87abc6fb0c44ac089255916888f7d55ede0">CVT_V1724_FW_REV_INDEX</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87a94c6af07a7bd0041003defebdcdc2b2b">CVT_V1724_DOWNSAMPLE_FACT_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87afadacc32da3ff1f04931798d9d9cdbad">CVT_V1724_EVENT_STORED_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87aa47b4de89f552129b5d16a963a5cbaca">CVT_V1724_MON_SET_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87a5297a77e05ab83e71b8ee2a8b54695d9">CVT_V1724_SW_SYNC_INDEX</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87a9f40819574d3e78df2da640284bdeefb">CVT_V1724_BOARD_INFO_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87a59745fb500999ee0be66a2a21f10a2bf">CVT_V1724_MON_MODE_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87a56e71a6e58194444e2bd96a71be5204d">CVT_V1724_TEST_IO_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87aa41ebebb438e8edc56236080add8d213">CVT_V1724_VME_CONTROL_INDEX</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87ab4aa988996bbf70b3ca9129f8b190232">CVT_V1724_VME_STATUS_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87aacda1d6fda44591633082779d9fe25a7">CVT_V1724_BOARD_ID_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87acf678266de89b05de87ffb5a6d3bf90b">CVT_V1724_MCST_CBLT_ADD_CTRL_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87a7bfdbfaa111329a82432e2b355e92438">CVT_V1724_RELOCATION_ADDRESS_INDEX</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87aae1aa8fb826198c1e257590e8391b2c9">CVT_V1724_INT_STATUS_ID_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87ab9cd0032b78d70b4d57d7085499918e3">CVT_V1724_INT_EVENT_NUM_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87a3df06cff8245f02feb7c794b13967648">CVT_V1724_BLT_EVENT_NUM_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87a5217d4933a5399b7a86122749d3da1a1">CVT_V1724_SCRATCH_INDEX</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87ac356b707351aac53ab12bee51e3ce34a">CVT_V1724_SW_RESET_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87a60590e147067f58dcf8289f13ab6cac5">CVT_V1724_SW_CLEAR_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87ad63cc151d7c6fddd9999ab50a7598dd1">CVT_V1724_FLASH_EN_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87aca41c0f2064afe50867b66b178b71199">CVT_V1724_FLASH_DATA_INDEX</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87ad6fa4d16e1417412a99729ced66c29e4">CVT_V1724_RELOAD_CONFIG_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87ab09ef242f22d30fb7ecec2ab5981f450">CVT_V1724_BASE_ADDRESS_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87a4e4b7b086b5df7d1d80416d9585a62e3">CVT_V1724_ROM_CHKSUM_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87a4b90b41bf4fbbeb5773309ad1d000c22">CVT_V1724_ROM_CHKSUM_LEN_2_INDEX</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87a3ad103c10f33835a4abf04f3813d3d28">CVT_V1724_ROM_CHKSUM_LEN_1_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87a2ef52c2c8134ea6daca71b46d9b95afa">CVT_V1724_ROM_CHKSUM_LEN_0_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87ac0b7391488542103cebe1cead821ecc0">CVT_V1724_ROM_CONST_2_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87a1a91c52923a1ba245bbb33212bbf0915">CVT_V1724_ROM_CONST_1_INDEX</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87aa8ad2dac0f183fd74b45550d9ad9a702">CVT_V1724_ROM_CONST_0_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87aed09130d3f4b396e167a35196a921406">CVT_V1724_ROM_C_CODE_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87a04c6769fdad508af9e5be0ecd36b6a10">CVT_V1724_ROM_R_CODE_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87a9684de31ca226055a551622d01698b14">CVT_V1724_ROM_OUI_2_INDEX</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87a2f0c3494d3f94a47b66aec66f9d047ac">CVT_V1724_ROM_OUI_1_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87a69ec84c481dadfd12fb20f1fa10e3280">CVT_V1724_ROM_OUI_0_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87ad19ce8c84e9f3551ba6e8d48a93651fc">CVT_V1724_ROM_VERSION_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87a1fbbef71c5fb404983c2bb1d6a88de9c">CVT_V1724_ROM_BOARD_ID_2_INDEX</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87a89246da4e7ce04a32acc00c29d559ed8">CVT_V1724_ROM_BOARD_ID_1_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87ac3f5415896f256ab4d4f16970d99d20e">CVT_V1724_ROM_BOARD_ID_0_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87aec31e78233431200744c084397d7908c">CVT_V1724_ROM_REVISION_3_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87a5c12aa753d8ee367616a88ed0ea94b5d">CVT_V1724_ROM_REVISION_2_INDEX</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87a90159c526b03e0650171646206ebf5ef">CVT_V1724_ROM_REVISION_1_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87a09a63d613452491577908b647e3c375c">CVT_V1724_ROM_REVISION_0_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87ad7b03ac6cb6129d9cd067d2ac56ba8ee">CVT_V1724_ROM_SERIAL_1_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87a8101162dc5e562e8bb8364c8966dc533">CVT_V1724_ROM_SERIAL_0_INDEX</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87a1c7257610df75917ba7e0f9884bd4d2f">CVT_V1724_ROM_VCXO_TYPE_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87a31f15abe71dcd43cdb22d0a7a4307570">CVT_V1724_CH0_RESERVED_RND_ACC_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87aa06f2c97b7c4760e3bb9aabe15eb8d2e">CVT_V1724_CH0_ZSTH_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87a1353235f41ba71a1222884ab7ac4b3e8">CVT_V1724_CH0_THRESHOLD_INDEX</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87a16286e7643a2970ea321de4be8d38245">CVT_V1724_CH0_TIME_OVER_UNDER_THR_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87a14000bca1938326acfd002e7fbca549d">CVT_V1724_CH0_STATUS_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87ac9e394bd4cf1904de3211e7f15afb6a8">CVT_V1724_CH0_FW_REV_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87af98097684389707e4b174dadc5d155e4">CVT_V1724_CH0_BUFF_OCCUPANCY_INDEX</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87ab6c6f2a75bd6c5b1c17f3185b804ae5d">CVT_V1724_CH0_DAC_CONF_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87a1c7ebf0437dd9fbed95dda05bdf35dd8">CVT_V1724_CH0_ADC_CONF_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87ad1a7b91a34dfb731c85d87b181d38f5c">CVT_V1724_CH0_RESERVED_ADC_DEBUG_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87a8f982d503f45e9f436b8bf0814c8944d">CVT_V1724_CH0_RESERVED_MEM_DATA_INDEX</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87a62ab31b2dd5f646cc6fe9c30f78f499b">CVT_V1724_CH0_RESERVED_MEM_ADDRESS_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87a6fddb93da4f05156cded6088da0fae41">CVT_V1724_CH1_RESERVED_RND_ACC_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87a7d9714077b81b5688f08ce38b60ebee5">CVT_V1724_CH1_ZSTH_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87a5d0b30c4d145f2e0e8bb85343f11e980">CVT_V1724_CH1_THRESHOLD_INDEX</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87aa72969593f90e9bbf1b1cea0d89f3b8f">CVT_V1724_CH1_TIME_OVER_UNDER_THR_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87a36d713ea4f18859a3a0f9807b11a0044">CVT_V1724_CH1_STATUS_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87a469bb0b6eb035112dc2219432c7052c6">CVT_V1724_CH1_FW_REV_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87aa508e410bf5769015333fd83d7980532">CVT_V1724_CH1_BUFF_OCCUPANCY_INDEX</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87a5e6694db01acab9ae106b91cb1938536">CVT_V1724_CH1_DAC_CONF_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87af1d9fa515b6299722dab45c702b52b2e">CVT_V1724_CH1_ADC_CONF_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87a2bbf412de71f9f5333944375945e18f1">CVT_V1724_CH1_RESERVED_ADC_DEBUG_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87a3814c670591f94bbf3e4013cbb229ec0">CVT_V1724_CH1_RESERVED_MEM_DATA_INDEX</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87aca424bfba5c385b11b31e435c3d40fd8">CVT_V1724_CH1_RESERVED_MEM_ADDRESS_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87ab9d1f8695b858bbd4e9f8f123e7045bc">CVT_V1724_CH2_RESERVED_RND_ACC_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87a49078498e339b5fe96d351b8dd5c8711">CVT_V1724_CH2_ZSTH_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87aa5acdb6340871f3e6ef88dea008d5dc0">CVT_V1724_CH2_THRESHOLD_INDEX</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87a208ef830b18d9bfbc0f7dc7ef326d614">CVT_V1724_CH2_TIME_OVER_UNDER_THR_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87a2cb7a8ec10882d646d0791530f339e51">CVT_V1724_CH2_STATUS_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87a8d403cb4e526040b8c9b18267e757483">CVT_V1724_CH2_FW_REV_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87a2b23cae731b6f5feb1bfca5dd7da2836">CVT_V1724_CH2_BUFF_OCCUPANCY_INDEX</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87a8440f7ab3d967046dbc57fc232b55e75">CVT_V1724_CH2_DAC_CONF_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87af74fb2a183e2a47c4a715c50c7d51649">CVT_V1724_CH2_ADC_CONF_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87a201e3e592a8fb88e233fd42caaf2b31e">CVT_V1724_CH2_RESERVED_ADC_DEBUG_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87a7571797f921b21aa5f5c4ba810e3f060">CVT_V1724_CH2_RESERVED_MEM_DATA_INDEX</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87a41c465e332d76405c70582213e36e73e">CVT_V1724_CH2_RESERVED_MEM_ADDRESS_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87a3d65a452cbaa96e6f284147b3bda155d">CVT_V1724_CH3_RESERVED_RND_ACC_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87af3fd96b7c0ffaf2fd11b8fb1d795f339">CVT_V1724_CH3_ZSTH_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87ab46cc366c731b47bbd14286c5fc26344">CVT_V1724_CH3_THRESHOLD_INDEX</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87a0c744547862131f166962e36c316778c">CVT_V1724_CH3_TIME_OVER_UNDER_THR_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87adfcfb270307bd0498510d08843998c0d">CVT_V1724_CH3_STATUS_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87a19147b5f637156e55ceaf01ac329f6a7">CVT_V1724_CH3_FW_REV_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87a94819ef156c2db594939be593cd48e11">CVT_V1724_CH3_BUFF_OCCUPANCY_INDEX</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87a5b5fe482c851d6f683cdba368479c585">CVT_V1724_CH3_DAC_CONF_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87ae5379e9db08e6ba27d78df9b601c7840">CVT_V1724_CH3_ADC_CONF_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87adf06303abbd33debb013d9aa1e98b05d">CVT_V1724_CH3_RESERVED_ADC_DEBUG_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87a260bbeb293c5bba9741dea4241babcc7">CVT_V1724_CH3_RESERVED_MEM_DATA_INDEX</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87a5cff38a2e5febfc1b9e424f6e3688d15">CVT_V1724_CH3_RESERVED_MEM_ADDRESS_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87a7c9504afb2e94b93091c3e7caadbc499">CVT_V1724_CH4_RESERVED_RND_ACC_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87aaa39f6898180256d3dadc9865595d07a">CVT_V1724_CH4_ZSTH_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87a4fe54736d54d9c41c43c93d52264a538">CVT_V1724_CH4_THRESHOLD_INDEX</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87a276c4df00bae7fc19bf2f17248514c9e">CVT_V1724_CH4_TIME_OVER_UNDER_THR_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87adb860b14f2de83a678ab98535fa424d6">CVT_V1724_CH4_STATUS_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87ab98cc9e1b3bbe723db35ffa1e3da4dea">CVT_V1724_CH4_FW_REV_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87a6efb132a5d174d26a3b71f4cb2110205">CVT_V1724_CH4_BUFF_OCCUPANCY_INDEX</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87a50c02648016933825e87c29086138b38">CVT_V1724_CH4_DAC_CONF_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87a834b340a512c596b335bfde35d1d36ba">CVT_V1724_CH4_ADC_CONF_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87a3ddc420423a017db6a6682a49b01b22e">CVT_V1724_CH4_RESERVED_ADC_DEBUG_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87a9506f6d8d6ee945e51b15822c7998871">CVT_V1724_CH4_RESERVED_MEM_DATA_INDEX</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87ae3039b1d49ec9f03d2f04c29bd9b6ecd">CVT_V1724_CH4_RESERVED_MEM_ADDRESS_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87a79619557a13c0e38e7b6ec6b683d9190">CVT_V1724_CH5_RESERVED_RND_ACC_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87a046d66674b45acd81ee5835b9f4572fe">CVT_V1724_CH5_ZSTH_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87aeb499c787638ad1ec42e1f2510179f95">CVT_V1724_CH5_THRESHOLD_INDEX</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87a7bf2c9e9b23e3956eebfbb90630abf1c">CVT_V1724_CH5_TIME_OVER_UNDER_THR_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87a86d1f7a0f827ee4235efdefc3b60f083">CVT_V1724_CH5_STATUS_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87ab4d488ac38a79cf8592b665c584d0f1e">CVT_V1724_CH5_FW_REV_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87a8a98f7a4754d991fbab2bbba411cad8e">CVT_V1724_CH5_BUFF_OCCUPANCY_INDEX</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87a9e2910d82e8ec44014bdcbcd2f7e9375">CVT_V1724_CH5_DAC_CONF_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87aeec3ae774d1facb833b1d4e6dca6c5b2">CVT_V1724_CH5_ADC_CONF_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87a17d9239f684f3726032c877cb56d5b6a">CVT_V1724_CH5_RESERVED_ADC_DEBUG_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87a3d0e5d1a1cce275215a9defc933e7e38">CVT_V1724_CH5_RESERVED_MEM_DATA_INDEX</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87aa59787598de67045075ffad54009b850">CVT_V1724_CH5_RESERVED_MEM_ADDRESS_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87ab2abc28a8d6f2a5bc4be64096924cc26">CVT_V1724_CH6_RESERVED_RND_ACC_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87af627d25cfdc5d20ba2183bcb6a2edad0">CVT_V1724_CH6_ZSTH_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87a4527b76fd46b8e0f5318dcdb916fc436">CVT_V1724_CH6_THRESHOLD_INDEX</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87a651128617892ec5d594991004f7a8c35">CVT_V1724_CH6_TIME_OVER_UNDER_THR_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87aab2e799865cc123953ee436c9281a063">CVT_V1724_CH6_STATUS_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87a60e5a888d4dc817a0640cadc40f8f120">CVT_V1724_CH6_FW_REV_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87a65b131033a9af096b916a6aff46f3970">CVT_V1724_CH6_BUFF_OCCUPANCY_INDEX</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87abf877d9c74fe96bb06505f91c6b978f4">CVT_V1724_CH6_DAC_CONF_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87a658739b11edf9a4ed82b48e491b43b1c">CVT_V1724_CH6_ADC_CONF_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87aff5cd1203209ab0d96e451b7be01f30f">CVT_V1724_CH6_RESERVED_ADC_DEBUG_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87ac9fd098816f53fb6ff1fd41e216870a6">CVT_V1724_CH6_RESERVED_MEM_DATA_INDEX</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87a9a7a6c2d50914bdccb0e680e90202536">CVT_V1724_CH6_RESERVED_MEM_ADDRESS_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87a85e8c72c5c2a746db0f240ab152cae28">CVT_V1724_CH7_RESERVED_RND_ACC_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87a582ae753ba26d3a1e33e09bde457889a">CVT_V1724_CH7_ZSTH_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87a0cb16e71772e665b0b08364489a0df26">CVT_V1724_CH7_THRESHOLD_INDEX</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87af7f0c08c939aa703309c1ec9fdf20264">CVT_V1724_CH7_TIME_OVER_UNDER_THR_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87ae78ca47b486edaec0ef24d4a0eb32da3">CVT_V1724_CH7_STATUS_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87ac9d82b1bdb8b0fb934faa99728c4a2b2">CVT_V1724_CH7_FW_REV_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87adca2c778a2b51dca5c2d968349ad7ca8">CVT_V1724_CH7_BUFF_OCCUPANCY_INDEX</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87a614d98ee1db12bd5031732ea7c4db3df">CVT_V1724_CH7_DAC_CONF_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87aaa57300940d6645be3922c540b7aa60c">CVT_V1724_CH7_ADC_CONF_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87ab80fc89b973770d2071a75f72f9c2e37">CVT_V1724_CH7_RESERVED_ADC_DEBUG_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87a382f9a380ac3d88368b198804f3f58ad">CVT_V1724_CH7_RESERVED_MEM_DATA_INDEX</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87a0b0264e7b86cbfc7274c5d58b4df9d21">CVT_V1724_CH7_RESERVED_MEM_ADDRESS_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87a1e45d50667aad417d28e4444d08fa6ea">CVT_V1724_LAST_INDEX</a>
<br/>
 }</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><p>The registers indexes. </p>
 <a href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#aab2c5a7ffecb437f9dd56ed04b446a5d">CVT_V1724_VME_CONTROL_MSK</a> { <a class="el" href="cvt___v1724_8h.html#aab2c5a7ffecb437f9dd56ed04b446a5da0cdb4526ef9612cf5551899d2caa7163">CVT_V1724_VME_CTRL_INT_LEVEL_MSK</a> =  0x0007, 
<a class="el" href="cvt___v1724_8h.html#aab2c5a7ffecb437f9dd56ed04b446a5da712c2c141b81a47d3f271a90d66b8af1">CVT_V1724_VME_CTRL_BERR_ENABLE_MSK</a> =  0x0010, 
<a class="el" href="cvt___v1724_8h.html#aab2c5a7ffecb437f9dd56ed04b446a5da5c8342457839bdf0fb92012068139da6">CVT_V1724_VME_CTRL_ALIGN64_MSK</a> =  0x0020, 
<a class="el" href="cvt___v1724_8h.html#aab2c5a7ffecb437f9dd56ed04b446a5da44518c88552d12fbc87322b492edc8e2">CVT_V1724_VME_CTRL_RELOC_MSK</a> =  0x0040
 }</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><p>Control register bitmasks. </p>
 <a href="cvt___v1724_8h.html#aab2c5a7ffecb437f9dd56ed04b446a5d">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a9fb1f4860059200ce363c7811667c517">CVT_V1724_VME_STATUS_MSK</a> { <a class="el" href="cvt___v1724_8h.html#a9fb1f4860059200ce363c7811667c517af82edf7fb8987a8d7fcb7f216c2d258b">CVT_V1724_VME_STS_DATA_READY_MSK</a> =  0x0001, 
<a class="el" href="cvt___v1724_8h.html#a9fb1f4860059200ce363c7811667c517abf2e69264708278b8073fbe4efdd1bf6">CVT_V1724_VME_STS_FULL_MSK</a> =  0x0002, 
<a class="el" href="cvt___v1724_8h.html#a9fb1f4860059200ce363c7811667c517a8f74b9f48371c215642d17841bd17bd5">CVT_V1724_VME_STS_BERR_FLAG_MSK</a> =  0x0004, 
<a class="el" href="cvt___v1724_8h.html#a9fb1f4860059200ce363c7811667c517a650d4e7e419411d1c412b21784e8e9ff">CVT_V1724_VME_STS_PURGED_MSK</a> =  0x0008
 }</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><p>Status register bitmasks. </p>
 <a href="cvt___v1724_8h.html#a9fb1f4860059200ce363c7811667c517">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a3d20342a3b0a7a443bc8863244665ee3">CVT_V1724_TRIGGER_SRC_ENABLE_MSK</a> { <br/>
&nbsp;&nbsp;<a class="el" href="cvt___v1724_8h.html#a3d20342a3b0a7a443bc8863244665ee3a66bf49ce469e86e2d65b87e2c35c2e1f">CVT_V1724_TRGEN_CH0_MSK</a> =  0x00000001, 
<a class="el" href="cvt___v1724_8h.html#a3d20342a3b0a7a443bc8863244665ee3a0d6099406866fd20fb3f659e780c7b68">CVT_V1724_TRGEN_CH1_MSK</a> =  0x00000002, 
<a class="el" href="cvt___v1724_8h.html#a3d20342a3b0a7a443bc8863244665ee3a869e02aab0c623e18f0fe157370c9e43">CVT_V1724_TRGEN_CH2_MSK</a> =  0x00000004, 
<a class="el" href="cvt___v1724_8h.html#a3d20342a3b0a7a443bc8863244665ee3ad10d68828b3c59049735ba07561354df">CVT_V1724_TRGEN_CH3_MSK</a> =  0x00000008, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvt___v1724_8h.html#a3d20342a3b0a7a443bc8863244665ee3a5998b6fc2a5070995c68afe522d77984">CVT_V1724_TRGEN_CH4_MSK</a> =  0x00000010, 
<a class="el" href="cvt___v1724_8h.html#a3d20342a3b0a7a443bc8863244665ee3a3fde7396cecde0ef5153015223a4809b">CVT_V1724_TRGEN_CH5_MSK</a> =  0x00000020, 
<a class="el" href="cvt___v1724_8h.html#a3d20342a3b0a7a443bc8863244665ee3ae461dcdb1bf45579c8a9be662455f7eb">CVT_V1724_TRGEN_CH6_MSK</a> =  0x00000040, 
<a class="el" href="cvt___v1724_8h.html#a3d20342a3b0a7a443bc8863244665ee3a8fd47ee4ab7df6ec9ed57fdd877913af">CVT_V1724_TRGEN_CH7_MSK</a> =  0x00000080, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvt___v1724_8h.html#a3d20342a3b0a7a443bc8863244665ee3a777d55ade990d1ed6024f4d63e187c49">CVT_V1724_TRGEN_EXT_MSK</a> =  0x40000000, 
<a class="el" href="cvt___v1724_8h.html#a3d20342a3b0a7a443bc8863244665ee3a8d2f5fe73b0dc67b7ae060e2e0b7f636">CVT_V1724_TRGEN_SW_MSK</a> =  0x80000000
<br/>
 }</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><p>Trigger enable bitmasks. </p>
 <a href="cvt___v1724_8h.html#a3d20342a3b0a7a443bc8863244665ee3">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a20566a1614642f1f0fc8c40fc38efd10">CVT_V1724_FP_TRIGGER_OUT_ENABLE_MSK</a> { <br/>
&nbsp;&nbsp;<a class="el" href="cvt___v1724_8h.html#a20566a1614642f1f0fc8c40fc38efd10a20050df77abb7b9810176550c1c9dfb5">CVT_V1724_FPTRGEN_CH0_MSK</a> =  0x00000001, 
<a class="el" href="cvt___v1724_8h.html#a20566a1614642f1f0fc8c40fc38efd10aced5d277b70e3259e05f1978513c2297">CVT_V1724_FPTRGEN_CH1_MSK</a> =  0x00000002, 
<a class="el" href="cvt___v1724_8h.html#a20566a1614642f1f0fc8c40fc38efd10a70758f7b57fc74dd4ceb9cbcc9295020">CVT_V1724_FPTRGEN_CH2_MSK</a> =  0x00000004, 
<a class="el" href="cvt___v1724_8h.html#a20566a1614642f1f0fc8c40fc38efd10ac3daba1c880a3477a3b9a94903ddefa1">CVT_V1724_FPTRGEN_CH3_MSK</a> =  0x00000008, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvt___v1724_8h.html#a20566a1614642f1f0fc8c40fc38efd10acaf15975c4c737eb3b7e3c067366e7bc">CVT_V1724_FPTRGEN_CH4_MSK</a> =  0x00000010, 
<a class="el" href="cvt___v1724_8h.html#a20566a1614642f1f0fc8c40fc38efd10a649e8db97c880188180494723ec98c7f">CVT_V1724_FPTRGEN_CH5_MSK</a> =  0x00000020, 
<a class="el" href="cvt___v1724_8h.html#a20566a1614642f1f0fc8c40fc38efd10aa6fb07a57649a8e1b08b46c021d58389">CVT_V1724_FPTRGEN_CH6_MSK</a> =  0x00000040, 
<a class="el" href="cvt___v1724_8h.html#a20566a1614642f1f0fc8c40fc38efd10a4e5d2d164a3fea1afa0b10c3698e4edf">CVT_V1724_FPTRGEN_CH7_MSK</a> =  0x00000080, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvt___v1724_8h.html#a20566a1614642f1f0fc8c40fc38efd10a31fcdca803c54a3790056ce8b7f78f5d">CVT_V1724_FPTRGEN_EXT_MSK</a> =  0x40000000, 
<a class="el" href="cvt___v1724_8h.html#a20566a1614642f1f0fc8c40fc38efd10a17a563c2ed0bead4bddfc2592bc6e642">CVT_V1724_FPTRGEN_SW_MSK</a> =  0x80000000
<br/>
 }</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><p>Front Panel Trigger Out enable bitmasks. </p>
 <a href="cvt___v1724_8h.html#a20566a1614642f1f0fc8c40fc38efd10">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a4bed56eb1100c050246b0f04ea56cacc">CVT_V1724_BROAD_CH_CONTROL_MSK</a> { <br/>
&nbsp;&nbsp;<a class="el" href="cvt___v1724_8h.html#a4bed56eb1100c050246b0f04ea56cacca21ce2df17edf318951d9ee0a0c181800">CVT_V1724_BROAD_CHCTRL_GATE_MODE_MSK</a> =  0x00000001, 
<a class="el" href="cvt___v1724_8h.html#a4bed56eb1100c050246b0f04ea56cacca2fd843eeafc9c4552bf43749607dc84e">CVT_V1724_BROAD_CHCTRL_TRG_OVERLAP_MSK</a> =  0x00000002, 
<a class="el" href="cvt___v1724_8h.html#a4bed56eb1100c050246b0f04ea56caccac0544d3898054f36c0d14a2b21fde19a">CVT_V1724_BROAD_CHCTRL_MEM_TEST_ENABLE_MSK</a> =  0x00000008, 
<a class="el" href="cvt___v1724_8h.html#a4bed56eb1100c050246b0f04ea56caccac03e37d02ea3bc64a8df3c59163d99c5">CVT_V1724_BROAD_CHCTRL_MEM_ACC_MODE_MSK</a> =  0x00000010, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvt___v1724_8h.html#a4bed56eb1100c050246b0f04ea56cacca45ce5489fb3689c089db0529739ee9ab">CVT_V1724_BROAD_CHCTRL_TRG_OUT_THR_MSK</a> =  0x00000040, 
<a class="el" href="cvt___v1724_8h.html#a4bed56eb1100c050246b0f04ea56cacca26c64d69f295985f2b046210158583e6">CVT_V1724_BROAD_CHCTRL_DES_MODE_MSK</a> =  0x00001000
<br/>
 }</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><p>CVT_V1724_BROAD_CH_CTRL: Control register bitmasks. </p>
 <a href="cvt___v1724_8h.html#a4bed56eb1100c050246b0f04ea56cacc">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#aae8a9cef894c43df8a16d8b691ff8c87">CVT_V1724_BROAD_CH_RND_ACC_MSK</a> { <a class="el" href="cvt___v1724_8h.html#aae8a9cef894c43df8a16d8b691ff8c87a37c437c9db9eacb1fdca75c6dff90419">CVT_V1724_BROAD_CHRNDACC_BLOCK_ADD_MSK</a> =  0x000003FF, 
<a class="el" href="cvt___v1724_8h.html#aae8a9cef894c43df8a16d8b691ff8c87ab7a0afa3afae602f2c1652b5a29e6e0a">CVT_V1724_BROAD_CHRNDACC_SAMPLE_NUM_MSK</a> =  0x003FFC00, 
<a class="el" href="cvt___v1724_8h.html#aae8a9cef894c43df8a16d8b691ff8c87af73737602af947c73314346cf06eaf8e">CVT_V1724_BROAD_CHRNDACC_OFFSET_MSK</a> =  0xFFC00000
 }</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><p>CVT_V1724_BROAD_CH_RND_ACC register bitmasks. </p>
 <a href="cvt___v1724_8h.html#aae8a9cef894c43df8a16d8b691ff8c87">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#ab563f201c98af67ec739f5ca85cac62a">CVT_V1724_BOARD_INFO_MSK</a> { <a class="el" href="cvt___v1724_8h.html#ab563f201c98af67ec739f5ca85cac62aa76f5f62efbd7c545909828915265a0e5">CVT_V1724_BRDINF_ID_MSK</a> =  0x000000ff, 
<a class="el" href="cvt___v1724_8h.html#ab563f201c98af67ec739f5ca85cac62aa4f4174a9f8b1c2021093dedf5921b165">CVT_V1724_BRDINF_CH_BLOCK_SIZE_MUL_MSK</a> =  0x0000ff00
 }</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><p>CVT_V1724_BOARD_INFO register bitmasks. </p>
 <a href="cvt___v1724_8h.html#ab563f201c98af67ec739f5ca85cac62a">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a80d4820138b4d8c46ee1513539b4a8b2">CVT_V1724_ACQ_CONTROL_MSK</a> { <a class="el" href="cvt___v1724_8h.html#a80d4820138b4d8c46ee1513539b4a8b2a86542e78e9f51e082bfcb0931ccfe37c">CVT_V1724_ACQCTRL_ACQ_MODE_MSK</a> =  0x00000003, 
<a class="el" href="cvt___v1724_8h.html#a80d4820138b4d8c46ee1513539b4a8b2aa1456c6edc6269375f7bd03491d1a03b">CVT_V1724_ACQCTRL_START_MSK</a> =  0x00000004, 
<a class="el" href="cvt___v1724_8h.html#a80d4820138b4d8c46ee1513539b4a8b2af09e28624e832d28ccf7a7fbf004ede1">CVT_V1724_ACQCTRL_EVENT_COUNTER_ALL_MSK</a> =  0x00000008, 
<a class="el" href="cvt___v1724_8h.html#a80d4820138b4d8c46ee1513539b4a8b2adc28d93d9b54b960a3f85a46a81ab326">CVT_V1724_ACQCTRL_DOWNSAMPLE_MSK</a> =  0x00000010
 }</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><p>CVT_V1724_ACQ_CONTROL register bitmasks. </p>
 <a href="cvt___v1724_8h.html#a80d4820138b4d8c46ee1513539b4a8b2">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#ad0d6189acd971bb5193112d6a3c0d287">CVT_V1724_ACQ_CONTROL_ACQ_MODES</a> { <a class="el" href="cvt___v1724_8h.html#ad0d6189acd971bb5193112d6a3c0d287af3ee124d33623df3a9e6f74237e631e8">CVT_V1724_ACQCTRL_ACQ_MODE_REGISTER_CTRL</a> =  0, 
<a class="el" href="cvt___v1724_8h.html#ad0d6189acd971bb5193112d6a3c0d287a83303dae63483a9d1d41129e763c4e3a">CVT_V1724_ACQCTRL_ACQ_MODE_S_IN_CTRL</a> =  1, 
<a class="el" href="cvt___v1724_8h.html#ad0d6189acd971bb5193112d6a3c0d287a56065735d52600808941ea4f0992511d">CVT_V1724_ACQCTRL_ACQ_MODE_S_IN_GATE</a> =  2, 
<a class="el" href="cvt___v1724_8h.html#ad0d6189acd971bb5193112d6a3c0d287a84b1d8630fce22ca7841189be51dd5a2">CVT_V1724_ACQCTRL_ACQ_MODE_MULTIBOARD_SYNC</a> =  3
 }</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><p>CVT_V1724_ACQ_CONTROL_MSK acquisition modes. </p>
 <a href="cvt___v1724_8h.html#ad0d6189acd971bb5193112d6a3c0d287">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a7cae60a99a70e51eacd8ee2beccbfc9a">CVT_V1724_ACQ_STATUS_MSK</a> { <br/>
&nbsp;&nbsp;<a class="el" href="cvt___v1724_8h.html#a7cae60a99a70e51eacd8ee2beccbfc9aa4fcc668717a66cc581ee05c5499320f8">CVT_V1724_ACQSTS_MEB_NOT_EMPTY_MSK</a> =  0x00000001, 
<a class="el" href="cvt___v1724_8h.html#a7cae60a99a70e51eacd8ee2beccbfc9aaf36e2ea9568cadcfe9b20997a5318ee1">CVT_V1724_ACQSTS_MEB_FULL_MSK</a> =  0x00000002, 
<a class="el" href="cvt___v1724_8h.html#a7cae60a99a70e51eacd8ee2beccbfc9aaa5ece91d8a6ab3bca680b62a173cb1f4">CVT_V1724_ACQSTS_RUN_MSK</a> =  0x00000004, 
<a class="el" href="cvt___v1724_8h.html#a7cae60a99a70e51eacd8ee2beccbfc9aad26d4f9be7a7dcb35dd83dcdb0b40009">CVT_V1724_ACQSTS_EVENT_RDY_MSK</a> =  0x00000008, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvt___v1724_8h.html#a7cae60a99a70e51eacd8ee2beccbfc9aa46adf10958a2c04df2573dd3e576dc57">CVT_V1724_ACQSTS_EVENT_FULL_MSK</a> =  0x00000010, 
<a class="el" href="cvt___v1724_8h.html#a7cae60a99a70e51eacd8ee2beccbfc9aa2481989ecc63dfc4d505ad94545bbbc0">CVT_V1724_ACQSTS_CLKEXT_MSK</a> =  0x00000020, 
<a class="el" href="cvt___v1724_8h.html#a7cae60a99a70e51eacd8ee2beccbfc9aa14c21d563d919f3cfb2accb1b44f3ad2">CVT_V1724_ACQSTS_PLL_BYPASS_MSK</a> =  0x00000040, 
<a class="el" href="cvt___v1724_8h.html#a7cae60a99a70e51eacd8ee2beccbfc9aa1660a320c623314c696d1a2dd4160d5b">CVT_V1724_ACQSTS_PLL_STATUS_MSK</a> =  0x00000080, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvt___v1724_8h.html#a7cae60a99a70e51eacd8ee2beccbfc9aa77ea618869a5afef93f4142b8dd1376b">CVT_V1724_ACQSTS_S_IN_MSK</a> =  0x00008000
<br/>
 }</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><p>CVT_V1724_ACQ_STATUS register bitmasks. </p>
 <a href="cvt___v1724_8h.html#a7cae60a99a70e51eacd8ee2beccbfc9a">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a05cc0a0adcaf23cf69dde31ccf673089">CVT_V1724_CH_ENABLE_MSK</a> { <br/>
&nbsp;&nbsp;<a class="el" href="cvt___v1724_8h.html#a05cc0a0adcaf23cf69dde31ccf673089aad5dcd729f301ec2e4024511f8c6aa79">CVT_V1724_CHEN_CH0_MSK</a> =  0x0001, 
<a class="el" href="cvt___v1724_8h.html#a05cc0a0adcaf23cf69dde31ccf673089ab9135665da718fac4f82d970c5eeb4fe">CVT_V1724_CHEN_CH1_MSK</a> =  0x0002, 
<a class="el" href="cvt___v1724_8h.html#a05cc0a0adcaf23cf69dde31ccf673089a92ec0f0420901c6dbbeebfd81dfcec56">CVT_V1724_CHEN_CH2_MSK</a> =  0x0004, 
<a class="el" href="cvt___v1724_8h.html#a05cc0a0adcaf23cf69dde31ccf673089a015c7043972828aecebd0c510e9ae9bf">CVT_V1724_CHEN_CH3_MSK</a> =  0x0008, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvt___v1724_8h.html#a05cc0a0adcaf23cf69dde31ccf673089acf88526fef1fa98c451b1c35885d6936">CVT_V1724_CHEN_CH4_MSK</a> =  0x0010, 
<a class="el" href="cvt___v1724_8h.html#a05cc0a0adcaf23cf69dde31ccf673089afe06879a9f180de875be604ed8150685">CVT_V1724_CHEN_CH5_MSK</a> =  0x0020, 
<a class="el" href="cvt___v1724_8h.html#a05cc0a0adcaf23cf69dde31ccf673089aedc4a924ab0ea2e50d7fcc3e9727d2d3">CVT_V1724_CHEN_CH6_MSK</a> =  0x0040, 
<a class="el" href="cvt___v1724_8h.html#a05cc0a0adcaf23cf69dde31ccf673089a6fc1cac78c772b39139224c47f12a5ce">CVT_V1724_CHEN_CH7_MSK</a> =  0x0080
<br/>
 }</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><p>CVT_V1724_CH_ENABLE register bitmasks. </p>
 <a href="cvt___v1724_8h.html#a05cc0a0adcaf23cf69dde31ccf673089">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#afadcb8683a094b5373045f7e12c0795d">CVT_V1724_CH_ADC_CONF_MSK</a> { <a class="el" href="cvt___v1724_8h.html#afadcb8683a094b5373045f7e12c0795da20f59c8d11c2ba186f798dacf43c46dc">CVT_V1724_CHADCCONF_DITHER_MSK</a> =  0x00000001, 
<a class="el" href="cvt___v1724_8h.html#afadcb8683a094b5373045f7e12c0795daac92ae9d2b4d116201247f92ba7923a0">CVT_V1724_CHADCCONF_CLK_DUTY_STAB_MSK</a> =  0x00000002, 
<a class="el" href="cvt___v1724_8h.html#afadcb8683a094b5373045f7e12c0795da5eb49d6730ae5b7a240720f2b24058f3">CVT_V1724_CHADCCONF_RND_MSK</a> =  0x00000004
 }</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><p>ADC CH Configuration register bitmasks for V1724/V1720 only. </p>
 <a href="cvt___v1724_8h.html#afadcb8683a094b5373045f7e12c0795d">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#aca75ed8763e4793e790bd2ced8a0a8cf">CVT_V1724_CH_ADC_CONF_MSK_2</a> { <a class="el" href="cvt___v1724_8h.html#aca75ed8763e4793e790bd2ced8a0a8cfa73825dd68b0ef142d8201ca36855e3d3">CVT_V1724_CHADCCONF_CAL_MSK_2</a> =  0x00000002
 }</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><p>ADC CH Configuration register bitmasks for V1731/V1721 only. </p>
 <a href="cvt___v1724_8h.html#aca75ed8763e4793e790bd2ced8a0a8cf">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#aac35740763eeeb86bbaa75e324e65a09">CVT_V1724_FRONT_PANEL_IO_MSK</a> { <a class="el" href="cvt___v1724_8h.html#aac35740763eeeb86bbaa75e324e65a09ad675a1e9ff2cd1a68e54938134bafb4a">CVT_V1724_FPIO_MSK</a> =  0x0000FFFF
 }</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><p>Front Panel IO data register bitmasks. </p>
 <a href="cvt___v1724_8h.html#aac35740763eeeb86bbaa75e324e65a09">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#ab6230228d922c1b5762da61cebc22deb">CVT_V1724_FRONT_PANEL_IO_CTRL_MSK</a> { <a class="el" href="cvt___v1724_8h.html#ab6230228d922c1b5762da61cebc22debac812e03b50555af7b8a25c812112b7d1">CVT_V1724_FPIO_CTRL_TTL_MSK</a> =  0x00000001, 
<a class="el" href="cvt___v1724_8h.html#ab6230228d922c1b5762da61cebc22deba96eee00e9b89d9fee7133d01cdce1353">CVT_V1724_FPIO_CTRL_OUT_DIS_MSK</a> =  0x00000002, 
<a class="el" href="cvt___v1724_8h.html#ab6230228d922c1b5762da61cebc22debab8f9a564ff2a6a185556b63f6403709c">CVT_V1724_FPIO_CTRL_DIR_MSK</a> =  0x0000003C, 
<a class="el" href="cvt___v1724_8h.html#ab6230228d922c1b5762da61cebc22deba7dc4acc4c26c979ebb636dd2c766242a">CVT_V1724_FPIO_CTRL_MODE_MSK</a> =  0x000000C0
 }</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><p>Front Panel IO control register bitmasks. </p>
 <a href="cvt___v1724_8h.html#ab6230228d922c1b5762da61cebc22deb">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a37c48d2968d7610521a8d452579f1d90">CVT_V1724_FRONT_PANEL_IO_MODES</a> { <a class="el" href="cvt___v1724_8h.html#a37c48d2968d7610521a8d452579f1d90a52d5061ab0049b1ee71a997cdc52f536">CVT_V1724_FPIO_MODES_GPIO</a> =  0, 
<a class="el" href="cvt___v1724_8h.html#a37c48d2968d7610521a8d452579f1d90ad992305b569b4e1ca0491c1a7d4dc1f6">CVT_V1724_FPIO_MODES_PROGIO</a> =  1, 
<a class="el" href="cvt___v1724_8h.html#a37c48d2968d7610521a8d452579f1d90a7b7efe46154650dc566cf02bcded8950">CVT_V1724_FPIO_MODES_PATTERN</a> =  2
 }</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><p>Front Panel IO modes. </p>
 <a href="cvt___v1724_8h.html#a37c48d2968d7610521a8d452579f1d90">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#aa8c19afbb956423407aa0c4b98b71315">CVT_V1724_DAC_CONF_MSK</a> { <a class="el" href="cvt___v1724_8h.html#aa8c19afbb956423407aa0c4b98b71315a5e71c114e409bde7c6b45bc76be2e307">CVT_V1724_CHDAC_DATA_MSK</a> =  0x0000FFFF, 
<a class="el" href="cvt___v1724_8h.html#aa8c19afbb956423407aa0c4b98b71315a5c0f1b35e6544032abb8f72e7db4fdda">CVT_V1724_CHDAC_SET_A_MSK</a> =  0x00100000, 
<a class="el" href="cvt___v1724_8h.html#aa8c19afbb956423407aa0c4b98b71315a9ef2b4abf5323a229e52b888147c75a8">CVT_V1724_CHDAC_SET_B_MSK</a> =  0x00240000
 }</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><p>CH DAC data configuration register bitmasks. </p>
 <a href="cvt___v1724_8h.html#aa8c19afbb956423407aa0c4b98b71315">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a3d1f47ad6e5086a6b735a48b531692c2">CVT_V1724_CH_STATUS_MSK</a> { <br/>
&nbsp;&nbsp;<a class="el" href="cvt___v1724_8h.html#a3d1f47ad6e5086a6b735a48b531692c2a18615a0a61279ef9e8b52d4449fb6806">CVT_V1724_CHSTS_FIFO_FULL_MSK</a> =  0x00000001, 
<a class="el" href="cvt___v1724_8h.html#a3d1f47ad6e5086a6b735a48b531692c2a7e759bc28a36ebe63da1536c35b90ba1">CVT_V1724_CHSTS_FIFO_EMPTY_MSK</a> =  0x00000002, 
<a class="el" href="cvt___v1724_8h.html#a3d1f47ad6e5086a6b735a48b531692c2afb5a41b134ad6288e38e9d06971c208d">CVT_V1724_CHSTS_DAC_BUSY_MSK</a> =  0x00000004, 
<a class="el" href="cvt___v1724_8h.html#a3d1f47ad6e5086a6b735a48b531692c2a933afe1111056b77513c7b1ab896dbb9">CVT_V1724_CHSTS_BIST_END_MSK</a> =  0x00000008, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvt___v1724_8h.html#a3d1f47ad6e5086a6b735a48b531692c2ac7405650db946f19ab8d24a5bf304a85">CVT_V1724_CHSTS_BIST_OK_MSK</a> =  0x00000010, 
<a class="el" href="cvt___v1724_8h.html#a3d1f47ad6e5086a6b735a48b531692c2a3247d27dc37553b81d4cd7ebe41c1144">CVT_V1724_CHSTS_BLOCK_REM_OK_MSK</a> =  0x00000020, 
<a class="el" href="cvt___v1724_8h.html#a3d1f47ad6e5086a6b735a48b531692c2a85e397e31bce3b096221292a94452cf6">CVT_V1724_CHSTS_CAL_RUN_MSK</a> =  0x00000040
<br/>
 }</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><p>CH status register bitmasks. </p>
 <a href="cvt___v1724_8h.html#a3d1f47ad6e5086a6b735a48b531692c2">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a8bfce99d304af1f56ccd640cf8dea682">CVT_V1724_NUM_BLOCKS</a> { <br/>
&nbsp;&nbsp;<a class="el" href="cvt___v1724_8h.html#a8bfce99d304af1f56ccd640cf8dea682a221f6f689ab2da1307fd9fc4050542c6">CVT_V1724_NBLK_1</a> =  0, 
<a class="el" href="cvt___v1724_8h.html#a8bfce99d304af1f56ccd640cf8dea682a5e0466253af446f9dae5cd618a9ecc41">CVT_V1724_NBLK_2</a>, 
<a class="el" href="cvt___v1724_8h.html#a8bfce99d304af1f56ccd640cf8dea682a176e7cd14dacc9f67d5c4a9c75aaf8d3">CVT_V1724_NBLK_4</a>, 
<a class="el" href="cvt___v1724_8h.html#a8bfce99d304af1f56ccd640cf8dea682acc9bcb5d41c01742d466f311227e0dc3">CVT_V1724_NBLK_8</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvt___v1724_8h.html#a8bfce99d304af1f56ccd640cf8dea682a389b0682781c1b00795ef45bd394251f">CVT_V1724_NBLK_16</a>, 
<a class="el" href="cvt___v1724_8h.html#a8bfce99d304af1f56ccd640cf8dea682ab50f0c7a0b20ee1d8920e3833ef7e14b">CVT_V1724_NBLK_32</a>, 
<a class="el" href="cvt___v1724_8h.html#a8bfce99d304af1f56ccd640cf8dea682a233105a65370314be1003cfd119ddb0c">CVT_V1724_NBLK_64</a>, 
<a class="el" href="cvt___v1724_8h.html#a8bfce99d304af1f56ccd640cf8dea682a8b81b9804bc7d3bb6fb35c14db902b3c">CVT_V1724_NBLK_128</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvt___v1724_8h.html#a8bfce99d304af1f56ccd640cf8dea682a771af667a008a290666a74d0463a06c7">CVT_V1724_NBLK_256</a>, 
<a class="el" href="cvt___v1724_8h.html#a8bfce99d304af1f56ccd640cf8dea682a9ddd8205af8d93d0a6279a55fc622a45">CVT_V1724_NBLK_512</a>, 
<a class="el" href="cvt___v1724_8h.html#a8bfce99d304af1f56ccd640cf8dea682ab1ed7de1ceecbd613e4c2fe4e64e11f1">CVT_V1724_NBLK_1024</a>
<br/>
 }</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><p>The number for blocks. </p>
 <a href="cvt___v1724_8h.html#a8bfce99d304af1f56ccd640cf8dea682">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#adb402d7954f75305a3578e867ae4e5fd">CVT_V1724_EXTCLOCK</a> { <a class="el" href="cvt___v1724_8h.html#adb402d7954f75305a3578e867ae4e5fdae0b6b8b3c7abefa9ed6da72193dd5920">CVT_V1724_EXTCLK_10000KHz</a> =  0, 
<a class="el" href="cvt___v1724_8h.html#adb402d7954f75305a3578e867ae4e5fdabce185a2fce0d794559172d9d5c6e73d">CVT_V1724_EXTCLK_40000KHz</a>, 
<a class="el" href="cvt___v1724_8h.html#adb402d7954f75305a3578e867ae4e5fda07ea24090cc0d6ad707f8e8a9e36a1a0">CVT_V1724_EXTCLK_50000KHz</a>, 
<a class="el" href="cvt___v1724_8h.html#adb402d7954f75305a3578e867ae4e5fda60171f22d6e7bc93153b441fee58a067">CVT_V1724_EXTCLK_62500KHz</a>
 }</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><p>External clock allowed values. </p>
 <a href="cvt___v1724_8h.html#adb402d7954f75305a3578e867ae4e5fd">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a25518b8577f9235f24a845d5e225dda2">CVT_V17XX_BOARD_CLOCK_INDEX</a> { <br/>
&nbsp;&nbsp;<a class="el" href="cvt___v1724_8h.html#a25518b8577f9235f24a845d5e225dda2a1930e2c9cbe9f95038962cb0bbb04e0a">CVT_V1724_BOARD_CLOCK_INDEX</a> =  0, 
<a class="el" href="cvt___v1724_8h.html#a25518b8577f9235f24a845d5e225dda2ad47b9336e06f5b214e2f542ac15e7078">CVT_V1721_BOARD_CLOCK_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a25518b8577f9235f24a845d5e225dda2a088a542d7f069134b3bf02170fe40c35">CVT_V1731_BOARD_CLOCK_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a25518b8577f9235f24a845d5e225dda2a3cf8a9d3a18c534151f1543f13151246">CVT_V1731_DES_BOARD_CLOCK_INDEX</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvt___v1724_8h.html#a25518b8577f9235f24a845d5e225dda2a97610b5f35c2b9d727dd9cd0b0fec1d3">CVT_V1720_BOARD_CLOCK_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a25518b8577f9235f24a845d5e225dda2a9df05ddb8cfd2ee27e1059fa17f80576">CVT_V1740_BOARD_CLOCK_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a25518b8577f9235f24a845d5e225dda2a68dc862c61a2ec280b05ef0cc53842a5">CVT_V1751_BOARD_CLOCK_INDEX</a>, 
<a class="el" href="cvt___v1724_8h.html#a25518b8577f9235f24a845d5e225dda2aba6eabbecce45a52cff95e6311e1f140">CVT_V1751_DES_BOARD_CLOCK_INDEX</a>
<br/>
 }</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><p>Boards internal clock indexer for CVT_V17XX_BOARD_CLOCK_KHZ[]. </p>
 <a href="cvt___v1724_8h.html#a25518b8577f9235f24a845d5e225dda2">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#aa531ebc025326c39b3007f222602defc">CVT_V1724_MCST_CBLT_ADD_CTRL_MSK</a> { <a class="el" href="cvt___v1724_8h.html#aa531ebc025326c39b3007f222602defca6240669f9fe8ba0b8bf2882392150024">CVT_V1724_MCST_CBLT_ADD_MSK</a> =  0x000000FF, 
<a class="el" href="cvt___v1724_8h.html#aa531ebc025326c39b3007f222602defcab302a2f84be68f38b709ba618d72623a">CVT_V1724_MCST_CBLT_CTRL_MSK</a> =  0x00000300
 }</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><p>V1724 MCST-CBLT Address/Control register bit masks. </p>
 <a href="cvt___v1724_8h.html#aa531ebc025326c39b3007f222602defc">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a70ac346776af837cc4be932c43fe169b">CVT_V1724_MCST_CBLT_CTRL_BOARDS</a> { <a class="el" href="cvt___v1724_8h.html#a70ac346776af837cc4be932c43fe169ba3bd036c9051db37294fcf1c7682b1585">CVT_V1724_MCST_CBLT_CTRL_DISABLED_BOARD</a> =  0, 
<a class="el" href="cvt___v1724_8h.html#a70ac346776af837cc4be932c43fe169ba8ec55d43a1d2e64a70eabea2ad340be9">CVT_V1724_MCST_CBLT_CTRL_LAST_BOARD</a> =  1, 
<a class="el" href="cvt___v1724_8h.html#a70ac346776af837cc4be932c43fe169baae29f939c1fad008ca1e190916809571">CVT_V1724_MCST_CBLT_CTRL_FIRST_BOARD</a> =  2, 
<a class="el" href="cvt___v1724_8h.html#a70ac346776af837cc4be932c43fe169ba2cabfb255a8fd3e6eec5ef61b0c07b73">CVT_V1724_MCST_CBLT_CTRL_MID_BOARD</a> =  3
 }</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><p>V1724 MCST-CBLT control boards. </p>
 <a href="cvt___v1724_8h.html#a70ac346776af837cc4be932c43fe169b">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a7063f7d030014395f10f06ecdc921cb2">CVT_V1724_FLASH_OPCODES</a> { <a class="el" href="cvt___v1724_8h.html#a7063f7d030014395f10f06ecdc921cb2aa871bb927098180dfc686c5f001fe4f2">CVT_V1724_FOP_PAGE_ERASE</a> =  0x0081, 
<a class="el" href="cvt___v1724_8h.html#a7063f7d030014395f10f06ecdc921cb2a0ca89062b42eb7285189445bb2de69a9">CVT_V1724_FOP_PAGE_PROG_TH_BUF1</a> =  0x0082, 
<a class="el" href="cvt___v1724_8h.html#a7063f7d030014395f10f06ecdc921cb2a0755e13d1ea320165937bafc7ac2d091">CVT_V1724_FOP_PAGE_READ</a> =  0x00D2
 }</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><p>V1724 Flash register opcodes. </p>
 <a href="cvt___v1724_8h.html#a7063f7d030014395f10f06ecdc921cb2">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#aff204a083d15c61a6aa077d2edb4d01b">CVT_V1724_FLASH_BANK</a> { <a class="el" href="cvt___v1724_8h.html#aff204a083d15c61a6aa077d2edb4d01ba40a6fce525e64df3141224bd2ab93333">CVT_V1724_ROM_FLASH_PAGE</a> =  0, 
<a class="el" href="cvt___v1724_8h.html#aff204a083d15c61a6aa077d2edb4d01baed4c3c6accc35577b982b7bc491f975e">CVT_V1724_PLL_FLASH_PAGE</a> =  1, 
<a class="el" href="cvt___v1724_8h.html#aff204a083d15c61a6aa077d2edb4d01baa1f807bd9e499375ac19732df1cef036">CVT_V1724_FB_STANDARD</a> =  48, 
<a class="el" href="cvt___v1724_8h.html#aff204a083d15c61a6aa077d2edb4d01ba35e9749d288b6ddf939e01d50e38581c">CVT_V1724_FB_BACKUP</a> =  2072
 }</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><p>V1724 Flash banks. </p>
 <a href="cvt___v1724_8h.html#aff204a083d15c61a6aa077d2edb4d01b">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a949714aeb6590be612e3c6ee5bcb70ad">CVT_V1724_FLASH_EN_MSK</a> { <a class="el" href="cvt___v1724_8h.html#a949714aeb6590be612e3c6ee5bcb70adab0a8e1f21a4be80d1fed3514934ad262">CVT_V1724_FLEN_EN_MSK</a> =  0x00000001
 }</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><p>Flash enable register bitmasks. </p>
 <a href="cvt___v1724_8h.html#a949714aeb6590be612e3c6ee5bcb70ad">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a4a7665b588ad141a5878015a4f2c571f">CVT_V1724_MON_MODES</a> { <br/>
&nbsp;&nbsp;<a class="el" href="cvt___v1724_8h.html#a4a7665b588ad141a5878015a4f2c571fa7b0201f4ec97fb1086ab997e9e2e8c97">CVT_V1724_MONMODE_TRIGGER_MAJ</a> =  0, 
<a class="el" href="cvt___v1724_8h.html#a4a7665b588ad141a5878015a4f2c571faaebe3ff28f49ff8ec25d658a0ae20ce3">CVT_V1724_MONMODE_TEST</a> =  1, 
<a class="el" href="cvt___v1724_8h.html#a4a7665b588ad141a5878015a4f2c571fae6891ce57bd7d037ee02f4490e7e7922">CVT_V1724_MONMODE_MONITOR</a> =  2, 
<a class="el" href="cvt___v1724_8h.html#a4a7665b588ad141a5878015a4f2c571faf0db18e1c378abb6be774239c03ef10a">CVT_V1724_MONMODE_OCCUPANCY</a> =  3, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvt___v1724_8h.html#a4a7665b588ad141a5878015a4f2c571fa3ed2db71ce12ac16cc86736bfae528f5">CVT_V1724_MONMODE_SW_CTRL</a> =  4
<br/>
 }</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><p>V1724 Output monitor mode. </p>
 <a href="cvt___v1724_8h.html#a4a7665b588ad141a5878015a4f2c571f">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a8e780c9ef7c3a2c1188cbc1d5e8fe42b">CVT_V17XX_ROM_CFG_VCXO_TYPE</a> { <a class="el" href="cvt___v1724_8h.html#a8e780c9ef7c3a2c1188cbc1d5e8fe42ba09a011f722d9b34f8deabfb67b3bc2e7">CVT_V17XX_RCFG_VCXO_500</a> =  1, 
<a class="el" href="cvt___v1724_8h.html#a8e780c9ef7c3a2c1188cbc1d5e8fe42baee843d9652f3d8efebcfa4160d491986">CVT_V17XX_RCFG_VCXO_1000</a> =  0
 }</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><p>Configurazion ROM VCXO types. </p>
 <a href="cvt___v1724_8h.html#a8e780c9ef7c3a2c1188cbc1d5e8fe42b">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#aaa450477cb9c3e4d03981d5280087143">CVT_V17XX_ROM_CFG_BOARD_ID</a> { <br/>
&nbsp;&nbsp;<a class="el" href="cvt___v1724_8h.html#aaa450477cb9c3e4d03981d5280087143a88c55f233927ec2c29e232b84beb74a4">CVT_V17XX_RCFG_BOARD_ID_V1724</a> =  0x00000000| 1724, 
<a class="el" href="cvt___v1724_8h.html#aaa450477cb9c3e4d03981d5280087143ae862dd1461ca933bb91ae31459842624">CVT_V17XX_RCFG_BOARD_ID_VX1724</a> =  0x00010000| 1724, 
<a class="el" href="cvt___v1724_8h.html#aaa450477cb9c3e4d03981d5280087143ad49f518ff620982b2d0b3ee5dd53d17d">CVT_V17XX_RCFG_BOARD_ID_V1721</a> =  0x00000000| 1721, 
<a class="el" href="cvt___v1724_8h.html#aaa450477cb9c3e4d03981d5280087143abb3d7efa8ba97db3a4d22e81de2432f0">CVT_V17XX_RCFG_BOARD_ID_VX1721</a> =  0x00010000| 1721, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvt___v1724_8h.html#aaa450477cb9c3e4d03981d5280087143a9c9c2a30400a114a5eabe6f63349e13c">CVT_V17XX_RCFG_BOARD_ID_V1731</a> =  0x00000000| 1731, 
<a class="el" href="cvt___v1724_8h.html#aaa450477cb9c3e4d03981d5280087143a88d665844e7ab806c9a31926a505bf30">CVT_V17XX_RCFG_BOARD_ID_VX1731</a> =  0x00010000| 1731, 
<a class="el" href="cvt___v1724_8h.html#aaa450477cb9c3e4d03981d5280087143a508c96d54c6647875f15b9724b14197f">CVT_V17XX_RCFG_BOARD_ID_V1720</a> =  0x00000000| 1720, 
<a class="el" href="cvt___v1724_8h.html#aaa450477cb9c3e4d03981d5280087143aec348fee39762065729c0b428e59e1f2">CVT_V17XX_RCFG_BOARD_ID_VX1720</a> =  0x00010000| 1720, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvt___v1724_8h.html#aaa450477cb9c3e4d03981d5280087143a6c943fad301569620deb19b105c9c9b6">CVT_V17XX_RCFG_BOARD_ID_V1740</a> =  0x00000000| 1740, 
<a class="el" href="cvt___v1724_8h.html#aaa450477cb9c3e4d03981d5280087143a557bed0bf14da8aa0291a2bd561f5ad5">CVT_V17XX_RCFG_BOARD_ID_VX1740</a> =  0x00010000| 1740, 
<a class="el" href="cvt___v1724_8h.html#aaa450477cb9c3e4d03981d5280087143a7e1950ed880078ee4d8bfbabdf4820f1">CVT_V17XX_RCFG_BOARD_ID_V1751</a> =  0x00000000| 1751, 
<a class="el" href="cvt___v1724_8h.html#aaa450477cb9c3e4d03981d5280087143a1aa68df67b78bdf9c1aba12de544f405">CVT_V17XX_RCFG_BOARD_ID_VX1751</a> =  0x00010000| 1751
<br/>
 }</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><p>Configurazion ROM board IDs. </p>
 <a href="cvt___v1724_8h.html#aaa450477cb9c3e4d03981d5280087143">More...</a><br/></td></tr>
<tr><td colspan="2"><h2>Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">CVT_DLL_API <a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a41ff5e2640e2f1398e51abb9a41bac7d">cvt_V1724_open</a> (<a class="el" href="structcvt___v1724__data.html">cvt_V1724_data</a> *p_data, <a class="el" href="cvt__common__defs_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> base_address, long vme_handle, <a class="el" href="cvt___v1724_8h.html#a4379831f05b7b9a82ec8d2fd03e9e610">CVT_V17XX_TYPES</a> type)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">V1724 VME boards data initialization.  <a href="#a41ff5e2640e2f1398e51abb9a41bac7d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">CVT_DLL_API <a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#ac033b04f75f97bef286dcc04b8b08af0">cvt_V1724_close</a> (<a class="el" href="structcvt___v1724__data.html">cvt_V1724_data</a> *p_data)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">V1724 VME boards closing and resource free.  <a href="#ac033b04f75f97bef286dcc04b8b08af0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">CVT_DLL_API <a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#afe6024ed734c5d778d1a7d5019deebf0">cvt_V1724_read_data</a> (<a class="el" href="structcvt___v1724__data.html">cvt_V1724_data</a> *p_data, <a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> *p_ch_max_samples, <a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> *p_num_events)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Reads data from the board's channels and stores to user buffer.  <a href="#afe6024ed734c5d778d1a7d5019deebf0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">CVT_DLL_API <a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a818559842a9d90273a92f153f3dbc40f">cvt_V1724_get_buffer_cache</a> (<a class="el" href="structcvt___v1724__data.html">cvt_V1724_data</a> *p_data, <a class="el" href="cvt__common__defs_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> event_index, <a class="el" href="cvt__common__defs_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> ch_index, <a class="el" href="cvt__common__defs_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> *p_buff, <a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> *p_buff_size, <a class="el" href="cvt__common__defs_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> *p_board_id, <a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> *p_trigger_time_tag, <a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> *p_event_counter)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Reads data cache from previous cvt_V1724_read_data data call.  <a href="#a818559842a9d90273a92f153f3dbc40f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">CVT_DLL_API <a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a9c33c1c932ce595752a9d0dcddd0ac81">cvt_V1724_set_trigger_mode</a> (<a class="el" href="structcvt___v1724__data.html">cvt_V1724_data</a> *p_data, <a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> falling_edge_enable, <a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> ext_trigger_enable, <a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> sw_trigger_enable, <a class="el" href="cvt__common__defs_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> ch_trigger_enable_msk, <a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> trigger_overlap_enable, <a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> post_trigger)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Setups the triggering parameters.  <a href="#a9c33c1c932ce595752a9d0dcddd0ac81"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">CVT_DLL_API <a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#ad92e684399a344b4c35b20ca60cfd389">cvt_V1724_get_trigger_mode</a> (<a class="el" href="structcvt___v1724__data.html">cvt_V1724_data</a> *p_data, <a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> *p_falling_edge_enable, <a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> *p_ext_trigger_enable, <a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> *p_sw_trigger_enable, <a class="el" href="cvt__common__defs_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> *p_ch_trigger_enable_msk, <a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> *p_trigger_overlap_enable, <a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> *p_post_trigger)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Gets the trigger out settings.  <a href="#ad92e684399a344b4c35b20ca60cfd389"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">CVT_DLL_API <a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a42ac50a469a653b80780182389601c3b">cvt_V1724_get_fp_trigger_out</a> (<a class="el" href="structcvt___v1724__data.html">cvt_V1724_data</a> *p_data, <a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> *p_ext_trigger_enable, <a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> *p_sw_trigger_enable, <a class="el" href="cvt__common__defs_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> *p_ch_trigger_enable_msk)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Gets the front panel trigger output settings.  <a href="#a42ac50a469a653b80780182389601c3b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">CVT_DLL_API <a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a98c4aacb77ef33904838f7c41a96b921">cvt_V1724_set_fp_trigger_out</a> (<a class="el" href="structcvt___v1724__data.html">cvt_V1724_data</a> *p_data, <a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> ext_trigger_enable, <a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> sw_trigger_enable, <a class="el" href="cvt__common__defs_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> ch_trigger_enable_msk)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Setups the front panel triggering output parameters.  <a href="#a98c4aacb77ef33904838f7c41a96b921"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">CVT_DLL_API <a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a8b77c6274c94a42590c2479d3cac4aa9">cvt_V1724_start_acquisition</a> (<a class="el" href="structcvt___v1724__data.html">cvt_V1724_data</a> *p_data, <a class="el" href="cvt__common__defs_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> ch_msk)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Starts the acquisition for the spcified channel mask.  <a href="#a8b77c6274c94a42590c2479d3cac4aa9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">CVT_DLL_API <a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a0005970037d5578875882d49957612ab">cvt_V1724_stop_acquisition</a> (<a class="el" href="structcvt___v1724__data.html">cvt_V1724_data</a> *p_data)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Stops the acquisition.  <a href="#a0005970037d5578875882d49957612ab"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">CVT_DLL_API <a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a12a3a5ee51d0bc9e5a355364bac9599b">cvt_V1724_set_acquisition_mode</a> (<a class="el" href="structcvt___v1724__data.html">cvt_V1724_data</a> *p_data, <a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> sample_enable, <a class="el" href="cvt___v1724_8h.html#a8bfce99d304af1f56ccd640cf8dea682">CVT_V1724_NUM_BLOCKS</a> block_size, <a class="el" href="cvt___v1724_8h.html#ad0d6189acd971bb5193112d6a3c0d287">CVT_V1724_ACQ_CONTROL_ACQ_MODES</a> acquisition_mode, <a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> count_all_trigger, <a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> downsample_factor)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Setups the acquisition mode parameters.  <a href="#a12a3a5ee51d0bc9e5a355364bac9599b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">CVT_DLL_API <a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#aa9098259a17659a70ff00072eeeac191">cvt_V1724_get_acquisition_mode</a> (<a class="el" href="structcvt___v1724__data.html">cvt_V1724_data</a> *p_data, <a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> *p_sample_enable, <a class="el" href="cvt___v1724_8h.html#a8bfce99d304af1f56ccd640cf8dea682">CVT_V1724_NUM_BLOCKS</a> *p_block_size)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Gets the acquisition mode parameters.  <a href="#aa9098259a17659a70ff00072eeeac191"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">CVT_DLL_API <a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a4cdb2c2ce6cca6e7b05a787f2085bfed">cvt_V1724_get_acquisition_status</a> (<a class="el" href="structcvt___v1724__data.html">cvt_V1724_data</a> *p_data, <a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> *p_is_MEB_not_empty, <a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> *p_is_MEB_full, <a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> *p_is_running, <a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> *p_some_event_ready, <a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> *p_event_full, <a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> *p_s_in)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Gets the acquisition status parameters.  <a href="#a4cdb2c2ce6cca6e7b05a787f2085bfed"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">CVT_DLL_API <a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a3a0b7e4efbafa259c60a4c7221d588a3">cvt_V1724_get_buffer_samples</a> (<a class="el" href="structcvt___v1724__data.html">cvt_V1724_data</a> *p_data, <a class="el" href="cvt__common__defs_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> *p_num_k_samples, <a class="el" href="cvt___v1724_8h.html#a8bfce99d304af1f56ccd640cf8dea682">CVT_V1724_NUM_BLOCKS</a> *p_num_block_read)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Returns the maximum number of samples per events for each channel.  <a href="#a3a0b7e4efbafa259c60a4c7221d588a3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">CVT_DLL_API <a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a7ba3b7d78fe4cec660faa0bdd4a00462">cvt_V1724_set_buffer_samples</a> (<a class="el" href="structcvt___v1724__data.html">cvt_V1724_data</a> *p_data, <a class="el" href="cvt__common__defs_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> num_k_samples, <a class="el" href="cvt___v1724_8h.html#a8bfce99d304af1f56ccd640cf8dea682">CVT_V1724_NUM_BLOCKS</a> *p_num_block_written)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Sets the maximum number of samples per events for each channel.  <a href="#a7ba3b7d78fe4cec660faa0bdd4a00462"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">CVT_DLL_API <a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a4472e5e9f63f907ea2d795ef92b2c278">cvt_V1724_set_dither_enable</a> (<a class="el" href="structcvt___v1724__data.html">cvt_V1724_data</a> *p_data, <a class="el" href="cvt__common__defs_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> ch_msk, <a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> dither_value)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Setups the channels' dithering feature ( V1724/V1720 only).  <a href="#a4472e5e9f63f907ea2d795ef92b2c278"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">CVT_DLL_API <a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a53195342440a0c820b939358a9c414b9">cvt_V1724_get_dither_enable</a> (<a class="el" href="structcvt___v1724__data.html">cvt_V1724_data</a> *p_data, <a class="el" href="cvt__common__defs_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> ch_index, <a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> *p_dither_value)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Gets the specified channel' dithering feature status ( V1724/V1720 only).  <a href="#a53195342440a0c820b939358a9c414b9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">CVT_DLL_API <a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a1fd9499fb9eee07e7eff94636230bea9">cvt_V1724_set_adc_conf</a> (<a class="el" href="structcvt___v1724__data.html">cvt_V1724_data</a> *p_data, <a class="el" href="cvt__common__defs_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> ch_msk, <a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> dither_value, <a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> clk_duty_stab_value, <a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> randomize_value)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Setups the channels' adc configuration ( V1724/V1720 only).  <a href="#a1fd9499fb9eee07e7eff94636230bea9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">CVT_DLL_API <a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a30796c4c67bbf43ef9e9351555bdd60d">cvt_V1724_get_adc_conf</a> (<a class="el" href="structcvt___v1724__data.html">cvt_V1724_data</a> *p_data, <a class="el" href="cvt__common__defs_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> ch_index, <a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> *p_dither_value, <a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> *p_clk_duty_stab_value, <a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> *p_randomize_value)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Gets the specified channel' adc configuration ( V1724/V1720 only).  <a href="#a30796c4c67bbf43ef9e9351555bdd60d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">CVT_DLL_API <a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#adc9d50947bbc642052a7b6afb6a053e5">cvt_V1724_adc_calib</a> (<a class="el" href="structcvt___v1724__data.html">cvt_V1724_data</a> *p_data, <a class="el" href="cvt__common__defs_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> ch_msk)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Performs the specified ADCs' channels calibration ( V1731/V1721 only).  <a href="#adc9d50947bbc642052a7b6afb6a053e5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">CVT_DLL_API <a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#aa0b848e51392e4f5e693b8f9db9d5a9f">cvt_V1724_adc_temp</a> (<a class="el" href="structcvt___v1724__data.html">cvt_V1724_data</a> *p_data, <a class="el" href="cvt__common__defs_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> ch_msk, <a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> *tempadc)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Reads the specified ADCs' channels temperature ( V1751 only).  <a href="#aa0b848e51392e4f5e693b8f9db9d5a9f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">CVT_DLL_API <a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a3541fdc4b2b2cfc43aaa897e961ab612">cvt_V1724_set_des_mode</a> (<a class="el" href="structcvt___v1724__data.html">cvt_V1724_data</a> *p_data, <a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> is_des_mode)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Switchs to DES mode or normal mode ( V1731 only).  <a href="#a3541fdc4b2b2cfc43aaa897e961ab612"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">CVT_DLL_API <a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a1473029516cf01f72ec4cbec9f2fead3">cvt_V1724_set_interrupt</a> (<a class="el" href="structcvt___v1724__data.html">cvt_V1724_data</a> *p_data, <a class="el" href="cvt__common__defs_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> level, <a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> status_id, <a class="el" href="cvt__common__defs_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> event_number)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Setups interrupt parameters.  <a href="#a1473029516cf01f72ec4cbec9f2fead3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">CVT_DLL_API <a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#aa877e45574175da75d23c5639fcc3e52">cvt_V1724_get_interrupt</a> (<a class="el" href="structcvt___v1724__data.html">cvt_V1724_data</a> *p_data, <a class="el" href="cvt__common__defs_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> *p_level, <a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> *p_status_id, <a class="el" href="cvt__common__defs_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> *p_event_number)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Gets interrupt parameters.  <a href="#aa877e45574175da75d23c5639fcc3e52"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">CVT_DLL_API <a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#aa7352ccd80eaefe0e27cdd04ca6f02a3">cvt_V1724_set_readout_mode</a> (<a class="el" href="structcvt___v1724__data.html">cvt_V1724_data</a> *p_data, <a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> enable_bus_error, <a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> BLT_event_number)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Setups data readout mode parameters.  <a href="#aa7352ccd80eaefe0e27cdd04ca6f02a3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">CVT_DLL_API <a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a6efa1aca2cef10e596105075dbd734f9">cvt_V1724_get_readout_mode</a> (<a class="el" href="structcvt___v1724__data.html">cvt_V1724_data</a> *p_data, <a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> *p_enable_bus_error, <a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> *p_BLT_event_number)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Gets data readout mode parameters.  <a href="#a6efa1aca2cef10e596105075dbd734f9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">CVT_DLL_API <a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a15287b37fb4f9126a831b29091798500">cvt_V1724_software_reset</a> (<a class="el" href="structcvt___v1724__data.html">cvt_V1724_data</a> *p_data)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Performs a software reset.  <a href="#a15287b37fb4f9126a831b29091798500"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">CVT_DLL_API <a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a162f2c241a1c0e31b7d1a77fc5ee2b2b">cvt_V1724_data_clear</a> (<a class="el" href="structcvt___v1724__data.html">cvt_V1724_data</a> *p_data)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Performs a data clear.  <a href="#a162f2c241a1c0e31b7d1a77fc5ee2b2b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">CVT_DLL_API <a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#ab871c50cae63a64a7c8c258280d33c70">cvt_V1724_set_channel_offset</a> (<a class="el" href="structcvt___v1724__data.html">cvt_V1724_data</a> *p_data, <a class="el" href="cvt__common__defs_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> ch_msk, <a class="el" href="cvt__common__defs_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> offset_value)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Sets channels' offset.  <a href="#ab871c50cae63a64a7c8c258280d33c70"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">CVT_DLL_API <a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a4b11986cf06901b036f48d7644ce46e5">cvt_V1724_get_channel_offset</a> (<a class="el" href="structcvt___v1724__data.html">cvt_V1724_data</a> *p_data, <a class="el" href="cvt__common__defs_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> ch_index, <a class="el" href="cvt__common__defs_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> *p_offset_value)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Sets specified channel' offset.  <a href="#a4b11986cf06901b036f48d7644ce46e5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">CVT_DLL_API <a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a429debc366e7b60dc2a856a6e7a0a6f3">cvt_V1724_set_channel_trigger</a> (<a class="el" href="structcvt___v1724__data.html">cvt_V1724_data</a> *p_data, <a class="el" href="cvt__common__defs_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> ch_msk, <a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> trigger_threshold, <a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> threshold_samples)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Sets channels' trigger parameters.  <a href="#a429debc366e7b60dc2a856a6e7a0a6f3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">CVT_DLL_API <a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#acfc9698dd54e70198da7a1f651281918">cvt_V1724_get_channel_trigger</a> (<a class="el" href="structcvt___v1724__data.html">cvt_V1724_data</a> *p_data, <a class="el" href="cvt__common__defs_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> ch_index, <a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> *p_trigger_threshold, <a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> *p_threshold_samples)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Gets the specified channel' trigger parameters.  <a href="#acfc9698dd54e70198da7a1f651281918"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">CVT_DLL_API <a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a5f3aad144fdfa803ba524a09e2f45bd9">cvt_V1724_set_front_panel_IO</a> (<a class="el" href="structcvt___v1724__data.html">cvt_V1724_data</a> *p_data, <a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> use_TTL, <a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> out_en, <a class="el" href="cvt__common__defs_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> dir_msk, <a class="el" href="cvt___v1724_8h.html#a37c48d2968d7610521a8d452579f1d90">CVT_V1724_FRONT_PANEL_IO_MODES</a> mode)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Sets front panel's IO.  <a href="#a5f3aad144fdfa803ba524a09e2f45bd9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">CVT_DLL_API <a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a2e50647eae51887fc3eabf7693ad8f89">cvt_V1724_get_front_panel_IO</a> (<a class="el" href="structcvt___v1724__data.html">cvt_V1724_data</a> *p_data, <a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> *p_use_TTL, <a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> *p_is_out_en, <a class="el" href="cvt__common__defs_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> *p_dir_msk, <a class="el" href="cvt___v1724_8h.html#a37c48d2968d7610521a8d452579f1d90">CVT_V1724_FRONT_PANEL_IO_MODES</a> *p_mode)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Gets front panel's IO.  <a href="#a2e50647eae51887fc3eabf7693ad8f89"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">CVT_DLL_API <a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#ae8600c1bbb0ae4bd33d831e51d587902">cvt_V1724_software_trigger</a> (<a class="el" href="structcvt___v1724__data.html">cvt_V1724_data</a> *p_data)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Performs a software trigger.  <a href="#ae8600c1bbb0ae4bd33d831e51d587902"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">CVT_DLL_API <a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a499ef3e7beb6515062c0533161d5b65d">cvt_V1724_get_channel_status</a> (<a class="el" href="structcvt___v1724__data.html">cvt_V1724_data</a> *p_data, <a class="el" href="cvt__common__defs_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> ch_index, <a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> *p_is_dac_busy, <a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> *p_is_fifo_full, <a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> *p_is_fifo_almost_full, <a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> *p_is_block_remove_ok)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Gets information about board status.  <a href="#a499ef3e7beb6515062c0533161d5b65d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">CVT_DLL_API <a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a94b07637f1c3b8f6c96553bb15c26160">cvt_V1724_get_system_info</a> (<a class="el" href="structcvt___v1724__data.html">cvt_V1724_data</a> *p_data, <a class="el" href="cvt__common__defs_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> *p_firmware_rev, <a class="el" href="struct_c_v_t___v1724___r_o_m___c_o_n_f_i_g.html">CVT_V1724_ROM_CONFIG</a> *p_rom_config, <a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> *p_is_board_type_correct, <a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> *p_is_firmware_rev_correct)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Gets board's system information.  <a href="#a94b07637f1c3b8f6c96553bb15c26160"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">CVT_DLL_API <a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#ae3a894ea490cbaefea0250b612a7d996">cvt_V1724_get_channel_info</a> (<a class="el" href="structcvt___v1724__data.html">cvt_V1724_data</a> *p_data, <a class="el" href="cvt__common__defs_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> ch_index, <a class="el" href="cvt__common__defs_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> *p_firmware_rev)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Gets board's system information.  <a href="#ae3a894ea490cbaefea0250b612a7d996"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">CVT_DLL_API <a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a803d3e8974fe817e099ff596d855888a">cvt_V1724_set_MCST_CBLT</a> (<a class="el" href="structcvt___v1724__data.html">cvt_V1724_data</a> *p_data, <a class="el" href="cvt__common__defs_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> address, <a class="el" href="cvt__board__commons_8h.html#aefd81e08a008a517d7a972717bd150d9">MCST_CBLT_board_pos</a> pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Setups MCST/CBLT parameters for this board.  <a href="#a803d3e8974fe817e099ff596d855888a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">CVT_DLL_API <a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a260c5c7d4d766ff691ae80361b41af8b">cvt_V1724_get_MCST_CBLT</a> (<a class="el" href="structcvt___v1724__data.html">cvt_V1724_data</a> *p_data, <a class="el" href="cvt__common__defs_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> *p_address, <a class="el" href="cvt__board__commons_8h.html#aefd81e08a008a517d7a972717bd150d9">MCST_CBLT_board_pos</a> *p_pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Gets MCST/CBLT parameters from board.  <a href="#a260c5c7d4d766ff691ae80361b41af8b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">CVT_DLL_API <a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a2675e6a19fd1e3733ccfc7985d39b53d">cvt_V1724_write_flash_page</a> (<a class="el" href="structcvt___v1724__data.html">cvt_V1724_data</a> *p_data, const <a class="el" href="cvt__common__defs_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> *page_buff, <a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> page_index)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Writes a page into board's flash.  <a href="#a2675e6a19fd1e3733ccfc7985d39b53d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">CVT_DLL_API <a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a58592e47c14c4772c6e0c16e84ce9daf">cvt_V1724_read_flash_page</a> (<a class="el" href="structcvt___v1724__data.html">cvt_V1724_data</a> *p_data, <a class="el" href="cvt__common__defs_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> *page_buff, <a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> page_index)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Reads a page from board's flash.  <a href="#a58592e47c14c4772c6e0c16e84ce9daf"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">CVT_DLL_API <a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#ae93bf2b8080abdda7da60ae8c0d9f046">cvt_V1724_erase_flash_page</a> (<a class="el" href="structcvt___v1724__data.html">cvt_V1724_data</a> *p_data, <a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> page_index)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Erases a board's flash page.  <a href="#ae93bf2b8080abdda7da60ae8c0d9f046"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">CVT_DLL_API <a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a64164717296be32dd51f3b54f9869176">cvt_V1724_fw_upgrade</a> (<a class="el" href="structcvt___v1724__data.html">cvt_V1724_data</a> *p_data, const <a class="el" href="cvt__common__defs_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> *data_buff, <a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> data_size, <a class="el" href="cvt___v1724_8h.html#aff204a083d15c61a6aa077d2edb4d01b">CVT_V1724_FLASH_BANK</a> flash_bank, <a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a>(*call_back)(<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> written_bytes))</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Performs a full flash upgrade onto specific bank (standard or backup).  <a href="#a64164717296be32dd51f3b54f9869176"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">CVT_DLL_API <a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a92937f7a90b5dd45d9b888b6a4b7c3be">cvt_V1724_pll_upgrade</a> (<a class="el" href="structcvt___v1724__data.html">cvt_V1724_data</a> *p_data, const char *filename)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Loads PLL from file and stores into flash.  <a href="#a92937f7a90b5dd45d9b888b6a4b7c3be"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">CVT_DLL_API const char *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#ae44959aabe490d8d9404daba9d6bfd14">cvt_V1724_SW_rev</a> (void)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Returns the SDK software release.  <a href="#ae44959aabe490d8d9404daba9d6bfd14"></a><br/></td></tr>
<tr><td colspan="2"><h2>Variables</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#ac008cca1ded9e1c6381207664bd0a873">CVT_V1724_EXTCLOCK_KHZ</a> []</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">External clock allowed values (KHz).  <a href="#ac008cca1ded9e1c6381207664bd0a873"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvt___v1724_8h.html#a0500363a1104059dfeeb2aeb1112f843">CVT_V17XX_BOARD_CLOCK_KHZ</a> []</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Boards internal clock values (KHz): use <a class="el" href="cvt___v1724_8h.html#a25518b8577f9235f24a845d5e225dda2">CVT_V17XX_BOARD_CLOCK_INDEX</a> enumeration as indexer.  <a href="#a0500363a1104059dfeeb2aeb1112f843"></a><br/></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>V1724 VME board definitions. </p>
<dl class="author"><dt><b>Author:</b></dt><dd>NDA </dd></dl>
<dl class="version"><dt><b>Version:</b></dt><dd>1.0 </dd></dl>
<dl class="date"><dt><b>Date:</b></dt><dd>10/2006</dd></dl>
<p>Provides methods, properties and defines to handle V1724 VME boards </p>

<p>Definition in file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>
<hr/><h2>Define Documentation</h2>
<a class="anchor" id="ad320c6003c1b51d78cb343e674b9432f"></a><!-- doxytag: member="cvt_V1724.h::_INLINE_" ref="ad320c6003c1b51d78cb343e674b9432f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _INLINE_</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l01405">1405</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab76787730dce4fcd70f6ca0967b20429"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_ACQ_CONTROL_ADD" ref="ab76787730dce4fcd70f6ca0967b20429" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_ACQ_CONTROL_ADD&nbsp;&nbsp;&nbsp;0x8100</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Acquisiton Control register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00083">83</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad767eb482145f354dc3f230ae42e40d8"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_ACQ_CONTROL_AM" ref="ad767eb482145f354dc3f230ae42e40d8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_ACQ_CONTROL_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Acquisiton Control register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00474">474</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3f3199f999d4279bf84490c8b16df731"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_ACQ_CONTROL_DATA_SIZE" ref="a3f3199f999d4279bf84490c8b16df731" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_ACQ_CONTROL_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Acquisiton Control register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00273">273</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="afad94a8b201fa360fe8b12b1d77f41fe"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_ACQ_STATUS_ADD" ref="afad94a8b201fa360fe8b12b1d77f41fe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_ACQ_STATUS_ADD&nbsp;&nbsp;&nbsp;0x8104</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Acquisiton Status register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00084">84</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a457eebaa55296d761ea9347352c7e25f"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_ACQ_STATUS_AM" ref="a457eebaa55296d761ea9347352c7e25f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_ACQ_STATUS_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Acquisiton Status register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00475">475</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="adb2e2b42e0e4792f1f1c44f184b9cda5"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_ACQ_STATUS_DATA_SIZE" ref="adb2e2b42e0e4792f1f1c44f184b9cda5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_ACQ_STATUS_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Acquisiton Status register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00274">274</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="aaf03a06ddd273814554251088d27e640"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_BASE_ADDRESS_ADD" ref="aaf03a06ddd273814554251088d27e640" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_BASE_ADDRESS_ADD&nbsp;&nbsp;&nbsp;0xEF38</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Base Address relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00115">115</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1af0bb5edd713e45cf55504cadce54c9"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_BASE_ADDRESS_AM" ref="a1af0bb5edd713e45cf55504cadce54c9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_BASE_ADDRESS_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Base Address address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00506">506</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a16d31d78b545bf2efc176d22d9059096"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_BASE_ADDRESS_DATA_SIZE" ref="a16d31d78b545bf2efc176d22d9059096" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_BASE_ADDRESS_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Base Address data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00305">305</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a315d5934f530405a4ca1b5d836d3da3d"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_BLT_EVENT_NUM_ADD" ref="a315d5934f530405a4ca1b5d836d3da3d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_BLT_EVENT_NUM_ADD&nbsp;&nbsp;&nbsp;0xEF1C</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>BLT event number register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00108">108</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab05eca0d6d2e82d829f44b1388e36628"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_BLT_EVENT_NUM_AM" ref="ab05eca0d6d2e82d829f44b1388e36628" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_BLT_EVENT_NUM_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>BLT event number register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00499">499</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="af7ce993641f9cf4bc62c5a3755ae9a43"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_BLT_EVENT_NUM_DATA_SIZE" ref="af7ce993641f9cf4bc62c5a3755ae9a43" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_BLT_EVENT_NUM_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>BLT event number register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00298">298</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a482573728d93c8ef10ad1c6ae0a3d3b0"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_BOARD_ID_ADD" ref="a482573728d93c8ef10ad1c6ae0a3d3b0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_BOARD_ID_ADD&nbsp;&nbsp;&nbsp;0xEF08</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Geo Address register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00103">103</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a36c12be9941690faf5c187eed009a003"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_BOARD_ID_AM" ref="a36c12be9941690faf5c187eed009a003" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_BOARD_ID_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Geo Address register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00494">494</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a50527f112b4140e0302ceb2ec438e9f1"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_BOARD_ID_DATA_SIZE" ref="a50527f112b4140e0302ceb2ec438e9f1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_BOARD_ID_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Geo Address register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00293">293</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a28094e257c1a50e263d651121321ae4e"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_BOARD_INFO_ADD" ref="a28094e257c1a50e263d651121321ae4e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_BOARD_INFO_ADD&nbsp;&nbsp;&nbsp;0x8140</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Board's information register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00097">97</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

<p>Referenced by <a class="el" href="_v1751__board_8cpp_source.html#l00083">V1751Board::GetBoardMemory()</a>, <a class="el" href="_v1740__board_8cpp_source.html#l00037">V1740Board::GetBoardMemory()</a>, <a class="el" href="_v1731__board_8cpp_source.html#l00084">V1731Board::GetBoardMemory()</a>, <a class="el" href="_v1724__board_8cpp_source.html#l00037">V1724Board::GetBoardMemory()</a>, <a class="el" href="_v1721__board_8cpp_source.html#l00076">V1721Board::GetBoardMemory()</a>, and <a class="el" href="_v1720__board_8cpp_source.html#l00036">V1720Board::GetBoardMemory()</a>.</p>

</div>
</div>
<a class="anchor" id="ad91fa93dd184c4ea1e5bb665546c9ce1"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_BOARD_INFO_AM" ref="ad91fa93dd184c4ea1e5bb665546c9ce1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_BOARD_INFO_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Board's information register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00488">488</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

<p>Referenced by <a class="el" href="_v1751__board_8cpp_source.html#l00083">V1751Board::GetBoardMemory()</a>, <a class="el" href="_v1740__board_8cpp_source.html#l00037">V1740Board::GetBoardMemory()</a>, <a class="el" href="_v1731__board_8cpp_source.html#l00084">V1731Board::GetBoardMemory()</a>, <a class="el" href="_v1724__board_8cpp_source.html#l00037">V1724Board::GetBoardMemory()</a>, <a class="el" href="_v1721__board_8cpp_source.html#l00076">V1721Board::GetBoardMemory()</a>, and <a class="el" href="_v1720__board_8cpp_source.html#l00036">V1720Board::GetBoardMemory()</a>.</p>

</div>
</div>
<a class="anchor" id="a2fdd9c6826ef6b218e06540d099e1b34"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_BOARD_INFO_DATA_SIZE" ref="a2fdd9c6826ef6b218e06540d099e1b34" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_BOARD_INFO_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Board's information register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00287">287</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

<p>Referenced by <a class="el" href="_v1751__board_8cpp_source.html#l00083">V1751Board::GetBoardMemory()</a>, <a class="el" href="_v1740__board_8cpp_source.html#l00037">V1740Board::GetBoardMemory()</a>, <a class="el" href="_v1731__board_8cpp_source.html#l00084">V1731Board::GetBoardMemory()</a>, <a class="el" href="_v1724__board_8cpp_source.html#l00037">V1724Board::GetBoardMemory()</a>, <a class="el" href="_v1721__board_8cpp_source.html#l00076">V1721Board::GetBoardMemory()</a>, and <a class="el" href="_v1720__board_8cpp_source.html#l00036">V1720Board::GetBoardMemory()</a>.</p>

</div>
</div>
<a class="anchor" id="a772410bb7455206ea9025aaf05981da6"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_BROAD_ADC_CONF_ADD" ref="a772410bb7455206ea9025aaf05981da6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_BROAD_ADC_CONF_ADD&nbsp;&nbsp;&nbsp;0x809c</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC configuration broadcast register relative address (Write only). </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00079">79</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7ee2dbc455cd5f516adccc948d6b96a9"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_BROAD_ADC_CONF_AM" ref="a7ee2dbc455cd5f516adccc948d6b96a9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_BROAD_ADC_CONF_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC configuration broadcast register address modifier (Write only). </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00470">470</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a030815a3d959f1eed68a5ff356caaa69"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_BROAD_ADC_CONF_DATA_SIZE" ref="a030815a3d959f1eed68a5ff356caaa69" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_BROAD_ADC_CONF_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC configuration broadcast register data size (Write only). </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00270">270</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6c7fe5494cd2dd283574ed85390067dd"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_BROAD_CH_BUFF_FLUSH_ADD" ref="a6c7fe5494cd2dd283574ed85390067dd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_BROAD_CH_BUFF_FLUSH_ADD&nbsp;&nbsp;&nbsp;0x8010</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Number of buffers to be removed channel broadcast register relative address (Write only). </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00075">75</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0736ee71ff97739658a4b6c8d95bee45"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_BROAD_CH_BUFF_FLUSH_AM" ref="a0736ee71ff97739658a4b6c8d95bee45" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_BROAD_CH_BUFF_FLUSH_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Number of buffers to be removed channel broadcast register address modifiere(Write only). </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00466">466</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a20e26a97640c77c6d85749a9ee6ce401"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_BROAD_CH_BUFF_FLUSH_DATA_SIZE" ref="a20e26a97640c77c6d85749a9ee6ce401" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_BROAD_CH_BUFF_FLUSH_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Number of buffers to be removed channel broadcast register data size(Write only). </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00266">266</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="adc3983142f8e1215fe05592ecb1392ff"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_BROAD_CH_CLEAR_CTRL_ADD" ref="adc3983142f8e1215fe05592ecb1392ff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_BROAD_CH_CLEAR_CTRL_ADD&nbsp;&nbsp;&nbsp;0x8008</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Clear control channel broadcast register relative address (Write only). </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00073">73</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac8d099f62193b16ec7f029835d551d1c"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_BROAD_CH_CLEAR_CTRL_AM" ref="ac8d099f62193b16ec7f029835d551d1c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_BROAD_CH_CLEAR_CTRL_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Clear control channel broadcast register address modifier (Write only). </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00464">464</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="add7dd632a915d30fe6c443662e7ee48b"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_BROAD_CH_CLEAR_CTRL_DATA_SIZE" ref="add7dd632a915d30fe6c443662e7ee48b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_BROAD_CH_CLEAR_CTRL_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Clear control channel broadcast register data size (Write only). </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00264">264</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0b66974ee4d8859d08aeeb5a385382b5"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_BROAD_CH_CTRL_ADD" ref="a0b66974ee4d8859d08aeeb5a385382b5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_BROAD_CH_CTRL_ADD&nbsp;&nbsp;&nbsp;0x8000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Control channel broadcast register relative address (Write only). </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00071">71</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1a280b6fe3d5b5ad2d453705069462e7"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_BROAD_CH_CTRL_AM" ref="a1a280b6fe3d5b5ad2d453705069462e7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_BROAD_CH_CTRL_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Control channel broadcast register address modifier (Write only). </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00462">462</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a820f0829d85cc2efdde2609eb91dae68"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_BROAD_CH_CTRL_DATA_SIZE" ref="a820f0829d85cc2efdde2609eb91dae68" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_BROAD_CH_CTRL_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Control channel broadcast register data size (Write only). </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00262">262</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="aaea99211cacc4dae0d6dc2e69fd48c1b"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_BROAD_CH_CUSSIZE_ADD" ref="aaea99211cacc4dae0d6dc2e69fd48c1b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_BROAD_CH_CUSSIZE_ADD&nbsp;&nbsp;&nbsp;0x8020</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CustomSize channel broadcast register relative address (Write only). </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00077">77</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4aa746910e74a6c9e154e86f33a3dc70"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_BROAD_CH_CUSSIZE_AM" ref="a4aa746910e74a6c9e154e86f33a3dc70" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_BROAD_CH_CUSSIZE_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Custom Size register channel broadcast address modifier (Write only). </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00468">468</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0defcb68348b39fbc684bf0e1926f948"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_BROAD_CH_CUSSIZE_DATA_SIZE" ref="a0defcb68348b39fbc684bf0e1926f948" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_BROAD_CH_CUSSIZE_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Custom Size channel broadcast register data size (Write only). </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00268">268</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a297a4f81063d841ac88571ae0f914e1a"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_BROAD_CH_RND_ACC_ADD" ref="a297a4f81063d841ac88571ae0f914e1a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_BROAD_CH_RND_ACC_ADD&nbsp;&nbsp;&nbsp;0x8014</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Read random Access channel broadcast register relative address (Write only). </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00076">76</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4a63502170fa03fcd0fb2ac6072acf5d"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_BROAD_CH_RND_ACC_AM" ref="a4a63502170fa03fcd0fb2ac6072acf5d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_BROAD_CH_RND_ACC_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Parameters to Random access channel broadcast register address modifier (Write only). </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00467">467</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="aaf0ce72c98174f55bf596ae036a8a5c7"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_BROAD_CH_RND_ACC_DATA_SIZE" ref="aaf0ce72c98174f55bf596ae036a8a5c7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_BROAD_CH_RND_ACC_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Parameters to Random access channel broadcast register data size (Write only). </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00267">267</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a71567ba83726dabf07658bb0075c0ffe"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_BROAD_CH_SET_CTRL_ADD" ref="a71567ba83726dabf07658bb0075c0ffe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_BROAD_CH_SET_CTRL_ADD&nbsp;&nbsp;&nbsp;0x8004</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Set control channel broadcast register relative address (Write only). </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00072">72</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae7bbe14ef6984476a6fe0256c4116c37"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_BROAD_CH_SET_CTRL_AM" ref="ae7bbe14ef6984476a6fe0256c4116c37" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_BROAD_CH_SET_CTRL_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Set control channel broadcast register address modifier (Write only). </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00463">463</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="ade3d30547e12323df9e16bf0a1d80fb2"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_BROAD_CH_SET_CTRL_DATA_SIZE" ref="ade3d30547e12323df9e16bf0a1d80fb2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_BROAD_CH_SET_CTRL_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Set control channel broadcast register data size (Write only). </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00263">263</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab02f9900f23e5e2630f4130ad64ad220"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_BROAD_CH_ZSTH_ADD" ref="ab02f9900f23e5e2630f4130ad64ad220" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_BROAD_CH_ZSTH_ADD&nbsp;&nbsp;&nbsp;0x8024</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Zero suppression threshold channel broadcast register relative address (Write only). </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00078">78</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae45ee6eebc8e8c3804af8d7a53597d5b"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_BROAD_CH_ZSTH_AM" ref="ae45ee6eebc8e8c3804af8d7a53597d5b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_BROAD_CH_ZSTH_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Zero suppression threshold register channel broadcast address modifier (Write only). </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00469">469</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a454d307c74e4a6f6183a05c66262a6e9"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_BROAD_CH_ZSTH_DATA_SIZE" ref="a454d307c74e4a6f6183a05c66262a6e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_BROAD_CH_ZSTH_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Zero suppression threshold channel broadcast register data size (Write only). </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00269">269</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac26dbe4d401437d5c43c9b5163428c33"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_BROAD_NUM_BLOCK_ADD" ref="ac26dbe4d401437d5c43c9b5163428c33" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_BROAD_NUM_BLOCK_ADD&nbsp;&nbsp;&nbsp;0x800C</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Number of blocks broadcast register relative address (Write only). </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00074">74</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="aed104d0142c91eeabf6a68d57d38f13a"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_BROAD_NUM_BLOCK_AM" ref="aed104d0142c91eeabf6a68d57d38f13a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_BROAD_NUM_BLOCK_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Number of blocks broadcast register address modifiere(Write only). </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00465">465</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a78555039c07cbb214035350054e5d5ca"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_BROAD_NUM_BLOCK_DATA_SIZE" ref="a78555039c07cbb214035350054e5d5ca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_BROAD_NUM_BLOCK_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Number of blocks broadcast register data size(Write only). </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00265">265</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="aef03a186229e44bfbd00fbd5d9fae526"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH0_ADC_CONF_ADD" ref="aef03a186229e44bfbd00fbd5d9fae526" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH0_ADC_CONF_ADD&nbsp;&nbsp;&nbsp;0x109C</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 0 Configuration register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00150">150</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa0040acee62b5862973f2697bfe6aa21"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH0_ADC_CONF_AM" ref="aa0040acee62b5862973f2697bfe6aa21" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH0_ADC_CONF_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 0 Configuration register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00541">541</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="aaf5cd0982346e3fd7cb9875b7fdf3b1f"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH0_ADC_CONF_DATA_SIZE" ref="aaf5cd0982346e3fd7cb9875b7fdf3b1f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH0_ADC_CONF_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 0 Configuration register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00340">340</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a84d7cd8a850562cd98398e4e423ab908"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH0_BUFF_OCCUPANCY_ADD" ref="a84d7cd8a850562cd98398e4e423ab908" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH0_BUFF_OCCUPANCY_ADD&nbsp;&nbsp;&nbsp;0x1094</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 0 Number of Buffers Filled register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00148">148</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a557f111e2dc9472fc34c6d0478a8a503"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH0_BUFF_OCCUPANCY_AM" ref="a557f111e2dc9472fc34c6d0478a8a503" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH0_BUFF_OCCUPANCY_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 0 Number of Buffers Filled register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00539">539</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a306b45ffd3db33dc5bbdc8fbd466fe05"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH0_BUFF_OCCUPANCY_DATA_SIZE" ref="a306b45ffd3db33dc5bbdc8fbd466fe05" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH0_BUFF_OCCUPANCY_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 0 Number of Buffers Filled register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00338">338</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa27d515c38c886365e4635dabf94994d"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH0_DAC_CONF_ADD" ref="aa27d515c38c886365e4635dabf94994d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH0_DAC_CONF_ADD&nbsp;&nbsp;&nbsp;0x1098</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 0 DAC Data Configuration register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00149">149</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a61fda5b172968522bbfe58139d249cf0"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH0_DAC_CONF_AM" ref="a61fda5b172968522bbfe58139d249cf0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH0_DAC_CONF_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 0 DAC Data Configuration register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00540">540</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="af86a9a720de2e21ccb1c5c4581b3d38a"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH0_DAC_CONF_DATA_SIZE" ref="af86a9a720de2e21ccb1c5c4581b3d38a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH0_DAC_CONF_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 0 DAC Data Configuration register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00339">339</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac8c2dfe9a7f997c165318a356e196143"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH0_FW_REV_ADD" ref="ac8c2dfe9a7f997c165318a356e196143" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH0_FW_REV_ADD&nbsp;&nbsp;&nbsp;0x108C</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 0 firmware revision register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00147">147</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="af922bc594219cbc01ffda840c96de9c7"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH0_FW_REV_AM" ref="af922bc594219cbc01ffda840c96de9c7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH0_FW_REV_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 0 firmware revision register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00538">538</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0acd2d52433cd988dc422c7be005ee90"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH0_FW_REV_DATA_SIZE" ref="a0acd2d52433cd988dc422c7be005ee90" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH0_FW_REV_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 0 firmware revision register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00337">337</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a22a09357f42be16dd0f8388b2f932205"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH0_RESERVED_ADC_DEBUG_ADD" ref="a22a09357f42be16dd0f8388b2f932205" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH0_RESERVED_ADC_DEBUG_ADD&nbsp;&nbsp;&nbsp;0x10A0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 0 ADC Debug Reserved register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00151">151</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7696d1805a1a93b024c6faf97b560bbb"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH0_RESERVED_ADC_DEBUG_AM" ref="a7696d1805a1a93b024c6faf97b560bbb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH0_RESERVED_ADC_DEBUG_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 0 ADC Debug Reserved register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00542">542</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="aee0e192ca186d11bafff518b132a918c"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH0_RESERVED_ADC_DEBUG_DATA_SIZE" ref="aee0e192ca186d11bafff518b132a918c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH0_RESERVED_ADC_DEBUG_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 0 ADC Debug Reserved register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00341">341</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a50674ce023cfd104b4097613a2cd1f95"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH0_RESERVED_MEM_ADDRESS_ADD" ref="a50674ce023cfd104b4097613a2cd1f95" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH0_RESERVED_MEM_ADDRESS_ADD&nbsp;&nbsp;&nbsp;0x10A8</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 0 Memory test address Reserved register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00153">153</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a04a01d848e742f11ec91fc27f4a1d7bd"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH0_RESERVED_MEM_ADDRESS_AM" ref="a04a01d848e742f11ec91fc27f4a1d7bd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH0_RESERVED_MEM_ADDRESS_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 0 Memory test address Reserved register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00544">544</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="abeb17c58f34d06ac6384c74bfd3c28f1"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH0_RESERVED_MEM_ADDRESS_DATA_SIZE" ref="abeb17c58f34d06ac6384c74bfd3c28f1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH0_RESERVED_MEM_ADDRESS_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 0 Memory test address Reserved register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00343">343</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="aeb28f123d5a169f53db78eaaf008e9d9"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH0_RESERVED_MEM_DATA_ADD" ref="aeb28f123d5a169f53db78eaaf008e9d9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH0_RESERVED_MEM_DATA_ADD&nbsp;&nbsp;&nbsp;0x10A4</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 0 Memory test data Reserved register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00152">152</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8ff376e66ab3ce256bf26bb1c9c32ed8"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH0_RESERVED_MEM_DATA_AM" ref="a8ff376e66ab3ce256bf26bb1c9c32ed8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH0_RESERVED_MEM_DATA_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 0 Memory test data Reserved register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00543">543</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac055c4d82f9d0ace74ada5a67ad1b8e6"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH0_RESERVED_MEM_DATA_DATA_SIZE" ref="ac055c4d82f9d0ace74ada5a67ad1b8e6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH0_RESERVED_MEM_DATA_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 0 Memory test data Reserved register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00342">342</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2959929e40bb9c9011ac4ad143041fa7"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH0_RESERVED_RND_ACC_ADD" ref="a2959929e40bb9c9011ac4ad143041fa7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH0_RESERVED_RND_ACC_ADD&nbsp;&nbsp;&nbsp;0x1014</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 0 Read Block channel broadcast reserved register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00142">142</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a921169ddb581915472880ec8d85c29ea"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH0_RESERVED_RND_ACC_AM" ref="a921169ddb581915472880ec8d85c29ea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH0_RESERVED_RND_ACC_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 0 Read Block channel broadcast reserved register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00533">533</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a916db45aa19164699cbca9644dac0d31"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH0_RESERVED_RND_ACC_DATA_SIZE" ref="a916db45aa19164699cbca9644dac0d31" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH0_RESERVED_RND_ACC_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 0 Read Block channel broadcast reserved register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00332">332</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab667be2a75d797bf2a70a5eab0a88f23"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH0_STATUS_ADD" ref="ab667be2a75d797bf2a70a5eab0a88f23" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH0_STATUS_ADD&nbsp;&nbsp;&nbsp;0x1088</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 0 status register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00146">146</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="addd0ab05517b7c9d78b76566c7340839"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH0_STATUS_AM" ref="addd0ab05517b7c9d78b76566c7340839" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH0_STATUS_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 0 status register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00537">537</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa706abf370a02722d67ff145b7a1d1f0"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH0_STATUS_DATA_SIZE" ref="aa706abf370a02722d67ff145b7a1d1f0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH0_STATUS_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 0 status register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00336">336</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a267750a231c328e82a010d80346bbca3"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH0_THRESHOLD_ADD" ref="a267750a231c328e82a010d80346bbca3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH0_THRESHOLD_ADD&nbsp;&nbsp;&nbsp;0x1080</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 0 Threshold register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00144">144</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="adde306161927bf5a5a82b3ef2aa0b4ec"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH0_THRESHOLD_AM" ref="adde306161927bf5a5a82b3ef2aa0b4ec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH0_THRESHOLD_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 0 Threshold register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00535">535</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="adb3ce49e1d72d9ed054751a3270c94ad"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH0_THRESHOLD_DATA_SIZE" ref="adb3ce49e1d72d9ed054751a3270c94ad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH0_THRESHOLD_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 0 Threshold register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00334">334</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad70e87bbd3f1174e61155a269c4285c0"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH0_TIME_OVER_UNDER_THR_ADD" ref="ad70e87bbd3f1174e61155a269c4285c0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH0_TIME_OVER_UNDER_THR_ADD&nbsp;&nbsp;&nbsp;0x1084</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 0 Over/Under Threshold Samples register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00145">145</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a36c9983b3aeba1cf983a3ab1f96a4563"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH0_TIME_OVER_UNDER_THR_AM" ref="a36c9983b3aeba1cf983a3ab1f96a4563" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH0_TIME_OVER_UNDER_THR_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 0 Over/Under Threshold Samples register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00536">536</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="abe177a786e15b3338d1cf75fd6cfaa5e"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH0_TIME_OVER_UNDER_THR_DATA_SIZE" ref="abe177a786e15b3338d1cf75fd6cfaa5e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH0_TIME_OVER_UNDER_THR_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 0 Over/Under Threshold Samples register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00335">335</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a81dff94fe631e19ebefef9e2ba2c6ebf"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH0_ZSTH_ADD" ref="a81dff94fe631e19ebefef9e2ba2c6ebf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH0_ZSTH_ADD&nbsp;&nbsp;&nbsp;0x1024</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 0 Zero suppression threshold register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00143">143</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac301b83986b3b4955556cc2268ab8a4b"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH0_ZSTH_AM" ref="ac301b83986b3b4955556cc2268ab8a4b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH0_ZSTH_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 0 Zero suppression threshold register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00534">534</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae95bf0c9f13fceb0ff34d27e489fb4a0"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH0_ZSTH_DATA_SIZE" ref="ae95bf0c9f13fceb0ff34d27e489fb4a0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH0_ZSTH_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Ch 0 Zero suppression threshold register data size). </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00333">333</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae969457fcb5ebd2eddb798e95cf81076"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH1_ADC_CONF_ADD" ref="ae969457fcb5ebd2eddb798e95cf81076" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH1_ADC_CONF_ADD&nbsp;&nbsp;&nbsp;0x119C</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 1 Configuration register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00164">164</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a390e4d948ebfd9ad8bfef87e331bbf44"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH1_ADC_CONF_AM" ref="a390e4d948ebfd9ad8bfef87e331bbf44" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH1_ADC_CONF_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 1 Configuration register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00556">556</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4efff28761a19780c881912c5afc2a65"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH1_ADC_CONF_DATA_SIZE" ref="a4efff28761a19780c881912c5afc2a65" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH1_ADC_CONF_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 1 Configuration register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00355">355</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6906e71611bfaeeb6f620c1b27ce2f9d"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH1_BUFF_OCCUPANCY_ADD" ref="a6906e71611bfaeeb6f620c1b27ce2f9d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH1_BUFF_OCCUPANCY_ADD&nbsp;&nbsp;&nbsp;0x1194</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 1 Number of Buffers Filled register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00162">162</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa02375d100df5cc35ac9704ce434eac3"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH1_BUFF_OCCUPANCY_AM" ref="aa02375d100df5cc35ac9704ce434eac3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH1_BUFF_OCCUPANCY_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 1 Number of Buffers Filled register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00554">554</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae7446b8b3e1f430650f6f0e2be09c04f"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH1_BUFF_OCCUPANCY_DATA_SIZE" ref="ae7446b8b3e1f430650f6f0e2be09c04f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH1_BUFF_OCCUPANCY_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 1 Number of Buffers Filled register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00353">353</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7d4e241684494016c8b9369433bd1dcb"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH1_DAC_CONF_ADD" ref="a7d4e241684494016c8b9369433bd1dcb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH1_DAC_CONF_ADD&nbsp;&nbsp;&nbsp;0x1198</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 1 DAC Data Configuration register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00163">163</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a79306d885599697bf05a181e01a4f181"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH1_DAC_CONF_AM" ref="a79306d885599697bf05a181e01a4f181" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH1_DAC_CONF_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 1 DAC Data Configuration register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00555">555</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8e7c2598723c57fe62c5aa65af51a234"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH1_DAC_CONF_DATA_SIZE" ref="a8e7c2598723c57fe62c5aa65af51a234" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH1_DAC_CONF_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 1 DAC Data Configuration register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00354">354</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1bd9ccb1a6724c3595cfbe7e93736b1d"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH1_FW_REV_ADD" ref="a1bd9ccb1a6724c3595cfbe7e93736b1d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH1_FW_REV_ADD&nbsp;&nbsp;&nbsp;0x118C</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 1 firmware revision register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00161">161</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a071b530d70f5256dc091f8be1b4e1205"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH1_FW_REV_AM" ref="a071b530d70f5256dc091f8be1b4e1205" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH1_FW_REV_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 1 firmware revision register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00553">553</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="aca887ea6721b02cba3bdc8696f628956"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH1_FW_REV_DATA_SIZE" ref="aca887ea6721b02cba3bdc8696f628956" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH1_FW_REV_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 1 firmware revision register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00352">352</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7d9cd118e5b225507bbd7600bae04afe"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH1_RESERVED_ADC_DEBUG_ADD" ref="a7d9cd118e5b225507bbd7600bae04afe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH1_RESERVED_ADC_DEBUG_ADD&nbsp;&nbsp;&nbsp;0x11A0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 1 ADC Debug Reserved register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00165">165</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a28b38757fe06a8fd0ccb319d02f460d8"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH1_RESERVED_ADC_DEBUG_AM" ref="a28b38757fe06a8fd0ccb319d02f460d8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH1_RESERVED_ADC_DEBUG_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 1 ADC Debug Reserved register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00557">557</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1664ec20583e51e89ec2c1f5fc05e0d5"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH1_RESERVED_ADC_DEBUG_DATA_SIZE" ref="a1664ec20583e51e89ec2c1f5fc05e0d5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH1_RESERVED_ADC_DEBUG_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 1 ADC Debug Reserved register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00356">356</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="aca1ac17b9ff9855b9aa5d230ff58cf38"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH1_RESERVED_MEM_ADDRESS_ADD" ref="aca1ac17b9ff9855b9aa5d230ff58cf38" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH1_RESERVED_MEM_ADDRESS_ADD&nbsp;&nbsp;&nbsp;0x11A8</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 1 Memory test address Reserved register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00167">167</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad15d67ed2748568256dff5b6ad7863d1"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH1_RESERVED_MEM_ADDRESS_AM" ref="ad15d67ed2748568256dff5b6ad7863d1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH1_RESERVED_MEM_ADDRESS_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 1 Memory test address Reserved register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00559">559</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a09243a2ae6d8c047b4ce5d01341bb4c2"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH1_RESERVED_MEM_ADDRESS_DATA_SIZE" ref="a09243a2ae6d8c047b4ce5d01341bb4c2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH1_RESERVED_MEM_ADDRESS_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 1 Memory test address Reserved register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00358">358</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6d323d977910d9f80b43aaf4f5112bec"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH1_RESERVED_MEM_DATA_ADD" ref="a6d323d977910d9f80b43aaf4f5112bec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH1_RESERVED_MEM_DATA_ADD&nbsp;&nbsp;&nbsp;0x11A4</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 1 Memory test data Reserved register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00166">166</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="af4b2836cbefb6396a0321219b09e37b6"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH1_RESERVED_MEM_DATA_AM" ref="af4b2836cbefb6396a0321219b09e37b6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH1_RESERVED_MEM_DATA_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 1 Memory test data Reserved register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00558">558</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="aaf49cbb118d3fbafe9b17cb795f72d83"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH1_RESERVED_MEM_DATA_DATA_SIZE" ref="aaf49cbb118d3fbafe9b17cb795f72d83" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH1_RESERVED_MEM_DATA_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 1 Memory test data Reserved register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00357">357</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="afaeb43a6bda62c1cae8bf3bf17c8bbbd"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH1_RESERVED_RND_ACC_ADD" ref="afaeb43a6bda62c1cae8bf3bf17c8bbbd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH1_RESERVED_RND_ACC_ADD&nbsp;&nbsp;&nbsp;0x1114</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 1 Read Block channel broadcast reserved register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00156">156</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="aac06bf66dd9a77b3d5b5b14c3a40ed3e"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH1_RESERVED_RND_ACC_AM" ref="aac06bf66dd9a77b3d5b5b14c3a40ed3e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH1_RESERVED_RND_ACC_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 1 Read Block channel broadcast reserved register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00548">548</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7521db80939c43314844a7e6241c4895"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH1_RESERVED_RND_ACC_DATA_SIZE" ref="a7521db80939c43314844a7e6241c4895" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH1_RESERVED_RND_ACC_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 1 Read Block channel broadcast reserved register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00347">347</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac63b875bd8471a75e37d72f137ca9797"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH1_STATUS_ADD" ref="ac63b875bd8471a75e37d72f137ca9797" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH1_STATUS_ADD&nbsp;&nbsp;&nbsp;0x1188</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 1 status register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00160">160</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa543b207a5f1ed14b8f1bc98b497c0ad"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH1_STATUS_AM" ref="aa543b207a5f1ed14b8f1bc98b497c0ad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH1_STATUS_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 1 status register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00552">552</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4bb778d1a6e2a9e8a48ccb97291280da"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH1_STATUS_DATA_SIZE" ref="a4bb778d1a6e2a9e8a48ccb97291280da" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH1_STATUS_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 1 status register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00351">351</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a18768748ef8b41453564bbdb983b33d3"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH1_THRESHOLD_ADD" ref="a18768748ef8b41453564bbdb983b33d3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH1_THRESHOLD_ADD&nbsp;&nbsp;&nbsp;0x1180</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 1 Threshold register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00158">158</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a79441eb5b820968d65d3e70bb0925844"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH1_THRESHOLD_AM" ref="a79441eb5b820968d65d3e70bb0925844" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH1_THRESHOLD_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 1 Threshold register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00550">550</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0eb23b3e5e48a5ba028175fe96c12dc8"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH1_THRESHOLD_DATA_SIZE" ref="a0eb23b3e5e48a5ba028175fe96c12dc8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH1_THRESHOLD_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 1 Threshold register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00349">349</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3996ecf8d84990d7387a8e572ffcc469"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH1_TIME_OVER_UNDER_THR_ADD" ref="a3996ecf8d84990d7387a8e572ffcc469" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH1_TIME_OVER_UNDER_THR_ADD&nbsp;&nbsp;&nbsp;0x1184</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 1 Over/Under Threshold Samples register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00159">159</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5878402795549458d506b28ae0c9c239"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH1_TIME_OVER_UNDER_THR_AM" ref="a5878402795549458d506b28ae0c9c239" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH1_TIME_OVER_UNDER_THR_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 1 Over/Under Threshold Samples register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00551">551</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="afd5b1d6ad5b8abf30f7e29bbffcc3531"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH1_TIME_OVER_UNDER_THR_DATA_SIZE" ref="afd5b1d6ad5b8abf30f7e29bbffcc3531" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH1_TIME_OVER_UNDER_THR_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 1 Over/Under Threshold Samples register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00350">350</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a21dedbd9c8eee6df9a6781f444cc8af6"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH1_ZSTH_ADD" ref="a21dedbd9c8eee6df9a6781f444cc8af6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH1_ZSTH_ADD&nbsp;&nbsp;&nbsp;0x1124</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 1 Zero suppression threshold register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00157">157</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5748135fd9f6670e004524dca9f865a8"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH1_ZSTH_AM" ref="a5748135fd9f6670e004524dca9f865a8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH1_ZSTH_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 1 Zero suppression threshold register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00549">549</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="afa15d9ff27bf22afc47dd2c13c98c7a5"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH1_ZSTH_DATA_SIZE" ref="afa15d9ff27bf22afc47dd2c13c98c7a5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH1_ZSTH_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Ch 1 Zero suppression threshold register data size). </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00348">348</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1cab64c70d4c216b346bfe0d94c5625e"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH2_ADC_CONF_ADD" ref="a1cab64c70d4c216b346bfe0d94c5625e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH2_ADC_CONF_ADD&nbsp;&nbsp;&nbsp;0x129C</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 2 Configuration register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00178">178</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a36cf19425ad728577380d3eef871ee21"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH2_ADC_CONF_AM" ref="a36cf19425ad728577380d3eef871ee21" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH2_ADC_CONF_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 2 Configuration register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00571">571</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="aed99123c537d1b666c7d618d4d302d8b"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH2_ADC_CONF_DATA_SIZE" ref="aed99123c537d1b666c7d618d4d302d8b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH2_ADC_CONF_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 2 Configuration register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00370">370</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a90313bbdf665365de02008b61c48bc36"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH2_BUFF_OCCUPANCY_ADD" ref="a90313bbdf665365de02008b61c48bc36" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH2_BUFF_OCCUPANCY_ADD&nbsp;&nbsp;&nbsp;0x1294</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 2 Number of Buffers Filled register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00176">176</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a367479ec18154a6cdcc678f0e4db7825"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH2_BUFF_OCCUPANCY_AM" ref="a367479ec18154a6cdcc678f0e4db7825" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH2_BUFF_OCCUPANCY_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 2 Number of Buffers Filled register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00569">569</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a61c3ba0908ef466b26978addcec0eadf"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH2_BUFF_OCCUPANCY_DATA_SIZE" ref="a61c3ba0908ef466b26978addcec0eadf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH2_BUFF_OCCUPANCY_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 2 Number of Buffers Filled register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00368">368</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="abfb113e4090c0a07d6b5eb086d281618"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH2_DAC_CONF_ADD" ref="abfb113e4090c0a07d6b5eb086d281618" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH2_DAC_CONF_ADD&nbsp;&nbsp;&nbsp;0x1298</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 2 DAC Data Configuration register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00177">177</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a537885cab178f6efbd173c7705917a19"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH2_DAC_CONF_AM" ref="a537885cab178f6efbd173c7705917a19" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH2_DAC_CONF_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 2 DAC Data Configuration register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00570">570</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a077e3c71f3db01468a337a8accceb1cd"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH2_DAC_CONF_DATA_SIZE" ref="a077e3c71f3db01468a337a8accceb1cd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH2_DAC_CONF_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 2 DAC Data Configuration register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00369">369</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a76e462716db7b876453db96634b61b95"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH2_FW_REV_ADD" ref="a76e462716db7b876453db96634b61b95" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH2_FW_REV_ADD&nbsp;&nbsp;&nbsp;0x128C</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 2 firmware revision register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00175">175</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a83c247a31b9d951ddd3b8163e5859da6"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH2_FW_REV_AM" ref="a83c247a31b9d951ddd3b8163e5859da6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH2_FW_REV_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 2 firmware revision register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00568">568</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a452765c9b72ca70545cdf8c24ca07ab9"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH2_FW_REV_DATA_SIZE" ref="a452765c9b72ca70545cdf8c24ca07ab9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH2_FW_REV_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 2 firmware revision register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00367">367</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2c3e90d6237a610377c684589431de0b"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH2_RESERVED_ADC_DEBUG_ADD" ref="a2c3e90d6237a610377c684589431de0b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH2_RESERVED_ADC_DEBUG_ADD&nbsp;&nbsp;&nbsp;0x12A0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 2 ADC Debug Reserved register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00179">179</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a57d5970c0897fdf98e4cedc37ede7e3a"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH2_RESERVED_ADC_DEBUG_AM" ref="a57d5970c0897fdf98e4cedc37ede7e3a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH2_RESERVED_ADC_DEBUG_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 2 ADC Debug Reserved register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00572">572</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7bfc26236ee5694aed8f88d6fd99c749"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH2_RESERVED_ADC_DEBUG_DATA_SIZE" ref="a7bfc26236ee5694aed8f88d6fd99c749" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH2_RESERVED_ADC_DEBUG_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 2 ADC Debug Reserved register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00371">371</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4b171d627fe2a7332bb9d923128fabe3"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH2_RESERVED_MEM_ADDRESS_ADD" ref="a4b171d627fe2a7332bb9d923128fabe3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH2_RESERVED_MEM_ADDRESS_ADD&nbsp;&nbsp;&nbsp;0x12A8</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 2 Memory test address Reserved register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00181">181</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a64be56eabdd1149493587b4a444b2b96"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH2_RESERVED_MEM_ADDRESS_AM" ref="a64be56eabdd1149493587b4a444b2b96" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH2_RESERVED_MEM_ADDRESS_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 2 Memory test address Reserved register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00574">574</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad4817b7ff4b0d731c1521c9a2fb55ce6"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH2_RESERVED_MEM_ADDRESS_DATA_SIZE" ref="ad4817b7ff4b0d731c1521c9a2fb55ce6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH2_RESERVED_MEM_ADDRESS_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 2 Memory test address Reserved register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00373">373</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a638dd0ce1b3a9533726c64d3be7f9306"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH2_RESERVED_MEM_DATA_ADD" ref="a638dd0ce1b3a9533726c64d3be7f9306" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH2_RESERVED_MEM_DATA_ADD&nbsp;&nbsp;&nbsp;0x12A4</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 2 Memory test data Reserved register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00180">180</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab8280283e469af43e8a6f81e3af84db3"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH2_RESERVED_MEM_DATA_AM" ref="ab8280283e469af43e8a6f81e3af84db3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH2_RESERVED_MEM_DATA_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 2 Memory test data Reserved register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00573">573</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6d3b1432eab605682ebd83c855600739"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH2_RESERVED_MEM_DATA_DATA_SIZE" ref="a6d3b1432eab605682ebd83c855600739" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH2_RESERVED_MEM_DATA_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 2 Memory test data Reserved register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00372">372</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a875086436aed70614e0905900b362505"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH2_RESERVED_RND_ACC_ADD" ref="a875086436aed70614e0905900b362505" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH2_RESERVED_RND_ACC_ADD&nbsp;&nbsp;&nbsp;0x1214</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 2 Read Block channel broadcast reserved register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00170">170</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5338701ec280112131dc44b48c53bf90"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH2_RESERVED_RND_ACC_AM" ref="a5338701ec280112131dc44b48c53bf90" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH2_RESERVED_RND_ACC_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 2 Read Block channel broadcast reserved register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00563">563</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a940f00597ddc6affdf9dc30943ad0ceb"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH2_RESERVED_RND_ACC_DATA_SIZE" ref="a940f00597ddc6affdf9dc30943ad0ceb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH2_RESERVED_RND_ACC_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 2 Read Block channel broadcast reserved register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00362">362</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a02f098f0284e4746b3505666d91a146e"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH2_STATUS_ADD" ref="a02f098f0284e4746b3505666d91a146e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH2_STATUS_ADD&nbsp;&nbsp;&nbsp;0x1288</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 2 status register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00174">174</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="acd374ecf46adf3393d7715bc4a56650d"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH2_STATUS_AM" ref="acd374ecf46adf3393d7715bc4a56650d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH2_STATUS_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 2 status register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00567">567</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a20252a0f2ebcdb31cce241d4a8c4624a"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH2_STATUS_DATA_SIZE" ref="a20252a0f2ebcdb31cce241d4a8c4624a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH2_STATUS_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 2 status register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00366">366</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae3808d03b7ca0501198a185923135c03"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH2_THRESHOLD_ADD" ref="ae3808d03b7ca0501198a185923135c03" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH2_THRESHOLD_ADD&nbsp;&nbsp;&nbsp;0x1280</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 2 Threshold register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00172">172</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a09cf5260e85b6c18f6f3b599a2ce47db"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH2_THRESHOLD_AM" ref="a09cf5260e85b6c18f6f3b599a2ce47db" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH2_THRESHOLD_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 2 Threshold register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00565">565</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a90abe96723354753940b443d1674bace"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH2_THRESHOLD_DATA_SIZE" ref="a90abe96723354753940b443d1674bace" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH2_THRESHOLD_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 2 Threshold register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00364">364</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a88af40072685a76d1b3bedd1cf8bd81b"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH2_TIME_OVER_UNDER_THR_ADD" ref="a88af40072685a76d1b3bedd1cf8bd81b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH2_TIME_OVER_UNDER_THR_ADD&nbsp;&nbsp;&nbsp;0x1284</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 2 Over/Under Threshold Samples register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00173">173</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4f471b5804211c5715706f9d3e2a481a"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH2_TIME_OVER_UNDER_THR_AM" ref="a4f471b5804211c5715706f9d3e2a481a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH2_TIME_OVER_UNDER_THR_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 2 Over/Under Threshold Samples register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00566">566</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a24f16747a185620d770dd6e5e1f5370e"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH2_TIME_OVER_UNDER_THR_DATA_SIZE" ref="a24f16747a185620d770dd6e5e1f5370e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH2_TIME_OVER_UNDER_THR_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 2 Over/Under Threshold Samples register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00365">365</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5da7915001358a39d0df30fce93ad210"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH2_ZSTH_ADD" ref="a5da7915001358a39d0df30fce93ad210" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH2_ZSTH_ADD&nbsp;&nbsp;&nbsp;0x1224</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 2 Zero suppression threshold register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00171">171</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="aec345d750e2fd6cfe80d85b052b23480"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH2_ZSTH_AM" ref="aec345d750e2fd6cfe80d85b052b23480" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH2_ZSTH_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 2 Zero suppression threshold register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00564">564</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac87a40fee1926c827c29358c5f9a97bc"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH2_ZSTH_DATA_SIZE" ref="ac87a40fee1926c827c29358c5f9a97bc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH2_ZSTH_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Ch 2 Zero suppression threshold register data size). </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00363">363</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="afbd963ff2c8e214fd228c1b859da4275"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH3_ADC_CONF_ADD" ref="afbd963ff2c8e214fd228c1b859da4275" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH3_ADC_CONF_ADD&nbsp;&nbsp;&nbsp;0x139C</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 3 Configuration register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00192">192</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="abeefca894307f786cb5d2067b67dad63"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH3_ADC_CONF_AM" ref="abeefca894307f786cb5d2067b67dad63" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH3_ADC_CONF_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 3 Configuration register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00586">586</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5ab6a28a4726ba65250f42e6b068e3a8"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH3_ADC_CONF_DATA_SIZE" ref="a5ab6a28a4726ba65250f42e6b068e3a8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH3_ADC_CONF_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 3 Configuration register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00385">385</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac3bfffa2889508e1b96211b113779f36"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH3_BUFF_OCCUPANCY_ADD" ref="ac3bfffa2889508e1b96211b113779f36" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH3_BUFF_OCCUPANCY_ADD&nbsp;&nbsp;&nbsp;0x1394</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 3 Number of Buffers Filled register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00190">190</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a940a2ca14b665dfeadcb0eb190be532a"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH3_BUFF_OCCUPANCY_AM" ref="a940a2ca14b665dfeadcb0eb190be532a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH3_BUFF_OCCUPANCY_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 3 Number of Buffers Filled register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00584">584</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a226d4dde9b553cf142fa3674074a0cac"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH3_BUFF_OCCUPANCY_DATA_SIZE" ref="a226d4dde9b553cf142fa3674074a0cac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH3_BUFF_OCCUPANCY_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 3 Number of Buffers Filled register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00383">383</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2bb6188f765d683d93ab39a2747068f6"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH3_DAC_CONF_ADD" ref="a2bb6188f765d683d93ab39a2747068f6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH3_DAC_CONF_ADD&nbsp;&nbsp;&nbsp;0x1398</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 3 DAC Data Configuration register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00191">191</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a451cb39668d561e5fd82916f4b1c77db"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH3_DAC_CONF_AM" ref="a451cb39668d561e5fd82916f4b1c77db" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH3_DAC_CONF_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 3 DAC Data Configuration register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00585">585</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a086f60bc76c55149f7060ec68079651a"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH3_DAC_CONF_DATA_SIZE" ref="a086f60bc76c55149f7060ec68079651a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH3_DAC_CONF_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 3 DAC Data Configuration register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00384">384</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="afff2ca63e57d836bd829ab661cc98506"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH3_FW_REV_ADD" ref="afff2ca63e57d836bd829ab661cc98506" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH3_FW_REV_ADD&nbsp;&nbsp;&nbsp;0x138C</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 3 firmware revision register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00189">189</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a620309962ec559f595fbbfb713e2df11"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH3_FW_REV_AM" ref="a620309962ec559f595fbbfb713e2df11" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH3_FW_REV_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 3 firmware revision register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00583">583</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae4f4fddb3484dbb0662ce69f294c99c8"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH3_FW_REV_DATA_SIZE" ref="ae4f4fddb3484dbb0662ce69f294c99c8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH3_FW_REV_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 3 firmware revision register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00382">382</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab4e598ade31921ebc6ac04351b00e9ab"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH3_RESERVED_ADC_DEBUG_ADD" ref="ab4e598ade31921ebc6ac04351b00e9ab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH3_RESERVED_ADC_DEBUG_ADD&nbsp;&nbsp;&nbsp;0x13A0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 3 ADC Debug Reserved register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00193">193</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="afc7032043b3d5c981d5956c3521c5464"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH3_RESERVED_ADC_DEBUG_AM" ref="afc7032043b3d5c981d5956c3521c5464" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH3_RESERVED_ADC_DEBUG_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 3 ADC Debug Reserved register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00587">587</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0a514b187ea4b381a757cfd625585c8f"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH3_RESERVED_ADC_DEBUG_DATA_SIZE" ref="a0a514b187ea4b381a757cfd625585c8f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH3_RESERVED_ADC_DEBUG_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 3 ADC Debug Reserved register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00386">386</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="af91a15906340730ef0b0044ddb45c90e"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH3_RESERVED_MEM_ADDRESS_ADD" ref="af91a15906340730ef0b0044ddb45c90e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH3_RESERVED_MEM_ADDRESS_ADD&nbsp;&nbsp;&nbsp;0x13A8</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 3 Memory test address Reserved register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00195">195</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a63bb53df354a929113e22f04ee8e7fdd"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH3_RESERVED_MEM_ADDRESS_AM" ref="a63bb53df354a929113e22f04ee8e7fdd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH3_RESERVED_MEM_ADDRESS_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 3 Memory test address Reserved register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00589">589</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5b1c1c72a17fbfdbe7f65aa5469235c6"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH3_RESERVED_MEM_ADDRESS_DATA_SIZE" ref="a5b1c1c72a17fbfdbe7f65aa5469235c6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH3_RESERVED_MEM_ADDRESS_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 3 Memory test address Reserved register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00388">388</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2fd23593b9b7821dfc725f28718a1b42"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH3_RESERVED_MEM_DATA_ADD" ref="a2fd23593b9b7821dfc725f28718a1b42" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH3_RESERVED_MEM_DATA_ADD&nbsp;&nbsp;&nbsp;0x13A4</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 3 Memory test data Reserved register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00194">194</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8d3b3f9ce7e93cb416f001f3e50c56d4"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH3_RESERVED_MEM_DATA_AM" ref="a8d3b3f9ce7e93cb416f001f3e50c56d4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH3_RESERVED_MEM_DATA_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 3 Memory test data Reserved register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00588">588</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad9824be67566033ab85649c491108f38"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH3_RESERVED_MEM_DATA_DATA_SIZE" ref="ad9824be67566033ab85649c491108f38" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH3_RESERVED_MEM_DATA_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 3 Memory test data Reserved register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00387">387</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7545dc581f62d882bcbf3305b70135bf"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH3_RESERVED_RND_ACC_ADD" ref="a7545dc581f62d882bcbf3305b70135bf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH3_RESERVED_RND_ACC_ADD&nbsp;&nbsp;&nbsp;0x1314</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 3 Read Block channel broadcast reserved register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00184">184</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7a81cf0f58225a4985e44783ae65b753"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH3_RESERVED_RND_ACC_AM" ref="a7a81cf0f58225a4985e44783ae65b753" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH3_RESERVED_RND_ACC_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 3 Read Block channel broadcast reserved register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00578">578</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0c1b642429372b994efc3b9401afdb95"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH3_RESERVED_RND_ACC_DATA_SIZE" ref="a0c1b642429372b994efc3b9401afdb95" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH3_RESERVED_RND_ACC_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 3 Read Block channel broadcast reserved register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00377">377</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae32b6eef54320c1fa5cf9393912244c9"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH3_STATUS_ADD" ref="ae32b6eef54320c1fa5cf9393912244c9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH3_STATUS_ADD&nbsp;&nbsp;&nbsp;0x1388</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 3 status register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00188">188</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a52f7e9ea727758c81d55e198e252a851"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH3_STATUS_AM" ref="a52f7e9ea727758c81d55e198e252a851" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH3_STATUS_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 3 status register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00582">582</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac02e21ce29fe156a1695b11c4689a654"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH3_STATUS_DATA_SIZE" ref="ac02e21ce29fe156a1695b11c4689a654" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH3_STATUS_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 3 status register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00381">381</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8d6872e8b067d05db6dd218587b0da36"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH3_THRESHOLD_ADD" ref="a8d6872e8b067d05db6dd218587b0da36" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH3_THRESHOLD_ADD&nbsp;&nbsp;&nbsp;0x1380</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 3 Threshold register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00186">186</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae3b2ebf72b44ff10ce40d800540196d3"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH3_THRESHOLD_AM" ref="ae3b2ebf72b44ff10ce40d800540196d3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH3_THRESHOLD_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 3 Threshold register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00580">580</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="afd0650260791c72e61a9cf6c62162d28"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH3_THRESHOLD_DATA_SIZE" ref="afd0650260791c72e61a9cf6c62162d28" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH3_THRESHOLD_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 3 Threshold register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00379">379</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a45cc4d4712e9aa4254bb0bd041ae17c8"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH3_TIME_OVER_UNDER_THR_ADD" ref="a45cc4d4712e9aa4254bb0bd041ae17c8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH3_TIME_OVER_UNDER_THR_ADD&nbsp;&nbsp;&nbsp;0x1384</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 3 Over/Under Threshold Samples register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00187">187</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a731a870ae0251d695e020c45caafd298"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH3_TIME_OVER_UNDER_THR_AM" ref="a731a870ae0251d695e020c45caafd298" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH3_TIME_OVER_UNDER_THR_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 3 Over/Under Threshold Samples register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00581">581</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a408d5e42885ca59914ab3ec227e98319"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH3_TIME_OVER_UNDER_THR_DATA_SIZE" ref="a408d5e42885ca59914ab3ec227e98319" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH3_TIME_OVER_UNDER_THR_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 3 Over/Under Threshold Samples register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00380">380</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="af57e46ff83f9cc2b7560b25c8a8a1a30"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH3_ZSTH_ADD" ref="af57e46ff83f9cc2b7560b25c8a8a1a30" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH3_ZSTH_ADD&nbsp;&nbsp;&nbsp;0x1324</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 3 Zero suppression threshold register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00185">185</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="abd7ca6243915b680a81dad2eb7094f6d"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH3_ZSTH_AM" ref="abd7ca6243915b680a81dad2eb7094f6d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH3_ZSTH_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 3 Zero suppression threshold register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00579">579</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a53558cc13c7e71780b1610d0e00de009"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH3_ZSTH_DATA_SIZE" ref="a53558cc13c7e71780b1610d0e00de009" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH3_ZSTH_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Ch 3 Zero suppression threshold register data size). </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00378">378</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9ac61dbc9cd829e4b49136518bc22a7a"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH4_ADC_CONF_ADD" ref="a9ac61dbc9cd829e4b49136518bc22a7a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH4_ADC_CONF_ADD&nbsp;&nbsp;&nbsp;0x149C</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 4 Configuration register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00206">206</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a136bfe6f18d28c5407c60da625796ed6"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH4_ADC_CONF_AM" ref="a136bfe6f18d28c5407c60da625796ed6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH4_ADC_CONF_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 4 Configuration register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00601">601</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad1bbec4f2a0cae0afb7b2a1f90f220f0"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH4_ADC_CONF_DATA_SIZE" ref="ad1bbec4f2a0cae0afb7b2a1f90f220f0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH4_ADC_CONF_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 4 Configuration register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00400">400</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4f328dcfc5f7273585050cfea67e6b41"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH4_BUFF_OCCUPANCY_ADD" ref="a4f328dcfc5f7273585050cfea67e6b41" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH4_BUFF_OCCUPANCY_ADD&nbsp;&nbsp;&nbsp;0x1494</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 4 Number of Buffers Filled register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00204">204</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa385b13fdfffb8e232d17da2909f481f"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH4_BUFF_OCCUPANCY_AM" ref="aa385b13fdfffb8e232d17da2909f481f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH4_BUFF_OCCUPANCY_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 4 Number of Buffers Filled register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00599">599</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a26f79fa1fc66ccda05f2f12fcfaf2bec"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH4_BUFF_OCCUPANCY_DATA_SIZE" ref="a26f79fa1fc66ccda05f2f12fcfaf2bec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH4_BUFF_OCCUPANCY_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 4 Number of Buffers Filled register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00398">398</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1fb6ccd12c57b994649cc334cc98d4dc"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH4_DAC_CONF_ADD" ref="a1fb6ccd12c57b994649cc334cc98d4dc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH4_DAC_CONF_ADD&nbsp;&nbsp;&nbsp;0x1498</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 4 DAC Data Configuration register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00205">205</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1c049bd200427473717d87db53eb8ab9"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH4_DAC_CONF_AM" ref="a1c049bd200427473717d87db53eb8ab9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH4_DAC_CONF_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 4 DAC Data Configuration register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00600">600</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a10bb21b2f480a1f151b9460a3e1018a1"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH4_DAC_CONF_DATA_SIZE" ref="a10bb21b2f480a1f151b9460a3e1018a1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH4_DAC_CONF_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 4 DAC Data Configuration register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00399">399</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a884c0889b4455dd85517ec1586ed1f48"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH4_FW_REV_ADD" ref="a884c0889b4455dd85517ec1586ed1f48" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH4_FW_REV_ADD&nbsp;&nbsp;&nbsp;0x148C</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 4 firmware revision register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00203">203</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a248f129c6f1e00cc55badbe4ca0a94d3"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH4_FW_REV_AM" ref="a248f129c6f1e00cc55badbe4ca0a94d3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH4_FW_REV_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 4 firmware revision register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00598">598</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5fdbe31e41759f4a5f41d9f4f88ec37c"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH4_FW_REV_DATA_SIZE" ref="a5fdbe31e41759f4a5f41d9f4f88ec37c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH4_FW_REV_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 4 firmware revision register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00397">397</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4bcecf8610afe7d7cc6591e6a88cd9b6"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH4_RESERVED_ADC_DEBUG_ADD" ref="a4bcecf8610afe7d7cc6591e6a88cd9b6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH4_RESERVED_ADC_DEBUG_ADD&nbsp;&nbsp;&nbsp;0x14A0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 4 ADC Debug Reserved register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00207">207</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="afccf13f241e85f57144668bb1763ba12"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH4_RESERVED_ADC_DEBUG_AM" ref="afccf13f241e85f57144668bb1763ba12" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH4_RESERVED_ADC_DEBUG_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 4 ADC Debug Reserved register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00602">602</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a55e9bd3eddab5efcda991e998ad1aed6"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH4_RESERVED_ADC_DEBUG_DATA_SIZE" ref="a55e9bd3eddab5efcda991e998ad1aed6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH4_RESERVED_ADC_DEBUG_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 4 ADC Debug Reserved register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00401">401</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1888095b28afb224b0e60e97f162aef5"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH4_RESERVED_MEM_ADDRESS_ADD" ref="a1888095b28afb224b0e60e97f162aef5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH4_RESERVED_MEM_ADDRESS_ADD&nbsp;&nbsp;&nbsp;0x14A8</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 4 Memory test address Reserved register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00209">209</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5104dfda864af9c3a5da024cd5b7fad3"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH4_RESERVED_MEM_ADDRESS_AM" ref="a5104dfda864af9c3a5da024cd5b7fad3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH4_RESERVED_MEM_ADDRESS_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 4 Memory test address Reserved register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00604">604</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7a7e05f6757c5643338a978aa97a4872"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH4_RESERVED_MEM_ADDRESS_DATA_SIZE" ref="a7a7e05f6757c5643338a978aa97a4872" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH4_RESERVED_MEM_ADDRESS_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 4 Memory test address Reserved register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00403">403</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a204a1a9a91f721e88c86b76f10587a7a"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH4_RESERVED_MEM_DATA_ADD" ref="a204a1a9a91f721e88c86b76f10587a7a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH4_RESERVED_MEM_DATA_ADD&nbsp;&nbsp;&nbsp;0x14A4</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 4 Memory test data Reserved register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00208">208</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a499a0ad7a2bf8b7fea595883797304cc"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH4_RESERVED_MEM_DATA_AM" ref="a499a0ad7a2bf8b7fea595883797304cc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH4_RESERVED_MEM_DATA_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 4 Memory test data Reserved register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00603">603</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6906911a29c11a14fb09e7b7d850eef7"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH4_RESERVED_MEM_DATA_DATA_SIZE" ref="a6906911a29c11a14fb09e7b7d850eef7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH4_RESERVED_MEM_DATA_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 4 Memory test data Reserved register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00402">402</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a99d71571571153e600dff0b93b6879fe"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH4_RESERVED_RND_ACC_ADD" ref="a99d71571571153e600dff0b93b6879fe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH4_RESERVED_RND_ACC_ADD&nbsp;&nbsp;&nbsp;0x1414</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 4 Read Block channel broadcast reserved register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00198">198</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2baad4ea3741295d6b4cb2b677c6b44c"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH4_RESERVED_RND_ACC_AM" ref="a2baad4ea3741295d6b4cb2b677c6b44c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH4_RESERVED_RND_ACC_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 4 Read Block channel broadcast reserved register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00593">593</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa0ad0825487bdcbc7f2a8cdd95d0bc28"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH4_RESERVED_RND_ACC_DATA_SIZE" ref="aa0ad0825487bdcbc7f2a8cdd95d0bc28" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH4_RESERVED_RND_ACC_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 4 Read Block channel broadcast reserved register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00392">392</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa66f0acd97f52c63a0edecffd787bfaa"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH4_STATUS_ADD" ref="aa66f0acd97f52c63a0edecffd787bfaa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH4_STATUS_ADD&nbsp;&nbsp;&nbsp;0x1488</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 4 status register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00202">202</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab743a600337abb2213fe831335e3df09"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH4_STATUS_AM" ref="ab743a600337abb2213fe831335e3df09" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH4_STATUS_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 4 status register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00597">597</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a121781e06d8732a53dd032149b38842b"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH4_STATUS_DATA_SIZE" ref="a121781e06d8732a53dd032149b38842b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH4_STATUS_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 4 status register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00396">396</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="abdcaac2c4e326e05f4c0342077b590ce"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH4_THRESHOLD_ADD" ref="abdcaac2c4e326e05f4c0342077b590ce" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH4_THRESHOLD_ADD&nbsp;&nbsp;&nbsp;0x1480</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 4 Threshold register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00200">200</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a412ef096beed083facdd10bc795e8a3a"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH4_THRESHOLD_AM" ref="a412ef096beed083facdd10bc795e8a3a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH4_THRESHOLD_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 4 Threshold register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00595">595</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6dab32e6e8ed3b0362f2edeafba7658d"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH4_THRESHOLD_DATA_SIZE" ref="a6dab32e6e8ed3b0362f2edeafba7658d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH4_THRESHOLD_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 4 Threshold register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00394">394</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9a2ed1328b550514e7f411bf840911e0"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH4_TIME_OVER_UNDER_THR_ADD" ref="a9a2ed1328b550514e7f411bf840911e0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH4_TIME_OVER_UNDER_THR_ADD&nbsp;&nbsp;&nbsp;0x1484</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 4 Over/Under Threshold Samples register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00201">201</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8b1c8f5e5c42be6236767896cfafb19b"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH4_TIME_OVER_UNDER_THR_AM" ref="a8b1c8f5e5c42be6236767896cfafb19b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH4_TIME_OVER_UNDER_THR_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 4 Over/Under Threshold Samples register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00596">596</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0b47c2bc2ce22c382f080d391bd97d6f"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH4_TIME_OVER_UNDER_THR_DATA_SIZE" ref="a0b47c2bc2ce22c382f080d391bd97d6f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH4_TIME_OVER_UNDER_THR_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 4 Over/Under Threshold Samples register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00395">395</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9a2ce1ff514163a53629c5b54741557b"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH4_ZSTH_ADD" ref="a9a2ce1ff514163a53629c5b54741557b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH4_ZSTH_ADD&nbsp;&nbsp;&nbsp;0x1424</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 4 Zero suppression threshold register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00199">199</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae0d7bed1f9ed88501b676788584ff8a5"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH4_ZSTH_AM" ref="ae0d7bed1f9ed88501b676788584ff8a5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH4_ZSTH_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 4 Zero suppression threshold register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00594">594</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a68ca19918778cf48e968204e849a9839"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH4_ZSTH_DATA_SIZE" ref="a68ca19918778cf48e968204e849a9839" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH4_ZSTH_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Ch 4 Zero suppression threshold register data size). </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00393">393</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="aadffb7b8c36cc42e154ac2d1422c1cc4"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH5_ADC_CONF_ADD" ref="aadffb7b8c36cc42e154ac2d1422c1cc4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH5_ADC_CONF_ADD&nbsp;&nbsp;&nbsp;0x159C</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 5 Configuration register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00220">220</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7e14dea7209147a320bbd52146d300f7"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH5_ADC_CONF_AM" ref="a7e14dea7209147a320bbd52146d300f7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH5_ADC_CONF_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 5 Configuration register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00616">616</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac2c322d951b97c5802dc8aaf930c9d07"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH5_ADC_CONF_DATA_SIZE" ref="ac2c322d951b97c5802dc8aaf930c9d07" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH5_ADC_CONF_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 5 Configuration register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00415">415</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="afdd2d06cddf081a1a58b507106e784ad"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH5_BUFF_OCCUPANCY_ADD" ref="afdd2d06cddf081a1a58b507106e784ad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH5_BUFF_OCCUPANCY_ADD&nbsp;&nbsp;&nbsp;0x1594</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 5 Number of Buffers Filled register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00218">218</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4a9c33c04ac169a788b5f6cbe21d6ac2"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH5_BUFF_OCCUPANCY_AM" ref="a4a9c33c04ac169a788b5f6cbe21d6ac2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH5_BUFF_OCCUPANCY_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 5 Number of Buffers Filled register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00614">614</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="aef266504d006778f526794647c5d38d6"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH5_BUFF_OCCUPANCY_DATA_SIZE" ref="aef266504d006778f526794647c5d38d6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH5_BUFF_OCCUPANCY_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 5 Number of Buffers Filled register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00413">413</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a82acc4689e795e9743c37f58b236a3b6"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH5_DAC_CONF_ADD" ref="a82acc4689e795e9743c37f58b236a3b6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH5_DAC_CONF_ADD&nbsp;&nbsp;&nbsp;0x1598</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 5 DAC Data Configuration register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00219">219</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="afa56241a2dd642d90183efa10b450c8b"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH5_DAC_CONF_AM" ref="afa56241a2dd642d90183efa10b450c8b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH5_DAC_CONF_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 5 DAC Data Configuration register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00615">615</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a227c227c59375e6815b6fd71500108d9"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH5_DAC_CONF_DATA_SIZE" ref="a227c227c59375e6815b6fd71500108d9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH5_DAC_CONF_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 5 DAC Data Configuration register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00414">414</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="acfd42ba2c481f6c9b30d587255ff92ef"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH5_FW_REV_ADD" ref="acfd42ba2c481f6c9b30d587255ff92ef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH5_FW_REV_ADD&nbsp;&nbsp;&nbsp;0x158C</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 5 firmware revision register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00217">217</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="ace6f02ed1598a3ecc6365dd52e8171ed"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH5_FW_REV_AM" ref="ace6f02ed1598a3ecc6365dd52e8171ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH5_FW_REV_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 5 firmware revision register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00613">613</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9d085258d55bc23071a6a7808ce9c2ee"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH5_FW_REV_DATA_SIZE" ref="a9d085258d55bc23071a6a7808ce9c2ee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH5_FW_REV_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 5 firmware revision register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00412">412</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="adb3b729575bfa5ce9c0648e134b5b33f"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH5_RESERVED_ADC_DEBUG_ADD" ref="adb3b729575bfa5ce9c0648e134b5b33f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH5_RESERVED_ADC_DEBUG_ADD&nbsp;&nbsp;&nbsp;0x15A0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 5 ADC Debug Reserved register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00221">221</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="adf6f5f98f7cf4beebede256cf1ed795b"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH5_RESERVED_ADC_DEBUG_AM" ref="adf6f5f98f7cf4beebede256cf1ed795b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH5_RESERVED_ADC_DEBUG_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 5 ADC Debug Reserved register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00617">617</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5da1a0c71944d880708513876ea67e48"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH5_RESERVED_ADC_DEBUG_DATA_SIZE" ref="a5da1a0c71944d880708513876ea67e48" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH5_RESERVED_ADC_DEBUG_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 5 ADC Debug Reserved register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00416">416</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3d9c725283e9fac0f832338e3581d5d1"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH5_RESERVED_MEM_ADDRESS_ADD" ref="a3d9c725283e9fac0f832338e3581d5d1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH5_RESERVED_MEM_ADDRESS_ADD&nbsp;&nbsp;&nbsp;0x15A8</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 5 Memory test address Reserved register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00223">223</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4c1e15555a419c4cc47c8c5edb8bf358"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH5_RESERVED_MEM_ADDRESS_AM" ref="a4c1e15555a419c4cc47c8c5edb8bf358" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH5_RESERVED_MEM_ADDRESS_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 5 Memory test address Reserved register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00619">619</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a19b57cebe96db0fabde640c68f7e0790"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH5_RESERVED_MEM_ADDRESS_DATA_SIZE" ref="a19b57cebe96db0fabde640c68f7e0790" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH5_RESERVED_MEM_ADDRESS_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 5 Memory test address Reserved register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00418">418</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a67e94f115c071c1ecbca913a2c08ddb5"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH5_RESERVED_MEM_DATA_ADD" ref="a67e94f115c071c1ecbca913a2c08ddb5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH5_RESERVED_MEM_DATA_ADD&nbsp;&nbsp;&nbsp;0x15A4</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 5 Memory test data Reserved register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00222">222</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a926058adc518a3260381368f14857f25"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH5_RESERVED_MEM_DATA_AM" ref="a926058adc518a3260381368f14857f25" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH5_RESERVED_MEM_DATA_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 5 Memory test data Reserved register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00618">618</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="ada2055c551afd1d43487452a84b28c19"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH5_RESERVED_MEM_DATA_DATA_SIZE" ref="ada2055c551afd1d43487452a84b28c19" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH5_RESERVED_MEM_DATA_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 5 Memory test data Reserved register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00417">417</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7ed89ca1611c17109e7bbd8c5c8c2e81"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH5_RESERVED_RND_ACC_ADD" ref="a7ed89ca1611c17109e7bbd8c5c8c2e81" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH5_RESERVED_RND_ACC_ADD&nbsp;&nbsp;&nbsp;0x1514</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 5 Read Block channel broadcast reserved register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00212">212</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5d430567e4e79daac6ffcca327ca13d0"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH5_RESERVED_RND_ACC_AM" ref="a5d430567e4e79daac6ffcca327ca13d0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH5_RESERVED_RND_ACC_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 5 Read Block channel broadcast reserved register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00608">608</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9f8f8f527e7421d243f079cd3d5e8e57"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH5_RESERVED_RND_ACC_DATA_SIZE" ref="a9f8f8f527e7421d243f079cd3d5e8e57" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH5_RESERVED_RND_ACC_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 5 Read Block channel broadcast reserved register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00407">407</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a321213a258b529261102132250706f87"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH5_STATUS_ADD" ref="a321213a258b529261102132250706f87" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH5_STATUS_ADD&nbsp;&nbsp;&nbsp;0x1588</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 5 status register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00216">216</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a865cd0003d67d91c056c2747e73e8c21"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH5_STATUS_AM" ref="a865cd0003d67d91c056c2747e73e8c21" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH5_STATUS_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 5 status register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00612">612</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2f9239c863a0a39bff2a1b01766d98ec"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH5_STATUS_DATA_SIZE" ref="a2f9239c863a0a39bff2a1b01766d98ec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH5_STATUS_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 5 status register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00411">411</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3ab68d7100f6dc866e294fac692f07ec"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH5_THRESHOLD_ADD" ref="a3ab68d7100f6dc866e294fac692f07ec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH5_THRESHOLD_ADD&nbsp;&nbsp;&nbsp;0x1580</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 5 Threshold register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00214">214</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9bcb565c12884574bc43d7303a99912a"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH5_THRESHOLD_AM" ref="a9bcb565c12884574bc43d7303a99912a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH5_THRESHOLD_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 5 Threshold register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00610">610</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8b0434a8eb56a781de0072b3449e0815"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH5_THRESHOLD_DATA_SIZE" ref="a8b0434a8eb56a781de0072b3449e0815" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH5_THRESHOLD_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 5 Threshold register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00409">409</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9e52215b2d8ca33a9e1775ca2c519775"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH5_TIME_OVER_UNDER_THR_ADD" ref="a9e52215b2d8ca33a9e1775ca2c519775" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH5_TIME_OVER_UNDER_THR_ADD&nbsp;&nbsp;&nbsp;0x1584</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 5 Over/Under Threshold Samples register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00215">215</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa504dc3d9c045316d32d777c731684fb"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH5_TIME_OVER_UNDER_THR_AM" ref="aa504dc3d9c045316d32d777c731684fb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH5_TIME_OVER_UNDER_THR_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 5 Over/Under Threshold Samples register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00611">611</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a70af898a86a41418fc9322b39af3b18e"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH5_TIME_OVER_UNDER_THR_DATA_SIZE" ref="a70af898a86a41418fc9322b39af3b18e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH5_TIME_OVER_UNDER_THR_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 5 Over/Under Threshold Samples register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00410">410</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8476434421051b584bd0103c211442ac"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH5_ZSTH_ADD" ref="a8476434421051b584bd0103c211442ac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH5_ZSTH_ADD&nbsp;&nbsp;&nbsp;0x1524</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 5 Zero suppression threshold register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00213">213</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae553d79fa990f43ee5f4197d43d27f38"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH5_ZSTH_AM" ref="ae553d79fa990f43ee5f4197d43d27f38" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH5_ZSTH_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 5 Zero suppression threshold register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00609">609</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a983230b9c68c8b0bd019b1f71b67f61c"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH5_ZSTH_DATA_SIZE" ref="a983230b9c68c8b0bd019b1f71b67f61c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH5_ZSTH_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Ch 5 Zero suppression threshold register data size). </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00408">408</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab08937726706349fa4b49d307fa35453"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH6_ADC_CONF_ADD" ref="ab08937726706349fa4b49d307fa35453" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH6_ADC_CONF_ADD&nbsp;&nbsp;&nbsp;0x169C</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 6 Configuration register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00234">234</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="aeea68bfc1b85303cf67d0c29d554c8a1"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH6_ADC_CONF_AM" ref="aeea68bfc1b85303cf67d0c29d554c8a1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH6_ADC_CONF_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 6 Configuration register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00631">631</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="aaff8e75e5c2fb6a3808838749fb98c60"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH6_ADC_CONF_DATA_SIZE" ref="aaff8e75e5c2fb6a3808838749fb98c60" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH6_ADC_CONF_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 6 Configuration register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00430">430</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a59a6df2bc6312f15689dc323a86c8c0e"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH6_BUFF_OCCUPANCY_ADD" ref="a59a6df2bc6312f15689dc323a86c8c0e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH6_BUFF_OCCUPANCY_ADD&nbsp;&nbsp;&nbsp;0x1694</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 6 Number of Buffers Filled register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00232">232</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3e769a90d5c30d83599f2b3ba006c78e"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH6_BUFF_OCCUPANCY_AM" ref="a3e769a90d5c30d83599f2b3ba006c78e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH6_BUFF_OCCUPANCY_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 6 Number of Buffers Filled register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00629">629</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="abbcaa25bde7079b3a0029aacd630d7ec"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH6_BUFF_OCCUPANCY_DATA_SIZE" ref="abbcaa25bde7079b3a0029aacd630d7ec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH6_BUFF_OCCUPANCY_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 6 Number of Buffers Filled register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00428">428</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4178ea1404687f9cacd4e078b5173379"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH6_DAC_CONF_ADD" ref="a4178ea1404687f9cacd4e078b5173379" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH6_DAC_CONF_ADD&nbsp;&nbsp;&nbsp;0x1698</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 6 DAC Data Configuration register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00233">233</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa116317609f7a25205a85c5032862afa"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH6_DAC_CONF_AM" ref="aa116317609f7a25205a85c5032862afa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH6_DAC_CONF_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 6 DAC Data Configuration register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00630">630</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa2ed89196359f17b62d3bdaba2042b4a"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH6_DAC_CONF_DATA_SIZE" ref="aa2ed89196359f17b62d3bdaba2042b4a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH6_DAC_CONF_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 6 DAC Data Configuration register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00429">429</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a429d05326946447aab9210494d5a7b3e"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH6_FW_REV_ADD" ref="a429d05326946447aab9210494d5a7b3e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH6_FW_REV_ADD&nbsp;&nbsp;&nbsp;0x168C</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 6 firmware revision register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00231">231</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae72be2fc5c1a40cb17ed719b48f1e4cd"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH6_FW_REV_AM" ref="ae72be2fc5c1a40cb17ed719b48f1e4cd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH6_FW_REV_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 6 firmware revision register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00628">628</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4d3847ff80c367e1dbb39ca64bec4bee"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH6_FW_REV_DATA_SIZE" ref="a4d3847ff80c367e1dbb39ca64bec4bee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH6_FW_REV_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 6 firmware revision register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00427">427</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a759c2d0c58f83a5656ed2f3a902dd05d"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH6_RESERVED_ADC_DEBUG_ADD" ref="a759c2d0c58f83a5656ed2f3a902dd05d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH6_RESERVED_ADC_DEBUG_ADD&nbsp;&nbsp;&nbsp;0x16A0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 6 ADC Debug Reserved register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00235">235</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a78d6140fc3faf3f7de836e834bdb549c"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH6_RESERVED_ADC_DEBUG_AM" ref="a78d6140fc3faf3f7de836e834bdb549c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH6_RESERVED_ADC_DEBUG_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 6 ADC Debug Reserved register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00632">632</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0051f52bb2f7687671c46d8f8df506a3"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH6_RESERVED_ADC_DEBUG_DATA_SIZE" ref="a0051f52bb2f7687671c46d8f8df506a3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH6_RESERVED_ADC_DEBUG_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 6 ADC Debug Reserved register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00431">431</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7d40b2c472e7fa7ab6c9b02c27ad4ce3"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH6_RESERVED_MEM_ADDRESS_ADD" ref="a7d40b2c472e7fa7ab6c9b02c27ad4ce3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH6_RESERVED_MEM_ADDRESS_ADD&nbsp;&nbsp;&nbsp;0x16A8</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 6 Memory test address Reserved register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00237">237</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa891d34cfc107ae15ce011574633edbd"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH6_RESERVED_MEM_ADDRESS_AM" ref="aa891d34cfc107ae15ce011574633edbd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH6_RESERVED_MEM_ADDRESS_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 6 Memory test address Reserved register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00634">634</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a884480cd1b697d87b97ad7b8321cd9d2"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH6_RESERVED_MEM_ADDRESS_DATA_SIZE" ref="a884480cd1b697d87b97ad7b8321cd9d2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH6_RESERVED_MEM_ADDRESS_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 6 Memory test address Reserved register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00433">433</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="aae44637074fb5d013cfb4bc85a94e4c5"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH6_RESERVED_MEM_DATA_ADD" ref="aae44637074fb5d013cfb4bc85a94e4c5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH6_RESERVED_MEM_DATA_ADD&nbsp;&nbsp;&nbsp;0x16A4</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 6 Memory test data Reserved register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00236">236</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a47b57bcd6d4c4c67925cdc1dfc861e0a"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH6_RESERVED_MEM_DATA_AM" ref="a47b57bcd6d4c4c67925cdc1dfc861e0a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH6_RESERVED_MEM_DATA_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 6 Memory test data Reserved register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00633">633</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="aff6108527d8f9e28777ab32415c24eae"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH6_RESERVED_MEM_DATA_DATA_SIZE" ref="aff6108527d8f9e28777ab32415c24eae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH6_RESERVED_MEM_DATA_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 6 Memory test data Reserved register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00432">432</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="af79090c2e1e77e73440165d4add01118"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH6_RESERVED_RND_ACC_ADD" ref="af79090c2e1e77e73440165d4add01118" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH6_RESERVED_RND_ACC_ADD&nbsp;&nbsp;&nbsp;0x1614</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 6 Read Block channel broadcast reserved register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00226">226</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a85626a250bd7e426ef981eabf7cbfac8"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH6_RESERVED_RND_ACC_AM" ref="a85626a250bd7e426ef981eabf7cbfac8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH6_RESERVED_RND_ACC_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 6 Read Block channel broadcast reserved register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00623">623</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="af5efbf2166a156768e2e261dd7b49c20"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH6_RESERVED_RND_ACC_DATA_SIZE" ref="af5efbf2166a156768e2e261dd7b49c20" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH6_RESERVED_RND_ACC_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 6 Read Block channel broadcast reserved register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00422">422</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae963f80a54db1b7dbf28a21a19cd8be1"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH6_STATUS_ADD" ref="ae963f80a54db1b7dbf28a21a19cd8be1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH6_STATUS_ADD&nbsp;&nbsp;&nbsp;0x1688</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 6 status register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00230">230</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9773ac50b4226ccb29de714d65db58d5"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH6_STATUS_AM" ref="a9773ac50b4226ccb29de714d65db58d5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH6_STATUS_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 6 status register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00627">627</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="aea2c49af612d4c23d81cfbc7d8d41b07"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH6_STATUS_DATA_SIZE" ref="aea2c49af612d4c23d81cfbc7d8d41b07" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH6_STATUS_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 6 status register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00426">426</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa1fbb70a892b7bc9ef196596a18a674e"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH6_THRESHOLD_ADD" ref="aa1fbb70a892b7bc9ef196596a18a674e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH6_THRESHOLD_ADD&nbsp;&nbsp;&nbsp;0x1680</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 6 Threshold register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00228">228</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="aaaf6ac0996d298e430e5fe4b3b60db4c"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH6_THRESHOLD_AM" ref="aaaf6ac0996d298e430e5fe4b3b60db4c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH6_THRESHOLD_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 6 Threshold register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00625">625</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="af5a5a78aa3634cf47644fb919d34be63"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH6_THRESHOLD_DATA_SIZE" ref="af5a5a78aa3634cf47644fb919d34be63" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH6_THRESHOLD_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 6 Threshold register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00424">424</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1f5b9cd9e63dbf5fc2cc0c24a02563bc"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH6_TIME_OVER_UNDER_THR_ADD" ref="a1f5b9cd9e63dbf5fc2cc0c24a02563bc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH6_TIME_OVER_UNDER_THR_ADD&nbsp;&nbsp;&nbsp;0x1684</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 6 Over/Under Threshold Samples register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00229">229</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="acb2a2eaaf8363c8a97ef9330f2a6ccc8"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH6_TIME_OVER_UNDER_THR_AM" ref="acb2a2eaaf8363c8a97ef9330f2a6ccc8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH6_TIME_OVER_UNDER_THR_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 6 Over/Under Threshold Samples register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00626">626</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1291a904d16fa1b181f295dea75e5c4c"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH6_TIME_OVER_UNDER_THR_DATA_SIZE" ref="a1291a904d16fa1b181f295dea75e5c4c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH6_TIME_OVER_UNDER_THR_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 6 Over/Under Threshold Samples register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00425">425</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a38366b96a3b78ce5dc9df2a1dd929618"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH6_ZSTH_ADD" ref="a38366b96a3b78ce5dc9df2a1dd929618" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH6_ZSTH_ADD&nbsp;&nbsp;&nbsp;0x1624</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 6 Zero suppression threshold register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00227">227</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4ffa79d7ff3402515dd7a385c380321a"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH6_ZSTH_AM" ref="a4ffa79d7ff3402515dd7a385c380321a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH6_ZSTH_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 6 Zero suppression threshold register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00624">624</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad3ceb4ba305bbb24a6bc4e5b68226e4a"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH6_ZSTH_DATA_SIZE" ref="ad3ceb4ba305bbb24a6bc4e5b68226e4a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH6_ZSTH_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Ch 6 Zero suppression threshold register data size). </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00423">423</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a989720c1386b1cd167d67c8dc4b0c4af"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH7_ADC_CONF_ADD" ref="a989720c1386b1cd167d67c8dc4b0c4af" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH7_ADC_CONF_ADD&nbsp;&nbsp;&nbsp;0x179C</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 7 Configuration register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00248">248</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a31a43e8c8b1f1eb911f3471c485c2711"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH7_ADC_CONF_AM" ref="a31a43e8c8b1f1eb911f3471c485c2711" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH7_ADC_CONF_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 7 Configuration register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00646">646</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae5f0cbe44c5cfd43e06c2e94adba58ab"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH7_ADC_CONF_DATA_SIZE" ref="ae5f0cbe44c5cfd43e06c2e94adba58ab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH7_ADC_CONF_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 7 Configuration register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00445">445</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6eb46573e14a76cc9d705b45a8c7387b"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH7_BUFF_OCCUPANCY_ADD" ref="a6eb46573e14a76cc9d705b45a8c7387b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH7_BUFF_OCCUPANCY_ADD&nbsp;&nbsp;&nbsp;0x1794</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 7 Number of Buffers Filled register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00246">246</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a53f7ff9264713078f3d9ac9b0591ad69"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH7_BUFF_OCCUPANCY_AM" ref="a53f7ff9264713078f3d9ac9b0591ad69" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH7_BUFF_OCCUPANCY_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 7 Number of Buffers Filled register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00644">644</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a26fe69cd9ae39cd4fa05accaa61e9623"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH7_BUFF_OCCUPANCY_DATA_SIZE" ref="a26fe69cd9ae39cd4fa05accaa61e9623" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH7_BUFF_OCCUPANCY_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 7 Number of Buffers Filled register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00443">443</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a764cf537d6c2791c5efd3fa746d64a65"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH7_DAC_CONF_ADD" ref="a764cf537d6c2791c5efd3fa746d64a65" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH7_DAC_CONF_ADD&nbsp;&nbsp;&nbsp;0x1798</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 7 DAC Data Configuration register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00247">247</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2f5656944541e19379a74746d2bd5420"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH7_DAC_CONF_AM" ref="a2f5656944541e19379a74746d2bd5420" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH7_DAC_CONF_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 7 DAC Data Configuration register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00645">645</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="aaf11e384558faf1d356c93ccd88141dd"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH7_DAC_CONF_DATA_SIZE" ref="aaf11e384558faf1d356c93ccd88141dd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH7_DAC_CONF_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 7 DAC Data Configuration register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00444">444</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0a635f0a7077550434eab0a77575f0f4"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH7_FW_REV_ADD" ref="a0a635f0a7077550434eab0a77575f0f4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH7_FW_REV_ADD&nbsp;&nbsp;&nbsp;0x178C</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 7 firmware revision register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00245">245</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6e99dd85b444447f28b7f32422e4129e"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH7_FW_REV_AM" ref="a6e99dd85b444447f28b7f32422e4129e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH7_FW_REV_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 7 firmware revision register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00643">643</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a02b77ad552a0f4d2ebab16c0997ae27f"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH7_FW_REV_DATA_SIZE" ref="a02b77ad552a0f4d2ebab16c0997ae27f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH7_FW_REV_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 7 firmware revision register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00442">442</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac2f2396c0a0d26bee5637f25ee247424"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH7_RESERVED_ADC_DEBUG_ADD" ref="ac2f2396c0a0d26bee5637f25ee247424" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH7_RESERVED_ADC_DEBUG_ADD&nbsp;&nbsp;&nbsp;0x17A0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 7 ADC Debug Reserved register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00249">249</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a81ac952b689485b789f6d4baaef22bde"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH7_RESERVED_ADC_DEBUG_AM" ref="a81ac952b689485b789f6d4baaef22bde" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH7_RESERVED_ADC_DEBUG_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 7 ADC Debug Reserved register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00647">647</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a914ef5878d7d03494b9f0f6571dccb05"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH7_RESERVED_ADC_DEBUG_DATA_SIZE" ref="a914ef5878d7d03494b9f0f6571dccb05" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH7_RESERVED_ADC_DEBUG_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 7 ADC Debug Reserved register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00446">446</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1d76173b9f778a7136d5442903be19da"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH7_RESERVED_MEM_ADDRESS_ADD" ref="a1d76173b9f778a7136d5442903be19da" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH7_RESERVED_MEM_ADDRESS_ADD&nbsp;&nbsp;&nbsp;0x17A8</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 7 Memory test address Reserved register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00251">251</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="af6ea6f9dcd416cd96907d77115633e8a"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH7_RESERVED_MEM_ADDRESS_AM" ref="af6ea6f9dcd416cd96907d77115633e8a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH7_RESERVED_MEM_ADDRESS_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 7 Memory test address Reserved register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00649">649</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="abbb3f483873c8c35d4b501207bf6617d"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH7_RESERVED_MEM_ADDRESS_DATA_SIZE" ref="abbb3f483873c8c35d4b501207bf6617d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH7_RESERVED_MEM_ADDRESS_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 7 Memory test address Reserved register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00448">448</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a85061cdf5d1aa3beb8e104a5e9ea7365"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH7_RESERVED_MEM_DATA_ADD" ref="a85061cdf5d1aa3beb8e104a5e9ea7365" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH7_RESERVED_MEM_DATA_ADD&nbsp;&nbsp;&nbsp;0x17A4</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 7 Memory test data Reserved register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00250">250</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="aae9753fe373cd3f059b187a4c9157441"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH7_RESERVED_MEM_DATA_AM" ref="aae9753fe373cd3f059b187a4c9157441" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH7_RESERVED_MEM_DATA_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 7 Memory test data Reserved register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00648">648</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa547b0669cbee17a3fcb9e9939723a88"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH7_RESERVED_MEM_DATA_DATA_SIZE" ref="aa547b0669cbee17a3fcb9e9939723a88" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH7_RESERVED_MEM_DATA_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 7 Memory test data Reserved register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00447">447</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="af0dc7c6eadf8700fd541d70053017a6a"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH7_RESERVED_RND_ACC_ADD" ref="af0dc7c6eadf8700fd541d70053017a6a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH7_RESERVED_RND_ACC_ADD&nbsp;&nbsp;&nbsp;0x1714</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 7 Read Block channel broadcast reserved register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00240">240</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa3eaeb8018fb274c667ec9edbfa0cf8f"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH7_RESERVED_RND_ACC_AM" ref="aa3eaeb8018fb274c667ec9edbfa0cf8f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH7_RESERVED_RND_ACC_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 7 Read Block channel broadcast reserved register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00638">638</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="aca6c69bb1e24a8a80ec59f5c58a7b577"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH7_RESERVED_RND_ACC_DATA_SIZE" ref="aca6c69bb1e24a8a80ec59f5c58a7b577" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH7_RESERVED_RND_ACC_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 7 Read Block channel broadcast reserved register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00437">437</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5457c806dd35c49bb80de07ebc4a2951"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH7_STATUS_ADD" ref="a5457c806dd35c49bb80de07ebc4a2951" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH7_STATUS_ADD&nbsp;&nbsp;&nbsp;0x1788</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 7 status register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00244">244</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae58a31f8cff8ecd7681512c30cc8304f"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH7_STATUS_AM" ref="ae58a31f8cff8ecd7681512c30cc8304f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH7_STATUS_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 7 status register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00642">642</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a05e78aca85b4f01cf257aec9e16c7a5d"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH7_STATUS_DATA_SIZE" ref="a05e78aca85b4f01cf257aec9e16c7a5d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH7_STATUS_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 7 status register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00441">441</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac7d0389be6510ba430022b0522f8cb80"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH7_THRESHOLD_ADD" ref="ac7d0389be6510ba430022b0522f8cb80" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH7_THRESHOLD_ADD&nbsp;&nbsp;&nbsp;0x1780</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 7 Threshold register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00242">242</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a13a256499bb4b2d14f114cfd9dd31da9"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH7_THRESHOLD_AM" ref="a13a256499bb4b2d14f114cfd9dd31da9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH7_THRESHOLD_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 7 Threshold register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00640">640</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4cf520620d3520b9aae6435333e0d8fe"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH7_THRESHOLD_DATA_SIZE" ref="a4cf520620d3520b9aae6435333e0d8fe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH7_THRESHOLD_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 7 Threshold register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00439">439</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad3b292f1af4c06050202db9bb594016f"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH7_TIME_OVER_UNDER_THR_ADD" ref="ad3b292f1af4c06050202db9bb594016f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH7_TIME_OVER_UNDER_THR_ADD&nbsp;&nbsp;&nbsp;0x1784</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 7 Over/Under Threshold Samples register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00243">243</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9cbff99e9fe2e87d489808700a03efc0"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH7_TIME_OVER_UNDER_THR_AM" ref="a9cbff99e9fe2e87d489808700a03efc0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH7_TIME_OVER_UNDER_THR_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 7 Over/Under Threshold Samples register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00641">641</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4b61dbc72813ac1b93ceeaea58bcff98"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH7_TIME_OVER_UNDER_THR_DATA_SIZE" ref="a4b61dbc72813ac1b93ceeaea58bcff98" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH7_TIME_OVER_UNDER_THR_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 7 Over/Under Threshold Samples register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00440">440</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a193ae0cd9a66776616f60c945b75b04f"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH7_ZSTH_ADD" ref="a193ae0cd9a66776616f60c945b75b04f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH7_ZSTH_ADD&nbsp;&nbsp;&nbsp;0x1724</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 7 Zero suppression threshold register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00241">241</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a413a6a1cd52a3fe3ffdba910d8f73200"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH7_ZSTH_AM" ref="a413a6a1cd52a3fe3ffdba910d8f73200" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH7_ZSTH_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH 7 Zero suppression threshold register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00639">639</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a370eecc040a8efb6284875533a1fbf6a"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH7_ZSTH_DATA_SIZE" ref="a370eecc040a8efb6284875533a1fbf6a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH7_ZSTH_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Ch 7 Zero suppression threshold register data size). </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00438">438</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4dcb8e83a24d5a32f937154a286fc908"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH_ENABLE_ADD" ref="a4dcb8e83a24d5a32f937154a286fc908" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH_ENABLE_ADD&nbsp;&nbsp;&nbsp;0x8120</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Channel enable mask register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00091">91</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad38836b4329f692d2adda3af298cd4e6"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH_ENABLE_AM" ref="ad38836b4329f692d2adda3af298cd4e6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH_ENABLE_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Channel enable mask register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00482">482</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2467030156be01f1f0db9ca7760178fb"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH_ENABLE_DATA_SIZE" ref="a2467030156be01f1f0db9ca7760178fb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_CH_ENABLE_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Channel enable mask register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00281">281</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a42ec3f70b17d03586306e972b909dc57"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_DOWNSAMPLE_FACT_ADD" ref="a42ec3f70b17d03586306e972b909dc57" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_DOWNSAMPLE_FACT_ADD&nbsp;&nbsp;&nbsp;0x8128</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>DownSample factor register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00093">93</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a39c1135be78990ba1ead4a7858b9abac"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_DOWNSAMPLE_FACT_AM" ref="a39c1135be78990ba1ead4a7858b9abac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_DOWNSAMPLE_FACT_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>DownSample factor register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00484">484</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0e3b0e0bfb9b499093a51155dc7dd01e"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_DOWNSAMPLE_FACT_DATA_SIZE" ref="a0e3b0e0bfb9b499093a51155dc7dd01e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_DOWNSAMPLE_FACT_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>DownSample factor register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00283">283</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="aad93586c30e32a8bc58d4916d6cbdbd6"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_EVENT_STORED_ADD" ref="aad93586c30e32a8bc58d4916d6cbdbd6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_EVENT_STORED_ADD&nbsp;&nbsp;&nbsp;0x812C</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Event stored register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00094">94</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0a8cefd6a0414fe2e8f95feca884536f"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_EVENT_STORED_AM" ref="a0a8cefd6a0414fe2e8f95feca884536f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_EVENT_STORED_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Event stored register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00485">485</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad08b5772d4c7e2d16063397ad21bc34b"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_EVENT_STORED_DATA_SIZE" ref="ad08b5772d4c7e2d16063397ad21bc34b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_EVENT_STORED_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Event stored register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00284">284</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="addca209d7e0eb1293bc7807e0a53689b"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_FLASH_DATA_ADD" ref="addca209d7e0eb1293bc7807e0a53689b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_FLASH_DATA_ADD&nbsp;&nbsp;&nbsp;0xEF30</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Flash data relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00113">113</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2249a3a68020257b5c9637c871973332"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_FLASH_DATA_AM" ref="a2249a3a68020257b5c9637c871973332" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_FLASH_DATA_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Flash data address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00504">504</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1709d1a6a8470c9a5c7f5c6b55450099"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_FLASH_DATA_DATA_SIZE" ref="a1709d1a6a8470c9a5c7f5c6b55450099" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_FLASH_DATA_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Flash data data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00303">303</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a90979167edf3befe00166d66620135a0"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_FLASH_EN_ADD" ref="a90979167edf3befe00166d66620135a0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_FLASH_EN_ADD&nbsp;&nbsp;&nbsp;0xEF2C</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Flash enable relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00112">112</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="aad9294b58fe203c645f797fee92d1a21"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_FLASH_EN_AM" ref="aad9294b58fe203c645f797fee92d1a21" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_FLASH_EN_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Flash enable address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00503">503</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa6a4d300565ed08242a17dede32e2d1a"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_FLASH_EN_DATA_SIZE" ref="aa6a4d300565ed08242a17dede32e2d1a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_FLASH_EN_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Flash enable data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00302">302</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6f830185da02e7245da8b161e7b2900d"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_FP_TRIGGER_OUT_ENABLE_ADD" ref="a6f830185da02e7245da8b161e7b2900d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_FP_TRIGGER_OUT_ENABLE_ADD&nbsp;&nbsp;&nbsp;0x8110</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Front panel trigger out enable mask register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00087">87</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a50c3b3b3d0e89e6e9ea8f4230419a7a9"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_FP_TRIGGER_OUT_ENABLE_AM" ref="a50c3b3b3d0e89e6e9ea8f4230419a7a9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_FP_TRIGGER_OUT_ENABLE_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Front panel trigger out enable mask register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00478">478</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5060b87c9024361fdc485f2d69854651"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_FP_TRIGGER_OUT_ENABLE_DATA_SIZE" ref="a5060b87c9024361fdc485f2d69854651" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_FP_TRIGGER_OUT_ENABLE_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Front panel trigger out enable mask register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00277">277</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac9f768ddb4f9fc79bec8b515e243d1bc"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_FRONT_PANEL_IO_ADD" ref="ac9f768ddb4f9fc79bec8b515e243d1bc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_FRONT_PANEL_IO_ADD&nbsp;&nbsp;&nbsp;0x8118</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Front panel IO register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00089">89</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="adb2c9e86f61e899225d1e442bcaad6db"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_FRONT_PANEL_IO_AM" ref="adb2c9e86f61e899225d1e442bcaad6db" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_FRONT_PANEL_IO_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Front panel IO register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00480">480</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="ade0f325778ae56728c48c265c4bd9f9a"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_FRONT_PANEL_IO_CTRL_ADD" ref="ade0f325778ae56728c48c265c4bd9f9a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_FRONT_PANEL_IO_CTRL_ADD&nbsp;&nbsp;&nbsp;0x811C</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Front panel IO Control register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00090">90</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad61a4af50bb413b50acf06e0d9264a1e"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_FRONT_PANEL_IO_CTRL_AM" ref="ad61a4af50bb413b50acf06e0d9264a1e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_FRONT_PANEL_IO_CTRL_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Front panel IO Control register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00481">481</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="adbcd1c86eccd9c65c4bc3b91eecbd7bb"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_FRONT_PANEL_IO_CTRL_DATA_SIZE" ref="adbcd1c86eccd9c65c4bc3b91eecbd7bb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_FRONT_PANEL_IO_CTRL_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Front panel IO Control register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00280">280</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="aec4968291a934d2f509584ed3a4360fa"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_FRONT_PANEL_IO_DATA_SIZE" ref="aec4968291a934d2f509584ed3a4360fa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_FRONT_PANEL_IO_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Front panel IO register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00279">279</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4ea99eee410a8484f6ec0663e3d54ae8"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_FW_REV_ADD" ref="a4ea99eee410a8484f6ec0663e3d54ae8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_FW_REV_ADD&nbsp;&nbsp;&nbsp;0x8124</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Firmware Revision register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00092">92</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4808b2f6fe27ae90ab5b3b33d06c1a41"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_FW_REV_AM" ref="a4808b2f6fe27ae90ab5b3b33d06c1a41" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_FW_REV_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Firmware Revision register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00483">483</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a04268cd2bb31ffc09794cb0bbc978cf6"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_FW_REV_DATA_SIZE" ref="a04268cd2bb31ffc09794cb0bbc978cf6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_FW_REV_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Firmware Revision register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00282">282</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a83d282306b57f6978faabd2d9a7edc30"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_GET_ACQCTRL_ACQ_MODE" ref="a83d282306b57f6978faabd2d9a7edc30" args="(reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_GET_ACQCTRL_ACQ_MODE</td>
          <td>(</td>
          <td class="paramtype">reg&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;(((<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>)reg)&amp; CVT_V1724_ACQCTRL_ACQ_MODE_MSK)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Extract the acquisition mode value from UINT32 value. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00999">999</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a67b347b358fb483d2dae5b888f707418"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_GET_BRDINF_BLOCK_SIZE_KW" ref="a67b347b358fb483d2dae5b888f707418" args="(reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_GET_BRDINF_BLOCK_SIZE_KW</td>
          <td>(</td>
          <td class="paramtype">reg&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;(((<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>)reg)&amp; CVT_V1724_BRDINF_CH_BLOCK_SIZE_MUL_MSK)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Extract the channel block size (as number of KWORD 32) from UINT32 value. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00984">984</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

<p>Referenced by <a class="el" href="_v1751__board_8cpp_source.html#l00083">V1751Board::GetBoardMemory()</a>, <a class="el" href="_v1740__board_8cpp_source.html#l00037">V1740Board::GetBoardMemory()</a>, <a class="el" href="_v1731__board_8cpp_source.html#l00084">V1731Board::GetBoardMemory()</a>, <a class="el" href="_v1724__board_8cpp_source.html#l00037">V1724Board::GetBoardMemory()</a>, <a class="el" href="_v1721__board_8cpp_source.html#l00076">V1721Board::GetBoardMemory()</a>, and <a class="el" href="_v1720__board_8cpp_source.html#l00036">V1720Board::GetBoardMemory()</a>.</p>

</div>
</div>
<a class="anchor" id="a134fe86a1f4d722673076ff1c6152469"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_GET_BRDINF_BLOCK_SIZE_MUL" ref="a134fe86a1f4d722673076ff1c6152469" args="(reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_GET_BRDINF_BLOCK_SIZE_MUL</td>
          <td>(</td>
          <td class="paramtype">reg&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;((((<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>)reg)&amp; CVT_V1724_BRDINF_CH_BLOCK_SIZE_MUL_MSK)&gt;&gt; 8)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Extract the channel block size multiplier from UINT32 value. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00983">983</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0fed19d6f66ddd31dc0b4b968aa9aaab"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_GET_BRDINF_ID" ref="a0fed19d6f66ddd31dc0b4b968aa9aaab" args="(reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_GET_BRDINF_ID</td>
          <td>(</td>
          <td class="paramtype">reg&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;(((<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>)reg)&amp; CVT_V1724_BRDINF_ID_MSK)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Extract the Board info ID from UINT32 value. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00982">982</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a489b4c75a7c3b6d365d6a431114b1738"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_GET_CH_DAC_CONF" ref="a489b4c75a7c3b6d365d6a431114b1738" args="(reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_GET_CH_DAC_CONF</td>
          <td>(</td>
          <td class="paramtype">reg&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;(((<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>)reg)&amp; CVT_V1724_CHDAC_DATA_MSK)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Extract DAC's data from UINT32 value. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l01129">1129</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac4fee3a2eacee3f3b39a409ab4a3f120"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_GET_CH_RND_ACC_BLOCK_ADD" ref="ac4fee3a2eacee3f3b39a409ab4a3f120" args="(reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_GET_CH_RND_ACC_BLOCK_ADD</td>
          <td>(</td>
          <td class="paramtype">reg&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;(((<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>)reg)&amp; CVT_V1724_BROAD_CHRNDACC_BLOCK_ADD_MSK)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Extract the Address of Block to be read from UINT32 value. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00962">962</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a226c249161c320cfe7f58484e7c0c8b4"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_GET_CH_RND_ACC_OFFSET" ref="a226c249161c320cfe7f58484e7c0c8b4" args="(reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_GET_CH_RND_ACC_OFFSET</td>
          <td>(</td>
          <td class="paramtype">reg&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;((((<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>)reg)&amp; CVT_V1724_BROAD_CHRNDACC_OFFSET_MSK)&gt;&gt; 22)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Extract the Offset of Address Data from UINT32 value. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00968">968</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="adbae593b47f980352749316f7843d4c8"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_GET_CH_RND_ACC_SAMPLE_NUM" ref="adbae593b47f980352749316f7843d4c8" args="(reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_GET_CH_RND_ACC_SAMPLE_NUM</td>
          <td>(</td>
          <td class="paramtype">reg&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;((((<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>)reg)&amp; CVT_V1724_BROAD_CHRNDACC_SAMPLE_NUM_MSK)&gt;&gt; 10)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Extract the Number of samples to be read from UINT32 value. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00965">965</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8578765c800efe002856941ce095faa2"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_GET_EVENT_ACTIVE_CHANNELS" ref="a8578765c800efe002856941ce095faa2" args="(data_1)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_GET_EVENT_ACTIVE_CHANNELS</td>
          <td>(</td>
          <td class="paramtype">data_1&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;((<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>)(((<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>)data_1)&amp; 0x000000ff))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Gets the active channel mask of this event. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l01392">1392</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a78e6a2cb9976027cf1f5fcbcac6d65f7"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_GET_EVENT_BOARD_ID" ref="a78e6a2cb9976027cf1f5fcbcac6d65f7" args="(data_1)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_GET_EVENT_BOARD_ID</td>
          <td>(</td>
          <td class="paramtype">data_1&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;((<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>)((((<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>)data_1)&gt;&gt;27)&amp; 0x0000001f))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Gets the board id of this event. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l01393">1393</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a864e5d54648360aff5061e6efde24640"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_GET_EVENT_COUNT" ref="a864e5d54648360aff5061e6efde24640" args="(data_2)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_GET_EVENT_COUNT</td>
          <td>(</td>
          <td class="paramtype">data_2&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;((<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>)(((<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>)data_2)&amp; 0x00ffffff))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Gets the counter of this event. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l01395">1395</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="aecda19f8a4f06a0d1269ffb8f4cc15e4"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_GET_EVENT_SIZE" ref="aecda19f8a4f06a0d1269ffb8f4cc15e4" args="(data_0)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_GET_EVENT_SIZE</td>
          <td>(</td>
          <td class="paramtype">data_0&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;((<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>)(((<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>)data_0)&amp; 0x0fffffff))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Gets the size of this event. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l01390">1390</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4711886cd660d2a66bd3faf8da10e278"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_GET_EVENT_TAG" ref="a4711886cd660d2a66bd3faf8da10e278" args="(data_0)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_GET_EVENT_TAG</td>
          <td>(</td>
          <td class="paramtype">data_0&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;((<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>)((((<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>)data_0)&gt;&gt;28)&amp; 0x0000000f))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Gets the tag of this event. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l01389">1389</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac75a65fa2b27b2fd483b64140f0b9014"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_GET_EVENT_TRIGGER_TIME_TAG" ref="ac75a65fa2b27b2fd483b64140f0b9014" args="(data_3)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_GET_EVENT_TRIGGER_TIME_TAG</td>
          <td>(</td>
          <td class="paramtype">data_3&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;((<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>)(((<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>)data_3)&amp; 0xffffffff))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Gets the Trigger time tag of this event. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l01397">1397</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="acd9045841a1378eccf88cd19f69315b7"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_GET_FPIO_CTRL_DIR" ref="acd9045841a1378eccf88cd19f69315b7" args="(reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_GET_FPIO_CTRL_DIR</td>
          <td>(</td>
          <td class="paramtype">reg&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;((((<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>)reg)&amp; CVT_V1724_FPIO_CTRL_DIR_MSK)&gt;&gt; 2)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Extract the Front panel IO direction from UINT32 value. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l01098">1098</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a38810f6892cf8921d8ec15dac4f55751"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_GET_FPIO_CTRL_MODE" ref="a38810f6892cf8921d8ec15dac4f55751" args="(reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_GET_FPIO_CTRL_MODE</td>
          <td>(</td>
          <td class="paramtype">reg&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;((((<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>)reg)&amp; CVT_V1724_FPIO_CTRL_MODE_MSK)&gt;&gt; 6)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Extract the Front panel IO mode from UINT32 value. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l01101">1101</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa59c0d34f62ee8613d22fa1a4ebd7916"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_GET_FRONT_PANEL_IO" ref="aa59c0d34f62ee8613d22fa1a4ebd7916" args="(reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_GET_FRONT_PANEL_IO</td>
          <td>(</td>
          <td class="paramtype">reg&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;(((<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>)reg)&amp; CVT_V1724_FPIO_MSK)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Extract front panel data from UINT32 value. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l01082">1082</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2b406c34c9043716581ac0a390522c2e"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_GET_INT_LEVEL" ref="a2b406c34c9043716581ac0a390522c2e" args="(reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_GET_INT_LEVEL</td>
          <td>(</td>
          <td class="paramtype">reg&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;(((<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>)reg)&amp; CVT_V1724_VME_CTRL_INT_LEVEL_MSK)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Extract the interrupt level from UINT32 value. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00880">880</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac7276e7c0f1bf483dfbd38f368d065cc"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_GET_MCST_CBLT_ADD" ref="ac7276e7c0f1bf483dfbd38f368d065cc" args="(reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_GET_MCST_CBLT_ADD</td>
          <td>(</td>
          <td class="paramtype">reg&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;(((<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>)reg)&amp; CVT_V1724_MCST_CBLT_ADD_MSK)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Extract the Base Address of from UINT32 value. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l01242">1242</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="aee5a5f6f2f7ff6ea4af7694a7af9de27"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_GET_MCST_CBLT_CTRL" ref="aee5a5f6f2f7ff6ea4af7694a7af9de27" args="(reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_GET_MCST_CBLT_CTRL</td>
          <td>(</td>
          <td class="paramtype">reg&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;((((<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>)reg)&amp; CVT_V1724_MCST_CBLT_CTRL_MSK)&gt;&gt; 8)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Extract the MCST-CBLT Control from UINT32 value. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l01245">1245</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa7109ca9d8ec665cc9ae5b8afe1c6f0a"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_INT_EVENT_NUM_ADD" ref="aa7109ca9d8ec665cc9ae5b8afe1c6f0a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_INT_EVENT_NUM_ADD&nbsp;&nbsp;&nbsp;0xEF18</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Interrupt event number register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00107">107</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac3010673cdb49dd08fbe971235d37641"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_INT_EVENT_NUM_AM" ref="ac3010673cdb49dd08fbe971235d37641" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_INT_EVENT_NUM_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Interrupt event number register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00498">498</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9362c09036683e73359adb3ef869bbdf"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_INT_EVENT_NUM_DATA_SIZE" ref="a9362c09036683e73359adb3ef869bbdf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_INT_EVENT_NUM_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Interrupt event number register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00297">297</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac10dcd6f02358bb0fd3fa3ef1e02aaf8"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_INT_STATUS_ID_ADD" ref="ac10dcd6f02358bb0fd3fa3ef1e02aaf8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_INT_STATUS_ID_ADD&nbsp;&nbsp;&nbsp;0xEF14</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Interrupt status id register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00106">106</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6cba9770d3e51609748e028356eb94d2"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_INT_STATUS_ID_AM" ref="a6cba9770d3e51609748e028356eb94d2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_INT_STATUS_ID_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Interrupt status id register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00497">497</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab68eeeeedad82f42bfc8b10e3a50fa5c"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_INT_STATUS_ID_DATA_SIZE" ref="ab68eeeeedad82f42bfc8b10e3a50fa5c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_INT_STATUS_ID_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Interrupt status id register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00296">296</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7ee9da27abd9fc5884275724d45973f6"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_IS_HEADER_TAG" ref="a7ee9da27abd9fc5884275724d45973f6" args="(data_0)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_IS_HEADER_TAG</td>
          <td>(</td>
          <td class="paramtype">data_0&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;((data_0&amp; 0xF0000000)== V1724_HEADER_TAG_MSK)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Checks if type is header tag. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l01387">1387</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9d25db6fc5f473d0240d9d5b655d9b9e"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_MAX_BLT_EVENT_NUM" ref="a9d25db6fc5f473d0240d9d5b655d9b9e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_MAX_BLT_EVENT_NUM&nbsp;&nbsp;&nbsp;4</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The maximum number of blt_event per readout cycle. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l01413">1413</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a52424a7bd269c27f352cca52d6b8f81a"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_MAX_CHANNEL" ref="a52424a7bd269c27f352cca52d6b8f81a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_MAX_CHANNEL&nbsp;&nbsp;&nbsp;8</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The number of channels. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00865">865</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

<p>Referenced by <a class="el" href="_v1740__board_8cpp_source.html#l00037">V1740Board::GetBoardMemory()</a>, <a class="el" href="_v1740__board_8cpp_source.html#l00056">V1740Board::LoadConfig()</a>, <a class="el" href="_v1740__board__channel_8cpp_source.html#l00193">V1740BoardChannel::WriteChannelTrigger()</a>, <a class="el" href="_v1740__board__channel_8cpp_source.html#l00176">V1740BoardChannel::WriteDACOffset()</a>, and <a class="el" href="_v1740__board_8cpp_source.html#l00185">V1740Board::WriteSampleBufferSize()</a>.</p>

</div>
</div>
<a class="anchor" id="a5104d3b7b505ea6184e857fbc2b58b37"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_MCST_CBLT_ADD_CTRL_ADD" ref="a5104d3b7b505ea6184e857fbc2b58b37" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_MCST_CBLT_ADD_CTRL_ADD&nbsp;&nbsp;&nbsp;0xEF0C</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>MCST/CBLT Address and control register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00104">104</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a163d3ddd18bf8ea2fd358620e63dda27"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_MCST_CBLT_ADD_CTRL_AM" ref="a163d3ddd18bf8ea2fd358620e63dda27" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_MCST_CBLT_ADD_CTRL_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>MCST/CBLT Address and control register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00495">495</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8e90646dcfffa7023cc3429909efe9c7"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_MCST_CBLT_ADD_CTRL_DATA_SIZE" ref="a8e90646dcfffa7023cc3429909efe9c7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_MCST_CBLT_ADD_CTRL_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>MCST/CBLT Address and control register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00294">294</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8de521c69c9d100a9fc230d2883d4a9a"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_MIN_FIRMARE_REV" ref="a8de521c69c9d100a9fc230d2883d4a9a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_MIN_FIRMARE_REV&nbsp;&nbsp;&nbsp;0x0002</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Minimum firmware revision supported by this tool version </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l01378">1378</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

<p>Referenced by <a class="el" href="_v17_x_x__board_8cpp_source.html#l00054">V17XXBoard::Init()</a>.</p>

</div>
</div>
<a class="anchor" id="a3f3a824ef23275300300d95456dbbf53"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_MON_MODE_ADD" ref="a3f3a824ef23275300300d95456dbbf53" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_MON_MODE_ADD&nbsp;&nbsp;&nbsp;0x8144</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Monitor output mode register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00098">98</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a98387b06d3fed83d4b7a3360a212f1a4"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_MON_MODE_AM" ref="a98387b06d3fed83d4b7a3360a212f1a4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_MON_MODE_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Monitor output mode register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00489">489</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a26675f1534718281304f2206fc59dabf"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_MON_MODE_DATA_SIZE" ref="a26675f1534718281304f2206fc59dabf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_MON_MODE_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Monitor output mode register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00288">288</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9025394b87b2330e388e4ad308130a11"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_MON_SET_ADD" ref="a9025394b87b2330e388e4ad308130a11" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_MON_SET_ADD&nbsp;&nbsp;&nbsp;0x8138</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Monitor output set register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00095">95</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a18b6e68a295a7d7d61630f8aac323b0a"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_MON_SET_AM" ref="a18b6e68a295a7d7d61630f8aac323b0a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_MON_SET_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Monitor output set register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00486">486</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a87f7ffa5fbc5d92025c8cbb8e863bea5"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_MON_SET_DATA_SIZE" ref="a87f7ffa5fbc5d92025c8cbb8e863bea5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_MON_SET_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Monitor output set register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00285">285</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a05175795dfda4fc684262c38b07f2e94"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_OUT_BUFFER_ADD" ref="a05175795dfda4fc684262c38b07f2e94" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_OUT_BUFFER_ADD&nbsp;&nbsp;&nbsp;0x0000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Output buffer relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00068">68</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a83926c4d38edaae69772e432efff0b11"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_OUT_BUFFER_AM" ref="a83926c4d38edaae69772e432efff0b11" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_OUT_BUFFER_AM&nbsp;&nbsp;&nbsp;cvA32_S_MBLT</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Output buffer data buffer address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00457">457</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a40021a22690c5ac7413702b49b7949dd"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_OUT_BUFFER_DATA_SIZE" ref="a40021a22690c5ac7413702b49b7949dd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_OUT_BUFFER_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD64</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Output buffer data buffer. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00258">258</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7f05c82ca9b092c4725ad5c2a714b449"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_POST_TRIG_ADD" ref="a7f05c82ca9b092c4725ad5c2a714b449" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_POST_TRIG_ADD&nbsp;&nbsp;&nbsp;0x8114</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Post trigger register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00088">88</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a89e826e333aac7cc7b92543daa6b416d"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_POST_TRIG_AM" ref="a89e826e333aac7cc7b92543daa6b416d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_POST_TRIG_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Post trigger register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00479">479</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3868745ab41eec4efb11ca95684ae158"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_POST_TRIG_DATA_SIZE" ref="a3868745ab41eec4efb11ca95684ae158" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_POST_TRIG_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Post trigger register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00278">278</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8827835c4b74a52f313869146f0cf5bf"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_RELOAD_CONFIG_ADD" ref="a8827835c4b74a52f313869146f0cf5bf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_RELOAD_CONFIG_ADD&nbsp;&nbsp;&nbsp;0xEF34</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Configuration Reload relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00114">114</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab17eec7a52eb5f30255a0881d1e42eeb"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_RELOAD_CONFIG_AM" ref="ab17eec7a52eb5f30255a0881d1e42eeb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_RELOAD_CONFIG_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Configuration Reload address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00505">505</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac17f99e9265dbebd4ec080445d2ce6d9"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_RELOAD_CONFIG_DATA_SIZE" ref="ac17f99e9265dbebd4ec080445d2ce6d9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_RELOAD_CONFIG_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Configuration Reload data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00304">304</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a818a876c73011c13d6b9391ca898aaa8"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_RELOCATION_ADDRESS_ADD" ref="a818a876c73011c13d6b9391ca898aaa8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_RELOCATION_ADDRESS_ADD&nbsp;&nbsp;&nbsp;0xEF10</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Relocation address register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00105">105</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="aacd771c457427c9fe3959a5f842058f9"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_RELOCATION_ADDRESS_AM" ref="aacd771c457427c9fe3959a5f842058f9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_RELOCATION_ADDRESS_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Relocation address register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00496">496</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a712477d609994e6a07519a6cce85cc0d"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_RELOCATION_ADDRESS_DATA_SIZE" ref="a712477d609994e6a07519a6cce85cc0d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_RELOCATION_ADDRESS_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Relocation address register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00295">295</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab6c4344edda12b8c03da7eaad98894df"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_ROM_BOARD_ID_0_ADD" ref="ab6c4344edda12b8c03da7eaad98894df" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_ROM_BOARD_ID_0_ADD&nbsp;&nbsp;&nbsp;0xF03C</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Configuration ROM Board identifier (LSB) relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00131">131</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

<p>Referenced by <a class="el" href="_v17_x_x__board_8cpp_source.html#l00229">V17XXBoard::GetBoardId()</a>.</p>

</div>
</div>
<a class="anchor" id="acfb4fcb344995b3bc97864be143d1d77"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_ROM_BOARD_ID_0_AM" ref="acfb4fcb344995b3bc97864be143d1d77" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_ROM_BOARD_ID_0_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Configuration ROM Board identifier (LSB) address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00522">522</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

<p>Referenced by <a class="el" href="_v17_x_x__board_8cpp_source.html#l00229">V17XXBoard::GetBoardId()</a>.</p>

</div>
</div>
<a class="anchor" id="a5b0fd93b4323d7240e10009d13121aa8"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_ROM_BOARD_ID_0_DATA_SIZE" ref="a5b0fd93b4323d7240e10009d13121aa8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_ROM_BOARD_ID_0_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Configuration ROM Board identifier (LSB) data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00321">321</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

<p>Referenced by <a class="el" href="_v17_x_x__board_8cpp_source.html#l00229">V17XXBoard::GetBoardId()</a>.</p>

</div>
</div>
<a class="anchor" id="ab1a8ea460f33cf6f4771362e202718d5"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_ROM_BOARD_ID_1_ADD" ref="ab1a8ea460f33cf6f4771362e202718d5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_ROM_BOARD_ID_1_ADD&nbsp;&nbsp;&nbsp;0xF038</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Configuration ROM Board identifier relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00130">130</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

<p>Referenced by <a class="el" href="_v17_x_x__board_8cpp_source.html#l00229">V17XXBoard::GetBoardId()</a>.</p>

</div>
</div>
<a class="anchor" id="a057dd8c517472fc5c3dc3de72dac4017"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_ROM_BOARD_ID_1_AM" ref="a057dd8c517472fc5c3dc3de72dac4017" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_ROM_BOARD_ID_1_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Configuration ROM Board identifier address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00521">521</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

<p>Referenced by <a class="el" href="_v17_x_x__board_8cpp_source.html#l00229">V17XXBoard::GetBoardId()</a>.</p>

</div>
</div>
<a class="anchor" id="a52946f4742ec308789d67786c58e6a5d"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_ROM_BOARD_ID_1_DATA_SIZE" ref="a52946f4742ec308789d67786c58e6a5d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_ROM_BOARD_ID_1_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Configuration ROM Board identifier data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00320">320</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

<p>Referenced by <a class="el" href="_v17_x_x__board_8cpp_source.html#l00229">V17XXBoard::GetBoardId()</a>.</p>

</div>
</div>
<a class="anchor" id="acac8785577e0eb77ed72f4b27229d2ba"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_ROM_BOARD_ID_2_ADD" ref="acac8785577e0eb77ed72f4b27229d2ba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_ROM_BOARD_ID_2_ADD&nbsp;&nbsp;&nbsp;0xF034</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Configuration ROM Board identifier (MSB) relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00129">129</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

<p>Referenced by <a class="el" href="_v17_x_x__board_8cpp_source.html#l00229">V17XXBoard::GetBoardId()</a>.</p>

</div>
</div>
<a class="anchor" id="aa14320195db36f85d2da77ea58d56550"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_ROM_BOARD_ID_2_AM" ref="aa14320195db36f85d2da77ea58d56550" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_ROM_BOARD_ID_2_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Configuration ROM Board identifier (MSB) address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00520">520</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

<p>Referenced by <a class="el" href="_v17_x_x__board_8cpp_source.html#l00229">V17XXBoard::GetBoardId()</a>.</p>

</div>
</div>
<a class="anchor" id="ae090608a26532f991ad994742ca8d7dc"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_ROM_BOARD_ID_2_DATA_SIZE" ref="ae090608a26532f991ad994742ca8d7dc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_ROM_BOARD_ID_2_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Configuration ROM Board identifier (MSB) data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00319">319</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

<p>Referenced by <a class="el" href="_v17_x_x__board_8cpp_source.html#l00229">V17XXBoard::GetBoardId()</a>.</p>

</div>
</div>
<a class="anchor" id="a03a37740dd11c2190e98c112879d897e"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_ROM_C_CODE_ADD" ref="a03a37740dd11c2190e98c112879d897e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_ROM_C_CODE_ADD&nbsp;&nbsp;&nbsp;0xF01C</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Configuration ROM c_code relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00123">123</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1d5ee534beb5353b3d81601ee2a43f58"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_ROM_C_CODE_AM" ref="a1d5ee534beb5353b3d81601ee2a43f58" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_ROM_C_CODE_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Configuration ROM c_code address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00514">514</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4ea53e7b8cac2fc96134519a7c6c071a"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_ROM_C_CODE_DATA_SIZE" ref="a4ea53e7b8cac2fc96134519a7c6c071a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_ROM_C_CODE_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Configuration ROM c_code data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00313">313</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a045e6d22b6182008c745a43770a446de"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_ROM_CHKSUM_ADD" ref="a045e6d22b6182008c745a43770a446de" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_ROM_CHKSUM_ADD&nbsp;&nbsp;&nbsp;0xF000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Configuration ROM checksum relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00116">116</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8d20bb8361a99e1271fdeb31c37fc280"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_ROM_CHKSUM_AM" ref="a8d20bb8361a99e1271fdeb31c37fc280" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_ROM_CHKSUM_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Configuration ROM checksum address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00507">507</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a13712c5c8dcb1a1f75bb771f28af0537"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_ROM_CHKSUM_DATA_SIZE" ref="a13712c5c8dcb1a1f75bb771f28af0537" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_ROM_CHKSUM_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Configuration ROM checksum data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00306">306</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae3248ad9dae024d7739c5868361e74e6"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_ROM_CHKSUM_LEN_0_ADD" ref="ae3248ad9dae024d7739c5868361e74e6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_ROM_CHKSUM_LEN_0_ADD&nbsp;&nbsp;&nbsp;0xF00C</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Configuration ROM checksum length (LSB) relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00119">119</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3040d0e01a9b857b56864f69c7ea412e"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_ROM_CHKSUM_LEN_0_AM" ref="a3040d0e01a9b857b56864f69c7ea412e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_ROM_CHKSUM_LEN_0_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Configuration ROM checksum length (LSB) address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00510">510</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3f897fa12ffeab94a4c176cb2d7783c5"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_ROM_CHKSUM_LEN_0_DATA_SIZE" ref="a3f897fa12ffeab94a4c176cb2d7783c5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_ROM_CHKSUM_LEN_0_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Configuration ROM checksum length (LSB) data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00309">309</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1cc4e9c424c71dce4df460c3dccbaa79"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_ROM_CHKSUM_LEN_1_ADD" ref="a1cc4e9c424c71dce4df460c3dccbaa79" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_ROM_CHKSUM_LEN_1_ADD&nbsp;&nbsp;&nbsp;0xF008</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Configuration ROM checksum length relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00118">118</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab0ad92fb4eb5ed67502fc14837304628"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_ROM_CHKSUM_LEN_1_AM" ref="ab0ad92fb4eb5ed67502fc14837304628" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_ROM_CHKSUM_LEN_1_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Configuration ROM checksum length address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00509">509</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0c3fedc5ca42a6811a8e87d0cf31d559"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_ROM_CHKSUM_LEN_1_DATA_SIZE" ref="a0c3fedc5ca42a6811a8e87d0cf31d559" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_ROM_CHKSUM_LEN_1_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Configuration ROM checksum length data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00308">308</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8babca6b308624bab50e7f8b2be8c588"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_ROM_CHKSUM_LEN_2_ADD" ref="a8babca6b308624bab50e7f8b2be8c588" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_ROM_CHKSUM_LEN_2_ADD&nbsp;&nbsp;&nbsp;0xF004</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Configuration ROM checksum length (MSB) relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00117">117</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a40289901f8513a49c911ae2ccfac95d3"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_ROM_CHKSUM_LEN_2_AM" ref="a40289901f8513a49c911ae2ccfac95d3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_ROM_CHKSUM_LEN_2_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Configuration ROM checksum length (MSB) address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00508">508</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="afd3f98cb76cefcfb193e964c96b6d7d9"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_ROM_CHKSUM_LEN_2_DATA_SIZE" ref="afd3f98cb76cefcfb193e964c96b6d7d9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_ROM_CHKSUM_LEN_2_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Configuration ROM checksum length (MSB) data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00307">307</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="af3dd3be957a9975f7dd25a83120e973a"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_ROM_CONST_0_ADD" ref="af3dd3be957a9975f7dd25a83120e973a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_ROM_CONST_0_ADD&nbsp;&nbsp;&nbsp;0xF018</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Configuration ROM constant (LSB) relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00122">122</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="af7a49913a435b38d0f39d015599564fa"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_ROM_CONST_0_AM" ref="af7a49913a435b38d0f39d015599564fa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_ROM_CONST_0_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Configuration ROM constant (LSB) address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00513">513</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="abc07bbccca94d0cf20e8377a350ad367"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_ROM_CONST_0_DATA_SIZE" ref="abc07bbccca94d0cf20e8377a350ad367" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_ROM_CONST_0_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Configuration ROM constant (LSB) data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00312">312</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a591009f6e17dfa37d88c2793b3f205f5"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_ROM_CONST_1_ADD" ref="a591009f6e17dfa37d88c2793b3f205f5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_ROM_CONST_1_ADD&nbsp;&nbsp;&nbsp;0xF014</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Configuration ROM constant relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00121">121</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1ace3ffff92ecdf78bb3e64fc72b5285"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_ROM_CONST_1_AM" ref="a1ace3ffff92ecdf78bb3e64fc72b5285" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_ROM_CONST_1_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Configuration ROM constant address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00512">512</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3d45b61abfa7ef46420697bdbd813fb8"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_ROM_CONST_1_DATA_SIZE" ref="a3d45b61abfa7ef46420697bdbd813fb8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_ROM_CONST_1_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Configuration ROM constant data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00311">311</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8dbe641ed8bc7d9d956c09a9e4719642"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_ROM_CONST_2_ADD" ref="a8dbe641ed8bc7d9d956c09a9e4719642" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_ROM_CONST_2_ADD&nbsp;&nbsp;&nbsp;0xF010</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Configuration ROM constant (MSB) relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00120">120</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0a58d5da457c9bb4577b7a233102fc5a"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_ROM_CONST_2_AM" ref="a0a58d5da457c9bb4577b7a233102fc5a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_ROM_CONST_2_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Configuration ROM constant (MSB) address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00511">511</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a36a3dd8b4cc5c4d12189cd2eb90c439e"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_ROM_CONST_2_DATA_SIZE" ref="a36a3dd8b4cc5c4d12189cd2eb90c439e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_ROM_CONST_2_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Configuration ROM constant (MSB) data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00310">310</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3d844a099594b1201ccd71e13f35eed4"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_ROM_OUI_0_ADD" ref="a3d844a099594b1201ccd71e13f35eed4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_ROM_OUI_0_ADD&nbsp;&nbsp;&nbsp;0xF02C</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Configuration ROM Manufacturer identifier (IEEE OUI) (LSB) relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00127">127</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0e741922dc94ac3a80cfb96406d991ab"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_ROM_OUI_0_AM" ref="a0e741922dc94ac3a80cfb96406d991ab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_ROM_OUI_0_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Configuration ROM Manufacturer identifier (IEEE OUI) (LSB) address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00518">518</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9a688302865680e6c85d2d2a9620edc7"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_ROM_OUI_0_DATA_SIZE" ref="a9a688302865680e6c85d2d2a9620edc7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_ROM_OUI_0_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Configuration ROM Manufacturer identifier (IEEE OUI) (LSB) data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00317">317</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a42a70c2bac4148c00eeb0552f83bb876"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_ROM_OUI_1_ADD" ref="a42a70c2bac4148c00eeb0552f83bb876" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_ROM_OUI_1_ADD&nbsp;&nbsp;&nbsp;0xF028</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Configuration ROM Manufacturer identifier (IEEE OUI) relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00126">126</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6de4163aeb91a6da2477e765b2906603"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_ROM_OUI_1_AM" ref="a6de4163aeb91a6da2477e765b2906603" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_ROM_OUI_1_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Configuration ROM Manufacturer identifier (IEEE OUI) address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00517">517</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab1ecc389ae20b3b801cb3a949e652bdd"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_ROM_OUI_1_DATA_SIZE" ref="ab1ecc389ae20b3b801cb3a949e652bdd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_ROM_OUI_1_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Configuration ROM Manufacturer identifier (IEEE OUI) data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00316">316</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab7cee735bc891dc26c1c48f69a35bf1d"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_ROM_OUI_2_ADD" ref="ab7cee735bc891dc26c1c48f69a35bf1d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_ROM_OUI_2_ADD&nbsp;&nbsp;&nbsp;0xF024</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Configuration ROM Manufacturer identifier (IEEE OUI) (MSB) relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00125">125</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="adfacfe2bd7cd48146927ba6ad19efa37"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_ROM_OUI_2_AM" ref="adfacfe2bd7cd48146927ba6ad19efa37" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_ROM_OUI_2_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Configuration ROM Manufacturer identifier (IEEE OUI) (MSB) address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00516">516</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2c826cdf3f4f438dff8797d2dea86382"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_ROM_OUI_2_DATA_SIZE" ref="a2c826cdf3f4f438dff8797d2dea86382" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_ROM_OUI_2_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Configuration ROM Manufacturer identifier (IEEE OUI) (MSB) data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00315">315</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a356eb8d72e50d74be460a7982658a762"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_ROM_R_CODE_ADD" ref="a356eb8d72e50d74be460a7982658a762" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_ROM_R_CODE_ADD&nbsp;&nbsp;&nbsp;0xF020</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Configuration ROM r_code relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00124">124</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a045ecc5cafdfa21ee5783e5149b8b236"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_ROM_R_CODE_AM" ref="a045ecc5cafdfa21ee5783e5149b8b236" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_ROM_R_CODE_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Configuration ROM r_code address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00515">515</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a89c882629af1a74cae248a0de9fa7d0b"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_ROM_R_CODE_DATA_SIZE" ref="a89c882629af1a74cae248a0de9fa7d0b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_ROM_R_CODE_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Configuration ROM r_code data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00314">314</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9a8e626e490fe84552b2f22a9e83cae6"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_ROM_REVISION_0_ADD" ref="a9a8e626e490fe84552b2f22a9e83cae6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_ROM_REVISION_0_ADD&nbsp;&nbsp;&nbsp;0xF04C</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Configuration ROM Hardware revision identifier relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00135">135</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="acd37d7a780e9b23a6c24096e84cd8f57"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_ROM_REVISION_0_AM" ref="acd37d7a780e9b23a6c24096e84cd8f57" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_ROM_REVISION_0_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Configuration ROM Hardware revision identifier address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00526">526</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac30c39b5b37834ee02cd0d446f48f157"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_ROM_REVISION_0_DATA_SIZE" ref="ac30c39b5b37834ee02cd0d446f48f157" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_ROM_REVISION_0_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Configuration ROM Hardware revision identifier data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00325">325</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4aace6084dc34e9177e3f65912f5165a"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_ROM_REVISION_1_ADD" ref="a4aace6084dc34e9177e3f65912f5165a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_ROM_REVISION_1_ADD&nbsp;&nbsp;&nbsp;0xF048</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Configuration ROM Hardware revision identifier relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00134">134</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="afa3175676cd75e783f1e9bb7891c619e"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_ROM_REVISION_1_AM" ref="afa3175676cd75e783f1e9bb7891c619e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_ROM_REVISION_1_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Configuration ROM Hardware revision identifier address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00525">525</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1ed09a7437acf957dec96f0c6d910ea0"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_ROM_REVISION_1_DATA_SIZE" ref="a1ed09a7437acf957dec96f0c6d910ea0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_ROM_REVISION_1_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Configuration ROM Hardware revision identifier data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00324">324</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab25285588252b778feccbe1fb7cb5294"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_ROM_REVISION_2_ADD" ref="ab25285588252b778feccbe1fb7cb5294" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_ROM_REVISION_2_ADD&nbsp;&nbsp;&nbsp;0xF044</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Configuration ROM Hardware revision identifier relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00133">133</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="accebffb8c2dfbc1714ec73af4f5711a6"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_ROM_REVISION_2_AM" ref="accebffb8c2dfbc1714ec73af4f5711a6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_ROM_REVISION_2_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Configuration ROM Hardware revision identifier address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00524">524</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac023725bc3e25684c0516dbf0df2e9cb"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_ROM_REVISION_2_DATA_SIZE" ref="ac023725bc3e25684c0516dbf0df2e9cb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_ROM_REVISION_2_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Configuration ROM Hardware revision identifier data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00323">323</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3c9ce0b32955007355d30cb9827e7e42"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_ROM_REVISION_3_ADD" ref="a3c9ce0b32955007355d30cb9827e7e42" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_ROM_REVISION_3_ADD&nbsp;&nbsp;&nbsp;0xF040</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Configuration ROM Hardware revision identifier relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00132">132</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a01a5e6e72f5c825793466d0d6fe1573d"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_ROM_REVISION_3_AM" ref="a01a5e6e72f5c825793466d0d6fe1573d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_ROM_REVISION_3_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Configuration ROM Hardware revision identifier address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00523">523</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="af37b270b1e11fe6606dec0f215db22d2"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_ROM_REVISION_3_DATA_SIZE" ref="af37b270b1e11fe6606dec0f215db22d2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_ROM_REVISION_3_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Configuration ROM Hardware revision identifier data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00322">322</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a43c90c70d498b03630cb6f51db6009ab"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_ROM_SERIAL_0_ADD" ref="a43c90c70d498b03630cb6f51db6009ab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_ROM_SERIAL_0_ADD&nbsp;&nbsp;&nbsp;0xF084</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Configuration ROM Serial number (LSB) relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00137">137</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6cf8d1caa8531f5c16acbd385e9f0c37"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_ROM_SERIAL_0_AM" ref="a6cf8d1caa8531f5c16acbd385e9f0c37" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_ROM_SERIAL_0_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Configuration ROM Serial number (LSB) address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00528">528</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad55e01be6fbf941344deb2a54bc51666"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_ROM_SERIAL_0_DATA_SIZE" ref="ad55e01be6fbf941344deb2a54bc51666" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_ROM_SERIAL_0_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Configuration ROM Serial number (LSB) data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00327">327</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7c865a3073989387c358b2aa076fc2f9"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_ROM_SERIAL_1_ADD" ref="a7c865a3073989387c358b2aa076fc2f9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_ROM_SERIAL_1_ADD&nbsp;&nbsp;&nbsp;0xF080</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Configuration ROM Serial number (MSB) relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00136">136</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6ca49ad8ccf5fc7d36b0798804249ea5"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_ROM_SERIAL_1_AM" ref="a6ca49ad8ccf5fc7d36b0798804249ea5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_ROM_SERIAL_1_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Configuration ROM Serial number (MSB) address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00527">527</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a250ebe49fd2288b1c17b20ed1ecd58e0"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_ROM_SERIAL_1_DATA_SIZE" ref="a250ebe49fd2288b1c17b20ed1ecd58e0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_ROM_SERIAL_1_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Configuration ROM Serial number (MSB) data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00326">326</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a00eba4365dbe962992ab72589873eebe"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_ROM_VCXO_TYPE_ADD" ref="a00eba4365dbe962992ab72589873eebe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_ROM_VCXO_TYPE_ADD&nbsp;&nbsp;&nbsp;0xF088</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Configuration ROM VCXO type relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00138">138</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a49a090659112fb358f4ab53e8381cf10"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_ROM_VCXO_TYPE_AM" ref="a49a090659112fb358f4ab53e8381cf10" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_ROM_VCXO_TYPE_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Configuration ROM VCXO type address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00529">529</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab3f8963e33ef4fd9ca3efd6f62c28265"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_ROM_VCXO_TYPE_DATA_SIZE" ref="ab3f8963e33ef4fd9ca3efd6f62c28265" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_ROM_VCXO_TYPE_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Configuration ROM VCXO type data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00328">328</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae9e85977cc32e3be318779d070be1acb"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_ROM_VERSION_ADD" ref="ae9e85977cc32e3be318779d070be1acb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_ROM_VERSION_ADD&nbsp;&nbsp;&nbsp;0xF030</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Configuration ROM Purchased version of the Mod.V1724 relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00128">128</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="acbb0058673fd06b166d594fa3035f14c"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_ROM_VERSION_AM" ref="acbb0058673fd06b166d594fa3035f14c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_ROM_VERSION_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Configuration ROM Purchased version of the Mod.V1724 address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00519">519</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5d5cc4f9fb9bdb7448500dfa562d0223"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_ROM_VERSION_DATA_SIZE" ref="a5d5cc4f9fb9bdb7448500dfa562d0223" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_ROM_VERSION_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Configuration ROM Purchased version of the Mod.V1724 data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00318">318</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a41cbb4965ec6dc5d05f835160597cb8b"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_SCRATCH_ADD" ref="a41cbb4965ec6dc5d05f835160597cb8b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_SCRATCH_ADD&nbsp;&nbsp;&nbsp;0xEF20</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Scratch register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00109">109</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a50cc2e4d95d9e78ab4a42cbf13dec761"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_SCRATCH_AM" ref="a50cc2e4d95d9e78ab4a42cbf13dec761" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_SCRATCH_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Scratch register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00500">500</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a852a8b0bbf25057b546be1041b3da942"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_SCRATCH_DATA_SIZE" ref="a852a8b0bbf25057b546be1041b3da942" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_SCRATCH_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Scratch register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00299">299</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a75bd6ef4e4adc62204e8239c94248825"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_SET_ACQCTRL_ACQ_MODE" ref="a75bd6ef4e4adc62204e8239c94248825" args="(reg, value)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_SET_ACQCTRL_ACQ_MODE</td>
          <td>(</td>
          <td class="paramtype">reg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">value&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;reg= (((<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>)reg)&amp; ~CVT_V1724_ACQCTRL_ACQ_MODE_MSK)| ((<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>)value&amp; CVT_V1724_ACQCTRL_ACQ_MODE_MSK)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Sets the acquisition mode value into UINT32 value. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l01000">1000</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a246a0abfc049d1f6fdf2dc418ee9f01c"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_SET_CH_DAC_CONF" ref="a246a0abfc049d1f6fdf2dc418ee9f01c" args="(reg, value)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_SET_CH_DAC_CONF</td>
          <td>(</td>
          <td class="paramtype">reg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">value&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;reg= (((<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>)reg)&amp; ~CVT_V1724_CHDAC_DATA_MSK)| ((<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>)value&amp; CVT_V1724_CHDAC_DATA_MSK)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Sets DAC's data into UINT32 value. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l01130">1130</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae8bcd88ee6ff35bec1adb94c792423da"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_SET_CH_RND_ACC_BLOCK_ADD" ref="ae8bcd88ee6ff35bec1adb94c792423da" args="(reg, value)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_SET_CH_RND_ACC_BLOCK_ADD</td>
          <td>(</td>
          <td class="paramtype">reg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">value&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;reg= (((<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>)reg)&amp; ~CVT_V1724_BROAD_CHRNDACC_BLOCK_ADD_MSK)| ((<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>)value&amp; CVT_V1724_BROAD_CHRNDACC_BLOCK_ADD_MSK)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Sets the Address of Block to be read into UINT32 value. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00963">963</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="aed1d3cc2c4920b57e687b3b1cf1080fd"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_SET_CH_RND_ACC_OFFSET" ref="aed1d3cc2c4920b57e687b3b1cf1080fd" args="(reg, value)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_SET_CH_RND_ACC_OFFSET</td>
          <td>(</td>
          <td class="paramtype">reg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">value&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;reg= (((<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>)reg)&amp; ~CVT_V1724_BROAD_CHRNDACC_OFFSET_MSK)| ((((<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>)value)&lt;&lt; 22)&amp; CVT_V1724_BROAD_CHRNDACC_OFFSET_MSK)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Sets the Offset of Address Data into UINT32 value. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00969">969</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="aca218af34c102c12708a1eec2509ccd3"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_SET_CH_RND_ACC_SAMPLE_NUM" ref="aca218af34c102c12708a1eec2509ccd3" args="(reg, value)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_SET_CH_RND_ACC_SAMPLE_NUM</td>
          <td>(</td>
          <td class="paramtype">reg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">value&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;reg= (((<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>)reg)&amp; ~CVT_V1724_BROAD_CHRNDACC_SAMPLE_NUM_MSK)| ((((<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>)value)&lt;&lt; 10)&amp; CVT_V1724_BROAD_CHRNDACC_SAMPLE_NUM_MSK)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Sets the Number of samples to be read into UINT32 value. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00966">966</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0e90241998fe168d38baf740d2efd1ca"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_SET_FPIO_CTRL_DIR" ref="a0e90241998fe168d38baf740d2efd1ca" args="(reg, value)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_SET_FPIO_CTRL_DIR</td>
          <td>(</td>
          <td class="paramtype">reg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">value&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;reg= (((<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>)reg)&amp; ~CVT_V1724_FPIO_CTRL_DIR_MSK)| ((((<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>)value)&lt;&lt; 2)&amp; CVT_V1724_FPIO_CTRL_DIR_MSK)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Sets the Front panel IO direction into UINT32 value. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l01099">1099</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad27c761dd3fae35104ac1ee20693fc25"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_SET_FPIO_CTRL_MODE" ref="ad27c761dd3fae35104ac1ee20693fc25" args="(reg, value)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_SET_FPIO_CTRL_MODE</td>
          <td>(</td>
          <td class="paramtype">reg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">value&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;reg= (((<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>)reg)&amp; ~CVT_V1724_FPIO_CTRL_MODE_MSK)| ((((<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>)value)&lt;&lt; 6)&amp; CVT_V1724_FPIO_CTRL_MODE_MSK)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Sets the Front panel IO mode into UINT32 value. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l01102">1102</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa996a7a93836748453dad632ad08cfda"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_SET_FRONT_PANEL_IO" ref="aa996a7a93836748453dad632ad08cfda" args="(reg, value)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_SET_FRONT_PANEL_IO</td>
          <td>(</td>
          <td class="paramtype">reg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">value&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;reg= (((<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>)reg)&amp; ~CVT_V1724_FPIO_MSK)| ((<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>)value&amp; CVT_V1724_FPIO_MSK)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Sets front panel data into UINT32 value. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l01083">1083</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="afe3d7a292c52babb4bc88324999deaae"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_SET_INT_LEVEL" ref="afe3d7a292c52babb4bc88324999deaae" args="(reg, value)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_SET_INT_LEVEL</td>
          <td>(</td>
          <td class="paramtype">reg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">value&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;reg= (((<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>)reg)&amp; ~CVT_V1724_VME_CTRL_INT_LEVEL_MSK)| ((<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>)value&amp; CVT_V1724_VME_CTRL_INT_LEVEL_MSK)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Sets the interrupt level value into UINT32 value. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00881">881</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7f6f3bfa33e3b9613a8185f789538a42"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_SET_MCST_CBLT_ADD" ref="a7f6f3bfa33e3b9613a8185f789538a42" args="(reg, value)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_SET_MCST_CBLT_ADD</td>
          <td>(</td>
          <td class="paramtype">reg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">value&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;reg= (((<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>)reg)&amp; ~CVT_V1724_MCST_CBLT_ADD_MSK)| ((<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>)value&amp; CVT_V1724_MCST_CBLT_ADD_MSK)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Sets the Base Address into UINT32 value. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l01243">1243</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="af995c4e782b3b8ff64504acd94529954"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_SET_MCST_CBLT_CTRL" ref="af995c4e782b3b8ff64504acd94529954" args="(reg, value)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_SET_MCST_CBLT_CTRL</td>
          <td>(</td>
          <td class="paramtype">reg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">value&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;reg= (((<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>)reg)&amp; ~CVT_V1724_MCST_CBLT_CTRL_MSK)| ((((<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>)value)&lt;&lt; 8)&amp; CVT_V1724_MCST_CBLT_CTRL_MSK)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Sets MCST-CBLT Control into UINT32 value. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l01246">1246</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a42cda3f84226261495cdd52bbc9ef300"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_SW_CLEAR_ADD" ref="a42cda3f84226261495cdd52bbc9ef300" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_SW_CLEAR_ADD&nbsp;&nbsp;&nbsp;0xEF28</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Software clear register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00111">111</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="af8079b4f6a9047a040e4d7e75e3aa7f8"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_SW_CLEAR_AM" ref="af8079b4f6a9047a040e4d7e75e3aa7f8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_SW_CLEAR_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Software clear register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00502">502</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5b6ba05c23f0dc05eee8758f06989f5b"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_SW_CLEAR_DATA_SIZE" ref="a5b6ba05c23f0dc05eee8758f06989f5b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_SW_CLEAR_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Software clear register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00301">301</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="aafa8e0d5d120000d7b9e37fa754e17e5"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_SW_RESET_ADD" ref="aafa8e0d5d120000d7b9e37fa754e17e5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_SW_RESET_ADD&nbsp;&nbsp;&nbsp;0xEF24</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Software reset register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00110">110</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6062421003a73b22d190591f7723901c"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_SW_RESET_AM" ref="a6062421003a73b22d190591f7723901c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_SW_RESET_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Software reset register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00501">501</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0fddc5e9f44d51a94ae47ba3fb66893f"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_SW_RESET_DATA_SIZE" ref="a0fddc5e9f44d51a94ae47ba3fb66893f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_SW_RESET_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Software reset register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00300">300</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="ada127c9ad243e1ee576d30cb786d1e6d"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_SW_SYNC_ADD" ref="ada127c9ad243e1ee576d30cb786d1e6d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_SW_SYNC_ADD&nbsp;&nbsp;&nbsp;0x813C</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Sw sync register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00096">96</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a372f136c130da317ea7d74624b2f68a5"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_SW_SYNC_AM" ref="a372f136c130da317ea7d74624b2f68a5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_SW_SYNC_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Sw sync register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00487">487</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="abf37aba0e03280249146f65100d4c64e"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_SW_SYNC_DATA_SIZE" ref="abf37aba0e03280249146f65100d4c64e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_SW_SYNC_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Sw sync register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00286">286</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa645df0f71937c899b6b6a1bd33ef596"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_SW_TRIGGER_ADD" ref="aa645df0f71937c899b6b6a1bd33ef596" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_SW_TRIGGER_ADD&nbsp;&nbsp;&nbsp;0x8108</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Software trigger register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00085">85</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0d2c2b8b867bdd26d196c62d4d04026d"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_SW_TRIGGER_AM" ref="a0d2c2b8b867bdd26d196c62d4d04026d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_SW_TRIGGER_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Software trigger register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00476">476</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a788e777129f75637284d7088363d1de3"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_SW_TRIGGER_DATA_SIZE" ref="a788e777129f75637284d7088363d1de3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_SW_TRIGGER_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Software trigger register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00275">275</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad2dffb618c90657e27d41a01e58e2ca2"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_TEST_IO_ADD" ref="ad2dffb618c90657e27d41a01e58e2ca2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_TEST_IO_ADD&nbsp;&nbsp;&nbsp;0x8168</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>I/O Test register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00099">99</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7db4b849a671c01f0d60a12b7aa10a15"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_TEST_IO_AM" ref="a7db4b849a671c01f0d60a12b7aa10a15" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_TEST_IO_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>I/O Test register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00490">490</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="af63ffe8b861d8e1e9fa678a6b3223a5b"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_TEST_IO_DATA_SIZE" ref="af63ffe8b861d8e1e9fa678a6b3223a5b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_TEST_IO_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>I/O Test register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00289">289</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="acb7ae6e8a8c64af621fc2f53a09048d4"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_THRESHOLD_NUM" ref="acb7ae6e8a8c64af621fc2f53a09048d4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_THRESHOLD_NUM&nbsp;&nbsp;&nbsp;8</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Number of threshold registers. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00023">23</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0f56ab6787c637afbe89ea77262f2851"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_TRIGGER_SRC_ENABLE_ADD" ref="a0f56ab6787c637afbe89ea77262f2851" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_TRIGGER_SRC_ENABLE_ADD&nbsp;&nbsp;&nbsp;0x810C</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Trigger source enable register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00086">86</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4ac5d47517ee58b01da9fd863ff8ef7f"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_TRIGGER_SRC_ENABLE_AM" ref="a4ac5d47517ee58b01da9fd863ff8ef7f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_TRIGGER_SRC_ENABLE_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Trigger source enable register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00477">477</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6a9728d4a0b8202ba7b8f1a1da49fef8"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_TRIGGER_SRC_ENABLE_DATA_SIZE" ref="a6a9728d4a0b8202ba7b8f1a1da49fef8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_TRIGGER_SRC_ENABLE_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Trigger source enable register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00276">276</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1a9f5ccbe602c687b20d322e63886dbc"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_VME_CONTROL_ADD" ref="a1a9f5ccbe602c687b20d322e63886dbc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_VME_CONTROL_ADD&nbsp;&nbsp;&nbsp;0xEF00</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>VME Control register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00101">101</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad615aa4830f8dda4582a87a51e3b7871"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_VME_CONTROL_AM" ref="ad615aa4830f8dda4582a87a51e3b7871" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_VME_CONTROL_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>VME Control register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00492">492</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="af242833f9c18e6bd1c1c083088600209"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_VME_CONTROL_DATA_SIZE" ref="af242833f9c18e6bd1c1c083088600209" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_VME_CONTROL_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>VME Control register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00291">291</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a966847098190c541fa3cdee86fee54ad"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_VME_STATUS_ADD" ref="a966847098190c541fa3cdee86fee54ad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_VME_STATUS_ADD&nbsp;&nbsp;&nbsp;0xEF04</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>VME Status register relative address. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00102">102</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6731a8270030bde16388e258326de598"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_VME_STATUS_AM" ref="a6731a8270030bde16388e258326de598" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_VME_STATUS_AM&nbsp;&nbsp;&nbsp;cvA32_S_DATA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>VME Status register address modifier. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00493">493</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1bb56380f4d6fbb5e882e8ee21bf96a0"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_VME_STATUS_DATA_SIZE" ref="a1bb56380f4d6fbb5e882e8ee21bf96a0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVT_V1724_VME_STATUS_DATA_SIZE&nbsp;&nbsp;&nbsp;cvD32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>VME Status register data size. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00292">292</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a48ec65e2efb5b29112f6347e6802b728"></a><!-- doxytag: member="cvt_V1724.h::PACKED_1" ref="a48ec65e2efb5b29112f6347e6802b728" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="union_p_a_c_k_e_d__1.html">PACKED_1</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l01404">1404</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="adb9411aa464b2e48db6dff3786708ce4"></a><!-- doxytag: member="cvt_V1724.h::V1724_FLASH_PAGE_SIZE" ref="adb9411aa464b2e48db6dff3786708ce4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define V1724_FLASH_PAGE_SIZE&nbsp;&nbsp;&nbsp;264</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>V1724 Flash programming V1724 flash page size </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l01267">1267</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1934b4f6cc6ae4e73c24881b59f84552"></a><!-- doxytag: member="cvt_V1724.h::V1724_HEADER_TAG_MSK" ref="a1934b4f6cc6ae4e73c24881b59f84552" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define V1724_HEADER_TAG_MSK&nbsp;&nbsp;&nbsp;0xA0000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The V1724 Header tag msk. </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l01385">1385</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<hr/><h2>Typedef Documentation</h2>
<a class="anchor" id="a73926a747f188e154c78cfb39a272899"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_HEADER" ref="a73926a747f188e154c78cfb39a272899" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef union <a class="el" href="union_p_a_c_k_e_d__1.html">PACKED_1</a>  <a class="el" href="union_c_v_t___v1724___h_e_a_d_e_r.html">CVT_V1724_HEADER</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<hr/><h2>Enumeration Type Documentation</h2>
<a class="anchor" id="ad0d6189acd971bb5193112d6a3c0d287"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_ACQ_CONTROL_ACQ_MODES" ref="ad0d6189acd971bb5193112d6a3c0d287" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="cvt___v1724_8h.html#ad0d6189acd971bb5193112d6a3c0d287">CVT_V1724_ACQ_CONTROL_ACQ_MODES</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CVT_V1724_ACQ_CONTROL_MSK acquisition modes. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="ad0d6189acd971bb5193112d6a3c0d287af3ee124d33623df3a9e6f74237e631e8"></a><!-- doxytag: member="CVT_V1724_ACQCTRL_ACQ_MODE_REGISTER_CTRL" ref="ad0d6189acd971bb5193112d6a3c0d287af3ee124d33623df3a9e6f74237e631e8" args="" -->CVT_V1724_ACQCTRL_ACQ_MODE_REGISTER_CTRL</em>&nbsp;</td><td>
<p>Register controlled acquisition mode </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ad0d6189acd971bb5193112d6a3c0d287a83303dae63483a9d1d41129e763c4e3a"></a><!-- doxytag: member="CVT_V1724_ACQCTRL_ACQ_MODE_S_IN_CTRL" ref="ad0d6189acd971bb5193112d6a3c0d287a83303dae63483a9d1d41129e763c4e3a" args="" -->CVT_V1724_ACQCTRL_ACQ_MODE_S_IN_CTRL</em>&nbsp;</td><td>
<p>S-IN controlled acquisition mode </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ad0d6189acd971bb5193112d6a3c0d287a56065735d52600808941ea4f0992511d"></a><!-- doxytag: member="CVT_V1724_ACQCTRL_ACQ_MODE_S_IN_GATE" ref="ad0d6189acd971bb5193112d6a3c0d287a56065735d52600808941ea4f0992511d" args="" -->CVT_V1724_ACQCTRL_ACQ_MODE_S_IN_GATE</em>&nbsp;</td><td>
<p>S-IN gate acquisition mode </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ad0d6189acd971bb5193112d6a3c0d287a84b1d8630fce22ca7841189be51dd5a2"></a><!-- doxytag: member="CVT_V1724_ACQCTRL_ACQ_MODE_MULTIBOARD_SYNC" ref="ad0d6189acd971bb5193112d6a3c0d287a84b1d8630fce22ca7841189be51dd5a2" args="" -->CVT_V1724_ACQCTRL_ACQ_MODE_MULTIBOARD_SYNC</em>&nbsp;</td><td>
<p>Multiboard sync acquisition mode </p>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l01007">1007</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a80d4820138b4d8c46ee1513539b4a8b2"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_ACQ_CONTROL_MSK" ref="a80d4820138b4d8c46ee1513539b4a8b2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="cvt___v1724_8h.html#a80d4820138b4d8c46ee1513539b4a8b2">CVT_V1724_ACQ_CONTROL_MSK</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CVT_V1724_ACQ_CONTROL register bitmasks. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="a80d4820138b4d8c46ee1513539b4a8b2a86542e78e9f51e082bfcb0931ccfe37c"></a><!-- doxytag: member="CVT_V1724_ACQCTRL_ACQ_MODE_MSK" ref="a80d4820138b4d8c46ee1513539b4a8b2a86542e78e9f51e082bfcb0931ccfe37c" args="" -->CVT_V1724_ACQCTRL_ACQ_MODE_MSK</em>&nbsp;</td><td>
<p>Acqisition mode msk </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a80d4820138b4d8c46ee1513539b4a8b2aa1456c6edc6269375f7bd03491d1a03b"></a><!-- doxytag: member="CVT_V1724_ACQCTRL_START_MSK" ref="a80d4820138b4d8c46ee1513539b4a8b2aa1456c6edc6269375f7bd03491d1a03b" args="" -->CVT_V1724_ACQCTRL_START_MSK</em>&nbsp;</td><td>
<p>0--&gt; Stop acquisition 1--&gt; Start acquisition </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a80d4820138b4d8c46ee1513539b4a8b2af09e28624e832d28ccf7a7fbf004ede1"></a><!-- doxytag: member="CVT_V1724_ACQCTRL_EVENT_COUNTER_ALL_MSK" ref="a80d4820138b4d8c46ee1513539b4a8b2af09e28624e832d28ccf7a7fbf004ede1" args="" -->CVT_V1724_ACQCTRL_EVENT_COUNTER_ALL_MSK</em>&nbsp;</td><td>
<p>0--&gt; Event counter counts only generated and accepted triggers 1--&gt; Event counter counts all generated triggers </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a80d4820138b4d8c46ee1513539b4a8b2adc28d93d9b54b960a3f85a46a81ab326"></a><!-- doxytag: member="CVT_V1724_ACQCTRL_DOWNSAMPLE_MSK" ref="a80d4820138b4d8c46ee1513539b4a8b2adc28d93d9b54b960a3f85a46a81ab326" args="" -->CVT_V1724_ACQCTRL_DOWNSAMPLE_MSK</em>&nbsp;</td><td>
<p>Downsample enable bit </p>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00991">991</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7cae60a99a70e51eacd8ee2beccbfc9a"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_ACQ_STATUS_MSK" ref="a7cae60a99a70e51eacd8ee2beccbfc9a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="cvt___v1724_8h.html#a7cae60a99a70e51eacd8ee2beccbfc9a">CVT_V1724_ACQ_STATUS_MSK</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CVT_V1724_ACQ_STATUS register bitmasks. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="a7cae60a99a70e51eacd8ee2beccbfc9aa4fcc668717a66cc581ee05c5499320f8"></a><!-- doxytag: member="CVT_V1724_ACQSTS_MEB_NOT_EMPTY_MSK" ref="a7cae60a99a70e51eacd8ee2beccbfc9aa4fcc668717a66cc581ee05c5499320f8" args="" -->CVT_V1724_ACQSTS_MEB_NOT_EMPTY_MSK</em>&nbsp;</td><td>
<p>MEB not empty bit </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a7cae60a99a70e51eacd8ee2beccbfc9aaf36e2ea9568cadcfe9b20997a5318ee1"></a><!-- doxytag: member="CVT_V1724_ACQSTS_MEB_FULL_MSK" ref="a7cae60a99a70e51eacd8ee2beccbfc9aaf36e2ea9568cadcfe9b20997a5318ee1" args="" -->CVT_V1724_ACQSTS_MEB_FULL_MSK</em>&nbsp;</td><td>
<p>MEB full bit </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a7cae60a99a70e51eacd8ee2beccbfc9aaa5ece91d8a6ab3bca680b62a173cb1f4"></a><!-- doxytag: member="CVT_V1724_ACQSTS_RUN_MSK" ref="a7cae60a99a70e51eacd8ee2beccbfc9aaa5ece91d8a6ab3bca680b62a173cb1f4" args="" -->CVT_V1724_ACQSTS_RUN_MSK</em>&nbsp;</td><td>
<p>Run status bit </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a7cae60a99a70e51eacd8ee2beccbfc9aad26d4f9be7a7dcb35dd83dcdb0b40009"></a><!-- doxytag: member="CVT_V1724_ACQSTS_EVENT_RDY_MSK" ref="a7cae60a99a70e51eacd8ee2beccbfc9aad26d4f9be7a7dcb35dd83dcdb0b40009" args="" -->CVT_V1724_ACQSTS_EVENT_RDY_MSK</em>&nbsp;</td><td>
<p>Event ready bit </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a7cae60a99a70e51eacd8ee2beccbfc9aa46adf10958a2c04df2573dd3e576dc57"></a><!-- doxytag: member="CVT_V1724_ACQSTS_EVENT_FULL_MSK" ref="a7cae60a99a70e51eacd8ee2beccbfc9aa46adf10958a2c04df2573dd3e576dc57" args="" -->CVT_V1724_ACQSTS_EVENT_FULL_MSK</em>&nbsp;</td><td>
<p>Event full bit </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a7cae60a99a70e51eacd8ee2beccbfc9aa2481989ecc63dfc4d505ad94545bbbc0"></a><!-- doxytag: member="CVT_V1724_ACQSTS_CLKEXT_MSK" ref="a7cae60a99a70e51eacd8ee2beccbfc9aa2481989ecc63dfc4d505ad94545bbbc0" args="" -->CVT_V1724_ACQSTS_CLKEXT_MSK</em>&nbsp;</td><td>
<p>External clock bit </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a7cae60a99a70e51eacd8ee2beccbfc9aa14c21d563d919f3cfb2accb1b44f3ad2"></a><!-- doxytag: member="CVT_V1724_ACQSTS_PLL_BYPASS_MSK" ref="a7cae60a99a70e51eacd8ee2beccbfc9aa14c21d563d919f3cfb2accb1b44f3ad2" args="" -->CVT_V1724_ACQSTS_PLL_BYPASS_MSK</em>&nbsp;</td><td>
<p>PLL Bypass bit </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a7cae60a99a70e51eacd8ee2beccbfc9aa1660a320c623314c696d1a2dd4160d5b"></a><!-- doxytag: member="CVT_V1724_ACQSTS_PLL_STATUS_MSK" ref="a7cae60a99a70e51eacd8ee2beccbfc9aa1660a320c623314c696d1a2dd4160d5b" args="" -->CVT_V1724_ACQSTS_PLL_STATUS_MSK</em>&nbsp;</td><td>
<p>PLL Status bit </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a7cae60a99a70e51eacd8ee2beccbfc9aa77ea618869a5afef93f4142b8dd1376b"></a><!-- doxytag: member="CVT_V1724_ACQSTS_S_IN_MSK" ref="a7cae60a99a70e51eacd8ee2beccbfc9aa77ea618869a5afef93f4142b8dd1376b" args="" -->CVT_V1724_ACQSTS_S_IN_MSK</em>&nbsp;</td><td>
<p>S-IN status bit </p>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l01020">1020</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab563f201c98af67ec739f5ca85cac62a"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_BOARD_INFO_MSK" ref="ab563f201c98af67ec739f5ca85cac62a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="cvt___v1724_8h.html#ab563f201c98af67ec739f5ca85cac62a">CVT_V1724_BOARD_INFO_MSK</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CVT_V1724_BOARD_INFO register bitmasks. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="ab563f201c98af67ec739f5ca85cac62aa76f5f62efbd7c545909828915265a0e5"></a><!-- doxytag: member="CVT_V1724_BRDINF_ID_MSK" ref="ab563f201c98af67ec739f5ca85cac62aa76f5f62efbd7c545909828915265a0e5" args="" -->CVT_V1724_BRDINF_ID_MSK</em>&nbsp;</td><td>
<p>Board info ID bits <a class="el" href="cvt___v1724_8h.html#a4379831f05b7b9a82ec8d2fd03e9e610">CVT_V17XX_TYPES</a> </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ab563f201c98af67ec739f5ca85cac62aa4f4174a9f8b1c2021093dedf5921b165"></a><!-- doxytag: member="CVT_V1724_BRDINF_CH_BLOCK_SIZE_MUL_MSK" ref="ab563f201c98af67ec739f5ca85cac62aa4f4174a9f8b1c2021093dedf5921b165" args="" -->CVT_V1724_BRDINF_CH_BLOCK_SIZE_MUL_MSK</em>&nbsp;</td><td>
<p>Channel block size multiplier bits (as multiple of 256K WORD 32) </p>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00976">976</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4bed56eb1100c050246b0f04ea56cacc"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_BROAD_CH_CONTROL_MSK" ref="a4bed56eb1100c050246b0f04ea56cacc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="cvt___v1724_8h.html#a4bed56eb1100c050246b0f04ea56cacc">CVT_V1724_BROAD_CH_CONTROL_MSK</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CVT_V1724_BROAD_CH_CTRL: Control register bitmasks. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="a4bed56eb1100c050246b0f04ea56cacca21ce2df17edf318951d9ee0a0c181800"></a><!-- doxytag: member="CVT_V1724_BROAD_CHCTRL_GATE_MODE_MSK" ref="a4bed56eb1100c050246b0f04ea56cacca21ce2df17edf318951d9ee0a0c181800" args="" -->CVT_V1724_BROAD_CHCTRL_GATE_MODE_MSK</em>&nbsp;</td><td>
<p>Gate mode bit ( 0 --&gt; Window mode, 1 --&gt; Single mode ) </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a4bed56eb1100c050246b0f04ea56cacca2fd843eeafc9c4552bf43749607dc84e"></a><!-- doxytag: member="CVT_V1724_BROAD_CHCTRL_TRG_OVERLAP_MSK" ref="a4bed56eb1100c050246b0f04ea56cacca2fd843eeafc9c4552bf43749607dc84e" args="" -->CVT_V1724_BROAD_CHCTRL_TRG_OVERLAP_MSK</em>&nbsp;</td><td>
<p>Trigger Overlapping enable bit </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a4bed56eb1100c050246b0f04ea56caccac0544d3898054f36c0d14a2b21fde19a"></a><!-- doxytag: member="CVT_V1724_BROAD_CHCTRL_MEM_TEST_ENABLE_MSK" ref="a4bed56eb1100c050246b0f04ea56caccac0544d3898054f36c0d14a2b21fde19a" args="" -->CVT_V1724_BROAD_CHCTRL_MEM_TEST_ENABLE_MSK</em>&nbsp;</td><td>
<p>Memory test enabled bit </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a4bed56eb1100c050246b0f04ea56caccac03e37d02ea3bc64a8df3c59163d99c5"></a><!-- doxytag: member="CVT_V1724_BROAD_CHCTRL_MEM_ACC_MODE_MSK" ref="a4bed56eb1100c050246b0f04ea56caccac03e37d02ea3bc64a8df3c59163d99c5" args="" -->CVT_V1724_BROAD_CHCTRL_MEM_ACC_MODE_MSK</em>&nbsp;</td><td>
<p>Memory Access mode bit ( 0 --&gt; random access mode, 1--&gt; sequential access mode) </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a4bed56eb1100c050246b0f04ea56cacca45ce5489fb3689c089db0529739ee9ab"></a><!-- doxytag: member="CVT_V1724_BROAD_CHCTRL_TRG_OUT_THR_MSK" ref="a4bed56eb1100c050246b0f04ea56cacca45ce5489fb3689c089db0529739ee9ab" args="" -->CVT_V1724_BROAD_CHCTRL_TRG_OUT_THR_MSK</em>&nbsp;</td><td>
<p>Trigger Output Threshold mode bit ( 0 --&gt; Over, 1 --&gt; Under) </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a4bed56eb1100c050246b0f04ea56cacca26c64d69f295985f2b046210158583e6"></a><!-- doxytag: member="CVT_V1724_BROAD_CHCTRL_DES_MODE_MSK" ref="a4bed56eb1100c050246b0f04ea56cacca26c64d69f295985f2b046210158583e6" args="" -->CVT_V1724_BROAD_CHCTRL_DES_MODE_MSK</em>&nbsp;</td><td>
<p>Switch to des mode (4 channel mode) ( 0 --&gt; Normal mode , 1 --&gt; Des mode) (V1731 only) </p>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00940">940</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="aae8a9cef894c43df8a16d8b691ff8c87"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_BROAD_CH_RND_ACC_MSK" ref="aae8a9cef894c43df8a16d8b691ff8c87" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="cvt___v1724_8h.html#aae8a9cef894c43df8a16d8b691ff8c87">CVT_V1724_BROAD_CH_RND_ACC_MSK</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CVT_V1724_BROAD_CH_RND_ACC register bitmasks. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="aae8a9cef894c43df8a16d8b691ff8c87a37c437c9db9eacb1fdca75c6dff90419"></a><!-- doxytag: member="CVT_V1724_BROAD_CHRNDACC_BLOCK_ADD_MSK" ref="aae8a9cef894c43df8a16d8b691ff8c87a37c437c9db9eacb1fdca75c6dff90419" args="" -->CVT_V1724_BROAD_CHRNDACC_BLOCK_ADD_MSK</em>&nbsp;</td><td>
<p>Address of Block to be read bits </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aae8a9cef894c43df8a16d8b691ff8c87ab7a0afa3afae602f2c1652b5a29e6e0a"></a><!-- doxytag: member="CVT_V1724_BROAD_CHRNDACC_SAMPLE_NUM_MSK" ref="aae8a9cef894c43df8a16d8b691ff8c87ab7a0afa3afae602f2c1652b5a29e6e0a" args="" -->CVT_V1724_BROAD_CHRNDACC_SAMPLE_NUM_MSK</em>&nbsp;</td><td>
<p>Number of samples to be read bits </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aae8a9cef894c43df8a16d8b691ff8c87af73737602af947c73314346cf06eaf8e"></a><!-- doxytag: member="CVT_V1724_BROAD_CHRNDACC_OFFSET_MSK" ref="aae8a9cef894c43df8a16d8b691ff8c87af73737602af947c73314346cf06eaf8e" args="" -->CVT_V1724_BROAD_CHRNDACC_OFFSET_MSK</em>&nbsp;</td><td>
<p>Offset of Address Data to be read bits </p>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00955">955</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="afadcb8683a094b5373045f7e12c0795d"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH_ADC_CONF_MSK" ref="afadcb8683a094b5373045f7e12c0795d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="cvt___v1724_8h.html#afadcb8683a094b5373045f7e12c0795d">CVT_V1724_CH_ADC_CONF_MSK</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC CH Configuration register bitmasks for V1724/V1720 only. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="afadcb8683a094b5373045f7e12c0795da20f59c8d11c2ba186f798dacf43c46dc"></a><!-- doxytag: member="CVT_V1724_CHADCCONF_DITHER_MSK" ref="afadcb8683a094b5373045f7e12c0795da20f59c8d11c2ba186f798dacf43c46dc" args="" -->CVT_V1724_CHADCCONF_DITHER_MSK</em>&nbsp;</td><td>
<p>CH ADC Dither bit </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="afadcb8683a094b5373045f7e12c0795daac92ae9d2b4d116201247f92ba7923a0"></a><!-- doxytag: member="CVT_V1724_CHADCCONF_CLK_DUTY_STAB_MSK" ref="afadcb8683a094b5373045f7e12c0795daac92ae9d2b4d116201247f92ba7923a0" args="" -->CVT_V1724_CHADCCONF_CLK_DUTY_STAB_MSK</em>&nbsp;</td><td>
<p>CH ADC Clock Duty cycle stabilizer bit </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="afadcb8683a094b5373045f7e12c0795da5eb49d6730ae5b7a240720f2b24058f3"></a><!-- doxytag: member="CVT_V1724_CHADCCONF_RND_MSK" ref="afadcb8683a094b5373045f7e12c0795da5eb49d6730ae5b7a240720f2b24058f3" args="" -->CVT_V1724_CHADCCONF_RND_MSK</em>&nbsp;</td><td>
<p>CH ADC Output Randomize bit </p>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l01055">1055</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="aca75ed8763e4793e790bd2ced8a0a8cf"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH_ADC_CONF_MSK_2" ref="aca75ed8763e4793e790bd2ced8a0a8cf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="cvt___v1724_8h.html#aca75ed8763e4793e790bd2ced8a0a8cf">CVT_V1724_CH_ADC_CONF_MSK_2</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC CH Configuration register bitmasks for V1731/V1721 only. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="aca75ed8763e4793e790bd2ced8a0a8cfa73825dd68b0ef142d8201ca36855e3d3"></a><!-- doxytag: member="CVT_V1724_CHADCCONF_CAL_MSK_2" ref="aca75ed8763e4793e790bd2ced8a0a8cfa73825dd68b0ef142d8201ca36855e3d3" args="" -->CVT_V1724_CHADCCONF_CAL_MSK_2</em>&nbsp;</td><td>
<p>CH ADC calibration bit </p>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l01067">1067</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a05cc0a0adcaf23cf69dde31ccf673089"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH_ENABLE_MSK" ref="a05cc0a0adcaf23cf69dde31ccf673089" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="cvt___v1724_8h.html#a05cc0a0adcaf23cf69dde31ccf673089">CVT_V1724_CH_ENABLE_MSK</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CVT_V1724_CH_ENABLE register bitmasks. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="a05cc0a0adcaf23cf69dde31ccf673089aad5dcd729f301ec2e4024511f8c6aa79"></a><!-- doxytag: member="CVT_V1724_CHEN_CH0_MSK" ref="a05cc0a0adcaf23cf69dde31ccf673089aad5dcd729f301ec2e4024511f8c6aa79" args="" -->CVT_V1724_CHEN_CH0_MSK</em>&nbsp;</td><td>
<p>Enable CH 0 bit </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a05cc0a0adcaf23cf69dde31ccf673089ab9135665da718fac4f82d970c5eeb4fe"></a><!-- doxytag: member="CVT_V1724_CHEN_CH1_MSK" ref="a05cc0a0adcaf23cf69dde31ccf673089ab9135665da718fac4f82d970c5eeb4fe" args="" -->CVT_V1724_CHEN_CH1_MSK</em>&nbsp;</td><td>
<p>Enable CH 1 bit </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a05cc0a0adcaf23cf69dde31ccf673089a92ec0f0420901c6dbbeebfd81dfcec56"></a><!-- doxytag: member="CVT_V1724_CHEN_CH2_MSK" ref="a05cc0a0adcaf23cf69dde31ccf673089a92ec0f0420901c6dbbeebfd81dfcec56" args="" -->CVT_V1724_CHEN_CH2_MSK</em>&nbsp;</td><td>
<p>Enable CH 2 bit </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a05cc0a0adcaf23cf69dde31ccf673089a015c7043972828aecebd0c510e9ae9bf"></a><!-- doxytag: member="CVT_V1724_CHEN_CH3_MSK" ref="a05cc0a0adcaf23cf69dde31ccf673089a015c7043972828aecebd0c510e9ae9bf" args="" -->CVT_V1724_CHEN_CH3_MSK</em>&nbsp;</td><td>
<p>Enable CH 3 bit </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a05cc0a0adcaf23cf69dde31ccf673089acf88526fef1fa98c451b1c35885d6936"></a><!-- doxytag: member="CVT_V1724_CHEN_CH4_MSK" ref="a05cc0a0adcaf23cf69dde31ccf673089acf88526fef1fa98c451b1c35885d6936" args="" -->CVT_V1724_CHEN_CH4_MSK</em>&nbsp;</td><td>
<p>Enable CH 4 bit </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a05cc0a0adcaf23cf69dde31ccf673089afe06879a9f180de875be604ed8150685"></a><!-- doxytag: member="CVT_V1724_CHEN_CH5_MSK" ref="a05cc0a0adcaf23cf69dde31ccf673089afe06879a9f180de875be604ed8150685" args="" -->CVT_V1724_CHEN_CH5_MSK</em>&nbsp;</td><td>
<p>Enable CH 5 bit </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a05cc0a0adcaf23cf69dde31ccf673089aedc4a924ab0ea2e50d7fcc3e9727d2d3"></a><!-- doxytag: member="CVT_V1724_CHEN_CH6_MSK" ref="a05cc0a0adcaf23cf69dde31ccf673089aedc4a924ab0ea2e50d7fcc3e9727d2d3" args="" -->CVT_V1724_CHEN_CH6_MSK</em>&nbsp;</td><td>
<p>Enable CH 6 bit </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a05cc0a0adcaf23cf69dde31ccf673089a6fc1cac78c772b39139224c47f12a5ce"></a><!-- doxytag: member="CVT_V1724_CHEN_CH7_MSK" ref="a05cc0a0adcaf23cf69dde31ccf673089a6fc1cac78c772b39139224c47f12a5ce" args="" -->CVT_V1724_CHEN_CH7_MSK</em>&nbsp;</td><td>
<p>Enable CH 7 bit </p>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l01038">1038</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3d1f47ad6e5086a6b735a48b531692c2"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_CH_STATUS_MSK" ref="a3d1f47ad6e5086a6b735a48b531692c2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="cvt___v1724_8h.html#a3d1f47ad6e5086a6b735a48b531692c2">CVT_V1724_CH_STATUS_MSK</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH status register bitmasks. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="a3d1f47ad6e5086a6b735a48b531692c2a18615a0a61279ef9e8b52d4449fb6806"></a><!-- doxytag: member="CVT_V1724_CHSTS_FIFO_FULL_MSK" ref="a3d1f47ad6e5086a6b735a48b531692c2a18615a0a61279ef9e8b52d4449fb6806" args="" -->CVT_V1724_CHSTS_FIFO_FULL_MSK</em>&nbsp;</td><td>
<p>CH Descriptor FIFO full Status bit </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a3d1f47ad6e5086a6b735a48b531692c2a7e759bc28a36ebe63da1536c35b90ba1"></a><!-- doxytag: member="CVT_V1724_CHSTS_FIFO_EMPTY_MSK" ref="a3d1f47ad6e5086a6b735a48b531692c2a7e759bc28a36ebe63da1536c35b90ba1" args="" -->CVT_V1724_CHSTS_FIFO_EMPTY_MSK</em>&nbsp;</td><td>
<p>CH Descriptor FIFO empty Status bit </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a3d1f47ad6e5086a6b735a48b531692c2afb5a41b134ad6288e38e9d06971c208d"></a><!-- doxytag: member="CVT_V1724_CHSTS_DAC_BUSY_MSK" ref="a3d1f47ad6e5086a6b735a48b531692c2afb5a41b134ad6288e38e9d06971c208d" args="" -->CVT_V1724_CHSTS_DAC_BUSY_MSK</em>&nbsp;</td><td>
<p>CH DAC Busy Status bit </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a3d1f47ad6e5086a6b735a48b531692c2a933afe1111056b77513c7b1ab896dbb9"></a><!-- doxytag: member="CVT_V1724_CHSTS_BIST_END_MSK" ref="a3d1f47ad6e5086a6b735a48b531692c2a933afe1111056b77513c7b1ab896dbb9" args="" -->CVT_V1724_CHSTS_BIST_END_MSK</em>&nbsp;</td><td>
<p>CH BIST end Status bit </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a3d1f47ad6e5086a6b735a48b531692c2ac7405650db946f19ab8d24a5bf304a85"></a><!-- doxytag: member="CVT_V1724_CHSTS_BIST_OK_MSK" ref="a3d1f47ad6e5086a6b735a48b531692c2ac7405650db946f19ab8d24a5bf304a85" args="" -->CVT_V1724_CHSTS_BIST_OK_MSK</em>&nbsp;</td><td>
<p>CH BIST result bit </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a3d1f47ad6e5086a6b735a48b531692c2a3247d27dc37553b81d4cd7ebe41c1144"></a><!-- doxytag: member="CVT_V1724_CHSTS_BLOCK_REM_OK_MSK" ref="a3d1f47ad6e5086a6b735a48b531692c2a3247d27dc37553b81d4cd7ebe41c1144" args="" -->CVT_V1724_CHSTS_BLOCK_REM_OK_MSK</em>&nbsp;</td><td>
<p>CH Block Remove result bit </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a3d1f47ad6e5086a6b735a48b531692c2a85e397e31bce3b096221292a94452cf6"></a><!-- doxytag: member="CVT_V1724_CHSTS_CAL_RUN_MSK" ref="a3d1f47ad6e5086a6b735a48b531692c2a85e397e31bce3b096221292a94452cf6" args="" -->CVT_V1724_CHSTS_CAL_RUN_MSK</em>&nbsp;</td><td>
<p>CH calibration run bit ( 1 = calibration completed ) (V1731/V1721 only) </p>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l01137">1137</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa8c19afbb956423407aa0c4b98b71315"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_DAC_CONF_MSK" ref="aa8c19afbb956423407aa0c4b98b71315" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="cvt___v1724_8h.html#aa8c19afbb956423407aa0c4b98b71315">CVT_V1724_DAC_CONF_MSK</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CH DAC data configuration register bitmasks. </p>
<dl class="todo"><dt><b><a class="el" href="todo.html#_todo000003">Todo:</a></b></dt><dd>Bits to define </dd></dl>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="aa8c19afbb956423407aa0c4b98b71315a5e71c114e409bde7c6b45bc76be2e307"></a><!-- doxytag: member="CVT_V1724_CHDAC_DATA_MSK" ref="aa8c19afbb956423407aa0c4b98b71315a5e71c114e409bde7c6b45bc76be2e307" args="" -->CVT_V1724_CHDAC_DATA_MSK</em>&nbsp;</td><td>
<p>DAC data bits </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa8c19afbb956423407aa0c4b98b71315a5c0f1b35e6544032abb8f72e7db4fdda"></a><!-- doxytag: member="CVT_V1724_CHDAC_SET_A_MSK" ref="aa8c19afbb956423407aa0c4b98b71315a5c0f1b35e6544032abb8f72e7db4fdda" args="" -->CVT_V1724_CHDAC_SET_A_MSK</em>&nbsp;</td><td>
<p>Set data for DAC A </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa8c19afbb956423407aa0c4b98b71315a9ef2b4abf5323a229e52b888147c75a8"></a><!-- doxytag: member="CVT_V1724_CHDAC_SET_B_MSK" ref="aa8c19afbb956423407aa0c4b98b71315a9ef2b4abf5323a229e52b888147c75a8" args="" -->CVT_V1724_CHDAC_SET_B_MSK</em>&nbsp;</td><td>
<p>Set data for DAC B </p>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l01122">1122</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="adb402d7954f75305a3578e867ae4e5fd"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_EXTCLOCK" ref="adb402d7954f75305a3578e867ae4e5fd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="cvt___v1724_8h.html#adb402d7954f75305a3578e867ae4e5fd">CVT_V1724_EXTCLOCK</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>External clock allowed values. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="adb402d7954f75305a3578e867ae4e5fdae0b6b8b3c7abefa9ed6da72193dd5920"></a><!-- doxytag: member="CVT_V1724_EXTCLK_10000KHz" ref="adb402d7954f75305a3578e867ae4e5fdae0b6b8b3c7abefa9ed6da72193dd5920" args="" -->CVT_V1724_EXTCLK_10000KHz</em>&nbsp;</td><td>
<p>10 MHz </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="adb402d7954f75305a3578e867ae4e5fdabce185a2fce0d794559172d9d5c6e73d"></a><!-- doxytag: member="CVT_V1724_EXTCLK_40000KHz" ref="adb402d7954f75305a3578e867ae4e5fdabce185a2fce0d794559172d9d5c6e73d" args="" -->CVT_V1724_EXTCLK_40000KHz</em>&nbsp;</td><td>
<p>40 MHz </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="adb402d7954f75305a3578e867ae4e5fda07ea24090cc0d6ad707f8e8a9e36a1a0"></a><!-- doxytag: member="CVT_V1724_EXTCLK_50000KHz" ref="adb402d7954f75305a3578e867ae4e5fda07ea24090cc0d6ad707f8e8a9e36a1a0" args="" -->CVT_V1724_EXTCLK_50000KHz</em>&nbsp;</td><td>
<p>50 MHz </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="adb402d7954f75305a3578e867ae4e5fda60171f22d6e7bc93153b441fee58a067"></a><!-- doxytag: member="CVT_V1724_EXTCLK_62500KHz" ref="adb402d7954f75305a3578e867ae4e5fda60171f22d6e7bc93153b441fee58a067" args="" -->CVT_V1724_EXTCLK_62500KHz</em>&nbsp;</td><td>
<p>62.5 MHz </p>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l01173">1173</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="aff204a083d15c61a6aa077d2edb4d01b"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_FLASH_BANK" ref="aff204a083d15c61a6aa077d2edb4d01b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="cvt___v1724_8h.html#aff204a083d15c61a6aa077d2edb4d01b">CVT_V1724_FLASH_BANK</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>V1724 Flash banks. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="aff204a083d15c61a6aa077d2edb4d01ba40a6fce525e64df3141224bd2ab93333"></a><!-- doxytag: member="CVT_V1724_ROM_FLASH_PAGE" ref="aff204a083d15c61a6aa077d2edb4d01ba40a6fce525e64df3141224bd2ab93333" args="" -->CVT_V1724_ROM_FLASH_PAGE</em>&nbsp;</td><td>
<p>V1724 ROM flash bank </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aff204a083d15c61a6aa077d2edb4d01baed4c3c6accc35577b982b7bc491f975e"></a><!-- doxytag: member="CVT_V1724_PLL_FLASH_PAGE" ref="aff204a083d15c61a6aa077d2edb4d01baed4c3c6accc35577b982b7bc491f975e" args="" -->CVT_V1724_PLL_FLASH_PAGE</em>&nbsp;</td><td>
<p>V1724 PLL flash bank </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aff204a083d15c61a6aa077d2edb4d01baa1f807bd9e499375ac19732df1cef036"></a><!-- doxytag: member="CVT_V1724_FB_STANDARD" ref="aff204a083d15c61a6aa077d2edb4d01baa1f807bd9e499375ac19732df1cef036" args="" -->CVT_V1724_FB_STANDARD</em>&nbsp;</td><td>
<p>V1724 firmware standard flash bank </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aff204a083d15c61a6aa077d2edb4d01ba35e9749d288b6ddf939e01d50e38581c"></a><!-- doxytag: member="CVT_V1724_FB_BACKUP" ref="aff204a083d15c61a6aa077d2edb4d01ba35e9749d288b6ddf939e01d50e38581c" args="" -->CVT_V1724_FB_BACKUP</em>&nbsp;</td><td>
<p>V1724 firmware backup flash bank </p>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l01288">1288</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a949714aeb6590be612e3c6ee5bcb70ad"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_FLASH_EN_MSK" ref="a949714aeb6590be612e3c6ee5bcb70ad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="cvt___v1724_8h.html#a949714aeb6590be612e3c6ee5bcb70ad">CVT_V1724_FLASH_EN_MSK</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Flash enable register bitmasks. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="a949714aeb6590be612e3c6ee5bcb70adab0a8e1f21a4be80d1fed3514934ad262"></a><!-- doxytag: member="CVT_V1724_FLEN_EN_MSK" ref="a949714aeb6590be612e3c6ee5bcb70adab0a8e1f21a4be80d1fed3514934ad262" args="" -->CVT_V1724_FLEN_EN_MSK</em>&nbsp;</td><td>
<p>Flash enable bit </p>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l01301">1301</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7063f7d030014395f10f06ecdc921cb2"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_FLASH_OPCODES" ref="a7063f7d030014395f10f06ecdc921cb2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="cvt___v1724_8h.html#a7063f7d030014395f10f06ecdc921cb2">CVT_V1724_FLASH_OPCODES</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>V1724 Flash register opcodes. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="a7063f7d030014395f10f06ecdc921cb2aa871bb927098180dfc686c5f001fe4f2"></a><!-- doxytag: member="CVT_V1724_FOP_PAGE_ERASE" ref="a7063f7d030014395f10f06ecdc921cb2aa871bb927098180dfc686c5f001fe4f2" args="" -->CVT_V1724_FOP_PAGE_ERASE</em>&nbsp;</td><td>
<p>V1724 flash page erase </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a7063f7d030014395f10f06ecdc921cb2a0ca89062b42eb7285189445bb2de69a9"></a><!-- doxytag: member="CVT_V1724_FOP_PAGE_PROG_TH_BUF1" ref="a7063f7d030014395f10f06ecdc921cb2a0ca89062b42eb7285189445bb2de69a9" args="" -->CVT_V1724_FOP_PAGE_PROG_TH_BUF1</em>&nbsp;</td><td>
<p>V1724 flash page write </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a7063f7d030014395f10f06ecdc921cb2a0755e13d1ea320165937bafc7ac2d091"></a><!-- doxytag: member="CVT_V1724_FOP_PAGE_READ" ref="a7063f7d030014395f10f06ecdc921cb2a0755e13d1ea320165937bafc7ac2d091" args="" -->CVT_V1724_FOP_PAGE_READ</em>&nbsp;</td><td>
<p>V1724 flash page read </p>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l01275">1275</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a20566a1614642f1f0fc8c40fc38efd10"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_FP_TRIGGER_OUT_ENABLE_MSK" ref="a20566a1614642f1f0fc8c40fc38efd10" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="cvt___v1724_8h.html#a20566a1614642f1f0fc8c40fc38efd10">CVT_V1724_FP_TRIGGER_OUT_ENABLE_MSK</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Front Panel Trigger Out enable bitmasks. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="a20566a1614642f1f0fc8c40fc38efd10a20050df77abb7b9810176550c1c9dfb5"></a><!-- doxytag: member="CVT_V1724_FPTRGEN_CH0_MSK" ref="a20566a1614642f1f0fc8c40fc38efd10a20050df77abb7b9810176550c1c9dfb5" args="" -->CVT_V1724_FPTRGEN_CH0_MSK</em>&nbsp;</td><td>
<p>Enable CH 0 trigger bit </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a20566a1614642f1f0fc8c40fc38efd10aced5d277b70e3259e05f1978513c2297"></a><!-- doxytag: member="CVT_V1724_FPTRGEN_CH1_MSK" ref="a20566a1614642f1f0fc8c40fc38efd10aced5d277b70e3259e05f1978513c2297" args="" -->CVT_V1724_FPTRGEN_CH1_MSK</em>&nbsp;</td><td>
<p>Enable CH 1 trigger bit </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a20566a1614642f1f0fc8c40fc38efd10a70758f7b57fc74dd4ceb9cbcc9295020"></a><!-- doxytag: member="CVT_V1724_FPTRGEN_CH2_MSK" ref="a20566a1614642f1f0fc8c40fc38efd10a70758f7b57fc74dd4ceb9cbcc9295020" args="" -->CVT_V1724_FPTRGEN_CH2_MSK</em>&nbsp;</td><td>
<p>Enable CH 2 trigger bit </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a20566a1614642f1f0fc8c40fc38efd10ac3daba1c880a3477a3b9a94903ddefa1"></a><!-- doxytag: member="CVT_V1724_FPTRGEN_CH3_MSK" ref="a20566a1614642f1f0fc8c40fc38efd10ac3daba1c880a3477a3b9a94903ddefa1" args="" -->CVT_V1724_FPTRGEN_CH3_MSK</em>&nbsp;</td><td>
<p>Enable CH 3 trigger bit </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a20566a1614642f1f0fc8c40fc38efd10acaf15975c4c737eb3b7e3c067366e7bc"></a><!-- doxytag: member="CVT_V1724_FPTRGEN_CH4_MSK" ref="a20566a1614642f1f0fc8c40fc38efd10acaf15975c4c737eb3b7e3c067366e7bc" args="" -->CVT_V1724_FPTRGEN_CH4_MSK</em>&nbsp;</td><td>
<p>Enable CH 4 trigger bit </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a20566a1614642f1f0fc8c40fc38efd10a649e8db97c880188180494723ec98c7f"></a><!-- doxytag: member="CVT_V1724_FPTRGEN_CH5_MSK" ref="a20566a1614642f1f0fc8c40fc38efd10a649e8db97c880188180494723ec98c7f" args="" -->CVT_V1724_FPTRGEN_CH5_MSK</em>&nbsp;</td><td>
<p>Enable CH 5 trigger bit </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a20566a1614642f1f0fc8c40fc38efd10aa6fb07a57649a8e1b08b46c021d58389"></a><!-- doxytag: member="CVT_V1724_FPTRGEN_CH6_MSK" ref="a20566a1614642f1f0fc8c40fc38efd10aa6fb07a57649a8e1b08b46c021d58389" args="" -->CVT_V1724_FPTRGEN_CH6_MSK</em>&nbsp;</td><td>
<p>Enable CH 6 trigger bit </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a20566a1614642f1f0fc8c40fc38efd10a4e5d2d164a3fea1afa0b10c3698e4edf"></a><!-- doxytag: member="CVT_V1724_FPTRGEN_CH7_MSK" ref="a20566a1614642f1f0fc8c40fc38efd10a4e5d2d164a3fea1afa0b10c3698e4edf" args="" -->CVT_V1724_FPTRGEN_CH7_MSK</em>&nbsp;</td><td>
<p>Enable CH 7 trigger bit </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a20566a1614642f1f0fc8c40fc38efd10a31fcdca803c54a3790056ce8b7f78f5d"></a><!-- doxytag: member="CVT_V1724_FPTRGEN_EXT_MSK" ref="a20566a1614642f1f0fc8c40fc38efd10a31fcdca803c54a3790056ce8b7f78f5d" args="" -->CVT_V1724_FPTRGEN_EXT_MSK</em>&nbsp;</td><td>
<p>External trigger enable bit </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a20566a1614642f1f0fc8c40fc38efd10a17a563c2ed0bead4bddfc2592bc6e642"></a><!-- doxytag: member="CVT_V1724_FPTRGEN_SW_MSK" ref="a20566a1614642f1f0fc8c40fc38efd10a17a563c2ed0bead4bddfc2592bc6e642" args="" -->CVT_V1724_FPTRGEN_SW_MSK</em>&nbsp;</td><td>
<p>Software trigger enable bit </p>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00921">921</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab6230228d922c1b5762da61cebc22deb"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_FRONT_PANEL_IO_CTRL_MSK" ref="ab6230228d922c1b5762da61cebc22deb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="cvt___v1724_8h.html#ab6230228d922c1b5762da61cebc22deb">CVT_V1724_FRONT_PANEL_IO_CTRL_MSK</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Front Panel IO control register bitmasks. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="ab6230228d922c1b5762da61cebc22debac812e03b50555af7b8a25c812112b7d1"></a><!-- doxytag: member="CVT_V1724_FPIO_CTRL_TTL_MSK" ref="ab6230228d922c1b5762da61cebc22debac812e03b50555af7b8a25c812112b7d1" args="" -->CVT_V1724_FPIO_CTRL_TTL_MSK</em>&nbsp;</td><td>
<p>TTL/NIM external signal bit </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ab6230228d922c1b5762da61cebc22deba96eee00e9b89d9fee7133d01cdce1353"></a><!-- doxytag: member="CVT_V1724_FPIO_CTRL_OUT_DIS_MSK" ref="ab6230228d922c1b5762da61cebc22deba96eee00e9b89d9fee7133d01cdce1353" args="" -->CVT_V1724_FPIO_CTRL_OUT_DIS_MSK</em>&nbsp;</td><td>
<p>Output disable bit </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ab6230228d922c1b5762da61cebc22debab8f9a564ff2a6a185556b63f6403709c"></a><!-- doxytag: member="CVT_V1724_FPIO_CTRL_DIR_MSK" ref="ab6230228d922c1b5762da61cebc22debab8f9a564ff2a6a185556b63f6403709c" args="" -->CVT_V1724_FPIO_CTRL_DIR_MSK</em>&nbsp;</td><td>
<p>Direction msk </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ab6230228d922c1b5762da61cebc22deba7dc4acc4c26c979ebb636dd2c766242a"></a><!-- doxytag: member="CVT_V1724_FPIO_CTRL_MODE_MSK" ref="ab6230228d922c1b5762da61cebc22deba7dc4acc4c26c979ebb636dd2c766242a" args="" -->CVT_V1724_FPIO_CTRL_MODE_MSK</em>&nbsp;</td><td>
<p>Mode msk ( bit 0x00000100 is don't care ) </p>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l01090">1090</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a37c48d2968d7610521a8d452579f1d90"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_FRONT_PANEL_IO_MODES" ref="a37c48d2968d7610521a8d452579f1d90" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="cvt___v1724_8h.html#a37c48d2968d7610521a8d452579f1d90">CVT_V1724_FRONT_PANEL_IO_MODES</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Front Panel IO modes. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="a37c48d2968d7610521a8d452579f1d90a52d5061ab0049b1ee71a997cdc52f536"></a><!-- doxytag: member="CVT_V1724_FPIO_MODES_GPIO" ref="a37c48d2968d7610521a8d452579f1d90a52d5061ab0049b1ee71a997cdc52f536" args="" -->CVT_V1724_FPIO_MODES_GPIO</em>&nbsp;</td><td>
<p>General purpose IO </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a37c48d2968d7610521a8d452579f1d90ad992305b569b4e1ca0491c1a7d4dc1f6"></a><!-- doxytag: member="CVT_V1724_FPIO_MODES_PROGIO" ref="a37c48d2968d7610521a8d452579f1d90ad992305b569b4e1ca0491c1a7d4dc1f6" args="" -->CVT_V1724_FPIO_MODES_PROGIO</em>&nbsp;</td><td>
<p>Programmed IO </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a37c48d2968d7610521a8d452579f1d90a7b7efe46154650dc566cf02bcded8950"></a><!-- doxytag: member="CVT_V1724_FPIO_MODES_PATTERN" ref="a37c48d2968d7610521a8d452579f1d90a7b7efe46154650dc566cf02bcded8950" args="" -->CVT_V1724_FPIO_MODES_PATTERN</em>&nbsp;</td><td>
<p>Pattern mode </p>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l01109">1109</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="aac35740763eeeb86bbaa75e324e65a09"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_FRONT_PANEL_IO_MSK" ref="aac35740763eeeb86bbaa75e324e65a09" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="cvt___v1724_8h.html#aac35740763eeeb86bbaa75e324e65a09">CVT_V1724_FRONT_PANEL_IO_MSK</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Front Panel IO data register bitmasks. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="aac35740763eeeb86bbaa75e324e65a09ad675a1e9ff2cd1a68e54938134bafb4a"></a><!-- doxytag: member="CVT_V1724_FPIO_MSK" ref="aac35740763eeeb86bbaa75e324e65a09ad675a1e9ff2cd1a68e54938134bafb4a" args="" -->CVT_V1724_FPIO_MSK</em>&nbsp;</td><td>
<p>IO data value </p>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l01077">1077</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa531ebc025326c39b3007f222602defc"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_MCST_CBLT_ADD_CTRL_MSK" ref="aa531ebc025326c39b3007f222602defc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="cvt___v1724_8h.html#aa531ebc025326c39b3007f222602defc">CVT_V1724_MCST_CBLT_ADD_CTRL_MSK</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>V1724 MCST-CBLT Address/Control register bit masks. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="aa531ebc025326c39b3007f222602defca6240669f9fe8ba0b8bf2882392150024"></a><!-- doxytag: member="CVT_V1724_MCST_CBLT_ADD_MSK" ref="aa531ebc025326c39b3007f222602defca6240669f9fe8ba0b8bf2882392150024" args="" -->CVT_V1724_MCST_CBLT_ADD_MSK</em>&nbsp;</td><td>
<p>Address bits mask </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa531ebc025326c39b3007f222602defcab302a2f84be68f38b709ba618d72623a"></a><!-- doxytag: member="CVT_V1724_MCST_CBLT_CTRL_MSK" ref="aa531ebc025326c39b3007f222602defcab302a2f84be68f38b709ba618d72623a" args="" -->CVT_V1724_MCST_CBLT_CTRL_MSK</em>&nbsp;</td><td>
<p>Control bits mask </p>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l01236">1236</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a70ac346776af837cc4be932c43fe169b"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_MCST_CBLT_CTRL_BOARDS" ref="a70ac346776af837cc4be932c43fe169b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="cvt___v1724_8h.html#a70ac346776af837cc4be932c43fe169b">CVT_V1724_MCST_CBLT_CTRL_BOARDS</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>V1724 MCST-CBLT control boards. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="a70ac346776af837cc4be932c43fe169ba3bd036c9051db37294fcf1c7682b1585"></a><!-- doxytag: member="CVT_V1724_MCST_CBLT_CTRL_DISABLED_BOARD" ref="a70ac346776af837cc4be932c43fe169ba3bd036c9051db37294fcf1c7682b1585" args="" -->CVT_V1724_MCST_CBLT_CTRL_DISABLED_BOARD</em>&nbsp;</td><td>
<p>Disabled Board </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a70ac346776af837cc4be932c43fe169ba8ec55d43a1d2e64a70eabea2ad340be9"></a><!-- doxytag: member="CVT_V1724_MCST_CBLT_CTRL_LAST_BOARD" ref="a70ac346776af837cc4be932c43fe169ba8ec55d43a1d2e64a70eabea2ad340be9" args="" -->CVT_V1724_MCST_CBLT_CTRL_LAST_BOARD</em>&nbsp;</td><td>
<p>Last Board </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a70ac346776af837cc4be932c43fe169baae29f939c1fad008ca1e190916809571"></a><!-- doxytag: member="CVT_V1724_MCST_CBLT_CTRL_FIRST_BOARD" ref="a70ac346776af837cc4be932c43fe169baae29f939c1fad008ca1e190916809571" args="" -->CVT_V1724_MCST_CBLT_CTRL_FIRST_BOARD</em>&nbsp;</td><td>
<p>First Board </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a70ac346776af837cc4be932c43fe169ba2cabfb255a8fd3e6eec5ef61b0c07b73"></a><!-- doxytag: member="CVT_V1724_MCST_CBLT_CTRL_MID_BOARD" ref="a70ac346776af837cc4be932c43fe169ba2cabfb255a8fd3e6eec5ef61b0c07b73" args="" -->CVT_V1724_MCST_CBLT_CTRL_MID_BOARD</em>&nbsp;</td><td>
<p>Middle Board </p>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l01254">1254</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4a7665b588ad141a5878015a4f2c571f"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_MON_MODES" ref="a4a7665b588ad141a5878015a4f2c571f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="cvt___v1724_8h.html#a4a7665b588ad141a5878015a4f2c571f">CVT_V1724_MON_MODES</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>V1724 Output monitor mode. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="a4a7665b588ad141a5878015a4f2c571fa7b0201f4ec97fb1086ab997e9e2e8c97"></a><!-- doxytag: member="CVT_V1724_MONMODE_TRIGGER_MAJ" ref="a4a7665b588ad141a5878015a4f2c571fa7b0201f4ec97fb1086ab997e9e2e8c97" args="" -->CVT_V1724_MONMODE_TRIGGER_MAJ</em>&nbsp;</td><td>
<p>V1724 channel trigger majority mode </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a4a7665b588ad141a5878015a4f2c571faaebe3ff28f49ff8ec25d658a0ae20ce3"></a><!-- doxytag: member="CVT_V1724_MONMODE_TEST" ref="a4a7665b588ad141a5878015a4f2c571faaebe3ff28f49ff8ec25d658a0ae20ce3" args="" -->CVT_V1724_MONMODE_TEST</em>&nbsp;</td><td>
<p>V1724 channel test mode </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a4a7665b588ad141a5878015a4f2c571fae6891ce57bd7d037ee02f4490e7e7922"></a><!-- doxytag: member="CVT_V1724_MONMODE_MONITOR" ref="a4a7665b588ad141a5878015a4f2c571fae6891ce57bd7d037ee02f4490e7e7922" args="" -->CVT_V1724_MONMODE_MONITOR</em>&nbsp;</td><td>
<p>V1724 channel ADC monitor mode </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a4a7665b588ad141a5878015a4f2c571faf0db18e1c378abb6be774239c03ef10a"></a><!-- doxytag: member="CVT_V1724_MONMODE_OCCUPANCY" ref="a4a7665b588ad141a5878015a4f2c571faf0db18e1c378abb6be774239c03ef10a" args="" -->CVT_V1724_MONMODE_OCCUPANCY</em>&nbsp;</td><td>
<p>V1724 channel buffer occupancy mode </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a4a7665b588ad141a5878015a4f2c571fa3ed2db71ce12ac16cc86736bfae528f5"></a><!-- doxytag: member="CVT_V1724_MONMODE_SW_CTRL" ref="a4a7665b588ad141a5878015a4f2c571fa3ed2db71ce12ac16cc86736bfae528f5" args="" -->CVT_V1724_MONMODE_SW_CTRL</em>&nbsp;</td><td>
<p>V1724 channel direct software monitor control mode </p>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l01312">1312</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8bfce99d304af1f56ccd640cf8dea682"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_NUM_BLOCKS" ref="a8bfce99d304af1f56ccd640cf8dea682" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="cvt___v1724_8h.html#a8bfce99d304af1f56ccd640cf8dea682">CVT_V1724_NUM_BLOCKS</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The number for blocks. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="a8bfce99d304af1f56ccd640cf8dea682a221f6f689ab2da1307fd9fc4050542c6"></a><!-- doxytag: member="CVT_V1724_NBLK_1" ref="a8bfce99d304af1f56ccd640cf8dea682a221f6f689ab2da1307fd9fc4050542c6" args="" -->CVT_V1724_NBLK_1</em>&nbsp;</td><td>
<p>1 block </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a8bfce99d304af1f56ccd640cf8dea682a5e0466253af446f9dae5cd618a9ecc41"></a><!-- doxytag: member="CVT_V1724_NBLK_2" ref="a8bfce99d304af1f56ccd640cf8dea682a5e0466253af446f9dae5cd618a9ecc41" args="" -->CVT_V1724_NBLK_2</em>&nbsp;</td><td>
<p>2 blocks </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a8bfce99d304af1f56ccd640cf8dea682a176e7cd14dacc9f67d5c4a9c75aaf8d3"></a><!-- doxytag: member="CVT_V1724_NBLK_4" ref="a8bfce99d304af1f56ccd640cf8dea682a176e7cd14dacc9f67d5c4a9c75aaf8d3" args="" -->CVT_V1724_NBLK_4</em>&nbsp;</td><td>
<p>4 blocks </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a8bfce99d304af1f56ccd640cf8dea682acc9bcb5d41c01742d466f311227e0dc3"></a><!-- doxytag: member="CVT_V1724_NBLK_8" ref="a8bfce99d304af1f56ccd640cf8dea682acc9bcb5d41c01742d466f311227e0dc3" args="" -->CVT_V1724_NBLK_8</em>&nbsp;</td><td>
<p>8 blocks </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a8bfce99d304af1f56ccd640cf8dea682a389b0682781c1b00795ef45bd394251f"></a><!-- doxytag: member="CVT_V1724_NBLK_16" ref="a8bfce99d304af1f56ccd640cf8dea682a389b0682781c1b00795ef45bd394251f" args="" -->CVT_V1724_NBLK_16</em>&nbsp;</td><td>
<p>16 blocks </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a8bfce99d304af1f56ccd640cf8dea682ab50f0c7a0b20ee1d8920e3833ef7e14b"></a><!-- doxytag: member="CVT_V1724_NBLK_32" ref="a8bfce99d304af1f56ccd640cf8dea682ab50f0c7a0b20ee1d8920e3833ef7e14b" args="" -->CVT_V1724_NBLK_32</em>&nbsp;</td><td>
<p>32 blocks </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a8bfce99d304af1f56ccd640cf8dea682a233105a65370314be1003cfd119ddb0c"></a><!-- doxytag: member="CVT_V1724_NBLK_64" ref="a8bfce99d304af1f56ccd640cf8dea682a233105a65370314be1003cfd119ddb0c" args="" -->CVT_V1724_NBLK_64</em>&nbsp;</td><td>
<p>64 blocks </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a8bfce99d304af1f56ccd640cf8dea682a8b81b9804bc7d3bb6fb35c14db902b3c"></a><!-- doxytag: member="CVT_V1724_NBLK_128" ref="a8bfce99d304af1f56ccd640cf8dea682a8b81b9804bc7d3bb6fb35c14db902b3c" args="" -->CVT_V1724_NBLK_128</em>&nbsp;</td><td>
<p>128 blocks </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a8bfce99d304af1f56ccd640cf8dea682a771af667a008a290666a74d0463a06c7"></a><!-- doxytag: member="CVT_V1724_NBLK_256" ref="a8bfce99d304af1f56ccd640cf8dea682a771af667a008a290666a74d0463a06c7" args="" -->CVT_V1724_NBLK_256</em>&nbsp;</td><td>
<p>256 blocks </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a8bfce99d304af1f56ccd640cf8dea682a9ddd8205af8d93d0a6279a55fc622a45"></a><!-- doxytag: member="CVT_V1724_NBLK_512" ref="a8bfce99d304af1f56ccd640cf8dea682a9ddd8205af8d93d0a6279a55fc622a45" args="" -->CVT_V1724_NBLK_512</em>&nbsp;</td><td>
<p>512 blocks </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a8bfce99d304af1f56ccd640cf8dea682ab1ed7de1ceecbd613e4c2fe4e64e11f1"></a><!-- doxytag: member="CVT_V1724_NBLK_1024" ref="a8bfce99d304af1f56ccd640cf8dea682ab1ed7de1ceecbd613e4c2fe4e64e11f1" args="" -->CVT_V1724_NBLK_1024</em>&nbsp;</td><td>
<p>1024 blocks </p>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l01153">1153</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_REG_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="cvt___v1724_8h.html#a2b312bfdb2b94b580663540e24bfac87">CVT_V1724_REG_INDEX</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The registers indexes. </p>
<p>Provides an entry for each register: This is the index into the CVT_V1724_REG_TABLE board table </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87ac6b2c913c5a093ee57ada2833103ff3b"></a><!-- doxytag: member="CVT_V1724_OUT_BUFFER_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87ac6b2c913c5a093ee57ada2833103ff3b" args="" -->CVT_V1724_OUT_BUFFER_INDEX</em>&nbsp;</td><td>
<p>Output buffer data buffer index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87adb71f9b26902bd3a49c852dffe169908"></a><!-- doxytag: member="CVT_V1724_BROAD_CH_CTRL_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87adb71f9b26902bd3a49c852dffe169908" args="" -->CVT_V1724_BROAD_CH_CTRL_INDEX</em>&nbsp;</td><td>
<p>Control channel broadcast register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87a4d111abbc6d427f98b68033f9f096207"></a><!-- doxytag: member="CVT_V1724_BROAD_CH_SET_CTRL_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87a4d111abbc6d427f98b68033f9f096207" args="" -->CVT_V1724_BROAD_CH_SET_CTRL_INDEX</em>&nbsp;</td><td>
<p>Set control channel broadcast register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87a42f06a96619ff8534517c8356527725c"></a><!-- doxytag: member="CVT_V1724_BROAD_CH_CLEAR_CTRL_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87a42f06a96619ff8534517c8356527725c" args="" -->CVT_V1724_BROAD_CH_CLEAR_CTRL_INDEX</em>&nbsp;</td><td>
<p>Clear control channel broadcast register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87ab479bec093dd94c64e21d83aef041456"></a><!-- doxytag: member="CVT_V1724_BROAD_NUM_BLOCK_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87ab479bec093dd94c64e21d83aef041456" args="" -->CVT_V1724_BROAD_NUM_BLOCK_INDEX</em>&nbsp;</td><td>
<p>Number of blocks broadcast register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87a5e0d029c2a06d4d404f0642eb9b6569f"></a><!-- doxytag: member="CVT_V1724_BROAD_CH_BUFF_FLUSH_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87a5e0d029c2a06d4d404f0642eb9b6569f" args="" -->CVT_V1724_BROAD_CH_BUFF_FLUSH_INDEX</em>&nbsp;</td><td>
<p>Number of buffers to be removed channel broadcast register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87addef5d8229681e4791fed67dd65f6511"></a><!-- doxytag: member="CVT_V1724_BROAD_CH_RND_ACC_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87addef5d8229681e4791fed67dd65f6511" args="" -->CVT_V1724_BROAD_CH_RND_ACC_INDEX</em>&nbsp;</td><td>
<p>Parameters to Random access channel broadcast register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87a636a107a7354ab120cd6ec9524a229be"></a><!-- doxytag: member="CVT_V1724_BROAD_CH_CUSSIZE_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87a636a107a7354ab120cd6ec9524a229be" args="" -->CVT_V1724_BROAD_CH_CUSSIZE_INDEX</em>&nbsp;</td><td>
<p>Custom Size threshold channel broadcast register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87a09ae6a448d84ce48038f20978c8d166d"></a><!-- doxytag: member="CVT_V1724_BROAD_CH_ZSTH_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87a09ae6a448d84ce48038f20978c8d166d" args="" -->CVT_V1724_BROAD_CH_ZSTH_INDEX</em>&nbsp;</td><td>
<p>Zero suppression threshold channel broadcast register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87a5faf49a9851e8980e35f7a4201b4db4d"></a><!-- doxytag: member="CVT_V1724_BROAD_ADC_CONF_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87a5faf49a9851e8980e35f7a4201b4db4d" args="" -->CVT_V1724_BROAD_ADC_CONF_INDEX</em>&nbsp;</td><td>
<p>ADC configuration broadcast register register index (Write only). </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87a09f6c84a43a50b7246f390fbf17529ff"></a><!-- doxytag: member="CVT_V1724_ACQ_CONTROL_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87a09f6c84a43a50b7246f390fbf17529ff" args="" -->CVT_V1724_ACQ_CONTROL_INDEX</em>&nbsp;</td><td>
<p>Acquisiton Control register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87a0b29be75ddb5facbec874428ca6f8a69"></a><!-- doxytag: member="CVT_V1724_ACQ_STATUS_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87a0b29be75ddb5facbec874428ca6f8a69" args="" -->CVT_V1724_ACQ_STATUS_INDEX</em>&nbsp;</td><td>
<p>Acquisiton Status register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87aa12ed737a7400abcae036457861c9557"></a><!-- doxytag: member="CVT_V1724_SW_TRIGGER_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87aa12ed737a7400abcae036457861c9557" args="" -->CVT_V1724_SW_TRIGGER_INDEX</em>&nbsp;</td><td>
<p>Software trigger register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87aec4aa59ff7c015372bca848c8b5ebb32"></a><!-- doxytag: member="CVT_V1724_TRIGGER_SRC_ENABLE_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87aec4aa59ff7c015372bca848c8b5ebb32" args="" -->CVT_V1724_TRIGGER_SRC_ENABLE_INDEX</em>&nbsp;</td><td>
<p>Trigger source enable register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87abe8c8bf54a8548b88f84b9820ffede36"></a><!-- doxytag: member="CVT_V1724_FP_TRIGGER_OUT_ENABLE_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87abe8c8bf54a8548b88f84b9820ffede36" args="" -->CVT_V1724_FP_TRIGGER_OUT_ENABLE_INDEX</em>&nbsp;</td><td>
<p>Front panel trigger out enable mask register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87aeb8728d979ab52e70c44491b343dee8f"></a><!-- doxytag: member="CVT_V1724_POST_TRIG_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87aeb8728d979ab52e70c44491b343dee8f" args="" -->CVT_V1724_POST_TRIG_INDEX</em>&nbsp;</td><td>
<p>Post trigger register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87a0ab7f8dbb332d71fbfba0a748b97e009"></a><!-- doxytag: member="CVT_V1724_FRONT_PANEL_IO_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87a0ab7f8dbb332d71fbfba0a748b97e009" args="" -->CVT_V1724_FRONT_PANEL_IO_INDEX</em>&nbsp;</td><td>
<p>Front panel IO register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87a2e4c4ddf5721f8e845f6bd1dded8faea"></a><!-- doxytag: member="CVT_V1724_FRONT_PANEL_IO_CTRL_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87a2e4c4ddf5721f8e845f6bd1dded8faea" args="" -->CVT_V1724_FRONT_PANEL_IO_CTRL_INDEX</em>&nbsp;</td><td>
<p>Front panel IO Control register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87a21da61e615eb9b277ac575fcf949d477"></a><!-- doxytag: member="CVT_V1724_CH_ENABLE_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87a21da61e615eb9b277ac575fcf949d477" args="" -->CVT_V1724_CH_ENABLE_INDEX</em>&nbsp;</td><td>
<p>Channel enable mask register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87abc6fb0c44ac089255916888f7d55ede0"></a><!-- doxytag: member="CVT_V1724_FW_REV_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87abc6fb0c44ac089255916888f7d55ede0" args="" -->CVT_V1724_FW_REV_INDEX</em>&nbsp;</td><td>
<p>Firmware Revision register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87a94c6af07a7bd0041003defebdcdc2b2b"></a><!-- doxytag: member="CVT_V1724_DOWNSAMPLE_FACT_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87a94c6af07a7bd0041003defebdcdc2b2b" args="" -->CVT_V1724_DOWNSAMPLE_FACT_INDEX</em>&nbsp;</td><td>
<p>DownSample factor register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87afadacc32da3ff1f04931798d9d9cdbad"></a><!-- doxytag: member="CVT_V1724_EVENT_STORED_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87afadacc32da3ff1f04931798d9d9cdbad" args="" -->CVT_V1724_EVENT_STORED_INDEX</em>&nbsp;</td><td>
<p>Event stored register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87aa47b4de89f552129b5d16a963a5cbaca"></a><!-- doxytag: member="CVT_V1724_MON_SET_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87aa47b4de89f552129b5d16a963a5cbaca" args="" -->CVT_V1724_MON_SET_INDEX</em>&nbsp;</td><td>
<p>Monitor output set register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87a5297a77e05ab83e71b8ee2a8b54695d9"></a><!-- doxytag: member="CVT_V1724_SW_SYNC_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87a5297a77e05ab83e71b8ee2a8b54695d9" args="" -->CVT_V1724_SW_SYNC_INDEX</em>&nbsp;</td><td>
<p>Sw sync register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87a9f40819574d3e78df2da640284bdeefb"></a><!-- doxytag: member="CVT_V1724_BOARD_INFO_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87a9f40819574d3e78df2da640284bdeefb" args="" -->CVT_V1724_BOARD_INFO_INDEX</em>&nbsp;</td><td>
<p>Board's information register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87a59745fb500999ee0be66a2a21f10a2bf"></a><!-- doxytag: member="CVT_V1724_MON_MODE_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87a59745fb500999ee0be66a2a21f10a2bf" args="" -->CVT_V1724_MON_MODE_INDEX</em>&nbsp;</td><td>
<p>Monitor output mode register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87a56e71a6e58194444e2bd96a71be5204d"></a><!-- doxytag: member="CVT_V1724_TEST_IO_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87a56e71a6e58194444e2bd96a71be5204d" args="" -->CVT_V1724_TEST_IO_INDEX</em>&nbsp;</td><td>
<p>Test Register for IO verification index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87aa41ebebb438e8edc56236080add8d213"></a><!-- doxytag: member="CVT_V1724_VME_CONTROL_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87aa41ebebb438e8edc56236080add8d213" args="" -->CVT_V1724_VME_CONTROL_INDEX</em>&nbsp;</td><td>
<p>VME Control register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87ab4aa988996bbf70b3ca9129f8b190232"></a><!-- doxytag: member="CVT_V1724_VME_STATUS_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87ab4aa988996bbf70b3ca9129f8b190232" args="" -->CVT_V1724_VME_STATUS_INDEX</em>&nbsp;</td><td>
<p>VME Status register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87aacda1d6fda44591633082779d9fe25a7"></a><!-- doxytag: member="CVT_V1724_BOARD_ID_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87aacda1d6fda44591633082779d9fe25a7" args="" -->CVT_V1724_BOARD_ID_INDEX</em>&nbsp;</td><td>
<p>Geo Address register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87acf678266de89b05de87ffb5a6d3bf90b"></a><!-- doxytag: member="CVT_V1724_MCST_CBLT_ADD_CTRL_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87acf678266de89b05de87ffb5a6d3bf90b" args="" -->CVT_V1724_MCST_CBLT_ADD_CTRL_INDEX</em>&nbsp;</td><td>
<p>MCST/CBLT Address and control register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87a7bfdbfaa111329a82432e2b355e92438"></a><!-- doxytag: member="CVT_V1724_RELOCATION_ADDRESS_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87a7bfdbfaa111329a82432e2b355e92438" args="" -->CVT_V1724_RELOCATION_ADDRESS_INDEX</em>&nbsp;</td><td>
<p>Relocation address register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87aae1aa8fb826198c1e257590e8391b2c9"></a><!-- doxytag: member="CVT_V1724_INT_STATUS_ID_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87aae1aa8fb826198c1e257590e8391b2c9" args="" -->CVT_V1724_INT_STATUS_ID_INDEX</em>&nbsp;</td><td>
<p>Interrupt status id register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87ab9cd0032b78d70b4d57d7085499918e3"></a><!-- doxytag: member="CVT_V1724_INT_EVENT_NUM_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87ab9cd0032b78d70b4d57d7085499918e3" args="" -->CVT_V1724_INT_EVENT_NUM_INDEX</em>&nbsp;</td><td>
<p>Interrupt event number register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87a3df06cff8245f02feb7c794b13967648"></a><!-- doxytag: member="CVT_V1724_BLT_EVENT_NUM_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87a3df06cff8245f02feb7c794b13967648" args="" -->CVT_V1724_BLT_EVENT_NUM_INDEX</em>&nbsp;</td><td>
<p>BLT event number register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87a5217d4933a5399b7a86122749d3da1a1"></a><!-- doxytag: member="CVT_V1724_SCRATCH_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87a5217d4933a5399b7a86122749d3da1a1" args="" -->CVT_V1724_SCRATCH_INDEX</em>&nbsp;</td><td>
<p>Scratch register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87ac356b707351aac53ab12bee51e3ce34a"></a><!-- doxytag: member="CVT_V1724_SW_RESET_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87ac356b707351aac53ab12bee51e3ce34a" args="" -->CVT_V1724_SW_RESET_INDEX</em>&nbsp;</td><td>
<p>Software reset register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87a60590e147067f58dcf8289f13ab6cac5"></a><!-- doxytag: member="CVT_V1724_SW_CLEAR_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87a60590e147067f58dcf8289f13ab6cac5" args="" -->CVT_V1724_SW_CLEAR_INDEX</em>&nbsp;</td><td>
<p>Software clear register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87ad63cc151d7c6fddd9999ab50a7598dd1"></a><!-- doxytag: member="CVT_V1724_FLASH_EN_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87ad63cc151d7c6fddd9999ab50a7598dd1" args="" -->CVT_V1724_FLASH_EN_INDEX</em>&nbsp;</td><td>
<p>Flash enable index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87aca41c0f2064afe50867b66b178b71199"></a><!-- doxytag: member="CVT_V1724_FLASH_DATA_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87aca41c0f2064afe50867b66b178b71199" args="" -->CVT_V1724_FLASH_DATA_INDEX</em>&nbsp;</td><td>
<p>Flash data index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87ad6fa4d16e1417412a99729ced66c29e4"></a><!-- doxytag: member="CVT_V1724_RELOAD_CONFIG_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87ad6fa4d16e1417412a99729ced66c29e4" args="" -->CVT_V1724_RELOAD_CONFIG_INDEX</em>&nbsp;</td><td>
<p>Configuration Reload index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87ab09ef242f22d30fb7ecec2ab5981f450"></a><!-- doxytag: member="CVT_V1724_BASE_ADDRESS_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87ab09ef242f22d30fb7ecec2ab5981f450" args="" -->CVT_V1724_BASE_ADDRESS_INDEX</em>&nbsp;</td><td>
<p>Base Address index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87a4e4b7b086b5df7d1d80416d9585a62e3"></a><!-- doxytag: member="CVT_V1724_ROM_CHKSUM_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87a4e4b7b086b5df7d1d80416d9585a62e3" args="" -->CVT_V1724_ROM_CHKSUM_INDEX</em>&nbsp;</td><td>
<p>Configuration ROM checksum index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87a4b90b41bf4fbbeb5773309ad1d000c22"></a><!-- doxytag: member="CVT_V1724_ROM_CHKSUM_LEN_2_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87a4b90b41bf4fbbeb5773309ad1d000c22" args="" -->CVT_V1724_ROM_CHKSUM_LEN_2_INDEX</em>&nbsp;</td><td>
<p>Configuration ROM checksum length (MSB) index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87a3ad103c10f33835a4abf04f3813d3d28"></a><!-- doxytag: member="CVT_V1724_ROM_CHKSUM_LEN_1_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87a3ad103c10f33835a4abf04f3813d3d28" args="" -->CVT_V1724_ROM_CHKSUM_LEN_1_INDEX</em>&nbsp;</td><td>
<p>Configuration ROM checksum length index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87a2ef52c2c8134ea6daca71b46d9b95afa"></a><!-- doxytag: member="CVT_V1724_ROM_CHKSUM_LEN_0_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87a2ef52c2c8134ea6daca71b46d9b95afa" args="" -->CVT_V1724_ROM_CHKSUM_LEN_0_INDEX</em>&nbsp;</td><td>
<p>Configuration ROM checksum length (LSB) index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87ac0b7391488542103cebe1cead821ecc0"></a><!-- doxytag: member="CVT_V1724_ROM_CONST_2_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87ac0b7391488542103cebe1cead821ecc0" args="" -->CVT_V1724_ROM_CONST_2_INDEX</em>&nbsp;</td><td>
<p>Configuration ROM constant (MSB) index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87a1a91c52923a1ba245bbb33212bbf0915"></a><!-- doxytag: member="CVT_V1724_ROM_CONST_1_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87a1a91c52923a1ba245bbb33212bbf0915" args="" -->CVT_V1724_ROM_CONST_1_INDEX</em>&nbsp;</td><td>
<p>Configuration ROM constant index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87aa8ad2dac0f183fd74b45550d9ad9a702"></a><!-- doxytag: member="CVT_V1724_ROM_CONST_0_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87aa8ad2dac0f183fd74b45550d9ad9a702" args="" -->CVT_V1724_ROM_CONST_0_INDEX</em>&nbsp;</td><td>
<p>Configuration ROM constant (LSB) index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87aed09130d3f4b396e167a35196a921406"></a><!-- doxytag: member="CVT_V1724_ROM_C_CODE_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87aed09130d3f4b396e167a35196a921406" args="" -->CVT_V1724_ROM_C_CODE_INDEX</em>&nbsp;</td><td>
<p>Configuration ROM c_code index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87a04c6769fdad508af9e5be0ecd36b6a10"></a><!-- doxytag: member="CVT_V1724_ROM_R_CODE_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87a04c6769fdad508af9e5be0ecd36b6a10" args="" -->CVT_V1724_ROM_R_CODE_INDEX</em>&nbsp;</td><td>
<p>Configuration ROM r_code index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87a9684de31ca226055a551622d01698b14"></a><!-- doxytag: member="CVT_V1724_ROM_OUI_2_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87a9684de31ca226055a551622d01698b14" args="" -->CVT_V1724_ROM_OUI_2_INDEX</em>&nbsp;</td><td>
<p>Configuration ROM Manufacturer identifier (IEEE OUI) (MSB) index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87a2f0c3494d3f94a47b66aec66f9d047ac"></a><!-- doxytag: member="CVT_V1724_ROM_OUI_1_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87a2f0c3494d3f94a47b66aec66f9d047ac" args="" -->CVT_V1724_ROM_OUI_1_INDEX</em>&nbsp;</td><td>
<p>Configuration ROM Manufacturer identifier (IEEE OUI) index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87a69ec84c481dadfd12fb20f1fa10e3280"></a><!-- doxytag: member="CVT_V1724_ROM_OUI_0_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87a69ec84c481dadfd12fb20f1fa10e3280" args="" -->CVT_V1724_ROM_OUI_0_INDEX</em>&nbsp;</td><td>
<p>Configuration ROM Manufacturer identifier (IEEE OUI) (LSB) index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87ad19ce8c84e9f3551ba6e8d48a93651fc"></a><!-- doxytag: member="CVT_V1724_ROM_VERSION_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87ad19ce8c84e9f3551ba6e8d48a93651fc" args="" -->CVT_V1724_ROM_VERSION_INDEX</em>&nbsp;</td><td>
<p>Configuration ROM Purchased version of the Mod.V1724 index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87a1fbbef71c5fb404983c2bb1d6a88de9c"></a><!-- doxytag: member="CVT_V1724_ROM_BOARD_ID_2_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87a1fbbef71c5fb404983c2bb1d6a88de9c" args="" -->CVT_V1724_ROM_BOARD_ID_2_INDEX</em>&nbsp;</td><td>
<p>Configuration ROM Board identifier (MSB) index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87a89246da4e7ce04a32acc00c29d559ed8"></a><!-- doxytag: member="CVT_V1724_ROM_BOARD_ID_1_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87a89246da4e7ce04a32acc00c29d559ed8" args="" -->CVT_V1724_ROM_BOARD_ID_1_INDEX</em>&nbsp;</td><td>
<p>Configuration ROM Board identifier index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87ac3f5415896f256ab4d4f16970d99d20e"></a><!-- doxytag: member="CVT_V1724_ROM_BOARD_ID_0_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87ac3f5415896f256ab4d4f16970d99d20e" args="" -->CVT_V1724_ROM_BOARD_ID_0_INDEX</em>&nbsp;</td><td>
<p>Configuration ROM Board identifier (LSB) index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87aec31e78233431200744c084397d7908c"></a><!-- doxytag: member="CVT_V1724_ROM_REVISION_3_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87aec31e78233431200744c084397d7908c" args="" -->CVT_V1724_ROM_REVISION_3_INDEX</em>&nbsp;</td><td>
<p>Configuration ROM Hardware revision identifier index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87a5c12aa753d8ee367616a88ed0ea94b5d"></a><!-- doxytag: member="CVT_V1724_ROM_REVISION_2_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87a5c12aa753d8ee367616a88ed0ea94b5d" args="" -->CVT_V1724_ROM_REVISION_2_INDEX</em>&nbsp;</td><td>
<p>Configuration ROM Hardware revision identifier index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87a90159c526b03e0650171646206ebf5ef"></a><!-- doxytag: member="CVT_V1724_ROM_REVISION_1_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87a90159c526b03e0650171646206ebf5ef" args="" -->CVT_V1724_ROM_REVISION_1_INDEX</em>&nbsp;</td><td>
<p>Configuration ROM Hardware revision identifier index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87a09a63d613452491577908b647e3c375c"></a><!-- doxytag: member="CVT_V1724_ROM_REVISION_0_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87a09a63d613452491577908b647e3c375c" args="" -->CVT_V1724_ROM_REVISION_0_INDEX</em>&nbsp;</td><td>
<p>Configuration ROM Hardware revision identifier index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87ad7b03ac6cb6129d9cd067d2ac56ba8ee"></a><!-- doxytag: member="CVT_V1724_ROM_SERIAL_1_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87ad7b03ac6cb6129d9cd067d2ac56ba8ee" args="" -->CVT_V1724_ROM_SERIAL_1_INDEX</em>&nbsp;</td><td>
<p>Configuration ROM Serial number (MSB) index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87a8101162dc5e562e8bb8364c8966dc533"></a><!-- doxytag: member="CVT_V1724_ROM_SERIAL_0_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87a8101162dc5e562e8bb8364c8966dc533" args="" -->CVT_V1724_ROM_SERIAL_0_INDEX</em>&nbsp;</td><td>
<p>Configuration ROM Serial number (LSB) index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87a1c7257610df75917ba7e0f9884bd4d2f"></a><!-- doxytag: member="CVT_V1724_ROM_VCXO_TYPE_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87a1c7257610df75917ba7e0f9884bd4d2f" args="" -->CVT_V1724_ROM_VCXO_TYPE_INDEX</em>&nbsp;</td><td>
<p>Configuration ROM VCXO type index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87a31f15abe71dcd43cdb22d0a7a4307570"></a><!-- doxytag: member="CVT_V1724_CH0_RESERVED_RND_ACC_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87a31f15abe71dcd43cdb22d0a7a4307570" args="" -->CVT_V1724_CH0_RESERVED_RND_ACC_INDEX</em>&nbsp;</td><td>
<p>CH 0 Read Block channel broadcast reserved register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87aa06f2c97b7c4760e3bb9aabe15eb8d2e"></a><!-- doxytag: member="CVT_V1724_CH0_ZSTH_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87aa06f2c97b7c4760e3bb9aabe15eb8d2e" args="" -->CVT_V1724_CH0_ZSTH_INDEX</em>&nbsp;</td><td>
<p>CH 0 Zero suppression threshold channel broadcast register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87a1353235f41ba71a1222884ab7ac4b3e8"></a><!-- doxytag: member="CVT_V1724_CH0_THRESHOLD_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87a1353235f41ba71a1222884ab7ac4b3e8" args="" -->CVT_V1724_CH0_THRESHOLD_INDEX</em>&nbsp;</td><td>
<p>CH 0 Threshold register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87a16286e7643a2970ea321de4be8d38245"></a><!-- doxytag: member="CVT_V1724_CH0_TIME_OVER_UNDER_THR_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87a16286e7643a2970ea321de4be8d38245" args="" -->CVT_V1724_CH0_TIME_OVER_UNDER_THR_INDEX</em>&nbsp;</td><td>
<p>CH 0 Over/Under Threshold Samples register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87a14000bca1938326acfd002e7fbca549d"></a><!-- doxytag: member="CVT_V1724_CH0_STATUS_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87a14000bca1938326acfd002e7fbca549d" args="" -->CVT_V1724_CH0_STATUS_INDEX</em>&nbsp;</td><td>
<p>CH 0 status register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87ac9e394bd4cf1904de3211e7f15afb6a8"></a><!-- doxytag: member="CVT_V1724_CH0_FW_REV_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87ac9e394bd4cf1904de3211e7f15afb6a8" args="" -->CVT_V1724_CH0_FW_REV_INDEX</em>&nbsp;</td><td>
<p>CH 0 firmware revision register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87af98097684389707e4b174dadc5d155e4"></a><!-- doxytag: member="CVT_V1724_CH0_BUFF_OCCUPANCY_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87af98097684389707e4b174dadc5d155e4" args="" -->CVT_V1724_CH0_BUFF_OCCUPANCY_INDEX</em>&nbsp;</td><td>
<p>CH 0 Number of Buffers Filled register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87ab6c6f2a75bd6c5b1c17f3185b804ae5d"></a><!-- doxytag: member="CVT_V1724_CH0_DAC_CONF_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87ab6c6f2a75bd6c5b1c17f3185b804ae5d" args="" -->CVT_V1724_CH0_DAC_CONF_INDEX</em>&nbsp;</td><td>
<p>CH 0 DAC Data Configuration register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87a1c7ebf0437dd9fbed95dda05bdf35dd8"></a><!-- doxytag: member="CVT_V1724_CH0_ADC_CONF_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87a1c7ebf0437dd9fbed95dda05bdf35dd8" args="" -->CVT_V1724_CH0_ADC_CONF_INDEX</em>&nbsp;</td><td>
<p>CH 0 Configuration register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87ad1a7b91a34dfb731c85d87b181d38f5c"></a><!-- doxytag: member="CVT_V1724_CH0_RESERVED_ADC_DEBUG_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87ad1a7b91a34dfb731c85d87b181d38f5c" args="" -->CVT_V1724_CH0_RESERVED_ADC_DEBUG_INDEX</em>&nbsp;</td><td>
<p>CH 0 ADC Debug Reserved register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87a8f982d503f45e9f436b8bf0814c8944d"></a><!-- doxytag: member="CVT_V1724_CH0_RESERVED_MEM_DATA_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87a8f982d503f45e9f436b8bf0814c8944d" args="" -->CVT_V1724_CH0_RESERVED_MEM_DATA_INDEX</em>&nbsp;</td><td>
<p>CH 0 Memory test data Reserved register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87a62ab31b2dd5f646cc6fe9c30f78f499b"></a><!-- doxytag: member="CVT_V1724_CH0_RESERVED_MEM_ADDRESS_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87a62ab31b2dd5f646cc6fe9c30f78f499b" args="" -->CVT_V1724_CH0_RESERVED_MEM_ADDRESS_INDEX</em>&nbsp;</td><td>
<p>CH 0 Memory test address Reserved register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87a6fddb93da4f05156cded6088da0fae41"></a><!-- doxytag: member="CVT_V1724_CH1_RESERVED_RND_ACC_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87a6fddb93da4f05156cded6088da0fae41" args="" -->CVT_V1724_CH1_RESERVED_RND_ACC_INDEX</em>&nbsp;</td><td>
<p>CH 1 Read Block channel broadcast reserved register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87a7d9714077b81b5688f08ce38b60ebee5"></a><!-- doxytag: member="CVT_V1724_CH1_ZSTH_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87a7d9714077b81b5688f08ce38b60ebee5" args="" -->CVT_V1724_CH1_ZSTH_INDEX</em>&nbsp;</td><td>
<p>CH 1 Zero suppression threshold channel broadcast register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87a5d0b30c4d145f2e0e8bb85343f11e980"></a><!-- doxytag: member="CVT_V1724_CH1_THRESHOLD_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87a5d0b30c4d145f2e0e8bb85343f11e980" args="" -->CVT_V1724_CH1_THRESHOLD_INDEX</em>&nbsp;</td><td>
<p>CH 1 Threshold register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87aa72969593f90e9bbf1b1cea0d89f3b8f"></a><!-- doxytag: member="CVT_V1724_CH1_TIME_OVER_UNDER_THR_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87aa72969593f90e9bbf1b1cea0d89f3b8f" args="" -->CVT_V1724_CH1_TIME_OVER_UNDER_THR_INDEX</em>&nbsp;</td><td>
<p>CH 1 Over/Under Threshold Samples register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87a36d713ea4f18859a3a0f9807b11a0044"></a><!-- doxytag: member="CVT_V1724_CH1_STATUS_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87a36d713ea4f18859a3a0f9807b11a0044" args="" -->CVT_V1724_CH1_STATUS_INDEX</em>&nbsp;</td><td>
<p>CH 1 status register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87a469bb0b6eb035112dc2219432c7052c6"></a><!-- doxytag: member="CVT_V1724_CH1_FW_REV_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87a469bb0b6eb035112dc2219432c7052c6" args="" -->CVT_V1724_CH1_FW_REV_INDEX</em>&nbsp;</td><td>
<p>CH 1 firmware revision register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87aa508e410bf5769015333fd83d7980532"></a><!-- doxytag: member="CVT_V1724_CH1_BUFF_OCCUPANCY_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87aa508e410bf5769015333fd83d7980532" args="" -->CVT_V1724_CH1_BUFF_OCCUPANCY_INDEX</em>&nbsp;</td><td>
<p>CH 1 Number of Buffers Filled register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87a5e6694db01acab9ae106b91cb1938536"></a><!-- doxytag: member="CVT_V1724_CH1_DAC_CONF_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87a5e6694db01acab9ae106b91cb1938536" args="" -->CVT_V1724_CH1_DAC_CONF_INDEX</em>&nbsp;</td><td>
<p>CH 1 DAC Data Configuration register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87af1d9fa515b6299722dab45c702b52b2e"></a><!-- doxytag: member="CVT_V1724_CH1_ADC_CONF_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87af1d9fa515b6299722dab45c702b52b2e" args="" -->CVT_V1724_CH1_ADC_CONF_INDEX</em>&nbsp;</td><td>
<p>CH 1 Configuration register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87a2bbf412de71f9f5333944375945e18f1"></a><!-- doxytag: member="CVT_V1724_CH1_RESERVED_ADC_DEBUG_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87a2bbf412de71f9f5333944375945e18f1" args="" -->CVT_V1724_CH1_RESERVED_ADC_DEBUG_INDEX</em>&nbsp;</td><td>
<p>CH 1 ADC Debug Reserved register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87a3814c670591f94bbf3e4013cbb229ec0"></a><!-- doxytag: member="CVT_V1724_CH1_RESERVED_MEM_DATA_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87a3814c670591f94bbf3e4013cbb229ec0" args="" -->CVT_V1724_CH1_RESERVED_MEM_DATA_INDEX</em>&nbsp;</td><td>
<p>CH 1 Memory test data Reserved register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87aca424bfba5c385b11b31e435c3d40fd8"></a><!-- doxytag: member="CVT_V1724_CH1_RESERVED_MEM_ADDRESS_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87aca424bfba5c385b11b31e435c3d40fd8" args="" -->CVT_V1724_CH1_RESERVED_MEM_ADDRESS_INDEX</em>&nbsp;</td><td>
<p>CH 1 Memory test address Reserved register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87ab9d1f8695b858bbd4e9f8f123e7045bc"></a><!-- doxytag: member="CVT_V1724_CH2_RESERVED_RND_ACC_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87ab9d1f8695b858bbd4e9f8f123e7045bc" args="" -->CVT_V1724_CH2_RESERVED_RND_ACC_INDEX</em>&nbsp;</td><td>
<p>CH 2 Read Block channel broadcast reserved register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87a49078498e339b5fe96d351b8dd5c8711"></a><!-- doxytag: member="CVT_V1724_CH2_ZSTH_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87a49078498e339b5fe96d351b8dd5c8711" args="" -->CVT_V1724_CH2_ZSTH_INDEX</em>&nbsp;</td><td>
<p>CH 2 Zero suppression threshold channel broadcast register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87aa5acdb6340871f3e6ef88dea008d5dc0"></a><!-- doxytag: member="CVT_V1724_CH2_THRESHOLD_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87aa5acdb6340871f3e6ef88dea008d5dc0" args="" -->CVT_V1724_CH2_THRESHOLD_INDEX</em>&nbsp;</td><td>
<p>CH 2 Threshold register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87a208ef830b18d9bfbc0f7dc7ef326d614"></a><!-- doxytag: member="CVT_V1724_CH2_TIME_OVER_UNDER_THR_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87a208ef830b18d9bfbc0f7dc7ef326d614" args="" -->CVT_V1724_CH2_TIME_OVER_UNDER_THR_INDEX</em>&nbsp;</td><td>
<p>CH 2 Over/Under Threshold Samples register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87a2cb7a8ec10882d646d0791530f339e51"></a><!-- doxytag: member="CVT_V1724_CH2_STATUS_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87a2cb7a8ec10882d646d0791530f339e51" args="" -->CVT_V1724_CH2_STATUS_INDEX</em>&nbsp;</td><td>
<p>CH 2 status register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87a8d403cb4e526040b8c9b18267e757483"></a><!-- doxytag: member="CVT_V1724_CH2_FW_REV_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87a8d403cb4e526040b8c9b18267e757483" args="" -->CVT_V1724_CH2_FW_REV_INDEX</em>&nbsp;</td><td>
<p>CH 2 firmware revision register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87a2b23cae731b6f5feb1bfca5dd7da2836"></a><!-- doxytag: member="CVT_V1724_CH2_BUFF_OCCUPANCY_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87a2b23cae731b6f5feb1bfca5dd7da2836" args="" -->CVT_V1724_CH2_BUFF_OCCUPANCY_INDEX</em>&nbsp;</td><td>
<p>CH 2 Number of Buffers Filled register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87a8440f7ab3d967046dbc57fc232b55e75"></a><!-- doxytag: member="CVT_V1724_CH2_DAC_CONF_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87a8440f7ab3d967046dbc57fc232b55e75" args="" -->CVT_V1724_CH2_DAC_CONF_INDEX</em>&nbsp;</td><td>
<p>CH 2 DAC Data Configuration register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87af74fb2a183e2a47c4a715c50c7d51649"></a><!-- doxytag: member="CVT_V1724_CH2_ADC_CONF_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87af74fb2a183e2a47c4a715c50c7d51649" args="" -->CVT_V1724_CH2_ADC_CONF_INDEX</em>&nbsp;</td><td>
<p>CH 2 Configuration register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87a201e3e592a8fb88e233fd42caaf2b31e"></a><!-- doxytag: member="CVT_V1724_CH2_RESERVED_ADC_DEBUG_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87a201e3e592a8fb88e233fd42caaf2b31e" args="" -->CVT_V1724_CH2_RESERVED_ADC_DEBUG_INDEX</em>&nbsp;</td><td>
<p>CH 2 ADC Debug Reserved register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87a7571797f921b21aa5f5c4ba810e3f060"></a><!-- doxytag: member="CVT_V1724_CH2_RESERVED_MEM_DATA_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87a7571797f921b21aa5f5c4ba810e3f060" args="" -->CVT_V1724_CH2_RESERVED_MEM_DATA_INDEX</em>&nbsp;</td><td>
<p>CH 2 Memory test data Reserved register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87a41c465e332d76405c70582213e36e73e"></a><!-- doxytag: member="CVT_V1724_CH2_RESERVED_MEM_ADDRESS_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87a41c465e332d76405c70582213e36e73e" args="" -->CVT_V1724_CH2_RESERVED_MEM_ADDRESS_INDEX</em>&nbsp;</td><td>
<p>CH 2 Memory test address Reserved register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87a3d65a452cbaa96e6f284147b3bda155d"></a><!-- doxytag: member="CVT_V1724_CH3_RESERVED_RND_ACC_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87a3d65a452cbaa96e6f284147b3bda155d" args="" -->CVT_V1724_CH3_RESERVED_RND_ACC_INDEX</em>&nbsp;</td><td>
<p>CH 3 Read Block channel broadcast reserved register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87af3fd96b7c0ffaf2fd11b8fb1d795f339"></a><!-- doxytag: member="CVT_V1724_CH3_ZSTH_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87af3fd96b7c0ffaf2fd11b8fb1d795f339" args="" -->CVT_V1724_CH3_ZSTH_INDEX</em>&nbsp;</td><td>
<p>CH 3 Zero suppression threshold channel broadcast register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87ab46cc366c731b47bbd14286c5fc26344"></a><!-- doxytag: member="CVT_V1724_CH3_THRESHOLD_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87ab46cc366c731b47bbd14286c5fc26344" args="" -->CVT_V1724_CH3_THRESHOLD_INDEX</em>&nbsp;</td><td>
<p>CH 3 Threshold register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87a0c744547862131f166962e36c316778c"></a><!-- doxytag: member="CVT_V1724_CH3_TIME_OVER_UNDER_THR_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87a0c744547862131f166962e36c316778c" args="" -->CVT_V1724_CH3_TIME_OVER_UNDER_THR_INDEX</em>&nbsp;</td><td>
<p>CH 3 Over/Under Threshold Samples register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87adfcfb270307bd0498510d08843998c0d"></a><!-- doxytag: member="CVT_V1724_CH3_STATUS_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87adfcfb270307bd0498510d08843998c0d" args="" -->CVT_V1724_CH3_STATUS_INDEX</em>&nbsp;</td><td>
<p>CH 3 status register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87a19147b5f637156e55ceaf01ac329f6a7"></a><!-- doxytag: member="CVT_V1724_CH3_FW_REV_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87a19147b5f637156e55ceaf01ac329f6a7" args="" -->CVT_V1724_CH3_FW_REV_INDEX</em>&nbsp;</td><td>
<p>CH 3 firmware revision register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87a94819ef156c2db594939be593cd48e11"></a><!-- doxytag: member="CVT_V1724_CH3_BUFF_OCCUPANCY_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87a94819ef156c2db594939be593cd48e11" args="" -->CVT_V1724_CH3_BUFF_OCCUPANCY_INDEX</em>&nbsp;</td><td>
<p>CH 3 Number of Buffers Filled register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87a5b5fe482c851d6f683cdba368479c585"></a><!-- doxytag: member="CVT_V1724_CH3_DAC_CONF_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87a5b5fe482c851d6f683cdba368479c585" args="" -->CVT_V1724_CH3_DAC_CONF_INDEX</em>&nbsp;</td><td>
<p>CH 3 DAC Data Configuration register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87ae5379e9db08e6ba27d78df9b601c7840"></a><!-- doxytag: member="CVT_V1724_CH3_ADC_CONF_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87ae5379e9db08e6ba27d78df9b601c7840" args="" -->CVT_V1724_CH3_ADC_CONF_INDEX</em>&nbsp;</td><td>
<p>CH 3 Configuration register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87adf06303abbd33debb013d9aa1e98b05d"></a><!-- doxytag: member="CVT_V1724_CH3_RESERVED_ADC_DEBUG_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87adf06303abbd33debb013d9aa1e98b05d" args="" -->CVT_V1724_CH3_RESERVED_ADC_DEBUG_INDEX</em>&nbsp;</td><td>
<p>CH 3 ADC Debug Reserved register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87a260bbeb293c5bba9741dea4241babcc7"></a><!-- doxytag: member="CVT_V1724_CH3_RESERVED_MEM_DATA_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87a260bbeb293c5bba9741dea4241babcc7" args="" -->CVT_V1724_CH3_RESERVED_MEM_DATA_INDEX</em>&nbsp;</td><td>
<p>CH 3 Memory test data Reserved register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87a5cff38a2e5febfc1b9e424f6e3688d15"></a><!-- doxytag: member="CVT_V1724_CH3_RESERVED_MEM_ADDRESS_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87a5cff38a2e5febfc1b9e424f6e3688d15" args="" -->CVT_V1724_CH3_RESERVED_MEM_ADDRESS_INDEX</em>&nbsp;</td><td>
<p>CH 3 Memory test address Reserved register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87a7c9504afb2e94b93091c3e7caadbc499"></a><!-- doxytag: member="CVT_V1724_CH4_RESERVED_RND_ACC_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87a7c9504afb2e94b93091c3e7caadbc499" args="" -->CVT_V1724_CH4_RESERVED_RND_ACC_INDEX</em>&nbsp;</td><td>
<p>CH 4 Read Block channel broadcast reserved register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87aaa39f6898180256d3dadc9865595d07a"></a><!-- doxytag: member="CVT_V1724_CH4_ZSTH_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87aaa39f6898180256d3dadc9865595d07a" args="" -->CVT_V1724_CH4_ZSTH_INDEX</em>&nbsp;</td><td>
<p>CH 4 Zero suppression threshold channel broadcast register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87a4fe54736d54d9c41c43c93d52264a538"></a><!-- doxytag: member="CVT_V1724_CH4_THRESHOLD_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87a4fe54736d54d9c41c43c93d52264a538" args="" -->CVT_V1724_CH4_THRESHOLD_INDEX</em>&nbsp;</td><td>
<p>CH 4 Threshold register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87a276c4df00bae7fc19bf2f17248514c9e"></a><!-- doxytag: member="CVT_V1724_CH4_TIME_OVER_UNDER_THR_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87a276c4df00bae7fc19bf2f17248514c9e" args="" -->CVT_V1724_CH4_TIME_OVER_UNDER_THR_INDEX</em>&nbsp;</td><td>
<p>CH 4 Over/Under Threshold Samples register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87adb860b14f2de83a678ab98535fa424d6"></a><!-- doxytag: member="CVT_V1724_CH4_STATUS_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87adb860b14f2de83a678ab98535fa424d6" args="" -->CVT_V1724_CH4_STATUS_INDEX</em>&nbsp;</td><td>
<p>CH 4 status register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87ab98cc9e1b3bbe723db35ffa1e3da4dea"></a><!-- doxytag: member="CVT_V1724_CH4_FW_REV_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87ab98cc9e1b3bbe723db35ffa1e3da4dea" args="" -->CVT_V1724_CH4_FW_REV_INDEX</em>&nbsp;</td><td>
<p>CH 4 firmware revision register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87a6efb132a5d174d26a3b71f4cb2110205"></a><!-- doxytag: member="CVT_V1724_CH4_BUFF_OCCUPANCY_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87a6efb132a5d174d26a3b71f4cb2110205" args="" -->CVT_V1724_CH4_BUFF_OCCUPANCY_INDEX</em>&nbsp;</td><td>
<p>CH 4 Number of Buffers Filled register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87a50c02648016933825e87c29086138b38"></a><!-- doxytag: member="CVT_V1724_CH4_DAC_CONF_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87a50c02648016933825e87c29086138b38" args="" -->CVT_V1724_CH4_DAC_CONF_INDEX</em>&nbsp;</td><td>
<p>CH 4 DAC Data Configuration register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87a834b340a512c596b335bfde35d1d36ba"></a><!-- doxytag: member="CVT_V1724_CH4_ADC_CONF_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87a834b340a512c596b335bfde35d1d36ba" args="" -->CVT_V1724_CH4_ADC_CONF_INDEX</em>&nbsp;</td><td>
<p>CH 4 Configuration register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87a3ddc420423a017db6a6682a49b01b22e"></a><!-- doxytag: member="CVT_V1724_CH4_RESERVED_ADC_DEBUG_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87a3ddc420423a017db6a6682a49b01b22e" args="" -->CVT_V1724_CH4_RESERVED_ADC_DEBUG_INDEX</em>&nbsp;</td><td>
<p>CH 4 ADC Debug Reserved register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87a9506f6d8d6ee945e51b15822c7998871"></a><!-- doxytag: member="CVT_V1724_CH4_RESERVED_MEM_DATA_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87a9506f6d8d6ee945e51b15822c7998871" args="" -->CVT_V1724_CH4_RESERVED_MEM_DATA_INDEX</em>&nbsp;</td><td>
<p>CH 4 Memory test data Reserved register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87ae3039b1d49ec9f03d2f04c29bd9b6ecd"></a><!-- doxytag: member="CVT_V1724_CH4_RESERVED_MEM_ADDRESS_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87ae3039b1d49ec9f03d2f04c29bd9b6ecd" args="" -->CVT_V1724_CH4_RESERVED_MEM_ADDRESS_INDEX</em>&nbsp;</td><td>
<p>CH 4 Memory test address Reserved register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87a79619557a13c0e38e7b6ec6b683d9190"></a><!-- doxytag: member="CVT_V1724_CH5_RESERVED_RND_ACC_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87a79619557a13c0e38e7b6ec6b683d9190" args="" -->CVT_V1724_CH5_RESERVED_RND_ACC_INDEX</em>&nbsp;</td><td>
<p>CH 5 Read Block channel broadcast reserved register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87a046d66674b45acd81ee5835b9f4572fe"></a><!-- doxytag: member="CVT_V1724_CH5_ZSTH_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87a046d66674b45acd81ee5835b9f4572fe" args="" -->CVT_V1724_CH5_ZSTH_INDEX</em>&nbsp;</td><td>
<p>CH 5 Zero suppression threshold channel broadcast register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87aeb499c787638ad1ec42e1f2510179f95"></a><!-- doxytag: member="CVT_V1724_CH5_THRESHOLD_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87aeb499c787638ad1ec42e1f2510179f95" args="" -->CVT_V1724_CH5_THRESHOLD_INDEX</em>&nbsp;</td><td>
<p>CH 5 Threshold register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87a7bf2c9e9b23e3956eebfbb90630abf1c"></a><!-- doxytag: member="CVT_V1724_CH5_TIME_OVER_UNDER_THR_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87a7bf2c9e9b23e3956eebfbb90630abf1c" args="" -->CVT_V1724_CH5_TIME_OVER_UNDER_THR_INDEX</em>&nbsp;</td><td>
<p>CH 5 Over/Under Threshold Samples register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87a86d1f7a0f827ee4235efdefc3b60f083"></a><!-- doxytag: member="CVT_V1724_CH5_STATUS_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87a86d1f7a0f827ee4235efdefc3b60f083" args="" -->CVT_V1724_CH5_STATUS_INDEX</em>&nbsp;</td><td>
<p>CH 5 status register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87ab4d488ac38a79cf8592b665c584d0f1e"></a><!-- doxytag: member="CVT_V1724_CH5_FW_REV_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87ab4d488ac38a79cf8592b665c584d0f1e" args="" -->CVT_V1724_CH5_FW_REV_INDEX</em>&nbsp;</td><td>
<p>CH 5 firmware revision register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87a8a98f7a4754d991fbab2bbba411cad8e"></a><!-- doxytag: member="CVT_V1724_CH5_BUFF_OCCUPANCY_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87a8a98f7a4754d991fbab2bbba411cad8e" args="" -->CVT_V1724_CH5_BUFF_OCCUPANCY_INDEX</em>&nbsp;</td><td>
<p>CH 5 Number of Buffers Filled register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87a9e2910d82e8ec44014bdcbcd2f7e9375"></a><!-- doxytag: member="CVT_V1724_CH5_DAC_CONF_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87a9e2910d82e8ec44014bdcbcd2f7e9375" args="" -->CVT_V1724_CH5_DAC_CONF_INDEX</em>&nbsp;</td><td>
<p>CH 5 DAC Data Configuration register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87aeec3ae774d1facb833b1d4e6dca6c5b2"></a><!-- doxytag: member="CVT_V1724_CH5_ADC_CONF_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87aeec3ae774d1facb833b1d4e6dca6c5b2" args="" -->CVT_V1724_CH5_ADC_CONF_INDEX</em>&nbsp;</td><td>
<p>CH 5 Configuration register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87a17d9239f684f3726032c877cb56d5b6a"></a><!-- doxytag: member="CVT_V1724_CH5_RESERVED_ADC_DEBUG_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87a17d9239f684f3726032c877cb56d5b6a" args="" -->CVT_V1724_CH5_RESERVED_ADC_DEBUG_INDEX</em>&nbsp;</td><td>
<p>CH 5 ADC Debug Reserved register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87a3d0e5d1a1cce275215a9defc933e7e38"></a><!-- doxytag: member="CVT_V1724_CH5_RESERVED_MEM_DATA_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87a3d0e5d1a1cce275215a9defc933e7e38" args="" -->CVT_V1724_CH5_RESERVED_MEM_DATA_INDEX</em>&nbsp;</td><td>
<p>CH 5 Memory test data Reserved register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87aa59787598de67045075ffad54009b850"></a><!-- doxytag: member="CVT_V1724_CH5_RESERVED_MEM_ADDRESS_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87aa59787598de67045075ffad54009b850" args="" -->CVT_V1724_CH5_RESERVED_MEM_ADDRESS_INDEX</em>&nbsp;</td><td>
<p>CH 5 Memory test address Reserved register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87ab2abc28a8d6f2a5bc4be64096924cc26"></a><!-- doxytag: member="CVT_V1724_CH6_RESERVED_RND_ACC_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87ab2abc28a8d6f2a5bc4be64096924cc26" args="" -->CVT_V1724_CH6_RESERVED_RND_ACC_INDEX</em>&nbsp;</td><td>
<p>CH 6 Read Block channel broadcast reserved register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87af627d25cfdc5d20ba2183bcb6a2edad0"></a><!-- doxytag: member="CVT_V1724_CH6_ZSTH_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87af627d25cfdc5d20ba2183bcb6a2edad0" args="" -->CVT_V1724_CH6_ZSTH_INDEX</em>&nbsp;</td><td>
<p>CH 6 Zero suppression threshold channel broadcast register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87a4527b76fd46b8e0f5318dcdb916fc436"></a><!-- doxytag: member="CVT_V1724_CH6_THRESHOLD_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87a4527b76fd46b8e0f5318dcdb916fc436" args="" -->CVT_V1724_CH6_THRESHOLD_INDEX</em>&nbsp;</td><td>
<p>CH 6 Threshold register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87a651128617892ec5d594991004f7a8c35"></a><!-- doxytag: member="CVT_V1724_CH6_TIME_OVER_UNDER_THR_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87a651128617892ec5d594991004f7a8c35" args="" -->CVT_V1724_CH6_TIME_OVER_UNDER_THR_INDEX</em>&nbsp;</td><td>
<p>CH 6 Over/Under Threshold Samples register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87aab2e799865cc123953ee436c9281a063"></a><!-- doxytag: member="CVT_V1724_CH6_STATUS_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87aab2e799865cc123953ee436c9281a063" args="" -->CVT_V1724_CH6_STATUS_INDEX</em>&nbsp;</td><td>
<p>CH 6 status register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87a60e5a888d4dc817a0640cadc40f8f120"></a><!-- doxytag: member="CVT_V1724_CH6_FW_REV_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87a60e5a888d4dc817a0640cadc40f8f120" args="" -->CVT_V1724_CH6_FW_REV_INDEX</em>&nbsp;</td><td>
<p>CH 6 firmware revision register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87a65b131033a9af096b916a6aff46f3970"></a><!-- doxytag: member="CVT_V1724_CH6_BUFF_OCCUPANCY_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87a65b131033a9af096b916a6aff46f3970" args="" -->CVT_V1724_CH6_BUFF_OCCUPANCY_INDEX</em>&nbsp;</td><td>
<p>CH 6 Number of Buffers Filled register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87abf877d9c74fe96bb06505f91c6b978f4"></a><!-- doxytag: member="CVT_V1724_CH6_DAC_CONF_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87abf877d9c74fe96bb06505f91c6b978f4" args="" -->CVT_V1724_CH6_DAC_CONF_INDEX</em>&nbsp;</td><td>
<p>CH 6 DAC Data Configuration register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87a658739b11edf9a4ed82b48e491b43b1c"></a><!-- doxytag: member="CVT_V1724_CH6_ADC_CONF_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87a658739b11edf9a4ed82b48e491b43b1c" args="" -->CVT_V1724_CH6_ADC_CONF_INDEX</em>&nbsp;</td><td>
<p>CH 6 Configuration register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87aff5cd1203209ab0d96e451b7be01f30f"></a><!-- doxytag: member="CVT_V1724_CH6_RESERVED_ADC_DEBUG_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87aff5cd1203209ab0d96e451b7be01f30f" args="" -->CVT_V1724_CH6_RESERVED_ADC_DEBUG_INDEX</em>&nbsp;</td><td>
<p>CH 6 ADC Debug Reserved register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87ac9fd098816f53fb6ff1fd41e216870a6"></a><!-- doxytag: member="CVT_V1724_CH6_RESERVED_MEM_DATA_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87ac9fd098816f53fb6ff1fd41e216870a6" args="" -->CVT_V1724_CH6_RESERVED_MEM_DATA_INDEX</em>&nbsp;</td><td>
<p>CH 6 Memory test data Reserved register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87a9a7a6c2d50914bdccb0e680e90202536"></a><!-- doxytag: member="CVT_V1724_CH6_RESERVED_MEM_ADDRESS_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87a9a7a6c2d50914bdccb0e680e90202536" args="" -->CVT_V1724_CH6_RESERVED_MEM_ADDRESS_INDEX</em>&nbsp;</td><td>
<p>CH 6 Memory test address Reserved register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87a85e8c72c5c2a746db0f240ab152cae28"></a><!-- doxytag: member="CVT_V1724_CH7_RESERVED_RND_ACC_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87a85e8c72c5c2a746db0f240ab152cae28" args="" -->CVT_V1724_CH7_RESERVED_RND_ACC_INDEX</em>&nbsp;</td><td>
<p>CH 7 Read Block channel broadcast reserved register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87a582ae753ba26d3a1e33e09bde457889a"></a><!-- doxytag: member="CVT_V1724_CH7_ZSTH_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87a582ae753ba26d3a1e33e09bde457889a" args="" -->CVT_V1724_CH7_ZSTH_INDEX</em>&nbsp;</td><td>
<p>CH 7 Zero suppression threshold channel broadcast register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87a0cb16e71772e665b0b08364489a0df26"></a><!-- doxytag: member="CVT_V1724_CH7_THRESHOLD_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87a0cb16e71772e665b0b08364489a0df26" args="" -->CVT_V1724_CH7_THRESHOLD_INDEX</em>&nbsp;</td><td>
<p>CH 7 Threshold register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87af7f0c08c939aa703309c1ec9fdf20264"></a><!-- doxytag: member="CVT_V1724_CH7_TIME_OVER_UNDER_THR_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87af7f0c08c939aa703309c1ec9fdf20264" args="" -->CVT_V1724_CH7_TIME_OVER_UNDER_THR_INDEX</em>&nbsp;</td><td>
<p>CH 7 Over/Under Threshold Samples register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87ae78ca47b486edaec0ef24d4a0eb32da3"></a><!-- doxytag: member="CVT_V1724_CH7_STATUS_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87ae78ca47b486edaec0ef24d4a0eb32da3" args="" -->CVT_V1724_CH7_STATUS_INDEX</em>&nbsp;</td><td>
<p>CH 7 status register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87ac9d82b1bdb8b0fb934faa99728c4a2b2"></a><!-- doxytag: member="CVT_V1724_CH7_FW_REV_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87ac9d82b1bdb8b0fb934faa99728c4a2b2" args="" -->CVT_V1724_CH7_FW_REV_INDEX</em>&nbsp;</td><td>
<p>CH 7 firmware revision register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87adca2c778a2b51dca5c2d968349ad7ca8"></a><!-- doxytag: member="CVT_V1724_CH7_BUFF_OCCUPANCY_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87adca2c778a2b51dca5c2d968349ad7ca8" args="" -->CVT_V1724_CH7_BUFF_OCCUPANCY_INDEX</em>&nbsp;</td><td>
<p>CH 7 Number of Buffers Filled register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87a614d98ee1db12bd5031732ea7c4db3df"></a><!-- doxytag: member="CVT_V1724_CH7_DAC_CONF_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87a614d98ee1db12bd5031732ea7c4db3df" args="" -->CVT_V1724_CH7_DAC_CONF_INDEX</em>&nbsp;</td><td>
<p>CH 7 DAC Data Configuration register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87aaa57300940d6645be3922c540b7aa60c"></a><!-- doxytag: member="CVT_V1724_CH7_ADC_CONF_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87aaa57300940d6645be3922c540b7aa60c" args="" -->CVT_V1724_CH7_ADC_CONF_INDEX</em>&nbsp;</td><td>
<p>CH 7 Configuration register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87ab80fc89b973770d2071a75f72f9c2e37"></a><!-- doxytag: member="CVT_V1724_CH7_RESERVED_ADC_DEBUG_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87ab80fc89b973770d2071a75f72f9c2e37" args="" -->CVT_V1724_CH7_RESERVED_ADC_DEBUG_INDEX</em>&nbsp;</td><td>
<p>CH 7 ADC Debug Reserved register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87a382f9a380ac3d88368b198804f3f58ad"></a><!-- doxytag: member="CVT_V1724_CH7_RESERVED_MEM_DATA_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87a382f9a380ac3d88368b198804f3f58ad" args="" -->CVT_V1724_CH7_RESERVED_MEM_DATA_INDEX</em>&nbsp;</td><td>
<p>CH 7 Memory test data Reserved register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87a0b0264e7b86cbfc7274c5d58b4df9d21"></a><!-- doxytag: member="CVT_V1724_CH7_RESERVED_MEM_ADDRESS_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87a0b0264e7b86cbfc7274c5d58b4df9d21" args="" -->CVT_V1724_CH7_RESERVED_MEM_ADDRESS_INDEX</em>&nbsp;</td><td>
<p>CH 7 Memory test address Reserved register index. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2b312bfdb2b94b580663540e24bfac87a1e45d50667aad417d28e4444d08fa6ea"></a><!-- doxytag: member="CVT_V1724_LAST_INDEX" ref="a2b312bfdb2b94b580663540e24bfac87a1e45d50667aad417d28e4444d08fa6ea" args="" -->CVT_V1724_LAST_INDEX</em>&nbsp;</td><td>
<p>Tag : just to get table index size. </p>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00663">663</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3d20342a3b0a7a443bc8863244665ee3"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_TRIGGER_SRC_ENABLE_MSK" ref="a3d20342a3b0a7a443bc8863244665ee3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="cvt___v1724_8h.html#a3d20342a3b0a7a443bc8863244665ee3">CVT_V1724_TRIGGER_SRC_ENABLE_MSK</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Trigger enable bitmasks. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="a3d20342a3b0a7a443bc8863244665ee3a66bf49ce469e86e2d65b87e2c35c2e1f"></a><!-- doxytag: member="CVT_V1724_TRGEN_CH0_MSK" ref="a3d20342a3b0a7a443bc8863244665ee3a66bf49ce469e86e2d65b87e2c35c2e1f" args="" -->CVT_V1724_TRGEN_CH0_MSK</em>&nbsp;</td><td>
<p>Enable CH 0 trigger bit </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a3d20342a3b0a7a443bc8863244665ee3a0d6099406866fd20fb3f659e780c7b68"></a><!-- doxytag: member="CVT_V1724_TRGEN_CH1_MSK" ref="a3d20342a3b0a7a443bc8863244665ee3a0d6099406866fd20fb3f659e780c7b68" args="" -->CVT_V1724_TRGEN_CH1_MSK</em>&nbsp;</td><td>
<p>Enable CH 1 trigger bit </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a3d20342a3b0a7a443bc8863244665ee3a869e02aab0c623e18f0fe157370c9e43"></a><!-- doxytag: member="CVT_V1724_TRGEN_CH2_MSK" ref="a3d20342a3b0a7a443bc8863244665ee3a869e02aab0c623e18f0fe157370c9e43" args="" -->CVT_V1724_TRGEN_CH2_MSK</em>&nbsp;</td><td>
<p>Enable CH 2 trigger bit </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a3d20342a3b0a7a443bc8863244665ee3ad10d68828b3c59049735ba07561354df"></a><!-- doxytag: member="CVT_V1724_TRGEN_CH3_MSK" ref="a3d20342a3b0a7a443bc8863244665ee3ad10d68828b3c59049735ba07561354df" args="" -->CVT_V1724_TRGEN_CH3_MSK</em>&nbsp;</td><td>
<p>Enable CH 3 trigger bit </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a3d20342a3b0a7a443bc8863244665ee3a5998b6fc2a5070995c68afe522d77984"></a><!-- doxytag: member="CVT_V1724_TRGEN_CH4_MSK" ref="a3d20342a3b0a7a443bc8863244665ee3a5998b6fc2a5070995c68afe522d77984" args="" -->CVT_V1724_TRGEN_CH4_MSK</em>&nbsp;</td><td>
<p>Enable CH 4 trigger bit </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a3d20342a3b0a7a443bc8863244665ee3a3fde7396cecde0ef5153015223a4809b"></a><!-- doxytag: member="CVT_V1724_TRGEN_CH5_MSK" ref="a3d20342a3b0a7a443bc8863244665ee3a3fde7396cecde0ef5153015223a4809b" args="" -->CVT_V1724_TRGEN_CH5_MSK</em>&nbsp;</td><td>
<p>Enable CH 5 trigger bit </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a3d20342a3b0a7a443bc8863244665ee3ae461dcdb1bf45579c8a9be662455f7eb"></a><!-- doxytag: member="CVT_V1724_TRGEN_CH6_MSK" ref="a3d20342a3b0a7a443bc8863244665ee3ae461dcdb1bf45579c8a9be662455f7eb" args="" -->CVT_V1724_TRGEN_CH6_MSK</em>&nbsp;</td><td>
<p>Enable CH 6 trigger bit </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a3d20342a3b0a7a443bc8863244665ee3a8fd47ee4ab7df6ec9ed57fdd877913af"></a><!-- doxytag: member="CVT_V1724_TRGEN_CH7_MSK" ref="a3d20342a3b0a7a443bc8863244665ee3a8fd47ee4ab7df6ec9ed57fdd877913af" args="" -->CVT_V1724_TRGEN_CH7_MSK</em>&nbsp;</td><td>
<p>Enable CH 7 trigger bit </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a3d20342a3b0a7a443bc8863244665ee3a777d55ade990d1ed6024f4d63e187c49"></a><!-- doxytag: member="CVT_V1724_TRGEN_EXT_MSK" ref="a3d20342a3b0a7a443bc8863244665ee3a777d55ade990d1ed6024f4d63e187c49" args="" -->CVT_V1724_TRGEN_EXT_MSK</em>&nbsp;</td><td>
<p>External trigger enable bit </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a3d20342a3b0a7a443bc8863244665ee3a8d2f5fe73b0dc67b7ae060e2e0b7f636"></a><!-- doxytag: member="CVT_V1724_TRGEN_SW_MSK" ref="a3d20342a3b0a7a443bc8863244665ee3a8d2f5fe73b0dc67b7ae060e2e0b7f636" args="" -->CVT_V1724_TRGEN_SW_MSK</em>&nbsp;</td><td>
<p>Software trigger enable bit </p>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00902">902</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="aab2c5a7ffecb437f9dd56ed04b446a5d"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_VME_CONTROL_MSK" ref="aab2c5a7ffecb437f9dd56ed04b446a5d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="cvt___v1724_8h.html#aab2c5a7ffecb437f9dd56ed04b446a5d">CVT_V1724_VME_CONTROL_MSK</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Control register bitmasks. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="aab2c5a7ffecb437f9dd56ed04b446a5da0cdb4526ef9612cf5551899d2caa7163"></a><!-- doxytag: member="CVT_V1724_VME_CTRL_INT_LEVEL_MSK" ref="aab2c5a7ffecb437f9dd56ed04b446a5da0cdb4526ef9612cf5551899d2caa7163" args="" -->CVT_V1724_VME_CTRL_INT_LEVEL_MSK</em>&nbsp;</td><td>
<p>Interrupt level bit masks </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aab2c5a7ffecb437f9dd56ed04b446a5da712c2c141b81a47d3f271a90d66b8af1"></a><!-- doxytag: member="CVT_V1724_VME_CTRL_BERR_ENABLE_MSK" ref="aab2c5a7ffecb437f9dd56ed04b446a5da712c2c141b81a47d3f271a90d66b8af1" args="" -->CVT_V1724_VME_CTRL_BERR_ENABLE_MSK</em>&nbsp;</td><td>
<p>Bus error enable bit </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aab2c5a7ffecb437f9dd56ed04b446a5da5c8342457839bdf0fb92012068139da6"></a><!-- doxytag: member="CVT_V1724_VME_CTRL_ALIGN64_MSK" ref="aab2c5a7ffecb437f9dd56ed04b446a5da5c8342457839bdf0fb92012068139da6" args="" -->CVT_V1724_VME_CTRL_ALIGN64_MSK</em>&nbsp;</td><td>
<p>Align 64 enable bit </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aab2c5a7ffecb437f9dd56ed04b446a5da44518c88552d12fbc87322b492edc8e2"></a><!-- doxytag: member="CVT_V1724_VME_CTRL_RELOC_MSK" ref="aab2c5a7ffecb437f9dd56ed04b446a5da44518c88552d12fbc87322b492edc8e2" args="" -->CVT_V1724_VME_CTRL_RELOC_MSK</em>&nbsp;</td><td>
<p>Reloc bit </p>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00872">872</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9fb1f4860059200ce363c7811667c517"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_VME_STATUS_MSK" ref="a9fb1f4860059200ce363c7811667c517" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="cvt___v1724_8h.html#a9fb1f4860059200ce363c7811667c517">CVT_V1724_VME_STATUS_MSK</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Status register bitmasks. </p>
<dl class="todo"><dt><b><a class="el" href="todo.html#_todo000002">Todo:</a></b></dt><dd>To be defined </dd></dl>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="a9fb1f4860059200ce363c7811667c517af82edf7fb8987a8d7fcb7f216c2d258b"></a><!-- doxytag: member="CVT_V1724_VME_STS_DATA_READY_MSK" ref="a9fb1f4860059200ce363c7811667c517af82edf7fb8987a8d7fcb7f216c2d258b" args="" -->CVT_V1724_VME_STS_DATA_READY_MSK</em>&nbsp;</td><td>
<p>Data ready bit </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a9fb1f4860059200ce363c7811667c517abf2e69264708278b8073fbe4efdd1bf6"></a><!-- doxytag: member="CVT_V1724_VME_STS_FULL_MSK" ref="a9fb1f4860059200ce363c7811667c517abf2e69264708278b8073fbe4efdd1bf6" args="" -->CVT_V1724_VME_STS_FULL_MSK</em>&nbsp;</td><td>
<p>Full bit </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a9fb1f4860059200ce363c7811667c517a8f74b9f48371c215642d17841bd17bd5"></a><!-- doxytag: member="CVT_V1724_VME_STS_BERR_FLAG_MSK" ref="a9fb1f4860059200ce363c7811667c517a8f74b9f48371c215642d17841bd17bd5" args="" -->CVT_V1724_VME_STS_BERR_FLAG_MSK</em>&nbsp;</td><td>
<p>Berr flag bit </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a9fb1f4860059200ce363c7811667c517a650d4e7e419411d1c412b21784e8e9ff"></a><!-- doxytag: member="CVT_V1724_VME_STS_PURGED_MSK" ref="a9fb1f4860059200ce363c7811667c517a650d4e7e419411d1c412b21784e8e9ff" args="" -->CVT_V1724_VME_STS_PURGED_MSK</em>&nbsp;</td><td>
<p>Purged bit </p>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00889">889</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a25518b8577f9235f24a845d5e225dda2"></a><!-- doxytag: member="cvt_V1724.h::CVT_V17XX_BOARD_CLOCK_INDEX" ref="a25518b8577f9235f24a845d5e225dda2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="cvt___v1724_8h.html#a25518b8577f9235f24a845d5e225dda2">CVT_V17XX_BOARD_CLOCK_INDEX</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Boards internal clock indexer for CVT_V17XX_BOARD_CLOCK_KHZ[]. </p>
<dl class="see"><dt><b>See also:</b></dt><dd><a class="el" href="cvt___v1724_8h.html#a0500363a1104059dfeeb2aeb1112f843" title="Boards internal clock values (KHz): use CVT_V17XX_BOARD_CLOCK_INDEX enumeration as...">CVT_V17XX_BOARD_CLOCK_KHZ</a>[] </dd></dl>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="a25518b8577f9235f24a845d5e225dda2a1930e2c9cbe9f95038962cb0bbb04e0a"></a><!-- doxytag: member="CVT_V1724_BOARD_CLOCK_INDEX" ref="a25518b8577f9235f24a845d5e225dda2a1930e2c9cbe9f95038962cb0bbb04e0a" args="" -->CVT_V1724_BOARD_CLOCK_INDEX</em>&nbsp;</td><td>
<p>V1724 : 100 MHz </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a25518b8577f9235f24a845d5e225dda2ad47b9336e06f5b214e2f542ac15e7078"></a><!-- doxytag: member="CVT_V1721_BOARD_CLOCK_INDEX" ref="a25518b8577f9235f24a845d5e225dda2ad47b9336e06f5b214e2f542ac15e7078" args="" -->CVT_V1721_BOARD_CLOCK_INDEX</em>&nbsp;</td><td>
<p>V1721 : 500 MHz </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a25518b8577f9235f24a845d5e225dda2a088a542d7f069134b3bf02170fe40c35"></a><!-- doxytag: member="CVT_V1731_BOARD_CLOCK_INDEX" ref="a25518b8577f9235f24a845d5e225dda2a088a542d7f069134b3bf02170fe40c35" args="" -->CVT_V1731_BOARD_CLOCK_INDEX</em>&nbsp;</td><td>
<p>V1731 : 500 MHz </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a25518b8577f9235f24a845d5e225dda2a3cf8a9d3a18c534151f1543f13151246"></a><!-- doxytag: member="CVT_V1731_DES_BOARD_CLOCK_INDEX" ref="a25518b8577f9235f24a845d5e225dda2a3cf8a9d3a18c534151f1543f13151246" args="" -->CVT_V1731_DES_BOARD_CLOCK_INDEX</em>&nbsp;</td><td>
<p>V1731 Des mode :1000 MHz </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a25518b8577f9235f24a845d5e225dda2a97610b5f35c2b9d727dd9cd0b0fec1d3"></a><!-- doxytag: member="CVT_V1720_BOARD_CLOCK_INDEX" ref="a25518b8577f9235f24a845d5e225dda2a97610b5f35c2b9d727dd9cd0b0fec1d3" args="" -->CVT_V1720_BOARD_CLOCK_INDEX</em>&nbsp;</td><td>
<p>V1720 : 250 MHz </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a25518b8577f9235f24a845d5e225dda2a9df05ddb8cfd2ee27e1059fa17f80576"></a><!-- doxytag: member="CVT_V1740_BOARD_CLOCK_INDEX" ref="a25518b8577f9235f24a845d5e225dda2a9df05ddb8cfd2ee27e1059fa17f80576" args="" -->CVT_V1740_BOARD_CLOCK_INDEX</em>&nbsp;</td><td>
<p>V1740 : 62.5 MHz </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a25518b8577f9235f24a845d5e225dda2a68dc862c61a2ec280b05ef0cc53842a5"></a><!-- doxytag: member="CVT_V1751_BOARD_CLOCK_INDEX" ref="a25518b8577f9235f24a845d5e225dda2a68dc862c61a2ec280b05ef0cc53842a5" args="" -->CVT_V1751_BOARD_CLOCK_INDEX</em>&nbsp;</td><td>
<p>V1751 : 1000 MHz </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a25518b8577f9235f24a845d5e225dda2aba6eabbecce45a52cff95e6311e1f140"></a><!-- doxytag: member="CVT_V1751_DES_BOARD_CLOCK_INDEX" ref="a25518b8577f9235f24a845d5e225dda2aba6eabbecce45a52cff95e6311e1f140" args="" -->CVT_V1751_DES_BOARD_CLOCK_INDEX</em>&nbsp;</td><td>
<p>V1751 Des mode : 2000 MHz </p>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l01200">1200</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="aaa450477cb9c3e4d03981d5280087143"></a><!-- doxytag: member="cvt_V1724.h::CVT_V17XX_ROM_CFG_BOARD_ID" ref="aaa450477cb9c3e4d03981d5280087143" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="cvt___v1724_8h.html#aaa450477cb9c3e4d03981d5280087143">CVT_V17XX_ROM_CFG_BOARD_ID</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Configurazion ROM board IDs. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="aaa450477cb9c3e4d03981d5280087143a88c55f233927ec2c29e232b84beb74a4"></a><!-- doxytag: member="CVT_V17XX_RCFG_BOARD_ID_V1724" ref="aaa450477cb9c3e4d03981d5280087143a88c55f233927ec2c29e232b84beb74a4" args="" -->CVT_V17XX_RCFG_BOARD_ID_V1724</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aaa450477cb9c3e4d03981d5280087143ae862dd1461ca933bb91ae31459842624"></a><!-- doxytag: member="CVT_V17XX_RCFG_BOARD_ID_VX1724" ref="aaa450477cb9c3e4d03981d5280087143ae862dd1461ca933bb91ae31459842624" args="" -->CVT_V17XX_RCFG_BOARD_ID_VX1724</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aaa450477cb9c3e4d03981d5280087143ad49f518ff620982b2d0b3ee5dd53d17d"></a><!-- doxytag: member="CVT_V17XX_RCFG_BOARD_ID_V1721" ref="aaa450477cb9c3e4d03981d5280087143ad49f518ff620982b2d0b3ee5dd53d17d" args="" -->CVT_V17XX_RCFG_BOARD_ID_V1721</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aaa450477cb9c3e4d03981d5280087143abb3d7efa8ba97db3a4d22e81de2432f0"></a><!-- doxytag: member="CVT_V17XX_RCFG_BOARD_ID_VX1721" ref="aaa450477cb9c3e4d03981d5280087143abb3d7efa8ba97db3a4d22e81de2432f0" args="" -->CVT_V17XX_RCFG_BOARD_ID_VX1721</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aaa450477cb9c3e4d03981d5280087143a9c9c2a30400a114a5eabe6f63349e13c"></a><!-- doxytag: member="CVT_V17XX_RCFG_BOARD_ID_V1731" ref="aaa450477cb9c3e4d03981d5280087143a9c9c2a30400a114a5eabe6f63349e13c" args="" -->CVT_V17XX_RCFG_BOARD_ID_V1731</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aaa450477cb9c3e4d03981d5280087143a88d665844e7ab806c9a31926a505bf30"></a><!-- doxytag: member="CVT_V17XX_RCFG_BOARD_ID_VX1731" ref="aaa450477cb9c3e4d03981d5280087143a88d665844e7ab806c9a31926a505bf30" args="" -->CVT_V17XX_RCFG_BOARD_ID_VX1731</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aaa450477cb9c3e4d03981d5280087143a508c96d54c6647875f15b9724b14197f"></a><!-- doxytag: member="CVT_V17XX_RCFG_BOARD_ID_V1720" ref="aaa450477cb9c3e4d03981d5280087143a508c96d54c6647875f15b9724b14197f" args="" -->CVT_V17XX_RCFG_BOARD_ID_V1720</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aaa450477cb9c3e4d03981d5280087143aec348fee39762065729c0b428e59e1f2"></a><!-- doxytag: member="CVT_V17XX_RCFG_BOARD_ID_VX1720" ref="aaa450477cb9c3e4d03981d5280087143aec348fee39762065729c0b428e59e1f2" args="" -->CVT_V17XX_RCFG_BOARD_ID_VX1720</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aaa450477cb9c3e4d03981d5280087143a6c943fad301569620deb19b105c9c9b6"></a><!-- doxytag: member="CVT_V17XX_RCFG_BOARD_ID_V1740" ref="aaa450477cb9c3e4d03981d5280087143a6c943fad301569620deb19b105c9c9b6" args="" -->CVT_V17XX_RCFG_BOARD_ID_V1740</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aaa450477cb9c3e4d03981d5280087143a557bed0bf14da8aa0291a2bd561f5ad5"></a><!-- doxytag: member="CVT_V17XX_RCFG_BOARD_ID_VX1740" ref="aaa450477cb9c3e4d03981d5280087143a557bed0bf14da8aa0291a2bd561f5ad5" args="" -->CVT_V17XX_RCFG_BOARD_ID_VX1740</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aaa450477cb9c3e4d03981d5280087143a7e1950ed880078ee4d8bfbabdf4820f1"></a><!-- doxytag: member="CVT_V17XX_RCFG_BOARD_ID_V1751" ref="aaa450477cb9c3e4d03981d5280087143a7e1950ed880078ee4d8bfbabdf4820f1" args="" -->CVT_V17XX_RCFG_BOARD_ID_V1751</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aaa450477cb9c3e4d03981d5280087143a1aa68df67b78bdf9c1aba12de544f405"></a><!-- doxytag: member="CVT_V17XX_RCFG_BOARD_ID_VX1751" ref="aaa450477cb9c3e4d03981d5280087143a1aa68df67b78bdf9c1aba12de544f405" args="" -->CVT_V17XX_RCFG_BOARD_ID_VX1751</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l01360">1360</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8e780c9ef7c3a2c1188cbc1d5e8fe42b"></a><!-- doxytag: member="cvt_V1724.h::CVT_V17XX_ROM_CFG_VCXO_TYPE" ref="a8e780c9ef7c3a2c1188cbc1d5e8fe42b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="cvt___v1724_8h.html#a8e780c9ef7c3a2c1188cbc1d5e8fe42b">CVT_V17XX_ROM_CFG_VCXO_TYPE</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Configurazion ROM VCXO types. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="a8e780c9ef7c3a2c1188cbc1d5e8fe42ba09a011f722d9b34f8deabfb67b3bc2e7"></a><!-- doxytag: member="CVT_V17XX_RCFG_VCXO_500" ref="a8e780c9ef7c3a2c1188cbc1d5e8fe42ba09a011f722d9b34f8deabfb67b3bc2e7" args="" -->CVT_V17XX_RCFG_VCXO_500</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a8e780c9ef7c3a2c1188cbc1d5e8fe42baee843d9652f3d8efebcfa4160d491986"></a><!-- doxytag: member="CVT_V17XX_RCFG_VCXO_1000" ref="a8e780c9ef7c3a2c1188cbc1d5e8fe42baee843d9652f3d8efebcfa4160d491986" args="" -->CVT_V17XX_RCFG_VCXO_1000</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l01349">1349</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4379831f05b7b9a82ec8d2fd03e9e610"></a><!-- doxytag: member="cvt_V1724.h::CVT_V17XX_TYPES" ref="a4379831f05b7b9a82ec8d2fd03e9e610" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="cvt___v1724_8h.html#a4379831f05b7b9a82ec8d2fd03e9e610">CVT_V17XX_TYPES</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The V17XX board type. </p>
<p>Provides an entry for each board type </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="a4379831f05b7b9a82ec8d2fd03e9e610a56a2e93e73cffaeaf50783acd863aad2"></a><!-- doxytag: member="CVT_V1724" ref="a4379831f05b7b9a82ec8d2fd03e9e610a56a2e93e73cffaeaf50783acd863aad2" args="" -->CVT_V1724</em>&nbsp;</td><td>
<p>The board is V1724. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a4379831f05b7b9a82ec8d2fd03e9e610a1cc7b5063f27a2cd67d74ee0ca248578"></a><!-- doxytag: member="CVT_V1721" ref="a4379831f05b7b9a82ec8d2fd03e9e610a1cc7b5063f27a2cd67d74ee0ca248578" args="" -->CVT_V1721</em>&nbsp;</td><td>
<p>The board is V1721. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a4379831f05b7b9a82ec8d2fd03e9e610a53253f7bfab6f1dd94f7b73a3e7b2ffb"></a><!-- doxytag: member="CVT_V1731" ref="a4379831f05b7b9a82ec8d2fd03e9e610a53253f7bfab6f1dd94f7b73a3e7b2ffb" args="" -->CVT_V1731</em>&nbsp;</td><td>
<p>The board is V1731. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a4379831f05b7b9a82ec8d2fd03e9e610ae7fc5877e3aca04a8b498b8035563491"></a><!-- doxytag: member="CVT_V1720" ref="a4379831f05b7b9a82ec8d2fd03e9e610ae7fc5877e3aca04a8b498b8035563491" args="" -->CVT_V1720</em>&nbsp;</td><td>
<p>The board is V1720. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a4379831f05b7b9a82ec8d2fd03e9e610afc553787456c85d4b462d3ad0d39a230"></a><!-- doxytag: member="CVT_V1740" ref="a4379831f05b7b9a82ec8d2fd03e9e610afc553787456c85d4b462d3ad0d39a230" args="" -->CVT_V1740</em>&nbsp;</td><td>
<p>The board is V1740. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a4379831f05b7b9a82ec8d2fd03e9e610a3dede885f83d261437e0bc80f650b660"></a><!-- doxytag: member="CVT_V1751" ref="a4379831f05b7b9a82ec8d2fd03e9e610a3dede885f83d261437e0bc80f650b660" args="" -->CVT_V1751</em>&nbsp;</td><td>
<p>The board is V1751. </p>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l00032">32</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<hr/><h2>Function Documentation</h2>
<a class="anchor" id="adc9d50947bbc642052a7b6afb6a053e5"></a><!-- doxytag: member="cvt_V1724.h::cvt_V1724_adc_calib" ref="adc9d50947bbc642052a7b6afb6a053e5" args="(cvt_V1724_data *p_data, UINT8 ch_msk)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> cvt_V1724_adc_calib </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structcvt___v1724__data.html">cvt_V1724_data</a> *&nbsp;</td>
          <td class="paramname"> <em>p_data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>&nbsp;</td>
          <td class="paramname"> <em>ch_msk</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Performs the specified ADCs' channels calibration ( V1731/V1721 only). </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>p_data</em>&nbsp;</td><td>Pointer to board data </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>ch_msk</em>&nbsp;</td><td>The channel mask to calibrate </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>TRUE: Procedure successfully executed </dd></dl>

<p>Referenced by <a class="el" href="_v1751__board_8cpp_source.html#l00037">V1751Board::Init()</a>, <a class="el" href="_v1731__board_8cpp_source.html#l00037">V1731Board::Init()</a>, and <a class="el" href="_v1721__board_8cpp_source.html#l00037">V1721Board::Init()</a>.</p>

</div>
</div>
<a class="anchor" id="aa0b848e51392e4f5e693b8f9db9d5a9f"></a><!-- doxytag: member="cvt_V1724.h::cvt_V1724_adc_temp" ref="aa0b848e51392e4f5e693b8f9db9d5a9f" args="(cvt_V1724_data *p_data, UINT8 ch_msk, UINT32 *tempadc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> cvt_V1724_adc_temp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structcvt___v1724__data.html">cvt_V1724_data</a> *&nbsp;</td>
          <td class="paramname"> <em>p_data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>&nbsp;</td>
          <td class="paramname"> <em>ch_msk</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> *&nbsp;</td>
          <td class="paramname"> <em>tempadc</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reads the specified ADCs' channels temperature ( V1751 only). </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>p_data</em>&nbsp;</td><td>Pointer to board data </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>ch_msk</em>&nbsp;</td><td>The channel mask read temperature from </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>tampadc</em>&nbsp;</td><td>The caller allocated storage to hold channels' temperatures: it must be a CVT_V1724_MAX_CHANNEL UINT32 data array </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>TRUE: Procedure successfully executed </dd></dl>

</div>
</div>
<a class="anchor" id="ac033b04f75f97bef286dcc04b8b08af0"></a><!-- doxytag: member="cvt_V1724.h::cvt_V1724_close" ref="ac033b04f75f97bef286dcc04b8b08af0" args="(cvt_V1724_data *p_data)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> cvt_V1724_close </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structcvt___v1724__data.html">cvt_V1724_data</a> *&nbsp;</td>
          <td class="paramname"> <em>p_data</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>V1724 VME boards closing and resource free. </p>
<p>Provides specific handling for V1724 boards closing. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>p_data</em>&nbsp;</td><td>Pointer to board data </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>TRUE: board successfully closed </dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>Must be called when done with any other board specific API. </dd></dl>

<p>Referenced by <a class="el" href="_v17_x_x__board_8cpp_source.html#l00039">V17XXBoard::~V17XXBoard()</a>.</p>

</div>
</div>
<a class="anchor" id="a162f2c241a1c0e31b7d1a77fc5ee2b2b"></a><!-- doxytag: member="cvt_V1724.h::cvt_V1724_data_clear" ref="a162f2c241a1c0e31b7d1a77fc5ee2b2b" args="(cvt_V1724_data *p_data)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> cvt_V1724_data_clear </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structcvt___v1724__data.html">cvt_V1724_data</a> *&nbsp;</td>
          <td class="paramname"> <em>p_data</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Performs a data clear. </p>
<p>Writes a dummy value into SW_CLEAR_REGISTER register. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>p_data</em>&nbsp;</td><td>Pointer to board data </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>TRUE: Procedure successfully executed </dd></dl>

<p>Referenced by <a class="el" href="_v17_x_x__board_8cpp_source.html#l00200">V17XXBoard::SetFrontPanelIO()</a>, <a class="el" href="_v17_x_x__board_8cpp_source.html#l00151">V17XXBoard::WriteSampleBufferSize()</a>, <a class="el" href="_v1740__board_8cpp_source.html#l00185">V1740Board::WriteSampleBufferSize()</a>, and <a class="el" href="_v17_x_x__board_8cpp_source.html#l00168">V17XXBoard::WriteTriggerMode()</a>.</p>

</div>
</div>
<a class="anchor" id="ae93bf2b8080abdda7da60ae8c0d9f046"></a><!-- doxytag: member="cvt_V1724.h::cvt_V1724_erase_flash_page" ref="ae93bf2b8080abdda7da60ae8c0d9f046" args="(cvt_V1724_data *p_data, UINT32 page_index)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> cvt_V1724_erase_flash_page </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structcvt___v1724__data.html">cvt_V1724_data</a> *&nbsp;</td>
          <td class="paramname"> <em>p_data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&nbsp;</td>
          <td class="paramname"> <em>page_index</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Erases a board's flash page. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>p_data</em>&nbsp;</td><td>Pointer to board data. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>page_index</em>&nbsp;</td><td>The page index (0 based index) to be erased </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>TRUE: Procedure successfully executed </dd></dl>

</div>
</div>
<a class="anchor" id="a64164717296be32dd51f3b54f9869176"></a><!-- doxytag: member="cvt_V1724.h::cvt_V1724_fw_upgrade" ref="a64164717296be32dd51f3b54f9869176" args="(cvt_V1724_data *p_data, const UINT8 *data_buff, UINT32 data_size, CVT_V1724_FLASH_BANK flash_bank, BOOL(*call_back)(UINT32 written_bytes))" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> cvt_V1724_fw_upgrade </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structcvt___v1724__data.html">cvt_V1724_data</a> *&nbsp;</td>
          <td class="paramname"> <em>p_data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="cvt__common__defs_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> *&nbsp;</td>
          <td class="paramname"> <em>data_buff</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&nbsp;</td>
          <td class="paramname"> <em>data_size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt___v1724_8h.html#aff204a083d15c61a6aa077d2edb4d01b">CVT_V1724_FLASH_BANK</a>&nbsp;</td>
          <td class="paramname"> <em>flash_bank</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a>(*)(<a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> written_bytes)&nbsp;</td>
          <td class="paramname"> <em>call_back</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Performs a full flash upgrade onto specific bank (standard or backup). </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>p_data</em>&nbsp;</td><td>Pointer to board data. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>data_buff</em>&nbsp;</td><td>The source data buffer </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>data_size</em>&nbsp;</td><td>The data_buff size (bytes) </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>flash_bank</em>&nbsp;</td><td>The flash bank to upgrade: must be a <a class="el" href="cvt___v1724_8h.html#aff204a083d15c61a6aa077d2edb4d01b">CVT_V1724_FLASH_BANK</a> valid one </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>call_back</em>&nbsp;</td><td>End user call back function, called for each new page transferred: may be NULL: you can return FALSE to abort procedure </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>TRUE: Procedure successfully executed </dd></dl>

</div>
</div>
<a class="anchor" id="aa9098259a17659a70ff00072eeeac191"></a><!-- doxytag: member="cvt_V1724.h::cvt_V1724_get_acquisition_mode" ref="aa9098259a17659a70ff00072eeeac191" args="(cvt_V1724_data *p_data, BOOL *p_sample_enable, CVT_V1724_NUM_BLOCKS *p_block_size)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> cvt_V1724_get_acquisition_mode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structcvt___v1724__data.html">cvt_V1724_data</a> *&nbsp;</td>
          <td class="paramname"> <em>p_data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> *&nbsp;</td>
          <td class="paramname"> <em>p_sample_enable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt___v1724_8h.html#a8bfce99d304af1f56ccd640cf8dea682">CVT_V1724_NUM_BLOCKS</a> *&nbsp;</td>
          <td class="paramname"> <em>p_block_size</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Gets the acquisition mode parameters. </p>
<p>Retrives the relevant parameters settings for the acquisition mode. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>p_data</em>&nbsp;</td><td>Pointer to board data </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>p_sample_enable</em>&nbsp;</td><td>Sample acquisition mode: if disabled the acquisition mode is windowed </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>p_block_size</em>&nbsp;</td><td>Samples' number per block size foreach channel: it must be a valid <a class="el" href="cvt___v1724_8h.html#a8bfce99d304af1f56ccd640cf8dea682">CVT_V1724_NUM_BLOCKS</a> identifier. </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>TRUE: Procedure successfully executed </dd></dl>
<dl class="see"><dt><b>See also:</b></dt><dd><a class="el" href="cvt___v1724_8h.html#a8bfce99d304af1f56ccd640cf8dea682" title="The number for blocks.">CVT_V1724_NUM_BLOCKS</a> </dd></dl>

</div>
</div>
<a class="anchor" id="a4cdb2c2ce6cca6e7b05a787f2085bfed"></a><!-- doxytag: member="cvt_V1724.h::cvt_V1724_get_acquisition_status" ref="a4cdb2c2ce6cca6e7b05a787f2085bfed" args="(cvt_V1724_data *p_data, BOOL *p_is_MEB_not_empty, BOOL *p_is_MEB_full, BOOL *p_is_running, BOOL *p_some_event_ready, BOOL *p_event_full, BOOL *p_s_in)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> cvt_V1724_get_acquisition_status </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structcvt___v1724__data.html">cvt_V1724_data</a> *&nbsp;</td>
          <td class="paramname"> <em>p_data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> *&nbsp;</td>
          <td class="paramname"> <em>p_is_MEB_not_empty</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> *&nbsp;</td>
          <td class="paramname"> <em>p_is_MEB_full</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> *&nbsp;</td>
          <td class="paramname"> <em>p_is_running</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> *&nbsp;</td>
          <td class="paramname"> <em>p_some_event_ready</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> *&nbsp;</td>
          <td class="paramname"> <em>p_event_full</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> *&nbsp;</td>
          <td class="paramname"> <em>p_s_in</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Gets the acquisition status parameters. </p>
<p>Retrives the relevant parameters for the acquisition status. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>p_data</em>&nbsp;</td><td>Pointer to board data </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>p_is_MEB_not_empty</em>&nbsp;</td><td>This flag is set if MEB is not empty </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>p_is_MEB_full</em>&nbsp;</td><td>This flag is set if MEB is full </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>p_is_running</em>&nbsp;</td><td>This flag is set if acquisition is running </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>p_some_event_ready</em>&nbsp;</td><td>This flag is set if some event is ready </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>p_event_full</em>&nbsp;</td><td>This flag is set if event memory is full </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>p_s_in</em>&nbsp;</td><td>This flag shows the front panel' S-IN signal logical state </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>TRUE: Procedure successfully executed </dd></dl>

</div>
</div>
<a class="anchor" id="a30796c4c67bbf43ef9e9351555bdd60d"></a><!-- doxytag: member="cvt_V1724.h::cvt_V1724_get_adc_conf" ref="a30796c4c67bbf43ef9e9351555bdd60d" args="(cvt_V1724_data *p_data, UINT8 ch_index, BOOL *p_dither_value, BOOL *p_clk_duty_stab_value, BOOL *p_randomize_value)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> cvt_V1724_get_adc_conf </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structcvt___v1724__data.html">cvt_V1724_data</a> *&nbsp;</td>
          <td class="paramname"> <em>p_data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>&nbsp;</td>
          <td class="paramname"> <em>ch_index</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> *&nbsp;</td>
          <td class="paramname"> <em>p_dither_value</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> *&nbsp;</td>
          <td class="paramname"> <em>p_clk_duty_stab_value</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> *&nbsp;</td>
          <td class="paramname"> <em>p_randomize_value</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Gets the specified channel' adc configuration ( V1724/V1720 only). </p>
<p>Gets the dither, clock duty cycle stabilizer and output randomize features status for the specified channel. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>p_data</em>&nbsp;</td><td>Pointer to board data </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>ch_index</em>&nbsp;</td><td>The channel index </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>p_dither_value</em>&nbsp;</td><td>If TRUE the dither feature is enabled, disable otherwise </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>p_clk_duty_stab_value</em>&nbsp;</td><td>If TRUE the clock duty cycle stabilizer feature is enabled, disable otherwise </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>p_randomize_value</em>&nbsp;</td><td>If TRUE the output randomized feature is enabled, disable otherwise </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>TRUE: Procedure successfully executed </dd></dl>

</div>
</div>
<a class="anchor" id="a818559842a9d90273a92f153f3dbc40f"></a><!-- doxytag: member="cvt_V1724.h::cvt_V1724_get_buffer_cache" ref="a818559842a9d90273a92f153f3dbc40f" args="(cvt_V1724_data *p_data, UINT16 event_index, UINT8 ch_index, UINT16 *p_buff, UINT32 *p_buff_size, UINT8 *p_board_id, UINT32 *p_trigger_time_tag, UINT32 *p_event_counter)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> cvt_V1724_get_buffer_cache </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structcvt___v1724__data.html">cvt_V1724_data</a> *&nbsp;</td>
          <td class="paramname"> <em>p_data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a>&nbsp;</td>
          <td class="paramname"> <em>event_index</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>&nbsp;</td>
          <td class="paramname"> <em>ch_index</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> *&nbsp;</td>
          <td class="paramname"> <em>p_buff</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> *&nbsp;</td>
          <td class="paramname"> <em>p_buff_size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> *&nbsp;</td>
          <td class="paramname"> <em>p_board_id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> *&nbsp;</td>
          <td class="paramname"> <em>p_trigger_time_tag</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> *&nbsp;</td>
          <td class="paramname"> <em>p_event_counter</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reads data cache from previous cvt_V1724_read_data data call. </p>
<p>Call cvt_FIFO_BLT_read for Multiple Event Buffer and stores data into user buffer. If the returned data is just a V1724 not valid datum, this is discarded. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>p_data</em>&nbsp;</td><td>Pointer to board data </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>event_index</em>&nbsp;</td><td>The event index from which retrive data </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>ch_index</em>&nbsp;</td><td>The channel index </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>p_buff</em>&nbsp;</td><td>The target buffer: caller allocated </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>p_buff_size</em>&nbsp;</td><td>The buffer size (16 bit word). On exit will holds the number of words really read. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>p_board_id</em>&nbsp;</td><td>The board id stored into event </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>p_trigger_time_tag</em>&nbsp;</td><td>The trigger time tag stored into event </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>p_event_counter</em>&nbsp;</td><td>The counter stored into event </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>TRUE: Procedure successfully executed, FALSE elsewhere (e.g. event or channel index not found) </dd></dl>
<dl class="see"><dt><b>See also:</b></dt><dd><a class="el" href="cvt___v1724_8h.html#afe6024ed734c5d778d1a7d5019deebf0" title="Reads data from the board&#39;s channels and stores to user buffer.">cvt_V1724_read_data</a> </dd></dl>

<p>Referenced by <a class="el" href="_v17_x_x__board__channel_8cpp_source.html#l00130">V17XXBoardChannel::ReadSamplesCache()</a>, and <a class="el" href="_v1740__board__channel_8cpp_source.html#l00130">V1740BoardChannel::ReadSamplesCache()</a>.</p>

</div>
</div>
<a class="anchor" id="a3a0b7e4efbafa259c60a4c7221d588a3"></a><!-- doxytag: member="cvt_V1724.h::cvt_V1724_get_buffer_samples" ref="a3a0b7e4efbafa259c60a4c7221d588a3" args="(cvt_V1724_data *p_data, UINT16 *p_num_k_samples, CVT_V1724_NUM_BLOCKS *p_num_block_read)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> cvt_V1724_get_buffer_samples </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structcvt___v1724__data.html">cvt_V1724_data</a> *&nbsp;</td>
          <td class="paramname"> <em>p_data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> *&nbsp;</td>
          <td class="paramname"> <em>p_num_k_samples</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt___v1724_8h.html#a8bfce99d304af1f56ccd640cf8dea682">CVT_V1724_NUM_BLOCKS</a> *&nbsp;</td>
          <td class="paramname"> <em>p_num_block_read</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Returns the maximum number of samples per events for each channel. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>p_data</em>&nbsp;</td><td>Pointer to board data </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>p_num_k_samples</em>&nbsp;</td><td>The number of samples (as K blocks) per channel or per group in case of CVT_V1740 </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>p_num_block_read</em>&nbsp;</td><td>The num block register value read ( <a class="el" href="cvt___v1724_8h.html#a8bfce99d304af1f56ccd640cf8dea682">CVT_V1724_NUM_BLOCKS</a> ) </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>TRUE: Procedure successfully executed </dd></dl>

<p>Referenced by <a class="el" href="_v17_x_x__board_8cpp_source.html#l00151">V17XXBoard::WriteSampleBufferSize()</a>, and <a class="el" href="_v1740__board_8cpp_source.html#l00185">V1740Board::WriteSampleBufferSize()</a>.</p>

</div>
</div>
<a class="anchor" id="ae3a894ea490cbaefea0250b612a7d996"></a><!-- doxytag: member="cvt_V1724.h::cvt_V1724_get_channel_info" ref="ae3a894ea490cbaefea0250b612a7d996" args="(cvt_V1724_data *p_data, UINT8 ch_index, UINT16 *p_firmware_rev)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> cvt_V1724_get_channel_info </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structcvt___v1724__data.html">cvt_V1724_data</a> *&nbsp;</td>
          <td class="paramname"> <em>p_data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>&nbsp;</td>
          <td class="paramname"> <em>ch_index</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> *&nbsp;</td>
          <td class="paramname"> <em>p_firmware_rev</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Gets board's system information. </p>
<p>Reads the firmware revision register and the serial number. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>p_data</em>&nbsp;</td><td>Pointer to board data </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>ch_index</em>&nbsp;</td><td>The index of the channel to test. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>p_firmware_rev</em>&nbsp;</td><td>The channel's firmare release (MSB major release, LSB minor release). </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>TRUE: Procedure successfully executed </dd></dl>

</div>
</div>
<a class="anchor" id="a4b11986cf06901b036f48d7644ce46e5"></a><!-- doxytag: member="cvt_V1724.h::cvt_V1724_get_channel_offset" ref="a4b11986cf06901b036f48d7644ce46e5" args="(cvt_V1724_data *p_data, UINT8 ch_index, UINT16 *p_offset_value)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> cvt_V1724_get_channel_offset </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structcvt___v1724__data.html">cvt_V1724_data</a> *&nbsp;</td>
          <td class="paramname"> <em>p_data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>&nbsp;</td>
          <td class="paramname"> <em>ch_index</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> *&nbsp;</td>
          <td class="paramname"> <em>p_offset_value</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Sets specified channel' offset. </p>
<p>Retrives the offset value for the specified channel. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>p_data</em>&nbsp;</td><td>Pointer to board data </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>ch_index</em>&nbsp;</td><td>The channel index </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>p_offset_value</em>&nbsp;</td><td>The channel' offset value. </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>TRUE: Procedure successfully executed </dd></dl>

</div>
</div>
<a class="anchor" id="a499ef3e7beb6515062c0533161d5b65d"></a><!-- doxytag: member="cvt_V1724.h::cvt_V1724_get_channel_status" ref="a499ef3e7beb6515062c0533161d5b65d" args="(cvt_V1724_data *p_data, UINT8 ch_index, BOOL *p_is_dac_busy, BOOL *p_is_fifo_full, BOOL *p_is_fifo_almost_full, BOOL *p_is_block_remove_ok)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> cvt_V1724_get_channel_status </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structcvt___v1724__data.html">cvt_V1724_data</a> *&nbsp;</td>
          <td class="paramname"> <em>p_data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>&nbsp;</td>
          <td class="paramname"> <em>ch_index</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> *&nbsp;</td>
          <td class="paramname"> <em>p_is_dac_busy</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> *&nbsp;</td>
          <td class="paramname"> <em>p_is_fifo_full</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> *&nbsp;</td>
          <td class="paramname"> <em>p_is_fifo_empty</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> *&nbsp;</td>
          <td class="paramname"> <em>p_is_block_remove_ok</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Gets information about board status. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>p_data</em>&nbsp;</td><td>Pointer to board data. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>ch_index</em>&nbsp;</td><td>The index of the channel to test. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>p_is_dac_busy</em>&nbsp;</td><td>Returns the channel's DAC_BUSY flag status. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>p_is_fifo_full</em>&nbsp;</td><td>Returns the channel's FIFO_FULL flag status. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>p_is_fifo_empty</em>&nbsp;</td><td>Returns the channel's FIFO_EMPTY flag status. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>p_is_block_remove_ok</em>&nbsp;</td><td>Returns the channel's BLOCK_REM_OK flag status. </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>TRUE: Procedure successfully executed. </dd></dl>

</div>
</div>
<a class="anchor" id="acfc9698dd54e70198da7a1f651281918"></a><!-- doxytag: member="cvt_V1724.h::cvt_V1724_get_channel_trigger" ref="acfc9698dd54e70198da7a1f651281918" args="(cvt_V1724_data *p_data, UINT8 ch_index, UINT32 *p_trigger_threshold, UINT32 *p_threshold_samples)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> cvt_V1724_get_channel_trigger </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structcvt___v1724__data.html">cvt_V1724_data</a> *&nbsp;</td>
          <td class="paramname"> <em>p_data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>&nbsp;</td>
          <td class="paramname"> <em>ch_index</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> *&nbsp;</td>
          <td class="paramname"> <em>p_trigger_threshold</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> *&nbsp;</td>
          <td class="paramname"> <em>p_threshold_samples</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Gets the specified channel' trigger parameters. </p>
<p>Retrives the relevant trigger parameters for the specified channel. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>p_data</em>&nbsp;</td><td>Pointer to board data </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>ch_index</em>&nbsp;</td><td>The channel index </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>p_trigger_threshold</em>&nbsp;</td><td>The value of the trigger threshold </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>p_threshold_samples</em>&nbsp;</td><td>The hysteresis on threshold comparison </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>TRUE: Procedure successfully executed </dd></dl>

</div>
</div>
<a class="anchor" id="a53195342440a0c820b939358a9c414b9"></a><!-- doxytag: member="cvt_V1724.h::cvt_V1724_get_dither_enable" ref="a53195342440a0c820b939358a9c414b9" args="(cvt_V1724_data *p_data, UINT8 ch_index, BOOL *p_dither_value)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> cvt_V1724_get_dither_enable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structcvt___v1724__data.html">cvt_V1724_data</a> *&nbsp;</td>
          <td class="paramname"> <em>p_data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>&nbsp;</td>
          <td class="paramname"> <em>ch_index</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> *&nbsp;</td>
          <td class="paramname"> <em>p_dither_value</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Gets the specified channel' dithering feature status ( V1724/V1720 only). </p>
<p>Gets the dither feature status for the specified channel. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>p_data</em>&nbsp;</td><td>Pointer to board data </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>ch_index</em>&nbsp;</td><td>The channel index </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>p_dither_value</em>&nbsp;</td><td>If TRUE the dither feature is enabled, disable otherwise </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>TRUE: Procedure successfully executed </dd></dl>
<dl class="deprecated"><dt><b><a class="el" href="deprecated.html#_deprecated000002">Deprecated:</a></b></dt><dd>Use <a class="el" href="cvt___v1724_8h.html#a30796c4c67bbf43ef9e9351555bdd60d">cvt_V1724_get_adc_conf</a> </dd></dl>

</div>
</div>
<a class="anchor" id="a42ac50a469a653b80780182389601c3b"></a><!-- doxytag: member="cvt_V1724.h::cvt_V1724_get_fp_trigger_out" ref="a42ac50a469a653b80780182389601c3b" args="(cvt_V1724_data *p_data, BOOL *p_ext_trigger_enable, BOOL *p_sw_trigger_enable, UINT8 *p_ch_trigger_enable_msk)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> cvt_V1724_get_fp_trigger_out </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structcvt___v1724__data.html">cvt_V1724_data</a> *&nbsp;</td>
          <td class="paramname"> <em>p_data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> *&nbsp;</td>
          <td class="paramname"> <em>p_ext_trigger_enable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> *&nbsp;</td>
          <td class="paramname"> <em>p_sw_trigger_enable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> *&nbsp;</td>
          <td class="paramname"> <em>p_ch_trigger_enable_msk</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Gets the front panel trigger output settings. </p>
<p>Retrives the relevant parameters setting for the front panel triggering mode. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>p_data</em>&nbsp;</td><td>Pointer to board data </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>p_ext_trigger_enable</em>&nbsp;</td><td>External trigger status output enable. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>p_sw_trigger_enable</em>&nbsp;</td><td>Software trigger status output enable. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>p_ch_trigger_enable_msk</em>&nbsp;</td><td>Trigger output from channels thresholds comparison status. </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>TRUE: Procedure successfully executed </dd></dl>

</div>
</div>
<a class="anchor" id="a2e50647eae51887fc3eabf7693ad8f89"></a><!-- doxytag: member="cvt_V1724.h::cvt_V1724_get_front_panel_IO" ref="a2e50647eae51887fc3eabf7693ad8f89" args="(cvt_V1724_data *p_data, BOOL *p_use_TTL, BOOL *p_is_out_en, UINT8 *p_dir_msk, CVT_V1724_FRONT_PANEL_IO_MODES *p_mode)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> cvt_V1724_get_front_panel_IO </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structcvt___v1724__data.html">cvt_V1724_data</a> *&nbsp;</td>
          <td class="paramname"> <em>p_data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> *&nbsp;</td>
          <td class="paramname"> <em>p_use_TTL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> *&nbsp;</td>
          <td class="paramname"> <em>p_is_out_en</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> *&nbsp;</td>
          <td class="paramname"> <em>p_dir_msk</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt___v1724_8h.html#a37c48d2968d7610521a8d452579f1d90">CVT_V1724_FRONT_PANEL_IO_MODES</a> *&nbsp;</td>
          <td class="paramname"> <em>p_mode</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Gets front panel's IO. </p>
<p>Retrives the relevant parameters for the front panel's IO. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>p_data</em>&nbsp;</td><td>Pointer to board data </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>p_use_TTL</em>&nbsp;</td><td>True if the external signals standard is TTL type </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>p_is_out_en</em>&nbsp;</td><td>True if the trigger output is enabled </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>p_dir_msk</em>&nbsp;</td><td>Gets the direction mask </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>p_mode</em>&nbsp;</td><td>Gets the operational mode </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>TRUE: Procedure successfully executed </dd></dl>
<dl class="see"><dt><b>See also:</b></dt><dd><a class="el" href="cvt___v1724_8h.html#a37c48d2968d7610521a8d452579f1d90" title="Front Panel IO modes.">CVT_V1724_FRONT_PANEL_IO_MODES</a> </dd></dl>

</div>
</div>
<a class="anchor" id="aa877e45574175da75d23c5639fcc3e52"></a><!-- doxytag: member="cvt_V1724.h::cvt_V1724_get_interrupt" ref="aa877e45574175da75d23c5639fcc3e52" args="(cvt_V1724_data *p_data, UINT8 *p_level, UINT32 *p_status_id, UINT16 *p_event_number)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> cvt_V1724_get_interrupt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structcvt___v1724__data.html">cvt_V1724_data</a> *&nbsp;</td>
          <td class="paramname"> <em>p_data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> *&nbsp;</td>
          <td class="paramname"> <em>p_level</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> *&nbsp;</td>
          <td class="paramname"> <em>p_status_id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> *&nbsp;</td>
          <td class="paramname"> <em>p_event_number</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Gets interrupt parameters. </p>
<p>Retrives the relevant parameters settings for interrupt usage. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>p_data</em>&nbsp;</td><td>Pointer to board data </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>p_level</em>&nbsp;</td><td>The interrupt level. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>p_status_id</em>&nbsp;</td><td>The interrupt stayus id (interupt vector). </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>p_event_number</em>&nbsp;</td><td>The number of events to get an interrupt (if 0 interrupt feature is disabled). </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>TRUE: Procedure successfully executed </dd></dl>

</div>
</div>
<a class="anchor" id="a260c5c7d4d766ff691ae80361b41af8b"></a><!-- doxytag: member="cvt_V1724.h::cvt_V1724_get_MCST_CBLT" ref="a260c5c7d4d766ff691ae80361b41af8b" args="(cvt_V1724_data *p_data, UINT8 *p_address, MCST_CBLT_board_pos *p_pos)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> cvt_V1724_get_MCST_CBLT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structcvt___v1724__data.html">cvt_V1724_data</a> *&nbsp;</td>
          <td class="paramname"> <em>p_data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> *&nbsp;</td>
          <td class="paramname"> <em>p_address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__board__commons_8h.html#aefd81e08a008a517d7a972717bd150d9">MCST_CBLT_board_pos</a> *&nbsp;</td>
          <td class="paramname"> <em>p_pos</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Gets MCST/CBLT parameters from board. </p>
<p>Retrives the relevant parameters for MCST/CBLT usage. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>p_data</em>&nbsp;</td><td>Pointer to board data. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>p_address</em>&nbsp;</td><td>The MCST/CBLT address. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>p_pos</em>&nbsp;</td><td>The board position into the MCST / CBLT chain: it must be a <a class="el" href="cvt__board__commons_8h.html#aefd81e08a008a517d7a972717bd150d9">MCST_CBLT_board_pos</a> identifier </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>TRUE: Procedure successfully executed </dd></dl>
<dl class="see"><dt><b>See also:</b></dt><dd><a class="el" href="cvt__board__commons_8h.html#aefd81e08a008a517d7a972717bd150d9" title="Board position in MCST/CBLT chain.">MCST_CBLT_board_pos</a> </dd></dl>

</div>
</div>
<a class="anchor" id="a6efa1aca2cef10e596105075dbd734f9"></a><!-- doxytag: member="cvt_V1724.h::cvt_V1724_get_readout_mode" ref="a6efa1aca2cef10e596105075dbd734f9" args="(cvt_V1724_data *p_data, BOOL *p_enable_bus_error, UINT32 *p_BLT_event_number)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> cvt_V1724_get_readout_mode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structcvt___v1724__data.html">cvt_V1724_data</a> *&nbsp;</td>
          <td class="paramname"> <em>p_data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> *&nbsp;</td>
          <td class="paramname"> <em>p_enable_bus_error</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> *&nbsp;</td>
          <td class="paramname"> <em>p_BLT_event_number</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Gets data readout mode parameters. </p>
<p>Retrives the relevant parameters settings for data readout. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>p_data</em>&nbsp;</td><td>Pointer to board data </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>*p_enable_bus_error</em>&nbsp;</td><td>Bus error status: if TRUE the module is enabled to generate a Bus error to finish a block transfer. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>*p_BLT_event_number</em>&nbsp;</td><td>The number of events to readout foreach BLT cycle. </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>TRUE: Procedure successfully executed </dd></dl>

</div>
</div>
<a class="anchor" id="a94b07637f1c3b8f6c96553bb15c26160"></a><!-- doxytag: member="cvt_V1724.h::cvt_V1724_get_system_info" ref="a94b07637f1c3b8f6c96553bb15c26160" args="(cvt_V1724_data *p_data, UINT16 *p_firmware_rev, CVT_V1724_ROM_CONFIG *p_rom_config, BOOL *p_is_board_type_correct, BOOL *p_is_firmware_rev_correct)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> cvt_V1724_get_system_info </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structcvt___v1724__data.html">cvt_V1724_data</a> *&nbsp;</td>
          <td class="paramname"> <em>p_data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> *&nbsp;</td>
          <td class="paramname"> <em>p_firmware_rev</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_c_v_t___v1724___r_o_m___c_o_n_f_i_g.html">CVT_V1724_ROM_CONFIG</a> *&nbsp;</td>
          <td class="paramname"> <em>p_rom_config</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> *&nbsp;</td>
          <td class="paramname"> <em>p_is_board_type_correct</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> *&nbsp;</td>
          <td class="paramname"> <em>p_is_firmware_rev_correct</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Gets board's system information. </p>
<p>Reads the firmware revision register and the serial number. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>p_data</em>&nbsp;</td><td>Pointer to board data </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>p_firmware_rev</em>&nbsp;</td><td>The firmare release (MSB major release, LSB minor release). </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>p_rom_config</em>&nbsp;</td><td>The ROM configuration. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>p_is_board_type_correct</em>&nbsp;</td><td>Return TRUE if the <a class="el" href="structcvt___v1724__data.html#a4044d71da59ce7f36e7392ecd8b0e0d2">cvt_V1724_data::m_type</a> matches the <a class="el" href="struct_c_v_t___v1724___r_o_m___c_o_n_f_i_g.html#adccf5f23dbadcdf821224306c5410a76" title="Configuration ROM Board identifier CVT_V17XX_ROM_CFG_BOARD_ID.">CVT_V1724_ROM_CONFIG::m_board_id</a> type </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>p_is_firmware_rev_correct</em>&nbsp;</td><td>Return TRUE if the CVT_V1724_FW_REV register value is greater or equal then minimum requested level for this tool's version <a class="el" href="cvt___v1724_8h.html#a8de521c69c9d100a9fc230d2883d4a9a">CVT_V1724_MIN_FIRMARE_REV</a> </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>TRUE: Procedure successfully executed </dd></dl>
<dl class="see"><dt><b>See also:</b></dt><dd><a class="el" href="cvt___v1724_8h.html#a8de521c69c9d100a9fc230d2883d4a9a">CVT_V1724_MIN_FIRMARE_REV</a> </dd></dl>

<p>Referenced by <a class="el" href="_v17_x_x__board_8cpp_source.html#l00090">V17XXBoard::v1724_get_system_info_wrapper()</a>.</p>

</div>
</div>
<a class="anchor" id="ad92e684399a344b4c35b20ca60cfd389"></a><!-- doxytag: member="cvt_V1724.h::cvt_V1724_get_trigger_mode" ref="ad92e684399a344b4c35b20ca60cfd389" args="(cvt_V1724_data *p_data, BOOL *p_falling_edge_enable, BOOL *p_ext_trigger_enable, BOOL *p_sw_trigger_enable, UINT8 *p_ch_trigger_enable_msk, BOOL *p_trigger_overlap_enable, UINT32 *p_post_trigger)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> cvt_V1724_get_trigger_mode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structcvt___v1724__data.html">cvt_V1724_data</a> *&nbsp;</td>
          <td class="paramname"> <em>p_data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> *&nbsp;</td>
          <td class="paramname"> <em>p_falling_edge_enable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> *&nbsp;</td>
          <td class="paramname"> <em>p_ext_trigger_enable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> *&nbsp;</td>
          <td class="paramname"> <em>p_sw_trigger_enable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> *&nbsp;</td>
          <td class="paramname"> <em>p_ch_trigger_enable_msk</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> *&nbsp;</td>
          <td class="paramname"> <em>p_trigger_overlap_enable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> *&nbsp;</td>
          <td class="paramname"> <em>p_post_trigger</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Gets the trigger out settings. </p>
<p>Retrives the relevant parameters setting for the triggering mode. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>p_data</em>&nbsp;</td><td>Pointer to board data </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>p_falling_edge_enable</em>&nbsp;</td><td>Triggering on falling edge status </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>p_ext_trigger_enable</em>&nbsp;</td><td>External trigger status. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>p_sw_trigger_enable</em>&nbsp;</td><td>Software trigger status. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>p_ch_trigger_enable_msk</em>&nbsp;</td><td>Trigger from channels thresholds comparison status. If bit i of the mask is setted, the channel i feature is setted. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>p_trigger_overlap_enable</em>&nbsp;</td><td>Trigger overlap feature status. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>p_post_trigger</em>&nbsp;</td><td>Amount of post trigger samples status </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>TRUE: Procedure successfully executed </dd></dl>

</div>
</div>
<a class="anchor" id="a41ff5e2640e2f1398e51abb9a41bac7d"></a><!-- doxytag: member="cvt_V1724.h::cvt_V1724_open" ref="a41ff5e2640e2f1398e51abb9a41bac7d" args="(cvt_V1724_data *p_data, UINT16 base_address, long vme_handle, CVT_V17XX_TYPES type)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> cvt_V1724_open </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structcvt___v1724__data.html">cvt_V1724_data</a> *&nbsp;</td>
          <td class="paramname"> <em>p_data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a>&nbsp;</td>
          <td class="paramname"> <em>base_address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">long&nbsp;</td>
          <td class="paramname"> <em>vme_handle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt___v1724_8h.html#a4379831f05b7b9a82ec8d2fd03e9e610">CVT_V17XX_TYPES</a>&nbsp;</td>
          <td class="paramname"> <em>type</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>V1724 VME boards data initialization. </p>
<p>Provides specific handling for V1724 boards opening. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>p_data</em>&nbsp;</td><td>Pointer to board data </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>base_address</em>&nbsp;</td><td>The board base address (MSW) </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>vme_handle</em>&nbsp;</td><td>The VME handle </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>type</em>&nbsp;</td><td>The board type : it must be a <a class="el" href="cvt___v1724_8h.html#a4379831f05b7b9a82ec8d2fd03e9e610">CVT_V17XX_TYPES</a> value </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>TRUE: board successfully opened </dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>Must be called before any other board specific API. </dd></dl>
<dl class="see"><dt><b>See also:</b></dt><dd><a class="el" href="cvt___v1724_8h.html#a4379831f05b7b9a82ec8d2fd03e9e610" title="The V17XX board type.">CVT_V17XX_TYPES</a> </dd></dl>

<p>Referenced by <a class="el" href="_v17_x_x__board_8cpp_source.html#l00054">V17XXBoard::Init()</a>.</p>

</div>
</div>
<a class="anchor" id="a92937f7a90b5dd45d9b888b6a4b7c3be"></a><!-- doxytag: member="cvt_V1724.h::cvt_V1724_pll_upgrade" ref="a92937f7a90b5dd45d9b888b6a4b7c3be" args="(cvt_V1724_data *p_data, const char *filename)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> cvt_V1724_pll_upgrade </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structcvt___v1724__data.html">cvt_V1724_data</a> *&nbsp;</td>
          <td class="paramname"> <em>p_data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const char *&nbsp;</td>
          <td class="paramname"> <em>filename</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Loads PLL from file and stores into flash. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>p_data</em>&nbsp;</td><td>Pointer to board data. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>filename</em>&nbsp;</td><td>The source file </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>TRUE: Procedure successfully executed </dd></dl>

</div>
</div>
<a class="anchor" id="afe6024ed734c5d778d1a7d5019deebf0"></a><!-- doxytag: member="cvt_V1724.h::cvt_V1724_read_data" ref="afe6024ed734c5d778d1a7d5019deebf0" args="(cvt_V1724_data *p_data, UINT32 *p_ch_max_samples, UINT32 *p_num_events)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">cvt_V1724_read_data </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structcvt___v1724__data.html">cvt_V1724_data</a> *&nbsp;</td>
          <td class="paramname"> <em>p_data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> *&nbsp;</td>
          <td class="paramname"> <em>p_ch_max_samples</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> *&nbsp;</td>
          <td class="paramname"> <em>p_num_events</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reads data from the board's channels and stores to user buffer. </p>
<p>Calling cvt_V1724_read_data will cache the channels' data into internal buffer Then call <a class="el" href="cvt___v1724_8h.html#a818559842a9d90273a92f153f3dbc40f">cvt_V1724_get_buffer_cache</a> to get cached data </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>p_data</em>&nbsp;</td><td>Pointer to board data </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>p_ch_max_samples</em>&nbsp;</td><td>returns the maximum number of samples per channel read for each event </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>p_num_events</em>&nbsp;</td><td>returns the number of events read </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>TRUE: Procedure successfully executed </dd></dl>
<dl class="see"><dt><b>See also:</b></dt><dd><a class="el" href="cvt___v1724_8h.html#a818559842a9d90273a92f153f3dbc40f" title="Reads data cache from previous cvt_V1724_read_data data call.">cvt_V1724_get_buffer_cache</a> </dd></dl>

<p>Referenced by <a class="el" href="_v17_x_x__board_8cpp_source.html#l00206">V17XXBoard::ReadBoardData()</a>.</p>

</div>
</div>
<a class="anchor" id="a58592e47c14c4772c6e0c16e84ce9daf"></a><!-- doxytag: member="cvt_V1724.h::cvt_V1724_read_flash_page" ref="a58592e47c14c4772c6e0c16e84ce9daf" args="(cvt_V1724_data *p_data, UINT8 *page_buff, UINT32 page_index)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> cvt_V1724_read_flash_page </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structcvt___v1724__data.html">cvt_V1724_data</a> *&nbsp;</td>
          <td class="paramname"> <em>p_data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> *&nbsp;</td>
          <td class="paramname"> <em>page_buff</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&nbsp;</td>
          <td class="paramname"> <em>page_index</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reads a page from board's flash. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>p_data</em>&nbsp;</td><td>Pointer to board data. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>page_buff</em>&nbsp;</td><td>The target page buffer: page_buff size must be <a class="el" href="cvt___v1724_8h.html#adb9411aa464b2e48db6dff3786708ce4">V1724_FLASH_PAGE_SIZE</a> and allocated by the caller </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>page_index</em>&nbsp;</td><td>The page index (0 based index) to be read </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>TRUE: Procedure successfully executed </dd></dl>

</div>
</div>
<a class="anchor" id="a12a3a5ee51d0bc9e5a355364bac9599b"></a><!-- doxytag: member="cvt_V1724.h::cvt_V1724_set_acquisition_mode" ref="a12a3a5ee51d0bc9e5a355364bac9599b" args="(cvt_V1724_data *p_data, BOOL sample_enable, CVT_V1724_NUM_BLOCKS block_size, CVT_V1724_ACQ_CONTROL_ACQ_MODES acquisition_mode, BOOL count_all_trigger, UINT32 downsample_factor)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> cvt_V1724_set_acquisition_mode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structcvt___v1724__data.html">cvt_V1724_data</a> *&nbsp;</td>
          <td class="paramname"> <em>p_data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a>&nbsp;</td>
          <td class="paramname"> <em>sample_enable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt___v1724_8h.html#a8bfce99d304af1f56ccd640cf8dea682">CVT_V1724_NUM_BLOCKS</a>&nbsp;</td>
          <td class="paramname"> <em>block_size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt___v1724_8h.html#ad0d6189acd971bb5193112d6a3c0d287">CVT_V1724_ACQ_CONTROL_ACQ_MODES</a>&nbsp;</td>
          <td class="paramname"> <em>acquisition_mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a>&nbsp;</td>
          <td class="paramname"> <em>count_all_trigger</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&nbsp;</td>
          <td class="paramname"> <em>downsample_factor</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Setups the acquisition mode parameters. </p>
<p>Setups the relevant parameters for the acquisition mode. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>p_data</em>&nbsp;</td><td>Pointer to board data </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>sample_enable</em>&nbsp;</td><td>Enable/Disable the sample acquisition mode: if disabled the acquisition mode is windowed </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>block_size</em>&nbsp;</td><td>Setup the samples' number per block size foreach channel: it must be a valid <a class="el" href="cvt___v1724_8h.html#a8bfce99d304af1f56ccd640cf8dea682">CVT_V1724_NUM_BLOCKS</a> identifier. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>acquisition_mode</em>&nbsp;</td><td>Setups the acquisition mode </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>count_all_trigger</em>&nbsp;</td><td>Set to TRUE if you want to count all triggers (accepted and not) </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>downsample_factor</em>&nbsp;</td><td>If != 0 the download factor will be setted and enabled , disabled otherwise </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>TRUE: Procedure successfully executed </dd></dl>
<dl class="see"><dt><b>See also:</b></dt><dd><a class="el" href="cvt___v1724_8h.html#a8bfce99d304af1f56ccd640cf8dea682" title="The number for blocks.">CVT_V1724_NUM_BLOCKS</a> </dd></dl>

<p>Referenced by <a class="el" href="_v17_x_x__board_8cpp_source.html#l00151">V17XXBoard::WriteSampleBufferSize()</a>, and <a class="el" href="_v1740__board_8cpp_source.html#l00185">V1740Board::WriteSampleBufferSize()</a>.</p>

</div>
</div>
<a class="anchor" id="a1fd9499fb9eee07e7eff94636230bea9"></a><!-- doxytag: member="cvt_V1724.h::cvt_V1724_set_adc_conf" ref="a1fd9499fb9eee07e7eff94636230bea9" args="(cvt_V1724_data *p_data, UINT8 ch_msk, BOOL dither_value, BOOL clk_duty_stab_value, BOOL randomize_value)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> cvt_V1724_set_adc_conf </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structcvt___v1724__data.html">cvt_V1724_data</a> *&nbsp;</td>
          <td class="paramname"> <em>p_data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>&nbsp;</td>
          <td class="paramname"> <em>ch_msk</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a>&nbsp;</td>
          <td class="paramname"> <em>dither_value</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a>&nbsp;</td>
          <td class="paramname"> <em>clk_duty_stab_value</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a>&nbsp;</td>
          <td class="paramname"> <em>randomize_value</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Setups the channels' adc configuration ( V1724/V1720 only). </p>
<p>Enables/Disables the dither, clock duty cycle stabilizer and output randomize features for each channel specified with ch_msk. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>p_data</em>&nbsp;</td><td>Pointer to board data </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>ch_msk</em>&nbsp;</td><td>The channel mask </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>dither_value</em>&nbsp;</td><td>Set to TRUE to enable the dither channels in the mask, FALSE to disable </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>clk_duty_stab_value</em>&nbsp;</td><td>Set to TRUE to enable the clock duty cycle stabilizer feature, FALSE to disable </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>randomize_value</em>&nbsp;</td><td>Set to TRUE to enable the output randomized feature, FALSE to disable </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>TRUE: Procedure successfully executed </dd></dl>

</div>
</div>
<a class="anchor" id="a7ba3b7d78fe4cec660faa0bdd4a00462"></a><!-- doxytag: member="cvt_V1724.h::cvt_V1724_set_buffer_samples" ref="a7ba3b7d78fe4cec660faa0bdd4a00462" args="(cvt_V1724_data *p_data, UINT16 num_k_samples, CVT_V1724_NUM_BLOCKS *p_num_block_written)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> cvt_V1724_set_buffer_samples </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structcvt___v1724__data.html">cvt_V1724_data</a> *&nbsp;</td>
          <td class="paramname"> <em>p_data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a>&nbsp;</td>
          <td class="paramname"> <em>num_k_samples</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt___v1724_8h.html#a8bfce99d304af1f56ccd640cf8dea682">CVT_V1724_NUM_BLOCKS</a> *&nbsp;</td>
          <td class="paramname"> <em>p_num_block_written</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Sets the maximum number of samples per events for each channel. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>p_data</em>&nbsp;</td><td>Pointer to board data </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>num_k_samples</em>&nbsp;</td><td>The number of samples (as K blocks: valid values are power of 2 multiples) per channel or per group in case of CVT_V1740 </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>p_num_block_written</em>&nbsp;</td><td>The num block register value written ( <a class="el" href="cvt___v1724_8h.html#a8bfce99d304af1f56ccd640cf8dea682">CVT_V1724_NUM_BLOCKS</a> ) </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>TRUE: Procedure successfully executed </dd></dl>

<p>Referenced by <a class="el" href="_v17_x_x__board_8cpp_source.html#l00151">V17XXBoard::WriteSampleBufferSize()</a>, and <a class="el" href="_v1740__board_8cpp_source.html#l00185">V1740Board::WriteSampleBufferSize()</a>.</p>

</div>
</div>
<a class="anchor" id="ab871c50cae63a64a7c8c258280d33c70"></a><!-- doxytag: member="cvt_V1724.h::cvt_V1724_set_channel_offset" ref="ab871c50cae63a64a7c8c258280d33c70" args="(cvt_V1724_data *p_data, UINT8 ch_msk, UINT16 offset_value)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> cvt_V1724_set_channel_offset </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structcvt___v1724__data.html">cvt_V1724_data</a> *&nbsp;</td>
          <td class="paramname"> <em>p_data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>&nbsp;</td>
          <td class="paramname"> <em>ch_msk</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a>&nbsp;</td>
          <td class="paramname"> <em>offset_value</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Sets channels' offset. </p>
<p>Sets the offset value for each channel specified with ch_msk. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>p_data</em>&nbsp;</td><td>Pointer to board data </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>ch_msk</em>&nbsp;</td><td>The channel mask </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>offset_value</em>&nbsp;</td><td>The offset value to be applied to specified channels. </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>TRUE: Procedure successfully executed </dd></dl>

<p>Referenced by <a class="el" href="_v17_x_x__board__channel_8cpp_source.html#l00176">V17XXBoardChannel::WriteDACOffset()</a>, and <a class="el" href="_v1740__board__channel_8cpp_source.html#l00176">V1740BoardChannel::WriteDACOffset()</a>.</p>

</div>
</div>
<a class="anchor" id="a429debc366e7b60dc2a856a6e7a0a6f3"></a><!-- doxytag: member="cvt_V1724.h::cvt_V1724_set_channel_trigger" ref="a429debc366e7b60dc2a856a6e7a0a6f3" args="(cvt_V1724_data *p_data, UINT8 ch_msk, UINT32 trigger_threshold, UINT32 threshold_samples)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> cvt_V1724_set_channel_trigger </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structcvt___v1724__data.html">cvt_V1724_data</a> *&nbsp;</td>
          <td class="paramname"> <em>p_data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>&nbsp;</td>
          <td class="paramname"> <em>ch_msk</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&nbsp;</td>
          <td class="paramname"> <em>trigger_threshold</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&nbsp;</td>
          <td class="paramname"> <em>threshold_samples</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Sets channels' trigger parameters. </p>
<p>Sets the relevant trigger parameters for each channel specified with ch_msk. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>p_data</em>&nbsp;</td><td>Pointer to board data </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>ch_msk</em>&nbsp;</td><td>The channel mask </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>trigger_threshold</em>&nbsp;</td><td>The value of the trigger threshold </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>threshold_samples</em>&nbsp;</td><td>The hysteresis on threshold comparison </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>TRUE: Procedure successfully executed </dd></dl>

<p>Referenced by <a class="el" href="_v17_x_x__board__channel_8cpp_source.html#l00192">V17XXBoardChannel::WriteChannelTrigger()</a>, and <a class="el" href="_v1740__board__channel_8cpp_source.html#l00193">V1740BoardChannel::WriteChannelTrigger()</a>.</p>

</div>
</div>
<a class="anchor" id="a3541fdc4b2b2cfc43aaa897e961ab612"></a><!-- doxytag: member="cvt_V1724.h::cvt_V1724_set_des_mode" ref="a3541fdc4b2b2cfc43aaa897e961ab612" args="(cvt_V1724_data *p_data, BOOL is_des_mode)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> cvt_V1724_set_des_mode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structcvt___v1724__data.html">cvt_V1724_data</a> *&nbsp;</td>
          <td class="paramname"> <em>p_data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a>&nbsp;</td>
          <td class="paramname"> <em>is_des_mode</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Switchs to DES mode or normal mode ( V1731 only). </p>
<p>Performs the correct procedure to switch to DES mode ( 4 channels) or normal (8 channels) mode </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>p_data</em>&nbsp;</td><td>Pointer to board data </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>is_des_mode</em>&nbsp;</td><td>If TRUE the des mode is setted </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>TRUE: Procedure successfully executed </dd></dl>
<dl class="remark"><dt><b>Remarks:</b></dt><dd>!!! WARNING !!! Odd channel's input signal must be disconnected and acquisition setting will be modified </dd></dl>

<p>Referenced by <a class="el" href="_v1751__board_8cpp_source.html#l00037">V1751Board::Init()</a>, and <a class="el" href="_v1731__board_8cpp_source.html#l00037">V1731Board::Init()</a>.</p>

</div>
</div>
<a class="anchor" id="a4472e5e9f63f907ea2d795ef92b2c278"></a><!-- doxytag: member="cvt_V1724.h::cvt_V1724_set_dither_enable" ref="a4472e5e9f63f907ea2d795ef92b2c278" args="(cvt_V1724_data *p_data, UINT8 ch_msk, BOOL dither_value)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> cvt_V1724_set_dither_enable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structcvt___v1724__data.html">cvt_V1724_data</a> *&nbsp;</td>
          <td class="paramname"> <em>p_data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>&nbsp;</td>
          <td class="paramname"> <em>ch_msk</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a>&nbsp;</td>
          <td class="paramname"> <em>dither_value</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Setups the channels' dithering feature ( V1724/V1720 only). </p>
<p>Enables/Disables the dither feature for each channel specified with ch_msk. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>p_data</em>&nbsp;</td><td>Pointer to board data </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>ch_msk</em>&nbsp;</td><td>The channel mask </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>dither_value</em>&nbsp;</td><td>Set to TRUE to enable the dither channels in the mask, FALSE to disable </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>TRUE: Procedure successfully executed </dd></dl>
<dl class="deprecated"><dt><b><a class="el" href="deprecated.html#_deprecated000001">Deprecated:</a></b></dt><dd>Use <a class="el" href="cvt___v1724_8h.html#a1fd9499fb9eee07e7eff94636230bea9">cvt_V1724_set_adc_conf</a> </dd></dl>

</div>
</div>
<a class="anchor" id="a98c4aacb77ef33904838f7c41a96b921"></a><!-- doxytag: member="cvt_V1724.h::cvt_V1724_set_fp_trigger_out" ref="a98c4aacb77ef33904838f7c41a96b921" args="(cvt_V1724_data *p_data, BOOL ext_trigger_enable, BOOL sw_trigger_enable, UINT8 ch_trigger_enable_msk)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> cvt_V1724_set_fp_trigger_out </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structcvt___v1724__data.html">cvt_V1724_data</a> *&nbsp;</td>
          <td class="paramname"> <em>p_data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a>&nbsp;</td>
          <td class="paramname"> <em>ext_trigger_enable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a>&nbsp;</td>
          <td class="paramname"> <em>sw_trigger_enable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>&nbsp;</td>
          <td class="paramname"> <em>ch_trigger_enable_msk</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Setups the front panel triggering output parameters. </p>
<p>Setups the relevant parameters for the front panel triggering mode. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>p_data</em>&nbsp;</td><td>Pointer to board data </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>ext_trigger_enable</em>&nbsp;</td><td>Enable/Disable the external trigger output. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>sw_trigger_enable</em>&nbsp;</td><td>Enable/Disable the software trigger output. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>ch_trigger_enable_msk</em>&nbsp;</td><td>Enable/Disable trigger output from channels thresholds comparison </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>TRUE: Procedure successfully executed </dd></dl>

</div>
</div>
<a class="anchor" id="a5f3aad144fdfa803ba524a09e2f45bd9"></a><!-- doxytag: member="cvt_V1724.h::cvt_V1724_set_front_panel_IO" ref="a5f3aad144fdfa803ba524a09e2f45bd9" args="(cvt_V1724_data *p_data, BOOL use_TTL, BOOL out_en, UINT8 dir_msk, CVT_V1724_FRONT_PANEL_IO_MODES mode)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> cvt_V1724_set_front_panel_IO </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structcvt___v1724__data.html">cvt_V1724_data</a> *&nbsp;</td>
          <td class="paramname"> <em>p_data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a>&nbsp;</td>
          <td class="paramname"> <em>use_TTL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a>&nbsp;</td>
          <td class="paramname"> <em>out_en</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>&nbsp;</td>
          <td class="paramname"> <em>dir_msk</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt___v1724_8h.html#a37c48d2968d7610521a8d452579f1d90">CVT_V1724_FRONT_PANEL_IO_MODES</a>&nbsp;</td>
          <td class="paramname"> <em>mode</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Sets front panel's IO. </p>
<p>Sets the relevant parameters for the front panel's IO. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>p_data</em>&nbsp;</td><td>Pointer to board data </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>use_TTL</em>&nbsp;</td><td>If set, the external signals standard is TTL type, elsewhere NIM type is assumed </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>out_en</em>&nbsp;</td><td>If setted enables the trigger output </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>dir_msk</em>&nbsp;</td><td>Set direction mask </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>mode</em>&nbsp;</td><td>Set the operational mode </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>TRUE: Procedure successfully executed </dd></dl>
<dl class="see"><dt><b>See also:</b></dt><dd><a class="el" href="cvt___v1724_8h.html#a37c48d2968d7610521a8d452579f1d90" title="Front Panel IO modes.">CVT_V1724_FRONT_PANEL_IO_MODES</a> </dd></dl>

<p>Referenced by <a class="el" href="_v17_x_x__board_8cpp_source.html#l00200">V17XXBoard::SetFrontPanelIO()</a>.</p>

</div>
</div>
<a class="anchor" id="a1473029516cf01f72ec4cbec9f2fead3"></a><!-- doxytag: member="cvt_V1724.h::cvt_V1724_set_interrupt" ref="a1473029516cf01f72ec4cbec9f2fead3" args="(cvt_V1724_data *p_data, UINT8 level, UINT32 status_id, UINT16 event_number)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> cvt_V1724_set_interrupt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structcvt___v1724__data.html">cvt_V1724_data</a> *&nbsp;</td>
          <td class="paramname"> <em>p_data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>&nbsp;</td>
          <td class="paramname"> <em>level</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&nbsp;</td>
          <td class="paramname"> <em>status_id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a>&nbsp;</td>
          <td class="paramname"> <em>event_number</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Setups interrupt parameters. </p>
<p>Setups the relevant parameters for interrupt usage. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>p_data</em>&nbsp;</td><td>Pointer to board data </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>level</em>&nbsp;</td><td>The interrupt level. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>status_id</em>&nbsp;</td><td>The interrupt status id (interrupt vector). </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>event_number</em>&nbsp;</td><td>The number of events to get an interrupt (setting 0 interrupt feature is disabled). </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>TRUE: Procedure successfully executed </dd></dl>

</div>
</div>
<a class="anchor" id="a803d3e8974fe817e099ff596d855888a"></a><!-- doxytag: member="cvt_V1724.h::cvt_V1724_set_MCST_CBLT" ref="a803d3e8974fe817e099ff596d855888a" args="(cvt_V1724_data *p_data, UINT8 address, MCST_CBLT_board_pos pos)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> cvt_V1724_set_MCST_CBLT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structcvt___v1724__data.html">cvt_V1724_data</a> *&nbsp;</td>
          <td class="paramname"> <em>p_data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>&nbsp;</td>
          <td class="paramname"> <em>address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__board__commons_8h.html#aefd81e08a008a517d7a972717bd150d9">MCST_CBLT_board_pos</a>&nbsp;</td>
          <td class="paramname"> <em>pos</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Setups MCST/CBLT parameters for this board. </p>
<p>Setups the relevant parameters for MCST/CBLT usage. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>p_data</em>&nbsp;</td><td>Pointer to board data. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>address</em>&nbsp;</td><td>The MCST/CBLT address. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>pos</em>&nbsp;</td><td>The board position into the MCST / CBLT chain: it must be a <a class="el" href="cvt__board__commons_8h.html#aefd81e08a008a517d7a972717bd150d9">MCST_CBLT_board_pos</a> identifier </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>TRUE: Procedure successfully executed </dd></dl>
<dl class="see"><dt><b>See also:</b></dt><dd><a class="el" href="cvt__board__commons_8h.html#aefd81e08a008a517d7a972717bd150d9" title="Board position in MCST/CBLT chain.">MCST_CBLT_board_pos</a> </dd></dl>

</div>
</div>
<a class="anchor" id="aa7352ccd80eaefe0e27cdd04ca6f02a3"></a><!-- doxytag: member="cvt_V1724.h::cvt_V1724_set_readout_mode" ref="aa7352ccd80eaefe0e27cdd04ca6f02a3" args="(cvt_V1724_data *p_data, BOOL enable_bus_error, UINT32 BLT_event_number)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> cvt_V1724_set_readout_mode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structcvt___v1724__data.html">cvt_V1724_data</a> *&nbsp;</td>
          <td class="paramname"> <em>p_data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a>&nbsp;</td>
          <td class="paramname"> <em>enable_bus_error</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&nbsp;</td>
          <td class="paramname"> <em>BLT_event_number</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Setups data readout mode parameters. </p>
<p>Setups the relevant parameters for data readout. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>p_data</em>&nbsp;</td><td>Pointer to board data </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>enable_bus_error</em>&nbsp;</td><td>Enable bus error: the module is enabled to generate a Bus error to finish a block transfer. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>BLT_event_number</em>&nbsp;</td><td>The number of events to readout foreach BLT cycle. </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>TRUE: Procedure successfully executed </dd></dl>

<p>Referenced by <a class="el" href="_v17_x_x__board_8cpp_source.html#l00210">V17XXBoard::DoStartAcquisition()</a>, and <a class="el" href="_v1740__board_8cpp_source.html#l00200">V1740Board::DoStartAcquisition()</a>.</p>

</div>
</div>
<a class="anchor" id="a9c33c1c932ce595752a9d0dcddd0ac81"></a><!-- doxytag: member="cvt_V1724.h::cvt_V1724_set_trigger_mode" ref="a9c33c1c932ce595752a9d0dcddd0ac81" args="(cvt_V1724_data *p_data, BOOL falling_edge_enable, BOOL ext_trigger_enable, BOOL sw_trigger_enable, UINT8 ch_trigger_enable_msk, BOOL trigger_overlap_enable, UINT32 post_trigger)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> cvt_V1724_set_trigger_mode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structcvt___v1724__data.html">cvt_V1724_data</a> *&nbsp;</td>
          <td class="paramname"> <em>p_data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a>&nbsp;</td>
          <td class="paramname"> <em>falling_edge_enable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a>&nbsp;</td>
          <td class="paramname"> <em>ext_trigger_enable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a>&nbsp;</td>
          <td class="paramname"> <em>sw_trigger_enable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>&nbsp;</td>
          <td class="paramname"> <em>ch_trigger_enable_msk</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a>&nbsp;</td>
          <td class="paramname"> <em>trigger_overlap_enable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&nbsp;</td>
          <td class="paramname"> <em>post_trigger</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Setups the triggering parameters. </p>
<p>Setups the relevant parameters for the triggering mode. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>p_data</em>&nbsp;</td><td>Pointer to board data </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>falling_edge_enable</em>&nbsp;</td><td>Enable/Disable triggering on falling edge </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>ext_trigger_enable</em>&nbsp;</td><td>Enable/Disable the external trigger. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>sw_trigger_enable</em>&nbsp;</td><td>Enable/Disable the software trigger. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>ch_trigger_enable_msk</em>&nbsp;</td><td>Enable/Disable trigger from channels thresholds comparison. If bit i of the mask is setted, the channel i feature is setted. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>trigger_overlap_enable</em>&nbsp;</td><td>Enable/Disable the trigger overlap feature. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>post_trigger</em>&nbsp;</td><td>The amount of post trigger samples </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>TRUE: Procedure successfully executed </dd></dl>

<p>Referenced by <a class="el" href="_v17_x_x__board_8cpp_source.html#l00168">V17XXBoard::WriteTriggerMode()</a>.</p>

</div>
</div>
<a class="anchor" id="a15287b37fb4f9126a831b29091798500"></a><!-- doxytag: member="cvt_V1724.h::cvt_V1724_software_reset" ref="a15287b37fb4f9126a831b29091798500" args="(cvt_V1724_data *p_data)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> cvt_V1724_software_reset </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structcvt___v1724__data.html">cvt_V1724_data</a> *&nbsp;</td>
          <td class="paramname"> <em>p_data</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Performs a software reset. </p>
<p>Writes a dummy value into SW_RESET_REGISTER register. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>p_data</em>&nbsp;</td><td>Pointer to board data </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>TRUE: Procedure successfully executed </dd></dl>

<p>Referenced by <a class="el" href="_v1751__board_8cpp_source.html#l00037">V1751Board::Init()</a>, <a class="el" href="_v1731__board_8cpp_source.html#l00037">V1731Board::Init()</a>, and <a class="el" href="_v1721__board_8cpp_source.html#l00037">V1721Board::Init()</a>.</p>

</div>
</div>
<a class="anchor" id="ae8600c1bbb0ae4bd33d831e51d587902"></a><!-- doxytag: member="cvt_V1724.h::cvt_V1724_software_trigger" ref="ae8600c1bbb0ae4bd33d831e51d587902" args="(cvt_V1724_data *p_data)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> cvt_V1724_software_trigger </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structcvt___v1724__data.html">cvt_V1724_data</a> *&nbsp;</td>
          <td class="paramname"> <em>p_data</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Performs a software trigger. </p>
<p>Sends a software trigger. Software triggers must be enabled </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>p_data</em>&nbsp;</td><td>Pointer to board data </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>TRUE: Procedure successfully executed </dd></dl>
<dl class="see"><dt><b>See also:</b></dt><dd><a class="el" href="cvt___v1724_8h.html#a9c33c1c932ce595752a9d0dcddd0ac81" title="Setups the triggering parameters.">cvt_V1724_set_trigger_mode</a> </dd></dl>

<p>Referenced by <a class="el" href="_v17_x_x__board_8cpp_source.html#l00193">V17XXBoard::WriteSoftwareTrigger()</a>.</p>

</div>
</div>
<a class="anchor" id="a8b77c6274c94a42590c2479d3cac4aa9"></a><!-- doxytag: member="cvt_V1724.h::cvt_V1724_start_acquisition" ref="a8b77c6274c94a42590c2479d3cac4aa9" args="(cvt_V1724_data *p_data, UINT8 ch_msk)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> cvt_V1724_start_acquisition </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structcvt___v1724__data.html">cvt_V1724_data</a> *&nbsp;</td>
          <td class="paramname"> <em>p_data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>&nbsp;</td>
          <td class="paramname"> <em>ch_msk</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Starts the acquisition for the spcified channel mask. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>p_data</em>&nbsp;</td><td>Pointer to board data </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>ch_msk</em>&nbsp;</td><td>The mask of enabled channels </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>TRUE: Procedure successfully executed </dd></dl>

<p>Referenced by <a class="el" href="_v17_x_x__board_8cpp_source.html#l00210">V17XXBoard::DoStartAcquisition()</a>, and <a class="el" href="_v1740__board_8cpp_source.html#l00200">V1740Board::DoStartAcquisition()</a>.</p>

</div>
</div>
<a class="anchor" id="a0005970037d5578875882d49957612ab"></a><!-- doxytag: member="cvt_V1724.h::cvt_V1724_stop_acquisition" ref="a0005970037d5578875882d49957612ab" args="(cvt_V1724_data *p_data)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> cvt_V1724_stop_acquisition </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structcvt___v1724__data.html">cvt_V1724_data</a> *&nbsp;</td>
          <td class="paramname"> <em>p_data</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Stops the acquisition. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>p_data</em>&nbsp;</td><td>Pointer to board data </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>TRUE: Procedure successfully executed </dd></dl>

<p>Referenced by <a class="el" href="_v17_x_x__board_8cpp_source.html#l00224">V17XXBoard::DoStopAcquisition()</a>.</p>

</div>
</div>
<a class="anchor" id="ae44959aabe490d8d9404daba9d6bfd14"></a><!-- doxytag: member="cvt_V1724.h::cvt_V1724_SW_rev" ref="ae44959aabe490d8d9404daba9d6bfd14" args="(void)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const char * cvt_V1724_SW_rev </td>
          <td>(</td>
          <td class="paramtype">void&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Returns the SDK software release. </p>
<dl class="return"><dt><b>Returns:</b></dt><dd>const char*: The SDK revision string </dd></dl>

<p>Referenced by <a class="el" href="infodialog_8cpp_source.html#l00107">InfoDialog::CreateControls()</a>.</p>

</div>
</div>
<a class="anchor" id="a2675e6a19fd1e3733ccfc7985d39b53d"></a><!-- doxytag: member="cvt_V1724.h::cvt_V1724_write_flash_page" ref="a2675e6a19fd1e3733ccfc7985d39b53d" args="(cvt_V1724_data *p_data, const UINT8 *page_buff, UINT32 page_index)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cvt__common__defs_8h.html#a050c65e107f0c828f856a231f4b4e788">BOOL</a> cvt_V1724_write_flash_page </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structcvt___v1724__data.html">cvt_V1724_data</a> *&nbsp;</td>
          <td class="paramname"> <em>p_data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="cvt__common__defs_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> *&nbsp;</td>
          <td class="paramname"> <em>page_buff</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&nbsp;</td>
          <td class="paramname"> <em>page_index</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Writes a page into board's flash. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>p_data</em>&nbsp;</td><td>Pointer to board data. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>page_buff</em>&nbsp;</td><td>The source page buffer: page_buff size must be <a class="el" href="cvt___v1724_8h.html#adb9411aa464b2e48db6dff3786708ce4">V1724_FLASH_PAGE_SIZE</a> bytes </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>page_index</em>&nbsp;</td><td>The page index (0 based index) to be written </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>TRUE: Procedure successfully executed </dd></dl>

</div>
</div>
<hr/><h2>Variable Documentation</h2>
<a class="anchor" id="ac008cca1ded9e1c6381207664bd0a873"></a><!-- doxytag: member="cvt_V1724.h::CVT_V1724_EXTCLOCK_KHZ" ref="ac008cca1ded9e1c6381207664bd0a873" args="[]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="el" href="cvt___v1724_8h.html#ac008cca1ded9e1c6381207664bd0a873">CVT_V1724_EXTCLOCK_KHZ</a>[]<code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Initial value:</b><div class="fragment"><pre class="fragment">
{
        10000,                                                  
        40000,                                                  
        50000,                                                  
        62500,                                                  
}
</pre></div>
<p>External clock allowed values (KHz). </p>
<p>CVT_V1724_EXTCLOCK_KHZ </p>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l01186">1186</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0500363a1104059dfeeb2aeb1112f843"></a><!-- doxytag: member="cvt_V1724.h::CVT_V17XX_BOARD_CLOCK_KHZ" ref="a0500363a1104059dfeeb2aeb1112f843" args="[]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="cvt__common__defs_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="el" href="cvt___v1724_8h.html#a0500363a1104059dfeeb2aeb1112f843">CVT_V17XX_BOARD_CLOCK_KHZ</a>[]<code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Initial value:</b><div class="fragment"><pre class="fragment">
{
        100000,                                                 
        500000,                                                 
        500000,                                                 
        1000000,                                                
        250000,                                                 
         62500,                                                 
        1000000,                                                
        2000000,                                                
}
</pre></div>
<p>Boards internal clock values (KHz): use <a class="el" href="cvt___v1724_8h.html#a25518b8577f9235f24a845d5e225dda2">CVT_V17XX_BOARD_CLOCK_INDEX</a> enumeration as indexer. </p>
<p>CVT_V17XX_BOARD_CLOCK_KHZ </p>
<dl class="see"><dt><b>See also:</b></dt><dd><a class="el" href="cvt___v1724_8h.html#a25518b8577f9235f24a845d5e225dda2" title="Boards internal clock indexer for CVT_V17XX_BOARD_CLOCK_KHZ[].">CVT_V17XX_BOARD_CLOCK_INDEX</a> </dd></dl>

<p>Definition at line <a class="el" href="cvt___v1724_8h_source.html#l01218">1218</a> of file <a class="el" href="cvt___v1724_8h_source.html">cvt_V1724.h</a>.</p>

<p>Referenced by <a class="el" href="_v1751__board_8h_source.html#l00054">V1751Board::GetClockMHz()</a>, <a class="el" href="_v1740__board_8h_source.html#l00054">V1740Board::GetClockMHz()</a>, <a class="el" href="_v1731__board_8h_source.html#l00052">V1731Board::GetClockMHz()</a>, <a class="el" href="_v1724__board_8h_source.html#l00052">V1724Board::GetClockMHz()</a>, <a class="el" href="_v1721__board_8h_source.html#l00053">V1721Board::GetClockMHz()</a>, and <a class="el" href="_v1720__board_8h_source.html#l00052">V1720Board::GetClockMHz()</a>.</p>

</div>
</div>
</div>
<hr class="footer"/><address style="text-align: right;"><small>Generated on Thu Apr 1 12:08:04 2010 for CAENScope by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.3 </small></address>
</body>
</html>
