
*** Running vivado
    with args -log fir.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fir.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source fir.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Users/micha/AppData/Roaming/Xilinx/Vivado/project/SoC_design_lab3/SoC_design_lab3.srcs/utils_1/imports/synth_1/bram11.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/micha/AppData/Roaming/Xilinx/Vivado/project/SoC_design_lab3/SoC_design_lab3.srcs/utils_1/imports/synth_1/bram11.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top fir -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 122076
WARNING: [Synth 8-8895] 'ap_idle' is already implicitly declared on line 166 [C:/Users/micha/Documents/Course/2023-fall/SoC_Design/Lab/Lab3/lab-fir/fir/rtl/fir.v:174]
WARNING: [Synth 8-8895] 'tb_A' is already implicitly declared on line 158 [C:/Users/micha/Documents/Course/2023-fall/SoC_Design/Lab/Lab3/lab-fir/fir/rtl/fir.v:338]
WARNING: [Synth 8-8895] 'fir_A' is already implicitly declared on line 159 [C:/Users/micha/Documents/Course/2023-fall/SoC_Design/Lab/Lab3/lab-fir/fir/rtl/fir.v:339]
WARNING: [Synth 8-8895] 'result_Y' is already implicitly declared on line 168 [C:/Users/micha/Documents/Course/2023-fall/SoC_Design/Lab/Lab3/lab-fir/fir/rtl/fir.v:352]
WARNING: [Synth 8-8895] 'result_ready' is already implicitly declared on line 167 [C:/Users/micha/Documents/Course/2023-fall/SoC_Design/Lab/Lab3/lab-fir/fir/rtl/fir.v:356]
WARNING: [Synth 8-8895] 'counter' is already implicitly declared on line 183 [C:/Users/micha/Documents/Course/2023-fall/SoC_Design/Lab/Lab3/lab-fir/fir/rtl/fir.v:359]
WARNING: [Synth 8-8895] 'sm_fready' is already implicitly declared on line 155 [C:/Users/micha/Documents/Course/2023-fall/SoC_Design/Lab/Lab3/lab-fir/fir/rtl/fir.v:365]
WARNING: [Synth 8-8895] 'sm_fvalid' is already implicitly declared on line 156 [C:/Users/micha/Documents/Course/2023-fall/SoC_Design/Lab/Lab3/lab-fir/fir/rtl/fir.v:366]
WARNING: [Synth 8-8895] 'sm_fdata' is already implicitly declared on line 157 [C:/Users/micha/Documents/Course/2023-fall/SoC_Design/Lab/Lab3/lab-fir/fir/rtl/fir.v:367]
WARNING: [Synth 8-6901] identifier 'tap_addr_r' is used before its declaration [C:/Users/micha/Documents/Course/2023-fall/SoC_Design/Lab/Lab3/lab-fir/fir/rtl/fir.v:260]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 1284.113 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fir' [C:/Users/micha/Documents/Course/2023-fall/SoC_Design/Lab/Lab3/lab-fir/fir/rtl/fir.v:1]
INFO: [Synth 8-6157] synthesizing module 'axi4lite_write' [C:/Users/micha/Documents/Course/2023-fall/SoC_Design/Lab/Lab3/lab-fir/fir/rtl/axi4lite_write.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/micha/Documents/Course/2023-fall/SoC_Design/Lab/Lab3/lab-fir/fir/rtl/axi4lite_write.v:43]
INFO: [Synth 8-6155] done synthesizing module 'axi4lite_write' (0#1) [C:/Users/micha/Documents/Course/2023-fall/SoC_Design/Lab/Lab3/lab-fir/fir/rtl/axi4lite_write.v:1]
INFO: [Synth 8-6157] synthesizing module 'axi4lite_read' [C:/Users/micha/Documents/Course/2023-fall/SoC_Design/Lab/Lab3/lab-fir/fir/rtl/axi4lite_read.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/micha/Documents/Course/2023-fall/SoC_Design/Lab/Lab3/lab-fir/fir/rtl/axi4lite_read.v:45]
INFO: [Synth 8-6155] done synthesizing module 'axi4lite_read' (0#1) [C:/Users/micha/Documents/Course/2023-fall/SoC_Design/Lab/Lab3/lab-fir/fir/rtl/axi4lite_read.v:1]
INFO: [Synth 8-6157] synthesizing module 'data_ram_axi4stream' [C:/Users/micha/Documents/Course/2023-fall/SoC_Design/Lab/Lab3/lab-fir/fir/rtl/data_ram_axi4stream.v:1]
INFO: [Synth 8-6155] done synthesizing module 'data_ram_axi4stream' (0#1) [C:/Users/micha/Documents/Course/2023-fall/SoC_Design/Lab/Lab3/lab-fir/fir/rtl/data_ram_axi4stream.v:1]
INFO: [Synth 8-6157] synthesizing module 'ap_fsm' [C:/Users/micha/Documents/Course/2023-fall/SoC_Design/Lab/Lab3/lab-fir/fir/rtl/ap_fsm.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/micha/Documents/Course/2023-fall/SoC_Design/Lab/Lab3/lab-fir/fir/rtl/ap_fsm.v:40]
INFO: [Synth 8-6155] done synthesizing module 'ap_fsm' (0#1) [C:/Users/micha/Documents/Course/2023-fall/SoC_Design/Lab/Lab3/lab-fir/fir/rtl/ap_fsm.v:1]
INFO: [Synth 8-6157] synthesizing module 'mac' [C:/Users/micha/Documents/Course/2023-fall/SoC_Design/Lab/Lab3/lab-fir/fir/rtl/mac.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mac' (0#1) [C:/Users/micha/Documents/Course/2023-fall/SoC_Design/Lab/Lab3/lab-fir/fir/rtl/mac.v:1]
INFO: [Synth 8-6157] synthesizing module 'address_gen' [C:/Users/micha/Documents/Course/2023-fall/SoC_Design/Lab/Lab3/lab-fir/fir/rtl/address_gen.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/micha/Documents/Course/2023-fall/SoC_Design/Lab/Lab3/lab-fir/fir/rtl/address_gen.v:103]
WARNING: [Synth 8-6104] Input port 'sm_fready' has an internal driver [C:/Users/micha/Documents/Course/2023-fall/SoC_Design/Lab/Lab3/lab-fir/fir/rtl/address_gen.v:139]
INFO: [Synth 8-6155] done synthesizing module 'address_gen' (0#1) [C:/Users/micha/Documents/Course/2023-fall/SoC_Design/Lab/Lab3/lab-fir/fir/rtl/address_gen.v:1]
INFO: [Synth 8-6155] done synthesizing module 'fir' (0#1) [C:/Users/micha/Documents/Course/2023-fall/SoC_Design/Lab/Lab3/lab-fir/fir/rtl/fir.v:1]
WARNING: [Synth 8-3848] Net sm_tlast in module/entity fir does not have driver. [C:/Users/micha/Documents/Course/2023-fall/SoC_Design/Lab/Lab3/lab-fir/fir/rtl/fir.v:74]
WARNING: [Synth 8-3848] Net genblk1.sm_fready in module/entity fir does not have driver. [C:/Users/micha/Documents/Course/2023-fall/SoC_Design/Lab/Lab3/lab-fir/fir/rtl/fir.v:155]
WARNING: [Synth 8-7129] Port state_data_ram[2] in module address_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port state_data_ram[1] in module address_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port state_data_ram[0] in module address_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port sm_tlast in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_tlast in module fir is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 1296.031 ; gain = 11.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 1296.031 ; gain = 11.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 1296.031 ; gain = 11.918
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1296.031 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/micha/AppData/Roaming/Xilinx/Vivado/project/SoC_design_lab3/SoC_design_lab3.srcs/constrs_1/new/constrains1.xdc]
Finished Parsing XDC File [C:/Users/micha/AppData/Roaming/Xilinx/Vivado/project/SoC_design_lab3/SoC_design_lab3.srcs/constrs_1/new/constrains1.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1376.523 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1376.523 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1376.523 ; gain = 92.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1376.523 ; gain = 92.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1376.523 ; gain = 92.410
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'genblk1.state_reg' in module 'axi4lite_write'
INFO: [Synth 8-802] inferred FSM for state register 'genblk1.state_reg' in module 'axi4lite_read'
INFO: [Synth 8-802] inferred FSM for state register 'genblk1.state_reg' in module 'data_ram_axi4stream'
INFO: [Synth 8-802] inferred FSM for state register 'genblk1.state_reg' in module 'ap_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'genblk1.state_reg' in module 'address_gen'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S0 |                               00 |                               00
                      S1 |                               01 |                               01
                      S2 |                               10 |                               10
                      S3 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'genblk1.state_reg' using encoding 'sequential' in module 'axi4lite_write'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S0 |                               00 |                               00
                      S1 |                               01 |                               01
                      S2 |                               10 |                               10
                      S3 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'genblk1.state_reg' using encoding 'sequential' in module 'axi4lite_read'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S0 |                              000 |                              000
                      S5 |                              001 |                              101
                      S1 |                              010 |                              001
                      S3 |                              011 |                              011
                      S2 |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'genblk1.state_reg' using encoding 'sequential' in module 'data_ram_axi4stream'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S0 |                             0001 |                               00
                      S1 |                             0010 |                               01
                      S2 |                             0100 |                               10
                      S3 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'genblk1.state_reg' using encoding 'one-hot' in module 'ap_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              110
*
                      S0 |                              001 |                              000
                      S1 |                              010 |                              001
                      S5 |                              011 |                              101
                      S2 |                              100 |                              010
                      S3 |                              101 |                              011
                      S4 |                              110 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'genblk1.state_reg' using encoding 'sequential' in module 'address_gen'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1376.523 ; gain = 92.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   12 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               12 Bit    Registers := 4     
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Multipliers : 
	              32x32  Multipliers := 1     
+---Muxes : 
	   5 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 2     
	   5 Input   12 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 5     
	   8 Input   12 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   8 Input    4 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	  15 Input    3 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 4     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 8     
	   4 Input    1 Bit        Muxes := 5     
	   5 Input    1 Bit        Muxes := 5     
	   7 Input    1 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'genblk1.axi4lite_write_1/genblk1.config_write_data_temp_reg' and it is trimmed from '32' to '1' bits. [C:/Users/micha/Documents/Course/2023-fall/SoC_Design/Lab/Lab3/lab-fir/fir/rtl/axi4lite_write.v:91]
DSP Report: Generating DSP genblk1.mac1/genblk1.accumulator1, operation Mode is: A*B.
DSP Report: operator genblk1.mac1/genblk1.accumulator1 is absorbed into DSP genblk1.mac1/genblk1.accumulator1.
DSP Report: operator genblk1.mac1/genblk1.accumulator1 is absorbed into DSP genblk1.mac1/genblk1.accumulator1.
DSP Report: Generating DSP genblk1.mac1/genblk1.accumulator1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1.mac1/genblk1.accumulator1 is absorbed into DSP genblk1.mac1/genblk1.accumulator1.
DSP Report: operator genblk1.mac1/genblk1.accumulator1 is absorbed into DSP genblk1.mac1/genblk1.accumulator1.
DSP Report: Generating DSP genblk1.mac1/genblk1.accumulator1, operation Mode is: A*B.
DSP Report: operator genblk1.mac1/genblk1.accumulator1 is absorbed into DSP genblk1.mac1/genblk1.accumulator1.
DSP Report: operator genblk1.mac1/genblk1.accumulator1 is absorbed into DSP genblk1.mac1/genblk1.accumulator1.
DSP Report: Generating DSP genblk1.mac1/genblk1.accumulator1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1.mac1/genblk1.accumulator1 is absorbed into DSP genblk1.mac1/genblk1.accumulator1.
DSP Report: operator genblk1.mac1/genblk1.accumulator1 is absorbed into DSP genblk1.mac1/genblk1.accumulator1.
WARNING: [Synth 8-3917] design fir has port addr_r_o[11] driven by constant 0
WARNING: [Synth 8-3917] design fir has port addr_r_o[10] driven by constant 0
WARNING: [Synth 8-3917] design fir has port addr_r_o[9] driven by constant 0
WARNING: [Synth 8-3917] design fir has port addr_r_o[8] driven by constant 0
WARNING: [Synth 8-3917] design fir has port addr_r_o[7] driven by constant 0
WARNING: [Synth 8-3917] design fir has port addr_r_o[6] driven by constant 0
WARNING: [Synth 8-3917] design fir has port addr_w_o[11] driven by constant 0
WARNING: [Synth 8-3917] design fir has port addr_w_o[10] driven by constant 0
WARNING: [Synth 8-3917] design fir has port addr_w_o[9] driven by constant 0
WARNING: [Synth 8-3917] design fir has port addr_w_o[8] driven by constant 0
WARNING: [Synth 8-3917] design fir has port addr_w_o[7] driven by constant 0
WARNING: [Synth 8-3917] design fir has port addr_w_o[6] driven by constant 0
WARNING: [Synth 8-3917] design fir has port tb_A_o[11] driven by constant 0
WARNING: [Synth 8-3917] design fir has port tb_A_o[10] driven by constant 0
WARNING: [Synth 8-3917] design fir has port tb_A_o[9] driven by constant 0
WARNING: [Synth 8-3917] design fir has port tb_A_o[8] driven by constant 0
WARNING: [Synth 8-3917] design fir has port tb_A_o[7] driven by constant 0
WARNING: [Synth 8-3917] design fir has port tb_A_o[6] driven by constant 0
WARNING: [Synth 8-3917] design fir has port fir_start_address_o[11] driven by constant 0
WARNING: [Synth 8-3917] design fir has port fir_start_address_o[10] driven by constant 0
WARNING: [Synth 8-3917] design fir has port fir_start_address_o[9] driven by constant 0
WARNING: [Synth 8-3917] design fir has port fir_start_address_o[8] driven by constant 0
WARNING: [Synth 8-3917] design fir has port fir_start_address_o[7] driven by constant 0
WARNING: [Synth 8-3917] design fir has port fir_start_address_o[6] driven by constant 0
WARNING: [Synth 8-3917] design fir has port tap_A[11] driven by constant 0
WARNING: [Synth 8-3917] design fir has port tap_A[10] driven by constant 0
WARNING: [Synth 8-3917] design fir has port tap_A[9] driven by constant 0
WARNING: [Synth 8-3917] design fir has port tap_A[8] driven by constant 0
WARNING: [Synth 8-3917] design fir has port tap_A[7] driven by constant 0
WARNING: [Synth 8-3917] design fir has port tap_A[6] driven by constant 0
WARNING: [Synth 8-7129] Port sm_tlast in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_tlast in module fir is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1376.523 ; gain = 92.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fir         | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir         | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir         | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 1376.523 ; gain = 92.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 1392.590 ; gain = 108.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 1393.789 ; gain = 109.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 1393.789 ; gain = 109.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 1393.789 ; gain = 109.676
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin awready_OBUF with 1st driver pin 'genblk1.axi4lite_write_1/genblk1.awready_temp_reg/Q' [C:/Users/micha/Documents/Course/2023-fall/SoC_Design/Lab/Lab3/lab-fir/fir/rtl/axi4lite_write.v:95]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin awready_OBUF with 2nd driver pin 'genblk1.axi4lite_write_1/genblk1.awready_temp_reg__0/Q' [C:/Users/micha/Documents/Course/2023-fall/SoC_Design/Lab/Lab3/lab-fir/fir/rtl/axi4lite_write.v:88]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin wready_OBUF with 1st driver pin 'genblk1.axi4lite_write_1/genblk1.wready_temp_reg__0/Q' [C:/Users/micha/Documents/Course/2023-fall/SoC_Design/Lab/Lab3/lab-fir/fir/rtl/axi4lite_write.v:88]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin wready_OBUF with 2nd driver pin 'genblk1.axi4lite_write_1/genblk1.wready_temp_reg/Q' [C:/Users/micha/Documents/Course/2023-fall/SoC_Design/Lab/Lab3/lab-fir/fir/rtl/axi4lite_write.v:96]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin arready_OBUF with 1st driver pin 'genblk1.axi4lite_read_1/genblk1.arready_temp_reg/Q' [C:/Users/micha/Documents/Course/2023-fall/SoC_Design/Lab/Lab3/lab-fir/fir/rtl/axi4lite_read.v:97]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin arready_OBUF with 2nd driver pin 'genblk1.axi4lite_read_1/genblk1.arready_temp_reg__0/Q' [C:/Users/micha/Documents/Course/2023-fall/SoC_Design/Lab/Lab3/lab-fir/fir/rtl/axi4lite_read.v:90]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rvalid_OBUF with 1st driver pin 'genblk1.axi4lite_read_1/genblk1.rvalid_temp_reg/Q' [C:/Users/micha/Documents/Course/2023-fall/SoC_Design/Lab/Lab3/lab-fir/fir/rtl/axi4lite_read.v:98]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rvalid_OBUF with 2nd driver pin 'genblk1.axi4lite_read_1/genblk1.rvalid_temp_reg__0/Q' [C:/Users/micha/Documents/Course/2023-fall/SoC_Design/Lab/Lab3/lab-fir/fir/rtl/axi4lite_read.v:90]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        4|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 1393.789 ; gain = 109.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 1393.789 ; gain = 109.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 1393.789 ; gain = 109.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 1393.789 ; gain = 109.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fir         | A*B          | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir         | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir         | PCIN>>17+A*B | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     5|
|2     |CARRY4  |    18|
|3     |DSP48E1 |     3|
|4     |LUT1    |    15|
|5     |LUT2    |    63|
|6     |LUT3    |    37|
|7     |LUT4    |    56|
|8     |LUT5    |    51|
|9     |LUT6    |    24|
|10    |FDCE    |     4|
|11    |FDRE    |   225|
|12    |FDSE    |     1|
|13    |IBUF    |   160|
|14    |OBUF    |   422|
|15    |OBUFT   |     1|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 1393.789 ; gain = 109.676
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 8 critical warnings and 34 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 1393.789 ; gain = 29.184
Synthesis Optimization Complete : Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 1393.789 ; gain = 109.676
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1401.562 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1405.281 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 93933ee2
INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 52 Warnings, 8 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:22 . Memory (MB): peak = 1405.281 ; gain = 121.168
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/micha/AppData/Roaming/Xilinx/Vivado/project/SoC_design_lab3/SoC_design_lab3.runs/synth_1/fir.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fir_utilization_synth.rpt -pb fir_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Oct 25 23:06:29 2023...
