#-----------------------------------------------------------
# Vivado v2018.2.1 (64-bit)
# SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
# IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
# Start of session at: Mon Nov 25 11:06:48 2019
# Process ID: 1556
# Current directory: N:/Final_Project_ECE540
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9696 N:\Final_Project_ECE540\ece_540_project_4_v1.xpr
# Log file: N:/Final_Project_ECE540/vivado.log
# Journal file: N:/Final_Project_ECE540\vivado.jou
#-----------------------------------------------------------
start_gui
open_project N:/Final_Project_ECE540/ece_540_project_4_v1.xpr
update_compile_order -fileset sources_1
reset_run clk_wiz_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run impl_1
close_design
export_ip_user_files -of_objects  [get_files N:/Final_Project_ECE540/ece_540_project_4_v1.srcs/sources_1/imports/bupbup/Downloads/proj2_release_f19/world_maps/world_map_lr/world_map.ngc] -no_script -reset -force -quiet
remove_files  N:/Final_Project_ECE540/ece_540_project_4_v1.srcs/sources_1/imports/bupbup/Downloads/proj2_release_f19/world_maps/world_map_lr/world_map.ngc
update_compile_order -fileset sources_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0 -dir n:/Final_Project_ECE540/ece_540_project_4_v1.srcs/sources_1/ip
set_property -dict [list CONFIG.Memory_Type {Dual_Port_ROM} CONFIG.Write_Width_A {2} CONFIG.Write_Depth_A {16384} CONFIG.Read_Width_A {2} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {2} CONFIG.Read_Width_B {2} CONFIG.Enable_B {Always_Enabled} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Load_Init_File {true} CONFIG.Coe_File {N:/Final_Project_ECE540/yourmap.coe} CONFIG.Port_A_Write_Rate {0} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files n:/Final_Project_ECE540/ece_540_project_4_v1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  n:/Final_Project_ECE540/ece_540_project_4_v1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files n:/Final_Project_ECE540/ece_540_project_4_v1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] n:/Final_Project_ECE540/ece_540_project_4_v1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
launch_runs -jobs 4 blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files n:/Final_Project_ECE540/ece_540_project_4_v1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory N:/ece_540_project_4/ece_540_project_2.ip_user_files/sim_scripts -ip_user_files_dir N:/ece_540_project_4/ece_540_project_2.ip_user_files -ipstatic_source_dir N:/ece_540_project_4/ece_540_project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=N:/Final_Project_ECE540/ece_540_project_4_v1.cache/compile_simlib/modelsim} {questa=N:/Final_Project_ECE540/ece_540_project_4_v1.cache/compile_simlib/questa} {riviera=N:/Final_Project_ECE540/ece_540_project_4_v1.cache/compile_simlib/riviera} {activehdl=N:/Final_Project_ECE540/ece_540_project_4_v1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files n:/Final_Project_ECE540/ece_540_project_4_v1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  -fileset blk_mem_gen_0 n:/Final_Project_ECE540/ece_540_project_4_v1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci
export_ip_user_files -of_objects  [get_files N:/Final_Project_ECE540/ece_540_project_4_v1.srcs/sources_1/imports/bupbup/Downloads/proj2_release_f19/hdl_part1/world_maps_part1/world_map.ngc] -no_script -reset -force -quiet
remove_files  N:/Final_Project_ECE540/ece_540_project_4_v1.srcs/sources_1/imports/bupbup/Downloads/proj2_release_f19/hdl_part1/world_maps_part1/world_map.ngc
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name world_map -dir n:/Final_Project_ECE540/ece_540_project_4_v1.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {world_map} CONFIG.Memory_Type {Dual_Port_ROM} CONFIG.Write_Width_A {2} CONFIG.Write_Depth_A {16384} CONFIG.Read_Width_A {2} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {2} CONFIG.Read_Width_B {2} CONFIG.Enable_B {Always_Enabled} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Load_Init_File {true} CONFIG.Coe_File {N:/Final_Project_ECE540/yourmap.coe} CONFIG.Port_A_Write_Rate {0} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips world_map]
generate_target {instantiation_template} [get_files n:/Final_Project_ECE540/ece_540_project_4_v1.srcs/sources_1/ip/world_map/world_map.xci]
generate_target all [get_files  n:/Final_Project_ECE540/ece_540_project_4_v1.srcs/sources_1/ip/world_map/world_map.xci]
catch { config_ip_cache -export [get_ips -all world_map] }
export_ip_user_files -of_objects [get_files n:/Final_Project_ECE540/ece_540_project_4_v1.srcs/sources_1/ip/world_map/world_map.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] n:/Final_Project_ECE540/ece_540_project_4_v1.srcs/sources_1/ip/world_map/world_map.xci]
launch_runs -jobs 4 world_map_synth_1
export_simulation -of_objects [get_files n:/Final_Project_ECE540/ece_540_project_4_v1.srcs/sources_1/ip/world_map/world_map.xci] -directory N:/ece_540_project_4/ece_540_project_2.ip_user_files/sim_scripts -ip_user_files_dir N:/ece_540_project_4/ece_540_project_2.ip_user_files -ipstatic_source_dir N:/ece_540_project_4/ece_540_project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=N:/Final_Project_ECE540/ece_540_project_4_v1.cache/compile_simlib/modelsim} {questa=N:/Final_Project_ECE540/ece_540_project_4_v1.cache/compile_simlib/questa} {riviera=N:/Final_Project_ECE540/ece_540_project_4_v1.cache/compile_simlib/riviera} {activehdl=N:/Final_Project_ECE540/ece_540_project_4_v1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {N:/Final_Project_ECE540/ece_540_project_4_v1.runs/impl_1/mfp_nexys4_ddr.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {N:/Final_Project_ECE540/ece_540_project_4_v1.runs/impl_1/mfp_nexys4_ddr.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_hw
