<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_N_A_G2_U_U_a1691b78</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_N_A_G2_U_U_a1691b78'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_N_A_G2_U_U_a1691b78')">rsnoc_z_H_R_N_A_G2_U_U_a1691b78</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 87.08</td>
<td class="s9 cl rt"><a href="mod1706.html#Line" > 96.61</a></td>
<td class="s9 cl rt"><a href="mod1706.html#Cond" > 90.00</a></td>
<td class="s6 cl rt"><a href="mod1706.html#Toggle" > 67.46</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1706.html#Branch" > 94.23</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_regression_29_11_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/main_regression_29_11_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1706.html#inst_tag_165084"  onclick="showContent('inst_tag_165084')">config_ss_tb.DUT.flexnoc.flexnoc.SCU_Multi_APB_main.GenericToSpecific</a></td>
<td class="s8 cl rt"> 87.08</td>
<td class="s9 cl rt"><a href="mod1706.html#Line" > 96.61</a></td>
<td class="s9 cl rt"><a href="mod1706.html#Cond" > 90.00</a></td>
<td class="s6 cl rt"><a href="mod1706.html#Toggle" > 67.46</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1706.html#Branch" > 94.23</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_N_A_G2_U_U_a1691b78'>
<hr>
<a name="inst_tag_165084"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_165084" >config_ss_tb.DUT.flexnoc.flexnoc.SCU_Multi_APB_main.GenericToSpecific</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 87.08</td>
<td class="s9 cl rt"><a href="mod1706.html#Line" > 96.61</a></td>
<td class="s9 cl rt"><a href="mod1706.html#Cond" > 90.00</a></td>
<td class="s6 cl rt"><a href="mod1706.html#Toggle" > 67.46</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1706.html#Branch" > 94.23</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 91.39</td>
<td class="s9 cl rt"> 96.75</td>
<td class="s9 cl rt"> 90.00</td>
<td class="s7 cl rt"> 75.30</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 94.90</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 83.77</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 67.54</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod783.html#inst_tag_60953" >SCU_Multi_APB_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod609.html#inst_tag_36682" id="tag_urg_inst_36682">FsmCurState</a></td>
<td class="s9 cl rt"> 95.83</td>
<td class="s9 cl rt"> 93.33</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 90.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2393.html#inst_tag_231159" id="tag_urg_inst_231159">ummd756d1</a></td>
<td class="s8 cl rt"> 88.89</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2028.html#inst_tag_191639" id="tag_urg_inst_191639">ummd90eb2</a></td>
<td class="s7 cl rt"> 79.44</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2028.html#inst_tag_191640" id="tag_urg_inst_191640">ummd90eb2_253</a></td>
<td class="s8 cl rt"> 88.89</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2028.html#inst_tag_191641" id="tag_urg_inst_191641">ummd90eb2_268</a></td>
<td class="s9 cl rt"> 94.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1821.html#inst_tag_172984" id="tag_urg_inst_172984">ummddfd43</a></td>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1765.html#inst_tag_170934" id="tag_urg_inst_170934">ur</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2550_5.html#inst_tag_252660" id="tag_urg_inst_252660">ursrrrg</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2550_5.html#inst_tag_252659" id="tag_urg_inst_252659">ursrrrg123</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2550_5.html#inst_tag_252656" id="tag_urg_inst_252656">ursrrrg204</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2550_5.html#inst_tag_252661" id="tag_urg_inst_252661">ursrrrg205</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2550_5.html#inst_tag_252657" id="tag_urg_inst_252657">ursrrrg207</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2550_5.html#inst_tag_252662" id="tag_urg_inst_252662">ursrrrg208</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2550_5.html#inst_tag_252658" id="tag_urg_inst_252658">ursrrrg210</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2550_5.html#inst_tag_252663" id="tag_urg_inst_252663">ursrrrg211</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1632.html#inst_tag_146788" id="tag_urg_inst_146788">us6abbdefa</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1632.html#inst_tag_146787" id="tag_urg_inst_146787">us6abbdefa_240</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356.html#inst_tag_92603" id="tag_urg_inst_92603">uuc01c9ebcca</a></td>
<td class="s7 cl rt"> 72.04</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.04</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod431.html#inst_tag_30338" id="tag_urg_inst_30338">uue705a8d5</a></td>
<td class="s7 cl rt"> 71.85</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.85</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_N_A_G2_U_U_a1691b78'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1706.html" >rsnoc_z_H_R_N_A_G2_U_U_a1691b78</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>59</td><td>57</td><td>96.61</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>67354</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>67359</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>67367</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>67420</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>67444</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>67453</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>67458</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>67466</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>67542</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>67547</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>67552</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>67580</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>67588</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>67596</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>67645</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
67353                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
67354      1/1          		if ( ! Sys_Clk_RstN )
67355      1/1          			Cnt &lt;= #1.0 ( 5'b0 );
67356      1/1          		else if ( CntCe )
67357      1/1          			Cnt &lt;= #1.0 ( Sm_IDLE ? NWord1 : Cnt - 5'b00001 );
                        MISSING_ELSE
67358                   	always @( CurState  or u_14e  or u_c602  or u_e7c7 ) begin
67359      1/1          		case ( CurState )
67360      1/1          			2'b10   : PSelSetV = u_14e ;
67361      1/1          			2'b01   : PSelSetV = u_c602 ;
67362      1/1          			2'b0    : PSelSetV = u_e7c7 ;
67363      <font color = "red">0/1     ==>  			default : PSelSetV = 1'b0 ;</font>
67364                   		endcase
67365                   	end
67366                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
67367      1/1          		if ( ! Sys_Clk_RstN )
67368      1/1          			u_f325 &lt;= #1.0 ( 2'b0 );
67369      1/1          		else if ( StartCnt )
67370      1/1          			u_f325 &lt;= #1.0 ( GenLcl_Req_FlowId );
                        MISSING_ELSE
67371                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg204(
67372                   		.Clk( Sys_Clk )
67373                   	,	.Clk_ClkS( Sys_Clk_ClkS )
67374                   	,	.Clk_En( Sys_Clk_En )
67375                   	,	.Clk_EnS( Sys_Clk_EnS )
67376                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
67377                   	,	.Clk_RstN( Sys_Clk_RstN )
67378                   	,	.Clk_Tm( Sys_Clk_Tm )
67379                   	,	.O( ApbA_0_PSel )
67380                   	,	.Reset( PRdy )
67381                   	,	.Set( PSelSetV &amp; SlvNum == 2'b0 )
67382                   	);
67383                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg207(
67384                   		.Clk( Sys_Clk )
67385                   	,	.Clk_ClkS( Sys_Clk_ClkS )
67386                   	,	.Clk_En( Sys_Clk_En )
67387                   	,	.Clk_EnS( Sys_Clk_EnS )
67388                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
67389                   	,	.Clk_RstN( Sys_Clk_RstN )
67390                   	,	.Clk_Tm( Sys_Clk_Tm )
67391                   	,	.O( ApbA_1_PSel )
67392                   	,	.Reset( PRdy )
67393                   	,	.Set( PSelSetV &amp; SlvNum == 2'b01 )
67394                   	);
67395                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg210(
67396                   		.Clk( Sys_Clk )
67397                   	,	.Clk_ClkS( Sys_Clk_ClkS )
67398                   	,	.Clk_En( Sys_Clk_En )
67399                   	,	.Clk_EnS( Sys_Clk_EnS )
67400                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
67401                   	,	.Clk_RstN( Sys_Clk_RstN )
67402                   	,	.Clk_Tm( Sys_Clk_Tm )
67403                   	,	.O( ApbA_2_PSel )
67404                   	,	.Reset( PRdy )
67405                   	,	.Set( PSelSetV &amp; SlvNum == 2'b10 )
67406                   	);
67407                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg123(
67408                   		.Clk( Sys_Clk )
67409                   	,	.Clk_ClkS( Sys_Clk_ClkS )
67410                   	,	.Clk_En( Sys_Clk_En )
67411                   	,	.Clk_EnS( Sys_Clk_EnS )
67412                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
67413                   	,	.Clk_RstN( Sys_Clk_RstN )
67414                   	,	.Clk_Tm( Sys_Clk_Tm )
67415                   	,	.O( PEn )
67416                   	,	.Reset( PRdy )
67417                   	,	.Set( PSel )
67418                   	);
67419                   	always @( CurState  or u_825f  or u_b081  or u_b9a5 ) begin
67420      1/1          		case ( CurState )
67421      1/1          			2'b10   : PSelSet = u_b9a5 ;
67422      1/1          			2'b01   : PSelSet = u_b081 ;
67423      1/1          			2'b0    : PSelSet = u_825f ;
67424      <font color = "red">0/1     ==>  			default : PSelSet = 1'b0 ;</font>
67425                   		endcase
67426                   	end
67427                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
67428                   		.Clk( Sys_Clk )
67429                   	,	.Clk_ClkS( Sys_Clk_ClkS )
67430                   	,	.Clk_En( Sys_Clk_En )
67431                   	,	.Clk_EnS( Sys_Clk_EnS )
67432                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
67433                   	,	.Clk_RstN( Sys_Clk_RstN )
67434                   	,	.Clk_Tm( Sys_Clk_Tm )
67435                   	,	.O( PSel )
67436                   	,	.Reset( PRdy )
67437                   	,	.Set( PSelSet )
67438                   	);
67439                   	rsnoc_z_T_C_S_C_L_R_Mm_D90eb2_O1 ummd90eb2_253(
67440                   		.Dflt( ~ PSel &amp; ~ CntNull ) , .I_00( 1'b1 ) , .I_01( 1'b0 ) , .O( GenLcl_Req_Rdy ) , .Sel( CurState )
67441                   	);
67442                   	assign uRdData1_caseSel = { ApbA_2_PSel , ApbA_1_PSel , ApbA_0_PSel } ;
67443                   	always @( ApbA_0_PRData or ApbA_1_PRData or ApbA_2_PRData or uRdData1_caseSel ) begin
67444      1/1          		case ( uRdData1_caseSel )
67445      1/1          			3'b001  : RdData1 = ApbA_0_PRData ;
67446      1/1          			3'b010  : RdData1 = ApbA_1_PRData ;
67447      1/1          			3'b100  : RdData1 = ApbA_2_PRData ;
67448      1/1          			default : RdData1 = 32'b0 ;
67449                   		endcase
67450                   	end
67451                   	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa_240( .I( RdData1 ) , .O( RdData ) );
67452                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
67453      1/1          		if ( ! Sys_Clk_RstN )
67454      1/1          			GenLcl_Rsp_Data &lt;= #1.0 ( 32'b0 );
67455      1/1          		else if ( Sm_RD &amp; PRdy )
67456      1/1          			GenLcl_Rsp_Data &lt;= #1.0 ( RdData );
                        MISSING_ELSE
67457                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
67458      1/1          		if ( ! Sys_Clk_RstN )
67459      1/1          			GenLcl_Rsp_FlowId &lt;= #1.0 ( 2'b0 );
67460      1/1          		else if ( Sm_IDLE &amp; GenLcl_Req_Vld )
67461      1/1          			GenLcl_Rsp_FlowId &lt;= #1.0 ( GenLcl_Req_FlowId );
                        MISSING_ELSE
67462                   	rsnoc_z_T_C_S_C_L_R_Mm_Ddfd43_O1 ummddfd43(
67463                   		.Dflt( 1'b0 ) , .I_01( PErr ) , .I_10( GErr | PErr ) , .O( u_884c ) , .Sel( CurState )
67464                   	);
67465                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
67466      1/1          		if ( ! Sys_Clk_RstN )
67467      1/1          			GErr &lt;= #1.0 ( 1'b0 );
67468      1/1          		else if ( Sm_IDLE ? GenLcl_Req_Vld : PRdy )
67469      1/1          			GErr &lt;= #1.0 ( u_884c );
                        MISSING_ELSE
67470                   	rsnoc_z_T_C_S_C_L_R_Mm_D90eb2_O1 ummd90eb2_268(
67471                   		.Dflt( ~ PSel &amp; CntNull ) , .I_00( 1'b0 ) , .I_01( ~ PSel ) , .O( GenLcl_Rsp_Vld ) , .Sel( CurState )
67472                   	);
67473                   	rsnoc_z_H_R_G_U_P_U_e705a8d5 uue705a8d5(
67474                   		.GenLcl_Req_Addr( GenLcl_Req_Addr )
67475                   	,	.GenLcl_Req_Be( GenLcl_Req_Be )
67476                   	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
67477                   	,	.GenLcl_Req_Data( GenLcl_Req_Data )
67478                   	,	.GenLcl_Req_FlowId( GenLcl_Req_FlowId )
67479                   	,	.GenLcl_Req_Last( GenLcl_Req_Last )
67480                   	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
67481                   	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
67482                   	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
67483                   	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
67484                   	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
67485                   	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
67486                   	,	.GenLcl_Req_User( GenLcl_Req_User )
67487                   	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
67488                   	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
67489                   	,	.GenLcl_Rsp_FlowId( GenLcl_Rsp_FlowId )
67490                   	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
67491                   	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
67492                   	,	.GenLcl_Rsp_SeqUnOrdered( 1'b0 )
67493                   	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
67494                   	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
67495                   	,	.GenPrt_Req_Addr( u_Req_Addr )
67496                   	,	.GenPrt_Req_Be( u_Req_Be )
67497                   	,	.GenPrt_Req_BurstType( u_Req_BurstType )
67498                   	,	.GenPrt_Req_Data( u_Req_Data )
67499                   	,	.GenPrt_Req_FlowId( u_Req_FlowId )
67500                   	,	.GenPrt_Req_Last( u_Req_Last )
67501                   	,	.GenPrt_Req_Len1( u_Req_Len1 )
67502                   	,	.GenPrt_Req_Lock( u_Req_Lock )
67503                   	,	.GenPrt_Req_Opc( u_Req_Opc )
67504                   	,	.GenPrt_Req_Rdy( u_Req_Rdy )
67505                   	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
67506                   	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
67507                   	,	.GenPrt_Req_User( u_Req_User )
67508                   	,	.GenPrt_Req_Vld( u_Req_Vld )
67509                   	,	.GenPrt_Rsp_Data( u_Rsp_Data )
67510                   	,	.GenPrt_Rsp_FlowId( u_Rsp_FlowId )
67511                   	,	.GenPrt_Rsp_Last( u_Rsp_Last )
67512                   	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
67513                   	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
67514                   	,	.GenPrt_Rsp_Status( u_Rsp_Status )
67515                   	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
67516                   	);
67517                   	assign u_89_IDLE_RD = GenLcl_Req_Vld &amp; Read;
67518                   	assign u_89_IDLE_WR = GenLcl_Req_Vld &amp; ~ Read;
67519                   	assign u_89_RD_IDLE = CntNull &amp; ~ PSel &amp; GenLcl_Rsp_Rdy;
67520                   	assign u_89_WR_IDLE = CntNull &amp; ~ PSel &amp; GenLcl_Rsp_Rdy;
67521                   	rsnoc_z_T_C_S_C_L_R_Fsm_8d9b2702 FsmCurState(
67522                   		.Clk( Sys_Clk )
67523                   	,	.Clk_ClkS( Sys_Clk_ClkS )
67524                   	,	.Clk_En( Sys_Clk_En )
67525                   	,	.Clk_EnS( Sys_Clk_EnS )
67526                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
67527                   	,	.Clk_RstN( Sys_Clk_RstN )
67528                   	,	.Clk_Tm( Sys_Clk_Tm )
67529                   	,	.Conditions_IDLE_RD( u_89_IDLE_RD )
67530                   	,	.Conditions_IDLE_WR( u_89_IDLE_WR )
67531                   	,	.Conditions_RD_IDLE( u_89_RD_IDLE )
67532                   	,	.Conditions_WR_IDLE( u_89_WR_IDLE )
67533                   	,	.CurState( u_bdb6 )
67534                   	,	.NextState( u_b9ec )
67535                   	);
67536                   	assign CurState = u_bdb6;
67537                   	assign Sm_IDLE = CurState == 2'b00;
67538                   	assign AddrW1 = Sm_IDLE ? GenLcl_Req_Addr [31:2] : ~ WrapMask &amp; AddrW | WrapMask &amp; AddrW + 30'b000000000000000000000000000001;
67539                   	assign ApbA_0_PAddr = { AddrW , 2'b00 };
67540                   	assign Apb_0_PAddr = ApbA_0_PAddr;
67541                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
67542      1/1          		if ( ! Sys_Clk_RstN )
67543      1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
67544      1/1          		else if ( StartCnt )
67545      1/1          			u_7c15 &lt;= #1.0 ( GenLcl_Req_Len1 [5:2] );
                        MISSING_ELSE
67546                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
67547      1/1          		if ( ! Sys_Clk_RstN )
67548      1/1          			u_9d0d &lt;= #1.0 ( 1'b0 );
67549      1/1          		else if ( StartCnt )
67550      1/1          			u_9d0d &lt;= #1.0 ( GenIsIncr );
                        MISSING_ELSE
67551                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
67552      1/1          		if ( ! Sys_Clk_RstN )
67553      1/1          			AddrW &lt;= #1.0 ( 30'b0 );
67554      1/1          		else if ( PSelSet )
67555      1/1          			AddrW &lt;= #1.0 ( AddrW1 &amp; ~ { 30 { 1'b0 }  } );
                        MISSING_ELSE
67556                   	assign Apb_0_PSel = ApbA_0_PSel;
67557                   	assign Apb_0_PEnable = ApbA_0_PEnable;
67558                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg205(
67559                   		.Clk( Sys_Clk )
67560                   	,	.Clk_ClkS( Sys_Clk_ClkS )
67561                   	,	.Clk_En( Sys_Clk_En )
67562                   	,	.Clk_EnS( Sys_Clk_EnS )
67563                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
67564                   	,	.Clk_RstN( Sys_Clk_RstN )
67565                   	,	.Clk_Tm( Sys_Clk_Tm )
67566                   	,	.O( ApbA_0_PEnable )
67567                   	,	.Reset( PRdy )
67568                   	,	.Set( Apb_0_PSel )
67569                   	);
67570                   	assign ApbA_0_PWBe = WrBe1;
67571                   	assign Apb_0_PWBe = ApbA_0_PWBe;
67572                   	rsnoc_z_T_C_S_C_L_R_Mm_D756d1_O1 ummd756d1(
67573                   		.Dflt( 1'b0 )
67574                   	,	.I_00( GenLcl_Req_Vld &amp; GenLcl_Req_Opc == 3'b100 &amp; BeFull )
67575                   	,	.I_10( GenLcl_Req_Vld &amp; ~ CntNull &amp; ~ PSel &amp; BeFull )
67576                   	,	.O( WDCe )
67577                   	,	.Sel( CurState )
67578                   	);
67579                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
67580      1/1          		if ( ! Sys_Clk_RstN )
67581      1/1          			WrBe &lt;= #1.0 ( 4'b0 );
67582      1/1          		else if ( WDCe )
67583      1/1          			WrBe &lt;= #1.0 ( GenLcl_Req_Be &amp; ~ { 4 { 1'b0 }  } );
                        MISSING_ELSE
67584                   	rsnoc_z_T_C_S_C_L_R_R_4 ur( .I( WrBe ) , .O( WrBe1 ) );
67585                   	assign ApbA_0_PWData = WrData1;
67586                   	assign Apb_0_PWData = ApbA_0_PWData;
67587                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
67588      1/1          		if ( ! Sys_Clk_RstN )
67589      1/1          			WrData &lt;= #1.0 ( 32'b0 );
67590      1/1          		else if ( WDCe )
67591      1/1          			WrData &lt;= #1.0 ( GenLcl_Req_Data &amp; ~ { 32 { 1'b0 }  } );
                        MISSING_ELSE
67592                   	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa( .I( WrData ) , .O( WrData1 ) );
67593                   	assign ApbA_0_PWrite = WriteEn;
67594                   	assign Apb_0_PWrite = ApbA_0_PWrite;
67595                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
67596      1/1          		if ( ! Sys_Clk_RstN )
67597      1/1          			WriteEn &lt;= #1.0 ( 1'b0 );
67598      1/1          		else if ( StartCnt )
67599      1/1          			WriteEn &lt;= #1.0 ( GenLcl_Req_Opc == 3'b100 );
                        MISSING_ELSE
67600                   	assign Apb_1_PAddr = ApbA_0_PAddr;
67601                   	assign Apb_1_PSel = ApbA_1_PSel;
67602                   	assign Apb_1_PEnable = ApbA_1_PEnable;
67603                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg208(
67604                   		.Clk( Sys_Clk )
67605                   	,	.Clk_ClkS( Sys_Clk_ClkS )
67606                   	,	.Clk_En( Sys_Clk_En )
67607                   	,	.Clk_EnS( Sys_Clk_EnS )
67608                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
67609                   	,	.Clk_RstN( Sys_Clk_RstN )
67610                   	,	.Clk_Tm( Sys_Clk_Tm )
67611                   	,	.O( ApbA_1_PEnable )
67612                   	,	.Reset( PRdy )
67613                   	,	.Set( Apb_1_PSel )
67614                   	);
67615                   	assign Apb_1_PWBe = ApbA_0_PWBe;
67616                   	assign Apb_1_PWData = ApbA_0_PWData;
67617                   	assign Apb_1_PWrite = ApbA_0_PWrite;
67618                   	assign Apb_2_PAddr = ApbA_0_PAddr;
67619                   	assign Apb_2_PSel = ApbA_2_PSel;
67620                   	assign Apb_2_PEnable = ApbA_2_PEnable;
67621                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg211(
67622                   		.Clk( Sys_Clk )
67623                   	,	.Clk_ClkS( Sys_Clk_ClkS )
67624                   	,	.Clk_En( Sys_Clk_En )
67625                   	,	.Clk_EnS( Sys_Clk_EnS )
67626                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
67627                   	,	.Clk_RstN( Sys_Clk_RstN )
67628                   	,	.Clk_Tm( Sys_Clk_Tm )
67629                   	,	.O( ApbA_2_PEnable )
67630                   	,	.Reset( PRdy )
67631                   	,	.Set( Apb_2_PSel )
67632                   	);
67633                   	assign Apb_2_PWBe = ApbA_0_PWBe;
67634                   	assign Apb_2_PWData = ApbA_0_PWData;
67635                   	assign Apb_2_PWrite = ApbA_0_PWrite;
67636                   	assign NiuEmpty = 1'b1;
67637                   	assign SmPwr_Idle = Sm_IDLE;
67638                   	assign Sys_Pwr_Idle = SmPwr_Idle;
67639                   	assign SmPwr_WakeUp = GenLcl_Req_Vld;
67640                   	assign Sys_Pwr_WakeUp = SmPwr_WakeUp;
67641                   	assign WakeUp_Gen = GenLcl_Req_Vld;
67642                   	// synopsys translate_off
67643                   	// synthesis translate_off
67644                   	always @( posedge Sys_Clk )
67645      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
67646      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; GenLcl_Req_Vld &amp; Sm_IDLE &amp; ( GenLcl_Req_SeqUnOrdered ) !== 1'b0 ) begin
67647      <font color = "grey">unreachable  </font>				dontStop = 0;
67648      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
67649      <font color = "grey">unreachable  </font>				if (!dontStop) begin
67650      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[APB-G2S] On Gen.Req.SeqUnOrdered expected 0x0 and got 0x##&quot; );
67651      <font color = "grey">unreachable  </font>					$stop;
67652                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
67653                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1706.html" >rsnoc_z_H_R_N_A_G2_U_U_a1691b78</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">Conditions</td><td>10</td><td>9</td><td>90.00</td></tr>
<tr class="s9"><td class="lf">Logical</td><td>10</td><td>9</td><td>90.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       67270
 EXPRESSION (StartCnt ? GenLcl_Req_FlowId : u_f325)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       67292
 EXPRESSION (u_3a84 ? 2'b1 : 2'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       67357
 EXPRESSION (Sm_IDLE ? NWord1 : ((Cnt - 5'b1)))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       67468
 EXPRESSION (Sm_IDLE ? GenLcl_Req_Vld : PRdy)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       67538
 EXPRESSION (Sm_IDLE ? GenLcl_Req_Addr[31:2] : ((((~WrapMask) &amp; AddrW) | (WrapMask &amp; (AddrW + 30'b1)))))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1706.html" >rsnoc_z_H_R_N_A_G2_U_U_a1691b78</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">59</td>
<td class="rt">40</td>
<td class="rt">67.80 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">922</td>
<td class="rt">622</td>
<td class="rt">67.46 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">461</td>
<td class="rt">311</td>
<td class="rt">67.46 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">461</td>
<td class="rt">311</td>
<td class="rt">67.46 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">59</td>
<td class="rt">40</td>
<td class="rt">67.80 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">922</td>
<td class="rt">622</td>
<td class="rt">67.46 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">461</td>
<td class="rt">311</td>
<td class="rt">67.46 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">461</td>
<td class="rt">311</td>
<td class="rt">67.46 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Apb_0_PAddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_PAddr[7:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_PAddr[11:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_PAddr[13:12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_PAddr[31:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_PEnable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_PRData[10:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_0_PRData[12:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_0_PRData[13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_0_PRData[23:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_0_PRData[25:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_0_PRData[31:26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_0_PReady</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_0_PSel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_PSlvErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_0_PWBe[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_PWData[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_PWrite</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_1_PAddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_1_PAddr[7:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_1_PAddr[11:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_1_PAddr[13:12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_1_PAddr[31:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_1_PEnable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_1_PRData[10:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_1_PRData[12:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_1_PRData[13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_1_PRData[23:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_1_PRData[25:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_1_PRData[31:26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_1_PReady</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_1_PSel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_1_PSlvErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_1_PWBe[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_1_PWData[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_1_PWrite</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_2_PAddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_2_PAddr[7:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_2_PAddr[11:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_2_PAddr[13:12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_2_PAddr[31:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_2_PEnable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_2_PRData[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_2_PReady</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_2_PSel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_2_PSlvErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_2_PWBe[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_2_PWData[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_2_PWrite</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[7:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[11:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[13:12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_FlowId[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[6:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_FlowId[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>NiuEmpty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Gen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1706.html" >rsnoc_z_H_R_N_A_G2_U_U_a1691b78</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">52</td>
<td class="rt">49</td>
<td class="rt">94.23 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">67270</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">67292</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">67538</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">67354</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">67359</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">67367</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">67420</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">67444</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">67453</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">67458</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">67466</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">67542</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">67547</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">67552</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">67580</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">67588</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">67596</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
67270      	assign SlvNum = StartCnt ? GenLcl_Req_FlowId : u_f325;
           	                         <font color = "green">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
67292      	assign GenLcl_Rsp_Status = u_3a84 ? 2'b01 : 2'b00;
           	                                  <font color = "red">-1-</font>  
           	                                  <font color = "red">==></font>  
           	                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
67538      	assign AddrW1 = Sm_IDLE ? GenLcl_Req_Addr [31:2] : ~ WrapMask & AddrW | WrapMask & AddrW + 30'b000000000000000000000000000001;
           	                        <font color = "green">-1-</font>  
           	                        <font color = "green">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
67354      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
67355      			Cnt <= #1.0 ( 5'b0 );
           <font color = "green">			==></font>
67356      		else if ( CntCe )
           		     <font color = "green">-2-</font>  
67357      			Cnt <= #1.0 ( Sm_IDLE ? NWord1 : Cnt - 5'b00001 );
           			                      <font color = "green">-3-</font>  
           			                      <font color = "green">==></font>  
           			                      <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
67359      		case ( CurState )
           		<font color = "red">-1-</font>  
67360      			2'b10   : PSelSetV = u_14e ;
           <font color = "green">			==></font>
67361      			2'b01   : PSelSetV = u_c602 ;
           <font color = "green">			==></font>
67362      			2'b0    : PSelSetV = u_e7c7 ;
           <font color = "green">			==></font>
67363      			default : PSelSetV = 1'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
67367      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
67368      			u_f325 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
67369      		else if ( StartCnt )
           		     <font color = "green">-2-</font>  
67370      			u_f325 <= #1.0 ( GenLcl_Req_FlowId );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
67420      		case ( CurState )
           		<font color = "red">-1-</font>  
67421      			2'b10   : PSelSet = u_b9a5 ;
           <font color = "green">			==></font>
67422      			2'b01   : PSelSet = u_b081 ;
           <font color = "green">			==></font>
67423      			2'b0    : PSelSet = u_825f ;
           <font color = "green">			==></font>
67424      			default : PSelSet = 1'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
67444      		case ( uRdData1_caseSel )
           		<font color = "green">-1-</font>                
67445      			3'b001  : RdData1 = ApbA_0_PRData ;
           <font color = "green">			==></font>
67446      			3'b010  : RdData1 = ApbA_1_PRData ;
           <font color = "green">			==></font>
67447      			3'b100  : RdData1 = ApbA_2_PRData ;
           <font color = "green">			==></font>
67448      			default : RdData1 = 32'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
67453      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
67454      			GenLcl_Rsp_Data <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
67455      		else if ( Sm_RD & PRdy )
           		     <font color = "green">-2-</font>  
67456      			GenLcl_Rsp_Data <= #1.0 ( RdData );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
67458      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
67459      			GenLcl_Rsp_FlowId <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
67460      		else if ( Sm_IDLE & GenLcl_Req_Vld )
           		     <font color = "green">-2-</font>  
67461      			GenLcl_Rsp_FlowId <= #1.0 ( GenLcl_Req_FlowId );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
67466      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
67467      			GErr <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
67468      		else if ( Sm_IDLE ? GenLcl_Req_Vld : PRdy )
           		     <font color = "green">-2-</font>  
67469      			GErr <= #1.0 ( u_884c );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
67542      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
67543      			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
67544      		else if ( StartCnt )
           		     <font color = "green">-2-</font>  
67545      			u_7c15 <= #1.0 ( GenLcl_Req_Len1 [5:2] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
67547      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
67548      			u_9d0d <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
67549      		else if ( StartCnt )
           		     <font color = "green">-2-</font>  
67550      			u_9d0d <= #1.0 ( GenIsIncr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
67552      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
67553      			AddrW <= #1.0 ( 30'b0 );
           <font color = "green">			==></font>
67554      		else if ( PSelSet )
           		     <font color = "green">-2-</font>  
67555      			AddrW <= #1.0 ( AddrW1 & ~ { 30 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
67580      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
67581      			WrBe <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
67582      		else if ( WDCe )
           		     <font color = "green">-2-</font>  
67583      			WrBe <= #1.0 ( GenLcl_Req_Be & ~ { 4 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
67588      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
67589      			WrData <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
67590      		else if ( WDCe )
           		     <font color = "green">-2-</font>  
67591      			WrData <= #1.0 ( GenLcl_Req_Data & ~ { 32 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
67596      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
67597      			WriteEn <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
67598      		else if ( StartCnt )
           		     <font color = "green">-2-</font>  
67599      			WriteEn <= #1.0 ( GenLcl_Req_Opc == 3'b100 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_165084">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_N_A_G2_U_U_a1691b78">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
