# â• Logic Gates Using a 2Ã—1 Multiplexer

Implementing AND, OR, NOT, NAND, NOR, XOR, XNOR using Only MUXes

This project demonstrates how basic logic gates can be implemented using a single 2Ã—1 multiplexer.
A multiplexer is a universal combinational component â€” meaning any logic function can be built using MUXes.

This project uses one simple module:

âœ” Mux_2x1 â†’ Performs the core selection
âœ” Logic_Gates_Using_Mux_2x1 â†’ Builds 7 logic gates using only MUX
âœ” Includes a complete testbench

## ğŸ§  1. Project Explanation

A 2Ã—1 MUX selects between two inputs based on a single select line:

Y = Sel ? B : A


By choosing the select line smartly and feeding constant values (1, 0, or inverted inputs),
we can force the MUX to behave like any logic gate.

This project implements the following gates:

| Gate | Expression | Realization Idea             |
| ---- | ---------- | ---------------------------- |
| AND  | AÂ·B        | Select = A, Inputs = (A,B)   |
| OR   | A+B        | Select = A, Inputs = (B,A)   |
| NOT  | Aâ€™         | Select = ~A, Inputs = (A,0)  |
| NAND | (AÂ·B)â€™     | Select = A, Inputs = (~A,~B) |
| NOR  | (A+B)â€™     | Select = A, Inputs = (~B,~A) |
| XOR  | A âŠ• B     | Select = A, Inputs = (B,~B)  |
| XNOR | (A âŠ• B)â€™  | Select = A, Inputs = (~B,B)  |


All using only the 2x1 MUX building block.

ğŸ” 2. How Each Gate Is Formed Using MUX
Gate	Implemented Using MUX Logic
AND	Y = Sel ? B : A with Sel=A
OR	Y = Sel ? A : B with Sel=A
NOT	Select between A and 0 using inverted select
NAND	Select between ~A and ~B
NOR	Select between ~B and ~A
XOR	Select between B and ~B
XNOR	Select between ~B and B

## ğŸ“˜ 3. Logic Expressions

âœ” AND using MUX
Mux_2x1 AND(y1, A, B, A);

If A = 0 â†’ output = A
If A = 1 â†’ output = B
â†’ Output = AÂ·B

âœ” OR using MUX
Mux_2x1 OR(y2, B, A, A);

If A = 0 â†’ output = B
If A = 1 â†’ output = A
â†’ Output = A + B

âœ” NOT using MUX
Mux_2x1 NOT(y3, A, 0, ~A);

âœ” XOR & XNOR

Using the identity:

If A = 0 â†’ output = B

If A = 1 â†’ output = ~B

Hence:

XOR â†’ Mux(B, ~B, A)
XNOR â†’ Mux(~B, B, A)

## 4. ğŸ§® Truth Table (Separate Section)

Truth Table for All Logic Gates Implemented via Mux

| A | B | AND | OR | NOT(A) | NAND | NOR | XOR | XNOR |
| - | - | --- | -- | ------ | ---- | --- | --- | ---- |
| 0 | 0 | 0   | 0  | 1      | 1    | 1   | 0   | 1    |
| 0 | 1 | 0   | 1  | 1      | 1    | 0   | 1   | 0    |
| 1 | 0 | 0   | 1  | 0      | 1    | 0   | 1   | 0    |
| 1 | 1 | 1   | 1  | 0      | 0    | 0   | 0   | 1    |


## ğŸ”Œ 5. Circuit Diagram (Insert Image)

ğŸ“· Add your block-level diagram or schematic for:

MUX 2x1

Gate implementations using MUX

Example placeholders:

[ Mux_2x1_Circuit.jpg ]
[ LogicGates_Using_Mux_BlockDiagram.png ]

## ğŸ–¥ï¸ 6. Simulation Snapshot

Include waveform or console output showing values of:

A B â†’ y1 y2 y3 y4 y5 y6 y7


ğŸ“· Add your simulation screenshots here:

[ LogicGates_Using_Mux_Simulation.png ]

## ğŸ¯ 7. Purpose of This Project

This module helps learners understand:

âœ” How a 2Ã—1 MUX can implement all logic gates
âœ” Universal logic construction
âœ” Gate-level design using multiplexers
âœ” Minimal hardware implementation
âœ” Clean Verilog structural modeling
âœ” Testbench writing and waveform inspection

This is an important concept used in:

FPGA optimizations

CMOS logic simplification

ALU design

Multiplexer-based switching logic

## â­ 8. Summary

This project proves that:
A single 2Ã—1 MUX is enough to build ANY logic gate.
You now have 7 gates implemented using only one basic hardware component â€” the multiplexer.