
PLC Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000134b8  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000204c  08013698  08013698  00014698  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080156e4  080156e4  00017368  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080156e4  080156e4  000166e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080156ec  080156ec  00017368  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080156ec  080156ec  000166ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080156f0  080156f0  000166f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000368  20000000  080156f4  00017000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000369c  20000368  08015a5c  00017368  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20003a04  08015a5c  00017a04  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00017368  2**0
                  CONTENTS, READONLY
 12 .debug_info   00028a9c  00000000  00000000  00017398  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00006761  00000000  00000000  0003fe34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001fd0  00000000  00000000  00046598  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001812  00000000  00000000  00048568  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002be59  00000000  00000000  00049d7a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002f5c8  00000000  00000000  00075bd3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dd840  00000000  00000000  000a519b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001829db  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009360  00000000  00000000  00182a20  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007b  00000000  00000000  0018bd80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000368 	.word	0x20000368
 80001fc:	00000000 	.word	0x00000000
 8000200:	08013680 	.word	0x08013680

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000036c 	.word	0x2000036c
 800021c:	08013680 	.word	0x08013680

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b988 	b.w	8000f20 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	468e      	mov	lr, r1
 8000c30:	4604      	mov	r4, r0
 8000c32:	4688      	mov	r8, r1
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d14a      	bne.n	8000cce <__udivmoddi4+0xa6>
 8000c38:	428a      	cmp	r2, r1
 8000c3a:	4617      	mov	r7, r2
 8000c3c:	d962      	bls.n	8000d04 <__udivmoddi4+0xdc>
 8000c3e:	fab2 f682 	clz	r6, r2
 8000c42:	b14e      	cbz	r6, 8000c58 <__udivmoddi4+0x30>
 8000c44:	f1c6 0320 	rsb	r3, r6, #32
 8000c48:	fa01 f806 	lsl.w	r8, r1, r6
 8000c4c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c50:	40b7      	lsls	r7, r6
 8000c52:	ea43 0808 	orr.w	r8, r3, r8
 8000c56:	40b4      	lsls	r4, r6
 8000c58:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c5c:	fa1f fc87 	uxth.w	ip, r7
 8000c60:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c64:	0c23      	lsrs	r3, r4, #16
 8000c66:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c6a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c6e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c72:	429a      	cmp	r2, r3
 8000c74:	d909      	bls.n	8000c8a <__udivmoddi4+0x62>
 8000c76:	18fb      	adds	r3, r7, r3
 8000c78:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c7c:	f080 80ea 	bcs.w	8000e54 <__udivmoddi4+0x22c>
 8000c80:	429a      	cmp	r2, r3
 8000c82:	f240 80e7 	bls.w	8000e54 <__udivmoddi4+0x22c>
 8000c86:	3902      	subs	r1, #2
 8000c88:	443b      	add	r3, r7
 8000c8a:	1a9a      	subs	r2, r3, r2
 8000c8c:	b2a3      	uxth	r3, r4
 8000c8e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c92:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c9a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c9e:	459c      	cmp	ip, r3
 8000ca0:	d909      	bls.n	8000cb6 <__udivmoddi4+0x8e>
 8000ca2:	18fb      	adds	r3, r7, r3
 8000ca4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ca8:	f080 80d6 	bcs.w	8000e58 <__udivmoddi4+0x230>
 8000cac:	459c      	cmp	ip, r3
 8000cae:	f240 80d3 	bls.w	8000e58 <__udivmoddi4+0x230>
 8000cb2:	443b      	add	r3, r7
 8000cb4:	3802      	subs	r0, #2
 8000cb6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cba:	eba3 030c 	sub.w	r3, r3, ip
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	b11d      	cbz	r5, 8000cca <__udivmoddi4+0xa2>
 8000cc2:	40f3      	lsrs	r3, r6
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	428b      	cmp	r3, r1
 8000cd0:	d905      	bls.n	8000cde <__udivmoddi4+0xb6>
 8000cd2:	b10d      	cbz	r5, 8000cd8 <__udivmoddi4+0xb0>
 8000cd4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd8:	2100      	movs	r1, #0
 8000cda:	4608      	mov	r0, r1
 8000cdc:	e7f5      	b.n	8000cca <__udivmoddi4+0xa2>
 8000cde:	fab3 f183 	clz	r1, r3
 8000ce2:	2900      	cmp	r1, #0
 8000ce4:	d146      	bne.n	8000d74 <__udivmoddi4+0x14c>
 8000ce6:	4573      	cmp	r3, lr
 8000ce8:	d302      	bcc.n	8000cf0 <__udivmoddi4+0xc8>
 8000cea:	4282      	cmp	r2, r0
 8000cec:	f200 8105 	bhi.w	8000efa <__udivmoddi4+0x2d2>
 8000cf0:	1a84      	subs	r4, r0, r2
 8000cf2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cf6:	2001      	movs	r0, #1
 8000cf8:	4690      	mov	r8, r2
 8000cfa:	2d00      	cmp	r5, #0
 8000cfc:	d0e5      	beq.n	8000cca <__udivmoddi4+0xa2>
 8000cfe:	e9c5 4800 	strd	r4, r8, [r5]
 8000d02:	e7e2      	b.n	8000cca <__udivmoddi4+0xa2>
 8000d04:	2a00      	cmp	r2, #0
 8000d06:	f000 8090 	beq.w	8000e2a <__udivmoddi4+0x202>
 8000d0a:	fab2 f682 	clz	r6, r2
 8000d0e:	2e00      	cmp	r6, #0
 8000d10:	f040 80a4 	bne.w	8000e5c <__udivmoddi4+0x234>
 8000d14:	1a8a      	subs	r2, r1, r2
 8000d16:	0c03      	lsrs	r3, r0, #16
 8000d18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d1c:	b280      	uxth	r0, r0
 8000d1e:	b2bc      	uxth	r4, r7
 8000d20:	2101      	movs	r1, #1
 8000d22:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d26:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d2e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d32:	429a      	cmp	r2, r3
 8000d34:	d907      	bls.n	8000d46 <__udivmoddi4+0x11e>
 8000d36:	18fb      	adds	r3, r7, r3
 8000d38:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d3c:	d202      	bcs.n	8000d44 <__udivmoddi4+0x11c>
 8000d3e:	429a      	cmp	r2, r3
 8000d40:	f200 80e0 	bhi.w	8000f04 <__udivmoddi4+0x2dc>
 8000d44:	46c4      	mov	ip, r8
 8000d46:	1a9b      	subs	r3, r3, r2
 8000d48:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d4c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d50:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d54:	fb02 f404 	mul.w	r4, r2, r4
 8000d58:	429c      	cmp	r4, r3
 8000d5a:	d907      	bls.n	8000d6c <__udivmoddi4+0x144>
 8000d5c:	18fb      	adds	r3, r7, r3
 8000d5e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d62:	d202      	bcs.n	8000d6a <__udivmoddi4+0x142>
 8000d64:	429c      	cmp	r4, r3
 8000d66:	f200 80ca 	bhi.w	8000efe <__udivmoddi4+0x2d6>
 8000d6a:	4602      	mov	r2, r0
 8000d6c:	1b1b      	subs	r3, r3, r4
 8000d6e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d72:	e7a5      	b.n	8000cc0 <__udivmoddi4+0x98>
 8000d74:	f1c1 0620 	rsb	r6, r1, #32
 8000d78:	408b      	lsls	r3, r1
 8000d7a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d7e:	431f      	orrs	r7, r3
 8000d80:	fa0e f401 	lsl.w	r4, lr, r1
 8000d84:	fa20 f306 	lsr.w	r3, r0, r6
 8000d88:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d8c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d90:	4323      	orrs	r3, r4
 8000d92:	fa00 f801 	lsl.w	r8, r0, r1
 8000d96:	fa1f fc87 	uxth.w	ip, r7
 8000d9a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d9e:	0c1c      	lsrs	r4, r3, #16
 8000da0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000da4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000da8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dac:	45a6      	cmp	lr, r4
 8000dae:	fa02 f201 	lsl.w	r2, r2, r1
 8000db2:	d909      	bls.n	8000dc8 <__udivmoddi4+0x1a0>
 8000db4:	193c      	adds	r4, r7, r4
 8000db6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000dba:	f080 809c 	bcs.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dbe:	45a6      	cmp	lr, r4
 8000dc0:	f240 8099 	bls.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dc4:	3802      	subs	r0, #2
 8000dc6:	443c      	add	r4, r7
 8000dc8:	eba4 040e 	sub.w	r4, r4, lr
 8000dcc:	fa1f fe83 	uxth.w	lr, r3
 8000dd0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dd4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dd8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ddc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000de0:	45a4      	cmp	ip, r4
 8000de2:	d908      	bls.n	8000df6 <__udivmoddi4+0x1ce>
 8000de4:	193c      	adds	r4, r7, r4
 8000de6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dea:	f080 8082 	bcs.w	8000ef2 <__udivmoddi4+0x2ca>
 8000dee:	45a4      	cmp	ip, r4
 8000df0:	d97f      	bls.n	8000ef2 <__udivmoddi4+0x2ca>
 8000df2:	3b02      	subs	r3, #2
 8000df4:	443c      	add	r4, r7
 8000df6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dfa:	eba4 040c 	sub.w	r4, r4, ip
 8000dfe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e02:	4564      	cmp	r4, ip
 8000e04:	4673      	mov	r3, lr
 8000e06:	46e1      	mov	r9, ip
 8000e08:	d362      	bcc.n	8000ed0 <__udivmoddi4+0x2a8>
 8000e0a:	d05f      	beq.n	8000ecc <__udivmoddi4+0x2a4>
 8000e0c:	b15d      	cbz	r5, 8000e26 <__udivmoddi4+0x1fe>
 8000e0e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e12:	eb64 0409 	sbc.w	r4, r4, r9
 8000e16:	fa04 f606 	lsl.w	r6, r4, r6
 8000e1a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e1e:	431e      	orrs	r6, r3
 8000e20:	40cc      	lsrs	r4, r1
 8000e22:	e9c5 6400 	strd	r6, r4, [r5]
 8000e26:	2100      	movs	r1, #0
 8000e28:	e74f      	b.n	8000cca <__udivmoddi4+0xa2>
 8000e2a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e2e:	0c01      	lsrs	r1, r0, #16
 8000e30:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e34:	b280      	uxth	r0, r0
 8000e36:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e3a:	463b      	mov	r3, r7
 8000e3c:	4638      	mov	r0, r7
 8000e3e:	463c      	mov	r4, r7
 8000e40:	46b8      	mov	r8, r7
 8000e42:	46be      	mov	lr, r7
 8000e44:	2620      	movs	r6, #32
 8000e46:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e4a:	eba2 0208 	sub.w	r2, r2, r8
 8000e4e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e52:	e766      	b.n	8000d22 <__udivmoddi4+0xfa>
 8000e54:	4601      	mov	r1, r0
 8000e56:	e718      	b.n	8000c8a <__udivmoddi4+0x62>
 8000e58:	4610      	mov	r0, r2
 8000e5a:	e72c      	b.n	8000cb6 <__udivmoddi4+0x8e>
 8000e5c:	f1c6 0220 	rsb	r2, r6, #32
 8000e60:	fa2e f302 	lsr.w	r3, lr, r2
 8000e64:	40b7      	lsls	r7, r6
 8000e66:	40b1      	lsls	r1, r6
 8000e68:	fa20 f202 	lsr.w	r2, r0, r2
 8000e6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e70:	430a      	orrs	r2, r1
 8000e72:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e76:	b2bc      	uxth	r4, r7
 8000e78:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e7c:	0c11      	lsrs	r1, r2, #16
 8000e7e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e82:	fb08 f904 	mul.w	r9, r8, r4
 8000e86:	40b0      	lsls	r0, r6
 8000e88:	4589      	cmp	r9, r1
 8000e8a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e8e:	b280      	uxth	r0, r0
 8000e90:	d93e      	bls.n	8000f10 <__udivmoddi4+0x2e8>
 8000e92:	1879      	adds	r1, r7, r1
 8000e94:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e98:	d201      	bcs.n	8000e9e <__udivmoddi4+0x276>
 8000e9a:	4589      	cmp	r9, r1
 8000e9c:	d81f      	bhi.n	8000ede <__udivmoddi4+0x2b6>
 8000e9e:	eba1 0109 	sub.w	r1, r1, r9
 8000ea2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ea6:	fb09 f804 	mul.w	r8, r9, r4
 8000eaa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000eae:	b292      	uxth	r2, r2
 8000eb0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000eb4:	4542      	cmp	r2, r8
 8000eb6:	d229      	bcs.n	8000f0c <__udivmoddi4+0x2e4>
 8000eb8:	18ba      	adds	r2, r7, r2
 8000eba:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ebe:	d2c4      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec0:	4542      	cmp	r2, r8
 8000ec2:	d2c2      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ec8:	443a      	add	r2, r7
 8000eca:	e7be      	b.n	8000e4a <__udivmoddi4+0x222>
 8000ecc:	45f0      	cmp	r8, lr
 8000ece:	d29d      	bcs.n	8000e0c <__udivmoddi4+0x1e4>
 8000ed0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ed4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ed8:	3801      	subs	r0, #1
 8000eda:	46e1      	mov	r9, ip
 8000edc:	e796      	b.n	8000e0c <__udivmoddi4+0x1e4>
 8000ede:	eba7 0909 	sub.w	r9, r7, r9
 8000ee2:	4449      	add	r1, r9
 8000ee4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ee8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eec:	fb09 f804 	mul.w	r8, r9, r4
 8000ef0:	e7db      	b.n	8000eaa <__udivmoddi4+0x282>
 8000ef2:	4673      	mov	r3, lr
 8000ef4:	e77f      	b.n	8000df6 <__udivmoddi4+0x1ce>
 8000ef6:	4650      	mov	r0, sl
 8000ef8:	e766      	b.n	8000dc8 <__udivmoddi4+0x1a0>
 8000efa:	4608      	mov	r0, r1
 8000efc:	e6fd      	b.n	8000cfa <__udivmoddi4+0xd2>
 8000efe:	443b      	add	r3, r7
 8000f00:	3a02      	subs	r2, #2
 8000f02:	e733      	b.n	8000d6c <__udivmoddi4+0x144>
 8000f04:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f08:	443b      	add	r3, r7
 8000f0a:	e71c      	b.n	8000d46 <__udivmoddi4+0x11e>
 8000f0c:	4649      	mov	r1, r9
 8000f0e:	e79c      	b.n	8000e4a <__udivmoddi4+0x222>
 8000f10:	eba1 0109 	sub.w	r1, r1, r9
 8000f14:	46c4      	mov	ip, r8
 8000f16:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f1a:	fb09 f804 	mul.w	r8, r9, r4
 8000f1e:	e7c4      	b.n	8000eaa <__udivmoddi4+0x282>

08000f20 <__aeabi_idiv0>:
 8000f20:	4770      	bx	lr
 8000f22:	bf00      	nop

08000f24 <read_register_value>:
#define MAX_RULES 32 // max rules due to EEPROM size TODO: Find actual max size

static LogicRule rules[MAX_RULES];
static uint16_t rule_count = 0;

static uint16_t read_register_value(RegisterType type, uint16_t addr) {
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b082      	sub	sp, #8
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	460a      	mov	r2, r1
 8000f2e:	71fb      	strb	r3, [r7, #7]
 8000f30:	4613      	mov	r3, r2
 8000f32:	80bb      	strh	r3, [r7, #4]
	switch (type) {
 8000f34:	79fb      	ldrb	r3, [r7, #7]
 8000f36:	2b03      	cmp	r3, #3
 8000f38:	d822      	bhi.n	8000f80 <read_register_value+0x5c>
 8000f3a:	a201      	add	r2, pc, #4	@ (adr r2, 8000f40 <read_register_value+0x1c>)
 8000f3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f40:	08000f51 	.word	0x08000f51
 8000f44:	08000f5d 	.word	0x08000f5d
 8000f48:	08000f69 	.word	0x08000f69
 8000f4c:	08000f75 	.word	0x08000f75
		case REG_COIL:		return io_coil_read(addr);
 8000f50:	88bb      	ldrh	r3, [r7, #4]
 8000f52:	4618      	mov	r0, r3
 8000f54:	f000 ffb4 	bl	8001ec0 <io_coil_read>
 8000f58:	4603      	mov	r3, r0
 8000f5a:	e012      	b.n	8000f82 <read_register_value+0x5e>
		case REG_DISCRETE:	return io_discrete_in_read(addr);
 8000f5c:	88bb      	ldrh	r3, [r7, #4]
 8000f5e:	4618      	mov	r0, r3
 8000f60:	f001 f828 	bl	8001fb4 <io_discrete_in_read>
 8000f64:	4603      	mov	r3, r0
 8000f66:	e00c      	b.n	8000f82 <read_register_value+0x5e>
		case REG_HOLDING:	return io_holding_reg_read(addr);
 8000f68:	88bb      	ldrh	r3, [r7, #4]
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	f001 f894 	bl	8002098 <io_holding_reg_read>
 8000f70:	4603      	mov	r3, r0
 8000f72:	e006      	b.n	8000f82 <read_register_value+0x5e>
		case REG_INPUT:		return io_input_reg_read(addr);
 8000f74:	88bb      	ldrh	r3, [r7, #4]
 8000f76:	4618      	mov	r0, r3
 8000f78:	f001 f932 	bl	80021e0 <io_input_reg_read>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	e000      	b.n	8000f82 <read_register_value+0x5e>
		default:			return 0;
 8000f80:	2300      	movs	r3, #0
	}
}
 8000f82:	4618      	mov	r0, r3
 8000f84:	3708      	adds	r7, #8
 8000f86:	46bd      	mov	sp, r7
 8000f88:	bd80      	pop	{r7, pc}
 8000f8a:	bf00      	nop

08000f8c <write_register_value>:

static void write_register_value(RegisterType type, uint16_t addr, uint16_t write_value) {
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b082      	sub	sp, #8
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	4603      	mov	r3, r0
 8000f94:	71fb      	strb	r3, [r7, #7]
 8000f96:	460b      	mov	r3, r1
 8000f98:	80bb      	strh	r3, [r7, #4]
 8000f9a:	4613      	mov	r3, r2
 8000f9c:	807b      	strh	r3, [r7, #2]
	switch (type) {
 8000f9e:	79fb      	ldrb	r3, [r7, #7]
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d002      	beq.n	8000faa <write_register_value+0x1e>
 8000fa4:	2b02      	cmp	r3, #2
 8000fa6:	d008      	beq.n	8000fba <write_register_value+0x2e>
			break;
		case REG_HOLDING:
			io_holding_reg_write(addr, write_value);
			break;
		default:
			break;
 8000fa8:	e00e      	b.n	8000fc8 <write_register_value+0x3c>
			io_coil_write(addr, write_value);
 8000faa:	887b      	ldrh	r3, [r7, #2]
 8000fac:	b2da      	uxtb	r2, r3
 8000fae:	88bb      	ldrh	r3, [r7, #4]
 8000fb0:	4611      	mov	r1, r2
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	f000 ffa0 	bl	8001ef8 <io_coil_write>
			break;
 8000fb8:	e006      	b.n	8000fc8 <write_register_value+0x3c>
			io_holding_reg_write(addr, write_value);
 8000fba:	887a      	ldrh	r2, [r7, #2]
 8000fbc:	88bb      	ldrh	r3, [r7, #4]
 8000fbe:	4611      	mov	r1, r2
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	f001 f889 	bl	80020d8 <io_holding_reg_write>
			break;
 8000fc6:	bf00      	nop
	}
}
 8000fc8:	bf00      	nop
 8000fca:	3708      	adds	r7, #8
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	bd80      	pop	{r7, pc}

08000fd0 <compare>:

static bool compare(uint16_t val1, ComparisonOp op, uint16_t val2) {
 8000fd0:	b480      	push	{r7}
 8000fd2:	b083      	sub	sp, #12
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	80fb      	strh	r3, [r7, #6]
 8000fda:	460b      	mov	r3, r1
 8000fdc:	717b      	strb	r3, [r7, #5]
 8000fde:	4613      	mov	r3, r2
 8000fe0:	807b      	strh	r3, [r7, #2]
	switch (op) {
 8000fe2:	797b      	ldrb	r3, [r7, #5]
 8000fe4:	2b05      	cmp	r3, #5
 8000fe6:	d83f      	bhi.n	8001068 <compare+0x98>
 8000fe8:	a201      	add	r2, pc, #4	@ (adr r2, 8000ff0 <compare+0x20>)
 8000fea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fee:	bf00      	nop
 8000ff0:	08001009 	.word	0x08001009
 8000ff4:	08001019 	.word	0x08001019
 8000ff8:	08001029 	.word	0x08001029
 8000ffc:	08001039 	.word	0x08001039
 8001000:	08001049 	.word	0x08001049
 8001004:	08001059 	.word	0x08001059
		case CMP_EQ:	return val1 == val2;
 8001008:	88fa      	ldrh	r2, [r7, #6]
 800100a:	887b      	ldrh	r3, [r7, #2]
 800100c:	429a      	cmp	r2, r3
 800100e:	bf0c      	ite	eq
 8001010:	2301      	moveq	r3, #1
 8001012:	2300      	movne	r3, #0
 8001014:	b2db      	uxtb	r3, r3
 8001016:	e028      	b.n	800106a <compare+0x9a>
		case CMP_NEQ:	return val1 != val2;
 8001018:	88fa      	ldrh	r2, [r7, #6]
 800101a:	887b      	ldrh	r3, [r7, #2]
 800101c:	429a      	cmp	r2, r3
 800101e:	bf14      	ite	ne
 8001020:	2301      	movne	r3, #1
 8001022:	2300      	moveq	r3, #0
 8001024:	b2db      	uxtb	r3, r3
 8001026:	e020      	b.n	800106a <compare+0x9a>
		case CMP_GT:	return val1 > val2;
 8001028:	88fa      	ldrh	r2, [r7, #6]
 800102a:	887b      	ldrh	r3, [r7, #2]
 800102c:	429a      	cmp	r2, r3
 800102e:	bf8c      	ite	hi
 8001030:	2301      	movhi	r3, #1
 8001032:	2300      	movls	r3, #0
 8001034:	b2db      	uxtb	r3, r3
 8001036:	e018      	b.n	800106a <compare+0x9a>
		case CMP_LT:	return val1 < val2;
 8001038:	88fa      	ldrh	r2, [r7, #6]
 800103a:	887b      	ldrh	r3, [r7, #2]
 800103c:	429a      	cmp	r2, r3
 800103e:	bf34      	ite	cc
 8001040:	2301      	movcc	r3, #1
 8001042:	2300      	movcs	r3, #0
 8001044:	b2db      	uxtb	r3, r3
 8001046:	e010      	b.n	800106a <compare+0x9a>
		case CMP_GTET:	return val1 >= val2;
 8001048:	88fa      	ldrh	r2, [r7, #6]
 800104a:	887b      	ldrh	r3, [r7, #2]
 800104c:	429a      	cmp	r2, r3
 800104e:	bf2c      	ite	cs
 8001050:	2301      	movcs	r3, #1
 8001052:	2300      	movcc	r3, #0
 8001054:	b2db      	uxtb	r3, r3
 8001056:	e008      	b.n	800106a <compare+0x9a>
		case CMP_LTET:	return val1 <= val2;
 8001058:	88fa      	ldrh	r2, [r7, #6]
 800105a:	887b      	ldrh	r3, [r7, #2]
 800105c:	429a      	cmp	r2, r3
 800105e:	bf94      	ite	ls
 8001060:	2301      	movls	r3, #1
 8001062:	2300      	movhi	r3, #0
 8001064:	b2db      	uxtb	r3, r3
 8001066:	e000      	b.n	800106a <compare+0x9a>
		default:		return false;
 8001068:	2300      	movs	r3, #0
	}
}
 800106a:	4618      	mov	r0, r3
 800106c:	370c      	adds	r7, #12
 800106e:	46bd      	mov	sp, r7
 8001070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001074:	4770      	bx	lr
 8001076:	bf00      	nop

08001078 <evaluate_rule>:

static bool evaluate_rule(const LogicRule* rule) {
 8001078:	b580      	push	{r7, lr}
 800107a:	b084      	sub	sp, #16
 800107c:	af00      	add	r7, sp, #0
 800107e:	6078      	str	r0, [r7, #4]
	bool condition1 = compare(
		read_register_value(rule->input_type1, rule->input_reg1),
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	781a      	ldrb	r2, [r3, #0]
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	885b      	ldrh	r3, [r3, #2]
	bool condition1 = compare(
 8001088:	4619      	mov	r1, r3
 800108a:	4610      	mov	r0, r2
 800108c:	f7ff ff4a 	bl	8000f24 <read_register_value>
 8001090:	4603      	mov	r3, r0
 8001092:	4618      	mov	r0, r3
		rule->op1,
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	7919      	ldrb	r1, [r3, #4]
		rule->compare_value1
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	88db      	ldrh	r3, [r3, #6]
	bool condition1 = compare(
 800109c:	461a      	mov	r2, r3
 800109e:	f7ff ff97 	bl	8000fd0 <compare>
 80010a2:	4603      	mov	r3, r0
 80010a4:	73fb      	strb	r3, [r7, #15]
	);

	if (rule->join == LOGIC_NONE) {
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	7c1b      	ldrb	r3, [r3, #16]
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d101      	bne.n	80010b2 <evaluate_rule+0x3a>
		return condition1;
 80010ae:	7bfb      	ldrb	r3, [r7, #15]
 80010b0:	e035      	b.n	800111e <evaluate_rule+0xa6>
	}

	bool condition2 = compare(
		read_register_value(rule->input_type2, rule->input_reg2),
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	7a1a      	ldrb	r2, [r3, #8]
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	895b      	ldrh	r3, [r3, #10]
	bool condition2 = compare(
 80010ba:	4619      	mov	r1, r3
 80010bc:	4610      	mov	r0, r2
 80010be:	f7ff ff31 	bl	8000f24 <read_register_value>
 80010c2:	4603      	mov	r3, r0
 80010c4:	4618      	mov	r0, r3
		rule->op2,
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	7b19      	ldrb	r1, [r3, #12]
		rule->compare_value2
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	89db      	ldrh	r3, [r3, #14]
	bool condition2 = compare(
 80010ce:	461a      	mov	r2, r3
 80010d0:	f7ff ff7e 	bl	8000fd0 <compare>
 80010d4:	4603      	mov	r3, r0
 80010d6:	73bb      	strb	r3, [r7, #14]
	);

	if (rule->join == LOGIC_AND) return condition1 && condition2;
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	7c1b      	ldrb	r3, [r3, #16]
 80010dc:	2b01      	cmp	r3, #1
 80010de:	d10c      	bne.n	80010fa <evaluate_rule+0x82>
 80010e0:	7bfb      	ldrb	r3, [r7, #15]
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d004      	beq.n	80010f0 <evaluate_rule+0x78>
 80010e6:	7bbb      	ldrb	r3, [r7, #14]
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d001      	beq.n	80010f0 <evaluate_rule+0x78>
 80010ec:	2301      	movs	r3, #1
 80010ee:	e000      	b.n	80010f2 <evaluate_rule+0x7a>
 80010f0:	2300      	movs	r3, #0
 80010f2:	f003 0301 	and.w	r3, r3, #1
 80010f6:	b2db      	uxtb	r3, r3
 80010f8:	e011      	b.n	800111e <evaluate_rule+0xa6>
	if (rule->join == LOGIC_OR) return condition1 || condition2;
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	7c1b      	ldrb	r3, [r3, #16]
 80010fe:	2b02      	cmp	r3, #2
 8001100:	d10c      	bne.n	800111c <evaluate_rule+0xa4>
 8001102:	7bfb      	ldrb	r3, [r7, #15]
 8001104:	2b00      	cmp	r3, #0
 8001106:	d102      	bne.n	800110e <evaluate_rule+0x96>
 8001108:	7bbb      	ldrb	r3, [r7, #14]
 800110a:	2b00      	cmp	r3, #0
 800110c:	d001      	beq.n	8001112 <evaluate_rule+0x9a>
 800110e:	2301      	movs	r3, #1
 8001110:	e000      	b.n	8001114 <evaluate_rule+0x9c>
 8001112:	2300      	movs	r3, #0
 8001114:	f003 0301 	and.w	r3, r3, #1
 8001118:	b2db      	uxtb	r3, r3
 800111a:	e000      	b.n	800111e <evaluate_rule+0xa6>
	return false;
 800111c:	2300      	movs	r3, #0
}
 800111e:	4618      	mov	r0, r3
 8001120:	3710      	adds	r7, #16
 8001122:	46bd      	mov	sp, r7
 8001124:	bd80      	pop	{r7, pc}

08001126 <apply_rule>:

static void apply_rule(const LogicRule* rule) {
 8001126:	b580      	push	{r7, lr}
 8001128:	b082      	sub	sp, #8
 800112a:	af00      	add	r7, sp, #0
 800112c:	6078      	str	r0, [r7, #4]
	if (evaluate_rule(rule)) {
 800112e:	6878      	ldr	r0, [r7, #4]
 8001130:	f7ff ffa2 	bl	8001078 <evaluate_rule>
 8001134:	4603      	mov	r3, r0
 8001136:	2b00      	cmp	r3, #0
 8001138:	d008      	beq.n	800114c <apply_rule+0x26>
		write_register_value(rule->output_type, rule->output_reg, rule->output_value);
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	7c58      	ldrb	r0, [r3, #17]
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	8a59      	ldrh	r1, [r3, #18]
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	8a9b      	ldrh	r3, [r3, #20]
 8001146:	461a      	mov	r2, r3
 8001148:	f7ff ff20 	bl	8000f8c <write_register_value>
	}
}
 800114c:	bf00      	nop
 800114e:	3708      	adds	r7, #8
 8001150:	46bd      	mov	sp, r7
 8001152:	bd80      	pop	{r7, pc}

08001154 <automation_Init>:

void automation_Init(void) {
 8001154:	b480      	push	{r7}
 8001156:	af00      	add	r7, sp, #0
		LOGIC_OR, // Condition 1 OR Condition 2
		REG_COIL, 0, 0 // Then, set Coil 0 to 0.
	};

	rule_count = 2;*/
}
 8001158:	bf00      	nop
 800115a:	46bd      	mov	sp, r7
 800115c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001160:	4770      	bx	lr
	...

08001164 <automation_Tick>:

void automation_Tick(void) {
 8001164:	b580      	push	{r7, lr}
 8001166:	b082      	sub	sp, #8
 8001168:	af00      	add	r7, sp, #0
	for (uint16_t i = 0; i < rule_count; i++) {
 800116a:	2300      	movs	r3, #0
 800116c:	80fb      	strh	r3, [r7, #6]
 800116e:	e00b      	b.n	8001188 <automation_Tick+0x24>
		apply_rule(&rules[i]);
 8001170:	88fb      	ldrh	r3, [r7, #6]
 8001172:	2216      	movs	r2, #22
 8001174:	fb02 f303 	mul.w	r3, r2, r3
 8001178:	4a08      	ldr	r2, [pc, #32]	@ (800119c <automation_Tick+0x38>)
 800117a:	4413      	add	r3, r2
 800117c:	4618      	mov	r0, r3
 800117e:	f7ff ffd2 	bl	8001126 <apply_rule>
	for (uint16_t i = 0; i < rule_count; i++) {
 8001182:	88fb      	ldrh	r3, [r7, #6]
 8001184:	3301      	adds	r3, #1
 8001186:	80fb      	strh	r3, [r7, #6]
 8001188:	4b05      	ldr	r3, [pc, #20]	@ (80011a0 <automation_Tick+0x3c>)
 800118a:	881b      	ldrh	r3, [r3, #0]
 800118c:	88fa      	ldrh	r2, [r7, #6]
 800118e:	429a      	cmp	r2, r3
 8001190:	d3ee      	bcc.n	8001170 <automation_Tick+0xc>
	}
}
 8001192:	bf00      	nop
 8001194:	bf00      	nop
 8001196:	3708      	adds	r7, #8
 8001198:	46bd      	mov	sp, r7
 800119a:	bd80      	pop	{r7, pc}
 800119c:	20000384 	.word	0x20000384
 80011a0:	20000644 	.word	0x20000644

080011a4 <automation_add_rule>:

bool automation_add_rule(LogicRule newRule) {
 80011a4:	b084      	sub	sp, #16
 80011a6:	b4b0      	push	{r4, r5, r7}
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	f107 040c 	add.w	r4, r7, #12
 80011ae:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	if (rule_count < MAX_RULES) {
 80011b2:	4b13      	ldr	r3, [pc, #76]	@ (8001200 <automation_add_rule+0x5c>)
 80011b4:	881b      	ldrh	r3, [r3, #0]
 80011b6:	2b1f      	cmp	r3, #31
 80011b8:	d81b      	bhi.n	80011f2 <automation_add_rule+0x4e>
		rules[rule_count] = newRule;
 80011ba:	4b11      	ldr	r3, [pc, #68]	@ (8001200 <automation_add_rule+0x5c>)
 80011bc:	881b      	ldrh	r3, [r3, #0]
 80011be:	4619      	mov	r1, r3
 80011c0:	4a10      	ldr	r2, [pc, #64]	@ (8001204 <automation_add_rule+0x60>)
 80011c2:	2316      	movs	r3, #22
 80011c4:	fb01 f303 	mul.w	r3, r1, r3
 80011c8:	4413      	add	r3, r2
 80011ca:	461d      	mov	r5, r3
 80011cc:	f107 040c 	add.w	r4, r7, #12
 80011d0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80011d2:	6028      	str	r0, [r5, #0]
 80011d4:	6069      	str	r1, [r5, #4]
 80011d6:	60aa      	str	r2, [r5, #8]
 80011d8:	60eb      	str	r3, [r5, #12]
 80011da:	6820      	ldr	r0, [r4, #0]
 80011dc:	6128      	str	r0, [r5, #16]
 80011de:	88a3      	ldrh	r3, [r4, #4]
 80011e0:	82ab      	strh	r3, [r5, #20]
		rule_count++;
 80011e2:	4b07      	ldr	r3, [pc, #28]	@ (8001200 <automation_add_rule+0x5c>)
 80011e4:	881b      	ldrh	r3, [r3, #0]
 80011e6:	3301      	adds	r3, #1
 80011e8:	b29a      	uxth	r2, r3
 80011ea:	4b05      	ldr	r3, [pc, #20]	@ (8001200 <automation_add_rule+0x5c>)
 80011ec:	801a      	strh	r2, [r3, #0]
		return true;
 80011ee:	2301      	movs	r3, #1
 80011f0:	e000      	b.n	80011f4 <automation_add_rule+0x50>
	} else {
		return false;
 80011f2:	2300      	movs	r3, #0
	}
}
 80011f4:	4618      	mov	r0, r3
 80011f6:	46bd      	mov	sp, r7
 80011f8:	bcb0      	pop	{r4, r5, r7}
 80011fa:	b004      	add	sp, #16
 80011fc:	4770      	bx	lr
 80011fe:	bf00      	nop
 8001200:	20000644 	.word	0x20000644
 8001204:	20000384 	.word	0x20000384

08001208 <automation_get_rule_count>:

uint16_t automation_get_rule_count(void) {
 8001208:	b480      	push	{r7}
 800120a:	af00      	add	r7, sp, #0
	return rule_count;
 800120c:	4b03      	ldr	r3, [pc, #12]	@ (800121c <automation_get_rule_count+0x14>)
 800120e:	881b      	ldrh	r3, [r3, #0]
}
 8001210:	4618      	mov	r0, r3
 8001212:	46bd      	mov	sp, r7
 8001214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001218:	4770      	bx	lr
 800121a:	bf00      	nop
 800121c:	20000644 	.word	0x20000644

08001220 <automation_get_rule>:

bool automation_get_rule(uint16_t index, LogicRule* rule) {
 8001220:	b4b0      	push	{r4, r5, r7}
 8001222:	b083      	sub	sp, #12
 8001224:	af00      	add	r7, sp, #0
 8001226:	4603      	mov	r3, r0
 8001228:	6039      	str	r1, [r7, #0]
 800122a:	80fb      	strh	r3, [r7, #6]
	if (index >= rule_count) {
 800122c:	4b10      	ldr	r3, [pc, #64]	@ (8001270 <automation_get_rule+0x50>)
 800122e:	881b      	ldrh	r3, [r3, #0]
 8001230:	88fa      	ldrh	r2, [r7, #6]
 8001232:	429a      	cmp	r2, r3
 8001234:	d301      	bcc.n	800123a <automation_get_rule+0x1a>
		return false;
 8001236:	2300      	movs	r3, #0
 8001238:	e014      	b.n	8001264 <automation_get_rule+0x44>
	}

	*rule = rules[index];
 800123a:	88fb      	ldrh	r3, [r7, #6]
 800123c:	6838      	ldr	r0, [r7, #0]
 800123e:	4a0d      	ldr	r2, [pc, #52]	@ (8001274 <automation_get_rule+0x54>)
 8001240:	2116      	movs	r1, #22
 8001242:	fb01 f303 	mul.w	r3, r1, r3
 8001246:	441a      	add	r2, r3
 8001248:	4603      	mov	r3, r0
 800124a:	6811      	ldr	r1, [r2, #0]
 800124c:	6855      	ldr	r5, [r2, #4]
 800124e:	6894      	ldr	r4, [r2, #8]
 8001250:	68d0      	ldr	r0, [r2, #12]
 8001252:	6019      	str	r1, [r3, #0]
 8001254:	605d      	str	r5, [r3, #4]
 8001256:	609c      	str	r4, [r3, #8]
 8001258:	60d8      	str	r0, [r3, #12]
 800125a:	6911      	ldr	r1, [r2, #16]
 800125c:	6119      	str	r1, [r3, #16]
 800125e:	8a92      	ldrh	r2, [r2, #20]
 8001260:	829a      	strh	r2, [r3, #20]
	return true;
 8001262:	2301      	movs	r3, #1
}
 8001264:	4618      	mov	r0, r3
 8001266:	370c      	adds	r7, #12
 8001268:	46bd      	mov	sp, r7
 800126a:	bcb0      	pop	{r4, r5, r7}
 800126c:	4770      	bx	lr
 800126e:	bf00      	nop
 8001270:	20000644 	.word	0x20000644
 8001274:	20000384 	.word	0x20000384

08001278 <display_Setup>:

// Variables
uint16_t currentPage = 0;
uint16_t endPage = 4;

void display_Setup() {
 8001278:	b580      	push	{r7, lr}
 800127a:	af00      	add	r7, sp, #0
	// Initialise SSD1306
	ssd1306_Init();
 800127c:	f000 fbf0 	bl	8001a60 <ssd1306_Init>
}
 8001280:	bf00      	nop
 8001282:	bd80      	pop	{r7, pc}

08001284 <display_Boot>:

void display_Boot(void) {
 8001284:	b580      	push	{r7, lr}
 8001286:	b082      	sub	sp, #8
 8001288:	af02      	add	r7, sp, #8
	ssd1306_Fill(Black);
 800128a:	2000      	movs	r0, #0
 800128c:	f000 fc52 	bl	8001b34 <ssd1306_Fill>
	ssd1306_SetCursor(10, 20);
 8001290:	2114      	movs	r1, #20
 8001292:	200a      	movs	r0, #10
 8001294:	f000 fd9a 	bl	8001dcc <ssd1306_SetCursor>
	ssd1306_WriteString("PLC by DJ", Font_11x18, White);
 8001298:	4b0b      	ldr	r3, [pc, #44]	@ (80012c8 <display_Boot+0x44>)
 800129a:	2201      	movs	r2, #1
 800129c:	9200      	str	r2, [sp, #0]
 800129e:	cb0e      	ldmia	r3, {r1, r2, r3}
 80012a0:	480a      	ldr	r0, [pc, #40]	@ (80012cc <display_Boot+0x48>)
 80012a2:	f000 fd6d 	bl	8001d80 <ssd1306_WriteString>
	ssd1306_SetCursor(25, 45);
 80012a6:	212d      	movs	r1, #45	@ 0x2d
 80012a8:	2019      	movs	r0, #25
 80012aa:	f000 fd8f 	bl	8001dcc <ssd1306_SetCursor>
	ssd1306_WriteString("Booting...", Font_7x10, White);
 80012ae:	4b08      	ldr	r3, [pc, #32]	@ (80012d0 <display_Boot+0x4c>)
 80012b0:	2201      	movs	r2, #1
 80012b2:	9200      	str	r2, [sp, #0]
 80012b4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80012b6:	4807      	ldr	r0, [pc, #28]	@ (80012d4 <display_Boot+0x50>)
 80012b8:	f000 fd62 	bl	8001d80 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 80012bc:	f000 fc52 	bl	8001b64 <ssd1306_UpdateScreen>
}
 80012c0:	bf00      	nop
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bd80      	pop	{r7, pc}
 80012c6:	bf00      	nop
 80012c8:	08015324 	.word	0x08015324
 80012cc:	08013698 	.word	0x08013698
 80012d0:	08015318 	.word	0x08015318
 80012d4:	080136a4 	.word	0x080136a4

080012d8 <display_StatusPage>:

void display_StatusPage(void) {
 80012d8:	b580      	push	{r7, lr}
 80012da:	b08c      	sub	sp, #48	@ 0x30
 80012dc:	af02      	add	r7, sp, #8
	char buf[32]; // buffer for formatted strings
	switch(currentPage) {
 80012de:	4bb2      	ldr	r3, [pc, #712]	@ (80015a8 <display_StatusPage+0x2d0>)
 80012e0:	881b      	ldrh	r3, [r3, #0]
 80012e2:	2b04      	cmp	r3, #4
 80012e4:	f200 821e 	bhi.w	8001724 <display_StatusPage+0x44c>
 80012e8:	a201      	add	r2, pc, #4	@ (adr r2, 80012f0 <display_StatusPage+0x18>)
 80012ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012ee:	bf00      	nop
 80012f0:	08001305 	.word	0x08001305
 80012f4:	080013db 	.word	0x080013db
 80012f8:	080014c1 	.word	0x080014c1
 80012fc:	080015ed 	.word	0x080015ed
 8001300:	0800165f 	.word	0x0800165f
		case 0:
			ssd1306_Fill(Black);
 8001304:	2000      	movs	r0, #0
 8001306:	f000 fc15 	bl	8001b34 <ssd1306_Fill>
			ssd1306_SetCursor(25, 0);
 800130a:	2100      	movs	r1, #0
 800130c:	2019      	movs	r0, #25
 800130e:	f000 fd5d 	bl	8001dcc <ssd1306_SetCursor>
			ssd1306_WriteString("Status", Font_11x18, White);
 8001312:	4ba6      	ldr	r3, [pc, #664]	@ (80015ac <display_StatusPage+0x2d4>)
 8001314:	2201      	movs	r2, #1
 8001316:	9200      	str	r2, [sp, #0]
 8001318:	cb0e      	ldmia	r3, {r1, r2, r3}
 800131a:	48a5      	ldr	r0, [pc, #660]	@ (80015b0 <display_StatusPage+0x2d8>)
 800131c:	f000 fd30 	bl	8001d80 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001320:	2119      	movs	r1, #25
 8001322:	2002      	movs	r0, #2
 8001324:	f000 fd52 	bl	8001dcc <ssd1306_SetCursor>
			sprintf(buf, "Slave Addr: 0x%02X", modbusGetSlaveAddress());
 8001328:	f002 fdda 	bl	8003ee0 <modbusGetSlaveAddress>
 800132c:	4603      	mov	r3, r0
 800132e:	461a      	mov	r2, r3
 8001330:	1d3b      	adds	r3, r7, #4
 8001332:	49a0      	ldr	r1, [pc, #640]	@ (80015b4 <display_StatusPage+0x2dc>)
 8001334:	4618      	mov	r0, r3
 8001336:	f010 f86f 	bl	8011418 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 800133a:	4b9f      	ldr	r3, [pc, #636]	@ (80015b8 <display_StatusPage+0x2e0>)
 800133c:	1d38      	adds	r0, r7, #4
 800133e:	2201      	movs	r2, #1
 8001340:	9200      	str	r2, [sp, #0]
 8001342:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001344:	f000 fd1c 	bl	8001d80 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001348:	2128      	movs	r1, #40	@ 0x28
 800134a:	2002      	movs	r0, #2
 800134c:	f000 fd3e 	bl	8001dcc <ssd1306_SetCursor>
			float voltage = INA226_ReadBusVoltage();
 8001350:	f000 fb18 	bl	8001984 <INA226_ReadBusVoltage>
 8001354:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24
			if (voltage > 10) sprintf(buf, "Supply: %.1fV", voltage); // only 1dp will fit
 8001358:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800135c:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001360:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001364:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001368:	dd09      	ble.n	800137e <display_StatusPage+0xa6>
 800136a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800136c:	f7ff f914 	bl	8000598 <__aeabi_f2d>
 8001370:	4602      	mov	r2, r0
 8001372:	460b      	mov	r3, r1
 8001374:	1d38      	adds	r0, r7, #4
 8001376:	4991      	ldr	r1, [pc, #580]	@ (80015bc <display_StatusPage+0x2e4>)
 8001378:	f010 f84e 	bl	8011418 <siprintf>
 800137c:	e008      	b.n	8001390 <display_StatusPage+0xb8>
			else sprintf(buf, "Supply: %.2fV", voltage); // 2dp will fit
 800137e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001380:	f7ff f90a 	bl	8000598 <__aeabi_f2d>
 8001384:	4602      	mov	r2, r0
 8001386:	460b      	mov	r3, r1
 8001388:	1d38      	adds	r0, r7, #4
 800138a:	498d      	ldr	r1, [pc, #564]	@ (80015c0 <display_StatusPage+0x2e8>)
 800138c:	f010 f844 	bl	8011418 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001390:	4b89      	ldr	r3, [pc, #548]	@ (80015b8 <display_StatusPage+0x2e0>)
 8001392:	1d38      	adds	r0, r7, #4
 8001394:	2201      	movs	r2, #1
 8001396:	9200      	str	r2, [sp, #0]
 8001398:	cb0e      	ldmia	r3, {r1, r2, r3}
 800139a:	f000 fcf1 	bl	8001d80 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 55);
 800139e:	2137      	movs	r1, #55	@ 0x37
 80013a0:	2002      	movs	r0, #2
 80013a2:	f000 fd13 	bl	8001dcc <ssd1306_SetCursor>
			sprintf(buf, "Current: %.0fmA", INA226_ReadCurrent() * 1000);
 80013a6:	f000 fb0d 	bl	80019c4 <INA226_ReadCurrent>
 80013aa:	eef0 7a40 	vmov.f32	s15, s0
 80013ae:	ed9f 7a85 	vldr	s14, [pc, #532]	@ 80015c4 <display_StatusPage+0x2ec>
 80013b2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80013b6:	ee17 0a90 	vmov	r0, s15
 80013ba:	f7ff f8ed 	bl	8000598 <__aeabi_f2d>
 80013be:	4602      	mov	r2, r0
 80013c0:	460b      	mov	r3, r1
 80013c2:	1d38      	adds	r0, r7, #4
 80013c4:	4980      	ldr	r1, [pc, #512]	@ (80015c8 <display_StatusPage+0x2f0>)
 80013c6:	f010 f827 	bl	8011418 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80013ca:	4b7b      	ldr	r3, [pc, #492]	@ (80015b8 <display_StatusPage+0x2e0>)
 80013cc:	1d38      	adds	r0, r7, #4
 80013ce:	2201      	movs	r2, #1
 80013d0:	9200      	str	r2, [sp, #0]
 80013d2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80013d4:	f000 fcd4 	bl	8001d80 <ssd1306_WriteString>
			break;
 80013d8:	e1a4      	b.n	8001724 <display_StatusPage+0x44c>
		case 1:
			ssd1306_Fill(Black);
 80013da:	2000      	movs	r0, #0
 80013dc:	f000 fbaa 	bl	8001b34 <ssd1306_Fill>
			ssd1306_SetCursor(30, 0);
 80013e0:	2100      	movs	r1, #0
 80013e2:	201e      	movs	r0, #30
 80013e4:	f000 fcf2 	bl	8001dcc <ssd1306_SetCursor>
			ssd1306_WriteString("Coils", Font_11x18, White);
 80013e8:	4b70      	ldr	r3, [pc, #448]	@ (80015ac <display_StatusPage+0x2d4>)
 80013ea:	2201      	movs	r2, #1
 80013ec:	9200      	str	r2, [sp, #0]
 80013ee:	cb0e      	ldmia	r3, {r1, r2, r3}
 80013f0:	4876      	ldr	r0, [pc, #472]	@ (80015cc <display_StatusPage+0x2f4>)
 80013f2:	f000 fcc5 	bl	8001d80 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 80013f6:	2119      	movs	r1, #25
 80013f8:	2002      	movs	r0, #2
 80013fa:	f000 fce7 	bl	8001dcc <ssd1306_SetCursor>
			sprintf(buf, "0: %s", io_coil_read(0) ? "ON" : "OFF");
 80013fe:	2000      	movs	r0, #0
 8001400:	f000 fd5e 	bl	8001ec0 <io_coil_read>
 8001404:	4603      	mov	r3, r0
 8001406:	2b00      	cmp	r3, #0
 8001408:	d001      	beq.n	800140e <display_StatusPage+0x136>
 800140a:	4a71      	ldr	r2, [pc, #452]	@ (80015d0 <display_StatusPage+0x2f8>)
 800140c:	e000      	b.n	8001410 <display_StatusPage+0x138>
 800140e:	4a71      	ldr	r2, [pc, #452]	@ (80015d4 <display_StatusPage+0x2fc>)
 8001410:	1d3b      	adds	r3, r7, #4
 8001412:	4971      	ldr	r1, [pc, #452]	@ (80015d8 <display_StatusPage+0x300>)
 8001414:	4618      	mov	r0, r3
 8001416:	f00f ffff 	bl	8011418 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 800141a:	4b67      	ldr	r3, [pc, #412]	@ (80015b8 <display_StatusPage+0x2e0>)
 800141c:	1d38      	adds	r0, r7, #4
 800141e:	2201      	movs	r2, #1
 8001420:	9200      	str	r2, [sp, #0]
 8001422:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001424:	f000 fcac 	bl	8001d80 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001428:	2128      	movs	r1, #40	@ 0x28
 800142a:	2002      	movs	r0, #2
 800142c:	f000 fcce 	bl	8001dcc <ssd1306_SetCursor>
			sprintf(buf, "1: %s", io_coil_read(1) ? "ON" : "OFF");
 8001430:	2001      	movs	r0, #1
 8001432:	f000 fd45 	bl	8001ec0 <io_coil_read>
 8001436:	4603      	mov	r3, r0
 8001438:	2b00      	cmp	r3, #0
 800143a:	d001      	beq.n	8001440 <display_StatusPage+0x168>
 800143c:	4a64      	ldr	r2, [pc, #400]	@ (80015d0 <display_StatusPage+0x2f8>)
 800143e:	e000      	b.n	8001442 <display_StatusPage+0x16a>
 8001440:	4a64      	ldr	r2, [pc, #400]	@ (80015d4 <display_StatusPage+0x2fc>)
 8001442:	1d3b      	adds	r3, r7, #4
 8001444:	4965      	ldr	r1, [pc, #404]	@ (80015dc <display_StatusPage+0x304>)
 8001446:	4618      	mov	r0, r3
 8001448:	f00f ffe6 	bl	8011418 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 800144c:	4b5a      	ldr	r3, [pc, #360]	@ (80015b8 <display_StatusPage+0x2e0>)
 800144e:	1d38      	adds	r0, r7, #4
 8001450:	2201      	movs	r2, #1
 8001452:	9200      	str	r2, [sp, #0]
 8001454:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001456:	f000 fc93 	bl	8001d80 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 25);
 800145a:	2119      	movs	r1, #25
 800145c:	203c      	movs	r0, #60	@ 0x3c
 800145e:	f000 fcb5 	bl	8001dcc <ssd1306_SetCursor>
			sprintf(buf, "2: %s", io_coil_read(2) ? "ON" : "OFF");
 8001462:	2002      	movs	r0, #2
 8001464:	f000 fd2c 	bl	8001ec0 <io_coil_read>
 8001468:	4603      	mov	r3, r0
 800146a:	2b00      	cmp	r3, #0
 800146c:	d001      	beq.n	8001472 <display_StatusPage+0x19a>
 800146e:	4a58      	ldr	r2, [pc, #352]	@ (80015d0 <display_StatusPage+0x2f8>)
 8001470:	e000      	b.n	8001474 <display_StatusPage+0x19c>
 8001472:	4a58      	ldr	r2, [pc, #352]	@ (80015d4 <display_StatusPage+0x2fc>)
 8001474:	1d3b      	adds	r3, r7, #4
 8001476:	495a      	ldr	r1, [pc, #360]	@ (80015e0 <display_StatusPage+0x308>)
 8001478:	4618      	mov	r0, r3
 800147a:	f00f ffcd 	bl	8011418 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 800147e:	4b4e      	ldr	r3, [pc, #312]	@ (80015b8 <display_StatusPage+0x2e0>)
 8001480:	1d38      	adds	r0, r7, #4
 8001482:	2201      	movs	r2, #1
 8001484:	9200      	str	r2, [sp, #0]
 8001486:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001488:	f000 fc7a 	bl	8001d80 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 40);
 800148c:	2128      	movs	r1, #40	@ 0x28
 800148e:	203c      	movs	r0, #60	@ 0x3c
 8001490:	f000 fc9c 	bl	8001dcc <ssd1306_SetCursor>
			sprintf(buf, "3: %s", io_coil_read(3) ? "ON" : "OFF");
 8001494:	2003      	movs	r0, #3
 8001496:	f000 fd13 	bl	8001ec0 <io_coil_read>
 800149a:	4603      	mov	r3, r0
 800149c:	2b00      	cmp	r3, #0
 800149e:	d001      	beq.n	80014a4 <display_StatusPage+0x1cc>
 80014a0:	4a4b      	ldr	r2, [pc, #300]	@ (80015d0 <display_StatusPage+0x2f8>)
 80014a2:	e000      	b.n	80014a6 <display_StatusPage+0x1ce>
 80014a4:	4a4b      	ldr	r2, [pc, #300]	@ (80015d4 <display_StatusPage+0x2fc>)
 80014a6:	1d3b      	adds	r3, r7, #4
 80014a8:	494e      	ldr	r1, [pc, #312]	@ (80015e4 <display_StatusPage+0x30c>)
 80014aa:	4618      	mov	r0, r3
 80014ac:	f00f ffb4 	bl	8011418 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80014b0:	4b41      	ldr	r3, [pc, #260]	@ (80015b8 <display_StatusPage+0x2e0>)
 80014b2:	1d38      	adds	r0, r7, #4
 80014b4:	2201      	movs	r2, #1
 80014b6:	9200      	str	r2, [sp, #0]
 80014b8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80014ba:	f000 fc61 	bl	8001d80 <ssd1306_WriteString>
			break;
 80014be:	e131      	b.n	8001724 <display_StatusPage+0x44c>
		case 2:
			ssd1306_Fill(Black);
 80014c0:	2000      	movs	r0, #0
 80014c2:	f000 fb37 	bl	8001b34 <ssd1306_Fill>
			ssd1306_SetCursor(4, 0);
 80014c6:	2100      	movs	r1, #0
 80014c8:	2004      	movs	r0, #4
 80014ca:	f000 fc7f 	bl	8001dcc <ssd1306_SetCursor>
			ssd1306_WriteString("Discrete In", Font_11x18, White);
 80014ce:	4b37      	ldr	r3, [pc, #220]	@ (80015ac <display_StatusPage+0x2d4>)
 80014d0:	2201      	movs	r2, #1
 80014d2:	9200      	str	r2, [sp, #0]
 80014d4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80014d6:	4844      	ldr	r0, [pc, #272]	@ (80015e8 <display_StatusPage+0x310>)
 80014d8:	f000 fc52 	bl	8001d80 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 80014dc:	2119      	movs	r1, #25
 80014de:	2002      	movs	r0, #2
 80014e0:	f000 fc74 	bl	8001dcc <ssd1306_SetCursor>
			sprintf(buf, "0: %s", io_discrete_in_read(0) ? "ON" : "OFF");
 80014e4:	2000      	movs	r0, #0
 80014e6:	f000 fd65 	bl	8001fb4 <io_discrete_in_read>
 80014ea:	4603      	mov	r3, r0
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d001      	beq.n	80014f4 <display_StatusPage+0x21c>
 80014f0:	4a37      	ldr	r2, [pc, #220]	@ (80015d0 <display_StatusPage+0x2f8>)
 80014f2:	e000      	b.n	80014f6 <display_StatusPage+0x21e>
 80014f4:	4a37      	ldr	r2, [pc, #220]	@ (80015d4 <display_StatusPage+0x2fc>)
 80014f6:	1d3b      	adds	r3, r7, #4
 80014f8:	4937      	ldr	r1, [pc, #220]	@ (80015d8 <display_StatusPage+0x300>)
 80014fa:	4618      	mov	r0, r3
 80014fc:	f00f ff8c 	bl	8011418 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001500:	4b2d      	ldr	r3, [pc, #180]	@ (80015b8 <display_StatusPage+0x2e0>)
 8001502:	1d38      	adds	r0, r7, #4
 8001504:	2201      	movs	r2, #1
 8001506:	9200      	str	r2, [sp, #0]
 8001508:	cb0e      	ldmia	r3, {r1, r2, r3}
 800150a:	f000 fc39 	bl	8001d80 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 800150e:	2128      	movs	r1, #40	@ 0x28
 8001510:	2002      	movs	r0, #2
 8001512:	f000 fc5b 	bl	8001dcc <ssd1306_SetCursor>
			sprintf(buf, "1: %s", io_discrete_in_read(1) ? "ON" : "OFF");
 8001516:	2001      	movs	r0, #1
 8001518:	f000 fd4c 	bl	8001fb4 <io_discrete_in_read>
 800151c:	4603      	mov	r3, r0
 800151e:	2b00      	cmp	r3, #0
 8001520:	d001      	beq.n	8001526 <display_StatusPage+0x24e>
 8001522:	4a2b      	ldr	r2, [pc, #172]	@ (80015d0 <display_StatusPage+0x2f8>)
 8001524:	e000      	b.n	8001528 <display_StatusPage+0x250>
 8001526:	4a2b      	ldr	r2, [pc, #172]	@ (80015d4 <display_StatusPage+0x2fc>)
 8001528:	1d3b      	adds	r3, r7, #4
 800152a:	492c      	ldr	r1, [pc, #176]	@ (80015dc <display_StatusPage+0x304>)
 800152c:	4618      	mov	r0, r3
 800152e:	f00f ff73 	bl	8011418 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001532:	4b21      	ldr	r3, [pc, #132]	@ (80015b8 <display_StatusPage+0x2e0>)
 8001534:	1d38      	adds	r0, r7, #4
 8001536:	2201      	movs	r2, #1
 8001538:	9200      	str	r2, [sp, #0]
 800153a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800153c:	f000 fc20 	bl	8001d80 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 25);
 8001540:	2119      	movs	r1, #25
 8001542:	203c      	movs	r0, #60	@ 0x3c
 8001544:	f000 fc42 	bl	8001dcc <ssd1306_SetCursor>
			sprintf(buf, "2: %s", io_discrete_in_read(2) ? "ON" : "OFF");
 8001548:	2002      	movs	r0, #2
 800154a:	f000 fd33 	bl	8001fb4 <io_discrete_in_read>
 800154e:	4603      	mov	r3, r0
 8001550:	2b00      	cmp	r3, #0
 8001552:	d001      	beq.n	8001558 <display_StatusPage+0x280>
 8001554:	4a1e      	ldr	r2, [pc, #120]	@ (80015d0 <display_StatusPage+0x2f8>)
 8001556:	e000      	b.n	800155a <display_StatusPage+0x282>
 8001558:	4a1e      	ldr	r2, [pc, #120]	@ (80015d4 <display_StatusPage+0x2fc>)
 800155a:	1d3b      	adds	r3, r7, #4
 800155c:	4920      	ldr	r1, [pc, #128]	@ (80015e0 <display_StatusPage+0x308>)
 800155e:	4618      	mov	r0, r3
 8001560:	f00f ff5a 	bl	8011418 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001564:	4b14      	ldr	r3, [pc, #80]	@ (80015b8 <display_StatusPage+0x2e0>)
 8001566:	1d38      	adds	r0, r7, #4
 8001568:	2201      	movs	r2, #1
 800156a:	9200      	str	r2, [sp, #0]
 800156c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800156e:	f000 fc07 	bl	8001d80 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 40);
 8001572:	2128      	movs	r1, #40	@ 0x28
 8001574:	203c      	movs	r0, #60	@ 0x3c
 8001576:	f000 fc29 	bl	8001dcc <ssd1306_SetCursor>
			sprintf(buf, "3: %s", io_discrete_in_read(3) ? "ON" : "OFF");
 800157a:	2003      	movs	r0, #3
 800157c:	f000 fd1a 	bl	8001fb4 <io_discrete_in_read>
 8001580:	4603      	mov	r3, r0
 8001582:	2b00      	cmp	r3, #0
 8001584:	d001      	beq.n	800158a <display_StatusPage+0x2b2>
 8001586:	4a12      	ldr	r2, [pc, #72]	@ (80015d0 <display_StatusPage+0x2f8>)
 8001588:	e000      	b.n	800158c <display_StatusPage+0x2b4>
 800158a:	4a12      	ldr	r2, [pc, #72]	@ (80015d4 <display_StatusPage+0x2fc>)
 800158c:	1d3b      	adds	r3, r7, #4
 800158e:	4915      	ldr	r1, [pc, #84]	@ (80015e4 <display_StatusPage+0x30c>)
 8001590:	4618      	mov	r0, r3
 8001592:	f00f ff41 	bl	8011418 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001596:	4b08      	ldr	r3, [pc, #32]	@ (80015b8 <display_StatusPage+0x2e0>)
 8001598:	1d38      	adds	r0, r7, #4
 800159a:	2201      	movs	r2, #1
 800159c:	9200      	str	r2, [sp, #0]
 800159e:	cb0e      	ldmia	r3, {r1, r2, r3}
 80015a0:	f000 fbee 	bl	8001d80 <ssd1306_WriteString>
			break;
 80015a4:	e0be      	b.n	8001724 <display_StatusPage+0x44c>
 80015a6:	bf00      	nop
 80015a8:	20000646 	.word	0x20000646
 80015ac:	08015324 	.word	0x08015324
 80015b0:	080136b0 	.word	0x080136b0
 80015b4:	080136b8 	.word	0x080136b8
 80015b8:	0801530c 	.word	0x0801530c
 80015bc:	080136cc 	.word	0x080136cc
 80015c0:	080136dc 	.word	0x080136dc
 80015c4:	447a0000 	.word	0x447a0000
 80015c8:	080136ec 	.word	0x080136ec
 80015cc:	080136fc 	.word	0x080136fc
 80015d0:	08013704 	.word	0x08013704
 80015d4:	08013708 	.word	0x08013708
 80015d8:	0801370c 	.word	0x0801370c
 80015dc:	08013714 	.word	0x08013714
 80015e0:	0801371c 	.word	0x0801371c
 80015e4:	08013724 	.word	0x08013724
 80015e8:	0801372c 	.word	0x0801372c
		case 3:
			ssd1306_Fill(Black);
 80015ec:	2000      	movs	r0, #0
 80015ee:	f000 faa1 	bl	8001b34 <ssd1306_Fill>
			ssd1306_SetCursor(2, 0);
 80015f2:	2100      	movs	r1, #0
 80015f4:	2002      	movs	r0, #2
 80015f6:	f000 fbe9 	bl	8001dcc <ssd1306_SetCursor>
			ssd1306_WriteString("Holding Reg", Font_11x18, White);
 80015fa:	4b57      	ldr	r3, [pc, #348]	@ (8001758 <display_StatusPage+0x480>)
 80015fc:	2201      	movs	r2, #1
 80015fe:	9200      	str	r2, [sp, #0]
 8001600:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001602:	4856      	ldr	r0, [pc, #344]	@ (800175c <display_StatusPage+0x484>)
 8001604:	f000 fbbc 	bl	8001d80 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001608:	2119      	movs	r1, #25
 800160a:	2002      	movs	r0, #2
 800160c:	f000 fbde 	bl	8001dcc <ssd1306_SetCursor>
			sprintf(buf, "0: %d", io_holding_reg_read(0));
 8001610:	2000      	movs	r0, #0
 8001612:	f000 fd41 	bl	8002098 <io_holding_reg_read>
 8001616:	4603      	mov	r3, r0
 8001618:	461a      	mov	r2, r3
 800161a:	1d3b      	adds	r3, r7, #4
 800161c:	4950      	ldr	r1, [pc, #320]	@ (8001760 <display_StatusPage+0x488>)
 800161e:	4618      	mov	r0, r3
 8001620:	f00f fefa 	bl	8011418 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001624:	4b4f      	ldr	r3, [pc, #316]	@ (8001764 <display_StatusPage+0x48c>)
 8001626:	1d38      	adds	r0, r7, #4
 8001628:	2201      	movs	r2, #1
 800162a:	9200      	str	r2, [sp, #0]
 800162c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800162e:	f000 fba7 	bl	8001d80 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001632:	2128      	movs	r1, #40	@ 0x28
 8001634:	2002      	movs	r0, #2
 8001636:	f000 fbc9 	bl	8001dcc <ssd1306_SetCursor>
			sprintf(buf, "1: %d", io_holding_reg_read(1));
 800163a:	2001      	movs	r0, #1
 800163c:	f000 fd2c 	bl	8002098 <io_holding_reg_read>
 8001640:	4603      	mov	r3, r0
 8001642:	461a      	mov	r2, r3
 8001644:	1d3b      	adds	r3, r7, #4
 8001646:	4948      	ldr	r1, [pc, #288]	@ (8001768 <display_StatusPage+0x490>)
 8001648:	4618      	mov	r0, r3
 800164a:	f00f fee5 	bl	8011418 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 800164e:	4b45      	ldr	r3, [pc, #276]	@ (8001764 <display_StatusPage+0x48c>)
 8001650:	1d38      	adds	r0, r7, #4
 8001652:	2201      	movs	r2, #1
 8001654:	9200      	str	r2, [sp, #0]
 8001656:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001658:	f000 fb92 	bl	8001d80 <ssd1306_WriteString>
			ssd1306_WriteString(buf, Font_6x8, White);

			ssd1306_SetCursor(60, 40);
			sprintf(buf, "3: %d", io_holding_reg_read(3));
			ssd1306_WriteString(buf, Font_6x8, White);*/
			break;
 800165c:	e062      	b.n	8001724 <display_StatusPage+0x44c>
		case 4:
			ssd1306_Fill(Black);
 800165e:	2000      	movs	r0, #0
 8001660:	f000 fa68 	bl	8001b34 <ssd1306_Fill>
			ssd1306_SetCursor(12, 0);
 8001664:	2100      	movs	r1, #0
 8001666:	200c      	movs	r0, #12
 8001668:	f000 fbb0 	bl	8001dcc <ssd1306_SetCursor>
			ssd1306_WriteString("Input Reg", Font_11x18, White);
 800166c:	4b3a      	ldr	r3, [pc, #232]	@ (8001758 <display_StatusPage+0x480>)
 800166e:	2201      	movs	r2, #1
 8001670:	9200      	str	r2, [sp, #0]
 8001672:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001674:	483d      	ldr	r0, [pc, #244]	@ (800176c <display_StatusPage+0x494>)
 8001676:	f000 fb83 	bl	8001d80 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 800167a:	2119      	movs	r1, #25
 800167c:	2002      	movs	r0, #2
 800167e:	f000 fba5 	bl	8001dcc <ssd1306_SetCursor>
			sprintf(buf, "0: %d", io_input_reg_read(0));
 8001682:	2000      	movs	r0, #0
 8001684:	f000 fdac 	bl	80021e0 <io_input_reg_read>
 8001688:	4603      	mov	r3, r0
 800168a:	461a      	mov	r2, r3
 800168c:	1d3b      	adds	r3, r7, #4
 800168e:	4934      	ldr	r1, [pc, #208]	@ (8001760 <display_StatusPage+0x488>)
 8001690:	4618      	mov	r0, r3
 8001692:	f00f fec1 	bl	8011418 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001696:	4b33      	ldr	r3, [pc, #204]	@ (8001764 <display_StatusPage+0x48c>)
 8001698:	1d38      	adds	r0, r7, #4
 800169a:	2201      	movs	r2, #1
 800169c:	9200      	str	r2, [sp, #0]
 800169e:	cb0e      	ldmia	r3, {r1, r2, r3}
 80016a0:	f000 fb6e 	bl	8001d80 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 80016a4:	2128      	movs	r1, #40	@ 0x28
 80016a6:	2002      	movs	r0, #2
 80016a8:	f000 fb90 	bl	8001dcc <ssd1306_SetCursor>
			sprintf(buf, "1: %d", io_input_reg_read(1));
 80016ac:	2001      	movs	r0, #1
 80016ae:	f000 fd97 	bl	80021e0 <io_input_reg_read>
 80016b2:	4603      	mov	r3, r0
 80016b4:	461a      	mov	r2, r3
 80016b6:	1d3b      	adds	r3, r7, #4
 80016b8:	492b      	ldr	r1, [pc, #172]	@ (8001768 <display_StatusPage+0x490>)
 80016ba:	4618      	mov	r0, r3
 80016bc:	f00f feac 	bl	8011418 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80016c0:	4b28      	ldr	r3, [pc, #160]	@ (8001764 <display_StatusPage+0x48c>)
 80016c2:	1d38      	adds	r0, r7, #4
 80016c4:	2201      	movs	r2, #1
 80016c6:	9200      	str	r2, [sp, #0]
 80016c8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80016ca:	f000 fb59 	bl	8001d80 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 25);
 80016ce:	2119      	movs	r1, #25
 80016d0:	203c      	movs	r0, #60	@ 0x3c
 80016d2:	f000 fb7b 	bl	8001dcc <ssd1306_SetCursor>
			sprintf(buf, "2: %d", io_input_reg_read(2));
 80016d6:	2002      	movs	r0, #2
 80016d8:	f000 fd82 	bl	80021e0 <io_input_reg_read>
 80016dc:	4603      	mov	r3, r0
 80016de:	461a      	mov	r2, r3
 80016e0:	1d3b      	adds	r3, r7, #4
 80016e2:	4923      	ldr	r1, [pc, #140]	@ (8001770 <display_StatusPage+0x498>)
 80016e4:	4618      	mov	r0, r3
 80016e6:	f00f fe97 	bl	8011418 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80016ea:	4b1e      	ldr	r3, [pc, #120]	@ (8001764 <display_StatusPage+0x48c>)
 80016ec:	1d38      	adds	r0, r7, #4
 80016ee:	2201      	movs	r2, #1
 80016f0:	9200      	str	r2, [sp, #0]
 80016f2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80016f4:	f000 fb44 	bl	8001d80 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 40);
 80016f8:	2128      	movs	r1, #40	@ 0x28
 80016fa:	203c      	movs	r0, #60	@ 0x3c
 80016fc:	f000 fb66 	bl	8001dcc <ssd1306_SetCursor>
			sprintf(buf, "3: %d", io_input_reg_read(3));
 8001700:	2003      	movs	r0, #3
 8001702:	f000 fd6d 	bl	80021e0 <io_input_reg_read>
 8001706:	4603      	mov	r3, r0
 8001708:	461a      	mov	r2, r3
 800170a:	1d3b      	adds	r3, r7, #4
 800170c:	4919      	ldr	r1, [pc, #100]	@ (8001774 <display_StatusPage+0x49c>)
 800170e:	4618      	mov	r0, r3
 8001710:	f00f fe82 	bl	8011418 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001714:	4b13      	ldr	r3, [pc, #76]	@ (8001764 <display_StatusPage+0x48c>)
 8001716:	1d38      	adds	r0, r7, #4
 8001718:	2201      	movs	r2, #1
 800171a:	9200      	str	r2, [sp, #0]
 800171c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800171e:	f000 fb2f 	bl	8001d80 <ssd1306_WriteString>
			break;
 8001722:	bf00      	nop
	}

	ssd1306_SetCursor(110, 56);
 8001724:	2138      	movs	r1, #56	@ 0x38
 8001726:	206e      	movs	r0, #110	@ 0x6e
 8001728:	f000 fb50 	bl	8001dcc <ssd1306_SetCursor>
	sprintf(buf, "%d/%d", currentPage, endPage);
 800172c:	4b12      	ldr	r3, [pc, #72]	@ (8001778 <display_StatusPage+0x4a0>)
 800172e:	881b      	ldrh	r3, [r3, #0]
 8001730:	461a      	mov	r2, r3
 8001732:	4b12      	ldr	r3, [pc, #72]	@ (800177c <display_StatusPage+0x4a4>)
 8001734:	881b      	ldrh	r3, [r3, #0]
 8001736:	1d38      	adds	r0, r7, #4
 8001738:	4911      	ldr	r1, [pc, #68]	@ (8001780 <display_StatusPage+0x4a8>)
 800173a:	f00f fe6d 	bl	8011418 <siprintf>
	ssd1306_WriteString(buf, Font_6x8, White);
 800173e:	4b09      	ldr	r3, [pc, #36]	@ (8001764 <display_StatusPage+0x48c>)
 8001740:	1d38      	adds	r0, r7, #4
 8001742:	2201      	movs	r2, #1
 8001744:	9200      	str	r2, [sp, #0]
 8001746:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001748:	f000 fb1a 	bl	8001d80 <ssd1306_WriteString>

	ssd1306_UpdateScreen();
 800174c:	f000 fa0a 	bl	8001b64 <ssd1306_UpdateScreen>
}
 8001750:	bf00      	nop
 8001752:	3728      	adds	r7, #40	@ 0x28
 8001754:	46bd      	mov	sp, r7
 8001756:	bd80      	pop	{r7, pc}
 8001758:	08015324 	.word	0x08015324
 800175c:	08013738 	.word	0x08013738
 8001760:	08013744 	.word	0x08013744
 8001764:	0801530c 	.word	0x0801530c
 8001768:	0801374c 	.word	0x0801374c
 800176c:	08013754 	.word	0x08013754
 8001770:	08013760 	.word	0x08013760
 8001774:	08013768 	.word	0x08013768
 8001778:	20000646 	.word	0x20000646
 800177c:	20000000 	.word	0x20000000
 8001780:	08013770 	.word	0x08013770

08001784 <display_BtnPress>:

void display_BtnPress() {
 8001784:	b580      	push	{r7, lr}
 8001786:	af00      	add	r7, sp, #0
	if (currentPage == endPage) {
 8001788:	4b09      	ldr	r3, [pc, #36]	@ (80017b0 <display_BtnPress+0x2c>)
 800178a:	881a      	ldrh	r2, [r3, #0]
 800178c:	4b09      	ldr	r3, [pc, #36]	@ (80017b4 <display_BtnPress+0x30>)
 800178e:	881b      	ldrh	r3, [r3, #0]
 8001790:	429a      	cmp	r2, r3
 8001792:	d103      	bne.n	800179c <display_BtnPress+0x18>
		currentPage = 0;
 8001794:	4b06      	ldr	r3, [pc, #24]	@ (80017b0 <display_BtnPress+0x2c>)
 8001796:	2200      	movs	r2, #0
 8001798:	801a      	strh	r2, [r3, #0]
 800179a:	e005      	b.n	80017a8 <display_BtnPress+0x24>
	}
	else {
		currentPage++;
 800179c:	4b04      	ldr	r3, [pc, #16]	@ (80017b0 <display_BtnPress+0x2c>)
 800179e:	881b      	ldrh	r3, [r3, #0]
 80017a0:	3301      	adds	r3, #1
 80017a2:	b29a      	uxth	r2, r3
 80017a4:	4b02      	ldr	r3, [pc, #8]	@ (80017b0 <display_BtnPress+0x2c>)
 80017a6:	801a      	strh	r2, [r3, #0]
	}

	display_StatusPage();
 80017a8:	f7ff fd96 	bl	80012d8 <display_StatusPage>
}
 80017ac:	bf00      	nop
 80017ae:	bd80      	pop	{r7, pc}
 80017b0:	20000646 	.word	0x20000646
 80017b4:	20000000 	.word	0x20000000

080017b8 <display_setPage>:

void display_setPage(uint16_t page) {
 80017b8:	b480      	push	{r7}
 80017ba:	b083      	sub	sp, #12
 80017bc:	af00      	add	r7, sp, #0
 80017be:	4603      	mov	r3, r0
 80017c0:	80fb      	strh	r3, [r7, #6]
	if (page > endPage) return;
 80017c2:	4b07      	ldr	r3, [pc, #28]	@ (80017e0 <display_setPage+0x28>)
 80017c4:	881b      	ldrh	r3, [r3, #0]
 80017c6:	88fa      	ldrh	r2, [r7, #6]
 80017c8:	429a      	cmp	r2, r3
 80017ca:	d803      	bhi.n	80017d4 <display_setPage+0x1c>
	currentPage = page;
 80017cc:	4a05      	ldr	r2, [pc, #20]	@ (80017e4 <display_setPage+0x2c>)
 80017ce:	88fb      	ldrh	r3, [r7, #6]
 80017d0:	8013      	strh	r3, [r2, #0]
 80017d2:	e000      	b.n	80017d6 <display_setPage+0x1e>
	if (page > endPage) return;
 80017d4:	bf00      	nop
}
 80017d6:	370c      	adds	r7, #12
 80017d8:	46bd      	mov	sp, r7
 80017da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017de:	4770      	bx	lr
 80017e0:	20000000 	.word	0x20000000
 80017e4:	20000646 	.word	0x20000646

080017e8 <I2C_Setup>:

//#define PRINT_DEBUG

static I2C_HandleTypeDef* hi2c;

void I2C_Setup(I2C_HandleTypeDef* handle) {
 80017e8:	b480      	push	{r7}
 80017ea:	b083      	sub	sp, #12
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]
	hi2c = handle;
 80017f0:	4a04      	ldr	r2, [pc, #16]	@ (8001804 <I2C_Setup+0x1c>)
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	6013      	str	r3, [r2, #0]
}
 80017f6:	bf00      	nop
 80017f8:	370c      	adds	r7, #12
 80017fa:	46bd      	mov	sp, r7
 80017fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001800:	4770      	bx	lr
 8001802:	bf00      	nop
 8001804:	20000648 	.word	0x20000648

08001808 <I2C_Transmit>:


HAL_StatusTypeDef I2C_Transmit(uint16_t address, uint8_t* data, uint16_t len) {
 8001808:	b580      	push	{r7, lr}
 800180a:	b084      	sub	sp, #16
 800180c:	af02      	add	r7, sp, #8
 800180e:	4603      	mov	r3, r0
 8001810:	6039      	str	r1, [r7, #0]
 8001812:	80fb      	strh	r3, [r7, #6]
 8001814:	4613      	mov	r3, r2
 8001816:	80bb      	strh	r3, [r7, #4]
	return HAL_I2C_Master_Transmit(hi2c, address, data, len, HAL_MAX_DELAY);
 8001818:	4b07      	ldr	r3, [pc, #28]	@ (8001838 <I2C_Transmit+0x30>)
 800181a:	6818      	ldr	r0, [r3, #0]
 800181c:	88bb      	ldrh	r3, [r7, #4]
 800181e:	88f9      	ldrh	r1, [r7, #6]
 8001820:	f04f 32ff 	mov.w	r2, #4294967295
 8001824:	9200      	str	r2, [sp, #0]
 8001826:	683a      	ldr	r2, [r7, #0]
 8001828:	f005 feb4 	bl	8007594 <HAL_I2C_Master_Transmit>
 800182c:	4603      	mov	r3, r0
}
 800182e:	4618      	mov	r0, r3
 8001830:	3708      	adds	r7, #8
 8001832:	46bd      	mov	sp, r7
 8001834:	bd80      	pop	{r7, pc}
 8001836:	bf00      	nop
 8001838:	20000648 	.word	0x20000648

0800183c <I2C_Receive>:

HAL_StatusTypeDef I2C_Receive(uint16_t address, uint8_t* data, uint16_t len) {
 800183c:	b580      	push	{r7, lr}
 800183e:	b084      	sub	sp, #16
 8001840:	af02      	add	r7, sp, #8
 8001842:	4603      	mov	r3, r0
 8001844:	6039      	str	r1, [r7, #0]
 8001846:	80fb      	strh	r3, [r7, #6]
 8001848:	4613      	mov	r3, r2
 800184a:	80bb      	strh	r3, [r7, #4]
	return HAL_I2C_Master_Receive(hi2c, address, data, len, HAL_MAX_DELAY);
 800184c:	4b07      	ldr	r3, [pc, #28]	@ (800186c <I2C_Receive+0x30>)
 800184e:	6818      	ldr	r0, [r3, #0]
 8001850:	88bb      	ldrh	r3, [r7, #4]
 8001852:	88f9      	ldrh	r1, [r7, #6]
 8001854:	f04f 32ff 	mov.w	r2, #4294967295
 8001858:	9200      	str	r2, [sp, #0]
 800185a:	683a      	ldr	r2, [r7, #0]
 800185c:	f005 ffb2 	bl	80077c4 <HAL_I2C_Master_Receive>
 8001860:	4603      	mov	r3, r0
}
 8001862:	4618      	mov	r0, r3
 8001864:	3708      	adds	r7, #8
 8001866:	46bd      	mov	sp, r7
 8001868:	bd80      	pop	{r7, pc}
 800186a:	bf00      	nop
 800186c:	20000648 	.word	0x20000648

08001870 <I2C_Read>:

void I2C_Read(uint8_t* buffer, uint16_t address, uint8_t reg, uint16_t bytes) {
 8001870:	b580      	push	{r7, lr}
 8001872:	b086      	sub	sp, #24
 8001874:	af00      	add	r7, sp, #0
 8001876:	60f8      	str	r0, [r7, #12]
 8001878:	4608      	mov	r0, r1
 800187a:	4611      	mov	r1, r2
 800187c:	461a      	mov	r2, r3
 800187e:	4603      	mov	r3, r0
 8001880:	817b      	strh	r3, [r7, #10]
 8001882:	460b      	mov	r3, r1
 8001884:	727b      	strb	r3, [r7, #9]
 8001886:	4613      	mov	r3, r2
 8001888:	80fb      	strh	r3, [r7, #6]
	HAL_StatusTypeDef status;

	// Tell the I2C device which register to read
	status = I2C_Transmit(address << 1, &reg, 1);
 800188a:	897b      	ldrh	r3, [r7, #10]
 800188c:	005b      	lsls	r3, r3, #1
 800188e:	b29b      	uxth	r3, r3
 8001890:	f107 0109 	add.w	r1, r7, #9
 8001894:	2201      	movs	r2, #1
 8001896:	4618      	mov	r0, r3
 8001898:	f7ff ffb6 	bl	8001808 <I2C_Transmit>
 800189c:	4603      	mov	r3, r0
 800189e:	75fb      	strb	r3, [r7, #23]
		return;
	}
#endif

	// Read however many bytes from that register
	status = I2C_Receive((address << 1) | 1, buffer, bytes);
 80018a0:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80018a4:	005b      	lsls	r3, r3, #1
 80018a6:	b21b      	sxth	r3, r3
 80018a8:	f043 0301 	orr.w	r3, r3, #1
 80018ac:	b21b      	sxth	r3, r3
 80018ae:	b29b      	uxth	r3, r3
 80018b0:	88fa      	ldrh	r2, [r7, #6]
 80018b2:	68f9      	ldr	r1, [r7, #12]
 80018b4:	4618      	mov	r0, r3
 80018b6:	f7ff ffc1 	bl	800183c <I2C_Receive>
 80018ba:	4603      	mov	r3, r0
 80018bc:	75fb      	strb	r3, [r7, #23]
		snprintf(msg, sizeof(msg), "I2C_Receive failed: %d", status);
		usb_serial_println(msg);
		return;
	}
#endif
}
 80018be:	bf00      	nop
 80018c0:	3718      	adds	r7, #24
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bd80      	pop	{r7, pc}

080018c6 <INA226_WriteRegister>:

I2C_HandleTypeDef handle;

// Static Functions
static void INA226_WriteRegister(uint8_t reg, uint16_t value)
{
 80018c6:	b580      	push	{r7, lr}
 80018c8:	b084      	sub	sp, #16
 80018ca:	af00      	add	r7, sp, #0
 80018cc:	4603      	mov	r3, r0
 80018ce:	460a      	mov	r2, r1
 80018d0:	71fb      	strb	r3, [r7, #7]
 80018d2:	4613      	mov	r3, r2
 80018d4:	80bb      	strh	r3, [r7, #4]
    uint8_t data[3];
    data[0] = reg;
 80018d6:	79fb      	ldrb	r3, [r7, #7]
 80018d8:	733b      	strb	r3, [r7, #12]
    data[1] = (value >> 8) & 0xFF; // MSB
 80018da:	88bb      	ldrh	r3, [r7, #4]
 80018dc:	0a1b      	lsrs	r3, r3, #8
 80018de:	b29b      	uxth	r3, r3
 80018e0:	b2db      	uxtb	r3, r3
 80018e2:	737b      	strb	r3, [r7, #13]
    data[2] = value & 0xFF;        // LSB
 80018e4:	88bb      	ldrh	r3, [r7, #4]
 80018e6:	b2db      	uxtb	r3, r3
 80018e8:	73bb      	strb	r3, [r7, #14]
    I2C_Transmit(INA226_I2C_ADDR << 1, data, 3);
 80018ea:	f107 030c 	add.w	r3, r7, #12
 80018ee:	2203      	movs	r2, #3
 80018f0:	4619      	mov	r1, r3
 80018f2:	2080      	movs	r0, #128	@ 0x80
 80018f4:	f7ff ff88 	bl	8001808 <I2C_Transmit>
}
 80018f8:	bf00      	nop
 80018fa:	3710      	adds	r7, #16
 80018fc:	46bd      	mov	sp, r7
 80018fe:	bd80      	pop	{r7, pc}

08001900 <INA226_ReadRegister>:

static uint16_t INA226_ReadRegister(uint8_t reg)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	b084      	sub	sp, #16
 8001904:	af00      	add	r7, sp, #0
 8001906:	4603      	mov	r3, r0
 8001908:	71fb      	strb	r3, [r7, #7]
    uint8_t data[2];

    I2C_Read(data, INA226_I2C_ADDR, reg, 2);
 800190a:	79fa      	ldrb	r2, [r7, #7]
 800190c:	f107 000c 	add.w	r0, r7, #12
 8001910:	2302      	movs	r3, #2
 8001912:	2140      	movs	r1, #64	@ 0x40
 8001914:	f7ff ffac 	bl	8001870 <I2C_Read>
    return (data[0] << 8) | data[1];
 8001918:	7b3b      	ldrb	r3, [r7, #12]
 800191a:	b21b      	sxth	r3, r3
 800191c:	021b      	lsls	r3, r3, #8
 800191e:	b21a      	sxth	r2, r3
 8001920:	7b7b      	ldrb	r3, [r7, #13]
 8001922:	b21b      	sxth	r3, r3
 8001924:	4313      	orrs	r3, r2
 8001926:	b21b      	sxth	r3, r3
 8001928:	b29b      	uxth	r3, r3
}
 800192a:	4618      	mov	r0, r3
 800192c:	3710      	adds	r7, #16
 800192e:	46bd      	mov	sp, r7
 8001930:	bd80      	pop	{r7, pc}
	...

08001934 <INA226_Init>:

// Functions

void INA226_Init(I2C_HandleTypeDef *hi2c) {
 8001934:	b580      	push	{r7, lr}
 8001936:	b082      	sub	sp, #8
 8001938:	af00      	add	r7, sp, #0
 800193a:	6078      	str	r0, [r7, #4]
	// Store I2C handle
	handle = *hi2c;
 800193c:	4a0a      	ldr	r2, [pc, #40]	@ (8001968 <INA226_Init+0x34>)
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	4610      	mov	r0, r2
 8001942:	4619      	mov	r1, r3
 8001944:	2354      	movs	r3, #84	@ 0x54
 8001946:	461a      	mov	r2, r3
 8001948:	f00f fe65 	bl	8011616 <memcpy>

	// Write configuration register
	INA226_WriteRegister(INA226_REG_CONFIG, INA226_CONFIG_DEFAULT);
 800194c:	f244 1127 	movw	r1, #16679	@ 0x4127
 8001950:	2000      	movs	r0, #0
 8001952:	f7ff ffb8 	bl	80018c6 <INA226_WriteRegister>

	// Write calibration value
	INA226_WriteRegister(INA226_REG_CALIBRATION, INA226_CALIBRATION_VALUE);
 8001956:	f240 1155 	movw	r1, #341	@ 0x155
 800195a:	2005      	movs	r0, #5
 800195c:	f7ff ffb3 	bl	80018c6 <INA226_WriteRegister>
}
 8001960:	bf00      	nop
 8001962:	3708      	adds	r7, #8
 8001964:	46bd      	mov	sp, r7
 8001966:	bd80      	pop	{r7, pc}
 8001968:	2000064c 	.word	0x2000064c

0800196c <INA226_ReadBusVoltageRaw>:

uint16_t INA226_ReadBusVoltageRaw(void* context) {
 800196c:	b580      	push	{r7, lr}
 800196e:	b082      	sub	sp, #8
 8001970:	af00      	add	r7, sp, #0
 8001972:	6078      	str	r0, [r7, #4]
	return INA226_ReadRegister(INA226_REG_BUS_VOLT);
 8001974:	2002      	movs	r0, #2
 8001976:	f7ff ffc3 	bl	8001900 <INA226_ReadRegister>
 800197a:	4603      	mov	r3, r0
}
 800197c:	4618      	mov	r0, r3
 800197e:	3708      	adds	r7, #8
 8001980:	46bd      	mov	sp, r7
 8001982:	bd80      	pop	{r7, pc}

08001984 <INA226_ReadBusVoltage>:

float INA226_ReadBusVoltage(void) {
 8001984:	b580      	push	{r7, lr}
 8001986:	af00      	add	r7, sp, #0
	return INA226_ReadBusVoltageRaw(NULL) * 0.00125f; // 1.25mV per LSB
 8001988:	2000      	movs	r0, #0
 800198a:	f7ff ffef 	bl	800196c <INA226_ReadBusVoltageRaw>
 800198e:	4603      	mov	r3, r0
 8001990:	ee07 3a90 	vmov	s15, r3
 8001994:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001998:	ed9f 7a03 	vldr	s14, [pc, #12]	@ 80019a8 <INA226_ReadBusVoltage+0x24>
 800199c:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 80019a0:	eeb0 0a67 	vmov.f32	s0, s15
 80019a4:	bd80      	pop	{r7, pc}
 80019a6:	bf00      	nop
 80019a8:	3aa3d70a 	.word	0x3aa3d70a

080019ac <INA226_ReadCurrentRaw>:

uint16_t INA226_ReadCurrentRaw(void* context) {
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b082      	sub	sp, #8
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]
	return INA226_ReadRegister(INA226_REG_CURRENT);
 80019b4:	2004      	movs	r0, #4
 80019b6:	f7ff ffa3 	bl	8001900 <INA226_ReadRegister>
 80019ba:	4603      	mov	r3, r0
}
 80019bc:	4618      	mov	r0, r3
 80019be:	3708      	adds	r7, #8
 80019c0:	46bd      	mov	sp, r7
 80019c2:	bd80      	pop	{r7, pc}

080019c4 <INA226_ReadCurrent>:

float INA226_ReadCurrent(void) {
 80019c4:	b580      	push	{r7, lr}
 80019c6:	af00      	add	r7, sp, #0
	return INA226_ReadCurrentRaw(NULL) * 0.00015f; // 150uA per LSB with calibration value 0x0155
 80019c8:	2000      	movs	r0, #0
 80019ca:	f7ff ffef 	bl	80019ac <INA226_ReadCurrentRaw>
 80019ce:	4603      	mov	r3, r0
 80019d0:	ee07 3a90 	vmov	s15, r3
 80019d4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80019d8:	ed9f 7a03 	vldr	s14, [pc, #12]	@ 80019e8 <INA226_ReadCurrent+0x24>
 80019dc:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 80019e0:	eeb0 0a67 	vmov.f32	s0, s15
 80019e4:	bd80      	pop	{r7, pc}
 80019e6:	bf00      	nop
 80019e8:	391d4952 	.word	0x391d4952

080019ec <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 80019ec:	b480      	push	{r7}
 80019ee:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 80019f0:	bf00      	nop
 80019f2:	46bd      	mov	sp, r7
 80019f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f8:	4770      	bx	lr
	...

080019fc <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b086      	sub	sp, #24
 8001a00:	af04      	add	r7, sp, #16
 8001a02:	4603      	mov	r3, r0
 8001a04:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&hi2c1, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8001a06:	f04f 33ff 	mov.w	r3, #4294967295
 8001a0a:	9302      	str	r3, [sp, #8]
 8001a0c:	2301      	movs	r3, #1
 8001a0e:	9301      	str	r3, [sp, #4]
 8001a10:	1dfb      	adds	r3, r7, #7
 8001a12:	9300      	str	r3, [sp, #0]
 8001a14:	2301      	movs	r3, #1
 8001a16:	2200      	movs	r2, #0
 8001a18:	2178      	movs	r1, #120	@ 0x78
 8001a1a:	4803      	ldr	r0, [pc, #12]	@ (8001a28 <ssd1306_WriteCommand+0x2c>)
 8001a1c:	f005 ffc8 	bl	80079b0 <HAL_I2C_Mem_Write>
}
 8001a20:	bf00      	nop
 8001a22:	3708      	adds	r7, #8
 8001a24:	46bd      	mov	sp, r7
 8001a26:	bd80      	pop	{r7, pc}
 8001a28:	20001390 	.word	0x20001390

08001a2c <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b086      	sub	sp, #24
 8001a30:	af04      	add	r7, sp, #16
 8001a32:	6078      	str	r0, [r7, #4]
 8001a34:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&hi2c1, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 8001a36:	683b      	ldr	r3, [r7, #0]
 8001a38:	b29b      	uxth	r3, r3
 8001a3a:	f04f 32ff 	mov.w	r2, #4294967295
 8001a3e:	9202      	str	r2, [sp, #8]
 8001a40:	9301      	str	r3, [sp, #4]
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	9300      	str	r3, [sp, #0]
 8001a46:	2301      	movs	r3, #1
 8001a48:	2240      	movs	r2, #64	@ 0x40
 8001a4a:	2178      	movs	r1, #120	@ 0x78
 8001a4c:	4803      	ldr	r0, [pc, #12]	@ (8001a5c <ssd1306_WriteData+0x30>)
 8001a4e:	f005 ffaf 	bl	80079b0 <HAL_I2C_Mem_Write>
}
 8001a52:	bf00      	nop
 8001a54:	3708      	adds	r7, #8
 8001a56:	46bd      	mov	sp, r7
 8001a58:	bd80      	pop	{r7, pc}
 8001a5a:	bf00      	nop
 8001a5c:	20001390 	.word	0x20001390

08001a60 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8001a60:	b580      	push	{r7, lr}
 8001a62:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8001a64:	f7ff ffc2 	bl	80019ec <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8001a68:	2064      	movs	r0, #100	@ 0x64
 8001a6a:	f003 f83b 	bl	8004ae4 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8001a6e:	2000      	movs	r0, #0
 8001a70:	f000 f9d8 	bl	8001e24 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8001a74:	2020      	movs	r0, #32
 8001a76:	f7ff ffc1 	bl	80019fc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8001a7a:	2000      	movs	r0, #0
 8001a7c:	f7ff ffbe 	bl	80019fc <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8001a80:	20b0      	movs	r0, #176	@ 0xb0
 8001a82:	f7ff ffbb 	bl	80019fc <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8001a86:	20c8      	movs	r0, #200	@ 0xc8
 8001a88:	f7ff ffb8 	bl	80019fc <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8001a8c:	2000      	movs	r0, #0
 8001a8e:	f7ff ffb5 	bl	80019fc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8001a92:	2010      	movs	r0, #16
 8001a94:	f7ff ffb2 	bl	80019fc <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8001a98:	2040      	movs	r0, #64	@ 0x40
 8001a9a:	f7ff ffaf 	bl	80019fc <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8001a9e:	20ff      	movs	r0, #255	@ 0xff
 8001aa0:	f000 f9ac 	bl	8001dfc <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8001aa4:	20a1      	movs	r0, #161	@ 0xa1
 8001aa6:	f7ff ffa9 	bl	80019fc <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8001aaa:	20a6      	movs	r0, #166	@ 0xa6
 8001aac:	f7ff ffa6 	bl	80019fc <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8001ab0:	20a8      	movs	r0, #168	@ 0xa8
 8001ab2:	f7ff ffa3 	bl	80019fc <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 8001ab6:	203f      	movs	r0, #63	@ 0x3f
 8001ab8:	f7ff ffa0 	bl	80019fc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8001abc:	20a4      	movs	r0, #164	@ 0xa4
 8001abe:	f7ff ff9d 	bl	80019fc <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8001ac2:	20d3      	movs	r0, #211	@ 0xd3
 8001ac4:	f7ff ff9a 	bl	80019fc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8001ac8:	2000      	movs	r0, #0
 8001aca:	f7ff ff97 	bl	80019fc <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8001ace:	20d5      	movs	r0, #213	@ 0xd5
 8001ad0:	f7ff ff94 	bl	80019fc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8001ad4:	20f0      	movs	r0, #240	@ 0xf0
 8001ad6:	f7ff ff91 	bl	80019fc <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8001ada:	20d9      	movs	r0, #217	@ 0xd9
 8001adc:	f7ff ff8e 	bl	80019fc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8001ae0:	2022      	movs	r0, #34	@ 0x22
 8001ae2:	f7ff ff8b 	bl	80019fc <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8001ae6:	20da      	movs	r0, #218	@ 0xda
 8001ae8:	f7ff ff88 	bl	80019fc <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8001aec:	2012      	movs	r0, #18
 8001aee:	f7ff ff85 	bl	80019fc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8001af2:	20db      	movs	r0, #219	@ 0xdb
 8001af4:	f7ff ff82 	bl	80019fc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8001af8:	2020      	movs	r0, #32
 8001afa:	f7ff ff7f 	bl	80019fc <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8001afe:	208d      	movs	r0, #141	@ 0x8d
 8001b00:	f7ff ff7c 	bl	80019fc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8001b04:	2014      	movs	r0, #20
 8001b06:	f7ff ff79 	bl	80019fc <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8001b0a:	2001      	movs	r0, #1
 8001b0c:	f000 f98a 	bl	8001e24 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8001b10:	2000      	movs	r0, #0
 8001b12:	f000 f80f 	bl	8001b34 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 8001b16:	f000 f825 	bl	8001b64 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8001b1a:	4b05      	ldr	r3, [pc, #20]	@ (8001b30 <ssd1306_Init+0xd0>)
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8001b20:	4b03      	ldr	r3, [pc, #12]	@ (8001b30 <ssd1306_Init+0xd0>)
 8001b22:	2200      	movs	r2, #0
 8001b24:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 8001b26:	4b02      	ldr	r3, [pc, #8]	@ (8001b30 <ssd1306_Init+0xd0>)
 8001b28:	2201      	movs	r2, #1
 8001b2a:	711a      	strb	r2, [r3, #4]
}
 8001b2c:	bf00      	nop
 8001b2e:	bd80      	pop	{r7, pc}
 8001b30:	20000aa0 	.word	0x20000aa0

08001b34 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b082      	sub	sp, #8
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8001b3e:	79fb      	ldrb	r3, [r7, #7]
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d101      	bne.n	8001b48 <ssd1306_Fill+0x14>
 8001b44:	2300      	movs	r3, #0
 8001b46:	e000      	b.n	8001b4a <ssd1306_Fill+0x16>
 8001b48:	23ff      	movs	r3, #255	@ 0xff
 8001b4a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001b4e:	4619      	mov	r1, r3
 8001b50:	4803      	ldr	r0, [pc, #12]	@ (8001b60 <ssd1306_Fill+0x2c>)
 8001b52:	f00f fce0 	bl	8011516 <memset>
}
 8001b56:	bf00      	nop
 8001b58:	3708      	adds	r7, #8
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	bd80      	pop	{r7, pc}
 8001b5e:	bf00      	nop
 8001b60:	200006a0 	.word	0x200006a0

08001b64 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b082      	sub	sp, #8
 8001b68:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	71fb      	strb	r3, [r7, #7]
 8001b6e:	e016      	b.n	8001b9e <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8001b70:	79fb      	ldrb	r3, [r7, #7]
 8001b72:	3b50      	subs	r3, #80	@ 0x50
 8001b74:	b2db      	uxtb	r3, r3
 8001b76:	4618      	mov	r0, r3
 8001b78:	f7ff ff40 	bl	80019fc <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8001b7c:	2000      	movs	r0, #0
 8001b7e:	f7ff ff3d 	bl	80019fc <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8001b82:	2010      	movs	r0, #16
 8001b84:	f7ff ff3a 	bl	80019fc <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8001b88:	79fb      	ldrb	r3, [r7, #7]
 8001b8a:	01db      	lsls	r3, r3, #7
 8001b8c:	4a08      	ldr	r2, [pc, #32]	@ (8001bb0 <ssd1306_UpdateScreen+0x4c>)
 8001b8e:	4413      	add	r3, r2
 8001b90:	2180      	movs	r1, #128	@ 0x80
 8001b92:	4618      	mov	r0, r3
 8001b94:	f7ff ff4a 	bl	8001a2c <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001b98:	79fb      	ldrb	r3, [r7, #7]
 8001b9a:	3301      	adds	r3, #1
 8001b9c:	71fb      	strb	r3, [r7, #7]
 8001b9e:	79fb      	ldrb	r3, [r7, #7]
 8001ba0:	2b07      	cmp	r3, #7
 8001ba2:	d9e5      	bls.n	8001b70 <ssd1306_UpdateScreen+0xc>
    }
}
 8001ba4:	bf00      	nop
 8001ba6:	bf00      	nop
 8001ba8:	3708      	adds	r7, #8
 8001baa:	46bd      	mov	sp, r7
 8001bac:	bd80      	pop	{r7, pc}
 8001bae:	bf00      	nop
 8001bb0:	200006a0 	.word	0x200006a0

08001bb4 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8001bb4:	b480      	push	{r7}
 8001bb6:	b083      	sub	sp, #12
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	4603      	mov	r3, r0
 8001bbc:	71fb      	strb	r3, [r7, #7]
 8001bbe:	460b      	mov	r3, r1
 8001bc0:	71bb      	strb	r3, [r7, #6]
 8001bc2:	4613      	mov	r3, r2
 8001bc4:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8001bc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	db3d      	blt.n	8001c4a <ssd1306_DrawPixel+0x96>
 8001bce:	79bb      	ldrb	r3, [r7, #6]
 8001bd0:	2b3f      	cmp	r3, #63	@ 0x3f
 8001bd2:	d83a      	bhi.n	8001c4a <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8001bd4:	797b      	ldrb	r3, [r7, #5]
 8001bd6:	2b01      	cmp	r3, #1
 8001bd8:	d11a      	bne.n	8001c10 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8001bda:	79fa      	ldrb	r2, [r7, #7]
 8001bdc:	79bb      	ldrb	r3, [r7, #6]
 8001bde:	08db      	lsrs	r3, r3, #3
 8001be0:	b2d8      	uxtb	r0, r3
 8001be2:	4603      	mov	r3, r0
 8001be4:	01db      	lsls	r3, r3, #7
 8001be6:	4413      	add	r3, r2
 8001be8:	4a1b      	ldr	r2, [pc, #108]	@ (8001c58 <ssd1306_DrawPixel+0xa4>)
 8001bea:	5cd3      	ldrb	r3, [r2, r3]
 8001bec:	b25a      	sxtb	r2, r3
 8001bee:	79bb      	ldrb	r3, [r7, #6]
 8001bf0:	f003 0307 	and.w	r3, r3, #7
 8001bf4:	2101      	movs	r1, #1
 8001bf6:	fa01 f303 	lsl.w	r3, r1, r3
 8001bfa:	b25b      	sxtb	r3, r3
 8001bfc:	4313      	orrs	r3, r2
 8001bfe:	b259      	sxtb	r1, r3
 8001c00:	79fa      	ldrb	r2, [r7, #7]
 8001c02:	4603      	mov	r3, r0
 8001c04:	01db      	lsls	r3, r3, #7
 8001c06:	4413      	add	r3, r2
 8001c08:	b2c9      	uxtb	r1, r1
 8001c0a:	4a13      	ldr	r2, [pc, #76]	@ (8001c58 <ssd1306_DrawPixel+0xa4>)
 8001c0c:	54d1      	strb	r1, [r2, r3]
 8001c0e:	e01d      	b.n	8001c4c <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8001c10:	79fa      	ldrb	r2, [r7, #7]
 8001c12:	79bb      	ldrb	r3, [r7, #6]
 8001c14:	08db      	lsrs	r3, r3, #3
 8001c16:	b2d8      	uxtb	r0, r3
 8001c18:	4603      	mov	r3, r0
 8001c1a:	01db      	lsls	r3, r3, #7
 8001c1c:	4413      	add	r3, r2
 8001c1e:	4a0e      	ldr	r2, [pc, #56]	@ (8001c58 <ssd1306_DrawPixel+0xa4>)
 8001c20:	5cd3      	ldrb	r3, [r2, r3]
 8001c22:	b25a      	sxtb	r2, r3
 8001c24:	79bb      	ldrb	r3, [r7, #6]
 8001c26:	f003 0307 	and.w	r3, r3, #7
 8001c2a:	2101      	movs	r1, #1
 8001c2c:	fa01 f303 	lsl.w	r3, r1, r3
 8001c30:	b25b      	sxtb	r3, r3
 8001c32:	43db      	mvns	r3, r3
 8001c34:	b25b      	sxtb	r3, r3
 8001c36:	4013      	ands	r3, r2
 8001c38:	b259      	sxtb	r1, r3
 8001c3a:	79fa      	ldrb	r2, [r7, #7]
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	01db      	lsls	r3, r3, #7
 8001c40:	4413      	add	r3, r2
 8001c42:	b2c9      	uxtb	r1, r1
 8001c44:	4a04      	ldr	r2, [pc, #16]	@ (8001c58 <ssd1306_DrawPixel+0xa4>)
 8001c46:	54d1      	strb	r1, [r2, r3]
 8001c48:	e000      	b.n	8001c4c <ssd1306_DrawPixel+0x98>
        return;
 8001c4a:	bf00      	nop
    }
}
 8001c4c:	370c      	adds	r7, #12
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c54:	4770      	bx	lr
 8001c56:	bf00      	nop
 8001c58:	200006a0 	.word	0x200006a0

08001c5c <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8001c5c:	b590      	push	{r4, r7, lr}
 8001c5e:	b089      	sub	sp, #36	@ 0x24
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	4604      	mov	r4, r0
 8001c64:	4638      	mov	r0, r7
 8001c66:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8001c6a:	4623      	mov	r3, r4
 8001c6c:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8001c6e:	7bfb      	ldrb	r3, [r7, #15]
 8001c70:	2b1f      	cmp	r3, #31
 8001c72:	d902      	bls.n	8001c7a <ssd1306_WriteChar+0x1e>
 8001c74:	7bfb      	ldrb	r3, [r7, #15]
 8001c76:	2b7e      	cmp	r3, #126	@ 0x7e
 8001c78:	d901      	bls.n	8001c7e <ssd1306_WriteChar+0x22>
        return 0;
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	e079      	b.n	8001d72 <ssd1306_WriteChar+0x116>
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 8001c7e:	68bb      	ldr	r3, [r7, #8]
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d005      	beq.n	8001c90 <ssd1306_WriteChar+0x34>
 8001c84:	68ba      	ldr	r2, [r7, #8]
 8001c86:	7bfb      	ldrb	r3, [r7, #15]
 8001c88:	3b20      	subs	r3, #32
 8001c8a:	4413      	add	r3, r2
 8001c8c:	781b      	ldrb	r3, [r3, #0]
 8001c8e:	e000      	b.n	8001c92 <ssd1306_WriteChar+0x36>
 8001c90:	783b      	ldrb	r3, [r7, #0]
 8001c92:	75fb      	strb	r3, [r7, #23]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8001c94:	4b39      	ldr	r3, [pc, #228]	@ (8001d7c <ssd1306_WriteChar+0x120>)
 8001c96:	881b      	ldrh	r3, [r3, #0]
 8001c98:	461a      	mov	r2, r3
 8001c9a:	7dfb      	ldrb	r3, [r7, #23]
 8001c9c:	4413      	add	r3, r2
 8001c9e:	2b80      	cmp	r3, #128	@ 0x80
 8001ca0:	dc06      	bgt.n	8001cb0 <ssd1306_WriteChar+0x54>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 8001ca2:	4b36      	ldr	r3, [pc, #216]	@ (8001d7c <ssd1306_WriteChar+0x120>)
 8001ca4:	885b      	ldrh	r3, [r3, #2]
 8001ca6:	461a      	mov	r2, r3
 8001ca8:	787b      	ldrb	r3, [r7, #1]
 8001caa:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8001cac:	2b40      	cmp	r3, #64	@ 0x40
 8001cae:	dd01      	ble.n	8001cb4 <ssd1306_WriteChar+0x58>
    {
        // Not enough space on current line
        return 0;
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	e05e      	b.n	8001d72 <ssd1306_WriteChar+0x116>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	61fb      	str	r3, [r7, #28]
 8001cb8:	e04d      	b.n	8001d56 <ssd1306_WriteChar+0xfa>
        b = Font.data[(ch - 32) * Font.height + i];
 8001cba:	687a      	ldr	r2, [r7, #4]
 8001cbc:	7bfb      	ldrb	r3, [r7, #15]
 8001cbe:	3b20      	subs	r3, #32
 8001cc0:	7879      	ldrb	r1, [r7, #1]
 8001cc2:	fb01 f303 	mul.w	r3, r1, r3
 8001cc6:	4619      	mov	r1, r3
 8001cc8:	69fb      	ldr	r3, [r7, #28]
 8001cca:	440b      	add	r3, r1
 8001ccc:	005b      	lsls	r3, r3, #1
 8001cce:	4413      	add	r3, r2
 8001cd0:	881b      	ldrh	r3, [r3, #0]
 8001cd2:	613b      	str	r3, [r7, #16]
        for(j = 0; j < char_width; j++) {
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	61bb      	str	r3, [r7, #24]
 8001cd8:	e036      	b.n	8001d48 <ssd1306_WriteChar+0xec>
            if((b << j) & 0x8000)  {
 8001cda:	693a      	ldr	r2, [r7, #16]
 8001cdc:	69bb      	ldr	r3, [r7, #24]
 8001cde:	fa02 f303 	lsl.w	r3, r2, r3
 8001ce2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d013      	beq.n	8001d12 <ssd1306_WriteChar+0xb6>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8001cea:	4b24      	ldr	r3, [pc, #144]	@ (8001d7c <ssd1306_WriteChar+0x120>)
 8001cec:	881b      	ldrh	r3, [r3, #0]
 8001cee:	b2da      	uxtb	r2, r3
 8001cf0:	69bb      	ldr	r3, [r7, #24]
 8001cf2:	b2db      	uxtb	r3, r3
 8001cf4:	4413      	add	r3, r2
 8001cf6:	b2d8      	uxtb	r0, r3
 8001cf8:	4b20      	ldr	r3, [pc, #128]	@ (8001d7c <ssd1306_WriteChar+0x120>)
 8001cfa:	885b      	ldrh	r3, [r3, #2]
 8001cfc:	b2da      	uxtb	r2, r3
 8001cfe:	69fb      	ldr	r3, [r7, #28]
 8001d00:	b2db      	uxtb	r3, r3
 8001d02:	4413      	add	r3, r2
 8001d04:	b2db      	uxtb	r3, r3
 8001d06:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8001d0a:	4619      	mov	r1, r3
 8001d0c:	f7ff ff52 	bl	8001bb4 <ssd1306_DrawPixel>
 8001d10:	e017      	b.n	8001d42 <ssd1306_WriteChar+0xe6>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8001d12:	4b1a      	ldr	r3, [pc, #104]	@ (8001d7c <ssd1306_WriteChar+0x120>)
 8001d14:	881b      	ldrh	r3, [r3, #0]
 8001d16:	b2da      	uxtb	r2, r3
 8001d18:	69bb      	ldr	r3, [r7, #24]
 8001d1a:	b2db      	uxtb	r3, r3
 8001d1c:	4413      	add	r3, r2
 8001d1e:	b2d8      	uxtb	r0, r3
 8001d20:	4b16      	ldr	r3, [pc, #88]	@ (8001d7c <ssd1306_WriteChar+0x120>)
 8001d22:	885b      	ldrh	r3, [r3, #2]
 8001d24:	b2da      	uxtb	r2, r3
 8001d26:	69fb      	ldr	r3, [r7, #28]
 8001d28:	b2db      	uxtb	r3, r3
 8001d2a:	4413      	add	r3, r2
 8001d2c:	b2d9      	uxtb	r1, r3
 8001d2e:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	bf0c      	ite	eq
 8001d36:	2301      	moveq	r3, #1
 8001d38:	2300      	movne	r3, #0
 8001d3a:	b2db      	uxtb	r3, r3
 8001d3c:	461a      	mov	r2, r3
 8001d3e:	f7ff ff39 	bl	8001bb4 <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 8001d42:	69bb      	ldr	r3, [r7, #24]
 8001d44:	3301      	adds	r3, #1
 8001d46:	61bb      	str	r3, [r7, #24]
 8001d48:	7dfb      	ldrb	r3, [r7, #23]
 8001d4a:	69ba      	ldr	r2, [r7, #24]
 8001d4c:	429a      	cmp	r2, r3
 8001d4e:	d3c4      	bcc.n	8001cda <ssd1306_WriteChar+0x7e>
    for(i = 0; i < Font.height; i++) {
 8001d50:	69fb      	ldr	r3, [r7, #28]
 8001d52:	3301      	adds	r3, #1
 8001d54:	61fb      	str	r3, [r7, #28]
 8001d56:	787b      	ldrb	r3, [r7, #1]
 8001d58:	461a      	mov	r2, r3
 8001d5a:	69fb      	ldr	r3, [r7, #28]
 8001d5c:	4293      	cmp	r3, r2
 8001d5e:	d3ac      	bcc.n	8001cba <ssd1306_WriteChar+0x5e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
 8001d60:	4b06      	ldr	r3, [pc, #24]	@ (8001d7c <ssd1306_WriteChar+0x120>)
 8001d62:	881a      	ldrh	r2, [r3, #0]
 8001d64:	7dfb      	ldrb	r3, [r7, #23]
 8001d66:	b29b      	uxth	r3, r3
 8001d68:	4413      	add	r3, r2
 8001d6a:	b29a      	uxth	r2, r3
 8001d6c:	4b03      	ldr	r3, [pc, #12]	@ (8001d7c <ssd1306_WriteChar+0x120>)
 8001d6e:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8001d70:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d72:	4618      	mov	r0, r3
 8001d74:	3724      	adds	r7, #36	@ 0x24
 8001d76:	46bd      	mov	sp, r7
 8001d78:	bd90      	pop	{r4, r7, pc}
 8001d7a:	bf00      	nop
 8001d7c:	20000aa0 	.word	0x20000aa0

08001d80 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8001d80:	b580      	push	{r7, lr}
 8001d82:	b086      	sub	sp, #24
 8001d84:	af02      	add	r7, sp, #8
 8001d86:	60f8      	str	r0, [r7, #12]
 8001d88:	4638      	mov	r0, r7
 8001d8a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 8001d8e:	e013      	b.n	8001db8 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	7818      	ldrb	r0, [r3, #0]
 8001d94:	7e3b      	ldrb	r3, [r7, #24]
 8001d96:	9300      	str	r3, [sp, #0]
 8001d98:	463b      	mov	r3, r7
 8001d9a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001d9c:	f7ff ff5e 	bl	8001c5c <ssd1306_WriteChar>
 8001da0:	4603      	mov	r3, r0
 8001da2:	461a      	mov	r2, r3
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	781b      	ldrb	r3, [r3, #0]
 8001da8:	429a      	cmp	r2, r3
 8001daa:	d002      	beq.n	8001db2 <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	781b      	ldrb	r3, [r3, #0]
 8001db0:	e008      	b.n	8001dc4 <ssd1306_WriteString+0x44>
        }
        str++;
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	3301      	adds	r3, #1
 8001db6:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	781b      	ldrb	r3, [r3, #0]
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d1e7      	bne.n	8001d90 <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	781b      	ldrb	r3, [r3, #0]
}
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	3710      	adds	r7, #16
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	bd80      	pop	{r7, pc}

08001dcc <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8001dcc:	b480      	push	{r7}
 8001dce:	b083      	sub	sp, #12
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	4603      	mov	r3, r0
 8001dd4:	460a      	mov	r2, r1
 8001dd6:	71fb      	strb	r3, [r7, #7]
 8001dd8:	4613      	mov	r3, r2
 8001dda:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8001ddc:	79fb      	ldrb	r3, [r7, #7]
 8001dde:	b29a      	uxth	r2, r3
 8001de0:	4b05      	ldr	r3, [pc, #20]	@ (8001df8 <ssd1306_SetCursor+0x2c>)
 8001de2:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8001de4:	79bb      	ldrb	r3, [r7, #6]
 8001de6:	b29a      	uxth	r2, r3
 8001de8:	4b03      	ldr	r3, [pc, #12]	@ (8001df8 <ssd1306_SetCursor+0x2c>)
 8001dea:	805a      	strh	r2, [r3, #2]
}
 8001dec:	bf00      	nop
 8001dee:	370c      	adds	r7, #12
 8001df0:	46bd      	mov	sp, r7
 8001df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df6:	4770      	bx	lr
 8001df8:	20000aa0 	.word	0x20000aa0

08001dfc <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b084      	sub	sp, #16
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	4603      	mov	r3, r0
 8001e04:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8001e06:	2381      	movs	r3, #129	@ 0x81
 8001e08:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8001e0a:	7bfb      	ldrb	r3, [r7, #15]
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	f7ff fdf5 	bl	80019fc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8001e12:	79fb      	ldrb	r3, [r7, #7]
 8001e14:	4618      	mov	r0, r3
 8001e16:	f7ff fdf1 	bl	80019fc <ssd1306_WriteCommand>
}
 8001e1a:	bf00      	nop
 8001e1c:	3710      	adds	r7, #16
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	bd80      	pop	{r7, pc}
	...

08001e24 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b084      	sub	sp, #16
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8001e2e:	79fb      	ldrb	r3, [r7, #7]
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d005      	beq.n	8001e40 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8001e34:	23af      	movs	r3, #175	@ 0xaf
 8001e36:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8001e38:	4b08      	ldr	r3, [pc, #32]	@ (8001e5c <ssd1306_SetDisplayOn+0x38>)
 8001e3a:	2201      	movs	r2, #1
 8001e3c:	715a      	strb	r2, [r3, #5]
 8001e3e:	e004      	b.n	8001e4a <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8001e40:	23ae      	movs	r3, #174	@ 0xae
 8001e42:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8001e44:	4b05      	ldr	r3, [pc, #20]	@ (8001e5c <ssd1306_SetDisplayOn+0x38>)
 8001e46:	2200      	movs	r2, #0
 8001e48:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8001e4a:	7bfb      	ldrb	r3, [r7, #15]
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	f7ff fdd5 	bl	80019fc <ssd1306_WriteCommand>
}
 8001e52:	bf00      	nop
 8001e54:	3710      	adds	r7, #16
 8001e56:	46bd      	mov	sp, r7
 8001e58:	bd80      	pop	{r7, pc}
 8001e5a:	bf00      	nop
 8001e5c:	20000aa0 	.word	0x20000aa0

08001e60 <io_coil_add_channel>:
 *
 * @param port: Pointer to the port where the coil pin is connected (e.g., GPIOA, GPIOB, GPIOC).
 * @param pin: Pin number of the GPIO port where the coil pin is connected.
 * @param dir: Direction of the channel (IO_COIL_INPUT or IO_COIL_OUTPUT)
 */
void io_coil_add_channel(GPIO_TypeDef* port, uint16_t pin) {
 8001e60:	b480      	push	{r7}
 8001e62:	b083      	sub	sp, #12
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	6078      	str	r0, [r7, #4]
 8001e68:	460b      	mov	r3, r1
 8001e6a:	807b      	strh	r3, [r7, #2]
	if (io_coil_channel_count >= MAX_IO_COILS) return; // Cannot add another channel if all channels taken
 8001e6c:	4b12      	ldr	r3, [pc, #72]	@ (8001eb8 <io_coil_add_channel+0x58>)
 8001e6e:	881b      	ldrh	r3, [r3, #0]
 8001e70:	2b03      	cmp	r3, #3
 8001e72:	d81b      	bhi.n	8001eac <io_coil_add_channel+0x4c>

	io_coil_channels[io_coil_channel_count].port = port;
 8001e74:	4b10      	ldr	r3, [pc, #64]	@ (8001eb8 <io_coil_add_channel+0x58>)
 8001e76:	881b      	ldrh	r3, [r3, #0]
 8001e78:	4619      	mov	r1, r3
 8001e7a:	4a10      	ldr	r2, [pc, #64]	@ (8001ebc <io_coil_add_channel+0x5c>)
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
	io_coil_channels[io_coil_channel_count].pin = pin;
 8001e82:	4b0d      	ldr	r3, [pc, #52]	@ (8001eb8 <io_coil_add_channel+0x58>)
 8001e84:	881b      	ldrh	r3, [r3, #0]
 8001e86:	4a0d      	ldr	r2, [pc, #52]	@ (8001ebc <io_coil_add_channel+0x5c>)
 8001e88:	00db      	lsls	r3, r3, #3
 8001e8a:	4413      	add	r3, r2
 8001e8c:	887a      	ldrh	r2, [r7, #2]
 8001e8e:	809a      	strh	r2, [r3, #4]
	io_coil_channels[io_coil_channel_count].storedState = GPIO_PIN_RESET; // default to OFF = RESET
 8001e90:	4b09      	ldr	r3, [pc, #36]	@ (8001eb8 <io_coil_add_channel+0x58>)
 8001e92:	881b      	ldrh	r3, [r3, #0]
 8001e94:	4a09      	ldr	r2, [pc, #36]	@ (8001ebc <io_coil_add_channel+0x5c>)
 8001e96:	00db      	lsls	r3, r3, #3
 8001e98:	4413      	add	r3, r2
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	719a      	strb	r2, [r3, #6]
	io_coil_channel_count++;
 8001e9e:	4b06      	ldr	r3, [pc, #24]	@ (8001eb8 <io_coil_add_channel+0x58>)
 8001ea0:	881b      	ldrh	r3, [r3, #0]
 8001ea2:	3301      	adds	r3, #1
 8001ea4:	b29a      	uxth	r2, r3
 8001ea6:	4b04      	ldr	r3, [pc, #16]	@ (8001eb8 <io_coil_add_channel+0x58>)
 8001ea8:	801a      	strh	r2, [r3, #0]
 8001eaa:	e000      	b.n	8001eae <io_coil_add_channel+0x4e>
	if (io_coil_channel_count >= MAX_IO_COILS) return; // Cannot add another channel if all channels taken
 8001eac:	bf00      	nop
}
 8001eae:	370c      	adds	r7, #12
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb6:	4770      	bx	lr
 8001eb8:	20000ac8 	.word	0x20000ac8
 8001ebc:	20000aa8 	.word	0x20000aa8

08001ec0 <io_coil_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_coil_add_channel)
 *
 * @retval The GPIO_PinState of the coil input, or 0 if the channel index is invalid.
 */
GPIO_PinState io_coil_read(uint16_t index) {
 8001ec0:	b480      	push	{r7}
 8001ec2:	b083      	sub	sp, #12
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	4603      	mov	r3, r0
 8001ec8:	80fb      	strh	r3, [r7, #6]
	if (index < io_coil_channel_count) {
 8001eca:	4b09      	ldr	r3, [pc, #36]	@ (8001ef0 <io_coil_read+0x30>)
 8001ecc:	881b      	ldrh	r3, [r3, #0]
 8001ece:	88fa      	ldrh	r2, [r7, #6]
 8001ed0:	429a      	cmp	r2, r3
 8001ed2:	d205      	bcs.n	8001ee0 <io_coil_read+0x20>
		return io_coil_channels[index].storedState;
 8001ed4:	88fb      	ldrh	r3, [r7, #6]
 8001ed6:	4a07      	ldr	r2, [pc, #28]	@ (8001ef4 <io_coil_read+0x34>)
 8001ed8:	00db      	lsls	r3, r3, #3
 8001eda:	4413      	add	r3, r2
 8001edc:	799b      	ldrb	r3, [r3, #6]
 8001ede:	e000      	b.n	8001ee2 <io_coil_read+0x22>
	}
	return GPIO_PIN_RESET;
 8001ee0:	2300      	movs	r3, #0
}
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	370c      	adds	r7, #12
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eec:	4770      	bx	lr
 8001eee:	bf00      	nop
 8001ef0:	20000ac8 	.word	0x20000ac8
 8001ef4:	20000aa8 	.word	0x20000aa8

08001ef8 <io_coil_write>:
 * This function writes the provided value to a coil output.
 *
 * @param index: The index of the channel to write to (assigned in order of registration with io_coil_add_channel).
 * @param value: The GPIO_PinState to write to the output channel (GPIO_PIN_RESET, or GPIO_PIN_SET).
 */
void io_coil_write(uint16_t index, GPIO_PinState value) {
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b082      	sub	sp, #8
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	4603      	mov	r3, r0
 8001f00:	460a      	mov	r2, r1
 8001f02:	80fb      	strh	r3, [r7, #6]
 8001f04:	4613      	mov	r3, r2
 8001f06:	717b      	strb	r3, [r7, #5]
	if (index >= 0 && index < io_coil_channel_count) {
 8001f08:	4b0d      	ldr	r3, [pc, #52]	@ (8001f40 <io_coil_write+0x48>)
 8001f0a:	881b      	ldrh	r3, [r3, #0]
 8001f0c:	88fa      	ldrh	r2, [r7, #6]
 8001f0e:	429a      	cmp	r2, r3
 8001f10:	d212      	bcs.n	8001f38 <io_coil_write+0x40>
		HAL_GPIO_WritePin(io_coil_channels[index].port, io_coil_channels[index].pin, value);
 8001f12:	88fb      	ldrh	r3, [r7, #6]
 8001f14:	4a0b      	ldr	r2, [pc, #44]	@ (8001f44 <io_coil_write+0x4c>)
 8001f16:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8001f1a:	88fb      	ldrh	r3, [r7, #6]
 8001f1c:	4a09      	ldr	r2, [pc, #36]	@ (8001f44 <io_coil_write+0x4c>)
 8001f1e:	00db      	lsls	r3, r3, #3
 8001f20:	4413      	add	r3, r2
 8001f22:	889b      	ldrh	r3, [r3, #4]
 8001f24:	797a      	ldrb	r2, [r7, #5]
 8001f26:	4619      	mov	r1, r3
 8001f28:	f005 fa80 	bl	800742c <HAL_GPIO_WritePin>
		io_coil_channels[index].storedState = value;
 8001f2c:	88fb      	ldrh	r3, [r7, #6]
 8001f2e:	4a05      	ldr	r2, [pc, #20]	@ (8001f44 <io_coil_write+0x4c>)
 8001f30:	00db      	lsls	r3, r3, #3
 8001f32:	4413      	add	r3, r2
 8001f34:	797a      	ldrb	r2, [r7, #5]
 8001f36:	719a      	strb	r2, [r3, #6]
	}
}
 8001f38:	bf00      	nop
 8001f3a:	3708      	adds	r7, #8
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	bd80      	pop	{r7, pc}
 8001f40:	20000ac8 	.word	0x20000ac8
 8001f44:	20000aa8 	.word	0x20000aa8

08001f48 <io_discrete_in_add_channel>:
 * be used to read from. The channel number is incremented with each channel added.
 *
 * @param port: Pointer to the port where the coil pin is connected (e.g., GPIOA, GPIOB, GPIOC).
 * @param pin: Pin number of the GPIO port where the coil pin is connected.
 */
void io_discrete_in_add_channel(GPIO_PinState (*read_func)(void*), void* context) {
 8001f48:	b480      	push	{r7}
 8001f4a:	b083      	sub	sp, #12
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
 8001f50:	6039      	str	r1, [r7, #0]
	// Check is a physical discrete input channel is being added
	if (read_func == hardware_discrete_in_read_func) {
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	4a13      	ldr	r2, [pc, #76]	@ (8001fa4 <io_discrete_in_add_channel+0x5c>)
 8001f56:	4293      	cmp	r3, r2
 8001f58:	d109      	bne.n	8001f6e <io_discrete_in_add_channel+0x26>
		// Enforce limit only for physical discrete inputs
		if (io_hardware_discrete_in_channel_count >= MAX_IO_DISCRETE_IN) {
 8001f5a:	4b13      	ldr	r3, [pc, #76]	@ (8001fa8 <io_discrete_in_add_channel+0x60>)
 8001f5c:	881b      	ldrh	r3, [r3, #0]
 8001f5e:	2b03      	cmp	r3, #3
 8001f60:	d81a      	bhi.n	8001f98 <io_discrete_in_add_channel+0x50>
			return;
		} else {
			io_hardware_discrete_in_channel_count++; // increase physical discrete in channel count
 8001f62:	4b11      	ldr	r3, [pc, #68]	@ (8001fa8 <io_discrete_in_add_channel+0x60>)
 8001f64:	881b      	ldrh	r3, [r3, #0]
 8001f66:	3301      	adds	r3, #1
 8001f68:	b29a      	uxth	r2, r3
 8001f6a:	4b0f      	ldr	r3, [pc, #60]	@ (8001fa8 <io_discrete_in_add_channel+0x60>)
 8001f6c:	801a      	strh	r2, [r3, #0]
		}
	}

	io_discrete_in_channels[io_discrete_in_channel_count].read_func = read_func;
 8001f6e:	4b0f      	ldr	r3, [pc, #60]	@ (8001fac <io_discrete_in_add_channel+0x64>)
 8001f70:	881b      	ldrh	r3, [r3, #0]
 8001f72:	4619      	mov	r1, r3
 8001f74:	4a0e      	ldr	r2, [pc, #56]	@ (8001fb0 <io_discrete_in_add_channel+0x68>)
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
	io_discrete_in_channels[io_discrete_in_channel_count].context = context;
 8001f7c:	4b0b      	ldr	r3, [pc, #44]	@ (8001fac <io_discrete_in_add_channel+0x64>)
 8001f7e:	881b      	ldrh	r3, [r3, #0]
 8001f80:	4a0b      	ldr	r2, [pc, #44]	@ (8001fb0 <io_discrete_in_add_channel+0x68>)
 8001f82:	00db      	lsls	r3, r3, #3
 8001f84:	4413      	add	r3, r2
 8001f86:	683a      	ldr	r2, [r7, #0]
 8001f88:	605a      	str	r2, [r3, #4]
	io_discrete_in_channel_count++; // increase overall channel count
 8001f8a:	4b08      	ldr	r3, [pc, #32]	@ (8001fac <io_discrete_in_add_channel+0x64>)
 8001f8c:	881b      	ldrh	r3, [r3, #0]
 8001f8e:	3301      	adds	r3, #1
 8001f90:	b29a      	uxth	r2, r3
 8001f92:	4b06      	ldr	r3, [pc, #24]	@ (8001fac <io_discrete_in_add_channel+0x64>)
 8001f94:	801a      	strh	r2, [r3, #0]
 8001f96:	e000      	b.n	8001f9a <io_discrete_in_add_channel+0x52>
			return;
 8001f98:	bf00      	nop
}
 8001f9a:	370c      	adds	r7, #12
 8001f9c:	46bd      	mov	sp, r7
 8001f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa2:	4770      	bx	lr
 8001fa4:	08001ff5 	.word	0x08001ff5
 8001fa8:	20000aee 	.word	0x20000aee
 8001fac:	20000aec 	.word	0x20000aec
 8001fb0:	20000acc 	.word	0x20000acc

08001fb4 <io_discrete_in_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_coil_add_channel)
 *
 * @retval The GPIO_PinState of the coil input, or GPIO_PIN_RESET if the channel index is invalid.
 */
GPIO_PinState io_discrete_in_read(uint16_t index) {
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b082      	sub	sp, #8
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	4603      	mov	r3, r0
 8001fbc:	80fb      	strh	r3, [r7, #6]
	if (index < io_discrete_in_channel_count) {
 8001fbe:	4b0b      	ldr	r3, [pc, #44]	@ (8001fec <io_discrete_in_read+0x38>)
 8001fc0:	881b      	ldrh	r3, [r3, #0]
 8001fc2:	88fa      	ldrh	r2, [r7, #6]
 8001fc4:	429a      	cmp	r2, r3
 8001fc6:	d20c      	bcs.n	8001fe2 <io_discrete_in_read+0x2e>
		return io_discrete_in_channels[index].read_func(io_discrete_in_channels[index].context);
 8001fc8:	88fb      	ldrh	r3, [r7, #6]
 8001fca:	4a09      	ldr	r2, [pc, #36]	@ (8001ff0 <io_discrete_in_read+0x3c>)
 8001fcc:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8001fd0:	88fb      	ldrh	r3, [r7, #6]
 8001fd2:	4907      	ldr	r1, [pc, #28]	@ (8001ff0 <io_discrete_in_read+0x3c>)
 8001fd4:	00db      	lsls	r3, r3, #3
 8001fd6:	440b      	add	r3, r1
 8001fd8:	685b      	ldr	r3, [r3, #4]
 8001fda:	4618      	mov	r0, r3
 8001fdc:	4790      	blx	r2
 8001fde:	4603      	mov	r3, r0
 8001fe0:	e000      	b.n	8001fe4 <io_discrete_in_read+0x30>
	}
	return GPIO_PIN_RESET;
 8001fe2:	2300      	movs	r3, #0
}
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	3708      	adds	r7, #8
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	bd80      	pop	{r7, pc}
 8001fec:	20000aec 	.word	0x20000aec
 8001ff0:	20000acc 	.word	0x20000acc

08001ff4 <hardware_discrete_in_read_func>:


// Read function for physical discrete input channels, i2c is device dependent
GPIO_PinState hardware_discrete_in_read_func(void* context) {
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b084      	sub	sp, #16
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
	gpio_config* gpio = (gpio_config*)context;
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	60fb      	str	r3, [r7, #12]
	return HAL_GPIO_ReadPin(gpio->port, gpio->pin);
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	681a      	ldr	r2, [r3, #0]
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	889b      	ldrh	r3, [r3, #4]
 8002008:	4619      	mov	r1, r3
 800200a:	4610      	mov	r0, r2
 800200c:	f005 f9f6 	bl	80073fc <HAL_GPIO_ReadPin>
 8002010:	4603      	mov	r3, r0
}
 8002012:	4618      	mov	r0, r3
 8002014:	3710      	adds	r7, #16
 8002016:	46bd      	mov	sp, r7
 8002018:	bd80      	pop	{r7, pc}
	...

0800201c <io_holding_reg_add_channel>:
 * be used to read from or write to. The channel number is incremented with each channel added.
 *
 * @param handle: Pointer to generic DAC handle.
 * @param channel: DAC channel number (e.g., DAC_CHANNEL_1)
 */
void io_holding_reg_add_channel(void* handle, uint32_t channel) {
 800201c:	b480      	push	{r7}
 800201e:	b083      	sub	sp, #12
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
 8002024:	6039      	str	r1, [r7, #0]
	if (io_holding_reg_channel_count >= MAX_IO_HOLDING_REG) return; // Cannot add another channel if all channels taken
 8002026:	4b1a      	ldr	r3, [pc, #104]	@ (8002090 <io_holding_reg_add_channel+0x74>)
 8002028:	881b      	ldrh	r3, [r3, #0]
 800202a:	2b01      	cmp	r3, #1
 800202c:	d829      	bhi.n	8002082 <io_holding_reg_add_channel+0x66>

	io_holding_reg_channels[io_holding_reg_channel_count].handle = handle;
 800202e:	4b18      	ldr	r3, [pc, #96]	@ (8002090 <io_holding_reg_add_channel+0x74>)
 8002030:	881b      	ldrh	r3, [r3, #0]
 8002032:	4619      	mov	r1, r3
 8002034:	4a17      	ldr	r2, [pc, #92]	@ (8002094 <io_holding_reg_add_channel+0x78>)
 8002036:	460b      	mov	r3, r1
 8002038:	005b      	lsls	r3, r3, #1
 800203a:	440b      	add	r3, r1
 800203c:	009b      	lsls	r3, r3, #2
 800203e:	4413      	add	r3, r2
 8002040:	687a      	ldr	r2, [r7, #4]
 8002042:	601a      	str	r2, [r3, #0]
	io_holding_reg_channels[io_holding_reg_channel_count].channel = channel;
 8002044:	4b12      	ldr	r3, [pc, #72]	@ (8002090 <io_holding_reg_add_channel+0x74>)
 8002046:	881b      	ldrh	r3, [r3, #0]
 8002048:	4619      	mov	r1, r3
 800204a:	4a12      	ldr	r2, [pc, #72]	@ (8002094 <io_holding_reg_add_channel+0x78>)
 800204c:	460b      	mov	r3, r1
 800204e:	005b      	lsls	r3, r3, #1
 8002050:	440b      	add	r3, r1
 8002052:	009b      	lsls	r3, r3, #2
 8002054:	4413      	add	r3, r2
 8002056:	3304      	adds	r3, #4
 8002058:	683a      	ldr	r2, [r7, #0]
 800205a:	601a      	str	r2, [r3, #0]
	io_holding_reg_channels[io_holding_reg_channel_count].storedValue = 0;
 800205c:	4b0c      	ldr	r3, [pc, #48]	@ (8002090 <io_holding_reg_add_channel+0x74>)
 800205e:	881b      	ldrh	r3, [r3, #0]
 8002060:	4619      	mov	r1, r3
 8002062:	4a0c      	ldr	r2, [pc, #48]	@ (8002094 <io_holding_reg_add_channel+0x78>)
 8002064:	460b      	mov	r3, r1
 8002066:	005b      	lsls	r3, r3, #1
 8002068:	440b      	add	r3, r1
 800206a:	009b      	lsls	r3, r3, #2
 800206c:	4413      	add	r3, r2
 800206e:	3308      	adds	r3, #8
 8002070:	2200      	movs	r2, #0
 8002072:	801a      	strh	r2, [r3, #0]
	io_holding_reg_channel_count++;
 8002074:	4b06      	ldr	r3, [pc, #24]	@ (8002090 <io_holding_reg_add_channel+0x74>)
 8002076:	881b      	ldrh	r3, [r3, #0]
 8002078:	3301      	adds	r3, #1
 800207a:	b29a      	uxth	r2, r3
 800207c:	4b04      	ldr	r3, [pc, #16]	@ (8002090 <io_holding_reg_add_channel+0x74>)
 800207e:	801a      	strh	r2, [r3, #0]
 8002080:	e000      	b.n	8002084 <io_holding_reg_add_channel+0x68>
	if (io_holding_reg_channel_count >= MAX_IO_HOLDING_REG) return; // Cannot add another channel if all channels taken
 8002082:	bf00      	nop
}
 8002084:	370c      	adds	r7, #12
 8002086:	46bd      	mov	sp, r7
 8002088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208c:	4770      	bx	lr
 800208e:	bf00      	nop
 8002090:	20000b08 	.word	0x20000b08
 8002094:	20000af0 	.word	0x20000af0

08002098 <io_holding_reg_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_holding_reg_add_channel)
 *
 * @retval The last written value for the holding register, or 0 if the channel is invalid.
 */
uint16_t io_holding_reg_read(uint16_t index) {
 8002098:	b480      	push	{r7}
 800209a:	b083      	sub	sp, #12
 800209c:	af00      	add	r7, sp, #0
 800209e:	4603      	mov	r3, r0
 80020a0:	80fb      	strh	r3, [r7, #6]
	if (index < io_holding_reg_channel_count) {
 80020a2:	4b0b      	ldr	r3, [pc, #44]	@ (80020d0 <io_holding_reg_read+0x38>)
 80020a4:	881b      	ldrh	r3, [r3, #0]
 80020a6:	88fa      	ldrh	r2, [r7, #6]
 80020a8:	429a      	cmp	r2, r3
 80020aa:	d209      	bcs.n	80020c0 <io_holding_reg_read+0x28>
		return io_holding_reg_channels[index].storedValue;
 80020ac:	88fa      	ldrh	r2, [r7, #6]
 80020ae:	4909      	ldr	r1, [pc, #36]	@ (80020d4 <io_holding_reg_read+0x3c>)
 80020b0:	4613      	mov	r3, r2
 80020b2:	005b      	lsls	r3, r3, #1
 80020b4:	4413      	add	r3, r2
 80020b6:	009b      	lsls	r3, r3, #2
 80020b8:	440b      	add	r3, r1
 80020ba:	3308      	adds	r3, #8
 80020bc:	881b      	ldrh	r3, [r3, #0]
 80020be:	e000      	b.n	80020c2 <io_holding_reg_read+0x2a>
	}
	return 0;
 80020c0:	2300      	movs	r3, #0
}
 80020c2:	4618      	mov	r0, r3
 80020c4:	370c      	adds	r7, #12
 80020c6:	46bd      	mov	sp, r7
 80020c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020cc:	4770      	bx	lr
 80020ce:	bf00      	nop
 80020d0:	20000b08 	.word	0x20000b08
 80020d4:	20000af0 	.word	0x20000af0

080020d8 <io_holding_reg_write>:
 * This function writes the provided value to a holding register. It sets the DAC output voltage based on the provided value (e.g., 0-4095).
 *
 * @param index: The index of the channel to write to (assigned in order of registration with io_holding_reg_add_channel).
 * @param value: The value to write to the holding register.
 */
void io_holding_reg_write(uint16_t index, uint16_t value) {
 80020d8:	b580      	push	{r7, lr}
 80020da:	b084      	sub	sp, #16
 80020dc:	af00      	add	r7, sp, #0
 80020de:	4603      	mov	r3, r0
 80020e0:	460a      	mov	r2, r1
 80020e2:	80fb      	strh	r3, [r7, #6]
 80020e4:	4613      	mov	r3, r2
 80020e6:	80bb      	strh	r3, [r7, #4]
	if (index >= 0 && index < io_holding_reg_channel_count) {
 80020e8:	4b1f      	ldr	r3, [pc, #124]	@ (8002168 <io_holding_reg_write+0x90>)
 80020ea:	881b      	ldrh	r3, [r3, #0]
 80020ec:	88fa      	ldrh	r2, [r7, #6]
 80020ee:	429a      	cmp	r2, r3
 80020f0:	d236      	bcs.n	8002160 <io_holding_reg_write+0x88>
#ifdef HAL_DAC_MODULE_ENABLED
		DAC_HandleTypeDef* hdac = (DAC_HandleTypeDef*)io_holding_reg_channels[index].handle; // cast generic handle to DAC_HandleTypeDef
 80020f2:	88fa      	ldrh	r2, [r7, #6]
 80020f4:	491d      	ldr	r1, [pc, #116]	@ (800216c <io_holding_reg_write+0x94>)
 80020f6:	4613      	mov	r3, r2
 80020f8:	005b      	lsls	r3, r3, #1
 80020fa:	4413      	add	r3, r2
 80020fc:	009b      	lsls	r3, r3, #2
 80020fe:	440b      	add	r3, r1
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	60fb      	str	r3, [r7, #12]

		// Scale modbus 16 bit value to 12 bit DAC range
		uint32_t scaledValue = (value * 4095U) / 65535U;
 8002104:	88ba      	ldrh	r2, [r7, #4]
 8002106:	4613      	mov	r3, r2
 8002108:	031b      	lsls	r3, r3, #12
 800210a:	1a9b      	subs	r3, r3, r2
 800210c:	4a18      	ldr	r2, [pc, #96]	@ (8002170 <io_holding_reg_write+0x98>)
 800210e:	fba2 2303 	umull	r2, r3, r2, r3
 8002112:	0bdb      	lsrs	r3, r3, #15
 8002114:	60bb      	str	r3, [r7, #8]

		// Start DAC conversion (DAC peripheral, DAC channel, data alignment, value)
		HAL_DAC_SetValue(hdac, io_holding_reg_channels[index].channel, DAC_ALIGN_12B_R, scaledValue);
 8002116:	88fa      	ldrh	r2, [r7, #6]
 8002118:	4914      	ldr	r1, [pc, #80]	@ (800216c <io_holding_reg_write+0x94>)
 800211a:	4613      	mov	r3, r2
 800211c:	005b      	lsls	r3, r3, #1
 800211e:	4413      	add	r3, r2
 8002120:	009b      	lsls	r3, r3, #2
 8002122:	440b      	add	r3, r1
 8002124:	3304      	adds	r3, #4
 8002126:	6819      	ldr	r1, [r3, #0]
 8002128:	68bb      	ldr	r3, [r7, #8]
 800212a:	2200      	movs	r2, #0
 800212c:	68f8      	ldr	r0, [r7, #12]
 800212e:	f004 fac9 	bl	80066c4 <HAL_DAC_SetValue>

		// Enable the DAC channel and apply the value to the pin
		// TODO: Move to init so its only ran once. doesnt need to be run each time
		HAL_DAC_Start(hdac, io_holding_reg_channels[index].channel);
 8002132:	88fa      	ldrh	r2, [r7, #6]
 8002134:	490d      	ldr	r1, [pc, #52]	@ (800216c <io_holding_reg_write+0x94>)
 8002136:	4613      	mov	r3, r2
 8002138:	005b      	lsls	r3, r3, #1
 800213a:	4413      	add	r3, r2
 800213c:	009b      	lsls	r3, r3, #2
 800213e:	440b      	add	r3, r1
 8002140:	3304      	adds	r3, #4
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	4619      	mov	r1, r3
 8002146:	68f8      	ldr	r0, [r7, #12]
 8002148:	f004 fa50 	bl	80065ec <HAL_DAC_Start>

		// Store the set value
		io_holding_reg_channels[index].storedValue = value;
 800214c:	88fa      	ldrh	r2, [r7, #6]
 800214e:	4907      	ldr	r1, [pc, #28]	@ (800216c <io_holding_reg_write+0x94>)
 8002150:	4613      	mov	r3, r2
 8002152:	005b      	lsls	r3, r3, #1
 8002154:	4413      	add	r3, r2
 8002156:	009b      	lsls	r3, r3, #2
 8002158:	440b      	add	r3, r1
 800215a:	3308      	adds	r3, #8
 800215c:	88ba      	ldrh	r2, [r7, #4]
 800215e:	801a      	strh	r2, [r3, #0]
#endif
	}
}
 8002160:	bf00      	nop
 8002162:	3710      	adds	r7, #16
 8002164:	46bd      	mov	sp, r7
 8002166:	bd80      	pop	{r7, pc}
 8002168:	20000b08 	.word	0x20000b08
 800216c:	20000af0 	.word	0x20000af0
 8002170:	80008001 	.word	0x80008001

08002174 <io_input_reg_add_channel>:
 * be used to read from. The channel number is incremented with each channel added.
 *
 * @param read_func: Function that reads the channels device, returning a value. For physical ADC input, use "adc_read_func". For I2C, it is device dependent.
 * @param context: Pointer passed to that read function. For physical ADC input, use "&hadcX" replacing X as necessary.
 */
void io_input_reg_add_channel(uint16_t (*read_func)(void*), void* context) {
 8002174:	b480      	push	{r7}
 8002176:	b083      	sub	sp, #12
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
 800217c:	6039      	str	r1, [r7, #0]
	// Check is a physical ADC input channel is being added
	if (read_func == (void*)adc_read_func) {
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	4a13      	ldr	r2, [pc, #76]	@ (80021d0 <io_input_reg_add_channel+0x5c>)
 8002182:	4293      	cmp	r3, r2
 8002184:	d109      	bne.n	800219a <io_input_reg_add_channel+0x26>
		// Enforce limit only for physical ADC inputs
		if (io_input_adc_reg_channel_count >= MAX_IO_ADC_INPUT_REG) {
 8002186:	4b13      	ldr	r3, [pc, #76]	@ (80021d4 <io_input_reg_add_channel+0x60>)
 8002188:	881b      	ldrh	r3, [r3, #0]
 800218a:	2b03      	cmp	r3, #3
 800218c:	d81a      	bhi.n	80021c4 <io_input_reg_add_channel+0x50>
			return;
		} else {
			io_input_adc_reg_channel_count++; // increase physical ADC channel count
 800218e:	4b11      	ldr	r3, [pc, #68]	@ (80021d4 <io_input_reg_add_channel+0x60>)
 8002190:	881b      	ldrh	r3, [r3, #0]
 8002192:	3301      	adds	r3, #1
 8002194:	b29a      	uxth	r2, r3
 8002196:	4b0f      	ldr	r3, [pc, #60]	@ (80021d4 <io_input_reg_add_channel+0x60>)
 8002198:	801a      	strh	r2, [r3, #0]
		}
	}

	io_input_reg_channels[io_input_reg_channel_count].read_func = read_func;
 800219a:	4b0f      	ldr	r3, [pc, #60]	@ (80021d8 <io_input_reg_add_channel+0x64>)
 800219c:	881b      	ldrh	r3, [r3, #0]
 800219e:	4619      	mov	r1, r3
 80021a0:	4a0e      	ldr	r2, [pc, #56]	@ (80021dc <io_input_reg_add_channel+0x68>)
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
	io_input_reg_channels[io_input_reg_channel_count].context = context;
 80021a8:	4b0b      	ldr	r3, [pc, #44]	@ (80021d8 <io_input_reg_add_channel+0x64>)
 80021aa:	881b      	ldrh	r3, [r3, #0]
 80021ac:	4a0b      	ldr	r2, [pc, #44]	@ (80021dc <io_input_reg_add_channel+0x68>)
 80021ae:	00db      	lsls	r3, r3, #3
 80021b0:	4413      	add	r3, r2
 80021b2:	683a      	ldr	r2, [r7, #0]
 80021b4:	605a      	str	r2, [r3, #4]
	io_input_reg_channel_count++; // increase overall channel count
 80021b6:	4b08      	ldr	r3, [pc, #32]	@ (80021d8 <io_input_reg_add_channel+0x64>)
 80021b8:	881b      	ldrh	r3, [r3, #0]
 80021ba:	3301      	adds	r3, #1
 80021bc:	b29a      	uxth	r2, r3
 80021be:	4b06      	ldr	r3, [pc, #24]	@ (80021d8 <io_input_reg_add_channel+0x64>)
 80021c0:	801a      	strh	r2, [r3, #0]
 80021c2:	e000      	b.n	80021c6 <io_input_reg_add_channel+0x52>
			return;
 80021c4:	bf00      	nop
}
 80021c6:	370c      	adds	r7, #12
 80021c8:	46bd      	mov	sp, r7
 80021ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ce:	4770      	bx	lr
 80021d0:	08002221 	.word	0x08002221
 80021d4:	2000130e 	.word	0x2000130e
 80021d8:	2000130c 	.word	0x2000130c
 80021dc:	20000b0c 	.word	0x20000b0c

080021e0 <io_input_reg_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_holding_reg_add_channel)
 *
 * @retval The ADC conversion result, or 0 if the channel is invalid.
 */
uint16_t io_input_reg_read(uint16_t index) {
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b082      	sub	sp, #8
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	4603      	mov	r3, r0
 80021e8:	80fb      	strh	r3, [r7, #6]
	if (index < io_input_reg_channel_count) {
 80021ea:	4b0b      	ldr	r3, [pc, #44]	@ (8002218 <io_input_reg_read+0x38>)
 80021ec:	881b      	ldrh	r3, [r3, #0]
 80021ee:	88fa      	ldrh	r2, [r7, #6]
 80021f0:	429a      	cmp	r2, r3
 80021f2:	d20c      	bcs.n	800220e <io_input_reg_read+0x2e>
		return io_input_reg_channels[index].read_func(io_input_reg_channels[index].context);
 80021f4:	88fb      	ldrh	r3, [r7, #6]
 80021f6:	4a09      	ldr	r2, [pc, #36]	@ (800221c <io_input_reg_read+0x3c>)
 80021f8:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 80021fc:	88fb      	ldrh	r3, [r7, #6]
 80021fe:	4907      	ldr	r1, [pc, #28]	@ (800221c <io_input_reg_read+0x3c>)
 8002200:	00db      	lsls	r3, r3, #3
 8002202:	440b      	add	r3, r1
 8002204:	685b      	ldr	r3, [r3, #4]
 8002206:	4618      	mov	r0, r3
 8002208:	4790      	blx	r2
 800220a:	4603      	mov	r3, r0
 800220c:	e000      	b.n	8002210 <io_input_reg_read+0x30>
	}
	return 0;
 800220e:	2300      	movs	r3, #0
}
 8002210:	4618      	mov	r0, r3
 8002212:	3708      	adds	r7, #8
 8002214:	46bd      	mov	sp, r7
 8002216:	bd80      	pop	{r7, pc}
 8002218:	2000130c 	.word	0x2000130c
 800221c:	20000b0c 	.word	0x20000b0c

08002220 <adc_read_func>:


// Read function for physical adc channels, i2c is device dependent
uint16_t adc_read_func(uint32_t channel) {
 8002220:	b580      	push	{r7, lr}
 8002222:	b08c      	sub	sp, #48	@ 0x30
 8002224:	af00      	add	r7, sp, #0
 8002226:	6078      	str	r0, [r7, #4]
#ifdef HAL_ADC_MODULE_ENABLED
		//ADC_HandleTypeDef* hadc = (ADC_HandleTypeDef*)context; // cast generic handle to ADC_HandleTypeDef
		ADC_HandleTypeDef* hadc = &hadc1;
 8002228:	4b1d      	ldr	r3, [pc, #116]	@ (80022a0 <adc_read_func+0x80>)
 800222a:	62fb      	str	r3, [r7, #44]	@ 0x2c

		// Stop ADC before reconfiguration
    	HAL_ADC_Stop(&hadc1);
 800222c:	481c      	ldr	r0, [pc, #112]	@ (80022a0 <adc_read_func+0x80>)
 800222e:	f003 f935 	bl	800549c <HAL_ADC_Stop>

		// Configure the specified channel
		ADC_ChannelConfTypeDef sConfig = {0};
 8002232:	f107 030c 	add.w	r3, r7, #12
 8002236:	2220      	movs	r2, #32
 8002238:	2100      	movs	r1, #0
 800223a:	4618      	mov	r0, r3
 800223c:	f00f f96b 	bl	8011516 <memset>
		sConfig.Channel = channel;
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	60fb      	str	r3, [r7, #12]
		sConfig.Rank = ADC_REGULAR_RANK_1; /* !!! WILL NOT WORK WITHOUT !! */
 8002244:	2306      	movs	r3, #6
 8002246:	613b      	str	r3, [r7, #16]
		sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5; // Better accuracy
 8002248:	2304      	movs	r3, #4
 800224a:	617b      	str	r3, [r7, #20]
		sConfig.SingleDiff = ADC_SINGLE_ENDED; /* !!! WILL NOT WORK WITHOUT !!! */
 800224c:	237f      	movs	r3, #127	@ 0x7f
 800224e:	61bb      	str	r3, [r7, #24]
		HAL_ADC_ConfigChannel(hadc, &sConfig);
 8002250:	f107 030c 	add.w	r3, r7, #12
 8002254:	4619      	mov	r1, r3
 8002256:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002258:	f003 fa3a 	bl	80056d0 <HAL_ADC_ConfigChannel>

		// Start ADC conversion
		HAL_ADC_Start(hadc);
 800225c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800225e:	f003 f861 	bl	8005324 <HAL_ADC_Start>

		// Wait until the ADC conversion is done (or a timeout of 100 ms occurs)
		if (HAL_ADC_PollForConversion(hadc, 100) == HAL_OK) {
 8002262:	2164      	movs	r1, #100	@ 0x64
 8002264:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002266:	f003 f94d 	bl	8005504 <HAL_ADC_PollForConversion>
 800226a:	4603      	mov	r3, r0
 800226c:	2b00      	cmp	r3, #0
 800226e:	d10f      	bne.n	8002290 <adc_read_func+0x70>
			//HAL_ADC_Stop(hadc);
			// Return the ADC value
			return (HAL_ADC_GetValue(hadc) * 65535) / 4095; // scale 12 bit value to 16 bit value as expected by modbus specifications
 8002270:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002272:	f003 fa1f 	bl	80056b4 <HAL_ADC_GetValue>
 8002276:	4602      	mov	r2, r0
 8002278:	4613      	mov	r3, r2
 800227a:	041b      	lsls	r3, r3, #16
 800227c:	1a9a      	subs	r2, r3, r2
 800227e:	4b09      	ldr	r3, [pc, #36]	@ (80022a4 <adc_read_func+0x84>)
 8002280:	fba3 1302 	umull	r1, r3, r3, r2
 8002284:	1ad2      	subs	r2, r2, r3
 8002286:	0852      	lsrs	r2, r2, #1
 8002288:	4413      	add	r3, r2
 800228a:	0adb      	lsrs	r3, r3, #11
 800228c:	b29b      	uxth	r3, r3
 800228e:	e003      	b.n	8002298 <adc_read_func+0x78>
		}
		HAL_ADC_Stop(hadc);
 8002290:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002292:	f003 f903 	bl	800549c <HAL_ADC_Stop>
#endif
	return 0;
 8002296:	2300      	movs	r3, #0
}
 8002298:	4618      	mov	r0, r3
 800229a:	3730      	adds	r7, #48	@ 0x30
 800229c:	46bd      	mov	sp, r7
 800229e:	bd80      	pop	{r7, pc}
 80022a0:	20001310 	.word	0x20001310
 80022a4:	00100101 	.word	0x00100101

080022a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	b08e      	sub	sp, #56	@ 0x38
 80022ac:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80022ae:	f002 fba8 	bl	8004a02 <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80022b2:	f000 f933 	bl	800251c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80022b6:	f000 fb37 	bl	8002928 <MX_GPIO_Init>
  MX_DMA_Init();
 80022ba:	f000 fb03 	bl	80028c4 <MX_DMA_Init>
  MX_I2C1_Init();
 80022be:	f000 fa35 	bl	800272c <MX_I2C1_Init>
  MX_USART1_UART_Init();
 80022c2:	f000 fab1 	bl	8002828 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 80022c6:	f000 f975 	bl	80025b4 <MX_ADC1_Init>
  MX_DAC1_Init();
 80022ca:	f000 f9eb 	bl	80026a4 <MX_DAC1_Init>
  MX_USB_Device_Init();
 80022ce:	f00d fe4b 	bl	800ff68 <MX_USB_Device_Init>
  MX_SPI1_Init();
 80022d2:	f000 fa6b 	bl	80027ac <MX_SPI1_Init>
  if (MX_FATFS_Init() != APP_OK) {
 80022d6:	f00c f937 	bl	800e548 <MX_FATFS_Init>
 80022da:	4603      	mov	r3, r0
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d001      	beq.n	80022e4 <main+0x3c>
    Error_Handler();
 80022e0:	f000 fbc0 	bl	8002a64 <Error_Handler>
  }
  /* USER CODE BEGIN 2 */
  // SETUP ---------------------------------------------------------------------------------------//
    // Splash Screen
	display_Setup();
 80022e4:	f7fe ffc8 	bl	8001278 <display_Setup>
	display_Boot();
 80022e8:	f7fe ffcc 	bl	8001284 <display_Boot>

	// Config
	#define DEBOUNCE_DELAY 50 // milliseconds

  	// Communication
    modbus_Setup(0x01); // Set modbus slave address
 80022ec:	2001      	movs	r0, #1
 80022ee:	f000 ff8d 	bl	800320c <modbus_Setup>
  	RS485_Setup(GPIOA, RS485_DIR_Pin); // changed from PA4 to PA8 to not interfere with DAC1
 80022f2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80022f6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80022fa:	f002 f96d 	bl	80045d8 <RS485_Setup>

  	// Initialise Devices
  	I2C_Setup(&hi2c1);
 80022fe:	4877      	ldr	r0, [pc, #476]	@ (80024dc <main+0x234>)
 8002300:	f7ff fa72 	bl	80017e8 <I2C_Setup>
  	INA226_Init(&hi2c1);
 8002304:	4875      	ldr	r0, [pc, #468]	@ (80024dc <main+0x234>)
 8002306:	f7ff fb15 	bl	8001934 <INA226_Init>
  	automation_Init();
 800230a:	f7fe ff23 	bl	8001154 <automation_Init>

  	// Setup Coils [HARDWARE]
  	io_coil_add_channel(GPIOC, DOUT1_Pin);
 800230e:	2110      	movs	r1, #16
 8002310:	4873      	ldr	r0, [pc, #460]	@ (80024e0 <main+0x238>)
 8002312:	f7ff fda5 	bl	8001e60 <io_coil_add_channel>
  	io_coil_add_channel(GPIOB, DOUT2_Pin);
 8002316:	2101      	movs	r1, #1
 8002318:	4872      	ldr	r0, [pc, #456]	@ (80024e4 <main+0x23c>)
 800231a:	f7ff fda1 	bl	8001e60 <io_coil_add_channel>
  	io_coil_add_channel(GPIOB, DOUT3_Pin);
 800231e:	2102      	movs	r1, #2
 8002320:	4870      	ldr	r0, [pc, #448]	@ (80024e4 <main+0x23c>)
 8002322:	f7ff fd9d 	bl	8001e60 <io_coil_add_channel>
  	io_coil_add_channel(GPIOB, DOUT4_Pin);
 8002326:	2104      	movs	r1, #4
 8002328:	486e      	ldr	r0, [pc, #440]	@ (80024e4 <main+0x23c>)
 800232a:	f7ff fd99 	bl	8001e60 <io_coil_add_channel>

  	// Setup Discrete Inputs [HARDWARE]
  	gpio_config discrete_in_0 = {GPIOA, GPIO_PIN_2}; // PA2
 800232e:	4a6e      	ldr	r2, [pc, #440]	@ (80024e8 <main+0x240>)
 8002330:	f107 031c 	add.w	r3, r7, #28
 8002334:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002338:	e883 0003 	stmia.w	r3, {r0, r1}
  	gpio_config discrete_in_1 = {GPIOA, GPIO_PIN_3}; // PA3
 800233c:	4a6b      	ldr	r2, [pc, #428]	@ (80024ec <main+0x244>)
 800233e:	f107 0314 	add.w	r3, r7, #20
 8002342:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002346:	e883 0003 	stmia.w	r3, {r0, r1}
  	gpio_config discrete_in_2 = {GPIOB, GPIO_PIN_13}; // PB13
 800234a:	4a69      	ldr	r2, [pc, #420]	@ (80024f0 <main+0x248>)
 800234c:	f107 030c 	add.w	r3, r7, #12
 8002350:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002354:	e883 0003 	stmia.w	r3, {r0, r1}
  	gpio_config discrete_in_3 = {GPIOB, GPIO_PIN_14}; // PB14
 8002358:	4a66      	ldr	r2, [pc, #408]	@ (80024f4 <main+0x24c>)
 800235a:	1d3b      	adds	r3, r7, #4
 800235c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002360:	e883 0003 	stmia.w	r3, {r0, r1}
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_0);
 8002364:	f107 031c 	add.w	r3, r7, #28
 8002368:	4619      	mov	r1, r3
 800236a:	4863      	ldr	r0, [pc, #396]	@ (80024f8 <main+0x250>)
 800236c:	f7ff fdec 	bl	8001f48 <io_discrete_in_add_channel>
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_1);
 8002370:	f107 0314 	add.w	r3, r7, #20
 8002374:	4619      	mov	r1, r3
 8002376:	4860      	ldr	r0, [pc, #384]	@ (80024f8 <main+0x250>)
 8002378:	f7ff fde6 	bl	8001f48 <io_discrete_in_add_channel>
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_2);
 800237c:	f107 030c 	add.w	r3, r7, #12
 8002380:	4619      	mov	r1, r3
 8002382:	485d      	ldr	r0, [pc, #372]	@ (80024f8 <main+0x250>)
 8002384:	f7ff fde0 	bl	8001f48 <io_discrete_in_add_channel>
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_3);
 8002388:	1d3b      	adds	r3, r7, #4
 800238a:	4619      	mov	r1, r3
 800238c:	485a      	ldr	r0, [pc, #360]	@ (80024f8 <main+0x250>)
 800238e:	f7ff fddb 	bl	8001f48 <io_discrete_in_add_channel>

  	// Setup Holding Registers [HARDWARE]
  	io_holding_reg_add_channel(&hdac1, DAC_CHANNEL_1);
 8002392:	2100      	movs	r1, #0
 8002394:	4859      	ldr	r0, [pc, #356]	@ (80024fc <main+0x254>)
 8002396:	f7ff fe41 	bl	800201c <io_holding_reg_add_channel>
  	io_holding_reg_add_channel(&hdac1, DAC_CHANNEL_2);
 800239a:	2110      	movs	r1, #16
 800239c:	4857      	ldr	r0, [pc, #348]	@ (80024fc <main+0x254>)
 800239e:	f7ff fe3d 	bl	800201c <io_holding_reg_add_channel>


  	// Setup Input register
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_1);
 80023a2:	4957      	ldr	r1, [pc, #348]	@ (8002500 <main+0x258>)
 80023a4:	4857      	ldr	r0, [pc, #348]	@ (8002504 <main+0x25c>)
 80023a6:	f7ff fee5 	bl	8002174 <io_input_reg_add_channel>
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_2);
 80023aa:	4957      	ldr	r1, [pc, #348]	@ (8002508 <main+0x260>)
 80023ac:	4855      	ldr	r0, [pc, #340]	@ (8002504 <main+0x25c>)
 80023ae:	f7ff fee1 	bl	8002174 <io_input_reg_add_channel>
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_11);
 80023b2:	4956      	ldr	r1, [pc, #344]	@ (800250c <main+0x264>)
 80023b4:	4853      	ldr	r0, [pc, #332]	@ (8002504 <main+0x25c>)
 80023b6:	f7ff fedd 	bl	8002174 <io_input_reg_add_channel>
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_14);
 80023ba:	4955      	ldr	r1, [pc, #340]	@ (8002510 <main+0x268>)
 80023bc:	4851      	ldr	r0, [pc, #324]	@ (8002504 <main+0x25c>)
 80023be:	f7ff fed9 	bl	8002174 <io_input_reg_add_channel>

  	// Hardcoded Status input registers (do not remove)
  	io_input_reg_add_channel(INA226_ReadBusVoltageRaw, &hi2c1);
 80023c2:	4946      	ldr	r1, [pc, #280]	@ (80024dc <main+0x234>)
 80023c4:	4853      	ldr	r0, [pc, #332]	@ (8002514 <main+0x26c>)
 80023c6:	f7ff fed5 	bl	8002174 <io_input_reg_add_channel>
  	io_input_reg_add_channel(INA226_ReadCurrentRaw, &hi2c1);
 80023ca:	4944      	ldr	r1, [pc, #272]	@ (80024dc <main+0x234>)
 80023cc:	4852      	ldr	r0, [pc, #328]	@ (8002518 <main+0x270>)
 80023ce:	f7ff fed1 	bl	8002174 <io_input_reg_add_channel>


  	// Flash on-board LED
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_SET);
 80023d2:	2201      	movs	r2, #1
 80023d4:	2140      	movs	r1, #64	@ 0x40
 80023d6:	4842      	ldr	r0, [pc, #264]	@ (80024e0 <main+0x238>)
 80023d8:	f005 f828 	bl	800742c <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 80023dc:	203c      	movs	r0, #60	@ 0x3c
 80023de:	f002 fb81 	bl	8004ae4 <HAL_Delay>
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_RESET);
 80023e2:	2200      	movs	r2, #0
 80023e4:	2140      	movs	r1, #64	@ 0x40
 80023e6:	483e      	ldr	r0, [pc, #248]	@ (80024e0 <main+0x238>)
 80023e8:	f005 f820 	bl	800742c <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 80023ec:	203c      	movs	r0, #60	@ 0x3c
 80023ee:	f002 fb79 	bl	8004ae4 <HAL_Delay>
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_SET);
 80023f2:	2201      	movs	r2, #1
 80023f4:	2140      	movs	r1, #64	@ 0x40
 80023f6:	483a      	ldr	r0, [pc, #232]	@ (80024e0 <main+0x238>)
 80023f8:	f005 f818 	bl	800742c <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 80023fc:	203c      	movs	r0, #60	@ 0x3c
 80023fe:	f002 fb71 	bl	8004ae4 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_RESET);
 8002402:	2200      	movs	r2, #0
 8002404:	2140      	movs	r1, #64	@ 0x40
 8002406:	4836      	ldr	r0, [pc, #216]	@ (80024e0 <main+0x238>)
 8002408:	f005 f810 	bl	800742c <HAL_GPIO_WritePin>

	HAL_Delay(1000);
 800240c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002410:	f002 fb68 	bl	8004ae4 <HAL_Delay>

	// TEMP: ->> needs to be in a timer to update every few seconds for eg TODO
	display_StatusPage();
 8002414:	f7fe ff60 	bl	80012d8 <display_StatusPage>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	uint8_t btn1status = 0;
 8002418:	2300      	movs	r3, #0
 800241a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	uint32_t lastButtonPress = 0;
 800241e:	2300      	movs	r3, #0
 8002420:	633b      	str	r3, [r7, #48]	@ 0x30

	uint32_t loopCounter = 0;
 8002422:	2300      	movs	r3, #0
 8002424:	62fb      	str	r3, [r7, #44]	@ 0x2c
	uint32_t lastTimeTick = HAL_GetTick();  // ms
 8002426:	f002 fb51 	bl	8004acc <HAL_GetTick>
 800242a:	62b8      	str	r0, [r7, #40]	@ 0x28

  while (1)
  {
	  loopCounter++;
 800242c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800242e:	3301      	adds	r3, #1
 8002430:	62fb      	str	r3, [r7, #44]	@ 0x2c

	  /* RS485 Circular Frame Handling BEGIN*/
	  RS485_ProcessPendingFrames();
 8002432:	f002 f9df 	bl	80047f4 <RS485_ProcessPendingFrames>
	  RS485_TransmitPendingFrames();
 8002436:	f002 fa21 	bl	800487c <RS485_TransmitPendingFrames>
	  /* RS485 Circular Frame Handling END*/

	  /* AUTOMATION BEGIN*/
	  automation_Tick();
 800243a:	f7fe fe93 	bl	8001164 <automation_Tick>
	  /* AUTOMATION END*/


	  /* CHECK INPUTS BEGIN*/
	  // Check display button
	  GPIO_PinState btn1 = HAL_GPIO_ReadPin(GPIOC, BTN1_Pin);
 800243e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002442:	4827      	ldr	r0, [pc, #156]	@ (80024e0 <main+0x238>)
 8002444:	f004 ffda 	bl	80073fc <HAL_GPIO_ReadPin>
 8002448:	4603      	mov	r3, r0
 800244a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	  if (btn1 == GPIO_PIN_SET) {
 800244e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002452:	2b01      	cmp	r3, #1
 8002454:	d113      	bne.n	800247e <main+0x1d6>
		  if (btn1status == 0 && (HAL_GetTick() - lastButtonPress) > DEBOUNCE_DELAY) {
 8002456:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800245a:	2b00      	cmp	r3, #0
 800245c:	d116      	bne.n	800248c <main+0x1e4>
 800245e:	f002 fb35 	bl	8004acc <HAL_GetTick>
 8002462:	4602      	mov	r2, r0
 8002464:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002466:	1ad3      	subs	r3, r2, r3
 8002468:	2b32      	cmp	r3, #50	@ 0x32
 800246a:	d90f      	bls.n	800248c <main+0x1e4>
			  display_BtnPress();
 800246c:	f7ff f98a 	bl	8001784 <display_BtnPress>
			  lastButtonPress = HAL_GetTick();
 8002470:	f002 fb2c 	bl	8004acc <HAL_GetTick>
 8002474:	6338      	str	r0, [r7, #48]	@ 0x30
			  btn1status = 1;
 8002476:	2301      	movs	r3, #1
 8002478:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800247c:	e006      	b.n	800248c <main+0x1e4>
		  }
	  } else if (btn1 == GPIO_PIN_RESET) {
 800247e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002482:	2b00      	cmp	r3, #0
 8002484:	d102      	bne.n	800248c <main+0x1e4>
		  btn1status = 0;
 8002486:	2300      	movs	r3, #0
 8002488:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37


	  /* SCHEDULE BEGIN*/

	  // Every second
	  if ((HAL_GetTick() - lastTimeTick) >= 1000 || (HAL_GetTick() < lastTimeTick)) { // wraparound-safe comparison
 800248c:	f002 fb1e 	bl	8004acc <HAL_GetTick>
 8002490:	4602      	mov	r2, r0
 8002492:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002494:	1ad3      	subs	r3, r2, r3
 8002496:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800249a:	d205      	bcs.n	80024a8 <main+0x200>
 800249c:	f002 fb16 	bl	8004acc <HAL_GetTick>
 80024a0:	4602      	mov	r2, r0
 80024a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024a4:	4293      	cmp	r3, r2
 80024a6:	d906      	bls.n	80024b6 <main+0x20e>
		  lastTimeTick = HAL_GetTick();
 80024a8:	f002 fb10 	bl	8004acc <HAL_GetTick>
 80024ac:	62b8      	str	r0, [r7, #40]	@ 0x28
		  loopCounter = 0;
 80024ae:	2300      	movs	r3, #0
 80024b0:	62fb      	str	r3, [r7, #44]	@ 0x2c

		  // Update display
		  display_StatusPage();
 80024b2:	f7fe ff11 	bl	80012d8 <display_StatusPage>
	  }

	  // Every 10 seconds since pressing display button, go to main page
	  if ((HAL_GetTick() - lastButtonPress) >= 10000|| (HAL_GetTick() < lastButtonPress)) { // wraparound-safe comparison
 80024b6:	f002 fb09 	bl	8004acc <HAL_GetTick>
 80024ba:	4602      	mov	r2, r0
 80024bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80024be:	1ad3      	subs	r3, r2, r3
 80024c0:	f242 720f 	movw	r2, #9999	@ 0x270f
 80024c4:	4293      	cmp	r3, r2
 80024c6:	d805      	bhi.n	80024d4 <main+0x22c>
 80024c8:	f002 fb00 	bl	8004acc <HAL_GetTick>
 80024cc:	4602      	mov	r2, r0
 80024ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80024d0:	4293      	cmp	r3, r2
 80024d2:	d9ab      	bls.n	800242c <main+0x184>
		  display_setPage(0);
 80024d4:	2000      	movs	r0, #0
 80024d6:	f7ff f96f 	bl	80017b8 <display_setPage>
  {
 80024da:	e7a7      	b.n	800242c <main+0x184>
 80024dc:	20001390 	.word	0x20001390
 80024e0:	48000800 	.word	0x48000800
 80024e4:	48000400 	.word	0x48000400
 80024e8:	08013778 	.word	0x08013778
 80024ec:	08013780 	.word	0x08013780
 80024f0:	08013788 	.word	0x08013788
 80024f4:	08013790 	.word	0x08013790
 80024f8:	08001ff5 	.word	0x08001ff5
 80024fc:	2000137c 	.word	0x2000137c
 8002500:	04300002 	.word	0x04300002
 8002504:	08002221 	.word	0x08002221
 8002508:	08600004 	.word	0x08600004
 800250c:	2e300800 	.word	0x2e300800
 8002510:	3ac04000 	.word	0x3ac04000
 8002514:	0800196d 	.word	0x0800196d
 8002518:	080019ad 	.word	0x080019ad

0800251c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	b094      	sub	sp, #80	@ 0x50
 8002520:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002522:	f107 0318 	add.w	r3, r7, #24
 8002526:	2238      	movs	r2, #56	@ 0x38
 8002528:	2100      	movs	r1, #0
 800252a:	4618      	mov	r0, r3
 800252c:	f00e fff3 	bl	8011516 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002530:	1d3b      	adds	r3, r7, #4
 8002532:	2200      	movs	r2, #0
 8002534:	601a      	str	r2, [r3, #0]
 8002536:	605a      	str	r2, [r3, #4]
 8002538:	609a      	str	r2, [r3, #8]
 800253a:	60da      	str	r2, [r3, #12]
 800253c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800253e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8002542:	f007 fbdb 	bl	8009cfc <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002546:	2302      	movs	r3, #2
 8002548:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800254a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800254e:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002550:	2340      	movs	r3, #64	@ 0x40
 8002552:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002554:	2302      	movs	r3, #2
 8002556:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002558:	2302      	movs	r3, #2
 800255a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 800255c:	2301      	movs	r3, #1
 800255e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 12;
 8002560:	230c      	movs	r3, #12
 8002562:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002564:	2302      	movs	r3, #2
 8002566:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 8002568:	2304      	movs	r3, #4
 800256a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800256c:	2302      	movs	r3, #2
 800256e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002570:	f107 0318 	add.w	r3, r7, #24
 8002574:	4618      	mov	r0, r3
 8002576:	f007 fc75 	bl	8009e64 <HAL_RCC_OscConfig>
 800257a:	4603      	mov	r3, r0
 800257c:	2b00      	cmp	r3, #0
 800257e:	d001      	beq.n	8002584 <SystemClock_Config+0x68>
  {
    Error_Handler();
 8002580:	f000 fa70 	bl	8002a64 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002584:	230f      	movs	r3, #15
 8002586:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8002588:	2301      	movs	r3, #1
 800258a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800258c:	2300      	movs	r3, #0
 800258e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002590:	2300      	movs	r3, #0
 8002592:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002594:	2300      	movs	r3, #0
 8002596:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002598:	1d3b      	adds	r3, r7, #4
 800259a:	2100      	movs	r1, #0
 800259c:	4618      	mov	r0, r3
 800259e:	f007 ff73 	bl	800a488 <HAL_RCC_ClockConfig>
 80025a2:	4603      	mov	r3, r0
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d001      	beq.n	80025ac <SystemClock_Config+0x90>
  {
    Error_Handler();
 80025a8:	f000 fa5c 	bl	8002a64 <Error_Handler>
  }
}
 80025ac:	bf00      	nop
 80025ae:	3750      	adds	r7, #80	@ 0x50
 80025b0:	46bd      	mov	sp, r7
 80025b2:	bd80      	pop	{r7, pc}

080025b4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80025b4:	b580      	push	{r7, lr}
 80025b6:	b08c      	sub	sp, #48	@ 0x30
 80025b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80025ba:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80025be:	2200      	movs	r2, #0
 80025c0:	601a      	str	r2, [r3, #0]
 80025c2:	605a      	str	r2, [r3, #4]
 80025c4:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80025c6:	1d3b      	adds	r3, r7, #4
 80025c8:	2220      	movs	r2, #32
 80025ca:	2100      	movs	r1, #0
 80025cc:	4618      	mov	r0, r3
 80025ce:	f00e ffa2 	bl	8011516 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80025d2:	4b32      	ldr	r3, [pc, #200]	@ (800269c <MX_ADC1_Init+0xe8>)
 80025d4:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80025d8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80025da:	4b30      	ldr	r3, [pc, #192]	@ (800269c <MX_ADC1_Init+0xe8>)
 80025dc:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80025e0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80025e2:	4b2e      	ldr	r3, [pc, #184]	@ (800269c <MX_ADC1_Init+0xe8>)
 80025e4:	2200      	movs	r2, #0
 80025e6:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80025e8:	4b2c      	ldr	r3, [pc, #176]	@ (800269c <MX_ADC1_Init+0xe8>)
 80025ea:	2200      	movs	r2, #0
 80025ec:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 80025ee:	4b2b      	ldr	r3, [pc, #172]	@ (800269c <MX_ADC1_Init+0xe8>)
 80025f0:	2200      	movs	r2, #0
 80025f2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80025f4:	4b29      	ldr	r3, [pc, #164]	@ (800269c <MX_ADC1_Init+0xe8>)
 80025f6:	2200      	movs	r2, #0
 80025f8:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80025fa:	4b28      	ldr	r3, [pc, #160]	@ (800269c <MX_ADC1_Init+0xe8>)
 80025fc:	2204      	movs	r2, #4
 80025fe:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8002600:	4b26      	ldr	r3, [pc, #152]	@ (800269c <MX_ADC1_Init+0xe8>)
 8002602:	2200      	movs	r2, #0
 8002604:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002606:	4b25      	ldr	r3, [pc, #148]	@ (800269c <MX_ADC1_Init+0xe8>)
 8002608:	2200      	movs	r2, #0
 800260a:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 800260c:	4b23      	ldr	r3, [pc, #140]	@ (800269c <MX_ADC1_Init+0xe8>)
 800260e:	2201      	movs	r2, #1
 8002610:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002612:	4b22      	ldr	r3, [pc, #136]	@ (800269c <MX_ADC1_Init+0xe8>)
 8002614:	2200      	movs	r2, #0
 8002616:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800261a:	4b20      	ldr	r3, [pc, #128]	@ (800269c <MX_ADC1_Init+0xe8>)
 800261c:	2200      	movs	r2, #0
 800261e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002620:	4b1e      	ldr	r3, [pc, #120]	@ (800269c <MX_ADC1_Init+0xe8>)
 8002622:	2200      	movs	r2, #0
 8002624:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002626:	4b1d      	ldr	r3, [pc, #116]	@ (800269c <MX_ADC1_Init+0xe8>)
 8002628:	2200      	movs	r2, #0
 800262a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800262e:	4b1b      	ldr	r3, [pc, #108]	@ (800269c <MX_ADC1_Init+0xe8>)
 8002630:	2200      	movs	r2, #0
 8002632:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8002634:	4b19      	ldr	r3, [pc, #100]	@ (800269c <MX_ADC1_Init+0xe8>)
 8002636:	2200      	movs	r2, #0
 8002638:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800263c:	4817      	ldr	r0, [pc, #92]	@ (800269c <MX_ADC1_Init+0xe8>)
 800263e:	f002 fced 	bl	800501c <HAL_ADC_Init>
 8002642:	4603      	mov	r3, r0
 8002644:	2b00      	cmp	r3, #0
 8002646:	d001      	beq.n	800264c <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8002648:	f000 fa0c 	bl	8002a64 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800264c:	2300      	movs	r3, #0
 800264e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8002650:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002654:	4619      	mov	r1, r3
 8002656:	4811      	ldr	r0, [pc, #68]	@ (800269c <MX_ADC1_Init+0xe8>)
 8002658:	f003 fdf2 	bl	8006240 <HAL_ADCEx_MultiModeConfigChannel>
 800265c:	4603      	mov	r3, r0
 800265e:	2b00      	cmp	r3, #0
 8002660:	d001      	beq.n	8002666 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8002662:	f000 f9ff 	bl	8002a64 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8002666:	4b0e      	ldr	r3, [pc, #56]	@ (80026a0 <MX_ADC1_Init+0xec>)
 8002668:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800266a:	2306      	movs	r3, #6
 800266c:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800266e:	2300      	movs	r3, #0
 8002670:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8002672:	237f      	movs	r3, #127	@ 0x7f
 8002674:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8002676:	2304      	movs	r3, #4
 8002678:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800267a:	2300      	movs	r3, #0
 800267c:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800267e:	1d3b      	adds	r3, r7, #4
 8002680:	4619      	mov	r1, r3
 8002682:	4806      	ldr	r0, [pc, #24]	@ (800269c <MX_ADC1_Init+0xe8>)
 8002684:	f003 f824 	bl	80056d0 <HAL_ADC_ConfigChannel>
 8002688:	4603      	mov	r3, r0
 800268a:	2b00      	cmp	r3, #0
 800268c:	d001      	beq.n	8002692 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 800268e:	f000 f9e9 	bl	8002a64 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002692:	bf00      	nop
 8002694:	3730      	adds	r7, #48	@ 0x30
 8002696:	46bd      	mov	sp, r7
 8002698:	bd80      	pop	{r7, pc}
 800269a:	bf00      	nop
 800269c:	20001310 	.word	0x20001310
 80026a0:	04300002 	.word	0x04300002

080026a4 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 80026a4:	b580      	push	{r7, lr}
 80026a6:	b08c      	sub	sp, #48	@ 0x30
 80026a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80026aa:	463b      	mov	r3, r7
 80026ac:	2230      	movs	r2, #48	@ 0x30
 80026ae:	2100      	movs	r1, #0
 80026b0:	4618      	mov	r0, r3
 80026b2:	f00e ff30 	bl	8011516 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 80026b6:	4b1b      	ldr	r3, [pc, #108]	@ (8002724 <MX_DAC1_Init+0x80>)
 80026b8:	4a1b      	ldr	r2, [pc, #108]	@ (8002728 <MX_DAC1_Init+0x84>)
 80026ba:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 80026bc:	4819      	ldr	r0, [pc, #100]	@ (8002724 <MX_DAC1_Init+0x80>)
 80026be:	f003 ff72 	bl	80065a6 <HAL_DAC_Init>
 80026c2:	4603      	mov	r3, r0
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d001      	beq.n	80026cc <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 80026c8:	f000 f9cc 	bl	8002a64 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 80026cc:	2302      	movs	r3, #2
 80026ce:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 80026d0:	2300      	movs	r3, #0
 80026d2:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 80026d4:	2300      	movs	r3, #0
 80026d6:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 80026d8:	2300      	movs	r3, #0
 80026da:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80026dc:	2300      	movs	r3, #0
 80026de:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 80026e0:	2300      	movs	r3, #0
 80026e2:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80026e4:	2300      	movs	r3, #0
 80026e6:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 80026e8:	2301      	movs	r3, #1
 80026ea:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80026ec:	2300      	movs	r3, #0
 80026ee:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80026f0:	463b      	mov	r3, r7
 80026f2:	2200      	movs	r2, #0
 80026f4:	4619      	mov	r1, r3
 80026f6:	480b      	ldr	r0, [pc, #44]	@ (8002724 <MX_DAC1_Init+0x80>)
 80026f8:	f004 f812 	bl	8006720 <HAL_DAC_ConfigChannel>
 80026fc:	4603      	mov	r3, r0
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d001      	beq.n	8002706 <MX_DAC1_Init+0x62>
  {
    Error_Handler();
 8002702:	f000 f9af 	bl	8002a64 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8002706:	463b      	mov	r3, r7
 8002708:	2210      	movs	r2, #16
 800270a:	4619      	mov	r1, r3
 800270c:	4805      	ldr	r0, [pc, #20]	@ (8002724 <MX_DAC1_Init+0x80>)
 800270e:	f004 f807 	bl	8006720 <HAL_DAC_ConfigChannel>
 8002712:	4603      	mov	r3, r0
 8002714:	2b00      	cmp	r3, #0
 8002716:	d001      	beq.n	800271c <MX_DAC1_Init+0x78>
  {
    Error_Handler();
 8002718:	f000 f9a4 	bl	8002a64 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 800271c:	bf00      	nop
 800271e:	3730      	adds	r7, #48	@ 0x30
 8002720:	46bd      	mov	sp, r7
 8002722:	bd80      	pop	{r7, pc}
 8002724:	2000137c 	.word	0x2000137c
 8002728:	50000800 	.word	0x50000800

0800272c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002730:	4b1b      	ldr	r3, [pc, #108]	@ (80027a0 <MX_I2C1_Init+0x74>)
 8002732:	4a1c      	ldr	r2, [pc, #112]	@ (80027a4 <MX_I2C1_Init+0x78>)
 8002734:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00300617;
 8002736:	4b1a      	ldr	r3, [pc, #104]	@ (80027a0 <MX_I2C1_Init+0x74>)
 8002738:	4a1b      	ldr	r2, [pc, #108]	@ (80027a8 <MX_I2C1_Init+0x7c>)
 800273a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800273c:	4b18      	ldr	r3, [pc, #96]	@ (80027a0 <MX_I2C1_Init+0x74>)
 800273e:	2200      	movs	r2, #0
 8002740:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002742:	4b17      	ldr	r3, [pc, #92]	@ (80027a0 <MX_I2C1_Init+0x74>)
 8002744:	2201      	movs	r2, #1
 8002746:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002748:	4b15      	ldr	r3, [pc, #84]	@ (80027a0 <MX_I2C1_Init+0x74>)
 800274a:	2200      	movs	r2, #0
 800274c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800274e:	4b14      	ldr	r3, [pc, #80]	@ (80027a0 <MX_I2C1_Init+0x74>)
 8002750:	2200      	movs	r2, #0
 8002752:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002754:	4b12      	ldr	r3, [pc, #72]	@ (80027a0 <MX_I2C1_Init+0x74>)
 8002756:	2200      	movs	r2, #0
 8002758:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800275a:	4b11      	ldr	r3, [pc, #68]	@ (80027a0 <MX_I2C1_Init+0x74>)
 800275c:	2200      	movs	r2, #0
 800275e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002760:	4b0f      	ldr	r3, [pc, #60]	@ (80027a0 <MX_I2C1_Init+0x74>)
 8002762:	2200      	movs	r2, #0
 8002764:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002766:	480e      	ldr	r0, [pc, #56]	@ (80027a0 <MX_I2C1_Init+0x74>)
 8002768:	f004 fe78 	bl	800745c <HAL_I2C_Init>
 800276c:	4603      	mov	r3, r0
 800276e:	2b00      	cmp	r3, #0
 8002770:	d001      	beq.n	8002776 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8002772:	f000 f977 	bl	8002a64 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002776:	2100      	movs	r1, #0
 8002778:	4809      	ldr	r0, [pc, #36]	@ (80027a0 <MX_I2C1_Init+0x74>)
 800277a:	f005 fd27 	bl	80081cc <HAL_I2CEx_ConfigAnalogFilter>
 800277e:	4603      	mov	r3, r0
 8002780:	2b00      	cmp	r3, #0
 8002782:	d001      	beq.n	8002788 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002784:	f000 f96e 	bl	8002a64 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002788:	2100      	movs	r1, #0
 800278a:	4805      	ldr	r0, [pc, #20]	@ (80027a0 <MX_I2C1_Init+0x74>)
 800278c:	f005 fd69 	bl	8008262 <HAL_I2CEx_ConfigDigitalFilter>
 8002790:	4603      	mov	r3, r0
 8002792:	2b00      	cmp	r3, #0
 8002794:	d001      	beq.n	800279a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8002796:	f000 f965 	bl	8002a64 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800279a:	bf00      	nop
 800279c:	bd80      	pop	{r7, pc}
 800279e:	bf00      	nop
 80027a0:	20001390 	.word	0x20001390
 80027a4:	40005400 	.word	0x40005400
 80027a8:	00300617 	.word	0x00300617

080027ac <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80027b0:	4b1b      	ldr	r3, [pc, #108]	@ (8002820 <MX_SPI1_Init+0x74>)
 80027b2:	4a1c      	ldr	r2, [pc, #112]	@ (8002824 <MX_SPI1_Init+0x78>)
 80027b4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80027b6:	4b1a      	ldr	r3, [pc, #104]	@ (8002820 <MX_SPI1_Init+0x74>)
 80027b8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80027bc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80027be:	4b18      	ldr	r3, [pc, #96]	@ (8002820 <MX_SPI1_Init+0x74>)
 80027c0:	2200      	movs	r2, #0
 80027c2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 80027c4:	4b16      	ldr	r3, [pc, #88]	@ (8002820 <MX_SPI1_Init+0x74>)
 80027c6:	f44f 7240 	mov.w	r2, #768	@ 0x300
 80027ca:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80027cc:	4b14      	ldr	r3, [pc, #80]	@ (8002820 <MX_SPI1_Init+0x74>)
 80027ce:	2200      	movs	r2, #0
 80027d0:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80027d2:	4b13      	ldr	r3, [pc, #76]	@ (8002820 <MX_SPI1_Init+0x74>)
 80027d4:	2200      	movs	r2, #0
 80027d6:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80027d8:	4b11      	ldr	r3, [pc, #68]	@ (8002820 <MX_SPI1_Init+0x74>)
 80027da:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80027de:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80027e0:	4b0f      	ldr	r3, [pc, #60]	@ (8002820 <MX_SPI1_Init+0x74>)
 80027e2:	2200      	movs	r2, #0
 80027e4:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80027e6:	4b0e      	ldr	r3, [pc, #56]	@ (8002820 <MX_SPI1_Init+0x74>)
 80027e8:	2200      	movs	r2, #0
 80027ea:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80027ec:	4b0c      	ldr	r3, [pc, #48]	@ (8002820 <MX_SPI1_Init+0x74>)
 80027ee:	2200      	movs	r2, #0
 80027f0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80027f2:	4b0b      	ldr	r3, [pc, #44]	@ (8002820 <MX_SPI1_Init+0x74>)
 80027f4:	2200      	movs	r2, #0
 80027f6:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 80027f8:	4b09      	ldr	r3, [pc, #36]	@ (8002820 <MX_SPI1_Init+0x74>)
 80027fa:	2207      	movs	r2, #7
 80027fc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80027fe:	4b08      	ldr	r3, [pc, #32]	@ (8002820 <MX_SPI1_Init+0x74>)
 8002800:	2200      	movs	r2, #0
 8002802:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002804:	4b06      	ldr	r3, [pc, #24]	@ (8002820 <MX_SPI1_Init+0x74>)
 8002806:	2208      	movs	r2, #8
 8002808:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800280a:	4805      	ldr	r0, [pc, #20]	@ (8002820 <MX_SPI1_Init+0x74>)
 800280c:	f008 fa48 	bl	800aca0 <HAL_SPI_Init>
 8002810:	4603      	mov	r3, r0
 8002812:	2b00      	cmp	r3, #0
 8002814:	d001      	beq.n	800281a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8002816:	f000 f925 	bl	8002a64 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800281a:	bf00      	nop
 800281c:	bd80      	pop	{r7, pc}
 800281e:	bf00      	nop
 8002820:	200013e4 	.word	0x200013e4
 8002824:	40013000 	.word	0x40013000

08002828 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800282c:	4b23      	ldr	r3, [pc, #140]	@ (80028bc <MX_USART1_UART_Init+0x94>)
 800282e:	4a24      	ldr	r2, [pc, #144]	@ (80028c0 <MX_USART1_UART_Init+0x98>)
 8002830:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8002832:	4b22      	ldr	r3, [pc, #136]	@ (80028bc <MX_USART1_UART_Init+0x94>)
 8002834:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8002838:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800283a:	4b20      	ldr	r3, [pc, #128]	@ (80028bc <MX_USART1_UART_Init+0x94>)
 800283c:	2200      	movs	r2, #0
 800283e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_2;
 8002840:	4b1e      	ldr	r3, [pc, #120]	@ (80028bc <MX_USART1_UART_Init+0x94>)
 8002842:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002846:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002848:	4b1c      	ldr	r3, [pc, #112]	@ (80028bc <MX_USART1_UART_Init+0x94>)
 800284a:	2200      	movs	r2, #0
 800284c:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800284e:	4b1b      	ldr	r3, [pc, #108]	@ (80028bc <MX_USART1_UART_Init+0x94>)
 8002850:	220c      	movs	r2, #12
 8002852:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002854:	4b19      	ldr	r3, [pc, #100]	@ (80028bc <MX_USART1_UART_Init+0x94>)
 8002856:	2200      	movs	r2, #0
 8002858:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800285a:	4b18      	ldr	r3, [pc, #96]	@ (80028bc <MX_USART1_UART_Init+0x94>)
 800285c:	2200      	movs	r2, #0
 800285e:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002860:	4b16      	ldr	r3, [pc, #88]	@ (80028bc <MX_USART1_UART_Init+0x94>)
 8002862:	2200      	movs	r2, #0
 8002864:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002866:	4b15      	ldr	r3, [pc, #84]	@ (80028bc <MX_USART1_UART_Init+0x94>)
 8002868:	2200      	movs	r2, #0
 800286a:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800286c:	4b13      	ldr	r3, [pc, #76]	@ (80028bc <MX_USART1_UART_Init+0x94>)
 800286e:	2200      	movs	r2, #0
 8002870:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002872:	4812      	ldr	r0, [pc, #72]	@ (80028bc <MX_USART1_UART_Init+0x94>)
 8002874:	f008 fabf 	bl	800adf6 <HAL_UART_Init>
 8002878:	4603      	mov	r3, r0
 800287a:	2b00      	cmp	r3, #0
 800287c:	d001      	beq.n	8002882 <MX_USART1_UART_Init+0x5a>
  {
    Error_Handler();
 800287e:	f000 f8f1 	bl	8002a64 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002882:	2100      	movs	r1, #0
 8002884:	480d      	ldr	r0, [pc, #52]	@ (80028bc <MX_USART1_UART_Init+0x94>)
 8002886:	f009 fea8 	bl	800c5da <HAL_UARTEx_SetTxFifoThreshold>
 800288a:	4603      	mov	r3, r0
 800288c:	2b00      	cmp	r3, #0
 800288e:	d001      	beq.n	8002894 <MX_USART1_UART_Init+0x6c>
  {
    Error_Handler();
 8002890:	f000 f8e8 	bl	8002a64 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002894:	2100      	movs	r1, #0
 8002896:	4809      	ldr	r0, [pc, #36]	@ (80028bc <MX_USART1_UART_Init+0x94>)
 8002898:	f009 fedd 	bl	800c656 <HAL_UARTEx_SetRxFifoThreshold>
 800289c:	4603      	mov	r3, r0
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d001      	beq.n	80028a6 <MX_USART1_UART_Init+0x7e>
  {
    Error_Handler();
 80028a2:	f000 f8df 	bl	8002a64 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80028a6:	4805      	ldr	r0, [pc, #20]	@ (80028bc <MX_USART1_UART_Init+0x94>)
 80028a8:	f009 fe5e 	bl	800c568 <HAL_UARTEx_DisableFifoMode>
 80028ac:	4603      	mov	r3, r0
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d001      	beq.n	80028b6 <MX_USART1_UART_Init+0x8e>
  {
    Error_Handler();
 80028b2:	f000 f8d7 	bl	8002a64 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80028b6:	bf00      	nop
 80028b8:	bd80      	pop	{r7, pc}
 80028ba:	bf00      	nop
 80028bc:	20001448 	.word	0x20001448
 80028c0:	40013800 	.word	0x40013800

080028c4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80028c4:	b580      	push	{r7, lr}
 80028c6:	b082      	sub	sp, #8
 80028c8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80028ca:	4b16      	ldr	r3, [pc, #88]	@ (8002924 <MX_DMA_Init+0x60>)
 80028cc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80028ce:	4a15      	ldr	r2, [pc, #84]	@ (8002924 <MX_DMA_Init+0x60>)
 80028d0:	f043 0304 	orr.w	r3, r3, #4
 80028d4:	6493      	str	r3, [r2, #72]	@ 0x48
 80028d6:	4b13      	ldr	r3, [pc, #76]	@ (8002924 <MX_DMA_Init+0x60>)
 80028d8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80028da:	f003 0304 	and.w	r3, r3, #4
 80028de:	607b      	str	r3, [r7, #4]
 80028e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80028e2:	4b10      	ldr	r3, [pc, #64]	@ (8002924 <MX_DMA_Init+0x60>)
 80028e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80028e6:	4a0f      	ldr	r2, [pc, #60]	@ (8002924 <MX_DMA_Init+0x60>)
 80028e8:	f043 0301 	orr.w	r3, r3, #1
 80028ec:	6493      	str	r3, [r2, #72]	@ 0x48
 80028ee:	4b0d      	ldr	r3, [pc, #52]	@ (8002924 <MX_DMA_Init+0x60>)
 80028f0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80028f2:	f003 0301 	and.w	r3, r3, #1
 80028f6:	603b      	str	r3, [r7, #0]
 80028f8:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80028fa:	2200      	movs	r2, #0
 80028fc:	2100      	movs	r1, #0
 80028fe:	200b      	movs	r0, #11
 8002900:	f003 fe1d 	bl	800653e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002904:	200b      	movs	r0, #11
 8002906:	f003 fe34 	bl	8006572 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 800290a:	2200      	movs	r2, #0
 800290c:	2100      	movs	r1, #0
 800290e:	200c      	movs	r0, #12
 8002910:	f003 fe15 	bl	800653e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8002914:	200c      	movs	r0, #12
 8002916:	f003 fe2c 	bl	8006572 <HAL_NVIC_EnableIRQ>

}
 800291a:	bf00      	nop
 800291c:	3708      	adds	r7, #8
 800291e:	46bd      	mov	sp, r7
 8002920:	bd80      	pop	{r7, pc}
 8002922:	bf00      	nop
 8002924:	40021000 	.word	0x40021000

08002928 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002928:	b580      	push	{r7, lr}
 800292a:	b088      	sub	sp, #32
 800292c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800292e:	f107 030c 	add.w	r3, r7, #12
 8002932:	2200      	movs	r2, #0
 8002934:	601a      	str	r2, [r3, #0]
 8002936:	605a      	str	r2, [r3, #4]
 8002938:	609a      	str	r2, [r3, #8]
 800293a:	60da      	str	r2, [r3, #12]
 800293c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800293e:	4b46      	ldr	r3, [pc, #280]	@ (8002a58 <MX_GPIO_Init+0x130>)
 8002940:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002942:	4a45      	ldr	r2, [pc, #276]	@ (8002a58 <MX_GPIO_Init+0x130>)
 8002944:	f043 0304 	orr.w	r3, r3, #4
 8002948:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800294a:	4b43      	ldr	r3, [pc, #268]	@ (8002a58 <MX_GPIO_Init+0x130>)
 800294c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800294e:	f003 0304 	and.w	r3, r3, #4
 8002952:	60bb      	str	r3, [r7, #8]
 8002954:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002956:	4b40      	ldr	r3, [pc, #256]	@ (8002a58 <MX_GPIO_Init+0x130>)
 8002958:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800295a:	4a3f      	ldr	r2, [pc, #252]	@ (8002a58 <MX_GPIO_Init+0x130>)
 800295c:	f043 0301 	orr.w	r3, r3, #1
 8002960:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002962:	4b3d      	ldr	r3, [pc, #244]	@ (8002a58 <MX_GPIO_Init+0x130>)
 8002964:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002966:	f003 0301 	and.w	r3, r3, #1
 800296a:	607b      	str	r3, [r7, #4]
 800296c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800296e:	4b3a      	ldr	r3, [pc, #232]	@ (8002a58 <MX_GPIO_Init+0x130>)
 8002970:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002972:	4a39      	ldr	r2, [pc, #228]	@ (8002a58 <MX_GPIO_Init+0x130>)
 8002974:	f043 0302 	orr.w	r3, r3, #2
 8002978:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800297a:	4b37      	ldr	r3, [pc, #220]	@ (8002a58 <MX_GPIO_Init+0x130>)
 800297c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800297e:	f003 0302 	and.w	r3, r3, #2
 8002982:	603b      	str	r3, [r7, #0]
 8002984:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, DOUT1_Pin|LED_Pin, GPIO_PIN_RESET);
 8002986:	2200      	movs	r2, #0
 8002988:	2150      	movs	r1, #80	@ 0x50
 800298a:	4834      	ldr	r0, [pc, #208]	@ (8002a5c <MX_GPIO_Init+0x134>)
 800298c:	f004 fd4e 	bl	800742c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DOUT2_Pin|DOUT3_Pin|DOUT4_Pin, GPIO_PIN_RESET);
 8002990:	2200      	movs	r2, #0
 8002992:	2107      	movs	r1, #7
 8002994:	4832      	ldr	r0, [pc, #200]	@ (8002a60 <MX_GPIO_Init+0x138>)
 8002996:	f004 fd49 	bl	800742c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RS485_DIR_Pin|SD_CS_Pin, GPIO_PIN_RESET);
 800299a:	2200      	movs	r2, #0
 800299c:	f44f 4182 	mov.w	r1, #16640	@ 0x4100
 80029a0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80029a4:	f004 fd42 	bl	800742c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BTN1_Pin */
  GPIO_InitStruct.Pin = BTN1_Pin;
 80029a8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80029ac:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80029ae:	2300      	movs	r3, #0
 80029b0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80029b2:	2302      	movs	r3, #2
 80029b4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BTN1_GPIO_Port, &GPIO_InitStruct);
 80029b6:	f107 030c 	add.w	r3, r7, #12
 80029ba:	4619      	mov	r1, r3
 80029bc:	4827      	ldr	r0, [pc, #156]	@ (8002a5c <MX_GPIO_Init+0x134>)
 80029be:	f004 fb9b 	bl	80070f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIN1_Pin DIN2_Pin BTN2_Pin */
  GPIO_InitStruct.Pin = DIN1_Pin|DIN2_Pin|BTN2_Pin;
 80029c2:	f242 030c 	movw	r3, #8204	@ 0x200c
 80029c6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80029c8:	2300      	movs	r3, #0
 80029ca:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029cc:	2300      	movs	r3, #0
 80029ce:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029d0:	f107 030c 	add.w	r3, r7, #12
 80029d4:	4619      	mov	r1, r3
 80029d6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80029da:	f004 fb8d 	bl	80070f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : DOUT1_Pin LED_Pin */
  GPIO_InitStruct.Pin = DOUT1_Pin|LED_Pin;
 80029de:	2350      	movs	r3, #80	@ 0x50
 80029e0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029e2:	2301      	movs	r3, #1
 80029e4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029e6:	2300      	movs	r3, #0
 80029e8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029ea:	2300      	movs	r3, #0
 80029ec:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80029ee:	f107 030c 	add.w	r3, r7, #12
 80029f2:	4619      	mov	r1, r3
 80029f4:	4819      	ldr	r0, [pc, #100]	@ (8002a5c <MX_GPIO_Init+0x134>)
 80029f6:	f004 fb7f 	bl	80070f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : DOUT2_Pin DOUT3_Pin DOUT4_Pin */
  GPIO_InitStruct.Pin = DOUT2_Pin|DOUT3_Pin|DOUT4_Pin;
 80029fa:	2307      	movs	r3, #7
 80029fc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029fe:	2301      	movs	r3, #1
 8002a00:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a02:	2300      	movs	r3, #0
 8002a04:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a06:	2300      	movs	r3, #0
 8002a08:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a0a:	f107 030c 	add.w	r3, r7, #12
 8002a0e:	4619      	mov	r1, r3
 8002a10:	4813      	ldr	r0, [pc, #76]	@ (8002a60 <MX_GPIO_Init+0x138>)
 8002a12:	f004 fb71 	bl	80070f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIN3_Pin DIN4_Pin */
  GPIO_InitStruct.Pin = DIN3_Pin|DIN4_Pin;
 8002a16:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8002a1a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a1c:	2300      	movs	r3, #0
 8002a1e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a20:	2300      	movs	r3, #0
 8002a22:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a24:	f107 030c 	add.w	r3, r7, #12
 8002a28:	4619      	mov	r1, r3
 8002a2a:	480d      	ldr	r0, [pc, #52]	@ (8002a60 <MX_GPIO_Init+0x138>)
 8002a2c:	f004 fb64 	bl	80070f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : RS485_DIR_Pin SD_CS_Pin */
  GPIO_InitStruct.Pin = RS485_DIR_Pin|SD_CS_Pin;
 8002a30:	f44f 4382 	mov.w	r3, #16640	@ 0x4100
 8002a34:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a36:	2301      	movs	r3, #1
 8002a38:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a3a:	2300      	movs	r3, #0
 8002a3c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a3e:	2300      	movs	r3, #0
 8002a40:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a42:	f107 030c 	add.w	r3, r7, #12
 8002a46:	4619      	mov	r1, r3
 8002a48:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002a4c:	f004 fb54 	bl	80070f8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002a50:	bf00      	nop
 8002a52:	3720      	adds	r7, #32
 8002a54:	46bd      	mov	sp, r7
 8002a56:	bd80      	pop	{r7, pc}
 8002a58:	40021000 	.word	0x40021000
 8002a5c:	48000800 	.word	0x48000800
 8002a60:	48000400 	.word	0x48000400

08002a64 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002a64:	b480      	push	{r7}
 8002a66:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002a68:	b672      	cpsid	i
}
 8002a6a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002a6c:	bf00      	nop
 8002a6e:	e7fd      	b.n	8002a6c <Error_Handler+0x8>

08002a70 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002a70:	b580      	push	{r7, lr}
 8002a72:	b082      	sub	sp, #8
 8002a74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a76:	4b0f      	ldr	r3, [pc, #60]	@ (8002ab4 <HAL_MspInit+0x44>)
 8002a78:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a7a:	4a0e      	ldr	r2, [pc, #56]	@ (8002ab4 <HAL_MspInit+0x44>)
 8002a7c:	f043 0301 	orr.w	r3, r3, #1
 8002a80:	6613      	str	r3, [r2, #96]	@ 0x60
 8002a82:	4b0c      	ldr	r3, [pc, #48]	@ (8002ab4 <HAL_MspInit+0x44>)
 8002a84:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a86:	f003 0301 	and.w	r3, r3, #1
 8002a8a:	607b      	str	r3, [r7, #4]
 8002a8c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002a8e:	4b09      	ldr	r3, [pc, #36]	@ (8002ab4 <HAL_MspInit+0x44>)
 8002a90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a92:	4a08      	ldr	r2, [pc, #32]	@ (8002ab4 <HAL_MspInit+0x44>)
 8002a94:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002a98:	6593      	str	r3, [r2, #88]	@ 0x58
 8002a9a:	4b06      	ldr	r3, [pc, #24]	@ (8002ab4 <HAL_MspInit+0x44>)
 8002a9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a9e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002aa2:	603b      	str	r3, [r7, #0]
 8002aa4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8002aa6:	f007 f9cd 	bl	8009e44 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002aaa:	bf00      	nop
 8002aac:	3708      	adds	r7, #8
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	bd80      	pop	{r7, pc}
 8002ab2:	bf00      	nop
 8002ab4:	40021000 	.word	0x40021000

08002ab8 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	b09c      	sub	sp, #112	@ 0x70
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ac0:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	601a      	str	r2, [r3, #0]
 8002ac8:	605a      	str	r2, [r3, #4]
 8002aca:	609a      	str	r2, [r3, #8]
 8002acc:	60da      	str	r2, [r3, #12]
 8002ace:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002ad0:	f107 0318 	add.w	r3, r7, #24
 8002ad4:	2244      	movs	r2, #68	@ 0x44
 8002ad6:	2100      	movs	r1, #0
 8002ad8:	4618      	mov	r0, r3
 8002ada:	f00e fd1c 	bl	8011516 <memset>
  if(hadc->Instance==ADC1)
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002ae6:	d14d      	bne.n	8002b84 <HAL_ADC_MspInit+0xcc>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8002ae8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002aec:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8002aee:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8002af2:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002af4:	f107 0318 	add.w	r3, r7, #24
 8002af8:	4618      	mov	r0, r3
 8002afa:	f007 fee1 	bl	800a8c0 <HAL_RCCEx_PeriphCLKConfig>
 8002afe:	4603      	mov	r3, r0
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d001      	beq.n	8002b08 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8002b04:	f7ff ffae 	bl	8002a64 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8002b08:	4b20      	ldr	r3, [pc, #128]	@ (8002b8c <HAL_ADC_MspInit+0xd4>)
 8002b0a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b0c:	4a1f      	ldr	r2, [pc, #124]	@ (8002b8c <HAL_ADC_MspInit+0xd4>)
 8002b0e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002b12:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002b14:	4b1d      	ldr	r3, [pc, #116]	@ (8002b8c <HAL_ADC_MspInit+0xd4>)
 8002b16:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b18:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002b1c:	617b      	str	r3, [r7, #20]
 8002b1e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b20:	4b1a      	ldr	r3, [pc, #104]	@ (8002b8c <HAL_ADC_MspInit+0xd4>)
 8002b22:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b24:	4a19      	ldr	r2, [pc, #100]	@ (8002b8c <HAL_ADC_MspInit+0xd4>)
 8002b26:	f043 0301 	orr.w	r3, r3, #1
 8002b2a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002b2c:	4b17      	ldr	r3, [pc, #92]	@ (8002b8c <HAL_ADC_MspInit+0xd4>)
 8002b2e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b30:	f003 0301 	and.w	r3, r3, #1
 8002b34:	613b      	str	r3, [r7, #16]
 8002b36:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b38:	4b14      	ldr	r3, [pc, #80]	@ (8002b8c <HAL_ADC_MspInit+0xd4>)
 8002b3a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b3c:	4a13      	ldr	r2, [pc, #76]	@ (8002b8c <HAL_ADC_MspInit+0xd4>)
 8002b3e:	f043 0302 	orr.w	r3, r3, #2
 8002b42:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002b44:	4b11      	ldr	r3, [pc, #68]	@ (8002b8c <HAL_ADC_MspInit+0xd4>)
 8002b46:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b48:	f003 0302 	and.w	r3, r3, #2
 8002b4c:	60fb      	str	r3, [r7, #12]
 8002b4e:	68fb      	ldr	r3, [r7, #12]
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    PB11     ------> ADC1_IN14
    PB12     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = AIN1_Pin|AIN2_Pin;
 8002b50:	2303      	movs	r3, #3
 8002b52:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002b54:	2303      	movs	r3, #3
 8002b56:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b58:	2300      	movs	r3, #0
 8002b5a:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b5c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002b60:	4619      	mov	r1, r3
 8002b62:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002b66:	f004 fac7 	bl	80070f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = AIN4_Pin|AIN3_Pin;
 8002b6a:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8002b6e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002b70:	2303      	movs	r3, #3
 8002b72:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b74:	2300      	movs	r3, #0
 8002b76:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b78:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002b7c:	4619      	mov	r1, r3
 8002b7e:	4804      	ldr	r0, [pc, #16]	@ (8002b90 <HAL_ADC_MspInit+0xd8>)
 8002b80:	f004 faba 	bl	80070f8 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8002b84:	bf00      	nop
 8002b86:	3770      	adds	r7, #112	@ 0x70
 8002b88:	46bd      	mov	sp, r7
 8002b8a:	bd80      	pop	{r7, pc}
 8002b8c:	40021000 	.word	0x40021000
 8002b90:	48000400 	.word	0x48000400

08002b94 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8002b94:	b580      	push	{r7, lr}
 8002b96:	b08a      	sub	sp, #40	@ 0x28
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b9c:	f107 0314 	add.w	r3, r7, #20
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	601a      	str	r2, [r3, #0]
 8002ba4:	605a      	str	r2, [r3, #4]
 8002ba6:	609a      	str	r2, [r3, #8]
 8002ba8:	60da      	str	r2, [r3, #12]
 8002baa:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	4a15      	ldr	r2, [pc, #84]	@ (8002c08 <HAL_DAC_MspInit+0x74>)
 8002bb2:	4293      	cmp	r3, r2
 8002bb4:	d124      	bne.n	8002c00 <HAL_DAC_MspInit+0x6c>
  {
    /* USER CODE BEGIN DAC1_MspInit 0 */

    /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8002bb6:	4b15      	ldr	r3, [pc, #84]	@ (8002c0c <HAL_DAC_MspInit+0x78>)
 8002bb8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002bba:	4a14      	ldr	r2, [pc, #80]	@ (8002c0c <HAL_DAC_MspInit+0x78>)
 8002bbc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002bc0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002bc2:	4b12      	ldr	r3, [pc, #72]	@ (8002c0c <HAL_DAC_MspInit+0x78>)
 8002bc4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002bc6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002bca:	613b      	str	r3, [r7, #16]
 8002bcc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002bce:	4b0f      	ldr	r3, [pc, #60]	@ (8002c0c <HAL_DAC_MspInit+0x78>)
 8002bd0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002bd2:	4a0e      	ldr	r2, [pc, #56]	@ (8002c0c <HAL_DAC_MspInit+0x78>)
 8002bd4:	f043 0301 	orr.w	r3, r3, #1
 8002bd8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002bda:	4b0c      	ldr	r3, [pc, #48]	@ (8002c0c <HAL_DAC_MspInit+0x78>)
 8002bdc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002bde:	f003 0301 	and.w	r3, r3, #1
 8002be2:	60fb      	str	r3, [r7, #12]
 8002be4:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2
    */
    GPIO_InitStruct.Pin = AOUT1_Pin|AOUT2_Pin;
 8002be6:	2330      	movs	r3, #48	@ 0x30
 8002be8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002bea:	2303      	movs	r3, #3
 8002bec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bee:	2300      	movs	r3, #0
 8002bf0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bf2:	f107 0314 	add.w	r3, r7, #20
 8002bf6:	4619      	mov	r1, r3
 8002bf8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002bfc:	f004 fa7c 	bl	80070f8 <HAL_GPIO_Init>

    /* USER CODE END DAC1_MspInit 1 */

  }

}
 8002c00:	bf00      	nop
 8002c02:	3728      	adds	r7, #40	@ 0x28
 8002c04:	46bd      	mov	sp, r7
 8002c06:	bd80      	pop	{r7, pc}
 8002c08:	50000800 	.word	0x50000800
 8002c0c:	40021000 	.word	0x40021000

08002c10 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	b09c      	sub	sp, #112	@ 0x70
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c18:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	601a      	str	r2, [r3, #0]
 8002c20:	605a      	str	r2, [r3, #4]
 8002c22:	609a      	str	r2, [r3, #8]
 8002c24:	60da      	str	r2, [r3, #12]
 8002c26:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002c28:	f107 0318 	add.w	r3, r7, #24
 8002c2c:	2244      	movs	r2, #68	@ 0x44
 8002c2e:	2100      	movs	r1, #0
 8002c30:	4618      	mov	r0, r3
 8002c32:	f00e fc70 	bl	8011516 <memset>
  if(hi2c->Instance==I2C1)
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	4a2d      	ldr	r2, [pc, #180]	@ (8002cf0 <HAL_I2C_MspInit+0xe0>)
 8002c3c:	4293      	cmp	r3, r2
 8002c3e:	d153      	bne.n	8002ce8 <HAL_I2C_MspInit+0xd8>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002c40:	2340      	movs	r3, #64	@ 0x40
 8002c42:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002c44:	2300      	movs	r3, #0
 8002c46:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002c48:	f107 0318 	add.w	r3, r7, #24
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	f007 fe37 	bl	800a8c0 <HAL_RCCEx_PeriphCLKConfig>
 8002c52:	4603      	mov	r3, r0
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d001      	beq.n	8002c5c <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8002c58:	f7ff ff04 	bl	8002a64 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c5c:	4b25      	ldr	r3, [pc, #148]	@ (8002cf4 <HAL_I2C_MspInit+0xe4>)
 8002c5e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c60:	4a24      	ldr	r2, [pc, #144]	@ (8002cf4 <HAL_I2C_MspInit+0xe4>)
 8002c62:	f043 0301 	orr.w	r3, r3, #1
 8002c66:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002c68:	4b22      	ldr	r3, [pc, #136]	@ (8002cf4 <HAL_I2C_MspInit+0xe4>)
 8002c6a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c6c:	f003 0301 	and.w	r3, r3, #1
 8002c70:	617b      	str	r3, [r7, #20]
 8002c72:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c74:	4b1f      	ldr	r3, [pc, #124]	@ (8002cf4 <HAL_I2C_MspInit+0xe4>)
 8002c76:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c78:	4a1e      	ldr	r2, [pc, #120]	@ (8002cf4 <HAL_I2C_MspInit+0xe4>)
 8002c7a:	f043 0302 	orr.w	r3, r3, #2
 8002c7e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002c80:	4b1c      	ldr	r3, [pc, #112]	@ (8002cf4 <HAL_I2C_MspInit+0xe4>)
 8002c82:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c84:	f003 0302 	and.w	r3, r3, #2
 8002c88:	613b      	str	r3, [r7, #16]
 8002c8a:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002c8c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002c90:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002c92:	2312      	movs	r3, #18
 8002c94:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c96:	2300      	movs	r3, #0
 8002c98:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002c9e:	2304      	movs	r3, #4
 8002ca0:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ca2:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002ca6:	4619      	mov	r1, r3
 8002ca8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002cac:	f004 fa24 	bl	80070f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002cb0:	2380      	movs	r3, #128	@ 0x80
 8002cb2:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002cb4:	2312      	movs	r3, #18
 8002cb6:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cb8:	2300      	movs	r3, #0
 8002cba:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cbc:	2300      	movs	r3, #0
 8002cbe:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002cc0:	2304      	movs	r3, #4
 8002cc2:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002cc4:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002cc8:	4619      	mov	r1, r3
 8002cca:	480b      	ldr	r0, [pc, #44]	@ (8002cf8 <HAL_I2C_MspInit+0xe8>)
 8002ccc:	f004 fa14 	bl	80070f8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002cd0:	4b08      	ldr	r3, [pc, #32]	@ (8002cf4 <HAL_I2C_MspInit+0xe4>)
 8002cd2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cd4:	4a07      	ldr	r2, [pc, #28]	@ (8002cf4 <HAL_I2C_MspInit+0xe4>)
 8002cd6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002cda:	6593      	str	r3, [r2, #88]	@ 0x58
 8002cdc:	4b05      	ldr	r3, [pc, #20]	@ (8002cf4 <HAL_I2C_MspInit+0xe4>)
 8002cde:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ce0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002ce4:	60fb      	str	r3, [r7, #12]
 8002ce6:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002ce8:	bf00      	nop
 8002cea:	3770      	adds	r7, #112	@ 0x70
 8002cec:	46bd      	mov	sp, r7
 8002cee:	bd80      	pop	{r7, pc}
 8002cf0:	40005400 	.word	0x40005400
 8002cf4:	40021000 	.word	0x40021000
 8002cf8:	48000400 	.word	0x48000400

08002cfc <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	b08a      	sub	sp, #40	@ 0x28
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d04:	f107 0314 	add.w	r3, r7, #20
 8002d08:	2200      	movs	r2, #0
 8002d0a:	601a      	str	r2, [r3, #0]
 8002d0c:	605a      	str	r2, [r3, #4]
 8002d0e:	609a      	str	r2, [r3, #8]
 8002d10:	60da      	str	r2, [r3, #12]
 8002d12:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	4a25      	ldr	r2, [pc, #148]	@ (8002db0 <HAL_SPI_MspInit+0xb4>)
 8002d1a:	4293      	cmp	r3, r2
 8002d1c:	d144      	bne.n	8002da8 <HAL_SPI_MspInit+0xac>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002d1e:	4b25      	ldr	r3, [pc, #148]	@ (8002db4 <HAL_SPI_MspInit+0xb8>)
 8002d20:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002d22:	4a24      	ldr	r2, [pc, #144]	@ (8002db4 <HAL_SPI_MspInit+0xb8>)
 8002d24:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002d28:	6613      	str	r3, [r2, #96]	@ 0x60
 8002d2a:	4b22      	ldr	r3, [pc, #136]	@ (8002db4 <HAL_SPI_MspInit+0xb8>)
 8002d2c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002d2e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002d32:	613b      	str	r3, [r7, #16]
 8002d34:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d36:	4b1f      	ldr	r3, [pc, #124]	@ (8002db4 <HAL_SPI_MspInit+0xb8>)
 8002d38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d3a:	4a1e      	ldr	r2, [pc, #120]	@ (8002db4 <HAL_SPI_MspInit+0xb8>)
 8002d3c:	f043 0301 	orr.w	r3, r3, #1
 8002d40:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002d42:	4b1c      	ldr	r3, [pc, #112]	@ (8002db4 <HAL_SPI_MspInit+0xb8>)
 8002d44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d46:	f003 0301 	and.w	r3, r3, #1
 8002d4a:	60fb      	str	r3, [r7, #12]
 8002d4c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d4e:	4b19      	ldr	r3, [pc, #100]	@ (8002db4 <HAL_SPI_MspInit+0xb8>)
 8002d50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d52:	4a18      	ldr	r2, [pc, #96]	@ (8002db4 <HAL_SPI_MspInit+0xb8>)
 8002d54:	f043 0302 	orr.w	r3, r3, #2
 8002d58:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002d5a:	4b16      	ldr	r3, [pc, #88]	@ (8002db4 <HAL_SPI_MspInit+0xb8>)
 8002d5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d5e:	f003 0302 	and.w	r3, r3, #2
 8002d62:	60bb      	str	r3, [r7, #8]
 8002d64:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002d66:	23c0      	movs	r3, #192	@ 0xc0
 8002d68:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d6a:	2302      	movs	r3, #2
 8002d6c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d6e:	2300      	movs	r3, #0
 8002d70:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d72:	2300      	movs	r3, #0
 8002d74:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002d76:	2305      	movs	r3, #5
 8002d78:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d7a:	f107 0314 	add.w	r3, r7, #20
 8002d7e:	4619      	mov	r1, r3
 8002d80:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002d84:	f004 f9b8 	bl	80070f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002d88:	2308      	movs	r3, #8
 8002d8a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d8c:	2302      	movs	r3, #2
 8002d8e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d90:	2300      	movs	r3, #0
 8002d92:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d94:	2300      	movs	r3, #0
 8002d96:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002d98:	2305      	movs	r3, #5
 8002d9a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d9c:	f107 0314 	add.w	r3, r7, #20
 8002da0:	4619      	mov	r1, r3
 8002da2:	4805      	ldr	r0, [pc, #20]	@ (8002db8 <HAL_SPI_MspInit+0xbc>)
 8002da4:	f004 f9a8 	bl	80070f8 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8002da8:	bf00      	nop
 8002daa:	3728      	adds	r7, #40	@ 0x28
 8002dac:	46bd      	mov	sp, r7
 8002dae:	bd80      	pop	{r7, pc}
 8002db0:	40013000 	.word	0x40013000
 8002db4:	40021000 	.word	0x40021000
 8002db8:	48000400 	.word	0x48000400

08002dbc <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002dbc:	b580      	push	{r7, lr}
 8002dbe:	b09a      	sub	sp, #104	@ 0x68
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002dc4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002dc8:	2200      	movs	r2, #0
 8002dca:	601a      	str	r2, [r3, #0]
 8002dcc:	605a      	str	r2, [r3, #4]
 8002dce:	609a      	str	r2, [r3, #8]
 8002dd0:	60da      	str	r2, [r3, #12]
 8002dd2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002dd4:	f107 0310 	add.w	r3, r7, #16
 8002dd8:	2244      	movs	r2, #68	@ 0x44
 8002dda:	2100      	movs	r1, #0
 8002ddc:	4618      	mov	r0, r3
 8002dde:	f00e fb9a 	bl	8011516 <memset>
  if(huart->Instance==USART1)
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	4a4d      	ldr	r2, [pc, #308]	@ (8002f1c <HAL_UART_MspInit+0x160>)
 8002de8:	4293      	cmp	r3, r2
 8002dea:	f040 8093 	bne.w	8002f14 <HAL_UART_MspInit+0x158>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002dee:	2301      	movs	r3, #1
 8002df0:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002df2:	2300      	movs	r3, #0
 8002df4:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002df6:	f107 0310 	add.w	r3, r7, #16
 8002dfa:	4618      	mov	r0, r3
 8002dfc:	f007 fd60 	bl	800a8c0 <HAL_RCCEx_PeriphCLKConfig>
 8002e00:	4603      	mov	r3, r0
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d001      	beq.n	8002e0a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8002e06:	f7ff fe2d 	bl	8002a64 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002e0a:	4b45      	ldr	r3, [pc, #276]	@ (8002f20 <HAL_UART_MspInit+0x164>)
 8002e0c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e0e:	4a44      	ldr	r2, [pc, #272]	@ (8002f20 <HAL_UART_MspInit+0x164>)
 8002e10:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002e14:	6613      	str	r3, [r2, #96]	@ 0x60
 8002e16:	4b42      	ldr	r3, [pc, #264]	@ (8002f20 <HAL_UART_MspInit+0x164>)
 8002e18:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e1a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002e1e:	60fb      	str	r3, [r7, #12]
 8002e20:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e22:	4b3f      	ldr	r3, [pc, #252]	@ (8002f20 <HAL_UART_MspInit+0x164>)
 8002e24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e26:	4a3e      	ldr	r2, [pc, #248]	@ (8002f20 <HAL_UART_MspInit+0x164>)
 8002e28:	f043 0301 	orr.w	r3, r3, #1
 8002e2c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002e2e:	4b3c      	ldr	r3, [pc, #240]	@ (8002f20 <HAL_UART_MspInit+0x164>)
 8002e30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e32:	f003 0301 	and.w	r3, r3, #1
 8002e36:	60bb      	str	r3, [r7, #8]
 8002e38:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = RS485_TX_Pin|RS485_RX_Pin;
 8002e3a:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002e3e:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e40:	2302      	movs	r3, #2
 8002e42:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e44:	2300      	movs	r3, #0
 8002e46:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e48:	2300      	movs	r3, #0
 8002e4a:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002e4c:	2307      	movs	r3, #7
 8002e4e:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e50:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002e54:	4619      	mov	r1, r3
 8002e56:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002e5a:	f004 f94d 	bl	80070f8 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel1;
 8002e5e:	4b31      	ldr	r3, [pc, #196]	@ (8002f24 <HAL_UART_MspInit+0x168>)
 8002e60:	4a31      	ldr	r2, [pc, #196]	@ (8002f28 <HAL_UART_MspInit+0x16c>)
 8002e62:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 8002e64:	4b2f      	ldr	r3, [pc, #188]	@ (8002f24 <HAL_UART_MspInit+0x168>)
 8002e66:	2218      	movs	r2, #24
 8002e68:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002e6a:	4b2e      	ldr	r3, [pc, #184]	@ (8002f24 <HAL_UART_MspInit+0x168>)
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002e70:	4b2c      	ldr	r3, [pc, #176]	@ (8002f24 <HAL_UART_MspInit+0x168>)
 8002e72:	2200      	movs	r2, #0
 8002e74:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002e76:	4b2b      	ldr	r3, [pc, #172]	@ (8002f24 <HAL_UART_MspInit+0x168>)
 8002e78:	2280      	movs	r2, #128	@ 0x80
 8002e7a:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002e7c:	4b29      	ldr	r3, [pc, #164]	@ (8002f24 <HAL_UART_MspInit+0x168>)
 8002e7e:	2200      	movs	r2, #0
 8002e80:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002e82:	4b28      	ldr	r3, [pc, #160]	@ (8002f24 <HAL_UART_MspInit+0x168>)
 8002e84:	2200      	movs	r2, #0
 8002e86:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8002e88:	4b26      	ldr	r3, [pc, #152]	@ (8002f24 <HAL_UART_MspInit+0x168>)
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002e8e:	4b25      	ldr	r3, [pc, #148]	@ (8002f24 <HAL_UART_MspInit+0x168>)
 8002e90:	2200      	movs	r2, #0
 8002e92:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8002e94:	4823      	ldr	r0, [pc, #140]	@ (8002f24 <HAL_UART_MspInit+0x168>)
 8002e96:	f003 fdfd 	bl	8006a94 <HAL_DMA_Init>
 8002e9a:	4603      	mov	r3, r0
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d001      	beq.n	8002ea4 <HAL_UART_MspInit+0xe8>
    {
      Error_Handler();
 8002ea0:	f7ff fde0 	bl	8002a64 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	4a1f      	ldr	r2, [pc, #124]	@ (8002f24 <HAL_UART_MspInit+0x168>)
 8002ea8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8002eac:	4a1d      	ldr	r2, [pc, #116]	@ (8002f24 <HAL_UART_MspInit+0x168>)
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel2;
 8002eb2:	4b1e      	ldr	r3, [pc, #120]	@ (8002f2c <HAL_UART_MspInit+0x170>)
 8002eb4:	4a1e      	ldr	r2, [pc, #120]	@ (8002f30 <HAL_UART_MspInit+0x174>)
 8002eb6:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8002eb8:	4b1c      	ldr	r3, [pc, #112]	@ (8002f2c <HAL_UART_MspInit+0x170>)
 8002eba:	2219      	movs	r2, #25
 8002ebc:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002ebe:	4b1b      	ldr	r3, [pc, #108]	@ (8002f2c <HAL_UART_MspInit+0x170>)
 8002ec0:	2210      	movs	r2, #16
 8002ec2:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002ec4:	4b19      	ldr	r3, [pc, #100]	@ (8002f2c <HAL_UART_MspInit+0x170>)
 8002ec6:	2200      	movs	r2, #0
 8002ec8:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002eca:	4b18      	ldr	r3, [pc, #96]	@ (8002f2c <HAL_UART_MspInit+0x170>)
 8002ecc:	2280      	movs	r2, #128	@ 0x80
 8002ece:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002ed0:	4b16      	ldr	r3, [pc, #88]	@ (8002f2c <HAL_UART_MspInit+0x170>)
 8002ed2:	2200      	movs	r2, #0
 8002ed4:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002ed6:	4b15      	ldr	r3, [pc, #84]	@ (8002f2c <HAL_UART_MspInit+0x170>)
 8002ed8:	2200      	movs	r2, #0
 8002eda:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8002edc:	4b13      	ldr	r3, [pc, #76]	@ (8002f2c <HAL_UART_MspInit+0x170>)
 8002ede:	2200      	movs	r2, #0
 8002ee0:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002ee2:	4b12      	ldr	r3, [pc, #72]	@ (8002f2c <HAL_UART_MspInit+0x170>)
 8002ee4:	2200      	movs	r2, #0
 8002ee6:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8002ee8:	4810      	ldr	r0, [pc, #64]	@ (8002f2c <HAL_UART_MspInit+0x170>)
 8002eea:	f003 fdd3 	bl	8006a94 <HAL_DMA_Init>
 8002eee:	4603      	mov	r3, r0
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d001      	beq.n	8002ef8 <HAL_UART_MspInit+0x13c>
    {
      Error_Handler();
 8002ef4:	f7ff fdb6 	bl	8002a64 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	4a0c      	ldr	r2, [pc, #48]	@ (8002f2c <HAL_UART_MspInit+0x170>)
 8002efc:	67da      	str	r2, [r3, #124]	@ 0x7c
 8002efe:	4a0b      	ldr	r2, [pc, #44]	@ (8002f2c <HAL_UART_MspInit+0x170>)
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002f04:	2200      	movs	r2, #0
 8002f06:	2100      	movs	r1, #0
 8002f08:	2025      	movs	r0, #37	@ 0x25
 8002f0a:	f003 fb18 	bl	800653e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002f0e:	2025      	movs	r0, #37	@ 0x25
 8002f10:	f003 fb2f 	bl	8006572 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8002f14:	bf00      	nop
 8002f16:	3768      	adds	r7, #104	@ 0x68
 8002f18:	46bd      	mov	sp, r7
 8002f1a:	bd80      	pop	{r7, pc}
 8002f1c:	40013800 	.word	0x40013800
 8002f20:	40021000 	.word	0x40021000
 8002f24:	200014dc 	.word	0x200014dc
 8002f28:	40020008 	.word	0x40020008
 8002f2c:	2000153c 	.word	0x2000153c
 8002f30:	4002001c 	.word	0x4002001c

08002f34 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002f34:	b480      	push	{r7}
 8002f36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002f38:	bf00      	nop
 8002f3a:	e7fd      	b.n	8002f38 <NMI_Handler+0x4>

08002f3c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002f3c:	b480      	push	{r7}
 8002f3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002f40:	bf00      	nop
 8002f42:	e7fd      	b.n	8002f40 <HardFault_Handler+0x4>

08002f44 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002f44:	b480      	push	{r7}
 8002f46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002f48:	bf00      	nop
 8002f4a:	e7fd      	b.n	8002f48 <MemManage_Handler+0x4>

08002f4c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002f4c:	b480      	push	{r7}
 8002f4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002f50:	bf00      	nop
 8002f52:	e7fd      	b.n	8002f50 <BusFault_Handler+0x4>

08002f54 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002f54:	b480      	push	{r7}
 8002f56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002f58:	bf00      	nop
 8002f5a:	e7fd      	b.n	8002f58 <UsageFault_Handler+0x4>

08002f5c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002f5c:	b480      	push	{r7}
 8002f5e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002f60:	bf00      	nop
 8002f62:	46bd      	mov	sp, r7
 8002f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f68:	4770      	bx	lr

08002f6a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002f6a:	b480      	push	{r7}
 8002f6c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002f6e:	bf00      	nop
 8002f70:	46bd      	mov	sp, r7
 8002f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f76:	4770      	bx	lr

08002f78 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002f78:	b480      	push	{r7}
 8002f7a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002f7c:	bf00      	nop
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f84:	4770      	bx	lr

08002f86 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002f86:	b580      	push	{r7, lr}
 8002f88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002f8a:	f001 fd8d 	bl	8004aa8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002f8e:	bf00      	nop
 8002f90:	bd80      	pop	{r7, pc}
	...

08002f94 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002f98:	4802      	ldr	r0, [pc, #8]	@ (8002fa4 <DMA1_Channel1_IRQHandler+0x10>)
 8002f9a:	f003 ff5e 	bl	8006e5a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002f9e:	bf00      	nop
 8002fa0:	bd80      	pop	{r7, pc}
 8002fa2:	bf00      	nop
 8002fa4:	200014dc 	.word	0x200014dc

08002fa8 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8002fac:	4802      	ldr	r0, [pc, #8]	@ (8002fb8 <DMA1_Channel2_IRQHandler+0x10>)
 8002fae:	f003 ff54 	bl	8006e5a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8002fb2:	bf00      	nop
 8002fb4:	bd80      	pop	{r7, pc}
 8002fb6:	bf00      	nop
 8002fb8:	2000153c 	.word	0x2000153c

08002fbc <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8002fc0:	4802      	ldr	r0, [pc, #8]	@ (8002fcc <USB_LP_IRQHandler+0x10>)
 8002fc2:	f005 fa8a 	bl	80084da <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 8002fc6:	bf00      	nop
 8002fc8:	bd80      	pop	{r7, pc}
 8002fca:	bf00      	nop
 8002fcc:	200033bc 	.word	0x200033bc

08002fd0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8002fd0:	b580      	push	{r7, lr}
 8002fd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002fd4:	480c      	ldr	r0, [pc, #48]	@ (8003008 <USART1_IRQHandler+0x38>)
 8002fd6:	f007 ffdf 	bl	800af98 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */
  // Check if TC interrupt is triggered
  	if (__HAL_UART_GET_FLAG(&huart1, UART_FLAG_TC)) {
 8002fda:	4b0b      	ldr	r3, [pc, #44]	@ (8003008 <USART1_IRQHandler+0x38>)
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	69db      	ldr	r3, [r3, #28]
 8002fe0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002fe4:	2b40      	cmp	r3, #64	@ 0x40
 8002fe6:	d10d      	bne.n	8003004 <USART1_IRQHandler+0x34>
  		// Clear the TC interrupt flag
  		__HAL_UART_CLEAR_FLAG(&huart1, UART_FLAG_TC);
 8002fe8:	4b07      	ldr	r3, [pc, #28]	@ (8003008 <USART1_IRQHandler+0x38>)
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	2240      	movs	r2, #64	@ 0x40
 8002fee:	621a      	str	r2, [r3, #32]

  		// Disable TC interrupt (optional, if no longer needed)
  		__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 8002ff0:	4b05      	ldr	r3, [pc, #20]	@ (8003008 <USART1_IRQHandler+0x38>)
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	681a      	ldr	r2, [r3, #0]
 8002ff6:	4b04      	ldr	r3, [pc, #16]	@ (8003008 <USART1_IRQHandler+0x38>)
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002ffe:	601a      	str	r2, [r3, #0]

  		// Call the post-transmission function from RS485.c
  		RS485_TCCallback();
 8003000:	f001 fbda 	bl	80047b8 <RS485_TCCallback>
  	}
  /* USER CODE END USART1_IRQn 1 */
}
 8003004:	bf00      	nop
 8003006:	bd80      	pop	{r7, pc}
 8003008:	20001448 	.word	0x20001448

0800300c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800300c:	b480      	push	{r7}
 800300e:	af00      	add	r7, sp, #0
  return 1;
 8003010:	2301      	movs	r3, #1
}
 8003012:	4618      	mov	r0, r3
 8003014:	46bd      	mov	sp, r7
 8003016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800301a:	4770      	bx	lr

0800301c <_kill>:

int _kill(int pid, int sig)
{
 800301c:	b580      	push	{r7, lr}
 800301e:	b082      	sub	sp, #8
 8003020:	af00      	add	r7, sp, #0
 8003022:	6078      	str	r0, [r7, #4]
 8003024:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003026:	f00e fac9 	bl	80115bc <__errno>
 800302a:	4603      	mov	r3, r0
 800302c:	2216      	movs	r2, #22
 800302e:	601a      	str	r2, [r3, #0]
  return -1;
 8003030:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003034:	4618      	mov	r0, r3
 8003036:	3708      	adds	r7, #8
 8003038:	46bd      	mov	sp, r7
 800303a:	bd80      	pop	{r7, pc}

0800303c <_exit>:

void _exit (int status)
{
 800303c:	b580      	push	{r7, lr}
 800303e:	b082      	sub	sp, #8
 8003040:	af00      	add	r7, sp, #0
 8003042:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003044:	f04f 31ff 	mov.w	r1, #4294967295
 8003048:	6878      	ldr	r0, [r7, #4]
 800304a:	f7ff ffe7 	bl	800301c <_kill>
  while (1) {}    /* Make sure we hang here */
 800304e:	bf00      	nop
 8003050:	e7fd      	b.n	800304e <_exit+0x12>

08003052 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003052:	b580      	push	{r7, lr}
 8003054:	b086      	sub	sp, #24
 8003056:	af00      	add	r7, sp, #0
 8003058:	60f8      	str	r0, [r7, #12]
 800305a:	60b9      	str	r1, [r7, #8]
 800305c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800305e:	2300      	movs	r3, #0
 8003060:	617b      	str	r3, [r7, #20]
 8003062:	e00a      	b.n	800307a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003064:	f3af 8000 	nop.w
 8003068:	4601      	mov	r1, r0
 800306a:	68bb      	ldr	r3, [r7, #8]
 800306c:	1c5a      	adds	r2, r3, #1
 800306e:	60ba      	str	r2, [r7, #8]
 8003070:	b2ca      	uxtb	r2, r1
 8003072:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003074:	697b      	ldr	r3, [r7, #20]
 8003076:	3301      	adds	r3, #1
 8003078:	617b      	str	r3, [r7, #20]
 800307a:	697a      	ldr	r2, [r7, #20]
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	429a      	cmp	r2, r3
 8003080:	dbf0      	blt.n	8003064 <_read+0x12>
  }

  return len;
 8003082:	687b      	ldr	r3, [r7, #4]
}
 8003084:	4618      	mov	r0, r3
 8003086:	3718      	adds	r7, #24
 8003088:	46bd      	mov	sp, r7
 800308a:	bd80      	pop	{r7, pc}

0800308c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800308c:	b580      	push	{r7, lr}
 800308e:	b086      	sub	sp, #24
 8003090:	af00      	add	r7, sp, #0
 8003092:	60f8      	str	r0, [r7, #12]
 8003094:	60b9      	str	r1, [r7, #8]
 8003096:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003098:	2300      	movs	r3, #0
 800309a:	617b      	str	r3, [r7, #20]
 800309c:	e009      	b.n	80030b2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800309e:	68bb      	ldr	r3, [r7, #8]
 80030a0:	1c5a      	adds	r2, r3, #1
 80030a2:	60ba      	str	r2, [r7, #8]
 80030a4:	781b      	ldrb	r3, [r3, #0]
 80030a6:	4618      	mov	r0, r3
 80030a8:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80030ac:	697b      	ldr	r3, [r7, #20]
 80030ae:	3301      	adds	r3, #1
 80030b0:	617b      	str	r3, [r7, #20]
 80030b2:	697a      	ldr	r2, [r7, #20]
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	429a      	cmp	r2, r3
 80030b8:	dbf1      	blt.n	800309e <_write+0x12>
  }
  return len;
 80030ba:	687b      	ldr	r3, [r7, #4]
}
 80030bc:	4618      	mov	r0, r3
 80030be:	3718      	adds	r7, #24
 80030c0:	46bd      	mov	sp, r7
 80030c2:	bd80      	pop	{r7, pc}

080030c4 <_close>:

int _close(int file)
{
 80030c4:	b480      	push	{r7}
 80030c6:	b083      	sub	sp, #12
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80030cc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80030d0:	4618      	mov	r0, r3
 80030d2:	370c      	adds	r7, #12
 80030d4:	46bd      	mov	sp, r7
 80030d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030da:	4770      	bx	lr

080030dc <_fstat>:


int _fstat(int file, struct stat *st)
{
 80030dc:	b480      	push	{r7}
 80030de:	b083      	sub	sp, #12
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	6078      	str	r0, [r7, #4]
 80030e4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80030e6:	683b      	ldr	r3, [r7, #0]
 80030e8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80030ec:	605a      	str	r2, [r3, #4]
  return 0;
 80030ee:	2300      	movs	r3, #0
}
 80030f0:	4618      	mov	r0, r3
 80030f2:	370c      	adds	r7, #12
 80030f4:	46bd      	mov	sp, r7
 80030f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fa:	4770      	bx	lr

080030fc <_isatty>:

int _isatty(int file)
{
 80030fc:	b480      	push	{r7}
 80030fe:	b083      	sub	sp, #12
 8003100:	af00      	add	r7, sp, #0
 8003102:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003104:	2301      	movs	r3, #1
}
 8003106:	4618      	mov	r0, r3
 8003108:	370c      	adds	r7, #12
 800310a:	46bd      	mov	sp, r7
 800310c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003110:	4770      	bx	lr

08003112 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003112:	b480      	push	{r7}
 8003114:	b085      	sub	sp, #20
 8003116:	af00      	add	r7, sp, #0
 8003118:	60f8      	str	r0, [r7, #12]
 800311a:	60b9      	str	r1, [r7, #8]
 800311c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800311e:	2300      	movs	r3, #0
}
 8003120:	4618      	mov	r0, r3
 8003122:	3714      	adds	r7, #20
 8003124:	46bd      	mov	sp, r7
 8003126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800312a:	4770      	bx	lr

0800312c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800312c:	b580      	push	{r7, lr}
 800312e:	b086      	sub	sp, #24
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003134:	4a14      	ldr	r2, [pc, #80]	@ (8003188 <_sbrk+0x5c>)
 8003136:	4b15      	ldr	r3, [pc, #84]	@ (800318c <_sbrk+0x60>)
 8003138:	1ad3      	subs	r3, r2, r3
 800313a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800313c:	697b      	ldr	r3, [r7, #20]
 800313e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003140:	4b13      	ldr	r3, [pc, #76]	@ (8003190 <_sbrk+0x64>)
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	2b00      	cmp	r3, #0
 8003146:	d102      	bne.n	800314e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003148:	4b11      	ldr	r3, [pc, #68]	@ (8003190 <_sbrk+0x64>)
 800314a:	4a12      	ldr	r2, [pc, #72]	@ (8003194 <_sbrk+0x68>)
 800314c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800314e:	4b10      	ldr	r3, [pc, #64]	@ (8003190 <_sbrk+0x64>)
 8003150:	681a      	ldr	r2, [r3, #0]
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	4413      	add	r3, r2
 8003156:	693a      	ldr	r2, [r7, #16]
 8003158:	429a      	cmp	r2, r3
 800315a:	d207      	bcs.n	800316c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800315c:	f00e fa2e 	bl	80115bc <__errno>
 8003160:	4603      	mov	r3, r0
 8003162:	220c      	movs	r2, #12
 8003164:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003166:	f04f 33ff 	mov.w	r3, #4294967295
 800316a:	e009      	b.n	8003180 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800316c:	4b08      	ldr	r3, [pc, #32]	@ (8003190 <_sbrk+0x64>)
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003172:	4b07      	ldr	r3, [pc, #28]	@ (8003190 <_sbrk+0x64>)
 8003174:	681a      	ldr	r2, [r3, #0]
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	4413      	add	r3, r2
 800317a:	4a05      	ldr	r2, [pc, #20]	@ (8003190 <_sbrk+0x64>)
 800317c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800317e:	68fb      	ldr	r3, [r7, #12]
}
 8003180:	4618      	mov	r0, r3
 8003182:	3718      	adds	r7, #24
 8003184:	46bd      	mov	sp, r7
 8003186:	bd80      	pop	{r7, pc}
 8003188:	20008000 	.word	0x20008000
 800318c:	00000400 	.word	0x00000400
 8003190:	2000159c 	.word	0x2000159c
 8003194:	20003a08 	.word	0x20003a08

08003198 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8003198:	b480      	push	{r7}
 800319a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800319c:	4b06      	ldr	r3, [pc, #24]	@ (80031b8 <SystemInit+0x20>)
 800319e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031a2:	4a05      	ldr	r2, [pc, #20]	@ (80031b8 <SystemInit+0x20>)
 80031a4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80031a8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80031ac:	bf00      	nop
 80031ae:	46bd      	mov	sp, r7
 80031b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b4:	4770      	bx	lr
 80031b6:	bf00      	nop
 80031b8:	e000ed00 	.word	0xe000ed00

080031bc <usb_serial_print>:
/**
 * @Brief Prints a message to the serial output over USB.
 *
 * @param msg: Pointer to the message that is to be printed.
 */
void usb_serial_print(const char *msg) { // Actual implementation of the method thats in the header file
 80031bc:	b580      	push	{r7, lr}
 80031be:	b084      	sub	sp, #16
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]
    uint16_t len = strlen(msg);	// Calculates the length of the string so we know how many bytes to send
 80031c4:	6878      	ldr	r0, [r7, #4]
 80031c6:	f7fd f87b 	bl	80002c0 <strlen>
 80031ca:	4603      	mov	r3, r0
 80031cc:	81fb      	strh	r3, [r7, #14]
    CDC_Transmit_FS((uint8_t*)msg, len); // Sends the message over USB as serial data. (uint8_t*) casts the string to a byte array as required by the method. len is just how many bytes to actually send
 80031ce:	89fb      	ldrh	r3, [r7, #14]
 80031d0:	4619      	mov	r1, r3
 80031d2:	6878      	ldr	r0, [r7, #4]
 80031d4:	f00c ff86 	bl	80100e4 <CDC_Transmit_FS>
}
 80031d8:	bf00      	nop
 80031da:	3710      	adds	r7, #16
 80031dc:	46bd      	mov	sp, r7
 80031de:	bd80      	pop	{r7, pc}

080031e0 <usb_serial_println>:
/**
 * @Brief Prints a message to the serial output over USB ending with a new line (\r\n).
 *
 * @param msg: Pointer to the message that is to be printed.
 */
void usb_serial_println(const char *msg) {
 80031e0:	b580      	push	{r7, lr}
 80031e2:	b0a2      	sub	sp, #136	@ 0x88
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	6078      	str	r0, [r7, #4]
	char buffer[128];
	snprintf(buffer, sizeof(buffer), "%s\r\n", msg);
 80031e8:	f107 0008 	add.w	r0, r7, #8
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	4a06      	ldr	r2, [pc, #24]	@ (8003208 <usb_serial_println+0x28>)
 80031f0:	2180      	movs	r1, #128	@ 0x80
 80031f2:	f00e f8db 	bl	80113ac <sniprintf>
	usb_serial_print(buffer);
 80031f6:	f107 0308 	add.w	r3, r7, #8
 80031fa:	4618      	mov	r0, r3
 80031fc:	f7ff ffde 	bl	80031bc <usb_serial_print>
}
 8003200:	bf00      	nop
 8003202:	3788      	adds	r7, #136	@ 0x88
 8003204:	46bd      	mov	sp, r7
 8003206:	bd80      	pop	{r7, pc}
 8003208:	08013798 	.word	0x08013798

0800320c <modbus_Setup>:

// SLAVE ADDRESS
static uint8_t slave_address;

// Setup slave address
void modbus_Setup(uint8_t slaveAddress) {
 800320c:	b480      	push	{r7}
 800320e:	b083      	sub	sp, #12
 8003210:	af00      	add	r7, sp, #0
 8003212:	4603      	mov	r3, r0
 8003214:	71fb      	strb	r3, [r7, #7]
	slave_address = slaveAddress;
 8003216:	4a04      	ldr	r2, [pc, #16]	@ (8003228 <modbus_Setup+0x1c>)
 8003218:	79fb      	ldrb	r3, [r7, #7]
 800321a:	7013      	strb	r3, [r2, #0]
}
 800321c:	bf00      	nop
 800321e:	370c      	adds	r7, #12
 8003220:	46bd      	mov	sp, r7
 8003222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003226:	4770      	bx	lr
 8003228:	200015a0 	.word	0x200015a0

0800322c <modbus_handle_frame>:

// Handle a full received modbus frame
void modbus_handle_frame(uint8_t* frame, uint16_t len) {
 800322c:	b580      	push	{r7, lr}
 800322e:	b0e0      	sub	sp, #384	@ 0x180
 8003230:	af00      	add	r7, sp, #0
 8003232:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003236:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800323a:	6018      	str	r0, [r3, #0]
 800323c:	460a      	mov	r2, r1
 800323e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003242:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8003246:	801a      	strh	r2, [r3, #0]
	if (len < 6) return;
 8003248:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800324c:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8003250:	881b      	ldrh	r3, [r3, #0]
 8003252:	2b05      	cmp	r3, #5
 8003254:	f240 85a5 	bls.w	8003da2 <modbus_handle_frame+0xb76>

	uint8_t address = frame[0];
 8003258:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800325c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	781b      	ldrb	r3, [r3, #0]
 8003264:	f887 314f 	strb.w	r3, [r7, #335]	@ 0x14f

	uint8_t function = frame[1];
 8003268:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800326c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	785b      	ldrb	r3, [r3, #1]
 8003274:	f887 314e 	strb.w	r3, [r7, #334]	@ 0x14e

	// Check if the frame is for us
	if (address != slave_address) return;
 8003278:	4bcb      	ldr	r3, [pc, #812]	@ (80035a8 <modbus_handle_frame+0x37c>)
 800327a:	781b      	ldrb	r3, [r3, #0]
 800327c:	f897 214f 	ldrb.w	r2, [r7, #335]	@ 0x14f
 8003280:	429a      	cmp	r2, r3
 8003282:	f040 8590 	bne.w	8003da6 <modbus_handle_frame+0xb7a>

	// Check if the CRC is valid
	uint16_t received_crc = (frame[len - 1] << 8) | frame[len - 2]; // MODBUS sends LSB first (unlike address, function)
 8003286:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800328a:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 800328e:	881b      	ldrh	r3, [r3, #0]
 8003290:	3b01      	subs	r3, #1
 8003292:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 8003296:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 800329a:	6812      	ldr	r2, [r2, #0]
 800329c:	4413      	add	r3, r2
 800329e:	781b      	ldrb	r3, [r3, #0]
 80032a0:	b21b      	sxth	r3, r3
 80032a2:	021b      	lsls	r3, r3, #8
 80032a4:	b21a      	sxth	r2, r3
 80032a6:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80032aa:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 80032ae:	881b      	ldrh	r3, [r3, #0]
 80032b0:	3b02      	subs	r3, #2
 80032b2:	f507 71c0 	add.w	r1, r7, #384	@ 0x180
 80032b6:	f5a1 71be 	sub.w	r1, r1, #380	@ 0x17c
 80032ba:	6809      	ldr	r1, [r1, #0]
 80032bc:	440b      	add	r3, r1
 80032be:	781b      	ldrb	r3, [r3, #0]
 80032c0:	b21b      	sxth	r3, r3
 80032c2:	4313      	orrs	r3, r2
 80032c4:	b21b      	sxth	r3, r3
 80032c6:	f8a7 314c 	strh.w	r3, [r7, #332]	@ 0x14c
	uint16_t calculated_crc = modbus_crc16(frame, len - 2); // Exclude received CRC from CRC calculation
 80032ca:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80032ce:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 80032d2:	881b      	ldrh	r3, [r3, #0]
 80032d4:	3b02      	subs	r3, #2
 80032d6:	b29a      	uxth	r2, r3
 80032d8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80032dc:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80032e0:	4611      	mov	r1, r2
 80032e2:	6818      	ldr	r0, [r3, #0]
 80032e4:	f000 fd68 	bl	8003db8 <modbus_crc16>
 80032e8:	4603      	mov	r3, r0
 80032ea:	f8a7 314a 	strh.w	r3, [r7, #330]	@ 0x14a

	if (received_crc != calculated_crc) {
 80032ee:	f8b7 214c 	ldrh.w	r2, [r7, #332]	@ 0x14c
 80032f2:	f8b7 314a 	ldrh.w	r3, [r7, #330]	@ 0x14a
 80032f6:	429a      	cmp	r2, r3
 80032f8:	f040 8557 	bne.w	8003daa <modbus_handle_frame+0xb7e>
		// Invalid CRC, No exception for a CRC failure
		return;
	}

	switch (function) {
 80032fc:	f897 314e 	ldrb.w	r3, [r7, #334]	@ 0x14e
 8003300:	3b01      	subs	r3, #1
 8003302:	2b0f      	cmp	r3, #15
 8003304:	f200 853f 	bhi.w	8003d86 <modbus_handle_frame+0xb5a>
 8003308:	a201      	add	r2, pc, #4	@ (adr r2, 8003310 <modbus_handle_frame+0xe4>)
 800330a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800330e:	bf00      	nop
 8003310:	08003351 	.word	0x08003351
 8003314:	080034f9 	.word	0x080034f9
 8003318:	080036ad 	.word	0x080036ad
 800331c:	08003817 	.word	0x08003817
 8003320:	0800398d 	.word	0x0800398d
 8003324:	08003a39 	.word	0x08003a39
 8003328:	08003d87 	.word	0x08003d87
 800332c:	08003d87 	.word	0x08003d87
 8003330:	08003d87 	.word	0x08003d87
 8003334:	08003d87 	.word	0x08003d87
 8003338:	08003d87 	.word	0x08003d87
 800333c:	08003d87 	.word	0x08003d87
 8003340:	08003d87 	.word	0x08003d87
 8003344:	08003d87 	.word	0x08003d87
 8003348:	08003ad1 	.word	0x08003ad1
 800334c:	08003c45 	.word	0x08003c45
		case MODBUS_FUNC_READ_COILS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8003350:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003354:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	3302      	adds	r3, #2
 800335c:	781b      	ldrb	r3, [r3, #0]
 800335e:	b21b      	sxth	r3, r3
 8003360:	021b      	lsls	r3, r3, #8
 8003362:	b21a      	sxth	r2, r3
 8003364:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003368:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	3303      	adds	r3, #3
 8003370:	781b      	ldrb	r3, [r3, #0]
 8003372:	b21b      	sxth	r3, r3
 8003374:	4313      	orrs	r3, r2
 8003376:	b21b      	sxth	r3, r3
 8003378:	f8a7 317e 	strh.w	r3, [r7, #382]	@ 0x17e
			uint16_t coilCount = (frame[4] << 8) | frame[5];
 800337c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003380:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	3304      	adds	r3, #4
 8003388:	781b      	ldrb	r3, [r3, #0]
 800338a:	b21b      	sxth	r3, r3
 800338c:	021b      	lsls	r3, r3, #8
 800338e:	b21a      	sxth	r2, r3
 8003390:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003394:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	3305      	adds	r3, #5
 800339c:	781b      	ldrb	r3, [r3, #0]
 800339e:	b21b      	sxth	r3, r3
 80033a0:	4313      	orrs	r3, r2
 80033a2:	b21b      	sxth	r3, r3
 80033a4:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110

			// Check if coilCount value is legal for modbus specs
			if (coilCount == 0 || coilCount > MAX_IO_COILS) {
 80033a8:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d003      	beq.n	80033b8 <modbus_handle_frame+0x18c>
 80033b0:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 80033b4:	2b04      	cmp	r3, #4
 80033b6:	d909      	bls.n	80033cc <modbus_handle_frame+0x1a0>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80033b8:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80033bc:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80033c0:	2203      	movs	r2, #3
 80033c2:	4618      	mov	r0, r3
 80033c4:	f000 fd60 	bl	8003e88 <modbus_send_exception>
				return;
 80033c8:	f000 bcf0 	b.w	8003dac <modbus_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + coilCount - 1; // get the ending coil
 80033cc:	f8b7 217e 	ldrh.w	r2, [r7, #382]	@ 0x17e
 80033d0:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 80033d4:	4413      	add	r3, r2
 80033d6:	b29b      	uxth	r3, r3
 80033d8:	3b01      	subs	r3, #1
 80033da:	f8a7 310e 	strh.w	r3, [r7, #270]	@ 0x10e

			// Check if endAddress is outside the stored coils
			if (endAddress >= io_coil_channel_count) { // io_coil_channel count external from io_coils
 80033de:	4b73      	ldr	r3, [pc, #460]	@ (80035ac <modbus_handle_frame+0x380>)
 80033e0:	881b      	ldrh	r3, [r3, #0]
 80033e2:	f8b7 210e 	ldrh.w	r2, [r7, #270]	@ 0x10e
 80033e6:	429a      	cmp	r2, r3
 80033e8:	d309      	bcc.n	80033fe <modbus_handle_frame+0x1d2>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 80033ea:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80033ee:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80033f2:	2202      	movs	r2, #2
 80033f4:	4618      	mov	r0, r3
 80033f6:	f000 fd47 	bl	8003e88 <modbus_send_exception>
				return;
 80033fa:	f000 bcd7 	b.w	8003dac <modbus_handle_frame+0xb80>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 80033fe:	4b6a      	ldr	r3, [pc, #424]	@ (80035a8 <modbus_handle_frame+0x37c>)
 8003400:	781a      	ldrb	r2, [r3, #0]
 8003402:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003406:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800340a:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 800340c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003410:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003414:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 8003418:	705a      	strb	r2, [r3, #1]
			responseData[2] = (coilCount + 7) / 8; // round up
 800341a:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 800341e:	3307      	adds	r3, #7
 8003420:	2b00      	cmp	r3, #0
 8003422:	da00      	bge.n	8003426 <modbus_handle_frame+0x1fa>
 8003424:	3307      	adds	r3, #7
 8003426:	10db      	asrs	r3, r3, #3
 8003428:	b2da      	uxtb	r2, r3
 800342a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800342e:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003432:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 8003434:	2303      	movs	r3, #3
 8003436:	f8a7 317c 	strh.w	r3, [r7, #380]	@ 0x17c

			// Coil states are to be packed into bytes, one bit per coil, starting with LSB first
			// E.g., if coil states are 1, 0, 0, 1, 0 for these 5 example coils,
			//		 we store the states as: 00001001 (1 byte) - not 1 byte per bit as thats not efficient (note coil 0 is LSB, then filled towards MSB)
			uint8_t currentByte = 0;
 800343a:	2300      	movs	r3, #0
 800343c:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
			uint8_t bitIndex = 0;
 8003440:	2300      	movs	r3, #0
 8003442:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a

			// Iterate over each coil and add the its value
			for (int i = 0; i < coilCount; i++) {
 8003446:	2300      	movs	r3, #0
 8003448:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 800344c:	e044      	b.n	80034d8 <modbus_handle_frame+0x2ac>
				GPIO_PinState coilValue = io_coil_read(startAddress);
 800344e:	f8b7 317e 	ldrh.w	r3, [r7, #382]	@ 0x17e
 8003452:	4618      	mov	r0, r3
 8003454:	f7fe fd34 	bl	8001ec0 <io_coil_read>
 8003458:	4603      	mov	r3, r0
 800345a:	f887 310d 	strb.w	r3, [r7, #269]	@ 0x10d

				if (coilValue == GPIO_PIN_SET) {
 800345e:	f897 310d 	ldrb.w	r3, [r7, #269]	@ 0x10d
 8003462:	2b01      	cmp	r3, #1
 8003464:	d10b      	bne.n	800347e <modbus_handle_frame+0x252>
					// If coil is SET, set the bit at the bitIndex in the currentByte
					currentByte |= (1 << bitIndex);
 8003466:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 800346a:	2201      	movs	r2, #1
 800346c:	fa02 f303 	lsl.w	r3, r2, r3
 8003470:	b25a      	sxtb	r2, r3
 8003472:	f997 317b 	ldrsb.w	r3, [r7, #379]	@ 0x17b
 8003476:	4313      	orrs	r3, r2
 8003478:	b25b      	sxtb	r3, r3
 800347a:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
				}

				bitIndex++; // Move to next bit
 800347e:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 8003482:	3301      	adds	r3, #1
 8003484:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a

				if (bitIndex == 8 || i == coilCount - 1) {
 8003488:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 800348c:	2b08      	cmp	r3, #8
 800348e:	d006      	beq.n	800349e <modbus_handle_frame+0x272>
 8003490:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8003494:	3b01      	subs	r3, #1
 8003496:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 800349a:	429a      	cmp	r2, r3
 800349c:	d112      	bne.n	80034c4 <modbus_handle_frame+0x298>
					// Once filled 8 bits (1 byte), or at last coil, store the currentByte and reset variables
					responseData[responseLen++] = currentByte;
 800349e:	f8b7 317c 	ldrh.w	r3, [r7, #380]	@ 0x17c
 80034a2:	1c5a      	adds	r2, r3, #1
 80034a4:	f8a7 217c 	strh.w	r2, [r7, #380]	@ 0x17c
 80034a8:	4619      	mov	r1, r3
 80034aa:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80034ae:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80034b2:	f897 217b 	ldrb.w	r2, [r7, #379]	@ 0x17b
 80034b6:	545a      	strb	r2, [r3, r1]
					currentByte = 0;
 80034b8:	2300      	movs	r3, #0
 80034ba:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
					bitIndex = 0;
 80034be:	2300      	movs	r3, #0
 80034c0:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a
				}

				startAddress++;
 80034c4:	f8b7 317e 	ldrh.w	r3, [r7, #382]	@ 0x17e
 80034c8:	3301      	adds	r3, #1
 80034ca:	f8a7 317e 	strh.w	r3, [r7, #382]	@ 0x17e
			for (int i = 0; i < coilCount; i++) {
 80034ce:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 80034d2:	3301      	adds	r3, #1
 80034d4:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 80034d8:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 80034dc:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 80034e0:	429a      	cmp	r2, r3
 80034e2:	dbb4      	blt.n	800344e <modbus_handle_frame+0x222>
			}

			modbus_send_response(responseData, responseLen);
 80034e4:	f8b7 217c 	ldrh.w	r2, [r7, #380]	@ 0x17c
 80034e8:	f107 030c 	add.w	r3, r7, #12
 80034ec:	4611      	mov	r1, r2
 80034ee:	4618      	mov	r0, r3
 80034f0:	f000 fca0 	bl	8003e34 <modbus_send_response>
 80034f4:	f000 bc5a 	b.w	8003dac <modbus_handle_frame+0xb80>
			break;
		}

		case MODBUS_FUNC_READ_DISCRETE_INPUTS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 80034f8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80034fc:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	3302      	adds	r3, #2
 8003504:	781b      	ldrb	r3, [r3, #0]
 8003506:	b21b      	sxth	r3, r3
 8003508:	021b      	lsls	r3, r3, #8
 800350a:	b21a      	sxth	r2, r3
 800350c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003510:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	3303      	adds	r3, #3
 8003518:	781b      	ldrb	r3, [r3, #0]
 800351a:	b21b      	sxth	r3, r3
 800351c:	4313      	orrs	r3, r2
 800351e:	b21b      	sxth	r3, r3
 8003520:	f8a7 3172 	strh.w	r3, [r7, #370]	@ 0x172
			uint16_t discreteCount = (frame[4] << 8) | frame[5];
 8003524:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003528:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	3304      	adds	r3, #4
 8003530:	781b      	ldrb	r3, [r3, #0]
 8003532:	b21b      	sxth	r3, r3
 8003534:	021b      	lsls	r3, r3, #8
 8003536:	b21a      	sxth	r2, r3
 8003538:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800353c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	3305      	adds	r3, #5
 8003544:	781b      	ldrb	r3, [r3, #0]
 8003546:	b21b      	sxth	r3, r3
 8003548:	4313      	orrs	r3, r2
 800354a:	b21b      	sxth	r3, r3
 800354c:	f8a7 3116 	strh.w	r3, [r7, #278]	@ 0x116

			// Check if discreteCount value is legal for modbus specs
			if (discreteCount == 0 || discreteCount > MAX_IO_DISCRETE_IN) {
 8003550:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8003554:	2b00      	cmp	r3, #0
 8003556:	d003      	beq.n	8003560 <modbus_handle_frame+0x334>
 8003558:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 800355c:	2b04      	cmp	r3, #4
 800355e:	d909      	bls.n	8003574 <modbus_handle_frame+0x348>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8003560:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8003564:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8003568:	2203      	movs	r2, #3
 800356a:	4618      	mov	r0, r3
 800356c:	f000 fc8c 	bl	8003e88 <modbus_send_exception>
				return;
 8003570:	f000 bc1c 	b.w	8003dac <modbus_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + discreteCount - 1; // get the ending discrete input
 8003574:	f8b7 2172 	ldrh.w	r2, [r7, #370]	@ 0x172
 8003578:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 800357c:	4413      	add	r3, r2
 800357e:	b29b      	uxth	r3, r3
 8003580:	3b01      	subs	r3, #1
 8003582:	f8a7 3114 	strh.w	r3, [r7, #276]	@ 0x114

			// Check if endAddress is outside the stored discrete inputs
			if (endAddress >= io_discrete_in_channel_count) { // io_coil_channel count external from io_coils
 8003586:	4b0a      	ldr	r3, [pc, #40]	@ (80035b0 <modbus_handle_frame+0x384>)
 8003588:	881b      	ldrh	r3, [r3, #0]
 800358a:	f8b7 2114 	ldrh.w	r2, [r7, #276]	@ 0x114
 800358e:	429a      	cmp	r2, r3
 8003590:	d310      	bcc.n	80035b4 <modbus_handle_frame+0x388>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8003592:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8003596:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 800359a:	2202      	movs	r2, #2
 800359c:	4618      	mov	r0, r3
 800359e:	f000 fc73 	bl	8003e88 <modbus_send_exception>
				return;
 80035a2:	f000 bc03 	b.w	8003dac <modbus_handle_frame+0xb80>
 80035a6:	bf00      	nop
 80035a8:	200015a0 	.word	0x200015a0
 80035ac:	20000ac8 	.word	0x20000ac8
 80035b0:	20000aec 	.word	0x20000aec
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 80035b4:	4bc3      	ldr	r3, [pc, #780]	@ (80038c4 <modbus_handle_frame+0x698>)
 80035b6:	781a      	ldrb	r2, [r3, #0]
 80035b8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80035bc:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80035c0:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 80035c2:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80035c6:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80035ca:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 80035ce:	705a      	strb	r2, [r3, #1]
			responseData[2] = (discreteCount + 7) / 8; // round up
 80035d0:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 80035d4:	3307      	adds	r3, #7
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	da00      	bge.n	80035dc <modbus_handle_frame+0x3b0>
 80035da:	3307      	adds	r3, #7
 80035dc:	10db      	asrs	r3, r3, #3
 80035de:	b2da      	uxtb	r2, r3
 80035e0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80035e4:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80035e8:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 80035ea:	2303      	movs	r3, #3
 80035ec:	f8a7 3170 	strh.w	r3, [r7, #368]	@ 0x170

			// Discrete input states are to be packed into bytes, one bit per input, starting with LSB first
			// E.g., if discrete input states are 1, 0, 0, 1, 0 for these 5 example coils,
			//		 we store the states as: 00001001 (1 byte) - not 1 byte per bit as thats not efficient (note input 0 is LSB, then filled towards MSB)
			uint8_t currentByte = 0;
 80035f0:	2300      	movs	r3, #0
 80035f2:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
			uint8_t bitIndex = 0;
 80035f6:	2300      	movs	r3, #0
 80035f8:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e

			// Iterate over each input and add the its value
			for (int i = 0; i < discreteCount; i++) {
 80035fc:	2300      	movs	r3, #0
 80035fe:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 8003602:	e044      	b.n	800368e <modbus_handle_frame+0x462>
				GPIO_PinState discreteValue = io_discrete_in_read(startAddress);
 8003604:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 8003608:	4618      	mov	r0, r3
 800360a:	f7fe fcd3 	bl	8001fb4 <io_discrete_in_read>
 800360e:	4603      	mov	r3, r0
 8003610:	f887 3113 	strb.w	r3, [r7, #275]	@ 0x113

				if (discreteValue == GPIO_PIN_SET) {
 8003614:	f897 3113 	ldrb.w	r3, [r7, #275]	@ 0x113
 8003618:	2b01      	cmp	r3, #1
 800361a:	d10b      	bne.n	8003634 <modbus_handle_frame+0x408>
					// If input is SET, set the bit at the bitIndex in the currentByte
					currentByte |= (1 << bitIndex);
 800361c:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 8003620:	2201      	movs	r2, #1
 8003622:	fa02 f303 	lsl.w	r3, r2, r3
 8003626:	b25a      	sxtb	r2, r3
 8003628:	f997 316f 	ldrsb.w	r3, [r7, #367]	@ 0x16f
 800362c:	4313      	orrs	r3, r2
 800362e:	b25b      	sxtb	r3, r3
 8003630:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
				}

				bitIndex++; // Move to next bit
 8003634:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 8003638:	3301      	adds	r3, #1
 800363a:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e

				if (bitIndex == 8 || i == discreteCount - 1) {
 800363e:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 8003642:	2b08      	cmp	r3, #8
 8003644:	d006      	beq.n	8003654 <modbus_handle_frame+0x428>
 8003646:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 800364a:	3b01      	subs	r3, #1
 800364c:	f8d7 2168 	ldr.w	r2, [r7, #360]	@ 0x168
 8003650:	429a      	cmp	r2, r3
 8003652:	d112      	bne.n	800367a <modbus_handle_frame+0x44e>
					// Once filled 8 bits (1 byte), or at last input, store the currentByte and reset variables
					responseData[responseLen++] = currentByte;
 8003654:	f8b7 3170 	ldrh.w	r3, [r7, #368]	@ 0x170
 8003658:	1c5a      	adds	r2, r3, #1
 800365a:	f8a7 2170 	strh.w	r2, [r7, #368]	@ 0x170
 800365e:	4619      	mov	r1, r3
 8003660:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003664:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003668:	f897 216f 	ldrb.w	r2, [r7, #367]	@ 0x16f
 800366c:	545a      	strb	r2, [r3, r1]
					currentByte = 0;
 800366e:	2300      	movs	r3, #0
 8003670:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
					bitIndex = 0;
 8003674:	2300      	movs	r3, #0
 8003676:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e
				}

				startAddress++;
 800367a:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 800367e:	3301      	adds	r3, #1
 8003680:	f8a7 3172 	strh.w	r3, [r7, #370]	@ 0x172
			for (int i = 0; i < discreteCount; i++) {
 8003684:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8003688:	3301      	adds	r3, #1
 800368a:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 800368e:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8003692:	f8d7 2168 	ldr.w	r2, [r7, #360]	@ 0x168
 8003696:	429a      	cmp	r2, r3
 8003698:	dbb4      	blt.n	8003604 <modbus_handle_frame+0x3d8>
			}

			modbus_send_response(responseData, responseLen);
 800369a:	f8b7 2170 	ldrh.w	r2, [r7, #368]	@ 0x170
 800369e:	f107 030c 	add.w	r3, r7, #12
 80036a2:	4611      	mov	r1, r2
 80036a4:	4618      	mov	r0, r3
 80036a6:	f000 fbc5 	bl	8003e34 <modbus_send_response>
 80036aa:	e37f      	b.n	8003dac <modbus_handle_frame+0xb80>
		case MODBUS_FUNC_READ_HOLDING_REGISTERS: {
			// Combine two bytes to get the 16 byte address
			// Example: frame[2] = 00010110, frame[3] = 10110100 (arbitrary)
			// frame[2] << 8 = 00010110 << 8 = 0001011000000000 (16 bit now)
			// 000101100000000 | frame[3] = 000101100000000 | 10110100 = 0001011010110100 (combines them)
			uint16_t startAddress = (frame[2] << 8) | frame[3]; // combines frame[2] and frame[3] to get 16 bit address
 80036ac:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80036b0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	3302      	adds	r3, #2
 80036b8:	781b      	ldrb	r3, [r3, #0]
 80036ba:	b21b      	sxth	r3, r3
 80036bc:	021b      	lsls	r3, r3, #8
 80036be:	b21a      	sxth	r2, r3
 80036c0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80036c4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	3303      	adds	r3, #3
 80036cc:	781b      	ldrb	r3, [r3, #0]
 80036ce:	b21b      	sxth	r3, r3
 80036d0:	4313      	orrs	r3, r2
 80036d2:	b21b      	sxth	r3, r3
 80036d4:	f8a7 3166 	strh.w	r3, [r7, #358]	@ 0x166
			uint16_t regCount = (frame[4] << 8) | frame[5]; // combines frame[4] and frame[5] to get 16 bit number of registers
 80036d8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80036dc:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	3304      	adds	r3, #4
 80036e4:	781b      	ldrb	r3, [r3, #0]
 80036e6:	b21b      	sxth	r3, r3
 80036e8:	021b      	lsls	r3, r3, #8
 80036ea:	b21a      	sxth	r2, r3
 80036ec:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80036f0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	3305      	adds	r3, #5
 80036f8:	781b      	ldrb	r3, [r3, #0]
 80036fa:	b21b      	sxth	r3, r3
 80036fc:	4313      	orrs	r3, r2
 80036fe:	b21b      	sxth	r3, r3
 8003700:	f8a7 311c 	strh.w	r3, [r7, #284]	@ 0x11c

			// Check if regCount value is legal for modbus specs
			if (regCount == 0 || regCount > io_holding_reg_channel_count) {
 8003704:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8003708:	2b00      	cmp	r3, #0
 800370a:	d005      	beq.n	8003718 <modbus_handle_frame+0x4ec>
 800370c:	4b6e      	ldr	r3, [pc, #440]	@ (80038c8 <modbus_handle_frame+0x69c>)
 800370e:	881b      	ldrh	r3, [r3, #0]
 8003710:	f8b7 211c 	ldrh.w	r2, [r7, #284]	@ 0x11c
 8003714:	429a      	cmp	r2, r3
 8003716:	d908      	bls.n	800372a <modbus_handle_frame+0x4fe>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8003718:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 800371c:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8003720:	2203      	movs	r2, #3
 8003722:	4618      	mov	r0, r3
 8003724:	f000 fbb0 	bl	8003e88 <modbus_send_exception>
				return;
 8003728:	e340      	b.n	8003dac <modbus_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + regCount - 1; // get the ending register
 800372a:	f8b7 2166 	ldrh.w	r2, [r7, #358]	@ 0x166
 800372e:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8003732:	4413      	add	r3, r2
 8003734:	b29b      	uxth	r3, r3
 8003736:	3b01      	subs	r3, #1
 8003738:	f8a7 311a 	strh.w	r3, [r7, #282]	@ 0x11a

			// Check if endAddress is outside the stored registers
			if (endAddress >= io_holding_reg_channel_count) {
 800373c:	4b62      	ldr	r3, [pc, #392]	@ (80038c8 <modbus_handle_frame+0x69c>)
 800373e:	881b      	ldrh	r3, [r3, #0]
 8003740:	f8b7 211a 	ldrh.w	r2, [r7, #282]	@ 0x11a
 8003744:	429a      	cmp	r2, r3
 8003746:	d308      	bcc.n	800375a <modbus_handle_frame+0x52e>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8003748:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 800374c:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8003750:	2202      	movs	r2, #2
 8003752:	4618      	mov	r0, r3
 8003754:	f000 fb98 	bl	8003e88 <modbus_send_exception>
				return;
 8003758:	e328      	b.n	8003dac <modbus_handle_frame+0xb80>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 800375a:	4b5a      	ldr	r3, [pc, #360]	@ (80038c4 <modbus_handle_frame+0x698>)
 800375c:	781a      	ldrb	r2, [r3, #0]
 800375e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003762:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003766:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 8003768:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800376c:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003770:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 8003774:	705a      	strb	r2, [r3, #1]
			responseData[2] = regCount * 2; // 16 bit register * 2 = number of bytes (16 bit = 2 bytes)
 8003776:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 800377a:	b2db      	uxtb	r3, r3
 800377c:	005b      	lsls	r3, r3, #1
 800377e:	b2da      	uxtb	r2, r3
 8003780:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003784:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003788:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 800378a:	2303      	movs	r3, #3
 800378c:	f8a7 3164 	strh.w	r3, [r7, #356]	@ 0x164

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 8003790:	2300      	movs	r3, #0
 8003792:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 8003796:	e02f      	b.n	80037f8 <modbus_handle_frame+0x5cc>
				uint16_t regValue = io_holding_reg_read(startAddress);
 8003798:	f8b7 3166 	ldrh.w	r3, [r7, #358]	@ 0x166
 800379c:	4618      	mov	r0, r3
 800379e:	f7fe fc7b 	bl	8002098 <io_holding_reg_read>
 80037a2:	4603      	mov	r3, r0
 80037a4:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118

				responseData[responseLen++] = (regValue >> 8) & 0xFF; // Extract the higher byte
 80037a8:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 80037ac:	0a1b      	lsrs	r3, r3, #8
 80037ae:	b299      	uxth	r1, r3
 80037b0:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 80037b4:	1c5a      	adds	r2, r3, #1
 80037b6:	f8a7 2164 	strh.w	r2, [r7, #356]	@ 0x164
 80037ba:	461a      	mov	r2, r3
 80037bc:	b2c9      	uxtb	r1, r1
 80037be:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80037c2:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80037c6:	5499      	strb	r1, [r3, r2]
				responseData[responseLen++] = (regValue) & 0xFF; // Extract the lower byte
 80037c8:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 80037cc:	1c5a      	adds	r2, r3, #1
 80037ce:	f8a7 2164 	strh.w	r2, [r7, #356]	@ 0x164
 80037d2:	461a      	mov	r2, r3
 80037d4:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 80037d8:	b2d9      	uxtb	r1, r3
 80037da:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80037de:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80037e2:	5499      	strb	r1, [r3, r2]

				startAddress++;
 80037e4:	f8b7 3166 	ldrh.w	r3, [r7, #358]	@ 0x166
 80037e8:	3301      	adds	r3, #1
 80037ea:	f8a7 3166 	strh.w	r3, [r7, #358]	@ 0x166
			for (int i = 0; i < regCount; i++) {
 80037ee:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 80037f2:	3301      	adds	r3, #1
 80037f4:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 80037f8:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 80037fc:	f8d7 2160 	ldr.w	r2, [r7, #352]	@ 0x160
 8003800:	429a      	cmp	r2, r3
 8003802:	dbc9      	blt.n	8003798 <modbus_handle_frame+0x56c>
			}

			modbus_send_response(responseData, responseLen);
 8003804:	f8b7 2164 	ldrh.w	r2, [r7, #356]	@ 0x164
 8003808:	f107 030c 	add.w	r3, r7, #12
 800380c:	4611      	mov	r1, r2
 800380e:	4618      	mov	r0, r3
 8003810:	f000 fb10 	bl	8003e34 <modbus_send_response>
 8003814:	e2ca      	b.n	8003dac <modbus_handle_frame+0xb80>
			break;
		}

		case MODBUS_FUNC_READ_INPUT_REGISTERS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8003816:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800381a:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	3302      	adds	r3, #2
 8003822:	781b      	ldrb	r3, [r3, #0]
 8003824:	b21b      	sxth	r3, r3
 8003826:	021b      	lsls	r3, r3, #8
 8003828:	b21a      	sxth	r2, r3
 800382a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800382e:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	3303      	adds	r3, #3
 8003836:	781b      	ldrb	r3, [r3, #0]
 8003838:	b21b      	sxth	r3, r3
 800383a:	4313      	orrs	r3, r2
 800383c:	b21b      	sxth	r3, r3
 800383e:	f8a7 315e 	strh.w	r3, [r7, #350]	@ 0x15e
			uint16_t regCount = (frame[4] << 8) | frame[5];
 8003842:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003846:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	3304      	adds	r3, #4
 800384e:	781b      	ldrb	r3, [r3, #0]
 8003850:	b21b      	sxth	r3, r3
 8003852:	021b      	lsls	r3, r3, #8
 8003854:	b21a      	sxth	r2, r3
 8003856:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800385a:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	3305      	adds	r3, #5
 8003862:	781b      	ldrb	r3, [r3, #0]
 8003864:	b21b      	sxth	r3, r3
 8003866:	4313      	orrs	r3, r2
 8003868:	b21b      	sxth	r3, r3
 800386a:	f8a7 3122 	strh.w	r3, [r7, #290]	@ 0x122

			// Check if regCount value is legal for modbus specs
			if (regCount == 0 || regCount > io_input_reg_channel_count) {
 800386e:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 8003872:	2b00      	cmp	r3, #0
 8003874:	d005      	beq.n	8003882 <modbus_handle_frame+0x656>
 8003876:	4b15      	ldr	r3, [pc, #84]	@ (80038cc <modbus_handle_frame+0x6a0>)
 8003878:	881b      	ldrh	r3, [r3, #0]
 800387a:	f8b7 2122 	ldrh.w	r2, [r7, #290]	@ 0x122
 800387e:	429a      	cmp	r2, r3
 8003880:	d908      	bls.n	8003894 <modbus_handle_frame+0x668>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8003882:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8003886:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 800388a:	2203      	movs	r2, #3
 800388c:	4618      	mov	r0, r3
 800388e:	f000 fafb 	bl	8003e88 <modbus_send_exception>
				return;
 8003892:	e28b      	b.n	8003dac <modbus_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + regCount - 1; // get the ending register
 8003894:	f8b7 215e 	ldrh.w	r2, [r7, #350]	@ 0x15e
 8003898:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 800389c:	4413      	add	r3, r2
 800389e:	b29b      	uxth	r3, r3
 80038a0:	3b01      	subs	r3, #1
 80038a2:	f8a7 3120 	strh.w	r3, [r7, #288]	@ 0x120

			// Check if endAddress is outside the stored registers
			if (endAddress >= io_input_reg_channel_count) {
 80038a6:	4b09      	ldr	r3, [pc, #36]	@ (80038cc <modbus_handle_frame+0x6a0>)
 80038a8:	881b      	ldrh	r3, [r3, #0]
 80038aa:	f8b7 2120 	ldrh.w	r2, [r7, #288]	@ 0x120
 80038ae:	429a      	cmp	r2, r3
 80038b0:	d30e      	bcc.n	80038d0 <modbus_handle_frame+0x6a4>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 80038b2:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80038b6:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80038ba:	2202      	movs	r2, #2
 80038bc:	4618      	mov	r0, r3
 80038be:	f000 fae3 	bl	8003e88 <modbus_send_exception>
				return;
 80038c2:	e273      	b.n	8003dac <modbus_handle_frame+0xb80>
 80038c4:	200015a0 	.word	0x200015a0
 80038c8:	20000b08 	.word	0x20000b08
 80038cc:	2000130c 	.word	0x2000130c
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address;
 80038d0:	4bb2      	ldr	r3, [pc, #712]	@ (8003b9c <modbus_handle_frame+0x970>)
 80038d2:	781a      	ldrb	r2, [r3, #0]
 80038d4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80038d8:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80038dc:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 80038de:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80038e2:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80038e6:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 80038ea:	705a      	strb	r2, [r3, #1]
			responseData[2] = regCount * 2;
 80038ec:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 80038f0:	b2db      	uxtb	r3, r3
 80038f2:	005b      	lsls	r3, r3, #1
 80038f4:	b2da      	uxtb	r2, r3
 80038f6:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80038fa:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80038fe:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 8003900:	2303      	movs	r3, #3
 8003902:	f8a7 315c 	strh.w	r3, [r7, #348]	@ 0x15c

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 8003906:	2300      	movs	r3, #0
 8003908:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 800390c:	e02f      	b.n	800396e <modbus_handle_frame+0x742>
				uint16_t regValue = io_input_reg_read(startAddress);
 800390e:	f8b7 315e 	ldrh.w	r3, [r7, #350]	@ 0x15e
 8003912:	4618      	mov	r0, r3
 8003914:	f7fe fc64 	bl	80021e0 <io_input_reg_read>
 8003918:	4603      	mov	r3, r0
 800391a:	f8a7 311e 	strh.w	r3, [r7, #286]	@ 0x11e

				responseData[responseLen++] = (regValue >> 8) & 0xFF; // Extract the higher byte
 800391e:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 8003922:	0a1b      	lsrs	r3, r3, #8
 8003924:	b299      	uxth	r1, r3
 8003926:	f8b7 315c 	ldrh.w	r3, [r7, #348]	@ 0x15c
 800392a:	1c5a      	adds	r2, r3, #1
 800392c:	f8a7 215c 	strh.w	r2, [r7, #348]	@ 0x15c
 8003930:	461a      	mov	r2, r3
 8003932:	b2c9      	uxtb	r1, r1
 8003934:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003938:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800393c:	5499      	strb	r1, [r3, r2]
				responseData[responseLen++] = (regValue) & 0xFF; // Extract the lower byte
 800393e:	f8b7 315c 	ldrh.w	r3, [r7, #348]	@ 0x15c
 8003942:	1c5a      	adds	r2, r3, #1
 8003944:	f8a7 215c 	strh.w	r2, [r7, #348]	@ 0x15c
 8003948:	461a      	mov	r2, r3
 800394a:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 800394e:	b2d9      	uxtb	r1, r3
 8003950:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003954:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003958:	5499      	strb	r1, [r3, r2]

				startAddress++;
 800395a:	f8b7 315e 	ldrh.w	r3, [r7, #350]	@ 0x15e
 800395e:	3301      	adds	r3, #1
 8003960:	f8a7 315e 	strh.w	r3, [r7, #350]	@ 0x15e
			for (int i = 0; i < regCount; i++) {
 8003964:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8003968:	3301      	adds	r3, #1
 800396a:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 800396e:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 8003972:	f8d7 2158 	ldr.w	r2, [r7, #344]	@ 0x158
 8003976:	429a      	cmp	r2, r3
 8003978:	dbc9      	blt.n	800390e <modbus_handle_frame+0x6e2>
			}

			modbus_send_response(responseData, responseLen);
 800397a:	f8b7 215c 	ldrh.w	r2, [r7, #348]	@ 0x15c
 800397e:	f107 030c 	add.w	r3, r7, #12
 8003982:	4611      	mov	r1, r2
 8003984:	4618      	mov	r0, r3
 8003986:	f000 fa55 	bl	8003e34 <modbus_send_response>
 800398a:	e20f      	b.n	8003dac <modbus_handle_frame+0xb80>
			break;
		}

		case MODBUS_FUNC_WRITE_SINGLE_COIL: {
			uint16_t coilAddress = (frame[2] << 8) | frame[3];
 800398c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003990:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	3302      	adds	r3, #2
 8003998:	781b      	ldrb	r3, [r3, #0]
 800399a:	b21b      	sxth	r3, r3
 800399c:	021b      	lsls	r3, r3, #8
 800399e:	b21a      	sxth	r2, r3
 80039a0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80039a4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	3303      	adds	r3, #3
 80039ac:	781b      	ldrb	r3, [r3, #0]
 80039ae:	b21b      	sxth	r3, r3
 80039b0:	4313      	orrs	r3, r2
 80039b2:	b21b      	sxth	r3, r3
 80039b4:	f8a7 3128 	strh.w	r3, [r7, #296]	@ 0x128
			uint16_t writeValue = (frame[4] << 8) | frame[5];
 80039b8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80039bc:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	3304      	adds	r3, #4
 80039c4:	781b      	ldrb	r3, [r3, #0]
 80039c6:	b21b      	sxth	r3, r3
 80039c8:	021b      	lsls	r3, r3, #8
 80039ca:	b21a      	sxth	r2, r3
 80039cc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80039d0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	3305      	adds	r3, #5
 80039d8:	781b      	ldrb	r3, [r3, #0]
 80039da:	b21b      	sxth	r3, r3
 80039dc:	4313      	orrs	r3, r2
 80039de:	b21b      	sxth	r3, r3
 80039e0:	f8a7 3126 	strh.w	r3, [r7, #294]	@ 0x126

			if (coilAddress >= io_coil_channel_count) { // io_coil_channel count external from io_coils
 80039e4:	4b6e      	ldr	r3, [pc, #440]	@ (8003ba0 <modbus_handle_frame+0x974>)
 80039e6:	881b      	ldrh	r3, [r3, #0]
 80039e8:	f8b7 2128 	ldrh.w	r2, [r7, #296]	@ 0x128
 80039ec:	429a      	cmp	r2, r3
 80039ee:	d308      	bcc.n	8003a02 <modbus_handle_frame+0x7d6>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 80039f0:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80039f4:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80039f8:	2202      	movs	r2, #2
 80039fa:	4618      	mov	r0, r3
 80039fc:	f000 fa44 	bl	8003e88 <modbus_send_exception>
				return;
 8003a00:	e1d4      	b.n	8003dac <modbus_handle_frame+0xb80>
			}

			GPIO_PinState writeState = (writeValue == 0xFF00) ? GPIO_PIN_SET : GPIO_PIN_RESET; // 0xFF00 = GPIO_PIN_SET, 0x0000 = GPIO_PIN_RESET
 8003a02:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 8003a06:	f5b3 4f7f 	cmp.w	r3, #65280	@ 0xff00
 8003a0a:	bf0c      	ite	eq
 8003a0c:	2301      	moveq	r3, #1
 8003a0e:	2300      	movne	r3, #0
 8003a10:	b2db      	uxtb	r3, r3
 8003a12:	f887 3125 	strb.w	r3, [r7, #293]	@ 0x125

			// Write the GPIO state to the corresponding coil channel in io_coils
			io_coil_write(coilAddress, writeState);
 8003a16:	f897 2125 	ldrb.w	r2, [r7, #293]	@ 0x125
 8003a1a:	f8b7 3128 	ldrh.w	r3, [r7, #296]	@ 0x128
 8003a1e:	4611      	mov	r1, r2
 8003a20:	4618      	mov	r0, r3
 8003a22:	f7fe fa69 	bl	8001ef8 <io_coil_write>

			modbus_send_response(frame, 6); // Echo back 6 byes (as per spec) of the original request (to say it was successful)
 8003a26:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003a2a:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003a2e:	2106      	movs	r1, #6
 8003a30:	6818      	ldr	r0, [r3, #0]
 8003a32:	f000 f9ff 	bl	8003e34 <modbus_send_response>
			break;
 8003a36:	e1b9      	b.n	8003dac <modbus_handle_frame+0xb80>
		}

		case MODBUS_FUNC_WRITE_SINGLE_REGISTER: {
			uint16_t regAddress = (frame[2] << 8) | frame[3];
 8003a38:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003a3c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	3302      	adds	r3, #2
 8003a44:	781b      	ldrb	r3, [r3, #0]
 8003a46:	b21b      	sxth	r3, r3
 8003a48:	021b      	lsls	r3, r3, #8
 8003a4a:	b21a      	sxth	r2, r3
 8003a4c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003a50:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	3303      	adds	r3, #3
 8003a58:	781b      	ldrb	r3, [r3, #0]
 8003a5a:	b21b      	sxth	r3, r3
 8003a5c:	4313      	orrs	r3, r2
 8003a5e:	b21b      	sxth	r3, r3
 8003a60:	f8a7 312c 	strh.w	r3, [r7, #300]	@ 0x12c
			uint16_t writeValue = (frame[4] << 8) | frame[5];
 8003a64:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003a68:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	3304      	adds	r3, #4
 8003a70:	781b      	ldrb	r3, [r3, #0]
 8003a72:	b21b      	sxth	r3, r3
 8003a74:	021b      	lsls	r3, r3, #8
 8003a76:	b21a      	sxth	r2, r3
 8003a78:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003a7c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	3305      	adds	r3, #5
 8003a84:	781b      	ldrb	r3, [r3, #0]
 8003a86:	b21b      	sxth	r3, r3
 8003a88:	4313      	orrs	r3, r2
 8003a8a:	b21b      	sxth	r3, r3
 8003a8c:	f8a7 312a 	strh.w	r3, [r7, #298]	@ 0x12a

			if (regAddress >= io_holding_reg_channel_count) {
 8003a90:	4b44      	ldr	r3, [pc, #272]	@ (8003ba4 <modbus_handle_frame+0x978>)
 8003a92:	881b      	ldrh	r3, [r3, #0]
 8003a94:	f8b7 212c 	ldrh.w	r2, [r7, #300]	@ 0x12c
 8003a98:	429a      	cmp	r2, r3
 8003a9a:	d308      	bcc.n	8003aae <modbus_handle_frame+0x882>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8003a9c:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8003aa0:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8003aa4:	2202      	movs	r2, #2
 8003aa6:	4618      	mov	r0, r3
 8003aa8:	f000 f9ee 	bl	8003e88 <modbus_send_exception>
				return;
 8003aac:	e17e      	b.n	8003dac <modbus_handle_frame+0xb80>
			}

			io_holding_reg_write(regAddress, writeValue); // write the value to the register
 8003aae:	f8b7 212a 	ldrh.w	r2, [r7, #298]	@ 0x12a
 8003ab2:	f8b7 312c 	ldrh.w	r3, [r7, #300]	@ 0x12c
 8003ab6:	4611      	mov	r1, r2
 8003ab8:	4618      	mov	r0, r3
 8003aba:	f7fe fb0d 	bl	80020d8 <io_holding_reg_write>
			modbus_send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 8003abe:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003ac2:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003ac6:	2106      	movs	r1, #6
 8003ac8:	6818      	ldr	r0, [r3, #0]
 8003aca:	f000 f9b3 	bl	8003e34 <modbus_send_response>
			break;
 8003ace:	e16d      	b.n	8003dac <modbus_handle_frame+0xb80>
		}

		case MODBUS_FUNC_WRITE_MULTIPLE_COILS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8003ad0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003ad4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	3302      	adds	r3, #2
 8003adc:	781b      	ldrb	r3, [r3, #0]
 8003ade:	b21b      	sxth	r3, r3
 8003ae0:	021b      	lsls	r3, r3, #8
 8003ae2:	b21a      	sxth	r2, r3
 8003ae4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003ae8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	3303      	adds	r3, #3
 8003af0:	781b      	ldrb	r3, [r3, #0]
 8003af2:	b21b      	sxth	r3, r3
 8003af4:	4313      	orrs	r3, r2
 8003af6:	b21b      	sxth	r3, r3
 8003af8:	f8a7 313e 	strh.w	r3, [r7, #318]	@ 0x13e
			uint16_t coilCount = (frame[4] << 8) | frame[5];
 8003afc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003b00:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	3304      	adds	r3, #4
 8003b08:	781b      	ldrb	r3, [r3, #0]
 8003b0a:	b21b      	sxth	r3, r3
 8003b0c:	021b      	lsls	r3, r3, #8
 8003b0e:	b21a      	sxth	r2, r3
 8003b10:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003b14:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	3305      	adds	r3, #5
 8003b1c:	781b      	ldrb	r3, [r3, #0]
 8003b1e:	b21b      	sxth	r3, r3
 8003b20:	4313      	orrs	r3, r2
 8003b22:	b21b      	sxth	r3, r3
 8003b24:	f8a7 313c 	strh.w	r3, [r7, #316]	@ 0x13c
			uint8_t byteCount = frame[6];
 8003b28:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003b2c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	799b      	ldrb	r3, [r3, #6]
 8003b34:	f887 313b 	strb.w	r3, [r7, #315]	@ 0x13b
			uint16_t expectedBytes = (coilCount + 7) / 8;
 8003b38:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 8003b3c:	3307      	adds	r3, #7
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	da00      	bge.n	8003b44 <modbus_handle_frame+0x918>
 8003b42:	3307      	adds	r3, #7
 8003b44:	10db      	asrs	r3, r3, #3
 8003b46:	f8a7 3138 	strh.w	r3, [r7, #312]	@ 0x138

			if (startAddress + coilCount > io_coil_channel_count) { // io_coil_channel count external from io_coils
 8003b4a:	f8b7 213e 	ldrh.w	r2, [r7, #318]	@ 0x13e
 8003b4e:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 8003b52:	4413      	add	r3, r2
 8003b54:	4a12      	ldr	r2, [pc, #72]	@ (8003ba0 <modbus_handle_frame+0x974>)
 8003b56:	8812      	ldrh	r2, [r2, #0]
 8003b58:	4293      	cmp	r3, r2
 8003b5a:	dd08      	ble.n	8003b6e <modbus_handle_frame+0x942>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8003b5c:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8003b60:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8003b64:	2202      	movs	r2, #2
 8003b66:	4618      	mov	r0, r3
 8003b68:	f000 f98e 	bl	8003e88 <modbus_send_exception>
				return;
 8003b6c:	e11e      	b.n	8003dac <modbus_handle_frame+0xb80>
			}

			if (expectedBytes != byteCount) { // not enough values provided to write to all the coils
 8003b6e:	f897 313b 	ldrb.w	r3, [r7, #315]	@ 0x13b
 8003b72:	b29b      	uxth	r3, r3
 8003b74:	f8b7 2138 	ldrh.w	r2, [r7, #312]	@ 0x138
 8003b78:	429a      	cmp	r2, r3
 8003b7a:	d008      	beq.n	8003b8e <modbus_handle_frame+0x962>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8003b7c:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8003b80:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8003b84:	2203      	movs	r2, #3
 8003b86:	4618      	mov	r0, r3
 8003b88:	f000 f97e 	bl	8003e88 <modbus_send_exception>
				return;
 8003b8c:	e10e      	b.n	8003dac <modbus_handle_frame+0xb80>
			}

			// Index where coil values start in the frame
			uint16_t frameIndex = 7;
 8003b8e:	2307      	movs	r3, #7
 8003b90:	f8a7 3136 	strh.w	r3, [r7, #310]	@ 0x136

			// Iterate over each coil and set the coil value
			for (uint16_t i = 0; i < coilCount; i++) {
 8003b94:	2300      	movs	r3, #0
 8003b96:	f8a7 3156 	strh.w	r3, [r7, #342]	@ 0x156
 8003b9a:	e044      	b.n	8003c26 <modbus_handle_frame+0x9fa>
 8003b9c:	200015a0 	.word	0x200015a0
 8003ba0:	20000ac8 	.word	0x20000ac8
 8003ba4:	20000b08 	.word	0x20000b08
				uint16_t coilAddress = startAddress + i; // start at the startAddress and continue
 8003ba8:	f8b7 213e 	ldrh.w	r2, [r7, #318]	@ 0x13e
 8003bac:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8003bb0:	4413      	add	r3, r2
 8003bb2:	f8a7 3134 	strh.w	r3, [r7, #308]	@ 0x134

				uint16_t byte_index = i / 8;
 8003bb6:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8003bba:	08db      	lsrs	r3, r3, #3
 8003bbc:	f8a7 3132 	strh.w	r3, [r7, #306]	@ 0x132
				uint16_t bit_index = i % 8;
 8003bc0:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8003bc4:	f003 0307 	and.w	r3, r3, #7
 8003bc8:	f8a7 3130 	strh.w	r3, [r7, #304]	@ 0x130

				uint8_t writeValue = (frame[frameIndex + byte_index] >> bit_index) & 0x01;
 8003bcc:	f8b7 2136 	ldrh.w	r2, [r7, #310]	@ 0x136
 8003bd0:	f8b7 3132 	ldrh.w	r3, [r7, #306]	@ 0x132
 8003bd4:	4413      	add	r3, r2
 8003bd6:	461a      	mov	r2, r3
 8003bd8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003bdc:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	4413      	add	r3, r2
 8003be4:	781b      	ldrb	r3, [r3, #0]
 8003be6:	461a      	mov	r2, r3
 8003be8:	f8b7 3130 	ldrh.w	r3, [r7, #304]	@ 0x130
 8003bec:	fa42 f303 	asr.w	r3, r2, r3
 8003bf0:	b2db      	uxtb	r3, r3
 8003bf2:	f003 0301 	and.w	r3, r3, #1
 8003bf6:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

				GPIO_PinState writeState = (writeValue) ? GPIO_PIN_SET : GPIO_PIN_RESET; // 1 = GPIO_PIN_SET, 0 = GPIO_PIN_RESET
 8003bfa:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	bf14      	ite	ne
 8003c02:	2301      	movne	r3, #1
 8003c04:	2300      	moveq	r3, #0
 8003c06:	b2db      	uxtb	r3, r3
 8003c08:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e

				// Write the GPIO state to the corresponding coil channel in io_coils
				io_coil_write(coilAddress, writeState);
 8003c0c:	f897 212e 	ldrb.w	r2, [r7, #302]	@ 0x12e
 8003c10:	f8b7 3134 	ldrh.w	r3, [r7, #308]	@ 0x134
 8003c14:	4611      	mov	r1, r2
 8003c16:	4618      	mov	r0, r3
 8003c18:	f7fe f96e 	bl	8001ef8 <io_coil_write>
			for (uint16_t i = 0; i < coilCount; i++) {
 8003c1c:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8003c20:	3301      	adds	r3, #1
 8003c22:	f8a7 3156 	strh.w	r3, [r7, #342]	@ 0x156
 8003c26:	f8b7 2156 	ldrh.w	r2, [r7, #342]	@ 0x156
 8003c2a:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 8003c2e:	429a      	cmp	r2, r3
 8003c30:	d3ba      	bcc.n	8003ba8 <modbus_handle_frame+0x97c>
			}

			modbus_send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 8003c32:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003c36:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003c3a:	2106      	movs	r1, #6
 8003c3c:	6818      	ldr	r0, [r3, #0]
 8003c3e:	f000 f8f9 	bl	8003e34 <modbus_send_response>
			break;
 8003c42:	e0b3      	b.n	8003dac <modbus_handle_frame+0xb80>
		}

		case MODBUS_FUNC_WRITE_MULTIPLE_REGISTERS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8003c44:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003c48:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	3302      	adds	r3, #2
 8003c50:	781b      	ldrb	r3, [r3, #0]
 8003c52:	b21b      	sxth	r3, r3
 8003c54:	021b      	lsls	r3, r3, #8
 8003c56:	b21a      	sxth	r2, r3
 8003c58:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003c5c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	3303      	adds	r3, #3
 8003c64:	781b      	ldrb	r3, [r3, #0]
 8003c66:	b21b      	sxth	r3, r3
 8003c68:	4313      	orrs	r3, r2
 8003c6a:	b21b      	sxth	r3, r3
 8003c6c:	f8a7 3148 	strh.w	r3, [r7, #328]	@ 0x148
			uint16_t regCount = (frame[4] << 8) | frame[5];
 8003c70:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003c74:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	3304      	adds	r3, #4
 8003c7c:	781b      	ldrb	r3, [r3, #0]
 8003c7e:	b21b      	sxth	r3, r3
 8003c80:	021b      	lsls	r3, r3, #8
 8003c82:	b21a      	sxth	r2, r3
 8003c84:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003c88:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	3305      	adds	r3, #5
 8003c90:	781b      	ldrb	r3, [r3, #0]
 8003c92:	b21b      	sxth	r3, r3
 8003c94:	4313      	orrs	r3, r2
 8003c96:	b21b      	sxth	r3, r3
 8003c98:	f8a7 3146 	strh.w	r3, [r7, #326]	@ 0x146
			uint8_t byteCount = frame[6];
 8003c9c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003ca0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	799b      	ldrb	r3, [r3, #6]
 8003ca8:	f887 3145 	strb.w	r3, [r7, #325]	@ 0x145

			if (startAddress + regCount > io_holding_reg_channel_count) {
 8003cac:	f8b7 2148 	ldrh.w	r2, [r7, #328]	@ 0x148
 8003cb0:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 8003cb4:	4413      	add	r3, r2
 8003cb6:	4a3f      	ldr	r2, [pc, #252]	@ (8003db4 <modbus_handle_frame+0xb88>)
 8003cb8:	8812      	ldrh	r2, [r2, #0]
 8003cba:	4293      	cmp	r3, r2
 8003cbc:	dd08      	ble.n	8003cd0 <modbus_handle_frame+0xaa4>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8003cbe:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8003cc2:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8003cc6:	2202      	movs	r2, #2
 8003cc8:	4618      	mov	r0, r3
 8003cca:	f000 f8dd 	bl	8003e88 <modbus_send_exception>
				return;
 8003cce:	e06d      	b.n	8003dac <modbus_handle_frame+0xb80>
			}

			if (byteCount != regCount * 2) { // not enough values provided to write to all the registers
 8003cd0:	f897 2145 	ldrb.w	r2, [r7, #325]	@ 0x145
 8003cd4:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 8003cd8:	005b      	lsls	r3, r3, #1
 8003cda:	429a      	cmp	r2, r3
 8003cdc:	d008      	beq.n	8003cf0 <modbus_handle_frame+0xac4>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8003cde:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8003ce2:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8003ce6:	2203      	movs	r2, #3
 8003ce8:	4618      	mov	r0, r3
 8003cea:	f000 f8cd 	bl	8003e88 <modbus_send_exception>
				return;
 8003cee:	e05d      	b.n	8003dac <modbus_handle_frame+0xb80>
			}

			// Index where register values start in the frame
			uint16_t frameIndex = 7;
 8003cf0:	2307      	movs	r3, #7
 8003cf2:	f8a7 3154 	strh.w	r3, [r7, #340]	@ 0x154

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 8003cf6:	2300      	movs	r3, #0
 8003cf8:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8003cfc:	e034      	b.n	8003d68 <modbus_handle_frame+0xb3c>
				uint16_t regAddress = startAddress + i; // start at the startAddress and continue
 8003cfe:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8003d02:	b29a      	uxth	r2, r3
 8003d04:	f8b7 3148 	ldrh.w	r3, [r7, #328]	@ 0x148
 8003d08:	4413      	add	r3, r2
 8003d0a:	f8a7 3142 	strh.w	r3, [r7, #322]	@ 0x142
				uint16_t writeValue = (frame[frameIndex] << 8) | frame[frameIndex + 1]; // MSB received first, so put MSB last, LSB first now.
 8003d0e:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 8003d12:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 8003d16:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8003d1a:	6812      	ldr	r2, [r2, #0]
 8003d1c:	4413      	add	r3, r2
 8003d1e:	781b      	ldrb	r3, [r3, #0]
 8003d20:	b21b      	sxth	r3, r3
 8003d22:	021b      	lsls	r3, r3, #8
 8003d24:	b21a      	sxth	r2, r3
 8003d26:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 8003d2a:	3301      	adds	r3, #1
 8003d2c:	f507 71c0 	add.w	r1, r7, #384	@ 0x180
 8003d30:	f5a1 71be 	sub.w	r1, r1, #380	@ 0x17c
 8003d34:	6809      	ldr	r1, [r1, #0]
 8003d36:	440b      	add	r3, r1
 8003d38:	781b      	ldrb	r3, [r3, #0]
 8003d3a:	b21b      	sxth	r3, r3
 8003d3c:	4313      	orrs	r3, r2
 8003d3e:	b21b      	sxth	r3, r3
 8003d40:	f8a7 3140 	strh.w	r3, [r7, #320]	@ 0x140

				io_holding_reg_write(regAddress, writeValue); // write the value to the register
 8003d44:	f8b7 2140 	ldrh.w	r2, [r7, #320]	@ 0x140
 8003d48:	f8b7 3142 	ldrh.w	r3, [r7, #322]	@ 0x142
 8003d4c:	4611      	mov	r1, r2
 8003d4e:	4618      	mov	r0, r3
 8003d50:	f7fe f9c2 	bl	80020d8 <io_holding_reg_write>

				frameIndex += 2; // Move to the next register value in frame (2 bytes per register so +=2)
 8003d54:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 8003d58:	3302      	adds	r3, #2
 8003d5a:	f8a7 3154 	strh.w	r3, [r7, #340]	@ 0x154
			for (int i = 0; i < regCount; i++) {
 8003d5e:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8003d62:	3301      	adds	r3, #1
 8003d64:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8003d68:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 8003d6c:	f8d7 2150 	ldr.w	r2, [r7, #336]	@ 0x150
 8003d70:	429a      	cmp	r2, r3
 8003d72:	dbc4      	blt.n	8003cfe <modbus_handle_frame+0xad2>
			}

			modbus_send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 8003d74:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003d78:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003d7c:	2106      	movs	r1, #6
 8003d7e:	6818      	ldr	r0, [r3, #0]
 8003d80:	f000 f858 	bl	8003e34 <modbus_send_response>
			break;
 8003d84:	e012      	b.n	8003dac <modbus_handle_frame+0xb80>
		}

		default: {
			// Delegate unkown function codes to the vendor handler, which will send an exception if invalid
			modbus_vendor_handle_frame(frame, len);
 8003d86:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003d8a:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8003d8e:	881a      	ldrh	r2, [r3, #0]
 8003d90:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003d94:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003d98:	4611      	mov	r1, r2
 8003d9a:	6818      	ldr	r0, [r3, #0]
 8003d9c:	f000 f8ac 	bl	8003ef8 <modbus_vendor_handle_frame>
			break;
 8003da0:	e004      	b.n	8003dac <modbus_handle_frame+0xb80>
	if (len < 6) return;
 8003da2:	bf00      	nop
 8003da4:	e002      	b.n	8003dac <modbus_handle_frame+0xb80>
	if (address != slave_address) return;
 8003da6:	bf00      	nop
 8003da8:	e000      	b.n	8003dac <modbus_handle_frame+0xb80>
		return;
 8003daa:	bf00      	nop
		}
	}
}
 8003dac:	f507 77c0 	add.w	r7, r7, #384	@ 0x180
 8003db0:	46bd      	mov	sp, r7
 8003db2:	bd80      	pop	{r7, pc}
 8003db4:	20000b08 	.word	0x20000b08

08003db8 <modbus_crc16>:


// Calculate CRC16
// Source: https://stackoverflow.com/questions/19347685/calculating-modbus-rtu-crc-16
static uint16_t modbus_crc16(uint8_t* frame, uint16_t len) {
 8003db8:	b480      	push	{r7}
 8003dba:	b085      	sub	sp, #20
 8003dbc:	af00      	add	r7, sp, #0
 8003dbe:	6078      	str	r0, [r7, #4]
 8003dc0:	460b      	mov	r3, r1
 8003dc2:	807b      	strh	r3, [r7, #2]
	uint16_t crc = 0xFFFF;
 8003dc4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003dc8:	81fb      	strh	r3, [r7, #14]

	for (uint16_t pos = 0; pos < len; pos++) {
 8003dca:	2300      	movs	r3, #0
 8003dcc:	81bb      	strh	r3, [r7, #12]
 8003dce:	e026      	b.n	8003e1e <modbus_crc16+0x66>
		crc ^= frame[pos]; // XOR byte into LSB of CRC
 8003dd0:	89bb      	ldrh	r3, [r7, #12]
 8003dd2:	687a      	ldr	r2, [r7, #4]
 8003dd4:	4413      	add	r3, r2
 8003dd6:	781b      	ldrb	r3, [r3, #0]
 8003dd8:	461a      	mov	r2, r3
 8003dda:	89fb      	ldrh	r3, [r7, #14]
 8003ddc:	4053      	eors	r3, r2
 8003dde:	81fb      	strh	r3, [r7, #14]

		for (uint8_t b = 0; b < 8; b++) { // Iterate over each bit
 8003de0:	2300      	movs	r3, #0
 8003de2:	72fb      	strb	r3, [r7, #11]
 8003de4:	e015      	b.n	8003e12 <modbus_crc16+0x5a>
			if ((crc & 0x0001) != 0) { // If LSB is set
 8003de6:	89fb      	ldrh	r3, [r7, #14]
 8003de8:	f003 0301 	and.w	r3, r3, #1
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d00a      	beq.n	8003e06 <modbus_crc16+0x4e>
				crc >>= 1; // Shift right
 8003df0:	89fb      	ldrh	r3, [r7, #14]
 8003df2:	085b      	lsrs	r3, r3, #1
 8003df4:	81fb      	strh	r3, [r7, #14]
				crc ^= 0xA001; // XOR 0xA001
 8003df6:	89fb      	ldrh	r3, [r7, #14]
 8003df8:	f483 43bf 	eor.w	r3, r3, #24448	@ 0x5f80
 8003dfc:	f083 037e 	eor.w	r3, r3, #126	@ 0x7e
 8003e00:	43db      	mvns	r3, r3
 8003e02:	81fb      	strh	r3, [r7, #14]
 8003e04:	e002      	b.n	8003e0c <modbus_crc16+0x54>
			} else { // Else (LSB is not set)
				crc >>= 1; // Shift right
 8003e06:	89fb      	ldrh	r3, [r7, #14]
 8003e08:	085b      	lsrs	r3, r3, #1
 8003e0a:	81fb      	strh	r3, [r7, #14]
		for (uint8_t b = 0; b < 8; b++) { // Iterate over each bit
 8003e0c:	7afb      	ldrb	r3, [r7, #11]
 8003e0e:	3301      	adds	r3, #1
 8003e10:	72fb      	strb	r3, [r7, #11]
 8003e12:	7afb      	ldrb	r3, [r7, #11]
 8003e14:	2b07      	cmp	r3, #7
 8003e16:	d9e6      	bls.n	8003de6 <modbus_crc16+0x2e>
	for (uint16_t pos = 0; pos < len; pos++) {
 8003e18:	89bb      	ldrh	r3, [r7, #12]
 8003e1a:	3301      	adds	r3, #1
 8003e1c:	81bb      	strh	r3, [r7, #12]
 8003e1e:	89ba      	ldrh	r2, [r7, #12]
 8003e20:	887b      	ldrh	r3, [r7, #2]
 8003e22:	429a      	cmp	r2, r3
 8003e24:	d3d4      	bcc.n	8003dd0 <modbus_crc16+0x18>
			}
		}
	}

	return crc;
 8003e26:	89fb      	ldrh	r3, [r7, #14]
}
 8003e28:	4618      	mov	r0, r3
 8003e2a:	3714      	adds	r7, #20
 8003e2c:	46bd      	mov	sp, r7
 8003e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e32:	4770      	bx	lr

08003e34 <modbus_send_response>:

// Send the response over RS485
void modbus_send_response(uint8_t* frame, uint16_t len) {
 8003e34:	b580      	push	{r7, lr}
 8003e36:	b084      	sub	sp, #16
 8003e38:	af00      	add	r7, sp, #0
 8003e3a:	6078      	str	r0, [r7, #4]
 8003e3c:	460b      	mov	r3, r1
 8003e3e:	807b      	strh	r3, [r7, #2]
	// Add CRC
	uint16_t crc = modbus_crc16(frame, len);
 8003e40:	887b      	ldrh	r3, [r7, #2]
 8003e42:	4619      	mov	r1, r3
 8003e44:	6878      	ldr	r0, [r7, #4]
 8003e46:	f7ff ffb7 	bl	8003db8 <modbus_crc16>
 8003e4a:	4603      	mov	r3, r0
 8003e4c:	81fb      	strh	r3, [r7, #14]
	frame[len++] = crc & 0xFF;         // LSB first
 8003e4e:	887b      	ldrh	r3, [r7, #2]
 8003e50:	1c5a      	adds	r2, r3, #1
 8003e52:	807a      	strh	r2, [r7, #2]
 8003e54:	461a      	mov	r2, r3
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	4413      	add	r3, r2
 8003e5a:	89fa      	ldrh	r2, [r7, #14]
 8003e5c:	b2d2      	uxtb	r2, r2
 8003e5e:	701a      	strb	r2, [r3, #0]
	frame[len++] = (crc >> 8) & 0xFF;  // MSB second
 8003e60:	89fb      	ldrh	r3, [r7, #14]
 8003e62:	0a1b      	lsrs	r3, r3, #8
 8003e64:	b29a      	uxth	r2, r3
 8003e66:	887b      	ldrh	r3, [r7, #2]
 8003e68:	1c59      	adds	r1, r3, #1
 8003e6a:	8079      	strh	r1, [r7, #2]
 8003e6c:	4619      	mov	r1, r3
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	440b      	add	r3, r1
 8003e72:	b2d2      	uxtb	r2, r2
 8003e74:	701a      	strb	r2, [r3, #0]
	//static char debug_msg_response[256];
	//snprintf(debug_msg_response, sizeof(debug_msg_response), "DEBUG: Transmit len = %u, first four = 0x%02X 0x%02X 0x%02X 0x%02X\r\n", len, frame[0], frame[1], frame[2], frame[3]);
	//CDC_Transmit_FS((uint8_t*)debug_msg_response, strlen(debug_msg_response));

	// Transmit over RS485
	RS485_Transmit(frame, len);
 8003e76:	887b      	ldrh	r3, [r7, #2]
 8003e78:	4619      	mov	r1, r3
 8003e7a:	6878      	ldr	r0, [r7, #4]
 8003e7c:	f000 fbe6 	bl	800464c <RS485_Transmit>
}
 8003e80:	bf00      	nop
 8003e82:	3710      	adds	r7, #16
 8003e84:	46bd      	mov	sp, r7
 8003e86:	bd80      	pop	{r7, pc}

08003e88 <modbus_send_exception>:

// Send the exception over RS485
void modbus_send_exception(uint8_t address, uint8_t function, uint8_t exception) {
 8003e88:	b580      	push	{r7, lr}
 8003e8a:	b084      	sub	sp, #16
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	4603      	mov	r3, r0
 8003e90:	71fb      	strb	r3, [r7, #7]
 8003e92:	460b      	mov	r3, r1
 8003e94:	71bb      	strb	r3, [r7, #6]
 8003e96:	4613      	mov	r3, r2
 8003e98:	717b      	strb	r3, [r7, #5]
	// Craft exceptionFrame
	uint8_t exceptionFrame[5];
	exceptionFrame[0] = address;
 8003e9a:	79fb      	ldrb	r3, [r7, #7]
 8003e9c:	723b      	strb	r3, [r7, #8]
	exceptionFrame[1] = function | 0x80; // Must OR function with 0x80 to indicate an exception
 8003e9e:	79bb      	ldrb	r3, [r7, #6]
 8003ea0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003ea4:	b2db      	uxtb	r3, r3
 8003ea6:	727b      	strb	r3, [r7, #9]
	exceptionFrame[2] = exception;
 8003ea8:	797b      	ldrb	r3, [r7, #5]
 8003eaa:	72bb      	strb	r3, [r7, #10]

	// Add CRC
	uint16_t crc = modbus_crc16(exceptionFrame, 3);
 8003eac:	f107 0308 	add.w	r3, r7, #8
 8003eb0:	2103      	movs	r1, #3
 8003eb2:	4618      	mov	r0, r3
 8003eb4:	f7ff ff80 	bl	8003db8 <modbus_crc16>
 8003eb8:	4603      	mov	r3, r0
 8003eba:	81fb      	strh	r3, [r7, #14]
	exceptionFrame[3] = crc & 0xFF;         // LSB first
 8003ebc:	89fb      	ldrh	r3, [r7, #14]
 8003ebe:	b2db      	uxtb	r3, r3
 8003ec0:	72fb      	strb	r3, [r7, #11]
	exceptionFrame[4] = (crc >> 8) & 0xFF;  // MSB second
 8003ec2:	89fb      	ldrh	r3, [r7, #14]
 8003ec4:	0a1b      	lsrs	r3, r3, #8
 8003ec6:	b29b      	uxth	r3, r3
 8003ec8:	b2db      	uxtb	r3, r3
 8003eca:	733b      	strb	r3, [r7, #12]

	// Transmit over RS485
	RS485_Transmit(exceptionFrame, 5);
 8003ecc:	f107 0308 	add.w	r3, r7, #8
 8003ed0:	2105      	movs	r1, #5
 8003ed2:	4618      	mov	r0, r3
 8003ed4:	f000 fbba 	bl	800464c <RS485_Transmit>
}
 8003ed8:	bf00      	nop
 8003eda:	3710      	adds	r7, #16
 8003edc:	46bd      	mov	sp, r7
 8003ede:	bd80      	pop	{r7, pc}

08003ee0 <modbusGetSlaveAddress>:

uint8_t modbusGetSlaveAddress(void) {
 8003ee0:	b480      	push	{r7}
 8003ee2:	af00      	add	r7, sp, #0
	return slave_address;
 8003ee4:	4b03      	ldr	r3, [pc, #12]	@ (8003ef4 <modbusGetSlaveAddress+0x14>)
 8003ee6:	781b      	ldrb	r3, [r3, #0]
}
 8003ee8:	4618      	mov	r0, r3
 8003eea:	46bd      	mov	sp, r7
 8003eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef0:	4770      	bx	lr
 8003ef2:	bf00      	nop
 8003ef4:	200015a0 	.word	0x200015a0

08003ef8 <modbus_vendor_handle_frame>:
#include "modbus/modbus_vendor.h"
#include "modbus/modbus.h"
#include "automation/automation.h"

// Handle a full received modbus frame
void modbus_vendor_handle_frame(uint8_t* frame, uint16_t len) {
 8003ef8:	b580      	push	{r7, lr}
 8003efa:	b0e0      	sub	sp, #384	@ 0x180
 8003efc:	af02      	add	r7, sp, #8
 8003efe:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8003f02:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003f06:	6018      	str	r0, [r3, #0]
 8003f08:	460a      	mov	r2, r1
 8003f0a:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8003f0e:	f5a3 73bb 	sub.w	r3, r3, #374	@ 0x176
 8003f12:	801a      	strh	r2, [r3, #0]
	uint8_t function = frame[1];
 8003f14:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8003f18:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	785b      	ldrb	r3, [r3, #1]
 8003f20:	f887 3175 	strb.w	r3, [r7, #373]	@ 0x175
	uint8_t slave_address = modbusGetSlaveAddress();
 8003f24:	f7ff ffdc 	bl	8003ee0 <modbusGetSlaveAddress>
 8003f28:	4603      	mov	r3, r0
 8003f2a:	f887 3174 	strb.w	r3, [r7, #372]	@ 0x174

	switch (function) {
 8003f2e:	f897 3175 	ldrb.w	r3, [r7, #373]	@ 0x175
 8003f32:	2b67      	cmp	r3, #103	@ 0x67
 8003f34:	f000 81ec 	beq.w	8004310 <modbus_vendor_handle_frame+0x418>
 8003f38:	2b67      	cmp	r3, #103	@ 0x67
 8003f3a:	f300 830f 	bgt.w	800455c <modbus_vendor_handle_frame+0x664>
 8003f3e:	2b65      	cmp	r3, #101	@ 0x65
 8003f40:	d003      	beq.n	8003f4a <modbus_vendor_handle_frame+0x52>
 8003f42:	2b66      	cmp	r3, #102	@ 0x66
 8003f44:	f000 81ae 	beq.w	80042a4 <modbus_vendor_handle_frame+0x3ac>
 8003f48:	e308      	b.n	800455c <modbus_vendor_handle_frame+0x664>
		case MODBUS_VENDOR_FUNC_ADD_RULE: {

			// Check if the frame length is correct: 18 + 4 (slave id (1), function (1), crc (2))
			if (len != 22) {
 8003f4a:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8003f4e:	f5a3 73bb 	sub.w	r3, r3, #374	@ 0x176
 8003f52:	881b      	ldrh	r3, [r3, #0]
 8003f54:	2b16      	cmp	r3, #22
 8003f56:	d008      	beq.n	8003f6a <modbus_vendor_handle_frame+0x72>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8003f58:	f897 1175 	ldrb.w	r1, [r7, #373]	@ 0x175
 8003f5c:	f897 3174 	ldrb.w	r3, [r7, #372]	@ 0x174
 8003f60:	2203      	movs	r2, #3
 8003f62:	4618      	mov	r0, r3
 8003f64:	f7ff ff90 	bl	8003e88 <modbus_send_exception>
				return;
 8003f68:	e301      	b.n	800456e <modbus_vendor_handle_frame+0x676>
			}

			// Extract fields from the 18-byte payload
			uint8_t input_type1Raw = frame[2];
 8003f6a:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8003f6e:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	789b      	ldrb	r3, [r3, #2]
 8003f76:	f887 3155 	strb.w	r3, [r7, #341]	@ 0x155
			uint16_t input_reg1 = (frame[3] << 8) | frame[4];
 8003f7a:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8003f7e:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	3303      	adds	r3, #3
 8003f86:	781b      	ldrb	r3, [r3, #0]
 8003f88:	b21b      	sxth	r3, r3
 8003f8a:	021b      	lsls	r3, r3, #8
 8003f8c:	b21a      	sxth	r2, r3
 8003f8e:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8003f92:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	3304      	adds	r3, #4
 8003f9a:	781b      	ldrb	r3, [r3, #0]
 8003f9c:	b21b      	sxth	r3, r3
 8003f9e:	4313      	orrs	r3, r2
 8003fa0:	b21b      	sxth	r3, r3
 8003fa2:	f8a7 3152 	strh.w	r3, [r7, #338]	@ 0x152
			uint8_t op1Raw = frame[5];
 8003fa6:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8003faa:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	795b      	ldrb	r3, [r3, #5]
 8003fb2:	f887 3151 	strb.w	r3, [r7, #337]	@ 0x151
			uint16_t compare_value1 = (frame[6] << 8) | frame[7];
 8003fb6:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8003fba:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	3306      	adds	r3, #6
 8003fc2:	781b      	ldrb	r3, [r3, #0]
 8003fc4:	b21b      	sxth	r3, r3
 8003fc6:	021b      	lsls	r3, r3, #8
 8003fc8:	b21a      	sxth	r2, r3
 8003fca:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8003fce:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	3307      	adds	r3, #7
 8003fd6:	781b      	ldrb	r3, [r3, #0]
 8003fd8:	b21b      	sxth	r3, r3
 8003fda:	4313      	orrs	r3, r2
 8003fdc:	b21b      	sxth	r3, r3
 8003fde:	f8a7 314e 	strh.w	r3, [r7, #334]	@ 0x14e
			uint8_t input_type2Raw = frame[8];
 8003fe2:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8003fe6:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	7a1b      	ldrb	r3, [r3, #8]
 8003fee:	f887 314d 	strb.w	r3, [r7, #333]	@ 0x14d
			uint16_t input_reg2 = (frame[9] << 8) | frame[10];
 8003ff2:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8003ff6:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	3309      	adds	r3, #9
 8003ffe:	781b      	ldrb	r3, [r3, #0]
 8004000:	b21b      	sxth	r3, r3
 8004002:	021b      	lsls	r3, r3, #8
 8004004:	b21a      	sxth	r2, r3
 8004006:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 800400a:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	330a      	adds	r3, #10
 8004012:	781b      	ldrb	r3, [r3, #0]
 8004014:	b21b      	sxth	r3, r3
 8004016:	4313      	orrs	r3, r2
 8004018:	b21b      	sxth	r3, r3
 800401a:	f8a7 314a 	strh.w	r3, [r7, #330]	@ 0x14a
			uint8_t op2Raw = frame[11];
 800401e:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8004022:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	7adb      	ldrb	r3, [r3, #11]
 800402a:	f887 3149 	strb.w	r3, [r7, #329]	@ 0x149
			uint16_t compare_value2 = (frame[12] << 8) | frame[13];
 800402e:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8004032:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	330c      	adds	r3, #12
 800403a:	781b      	ldrb	r3, [r3, #0]
 800403c:	b21b      	sxth	r3, r3
 800403e:	021b      	lsls	r3, r3, #8
 8004040:	b21a      	sxth	r2, r3
 8004042:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8004046:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	330d      	adds	r3, #13
 800404e:	781b      	ldrb	r3, [r3, #0]
 8004050:	b21b      	sxth	r3, r3
 8004052:	4313      	orrs	r3, r2
 8004054:	b21b      	sxth	r3, r3
 8004056:	f8a7 3146 	strh.w	r3, [r7, #326]	@ 0x146
			uint8_t joinRaw = frame[14];
 800405a:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 800405e:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	7b9b      	ldrb	r3, [r3, #14]
 8004066:	f887 3145 	strb.w	r3, [r7, #325]	@ 0x145
			uint8_t output_typeRaw = frame[15];
 800406a:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 800406e:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	7bdb      	ldrb	r3, [r3, #15]
 8004076:	f887 3144 	strb.w	r3, [r7, #324]	@ 0x144
			uint16_t output_reg = (frame[16] << 8) | frame[17];
 800407a:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 800407e:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	3310      	adds	r3, #16
 8004086:	781b      	ldrb	r3, [r3, #0]
 8004088:	b21b      	sxth	r3, r3
 800408a:	021b      	lsls	r3, r3, #8
 800408c:	b21a      	sxth	r2, r3
 800408e:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8004092:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	3311      	adds	r3, #17
 800409a:	781b      	ldrb	r3, [r3, #0]
 800409c:	b21b      	sxth	r3, r3
 800409e:	4313      	orrs	r3, r2
 80040a0:	b21b      	sxth	r3, r3
 80040a2:	f8a7 3142 	strh.w	r3, [r7, #322]	@ 0x142
			uint16_t output_value = (frame[18] << 8) | frame[19];
 80040a6:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 80040aa:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	3312      	adds	r3, #18
 80040b2:	781b      	ldrb	r3, [r3, #0]
 80040b4:	b21b      	sxth	r3, r3
 80040b6:	021b      	lsls	r3, r3, #8
 80040b8:	b21a      	sxth	r2, r3
 80040ba:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 80040be:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	3313      	adds	r3, #19
 80040c6:	781b      	ldrb	r3, [r3, #0]
 80040c8:	b21b      	sxth	r3, r3
 80040ca:	4313      	orrs	r3, r2
 80040cc:	b21b      	sxth	r3, r3
 80040ce:	f8a7 3140 	strh.w	r3, [r7, #320]	@ 0x140

			// Validate fields
			// Ensure types are valid
			if (input_type1Raw == 0 || input_type1Raw > AUTOMATION_TYPE_COUNT || output_typeRaw == 0 || output_typeRaw > AUTOMATION_TYPE_COUNT) {
 80040d2:	f897 3155 	ldrb.w	r3, [r7, #341]	@ 0x155
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d00b      	beq.n	80040f2 <modbus_vendor_handle_frame+0x1fa>
 80040da:	f897 3155 	ldrb.w	r3, [r7, #341]	@ 0x155
 80040de:	2b04      	cmp	r3, #4
 80040e0:	d807      	bhi.n	80040f2 <modbus_vendor_handle_frame+0x1fa>
 80040e2:	f897 3144 	ldrb.w	r3, [r7, #324]	@ 0x144
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d003      	beq.n	80040f2 <modbus_vendor_handle_frame+0x1fa>
 80040ea:	f897 3144 	ldrb.w	r3, [r7, #324]	@ 0x144
 80040ee:	2b04      	cmp	r3, #4
 80040f0:	d908      	bls.n	8004104 <modbus_vendor_handle_frame+0x20c>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80040f2:	f897 1175 	ldrb.w	r1, [r7, #373]	@ 0x175
 80040f6:	f897 3174 	ldrb.w	r3, [r7, #372]	@ 0x174
 80040fa:	2203      	movs	r2, #3
 80040fc:	4618      	mov	r0, r3
 80040fe:	f7ff fec3 	bl	8003e88 <modbus_send_exception>
				return;
 8004102:	e234      	b.n	800456e <modbus_vendor_handle_frame+0x676>
			}
			if ((joinRaw != 1) && (input_type2Raw == 0 || input_type2Raw > AUTOMATION_TYPE_COUNT)) {
 8004104:	f897 3145 	ldrb.w	r3, [r7, #325]	@ 0x145
 8004108:	2b01      	cmp	r3, #1
 800410a:	d010      	beq.n	800412e <modbus_vendor_handle_frame+0x236>
 800410c:	f897 314d 	ldrb.w	r3, [r7, #333]	@ 0x14d
 8004110:	2b00      	cmp	r3, #0
 8004112:	d003      	beq.n	800411c <modbus_vendor_handle_frame+0x224>
 8004114:	f897 314d 	ldrb.w	r3, [r7, #333]	@ 0x14d
 8004118:	2b04      	cmp	r3, #4
 800411a:	d908      	bls.n	800412e <modbus_vendor_handle_frame+0x236>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800411c:	f897 1175 	ldrb.w	r1, [r7, #373]	@ 0x175
 8004120:	f897 3174 	ldrb.w	r3, [r7, #372]	@ 0x174
 8004124:	2203      	movs	r2, #3
 8004126:	4618      	mov	r0, r3
 8004128:	f7ff feae 	bl	8003e88 <modbus_send_exception>
				return;
 800412c:	e21f      	b.n	800456e <modbus_vendor_handle_frame+0x676>
			}

			// Ensure operations are valid
			if (op1Raw == 0 || op1Raw > AUTOMATION_OPERATION_COUNT) {
 800412e:	f897 3151 	ldrb.w	r3, [r7, #337]	@ 0x151
 8004132:	2b00      	cmp	r3, #0
 8004134:	d003      	beq.n	800413e <modbus_vendor_handle_frame+0x246>
 8004136:	f897 3151 	ldrb.w	r3, [r7, #337]	@ 0x151
 800413a:	2b06      	cmp	r3, #6
 800413c:	d908      	bls.n	8004150 <modbus_vendor_handle_frame+0x258>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800413e:	f897 1175 	ldrb.w	r1, [r7, #373]	@ 0x175
 8004142:	f897 3174 	ldrb.w	r3, [r7, #372]	@ 0x174
 8004146:	2203      	movs	r2, #3
 8004148:	4618      	mov	r0, r3
 800414a:	f7ff fe9d 	bl	8003e88 <modbus_send_exception>
				return;
 800414e:	e20e      	b.n	800456e <modbus_vendor_handle_frame+0x676>
			}
			if ((joinRaw != 1) && (op2Raw == 0 || op2Raw > AUTOMATION_OPERATION_COUNT)) {
 8004150:	f897 3145 	ldrb.w	r3, [r7, #325]	@ 0x145
 8004154:	2b01      	cmp	r3, #1
 8004156:	d010      	beq.n	800417a <modbus_vendor_handle_frame+0x282>
 8004158:	f897 3149 	ldrb.w	r3, [r7, #329]	@ 0x149
 800415c:	2b00      	cmp	r3, #0
 800415e:	d003      	beq.n	8004168 <modbus_vendor_handle_frame+0x270>
 8004160:	f897 3149 	ldrb.w	r3, [r7, #329]	@ 0x149
 8004164:	2b06      	cmp	r3, #6
 8004166:	d908      	bls.n	800417a <modbus_vendor_handle_frame+0x282>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004168:	f897 1175 	ldrb.w	r1, [r7, #373]	@ 0x175
 800416c:	f897 3174 	ldrb.w	r3, [r7, #372]	@ 0x174
 8004170:	2203      	movs	r2, #3
 8004172:	4618      	mov	r0, r3
 8004174:	f7ff fe88 	bl	8003e88 <modbus_send_exception>
				return;
 8004178:	e1f9      	b.n	800456e <modbus_vendor_handle_frame+0x676>
			}

			// Ensure join is valid
			if (joinRaw < 1 || joinRaw > AUTOMATION_JOIN_COUNT) {
 800417a:	f897 3145 	ldrb.w	r3, [r7, #325]	@ 0x145
 800417e:	2b00      	cmp	r3, #0
 8004180:	d003      	beq.n	800418a <modbus_vendor_handle_frame+0x292>
 8004182:	f897 3145 	ldrb.w	r3, [r7, #325]	@ 0x145
 8004186:	2b03      	cmp	r3, #3
 8004188:	d908      	bls.n	800419c <modbus_vendor_handle_frame+0x2a4>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800418a:	f897 1175 	ldrb.w	r1, [r7, #373]	@ 0x175
 800418e:	f897 3174 	ldrb.w	r3, [r7, #372]	@ 0x174
 8004192:	2203      	movs	r2, #3
 8004194:	4618      	mov	r0, r3
 8004196:	f7ff fe77 	bl	8003e88 <modbus_send_exception>
				return;
 800419a:	e1e8      	b.n	800456e <modbus_vendor_handle_frame+0x676>
			}


			// Construct the rule (note enums start at 0, but over modbus i start a 1 so that null errors are easier to catch (i.e., they are 0 only if an error has occured))
			RegisterType input_type1 = input_type1Raw - 1;
 800419c:	f897 3155 	ldrb.w	r3, [r7, #341]	@ 0x155
 80041a0:	3b01      	subs	r3, #1
 80041a2:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
			RegisterType output_type = output_typeRaw - 1;
 80041a6:	f897 3144 	ldrb.w	r3, [r7, #324]	@ 0x144
 80041aa:	3b01      	subs	r3, #1
 80041ac:	f887 313e 	strb.w	r3, [r7, #318]	@ 0x13e
			ComparisonOp op1 = op1Raw - 1;
 80041b0:	f897 3151 	ldrb.w	r3, [r7, #337]	@ 0x151
 80041b4:	3b01      	subs	r3, #1
 80041b6:	f887 313d 	strb.w	r3, [r7, #317]	@ 0x13d
			LogicJoin join = joinRaw - 1;
 80041ba:	f897 3145 	ldrb.w	r3, [r7, #325]	@ 0x145
 80041be:	3b01      	subs	r3, #1
 80041c0:	f887 313c 	strb.w	r3, [r7, #316]	@ 0x13c

			RegisterType input_type2 = 0;
 80041c4:	2300      	movs	r3, #0
 80041c6:	f887 3177 	strb.w	r3, [r7, #375]	@ 0x177
			ComparisonOp op2 = 0;
 80041ca:	2300      	movs	r3, #0
 80041cc:	f887 3176 	strb.w	r3, [r7, #374]	@ 0x176
			if (joinRaw != 1) {
 80041d0:	f897 3145 	ldrb.w	r3, [r7, #325]	@ 0x145
 80041d4:	2b01      	cmp	r3, #1
 80041d6:	d009      	beq.n	80041ec <modbus_vendor_handle_frame+0x2f4>
				input_type2 = input_type2Raw - 1;
 80041d8:	f897 314d 	ldrb.w	r3, [r7, #333]	@ 0x14d
 80041dc:	3b01      	subs	r3, #1
 80041de:	f887 3177 	strb.w	r3, [r7, #375]	@ 0x177
				op2 = op2Raw - 1;
 80041e2:	f897 3149 	ldrb.w	r3, [r7, #329]	@ 0x149
 80041e6:	3b01      	subs	r3, #1
 80041e8:	f887 3176 	strb.w	r3, [r7, #374]	@ 0x176
			}


			LogicRule newRule = {
 80041ec:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 80041f0:	f887 3124 	strb.w	r3, [r7, #292]	@ 0x124
 80041f4:	f8b7 3152 	ldrh.w	r3, [r7, #338]	@ 0x152
 80041f8:	f8a7 3126 	strh.w	r3, [r7, #294]	@ 0x126
 80041fc:	f897 313d 	ldrb.w	r3, [r7, #317]	@ 0x13d
 8004200:	f887 3128 	strb.w	r3, [r7, #296]	@ 0x128
 8004204:	f8b7 314e 	ldrh.w	r3, [r7, #334]	@ 0x14e
 8004208:	f8a7 312a 	strh.w	r3, [r7, #298]	@ 0x12a
 800420c:	f897 3177 	ldrb.w	r3, [r7, #375]	@ 0x177
 8004210:	f887 312c 	strb.w	r3, [r7, #300]	@ 0x12c
 8004214:	f8b7 314a 	ldrh.w	r3, [r7, #330]	@ 0x14a
 8004218:	f8a7 312e 	strh.w	r3, [r7, #302]	@ 0x12e
 800421c:	f897 3176 	ldrb.w	r3, [r7, #374]	@ 0x176
 8004220:	f887 3130 	strb.w	r3, [r7, #304]	@ 0x130
 8004224:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 8004228:	f8a7 3132 	strh.w	r3, [r7, #306]	@ 0x132
 800422c:	f897 313c 	ldrb.w	r3, [r7, #316]	@ 0x13c
 8004230:	f887 3134 	strb.w	r3, [r7, #308]	@ 0x134
 8004234:	f897 313e 	ldrb.w	r3, [r7, #318]	@ 0x13e
 8004238:	f887 3135 	strb.w	r3, [r7, #309]	@ 0x135
 800423c:	f8b7 3142 	ldrh.w	r3, [r7, #322]	@ 0x142
 8004240:	f8a7 3136 	strh.w	r3, [r7, #310]	@ 0x136
 8004244:	f8b7 3140 	ldrh.w	r3, [r7, #320]	@ 0x140
 8004248:	f8a7 3138 	strh.w	r3, [r7, #312]	@ 0x138
				.output_type = output_type,
				.output_reg = output_reg,
				.output_value = output_value
			};

			automation_add_rule(newRule);
 800424c:	466b      	mov	r3, sp
 800424e:	f507 729a 	add.w	r2, r7, #308	@ 0x134
 8004252:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004256:	6018      	str	r0, [r3, #0]
 8004258:	3304      	adds	r3, #4
 800425a:	8019      	strh	r1, [r3, #0]
 800425c:	f507 7392 	add.w	r3, r7, #292	@ 0x124
 8004260:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004262:	f7fc ff9f 	bl	80011a4 <automation_add_rule>

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8004266:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 800426a:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800426e:	f897 2174 	ldrb.w	r2, [r7, #372]	@ 0x174
 8004272:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_ADD_RULE;
 8004274:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8004278:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800427c:	2265      	movs	r2, #101	@ 0x65
 800427e:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // 1 byte to indicate success
 8004280:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8004284:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8004288:	2201      	movs	r2, #1
 800428a:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 800428c:	2303      	movs	r3, #3
 800428e:	f8a7 313a 	strh.w	r3, [r7, #314]	@ 0x13a

			modbus_send_response(responseData, responseLen);
 8004292:	f8b7 213a 	ldrh.w	r2, [r7, #314]	@ 0x13a
 8004296:	f107 030c 	add.w	r3, r7, #12
 800429a:	4611      	mov	r1, r2
 800429c:	4618      	mov	r0, r3
 800429e:	f7ff fdc9 	bl	8003e34 <modbus_send_response>
 80042a2:	e164      	b.n	800456e <modbus_vendor_handle_frame+0x676>
		}
		case MODBUS_VENDOR_FUNC_GET_RULE_COUNT: {
			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			uint16_t ruleCount = automation_get_rule_count();
 80042a4:	f7fc ffb0 	bl	8001208 <automation_get_rule_count>
 80042a8:	4603      	mov	r3, r0
 80042aa:	f8a7 3158 	strh.w	r3, [r7, #344]	@ 0x158

			responseData[0] = slave_address; // the address of us
 80042ae:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 80042b2:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80042b6:	f897 2174 	ldrb.w	r2, [r7, #372]	@ 0x174
 80042ba:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_ADD_RULE;
 80042bc:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 80042c0:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80042c4:	2265      	movs	r2, #101	@ 0x65
 80042c6:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x02; // byte count, 2 bytes follow (16 bits -> uint16_t)
 80042c8:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 80042cc:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80042d0:	2202      	movs	r2, #2
 80042d2:	709a      	strb	r2, [r3, #2]
			responseData[3] = ruleCount >> 8; // high byte
 80042d4:	f8b7 3158 	ldrh.w	r3, [r7, #344]	@ 0x158
 80042d8:	0a1b      	lsrs	r3, r3, #8
 80042da:	b29b      	uxth	r3, r3
 80042dc:	b2da      	uxtb	r2, r3
 80042de:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 80042e2:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80042e6:	70da      	strb	r2, [r3, #3]
			responseData[4] = ruleCount & 0x00FF; // low byte
 80042e8:	f8b7 3158 	ldrh.w	r3, [r7, #344]	@ 0x158
 80042ec:	b2da      	uxtb	r2, r3
 80042ee:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 80042f2:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80042f6:	711a      	strb	r2, [r3, #4]

			uint16_t responseLen = 5;
 80042f8:	2305      	movs	r3, #5
 80042fa:	f8a7 3156 	strh.w	r3, [r7, #342]	@ 0x156
			modbus_send_response(responseData, responseLen);
 80042fe:	f8b7 2156 	ldrh.w	r2, [r7, #342]	@ 0x156
 8004302:	f107 030c 	add.w	r3, r7, #12
 8004306:	4611      	mov	r1, r2
 8004308:	4618      	mov	r0, r3
 800430a:	f7ff fd93 	bl	8003e34 <modbus_send_response>
			break;
 800430e:	e12e      	b.n	800456e <modbus_vendor_handle_frame+0x676>
		}
		case MODBUS_VENDOR_FUNC_GET_RULE: {
			// Check request length (Slave Address, Function Code, Index High, Index Low, CRC Low, CRC High)
			if (len != 6) {
 8004310:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8004314:	f5a3 73bb 	sub.w	r3, r3, #374	@ 0x176
 8004318:	881b      	ldrh	r3, [r3, #0]
 800431a:	2b06      	cmp	r3, #6
 800431c:	d008      	beq.n	8004330 <modbus_vendor_handle_frame+0x438>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800431e:	f897 1175 	ldrb.w	r1, [r7, #373]	@ 0x175
 8004322:	f897 3174 	ldrb.w	r3, [r7, #372]	@ 0x174
 8004326:	2203      	movs	r2, #3
 8004328:	4618      	mov	r0, r3
 800432a:	f7ff fdad 	bl	8003e88 <modbus_send_exception>
				return;
 800432e:	e11e      	b.n	800456e <modbus_vendor_handle_frame+0x676>
			}

			uint16_t ruleIndex = (frame[2] << 8) | frame[3];
 8004330:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8004334:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	3302      	adds	r3, #2
 800433c:	781b      	ldrb	r3, [r3, #0]
 800433e:	b21b      	sxth	r3, r3
 8004340:	021b      	lsls	r3, r3, #8
 8004342:	b21a      	sxth	r2, r3
 8004344:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8004348:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	3303      	adds	r3, #3
 8004350:	781b      	ldrb	r3, [r3, #0]
 8004352:	b21b      	sxth	r3, r3
 8004354:	4313      	orrs	r3, r2
 8004356:	b21b      	sxth	r3, r3
 8004358:	f8a7 3172 	strh.w	r3, [r7, #370]	@ 0x172

			LogicRule rule;

			bool status = automation_get_rule(ruleIndex, &rule);
 800435c:	f507 7286 	add.w	r2, r7, #268	@ 0x10c
 8004360:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 8004364:	4611      	mov	r1, r2
 8004366:	4618      	mov	r0, r3
 8004368:	f7fc ff5a 	bl	8001220 <automation_get_rule>
 800436c:	4603      	mov	r3, r0
 800436e:	f887 3171 	strb.w	r3, [r7, #369]	@ 0x171
			if (status == false) {
 8004372:	f897 3171 	ldrb.w	r3, [r7, #369]	@ 0x171
 8004376:	f083 0301 	eor.w	r3, r3, #1
 800437a:	b2db      	uxtb	r3, r3
 800437c:	2b00      	cmp	r3, #0
 800437e:	d008      	beq.n	8004392 <modbus_vendor_handle_frame+0x49a>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004380:	f897 1175 	ldrb.w	r1, [r7, #373]	@ 0x175
 8004384:	f897 3174 	ldrb.w	r3, [r7, #372]	@ 0x174
 8004388:	2203      	movs	r2, #3
 800438a:	4618      	mov	r0, r3
 800438c:	f7ff fd7c 	bl	8003e88 <modbus_send_exception>
				return;
 8004390:	e0ed      	b.n	800456e <modbus_vendor_handle_frame+0x676>
			}

			// Extract fields from the rule struct
			// Enumerations have + 1 as to make first index 1 (easier to detect 0 errors).
			uint8_t input_type1Raw = (uint8_t)rule.input_type1 + 1;
 8004392:	f897 310c 	ldrb.w	r3, [r7, #268]	@ 0x10c
 8004396:	3301      	adds	r3, #1
 8004398:	f887 3170 	strb.w	r3, [r7, #368]	@ 0x170
			uint16_t input_reg1 = (uint16_t)rule.input_reg1;
 800439c:	f8b7 310e 	ldrh.w	r3, [r7, #270]	@ 0x10e
 80043a0:	f8a7 316e 	strh.w	r3, [r7, #366]	@ 0x16e
			uint8_t op1Raw = (uint8_t)rule.op1 + 1;
 80043a4:	f897 3110 	ldrb.w	r3, [r7, #272]	@ 0x110
 80043a8:	3301      	adds	r3, #1
 80043aa:	f887 316d 	strb.w	r3, [r7, #365]	@ 0x16d
			uint16_t compare_value1 = (uint16_t)rule.compare_value1;
 80043ae:	f8b7 3112 	ldrh.w	r3, [r7, #274]	@ 0x112
 80043b2:	f8a7 316a 	strh.w	r3, [r7, #362]	@ 0x16a
			uint8_t input_type2Raw = (uint8_t)rule.input_type2 + 1;
 80043b6:	f897 3114 	ldrb.w	r3, [r7, #276]	@ 0x114
 80043ba:	3301      	adds	r3, #1
 80043bc:	f887 3169 	strb.w	r3, [r7, #361]	@ 0x169
			uint16_t input_reg2 = (uint16_t)rule.input_reg2;
 80043c0:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 80043c4:	f8a7 3166 	strh.w	r3, [r7, #358]	@ 0x166
			uint8_t op2Raw = (uint8_t)rule.op2 + 1;
 80043c8:	f897 3118 	ldrb.w	r3, [r7, #280]	@ 0x118
 80043cc:	3301      	adds	r3, #1
 80043ce:	f887 3165 	strb.w	r3, [r7, #357]	@ 0x165
			uint16_t compare_value2 = (uint16_t)rule.compare_value2;
 80043d2:	f8b7 311a 	ldrh.w	r3, [r7, #282]	@ 0x11a
 80043d6:	f8a7 3162 	strh.w	r3, [r7, #354]	@ 0x162
			uint8_t joinRaw = (uint8_t)rule.join + 1;
 80043da:	f897 311c 	ldrb.w	r3, [r7, #284]	@ 0x11c
 80043de:	3301      	adds	r3, #1
 80043e0:	f887 3161 	strb.w	r3, [r7, #353]	@ 0x161
			uint8_t output_typeRaw = (uint8_t)rule.output_type + 1;
 80043e4:	f897 311d 	ldrb.w	r3, [r7, #285]	@ 0x11d
 80043e8:	3301      	adds	r3, #1
 80043ea:	f887 3160 	strb.w	r3, [r7, #352]	@ 0x160
			uint16_t output_reg = (uint16_t)rule.output_reg;
 80043ee:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 80043f2:	f8a7 315e 	strh.w	r3, [r7, #350]	@ 0x15e
			uint16_t output_value = (uint16_t)rule.output_value;
 80043f6:	f8b7 3120 	ldrh.w	r3, [r7, #288]	@ 0x120
 80043fa:	f8a7 315c 	strh.w	r3, [r7, #348]	@ 0x15c

			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			// Create the response frame
			responseData[0] = slave_address; // the address of us
 80043fe:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8004402:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8004406:	f897 2174 	ldrb.w	r2, [r7, #372]	@ 0x174
 800440a:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_GET_RULE;
 800440c:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8004410:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8004414:	2267      	movs	r2, #103	@ 0x67
 8004416:	705a      	strb	r2, [r3, #1]

			responseData[2] = input_type1Raw;
 8004418:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 800441c:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8004420:	f897 2170 	ldrb.w	r2, [r7, #368]	@ 0x170
 8004424:	709a      	strb	r2, [r3, #2]
			responseData[3] = input_reg1 >> 8; // high bit
 8004426:	f8b7 316e 	ldrh.w	r3, [r7, #366]	@ 0x16e
 800442a:	0a1b      	lsrs	r3, r3, #8
 800442c:	b29b      	uxth	r3, r3
 800442e:	b2da      	uxtb	r2, r3
 8004430:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8004434:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8004438:	70da      	strb	r2, [r3, #3]
			responseData[4] = input_reg1 & 0xFF; // low bit
 800443a:	f8b7 316e 	ldrh.w	r3, [r7, #366]	@ 0x16e
 800443e:	b2da      	uxtb	r2, r3
 8004440:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8004444:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8004448:	711a      	strb	r2, [r3, #4]
			responseData[5] = op1Raw;
 800444a:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 800444e:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8004452:	f897 216d 	ldrb.w	r2, [r7, #365]	@ 0x16d
 8004456:	715a      	strb	r2, [r3, #5]
			responseData[6] = compare_value1 >> 8;
 8004458:	f8b7 316a 	ldrh.w	r3, [r7, #362]	@ 0x16a
 800445c:	0a1b      	lsrs	r3, r3, #8
 800445e:	b29b      	uxth	r3, r3
 8004460:	b2da      	uxtb	r2, r3
 8004462:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8004466:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800446a:	719a      	strb	r2, [r3, #6]
			responseData[7] = compare_value1 & 0xFF;
 800446c:	f8b7 316a 	ldrh.w	r3, [r7, #362]	@ 0x16a
 8004470:	b2da      	uxtb	r2, r3
 8004472:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8004476:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800447a:	71da      	strb	r2, [r3, #7]
			responseData[8] = input_type2Raw;
 800447c:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8004480:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8004484:	f897 2169 	ldrb.w	r2, [r7, #361]	@ 0x169
 8004488:	721a      	strb	r2, [r3, #8]
			responseData[9] = input_reg2 >> 8;
 800448a:	f8b7 3166 	ldrh.w	r3, [r7, #358]	@ 0x166
 800448e:	0a1b      	lsrs	r3, r3, #8
 8004490:	b29b      	uxth	r3, r3
 8004492:	b2da      	uxtb	r2, r3
 8004494:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8004498:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800449c:	725a      	strb	r2, [r3, #9]
			responseData[10] = input_reg2 & 0xFF;
 800449e:	f8b7 3166 	ldrh.w	r3, [r7, #358]	@ 0x166
 80044a2:	b2da      	uxtb	r2, r3
 80044a4:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 80044a8:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80044ac:	729a      	strb	r2, [r3, #10]
			responseData[11] = op2Raw;
 80044ae:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 80044b2:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80044b6:	f897 2165 	ldrb.w	r2, [r7, #357]	@ 0x165
 80044ba:	72da      	strb	r2, [r3, #11]
			responseData[12] = compare_value2 >> 8;
 80044bc:	f8b7 3162 	ldrh.w	r3, [r7, #354]	@ 0x162
 80044c0:	0a1b      	lsrs	r3, r3, #8
 80044c2:	b29b      	uxth	r3, r3
 80044c4:	b2da      	uxtb	r2, r3
 80044c6:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 80044ca:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80044ce:	731a      	strb	r2, [r3, #12]
			responseData[13] = compare_value2 & 0xFF;
 80044d0:	f8b7 3162 	ldrh.w	r3, [r7, #354]	@ 0x162
 80044d4:	b2da      	uxtb	r2, r3
 80044d6:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 80044da:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80044de:	735a      	strb	r2, [r3, #13]
			responseData[14] = joinRaw;
 80044e0:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 80044e4:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80044e8:	f897 2161 	ldrb.w	r2, [r7, #353]	@ 0x161
 80044ec:	739a      	strb	r2, [r3, #14]
			responseData[15] = output_typeRaw;
 80044ee:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 80044f2:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80044f6:	f897 2160 	ldrb.w	r2, [r7, #352]	@ 0x160
 80044fa:	73da      	strb	r2, [r3, #15]
			responseData[16] = output_reg >> 8;
 80044fc:	f8b7 315e 	ldrh.w	r3, [r7, #350]	@ 0x15e
 8004500:	0a1b      	lsrs	r3, r3, #8
 8004502:	b29b      	uxth	r3, r3
 8004504:	b2da      	uxtb	r2, r3
 8004506:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 800450a:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800450e:	741a      	strb	r2, [r3, #16]
			responseData[17] = output_reg & 0xFF;
 8004510:	f8b7 315e 	ldrh.w	r3, [r7, #350]	@ 0x15e
 8004514:	b2da      	uxtb	r2, r3
 8004516:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 800451a:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800451e:	745a      	strb	r2, [r3, #17]
			responseData[18] = output_value >> 8;
 8004520:	f8b7 315c 	ldrh.w	r3, [r7, #348]	@ 0x15c
 8004524:	0a1b      	lsrs	r3, r3, #8
 8004526:	b29b      	uxth	r3, r3
 8004528:	b2da      	uxtb	r2, r3
 800452a:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 800452e:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8004532:	749a      	strb	r2, [r3, #18]
			responseData[19] = output_value & 0xFF;
 8004534:	f8b7 315c 	ldrh.w	r3, [r7, #348]	@ 0x15c
 8004538:	b2da      	uxtb	r2, r3
 800453a:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 800453e:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8004542:	74da      	strb	r2, [r3, #19]

			uint16_t responseLen = 20;
 8004544:	2314      	movs	r3, #20
 8004546:	f8a7 315a 	strh.w	r3, [r7, #346]	@ 0x15a
			modbus_send_response(responseData, responseLen);
 800454a:	f8b7 215a 	ldrh.w	r2, [r7, #346]	@ 0x15a
 800454e:	f107 030c 	add.w	r3, r7, #12
 8004552:	4611      	mov	r1, r2
 8004554:	4618      	mov	r0, r3
 8004556:	f7ff fc6d 	bl	8003e34 <modbus_send_response>
 800455a:	e008      	b.n	800456e <modbus_vendor_handle_frame+0x676>
			break;
		}
		default: {
			modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_FUNCTION);
 800455c:	f897 1175 	ldrb.w	r1, [r7, #373]	@ 0x175
 8004560:	f897 3174 	ldrb.w	r3, [r7, #372]	@ 0x174
 8004564:	2201      	movs	r2, #1
 8004566:	4618      	mov	r0, r3
 8004568:	f7ff fc8e 	bl	8003e88 <modbus_send_exception>
			break;
 800456c:	bf00      	nop
		}
	}
}
 800456e:	f507 77bc 	add.w	r7, r7, #376	@ 0x178
 8004572:	46bd      	mov	sp, r7
 8004574:	bd80      	pop	{r7, pc}
	...

08004578 <RS485_SetTransmitMode>:
static volatile uint8_t rs485_rx_frame_tail = 0; // points to where the oldest unprocessed frame is
static volatile uint8_t rs485_tx_frame_head = 0;
static volatile uint8_t rs485_tx_frame_tail = 0;
int txBusy = 0;

void RS485_SetTransmitMode(void) {
 8004578:	b580      	push	{r7, lr}
 800457a:	af00      	add	r7, sp, #0
	// Set direction pin to HIGH (transmit)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_SET);
 800457c:	4b07      	ldr	r3, [pc, #28]	@ (800459c <RS485_SetTransmitMode+0x24>)
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	4a07      	ldr	r2, [pc, #28]	@ (80045a0 <RS485_SetTransmitMode+0x28>)
 8004582:	8811      	ldrh	r1, [r2, #0]
 8004584:	2201      	movs	r2, #1
 8004586:	4618      	mov	r0, r3
 8004588:	f002 ff50 	bl	800742c <HAL_GPIO_WritePin>
#ifdef LED_STATUS_ENABLE
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
 800458c:	2201      	movs	r2, #1
 800458e:	2140      	movs	r1, #64	@ 0x40
 8004590:	4804      	ldr	r0, [pc, #16]	@ (80045a4 <RS485_SetTransmitMode+0x2c>)
 8004592:	f002 ff4b 	bl	800742c <HAL_GPIO_WritePin>
#endif
}
 8004596:	bf00      	nop
 8004598:	bd80      	pop	{r7, pc}
 800459a:	bf00      	nop
 800459c:	200015a4 	.word	0x200015a4
 80045a0:	200015a8 	.word	0x200015a8
 80045a4:	48000800 	.word	0x48000800

080045a8 <RS485_SetReceiveMode>:

void RS485_SetReceiveMode(void) {
 80045a8:	b580      	push	{r7, lr}
 80045aa:	af00      	add	r7, sp, #0
	// Set direction pin to LOW (receive)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_RESET);
 80045ac:	4b07      	ldr	r3, [pc, #28]	@ (80045cc <RS485_SetReceiveMode+0x24>)
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	4a07      	ldr	r2, [pc, #28]	@ (80045d0 <RS485_SetReceiveMode+0x28>)
 80045b2:	8811      	ldrh	r1, [r2, #0]
 80045b4:	2200      	movs	r2, #0
 80045b6:	4618      	mov	r0, r3
 80045b8:	f002 ff38 	bl	800742c <HAL_GPIO_WritePin>
#ifdef LED_STATUS_ENABLE
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 80045bc:	2200      	movs	r2, #0
 80045be:	2140      	movs	r1, #64	@ 0x40
 80045c0:	4804      	ldr	r0, [pc, #16]	@ (80045d4 <RS485_SetReceiveMode+0x2c>)
 80045c2:	f002 ff33 	bl	800742c <HAL_GPIO_WritePin>
#endif
}
 80045c6:	bf00      	nop
 80045c8:	bd80      	pop	{r7, pc}
 80045ca:	bf00      	nop
 80045cc:	200015a4 	.word	0x200015a4
 80045d0:	200015a8 	.word	0x200015a8
 80045d4:	48000800 	.word	0x48000800

080045d8 <RS485_Setup>:

void RS485_Setup(GPIO_TypeDef* dir_port, uint16_t dir_pin) {
 80045d8:	b580      	push	{r7, lr}
 80045da:	b082      	sub	sp, #8
 80045dc:	af00      	add	r7, sp, #0
 80045de:	6078      	str	r0, [r7, #4]
 80045e0:	460b      	mov	r3, r1
 80045e2:	807b      	strh	r3, [r7, #2]
	memset((void*)rs485_rx_frame_queue, 0, sizeof(rs485_rx_frame_queue));
 80045e4:	f44f 6201 	mov.w	r2, #2064	@ 0x810
 80045e8:	2100      	movs	r1, #0
 80045ea:	4810      	ldr	r0, [pc, #64]	@ (800462c <RS485_Setup+0x54>)
 80045ec:	f00c ff93 	bl	8011516 <memset>
	memset((void*)rs485_tx_frame_queue, 0, sizeof(rs485_tx_frame_queue));
 80045f0:	f44f 6201 	mov.w	r2, #2064	@ 0x810
 80045f4:	2100      	movs	r1, #0
 80045f6:	480e      	ldr	r0, [pc, #56]	@ (8004630 <RS485_Setup+0x58>)
 80045f8:	f00c ff8d 	bl	8011516 <memset>
	rs485_tx_frame_head = 0;
 80045fc:	4b0d      	ldr	r3, [pc, #52]	@ (8004634 <RS485_Setup+0x5c>)
 80045fe:	2200      	movs	r2, #0
 8004600:	701a      	strb	r2, [r3, #0]
	rs485_tx_frame_tail = 0;
 8004602:	4b0d      	ldr	r3, [pc, #52]	@ (8004638 <RS485_Setup+0x60>)
 8004604:	2200      	movs	r2, #0
 8004606:	701a      	strb	r2, [r3, #0]

	RS485_DIR_PORT = dir_port;
 8004608:	4a0c      	ldr	r2, [pc, #48]	@ (800463c <RS485_Setup+0x64>)
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	6013      	str	r3, [r2, #0]
	RS485_DIR_PIN = dir_pin;
 800460e:	4a0c      	ldr	r2, [pc, #48]	@ (8004640 <RS485_Setup+0x68>)
 8004610:	887b      	ldrh	r3, [r7, #2]
 8004612:	8013      	strh	r3, [r2, #0]

	RS485_SetReceiveMode();
 8004614:	f7ff ffc8 	bl	80045a8 <RS485_SetReceiveMode>

	// Start DMA
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8004618:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800461c:	4909      	ldr	r1, [pc, #36]	@ (8004644 <RS485_Setup+0x6c>)
 800461e:	480a      	ldr	r0, [pc, #40]	@ (8004648 <RS485_Setup+0x70>)
 8004620:	f008 f857 	bl	800c6d2 <HAL_UARTEx_ReceiveToIdle_DMA>
}
 8004624:	bf00      	nop
 8004626:	3708      	adds	r7, #8
 8004628:	46bd      	mov	sp, r7
 800462a:	bd80      	pop	{r7, pc}
 800462c:	200016ac 	.word	0x200016ac
 8004630:	20001ebc 	.word	0x20001ebc
 8004634:	200026ce 	.word	0x200026ce
 8004638:	200026cf 	.word	0x200026cf
 800463c:	200015a4 	.word	0x200015a4
 8004640:	200015a8 	.word	0x200015a8
 8004644:	200015ac 	.word	0x200015ac
 8004648:	20001448 	.word	0x20001448

0800464c <RS485_Transmit>:

void RS485_Transmit(uint8_t *data, uint16_t len) {
 800464c:	b580      	push	{r7, lr}
 800464e:	b084      	sub	sp, #16
 8004650:	af00      	add	r7, sp, #0
 8004652:	6078      	str	r0, [r7, #4]
 8004654:	460b      	mov	r3, r1
 8004656:	807b      	strh	r3, [r7, #2]
	// Adds frames to be transmitted to a circular queue.
	// Call RS485_TransmitPendingFrames() from main loop.

	if (len == 0 || len > RS485_FRAME_MAX_SIZE) return;
 8004658:	887b      	ldrh	r3, [r7, #2]
 800465a:	2b00      	cmp	r3, #0
 800465c:	d03a      	beq.n	80046d4 <RS485_Transmit+0x88>
 800465e:	887b      	ldrh	r3, [r7, #2]
 8004660:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004664:	d836      	bhi.n	80046d4 <RS485_Transmit+0x88>

    uint8_t next = (rs485_tx_frame_head + 1) % RS485_FRAME_QUEUE_LEN;
 8004666:	4b1d      	ldr	r3, [pc, #116]	@ (80046dc <RS485_Transmit+0x90>)
 8004668:	781b      	ldrb	r3, [r3, #0]
 800466a:	b2db      	uxtb	r3, r3
 800466c:	3301      	adds	r3, #1
 800466e:	425a      	negs	r2, r3
 8004670:	f003 0307 	and.w	r3, r3, #7
 8004674:	f002 0207 	and.w	r2, r2, #7
 8004678:	bf58      	it	pl
 800467a:	4253      	negpl	r3, r2
 800467c:	73fb      	strb	r3, [r7, #15]

    if (next != rs485_tx_frame_tail) { // if not full
 800467e:	4b18      	ldr	r3, [pc, #96]	@ (80046e0 <RS485_Transmit+0x94>)
 8004680:	781b      	ldrb	r3, [r3, #0]
 8004682:	b2db      	uxtb	r3, r3
 8004684:	7bfa      	ldrb	r2, [r7, #15]
 8004686:	429a      	cmp	r2, r3
 8004688:	d020      	beq.n	80046cc <RS485_Transmit+0x80>
    	// Copy the data to transmit into the queue
		memcpy((void*)rs485_tx_frame_queue[rs485_tx_frame_head].data, data, len);
 800468a:	4b14      	ldr	r3, [pc, #80]	@ (80046dc <RS485_Transmit+0x90>)
 800468c:	781b      	ldrb	r3, [r3, #0]
 800468e:	b2db      	uxtb	r3, r3
 8004690:	461a      	mov	r2, r3
 8004692:	4613      	mov	r3, r2
 8004694:	01db      	lsls	r3, r3, #7
 8004696:	4413      	add	r3, r2
 8004698:	005b      	lsls	r3, r3, #1
 800469a:	4a12      	ldr	r2, [pc, #72]	@ (80046e4 <RS485_Transmit+0x98>)
 800469c:	4413      	add	r3, r2
 800469e:	887a      	ldrh	r2, [r7, #2]
 80046a0:	6879      	ldr	r1, [r7, #4]
 80046a2:	4618      	mov	r0, r3
 80046a4:	f00c ffb7 	bl	8011616 <memcpy>
		rs485_tx_frame_queue[rs485_tx_frame_head].len = len;
 80046a8:	4b0c      	ldr	r3, [pc, #48]	@ (80046dc <RS485_Transmit+0x90>)
 80046aa:	781b      	ldrb	r3, [r3, #0]
 80046ac:	b2db      	uxtb	r3, r3
 80046ae:	4619      	mov	r1, r3
 80046b0:	4a0c      	ldr	r2, [pc, #48]	@ (80046e4 <RS485_Transmit+0x98>)
 80046b2:	460b      	mov	r3, r1
 80046b4:	01db      	lsls	r3, r3, #7
 80046b6:	440b      	add	r3, r1
 80046b8:	005b      	lsls	r3, r3, #1
 80046ba:	4413      	add	r3, r2
 80046bc:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80046c0:	887a      	ldrh	r2, [r7, #2]
 80046c2:	801a      	strh	r2, [r3, #0]
		rs485_tx_frame_head = next;
 80046c4:	4a05      	ldr	r2, [pc, #20]	@ (80046dc <RS485_Transmit+0x90>)
 80046c6:	7bfb      	ldrb	r3, [r7, #15]
 80046c8:	7013      	strb	r3, [r2, #0]
 80046ca:	e004      	b.n	80046d6 <RS485_Transmit+0x8a>
    } else {
    	usb_serial_println("TX queue overflow!");
 80046cc:	4806      	ldr	r0, [pc, #24]	@ (80046e8 <RS485_Transmit+0x9c>)
 80046ce:	f7fe fd87 	bl	80031e0 <usb_serial_println>
 80046d2:	e000      	b.n	80046d6 <RS485_Transmit+0x8a>
	if (len == 0 || len > RS485_FRAME_MAX_SIZE) return;
 80046d4:	bf00      	nop
    }
}
 80046d6:	3710      	adds	r7, #16
 80046d8:	46bd      	mov	sp, r7
 80046da:	bd80      	pop	{r7, pc}
 80046dc:	200026ce 	.word	0x200026ce
 80046e0:	200026cf 	.word	0x200026cf
 80046e4:	20001ebc 	.word	0x20001ebc
 80046e8:	080137a0 	.word	0x080137a0

080046ec <HAL_UARTEx_RxEventCallback>:


void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t size) {
 80046ec:	b580      	push	{r7, lr}
 80046ee:	b084      	sub	sp, #16
 80046f0:	af00      	add	r7, sp, #0
 80046f2:	6078      	str	r0, [r7, #4]
 80046f4:	460b      	mov	r3, r1
 80046f6:	807b      	strh	r3, [r7, #2]
	// Adds received frame from DMA buffer to a circular queue to be processed.
	// Call RS485_ProcessPendingFrames() from main loop.

	if (huart->Instance == USART1) {
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	4a26      	ldr	r2, [pc, #152]	@ (8004798 <HAL_UARTEx_RxEventCallback+0xac>)
 80046fe:	4293      	cmp	r3, r2
 8004700:	d145      	bne.n	800478e <HAL_UARTEx_RxEventCallback+0xa2>
		uint8_t next = (rs485_rx_frame_head + 1) % RS485_FRAME_QUEUE_LEN;
 8004702:	4b26      	ldr	r3, [pc, #152]	@ (800479c <HAL_UARTEx_RxEventCallback+0xb0>)
 8004704:	781b      	ldrb	r3, [r3, #0]
 8004706:	b2db      	uxtb	r3, r3
 8004708:	3301      	adds	r3, #1
 800470a:	425a      	negs	r2, r3
 800470c:	f003 0307 	and.w	r3, r3, #7
 8004710:	f002 0207 	and.w	r2, r2, #7
 8004714:	bf58      	it	pl
 8004716:	4253      	negpl	r3, r2
 8004718:	73fb      	strb	r3, [r7, #15]
		if (next != rs485_rx_frame_tail) { // if not full
 800471a:	4b21      	ldr	r3, [pc, #132]	@ (80047a0 <HAL_UARTEx_RxEventCallback+0xb4>)
 800471c:	781b      	ldrb	r3, [r3, #0]
 800471e:	b2db      	uxtb	r3, r3
 8004720:	7bfa      	ldrb	r2, [r7, #15]
 8004722:	429a      	cmp	r2, r3
 8004724:	d024      	beq.n	8004770 <HAL_UARTEx_RxEventCallback+0x84>
			// Copy the received data into the queue
			if (size <= RS485_FRAME_MAX_SIZE) {
 8004726:	887b      	ldrh	r3, [r7, #2]
 8004728:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800472c:	d823      	bhi.n	8004776 <HAL_UARTEx_RxEventCallback+0x8a>
				memcpy((void*)rs485_rx_frame_queue[rs485_rx_frame_head].data, RS485_DMA_BUFFER, size);
 800472e:	4b1b      	ldr	r3, [pc, #108]	@ (800479c <HAL_UARTEx_RxEventCallback+0xb0>)
 8004730:	781b      	ldrb	r3, [r3, #0]
 8004732:	b2db      	uxtb	r3, r3
 8004734:	461a      	mov	r2, r3
 8004736:	4613      	mov	r3, r2
 8004738:	01db      	lsls	r3, r3, #7
 800473a:	4413      	add	r3, r2
 800473c:	005b      	lsls	r3, r3, #1
 800473e:	4a19      	ldr	r2, [pc, #100]	@ (80047a4 <HAL_UARTEx_RxEventCallback+0xb8>)
 8004740:	4413      	add	r3, r2
 8004742:	887a      	ldrh	r2, [r7, #2]
 8004744:	4918      	ldr	r1, [pc, #96]	@ (80047a8 <HAL_UARTEx_RxEventCallback+0xbc>)
 8004746:	4618      	mov	r0, r3
 8004748:	f00c ff65 	bl	8011616 <memcpy>
				rs485_rx_frame_queue[rs485_rx_frame_head].len = size;
 800474c:	4b13      	ldr	r3, [pc, #76]	@ (800479c <HAL_UARTEx_RxEventCallback+0xb0>)
 800474e:	781b      	ldrb	r3, [r3, #0]
 8004750:	b2db      	uxtb	r3, r3
 8004752:	4619      	mov	r1, r3
 8004754:	4a13      	ldr	r2, [pc, #76]	@ (80047a4 <HAL_UARTEx_RxEventCallback+0xb8>)
 8004756:	460b      	mov	r3, r1
 8004758:	01db      	lsls	r3, r3, #7
 800475a:	440b      	add	r3, r1
 800475c:	005b      	lsls	r3, r3, #1
 800475e:	4413      	add	r3, r2
 8004760:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8004764:	887a      	ldrh	r2, [r7, #2]
 8004766:	801a      	strh	r2, [r3, #0]
				rs485_rx_frame_head = next;
 8004768:	4a0c      	ldr	r2, [pc, #48]	@ (800479c <HAL_UARTEx_RxEventCallback+0xb0>)
 800476a:	7bfb      	ldrb	r3, [r7, #15]
 800476c:	7013      	strb	r3, [r2, #0]
 800476e:	e002      	b.n	8004776 <HAL_UARTEx_RxEventCallback+0x8a>
			}
		} else {
			usb_serial_println("RX queue overflow!");
 8004770:	480e      	ldr	r0, [pc, #56]	@ (80047ac <HAL_UARTEx_RxEventCallback+0xc0>)
 8004772:	f7fe fd35 	bl	80031e0 <usb_serial_println>
		}

		// Ready for next reception
		if (HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE) != HAL_OK) {
 8004776:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800477a:	490b      	ldr	r1, [pc, #44]	@ (80047a8 <HAL_UARTEx_RxEventCallback+0xbc>)
 800477c:	480c      	ldr	r0, [pc, #48]	@ (80047b0 <HAL_UARTEx_RxEventCallback+0xc4>)
 800477e:	f007 ffa8 	bl	800c6d2 <HAL_UARTEx_ReceiveToIdle_DMA>
 8004782:	4603      	mov	r3, r0
 8004784:	2b00      	cmp	r3, #0
 8004786:	d002      	beq.n	800478e <HAL_UARTEx_RxEventCallback+0xa2>
		    usb_serial_println("Failed to re-arm UART RX DMA!");
 8004788:	480a      	ldr	r0, [pc, #40]	@ (80047b4 <HAL_UARTEx_RxEventCallback+0xc8>)
 800478a:	f7fe fd29 	bl	80031e0 <usb_serial_println>
		}
	}
}
 800478e:	bf00      	nop
 8004790:	3710      	adds	r7, #16
 8004792:	46bd      	mov	sp, r7
 8004794:	bd80      	pop	{r7, pc}
 8004796:	bf00      	nop
 8004798:	40013800 	.word	0x40013800
 800479c:	200026cc 	.word	0x200026cc
 80047a0:	200026cd 	.word	0x200026cd
 80047a4:	200016ac 	.word	0x200016ac
 80047a8:	200015ac 	.word	0x200015ac
 80047ac:	080137b4 	.word	0x080137b4
 80047b0:	20001448 	.word	0x20001448
 80047b4:	080137c8 	.word	0x080137c8

080047b8 <RS485_TCCallback>:

void RS485_TCCallback(void)
{
 80047b8:	b580      	push	{r7, lr}
 80047ba:	af00      	add	r7, sp, #0
	// Finished sending this frame
	txBusy = 0;
 80047bc:	4b0a      	ldr	r3, [pc, #40]	@ (80047e8 <RS485_TCCallback+0x30>)
 80047be:	2200      	movs	r2, #0
 80047c0:	601a      	str	r2, [r3, #0]

	// Transmission fully complete, switch to receive mode
	RS485_SetReceiveMode();
 80047c2:	f7ff fef1 	bl	80045a8 <RS485_SetReceiveMode>
	__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 80047c6:	4b09      	ldr	r3, [pc, #36]	@ (80047ec <RS485_TCCallback+0x34>)
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	681a      	ldr	r2, [r3, #0]
 80047cc:	4b07      	ldr	r3, [pc, #28]	@ (80047ec <RS485_TCCallback+0x34>)
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80047d4:	601a      	str	r2, [r3, #0]

	// Restart DMA receive
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 80047d6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80047da:	4905      	ldr	r1, [pc, #20]	@ (80047f0 <RS485_TCCallback+0x38>)
 80047dc:	4803      	ldr	r0, [pc, #12]	@ (80047ec <RS485_TCCallback+0x34>)
 80047de:	f007 ff78 	bl	800c6d2 <HAL_UARTEx_ReceiveToIdle_DMA>

	// !! See bottom of this file for required extra code !!
}
 80047e2:	bf00      	nop
 80047e4:	bd80      	pop	{r7, pc}
 80047e6:	bf00      	nop
 80047e8:	200026d0 	.word	0x200026d0
 80047ec:	20001448 	.word	0x20001448
 80047f0:	200015ac 	.word	0x200015ac

080047f4 <RS485_ProcessPendingFrames>:

void RS485_ProcessPendingFrames(void) {
 80047f4:	b580      	push	{r7, lr}
 80047f6:	b082      	sub	sp, #8
 80047f8:	af00      	add	r7, sp, #0
	while (rs485_rx_frame_tail != rs485_rx_frame_head) {
 80047fa:	e02b      	b.n	8004854 <RS485_ProcessPendingFrames+0x60>
		uint8_t* frame_data = (uint8_t*)rs485_rx_frame_queue[rs485_rx_frame_tail].data;
 80047fc:	4b1c      	ldr	r3, [pc, #112]	@ (8004870 <RS485_ProcessPendingFrames+0x7c>)
 80047fe:	781b      	ldrb	r3, [r3, #0]
 8004800:	b2db      	uxtb	r3, r3
 8004802:	461a      	mov	r2, r3
 8004804:	4613      	mov	r3, r2
 8004806:	01db      	lsls	r3, r3, #7
 8004808:	4413      	add	r3, r2
 800480a:	005b      	lsls	r3, r3, #1
 800480c:	4a19      	ldr	r2, [pc, #100]	@ (8004874 <RS485_ProcessPendingFrames+0x80>)
 800480e:	4413      	add	r3, r2
 8004810:	607b      	str	r3, [r7, #4]
		uint16_t frame_len = rs485_rx_frame_queue[rs485_rx_frame_tail].len;
 8004812:	4b17      	ldr	r3, [pc, #92]	@ (8004870 <RS485_ProcessPendingFrames+0x7c>)
 8004814:	781b      	ldrb	r3, [r3, #0]
 8004816:	b2db      	uxtb	r3, r3
 8004818:	4619      	mov	r1, r3
 800481a:	4a16      	ldr	r2, [pc, #88]	@ (8004874 <RS485_ProcessPendingFrames+0x80>)
 800481c:	460b      	mov	r3, r1
 800481e:	01db      	lsls	r3, r3, #7
 8004820:	440b      	add	r3, r1
 8004822:	005b      	lsls	r3, r3, #1
 8004824:	4413      	add	r3, r2
 8004826:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800482a:	881b      	ldrh	r3, [r3, #0]
 800482c:	807b      	strh	r3, [r7, #2]

		modbus_handle_frame(frame_data, frame_len); // Pass the frames over to modbus to handle
 800482e:	887b      	ldrh	r3, [r7, #2]
 8004830:	4619      	mov	r1, r3
 8004832:	6878      	ldr	r0, [r7, #4]
 8004834:	f7fe fcfa 	bl	800322c <modbus_handle_frame>

		rs485_rx_frame_tail = (rs485_rx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
 8004838:	4b0d      	ldr	r3, [pc, #52]	@ (8004870 <RS485_ProcessPendingFrames+0x7c>)
 800483a:	781b      	ldrb	r3, [r3, #0]
 800483c:	b2db      	uxtb	r3, r3
 800483e:	3301      	adds	r3, #1
 8004840:	425a      	negs	r2, r3
 8004842:	f003 0307 	and.w	r3, r3, #7
 8004846:	f002 0207 	and.w	r2, r2, #7
 800484a:	bf58      	it	pl
 800484c:	4253      	negpl	r3, r2
 800484e:	b2da      	uxtb	r2, r3
 8004850:	4b07      	ldr	r3, [pc, #28]	@ (8004870 <RS485_ProcessPendingFrames+0x7c>)
 8004852:	701a      	strb	r2, [r3, #0]
	while (rs485_rx_frame_tail != rs485_rx_frame_head) {
 8004854:	4b06      	ldr	r3, [pc, #24]	@ (8004870 <RS485_ProcessPendingFrames+0x7c>)
 8004856:	781b      	ldrb	r3, [r3, #0]
 8004858:	b2da      	uxtb	r2, r3
 800485a:	4b07      	ldr	r3, [pc, #28]	@ (8004878 <RS485_ProcessPendingFrames+0x84>)
 800485c:	781b      	ldrb	r3, [r3, #0]
 800485e:	b2db      	uxtb	r3, r3
 8004860:	429a      	cmp	r2, r3
 8004862:	d1cb      	bne.n	80047fc <RS485_ProcessPendingFrames+0x8>
	}
}
 8004864:	bf00      	nop
 8004866:	bf00      	nop
 8004868:	3708      	adds	r7, #8
 800486a:	46bd      	mov	sp, r7
 800486c:	bd80      	pop	{r7, pc}
 800486e:	bf00      	nop
 8004870:	200026cd 	.word	0x200026cd
 8004874:	200016ac 	.word	0x200016ac
 8004878:	200026cc 	.word	0x200026cc

0800487c <RS485_TransmitPendingFrames>:

void RS485_TransmitPendingFrames(void) {
 800487c:	b580      	push	{r7, lr}
 800487e:	b082      	sub	sp, #8
 8004880:	af00      	add	r7, sp, #0
	// Only transmit if not already sending
	if (huart1.gState == HAL_UART_STATE_READY && txBusy != 1) {
 8004882:	4b36      	ldr	r3, [pc, #216]	@ (800495c <RS485_TransmitPendingFrames+0xe0>)
 8004884:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004888:	2b20      	cmp	r3, #32
 800488a:	d163      	bne.n	8004954 <RS485_TransmitPendingFrames+0xd8>
 800488c:	4b34      	ldr	r3, [pc, #208]	@ (8004960 <RS485_TransmitPendingFrames+0xe4>)
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	2b01      	cmp	r3, #1
 8004892:	d05f      	beq.n	8004954 <RS485_TransmitPendingFrames+0xd8>
		if (rs485_tx_frame_tail != rs485_tx_frame_head) {
 8004894:	4b33      	ldr	r3, [pc, #204]	@ (8004964 <RS485_TransmitPendingFrames+0xe8>)
 8004896:	781b      	ldrb	r3, [r3, #0]
 8004898:	b2da      	uxtb	r2, r3
 800489a:	4b33      	ldr	r3, [pc, #204]	@ (8004968 <RS485_TransmitPendingFrames+0xec>)
 800489c:	781b      	ldrb	r3, [r3, #0]
 800489e:	b2db      	uxtb	r3, r3
 80048a0:	429a      	cmp	r2, r3
 80048a2:	d057      	beq.n	8004954 <RS485_TransmitPendingFrames+0xd8>
			txBusy = 1;
 80048a4:	4b2e      	ldr	r3, [pc, #184]	@ (8004960 <RS485_TransmitPendingFrames+0xe4>)
 80048a6:	2201      	movs	r2, #1
 80048a8:	601a      	str	r2, [r3, #0]
			uint8_t* frame_data = (uint8_t*)rs485_tx_frame_queue[rs485_tx_frame_tail].data;
 80048aa:	4b2e      	ldr	r3, [pc, #184]	@ (8004964 <RS485_TransmitPendingFrames+0xe8>)
 80048ac:	781b      	ldrb	r3, [r3, #0]
 80048ae:	b2db      	uxtb	r3, r3
 80048b0:	461a      	mov	r2, r3
 80048b2:	4613      	mov	r3, r2
 80048b4:	01db      	lsls	r3, r3, #7
 80048b6:	4413      	add	r3, r2
 80048b8:	005b      	lsls	r3, r3, #1
 80048ba:	4a2c      	ldr	r2, [pc, #176]	@ (800496c <RS485_TransmitPendingFrames+0xf0>)
 80048bc:	4413      	add	r3, r2
 80048be:	607b      	str	r3, [r7, #4]
			uint16_t frame_len = rs485_tx_frame_queue[rs485_tx_frame_tail].len;
 80048c0:	4b28      	ldr	r3, [pc, #160]	@ (8004964 <RS485_TransmitPendingFrames+0xe8>)
 80048c2:	781b      	ldrb	r3, [r3, #0]
 80048c4:	b2db      	uxtb	r3, r3
 80048c6:	4619      	mov	r1, r3
 80048c8:	4a28      	ldr	r2, [pc, #160]	@ (800496c <RS485_TransmitPendingFrames+0xf0>)
 80048ca:	460b      	mov	r3, r1
 80048cc:	01db      	lsls	r3, r3, #7
 80048ce:	440b      	add	r3, r1
 80048d0:	005b      	lsls	r3, r3, #1
 80048d2:	4413      	add	r3, r2
 80048d4:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80048d8:	881b      	ldrh	r3, [r3, #0]
 80048da:	807b      	strh	r3, [r7, #2]
			}

			usb_serial_println(hex_string);
*/

			RS485_SetTransmitMode();
 80048dc:	f7ff fe4c 	bl	8004578 <RS485_SetTransmitMode>

			// Disable TC interrupt
			__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 80048e0:	4b1e      	ldr	r3, [pc, #120]	@ (800495c <RS485_TransmitPendingFrames+0xe0>)
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	681a      	ldr	r2, [r3, #0]
 80048e6:	4b1d      	ldr	r3, [pc, #116]	@ (800495c <RS485_TransmitPendingFrames+0xe0>)
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80048ee:	601a      	str	r2, [r3, #0]

			// Transmit and store the status of it
			HAL_StatusTypeDef transmitStatus = HAL_UART_Transmit_DMA(&huart1, frame_data, frame_len);
 80048f0:	887b      	ldrh	r3, [r7, #2]
 80048f2:	461a      	mov	r2, r3
 80048f4:	6879      	ldr	r1, [r7, #4]
 80048f6:	4819      	ldr	r0, [pc, #100]	@ (800495c <RS485_TransmitPendingFrames+0xe0>)
 80048f8:	f006 face 	bl	800ae98 <HAL_UART_Transmit_DMA>
 80048fc:	4603      	mov	r3, r0
 80048fe:	707b      	strb	r3, [r7, #1]

			// Enable TC interrupt
			__HAL_UART_ENABLE_IT(&huart1, UART_IT_TC);
 8004900:	4b16      	ldr	r3, [pc, #88]	@ (800495c <RS485_TransmitPendingFrames+0xe0>)
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	681a      	ldr	r2, [r3, #0]
 8004906:	4b15      	ldr	r3, [pc, #84]	@ (800495c <RS485_TransmitPendingFrames+0xe0>)
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800490e:	601a      	str	r2, [r3, #0]

			if (transmitStatus != HAL_OK) {
 8004910:	787b      	ldrb	r3, [r7, #1]
 8004912:	2b00      	cmp	r3, #0
 8004914:	d010      	beq.n	8004938 <RS485_TransmitPendingFrames+0xbc>
				// UART TX DMA Error - switch back to receiving
				RS485_SetReceiveMode();
 8004916:	f7ff fe47 	bl	80045a8 <RS485_SetReceiveMode>
				__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 800491a:	4b10      	ldr	r3, [pc, #64]	@ (800495c <RS485_TransmitPendingFrames+0xe0>)
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	681a      	ldr	r2, [r3, #0]
 8004920:	4b0e      	ldr	r3, [pc, #56]	@ (800495c <RS485_TransmitPendingFrames+0xe0>)
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004928:	601a      	str	r2, [r3, #0]
				HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 800492a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800492e:	4910      	ldr	r1, [pc, #64]	@ (8004970 <RS485_TransmitPendingFrames+0xf4>)
 8004930:	480a      	ldr	r0, [pc, #40]	@ (800495c <RS485_TransmitPendingFrames+0xe0>)
 8004932:	f007 fece 	bl	800c6d2 <HAL_UARTEx_ReceiveToIdle_DMA>
			} else {
				rs485_tx_frame_tail = (rs485_tx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
			}
		}
	}
}
 8004936:	e00d      	b.n	8004954 <RS485_TransmitPendingFrames+0xd8>
				rs485_tx_frame_tail = (rs485_tx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
 8004938:	4b0a      	ldr	r3, [pc, #40]	@ (8004964 <RS485_TransmitPendingFrames+0xe8>)
 800493a:	781b      	ldrb	r3, [r3, #0]
 800493c:	b2db      	uxtb	r3, r3
 800493e:	3301      	adds	r3, #1
 8004940:	425a      	negs	r2, r3
 8004942:	f003 0307 	and.w	r3, r3, #7
 8004946:	f002 0207 	and.w	r2, r2, #7
 800494a:	bf58      	it	pl
 800494c:	4253      	negpl	r3, r2
 800494e:	b2da      	uxtb	r2, r3
 8004950:	4b04      	ldr	r3, [pc, #16]	@ (8004964 <RS485_TransmitPendingFrames+0xe8>)
 8004952:	701a      	strb	r2, [r3, #0]
}
 8004954:	bf00      	nop
 8004956:	3708      	adds	r7, #8
 8004958:	46bd      	mov	sp, r7
 800495a:	bd80      	pop	{r7, pc}
 800495c:	20001448 	.word	0x20001448
 8004960:	200026d0 	.word	0x200026d0
 8004964:	200026cf 	.word	0x200026cf
 8004968:	200026ce 	.word	0x200026ce
 800496c:	20001ebc 	.word	0x20001ebc
 8004970:	200015ac 	.word	0x200015ac

08004974 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 8004974:	b580      	push	{r7, lr}
 8004976:	b082      	sub	sp, #8
 8004978:	af00      	add	r7, sp, #0
 800497a:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1) {
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	4a07      	ldr	r2, [pc, #28]	@ (80049a0 <HAL_UART_ErrorCallback+0x2c>)
 8004982:	4293      	cmp	r3, r2
 8004984:	d108      	bne.n	8004998 <HAL_UART_ErrorCallback+0x24>
        usb_serial_println("UART Error! Reinitializing RX...");
 8004986:	4807      	ldr	r0, [pc, #28]	@ (80049a4 <HAL_UART_ErrorCallback+0x30>)
 8004988:	f7fe fc2a 	bl	80031e0 <usb_serial_println>
        HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 800498c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004990:	4905      	ldr	r1, [pc, #20]	@ (80049a8 <HAL_UART_ErrorCallback+0x34>)
 8004992:	4806      	ldr	r0, [pc, #24]	@ (80049ac <HAL_UART_ErrorCallback+0x38>)
 8004994:	f007 fe9d 	bl	800c6d2 <HAL_UARTEx_ReceiveToIdle_DMA>
    }
}
 8004998:	bf00      	nop
 800499a:	3708      	adds	r7, #8
 800499c:	46bd      	mov	sp, r7
 800499e:	bd80      	pop	{r7, pc}
 80049a0:	40013800 	.word	0x40013800
 80049a4:	080137e8 	.word	0x080137e8
 80049a8:	200015ac 	.word	0x200015ac
 80049ac:	20001448 	.word	0x20001448

080049b0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80049b0:	480d      	ldr	r0, [pc, #52]	@ (80049e8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80049b2:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80049b4:	f7fe fbf0 	bl	8003198 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80049b8:	480c      	ldr	r0, [pc, #48]	@ (80049ec <LoopForever+0x6>)
  ldr r1, =_edata
 80049ba:	490d      	ldr	r1, [pc, #52]	@ (80049f0 <LoopForever+0xa>)
  ldr r2, =_sidata
 80049bc:	4a0d      	ldr	r2, [pc, #52]	@ (80049f4 <LoopForever+0xe>)
  movs r3, #0
 80049be:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80049c0:	e002      	b.n	80049c8 <LoopCopyDataInit>

080049c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80049c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80049c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80049c6:	3304      	adds	r3, #4

080049c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80049c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80049ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80049cc:	d3f9      	bcc.n	80049c2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80049ce:	4a0a      	ldr	r2, [pc, #40]	@ (80049f8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80049d0:	4c0a      	ldr	r4, [pc, #40]	@ (80049fc <LoopForever+0x16>)
  movs r3, #0
 80049d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80049d4:	e001      	b.n	80049da <LoopFillZerobss>

080049d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80049d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80049d8:	3204      	adds	r2, #4

080049da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80049da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80049dc:	d3fb      	bcc.n	80049d6 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 80049de:	f00c fdf3 	bl	80115c8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80049e2:	f7fd fc61 	bl	80022a8 <main>

080049e6 <LoopForever>:

LoopForever:
    b LoopForever
 80049e6:	e7fe      	b.n	80049e6 <LoopForever>
  ldr   r0, =_estack
 80049e8:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 80049ec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80049f0:	20000368 	.word	0x20000368
  ldr r2, =_sidata
 80049f4:	080156f4 	.word	0x080156f4
  ldr r2, =_sbss
 80049f8:	20000368 	.word	0x20000368
  ldr r4, =_ebss
 80049fc:	20003a04 	.word	0x20003a04

08004a00 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004a00:	e7fe      	b.n	8004a00 <ADC1_2_IRQHandler>

08004a02 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004a02:	b580      	push	{r7, lr}
 8004a04:	b082      	sub	sp, #8
 8004a06:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8004a08:	2300      	movs	r3, #0
 8004a0a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004a0c:	2003      	movs	r0, #3
 8004a0e:	f001 fd8b 	bl	8006528 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004a12:	200f      	movs	r0, #15
 8004a14:	f000 f80e 	bl	8004a34 <HAL_InitTick>
 8004a18:	4603      	mov	r3, r0
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d002      	beq.n	8004a24 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8004a1e:	2301      	movs	r3, #1
 8004a20:	71fb      	strb	r3, [r7, #7]
 8004a22:	e001      	b.n	8004a28 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8004a24:	f7fe f824 	bl	8002a70 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8004a28:	79fb      	ldrb	r3, [r7, #7]

}
 8004a2a:	4618      	mov	r0, r3
 8004a2c:	3708      	adds	r7, #8
 8004a2e:	46bd      	mov	sp, r7
 8004a30:	bd80      	pop	{r7, pc}
	...

08004a34 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004a34:	b580      	push	{r7, lr}
 8004a36:	b084      	sub	sp, #16
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8004a3c:	2300      	movs	r3, #0
 8004a3e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8004a40:	4b16      	ldr	r3, [pc, #88]	@ (8004a9c <HAL_InitTick+0x68>)
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d022      	beq.n	8004a8e <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8004a48:	4b15      	ldr	r3, [pc, #84]	@ (8004aa0 <HAL_InitTick+0x6c>)
 8004a4a:	681a      	ldr	r2, [r3, #0]
 8004a4c:	4b13      	ldr	r3, [pc, #76]	@ (8004a9c <HAL_InitTick+0x68>)
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8004a54:	fbb1 f3f3 	udiv	r3, r1, r3
 8004a58:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a5c:	4618      	mov	r0, r3
 8004a5e:	f001 fd96 	bl	800658e <HAL_SYSTICK_Config>
 8004a62:	4603      	mov	r3, r0
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d10f      	bne.n	8004a88 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	2b0f      	cmp	r3, #15
 8004a6c:	d809      	bhi.n	8004a82 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004a6e:	2200      	movs	r2, #0
 8004a70:	6879      	ldr	r1, [r7, #4]
 8004a72:	f04f 30ff 	mov.w	r0, #4294967295
 8004a76:	f001 fd62 	bl	800653e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8004a7a:	4a0a      	ldr	r2, [pc, #40]	@ (8004aa4 <HAL_InitTick+0x70>)
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	6013      	str	r3, [r2, #0]
 8004a80:	e007      	b.n	8004a92 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8004a82:	2301      	movs	r3, #1
 8004a84:	73fb      	strb	r3, [r7, #15]
 8004a86:	e004      	b.n	8004a92 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8004a88:	2301      	movs	r3, #1
 8004a8a:	73fb      	strb	r3, [r7, #15]
 8004a8c:	e001      	b.n	8004a92 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8004a8e:	2301      	movs	r3, #1
 8004a90:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8004a92:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a94:	4618      	mov	r0, r3
 8004a96:	3710      	adds	r7, #16
 8004a98:	46bd      	mov	sp, r7
 8004a9a:	bd80      	pop	{r7, pc}
 8004a9c:	2000000c 	.word	0x2000000c
 8004aa0:	20000004 	.word	0x20000004
 8004aa4:	20000008 	.word	0x20000008

08004aa8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004aa8:	b480      	push	{r7}
 8004aaa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004aac:	4b05      	ldr	r3, [pc, #20]	@ (8004ac4 <HAL_IncTick+0x1c>)
 8004aae:	681a      	ldr	r2, [r3, #0]
 8004ab0:	4b05      	ldr	r3, [pc, #20]	@ (8004ac8 <HAL_IncTick+0x20>)
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	4413      	add	r3, r2
 8004ab6:	4a03      	ldr	r2, [pc, #12]	@ (8004ac4 <HAL_IncTick+0x1c>)
 8004ab8:	6013      	str	r3, [r2, #0]
}
 8004aba:	bf00      	nop
 8004abc:	46bd      	mov	sp, r7
 8004abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac2:	4770      	bx	lr
 8004ac4:	200026d4 	.word	0x200026d4
 8004ac8:	2000000c 	.word	0x2000000c

08004acc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004acc:	b480      	push	{r7}
 8004ace:	af00      	add	r7, sp, #0
  return uwTick;
 8004ad0:	4b03      	ldr	r3, [pc, #12]	@ (8004ae0 <HAL_GetTick+0x14>)
 8004ad2:	681b      	ldr	r3, [r3, #0]
}
 8004ad4:	4618      	mov	r0, r3
 8004ad6:	46bd      	mov	sp, r7
 8004ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004adc:	4770      	bx	lr
 8004ade:	bf00      	nop
 8004ae0:	200026d4 	.word	0x200026d4

08004ae4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004ae4:	b580      	push	{r7, lr}
 8004ae6:	b084      	sub	sp, #16
 8004ae8:	af00      	add	r7, sp, #0
 8004aea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004aec:	f7ff ffee 	bl	8004acc <HAL_GetTick>
 8004af0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004afc:	d004      	beq.n	8004b08 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8004afe:	4b09      	ldr	r3, [pc, #36]	@ (8004b24 <HAL_Delay+0x40>)
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	68fa      	ldr	r2, [r7, #12]
 8004b04:	4413      	add	r3, r2
 8004b06:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004b08:	bf00      	nop
 8004b0a:	f7ff ffdf 	bl	8004acc <HAL_GetTick>
 8004b0e:	4602      	mov	r2, r0
 8004b10:	68bb      	ldr	r3, [r7, #8]
 8004b12:	1ad3      	subs	r3, r2, r3
 8004b14:	68fa      	ldr	r2, [r7, #12]
 8004b16:	429a      	cmp	r2, r3
 8004b18:	d8f7      	bhi.n	8004b0a <HAL_Delay+0x26>
  {
  }
}
 8004b1a:	bf00      	nop
 8004b1c:	bf00      	nop
 8004b1e:	3710      	adds	r7, #16
 8004b20:	46bd      	mov	sp, r7
 8004b22:	bd80      	pop	{r7, pc}
 8004b24:	2000000c 	.word	0x2000000c

08004b28 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8004b28:	b480      	push	{r7}
 8004b2a:	b083      	sub	sp, #12
 8004b2c:	af00      	add	r7, sp, #0
 8004b2e:	6078      	str	r0, [r7, #4]
 8004b30:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	689b      	ldr	r3, [r3, #8]
 8004b36:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8004b3a:	683b      	ldr	r3, [r7, #0]
 8004b3c:	431a      	orrs	r2, r3
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	609a      	str	r2, [r3, #8]
}
 8004b42:	bf00      	nop
 8004b44:	370c      	adds	r7, #12
 8004b46:	46bd      	mov	sp, r7
 8004b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b4c:	4770      	bx	lr

08004b4e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8004b4e:	b480      	push	{r7}
 8004b50:	b083      	sub	sp, #12
 8004b52:	af00      	add	r7, sp, #0
 8004b54:	6078      	str	r0, [r7, #4]
 8004b56:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	689b      	ldr	r3, [r3, #8]
 8004b5c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8004b60:	683b      	ldr	r3, [r7, #0]
 8004b62:	431a      	orrs	r2, r3
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	609a      	str	r2, [r3, #8]
}
 8004b68:	bf00      	nop
 8004b6a:	370c      	adds	r7, #12
 8004b6c:	46bd      	mov	sp, r7
 8004b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b72:	4770      	bx	lr

08004b74 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004b74:	b480      	push	{r7}
 8004b76:	b083      	sub	sp, #12
 8004b78:	af00      	add	r7, sp, #0
 8004b7a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	689b      	ldr	r3, [r3, #8]
 8004b80:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8004b84:	4618      	mov	r0, r3
 8004b86:	370c      	adds	r7, #12
 8004b88:	46bd      	mov	sp, r7
 8004b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b8e:	4770      	bx	lr

08004b90 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8004b90:	b480      	push	{r7}
 8004b92:	b087      	sub	sp, #28
 8004b94:	af00      	add	r7, sp, #0
 8004b96:	60f8      	str	r0, [r7, #12]
 8004b98:	60b9      	str	r1, [r7, #8]
 8004b9a:	607a      	str	r2, [r7, #4]
 8004b9c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	3360      	adds	r3, #96	@ 0x60
 8004ba2:	461a      	mov	r2, r3
 8004ba4:	68bb      	ldr	r3, [r7, #8]
 8004ba6:	009b      	lsls	r3, r3, #2
 8004ba8:	4413      	add	r3, r2
 8004baa:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004bac:	697b      	ldr	r3, [r7, #20]
 8004bae:	681a      	ldr	r2, [r3, #0]
 8004bb0:	4b08      	ldr	r3, [pc, #32]	@ (8004bd4 <LL_ADC_SetOffset+0x44>)
 8004bb2:	4013      	ands	r3, r2
 8004bb4:	687a      	ldr	r2, [r7, #4]
 8004bb6:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8004bba:	683a      	ldr	r2, [r7, #0]
 8004bbc:	430a      	orrs	r2, r1
 8004bbe:	4313      	orrs	r3, r2
 8004bc0:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8004bc4:	697b      	ldr	r3, [r7, #20]
 8004bc6:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8004bc8:	bf00      	nop
 8004bca:	371c      	adds	r7, #28
 8004bcc:	46bd      	mov	sp, r7
 8004bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd2:	4770      	bx	lr
 8004bd4:	03fff000 	.word	0x03fff000

08004bd8 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8004bd8:	b480      	push	{r7}
 8004bda:	b085      	sub	sp, #20
 8004bdc:	af00      	add	r7, sp, #0
 8004bde:	6078      	str	r0, [r7, #4]
 8004be0:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	3360      	adds	r3, #96	@ 0x60
 8004be6:	461a      	mov	r2, r3
 8004be8:	683b      	ldr	r3, [r7, #0]
 8004bea:	009b      	lsls	r3, r3, #2
 8004bec:	4413      	add	r3, r2
 8004bee:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8004bf8:	4618      	mov	r0, r3
 8004bfa:	3714      	adds	r7, #20
 8004bfc:	46bd      	mov	sp, r7
 8004bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c02:	4770      	bx	lr

08004c04 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8004c04:	b480      	push	{r7}
 8004c06:	b087      	sub	sp, #28
 8004c08:	af00      	add	r7, sp, #0
 8004c0a:	60f8      	str	r0, [r7, #12]
 8004c0c:	60b9      	str	r1, [r7, #8]
 8004c0e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	3360      	adds	r3, #96	@ 0x60
 8004c14:	461a      	mov	r2, r3
 8004c16:	68bb      	ldr	r3, [r7, #8]
 8004c18:	009b      	lsls	r3, r3, #2
 8004c1a:	4413      	add	r3, r2
 8004c1c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004c1e:	697b      	ldr	r3, [r7, #20]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	431a      	orrs	r2, r3
 8004c2a:	697b      	ldr	r3, [r7, #20]
 8004c2c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8004c2e:	bf00      	nop
 8004c30:	371c      	adds	r7, #28
 8004c32:	46bd      	mov	sp, r7
 8004c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c38:	4770      	bx	lr

08004c3a <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8004c3a:	b480      	push	{r7}
 8004c3c:	b087      	sub	sp, #28
 8004c3e:	af00      	add	r7, sp, #0
 8004c40:	60f8      	str	r0, [r7, #12]
 8004c42:	60b9      	str	r1, [r7, #8]
 8004c44:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	3360      	adds	r3, #96	@ 0x60
 8004c4a:	461a      	mov	r2, r3
 8004c4c:	68bb      	ldr	r3, [r7, #8]
 8004c4e:	009b      	lsls	r3, r3, #2
 8004c50:	4413      	add	r3, r2
 8004c52:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004c54:	697b      	ldr	r3, [r7, #20]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	431a      	orrs	r2, r3
 8004c60:	697b      	ldr	r3, [r7, #20]
 8004c62:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8004c64:	bf00      	nop
 8004c66:	371c      	adds	r7, #28
 8004c68:	46bd      	mov	sp, r7
 8004c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c6e:	4770      	bx	lr

08004c70 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8004c70:	b480      	push	{r7}
 8004c72:	b087      	sub	sp, #28
 8004c74:	af00      	add	r7, sp, #0
 8004c76:	60f8      	str	r0, [r7, #12]
 8004c78:	60b9      	str	r1, [r7, #8]
 8004c7a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	3360      	adds	r3, #96	@ 0x60
 8004c80:	461a      	mov	r2, r3
 8004c82:	68bb      	ldr	r3, [r7, #8]
 8004c84:	009b      	lsls	r3, r3, #2
 8004c86:	4413      	add	r3, r2
 8004c88:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004c8a:	697b      	ldr	r3, [r7, #20]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	431a      	orrs	r2, r3
 8004c96:	697b      	ldr	r3, [r7, #20]
 8004c98:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8004c9a:	bf00      	nop
 8004c9c:	371c      	adds	r7, #28
 8004c9e:	46bd      	mov	sp, r7
 8004ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca4:	4770      	bx	lr

08004ca6 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8004ca6:	b480      	push	{r7}
 8004ca8:	b083      	sub	sp, #12
 8004caa:	af00      	add	r7, sp, #0
 8004cac:	6078      	str	r0, [r7, #4]
 8004cae:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	695b      	ldr	r3, [r3, #20]
 8004cb4:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004cb8:	683b      	ldr	r3, [r7, #0]
 8004cba:	431a      	orrs	r2, r3
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	615a      	str	r2, [r3, #20]
}
 8004cc0:	bf00      	nop
 8004cc2:	370c      	adds	r7, #12
 8004cc4:	46bd      	mov	sp, r7
 8004cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cca:	4770      	bx	lr

08004ccc <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8004ccc:	b480      	push	{r7}
 8004cce:	b083      	sub	sp, #12
 8004cd0:	af00      	add	r7, sp, #0
 8004cd2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	68db      	ldr	r3, [r3, #12]
 8004cd8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d101      	bne.n	8004ce4 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8004ce0:	2301      	movs	r3, #1
 8004ce2:	e000      	b.n	8004ce6 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8004ce4:	2300      	movs	r3, #0
}
 8004ce6:	4618      	mov	r0, r3
 8004ce8:	370c      	adds	r7, #12
 8004cea:	46bd      	mov	sp, r7
 8004cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf0:	4770      	bx	lr

08004cf2 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8004cf2:	b480      	push	{r7}
 8004cf4:	b087      	sub	sp, #28
 8004cf6:	af00      	add	r7, sp, #0
 8004cf8:	60f8      	str	r0, [r7, #12]
 8004cfa:	60b9      	str	r1, [r7, #8]
 8004cfc:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	3330      	adds	r3, #48	@ 0x30
 8004d02:	461a      	mov	r2, r3
 8004d04:	68bb      	ldr	r3, [r7, #8]
 8004d06:	0a1b      	lsrs	r3, r3, #8
 8004d08:	009b      	lsls	r3, r3, #2
 8004d0a:	f003 030c 	and.w	r3, r3, #12
 8004d0e:	4413      	add	r3, r2
 8004d10:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8004d12:	697b      	ldr	r3, [r7, #20]
 8004d14:	681a      	ldr	r2, [r3, #0]
 8004d16:	68bb      	ldr	r3, [r7, #8]
 8004d18:	f003 031f 	and.w	r3, r3, #31
 8004d1c:	211f      	movs	r1, #31
 8004d1e:	fa01 f303 	lsl.w	r3, r1, r3
 8004d22:	43db      	mvns	r3, r3
 8004d24:	401a      	ands	r2, r3
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	0e9b      	lsrs	r3, r3, #26
 8004d2a:	f003 011f 	and.w	r1, r3, #31
 8004d2e:	68bb      	ldr	r3, [r7, #8]
 8004d30:	f003 031f 	and.w	r3, r3, #31
 8004d34:	fa01 f303 	lsl.w	r3, r1, r3
 8004d38:	431a      	orrs	r2, r3
 8004d3a:	697b      	ldr	r3, [r7, #20]
 8004d3c:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8004d3e:	bf00      	nop
 8004d40:	371c      	adds	r7, #28
 8004d42:	46bd      	mov	sp, r7
 8004d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d48:	4770      	bx	lr

08004d4a <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8004d4a:	b480      	push	{r7}
 8004d4c:	b087      	sub	sp, #28
 8004d4e:	af00      	add	r7, sp, #0
 8004d50:	60f8      	str	r0, [r7, #12]
 8004d52:	60b9      	str	r1, [r7, #8]
 8004d54:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	3314      	adds	r3, #20
 8004d5a:	461a      	mov	r2, r3
 8004d5c:	68bb      	ldr	r3, [r7, #8]
 8004d5e:	0e5b      	lsrs	r3, r3, #25
 8004d60:	009b      	lsls	r3, r3, #2
 8004d62:	f003 0304 	and.w	r3, r3, #4
 8004d66:	4413      	add	r3, r2
 8004d68:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8004d6a:	697b      	ldr	r3, [r7, #20]
 8004d6c:	681a      	ldr	r2, [r3, #0]
 8004d6e:	68bb      	ldr	r3, [r7, #8]
 8004d70:	0d1b      	lsrs	r3, r3, #20
 8004d72:	f003 031f 	and.w	r3, r3, #31
 8004d76:	2107      	movs	r1, #7
 8004d78:	fa01 f303 	lsl.w	r3, r1, r3
 8004d7c:	43db      	mvns	r3, r3
 8004d7e:	401a      	ands	r2, r3
 8004d80:	68bb      	ldr	r3, [r7, #8]
 8004d82:	0d1b      	lsrs	r3, r3, #20
 8004d84:	f003 031f 	and.w	r3, r3, #31
 8004d88:	6879      	ldr	r1, [r7, #4]
 8004d8a:	fa01 f303 	lsl.w	r3, r1, r3
 8004d8e:	431a      	orrs	r2, r3
 8004d90:	697b      	ldr	r3, [r7, #20]
 8004d92:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8004d94:	bf00      	nop
 8004d96:	371c      	adds	r7, #28
 8004d98:	46bd      	mov	sp, r7
 8004d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d9e:	4770      	bx	lr

08004da0 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8004da0:	b480      	push	{r7}
 8004da2:	b085      	sub	sp, #20
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	60f8      	str	r0, [r7, #12]
 8004da8:	60b9      	str	r1, [r7, #8]
 8004daa:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8004db2:	68bb      	ldr	r3, [r7, #8]
 8004db4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004db8:	43db      	mvns	r3, r3
 8004dba:	401a      	ands	r2, r3
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	f003 0318 	and.w	r3, r3, #24
 8004dc2:	4908      	ldr	r1, [pc, #32]	@ (8004de4 <LL_ADC_SetChannelSingleDiff+0x44>)
 8004dc4:	40d9      	lsrs	r1, r3
 8004dc6:	68bb      	ldr	r3, [r7, #8]
 8004dc8:	400b      	ands	r3, r1
 8004dca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004dce:	431a      	orrs	r2, r3
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8004dd6:	bf00      	nop
 8004dd8:	3714      	adds	r7, #20
 8004dda:	46bd      	mov	sp, r7
 8004ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de0:	4770      	bx	lr
 8004de2:	bf00      	nop
 8004de4:	0007ffff 	.word	0x0007ffff

08004de8 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004de8:	b480      	push	{r7}
 8004dea:	b083      	sub	sp, #12
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	689b      	ldr	r3, [r3, #8]
 8004df4:	f003 031f 	and.w	r3, r3, #31
}
 8004df8:	4618      	mov	r0, r3
 8004dfa:	370c      	adds	r7, #12
 8004dfc:	46bd      	mov	sp, r7
 8004dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e02:	4770      	bx	lr

08004e04 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004e04:	b480      	push	{r7}
 8004e06:	b083      	sub	sp, #12
 8004e08:	af00      	add	r7, sp, #0
 8004e0a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	689b      	ldr	r3, [r3, #8]
 8004e10:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8004e14:	4618      	mov	r0, r3
 8004e16:	370c      	adds	r7, #12
 8004e18:	46bd      	mov	sp, r7
 8004e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e1e:	4770      	bx	lr

08004e20 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8004e20:	b480      	push	{r7}
 8004e22:	b083      	sub	sp, #12
 8004e24:	af00      	add	r7, sp, #0
 8004e26:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	689b      	ldr	r3, [r3, #8]
 8004e2c:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8004e30:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004e34:	687a      	ldr	r2, [r7, #4]
 8004e36:	6093      	str	r3, [r2, #8]
}
 8004e38:	bf00      	nop
 8004e3a:	370c      	adds	r7, #12
 8004e3c:	46bd      	mov	sp, r7
 8004e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e42:	4770      	bx	lr

08004e44 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8004e44:	b480      	push	{r7}
 8004e46:	b083      	sub	sp, #12
 8004e48:	af00      	add	r7, sp, #0
 8004e4a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	689b      	ldr	r3, [r3, #8]
 8004e50:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004e54:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004e58:	d101      	bne.n	8004e5e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8004e5a:	2301      	movs	r3, #1
 8004e5c:	e000      	b.n	8004e60 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8004e5e:	2300      	movs	r3, #0
}
 8004e60:	4618      	mov	r0, r3
 8004e62:	370c      	adds	r7, #12
 8004e64:	46bd      	mov	sp, r7
 8004e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e6a:	4770      	bx	lr

08004e6c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8004e6c:	b480      	push	{r7}
 8004e6e:	b083      	sub	sp, #12
 8004e70:	af00      	add	r7, sp, #0
 8004e72:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	689b      	ldr	r3, [r3, #8]
 8004e78:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8004e7c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004e80:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8004e88:	bf00      	nop
 8004e8a:	370c      	adds	r7, #12
 8004e8c:	46bd      	mov	sp, r7
 8004e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e92:	4770      	bx	lr

08004e94 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8004e94:	b480      	push	{r7}
 8004e96:	b083      	sub	sp, #12
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	689b      	ldr	r3, [r3, #8]
 8004ea0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004ea4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004ea8:	d101      	bne.n	8004eae <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8004eaa:	2301      	movs	r3, #1
 8004eac:	e000      	b.n	8004eb0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8004eae:	2300      	movs	r3, #0
}
 8004eb0:	4618      	mov	r0, r3
 8004eb2:	370c      	adds	r7, #12
 8004eb4:	46bd      	mov	sp, r7
 8004eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eba:	4770      	bx	lr

08004ebc <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8004ebc:	b480      	push	{r7}
 8004ebe:	b083      	sub	sp, #12
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	689b      	ldr	r3, [r3, #8]
 8004ec8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004ecc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004ed0:	f043 0201 	orr.w	r2, r3, #1
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8004ed8:	bf00      	nop
 8004eda:	370c      	adds	r7, #12
 8004edc:	46bd      	mov	sp, r7
 8004ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee2:	4770      	bx	lr

08004ee4 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8004ee4:	b480      	push	{r7}
 8004ee6:	b083      	sub	sp, #12
 8004ee8:	af00      	add	r7, sp, #0
 8004eea:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	689b      	ldr	r3, [r3, #8]
 8004ef0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004ef4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004ef8:	f043 0202 	orr.w	r2, r3, #2
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8004f00:	bf00      	nop
 8004f02:	370c      	adds	r7, #12
 8004f04:	46bd      	mov	sp, r7
 8004f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f0a:	4770      	bx	lr

08004f0c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8004f0c:	b480      	push	{r7}
 8004f0e:	b083      	sub	sp, #12
 8004f10:	af00      	add	r7, sp, #0
 8004f12:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	689b      	ldr	r3, [r3, #8]
 8004f18:	f003 0301 	and.w	r3, r3, #1
 8004f1c:	2b01      	cmp	r3, #1
 8004f1e:	d101      	bne.n	8004f24 <LL_ADC_IsEnabled+0x18>
 8004f20:	2301      	movs	r3, #1
 8004f22:	e000      	b.n	8004f26 <LL_ADC_IsEnabled+0x1a>
 8004f24:	2300      	movs	r3, #0
}
 8004f26:	4618      	mov	r0, r3
 8004f28:	370c      	adds	r7, #12
 8004f2a:	46bd      	mov	sp, r7
 8004f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f30:	4770      	bx	lr

08004f32 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8004f32:	b480      	push	{r7}
 8004f34:	b083      	sub	sp, #12
 8004f36:	af00      	add	r7, sp, #0
 8004f38:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	689b      	ldr	r3, [r3, #8]
 8004f3e:	f003 0302 	and.w	r3, r3, #2
 8004f42:	2b02      	cmp	r3, #2
 8004f44:	d101      	bne.n	8004f4a <LL_ADC_IsDisableOngoing+0x18>
 8004f46:	2301      	movs	r3, #1
 8004f48:	e000      	b.n	8004f4c <LL_ADC_IsDisableOngoing+0x1a>
 8004f4a:	2300      	movs	r3, #0
}
 8004f4c:	4618      	mov	r0, r3
 8004f4e:	370c      	adds	r7, #12
 8004f50:	46bd      	mov	sp, r7
 8004f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f56:	4770      	bx	lr

08004f58 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8004f58:	b480      	push	{r7}
 8004f5a:	b083      	sub	sp, #12
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	689b      	ldr	r3, [r3, #8]
 8004f64:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004f68:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004f6c:	f043 0204 	orr.w	r2, r3, #4
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8004f74:	bf00      	nop
 8004f76:	370c      	adds	r7, #12
 8004f78:	46bd      	mov	sp, r7
 8004f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f7e:	4770      	bx	lr

08004f80 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8004f80:	b480      	push	{r7}
 8004f82:	b083      	sub	sp, #12
 8004f84:	af00      	add	r7, sp, #0
 8004f86:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	689b      	ldr	r3, [r3, #8]
 8004f8c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004f90:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004f94:	f043 0210 	orr.w	r2, r3, #16
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8004f9c:	bf00      	nop
 8004f9e:	370c      	adds	r7, #12
 8004fa0:	46bd      	mov	sp, r7
 8004fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa6:	4770      	bx	lr

08004fa8 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8004fa8:	b480      	push	{r7}
 8004faa:	b083      	sub	sp, #12
 8004fac:	af00      	add	r7, sp, #0
 8004fae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	689b      	ldr	r3, [r3, #8]
 8004fb4:	f003 0304 	and.w	r3, r3, #4
 8004fb8:	2b04      	cmp	r3, #4
 8004fba:	d101      	bne.n	8004fc0 <LL_ADC_REG_IsConversionOngoing+0x18>
 8004fbc:	2301      	movs	r3, #1
 8004fbe:	e000      	b.n	8004fc2 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004fc0:	2300      	movs	r3, #0
}
 8004fc2:	4618      	mov	r0, r3
 8004fc4:	370c      	adds	r7, #12
 8004fc6:	46bd      	mov	sp, r7
 8004fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fcc:	4770      	bx	lr

08004fce <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8004fce:	b480      	push	{r7}
 8004fd0:	b083      	sub	sp, #12
 8004fd2:	af00      	add	r7, sp, #0
 8004fd4:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	689b      	ldr	r3, [r3, #8]
 8004fda:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004fde:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004fe2:	f043 0220 	orr.w	r2, r3, #32
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8004fea:	bf00      	nop
 8004fec:	370c      	adds	r7, #12
 8004fee:	46bd      	mov	sp, r7
 8004ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff4:	4770      	bx	lr

08004ff6 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8004ff6:	b480      	push	{r7}
 8004ff8:	b083      	sub	sp, #12
 8004ffa:	af00      	add	r7, sp, #0
 8004ffc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	689b      	ldr	r3, [r3, #8]
 8005002:	f003 0308 	and.w	r3, r3, #8
 8005006:	2b08      	cmp	r3, #8
 8005008:	d101      	bne.n	800500e <LL_ADC_INJ_IsConversionOngoing+0x18>
 800500a:	2301      	movs	r3, #1
 800500c:	e000      	b.n	8005010 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800500e:	2300      	movs	r3, #0
}
 8005010:	4618      	mov	r0, r3
 8005012:	370c      	adds	r7, #12
 8005014:	46bd      	mov	sp, r7
 8005016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800501a:	4770      	bx	lr

0800501c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800501c:	b590      	push	{r4, r7, lr}
 800501e:	b089      	sub	sp, #36	@ 0x24
 8005020:	af00      	add	r7, sp, #0
 8005022:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005024:	2300      	movs	r3, #0
 8005026:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8005028:	2300      	movs	r3, #0
 800502a:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	2b00      	cmp	r3, #0
 8005030:	d101      	bne.n	8005036 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8005032:	2301      	movs	r3, #1
 8005034:	e167      	b.n	8005306 <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	695b      	ldr	r3, [r3, #20]
 800503a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005040:	2b00      	cmp	r3, #0
 8005042:	d109      	bne.n	8005058 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005044:	6878      	ldr	r0, [r7, #4]
 8005046:	f7fd fd37 	bl	8002ab8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	2200      	movs	r2, #0
 800504e:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	2200      	movs	r2, #0
 8005054:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	4618      	mov	r0, r3
 800505e:	f7ff fef1 	bl	8004e44 <LL_ADC_IsDeepPowerDownEnabled>
 8005062:	4603      	mov	r3, r0
 8005064:	2b00      	cmp	r3, #0
 8005066:	d004      	beq.n	8005072 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	4618      	mov	r0, r3
 800506e:	f7ff fed7 	bl	8004e20 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	4618      	mov	r0, r3
 8005078:	f7ff ff0c 	bl	8004e94 <LL_ADC_IsInternalRegulatorEnabled>
 800507c:	4603      	mov	r3, r0
 800507e:	2b00      	cmp	r3, #0
 8005080:	d115      	bne.n	80050ae <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	4618      	mov	r0, r3
 8005088:	f7ff fef0 	bl	8004e6c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800508c:	4ba0      	ldr	r3, [pc, #640]	@ (8005310 <HAL_ADC_Init+0x2f4>)
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	099b      	lsrs	r3, r3, #6
 8005092:	4aa0      	ldr	r2, [pc, #640]	@ (8005314 <HAL_ADC_Init+0x2f8>)
 8005094:	fba2 2303 	umull	r2, r3, r2, r3
 8005098:	099b      	lsrs	r3, r3, #6
 800509a:	3301      	adds	r3, #1
 800509c:	005b      	lsls	r3, r3, #1
 800509e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80050a0:	e002      	b.n	80050a8 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	3b01      	subs	r3, #1
 80050a6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d1f9      	bne.n	80050a2 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	4618      	mov	r0, r3
 80050b4:	f7ff feee 	bl	8004e94 <LL_ADC_IsInternalRegulatorEnabled>
 80050b8:	4603      	mov	r3, r0
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d10d      	bne.n	80050da <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80050c2:	f043 0210 	orr.w	r2, r3, #16
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80050ce:	f043 0201 	orr.w	r2, r3, #1
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 80050d6:	2301      	movs	r3, #1
 80050d8:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	4618      	mov	r0, r3
 80050e0:	f7ff ff62 	bl	8004fa8 <LL_ADC_REG_IsConversionOngoing>
 80050e4:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80050ea:	f003 0310 	and.w	r3, r3, #16
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	f040 8100 	bne.w	80052f4 <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80050f4:	697b      	ldr	r3, [r7, #20]
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	f040 80fc 	bne.w	80052f4 <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005100:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8005104:	f043 0202 	orr.w	r2, r3, #2
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	4618      	mov	r0, r3
 8005112:	f7ff fefb 	bl	8004f0c <LL_ADC_IsEnabled>
 8005116:	4603      	mov	r3, r0
 8005118:	2b00      	cmp	r3, #0
 800511a:	d111      	bne.n	8005140 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800511c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8005120:	f7ff fef4 	bl	8004f0c <LL_ADC_IsEnabled>
 8005124:	4604      	mov	r4, r0
 8005126:	487c      	ldr	r0, [pc, #496]	@ (8005318 <HAL_ADC_Init+0x2fc>)
 8005128:	f7ff fef0 	bl	8004f0c <LL_ADC_IsEnabled>
 800512c:	4603      	mov	r3, r0
 800512e:	4323      	orrs	r3, r4
 8005130:	2b00      	cmp	r3, #0
 8005132:	d105      	bne.n	8005140 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	685b      	ldr	r3, [r3, #4]
 8005138:	4619      	mov	r1, r3
 800513a:	4878      	ldr	r0, [pc, #480]	@ (800531c <HAL_ADC_Init+0x300>)
 800513c:	f7ff fcf4 	bl	8004b28 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	7f5b      	ldrb	r3, [r3, #29]
 8005144:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800514a:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8005150:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8005156:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800515e:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005160:	4313      	orrs	r3, r2
 8005162:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800516a:	2b01      	cmp	r3, #1
 800516c:	d106      	bne.n	800517c <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005172:	3b01      	subs	r3, #1
 8005174:	045b      	lsls	r3, r3, #17
 8005176:	69ba      	ldr	r2, [r7, #24]
 8005178:	4313      	orrs	r3, r2
 800517a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005180:	2b00      	cmp	r3, #0
 8005182:	d009      	beq.n	8005198 <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005188:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005190:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8005192:	69ba      	ldr	r2, [r7, #24]
 8005194:	4313      	orrs	r3, r2
 8005196:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	68da      	ldr	r2, [r3, #12]
 800519e:	4b60      	ldr	r3, [pc, #384]	@ (8005320 <HAL_ADC_Init+0x304>)
 80051a0:	4013      	ands	r3, r2
 80051a2:	687a      	ldr	r2, [r7, #4]
 80051a4:	6812      	ldr	r2, [r2, #0]
 80051a6:	69b9      	ldr	r1, [r7, #24]
 80051a8:	430b      	orrs	r3, r1
 80051aa:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	691b      	ldr	r3, [r3, #16]
 80051b2:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	430a      	orrs	r2, r1
 80051c0:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	4618      	mov	r0, r3
 80051c8:	f7ff ff15 	bl	8004ff6 <LL_ADC_INJ_IsConversionOngoing>
 80051cc:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80051ce:	697b      	ldr	r3, [r7, #20]
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d16d      	bne.n	80052b0 <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80051d4:	693b      	ldr	r3, [r7, #16]
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d16a      	bne.n	80052b0 <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80051de:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80051e6:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80051e8:	4313      	orrs	r3, r2
 80051ea:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	68db      	ldr	r3, [r3, #12]
 80051f2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80051f6:	f023 0302 	bic.w	r3, r3, #2
 80051fa:	687a      	ldr	r2, [r7, #4]
 80051fc:	6812      	ldr	r2, [r2, #0]
 80051fe:	69b9      	ldr	r1, [r7, #24]
 8005200:	430b      	orrs	r3, r1
 8005202:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	691b      	ldr	r3, [r3, #16]
 8005208:	2b00      	cmp	r3, #0
 800520a:	d017      	beq.n	800523c <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	691a      	ldr	r2, [r3, #16]
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800521a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8005224:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8005228:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800522c:	687a      	ldr	r2, [r7, #4]
 800522e:	6911      	ldr	r1, [r2, #16]
 8005230:	687a      	ldr	r2, [r7, #4]
 8005232:	6812      	ldr	r2, [r2, #0]
 8005234:	430b      	orrs	r3, r1
 8005236:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 800523a:	e013      	b.n	8005264 <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	691a      	ldr	r2, [r3, #16]
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800524a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8005254:	687a      	ldr	r2, [r7, #4]
 8005256:	6812      	ldr	r2, [r2, #0]
 8005258:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800525c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005260:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800526a:	2b01      	cmp	r3, #1
 800526c:	d118      	bne.n	80052a0 <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	691b      	ldr	r3, [r3, #16]
 8005274:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8005278:	f023 0304 	bic.w	r3, r3, #4
 800527c:	687a      	ldr	r2, [r7, #4]
 800527e:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8005280:	687a      	ldr	r2, [r7, #4]
 8005282:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8005284:	4311      	orrs	r1, r2
 8005286:	687a      	ldr	r2, [r7, #4]
 8005288:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800528a:	4311      	orrs	r1, r2
 800528c:	687a      	ldr	r2, [r7, #4]
 800528e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005290:	430a      	orrs	r2, r1
 8005292:	431a      	orrs	r2, r3
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	f042 0201 	orr.w	r2, r2, #1
 800529c:	611a      	str	r2, [r3, #16]
 800529e:	e007      	b.n	80052b0 <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	691a      	ldr	r2, [r3, #16]
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	f022 0201 	bic.w	r2, r2, #1
 80052ae:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	695b      	ldr	r3, [r3, #20]
 80052b4:	2b01      	cmp	r3, #1
 80052b6:	d10c      	bne.n	80052d2 <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052be:	f023 010f 	bic.w	r1, r3, #15
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	6a1b      	ldr	r3, [r3, #32]
 80052c6:	1e5a      	subs	r2, r3, #1
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	430a      	orrs	r2, r1
 80052ce:	631a      	str	r2, [r3, #48]	@ 0x30
 80052d0:	e007      	b.n	80052e2 <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	f022 020f 	bic.w	r2, r2, #15
 80052e0:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80052e6:	f023 0303 	bic.w	r3, r3, #3
 80052ea:	f043 0201 	orr.w	r2, r3, #1
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	65da      	str	r2, [r3, #92]	@ 0x5c
 80052f2:	e007      	b.n	8005304 <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80052f8:	f043 0210 	orr.w	r2, r3, #16
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8005300:	2301      	movs	r3, #1
 8005302:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8005304:	7ffb      	ldrb	r3, [r7, #31]
}
 8005306:	4618      	mov	r0, r3
 8005308:	3724      	adds	r7, #36	@ 0x24
 800530a:	46bd      	mov	sp, r7
 800530c:	bd90      	pop	{r4, r7, pc}
 800530e:	bf00      	nop
 8005310:	20000004 	.word	0x20000004
 8005314:	053e2d63 	.word	0x053e2d63
 8005318:	50000100 	.word	0x50000100
 800531c:	50000300 	.word	0x50000300
 8005320:	fff04007 	.word	0xfff04007

08005324 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8005324:	b580      	push	{r7, lr}
 8005326:	b086      	sub	sp, #24
 8005328:	af00      	add	r7, sp, #0
 800532a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800532c:	4859      	ldr	r0, [pc, #356]	@ (8005494 <HAL_ADC_Start+0x170>)
 800532e:	f7ff fd5b 	bl	8004de8 <LL_ADC_GetMultimode>
 8005332:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	4618      	mov	r0, r3
 800533a:	f7ff fe35 	bl	8004fa8 <LL_ADC_REG_IsConversionOngoing>
 800533e:	4603      	mov	r3, r0
 8005340:	2b00      	cmp	r3, #0
 8005342:	f040 809f 	bne.w	8005484 <HAL_ADC_Start+0x160>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800534c:	2b01      	cmp	r3, #1
 800534e:	d101      	bne.n	8005354 <HAL_ADC_Start+0x30>
 8005350:	2302      	movs	r3, #2
 8005352:	e09a      	b.n	800548a <HAL_ADC_Start+0x166>
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	2201      	movs	r2, #1
 8005358:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800535c:	6878      	ldr	r0, [r7, #4]
 800535e:	f000 fe63 	bl	8006028 <ADC_Enable>
 8005362:	4603      	mov	r3, r0
 8005364:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8005366:	7dfb      	ldrb	r3, [r7, #23]
 8005368:	2b00      	cmp	r3, #0
 800536a:	f040 8086 	bne.w	800547a <HAL_ADC_Start+0x156>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005372:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8005376:	f023 0301 	bic.w	r3, r3, #1
 800537a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	4a44      	ldr	r2, [pc, #272]	@ (8005498 <HAL_ADC_Start+0x174>)
 8005388:	4293      	cmp	r3, r2
 800538a:	d002      	beq.n	8005392 <HAL_ADC_Start+0x6e>
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	e001      	b.n	8005396 <HAL_ADC_Start+0x72>
 8005392:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8005396:	687a      	ldr	r2, [r7, #4]
 8005398:	6812      	ldr	r2, [r2, #0]
 800539a:	4293      	cmp	r3, r2
 800539c:	d002      	beq.n	80053a4 <HAL_ADC_Start+0x80>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800539e:	693b      	ldr	r3, [r7, #16]
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d105      	bne.n	80053b0 <HAL_ADC_Start+0x8c>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80053a8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80053b4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80053b8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80053bc:	d106      	bne.n	80053cc <HAL_ADC_Start+0xa8>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80053c2:	f023 0206 	bic.w	r2, r3, #6
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	661a      	str	r2, [r3, #96]	@ 0x60
 80053ca:	e002      	b.n	80053d2 <HAL_ADC_Start+0xae>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	2200      	movs	r2, #0
 80053d0:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	221c      	movs	r2, #28
 80053d8:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	2200      	movs	r2, #0
 80053de:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	4a2c      	ldr	r2, [pc, #176]	@ (8005498 <HAL_ADC_Start+0x174>)
 80053e8:	4293      	cmp	r3, r2
 80053ea:	d002      	beq.n	80053f2 <HAL_ADC_Start+0xce>
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	e001      	b.n	80053f6 <HAL_ADC_Start+0xd2>
 80053f2:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80053f6:	687a      	ldr	r2, [r7, #4]
 80053f8:	6812      	ldr	r2, [r2, #0]
 80053fa:	4293      	cmp	r3, r2
 80053fc:	d008      	beq.n	8005410 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80053fe:	693b      	ldr	r3, [r7, #16]
 8005400:	2b00      	cmp	r3, #0
 8005402:	d005      	beq.n	8005410 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8005404:	693b      	ldr	r3, [r7, #16]
 8005406:	2b05      	cmp	r3, #5
 8005408:	d002      	beq.n	8005410 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800540a:	693b      	ldr	r3, [r7, #16]
 800540c:	2b09      	cmp	r3, #9
 800540e:	d114      	bne.n	800543a <HAL_ADC_Start+0x116>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	68db      	ldr	r3, [r3, #12]
 8005416:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800541a:	2b00      	cmp	r3, #0
 800541c:	d007      	beq.n	800542e <HAL_ADC_Start+0x10a>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005422:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8005426:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	4618      	mov	r0, r3
 8005434:	f7ff fd90 	bl	8004f58 <LL_ADC_REG_StartConversion>
 8005438:	e026      	b.n	8005488 <HAL_ADC_Start+0x164>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800543e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	4a13      	ldr	r2, [pc, #76]	@ (8005498 <HAL_ADC_Start+0x174>)
 800544c:	4293      	cmp	r3, r2
 800544e:	d002      	beq.n	8005456 <HAL_ADC_Start+0x132>
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	e001      	b.n	800545a <HAL_ADC_Start+0x136>
 8005456:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800545a:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	68db      	ldr	r3, [r3, #12]
 8005460:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005464:	2b00      	cmp	r3, #0
 8005466:	d00f      	beq.n	8005488 <HAL_ADC_Start+0x164>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800546c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8005470:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005478:	e006      	b.n	8005488 <HAL_ADC_Start+0x164>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	2200      	movs	r2, #0
 800547e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8005482:	e001      	b.n	8005488 <HAL_ADC_Start+0x164>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8005484:	2302      	movs	r3, #2
 8005486:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8005488:	7dfb      	ldrb	r3, [r7, #23]
}
 800548a:	4618      	mov	r0, r3
 800548c:	3718      	adds	r7, #24
 800548e:	46bd      	mov	sp, r7
 8005490:	bd80      	pop	{r7, pc}
 8005492:	bf00      	nop
 8005494:	50000300 	.word	0x50000300
 8005498:	50000100 	.word	0x50000100

0800549c <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 800549c:	b580      	push	{r7, lr}
 800549e:	b084      	sub	sp, #16
 80054a0:	af00      	add	r7, sp, #0
 80054a2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80054aa:	2b01      	cmp	r3, #1
 80054ac:	d101      	bne.n	80054b2 <HAL_ADC_Stop+0x16>
 80054ae:	2302      	movs	r3, #2
 80054b0:	e023      	b.n	80054fa <HAL_ADC_Stop+0x5e>
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	2201      	movs	r2, #1
 80054b6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 80054ba:	2103      	movs	r1, #3
 80054bc:	6878      	ldr	r0, [r7, #4]
 80054be:	f000 fcf7 	bl	8005eb0 <ADC_ConversionStop>
 80054c2:	4603      	mov	r3, r0
 80054c4:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 80054c6:	7bfb      	ldrb	r3, [r7, #15]
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d111      	bne.n	80054f0 <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 80054cc:	6878      	ldr	r0, [r7, #4]
 80054ce:	f000 fe31 	bl	8006134 <ADC_Disable>
 80054d2:	4603      	mov	r3, r0
 80054d4:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 80054d6:	7bfb      	ldrb	r3, [r7, #15]
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d109      	bne.n	80054f0 <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80054e0:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80054e4:	f023 0301 	bic.w	r3, r3, #1
 80054e8:	f043 0201 	orr.w	r2, r3, #1
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	65da      	str	r2, [r3, #92]	@ 0x5c
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	2200      	movs	r2, #0
 80054f4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80054f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80054fa:	4618      	mov	r0, r3
 80054fc:	3710      	adds	r7, #16
 80054fe:	46bd      	mov	sp, r7
 8005500:	bd80      	pop	{r7, pc}
	...

08005504 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8005504:	b580      	push	{r7, lr}
 8005506:	b088      	sub	sp, #32
 8005508:	af00      	add	r7, sp, #0
 800550a:	6078      	str	r0, [r7, #4]
 800550c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800550e:	4867      	ldr	r0, [pc, #412]	@ (80056ac <HAL_ADC_PollForConversion+0x1a8>)
 8005510:	f7ff fc6a 	bl	8004de8 <LL_ADC_GetMultimode>
 8005514:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	699b      	ldr	r3, [r3, #24]
 800551a:	2b08      	cmp	r3, #8
 800551c:	d102      	bne.n	8005524 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 800551e:	2308      	movs	r3, #8
 8005520:	61fb      	str	r3, [r7, #28]
 8005522:	e02a      	b.n	800557a <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005524:	697b      	ldr	r3, [r7, #20]
 8005526:	2b00      	cmp	r3, #0
 8005528:	d005      	beq.n	8005536 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800552a:	697b      	ldr	r3, [r7, #20]
 800552c:	2b05      	cmp	r3, #5
 800552e:	d002      	beq.n	8005536 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8005530:	697b      	ldr	r3, [r7, #20]
 8005532:	2b09      	cmp	r3, #9
 8005534:	d111      	bne.n	800555a <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	68db      	ldr	r3, [r3, #12]
 800553c:	f003 0301 	and.w	r3, r3, #1
 8005540:	2b00      	cmp	r3, #0
 8005542:	d007      	beq.n	8005554 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005548:	f043 0220 	orr.w	r2, r3, #32
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 8005550:	2301      	movs	r3, #1
 8005552:	e0a6      	b.n	80056a2 <HAL_ADC_PollForConversion+0x19e>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8005554:	2304      	movs	r3, #4
 8005556:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8005558:	e00f      	b.n	800557a <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 800555a:	4854      	ldr	r0, [pc, #336]	@ (80056ac <HAL_ADC_PollForConversion+0x1a8>)
 800555c:	f7ff fc52 	bl	8004e04 <LL_ADC_GetMultiDMATransfer>
 8005560:	4603      	mov	r3, r0
 8005562:	2b00      	cmp	r3, #0
 8005564:	d007      	beq.n	8005576 <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800556a:	f043 0220 	orr.w	r2, r3, #32
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 8005572:	2301      	movs	r3, #1
 8005574:	e095      	b.n	80056a2 <HAL_ADC_PollForConversion+0x19e>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8005576:	2304      	movs	r3, #4
 8005578:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 800557a:	f7ff faa7 	bl	8004acc <HAL_GetTick>
 800557e:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8005580:	e021      	b.n	80055c6 <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8005582:	683b      	ldr	r3, [r7, #0]
 8005584:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005588:	d01d      	beq.n	80055c6 <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 800558a:	f7ff fa9f 	bl	8004acc <HAL_GetTick>
 800558e:	4602      	mov	r2, r0
 8005590:	693b      	ldr	r3, [r7, #16]
 8005592:	1ad3      	subs	r3, r2, r3
 8005594:	683a      	ldr	r2, [r7, #0]
 8005596:	429a      	cmp	r2, r3
 8005598:	d302      	bcc.n	80055a0 <HAL_ADC_PollForConversion+0x9c>
 800559a:	683b      	ldr	r3, [r7, #0]
 800559c:	2b00      	cmp	r3, #0
 800559e:	d112      	bne.n	80055c6 <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	681a      	ldr	r2, [r3, #0]
 80055a6:	69fb      	ldr	r3, [r7, #28]
 80055a8:	4013      	ands	r3, r2
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d10b      	bne.n	80055c6 <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80055b2:	f043 0204 	orr.w	r2, r3, #4
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	2200      	movs	r2, #0
 80055be:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

          return HAL_TIMEOUT;
 80055c2:	2303      	movs	r3, #3
 80055c4:	e06d      	b.n	80056a2 <HAL_ADC_PollForConversion+0x19e>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	681a      	ldr	r2, [r3, #0]
 80055cc:	69fb      	ldr	r3, [r7, #28]
 80055ce:	4013      	ands	r3, r2
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d0d6      	beq.n	8005582 <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80055d8:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	4618      	mov	r0, r3
 80055e6:	f7ff fb71 	bl	8004ccc <LL_ADC_REG_IsTriggerSourceSWStart>
 80055ea:	4603      	mov	r3, r0
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d01c      	beq.n	800562a <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	7f5b      	ldrb	r3, [r3, #29]
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d118      	bne.n	800562a <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	f003 0308 	and.w	r3, r3, #8
 8005602:	2b08      	cmp	r3, #8
 8005604:	d111      	bne.n	800562a <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800560a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	65da      	str	r2, [r3, #92]	@ 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005616:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800561a:	2b00      	cmp	r3, #0
 800561c:	d105      	bne.n	800562a <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005622:	f043 0201 	orr.w	r2, r3, #1
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	4a20      	ldr	r2, [pc, #128]	@ (80056b0 <HAL_ADC_PollForConversion+0x1ac>)
 8005630:	4293      	cmp	r3, r2
 8005632:	d002      	beq.n	800563a <HAL_ADC_PollForConversion+0x136>
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	e001      	b.n	800563e <HAL_ADC_PollForConversion+0x13a>
 800563a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800563e:	687a      	ldr	r2, [r7, #4]
 8005640:	6812      	ldr	r2, [r2, #0]
 8005642:	4293      	cmp	r3, r2
 8005644:	d008      	beq.n	8005658 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005646:	697b      	ldr	r3, [r7, #20]
 8005648:	2b00      	cmp	r3, #0
 800564a:	d005      	beq.n	8005658 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800564c:	697b      	ldr	r3, [r7, #20]
 800564e:	2b05      	cmp	r3, #5
 8005650:	d002      	beq.n	8005658 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8005652:	697b      	ldr	r3, [r7, #20]
 8005654:	2b09      	cmp	r3, #9
 8005656:	d104      	bne.n	8005662 <HAL_ADC_PollForConversion+0x15e>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	68db      	ldr	r3, [r3, #12]
 800565e:	61bb      	str	r3, [r7, #24]
 8005660:	e00d      	b.n	800567e <HAL_ADC_PollForConversion+0x17a>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	4a12      	ldr	r2, [pc, #72]	@ (80056b0 <HAL_ADC_PollForConversion+0x1ac>)
 8005668:	4293      	cmp	r3, r2
 800566a:	d002      	beq.n	8005672 <HAL_ADC_PollForConversion+0x16e>
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	e001      	b.n	8005676 <HAL_ADC_PollForConversion+0x172>
 8005672:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8005676:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	68db      	ldr	r3, [r3, #12]
 800567c:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 800567e:	69fb      	ldr	r3, [r7, #28]
 8005680:	2b08      	cmp	r3, #8
 8005682:	d104      	bne.n	800568e <HAL_ADC_PollForConversion+0x18a>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	2208      	movs	r2, #8
 800568a:	601a      	str	r2, [r3, #0]
 800568c:	e008      	b.n	80056a0 <HAL_ADC_PollForConversion+0x19c>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 800568e:	69bb      	ldr	r3, [r7, #24]
 8005690:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005694:	2b00      	cmp	r3, #0
 8005696:	d103      	bne.n	80056a0 <HAL_ADC_PollForConversion+0x19c>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	220c      	movs	r2, #12
 800569e:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 80056a0:	2300      	movs	r3, #0
}
 80056a2:	4618      	mov	r0, r3
 80056a4:	3720      	adds	r7, #32
 80056a6:	46bd      	mov	sp, r7
 80056a8:	bd80      	pop	{r7, pc}
 80056aa:	bf00      	nop
 80056ac:	50000300 	.word	0x50000300
 80056b0:	50000100 	.word	0x50000100

080056b4 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 80056b4:	b480      	push	{r7}
 80056b6:	b083      	sub	sp, #12
 80056b8:	af00      	add	r7, sp, #0
 80056ba:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 80056c2:	4618      	mov	r0, r3
 80056c4:	370c      	adds	r7, #12
 80056c6:	46bd      	mov	sp, r7
 80056c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056cc:	4770      	bx	lr
	...

080056d0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80056d0:	b580      	push	{r7, lr}
 80056d2:	b0b6      	sub	sp, #216	@ 0xd8
 80056d4:	af00      	add	r7, sp, #0
 80056d6:	6078      	str	r0, [r7, #4]
 80056d8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80056da:	2300      	movs	r3, #0
 80056dc:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80056e0:	2300      	movs	r3, #0
 80056e2:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80056ea:	2b01      	cmp	r3, #1
 80056ec:	d101      	bne.n	80056f2 <HAL_ADC_ConfigChannel+0x22>
 80056ee:	2302      	movs	r3, #2
 80056f0:	e3c8      	b.n	8005e84 <HAL_ADC_ConfigChannel+0x7b4>
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	2201      	movs	r2, #1
 80056f6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	4618      	mov	r0, r3
 8005700:	f7ff fc52 	bl	8004fa8 <LL_ADC_REG_IsConversionOngoing>
 8005704:	4603      	mov	r3, r0
 8005706:	2b00      	cmp	r3, #0
 8005708:	f040 83ad 	bne.w	8005e66 <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	6818      	ldr	r0, [r3, #0]
 8005710:	683b      	ldr	r3, [r7, #0]
 8005712:	6859      	ldr	r1, [r3, #4]
 8005714:	683b      	ldr	r3, [r7, #0]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	461a      	mov	r2, r3
 800571a:	f7ff faea 	bl	8004cf2 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	4618      	mov	r0, r3
 8005724:	f7ff fc40 	bl	8004fa8 <LL_ADC_REG_IsConversionOngoing>
 8005728:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	4618      	mov	r0, r3
 8005732:	f7ff fc60 	bl	8004ff6 <LL_ADC_INJ_IsConversionOngoing>
 8005736:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800573a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800573e:	2b00      	cmp	r3, #0
 8005740:	f040 81d9 	bne.w	8005af6 <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8005744:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005748:	2b00      	cmp	r3, #0
 800574a:	f040 81d4 	bne.w	8005af6 <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800574e:	683b      	ldr	r3, [r7, #0]
 8005750:	689b      	ldr	r3, [r3, #8]
 8005752:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005756:	d10f      	bne.n	8005778 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	6818      	ldr	r0, [r3, #0]
 800575c:	683b      	ldr	r3, [r7, #0]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	2200      	movs	r2, #0
 8005762:	4619      	mov	r1, r3
 8005764:	f7ff faf1 	bl	8004d4a <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8005770:	4618      	mov	r0, r3
 8005772:	f7ff fa98 	bl	8004ca6 <LL_ADC_SetSamplingTimeCommonConfig>
 8005776:	e00e      	b.n	8005796 <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	6818      	ldr	r0, [r3, #0]
 800577c:	683b      	ldr	r3, [r7, #0]
 800577e:	6819      	ldr	r1, [r3, #0]
 8005780:	683b      	ldr	r3, [r7, #0]
 8005782:	689b      	ldr	r3, [r3, #8]
 8005784:	461a      	mov	r2, r3
 8005786:	f7ff fae0 	bl	8004d4a <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	2100      	movs	r1, #0
 8005790:	4618      	mov	r0, r3
 8005792:	f7ff fa88 	bl	8004ca6 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8005796:	683b      	ldr	r3, [r7, #0]
 8005798:	695a      	ldr	r2, [r3, #20]
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	68db      	ldr	r3, [r3, #12]
 80057a0:	08db      	lsrs	r3, r3, #3
 80057a2:	f003 0303 	and.w	r3, r3, #3
 80057a6:	005b      	lsls	r3, r3, #1
 80057a8:	fa02 f303 	lsl.w	r3, r2, r3
 80057ac:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80057b0:	683b      	ldr	r3, [r7, #0]
 80057b2:	691b      	ldr	r3, [r3, #16]
 80057b4:	2b04      	cmp	r3, #4
 80057b6:	d022      	beq.n	80057fe <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	6818      	ldr	r0, [r3, #0]
 80057bc:	683b      	ldr	r3, [r7, #0]
 80057be:	6919      	ldr	r1, [r3, #16]
 80057c0:	683b      	ldr	r3, [r7, #0]
 80057c2:	681a      	ldr	r2, [r3, #0]
 80057c4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80057c8:	f7ff f9e2 	bl	8004b90 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	6818      	ldr	r0, [r3, #0]
 80057d0:	683b      	ldr	r3, [r7, #0]
 80057d2:	6919      	ldr	r1, [r3, #16]
 80057d4:	683b      	ldr	r3, [r7, #0]
 80057d6:	699b      	ldr	r3, [r3, #24]
 80057d8:	461a      	mov	r2, r3
 80057da:	f7ff fa2e 	bl	8004c3a <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	6818      	ldr	r0, [r3, #0]
 80057e2:	683b      	ldr	r3, [r7, #0]
 80057e4:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 80057e6:	683b      	ldr	r3, [r7, #0]
 80057e8:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80057ea:	2b01      	cmp	r3, #1
 80057ec:	d102      	bne.n	80057f4 <HAL_ADC_ConfigChannel+0x124>
 80057ee:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80057f2:	e000      	b.n	80057f6 <HAL_ADC_ConfigChannel+0x126>
 80057f4:	2300      	movs	r3, #0
 80057f6:	461a      	mov	r2, r3
 80057f8:	f7ff fa3a 	bl	8004c70 <LL_ADC_SetOffsetSaturation>
 80057fc:	e17b      	b.n	8005af6 <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	2100      	movs	r1, #0
 8005804:	4618      	mov	r0, r3
 8005806:	f7ff f9e7 	bl	8004bd8 <LL_ADC_GetOffsetChannel>
 800580a:	4603      	mov	r3, r0
 800580c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005810:	2b00      	cmp	r3, #0
 8005812:	d10a      	bne.n	800582a <HAL_ADC_ConfigChannel+0x15a>
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	2100      	movs	r1, #0
 800581a:	4618      	mov	r0, r3
 800581c:	f7ff f9dc 	bl	8004bd8 <LL_ADC_GetOffsetChannel>
 8005820:	4603      	mov	r3, r0
 8005822:	0e9b      	lsrs	r3, r3, #26
 8005824:	f003 021f 	and.w	r2, r3, #31
 8005828:	e01e      	b.n	8005868 <HAL_ADC_ConfigChannel+0x198>
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	2100      	movs	r1, #0
 8005830:	4618      	mov	r0, r3
 8005832:	f7ff f9d1 	bl	8004bd8 <LL_ADC_GetOffsetChannel>
 8005836:	4603      	mov	r3, r0
 8005838:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800583c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8005840:	fa93 f3a3 	rbit	r3, r3
 8005844:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8005848:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800584c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8005850:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005854:	2b00      	cmp	r3, #0
 8005856:	d101      	bne.n	800585c <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 8005858:	2320      	movs	r3, #32
 800585a:	e004      	b.n	8005866 <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 800585c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005860:	fab3 f383 	clz	r3, r3
 8005864:	b2db      	uxtb	r3, r3
 8005866:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005868:	683b      	ldr	r3, [r7, #0]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005870:	2b00      	cmp	r3, #0
 8005872:	d105      	bne.n	8005880 <HAL_ADC_ConfigChannel+0x1b0>
 8005874:	683b      	ldr	r3, [r7, #0]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	0e9b      	lsrs	r3, r3, #26
 800587a:	f003 031f 	and.w	r3, r3, #31
 800587e:	e018      	b.n	80058b2 <HAL_ADC_ConfigChannel+0x1e2>
 8005880:	683b      	ldr	r3, [r7, #0]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005888:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800588c:	fa93 f3a3 	rbit	r3, r3
 8005890:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8005894:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005898:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 800589c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d101      	bne.n	80058a8 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 80058a4:	2320      	movs	r3, #32
 80058a6:	e004      	b.n	80058b2 <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 80058a8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80058ac:	fab3 f383 	clz	r3, r3
 80058b0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80058b2:	429a      	cmp	r2, r3
 80058b4:	d106      	bne.n	80058c4 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	2200      	movs	r2, #0
 80058bc:	2100      	movs	r1, #0
 80058be:	4618      	mov	r0, r3
 80058c0:	f7ff f9a0 	bl	8004c04 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	2101      	movs	r1, #1
 80058ca:	4618      	mov	r0, r3
 80058cc:	f7ff f984 	bl	8004bd8 <LL_ADC_GetOffsetChannel>
 80058d0:	4603      	mov	r3, r0
 80058d2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d10a      	bne.n	80058f0 <HAL_ADC_ConfigChannel+0x220>
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	2101      	movs	r1, #1
 80058e0:	4618      	mov	r0, r3
 80058e2:	f7ff f979 	bl	8004bd8 <LL_ADC_GetOffsetChannel>
 80058e6:	4603      	mov	r3, r0
 80058e8:	0e9b      	lsrs	r3, r3, #26
 80058ea:	f003 021f 	and.w	r2, r3, #31
 80058ee:	e01e      	b.n	800592e <HAL_ADC_ConfigChannel+0x25e>
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	2101      	movs	r1, #1
 80058f6:	4618      	mov	r0, r3
 80058f8:	f7ff f96e 	bl	8004bd8 <LL_ADC_GetOffsetChannel>
 80058fc:	4603      	mov	r3, r0
 80058fe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005902:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005906:	fa93 f3a3 	rbit	r3, r3
 800590a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 800590e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005912:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8005916:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800591a:	2b00      	cmp	r3, #0
 800591c:	d101      	bne.n	8005922 <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 800591e:	2320      	movs	r3, #32
 8005920:	e004      	b.n	800592c <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 8005922:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005926:	fab3 f383 	clz	r3, r3
 800592a:	b2db      	uxtb	r3, r3
 800592c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800592e:	683b      	ldr	r3, [r7, #0]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005936:	2b00      	cmp	r3, #0
 8005938:	d105      	bne.n	8005946 <HAL_ADC_ConfigChannel+0x276>
 800593a:	683b      	ldr	r3, [r7, #0]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	0e9b      	lsrs	r3, r3, #26
 8005940:	f003 031f 	and.w	r3, r3, #31
 8005944:	e018      	b.n	8005978 <HAL_ADC_ConfigChannel+0x2a8>
 8005946:	683b      	ldr	r3, [r7, #0]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800594e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005952:	fa93 f3a3 	rbit	r3, r3
 8005956:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 800595a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800595e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8005962:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005966:	2b00      	cmp	r3, #0
 8005968:	d101      	bne.n	800596e <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 800596a:	2320      	movs	r3, #32
 800596c:	e004      	b.n	8005978 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 800596e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005972:	fab3 f383 	clz	r3, r3
 8005976:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8005978:	429a      	cmp	r2, r3
 800597a:	d106      	bne.n	800598a <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	2200      	movs	r2, #0
 8005982:	2101      	movs	r1, #1
 8005984:	4618      	mov	r0, r3
 8005986:	f7ff f93d 	bl	8004c04 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	2102      	movs	r1, #2
 8005990:	4618      	mov	r0, r3
 8005992:	f7ff f921 	bl	8004bd8 <LL_ADC_GetOffsetChannel>
 8005996:	4603      	mov	r3, r0
 8005998:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800599c:	2b00      	cmp	r3, #0
 800599e:	d10a      	bne.n	80059b6 <HAL_ADC_ConfigChannel+0x2e6>
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	2102      	movs	r1, #2
 80059a6:	4618      	mov	r0, r3
 80059a8:	f7ff f916 	bl	8004bd8 <LL_ADC_GetOffsetChannel>
 80059ac:	4603      	mov	r3, r0
 80059ae:	0e9b      	lsrs	r3, r3, #26
 80059b0:	f003 021f 	and.w	r2, r3, #31
 80059b4:	e01e      	b.n	80059f4 <HAL_ADC_ConfigChannel+0x324>
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	2102      	movs	r1, #2
 80059bc:	4618      	mov	r0, r3
 80059be:	f7ff f90b 	bl	8004bd8 <LL_ADC_GetOffsetChannel>
 80059c2:	4603      	mov	r3, r0
 80059c4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80059c8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80059cc:	fa93 f3a3 	rbit	r3, r3
 80059d0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 80059d4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80059d8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 80059dc:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d101      	bne.n	80059e8 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 80059e4:	2320      	movs	r3, #32
 80059e6:	e004      	b.n	80059f2 <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 80059e8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80059ec:	fab3 f383 	clz	r3, r3
 80059f0:	b2db      	uxtb	r3, r3
 80059f2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80059f4:	683b      	ldr	r3, [r7, #0]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d105      	bne.n	8005a0c <HAL_ADC_ConfigChannel+0x33c>
 8005a00:	683b      	ldr	r3, [r7, #0]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	0e9b      	lsrs	r3, r3, #26
 8005a06:	f003 031f 	and.w	r3, r3, #31
 8005a0a:	e016      	b.n	8005a3a <HAL_ADC_ConfigChannel+0x36a>
 8005a0c:	683b      	ldr	r3, [r7, #0]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a14:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005a18:	fa93 f3a3 	rbit	r3, r3
 8005a1c:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8005a1e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005a20:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8005a24:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d101      	bne.n	8005a30 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 8005a2c:	2320      	movs	r3, #32
 8005a2e:	e004      	b.n	8005a3a <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 8005a30:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005a34:	fab3 f383 	clz	r3, r3
 8005a38:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005a3a:	429a      	cmp	r2, r3
 8005a3c:	d106      	bne.n	8005a4c <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	2200      	movs	r2, #0
 8005a44:	2102      	movs	r1, #2
 8005a46:	4618      	mov	r0, r3
 8005a48:	f7ff f8dc 	bl	8004c04 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	2103      	movs	r1, #3
 8005a52:	4618      	mov	r0, r3
 8005a54:	f7ff f8c0 	bl	8004bd8 <LL_ADC_GetOffsetChannel>
 8005a58:	4603      	mov	r3, r0
 8005a5a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d10a      	bne.n	8005a78 <HAL_ADC_ConfigChannel+0x3a8>
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	2103      	movs	r1, #3
 8005a68:	4618      	mov	r0, r3
 8005a6a:	f7ff f8b5 	bl	8004bd8 <LL_ADC_GetOffsetChannel>
 8005a6e:	4603      	mov	r3, r0
 8005a70:	0e9b      	lsrs	r3, r3, #26
 8005a72:	f003 021f 	and.w	r2, r3, #31
 8005a76:	e017      	b.n	8005aa8 <HAL_ADC_ConfigChannel+0x3d8>
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	2103      	movs	r1, #3
 8005a7e:	4618      	mov	r0, r3
 8005a80:	f7ff f8aa 	bl	8004bd8 <LL_ADC_GetOffsetChannel>
 8005a84:	4603      	mov	r3, r0
 8005a86:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a88:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005a8a:	fa93 f3a3 	rbit	r3, r3
 8005a8e:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8005a90:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005a92:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8005a94:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d101      	bne.n	8005a9e <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 8005a9a:	2320      	movs	r3, #32
 8005a9c:	e003      	b.n	8005aa6 <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 8005a9e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005aa0:	fab3 f383 	clz	r3, r3
 8005aa4:	b2db      	uxtb	r3, r3
 8005aa6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005aa8:	683b      	ldr	r3, [r7, #0]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d105      	bne.n	8005ac0 <HAL_ADC_ConfigChannel+0x3f0>
 8005ab4:	683b      	ldr	r3, [r7, #0]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	0e9b      	lsrs	r3, r3, #26
 8005aba:	f003 031f 	and.w	r3, r3, #31
 8005abe:	e011      	b.n	8005ae4 <HAL_ADC_ConfigChannel+0x414>
 8005ac0:	683b      	ldr	r3, [r7, #0]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ac6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005ac8:	fa93 f3a3 	rbit	r3, r3
 8005acc:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8005ace:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005ad0:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8005ad2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d101      	bne.n	8005adc <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 8005ad8:	2320      	movs	r3, #32
 8005ada:	e003      	b.n	8005ae4 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 8005adc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005ade:	fab3 f383 	clz	r3, r3
 8005ae2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005ae4:	429a      	cmp	r2, r3
 8005ae6:	d106      	bne.n	8005af6 <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	2200      	movs	r2, #0
 8005aee:	2103      	movs	r1, #3
 8005af0:	4618      	mov	r0, r3
 8005af2:	f7ff f887 	bl	8004c04 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	4618      	mov	r0, r3
 8005afc:	f7ff fa06 	bl	8004f0c <LL_ADC_IsEnabled>
 8005b00:	4603      	mov	r3, r0
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	f040 8140 	bne.w	8005d88 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	6818      	ldr	r0, [r3, #0]
 8005b0c:	683b      	ldr	r3, [r7, #0]
 8005b0e:	6819      	ldr	r1, [r3, #0]
 8005b10:	683b      	ldr	r3, [r7, #0]
 8005b12:	68db      	ldr	r3, [r3, #12]
 8005b14:	461a      	mov	r2, r3
 8005b16:	f7ff f943 	bl	8004da0 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8005b1a:	683b      	ldr	r3, [r7, #0]
 8005b1c:	68db      	ldr	r3, [r3, #12]
 8005b1e:	4a8f      	ldr	r2, [pc, #572]	@ (8005d5c <HAL_ADC_ConfigChannel+0x68c>)
 8005b20:	4293      	cmp	r3, r2
 8005b22:	f040 8131 	bne.w	8005d88 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8005b2a:	683b      	ldr	r3, [r7, #0]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d10b      	bne.n	8005b4e <HAL_ADC_ConfigChannel+0x47e>
 8005b36:	683b      	ldr	r3, [r7, #0]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	0e9b      	lsrs	r3, r3, #26
 8005b3c:	3301      	adds	r3, #1
 8005b3e:	f003 031f 	and.w	r3, r3, #31
 8005b42:	2b09      	cmp	r3, #9
 8005b44:	bf94      	ite	ls
 8005b46:	2301      	movls	r3, #1
 8005b48:	2300      	movhi	r3, #0
 8005b4a:	b2db      	uxtb	r3, r3
 8005b4c:	e019      	b.n	8005b82 <HAL_ADC_ConfigChannel+0x4b2>
 8005b4e:	683b      	ldr	r3, [r7, #0]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b54:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005b56:	fa93 f3a3 	rbit	r3, r3
 8005b5a:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8005b5c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005b5e:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8005b60:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d101      	bne.n	8005b6a <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 8005b66:	2320      	movs	r3, #32
 8005b68:	e003      	b.n	8005b72 <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 8005b6a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005b6c:	fab3 f383 	clz	r3, r3
 8005b70:	b2db      	uxtb	r3, r3
 8005b72:	3301      	adds	r3, #1
 8005b74:	f003 031f 	and.w	r3, r3, #31
 8005b78:	2b09      	cmp	r3, #9
 8005b7a:	bf94      	ite	ls
 8005b7c:	2301      	movls	r3, #1
 8005b7e:	2300      	movhi	r3, #0
 8005b80:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d079      	beq.n	8005c7a <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8005b86:	683b      	ldr	r3, [r7, #0]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d107      	bne.n	8005ba2 <HAL_ADC_ConfigChannel+0x4d2>
 8005b92:	683b      	ldr	r3, [r7, #0]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	0e9b      	lsrs	r3, r3, #26
 8005b98:	3301      	adds	r3, #1
 8005b9a:	069b      	lsls	r3, r3, #26
 8005b9c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005ba0:	e015      	b.n	8005bce <HAL_ADC_ConfigChannel+0x4fe>
 8005ba2:	683b      	ldr	r3, [r7, #0]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ba8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005baa:	fa93 f3a3 	rbit	r3, r3
 8005bae:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8005bb0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005bb2:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8005bb4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d101      	bne.n	8005bbe <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 8005bba:	2320      	movs	r3, #32
 8005bbc:	e003      	b.n	8005bc6 <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 8005bbe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005bc0:	fab3 f383 	clz	r3, r3
 8005bc4:	b2db      	uxtb	r3, r3
 8005bc6:	3301      	adds	r3, #1
 8005bc8:	069b      	lsls	r3, r3, #26
 8005bca:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005bce:	683b      	ldr	r3, [r7, #0]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d109      	bne.n	8005bee <HAL_ADC_ConfigChannel+0x51e>
 8005bda:	683b      	ldr	r3, [r7, #0]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	0e9b      	lsrs	r3, r3, #26
 8005be0:	3301      	adds	r3, #1
 8005be2:	f003 031f 	and.w	r3, r3, #31
 8005be6:	2101      	movs	r1, #1
 8005be8:	fa01 f303 	lsl.w	r3, r1, r3
 8005bec:	e017      	b.n	8005c1e <HAL_ADC_ConfigChannel+0x54e>
 8005bee:	683b      	ldr	r3, [r7, #0]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005bf4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005bf6:	fa93 f3a3 	rbit	r3, r3
 8005bfa:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8005bfc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005bfe:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8005c00:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d101      	bne.n	8005c0a <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 8005c06:	2320      	movs	r3, #32
 8005c08:	e003      	b.n	8005c12 <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 8005c0a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005c0c:	fab3 f383 	clz	r3, r3
 8005c10:	b2db      	uxtb	r3, r3
 8005c12:	3301      	adds	r3, #1
 8005c14:	f003 031f 	and.w	r3, r3, #31
 8005c18:	2101      	movs	r1, #1
 8005c1a:	fa01 f303 	lsl.w	r3, r1, r3
 8005c1e:	ea42 0103 	orr.w	r1, r2, r3
 8005c22:	683b      	ldr	r3, [r7, #0]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d10a      	bne.n	8005c44 <HAL_ADC_ConfigChannel+0x574>
 8005c2e:	683b      	ldr	r3, [r7, #0]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	0e9b      	lsrs	r3, r3, #26
 8005c34:	3301      	adds	r3, #1
 8005c36:	f003 021f 	and.w	r2, r3, #31
 8005c3a:	4613      	mov	r3, r2
 8005c3c:	005b      	lsls	r3, r3, #1
 8005c3e:	4413      	add	r3, r2
 8005c40:	051b      	lsls	r3, r3, #20
 8005c42:	e018      	b.n	8005c76 <HAL_ADC_ConfigChannel+0x5a6>
 8005c44:	683b      	ldr	r3, [r7, #0]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c4c:	fa93 f3a3 	rbit	r3, r3
 8005c50:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8005c52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c54:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8005c56:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d101      	bne.n	8005c60 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 8005c5c:	2320      	movs	r3, #32
 8005c5e:	e003      	b.n	8005c68 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 8005c60:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005c62:	fab3 f383 	clz	r3, r3
 8005c66:	b2db      	uxtb	r3, r3
 8005c68:	3301      	adds	r3, #1
 8005c6a:	f003 021f 	and.w	r2, r3, #31
 8005c6e:	4613      	mov	r3, r2
 8005c70:	005b      	lsls	r3, r3, #1
 8005c72:	4413      	add	r3, r2
 8005c74:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005c76:	430b      	orrs	r3, r1
 8005c78:	e081      	b.n	8005d7e <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8005c7a:	683b      	ldr	r3, [r7, #0]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d107      	bne.n	8005c96 <HAL_ADC_ConfigChannel+0x5c6>
 8005c86:	683b      	ldr	r3, [r7, #0]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	0e9b      	lsrs	r3, r3, #26
 8005c8c:	3301      	adds	r3, #1
 8005c8e:	069b      	lsls	r3, r3, #26
 8005c90:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005c94:	e015      	b.n	8005cc2 <HAL_ADC_ConfigChannel+0x5f2>
 8005c96:	683b      	ldr	r3, [r7, #0]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c9e:	fa93 f3a3 	rbit	r3, r3
 8005ca2:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8005ca4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ca6:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8005ca8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d101      	bne.n	8005cb2 <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 8005cae:	2320      	movs	r3, #32
 8005cb0:	e003      	b.n	8005cba <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 8005cb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cb4:	fab3 f383 	clz	r3, r3
 8005cb8:	b2db      	uxtb	r3, r3
 8005cba:	3301      	adds	r3, #1
 8005cbc:	069b      	lsls	r3, r3, #26
 8005cbe:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005cc2:	683b      	ldr	r3, [r7, #0]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d109      	bne.n	8005ce2 <HAL_ADC_ConfigChannel+0x612>
 8005cce:	683b      	ldr	r3, [r7, #0]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	0e9b      	lsrs	r3, r3, #26
 8005cd4:	3301      	adds	r3, #1
 8005cd6:	f003 031f 	and.w	r3, r3, #31
 8005cda:	2101      	movs	r1, #1
 8005cdc:	fa01 f303 	lsl.w	r3, r1, r3
 8005ce0:	e017      	b.n	8005d12 <HAL_ADC_ConfigChannel+0x642>
 8005ce2:	683b      	ldr	r3, [r7, #0]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ce8:	6a3b      	ldr	r3, [r7, #32]
 8005cea:	fa93 f3a3 	rbit	r3, r3
 8005cee:	61fb      	str	r3, [r7, #28]
  return result;
 8005cf0:	69fb      	ldr	r3, [r7, #28]
 8005cf2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8005cf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d101      	bne.n	8005cfe <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 8005cfa:	2320      	movs	r3, #32
 8005cfc:	e003      	b.n	8005d06 <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 8005cfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d00:	fab3 f383 	clz	r3, r3
 8005d04:	b2db      	uxtb	r3, r3
 8005d06:	3301      	adds	r3, #1
 8005d08:	f003 031f 	and.w	r3, r3, #31
 8005d0c:	2101      	movs	r1, #1
 8005d0e:	fa01 f303 	lsl.w	r3, r1, r3
 8005d12:	ea42 0103 	orr.w	r1, r2, r3
 8005d16:	683b      	ldr	r3, [r7, #0]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d10d      	bne.n	8005d3e <HAL_ADC_ConfigChannel+0x66e>
 8005d22:	683b      	ldr	r3, [r7, #0]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	0e9b      	lsrs	r3, r3, #26
 8005d28:	3301      	adds	r3, #1
 8005d2a:	f003 021f 	and.w	r2, r3, #31
 8005d2e:	4613      	mov	r3, r2
 8005d30:	005b      	lsls	r3, r3, #1
 8005d32:	4413      	add	r3, r2
 8005d34:	3b1e      	subs	r3, #30
 8005d36:	051b      	lsls	r3, r3, #20
 8005d38:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8005d3c:	e01e      	b.n	8005d7c <HAL_ADC_ConfigChannel+0x6ac>
 8005d3e:	683b      	ldr	r3, [r7, #0]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d44:	697b      	ldr	r3, [r7, #20]
 8005d46:	fa93 f3a3 	rbit	r3, r3
 8005d4a:	613b      	str	r3, [r7, #16]
  return result;
 8005d4c:	693b      	ldr	r3, [r7, #16]
 8005d4e:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8005d50:	69bb      	ldr	r3, [r7, #24]
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d104      	bne.n	8005d60 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 8005d56:	2320      	movs	r3, #32
 8005d58:	e006      	b.n	8005d68 <HAL_ADC_ConfigChannel+0x698>
 8005d5a:	bf00      	nop
 8005d5c:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8005d60:	69bb      	ldr	r3, [r7, #24]
 8005d62:	fab3 f383 	clz	r3, r3
 8005d66:	b2db      	uxtb	r3, r3
 8005d68:	3301      	adds	r3, #1
 8005d6a:	f003 021f 	and.w	r2, r3, #31
 8005d6e:	4613      	mov	r3, r2
 8005d70:	005b      	lsls	r3, r3, #1
 8005d72:	4413      	add	r3, r2
 8005d74:	3b1e      	subs	r3, #30
 8005d76:	051b      	lsls	r3, r3, #20
 8005d78:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005d7c:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8005d7e:	683a      	ldr	r2, [r7, #0]
 8005d80:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005d82:	4619      	mov	r1, r3
 8005d84:	f7fe ffe1 	bl	8004d4a <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8005d88:	683b      	ldr	r3, [r7, #0]
 8005d8a:	681a      	ldr	r2, [r3, #0]
 8005d8c:	4b3f      	ldr	r3, [pc, #252]	@ (8005e8c <HAL_ADC_ConfigChannel+0x7bc>)
 8005d8e:	4013      	ands	r3, r2
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d071      	beq.n	8005e78 <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005d94:	483e      	ldr	r0, [pc, #248]	@ (8005e90 <HAL_ADC_ConfigChannel+0x7c0>)
 8005d96:	f7fe feed 	bl	8004b74 <LL_ADC_GetCommonPathInternalCh>
 8005d9a:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8005d9e:	683b      	ldr	r3, [r7, #0]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	4a3c      	ldr	r2, [pc, #240]	@ (8005e94 <HAL_ADC_ConfigChannel+0x7c4>)
 8005da4:	4293      	cmp	r3, r2
 8005da6:	d004      	beq.n	8005db2 <HAL_ADC_ConfigChannel+0x6e2>
 8005da8:	683b      	ldr	r3, [r7, #0]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	4a3a      	ldr	r2, [pc, #232]	@ (8005e98 <HAL_ADC_ConfigChannel+0x7c8>)
 8005dae:	4293      	cmp	r3, r2
 8005db0:	d127      	bne.n	8005e02 <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8005db2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005db6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d121      	bne.n	8005e02 <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005dc6:	d157      	bne.n	8005e78 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005dc8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005dcc:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005dd0:	4619      	mov	r1, r3
 8005dd2:	482f      	ldr	r0, [pc, #188]	@ (8005e90 <HAL_ADC_ConfigChannel+0x7c0>)
 8005dd4:	f7fe febb 	bl	8004b4e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005dd8:	4b30      	ldr	r3, [pc, #192]	@ (8005e9c <HAL_ADC_ConfigChannel+0x7cc>)
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	099b      	lsrs	r3, r3, #6
 8005dde:	4a30      	ldr	r2, [pc, #192]	@ (8005ea0 <HAL_ADC_ConfigChannel+0x7d0>)
 8005de0:	fba2 2303 	umull	r2, r3, r2, r3
 8005de4:	099b      	lsrs	r3, r3, #6
 8005de6:	1c5a      	adds	r2, r3, #1
 8005de8:	4613      	mov	r3, r2
 8005dea:	005b      	lsls	r3, r3, #1
 8005dec:	4413      	add	r3, r2
 8005dee:	009b      	lsls	r3, r3, #2
 8005df0:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8005df2:	e002      	b.n	8005dfa <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	3b01      	subs	r3, #1
 8005df8:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d1f9      	bne.n	8005df4 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005e00:	e03a      	b.n	8005e78 <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8005e02:	683b      	ldr	r3, [r7, #0]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	4a27      	ldr	r2, [pc, #156]	@ (8005ea4 <HAL_ADC_ConfigChannel+0x7d4>)
 8005e08:	4293      	cmp	r3, r2
 8005e0a:	d113      	bne.n	8005e34 <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8005e0c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005e10:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d10d      	bne.n	8005e34 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	4a22      	ldr	r2, [pc, #136]	@ (8005ea8 <HAL_ADC_ConfigChannel+0x7d8>)
 8005e1e:	4293      	cmp	r3, r2
 8005e20:	d02a      	beq.n	8005e78 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005e22:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005e26:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005e2a:	4619      	mov	r1, r3
 8005e2c:	4818      	ldr	r0, [pc, #96]	@ (8005e90 <HAL_ADC_ConfigChannel+0x7c0>)
 8005e2e:	f7fe fe8e 	bl	8004b4e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005e32:	e021      	b.n	8005e78 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8005e34:	683b      	ldr	r3, [r7, #0]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	4a1c      	ldr	r2, [pc, #112]	@ (8005eac <HAL_ADC_ConfigChannel+0x7dc>)
 8005e3a:	4293      	cmp	r3, r2
 8005e3c:	d11c      	bne.n	8005e78 <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8005e3e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005e42:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d116      	bne.n	8005e78 <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	4a16      	ldr	r2, [pc, #88]	@ (8005ea8 <HAL_ADC_ConfigChannel+0x7d8>)
 8005e50:	4293      	cmp	r3, r2
 8005e52:	d011      	beq.n	8005e78 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005e54:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005e58:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005e5c:	4619      	mov	r1, r3
 8005e5e:	480c      	ldr	r0, [pc, #48]	@ (8005e90 <HAL_ADC_ConfigChannel+0x7c0>)
 8005e60:	f7fe fe75 	bl	8004b4e <LL_ADC_SetCommonPathInternalCh>
 8005e64:	e008      	b.n	8005e78 <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e6a:	f043 0220 	orr.w	r2, r3, #32
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8005e72:	2301      	movs	r3, #1
 8005e74:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	2200      	movs	r2, #0
 8005e7c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8005e80:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8005e84:	4618      	mov	r0, r3
 8005e86:	37d8      	adds	r7, #216	@ 0xd8
 8005e88:	46bd      	mov	sp, r7
 8005e8a:	bd80      	pop	{r7, pc}
 8005e8c:	80080000 	.word	0x80080000
 8005e90:	50000300 	.word	0x50000300
 8005e94:	c3210000 	.word	0xc3210000
 8005e98:	90c00010 	.word	0x90c00010
 8005e9c:	20000004 	.word	0x20000004
 8005ea0:	053e2d63 	.word	0x053e2d63
 8005ea4:	c7520000 	.word	0xc7520000
 8005ea8:	50000100 	.word	0x50000100
 8005eac:	cb840000 	.word	0xcb840000

08005eb0 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8005eb0:	b580      	push	{r7, lr}
 8005eb2:	b088      	sub	sp, #32
 8005eb4:	af00      	add	r7, sp, #0
 8005eb6:	6078      	str	r0, [r7, #4]
 8005eb8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8005eba:	2300      	movs	r3, #0
 8005ebc:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8005ebe:	683b      	ldr	r3, [r7, #0]
 8005ec0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	4618      	mov	r0, r3
 8005ec8:	f7ff f86e 	bl	8004fa8 <LL_ADC_REG_IsConversionOngoing>
 8005ecc:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	4618      	mov	r0, r3
 8005ed4:	f7ff f88f 	bl	8004ff6 <LL_ADC_INJ_IsConversionOngoing>
 8005ed8:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8005eda:	693b      	ldr	r3, [r7, #16]
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d103      	bne.n	8005ee8 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	f000 8098 	beq.w	8006018 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	68db      	ldr	r3, [r3, #12]
 8005eee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d02a      	beq.n	8005f4c <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	7f5b      	ldrb	r3, [r3, #29]
 8005efa:	2b01      	cmp	r3, #1
 8005efc:	d126      	bne.n	8005f4c <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	7f1b      	ldrb	r3, [r3, #28]
 8005f02:	2b01      	cmp	r3, #1
 8005f04:	d122      	bne.n	8005f4c <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8005f06:	2301      	movs	r3, #1
 8005f08:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8005f0a:	e014      	b.n	8005f36 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8005f0c:	69fb      	ldr	r3, [r7, #28]
 8005f0e:	4a45      	ldr	r2, [pc, #276]	@ (8006024 <ADC_ConversionStop+0x174>)
 8005f10:	4293      	cmp	r3, r2
 8005f12:	d90d      	bls.n	8005f30 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005f18:	f043 0210 	orr.w	r2, r3, #16
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005f24:	f043 0201 	orr.w	r2, r3, #1
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8005f2c:	2301      	movs	r3, #1
 8005f2e:	e074      	b.n	800601a <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8005f30:	69fb      	ldr	r3, [r7, #28]
 8005f32:	3301      	adds	r3, #1
 8005f34:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f40:	2b40      	cmp	r3, #64	@ 0x40
 8005f42:	d1e3      	bne.n	8005f0c <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	2240      	movs	r2, #64	@ 0x40
 8005f4a:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8005f4c:	69bb      	ldr	r3, [r7, #24]
 8005f4e:	2b02      	cmp	r3, #2
 8005f50:	d014      	beq.n	8005f7c <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	4618      	mov	r0, r3
 8005f58:	f7ff f826 	bl	8004fa8 <LL_ADC_REG_IsConversionOngoing>
 8005f5c:	4603      	mov	r3, r0
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d00c      	beq.n	8005f7c <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	4618      	mov	r0, r3
 8005f68:	f7fe ffe3 	bl	8004f32 <LL_ADC_IsDisableOngoing>
 8005f6c:	4603      	mov	r3, r0
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d104      	bne.n	8005f7c <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	4618      	mov	r0, r3
 8005f78:	f7ff f802 	bl	8004f80 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8005f7c:	69bb      	ldr	r3, [r7, #24]
 8005f7e:	2b01      	cmp	r3, #1
 8005f80:	d014      	beq.n	8005fac <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	4618      	mov	r0, r3
 8005f88:	f7ff f835 	bl	8004ff6 <LL_ADC_INJ_IsConversionOngoing>
 8005f8c:	4603      	mov	r3, r0
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d00c      	beq.n	8005fac <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	4618      	mov	r0, r3
 8005f98:	f7fe ffcb 	bl	8004f32 <LL_ADC_IsDisableOngoing>
 8005f9c:	4603      	mov	r3, r0
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d104      	bne.n	8005fac <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	4618      	mov	r0, r3
 8005fa8:	f7ff f811 	bl	8004fce <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8005fac:	69bb      	ldr	r3, [r7, #24]
 8005fae:	2b02      	cmp	r3, #2
 8005fb0:	d005      	beq.n	8005fbe <ADC_ConversionStop+0x10e>
 8005fb2:	69bb      	ldr	r3, [r7, #24]
 8005fb4:	2b03      	cmp	r3, #3
 8005fb6:	d105      	bne.n	8005fc4 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8005fb8:	230c      	movs	r3, #12
 8005fba:	617b      	str	r3, [r7, #20]
        break;
 8005fbc:	e005      	b.n	8005fca <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8005fbe:	2308      	movs	r3, #8
 8005fc0:	617b      	str	r3, [r7, #20]
        break;
 8005fc2:	e002      	b.n	8005fca <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8005fc4:	2304      	movs	r3, #4
 8005fc6:	617b      	str	r3, [r7, #20]
        break;
 8005fc8:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8005fca:	f7fe fd7f 	bl	8004acc <HAL_GetTick>
 8005fce:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8005fd0:	e01b      	b.n	800600a <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8005fd2:	f7fe fd7b 	bl	8004acc <HAL_GetTick>
 8005fd6:	4602      	mov	r2, r0
 8005fd8:	68bb      	ldr	r3, [r7, #8]
 8005fda:	1ad3      	subs	r3, r2, r3
 8005fdc:	2b05      	cmp	r3, #5
 8005fde:	d914      	bls.n	800600a <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	689a      	ldr	r2, [r3, #8]
 8005fe6:	697b      	ldr	r3, [r7, #20]
 8005fe8:	4013      	ands	r3, r2
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d00d      	beq.n	800600a <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ff2:	f043 0210 	orr.w	r2, r3, #16
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005ffe:	f043 0201 	orr.w	r2, r3, #1
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8006006:	2301      	movs	r3, #1
 8006008:	e007      	b.n	800601a <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	689a      	ldr	r2, [r3, #8]
 8006010:	697b      	ldr	r3, [r7, #20]
 8006012:	4013      	ands	r3, r2
 8006014:	2b00      	cmp	r3, #0
 8006016:	d1dc      	bne.n	8005fd2 <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8006018:	2300      	movs	r3, #0
}
 800601a:	4618      	mov	r0, r3
 800601c:	3720      	adds	r7, #32
 800601e:	46bd      	mov	sp, r7
 8006020:	bd80      	pop	{r7, pc}
 8006022:	bf00      	nop
 8006024:	a33fffff 	.word	0xa33fffff

08006028 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8006028:	b580      	push	{r7, lr}
 800602a:	b084      	sub	sp, #16
 800602c:	af00      	add	r7, sp, #0
 800602e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8006030:	2300      	movs	r3, #0
 8006032:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	4618      	mov	r0, r3
 800603a:	f7fe ff67 	bl	8004f0c <LL_ADC_IsEnabled>
 800603e:	4603      	mov	r3, r0
 8006040:	2b00      	cmp	r3, #0
 8006042:	d169      	bne.n	8006118 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	689a      	ldr	r2, [r3, #8]
 800604a:	4b36      	ldr	r3, [pc, #216]	@ (8006124 <ADC_Enable+0xfc>)
 800604c:	4013      	ands	r3, r2
 800604e:	2b00      	cmp	r3, #0
 8006050:	d00d      	beq.n	800606e <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006056:	f043 0210 	orr.w	r2, r3, #16
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006062:	f043 0201 	orr.w	r2, r3, #1
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 800606a:	2301      	movs	r3, #1
 800606c:	e055      	b.n	800611a <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	4618      	mov	r0, r3
 8006074:	f7fe ff22 	bl	8004ebc <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8006078:	482b      	ldr	r0, [pc, #172]	@ (8006128 <ADC_Enable+0x100>)
 800607a:	f7fe fd7b 	bl	8004b74 <LL_ADC_GetCommonPathInternalCh>
 800607e:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8006080:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8006084:	2b00      	cmp	r3, #0
 8006086:	d013      	beq.n	80060b0 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006088:	4b28      	ldr	r3, [pc, #160]	@ (800612c <ADC_Enable+0x104>)
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	099b      	lsrs	r3, r3, #6
 800608e:	4a28      	ldr	r2, [pc, #160]	@ (8006130 <ADC_Enable+0x108>)
 8006090:	fba2 2303 	umull	r2, r3, r2, r3
 8006094:	099b      	lsrs	r3, r3, #6
 8006096:	1c5a      	adds	r2, r3, #1
 8006098:	4613      	mov	r3, r2
 800609a:	005b      	lsls	r3, r3, #1
 800609c:	4413      	add	r3, r2
 800609e:	009b      	lsls	r3, r3, #2
 80060a0:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80060a2:	e002      	b.n	80060aa <ADC_Enable+0x82>
      {
        wait_loop_index--;
 80060a4:	68bb      	ldr	r3, [r7, #8]
 80060a6:	3b01      	subs	r3, #1
 80060a8:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80060aa:	68bb      	ldr	r3, [r7, #8]
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d1f9      	bne.n	80060a4 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80060b0:	f7fe fd0c 	bl	8004acc <HAL_GetTick>
 80060b4:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80060b6:	e028      	b.n	800610a <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	4618      	mov	r0, r3
 80060be:	f7fe ff25 	bl	8004f0c <LL_ADC_IsEnabled>
 80060c2:	4603      	mov	r3, r0
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d104      	bne.n	80060d2 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	4618      	mov	r0, r3
 80060ce:	f7fe fef5 	bl	8004ebc <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80060d2:	f7fe fcfb 	bl	8004acc <HAL_GetTick>
 80060d6:	4602      	mov	r2, r0
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	1ad3      	subs	r3, r2, r3
 80060dc:	2b02      	cmp	r3, #2
 80060de:	d914      	bls.n	800610a <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	f003 0301 	and.w	r3, r3, #1
 80060ea:	2b01      	cmp	r3, #1
 80060ec:	d00d      	beq.n	800610a <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80060f2:	f043 0210 	orr.w	r2, r3, #16
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80060fe:	f043 0201 	orr.w	r2, r3, #1
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8006106:	2301      	movs	r3, #1
 8006108:	e007      	b.n	800611a <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	f003 0301 	and.w	r3, r3, #1
 8006114:	2b01      	cmp	r3, #1
 8006116:	d1cf      	bne.n	80060b8 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8006118:	2300      	movs	r3, #0
}
 800611a:	4618      	mov	r0, r3
 800611c:	3710      	adds	r7, #16
 800611e:	46bd      	mov	sp, r7
 8006120:	bd80      	pop	{r7, pc}
 8006122:	bf00      	nop
 8006124:	8000003f 	.word	0x8000003f
 8006128:	50000300 	.word	0x50000300
 800612c:	20000004 	.word	0x20000004
 8006130:	053e2d63 	.word	0x053e2d63

08006134 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8006134:	b580      	push	{r7, lr}
 8006136:	b084      	sub	sp, #16
 8006138:	af00      	add	r7, sp, #0
 800613a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	4618      	mov	r0, r3
 8006142:	f7fe fef6 	bl	8004f32 <LL_ADC_IsDisableOngoing>
 8006146:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	4618      	mov	r0, r3
 800614e:	f7fe fedd 	bl	8004f0c <LL_ADC_IsEnabled>
 8006152:	4603      	mov	r3, r0
 8006154:	2b00      	cmp	r3, #0
 8006156:	d047      	beq.n	80061e8 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	2b00      	cmp	r3, #0
 800615c:	d144      	bne.n	80061e8 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	689b      	ldr	r3, [r3, #8]
 8006164:	f003 030d 	and.w	r3, r3, #13
 8006168:	2b01      	cmp	r3, #1
 800616a:	d10c      	bne.n	8006186 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	4618      	mov	r0, r3
 8006172:	f7fe feb7 	bl	8004ee4 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	2203      	movs	r2, #3
 800617c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800617e:	f7fe fca5 	bl	8004acc <HAL_GetTick>
 8006182:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8006184:	e029      	b.n	80061da <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800618a:	f043 0210 	orr.w	r2, r3, #16
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006196:	f043 0201 	orr.w	r2, r3, #1
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 800619e:	2301      	movs	r3, #1
 80061a0:	e023      	b.n	80061ea <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80061a2:	f7fe fc93 	bl	8004acc <HAL_GetTick>
 80061a6:	4602      	mov	r2, r0
 80061a8:	68bb      	ldr	r3, [r7, #8]
 80061aa:	1ad3      	subs	r3, r2, r3
 80061ac:	2b02      	cmp	r3, #2
 80061ae:	d914      	bls.n	80061da <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	689b      	ldr	r3, [r3, #8]
 80061b6:	f003 0301 	and.w	r3, r3, #1
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d00d      	beq.n	80061da <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80061c2:	f043 0210 	orr.w	r2, r3, #16
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80061ce:	f043 0201 	orr.w	r2, r3, #1
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 80061d6:	2301      	movs	r3, #1
 80061d8:	e007      	b.n	80061ea <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	689b      	ldr	r3, [r3, #8]
 80061e0:	f003 0301 	and.w	r3, r3, #1
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d1dc      	bne.n	80061a2 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80061e8:	2300      	movs	r3, #0
}
 80061ea:	4618      	mov	r0, r3
 80061ec:	3710      	adds	r7, #16
 80061ee:	46bd      	mov	sp, r7
 80061f0:	bd80      	pop	{r7, pc}

080061f2 <LL_ADC_IsEnabled>:
{
 80061f2:	b480      	push	{r7}
 80061f4:	b083      	sub	sp, #12
 80061f6:	af00      	add	r7, sp, #0
 80061f8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	689b      	ldr	r3, [r3, #8]
 80061fe:	f003 0301 	and.w	r3, r3, #1
 8006202:	2b01      	cmp	r3, #1
 8006204:	d101      	bne.n	800620a <LL_ADC_IsEnabled+0x18>
 8006206:	2301      	movs	r3, #1
 8006208:	e000      	b.n	800620c <LL_ADC_IsEnabled+0x1a>
 800620a:	2300      	movs	r3, #0
}
 800620c:	4618      	mov	r0, r3
 800620e:	370c      	adds	r7, #12
 8006210:	46bd      	mov	sp, r7
 8006212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006216:	4770      	bx	lr

08006218 <LL_ADC_REG_IsConversionOngoing>:
{
 8006218:	b480      	push	{r7}
 800621a:	b083      	sub	sp, #12
 800621c:	af00      	add	r7, sp, #0
 800621e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	689b      	ldr	r3, [r3, #8]
 8006224:	f003 0304 	and.w	r3, r3, #4
 8006228:	2b04      	cmp	r3, #4
 800622a:	d101      	bne.n	8006230 <LL_ADC_REG_IsConversionOngoing+0x18>
 800622c:	2301      	movs	r3, #1
 800622e:	e000      	b.n	8006232 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8006230:	2300      	movs	r3, #0
}
 8006232:	4618      	mov	r0, r3
 8006234:	370c      	adds	r7, #12
 8006236:	46bd      	mov	sp, r7
 8006238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800623c:	4770      	bx	lr
	...

08006240 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8006240:	b590      	push	{r4, r7, lr}
 8006242:	b0a1      	sub	sp, #132	@ 0x84
 8006244:	af00      	add	r7, sp, #0
 8006246:	6078      	str	r0, [r7, #4]
 8006248:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800624a:	2300      	movs	r3, #0
 800624c:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8006256:	2b01      	cmp	r3, #1
 8006258:	d101      	bne.n	800625e <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800625a:	2302      	movs	r3, #2
 800625c:	e08b      	b.n	8006376 <HAL_ADCEx_MultiModeConfigChannel+0x136>
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	2201      	movs	r2, #1
 8006262:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8006266:	2300      	movs	r3, #0
 8006268:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 800626a:	2300      	movs	r3, #0
 800626c:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006276:	d102      	bne.n	800627e <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8006278:	4b41      	ldr	r3, [pc, #260]	@ (8006380 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 800627a:	60bb      	str	r3, [r7, #8]
 800627c:	e001      	b.n	8006282 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 800627e:	2300      	movs	r3, #0
 8006280:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8006282:	68bb      	ldr	r3, [r7, #8]
 8006284:	2b00      	cmp	r3, #0
 8006286:	d10b      	bne.n	80062a0 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800628c:	f043 0220 	orr.w	r2, r3, #32
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	2200      	movs	r2, #0
 8006298:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 800629c:	2301      	movs	r3, #1
 800629e:	e06a      	b.n	8006376 <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 80062a0:	68bb      	ldr	r3, [r7, #8]
 80062a2:	4618      	mov	r0, r3
 80062a4:	f7ff ffb8 	bl	8006218 <LL_ADC_REG_IsConversionOngoing>
 80062a8:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	4618      	mov	r0, r3
 80062b0:	f7ff ffb2 	bl	8006218 <LL_ADC_REG_IsConversionOngoing>
 80062b4:	4603      	mov	r3, r0
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d14c      	bne.n	8006354 <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 80062ba:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d149      	bne.n	8006354 <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80062c0:	4b30      	ldr	r3, [pc, #192]	@ (8006384 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 80062c2:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80062c4:	683b      	ldr	r3, [r7, #0]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d028      	beq.n	800631e <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80062cc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80062ce:	689b      	ldr	r3, [r3, #8]
 80062d0:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80062d4:	683b      	ldr	r3, [r7, #0]
 80062d6:	6859      	ldr	r1, [r3, #4]
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80062de:	035b      	lsls	r3, r3, #13
 80062e0:	430b      	orrs	r3, r1
 80062e2:	431a      	orrs	r2, r3
 80062e4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80062e6:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80062e8:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80062ec:	f7ff ff81 	bl	80061f2 <LL_ADC_IsEnabled>
 80062f0:	4604      	mov	r4, r0
 80062f2:	4823      	ldr	r0, [pc, #140]	@ (8006380 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80062f4:	f7ff ff7d 	bl	80061f2 <LL_ADC_IsEnabled>
 80062f8:	4603      	mov	r3, r0
 80062fa:	4323      	orrs	r3, r4
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d133      	bne.n	8006368 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8006300:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006302:	689b      	ldr	r3, [r3, #8]
 8006304:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8006308:	f023 030f 	bic.w	r3, r3, #15
 800630c:	683a      	ldr	r2, [r7, #0]
 800630e:	6811      	ldr	r1, [r2, #0]
 8006310:	683a      	ldr	r2, [r7, #0]
 8006312:	6892      	ldr	r2, [r2, #8]
 8006314:	430a      	orrs	r2, r1
 8006316:	431a      	orrs	r2, r3
 8006318:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800631a:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800631c:	e024      	b.n	8006368 <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800631e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006320:	689b      	ldr	r3, [r3, #8]
 8006322:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006326:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006328:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800632a:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800632e:	f7ff ff60 	bl	80061f2 <LL_ADC_IsEnabled>
 8006332:	4604      	mov	r4, r0
 8006334:	4812      	ldr	r0, [pc, #72]	@ (8006380 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8006336:	f7ff ff5c 	bl	80061f2 <LL_ADC_IsEnabled>
 800633a:	4603      	mov	r3, r0
 800633c:	4323      	orrs	r3, r4
 800633e:	2b00      	cmp	r3, #0
 8006340:	d112      	bne.n	8006368 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8006342:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006344:	689b      	ldr	r3, [r3, #8]
 8006346:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800634a:	f023 030f 	bic.w	r3, r3, #15
 800634e:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8006350:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8006352:	e009      	b.n	8006368 <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006358:	f043 0220 	orr.w	r2, r3, #32
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8006360:	2301      	movs	r3, #1
 8006362:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8006366:	e000      	b.n	800636a <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8006368:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	2200      	movs	r2, #0
 800636e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8006372:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8006376:	4618      	mov	r0, r3
 8006378:	3784      	adds	r7, #132	@ 0x84
 800637a:	46bd      	mov	sp, r7
 800637c:	bd90      	pop	{r4, r7, pc}
 800637e:	bf00      	nop
 8006380:	50000100 	.word	0x50000100
 8006384:	50000300 	.word	0x50000300

08006388 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006388:	b480      	push	{r7}
 800638a:	b085      	sub	sp, #20
 800638c:	af00      	add	r7, sp, #0
 800638e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	f003 0307 	and.w	r3, r3, #7
 8006396:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006398:	4b0c      	ldr	r3, [pc, #48]	@ (80063cc <__NVIC_SetPriorityGrouping+0x44>)
 800639a:	68db      	ldr	r3, [r3, #12]
 800639c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800639e:	68ba      	ldr	r2, [r7, #8]
 80063a0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80063a4:	4013      	ands	r3, r2
 80063a6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80063ac:	68bb      	ldr	r3, [r7, #8]
 80063ae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80063b0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80063b4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80063b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80063ba:	4a04      	ldr	r2, [pc, #16]	@ (80063cc <__NVIC_SetPriorityGrouping+0x44>)
 80063bc:	68bb      	ldr	r3, [r7, #8]
 80063be:	60d3      	str	r3, [r2, #12]
}
 80063c0:	bf00      	nop
 80063c2:	3714      	adds	r7, #20
 80063c4:	46bd      	mov	sp, r7
 80063c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ca:	4770      	bx	lr
 80063cc:	e000ed00 	.word	0xe000ed00

080063d0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80063d0:	b480      	push	{r7}
 80063d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80063d4:	4b04      	ldr	r3, [pc, #16]	@ (80063e8 <__NVIC_GetPriorityGrouping+0x18>)
 80063d6:	68db      	ldr	r3, [r3, #12]
 80063d8:	0a1b      	lsrs	r3, r3, #8
 80063da:	f003 0307 	and.w	r3, r3, #7
}
 80063de:	4618      	mov	r0, r3
 80063e0:	46bd      	mov	sp, r7
 80063e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063e6:	4770      	bx	lr
 80063e8:	e000ed00 	.word	0xe000ed00

080063ec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80063ec:	b480      	push	{r7}
 80063ee:	b083      	sub	sp, #12
 80063f0:	af00      	add	r7, sp, #0
 80063f2:	4603      	mov	r3, r0
 80063f4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80063f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	db0b      	blt.n	8006416 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80063fe:	79fb      	ldrb	r3, [r7, #7]
 8006400:	f003 021f 	and.w	r2, r3, #31
 8006404:	4907      	ldr	r1, [pc, #28]	@ (8006424 <__NVIC_EnableIRQ+0x38>)
 8006406:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800640a:	095b      	lsrs	r3, r3, #5
 800640c:	2001      	movs	r0, #1
 800640e:	fa00 f202 	lsl.w	r2, r0, r2
 8006412:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8006416:	bf00      	nop
 8006418:	370c      	adds	r7, #12
 800641a:	46bd      	mov	sp, r7
 800641c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006420:	4770      	bx	lr
 8006422:	bf00      	nop
 8006424:	e000e100 	.word	0xe000e100

08006428 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006428:	b480      	push	{r7}
 800642a:	b083      	sub	sp, #12
 800642c:	af00      	add	r7, sp, #0
 800642e:	4603      	mov	r3, r0
 8006430:	6039      	str	r1, [r7, #0]
 8006432:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006434:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006438:	2b00      	cmp	r3, #0
 800643a:	db0a      	blt.n	8006452 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800643c:	683b      	ldr	r3, [r7, #0]
 800643e:	b2da      	uxtb	r2, r3
 8006440:	490c      	ldr	r1, [pc, #48]	@ (8006474 <__NVIC_SetPriority+0x4c>)
 8006442:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006446:	0112      	lsls	r2, r2, #4
 8006448:	b2d2      	uxtb	r2, r2
 800644a:	440b      	add	r3, r1
 800644c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006450:	e00a      	b.n	8006468 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006452:	683b      	ldr	r3, [r7, #0]
 8006454:	b2da      	uxtb	r2, r3
 8006456:	4908      	ldr	r1, [pc, #32]	@ (8006478 <__NVIC_SetPriority+0x50>)
 8006458:	79fb      	ldrb	r3, [r7, #7]
 800645a:	f003 030f 	and.w	r3, r3, #15
 800645e:	3b04      	subs	r3, #4
 8006460:	0112      	lsls	r2, r2, #4
 8006462:	b2d2      	uxtb	r2, r2
 8006464:	440b      	add	r3, r1
 8006466:	761a      	strb	r2, [r3, #24]
}
 8006468:	bf00      	nop
 800646a:	370c      	adds	r7, #12
 800646c:	46bd      	mov	sp, r7
 800646e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006472:	4770      	bx	lr
 8006474:	e000e100 	.word	0xe000e100
 8006478:	e000ed00 	.word	0xe000ed00

0800647c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800647c:	b480      	push	{r7}
 800647e:	b089      	sub	sp, #36	@ 0x24
 8006480:	af00      	add	r7, sp, #0
 8006482:	60f8      	str	r0, [r7, #12]
 8006484:	60b9      	str	r1, [r7, #8]
 8006486:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	f003 0307 	and.w	r3, r3, #7
 800648e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006490:	69fb      	ldr	r3, [r7, #28]
 8006492:	f1c3 0307 	rsb	r3, r3, #7
 8006496:	2b04      	cmp	r3, #4
 8006498:	bf28      	it	cs
 800649a:	2304      	movcs	r3, #4
 800649c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800649e:	69fb      	ldr	r3, [r7, #28]
 80064a0:	3304      	adds	r3, #4
 80064a2:	2b06      	cmp	r3, #6
 80064a4:	d902      	bls.n	80064ac <NVIC_EncodePriority+0x30>
 80064a6:	69fb      	ldr	r3, [r7, #28]
 80064a8:	3b03      	subs	r3, #3
 80064aa:	e000      	b.n	80064ae <NVIC_EncodePriority+0x32>
 80064ac:	2300      	movs	r3, #0
 80064ae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80064b0:	f04f 32ff 	mov.w	r2, #4294967295
 80064b4:	69bb      	ldr	r3, [r7, #24]
 80064b6:	fa02 f303 	lsl.w	r3, r2, r3
 80064ba:	43da      	mvns	r2, r3
 80064bc:	68bb      	ldr	r3, [r7, #8]
 80064be:	401a      	ands	r2, r3
 80064c0:	697b      	ldr	r3, [r7, #20]
 80064c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80064c4:	f04f 31ff 	mov.w	r1, #4294967295
 80064c8:	697b      	ldr	r3, [r7, #20]
 80064ca:	fa01 f303 	lsl.w	r3, r1, r3
 80064ce:	43d9      	mvns	r1, r3
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80064d4:	4313      	orrs	r3, r2
         );
}
 80064d6:	4618      	mov	r0, r3
 80064d8:	3724      	adds	r7, #36	@ 0x24
 80064da:	46bd      	mov	sp, r7
 80064dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064e0:	4770      	bx	lr
	...

080064e4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80064e4:	b580      	push	{r7, lr}
 80064e6:	b082      	sub	sp, #8
 80064e8:	af00      	add	r7, sp, #0
 80064ea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	3b01      	subs	r3, #1
 80064f0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80064f4:	d301      	bcc.n	80064fa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80064f6:	2301      	movs	r3, #1
 80064f8:	e00f      	b.n	800651a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80064fa:	4a0a      	ldr	r2, [pc, #40]	@ (8006524 <SysTick_Config+0x40>)
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	3b01      	subs	r3, #1
 8006500:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006502:	210f      	movs	r1, #15
 8006504:	f04f 30ff 	mov.w	r0, #4294967295
 8006508:	f7ff ff8e 	bl	8006428 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800650c:	4b05      	ldr	r3, [pc, #20]	@ (8006524 <SysTick_Config+0x40>)
 800650e:	2200      	movs	r2, #0
 8006510:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006512:	4b04      	ldr	r3, [pc, #16]	@ (8006524 <SysTick_Config+0x40>)
 8006514:	2207      	movs	r2, #7
 8006516:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006518:	2300      	movs	r3, #0
}
 800651a:	4618      	mov	r0, r3
 800651c:	3708      	adds	r7, #8
 800651e:	46bd      	mov	sp, r7
 8006520:	bd80      	pop	{r7, pc}
 8006522:	bf00      	nop
 8006524:	e000e010 	.word	0xe000e010

08006528 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006528:	b580      	push	{r7, lr}
 800652a:	b082      	sub	sp, #8
 800652c:	af00      	add	r7, sp, #0
 800652e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006530:	6878      	ldr	r0, [r7, #4]
 8006532:	f7ff ff29 	bl	8006388 <__NVIC_SetPriorityGrouping>
}
 8006536:	bf00      	nop
 8006538:	3708      	adds	r7, #8
 800653a:	46bd      	mov	sp, r7
 800653c:	bd80      	pop	{r7, pc}

0800653e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800653e:	b580      	push	{r7, lr}
 8006540:	b086      	sub	sp, #24
 8006542:	af00      	add	r7, sp, #0
 8006544:	4603      	mov	r3, r0
 8006546:	60b9      	str	r1, [r7, #8]
 8006548:	607a      	str	r2, [r7, #4]
 800654a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800654c:	f7ff ff40 	bl	80063d0 <__NVIC_GetPriorityGrouping>
 8006550:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006552:	687a      	ldr	r2, [r7, #4]
 8006554:	68b9      	ldr	r1, [r7, #8]
 8006556:	6978      	ldr	r0, [r7, #20]
 8006558:	f7ff ff90 	bl	800647c <NVIC_EncodePriority>
 800655c:	4602      	mov	r2, r0
 800655e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006562:	4611      	mov	r1, r2
 8006564:	4618      	mov	r0, r3
 8006566:	f7ff ff5f 	bl	8006428 <__NVIC_SetPriority>
}
 800656a:	bf00      	nop
 800656c:	3718      	adds	r7, #24
 800656e:	46bd      	mov	sp, r7
 8006570:	bd80      	pop	{r7, pc}

08006572 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006572:	b580      	push	{r7, lr}
 8006574:	b082      	sub	sp, #8
 8006576:	af00      	add	r7, sp, #0
 8006578:	4603      	mov	r3, r0
 800657a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800657c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006580:	4618      	mov	r0, r3
 8006582:	f7ff ff33 	bl	80063ec <__NVIC_EnableIRQ>
}
 8006586:	bf00      	nop
 8006588:	3708      	adds	r7, #8
 800658a:	46bd      	mov	sp, r7
 800658c:	bd80      	pop	{r7, pc}

0800658e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800658e:	b580      	push	{r7, lr}
 8006590:	b082      	sub	sp, #8
 8006592:	af00      	add	r7, sp, #0
 8006594:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006596:	6878      	ldr	r0, [r7, #4]
 8006598:	f7ff ffa4 	bl	80064e4 <SysTick_Config>
 800659c:	4603      	mov	r3, r0
}
 800659e:	4618      	mov	r0, r3
 80065a0:	3708      	adds	r7, #8
 80065a2:	46bd      	mov	sp, r7
 80065a4:	bd80      	pop	{r7, pc}

080065a6 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 80065a6:	b580      	push	{r7, lr}
 80065a8:	b082      	sub	sp, #8
 80065aa:	af00      	add	r7, sp, #0
 80065ac:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d101      	bne.n	80065b8 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 80065b4:	2301      	movs	r3, #1
 80065b6:	e014      	b.n	80065e2 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	791b      	ldrb	r3, [r3, #4]
 80065bc:	b2db      	uxtb	r3, r3
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d105      	bne.n	80065ce <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	2200      	movs	r2, #0
 80065c6:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80065c8:	6878      	ldr	r0, [r7, #4]
 80065ca:	f7fc fae3 	bl	8002b94 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	2202      	movs	r2, #2
 80065d2:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	2200      	movs	r2, #0
 80065d8:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	2201      	movs	r2, #1
 80065de:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80065e0:	2300      	movs	r3, #0
}
 80065e2:	4618      	mov	r0, r3
 80065e4:	3708      	adds	r7, #8
 80065e6:	46bd      	mov	sp, r7
 80065e8:	bd80      	pop	{r7, pc}
	...

080065ec <HAL_DAC_Start>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 80065ec:	b480      	push	{r7}
 80065ee:	b085      	sub	sp, #20
 80065f0:	af00      	add	r7, sp, #0
 80065f2:	6078      	str	r0, [r7, #4]
 80065f4:	6039      	str	r1, [r7, #0]
  __IO uint32_t wait_loop_index;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d101      	bne.n	8006600 <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 80065fc:	2301      	movs	r3, #1
 80065fe:	e056      	b.n	80066ae <HAL_DAC_Start+0xc2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	795b      	ldrb	r3, [r3, #5]
 8006604:	2b01      	cmp	r3, #1
 8006606:	d101      	bne.n	800660c <HAL_DAC_Start+0x20>
 8006608:	2302      	movs	r3, #2
 800660a:	e050      	b.n	80066ae <HAL_DAC_Start+0xc2>
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	2201      	movs	r2, #1
 8006610:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	2202      	movs	r2, #2
 8006616:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	6819      	ldr	r1, [r3, #0]
 800661e:	683b      	ldr	r3, [r7, #0]
 8006620:	f003 0310 	and.w	r3, r3, #16
 8006624:	2201      	movs	r2, #1
 8006626:	409a      	lsls	r2, r3
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	430a      	orrs	r2, r1
 800662e:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  /* Wait loop initialization and execution */
  /* Note: Variable divided by 2 to compensate partially CPU processing cycles, scaling in us split to not exceed 32 */
  /*       bits register capacity and handle low frequency. */
  wait_loop_index = ((DAC_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006630:	4b22      	ldr	r3, [pc, #136]	@ (80066bc <HAL_DAC_Start+0xd0>)
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	099b      	lsrs	r3, r3, #6
 8006636:	4a22      	ldr	r2, [pc, #136]	@ (80066c0 <HAL_DAC_Start+0xd4>)
 8006638:	fba2 2303 	umull	r2, r3, r2, r3
 800663c:	099b      	lsrs	r3, r3, #6
 800663e:	3301      	adds	r3, #1
 8006640:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 8006642:	e002      	b.n	800664a <HAL_DAC_Start+0x5e>
  {
    wait_loop_index--;
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	3b01      	subs	r3, #1
 8006648:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	2b00      	cmp	r3, #0
 800664e:	d1f9      	bne.n	8006644 <HAL_DAC_Start+0x58>
  }

  if (Channel == DAC_CHANNEL_1)
 8006650:	683b      	ldr	r3, [r7, #0]
 8006652:	2b00      	cmp	r3, #0
 8006654:	d10f      	bne.n	8006676 <HAL_DAC_Start+0x8a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 8006660:	2b02      	cmp	r3, #2
 8006662:	d11d      	bne.n	80066a0 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	685a      	ldr	r2, [r3, #4]
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	f042 0201 	orr.w	r2, r2, #1
 8006672:	605a      	str	r2, [r3, #4]
 8006674:	e014      	b.n	80066a0 <HAL_DAC_Start+0xb4>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 8006680:	683b      	ldr	r3, [r7, #0]
 8006682:	f003 0310 	and.w	r3, r3, #16
 8006686:	2102      	movs	r1, #2
 8006688:	fa01 f303 	lsl.w	r3, r1, r3
 800668c:	429a      	cmp	r2, r3
 800668e:	d107      	bne.n	80066a0 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	685a      	ldr	r2, [r3, #4]
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	f042 0202 	orr.w	r2, r2, #2
 800669e:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	2201      	movs	r2, #1
 80066a4:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	2200      	movs	r2, #0
 80066aa:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80066ac:	2300      	movs	r3, #0
}
 80066ae:	4618      	mov	r0, r3
 80066b0:	3714      	adds	r7, #20
 80066b2:	46bd      	mov	sp, r7
 80066b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b8:	4770      	bx	lr
 80066ba:	bf00      	nop
 80066bc:	20000004 	.word	0x20000004
 80066c0:	053e2d63 	.word	0x053e2d63

080066c4 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 80066c4:	b480      	push	{r7}
 80066c6:	b087      	sub	sp, #28
 80066c8:	af00      	add	r7, sp, #0
 80066ca:	60f8      	str	r0, [r7, #12]
 80066cc:	60b9      	str	r1, [r7, #8]
 80066ce:	607a      	str	r2, [r7, #4]
 80066d0:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 80066d2:	2300      	movs	r3, #0
 80066d4:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d101      	bne.n	80066e0 <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 80066dc:	2301      	movs	r3, #1
 80066de:	e018      	b.n	8006712 <HAL_DAC_SetValue+0x4e>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 80066ec:	68bb      	ldr	r3, [r7, #8]
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d105      	bne.n	80066fe <HAL_DAC_SetValue+0x3a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 80066f2:	697a      	ldr	r2, [r7, #20]
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	4413      	add	r3, r2
 80066f8:	3308      	adds	r3, #8
 80066fa:	617b      	str	r3, [r7, #20]
 80066fc:	e004      	b.n	8006708 <HAL_DAC_SetValue+0x44>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 80066fe:	697a      	ldr	r2, [r7, #20]
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	4413      	add	r3, r2
 8006704:	3314      	adds	r3, #20
 8006706:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8006708:	697b      	ldr	r3, [r7, #20]
 800670a:	461a      	mov	r2, r3
 800670c:	683b      	ldr	r3, [r7, #0]
 800670e:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8006710:	2300      	movs	r3, #0
}
 8006712:	4618      	mov	r0, r3
 8006714:	371c      	adds	r7, #28
 8006716:	46bd      	mov	sp, r7
 8006718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800671c:	4770      	bx	lr
	...

08006720 <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8006720:	b580      	push	{r7, lr}
 8006722:	b08a      	sub	sp, #40	@ 0x28
 8006724:	af00      	add	r7, sp, #0
 8006726:	60f8      	str	r0, [r7, #12]
 8006728:	60b9      	str	r1, [r7, #8]
 800672a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800672c:	2300      	movs	r3, #0
 800672e:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	2b00      	cmp	r3, #0
 8006734:	d002      	beq.n	800673c <HAL_DAC_ConfigChannel+0x1c>
 8006736:	68bb      	ldr	r3, [r7, #8]
 8006738:	2b00      	cmp	r3, #0
 800673a:	d101      	bne.n	8006740 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 800673c:	2301      	movs	r3, #1
 800673e:	e1a1      	b.n	8006a84 <HAL_DAC_ConfigChannel+0x364>
  if ((sConfig->DAC_UserTrimming) == DAC_TRIMMING_USER)
  {
    assert_param(IS_DAC_TRIMMINGVALUE(sConfig->DAC_TrimmingValue));
  }
  assert_param(IS_DAC_SAMPLEANDHOLD(sConfig->DAC_SampleAndHold));
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 8006740:	68bb      	ldr	r3, [r7, #8]
 8006742:	689b      	ldr	r3, [r3, #8]
 8006744:	2b04      	cmp	r3, #4
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	795b      	ldrb	r3, [r3, #5]
 800674a:	2b01      	cmp	r3, #1
 800674c:	d101      	bne.n	8006752 <HAL_DAC_ConfigChannel+0x32>
 800674e:	2302      	movs	r3, #2
 8006750:	e198      	b.n	8006a84 <HAL_DAC_ConfigChannel+0x364>
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	2201      	movs	r2, #1
 8006756:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	2202      	movs	r2, #2
 800675c:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 800675e:	68bb      	ldr	r3, [r7, #8]
 8006760:	689b      	ldr	r3, [r3, #8]
 8006762:	2b04      	cmp	r3, #4
 8006764:	d17a      	bne.n	800685c <HAL_DAC_ConfigChannel+0x13c>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8006766:	f7fe f9b1 	bl	8004acc <HAL_GetTick>
 800676a:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	2b00      	cmp	r3, #0
 8006770:	d13d      	bne.n	80067ee <HAL_DAC_ConfigChannel+0xce>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8006772:	e018      	b.n	80067a6 <HAL_DAC_ConfigChannel+0x86>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8006774:	f7fe f9aa 	bl	8004acc <HAL_GetTick>
 8006778:	4602      	mov	r2, r0
 800677a:	69bb      	ldr	r3, [r7, #24]
 800677c:	1ad3      	subs	r3, r2, r3
 800677e:	2b01      	cmp	r3, #1
 8006780:	d911      	bls.n	80067a6 <HAL_DAC_ConfigChannel+0x86>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006788:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800678c:	2b00      	cmp	r3, #0
 800678e:	d00a      	beq.n	80067a6 <HAL_DAC_ConfigChannel+0x86>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	691b      	ldr	r3, [r3, #16]
 8006794:	f043 0208 	orr.w	r2, r3, #8
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	2203      	movs	r2, #3
 80067a0:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 80067a2:	2303      	movs	r3, #3
 80067a4:	e16e      	b.n	8006a84 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80067ac:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d1df      	bne.n	8006774 <HAL_DAC_ConfigChannel+0x54>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	68ba      	ldr	r2, [r7, #8]
 80067ba:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80067bc:	641a      	str	r2, [r3, #64]	@ 0x40
 80067be:	e020      	b.n	8006802 <HAL_DAC_ConfigChannel+0xe2>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80067c0:	f7fe f984 	bl	8004acc <HAL_GetTick>
 80067c4:	4602      	mov	r2, r0
 80067c6:	69bb      	ldr	r3, [r7, #24]
 80067c8:	1ad3      	subs	r3, r2, r3
 80067ca:	2b01      	cmp	r3, #1
 80067cc:	d90f      	bls.n	80067ee <HAL_DAC_ConfigChannel+0xce>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	da0a      	bge.n	80067ee <HAL_DAC_ConfigChannel+0xce>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	691b      	ldr	r3, [r3, #16]
 80067dc:	f043 0208 	orr.w	r2, r3, #8
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	2203      	movs	r2, #3
 80067e8:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 80067ea:	2303      	movs	r3, #3
 80067ec:	e14a      	b.n	8006a84 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	dbe3      	blt.n	80067c0 <HAL_DAC_ConfigChannel+0xa0>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	68ba      	ldr	r2, [r7, #8]
 80067fe:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006800:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	f003 0310 	and.w	r3, r3, #16
 800680e:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8006812:	fa01 f303 	lsl.w	r3, r1, r3
 8006816:	43db      	mvns	r3, r3
 8006818:	ea02 0103 	and.w	r1, r2, r3
 800681c:	68bb      	ldr	r3, [r7, #8]
 800681e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	f003 0310 	and.w	r3, r3, #16
 8006826:	409a      	lsls	r2, r3
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	430a      	orrs	r2, r1
 800682e:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	f003 0310 	and.w	r3, r3, #16
 800683c:	21ff      	movs	r1, #255	@ 0xff
 800683e:	fa01 f303 	lsl.w	r3, r1, r3
 8006842:	43db      	mvns	r3, r3
 8006844:	ea02 0103 	and.w	r1, r2, r3
 8006848:	68bb      	ldr	r3, [r7, #8]
 800684a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	f003 0310 	and.w	r3, r3, #16
 8006852:	409a      	lsls	r2, r3
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	430a      	orrs	r2, r1
 800685a:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 800685c:	68bb      	ldr	r3, [r7, #8]
 800685e:	69db      	ldr	r3, [r3, #28]
 8006860:	2b01      	cmp	r3, #1
 8006862:	d11d      	bne.n	80068a0 <HAL_DAC_ConfigChannel+0x180>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800686a:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	f003 0310 	and.w	r3, r3, #16
 8006872:	221f      	movs	r2, #31
 8006874:	fa02 f303 	lsl.w	r3, r2, r3
 8006878:	43db      	mvns	r3, r3
 800687a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800687c:	4013      	ands	r3, r2
 800687e:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8006880:	68bb      	ldr	r3, [r7, #8]
 8006882:	6a1b      	ldr	r3, [r3, #32]
 8006884:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	f003 0310 	and.w	r3, r3, #16
 800688c:	697a      	ldr	r2, [r7, #20]
 800688e:	fa02 f303 	lsl.w	r3, r2, r3
 8006892:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006894:	4313      	orrs	r3, r2
 8006896:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800689e:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80068a6:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	f003 0310 	and.w	r3, r3, #16
 80068ae:	2207      	movs	r2, #7
 80068b0:	fa02 f303 	lsl.w	r3, r2, r3
 80068b4:	43db      	mvns	r3, r3
 80068b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80068b8:	4013      	ands	r3, r2
 80068ba:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 80068bc:	68bb      	ldr	r3, [r7, #8]
 80068be:	699b      	ldr	r3, [r3, #24]
 80068c0:	2b01      	cmp	r3, #1
 80068c2:	d102      	bne.n	80068ca <HAL_DAC_ConfigChannel+0x1aa>
  {
    connectOnChip = 0x00000000UL;
 80068c4:	2300      	movs	r3, #0
 80068c6:	623b      	str	r3, [r7, #32]
 80068c8:	e00f      	b.n	80068ea <HAL_DAC_ConfigChannel+0x1ca>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 80068ca:	68bb      	ldr	r3, [r7, #8]
 80068cc:	699b      	ldr	r3, [r3, #24]
 80068ce:	2b02      	cmp	r3, #2
 80068d0:	d102      	bne.n	80068d8 <HAL_DAC_ConfigChannel+0x1b8>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 80068d2:	2301      	movs	r3, #1
 80068d4:	623b      	str	r3, [r7, #32]
 80068d6:	e008      	b.n	80068ea <HAL_DAC_ConfigChannel+0x1ca>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 80068d8:	68bb      	ldr	r3, [r7, #8]
 80068da:	695b      	ldr	r3, [r3, #20]
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d102      	bne.n	80068e6 <HAL_DAC_ConfigChannel+0x1c6>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 80068e0:	2301      	movs	r3, #1
 80068e2:	623b      	str	r3, [r7, #32]
 80068e4:	e001      	b.n	80068ea <HAL_DAC_ConfigChannel+0x1ca>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 80068e6:	2300      	movs	r3, #0
 80068e8:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 80068ea:	68bb      	ldr	r3, [r7, #8]
 80068ec:	689a      	ldr	r2, [r3, #8]
 80068ee:	68bb      	ldr	r3, [r7, #8]
 80068f0:	695b      	ldr	r3, [r3, #20]
 80068f2:	4313      	orrs	r3, r2
 80068f4:	6a3a      	ldr	r2, [r7, #32]
 80068f6:	4313      	orrs	r3, r2
 80068f8:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	f003 0310 	and.w	r3, r3, #16
 8006900:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006904:	fa02 f303 	lsl.w	r3, r2, r3
 8006908:	43db      	mvns	r3, r3
 800690a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800690c:	4013      	ands	r3, r2
 800690e:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8006910:	68bb      	ldr	r3, [r7, #8]
 8006912:	791b      	ldrb	r3, [r3, #4]
 8006914:	2b01      	cmp	r3, #1
 8006916:	d102      	bne.n	800691e <HAL_DAC_ConfigChannel+0x1fe>
 8006918:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800691c:	e000      	b.n	8006920 <HAL_DAC_ConfigChannel+0x200>
 800691e:	2300      	movs	r3, #0
 8006920:	697a      	ldr	r2, [r7, #20]
 8006922:	4313      	orrs	r3, r2
 8006924:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	f003 0310 	and.w	r3, r3, #16
 800692c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006930:	fa02 f303 	lsl.w	r3, r2, r3
 8006934:	43db      	mvns	r3, r3
 8006936:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006938:	4013      	ands	r3, r2
 800693a:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 800693c:	68bb      	ldr	r3, [r7, #8]
 800693e:	795b      	ldrb	r3, [r3, #5]
 8006940:	2b01      	cmp	r3, #1
 8006942:	d102      	bne.n	800694a <HAL_DAC_ConfigChannel+0x22a>
 8006944:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006948:	e000      	b.n	800694c <HAL_DAC_ConfigChannel+0x22c>
 800694a:	2300      	movs	r3, #0
 800694c:	697a      	ldr	r2, [r7, #20]
 800694e:	4313      	orrs	r3, r2
 8006950:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 8006952:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006954:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8006958:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 800695a:	68bb      	ldr	r3, [r7, #8]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	2b02      	cmp	r3, #2
 8006960:	d114      	bne.n	800698c <HAL_DAC_ConfigChannel+0x26c>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 8006962:	f003 ff2f 	bl	800a7c4 <HAL_RCC_GetHCLKFreq>
 8006966:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 8006968:	693b      	ldr	r3, [r7, #16]
 800696a:	4a48      	ldr	r2, [pc, #288]	@ (8006a8c <HAL_DAC_ConfigChannel+0x36c>)
 800696c:	4293      	cmp	r3, r2
 800696e:	d904      	bls.n	800697a <HAL_DAC_ConfigChannel+0x25a>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 8006970:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006972:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006976:	627b      	str	r3, [r7, #36]	@ 0x24
 8006978:	e00f      	b.n	800699a <HAL_DAC_ConfigChannel+0x27a>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 800697a:	693b      	ldr	r3, [r7, #16]
 800697c:	4a44      	ldr	r2, [pc, #272]	@ (8006a90 <HAL_DAC_ConfigChannel+0x370>)
 800697e:	4293      	cmp	r3, r2
 8006980:	d90a      	bls.n	8006998 <HAL_DAC_ConfigChannel+0x278>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8006982:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006984:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006988:	627b      	str	r3, [r7, #36]	@ 0x24
 800698a:	e006      	b.n	800699a <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 800698c:	68bb      	ldr	r3, [r7, #8]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006992:	4313      	orrs	r3, r2
 8006994:	627b      	str	r3, [r7, #36]	@ 0x24
 8006996:	e000      	b.n	800699a <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 8006998:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	f003 0310 	and.w	r3, r3, #16
 80069a0:	697a      	ldr	r2, [r7, #20]
 80069a2:	fa02 f303 	lsl.w	r3, r2, r3
 80069a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80069a8:	4313      	orrs	r3, r2
 80069aa:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80069b2:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	6819      	ldr	r1, [r3, #0]
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	f003 0310 	and.w	r3, r3, #16
 80069c0:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80069c4:	fa02 f303 	lsl.w	r3, r2, r3
 80069c8:	43da      	mvns	r2, r3
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	400a      	ands	r2, r1
 80069d0:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	f003 0310 	and.w	r3, r3, #16
 80069e0:	f640 72fe 	movw	r2, #4094	@ 0xffe
 80069e4:	fa02 f303 	lsl.w	r3, r2, r3
 80069e8:	43db      	mvns	r3, r3
 80069ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80069ec:	4013      	ands	r3, r2
 80069ee:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 80069f0:	68bb      	ldr	r3, [r7, #8]
 80069f2:	68db      	ldr	r3, [r3, #12]
 80069f4:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	f003 0310 	and.w	r3, r3, #16
 80069fc:	697a      	ldr	r2, [r7, #20]
 80069fe:	fa02 f303 	lsl.w	r3, r2, r3
 8006a02:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006a04:	4313      	orrs	r3, r2
 8006a06:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006a0e:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	6819      	ldr	r1, [r3, #0]
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	f003 0310 	and.w	r3, r3, #16
 8006a1c:	22c0      	movs	r2, #192	@ 0xc0
 8006a1e:	fa02 f303 	lsl.w	r3, r2, r3
 8006a22:	43da      	mvns	r2, r3
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	400a      	ands	r2, r1
 8006a2a:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 8006a2c:	68bb      	ldr	r3, [r7, #8]
 8006a2e:	68db      	ldr	r3, [r3, #12]
 8006a30:	089b      	lsrs	r3, r3, #2
 8006a32:	f003 030f 	and.w	r3, r3, #15
 8006a36:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8006a38:	68bb      	ldr	r3, [r7, #8]
 8006a3a:	691b      	ldr	r3, [r3, #16]
 8006a3c:	089b      	lsrs	r3, r3, #2
 8006a3e:	021b      	lsls	r3, r3, #8
 8006a40:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8006a44:	697a      	ldr	r2, [r7, #20]
 8006a46:	4313      	orrs	r3, r2
 8006a48:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	f003 0310 	and.w	r3, r3, #16
 8006a56:	f640 710f 	movw	r1, #3855	@ 0xf0f
 8006a5a:	fa01 f303 	lsl.w	r3, r1, r3
 8006a5e:	43db      	mvns	r3, r3
 8006a60:	ea02 0103 	and.w	r1, r2, r3
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	f003 0310 	and.w	r3, r3, #16
 8006a6a:	697a      	ldr	r2, [r7, #20]
 8006a6c:	409a      	lsls	r2, r3
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	430a      	orrs	r2, r1
 8006a74:	661a      	str	r2, [r3, #96]	@ 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	2201      	movs	r2, #1
 8006a7a:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	2200      	movs	r2, #0
 8006a80:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8006a82:	7ffb      	ldrb	r3, [r7, #31]
}
 8006a84:	4618      	mov	r0, r3
 8006a86:	3728      	adds	r7, #40	@ 0x28
 8006a88:	46bd      	mov	sp, r7
 8006a8a:	bd80      	pop	{r7, pc}
 8006a8c:	09896800 	.word	0x09896800
 8006a90:	04c4b400 	.word	0x04c4b400

08006a94 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006a94:	b580      	push	{r7, lr}
 8006a96:	b084      	sub	sp, #16
 8006a98:	af00      	add	r7, sp, #0
 8006a9a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d101      	bne.n	8006aa6 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8006aa2:	2301      	movs	r3, #1
 8006aa4:	e08d      	b.n	8006bc2 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	461a      	mov	r2, r3
 8006aac:	4b47      	ldr	r3, [pc, #284]	@ (8006bcc <HAL_DMA_Init+0x138>)
 8006aae:	429a      	cmp	r2, r3
 8006ab0:	d80f      	bhi.n	8006ad2 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	461a      	mov	r2, r3
 8006ab8:	4b45      	ldr	r3, [pc, #276]	@ (8006bd0 <HAL_DMA_Init+0x13c>)
 8006aba:	4413      	add	r3, r2
 8006abc:	4a45      	ldr	r2, [pc, #276]	@ (8006bd4 <HAL_DMA_Init+0x140>)
 8006abe:	fba2 2303 	umull	r2, r3, r2, r3
 8006ac2:	091b      	lsrs	r3, r3, #4
 8006ac4:	009a      	lsls	r2, r3, #2
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	4a42      	ldr	r2, [pc, #264]	@ (8006bd8 <HAL_DMA_Init+0x144>)
 8006ace:	641a      	str	r2, [r3, #64]	@ 0x40
 8006ad0:	e00e      	b.n	8006af0 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	461a      	mov	r2, r3
 8006ad8:	4b40      	ldr	r3, [pc, #256]	@ (8006bdc <HAL_DMA_Init+0x148>)
 8006ada:	4413      	add	r3, r2
 8006adc:	4a3d      	ldr	r2, [pc, #244]	@ (8006bd4 <HAL_DMA_Init+0x140>)
 8006ade:	fba2 2303 	umull	r2, r3, r2, r3
 8006ae2:	091b      	lsrs	r3, r3, #4
 8006ae4:	009a      	lsls	r2, r3, #2
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	4a3c      	ldr	r2, [pc, #240]	@ (8006be0 <HAL_DMA_Init+0x14c>)
 8006aee:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	2202      	movs	r2, #2
 8006af4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8006b06:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006b0a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8006b14:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	691b      	ldr	r3, [r3, #16]
 8006b1a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006b20:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	699b      	ldr	r3, [r3, #24]
 8006b26:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006b2c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	6a1b      	ldr	r3, [r3, #32]
 8006b32:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8006b34:	68fa      	ldr	r2, [r7, #12]
 8006b36:	4313      	orrs	r3, r2
 8006b38:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	68fa      	ldr	r2, [r7, #12]
 8006b40:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8006b42:	6878      	ldr	r0, [r7, #4]
 8006b44:	f000 fa76 	bl	8007034 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	689b      	ldr	r3, [r3, #8]
 8006b4c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006b50:	d102      	bne.n	8006b58 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	2200      	movs	r2, #0
 8006b56:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	685a      	ldr	r2, [r3, #4]
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006b60:	b2d2      	uxtb	r2, r2
 8006b62:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006b68:	687a      	ldr	r2, [r7, #4]
 8006b6a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006b6c:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	685b      	ldr	r3, [r3, #4]
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d010      	beq.n	8006b98 <HAL_DMA_Init+0x104>
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	685b      	ldr	r3, [r3, #4]
 8006b7a:	2b04      	cmp	r3, #4
 8006b7c:	d80c      	bhi.n	8006b98 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8006b7e:	6878      	ldr	r0, [r7, #4]
 8006b80:	f000 fa96 	bl	80070b0 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006b88:	2200      	movs	r2, #0
 8006b8a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b90:	687a      	ldr	r2, [r7, #4]
 8006b92:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8006b94:	605a      	str	r2, [r3, #4]
 8006b96:	e008      	b.n	8006baa <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	2200      	movs	r2, #0
 8006b9c:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	2200      	movs	r2, #0
 8006ba2:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	2200      	movs	r2, #0
 8006ba8:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	2200      	movs	r2, #0
 8006bae:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	2201      	movs	r2, #1
 8006bb4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	2200      	movs	r2, #0
 8006bbc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8006bc0:	2300      	movs	r3, #0
}
 8006bc2:	4618      	mov	r0, r3
 8006bc4:	3710      	adds	r7, #16
 8006bc6:	46bd      	mov	sp, r7
 8006bc8:	bd80      	pop	{r7, pc}
 8006bca:	bf00      	nop
 8006bcc:	40020407 	.word	0x40020407
 8006bd0:	bffdfff8 	.word	0xbffdfff8
 8006bd4:	cccccccd 	.word	0xcccccccd
 8006bd8:	40020000 	.word	0x40020000
 8006bdc:	bffdfbf8 	.word	0xbffdfbf8
 8006be0:	40020400 	.word	0x40020400

08006be4 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8006be4:	b580      	push	{r7, lr}
 8006be6:	b086      	sub	sp, #24
 8006be8:	af00      	add	r7, sp, #0
 8006bea:	60f8      	str	r0, [r7, #12]
 8006bec:	60b9      	str	r1, [r7, #8]
 8006bee:	607a      	str	r2, [r7, #4]
 8006bf0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006bf2:	2300      	movs	r3, #0
 8006bf4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006bfc:	2b01      	cmp	r3, #1
 8006bfe:	d101      	bne.n	8006c04 <HAL_DMA_Start_IT+0x20>
 8006c00:	2302      	movs	r3, #2
 8006c02:	e066      	b.n	8006cd2 <HAL_DMA_Start_IT+0xee>
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	2201      	movs	r2, #1
 8006c08:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8006c12:	b2db      	uxtb	r3, r3
 8006c14:	2b01      	cmp	r3, #1
 8006c16:	d155      	bne.n	8006cc4 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	2202      	movs	r2, #2
 8006c1c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	2200      	movs	r2, #0
 8006c24:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	681a      	ldr	r2, [r3, #0]
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	f022 0201 	bic.w	r2, r2, #1
 8006c34:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006c36:	683b      	ldr	r3, [r7, #0]
 8006c38:	687a      	ldr	r2, [r7, #4]
 8006c3a:	68b9      	ldr	r1, [r7, #8]
 8006c3c:	68f8      	ldr	r0, [r7, #12]
 8006c3e:	f000 f9bb 	bl	8006fb8 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d008      	beq.n	8006c5c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	681a      	ldr	r2, [r3, #0]
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	f042 020e 	orr.w	r2, r2, #14
 8006c58:	601a      	str	r2, [r3, #0]
 8006c5a:	e00f      	b.n	8006c7c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	681a      	ldr	r2, [r3, #0]
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	f022 0204 	bic.w	r2, r2, #4
 8006c6a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	681a      	ldr	r2, [r3, #0]
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	f042 020a 	orr.w	r2, r2, #10
 8006c7a:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d007      	beq.n	8006c9a <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006c8e:	681a      	ldr	r2, [r3, #0]
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006c94:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006c98:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d007      	beq.n	8006cb2 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006ca6:	681a      	ldr	r2, [r3, #0]
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006cac:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006cb0:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	681a      	ldr	r2, [r3, #0]
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	f042 0201 	orr.w	r2, r2, #1
 8006cc0:	601a      	str	r2, [r3, #0]
 8006cc2:	e005      	b.n	8006cd0 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	2200      	movs	r2, #0
 8006cc8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8006ccc:	2302      	movs	r3, #2
 8006cce:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8006cd0:	7dfb      	ldrb	r3, [r7, #23]
}
 8006cd2:	4618      	mov	r0, r3
 8006cd4:	3718      	adds	r7, #24
 8006cd6:	46bd      	mov	sp, r7
 8006cd8:	bd80      	pop	{r7, pc}

08006cda <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006cda:	b480      	push	{r7}
 8006cdc:	b085      	sub	sp, #20
 8006cde:	af00      	add	r7, sp, #0
 8006ce0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006ce2:	2300      	movs	r3, #0
 8006ce4:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8006cec:	b2db      	uxtb	r3, r3
 8006cee:	2b02      	cmp	r3, #2
 8006cf0:	d005      	beq.n	8006cfe <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	2204      	movs	r2, #4
 8006cf6:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8006cf8:	2301      	movs	r3, #1
 8006cfa:	73fb      	strb	r3, [r7, #15]
 8006cfc:	e037      	b.n	8006d6e <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	681a      	ldr	r2, [r3, #0]
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	f022 020e 	bic.w	r2, r2, #14
 8006d0c:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006d12:	681a      	ldr	r2, [r3, #0]
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006d18:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006d1c:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	681a      	ldr	r2, [r3, #0]
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	f022 0201 	bic.w	r2, r2, #1
 8006d2c:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d32:	f003 021f 	and.w	r2, r3, #31
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d3a:	2101      	movs	r1, #1
 8006d3c:	fa01 f202 	lsl.w	r2, r1, r2
 8006d40:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006d46:	687a      	ldr	r2, [r7, #4]
 8006d48:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006d4a:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d00c      	beq.n	8006d6e <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d58:	681a      	ldr	r2, [r3, #0]
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d5e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006d62:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006d68:	687a      	ldr	r2, [r7, #4]
 8006d6a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8006d6c:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	2201      	movs	r2, #1
 8006d72:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	2200      	movs	r2, #0
 8006d7a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8006d7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d80:	4618      	mov	r0, r3
 8006d82:	3714      	adds	r7, #20
 8006d84:	46bd      	mov	sp, r7
 8006d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d8a:	4770      	bx	lr

08006d8c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006d8c:	b580      	push	{r7, lr}
 8006d8e:	b084      	sub	sp, #16
 8006d90:	af00      	add	r7, sp, #0
 8006d92:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006d94:	2300      	movs	r3, #0
 8006d96:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8006d9e:	b2db      	uxtb	r3, r3
 8006da0:	2b02      	cmp	r3, #2
 8006da2:	d00d      	beq.n	8006dc0 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	2204      	movs	r2, #4
 8006da8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	2201      	movs	r2, #1
 8006dae:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	2200      	movs	r2, #0
 8006db6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8006dba:	2301      	movs	r3, #1
 8006dbc:	73fb      	strb	r3, [r7, #15]
 8006dbe:	e047      	b.n	8006e50 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	681a      	ldr	r2, [r3, #0]
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	f022 020e 	bic.w	r2, r2, #14
 8006dce:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	681a      	ldr	r2, [r3, #0]
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	f022 0201 	bic.w	r2, r2, #1
 8006dde:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006de4:	681a      	ldr	r2, [r3, #0]
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006dea:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006dee:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006df4:	f003 021f 	and.w	r2, r3, #31
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006dfc:	2101      	movs	r1, #1
 8006dfe:	fa01 f202 	lsl.w	r2, r1, r2
 8006e02:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006e08:	687a      	ldr	r2, [r7, #4]
 8006e0a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006e0c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d00c      	beq.n	8006e30 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e1a:	681a      	ldr	r2, [r3, #0]
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e20:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006e24:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e2a:	687a      	ldr	r2, [r7, #4]
 8006e2c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8006e2e:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	2201      	movs	r2, #1
 8006e34:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	2200      	movs	r2, #0
 8006e3c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d003      	beq.n	8006e50 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e4c:	6878      	ldr	r0, [r7, #4]
 8006e4e:	4798      	blx	r3
    }
  }
  return status;
 8006e50:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e52:	4618      	mov	r0, r3
 8006e54:	3710      	adds	r7, #16
 8006e56:	46bd      	mov	sp, r7
 8006e58:	bd80      	pop	{r7, pc}

08006e5a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006e5a:	b580      	push	{r7, lr}
 8006e5c:	b084      	sub	sp, #16
 8006e5e:	af00      	add	r7, sp, #0
 8006e60:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e76:	f003 031f 	and.w	r3, r3, #31
 8006e7a:	2204      	movs	r2, #4
 8006e7c:	409a      	lsls	r2, r3
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	4013      	ands	r3, r2
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d026      	beq.n	8006ed4 <HAL_DMA_IRQHandler+0x7a>
 8006e86:	68bb      	ldr	r3, [r7, #8]
 8006e88:	f003 0304 	and.w	r3, r3, #4
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d021      	beq.n	8006ed4 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	f003 0320 	and.w	r3, r3, #32
 8006e9a:	2b00      	cmp	r3, #0
 8006e9c:	d107      	bne.n	8006eae <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	681a      	ldr	r2, [r3, #0]
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	f022 0204 	bic.w	r2, r2, #4
 8006eac:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006eb2:	f003 021f 	and.w	r2, r3, #31
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006eba:	2104      	movs	r1, #4
 8006ebc:	fa01 f202 	lsl.w	r2, r1, r2
 8006ec0:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d071      	beq.n	8006fae <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ece:	6878      	ldr	r0, [r7, #4]
 8006ed0:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8006ed2:	e06c      	b.n	8006fae <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006ed8:	f003 031f 	and.w	r3, r3, #31
 8006edc:	2202      	movs	r2, #2
 8006ede:	409a      	lsls	r2, r3
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	4013      	ands	r3, r2
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d02e      	beq.n	8006f46 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8006ee8:	68bb      	ldr	r3, [r7, #8]
 8006eea:	f003 0302 	and.w	r3, r3, #2
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d029      	beq.n	8006f46 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	f003 0320 	and.w	r3, r3, #32
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d10b      	bne.n	8006f18 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	681a      	ldr	r2, [r3, #0]
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	f022 020a 	bic.w	r2, r2, #10
 8006f0e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	2201      	movs	r2, #1
 8006f14:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f1c:	f003 021f 	and.w	r2, r3, #31
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f24:	2102      	movs	r1, #2
 8006f26:	fa01 f202 	lsl.w	r2, r1, r2
 8006f2a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	2200      	movs	r2, #0
 8006f30:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d038      	beq.n	8006fae <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f40:	6878      	ldr	r0, [r7, #4]
 8006f42:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8006f44:	e033      	b.n	8006fae <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f4a:	f003 031f 	and.w	r3, r3, #31
 8006f4e:	2208      	movs	r2, #8
 8006f50:	409a      	lsls	r2, r3
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	4013      	ands	r3, r2
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d02a      	beq.n	8006fb0 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8006f5a:	68bb      	ldr	r3, [r7, #8]
 8006f5c:	f003 0308 	and.w	r3, r3, #8
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d025      	beq.n	8006fb0 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	681a      	ldr	r2, [r3, #0]
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	f022 020e 	bic.w	r2, r2, #14
 8006f72:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f78:	f003 021f 	and.w	r2, r3, #31
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f80:	2101      	movs	r1, #1
 8006f82:	fa01 f202 	lsl.w	r2, r1, r2
 8006f86:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	2201      	movs	r2, #1
 8006f8c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	2201      	movs	r2, #1
 8006f92:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	2200      	movs	r2, #0
 8006f9a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d004      	beq.n	8006fb0 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006faa:	6878      	ldr	r0, [r7, #4]
 8006fac:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8006fae:	bf00      	nop
 8006fb0:	bf00      	nop
}
 8006fb2:	3710      	adds	r7, #16
 8006fb4:	46bd      	mov	sp, r7
 8006fb6:	bd80      	pop	{r7, pc}

08006fb8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006fb8:	b480      	push	{r7}
 8006fba:	b085      	sub	sp, #20
 8006fbc:	af00      	add	r7, sp, #0
 8006fbe:	60f8      	str	r0, [r7, #12]
 8006fc0:	60b9      	str	r1, [r7, #8]
 8006fc2:	607a      	str	r2, [r7, #4]
 8006fc4:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006fca:	68fa      	ldr	r2, [r7, #12]
 8006fcc:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006fce:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d004      	beq.n	8006fe2 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006fdc:	68fa      	ldr	r2, [r7, #12]
 8006fde:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8006fe0:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006fe6:	f003 021f 	and.w	r2, r3, #31
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fee:	2101      	movs	r1, #1
 8006ff0:	fa01 f202 	lsl.w	r2, r1, r2
 8006ff4:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	683a      	ldr	r2, [r7, #0]
 8006ffc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	689b      	ldr	r3, [r3, #8]
 8007002:	2b10      	cmp	r3, #16
 8007004:	d108      	bne.n	8007018 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	687a      	ldr	r2, [r7, #4]
 800700c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	68ba      	ldr	r2, [r7, #8]
 8007014:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8007016:	e007      	b.n	8007028 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	68ba      	ldr	r2, [r7, #8]
 800701e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	687a      	ldr	r2, [r7, #4]
 8007026:	60da      	str	r2, [r3, #12]
}
 8007028:	bf00      	nop
 800702a:	3714      	adds	r7, #20
 800702c:	46bd      	mov	sp, r7
 800702e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007032:	4770      	bx	lr

08007034 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8007034:	b480      	push	{r7}
 8007036:	b087      	sub	sp, #28
 8007038:	af00      	add	r7, sp, #0
 800703a:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	461a      	mov	r2, r3
 8007042:	4b16      	ldr	r3, [pc, #88]	@ (800709c <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8007044:	429a      	cmp	r2, r3
 8007046:	d802      	bhi.n	800704e <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8007048:	4b15      	ldr	r3, [pc, #84]	@ (80070a0 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800704a:	617b      	str	r3, [r7, #20]
 800704c:	e001      	b.n	8007052 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G411xB) || defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 800704e:	4b15      	ldr	r3, [pc, #84]	@ (80070a4 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8007050:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8007052:	697b      	ldr	r3, [r7, #20]
 8007054:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	b2db      	uxtb	r3, r3
 800705c:	3b08      	subs	r3, #8
 800705e:	4a12      	ldr	r2, [pc, #72]	@ (80070a8 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8007060:	fba2 2303 	umull	r2, r3, r2, r3
 8007064:	091b      	lsrs	r3, r3, #4
 8007066:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800706c:	089b      	lsrs	r3, r3, #2
 800706e:	009a      	lsls	r2, r3, #2
 8007070:	693b      	ldr	r3, [r7, #16]
 8007072:	4413      	add	r3, r2
 8007074:	461a      	mov	r2, r3
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	4a0b      	ldr	r2, [pc, #44]	@ (80070ac <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800707e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	f003 031f 	and.w	r3, r3, #31
 8007086:	2201      	movs	r2, #1
 8007088:	409a      	lsls	r2, r3
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800708e:	bf00      	nop
 8007090:	371c      	adds	r7, #28
 8007092:	46bd      	mov	sp, r7
 8007094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007098:	4770      	bx	lr
 800709a:	bf00      	nop
 800709c:	40020407 	.word	0x40020407
 80070a0:	40020800 	.word	0x40020800
 80070a4:	40020820 	.word	0x40020820
 80070a8:	cccccccd 	.word	0xcccccccd
 80070ac:	40020880 	.word	0x40020880

080070b0 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80070b0:	b480      	push	{r7}
 80070b2:	b085      	sub	sp, #20
 80070b4:	af00      	add	r7, sp, #0
 80070b6:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	685b      	ldr	r3, [r3, #4]
 80070bc:	b2db      	uxtb	r3, r3
 80070be:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80070c0:	68fa      	ldr	r2, [r7, #12]
 80070c2:	4b0b      	ldr	r3, [pc, #44]	@ (80070f0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80070c4:	4413      	add	r3, r2
 80070c6:	009b      	lsls	r3, r3, #2
 80070c8:	461a      	mov	r2, r3
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	4a08      	ldr	r2, [pc, #32]	@ (80070f4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80070d2:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	3b01      	subs	r3, #1
 80070d8:	f003 031f 	and.w	r3, r3, #31
 80070dc:	2201      	movs	r2, #1
 80070de:	409a      	lsls	r2, r3
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 80070e4:	bf00      	nop
 80070e6:	3714      	adds	r7, #20
 80070e8:	46bd      	mov	sp, r7
 80070ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ee:	4770      	bx	lr
 80070f0:	1000823f 	.word	0x1000823f
 80070f4:	40020940 	.word	0x40020940

080070f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80070f8:	b480      	push	{r7}
 80070fa:	b087      	sub	sp, #28
 80070fc:	af00      	add	r7, sp, #0
 80070fe:	6078      	str	r0, [r7, #4]
 8007100:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8007102:	2300      	movs	r3, #0
 8007104:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8007106:	e15a      	b.n	80073be <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8007108:	683b      	ldr	r3, [r7, #0]
 800710a:	681a      	ldr	r2, [r3, #0]
 800710c:	2101      	movs	r1, #1
 800710e:	697b      	ldr	r3, [r7, #20]
 8007110:	fa01 f303 	lsl.w	r3, r1, r3
 8007114:	4013      	ands	r3, r2
 8007116:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	2b00      	cmp	r3, #0
 800711c:	f000 814c 	beq.w	80073b8 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8007120:	683b      	ldr	r3, [r7, #0]
 8007122:	685b      	ldr	r3, [r3, #4]
 8007124:	f003 0303 	and.w	r3, r3, #3
 8007128:	2b01      	cmp	r3, #1
 800712a:	d005      	beq.n	8007138 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800712c:	683b      	ldr	r3, [r7, #0]
 800712e:	685b      	ldr	r3, [r3, #4]
 8007130:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8007134:	2b02      	cmp	r3, #2
 8007136:	d130      	bne.n	800719a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	689b      	ldr	r3, [r3, #8]
 800713c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800713e:	697b      	ldr	r3, [r7, #20]
 8007140:	005b      	lsls	r3, r3, #1
 8007142:	2203      	movs	r2, #3
 8007144:	fa02 f303 	lsl.w	r3, r2, r3
 8007148:	43db      	mvns	r3, r3
 800714a:	693a      	ldr	r2, [r7, #16]
 800714c:	4013      	ands	r3, r2
 800714e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007150:	683b      	ldr	r3, [r7, #0]
 8007152:	68da      	ldr	r2, [r3, #12]
 8007154:	697b      	ldr	r3, [r7, #20]
 8007156:	005b      	lsls	r3, r3, #1
 8007158:	fa02 f303 	lsl.w	r3, r2, r3
 800715c:	693a      	ldr	r2, [r7, #16]
 800715e:	4313      	orrs	r3, r2
 8007160:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	693a      	ldr	r2, [r7, #16]
 8007166:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	685b      	ldr	r3, [r3, #4]
 800716c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800716e:	2201      	movs	r2, #1
 8007170:	697b      	ldr	r3, [r7, #20]
 8007172:	fa02 f303 	lsl.w	r3, r2, r3
 8007176:	43db      	mvns	r3, r3
 8007178:	693a      	ldr	r2, [r7, #16]
 800717a:	4013      	ands	r3, r2
 800717c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800717e:	683b      	ldr	r3, [r7, #0]
 8007180:	685b      	ldr	r3, [r3, #4]
 8007182:	091b      	lsrs	r3, r3, #4
 8007184:	f003 0201 	and.w	r2, r3, #1
 8007188:	697b      	ldr	r3, [r7, #20]
 800718a:	fa02 f303 	lsl.w	r3, r2, r3
 800718e:	693a      	ldr	r2, [r7, #16]
 8007190:	4313      	orrs	r3, r2
 8007192:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	693a      	ldr	r2, [r7, #16]
 8007198:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800719a:	683b      	ldr	r3, [r7, #0]
 800719c:	685b      	ldr	r3, [r3, #4]
 800719e:	f003 0303 	and.w	r3, r3, #3
 80071a2:	2b03      	cmp	r3, #3
 80071a4:	d017      	beq.n	80071d6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	68db      	ldr	r3, [r3, #12]
 80071aa:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80071ac:	697b      	ldr	r3, [r7, #20]
 80071ae:	005b      	lsls	r3, r3, #1
 80071b0:	2203      	movs	r2, #3
 80071b2:	fa02 f303 	lsl.w	r3, r2, r3
 80071b6:	43db      	mvns	r3, r3
 80071b8:	693a      	ldr	r2, [r7, #16]
 80071ba:	4013      	ands	r3, r2
 80071bc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80071be:	683b      	ldr	r3, [r7, #0]
 80071c0:	689a      	ldr	r2, [r3, #8]
 80071c2:	697b      	ldr	r3, [r7, #20]
 80071c4:	005b      	lsls	r3, r3, #1
 80071c6:	fa02 f303 	lsl.w	r3, r2, r3
 80071ca:	693a      	ldr	r2, [r7, #16]
 80071cc:	4313      	orrs	r3, r2
 80071ce:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	693a      	ldr	r2, [r7, #16]
 80071d4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80071d6:	683b      	ldr	r3, [r7, #0]
 80071d8:	685b      	ldr	r3, [r3, #4]
 80071da:	f003 0303 	and.w	r3, r3, #3
 80071de:	2b02      	cmp	r3, #2
 80071e0:	d123      	bne.n	800722a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80071e2:	697b      	ldr	r3, [r7, #20]
 80071e4:	08da      	lsrs	r2, r3, #3
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	3208      	adds	r2, #8
 80071ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80071ee:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80071f0:	697b      	ldr	r3, [r7, #20]
 80071f2:	f003 0307 	and.w	r3, r3, #7
 80071f6:	009b      	lsls	r3, r3, #2
 80071f8:	220f      	movs	r2, #15
 80071fa:	fa02 f303 	lsl.w	r3, r2, r3
 80071fe:	43db      	mvns	r3, r3
 8007200:	693a      	ldr	r2, [r7, #16]
 8007202:	4013      	ands	r3, r2
 8007204:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8007206:	683b      	ldr	r3, [r7, #0]
 8007208:	691a      	ldr	r2, [r3, #16]
 800720a:	697b      	ldr	r3, [r7, #20]
 800720c:	f003 0307 	and.w	r3, r3, #7
 8007210:	009b      	lsls	r3, r3, #2
 8007212:	fa02 f303 	lsl.w	r3, r2, r3
 8007216:	693a      	ldr	r2, [r7, #16]
 8007218:	4313      	orrs	r3, r2
 800721a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800721c:	697b      	ldr	r3, [r7, #20]
 800721e:	08da      	lsrs	r2, r3, #3
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	3208      	adds	r2, #8
 8007224:	6939      	ldr	r1, [r7, #16]
 8007226:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8007230:	697b      	ldr	r3, [r7, #20]
 8007232:	005b      	lsls	r3, r3, #1
 8007234:	2203      	movs	r2, #3
 8007236:	fa02 f303 	lsl.w	r3, r2, r3
 800723a:	43db      	mvns	r3, r3
 800723c:	693a      	ldr	r2, [r7, #16]
 800723e:	4013      	ands	r3, r2
 8007240:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007242:	683b      	ldr	r3, [r7, #0]
 8007244:	685b      	ldr	r3, [r3, #4]
 8007246:	f003 0203 	and.w	r2, r3, #3
 800724a:	697b      	ldr	r3, [r7, #20]
 800724c:	005b      	lsls	r3, r3, #1
 800724e:	fa02 f303 	lsl.w	r3, r2, r3
 8007252:	693a      	ldr	r2, [r7, #16]
 8007254:	4313      	orrs	r3, r2
 8007256:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	693a      	ldr	r2, [r7, #16]
 800725c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800725e:	683b      	ldr	r3, [r7, #0]
 8007260:	685b      	ldr	r3, [r3, #4]
 8007262:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007266:	2b00      	cmp	r3, #0
 8007268:	f000 80a6 	beq.w	80073b8 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800726c:	4b5b      	ldr	r3, [pc, #364]	@ (80073dc <HAL_GPIO_Init+0x2e4>)
 800726e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007270:	4a5a      	ldr	r2, [pc, #360]	@ (80073dc <HAL_GPIO_Init+0x2e4>)
 8007272:	f043 0301 	orr.w	r3, r3, #1
 8007276:	6613      	str	r3, [r2, #96]	@ 0x60
 8007278:	4b58      	ldr	r3, [pc, #352]	@ (80073dc <HAL_GPIO_Init+0x2e4>)
 800727a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800727c:	f003 0301 	and.w	r3, r3, #1
 8007280:	60bb      	str	r3, [r7, #8]
 8007282:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8007284:	4a56      	ldr	r2, [pc, #344]	@ (80073e0 <HAL_GPIO_Init+0x2e8>)
 8007286:	697b      	ldr	r3, [r7, #20]
 8007288:	089b      	lsrs	r3, r3, #2
 800728a:	3302      	adds	r3, #2
 800728c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007290:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8007292:	697b      	ldr	r3, [r7, #20]
 8007294:	f003 0303 	and.w	r3, r3, #3
 8007298:	009b      	lsls	r3, r3, #2
 800729a:	220f      	movs	r2, #15
 800729c:	fa02 f303 	lsl.w	r3, r2, r3
 80072a0:	43db      	mvns	r3, r3
 80072a2:	693a      	ldr	r2, [r7, #16]
 80072a4:	4013      	ands	r3, r2
 80072a6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80072ae:	d01f      	beq.n	80072f0 <HAL_GPIO_Init+0x1f8>
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	4a4c      	ldr	r2, [pc, #304]	@ (80073e4 <HAL_GPIO_Init+0x2ec>)
 80072b4:	4293      	cmp	r3, r2
 80072b6:	d019      	beq.n	80072ec <HAL_GPIO_Init+0x1f4>
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	4a4b      	ldr	r2, [pc, #300]	@ (80073e8 <HAL_GPIO_Init+0x2f0>)
 80072bc:	4293      	cmp	r3, r2
 80072be:	d013      	beq.n	80072e8 <HAL_GPIO_Init+0x1f0>
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	4a4a      	ldr	r2, [pc, #296]	@ (80073ec <HAL_GPIO_Init+0x2f4>)
 80072c4:	4293      	cmp	r3, r2
 80072c6:	d00d      	beq.n	80072e4 <HAL_GPIO_Init+0x1ec>
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	4a49      	ldr	r2, [pc, #292]	@ (80073f0 <HAL_GPIO_Init+0x2f8>)
 80072cc:	4293      	cmp	r3, r2
 80072ce:	d007      	beq.n	80072e0 <HAL_GPIO_Init+0x1e8>
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	4a48      	ldr	r2, [pc, #288]	@ (80073f4 <HAL_GPIO_Init+0x2fc>)
 80072d4:	4293      	cmp	r3, r2
 80072d6:	d101      	bne.n	80072dc <HAL_GPIO_Init+0x1e4>
 80072d8:	2305      	movs	r3, #5
 80072da:	e00a      	b.n	80072f2 <HAL_GPIO_Init+0x1fa>
 80072dc:	2306      	movs	r3, #6
 80072de:	e008      	b.n	80072f2 <HAL_GPIO_Init+0x1fa>
 80072e0:	2304      	movs	r3, #4
 80072e2:	e006      	b.n	80072f2 <HAL_GPIO_Init+0x1fa>
 80072e4:	2303      	movs	r3, #3
 80072e6:	e004      	b.n	80072f2 <HAL_GPIO_Init+0x1fa>
 80072e8:	2302      	movs	r3, #2
 80072ea:	e002      	b.n	80072f2 <HAL_GPIO_Init+0x1fa>
 80072ec:	2301      	movs	r3, #1
 80072ee:	e000      	b.n	80072f2 <HAL_GPIO_Init+0x1fa>
 80072f0:	2300      	movs	r3, #0
 80072f2:	697a      	ldr	r2, [r7, #20]
 80072f4:	f002 0203 	and.w	r2, r2, #3
 80072f8:	0092      	lsls	r2, r2, #2
 80072fa:	4093      	lsls	r3, r2
 80072fc:	693a      	ldr	r2, [r7, #16]
 80072fe:	4313      	orrs	r3, r2
 8007300:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8007302:	4937      	ldr	r1, [pc, #220]	@ (80073e0 <HAL_GPIO_Init+0x2e8>)
 8007304:	697b      	ldr	r3, [r7, #20]
 8007306:	089b      	lsrs	r3, r3, #2
 8007308:	3302      	adds	r3, #2
 800730a:	693a      	ldr	r2, [r7, #16]
 800730c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8007310:	4b39      	ldr	r3, [pc, #228]	@ (80073f8 <HAL_GPIO_Init+0x300>)
 8007312:	689b      	ldr	r3, [r3, #8]
 8007314:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	43db      	mvns	r3, r3
 800731a:	693a      	ldr	r2, [r7, #16]
 800731c:	4013      	ands	r3, r2
 800731e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8007320:	683b      	ldr	r3, [r7, #0]
 8007322:	685b      	ldr	r3, [r3, #4]
 8007324:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007328:	2b00      	cmp	r3, #0
 800732a:	d003      	beq.n	8007334 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800732c:	693a      	ldr	r2, [r7, #16]
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	4313      	orrs	r3, r2
 8007332:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8007334:	4a30      	ldr	r2, [pc, #192]	@ (80073f8 <HAL_GPIO_Init+0x300>)
 8007336:	693b      	ldr	r3, [r7, #16]
 8007338:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800733a:	4b2f      	ldr	r3, [pc, #188]	@ (80073f8 <HAL_GPIO_Init+0x300>)
 800733c:	68db      	ldr	r3, [r3, #12]
 800733e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	43db      	mvns	r3, r3
 8007344:	693a      	ldr	r2, [r7, #16]
 8007346:	4013      	ands	r3, r2
 8007348:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800734a:	683b      	ldr	r3, [r7, #0]
 800734c:	685b      	ldr	r3, [r3, #4]
 800734e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007352:	2b00      	cmp	r3, #0
 8007354:	d003      	beq.n	800735e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8007356:	693a      	ldr	r2, [r7, #16]
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	4313      	orrs	r3, r2
 800735c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800735e:	4a26      	ldr	r2, [pc, #152]	@ (80073f8 <HAL_GPIO_Init+0x300>)
 8007360:	693b      	ldr	r3, [r7, #16]
 8007362:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8007364:	4b24      	ldr	r3, [pc, #144]	@ (80073f8 <HAL_GPIO_Init+0x300>)
 8007366:	685b      	ldr	r3, [r3, #4]
 8007368:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	43db      	mvns	r3, r3
 800736e:	693a      	ldr	r2, [r7, #16]
 8007370:	4013      	ands	r3, r2
 8007372:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8007374:	683b      	ldr	r3, [r7, #0]
 8007376:	685b      	ldr	r3, [r3, #4]
 8007378:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800737c:	2b00      	cmp	r3, #0
 800737e:	d003      	beq.n	8007388 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8007380:	693a      	ldr	r2, [r7, #16]
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	4313      	orrs	r3, r2
 8007386:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8007388:	4a1b      	ldr	r2, [pc, #108]	@ (80073f8 <HAL_GPIO_Init+0x300>)
 800738a:	693b      	ldr	r3, [r7, #16]
 800738c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800738e:	4b1a      	ldr	r3, [pc, #104]	@ (80073f8 <HAL_GPIO_Init+0x300>)
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	43db      	mvns	r3, r3
 8007398:	693a      	ldr	r2, [r7, #16]
 800739a:	4013      	ands	r3, r2
 800739c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800739e:	683b      	ldr	r3, [r7, #0]
 80073a0:	685b      	ldr	r3, [r3, #4]
 80073a2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d003      	beq.n	80073b2 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80073aa:	693a      	ldr	r2, [r7, #16]
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	4313      	orrs	r3, r2
 80073b0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80073b2:	4a11      	ldr	r2, [pc, #68]	@ (80073f8 <HAL_GPIO_Init+0x300>)
 80073b4:	693b      	ldr	r3, [r7, #16]
 80073b6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80073b8:	697b      	ldr	r3, [r7, #20]
 80073ba:	3301      	adds	r3, #1
 80073bc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80073be:	683b      	ldr	r3, [r7, #0]
 80073c0:	681a      	ldr	r2, [r3, #0]
 80073c2:	697b      	ldr	r3, [r7, #20]
 80073c4:	fa22 f303 	lsr.w	r3, r2, r3
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	f47f ae9d 	bne.w	8007108 <HAL_GPIO_Init+0x10>
  }
}
 80073ce:	bf00      	nop
 80073d0:	bf00      	nop
 80073d2:	371c      	adds	r7, #28
 80073d4:	46bd      	mov	sp, r7
 80073d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073da:	4770      	bx	lr
 80073dc:	40021000 	.word	0x40021000
 80073e0:	40010000 	.word	0x40010000
 80073e4:	48000400 	.word	0x48000400
 80073e8:	48000800 	.word	0x48000800
 80073ec:	48000c00 	.word	0x48000c00
 80073f0:	48001000 	.word	0x48001000
 80073f4:	48001400 	.word	0x48001400
 80073f8:	40010400 	.word	0x40010400

080073fc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80073fc:	b480      	push	{r7}
 80073fe:	b085      	sub	sp, #20
 8007400:	af00      	add	r7, sp, #0
 8007402:	6078      	str	r0, [r7, #4]
 8007404:	460b      	mov	r3, r1
 8007406:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	691a      	ldr	r2, [r3, #16]
 800740c:	887b      	ldrh	r3, [r7, #2]
 800740e:	4013      	ands	r3, r2
 8007410:	2b00      	cmp	r3, #0
 8007412:	d002      	beq.n	800741a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8007414:	2301      	movs	r3, #1
 8007416:	73fb      	strb	r3, [r7, #15]
 8007418:	e001      	b.n	800741e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800741a:	2300      	movs	r3, #0
 800741c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800741e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007420:	4618      	mov	r0, r3
 8007422:	3714      	adds	r7, #20
 8007424:	46bd      	mov	sp, r7
 8007426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800742a:	4770      	bx	lr

0800742c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800742c:	b480      	push	{r7}
 800742e:	b083      	sub	sp, #12
 8007430:	af00      	add	r7, sp, #0
 8007432:	6078      	str	r0, [r7, #4]
 8007434:	460b      	mov	r3, r1
 8007436:	807b      	strh	r3, [r7, #2]
 8007438:	4613      	mov	r3, r2
 800743a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800743c:	787b      	ldrb	r3, [r7, #1]
 800743e:	2b00      	cmp	r3, #0
 8007440:	d003      	beq.n	800744a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8007442:	887a      	ldrh	r2, [r7, #2]
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8007448:	e002      	b.n	8007450 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800744a:	887a      	ldrh	r2, [r7, #2]
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8007450:	bf00      	nop
 8007452:	370c      	adds	r7, #12
 8007454:	46bd      	mov	sp, r7
 8007456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800745a:	4770      	bx	lr

0800745c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800745c:	b580      	push	{r7, lr}
 800745e:	b082      	sub	sp, #8
 8007460:	af00      	add	r7, sp, #0
 8007462:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	2b00      	cmp	r3, #0
 8007468:	d101      	bne.n	800746e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800746a:	2301      	movs	r3, #1
 800746c:	e08d      	b.n	800758a <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007474:	b2db      	uxtb	r3, r3
 8007476:	2b00      	cmp	r3, #0
 8007478:	d106      	bne.n	8007488 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	2200      	movs	r2, #0
 800747e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8007482:	6878      	ldr	r0, [r7, #4]
 8007484:	f7fb fbc4 	bl	8002c10 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	2224      	movs	r2, #36	@ 0x24
 800748c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	681a      	ldr	r2, [r3, #0]
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	f022 0201 	bic.w	r2, r2, #1
 800749e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	685a      	ldr	r2, [r3, #4]
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80074ac:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	689a      	ldr	r2, [r3, #8]
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80074bc:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	68db      	ldr	r3, [r3, #12]
 80074c2:	2b01      	cmp	r3, #1
 80074c4:	d107      	bne.n	80074d6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	689a      	ldr	r2, [r3, #8]
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80074d2:	609a      	str	r2, [r3, #8]
 80074d4:	e006      	b.n	80074e4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	689a      	ldr	r2, [r3, #8]
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80074e2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	68db      	ldr	r3, [r3, #12]
 80074e8:	2b02      	cmp	r3, #2
 80074ea:	d108      	bne.n	80074fe <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	685a      	ldr	r2, [r3, #4]
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80074fa:	605a      	str	r2, [r3, #4]
 80074fc:	e007      	b.n	800750e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	685a      	ldr	r2, [r3, #4]
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800750c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	685b      	ldr	r3, [r3, #4]
 8007514:	687a      	ldr	r2, [r7, #4]
 8007516:	6812      	ldr	r2, [r2, #0]
 8007518:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800751c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007520:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	68da      	ldr	r2, [r3, #12]
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007530:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	691a      	ldr	r2, [r3, #16]
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	695b      	ldr	r3, [r3, #20]
 800753a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	699b      	ldr	r3, [r3, #24]
 8007542:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	430a      	orrs	r2, r1
 800754a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	69d9      	ldr	r1, [r3, #28]
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	6a1a      	ldr	r2, [r3, #32]
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	430a      	orrs	r2, r1
 800755a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	681a      	ldr	r2, [r3, #0]
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	f042 0201 	orr.w	r2, r2, #1
 800756a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	2200      	movs	r2, #0
 8007570:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	2220      	movs	r2, #32
 8007576:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	2200      	movs	r2, #0
 800757e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	2200      	movs	r2, #0
 8007584:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8007588:	2300      	movs	r3, #0
}
 800758a:	4618      	mov	r0, r3
 800758c:	3708      	adds	r7, #8
 800758e:	46bd      	mov	sp, r7
 8007590:	bd80      	pop	{r7, pc}
	...

08007594 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8007594:	b580      	push	{r7, lr}
 8007596:	b088      	sub	sp, #32
 8007598:	af02      	add	r7, sp, #8
 800759a:	60f8      	str	r0, [r7, #12]
 800759c:	607a      	str	r2, [r7, #4]
 800759e:	461a      	mov	r2, r3
 80075a0:	460b      	mov	r3, r1
 80075a2:	817b      	strh	r3, [r7, #10]
 80075a4:	4613      	mov	r3, r2
 80075a6:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80075ae:	b2db      	uxtb	r3, r3
 80075b0:	2b20      	cmp	r3, #32
 80075b2:	f040 80fd 	bne.w	80077b0 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80075bc:	2b01      	cmp	r3, #1
 80075be:	d101      	bne.n	80075c4 <HAL_I2C_Master_Transmit+0x30>
 80075c0:	2302      	movs	r3, #2
 80075c2:	e0f6      	b.n	80077b2 <HAL_I2C_Master_Transmit+0x21e>
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	2201      	movs	r2, #1
 80075c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80075cc:	f7fd fa7e 	bl	8004acc <HAL_GetTick>
 80075d0:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80075d2:	693b      	ldr	r3, [r7, #16]
 80075d4:	9300      	str	r3, [sp, #0]
 80075d6:	2319      	movs	r3, #25
 80075d8:	2201      	movs	r2, #1
 80075da:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80075de:	68f8      	ldr	r0, [r7, #12]
 80075e0:	f000 fb72 	bl	8007cc8 <I2C_WaitOnFlagUntilTimeout>
 80075e4:	4603      	mov	r3, r0
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d001      	beq.n	80075ee <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 80075ea:	2301      	movs	r3, #1
 80075ec:	e0e1      	b.n	80077b2 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	2221      	movs	r2, #33	@ 0x21
 80075f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	2210      	movs	r2, #16
 80075fa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	2200      	movs	r2, #0
 8007602:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	687a      	ldr	r2, [r7, #4]
 8007608:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	893a      	ldrh	r2, [r7, #8]
 800760e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	2200      	movs	r2, #0
 8007614:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800761a:	b29b      	uxth	r3, r3
 800761c:	2bff      	cmp	r3, #255	@ 0xff
 800761e:	d906      	bls.n	800762e <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	22ff      	movs	r2, #255	@ 0xff
 8007624:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8007626:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800762a:	617b      	str	r3, [r7, #20]
 800762c:	e007      	b.n	800763e <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007632:	b29a      	uxth	r2, r3
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8007638:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800763c:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007642:	2b00      	cmp	r3, #0
 8007644:	d024      	beq.n	8007690 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800764a:	781a      	ldrb	r2, [r3, #0]
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007656:	1c5a      	adds	r2, r3, #1
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007660:	b29b      	uxth	r3, r3
 8007662:	3b01      	subs	r3, #1
 8007664:	b29a      	uxth	r2, r3
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800766e:	3b01      	subs	r3, #1
 8007670:	b29a      	uxth	r2, r3
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800767a:	b2db      	uxtb	r3, r3
 800767c:	3301      	adds	r3, #1
 800767e:	b2da      	uxtb	r2, r3
 8007680:	8979      	ldrh	r1, [r7, #10]
 8007682:	4b4e      	ldr	r3, [pc, #312]	@ (80077bc <HAL_I2C_Master_Transmit+0x228>)
 8007684:	9300      	str	r3, [sp, #0]
 8007686:	697b      	ldr	r3, [r7, #20]
 8007688:	68f8      	ldr	r0, [r7, #12]
 800768a:	f000 fd6d 	bl	8008168 <I2C_TransferConfig>
 800768e:	e066      	b.n	800775e <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007694:	b2da      	uxtb	r2, r3
 8007696:	8979      	ldrh	r1, [r7, #10]
 8007698:	4b48      	ldr	r3, [pc, #288]	@ (80077bc <HAL_I2C_Master_Transmit+0x228>)
 800769a:	9300      	str	r3, [sp, #0]
 800769c:	697b      	ldr	r3, [r7, #20]
 800769e:	68f8      	ldr	r0, [r7, #12]
 80076a0:	f000 fd62 	bl	8008168 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80076a4:	e05b      	b.n	800775e <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80076a6:	693a      	ldr	r2, [r7, #16]
 80076a8:	6a39      	ldr	r1, [r7, #32]
 80076aa:	68f8      	ldr	r0, [r7, #12]
 80076ac:	f000 fb65 	bl	8007d7a <I2C_WaitOnTXISFlagUntilTimeout>
 80076b0:	4603      	mov	r3, r0
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d001      	beq.n	80076ba <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 80076b6:	2301      	movs	r3, #1
 80076b8:	e07b      	b.n	80077b2 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076be:	781a      	ldrb	r2, [r3, #0]
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076ca:	1c5a      	adds	r2, r3, #1
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80076d4:	b29b      	uxth	r3, r3
 80076d6:	3b01      	subs	r3, #1
 80076d8:	b29a      	uxth	r2, r3
 80076da:	68fb      	ldr	r3, [r7, #12]
 80076dc:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80076e2:	3b01      	subs	r3, #1
 80076e4:	b29a      	uxth	r2, r3
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80076ee:	b29b      	uxth	r3, r3
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	d034      	beq.n	800775e <HAL_I2C_Master_Transmit+0x1ca>
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d130      	bne.n	800775e <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80076fc:	693b      	ldr	r3, [r7, #16]
 80076fe:	9300      	str	r3, [sp, #0]
 8007700:	6a3b      	ldr	r3, [r7, #32]
 8007702:	2200      	movs	r2, #0
 8007704:	2180      	movs	r1, #128	@ 0x80
 8007706:	68f8      	ldr	r0, [r7, #12]
 8007708:	f000 fade 	bl	8007cc8 <I2C_WaitOnFlagUntilTimeout>
 800770c:	4603      	mov	r3, r0
 800770e:	2b00      	cmp	r3, #0
 8007710:	d001      	beq.n	8007716 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8007712:	2301      	movs	r3, #1
 8007714:	e04d      	b.n	80077b2 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800771a:	b29b      	uxth	r3, r3
 800771c:	2bff      	cmp	r3, #255	@ 0xff
 800771e:	d90e      	bls.n	800773e <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	22ff      	movs	r2, #255	@ 0xff
 8007724:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800772a:	b2da      	uxtb	r2, r3
 800772c:	8979      	ldrh	r1, [r7, #10]
 800772e:	2300      	movs	r3, #0
 8007730:	9300      	str	r3, [sp, #0]
 8007732:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007736:	68f8      	ldr	r0, [r7, #12]
 8007738:	f000 fd16 	bl	8008168 <I2C_TransferConfig>
 800773c:	e00f      	b.n	800775e <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800773e:	68fb      	ldr	r3, [r7, #12]
 8007740:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007742:	b29a      	uxth	r2, r3
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800774c:	b2da      	uxtb	r2, r3
 800774e:	8979      	ldrh	r1, [r7, #10]
 8007750:	2300      	movs	r3, #0
 8007752:	9300      	str	r3, [sp, #0]
 8007754:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007758:	68f8      	ldr	r0, [r7, #12]
 800775a:	f000 fd05 	bl	8008168 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007762:	b29b      	uxth	r3, r3
 8007764:	2b00      	cmp	r3, #0
 8007766:	d19e      	bne.n	80076a6 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007768:	693a      	ldr	r2, [r7, #16]
 800776a:	6a39      	ldr	r1, [r7, #32]
 800776c:	68f8      	ldr	r0, [r7, #12]
 800776e:	f000 fb4b 	bl	8007e08 <I2C_WaitOnSTOPFlagUntilTimeout>
 8007772:	4603      	mov	r3, r0
 8007774:	2b00      	cmp	r3, #0
 8007776:	d001      	beq.n	800777c <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8007778:	2301      	movs	r3, #1
 800777a:	e01a      	b.n	80077b2 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	2220      	movs	r2, #32
 8007782:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	6859      	ldr	r1, [r3, #4]
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	681a      	ldr	r2, [r3, #0]
 800778e:	4b0c      	ldr	r3, [pc, #48]	@ (80077c0 <HAL_I2C_Master_Transmit+0x22c>)
 8007790:	400b      	ands	r3, r1
 8007792:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	2220      	movs	r2, #32
 8007798:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	2200      	movs	r2, #0
 80077a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	2200      	movs	r2, #0
 80077a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80077ac:	2300      	movs	r3, #0
 80077ae:	e000      	b.n	80077b2 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 80077b0:	2302      	movs	r3, #2
  }
}
 80077b2:	4618      	mov	r0, r3
 80077b4:	3718      	adds	r7, #24
 80077b6:	46bd      	mov	sp, r7
 80077b8:	bd80      	pop	{r7, pc}
 80077ba:	bf00      	nop
 80077bc:	80002000 	.word	0x80002000
 80077c0:	fe00e800 	.word	0xfe00e800

080077c4 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 80077c4:	b580      	push	{r7, lr}
 80077c6:	b088      	sub	sp, #32
 80077c8:	af02      	add	r7, sp, #8
 80077ca:	60f8      	str	r0, [r7, #12]
 80077cc:	607a      	str	r2, [r7, #4]
 80077ce:	461a      	mov	r2, r3
 80077d0:	460b      	mov	r3, r1
 80077d2:	817b      	strh	r3, [r7, #10]
 80077d4:	4613      	mov	r3, r2
 80077d6:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80077de:	b2db      	uxtb	r3, r3
 80077e0:	2b20      	cmp	r3, #32
 80077e2:	f040 80db 	bne.w	800799c <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80077ec:	2b01      	cmp	r3, #1
 80077ee:	d101      	bne.n	80077f4 <HAL_I2C_Master_Receive+0x30>
 80077f0:	2302      	movs	r3, #2
 80077f2:	e0d4      	b.n	800799e <HAL_I2C_Master_Receive+0x1da>
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	2201      	movs	r2, #1
 80077f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80077fc:	f7fd f966 	bl	8004acc <HAL_GetTick>
 8007800:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8007802:	697b      	ldr	r3, [r7, #20]
 8007804:	9300      	str	r3, [sp, #0]
 8007806:	2319      	movs	r3, #25
 8007808:	2201      	movs	r2, #1
 800780a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800780e:	68f8      	ldr	r0, [r7, #12]
 8007810:	f000 fa5a 	bl	8007cc8 <I2C_WaitOnFlagUntilTimeout>
 8007814:	4603      	mov	r3, r0
 8007816:	2b00      	cmp	r3, #0
 8007818:	d001      	beq.n	800781e <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 800781a:	2301      	movs	r3, #1
 800781c:	e0bf      	b.n	800799e <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	2222      	movs	r2, #34	@ 0x22
 8007822:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	2210      	movs	r2, #16
 800782a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	2200      	movs	r2, #0
 8007832:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	687a      	ldr	r2, [r7, #4]
 8007838:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	893a      	ldrh	r2, [r7, #8]
 800783e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	2200      	movs	r2, #0
 8007844:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800784a:	b29b      	uxth	r3, r3
 800784c:	2bff      	cmp	r3, #255	@ 0xff
 800784e:	d90e      	bls.n	800786e <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	22ff      	movs	r2, #255	@ 0xff
 8007854:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800785a:	b2da      	uxtb	r2, r3
 800785c:	8979      	ldrh	r1, [r7, #10]
 800785e:	4b52      	ldr	r3, [pc, #328]	@ (80079a8 <HAL_I2C_Master_Receive+0x1e4>)
 8007860:	9300      	str	r3, [sp, #0]
 8007862:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007866:	68f8      	ldr	r0, [r7, #12]
 8007868:	f000 fc7e 	bl	8008168 <I2C_TransferConfig>
 800786c:	e06d      	b.n	800794a <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007872:	b29a      	uxth	r2, r3
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800787c:	b2da      	uxtb	r2, r3
 800787e:	8979      	ldrh	r1, [r7, #10]
 8007880:	4b49      	ldr	r3, [pc, #292]	@ (80079a8 <HAL_I2C_Master_Receive+0x1e4>)
 8007882:	9300      	str	r3, [sp, #0]
 8007884:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007888:	68f8      	ldr	r0, [r7, #12]
 800788a:	f000 fc6d 	bl	8008168 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 800788e:	e05c      	b.n	800794a <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007890:	697a      	ldr	r2, [r7, #20]
 8007892:	6a39      	ldr	r1, [r7, #32]
 8007894:	68f8      	ldr	r0, [r7, #12]
 8007896:	f000 fafb 	bl	8007e90 <I2C_WaitOnRXNEFlagUntilTimeout>
 800789a:	4603      	mov	r3, r0
 800789c:	2b00      	cmp	r3, #0
 800789e:	d001      	beq.n	80078a4 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 80078a0:	2301      	movs	r3, #1
 80078a2:	e07c      	b.n	800799e <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078ae:	b2d2      	uxtb	r2, r2
 80078b0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078b6:	1c5a      	adds	r2, r3, #1
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80078c0:	3b01      	subs	r3, #1
 80078c2:	b29a      	uxth	r2, r3
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80078cc:	b29b      	uxth	r3, r3
 80078ce:	3b01      	subs	r3, #1
 80078d0:	b29a      	uxth	r2, r3
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80078da:	b29b      	uxth	r3, r3
 80078dc:	2b00      	cmp	r3, #0
 80078de:	d034      	beq.n	800794a <HAL_I2C_Master_Receive+0x186>
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	d130      	bne.n	800794a <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80078e8:	697b      	ldr	r3, [r7, #20]
 80078ea:	9300      	str	r3, [sp, #0]
 80078ec:	6a3b      	ldr	r3, [r7, #32]
 80078ee:	2200      	movs	r2, #0
 80078f0:	2180      	movs	r1, #128	@ 0x80
 80078f2:	68f8      	ldr	r0, [r7, #12]
 80078f4:	f000 f9e8 	bl	8007cc8 <I2C_WaitOnFlagUntilTimeout>
 80078f8:	4603      	mov	r3, r0
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d001      	beq.n	8007902 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 80078fe:	2301      	movs	r3, #1
 8007900:	e04d      	b.n	800799e <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007902:	68fb      	ldr	r3, [r7, #12]
 8007904:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007906:	b29b      	uxth	r3, r3
 8007908:	2bff      	cmp	r3, #255	@ 0xff
 800790a:	d90e      	bls.n	800792a <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	22ff      	movs	r2, #255	@ 0xff
 8007910:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007916:	b2da      	uxtb	r2, r3
 8007918:	8979      	ldrh	r1, [r7, #10]
 800791a:	2300      	movs	r3, #0
 800791c:	9300      	str	r3, [sp, #0]
 800791e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007922:	68f8      	ldr	r0, [r7, #12]
 8007924:	f000 fc20 	bl	8008168 <I2C_TransferConfig>
 8007928:	e00f      	b.n	800794a <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800792e:	b29a      	uxth	r2, r3
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007938:	b2da      	uxtb	r2, r3
 800793a:	8979      	ldrh	r1, [r7, #10]
 800793c:	2300      	movs	r3, #0
 800793e:	9300      	str	r3, [sp, #0]
 8007940:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007944:	68f8      	ldr	r0, [r7, #12]
 8007946:	f000 fc0f 	bl	8008168 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800794e:	b29b      	uxth	r3, r3
 8007950:	2b00      	cmp	r3, #0
 8007952:	d19d      	bne.n	8007890 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007954:	697a      	ldr	r2, [r7, #20]
 8007956:	6a39      	ldr	r1, [r7, #32]
 8007958:	68f8      	ldr	r0, [r7, #12]
 800795a:	f000 fa55 	bl	8007e08 <I2C_WaitOnSTOPFlagUntilTimeout>
 800795e:	4603      	mov	r3, r0
 8007960:	2b00      	cmp	r3, #0
 8007962:	d001      	beq.n	8007968 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8007964:	2301      	movs	r3, #1
 8007966:	e01a      	b.n	800799e <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	2220      	movs	r2, #32
 800796e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	6859      	ldr	r1, [r3, #4]
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	681a      	ldr	r2, [r3, #0]
 800797a:	4b0c      	ldr	r3, [pc, #48]	@ (80079ac <HAL_I2C_Master_Receive+0x1e8>)
 800797c:	400b      	ands	r3, r1
 800797e:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	2220      	movs	r2, #32
 8007984:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	2200      	movs	r2, #0
 800798c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	2200      	movs	r2, #0
 8007994:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007998:	2300      	movs	r3, #0
 800799a:	e000      	b.n	800799e <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 800799c:	2302      	movs	r3, #2
  }
}
 800799e:	4618      	mov	r0, r3
 80079a0:	3718      	adds	r7, #24
 80079a2:	46bd      	mov	sp, r7
 80079a4:	bd80      	pop	{r7, pc}
 80079a6:	bf00      	nop
 80079a8:	80002400 	.word	0x80002400
 80079ac:	fe00e800 	.word	0xfe00e800

080079b0 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80079b0:	b580      	push	{r7, lr}
 80079b2:	b088      	sub	sp, #32
 80079b4:	af02      	add	r7, sp, #8
 80079b6:	60f8      	str	r0, [r7, #12]
 80079b8:	4608      	mov	r0, r1
 80079ba:	4611      	mov	r1, r2
 80079bc:	461a      	mov	r2, r3
 80079be:	4603      	mov	r3, r0
 80079c0:	817b      	strh	r3, [r7, #10]
 80079c2:	460b      	mov	r3, r1
 80079c4:	813b      	strh	r3, [r7, #8]
 80079c6:	4613      	mov	r3, r2
 80079c8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80079d0:	b2db      	uxtb	r3, r3
 80079d2:	2b20      	cmp	r3, #32
 80079d4:	f040 80f9 	bne.w	8007bca <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80079d8:	6a3b      	ldr	r3, [r7, #32]
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d002      	beq.n	80079e4 <HAL_I2C_Mem_Write+0x34>
 80079de:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d105      	bne.n	80079f0 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80079ea:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80079ec:	2301      	movs	r3, #1
 80079ee:	e0ed      	b.n	8007bcc <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80079f6:	2b01      	cmp	r3, #1
 80079f8:	d101      	bne.n	80079fe <HAL_I2C_Mem_Write+0x4e>
 80079fa:	2302      	movs	r3, #2
 80079fc:	e0e6      	b.n	8007bcc <HAL_I2C_Mem_Write+0x21c>
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	2201      	movs	r2, #1
 8007a02:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8007a06:	f7fd f861 	bl	8004acc <HAL_GetTick>
 8007a0a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8007a0c:	697b      	ldr	r3, [r7, #20]
 8007a0e:	9300      	str	r3, [sp, #0]
 8007a10:	2319      	movs	r3, #25
 8007a12:	2201      	movs	r2, #1
 8007a14:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8007a18:	68f8      	ldr	r0, [r7, #12]
 8007a1a:	f000 f955 	bl	8007cc8 <I2C_WaitOnFlagUntilTimeout>
 8007a1e:	4603      	mov	r3, r0
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	d001      	beq.n	8007a28 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8007a24:	2301      	movs	r3, #1
 8007a26:	e0d1      	b.n	8007bcc <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	2221      	movs	r2, #33	@ 0x21
 8007a2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	2240      	movs	r2, #64	@ 0x40
 8007a34:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	2200      	movs	r2, #0
 8007a3c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	6a3a      	ldr	r2, [r7, #32]
 8007a42:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8007a48:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	2200      	movs	r2, #0
 8007a4e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007a50:	88f8      	ldrh	r0, [r7, #6]
 8007a52:	893a      	ldrh	r2, [r7, #8]
 8007a54:	8979      	ldrh	r1, [r7, #10]
 8007a56:	697b      	ldr	r3, [r7, #20]
 8007a58:	9301      	str	r3, [sp, #4]
 8007a5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a5c:	9300      	str	r3, [sp, #0]
 8007a5e:	4603      	mov	r3, r0
 8007a60:	68f8      	ldr	r0, [r7, #12]
 8007a62:	f000 f8b9 	bl	8007bd8 <I2C_RequestMemoryWrite>
 8007a66:	4603      	mov	r3, r0
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	d005      	beq.n	8007a78 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	2200      	movs	r2, #0
 8007a70:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8007a74:	2301      	movs	r3, #1
 8007a76:	e0a9      	b.n	8007bcc <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007a7c:	b29b      	uxth	r3, r3
 8007a7e:	2bff      	cmp	r3, #255	@ 0xff
 8007a80:	d90e      	bls.n	8007aa0 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	22ff      	movs	r2, #255	@ 0xff
 8007a86:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007a8c:	b2da      	uxtb	r2, r3
 8007a8e:	8979      	ldrh	r1, [r7, #10]
 8007a90:	2300      	movs	r3, #0
 8007a92:	9300      	str	r3, [sp, #0]
 8007a94:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007a98:	68f8      	ldr	r0, [r7, #12]
 8007a9a:	f000 fb65 	bl	8008168 <I2C_TransferConfig>
 8007a9e:	e00f      	b.n	8007ac0 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007aa4:	b29a      	uxth	r2, r3
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007aae:	b2da      	uxtb	r2, r3
 8007ab0:	8979      	ldrh	r1, [r7, #10]
 8007ab2:	2300      	movs	r3, #0
 8007ab4:	9300      	str	r3, [sp, #0]
 8007ab6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007aba:	68f8      	ldr	r0, [r7, #12]
 8007abc:	f000 fb54 	bl	8008168 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007ac0:	697a      	ldr	r2, [r7, #20]
 8007ac2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007ac4:	68f8      	ldr	r0, [r7, #12]
 8007ac6:	f000 f958 	bl	8007d7a <I2C_WaitOnTXISFlagUntilTimeout>
 8007aca:	4603      	mov	r3, r0
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	d001      	beq.n	8007ad4 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8007ad0:	2301      	movs	r3, #1
 8007ad2:	e07b      	b.n	8007bcc <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ad8:	781a      	ldrb	r2, [r3, #0]
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ae4:	1c5a      	adds	r2, r3, #1
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007aee:	b29b      	uxth	r3, r3
 8007af0:	3b01      	subs	r3, #1
 8007af2:	b29a      	uxth	r2, r3
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007afc:	3b01      	subs	r3, #1
 8007afe:	b29a      	uxth	r2, r3
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007b08:	b29b      	uxth	r3, r3
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	d034      	beq.n	8007b78 <HAL_I2C_Mem_Write+0x1c8>
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	d130      	bne.n	8007b78 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8007b16:	697b      	ldr	r3, [r7, #20]
 8007b18:	9300      	str	r3, [sp, #0]
 8007b1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b1c:	2200      	movs	r2, #0
 8007b1e:	2180      	movs	r1, #128	@ 0x80
 8007b20:	68f8      	ldr	r0, [r7, #12]
 8007b22:	f000 f8d1 	bl	8007cc8 <I2C_WaitOnFlagUntilTimeout>
 8007b26:	4603      	mov	r3, r0
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d001      	beq.n	8007b30 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8007b2c:	2301      	movs	r3, #1
 8007b2e:	e04d      	b.n	8007bcc <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007b34:	b29b      	uxth	r3, r3
 8007b36:	2bff      	cmp	r3, #255	@ 0xff
 8007b38:	d90e      	bls.n	8007b58 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	22ff      	movs	r2, #255	@ 0xff
 8007b3e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007b44:	b2da      	uxtb	r2, r3
 8007b46:	8979      	ldrh	r1, [r7, #10]
 8007b48:	2300      	movs	r3, #0
 8007b4a:	9300      	str	r3, [sp, #0]
 8007b4c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007b50:	68f8      	ldr	r0, [r7, #12]
 8007b52:	f000 fb09 	bl	8008168 <I2C_TransferConfig>
 8007b56:	e00f      	b.n	8007b78 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007b5c:	b29a      	uxth	r2, r3
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007b66:	b2da      	uxtb	r2, r3
 8007b68:	8979      	ldrh	r1, [r7, #10]
 8007b6a:	2300      	movs	r3, #0
 8007b6c:	9300      	str	r3, [sp, #0]
 8007b6e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007b72:	68f8      	ldr	r0, [r7, #12]
 8007b74:	f000 faf8 	bl	8008168 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007b7c:	b29b      	uxth	r3, r3
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d19e      	bne.n	8007ac0 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007b82:	697a      	ldr	r2, [r7, #20]
 8007b84:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007b86:	68f8      	ldr	r0, [r7, #12]
 8007b88:	f000 f93e 	bl	8007e08 <I2C_WaitOnSTOPFlagUntilTimeout>
 8007b8c:	4603      	mov	r3, r0
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d001      	beq.n	8007b96 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8007b92:	2301      	movs	r3, #1
 8007b94:	e01a      	b.n	8007bcc <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	2220      	movs	r2, #32
 8007b9c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	6859      	ldr	r1, [r3, #4]
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	681a      	ldr	r2, [r3, #0]
 8007ba8:	4b0a      	ldr	r3, [pc, #40]	@ (8007bd4 <HAL_I2C_Mem_Write+0x224>)
 8007baa:	400b      	ands	r3, r1
 8007bac:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	2220      	movs	r2, #32
 8007bb2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	2200      	movs	r2, #0
 8007bba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	2200      	movs	r2, #0
 8007bc2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007bc6:	2300      	movs	r3, #0
 8007bc8:	e000      	b.n	8007bcc <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8007bca:	2302      	movs	r3, #2
  }
}
 8007bcc:	4618      	mov	r0, r3
 8007bce:	3718      	adds	r7, #24
 8007bd0:	46bd      	mov	sp, r7
 8007bd2:	bd80      	pop	{r7, pc}
 8007bd4:	fe00e800 	.word	0xfe00e800

08007bd8 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8007bd8:	b580      	push	{r7, lr}
 8007bda:	b086      	sub	sp, #24
 8007bdc:	af02      	add	r7, sp, #8
 8007bde:	60f8      	str	r0, [r7, #12]
 8007be0:	4608      	mov	r0, r1
 8007be2:	4611      	mov	r1, r2
 8007be4:	461a      	mov	r2, r3
 8007be6:	4603      	mov	r3, r0
 8007be8:	817b      	strh	r3, [r7, #10]
 8007bea:	460b      	mov	r3, r1
 8007bec:	813b      	strh	r3, [r7, #8]
 8007bee:	4613      	mov	r3, r2
 8007bf0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8007bf2:	88fb      	ldrh	r3, [r7, #6]
 8007bf4:	b2da      	uxtb	r2, r3
 8007bf6:	8979      	ldrh	r1, [r7, #10]
 8007bf8:	4b20      	ldr	r3, [pc, #128]	@ (8007c7c <I2C_RequestMemoryWrite+0xa4>)
 8007bfa:	9300      	str	r3, [sp, #0]
 8007bfc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007c00:	68f8      	ldr	r0, [r7, #12]
 8007c02:	f000 fab1 	bl	8008168 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007c06:	69fa      	ldr	r2, [r7, #28]
 8007c08:	69b9      	ldr	r1, [r7, #24]
 8007c0a:	68f8      	ldr	r0, [r7, #12]
 8007c0c:	f000 f8b5 	bl	8007d7a <I2C_WaitOnTXISFlagUntilTimeout>
 8007c10:	4603      	mov	r3, r0
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d001      	beq.n	8007c1a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8007c16:	2301      	movs	r3, #1
 8007c18:	e02c      	b.n	8007c74 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007c1a:	88fb      	ldrh	r3, [r7, #6]
 8007c1c:	2b01      	cmp	r3, #1
 8007c1e:	d105      	bne.n	8007c2c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007c20:	893b      	ldrh	r3, [r7, #8]
 8007c22:	b2da      	uxtb	r2, r3
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	629a      	str	r2, [r3, #40]	@ 0x28
 8007c2a:	e015      	b.n	8007c58 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8007c2c:	893b      	ldrh	r3, [r7, #8]
 8007c2e:	0a1b      	lsrs	r3, r3, #8
 8007c30:	b29b      	uxth	r3, r3
 8007c32:	b2da      	uxtb	r2, r3
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007c3a:	69fa      	ldr	r2, [r7, #28]
 8007c3c:	69b9      	ldr	r1, [r7, #24]
 8007c3e:	68f8      	ldr	r0, [r7, #12]
 8007c40:	f000 f89b 	bl	8007d7a <I2C_WaitOnTXISFlagUntilTimeout>
 8007c44:	4603      	mov	r3, r0
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d001      	beq.n	8007c4e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8007c4a:	2301      	movs	r3, #1
 8007c4c:	e012      	b.n	8007c74 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007c4e:	893b      	ldrh	r3, [r7, #8]
 8007c50:	b2da      	uxtb	r2, r3
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8007c58:	69fb      	ldr	r3, [r7, #28]
 8007c5a:	9300      	str	r3, [sp, #0]
 8007c5c:	69bb      	ldr	r3, [r7, #24]
 8007c5e:	2200      	movs	r2, #0
 8007c60:	2180      	movs	r1, #128	@ 0x80
 8007c62:	68f8      	ldr	r0, [r7, #12]
 8007c64:	f000 f830 	bl	8007cc8 <I2C_WaitOnFlagUntilTimeout>
 8007c68:	4603      	mov	r3, r0
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d001      	beq.n	8007c72 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8007c6e:	2301      	movs	r3, #1
 8007c70:	e000      	b.n	8007c74 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8007c72:	2300      	movs	r3, #0
}
 8007c74:	4618      	mov	r0, r3
 8007c76:	3710      	adds	r7, #16
 8007c78:	46bd      	mov	sp, r7
 8007c7a:	bd80      	pop	{r7, pc}
 8007c7c:	80002000 	.word	0x80002000

08007c80 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8007c80:	b480      	push	{r7}
 8007c82:	b083      	sub	sp, #12
 8007c84:	af00      	add	r7, sp, #0
 8007c86:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	699b      	ldr	r3, [r3, #24]
 8007c8e:	f003 0302 	and.w	r3, r3, #2
 8007c92:	2b02      	cmp	r3, #2
 8007c94:	d103      	bne.n	8007c9e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	2200      	movs	r2, #0
 8007c9c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	699b      	ldr	r3, [r3, #24]
 8007ca4:	f003 0301 	and.w	r3, r3, #1
 8007ca8:	2b01      	cmp	r3, #1
 8007caa:	d007      	beq.n	8007cbc <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	699a      	ldr	r2, [r3, #24]
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	f042 0201 	orr.w	r2, r2, #1
 8007cba:	619a      	str	r2, [r3, #24]
  }
}
 8007cbc:	bf00      	nop
 8007cbe:	370c      	adds	r7, #12
 8007cc0:	46bd      	mov	sp, r7
 8007cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cc6:	4770      	bx	lr

08007cc8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8007cc8:	b580      	push	{r7, lr}
 8007cca:	b084      	sub	sp, #16
 8007ccc:	af00      	add	r7, sp, #0
 8007cce:	60f8      	str	r0, [r7, #12]
 8007cd0:	60b9      	str	r1, [r7, #8]
 8007cd2:	603b      	str	r3, [r7, #0]
 8007cd4:	4613      	mov	r3, r2
 8007cd6:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007cd8:	e03b      	b.n	8007d52 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007cda:	69ba      	ldr	r2, [r7, #24]
 8007cdc:	6839      	ldr	r1, [r7, #0]
 8007cde:	68f8      	ldr	r0, [r7, #12]
 8007ce0:	f000 f962 	bl	8007fa8 <I2C_IsErrorOccurred>
 8007ce4:	4603      	mov	r3, r0
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	d001      	beq.n	8007cee <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8007cea:	2301      	movs	r3, #1
 8007cec:	e041      	b.n	8007d72 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007cee:	683b      	ldr	r3, [r7, #0]
 8007cf0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007cf4:	d02d      	beq.n	8007d52 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007cf6:	f7fc fee9 	bl	8004acc <HAL_GetTick>
 8007cfa:	4602      	mov	r2, r0
 8007cfc:	69bb      	ldr	r3, [r7, #24]
 8007cfe:	1ad3      	subs	r3, r2, r3
 8007d00:	683a      	ldr	r2, [r7, #0]
 8007d02:	429a      	cmp	r2, r3
 8007d04:	d302      	bcc.n	8007d0c <I2C_WaitOnFlagUntilTimeout+0x44>
 8007d06:	683b      	ldr	r3, [r7, #0]
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	d122      	bne.n	8007d52 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	699a      	ldr	r2, [r3, #24]
 8007d12:	68bb      	ldr	r3, [r7, #8]
 8007d14:	4013      	ands	r3, r2
 8007d16:	68ba      	ldr	r2, [r7, #8]
 8007d18:	429a      	cmp	r2, r3
 8007d1a:	bf0c      	ite	eq
 8007d1c:	2301      	moveq	r3, #1
 8007d1e:	2300      	movne	r3, #0
 8007d20:	b2db      	uxtb	r3, r3
 8007d22:	461a      	mov	r2, r3
 8007d24:	79fb      	ldrb	r3, [r7, #7]
 8007d26:	429a      	cmp	r2, r3
 8007d28:	d113      	bne.n	8007d52 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007d2e:	f043 0220 	orr.w	r2, r3, #32
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	2220      	movs	r2, #32
 8007d3a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	2200      	movs	r2, #0
 8007d42:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	2200      	movs	r2, #0
 8007d4a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8007d4e:	2301      	movs	r3, #1
 8007d50:	e00f      	b.n	8007d72 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	699a      	ldr	r2, [r3, #24]
 8007d58:	68bb      	ldr	r3, [r7, #8]
 8007d5a:	4013      	ands	r3, r2
 8007d5c:	68ba      	ldr	r2, [r7, #8]
 8007d5e:	429a      	cmp	r2, r3
 8007d60:	bf0c      	ite	eq
 8007d62:	2301      	moveq	r3, #1
 8007d64:	2300      	movne	r3, #0
 8007d66:	b2db      	uxtb	r3, r3
 8007d68:	461a      	mov	r2, r3
 8007d6a:	79fb      	ldrb	r3, [r7, #7]
 8007d6c:	429a      	cmp	r2, r3
 8007d6e:	d0b4      	beq.n	8007cda <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007d70:	2300      	movs	r3, #0
}
 8007d72:	4618      	mov	r0, r3
 8007d74:	3710      	adds	r7, #16
 8007d76:	46bd      	mov	sp, r7
 8007d78:	bd80      	pop	{r7, pc}

08007d7a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8007d7a:	b580      	push	{r7, lr}
 8007d7c:	b084      	sub	sp, #16
 8007d7e:	af00      	add	r7, sp, #0
 8007d80:	60f8      	str	r0, [r7, #12]
 8007d82:	60b9      	str	r1, [r7, #8]
 8007d84:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8007d86:	e033      	b.n	8007df0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007d88:	687a      	ldr	r2, [r7, #4]
 8007d8a:	68b9      	ldr	r1, [r7, #8]
 8007d8c:	68f8      	ldr	r0, [r7, #12]
 8007d8e:	f000 f90b 	bl	8007fa8 <I2C_IsErrorOccurred>
 8007d92:	4603      	mov	r3, r0
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	d001      	beq.n	8007d9c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007d98:	2301      	movs	r3, #1
 8007d9a:	e031      	b.n	8007e00 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007d9c:	68bb      	ldr	r3, [r7, #8]
 8007d9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007da2:	d025      	beq.n	8007df0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007da4:	f7fc fe92 	bl	8004acc <HAL_GetTick>
 8007da8:	4602      	mov	r2, r0
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	1ad3      	subs	r3, r2, r3
 8007dae:	68ba      	ldr	r2, [r7, #8]
 8007db0:	429a      	cmp	r2, r3
 8007db2:	d302      	bcc.n	8007dba <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8007db4:	68bb      	ldr	r3, [r7, #8]
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	d11a      	bne.n	8007df0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	699b      	ldr	r3, [r3, #24]
 8007dc0:	f003 0302 	and.w	r3, r3, #2
 8007dc4:	2b02      	cmp	r3, #2
 8007dc6:	d013      	beq.n	8007df0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007dcc:	f043 0220 	orr.w	r2, r3, #32
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	2220      	movs	r2, #32
 8007dd8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	2200      	movs	r2, #0
 8007de0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	2200      	movs	r2, #0
 8007de8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8007dec:	2301      	movs	r3, #1
 8007dee:	e007      	b.n	8007e00 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	699b      	ldr	r3, [r3, #24]
 8007df6:	f003 0302 	and.w	r3, r3, #2
 8007dfa:	2b02      	cmp	r3, #2
 8007dfc:	d1c4      	bne.n	8007d88 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8007dfe:	2300      	movs	r3, #0
}
 8007e00:	4618      	mov	r0, r3
 8007e02:	3710      	adds	r7, #16
 8007e04:	46bd      	mov	sp, r7
 8007e06:	bd80      	pop	{r7, pc}

08007e08 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8007e08:	b580      	push	{r7, lr}
 8007e0a:	b084      	sub	sp, #16
 8007e0c:	af00      	add	r7, sp, #0
 8007e0e:	60f8      	str	r0, [r7, #12]
 8007e10:	60b9      	str	r1, [r7, #8]
 8007e12:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007e14:	e02f      	b.n	8007e76 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007e16:	687a      	ldr	r2, [r7, #4]
 8007e18:	68b9      	ldr	r1, [r7, #8]
 8007e1a:	68f8      	ldr	r0, [r7, #12]
 8007e1c:	f000 f8c4 	bl	8007fa8 <I2C_IsErrorOccurred>
 8007e20:	4603      	mov	r3, r0
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d001      	beq.n	8007e2a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007e26:	2301      	movs	r3, #1
 8007e28:	e02d      	b.n	8007e86 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007e2a:	f7fc fe4f 	bl	8004acc <HAL_GetTick>
 8007e2e:	4602      	mov	r2, r0
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	1ad3      	subs	r3, r2, r3
 8007e34:	68ba      	ldr	r2, [r7, #8]
 8007e36:	429a      	cmp	r2, r3
 8007e38:	d302      	bcc.n	8007e40 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8007e3a:	68bb      	ldr	r3, [r7, #8]
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	d11a      	bne.n	8007e76 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	699b      	ldr	r3, [r3, #24]
 8007e46:	f003 0320 	and.w	r3, r3, #32
 8007e4a:	2b20      	cmp	r3, #32
 8007e4c:	d013      	beq.n	8007e76 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007e52:	f043 0220 	orr.w	r2, r3, #32
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	2220      	movs	r2, #32
 8007e5e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	2200      	movs	r2, #0
 8007e66:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	2200      	movs	r2, #0
 8007e6e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8007e72:	2301      	movs	r3, #1
 8007e74:	e007      	b.n	8007e86 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	699b      	ldr	r3, [r3, #24]
 8007e7c:	f003 0320 	and.w	r3, r3, #32
 8007e80:	2b20      	cmp	r3, #32
 8007e82:	d1c8      	bne.n	8007e16 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007e84:	2300      	movs	r3, #0
}
 8007e86:	4618      	mov	r0, r3
 8007e88:	3710      	adds	r7, #16
 8007e8a:	46bd      	mov	sp, r7
 8007e8c:	bd80      	pop	{r7, pc}
	...

08007e90 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8007e90:	b580      	push	{r7, lr}
 8007e92:	b086      	sub	sp, #24
 8007e94:	af00      	add	r7, sp, #0
 8007e96:	60f8      	str	r0, [r7, #12]
 8007e98:	60b9      	str	r1, [r7, #8]
 8007e9a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007e9c:	2300      	movs	r3, #0
 8007e9e:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8007ea0:	e071      	b.n	8007f86 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007ea2:	687a      	ldr	r2, [r7, #4]
 8007ea4:	68b9      	ldr	r1, [r7, #8]
 8007ea6:	68f8      	ldr	r0, [r7, #12]
 8007ea8:	f000 f87e 	bl	8007fa8 <I2C_IsErrorOccurred>
 8007eac:	4603      	mov	r3, r0
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	d001      	beq.n	8007eb6 <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 8007eb2:	2301      	movs	r3, #1
 8007eb4:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	699b      	ldr	r3, [r3, #24]
 8007ebc:	f003 0320 	and.w	r3, r3, #32
 8007ec0:	2b20      	cmp	r3, #32
 8007ec2:	d13b      	bne.n	8007f3c <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 8007ec4:	7dfb      	ldrb	r3, [r7, #23]
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d138      	bne.n	8007f3c <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	699b      	ldr	r3, [r3, #24]
 8007ed0:	f003 0304 	and.w	r3, r3, #4
 8007ed4:	2b04      	cmp	r3, #4
 8007ed6:	d105      	bne.n	8007ee4 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d001      	beq.n	8007ee4 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8007ee0:	2300      	movs	r3, #0
 8007ee2:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	699b      	ldr	r3, [r3, #24]
 8007eea:	f003 0310 	and.w	r3, r3, #16
 8007eee:	2b10      	cmp	r3, #16
 8007ef0:	d121      	bne.n	8007f36 <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	2210      	movs	r2, #16
 8007ef8:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	2204      	movs	r2, #4
 8007efe:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	2220      	movs	r2, #32
 8007f06:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	6859      	ldr	r1, [r3, #4]
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	681a      	ldr	r2, [r3, #0]
 8007f12:	4b24      	ldr	r3, [pc, #144]	@ (8007fa4 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 8007f14:	400b      	ands	r3, r1
 8007f16:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	2220      	movs	r2, #32
 8007f1c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	2200      	movs	r2, #0
 8007f24:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	2200      	movs	r2, #0
 8007f2c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8007f30:	2301      	movs	r3, #1
 8007f32:	75fb      	strb	r3, [r7, #23]
 8007f34:	e002      	b.n	8007f3c <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	2200      	movs	r2, #0
 8007f3a:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8007f3c:	f7fc fdc6 	bl	8004acc <HAL_GetTick>
 8007f40:	4602      	mov	r2, r0
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	1ad3      	subs	r3, r2, r3
 8007f46:	68ba      	ldr	r2, [r7, #8]
 8007f48:	429a      	cmp	r2, r3
 8007f4a:	d302      	bcc.n	8007f52 <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 8007f4c:	68bb      	ldr	r3, [r7, #8]
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	d119      	bne.n	8007f86 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 8007f52:	7dfb      	ldrb	r3, [r7, #23]
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	d116      	bne.n	8007f86 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	699b      	ldr	r3, [r3, #24]
 8007f5e:	f003 0304 	and.w	r3, r3, #4
 8007f62:	2b04      	cmp	r3, #4
 8007f64:	d00f      	beq.n	8007f86 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007f6a:	f043 0220 	orr.w	r2, r3, #32
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	2220      	movs	r2, #32
 8007f76:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	2200      	movs	r2, #0
 8007f7e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8007f82:	2301      	movs	r3, #1
 8007f84:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	699b      	ldr	r3, [r3, #24]
 8007f8c:	f003 0304 	and.w	r3, r3, #4
 8007f90:	2b04      	cmp	r3, #4
 8007f92:	d002      	beq.n	8007f9a <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 8007f94:	7dfb      	ldrb	r3, [r7, #23]
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d083      	beq.n	8007ea2 <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 8007f9a:	7dfb      	ldrb	r3, [r7, #23]
}
 8007f9c:	4618      	mov	r0, r3
 8007f9e:	3718      	adds	r7, #24
 8007fa0:	46bd      	mov	sp, r7
 8007fa2:	bd80      	pop	{r7, pc}
 8007fa4:	fe00e800 	.word	0xfe00e800

08007fa8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007fa8:	b580      	push	{r7, lr}
 8007faa:	b08a      	sub	sp, #40	@ 0x28
 8007fac:	af00      	add	r7, sp, #0
 8007fae:	60f8      	str	r0, [r7, #12]
 8007fb0:	60b9      	str	r1, [r7, #8]
 8007fb2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007fb4:	2300      	movs	r3, #0
 8007fb6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	699b      	ldr	r3, [r3, #24]
 8007fc0:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8007fc2:	2300      	movs	r3, #0
 8007fc4:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8007fca:	69bb      	ldr	r3, [r7, #24]
 8007fcc:	f003 0310 	and.w	r3, r3, #16
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	d068      	beq.n	80080a6 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	2210      	movs	r2, #16
 8007fda:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8007fdc:	e049      	b.n	8008072 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8007fde:	68bb      	ldr	r3, [r7, #8]
 8007fe0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007fe4:	d045      	beq.n	8008072 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8007fe6:	f7fc fd71 	bl	8004acc <HAL_GetTick>
 8007fea:	4602      	mov	r2, r0
 8007fec:	69fb      	ldr	r3, [r7, #28]
 8007fee:	1ad3      	subs	r3, r2, r3
 8007ff0:	68ba      	ldr	r2, [r7, #8]
 8007ff2:	429a      	cmp	r2, r3
 8007ff4:	d302      	bcc.n	8007ffc <I2C_IsErrorOccurred+0x54>
 8007ff6:	68bb      	ldr	r3, [r7, #8]
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	d13a      	bne.n	8008072 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	685b      	ldr	r3, [r3, #4]
 8008002:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008006:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800800e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	699b      	ldr	r3, [r3, #24]
 8008016:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800801a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800801e:	d121      	bne.n	8008064 <I2C_IsErrorOccurred+0xbc>
 8008020:	697b      	ldr	r3, [r7, #20]
 8008022:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008026:	d01d      	beq.n	8008064 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8008028:	7cfb      	ldrb	r3, [r7, #19]
 800802a:	2b20      	cmp	r3, #32
 800802c:	d01a      	beq.n	8008064 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	685a      	ldr	r2, [r3, #4]
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800803c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800803e:	f7fc fd45 	bl	8004acc <HAL_GetTick>
 8008042:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008044:	e00e      	b.n	8008064 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8008046:	f7fc fd41 	bl	8004acc <HAL_GetTick>
 800804a:	4602      	mov	r2, r0
 800804c:	69fb      	ldr	r3, [r7, #28]
 800804e:	1ad3      	subs	r3, r2, r3
 8008050:	2b19      	cmp	r3, #25
 8008052:	d907      	bls.n	8008064 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8008054:	6a3b      	ldr	r3, [r7, #32]
 8008056:	f043 0320 	orr.w	r3, r3, #32
 800805a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800805c:	2301      	movs	r3, #1
 800805e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8008062:	e006      	b.n	8008072 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	699b      	ldr	r3, [r3, #24]
 800806a:	f003 0320 	and.w	r3, r3, #32
 800806e:	2b20      	cmp	r3, #32
 8008070:	d1e9      	bne.n	8008046 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8008072:	68fb      	ldr	r3, [r7, #12]
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	699b      	ldr	r3, [r3, #24]
 8008078:	f003 0320 	and.w	r3, r3, #32
 800807c:	2b20      	cmp	r3, #32
 800807e:	d003      	beq.n	8008088 <I2C_IsErrorOccurred+0xe0>
 8008080:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008084:	2b00      	cmp	r3, #0
 8008086:	d0aa      	beq.n	8007fde <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8008088:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800808c:	2b00      	cmp	r3, #0
 800808e:	d103      	bne.n	8008098 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008090:	68fb      	ldr	r3, [r7, #12]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	2220      	movs	r2, #32
 8008096:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8008098:	6a3b      	ldr	r3, [r7, #32]
 800809a:	f043 0304 	orr.w	r3, r3, #4
 800809e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80080a0:	2301      	movs	r3, #1
 80080a2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	699b      	ldr	r3, [r3, #24]
 80080ac:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80080ae:	69bb      	ldr	r3, [r7, #24]
 80080b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80080b4:	2b00      	cmp	r3, #0
 80080b6:	d00b      	beq.n	80080d0 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80080b8:	6a3b      	ldr	r3, [r7, #32]
 80080ba:	f043 0301 	orr.w	r3, r3, #1
 80080be:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80080c8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80080ca:	2301      	movs	r3, #1
 80080cc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80080d0:	69bb      	ldr	r3, [r7, #24]
 80080d2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d00b      	beq.n	80080f2 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80080da:	6a3b      	ldr	r3, [r7, #32]
 80080dc:	f043 0308 	orr.w	r3, r3, #8
 80080e0:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80080ea:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80080ec:	2301      	movs	r3, #1
 80080ee:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80080f2:	69bb      	ldr	r3, [r7, #24]
 80080f4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80080f8:	2b00      	cmp	r3, #0
 80080fa:	d00b      	beq.n	8008114 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80080fc:	6a3b      	ldr	r3, [r7, #32]
 80080fe:	f043 0302 	orr.w	r3, r3, #2
 8008102:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800810c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800810e:	2301      	movs	r3, #1
 8008110:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8008114:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008118:	2b00      	cmp	r3, #0
 800811a:	d01c      	beq.n	8008156 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800811c:	68f8      	ldr	r0, [r7, #12]
 800811e:	f7ff fdaf 	bl	8007c80 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	6859      	ldr	r1, [r3, #4]
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	681a      	ldr	r2, [r3, #0]
 800812c:	4b0d      	ldr	r3, [pc, #52]	@ (8008164 <I2C_IsErrorOccurred+0x1bc>)
 800812e:	400b      	ands	r3, r1
 8008130:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008136:	6a3b      	ldr	r3, [r7, #32]
 8008138:	431a      	orrs	r2, r3
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	2220      	movs	r2, #32
 8008142:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8008146:	68fb      	ldr	r3, [r7, #12]
 8008148:	2200      	movs	r2, #0
 800814a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	2200      	movs	r2, #0
 8008152:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8008156:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800815a:	4618      	mov	r0, r3
 800815c:	3728      	adds	r7, #40	@ 0x28
 800815e:	46bd      	mov	sp, r7
 8008160:	bd80      	pop	{r7, pc}
 8008162:	bf00      	nop
 8008164:	fe00e800 	.word	0xfe00e800

08008168 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8008168:	b480      	push	{r7}
 800816a:	b087      	sub	sp, #28
 800816c:	af00      	add	r7, sp, #0
 800816e:	60f8      	str	r0, [r7, #12]
 8008170:	607b      	str	r3, [r7, #4]
 8008172:	460b      	mov	r3, r1
 8008174:	817b      	strh	r3, [r7, #10]
 8008176:	4613      	mov	r3, r2
 8008178:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800817a:	897b      	ldrh	r3, [r7, #10]
 800817c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8008180:	7a7b      	ldrb	r3, [r7, #9]
 8008182:	041b      	lsls	r3, r3, #16
 8008184:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8008188:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800818e:	6a3b      	ldr	r3, [r7, #32]
 8008190:	4313      	orrs	r3, r2
 8008192:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008196:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	685a      	ldr	r2, [r3, #4]
 800819e:	6a3b      	ldr	r3, [r7, #32]
 80081a0:	0d5b      	lsrs	r3, r3, #21
 80081a2:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80081a6:	4b08      	ldr	r3, [pc, #32]	@ (80081c8 <I2C_TransferConfig+0x60>)
 80081a8:	430b      	orrs	r3, r1
 80081aa:	43db      	mvns	r3, r3
 80081ac:	ea02 0103 	and.w	r1, r2, r3
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	697a      	ldr	r2, [r7, #20]
 80081b6:	430a      	orrs	r2, r1
 80081b8:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80081ba:	bf00      	nop
 80081bc:	371c      	adds	r7, #28
 80081be:	46bd      	mov	sp, r7
 80081c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081c4:	4770      	bx	lr
 80081c6:	bf00      	nop
 80081c8:	03ff63ff 	.word	0x03ff63ff

080081cc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80081cc:	b480      	push	{r7}
 80081ce:	b083      	sub	sp, #12
 80081d0:	af00      	add	r7, sp, #0
 80081d2:	6078      	str	r0, [r7, #4]
 80081d4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80081dc:	b2db      	uxtb	r3, r3
 80081de:	2b20      	cmp	r3, #32
 80081e0:	d138      	bne.n	8008254 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80081e8:	2b01      	cmp	r3, #1
 80081ea:	d101      	bne.n	80081f0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80081ec:	2302      	movs	r3, #2
 80081ee:	e032      	b.n	8008256 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	2201      	movs	r2, #1
 80081f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	2224      	movs	r2, #36	@ 0x24
 80081fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	681a      	ldr	r2, [r3, #0]
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	f022 0201 	bic.w	r2, r2, #1
 800820e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	681a      	ldr	r2, [r3, #0]
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800821e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	6819      	ldr	r1, [r3, #0]
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	683a      	ldr	r2, [r7, #0]
 800822c:	430a      	orrs	r2, r1
 800822e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	681a      	ldr	r2, [r3, #0]
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	f042 0201 	orr.w	r2, r2, #1
 800823e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	2220      	movs	r2, #32
 8008244:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	2200      	movs	r2, #0
 800824c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8008250:	2300      	movs	r3, #0
 8008252:	e000      	b.n	8008256 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8008254:	2302      	movs	r3, #2
  }
}
 8008256:	4618      	mov	r0, r3
 8008258:	370c      	adds	r7, #12
 800825a:	46bd      	mov	sp, r7
 800825c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008260:	4770      	bx	lr

08008262 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8008262:	b480      	push	{r7}
 8008264:	b085      	sub	sp, #20
 8008266:	af00      	add	r7, sp, #0
 8008268:	6078      	str	r0, [r7, #4]
 800826a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008272:	b2db      	uxtb	r3, r3
 8008274:	2b20      	cmp	r3, #32
 8008276:	d139      	bne.n	80082ec <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800827e:	2b01      	cmp	r3, #1
 8008280:	d101      	bne.n	8008286 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8008282:	2302      	movs	r3, #2
 8008284:	e033      	b.n	80082ee <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	2201      	movs	r2, #1
 800828a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	2224      	movs	r2, #36	@ 0x24
 8008292:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	681a      	ldr	r2, [r3, #0]
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	f022 0201 	bic.w	r2, r2, #1
 80082a4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80082ae:	68fb      	ldr	r3, [r7, #12]
 80082b0:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80082b4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80082b6:	683b      	ldr	r3, [r7, #0]
 80082b8:	021b      	lsls	r3, r3, #8
 80082ba:	68fa      	ldr	r2, [r7, #12]
 80082bc:	4313      	orrs	r3, r2
 80082be:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	68fa      	ldr	r2, [r7, #12]
 80082c6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	681a      	ldr	r2, [r3, #0]
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	f042 0201 	orr.w	r2, r2, #1
 80082d6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	2220      	movs	r2, #32
 80082dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	2200      	movs	r2, #0
 80082e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80082e8:	2300      	movs	r3, #0
 80082ea:	e000      	b.n	80082ee <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80082ec:	2302      	movs	r3, #2
  }
}
 80082ee:	4618      	mov	r0, r3
 80082f0:	3714      	adds	r7, #20
 80082f2:	46bd      	mov	sp, r7
 80082f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082f8:	4770      	bx	lr

080082fa <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80082fa:	b580      	push	{r7, lr}
 80082fc:	b084      	sub	sp, #16
 80082fe:	af00      	add	r7, sp, #0
 8008300:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	2b00      	cmp	r3, #0
 8008306:	d101      	bne.n	800830c <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8008308:	2301      	movs	r3, #1
 800830a:	e0c0      	b.n	800848e <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 8008312:	b2db      	uxtb	r3, r3
 8008314:	2b00      	cmp	r3, #0
 8008316:	d106      	bne.n	8008326 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	2200      	movs	r2, #0
 800831c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8008320:	6878      	ldr	r0, [r7, #4]
 8008322:	f008 f827 	bl	8010374 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	2203      	movs	r2, #3
 800832a:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	4618      	mov	r0, r3
 8008334:	f004 fa87 	bl	800c846 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008338:	2300      	movs	r3, #0
 800833a:	73fb      	strb	r3, [r7, #15]
 800833c:	e03e      	b.n	80083bc <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800833e:	7bfa      	ldrb	r2, [r7, #15]
 8008340:	6879      	ldr	r1, [r7, #4]
 8008342:	4613      	mov	r3, r2
 8008344:	009b      	lsls	r3, r3, #2
 8008346:	4413      	add	r3, r2
 8008348:	00db      	lsls	r3, r3, #3
 800834a:	440b      	add	r3, r1
 800834c:	3311      	adds	r3, #17
 800834e:	2201      	movs	r2, #1
 8008350:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8008352:	7bfa      	ldrb	r2, [r7, #15]
 8008354:	6879      	ldr	r1, [r7, #4]
 8008356:	4613      	mov	r3, r2
 8008358:	009b      	lsls	r3, r3, #2
 800835a:	4413      	add	r3, r2
 800835c:	00db      	lsls	r3, r3, #3
 800835e:	440b      	add	r3, r1
 8008360:	3310      	adds	r3, #16
 8008362:	7bfa      	ldrb	r2, [r7, #15]
 8008364:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8008366:	7bfa      	ldrb	r2, [r7, #15]
 8008368:	6879      	ldr	r1, [r7, #4]
 800836a:	4613      	mov	r3, r2
 800836c:	009b      	lsls	r3, r3, #2
 800836e:	4413      	add	r3, r2
 8008370:	00db      	lsls	r3, r3, #3
 8008372:	440b      	add	r3, r1
 8008374:	3313      	adds	r3, #19
 8008376:	2200      	movs	r2, #0
 8008378:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800837a:	7bfa      	ldrb	r2, [r7, #15]
 800837c:	6879      	ldr	r1, [r7, #4]
 800837e:	4613      	mov	r3, r2
 8008380:	009b      	lsls	r3, r3, #2
 8008382:	4413      	add	r3, r2
 8008384:	00db      	lsls	r3, r3, #3
 8008386:	440b      	add	r3, r1
 8008388:	3320      	adds	r3, #32
 800838a:	2200      	movs	r2, #0
 800838c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800838e:	7bfa      	ldrb	r2, [r7, #15]
 8008390:	6879      	ldr	r1, [r7, #4]
 8008392:	4613      	mov	r3, r2
 8008394:	009b      	lsls	r3, r3, #2
 8008396:	4413      	add	r3, r2
 8008398:	00db      	lsls	r3, r3, #3
 800839a:	440b      	add	r3, r1
 800839c:	3324      	adds	r3, #36	@ 0x24
 800839e:	2200      	movs	r2, #0
 80083a0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80083a2:	7bfb      	ldrb	r3, [r7, #15]
 80083a4:	6879      	ldr	r1, [r7, #4]
 80083a6:	1c5a      	adds	r2, r3, #1
 80083a8:	4613      	mov	r3, r2
 80083aa:	009b      	lsls	r3, r3, #2
 80083ac:	4413      	add	r3, r2
 80083ae:	00db      	lsls	r3, r3, #3
 80083b0:	440b      	add	r3, r1
 80083b2:	2200      	movs	r2, #0
 80083b4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80083b6:	7bfb      	ldrb	r3, [r7, #15]
 80083b8:	3301      	adds	r3, #1
 80083ba:	73fb      	strb	r3, [r7, #15]
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	791b      	ldrb	r3, [r3, #4]
 80083c0:	7bfa      	ldrb	r2, [r7, #15]
 80083c2:	429a      	cmp	r2, r3
 80083c4:	d3bb      	bcc.n	800833e <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80083c6:	2300      	movs	r3, #0
 80083c8:	73fb      	strb	r3, [r7, #15]
 80083ca:	e044      	b.n	8008456 <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80083cc:	7bfa      	ldrb	r2, [r7, #15]
 80083ce:	6879      	ldr	r1, [r7, #4]
 80083d0:	4613      	mov	r3, r2
 80083d2:	009b      	lsls	r3, r3, #2
 80083d4:	4413      	add	r3, r2
 80083d6:	00db      	lsls	r3, r3, #3
 80083d8:	440b      	add	r3, r1
 80083da:	f203 1351 	addw	r3, r3, #337	@ 0x151
 80083de:	2200      	movs	r2, #0
 80083e0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80083e2:	7bfa      	ldrb	r2, [r7, #15]
 80083e4:	6879      	ldr	r1, [r7, #4]
 80083e6:	4613      	mov	r3, r2
 80083e8:	009b      	lsls	r3, r3, #2
 80083ea:	4413      	add	r3, r2
 80083ec:	00db      	lsls	r3, r3, #3
 80083ee:	440b      	add	r3, r1
 80083f0:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80083f4:	7bfa      	ldrb	r2, [r7, #15]
 80083f6:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80083f8:	7bfa      	ldrb	r2, [r7, #15]
 80083fa:	6879      	ldr	r1, [r7, #4]
 80083fc:	4613      	mov	r3, r2
 80083fe:	009b      	lsls	r3, r3, #2
 8008400:	4413      	add	r3, r2
 8008402:	00db      	lsls	r3, r3, #3
 8008404:	440b      	add	r3, r1
 8008406:	f203 1353 	addw	r3, r3, #339	@ 0x153
 800840a:	2200      	movs	r2, #0
 800840c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800840e:	7bfa      	ldrb	r2, [r7, #15]
 8008410:	6879      	ldr	r1, [r7, #4]
 8008412:	4613      	mov	r3, r2
 8008414:	009b      	lsls	r3, r3, #2
 8008416:	4413      	add	r3, r2
 8008418:	00db      	lsls	r3, r3, #3
 800841a:	440b      	add	r3, r1
 800841c:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8008420:	2200      	movs	r2, #0
 8008422:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8008424:	7bfa      	ldrb	r2, [r7, #15]
 8008426:	6879      	ldr	r1, [r7, #4]
 8008428:	4613      	mov	r3, r2
 800842a:	009b      	lsls	r3, r3, #2
 800842c:	4413      	add	r3, r2
 800842e:	00db      	lsls	r3, r3, #3
 8008430:	440b      	add	r3, r1
 8008432:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8008436:	2200      	movs	r2, #0
 8008438:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800843a:	7bfa      	ldrb	r2, [r7, #15]
 800843c:	6879      	ldr	r1, [r7, #4]
 800843e:	4613      	mov	r3, r2
 8008440:	009b      	lsls	r3, r3, #2
 8008442:	4413      	add	r3, r2
 8008444:	00db      	lsls	r3, r3, #3
 8008446:	440b      	add	r3, r1
 8008448:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 800844c:	2200      	movs	r2, #0
 800844e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008450:	7bfb      	ldrb	r3, [r7, #15]
 8008452:	3301      	adds	r3, #1
 8008454:	73fb      	strb	r3, [r7, #15]
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	791b      	ldrb	r3, [r3, #4]
 800845a:	7bfa      	ldrb	r2, [r7, #15]
 800845c:	429a      	cmp	r2, r3
 800845e:	d3b5      	bcc.n	80083cc <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	6818      	ldr	r0, [r3, #0]
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	3304      	adds	r3, #4
 8008468:	e893 0006 	ldmia.w	r3, {r1, r2}
 800846c:	f004 fa06 	bl	800c87c <USB_DevInit>

  hpcd->USB_Address = 0U;
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	2200      	movs	r2, #0
 8008474:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	2201      	movs	r2, #1
 800847a:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	7a9b      	ldrb	r3, [r3, #10]
 8008482:	2b01      	cmp	r3, #1
 8008484:	d102      	bne.n	800848c <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8008486:	6878      	ldr	r0, [r7, #4]
 8008488:	f001 fc0e 	bl	8009ca8 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 800848c:	2300      	movs	r3, #0
}
 800848e:	4618      	mov	r0, r3
 8008490:	3710      	adds	r7, #16
 8008492:	46bd      	mov	sp, r7
 8008494:	bd80      	pop	{r7, pc}

08008496 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8008496:	b580      	push	{r7, lr}
 8008498:	b082      	sub	sp, #8
 800849a:	af00      	add	r7, sp, #0
 800849c:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80084a4:	2b01      	cmp	r3, #1
 80084a6:	d101      	bne.n	80084ac <HAL_PCD_Start+0x16>
 80084a8:	2302      	movs	r3, #2
 80084aa:	e012      	b.n	80084d2 <HAL_PCD_Start+0x3c>
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	2201      	movs	r2, #1
 80084b0:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	4618      	mov	r0, r3
 80084ba:	f004 f9ad 	bl	800c818 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	4618      	mov	r0, r3
 80084c4:	f005 ff8a 	bl	800e3dc <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	2200      	movs	r2, #0
 80084cc:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80084d0:	2300      	movs	r3, #0
}
 80084d2:	4618      	mov	r0, r3
 80084d4:	3708      	adds	r7, #8
 80084d6:	46bd      	mov	sp, r7
 80084d8:	bd80      	pop	{r7, pc}

080084da <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80084da:	b580      	push	{r7, lr}
 80084dc:	b084      	sub	sp, #16
 80084de:	af00      	add	r7, sp, #0
 80084e0:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	4618      	mov	r0, r3
 80084e8:	f005 ff8f 	bl	800e40a <USB_ReadInterrupts>
 80084ec:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80084f4:	2b00      	cmp	r3, #0
 80084f6:	d003      	beq.n	8008500 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 80084f8:	6878      	ldr	r0, [r7, #4]
 80084fa:	f000 fb06 	bl	8008b0a <PCD_EP_ISR_Handler>

    return;
 80084fe:	e110      	b.n	8008722 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008506:	2b00      	cmp	r3, #0
 8008508:	d013      	beq.n	8008532 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8008512:	b29a      	uxth	r2, r3
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800851c:	b292      	uxth	r2, r2
 800851e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8008522:	6878      	ldr	r0, [r7, #4]
 8008524:	f007 ffb7 	bl	8010496 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8008528:	2100      	movs	r1, #0
 800852a:	6878      	ldr	r0, [r7, #4]
 800852c:	f000 f8fc 	bl	8008728 <HAL_PCD_SetAddress>

    return;
 8008530:	e0f7      	b.n	8008722 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008538:	2b00      	cmp	r3, #0
 800853a:	d00c      	beq.n	8008556 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8008544:	b29a      	uxth	r2, r3
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800854e:	b292      	uxth	r2, r2
 8008550:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8008554:	e0e5      	b.n	8008722 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800855c:	2b00      	cmp	r3, #0
 800855e:	d00c      	beq.n	800857a <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8008568:	b29a      	uxth	r2, r3
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008572:	b292      	uxth	r2, r2
 8008574:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8008578:	e0d3      	b.n	8008722 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008580:	2b00      	cmp	r3, #0
 8008582:	d034      	beq.n	80085ee <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800858c:	b29a      	uxth	r2, r3
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	f022 0204 	bic.w	r2, r2, #4
 8008596:	b292      	uxth	r2, r2
 8008598:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80085a4:	b29a      	uxth	r2, r3
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	f022 0208 	bic.w	r2, r2, #8
 80085ae:	b292      	uxth	r2, r2
 80085b0:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 80085ba:	2b01      	cmp	r3, #1
 80085bc:	d107      	bne.n	80085ce <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	2200      	movs	r2, #0
 80085c2:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80085c6:	2100      	movs	r1, #0
 80085c8:	6878      	ldr	r0, [r7, #4]
 80085ca:	f008 f957 	bl	801087c <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 80085ce:	6878      	ldr	r0, [r7, #4]
 80085d0:	f007 ff9a 	bl	8010508 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80085dc:	b29a      	uxth	r2, r3
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80085e6:	b292      	uxth	r2, r2
 80085e8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80085ec:	e099      	b.n	8008722 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	d027      	beq.n	8008648 <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8008600:	b29a      	uxth	r2, r3
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	f042 0208 	orr.w	r2, r2, #8
 800860a:	b292      	uxth	r2, r2
 800860c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8008618:	b29a      	uxth	r2, r3
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008622:	b292      	uxth	r2, r2
 8008624:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8008630:	b29a      	uxth	r2, r3
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	f042 0204 	orr.w	r2, r2, #4
 800863a:	b292      	uxth	r2, r2
 800863c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8008640:	6878      	ldr	r0, [r7, #4]
 8008642:	f007 ff47 	bl	80104d4 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8008646:	e06c      	b.n	8008722 <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8008648:	68fb      	ldr	r3, [r7, #12]
 800864a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800864e:	2b00      	cmp	r3, #0
 8008650:	d040      	beq.n	80086d4 <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800865a:	b29a      	uxth	r2, r3
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008664:	b292      	uxth	r2, r2
 8008666:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8008670:	2b00      	cmp	r3, #0
 8008672:	d12b      	bne.n	80086cc <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800867c:	b29a      	uxth	r2, r3
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	681b      	ldr	r3, [r3, #0]
 8008682:	f042 0204 	orr.w	r2, r2, #4
 8008686:	b292      	uxth	r2, r2
 8008688:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8008694:	b29a      	uxth	r2, r3
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	f042 0208 	orr.w	r2, r2, #8
 800869e:	b292      	uxth	r2, r2
 80086a0:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	2201      	movs	r2, #1
 80086a8:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 80086b4:	b29b      	uxth	r3, r3
 80086b6:	089b      	lsrs	r3, r3, #2
 80086b8:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 80086c2:	2101      	movs	r1, #1
 80086c4:	6878      	ldr	r0, [r7, #4]
 80086c6:	f008 f8d9 	bl	801087c <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 80086ca:	e02a      	b.n	8008722 <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 80086cc:	6878      	ldr	r0, [r7, #4]
 80086ce:	f007 ff01 	bl	80104d4 <HAL_PCD_SuspendCallback>
    return;
 80086d2:	e026      	b.n	8008722 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 80086d4:	68fb      	ldr	r3, [r7, #12]
 80086d6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80086da:	2b00      	cmp	r3, #0
 80086dc:	d00f      	beq.n	80086fe <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80086e6:	b29a      	uxth	r2, r3
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80086f0:	b292      	uxth	r2, r2
 80086f2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 80086f6:	6878      	ldr	r0, [r7, #4]
 80086f8:	f007 febf 	bl	801047a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 80086fc:	e011      	b.n	8008722 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 80086fe:	68fb      	ldr	r3, [r7, #12]
 8008700:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008704:	2b00      	cmp	r3, #0
 8008706:	d00c      	beq.n	8008722 <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	681b      	ldr	r3, [r3, #0]
 800870c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8008710:	b29a      	uxth	r2, r3
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800871a:	b292      	uxth	r2, r2
 800871c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8008720:	bf00      	nop
  }
}
 8008722:	3710      	adds	r7, #16
 8008724:	46bd      	mov	sp, r7
 8008726:	bd80      	pop	{r7, pc}

08008728 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8008728:	b580      	push	{r7, lr}
 800872a:	b082      	sub	sp, #8
 800872c:	af00      	add	r7, sp, #0
 800872e:	6078      	str	r0, [r7, #4]
 8008730:	460b      	mov	r3, r1
 8008732:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800873a:	2b01      	cmp	r3, #1
 800873c:	d101      	bne.n	8008742 <HAL_PCD_SetAddress+0x1a>
 800873e:	2302      	movs	r3, #2
 8008740:	e012      	b.n	8008768 <HAL_PCD_SetAddress+0x40>
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	2201      	movs	r2, #1
 8008746:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	78fa      	ldrb	r2, [r7, #3]
 800874e:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	78fa      	ldrb	r2, [r7, #3]
 8008756:	4611      	mov	r1, r2
 8008758:	4618      	mov	r0, r3
 800875a:	f005 fe2b 	bl	800e3b4 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	2200      	movs	r2, #0
 8008762:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8008766:	2300      	movs	r3, #0
}
 8008768:	4618      	mov	r0, r3
 800876a:	3708      	adds	r7, #8
 800876c:	46bd      	mov	sp, r7
 800876e:	bd80      	pop	{r7, pc}

08008770 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8008770:	b580      	push	{r7, lr}
 8008772:	b084      	sub	sp, #16
 8008774:	af00      	add	r7, sp, #0
 8008776:	6078      	str	r0, [r7, #4]
 8008778:	4608      	mov	r0, r1
 800877a:	4611      	mov	r1, r2
 800877c:	461a      	mov	r2, r3
 800877e:	4603      	mov	r3, r0
 8008780:	70fb      	strb	r3, [r7, #3]
 8008782:	460b      	mov	r3, r1
 8008784:	803b      	strh	r3, [r7, #0]
 8008786:	4613      	mov	r3, r2
 8008788:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 800878a:	2300      	movs	r3, #0
 800878c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800878e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008792:	2b00      	cmp	r3, #0
 8008794:	da0e      	bge.n	80087b4 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008796:	78fb      	ldrb	r3, [r7, #3]
 8008798:	f003 0207 	and.w	r2, r3, #7
 800879c:	4613      	mov	r3, r2
 800879e:	009b      	lsls	r3, r3, #2
 80087a0:	4413      	add	r3, r2
 80087a2:	00db      	lsls	r3, r3, #3
 80087a4:	3310      	adds	r3, #16
 80087a6:	687a      	ldr	r2, [r7, #4]
 80087a8:	4413      	add	r3, r2
 80087aa:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80087ac:	68fb      	ldr	r3, [r7, #12]
 80087ae:	2201      	movs	r2, #1
 80087b0:	705a      	strb	r2, [r3, #1]
 80087b2:	e00e      	b.n	80087d2 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80087b4:	78fb      	ldrb	r3, [r7, #3]
 80087b6:	f003 0207 	and.w	r2, r3, #7
 80087ba:	4613      	mov	r3, r2
 80087bc:	009b      	lsls	r3, r3, #2
 80087be:	4413      	add	r3, r2
 80087c0:	00db      	lsls	r3, r3, #3
 80087c2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80087c6:	687a      	ldr	r2, [r7, #4]
 80087c8:	4413      	add	r3, r2
 80087ca:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80087cc:	68fb      	ldr	r3, [r7, #12]
 80087ce:	2200      	movs	r2, #0
 80087d0:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80087d2:	78fb      	ldrb	r3, [r7, #3]
 80087d4:	f003 0307 	and.w	r3, r3, #7
 80087d8:	b2da      	uxtb	r2, r3
 80087da:	68fb      	ldr	r3, [r7, #12]
 80087dc:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 80087de:	883b      	ldrh	r3, [r7, #0]
 80087e0:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 80087e8:	68fb      	ldr	r3, [r7, #12]
 80087ea:	78ba      	ldrb	r2, [r7, #2]
 80087ec:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80087ee:	78bb      	ldrb	r3, [r7, #2]
 80087f0:	2b02      	cmp	r3, #2
 80087f2:	d102      	bne.n	80087fa <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	2200      	movs	r2, #0
 80087f8:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8008800:	2b01      	cmp	r3, #1
 8008802:	d101      	bne.n	8008808 <HAL_PCD_EP_Open+0x98>
 8008804:	2302      	movs	r3, #2
 8008806:	e00e      	b.n	8008826 <HAL_PCD_EP_Open+0xb6>
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	2201      	movs	r2, #1
 800880c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	68f9      	ldr	r1, [r7, #12]
 8008816:	4618      	mov	r0, r3
 8008818:	f004 f84e 	bl	800c8b8 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	2200      	movs	r2, #0
 8008820:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 8008824:	7afb      	ldrb	r3, [r7, #11]
}
 8008826:	4618      	mov	r0, r3
 8008828:	3710      	adds	r7, #16
 800882a:	46bd      	mov	sp, r7
 800882c:	bd80      	pop	{r7, pc}

0800882e <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800882e:	b580      	push	{r7, lr}
 8008830:	b084      	sub	sp, #16
 8008832:	af00      	add	r7, sp, #0
 8008834:	6078      	str	r0, [r7, #4]
 8008836:	460b      	mov	r3, r1
 8008838:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800883a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800883e:	2b00      	cmp	r3, #0
 8008840:	da0e      	bge.n	8008860 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008842:	78fb      	ldrb	r3, [r7, #3]
 8008844:	f003 0207 	and.w	r2, r3, #7
 8008848:	4613      	mov	r3, r2
 800884a:	009b      	lsls	r3, r3, #2
 800884c:	4413      	add	r3, r2
 800884e:	00db      	lsls	r3, r3, #3
 8008850:	3310      	adds	r3, #16
 8008852:	687a      	ldr	r2, [r7, #4]
 8008854:	4413      	add	r3, r2
 8008856:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8008858:	68fb      	ldr	r3, [r7, #12]
 800885a:	2201      	movs	r2, #1
 800885c:	705a      	strb	r2, [r3, #1]
 800885e:	e00e      	b.n	800887e <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008860:	78fb      	ldrb	r3, [r7, #3]
 8008862:	f003 0207 	and.w	r2, r3, #7
 8008866:	4613      	mov	r3, r2
 8008868:	009b      	lsls	r3, r3, #2
 800886a:	4413      	add	r3, r2
 800886c:	00db      	lsls	r3, r3, #3
 800886e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008872:	687a      	ldr	r2, [r7, #4]
 8008874:	4413      	add	r3, r2
 8008876:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	2200      	movs	r2, #0
 800887c:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800887e:	78fb      	ldrb	r3, [r7, #3]
 8008880:	f003 0307 	and.w	r3, r3, #7
 8008884:	b2da      	uxtb	r2, r3
 8008886:	68fb      	ldr	r3, [r7, #12]
 8008888:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8008890:	2b01      	cmp	r3, #1
 8008892:	d101      	bne.n	8008898 <HAL_PCD_EP_Close+0x6a>
 8008894:	2302      	movs	r3, #2
 8008896:	e00e      	b.n	80088b6 <HAL_PCD_EP_Close+0x88>
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	2201      	movs	r2, #1
 800889c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	68f9      	ldr	r1, [r7, #12]
 80088a6:	4618      	mov	r0, r3
 80088a8:	f004 fcee 	bl	800d288 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	2200      	movs	r2, #0
 80088b0:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 80088b4:	2300      	movs	r3, #0
}
 80088b6:	4618      	mov	r0, r3
 80088b8:	3710      	adds	r7, #16
 80088ba:	46bd      	mov	sp, r7
 80088bc:	bd80      	pop	{r7, pc}

080088be <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80088be:	b580      	push	{r7, lr}
 80088c0:	b086      	sub	sp, #24
 80088c2:	af00      	add	r7, sp, #0
 80088c4:	60f8      	str	r0, [r7, #12]
 80088c6:	607a      	str	r2, [r7, #4]
 80088c8:	603b      	str	r3, [r7, #0]
 80088ca:	460b      	mov	r3, r1
 80088cc:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80088ce:	7afb      	ldrb	r3, [r7, #11]
 80088d0:	f003 0207 	and.w	r2, r3, #7
 80088d4:	4613      	mov	r3, r2
 80088d6:	009b      	lsls	r3, r3, #2
 80088d8:	4413      	add	r3, r2
 80088da:	00db      	lsls	r3, r3, #3
 80088dc:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80088e0:	68fa      	ldr	r2, [r7, #12]
 80088e2:	4413      	add	r3, r2
 80088e4:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80088e6:	697b      	ldr	r3, [r7, #20]
 80088e8:	687a      	ldr	r2, [r7, #4]
 80088ea:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80088ec:	697b      	ldr	r3, [r7, #20]
 80088ee:	683a      	ldr	r2, [r7, #0]
 80088f0:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80088f2:	697b      	ldr	r3, [r7, #20]
 80088f4:	2200      	movs	r2, #0
 80088f6:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 80088f8:	697b      	ldr	r3, [r7, #20]
 80088fa:	2200      	movs	r2, #0
 80088fc:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80088fe:	7afb      	ldrb	r3, [r7, #11]
 8008900:	f003 0307 	and.w	r3, r3, #7
 8008904:	b2da      	uxtb	r2, r3
 8008906:	697b      	ldr	r3, [r7, #20]
 8008908:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	6979      	ldr	r1, [r7, #20]
 8008910:	4618      	mov	r0, r3
 8008912:	f004 fea6 	bl	800d662 <USB_EPStartXfer>

  return HAL_OK;
 8008916:	2300      	movs	r3, #0
}
 8008918:	4618      	mov	r0, r3
 800891a:	3718      	adds	r7, #24
 800891c:	46bd      	mov	sp, r7
 800891e:	bd80      	pop	{r7, pc}

08008920 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8008920:	b480      	push	{r7}
 8008922:	b083      	sub	sp, #12
 8008924:	af00      	add	r7, sp, #0
 8008926:	6078      	str	r0, [r7, #4]
 8008928:	460b      	mov	r3, r1
 800892a:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800892c:	78fb      	ldrb	r3, [r7, #3]
 800892e:	f003 0207 	and.w	r2, r3, #7
 8008932:	6879      	ldr	r1, [r7, #4]
 8008934:	4613      	mov	r3, r2
 8008936:	009b      	lsls	r3, r3, #2
 8008938:	4413      	add	r3, r2
 800893a:	00db      	lsls	r3, r3, #3
 800893c:	440b      	add	r3, r1
 800893e:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 8008942:	681b      	ldr	r3, [r3, #0]
}
 8008944:	4618      	mov	r0, r3
 8008946:	370c      	adds	r7, #12
 8008948:	46bd      	mov	sp, r7
 800894a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800894e:	4770      	bx	lr

08008950 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8008950:	b580      	push	{r7, lr}
 8008952:	b086      	sub	sp, #24
 8008954:	af00      	add	r7, sp, #0
 8008956:	60f8      	str	r0, [r7, #12]
 8008958:	607a      	str	r2, [r7, #4]
 800895a:	603b      	str	r3, [r7, #0]
 800895c:	460b      	mov	r3, r1
 800895e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008960:	7afb      	ldrb	r3, [r7, #11]
 8008962:	f003 0207 	and.w	r2, r3, #7
 8008966:	4613      	mov	r3, r2
 8008968:	009b      	lsls	r3, r3, #2
 800896a:	4413      	add	r3, r2
 800896c:	00db      	lsls	r3, r3, #3
 800896e:	3310      	adds	r3, #16
 8008970:	68fa      	ldr	r2, [r7, #12]
 8008972:	4413      	add	r3, r2
 8008974:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8008976:	697b      	ldr	r3, [r7, #20]
 8008978:	687a      	ldr	r2, [r7, #4]
 800897a:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800897c:	697b      	ldr	r3, [r7, #20]
 800897e:	683a      	ldr	r2, [r7, #0]
 8008980:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 8008982:	697b      	ldr	r3, [r7, #20]
 8008984:	2201      	movs	r2, #1
 8008986:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 800898a:	697b      	ldr	r3, [r7, #20]
 800898c:	683a      	ldr	r2, [r7, #0]
 800898e:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 8008990:	697b      	ldr	r3, [r7, #20]
 8008992:	2200      	movs	r2, #0
 8008994:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8008996:	697b      	ldr	r3, [r7, #20]
 8008998:	2201      	movs	r2, #1
 800899a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800899c:	7afb      	ldrb	r3, [r7, #11]
 800899e:	f003 0307 	and.w	r3, r3, #7
 80089a2:	b2da      	uxtb	r2, r3
 80089a4:	697b      	ldr	r3, [r7, #20]
 80089a6:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	6979      	ldr	r1, [r7, #20]
 80089ae:	4618      	mov	r0, r3
 80089b0:	f004 fe57 	bl	800d662 <USB_EPStartXfer>

  return HAL_OK;
 80089b4:	2300      	movs	r3, #0
}
 80089b6:	4618      	mov	r0, r3
 80089b8:	3718      	adds	r7, #24
 80089ba:	46bd      	mov	sp, r7
 80089bc:	bd80      	pop	{r7, pc}

080089be <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80089be:	b580      	push	{r7, lr}
 80089c0:	b084      	sub	sp, #16
 80089c2:	af00      	add	r7, sp, #0
 80089c4:	6078      	str	r0, [r7, #4]
 80089c6:	460b      	mov	r3, r1
 80089c8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80089ca:	78fb      	ldrb	r3, [r7, #3]
 80089cc:	f003 0307 	and.w	r3, r3, #7
 80089d0:	687a      	ldr	r2, [r7, #4]
 80089d2:	7912      	ldrb	r2, [r2, #4]
 80089d4:	4293      	cmp	r3, r2
 80089d6:	d901      	bls.n	80089dc <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80089d8:	2301      	movs	r3, #1
 80089da:	e03e      	b.n	8008a5a <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80089dc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80089e0:	2b00      	cmp	r3, #0
 80089e2:	da0e      	bge.n	8008a02 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80089e4:	78fb      	ldrb	r3, [r7, #3]
 80089e6:	f003 0207 	and.w	r2, r3, #7
 80089ea:	4613      	mov	r3, r2
 80089ec:	009b      	lsls	r3, r3, #2
 80089ee:	4413      	add	r3, r2
 80089f0:	00db      	lsls	r3, r3, #3
 80089f2:	3310      	adds	r3, #16
 80089f4:	687a      	ldr	r2, [r7, #4]
 80089f6:	4413      	add	r3, r2
 80089f8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	2201      	movs	r2, #1
 80089fe:	705a      	strb	r2, [r3, #1]
 8008a00:	e00c      	b.n	8008a1c <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8008a02:	78fa      	ldrb	r2, [r7, #3]
 8008a04:	4613      	mov	r3, r2
 8008a06:	009b      	lsls	r3, r3, #2
 8008a08:	4413      	add	r3, r2
 8008a0a:	00db      	lsls	r3, r3, #3
 8008a0c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008a10:	687a      	ldr	r2, [r7, #4]
 8008a12:	4413      	add	r3, r2
 8008a14:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008a16:	68fb      	ldr	r3, [r7, #12]
 8008a18:	2200      	movs	r2, #0
 8008a1a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	2201      	movs	r2, #1
 8008a20:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8008a22:	78fb      	ldrb	r3, [r7, #3]
 8008a24:	f003 0307 	and.w	r3, r3, #7
 8008a28:	b2da      	uxtb	r2, r3
 8008a2a:	68fb      	ldr	r3, [r7, #12]
 8008a2c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8008a34:	2b01      	cmp	r3, #1
 8008a36:	d101      	bne.n	8008a3c <HAL_PCD_EP_SetStall+0x7e>
 8008a38:	2302      	movs	r3, #2
 8008a3a:	e00e      	b.n	8008a5a <HAL_PCD_EP_SetStall+0x9c>
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	2201      	movs	r2, #1
 8008a40:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	681b      	ldr	r3, [r3, #0]
 8008a48:	68f9      	ldr	r1, [r7, #12]
 8008a4a:	4618      	mov	r0, r3
 8008a4c:	f005 fbb8 	bl	800e1c0 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	2200      	movs	r2, #0
 8008a54:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8008a58:	2300      	movs	r3, #0
}
 8008a5a:	4618      	mov	r0, r3
 8008a5c:	3710      	adds	r7, #16
 8008a5e:	46bd      	mov	sp, r7
 8008a60:	bd80      	pop	{r7, pc}

08008a62 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8008a62:	b580      	push	{r7, lr}
 8008a64:	b084      	sub	sp, #16
 8008a66:	af00      	add	r7, sp, #0
 8008a68:	6078      	str	r0, [r7, #4]
 8008a6a:	460b      	mov	r3, r1
 8008a6c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8008a6e:	78fb      	ldrb	r3, [r7, #3]
 8008a70:	f003 030f 	and.w	r3, r3, #15
 8008a74:	687a      	ldr	r2, [r7, #4]
 8008a76:	7912      	ldrb	r2, [r2, #4]
 8008a78:	4293      	cmp	r3, r2
 8008a7a:	d901      	bls.n	8008a80 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8008a7c:	2301      	movs	r3, #1
 8008a7e:	e040      	b.n	8008b02 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8008a80:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	da0e      	bge.n	8008aa6 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008a88:	78fb      	ldrb	r3, [r7, #3]
 8008a8a:	f003 0207 	and.w	r2, r3, #7
 8008a8e:	4613      	mov	r3, r2
 8008a90:	009b      	lsls	r3, r3, #2
 8008a92:	4413      	add	r3, r2
 8008a94:	00db      	lsls	r3, r3, #3
 8008a96:	3310      	adds	r3, #16
 8008a98:	687a      	ldr	r2, [r7, #4]
 8008a9a:	4413      	add	r3, r2
 8008a9c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8008a9e:	68fb      	ldr	r3, [r7, #12]
 8008aa0:	2201      	movs	r2, #1
 8008aa2:	705a      	strb	r2, [r3, #1]
 8008aa4:	e00e      	b.n	8008ac4 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008aa6:	78fb      	ldrb	r3, [r7, #3]
 8008aa8:	f003 0207 	and.w	r2, r3, #7
 8008aac:	4613      	mov	r3, r2
 8008aae:	009b      	lsls	r3, r3, #2
 8008ab0:	4413      	add	r3, r2
 8008ab2:	00db      	lsls	r3, r3, #3
 8008ab4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008ab8:	687a      	ldr	r2, [r7, #4]
 8008aba:	4413      	add	r3, r2
 8008abc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008abe:	68fb      	ldr	r3, [r7, #12]
 8008ac0:	2200      	movs	r2, #0
 8008ac2:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8008ac4:	68fb      	ldr	r3, [r7, #12]
 8008ac6:	2200      	movs	r2, #0
 8008ac8:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8008aca:	78fb      	ldrb	r3, [r7, #3]
 8008acc:	f003 0307 	and.w	r3, r3, #7
 8008ad0:	b2da      	uxtb	r2, r3
 8008ad2:	68fb      	ldr	r3, [r7, #12]
 8008ad4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8008adc:	2b01      	cmp	r3, #1
 8008ade:	d101      	bne.n	8008ae4 <HAL_PCD_EP_ClrStall+0x82>
 8008ae0:	2302      	movs	r3, #2
 8008ae2:	e00e      	b.n	8008b02 <HAL_PCD_EP_ClrStall+0xa0>
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	2201      	movs	r2, #1
 8008ae8:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	68f9      	ldr	r1, [r7, #12]
 8008af2:	4618      	mov	r0, r3
 8008af4:	f005 fbb5 	bl	800e262 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	2200      	movs	r2, #0
 8008afc:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8008b00:	2300      	movs	r3, #0
}
 8008b02:	4618      	mov	r0, r3
 8008b04:	3710      	adds	r7, #16
 8008b06:	46bd      	mov	sp, r7
 8008b08:	bd80      	pop	{r7, pc}

08008b0a <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8008b0a:	b580      	push	{r7, lr}
 8008b0c:	b092      	sub	sp, #72	@ 0x48
 8008b0e:	af00      	add	r7, sp, #0
 8008b10:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8008b12:	e333      	b.n	800917c <PCD_EP_ISR_Handler+0x672>
  {
    wIstr = hpcd->Instance->ISTR;
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8008b1c:	877b      	strh	r3, [r7, #58]	@ 0x3a

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8008b1e:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8008b20:	b2db      	uxtb	r3, r3
 8008b22:	f003 030f 	and.w	r3, r3, #15
 8008b26:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

    if (epindex == 0U)
 8008b2a:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8008b2e:	2b00      	cmp	r3, #0
 8008b30:	f040 8108 	bne.w	8008d44 <PCD_EP_ISR_Handler+0x23a>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8008b34:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8008b36:	f003 0310 	and.w	r3, r3, #16
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	d14c      	bne.n	8008bd8 <PCD_EP_ISR_Handler+0xce>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	881b      	ldrh	r3, [r3, #0]
 8008b44:	b29b      	uxth	r3, r3
 8008b46:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8008b4a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008b4e:	813b      	strh	r3, [r7, #8]
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	681a      	ldr	r2, [r3, #0]
 8008b54:	893b      	ldrh	r3, [r7, #8]
 8008b56:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008b5a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008b5e:	b29b      	uxth	r3, r3
 8008b60:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	3310      	adds	r3, #16
 8008b66:	643b      	str	r3, [r7, #64]	@ 0x40

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008b70:	b29b      	uxth	r3, r3
 8008b72:	461a      	mov	r2, r3
 8008b74:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008b76:	781b      	ldrb	r3, [r3, #0]
 8008b78:	00db      	lsls	r3, r3, #3
 8008b7a:	4413      	add	r3, r2
 8008b7c:	687a      	ldr	r2, [r7, #4]
 8008b7e:	6812      	ldr	r2, [r2, #0]
 8008b80:	4413      	add	r3, r2
 8008b82:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008b86:	881b      	ldrh	r3, [r3, #0]
 8008b88:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8008b8c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008b8e:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8008b90:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008b92:	695a      	ldr	r2, [r3, #20]
 8008b94:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008b96:	69db      	ldr	r3, [r3, #28]
 8008b98:	441a      	add	r2, r3
 8008b9a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008b9c:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8008b9e:	2100      	movs	r1, #0
 8008ba0:	6878      	ldr	r0, [r7, #4]
 8008ba2:	f007 fc50 	bl	8010446 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	7b1b      	ldrb	r3, [r3, #12]
 8008baa:	b2db      	uxtb	r3, r3
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	f000 82e5 	beq.w	800917c <PCD_EP_ISR_Handler+0x672>
 8008bb2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008bb4:	699b      	ldr	r3, [r3, #24]
 8008bb6:	2b00      	cmp	r3, #0
 8008bb8:	f040 82e0 	bne.w	800917c <PCD_EP_ISR_Handler+0x672>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	7b1b      	ldrb	r3, [r3, #12]
 8008bc0:	b2db      	uxtb	r3, r3
 8008bc2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8008bc6:	b2da      	uxtb	r2, r3
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	2200      	movs	r2, #0
 8008bd4:	731a      	strb	r2, [r3, #12]
 8008bd6:	e2d1      	b.n	800917c <PCD_EP_ISR_Handler+0x672>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008bde:	643b      	str	r3, [r7, #64]	@ 0x40
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	881b      	ldrh	r3, [r3, #0]
 8008be6:	86fb      	strh	r3, [r7, #54]	@ 0x36

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8008be8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8008bea:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008bee:	2b00      	cmp	r3, #0
 8008bf0:	d032      	beq.n	8008c58 <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008bfa:	b29b      	uxth	r3, r3
 8008bfc:	461a      	mov	r2, r3
 8008bfe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008c00:	781b      	ldrb	r3, [r3, #0]
 8008c02:	00db      	lsls	r3, r3, #3
 8008c04:	4413      	add	r3, r2
 8008c06:	687a      	ldr	r2, [r7, #4]
 8008c08:	6812      	ldr	r2, [r2, #0]
 8008c0a:	4413      	add	r3, r2
 8008c0c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008c10:	881b      	ldrh	r3, [r3, #0]
 8008c12:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8008c16:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008c18:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	6818      	ldr	r0, [r3, #0]
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 8008c24:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008c26:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8008c28:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008c2a:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8008c2c:	b29b      	uxth	r3, r3
 8008c2e:	f005 fc3f 	bl	800e4b0 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	881b      	ldrh	r3, [r3, #0]
 8008c38:	b29a      	uxth	r2, r3
 8008c3a:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8008c3e:	4013      	ands	r3, r2
 8008c40:	817b      	strh	r3, [r7, #10]
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	897a      	ldrh	r2, [r7, #10]
 8008c48:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8008c4c:	b292      	uxth	r2, r2
 8008c4e:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8008c50:	6878      	ldr	r0, [r7, #4]
 8008c52:	f007 fbcb 	bl	80103ec <HAL_PCD_SetupStageCallback>
 8008c56:	e291      	b.n	800917c <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8008c58:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8008c5c:	2b00      	cmp	r3, #0
 8008c5e:	f280 828d 	bge.w	800917c <PCD_EP_ISR_Handler+0x672>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	881b      	ldrh	r3, [r3, #0]
 8008c68:	b29a      	uxth	r2, r3
 8008c6a:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8008c6e:	4013      	ands	r3, r2
 8008c70:	81fb      	strh	r3, [r7, #14]
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	89fa      	ldrh	r2, [r7, #14]
 8008c78:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8008c7c:	b292      	uxth	r2, r2
 8008c7e:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008c88:	b29b      	uxth	r3, r3
 8008c8a:	461a      	mov	r2, r3
 8008c8c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008c8e:	781b      	ldrb	r3, [r3, #0]
 8008c90:	00db      	lsls	r3, r3, #3
 8008c92:	4413      	add	r3, r2
 8008c94:	687a      	ldr	r2, [r7, #4]
 8008c96:	6812      	ldr	r2, [r2, #0]
 8008c98:	4413      	add	r3, r2
 8008c9a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008c9e:	881b      	ldrh	r3, [r3, #0]
 8008ca0:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8008ca4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008ca6:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8008ca8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008caa:	69db      	ldr	r3, [r3, #28]
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	d019      	beq.n	8008ce4 <PCD_EP_ISR_Handler+0x1da>
 8008cb0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008cb2:	695b      	ldr	r3, [r3, #20]
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	d015      	beq.n	8008ce4 <PCD_EP_ISR_Handler+0x1da>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	6818      	ldr	r0, [r3, #0]
 8008cbc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008cbe:	6959      	ldr	r1, [r3, #20]
 8008cc0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008cc2:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8008cc4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008cc6:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8008cc8:	b29b      	uxth	r3, r3
 8008cca:	f005 fbf1 	bl	800e4b0 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8008cce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008cd0:	695a      	ldr	r2, [r3, #20]
 8008cd2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008cd4:	69db      	ldr	r3, [r3, #28]
 8008cd6:	441a      	add	r2, r3
 8008cd8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008cda:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8008cdc:	2100      	movs	r1, #0
 8008cde:	6878      	ldr	r0, [r7, #4]
 8008ce0:	f007 fb96 	bl	8010410 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	881b      	ldrh	r3, [r3, #0]
 8008cea:	86fb      	strh	r3, [r7, #54]	@ 0x36

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8008cec:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8008cee:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	f040 8242 	bne.w	800917c <PCD_EP_ISR_Handler+0x672>
 8008cf8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8008cfa:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8008cfe:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008d02:	f000 823b 	beq.w	800917c <PCD_EP_ISR_Handler+0x672>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	681b      	ldr	r3, [r3, #0]
 8008d0a:	881b      	ldrh	r3, [r3, #0]
 8008d0c:	b29b      	uxth	r3, r3
 8008d0e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008d12:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008d16:	81bb      	strh	r3, [r7, #12]
 8008d18:	89bb      	ldrh	r3, [r7, #12]
 8008d1a:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8008d1e:	81bb      	strh	r3, [r7, #12]
 8008d20:	89bb      	ldrh	r3, [r7, #12]
 8008d22:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8008d26:	81bb      	strh	r3, [r7, #12]
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	681a      	ldr	r2, [r3, #0]
 8008d2c:	89bb      	ldrh	r3, [r7, #12]
 8008d2e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008d32:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008d36:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008d3a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008d3e:	b29b      	uxth	r3, r3
 8008d40:	8013      	strh	r3, [r2, #0]
 8008d42:	e21b      	b.n	800917c <PCD_EP_ISR_Handler+0x672>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	681b      	ldr	r3, [r3, #0]
 8008d48:	461a      	mov	r2, r3
 8008d4a:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8008d4e:	009b      	lsls	r3, r3, #2
 8008d50:	4413      	add	r3, r2
 8008d52:	881b      	ldrh	r3, [r3, #0]
 8008d54:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8008d56:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	f280 80f1 	bge.w	8008f42 <PCD_EP_ISR_Handler+0x438>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	461a      	mov	r2, r3
 8008d66:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8008d6a:	009b      	lsls	r3, r3, #2
 8008d6c:	4413      	add	r3, r2
 8008d6e:	881b      	ldrh	r3, [r3, #0]
 8008d70:	b29a      	uxth	r2, r3
 8008d72:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8008d76:	4013      	ands	r3, r2
 8008d78:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	461a      	mov	r2, r3
 8008d80:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8008d84:	009b      	lsls	r3, r3, #2
 8008d86:	4413      	add	r3, r2
 8008d88:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8008d8a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8008d8e:	b292      	uxth	r2, r2
 8008d90:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8008d92:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8008d96:	4613      	mov	r3, r2
 8008d98:	009b      	lsls	r3, r3, #2
 8008d9a:	4413      	add	r3, r2
 8008d9c:	00db      	lsls	r3, r3, #3
 8008d9e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008da2:	687a      	ldr	r2, [r7, #4]
 8008da4:	4413      	add	r3, r2
 8008da6:	643b      	str	r3, [r7, #64]	@ 0x40

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8008da8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008daa:	7b1b      	ldrb	r3, [r3, #12]
 8008dac:	2b00      	cmp	r3, #0
 8008dae:	d123      	bne.n	8008df8 <PCD_EP_ISR_Handler+0x2ee>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	681b      	ldr	r3, [r3, #0]
 8008db4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008db8:	b29b      	uxth	r3, r3
 8008dba:	461a      	mov	r2, r3
 8008dbc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008dbe:	781b      	ldrb	r3, [r3, #0]
 8008dc0:	00db      	lsls	r3, r3, #3
 8008dc2:	4413      	add	r3, r2
 8008dc4:	687a      	ldr	r2, [r7, #4]
 8008dc6:	6812      	ldr	r2, [r2, #0]
 8008dc8:	4413      	add	r3, r2
 8008dca:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008dce:	881b      	ldrh	r3, [r3, #0]
 8008dd0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008dd4:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

          if (count != 0U)
 8008dd8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	f000 808b 	beq.w	8008ef8 <PCD_EP_ISR_Handler+0x3ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	6818      	ldr	r0, [r3, #0]
 8008de6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008de8:	6959      	ldr	r1, [r3, #20]
 8008dea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008dec:	88da      	ldrh	r2, [r3, #6]
 8008dee:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8008df2:	f005 fb5d 	bl	800e4b0 <USB_ReadPMA>
 8008df6:	e07f      	b.n	8008ef8 <PCD_EP_ISR_Handler+0x3ee>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8008df8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008dfa:	78db      	ldrb	r3, [r3, #3]
 8008dfc:	2b02      	cmp	r3, #2
 8008dfe:	d109      	bne.n	8008e14 <PCD_EP_ISR_Handler+0x30a>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8008e00:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8008e02:	461a      	mov	r2, r3
 8008e04:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008e06:	6878      	ldr	r0, [r7, #4]
 8008e08:	f000 f9c6 	bl	8009198 <HAL_PCD_EP_DB_Receive>
 8008e0c:	4603      	mov	r3, r0
 8008e0e:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8008e12:	e071      	b.n	8008ef8 <PCD_EP_ISR_Handler+0x3ee>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	461a      	mov	r2, r3
 8008e1a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008e1c:	781b      	ldrb	r3, [r3, #0]
 8008e1e:	009b      	lsls	r3, r3, #2
 8008e20:	4413      	add	r3, r2
 8008e22:	881b      	ldrh	r3, [r3, #0]
 8008e24:	b29b      	uxth	r3, r3
 8008e26:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008e2a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008e2e:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	461a      	mov	r2, r3
 8008e36:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008e38:	781b      	ldrb	r3, [r3, #0]
 8008e3a:	009b      	lsls	r3, r3, #2
 8008e3c:	441a      	add	r2, r3
 8008e3e:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8008e40:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008e44:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008e48:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008e4c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8008e50:	b29b      	uxth	r3, r3
 8008e52:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	461a      	mov	r2, r3
 8008e5a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008e5c:	781b      	ldrb	r3, [r3, #0]
 8008e5e:	009b      	lsls	r3, r3, #2
 8008e60:	4413      	add	r3, r2
 8008e62:	881b      	ldrh	r3, [r3, #0]
 8008e64:	b29b      	uxth	r3, r3
 8008e66:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008e6a:	2b00      	cmp	r3, #0
 8008e6c:	d022      	beq.n	8008eb4 <PCD_EP_ISR_Handler+0x3aa>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008e76:	b29b      	uxth	r3, r3
 8008e78:	461a      	mov	r2, r3
 8008e7a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008e7c:	781b      	ldrb	r3, [r3, #0]
 8008e7e:	00db      	lsls	r3, r3, #3
 8008e80:	4413      	add	r3, r2
 8008e82:	687a      	ldr	r2, [r7, #4]
 8008e84:	6812      	ldr	r2, [r2, #0]
 8008e86:	4413      	add	r3, r2
 8008e88:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008e8c:	881b      	ldrh	r3, [r3, #0]
 8008e8e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008e92:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 8008e96:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8008e9a:	2b00      	cmp	r3, #0
 8008e9c:	d02c      	beq.n	8008ef8 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	6818      	ldr	r0, [r3, #0]
 8008ea2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008ea4:	6959      	ldr	r1, [r3, #20]
 8008ea6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008ea8:	891a      	ldrh	r2, [r3, #8]
 8008eaa:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8008eae:	f005 faff 	bl	800e4b0 <USB_ReadPMA>
 8008eb2:	e021      	b.n	8008ef8 <PCD_EP_ISR_Handler+0x3ee>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008ebc:	b29b      	uxth	r3, r3
 8008ebe:	461a      	mov	r2, r3
 8008ec0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008ec2:	781b      	ldrb	r3, [r3, #0]
 8008ec4:	00db      	lsls	r3, r3, #3
 8008ec6:	4413      	add	r3, r2
 8008ec8:	687a      	ldr	r2, [r7, #4]
 8008eca:	6812      	ldr	r2, [r2, #0]
 8008ecc:	4413      	add	r3, r2
 8008ece:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008ed2:	881b      	ldrh	r3, [r3, #0]
 8008ed4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008ed8:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 8008edc:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8008ee0:	2b00      	cmp	r3, #0
 8008ee2:	d009      	beq.n	8008ef8 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	6818      	ldr	r0, [r3, #0]
 8008ee8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008eea:	6959      	ldr	r1, [r3, #20]
 8008eec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008eee:	895a      	ldrh	r2, [r3, #10]
 8008ef0:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8008ef4:	f005 fadc 	bl	800e4b0 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8008ef8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008efa:	69da      	ldr	r2, [r3, #28]
 8008efc:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8008f00:	441a      	add	r2, r3
 8008f02:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008f04:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8008f06:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008f08:	695a      	ldr	r2, [r3, #20]
 8008f0a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8008f0e:	441a      	add	r2, r3
 8008f10:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008f12:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8008f14:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008f16:	699b      	ldr	r3, [r3, #24]
 8008f18:	2b00      	cmp	r3, #0
 8008f1a:	d005      	beq.n	8008f28 <PCD_EP_ISR_Handler+0x41e>
 8008f1c:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8008f20:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008f22:	691b      	ldr	r3, [r3, #16]
 8008f24:	429a      	cmp	r2, r3
 8008f26:	d206      	bcs.n	8008f36 <PCD_EP_ISR_Handler+0x42c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8008f28:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008f2a:	781b      	ldrb	r3, [r3, #0]
 8008f2c:	4619      	mov	r1, r3
 8008f2e:	6878      	ldr	r0, [r7, #4]
 8008f30:	f007 fa6e 	bl	8010410 <HAL_PCD_DataOutStageCallback>
 8008f34:	e005      	b.n	8008f42 <PCD_EP_ISR_Handler+0x438>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008f3c:	4618      	mov	r0, r3
 8008f3e:	f004 fb90 	bl	800d662 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8008f42:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8008f44:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008f48:	2b00      	cmp	r3, #0
 8008f4a:	f000 8117 	beq.w	800917c <PCD_EP_ISR_Handler+0x672>
      {
        ep = &hpcd->IN_ep[epindex];
 8008f4e:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8008f52:	4613      	mov	r3, r2
 8008f54:	009b      	lsls	r3, r3, #2
 8008f56:	4413      	add	r3, r2
 8008f58:	00db      	lsls	r3, r3, #3
 8008f5a:	3310      	adds	r3, #16
 8008f5c:	687a      	ldr	r2, [r7, #4]
 8008f5e:	4413      	add	r3, r2
 8008f60:	643b      	str	r3, [r7, #64]	@ 0x40

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	461a      	mov	r2, r3
 8008f68:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8008f6c:	009b      	lsls	r3, r3, #2
 8008f6e:	4413      	add	r3, r2
 8008f70:	881b      	ldrh	r3, [r3, #0]
 8008f72:	b29b      	uxth	r3, r3
 8008f74:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8008f78:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008f7c:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	461a      	mov	r2, r3
 8008f84:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8008f88:	009b      	lsls	r3, r3, #2
 8008f8a:	441a      	add	r2, r3
 8008f8c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8008f8e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008f92:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008f96:	b29b      	uxth	r3, r3
 8008f98:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 8008f9a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008f9c:	78db      	ldrb	r3, [r3, #3]
 8008f9e:	2b01      	cmp	r3, #1
 8008fa0:	f040 80a1 	bne.w	80090e6 <PCD_EP_ISR_Handler+0x5dc>
        {
          ep->xfer_len = 0U;
 8008fa4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008fa6:	2200      	movs	r2, #0
 8008fa8:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8008faa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008fac:	7b1b      	ldrb	r3, [r3, #12]
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	f000 8092 	beq.w	80090d8 <PCD_EP_ISR_Handler+0x5ce>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8008fb4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8008fb6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008fba:	2b00      	cmp	r3, #0
 8008fbc:	d046      	beq.n	800904c <PCD_EP_ISR_Handler+0x542>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8008fbe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008fc0:	785b      	ldrb	r3, [r3, #1]
 8008fc2:	2b00      	cmp	r3, #0
 8008fc4:	d126      	bne.n	8009014 <PCD_EP_ISR_Handler+0x50a>
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	617b      	str	r3, [r7, #20]
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008fd4:	b29b      	uxth	r3, r3
 8008fd6:	461a      	mov	r2, r3
 8008fd8:	697b      	ldr	r3, [r7, #20]
 8008fda:	4413      	add	r3, r2
 8008fdc:	617b      	str	r3, [r7, #20]
 8008fde:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008fe0:	781b      	ldrb	r3, [r3, #0]
 8008fe2:	00da      	lsls	r2, r3, #3
 8008fe4:	697b      	ldr	r3, [r7, #20]
 8008fe6:	4413      	add	r3, r2
 8008fe8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008fec:	613b      	str	r3, [r7, #16]
 8008fee:	693b      	ldr	r3, [r7, #16]
 8008ff0:	881b      	ldrh	r3, [r3, #0]
 8008ff2:	b29b      	uxth	r3, r3
 8008ff4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008ff8:	b29a      	uxth	r2, r3
 8008ffa:	693b      	ldr	r3, [r7, #16]
 8008ffc:	801a      	strh	r2, [r3, #0]
 8008ffe:	693b      	ldr	r3, [r7, #16]
 8009000:	881b      	ldrh	r3, [r3, #0]
 8009002:	b29b      	uxth	r3, r3
 8009004:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009008:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800900c:	b29a      	uxth	r2, r3
 800900e:	693b      	ldr	r3, [r7, #16]
 8009010:	801a      	strh	r2, [r3, #0]
 8009012:	e061      	b.n	80090d8 <PCD_EP_ISR_Handler+0x5ce>
 8009014:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009016:	785b      	ldrb	r3, [r3, #1]
 8009018:	2b01      	cmp	r3, #1
 800901a:	d15d      	bne.n	80090d8 <PCD_EP_ISR_Handler+0x5ce>
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	61fb      	str	r3, [r7, #28]
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800902a:	b29b      	uxth	r3, r3
 800902c:	461a      	mov	r2, r3
 800902e:	69fb      	ldr	r3, [r7, #28]
 8009030:	4413      	add	r3, r2
 8009032:	61fb      	str	r3, [r7, #28]
 8009034:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009036:	781b      	ldrb	r3, [r3, #0]
 8009038:	00da      	lsls	r2, r3, #3
 800903a:	69fb      	ldr	r3, [r7, #28]
 800903c:	4413      	add	r3, r2
 800903e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8009042:	61bb      	str	r3, [r7, #24]
 8009044:	69bb      	ldr	r3, [r7, #24]
 8009046:	2200      	movs	r2, #0
 8009048:	801a      	strh	r2, [r3, #0]
 800904a:	e045      	b.n	80090d8 <PCD_EP_ISR_Handler+0x5ce>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	681b      	ldr	r3, [r3, #0]
 8009050:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009052:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009054:	785b      	ldrb	r3, [r3, #1]
 8009056:	2b00      	cmp	r3, #0
 8009058:	d126      	bne.n	80090a8 <PCD_EP_ISR_Handler+0x59e>
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	627b      	str	r3, [r7, #36]	@ 0x24
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009068:	b29b      	uxth	r3, r3
 800906a:	461a      	mov	r2, r3
 800906c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800906e:	4413      	add	r3, r2
 8009070:	627b      	str	r3, [r7, #36]	@ 0x24
 8009072:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009074:	781b      	ldrb	r3, [r3, #0]
 8009076:	00da      	lsls	r2, r3, #3
 8009078:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800907a:	4413      	add	r3, r2
 800907c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009080:	623b      	str	r3, [r7, #32]
 8009082:	6a3b      	ldr	r3, [r7, #32]
 8009084:	881b      	ldrh	r3, [r3, #0]
 8009086:	b29b      	uxth	r3, r3
 8009088:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800908c:	b29a      	uxth	r2, r3
 800908e:	6a3b      	ldr	r3, [r7, #32]
 8009090:	801a      	strh	r2, [r3, #0]
 8009092:	6a3b      	ldr	r3, [r7, #32]
 8009094:	881b      	ldrh	r3, [r3, #0]
 8009096:	b29b      	uxth	r3, r3
 8009098:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800909c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80090a0:	b29a      	uxth	r2, r3
 80090a2:	6a3b      	ldr	r3, [r7, #32]
 80090a4:	801a      	strh	r2, [r3, #0]
 80090a6:	e017      	b.n	80090d8 <PCD_EP_ISR_Handler+0x5ce>
 80090a8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80090aa:	785b      	ldrb	r3, [r3, #1]
 80090ac:	2b01      	cmp	r3, #1
 80090ae:	d113      	bne.n	80090d8 <PCD_EP_ISR_Handler+0x5ce>
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	681b      	ldr	r3, [r3, #0]
 80090b4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80090b8:	b29b      	uxth	r3, r3
 80090ba:	461a      	mov	r2, r3
 80090bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80090be:	4413      	add	r3, r2
 80090c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80090c2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80090c4:	781b      	ldrb	r3, [r3, #0]
 80090c6:	00da      	lsls	r2, r3, #3
 80090c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80090ca:	4413      	add	r3, r2
 80090cc:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80090d0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80090d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80090d4:	2200      	movs	r2, #0
 80090d6:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80090d8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80090da:	781b      	ldrb	r3, [r3, #0]
 80090dc:	4619      	mov	r1, r3
 80090de:	6878      	ldr	r0, [r7, #4]
 80090e0:	f007 f9b1 	bl	8010446 <HAL_PCD_DataInStageCallback>
 80090e4:	e04a      	b.n	800917c <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 80090e6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80090e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80090ec:	2b00      	cmp	r3, #0
 80090ee:	d13f      	bne.n	8009170 <PCD_EP_ISR_Handler+0x666>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	681b      	ldr	r3, [r3, #0]
 80090f4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80090f8:	b29b      	uxth	r3, r3
 80090fa:	461a      	mov	r2, r3
 80090fc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80090fe:	781b      	ldrb	r3, [r3, #0]
 8009100:	00db      	lsls	r3, r3, #3
 8009102:	4413      	add	r3, r2
 8009104:	687a      	ldr	r2, [r7, #4]
 8009106:	6812      	ldr	r2, [r2, #0]
 8009108:	4413      	add	r3, r2
 800910a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800910e:	881b      	ldrh	r3, [r3, #0]
 8009110:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009114:	867b      	strh	r3, [r7, #50]	@ 0x32

            if (ep->xfer_len > TxPctSize)
 8009116:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009118:	699a      	ldr	r2, [r3, #24]
 800911a:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800911c:	429a      	cmp	r2, r3
 800911e:	d906      	bls.n	800912e <PCD_EP_ISR_Handler+0x624>
            {
              ep->xfer_len -= TxPctSize;
 8009120:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009122:	699a      	ldr	r2, [r3, #24]
 8009124:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8009126:	1ad2      	subs	r2, r2, r3
 8009128:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800912a:	619a      	str	r2, [r3, #24]
 800912c:	e002      	b.n	8009134 <PCD_EP_ISR_Handler+0x62a>
            }
            else
            {
              ep->xfer_len = 0U;
 800912e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009130:	2200      	movs	r2, #0
 8009132:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8009134:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009136:	699b      	ldr	r3, [r3, #24]
 8009138:	2b00      	cmp	r3, #0
 800913a:	d106      	bne.n	800914a <PCD_EP_ISR_Handler+0x640>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800913c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800913e:	781b      	ldrb	r3, [r3, #0]
 8009140:	4619      	mov	r1, r3
 8009142:	6878      	ldr	r0, [r7, #4]
 8009144:	f007 f97f 	bl	8010446 <HAL_PCD_DataInStageCallback>
 8009148:	e018      	b.n	800917c <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 800914a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800914c:	695a      	ldr	r2, [r3, #20]
 800914e:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8009150:	441a      	add	r2, r3
 8009152:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009154:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8009156:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009158:	69da      	ldr	r2, [r3, #28]
 800915a:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800915c:	441a      	add	r2, r3
 800915e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009160:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009168:	4618      	mov	r0, r3
 800916a:	f004 fa7a 	bl	800d662 <USB_EPStartXfer>
 800916e:	e005      	b.n	800917c <PCD_EP_ISR_Handler+0x672>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8009170:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8009172:	461a      	mov	r2, r3
 8009174:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009176:	6878      	ldr	r0, [r7, #4]
 8009178:	f000 f917 	bl	80093aa <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8009184:	b29b      	uxth	r3, r3
 8009186:	b21b      	sxth	r3, r3
 8009188:	2b00      	cmp	r3, #0
 800918a:	f6ff acc3 	blt.w	8008b14 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 800918e:	2300      	movs	r3, #0
}
 8009190:	4618      	mov	r0, r3
 8009192:	3748      	adds	r7, #72	@ 0x48
 8009194:	46bd      	mov	sp, r7
 8009196:	bd80      	pop	{r7, pc}

08009198 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8009198:	b580      	push	{r7, lr}
 800919a:	b088      	sub	sp, #32
 800919c:	af00      	add	r7, sp, #0
 800919e:	60f8      	str	r0, [r7, #12]
 80091a0:	60b9      	str	r1, [r7, #8]
 80091a2:	4613      	mov	r3, r2
 80091a4:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80091a6:	88fb      	ldrh	r3, [r7, #6]
 80091a8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80091ac:	2b00      	cmp	r3, #0
 80091ae:	d07c      	beq.n	80092aa <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80091b0:	68fb      	ldr	r3, [r7, #12]
 80091b2:	681b      	ldr	r3, [r3, #0]
 80091b4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80091b8:	b29b      	uxth	r3, r3
 80091ba:	461a      	mov	r2, r3
 80091bc:	68bb      	ldr	r3, [r7, #8]
 80091be:	781b      	ldrb	r3, [r3, #0]
 80091c0:	00db      	lsls	r3, r3, #3
 80091c2:	4413      	add	r3, r2
 80091c4:	68fa      	ldr	r2, [r7, #12]
 80091c6:	6812      	ldr	r2, [r2, #0]
 80091c8:	4413      	add	r3, r2
 80091ca:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80091ce:	881b      	ldrh	r3, [r3, #0]
 80091d0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80091d4:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 80091d6:	68bb      	ldr	r3, [r7, #8]
 80091d8:	699a      	ldr	r2, [r3, #24]
 80091da:	8b7b      	ldrh	r3, [r7, #26]
 80091dc:	429a      	cmp	r2, r3
 80091de:	d306      	bcc.n	80091ee <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 80091e0:	68bb      	ldr	r3, [r7, #8]
 80091e2:	699a      	ldr	r2, [r3, #24]
 80091e4:	8b7b      	ldrh	r3, [r7, #26]
 80091e6:	1ad2      	subs	r2, r2, r3
 80091e8:	68bb      	ldr	r3, [r7, #8]
 80091ea:	619a      	str	r2, [r3, #24]
 80091ec:	e002      	b.n	80091f4 <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 80091ee:	68bb      	ldr	r3, [r7, #8]
 80091f0:	2200      	movs	r2, #0
 80091f2:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80091f4:	68bb      	ldr	r3, [r7, #8]
 80091f6:	699b      	ldr	r3, [r3, #24]
 80091f8:	2b00      	cmp	r3, #0
 80091fa:	d123      	bne.n	8009244 <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80091fc:	68fb      	ldr	r3, [r7, #12]
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	461a      	mov	r2, r3
 8009202:	68bb      	ldr	r3, [r7, #8]
 8009204:	781b      	ldrb	r3, [r3, #0]
 8009206:	009b      	lsls	r3, r3, #2
 8009208:	4413      	add	r3, r2
 800920a:	881b      	ldrh	r3, [r3, #0]
 800920c:	b29b      	uxth	r3, r3
 800920e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009212:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009216:	833b      	strh	r3, [r7, #24]
 8009218:	8b3b      	ldrh	r3, [r7, #24]
 800921a:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800921e:	833b      	strh	r3, [r7, #24]
 8009220:	68fb      	ldr	r3, [r7, #12]
 8009222:	681b      	ldr	r3, [r3, #0]
 8009224:	461a      	mov	r2, r3
 8009226:	68bb      	ldr	r3, [r7, #8]
 8009228:	781b      	ldrb	r3, [r3, #0]
 800922a:	009b      	lsls	r3, r3, #2
 800922c:	441a      	add	r2, r3
 800922e:	8b3b      	ldrh	r3, [r7, #24]
 8009230:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009234:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009238:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800923c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009240:	b29b      	uxth	r3, r3
 8009242:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8009244:	88fb      	ldrh	r3, [r7, #6]
 8009246:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800924a:	2b00      	cmp	r3, #0
 800924c:	d01f      	beq.n	800928e <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800924e:	68fb      	ldr	r3, [r7, #12]
 8009250:	681b      	ldr	r3, [r3, #0]
 8009252:	461a      	mov	r2, r3
 8009254:	68bb      	ldr	r3, [r7, #8]
 8009256:	781b      	ldrb	r3, [r3, #0]
 8009258:	009b      	lsls	r3, r3, #2
 800925a:	4413      	add	r3, r2
 800925c:	881b      	ldrh	r3, [r3, #0]
 800925e:	b29b      	uxth	r3, r3
 8009260:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009264:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009268:	82fb      	strh	r3, [r7, #22]
 800926a:	68fb      	ldr	r3, [r7, #12]
 800926c:	681b      	ldr	r3, [r3, #0]
 800926e:	461a      	mov	r2, r3
 8009270:	68bb      	ldr	r3, [r7, #8]
 8009272:	781b      	ldrb	r3, [r3, #0]
 8009274:	009b      	lsls	r3, r3, #2
 8009276:	441a      	add	r2, r3
 8009278:	8afb      	ldrh	r3, [r7, #22]
 800927a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800927e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009282:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009286:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800928a:	b29b      	uxth	r3, r3
 800928c:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800928e:	8b7b      	ldrh	r3, [r7, #26]
 8009290:	2b00      	cmp	r3, #0
 8009292:	f000 8085 	beq.w	80093a0 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8009296:	68fb      	ldr	r3, [r7, #12]
 8009298:	6818      	ldr	r0, [r3, #0]
 800929a:	68bb      	ldr	r3, [r7, #8]
 800929c:	6959      	ldr	r1, [r3, #20]
 800929e:	68bb      	ldr	r3, [r7, #8]
 80092a0:	891a      	ldrh	r2, [r3, #8]
 80092a2:	8b7b      	ldrh	r3, [r7, #26]
 80092a4:	f005 f904 	bl	800e4b0 <USB_ReadPMA>
 80092a8:	e07a      	b.n	80093a0 <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	681b      	ldr	r3, [r3, #0]
 80092ae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80092b2:	b29b      	uxth	r3, r3
 80092b4:	461a      	mov	r2, r3
 80092b6:	68bb      	ldr	r3, [r7, #8]
 80092b8:	781b      	ldrb	r3, [r3, #0]
 80092ba:	00db      	lsls	r3, r3, #3
 80092bc:	4413      	add	r3, r2
 80092be:	68fa      	ldr	r2, [r7, #12]
 80092c0:	6812      	ldr	r2, [r2, #0]
 80092c2:	4413      	add	r3, r2
 80092c4:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80092c8:	881b      	ldrh	r3, [r3, #0]
 80092ca:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80092ce:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 80092d0:	68bb      	ldr	r3, [r7, #8]
 80092d2:	699a      	ldr	r2, [r3, #24]
 80092d4:	8b7b      	ldrh	r3, [r7, #26]
 80092d6:	429a      	cmp	r2, r3
 80092d8:	d306      	bcc.n	80092e8 <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 80092da:	68bb      	ldr	r3, [r7, #8]
 80092dc:	699a      	ldr	r2, [r3, #24]
 80092de:	8b7b      	ldrh	r3, [r7, #26]
 80092e0:	1ad2      	subs	r2, r2, r3
 80092e2:	68bb      	ldr	r3, [r7, #8]
 80092e4:	619a      	str	r2, [r3, #24]
 80092e6:	e002      	b.n	80092ee <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 80092e8:	68bb      	ldr	r3, [r7, #8]
 80092ea:	2200      	movs	r2, #0
 80092ec:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80092ee:	68bb      	ldr	r3, [r7, #8]
 80092f0:	699b      	ldr	r3, [r3, #24]
 80092f2:	2b00      	cmp	r3, #0
 80092f4:	d123      	bne.n	800933e <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80092f6:	68fb      	ldr	r3, [r7, #12]
 80092f8:	681b      	ldr	r3, [r3, #0]
 80092fa:	461a      	mov	r2, r3
 80092fc:	68bb      	ldr	r3, [r7, #8]
 80092fe:	781b      	ldrb	r3, [r3, #0]
 8009300:	009b      	lsls	r3, r3, #2
 8009302:	4413      	add	r3, r2
 8009304:	881b      	ldrh	r3, [r3, #0]
 8009306:	b29b      	uxth	r3, r3
 8009308:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800930c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009310:	83fb      	strh	r3, [r7, #30]
 8009312:	8bfb      	ldrh	r3, [r7, #30]
 8009314:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8009318:	83fb      	strh	r3, [r7, #30]
 800931a:	68fb      	ldr	r3, [r7, #12]
 800931c:	681b      	ldr	r3, [r3, #0]
 800931e:	461a      	mov	r2, r3
 8009320:	68bb      	ldr	r3, [r7, #8]
 8009322:	781b      	ldrb	r3, [r3, #0]
 8009324:	009b      	lsls	r3, r3, #2
 8009326:	441a      	add	r2, r3
 8009328:	8bfb      	ldrh	r3, [r7, #30]
 800932a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800932e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009332:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009336:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800933a:	b29b      	uxth	r3, r3
 800933c:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 800933e:	88fb      	ldrh	r3, [r7, #6]
 8009340:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009344:	2b00      	cmp	r3, #0
 8009346:	d11f      	bne.n	8009388 <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8009348:	68fb      	ldr	r3, [r7, #12]
 800934a:	681b      	ldr	r3, [r3, #0]
 800934c:	461a      	mov	r2, r3
 800934e:	68bb      	ldr	r3, [r7, #8]
 8009350:	781b      	ldrb	r3, [r3, #0]
 8009352:	009b      	lsls	r3, r3, #2
 8009354:	4413      	add	r3, r2
 8009356:	881b      	ldrh	r3, [r3, #0]
 8009358:	b29b      	uxth	r3, r3
 800935a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800935e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009362:	83bb      	strh	r3, [r7, #28]
 8009364:	68fb      	ldr	r3, [r7, #12]
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	461a      	mov	r2, r3
 800936a:	68bb      	ldr	r3, [r7, #8]
 800936c:	781b      	ldrb	r3, [r3, #0]
 800936e:	009b      	lsls	r3, r3, #2
 8009370:	441a      	add	r2, r3
 8009372:	8bbb      	ldrh	r3, [r7, #28]
 8009374:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009378:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800937c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009380:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8009384:	b29b      	uxth	r3, r3
 8009386:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8009388:	8b7b      	ldrh	r3, [r7, #26]
 800938a:	2b00      	cmp	r3, #0
 800938c:	d008      	beq.n	80093a0 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800938e:	68fb      	ldr	r3, [r7, #12]
 8009390:	6818      	ldr	r0, [r3, #0]
 8009392:	68bb      	ldr	r3, [r7, #8]
 8009394:	6959      	ldr	r1, [r3, #20]
 8009396:	68bb      	ldr	r3, [r7, #8]
 8009398:	895a      	ldrh	r2, [r3, #10]
 800939a:	8b7b      	ldrh	r3, [r7, #26]
 800939c:	f005 f888 	bl	800e4b0 <USB_ReadPMA>
    }
  }

  return count;
 80093a0:	8b7b      	ldrh	r3, [r7, #26]
}
 80093a2:	4618      	mov	r0, r3
 80093a4:	3720      	adds	r7, #32
 80093a6:	46bd      	mov	sp, r7
 80093a8:	bd80      	pop	{r7, pc}

080093aa <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 80093aa:	b580      	push	{r7, lr}
 80093ac:	b0a6      	sub	sp, #152	@ 0x98
 80093ae:	af00      	add	r7, sp, #0
 80093b0:	60f8      	str	r0, [r7, #12]
 80093b2:	60b9      	str	r1, [r7, #8]
 80093b4:	4613      	mov	r3, r2
 80093b6:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80093b8:	88fb      	ldrh	r3, [r7, #6]
 80093ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80093be:	2b00      	cmp	r3, #0
 80093c0:	f000 81f7 	beq.w	80097b2 <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80093c4:	68fb      	ldr	r3, [r7, #12]
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80093cc:	b29b      	uxth	r3, r3
 80093ce:	461a      	mov	r2, r3
 80093d0:	68bb      	ldr	r3, [r7, #8]
 80093d2:	781b      	ldrb	r3, [r3, #0]
 80093d4:	00db      	lsls	r3, r3, #3
 80093d6:	4413      	add	r3, r2
 80093d8:	68fa      	ldr	r2, [r7, #12]
 80093da:	6812      	ldr	r2, [r2, #0]
 80093dc:	4413      	add	r3, r2
 80093de:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80093e2:	881b      	ldrh	r3, [r3, #0]
 80093e4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80093e8:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 80093ec:	68bb      	ldr	r3, [r7, #8]
 80093ee:	699a      	ldr	r2, [r3, #24]
 80093f0:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80093f4:	429a      	cmp	r2, r3
 80093f6:	d907      	bls.n	8009408 <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 80093f8:	68bb      	ldr	r3, [r7, #8]
 80093fa:	699a      	ldr	r2, [r3, #24]
 80093fc:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8009400:	1ad2      	subs	r2, r2, r3
 8009402:	68bb      	ldr	r3, [r7, #8]
 8009404:	619a      	str	r2, [r3, #24]
 8009406:	e002      	b.n	800940e <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 8009408:	68bb      	ldr	r3, [r7, #8]
 800940a:	2200      	movs	r2, #0
 800940c:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800940e:	68bb      	ldr	r3, [r7, #8]
 8009410:	699b      	ldr	r3, [r3, #24]
 8009412:	2b00      	cmp	r3, #0
 8009414:	f040 80e1 	bne.w	80095da <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8009418:	68bb      	ldr	r3, [r7, #8]
 800941a:	785b      	ldrb	r3, [r3, #1]
 800941c:	2b00      	cmp	r3, #0
 800941e:	d126      	bne.n	800946e <HAL_PCD_EP_DB_Transmit+0xc4>
 8009420:	68fb      	ldr	r3, [r7, #12]
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	633b      	str	r3, [r7, #48]	@ 0x30
 8009426:	68fb      	ldr	r3, [r7, #12]
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800942e:	b29b      	uxth	r3, r3
 8009430:	461a      	mov	r2, r3
 8009432:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009434:	4413      	add	r3, r2
 8009436:	633b      	str	r3, [r7, #48]	@ 0x30
 8009438:	68bb      	ldr	r3, [r7, #8]
 800943a:	781b      	ldrb	r3, [r3, #0]
 800943c:	00da      	lsls	r2, r3, #3
 800943e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009440:	4413      	add	r3, r2
 8009442:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8009446:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009448:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800944a:	881b      	ldrh	r3, [r3, #0]
 800944c:	b29b      	uxth	r3, r3
 800944e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009452:	b29a      	uxth	r2, r3
 8009454:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009456:	801a      	strh	r2, [r3, #0]
 8009458:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800945a:	881b      	ldrh	r3, [r3, #0]
 800945c:	b29b      	uxth	r3, r3
 800945e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009462:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009466:	b29a      	uxth	r2, r3
 8009468:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800946a:	801a      	strh	r2, [r3, #0]
 800946c:	e01a      	b.n	80094a4 <HAL_PCD_EP_DB_Transmit+0xfa>
 800946e:	68bb      	ldr	r3, [r7, #8]
 8009470:	785b      	ldrb	r3, [r3, #1]
 8009472:	2b01      	cmp	r3, #1
 8009474:	d116      	bne.n	80094a4 <HAL_PCD_EP_DB_Transmit+0xfa>
 8009476:	68fb      	ldr	r3, [r7, #12]
 8009478:	681b      	ldr	r3, [r3, #0]
 800947a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800947c:	68fb      	ldr	r3, [r7, #12]
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009484:	b29b      	uxth	r3, r3
 8009486:	461a      	mov	r2, r3
 8009488:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800948a:	4413      	add	r3, r2
 800948c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800948e:	68bb      	ldr	r3, [r7, #8]
 8009490:	781b      	ldrb	r3, [r3, #0]
 8009492:	00da      	lsls	r2, r3, #3
 8009494:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009496:	4413      	add	r3, r2
 8009498:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800949c:	637b      	str	r3, [r7, #52]	@ 0x34
 800949e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80094a0:	2200      	movs	r2, #0
 80094a2:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80094a4:	68fb      	ldr	r3, [r7, #12]
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80094aa:	68bb      	ldr	r3, [r7, #8]
 80094ac:	785b      	ldrb	r3, [r3, #1]
 80094ae:	2b00      	cmp	r3, #0
 80094b0:	d126      	bne.n	8009500 <HAL_PCD_EP_DB_Transmit+0x156>
 80094b2:	68fb      	ldr	r3, [r7, #12]
 80094b4:	681b      	ldr	r3, [r3, #0]
 80094b6:	623b      	str	r3, [r7, #32]
 80094b8:	68fb      	ldr	r3, [r7, #12]
 80094ba:	681b      	ldr	r3, [r3, #0]
 80094bc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80094c0:	b29b      	uxth	r3, r3
 80094c2:	461a      	mov	r2, r3
 80094c4:	6a3b      	ldr	r3, [r7, #32]
 80094c6:	4413      	add	r3, r2
 80094c8:	623b      	str	r3, [r7, #32]
 80094ca:	68bb      	ldr	r3, [r7, #8]
 80094cc:	781b      	ldrb	r3, [r3, #0]
 80094ce:	00da      	lsls	r2, r3, #3
 80094d0:	6a3b      	ldr	r3, [r7, #32]
 80094d2:	4413      	add	r3, r2
 80094d4:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80094d8:	61fb      	str	r3, [r7, #28]
 80094da:	69fb      	ldr	r3, [r7, #28]
 80094dc:	881b      	ldrh	r3, [r3, #0]
 80094de:	b29b      	uxth	r3, r3
 80094e0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80094e4:	b29a      	uxth	r2, r3
 80094e6:	69fb      	ldr	r3, [r7, #28]
 80094e8:	801a      	strh	r2, [r3, #0]
 80094ea:	69fb      	ldr	r3, [r7, #28]
 80094ec:	881b      	ldrh	r3, [r3, #0]
 80094ee:	b29b      	uxth	r3, r3
 80094f0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80094f4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80094f8:	b29a      	uxth	r2, r3
 80094fa:	69fb      	ldr	r3, [r7, #28]
 80094fc:	801a      	strh	r2, [r3, #0]
 80094fe:	e017      	b.n	8009530 <HAL_PCD_EP_DB_Transmit+0x186>
 8009500:	68bb      	ldr	r3, [r7, #8]
 8009502:	785b      	ldrb	r3, [r3, #1]
 8009504:	2b01      	cmp	r3, #1
 8009506:	d113      	bne.n	8009530 <HAL_PCD_EP_DB_Transmit+0x186>
 8009508:	68fb      	ldr	r3, [r7, #12]
 800950a:	681b      	ldr	r3, [r3, #0]
 800950c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009510:	b29b      	uxth	r3, r3
 8009512:	461a      	mov	r2, r3
 8009514:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009516:	4413      	add	r3, r2
 8009518:	62bb      	str	r3, [r7, #40]	@ 0x28
 800951a:	68bb      	ldr	r3, [r7, #8]
 800951c:	781b      	ldrb	r3, [r3, #0]
 800951e:	00da      	lsls	r2, r3, #3
 8009520:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009522:	4413      	add	r3, r2
 8009524:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009528:	627b      	str	r3, [r7, #36]	@ 0x24
 800952a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800952c:	2200      	movs	r2, #0
 800952e:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8009530:	68bb      	ldr	r3, [r7, #8]
 8009532:	78db      	ldrb	r3, [r3, #3]
 8009534:	2b02      	cmp	r3, #2
 8009536:	d123      	bne.n	8009580 <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8009538:	68fb      	ldr	r3, [r7, #12]
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	461a      	mov	r2, r3
 800953e:	68bb      	ldr	r3, [r7, #8]
 8009540:	781b      	ldrb	r3, [r3, #0]
 8009542:	009b      	lsls	r3, r3, #2
 8009544:	4413      	add	r3, r2
 8009546:	881b      	ldrh	r3, [r3, #0]
 8009548:	b29b      	uxth	r3, r3
 800954a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800954e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009552:	837b      	strh	r3, [r7, #26]
 8009554:	8b7b      	ldrh	r3, [r7, #26]
 8009556:	f083 0320 	eor.w	r3, r3, #32
 800955a:	837b      	strh	r3, [r7, #26]
 800955c:	68fb      	ldr	r3, [r7, #12]
 800955e:	681b      	ldr	r3, [r3, #0]
 8009560:	461a      	mov	r2, r3
 8009562:	68bb      	ldr	r3, [r7, #8]
 8009564:	781b      	ldrb	r3, [r3, #0]
 8009566:	009b      	lsls	r3, r3, #2
 8009568:	441a      	add	r2, r3
 800956a:	8b7b      	ldrh	r3, [r7, #26]
 800956c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009570:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009574:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009578:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800957c:	b29b      	uxth	r3, r3
 800957e:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8009580:	68bb      	ldr	r3, [r7, #8]
 8009582:	781b      	ldrb	r3, [r3, #0]
 8009584:	4619      	mov	r1, r3
 8009586:	68f8      	ldr	r0, [r7, #12]
 8009588:	f006 ff5d 	bl	8010446 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800958c:	88fb      	ldrh	r3, [r7, #6]
 800958e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009592:	2b00      	cmp	r3, #0
 8009594:	d01f      	beq.n	80095d6 <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8009596:	68fb      	ldr	r3, [r7, #12]
 8009598:	681b      	ldr	r3, [r3, #0]
 800959a:	461a      	mov	r2, r3
 800959c:	68bb      	ldr	r3, [r7, #8]
 800959e:	781b      	ldrb	r3, [r3, #0]
 80095a0:	009b      	lsls	r3, r3, #2
 80095a2:	4413      	add	r3, r2
 80095a4:	881b      	ldrh	r3, [r3, #0]
 80095a6:	b29b      	uxth	r3, r3
 80095a8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80095ac:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80095b0:	833b      	strh	r3, [r7, #24]
 80095b2:	68fb      	ldr	r3, [r7, #12]
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	461a      	mov	r2, r3
 80095b8:	68bb      	ldr	r3, [r7, #8]
 80095ba:	781b      	ldrb	r3, [r3, #0]
 80095bc:	009b      	lsls	r3, r3, #2
 80095be:	441a      	add	r2, r3
 80095c0:	8b3b      	ldrh	r3, [r7, #24]
 80095c2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80095c6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80095ca:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80095ce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80095d2:	b29b      	uxth	r3, r3
 80095d4:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 80095d6:	2300      	movs	r3, #0
 80095d8:	e31f      	b.n	8009c1a <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80095da:	88fb      	ldrh	r3, [r7, #6]
 80095dc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80095e0:	2b00      	cmp	r3, #0
 80095e2:	d021      	beq.n	8009628 <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80095e4:	68fb      	ldr	r3, [r7, #12]
 80095e6:	681b      	ldr	r3, [r3, #0]
 80095e8:	461a      	mov	r2, r3
 80095ea:	68bb      	ldr	r3, [r7, #8]
 80095ec:	781b      	ldrb	r3, [r3, #0]
 80095ee:	009b      	lsls	r3, r3, #2
 80095f0:	4413      	add	r3, r2
 80095f2:	881b      	ldrh	r3, [r3, #0]
 80095f4:	b29b      	uxth	r3, r3
 80095f6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80095fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80095fe:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8009602:	68fb      	ldr	r3, [r7, #12]
 8009604:	681b      	ldr	r3, [r3, #0]
 8009606:	461a      	mov	r2, r3
 8009608:	68bb      	ldr	r3, [r7, #8]
 800960a:	781b      	ldrb	r3, [r3, #0]
 800960c:	009b      	lsls	r3, r3, #2
 800960e:	441a      	add	r2, r3
 8009610:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8009614:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009618:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800961c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8009620:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009624:	b29b      	uxth	r3, r3
 8009626:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8009628:	68bb      	ldr	r3, [r7, #8]
 800962a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800962e:	2b01      	cmp	r3, #1
 8009630:	f040 82ca 	bne.w	8009bc8 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8009634:	68bb      	ldr	r3, [r7, #8]
 8009636:	695a      	ldr	r2, [r3, #20]
 8009638:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800963c:	441a      	add	r2, r3
 800963e:	68bb      	ldr	r3, [r7, #8]
 8009640:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8009642:	68bb      	ldr	r3, [r7, #8]
 8009644:	69da      	ldr	r2, [r3, #28]
 8009646:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800964a:	441a      	add	r2, r3
 800964c:	68bb      	ldr	r3, [r7, #8]
 800964e:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8009650:	68bb      	ldr	r3, [r7, #8]
 8009652:	6a1a      	ldr	r2, [r3, #32]
 8009654:	68bb      	ldr	r3, [r7, #8]
 8009656:	691b      	ldr	r3, [r3, #16]
 8009658:	429a      	cmp	r2, r3
 800965a:	d309      	bcc.n	8009670 <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 800965c:	68bb      	ldr	r3, [r7, #8]
 800965e:	691b      	ldr	r3, [r3, #16]
 8009660:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8009662:	68bb      	ldr	r3, [r7, #8]
 8009664:	6a1a      	ldr	r2, [r3, #32]
 8009666:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009668:	1ad2      	subs	r2, r2, r3
 800966a:	68bb      	ldr	r3, [r7, #8]
 800966c:	621a      	str	r2, [r3, #32]
 800966e:	e015      	b.n	800969c <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 8009670:	68bb      	ldr	r3, [r7, #8]
 8009672:	6a1b      	ldr	r3, [r3, #32]
 8009674:	2b00      	cmp	r3, #0
 8009676:	d107      	bne.n	8009688 <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 8009678:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800967c:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 800967e:	68bb      	ldr	r3, [r7, #8]
 8009680:	2200      	movs	r2, #0
 8009682:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8009686:	e009      	b.n	800969c <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8009688:	68bb      	ldr	r3, [r7, #8]
 800968a:	2200      	movs	r2, #0
 800968c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 8009690:	68bb      	ldr	r3, [r7, #8]
 8009692:	6a1b      	ldr	r3, [r3, #32]
 8009694:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8009696:	68bb      	ldr	r3, [r7, #8]
 8009698:	2200      	movs	r2, #0
 800969a:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800969c:	68bb      	ldr	r3, [r7, #8]
 800969e:	785b      	ldrb	r3, [r3, #1]
 80096a0:	2b00      	cmp	r3, #0
 80096a2:	d15f      	bne.n	8009764 <HAL_PCD_EP_DB_Transmit+0x3ba>
 80096a4:	68fb      	ldr	r3, [r7, #12]
 80096a6:	681b      	ldr	r3, [r3, #0]
 80096a8:	643b      	str	r3, [r7, #64]	@ 0x40
 80096aa:	68fb      	ldr	r3, [r7, #12]
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80096b2:	b29b      	uxth	r3, r3
 80096b4:	461a      	mov	r2, r3
 80096b6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80096b8:	4413      	add	r3, r2
 80096ba:	643b      	str	r3, [r7, #64]	@ 0x40
 80096bc:	68bb      	ldr	r3, [r7, #8]
 80096be:	781b      	ldrb	r3, [r3, #0]
 80096c0:	00da      	lsls	r2, r3, #3
 80096c2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80096c4:	4413      	add	r3, r2
 80096c6:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80096ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80096cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80096ce:	881b      	ldrh	r3, [r3, #0]
 80096d0:	b29b      	uxth	r3, r3
 80096d2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80096d6:	b29a      	uxth	r2, r3
 80096d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80096da:	801a      	strh	r2, [r3, #0]
 80096dc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80096de:	2b00      	cmp	r3, #0
 80096e0:	d10a      	bne.n	80096f8 <HAL_PCD_EP_DB_Transmit+0x34e>
 80096e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80096e4:	881b      	ldrh	r3, [r3, #0]
 80096e6:	b29b      	uxth	r3, r3
 80096e8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80096ec:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80096f0:	b29a      	uxth	r2, r3
 80096f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80096f4:	801a      	strh	r2, [r3, #0]
 80096f6:	e051      	b.n	800979c <HAL_PCD_EP_DB_Transmit+0x3f2>
 80096f8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80096fa:	2b3e      	cmp	r3, #62	@ 0x3e
 80096fc:	d816      	bhi.n	800972c <HAL_PCD_EP_DB_Transmit+0x382>
 80096fe:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009700:	085b      	lsrs	r3, r3, #1
 8009702:	653b      	str	r3, [r7, #80]	@ 0x50
 8009704:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009706:	f003 0301 	and.w	r3, r3, #1
 800970a:	2b00      	cmp	r3, #0
 800970c:	d002      	beq.n	8009714 <HAL_PCD_EP_DB_Transmit+0x36a>
 800970e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009710:	3301      	adds	r3, #1
 8009712:	653b      	str	r3, [r7, #80]	@ 0x50
 8009714:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009716:	881b      	ldrh	r3, [r3, #0]
 8009718:	b29a      	uxth	r2, r3
 800971a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800971c:	b29b      	uxth	r3, r3
 800971e:	029b      	lsls	r3, r3, #10
 8009720:	b29b      	uxth	r3, r3
 8009722:	4313      	orrs	r3, r2
 8009724:	b29a      	uxth	r2, r3
 8009726:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009728:	801a      	strh	r2, [r3, #0]
 800972a:	e037      	b.n	800979c <HAL_PCD_EP_DB_Transmit+0x3f2>
 800972c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800972e:	095b      	lsrs	r3, r3, #5
 8009730:	653b      	str	r3, [r7, #80]	@ 0x50
 8009732:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009734:	f003 031f 	and.w	r3, r3, #31
 8009738:	2b00      	cmp	r3, #0
 800973a:	d102      	bne.n	8009742 <HAL_PCD_EP_DB_Transmit+0x398>
 800973c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800973e:	3b01      	subs	r3, #1
 8009740:	653b      	str	r3, [r7, #80]	@ 0x50
 8009742:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009744:	881b      	ldrh	r3, [r3, #0]
 8009746:	b29a      	uxth	r2, r3
 8009748:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800974a:	b29b      	uxth	r3, r3
 800974c:	029b      	lsls	r3, r3, #10
 800974e:	b29b      	uxth	r3, r3
 8009750:	4313      	orrs	r3, r2
 8009752:	b29b      	uxth	r3, r3
 8009754:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009758:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800975c:	b29a      	uxth	r2, r3
 800975e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009760:	801a      	strh	r2, [r3, #0]
 8009762:	e01b      	b.n	800979c <HAL_PCD_EP_DB_Transmit+0x3f2>
 8009764:	68bb      	ldr	r3, [r7, #8]
 8009766:	785b      	ldrb	r3, [r3, #1]
 8009768:	2b01      	cmp	r3, #1
 800976a:	d117      	bne.n	800979c <HAL_PCD_EP_DB_Transmit+0x3f2>
 800976c:	68fb      	ldr	r3, [r7, #12]
 800976e:	681b      	ldr	r3, [r3, #0]
 8009770:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009772:	68fb      	ldr	r3, [r7, #12]
 8009774:	681b      	ldr	r3, [r3, #0]
 8009776:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800977a:	b29b      	uxth	r3, r3
 800977c:	461a      	mov	r2, r3
 800977e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009780:	4413      	add	r3, r2
 8009782:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009784:	68bb      	ldr	r3, [r7, #8]
 8009786:	781b      	ldrb	r3, [r3, #0]
 8009788:	00da      	lsls	r2, r3, #3
 800978a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800978c:	4413      	add	r3, r2
 800978e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8009792:	647b      	str	r3, [r7, #68]	@ 0x44
 8009794:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009796:	b29a      	uxth	r2, r3
 8009798:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800979a:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 800979c:	68fb      	ldr	r3, [r7, #12]
 800979e:	6818      	ldr	r0, [r3, #0]
 80097a0:	68bb      	ldr	r3, [r7, #8]
 80097a2:	6959      	ldr	r1, [r3, #20]
 80097a4:	68bb      	ldr	r3, [r7, #8]
 80097a6:	891a      	ldrh	r2, [r3, #8]
 80097a8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80097aa:	b29b      	uxth	r3, r3
 80097ac:	f004 fe3d 	bl	800e42a <USB_WritePMA>
 80097b0:	e20a      	b.n	8009bc8 <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80097b2:	68fb      	ldr	r3, [r7, #12]
 80097b4:	681b      	ldr	r3, [r3, #0]
 80097b6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80097ba:	b29b      	uxth	r3, r3
 80097bc:	461a      	mov	r2, r3
 80097be:	68bb      	ldr	r3, [r7, #8]
 80097c0:	781b      	ldrb	r3, [r3, #0]
 80097c2:	00db      	lsls	r3, r3, #3
 80097c4:	4413      	add	r3, r2
 80097c6:	68fa      	ldr	r2, [r7, #12]
 80097c8:	6812      	ldr	r2, [r2, #0]
 80097ca:	4413      	add	r3, r2
 80097cc:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80097d0:	881b      	ldrh	r3, [r3, #0]
 80097d2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80097d6:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 80097da:	68bb      	ldr	r3, [r7, #8]
 80097dc:	699a      	ldr	r2, [r3, #24]
 80097de:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80097e2:	429a      	cmp	r2, r3
 80097e4:	d307      	bcc.n	80097f6 <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 80097e6:	68bb      	ldr	r3, [r7, #8]
 80097e8:	699a      	ldr	r2, [r3, #24]
 80097ea:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80097ee:	1ad2      	subs	r2, r2, r3
 80097f0:	68bb      	ldr	r3, [r7, #8]
 80097f2:	619a      	str	r2, [r3, #24]
 80097f4:	e002      	b.n	80097fc <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 80097f6:	68bb      	ldr	r3, [r7, #8]
 80097f8:	2200      	movs	r2, #0
 80097fa:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80097fc:	68bb      	ldr	r3, [r7, #8]
 80097fe:	699b      	ldr	r3, [r3, #24]
 8009800:	2b00      	cmp	r3, #0
 8009802:	f040 80f6 	bne.w	80099f2 <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8009806:	68bb      	ldr	r3, [r7, #8]
 8009808:	785b      	ldrb	r3, [r3, #1]
 800980a:	2b00      	cmp	r3, #0
 800980c:	d126      	bne.n	800985c <HAL_PCD_EP_DB_Transmit+0x4b2>
 800980e:	68fb      	ldr	r3, [r7, #12]
 8009810:	681b      	ldr	r3, [r3, #0]
 8009812:	677b      	str	r3, [r7, #116]	@ 0x74
 8009814:	68fb      	ldr	r3, [r7, #12]
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800981c:	b29b      	uxth	r3, r3
 800981e:	461a      	mov	r2, r3
 8009820:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009822:	4413      	add	r3, r2
 8009824:	677b      	str	r3, [r7, #116]	@ 0x74
 8009826:	68bb      	ldr	r3, [r7, #8]
 8009828:	781b      	ldrb	r3, [r3, #0]
 800982a:	00da      	lsls	r2, r3, #3
 800982c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800982e:	4413      	add	r3, r2
 8009830:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8009834:	673b      	str	r3, [r7, #112]	@ 0x70
 8009836:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009838:	881b      	ldrh	r3, [r3, #0]
 800983a:	b29b      	uxth	r3, r3
 800983c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009840:	b29a      	uxth	r2, r3
 8009842:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009844:	801a      	strh	r2, [r3, #0]
 8009846:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009848:	881b      	ldrh	r3, [r3, #0]
 800984a:	b29b      	uxth	r3, r3
 800984c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009850:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009854:	b29a      	uxth	r2, r3
 8009856:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009858:	801a      	strh	r2, [r3, #0]
 800985a:	e01a      	b.n	8009892 <HAL_PCD_EP_DB_Transmit+0x4e8>
 800985c:	68bb      	ldr	r3, [r7, #8]
 800985e:	785b      	ldrb	r3, [r3, #1]
 8009860:	2b01      	cmp	r3, #1
 8009862:	d116      	bne.n	8009892 <HAL_PCD_EP_DB_Transmit+0x4e8>
 8009864:	68fb      	ldr	r3, [r7, #12]
 8009866:	681b      	ldr	r3, [r3, #0]
 8009868:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800986a:	68fb      	ldr	r3, [r7, #12]
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009872:	b29b      	uxth	r3, r3
 8009874:	461a      	mov	r2, r3
 8009876:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8009878:	4413      	add	r3, r2
 800987a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800987c:	68bb      	ldr	r3, [r7, #8]
 800987e:	781b      	ldrb	r3, [r3, #0]
 8009880:	00da      	lsls	r2, r3, #3
 8009882:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8009884:	4413      	add	r3, r2
 8009886:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800988a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800988c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800988e:	2200      	movs	r2, #0
 8009890:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8009892:	68fb      	ldr	r3, [r7, #12]
 8009894:	681b      	ldr	r3, [r3, #0]
 8009896:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800989a:	68bb      	ldr	r3, [r7, #8]
 800989c:	785b      	ldrb	r3, [r3, #1]
 800989e:	2b00      	cmp	r3, #0
 80098a0:	d12f      	bne.n	8009902 <HAL_PCD_EP_DB_Transmit+0x558>
 80098a2:	68fb      	ldr	r3, [r7, #12]
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80098aa:	68fb      	ldr	r3, [r7, #12]
 80098ac:	681b      	ldr	r3, [r3, #0]
 80098ae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80098b2:	b29b      	uxth	r3, r3
 80098b4:	461a      	mov	r2, r3
 80098b6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80098ba:	4413      	add	r3, r2
 80098bc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80098c0:	68bb      	ldr	r3, [r7, #8]
 80098c2:	781b      	ldrb	r3, [r3, #0]
 80098c4:	00da      	lsls	r2, r3, #3
 80098c6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80098ca:	4413      	add	r3, r2
 80098cc:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80098d0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80098d4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80098d8:	881b      	ldrh	r3, [r3, #0]
 80098da:	b29b      	uxth	r3, r3
 80098dc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80098e0:	b29a      	uxth	r2, r3
 80098e2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80098e6:	801a      	strh	r2, [r3, #0]
 80098e8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80098ec:	881b      	ldrh	r3, [r3, #0]
 80098ee:	b29b      	uxth	r3, r3
 80098f0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80098f4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80098f8:	b29a      	uxth	r2, r3
 80098fa:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80098fe:	801a      	strh	r2, [r3, #0]
 8009900:	e01c      	b.n	800993c <HAL_PCD_EP_DB_Transmit+0x592>
 8009902:	68bb      	ldr	r3, [r7, #8]
 8009904:	785b      	ldrb	r3, [r3, #1]
 8009906:	2b01      	cmp	r3, #1
 8009908:	d118      	bne.n	800993c <HAL_PCD_EP_DB_Transmit+0x592>
 800990a:	68fb      	ldr	r3, [r7, #12]
 800990c:	681b      	ldr	r3, [r3, #0]
 800990e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009912:	b29b      	uxth	r3, r3
 8009914:	461a      	mov	r2, r3
 8009916:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800991a:	4413      	add	r3, r2
 800991c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009920:	68bb      	ldr	r3, [r7, #8]
 8009922:	781b      	ldrb	r3, [r3, #0]
 8009924:	00da      	lsls	r2, r3, #3
 8009926:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800992a:	4413      	add	r3, r2
 800992c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009930:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009934:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8009938:	2200      	movs	r2, #0
 800993a:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 800993c:	68bb      	ldr	r3, [r7, #8]
 800993e:	78db      	ldrb	r3, [r3, #3]
 8009940:	2b02      	cmp	r3, #2
 8009942:	d127      	bne.n	8009994 <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8009944:	68fb      	ldr	r3, [r7, #12]
 8009946:	681b      	ldr	r3, [r3, #0]
 8009948:	461a      	mov	r2, r3
 800994a:	68bb      	ldr	r3, [r7, #8]
 800994c:	781b      	ldrb	r3, [r3, #0]
 800994e:	009b      	lsls	r3, r3, #2
 8009950:	4413      	add	r3, r2
 8009952:	881b      	ldrh	r3, [r3, #0]
 8009954:	b29b      	uxth	r3, r3
 8009956:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800995a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800995e:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8009962:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8009966:	f083 0320 	eor.w	r3, r3, #32
 800996a:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 800996e:	68fb      	ldr	r3, [r7, #12]
 8009970:	681b      	ldr	r3, [r3, #0]
 8009972:	461a      	mov	r2, r3
 8009974:	68bb      	ldr	r3, [r7, #8]
 8009976:	781b      	ldrb	r3, [r3, #0]
 8009978:	009b      	lsls	r3, r3, #2
 800997a:	441a      	add	r2, r3
 800997c:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8009980:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009984:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009988:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800998c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009990:	b29b      	uxth	r3, r3
 8009992:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8009994:	68bb      	ldr	r3, [r7, #8]
 8009996:	781b      	ldrb	r3, [r3, #0]
 8009998:	4619      	mov	r1, r3
 800999a:	68f8      	ldr	r0, [r7, #12]
 800999c:	f006 fd53 	bl	8010446 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80099a0:	88fb      	ldrh	r3, [r7, #6]
 80099a2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80099a6:	2b00      	cmp	r3, #0
 80099a8:	d121      	bne.n	80099ee <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80099aa:	68fb      	ldr	r3, [r7, #12]
 80099ac:	681b      	ldr	r3, [r3, #0]
 80099ae:	461a      	mov	r2, r3
 80099b0:	68bb      	ldr	r3, [r7, #8]
 80099b2:	781b      	ldrb	r3, [r3, #0]
 80099b4:	009b      	lsls	r3, r3, #2
 80099b6:	4413      	add	r3, r2
 80099b8:	881b      	ldrh	r3, [r3, #0]
 80099ba:	b29b      	uxth	r3, r3
 80099bc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80099c0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80099c4:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 80099c8:	68fb      	ldr	r3, [r7, #12]
 80099ca:	681b      	ldr	r3, [r3, #0]
 80099cc:	461a      	mov	r2, r3
 80099ce:	68bb      	ldr	r3, [r7, #8]
 80099d0:	781b      	ldrb	r3, [r3, #0]
 80099d2:	009b      	lsls	r3, r3, #2
 80099d4:	441a      	add	r2, r3
 80099d6:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 80099da:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80099de:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80099e2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80099e6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80099ea:	b29b      	uxth	r3, r3
 80099ec:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 80099ee:	2300      	movs	r3, #0
 80099f0:	e113      	b.n	8009c1a <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80099f2:	88fb      	ldrh	r3, [r7, #6]
 80099f4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80099f8:	2b00      	cmp	r3, #0
 80099fa:	d121      	bne.n	8009a40 <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80099fc:	68fb      	ldr	r3, [r7, #12]
 80099fe:	681b      	ldr	r3, [r3, #0]
 8009a00:	461a      	mov	r2, r3
 8009a02:	68bb      	ldr	r3, [r7, #8]
 8009a04:	781b      	ldrb	r3, [r3, #0]
 8009a06:	009b      	lsls	r3, r3, #2
 8009a08:	4413      	add	r3, r2
 8009a0a:	881b      	ldrh	r3, [r3, #0]
 8009a0c:	b29b      	uxth	r3, r3
 8009a0e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009a12:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009a16:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8009a1a:	68fb      	ldr	r3, [r7, #12]
 8009a1c:	681b      	ldr	r3, [r3, #0]
 8009a1e:	461a      	mov	r2, r3
 8009a20:	68bb      	ldr	r3, [r7, #8]
 8009a22:	781b      	ldrb	r3, [r3, #0]
 8009a24:	009b      	lsls	r3, r3, #2
 8009a26:	441a      	add	r2, r3
 8009a28:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8009a2c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009a30:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009a34:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8009a38:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009a3c:	b29b      	uxth	r3, r3
 8009a3e:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8009a40:	68bb      	ldr	r3, [r7, #8]
 8009a42:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8009a46:	2b01      	cmp	r3, #1
 8009a48:	f040 80be 	bne.w	8009bc8 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8009a4c:	68bb      	ldr	r3, [r7, #8]
 8009a4e:	695a      	ldr	r2, [r3, #20]
 8009a50:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8009a54:	441a      	add	r2, r3
 8009a56:	68bb      	ldr	r3, [r7, #8]
 8009a58:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8009a5a:	68bb      	ldr	r3, [r7, #8]
 8009a5c:	69da      	ldr	r2, [r3, #28]
 8009a5e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8009a62:	441a      	add	r2, r3
 8009a64:	68bb      	ldr	r3, [r7, #8]
 8009a66:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8009a68:	68bb      	ldr	r3, [r7, #8]
 8009a6a:	6a1a      	ldr	r2, [r3, #32]
 8009a6c:	68bb      	ldr	r3, [r7, #8]
 8009a6e:	691b      	ldr	r3, [r3, #16]
 8009a70:	429a      	cmp	r2, r3
 8009a72:	d309      	bcc.n	8009a88 <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 8009a74:	68bb      	ldr	r3, [r7, #8]
 8009a76:	691b      	ldr	r3, [r3, #16]
 8009a78:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8009a7a:	68bb      	ldr	r3, [r7, #8]
 8009a7c:	6a1a      	ldr	r2, [r3, #32]
 8009a7e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009a80:	1ad2      	subs	r2, r2, r3
 8009a82:	68bb      	ldr	r3, [r7, #8]
 8009a84:	621a      	str	r2, [r3, #32]
 8009a86:	e015      	b.n	8009ab4 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 8009a88:	68bb      	ldr	r3, [r7, #8]
 8009a8a:	6a1b      	ldr	r3, [r3, #32]
 8009a8c:	2b00      	cmp	r3, #0
 8009a8e:	d107      	bne.n	8009aa0 <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 8009a90:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8009a94:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8009a96:	68bb      	ldr	r3, [r7, #8]
 8009a98:	2200      	movs	r2, #0
 8009a9a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8009a9e:	e009      	b.n	8009ab4 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 8009aa0:	68bb      	ldr	r3, [r7, #8]
 8009aa2:	6a1b      	ldr	r3, [r3, #32]
 8009aa4:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8009aa6:	68bb      	ldr	r3, [r7, #8]
 8009aa8:	2200      	movs	r2, #0
 8009aaa:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8009aac:	68bb      	ldr	r3, [r7, #8]
 8009aae:	2200      	movs	r2, #0
 8009ab0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8009ab4:	68fb      	ldr	r3, [r7, #12]
 8009ab6:	681b      	ldr	r3, [r3, #0]
 8009ab8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009aba:	68bb      	ldr	r3, [r7, #8]
 8009abc:	785b      	ldrb	r3, [r3, #1]
 8009abe:	2b00      	cmp	r3, #0
 8009ac0:	d15f      	bne.n	8009b82 <HAL_PCD_EP_DB_Transmit+0x7d8>
 8009ac2:	68fb      	ldr	r3, [r7, #12]
 8009ac4:	681b      	ldr	r3, [r3, #0]
 8009ac6:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009ac8:	68fb      	ldr	r3, [r7, #12]
 8009aca:	681b      	ldr	r3, [r3, #0]
 8009acc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009ad0:	b29b      	uxth	r3, r3
 8009ad2:	461a      	mov	r2, r3
 8009ad4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009ad6:	4413      	add	r3, r2
 8009ad8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009ada:	68bb      	ldr	r3, [r7, #8]
 8009adc:	781b      	ldrb	r3, [r3, #0]
 8009ade:	00da      	lsls	r2, r3, #3
 8009ae0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009ae2:	4413      	add	r3, r2
 8009ae4:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009ae8:	667b      	str	r3, [r7, #100]	@ 0x64
 8009aea:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009aec:	881b      	ldrh	r3, [r3, #0]
 8009aee:	b29b      	uxth	r3, r3
 8009af0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009af4:	b29a      	uxth	r2, r3
 8009af6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009af8:	801a      	strh	r2, [r3, #0]
 8009afa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009afc:	2b00      	cmp	r3, #0
 8009afe:	d10a      	bne.n	8009b16 <HAL_PCD_EP_DB_Transmit+0x76c>
 8009b00:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009b02:	881b      	ldrh	r3, [r3, #0]
 8009b04:	b29b      	uxth	r3, r3
 8009b06:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009b0a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009b0e:	b29a      	uxth	r2, r3
 8009b10:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009b12:	801a      	strh	r2, [r3, #0]
 8009b14:	e04e      	b.n	8009bb4 <HAL_PCD_EP_DB_Transmit+0x80a>
 8009b16:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009b18:	2b3e      	cmp	r3, #62	@ 0x3e
 8009b1a:	d816      	bhi.n	8009b4a <HAL_PCD_EP_DB_Transmit+0x7a0>
 8009b1c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009b1e:	085b      	lsrs	r3, r3, #1
 8009b20:	663b      	str	r3, [r7, #96]	@ 0x60
 8009b22:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009b24:	f003 0301 	and.w	r3, r3, #1
 8009b28:	2b00      	cmp	r3, #0
 8009b2a:	d002      	beq.n	8009b32 <HAL_PCD_EP_DB_Transmit+0x788>
 8009b2c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009b2e:	3301      	adds	r3, #1
 8009b30:	663b      	str	r3, [r7, #96]	@ 0x60
 8009b32:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009b34:	881b      	ldrh	r3, [r3, #0]
 8009b36:	b29a      	uxth	r2, r3
 8009b38:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009b3a:	b29b      	uxth	r3, r3
 8009b3c:	029b      	lsls	r3, r3, #10
 8009b3e:	b29b      	uxth	r3, r3
 8009b40:	4313      	orrs	r3, r2
 8009b42:	b29a      	uxth	r2, r3
 8009b44:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009b46:	801a      	strh	r2, [r3, #0]
 8009b48:	e034      	b.n	8009bb4 <HAL_PCD_EP_DB_Transmit+0x80a>
 8009b4a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009b4c:	095b      	lsrs	r3, r3, #5
 8009b4e:	663b      	str	r3, [r7, #96]	@ 0x60
 8009b50:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009b52:	f003 031f 	and.w	r3, r3, #31
 8009b56:	2b00      	cmp	r3, #0
 8009b58:	d102      	bne.n	8009b60 <HAL_PCD_EP_DB_Transmit+0x7b6>
 8009b5a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009b5c:	3b01      	subs	r3, #1
 8009b5e:	663b      	str	r3, [r7, #96]	@ 0x60
 8009b60:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009b62:	881b      	ldrh	r3, [r3, #0]
 8009b64:	b29a      	uxth	r2, r3
 8009b66:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009b68:	b29b      	uxth	r3, r3
 8009b6a:	029b      	lsls	r3, r3, #10
 8009b6c:	b29b      	uxth	r3, r3
 8009b6e:	4313      	orrs	r3, r2
 8009b70:	b29b      	uxth	r3, r3
 8009b72:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009b76:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009b7a:	b29a      	uxth	r2, r3
 8009b7c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009b7e:	801a      	strh	r2, [r3, #0]
 8009b80:	e018      	b.n	8009bb4 <HAL_PCD_EP_DB_Transmit+0x80a>
 8009b82:	68bb      	ldr	r3, [r7, #8]
 8009b84:	785b      	ldrb	r3, [r3, #1]
 8009b86:	2b01      	cmp	r3, #1
 8009b88:	d114      	bne.n	8009bb4 <HAL_PCD_EP_DB_Transmit+0x80a>
 8009b8a:	68fb      	ldr	r3, [r7, #12]
 8009b8c:	681b      	ldr	r3, [r3, #0]
 8009b8e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009b92:	b29b      	uxth	r3, r3
 8009b94:	461a      	mov	r2, r3
 8009b96:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009b98:	4413      	add	r3, r2
 8009b9a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009b9c:	68bb      	ldr	r3, [r7, #8]
 8009b9e:	781b      	ldrb	r3, [r3, #0]
 8009ba0:	00da      	lsls	r2, r3, #3
 8009ba2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009ba4:	4413      	add	r3, r2
 8009ba6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009baa:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009bac:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009bae:	b29a      	uxth	r2, r3
 8009bb0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009bb2:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8009bb4:	68fb      	ldr	r3, [r7, #12]
 8009bb6:	6818      	ldr	r0, [r3, #0]
 8009bb8:	68bb      	ldr	r3, [r7, #8]
 8009bba:	6959      	ldr	r1, [r3, #20]
 8009bbc:	68bb      	ldr	r3, [r7, #8]
 8009bbe:	895a      	ldrh	r2, [r3, #10]
 8009bc0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009bc2:	b29b      	uxth	r3, r3
 8009bc4:	f004 fc31 	bl	800e42a <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8009bc8:	68fb      	ldr	r3, [r7, #12]
 8009bca:	681b      	ldr	r3, [r3, #0]
 8009bcc:	461a      	mov	r2, r3
 8009bce:	68bb      	ldr	r3, [r7, #8]
 8009bd0:	781b      	ldrb	r3, [r3, #0]
 8009bd2:	009b      	lsls	r3, r3, #2
 8009bd4:	4413      	add	r3, r2
 8009bd6:	881b      	ldrh	r3, [r3, #0]
 8009bd8:	b29b      	uxth	r3, r3
 8009bda:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009bde:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009be2:	82fb      	strh	r3, [r7, #22]
 8009be4:	8afb      	ldrh	r3, [r7, #22]
 8009be6:	f083 0310 	eor.w	r3, r3, #16
 8009bea:	82fb      	strh	r3, [r7, #22]
 8009bec:	8afb      	ldrh	r3, [r7, #22]
 8009bee:	f083 0320 	eor.w	r3, r3, #32
 8009bf2:	82fb      	strh	r3, [r7, #22]
 8009bf4:	68fb      	ldr	r3, [r7, #12]
 8009bf6:	681b      	ldr	r3, [r3, #0]
 8009bf8:	461a      	mov	r2, r3
 8009bfa:	68bb      	ldr	r3, [r7, #8]
 8009bfc:	781b      	ldrb	r3, [r3, #0]
 8009bfe:	009b      	lsls	r3, r3, #2
 8009c00:	441a      	add	r2, r3
 8009c02:	8afb      	ldrh	r3, [r7, #22]
 8009c04:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009c08:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009c0c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009c10:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009c14:	b29b      	uxth	r3, r3
 8009c16:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8009c18:	2300      	movs	r3, #0
}
 8009c1a:	4618      	mov	r0, r3
 8009c1c:	3798      	adds	r7, #152	@ 0x98
 8009c1e:	46bd      	mov	sp, r7
 8009c20:	bd80      	pop	{r7, pc}

08009c22 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8009c22:	b480      	push	{r7}
 8009c24:	b087      	sub	sp, #28
 8009c26:	af00      	add	r7, sp, #0
 8009c28:	60f8      	str	r0, [r7, #12]
 8009c2a:	607b      	str	r3, [r7, #4]
 8009c2c:	460b      	mov	r3, r1
 8009c2e:	817b      	strh	r3, [r7, #10]
 8009c30:	4613      	mov	r3, r2
 8009c32:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8009c34:	897b      	ldrh	r3, [r7, #10]
 8009c36:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009c3a:	b29b      	uxth	r3, r3
 8009c3c:	2b00      	cmp	r3, #0
 8009c3e:	d00b      	beq.n	8009c58 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009c40:	897b      	ldrh	r3, [r7, #10]
 8009c42:	f003 0207 	and.w	r2, r3, #7
 8009c46:	4613      	mov	r3, r2
 8009c48:	009b      	lsls	r3, r3, #2
 8009c4a:	4413      	add	r3, r2
 8009c4c:	00db      	lsls	r3, r3, #3
 8009c4e:	3310      	adds	r3, #16
 8009c50:	68fa      	ldr	r2, [r7, #12]
 8009c52:	4413      	add	r3, r2
 8009c54:	617b      	str	r3, [r7, #20]
 8009c56:	e009      	b.n	8009c6c <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8009c58:	897a      	ldrh	r2, [r7, #10]
 8009c5a:	4613      	mov	r3, r2
 8009c5c:	009b      	lsls	r3, r3, #2
 8009c5e:	4413      	add	r3, r2
 8009c60:	00db      	lsls	r3, r3, #3
 8009c62:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009c66:	68fa      	ldr	r2, [r7, #12]
 8009c68:	4413      	add	r3, r2
 8009c6a:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8009c6c:	893b      	ldrh	r3, [r7, #8]
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	d107      	bne.n	8009c82 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8009c72:	697b      	ldr	r3, [r7, #20]
 8009c74:	2200      	movs	r2, #0
 8009c76:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	b29a      	uxth	r2, r3
 8009c7c:	697b      	ldr	r3, [r7, #20]
 8009c7e:	80da      	strh	r2, [r3, #6]
 8009c80:	e00b      	b.n	8009c9a <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8009c82:	697b      	ldr	r3, [r7, #20]
 8009c84:	2201      	movs	r2, #1
 8009c86:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	b29a      	uxth	r2, r3
 8009c8c:	697b      	ldr	r3, [r7, #20]
 8009c8e:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	0c1b      	lsrs	r3, r3, #16
 8009c94:	b29a      	uxth	r2, r3
 8009c96:	697b      	ldr	r3, [r7, #20]
 8009c98:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8009c9a:	2300      	movs	r3, #0
}
 8009c9c:	4618      	mov	r0, r3
 8009c9e:	371c      	adds	r7, #28
 8009ca0:	46bd      	mov	sp, r7
 8009ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ca6:	4770      	bx	lr

08009ca8 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8009ca8:	b480      	push	{r7}
 8009caa:	b085      	sub	sp, #20
 8009cac:	af00      	add	r7, sp, #0
 8009cae:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	681b      	ldr	r3, [r3, #0]
 8009cb4:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	2201      	movs	r2, #1
 8009cba:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	2200      	movs	r2, #0
 8009cc2:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8009cc6:	68fb      	ldr	r3, [r7, #12]
 8009cc8:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8009ccc:	b29b      	uxth	r3, r3
 8009cce:	f043 0301 	orr.w	r3, r3, #1
 8009cd2:	b29a      	uxth	r2, r3
 8009cd4:	68fb      	ldr	r3, [r7, #12]
 8009cd6:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8009cda:	68fb      	ldr	r3, [r7, #12]
 8009cdc:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8009ce0:	b29b      	uxth	r3, r3
 8009ce2:	f043 0302 	orr.w	r3, r3, #2
 8009ce6:	b29a      	uxth	r2, r3
 8009ce8:	68fb      	ldr	r3, [r7, #12]
 8009cea:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 8009cee:	2300      	movs	r3, #0
}
 8009cf0:	4618      	mov	r0, r3
 8009cf2:	3714      	adds	r7, #20
 8009cf4:	46bd      	mov	sp, r7
 8009cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cfa:	4770      	bx	lr

08009cfc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8009cfc:	b480      	push	{r7}
 8009cfe:	b085      	sub	sp, #20
 8009d00:	af00      	add	r7, sp, #0
 8009d02:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	2b00      	cmp	r3, #0
 8009d08:	d141      	bne.n	8009d8e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8009d0a:	4b4b      	ldr	r3, [pc, #300]	@ (8009e38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009d0c:	681b      	ldr	r3, [r3, #0]
 8009d0e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8009d12:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009d16:	d131      	bne.n	8009d7c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8009d18:	4b47      	ldr	r3, [pc, #284]	@ (8009e38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009d1a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009d1e:	4a46      	ldr	r2, [pc, #280]	@ (8009e38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009d20:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009d24:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8009d28:	4b43      	ldr	r3, [pc, #268]	@ (8009e38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8009d30:	4a41      	ldr	r2, [pc, #260]	@ (8009e38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009d32:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8009d36:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8009d38:	4b40      	ldr	r3, [pc, #256]	@ (8009e3c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8009d3a:	681b      	ldr	r3, [r3, #0]
 8009d3c:	2232      	movs	r2, #50	@ 0x32
 8009d3e:	fb02 f303 	mul.w	r3, r2, r3
 8009d42:	4a3f      	ldr	r2, [pc, #252]	@ (8009e40 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8009d44:	fba2 2303 	umull	r2, r3, r2, r3
 8009d48:	0c9b      	lsrs	r3, r3, #18
 8009d4a:	3301      	adds	r3, #1
 8009d4c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009d4e:	e002      	b.n	8009d56 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8009d50:	68fb      	ldr	r3, [r7, #12]
 8009d52:	3b01      	subs	r3, #1
 8009d54:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009d56:	4b38      	ldr	r3, [pc, #224]	@ (8009e38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009d58:	695b      	ldr	r3, [r3, #20]
 8009d5a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009d5e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009d62:	d102      	bne.n	8009d6a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8009d64:	68fb      	ldr	r3, [r7, #12]
 8009d66:	2b00      	cmp	r3, #0
 8009d68:	d1f2      	bne.n	8009d50 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8009d6a:	4b33      	ldr	r3, [pc, #204]	@ (8009e38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009d6c:	695b      	ldr	r3, [r3, #20]
 8009d6e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009d72:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009d76:	d158      	bne.n	8009e2a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8009d78:	2303      	movs	r3, #3
 8009d7a:	e057      	b.n	8009e2c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8009d7c:	4b2e      	ldr	r3, [pc, #184]	@ (8009e38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009d7e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009d82:	4a2d      	ldr	r2, [pc, #180]	@ (8009e38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009d84:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009d88:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8009d8c:	e04d      	b.n	8009e2a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009d94:	d141      	bne.n	8009e1a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8009d96:	4b28      	ldr	r3, [pc, #160]	@ (8009e38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009d98:	681b      	ldr	r3, [r3, #0]
 8009d9a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8009d9e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009da2:	d131      	bne.n	8009e08 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8009da4:	4b24      	ldr	r3, [pc, #144]	@ (8009e38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009da6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009daa:	4a23      	ldr	r2, [pc, #140]	@ (8009e38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009dac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009db0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8009db4:	4b20      	ldr	r3, [pc, #128]	@ (8009e38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009db6:	681b      	ldr	r3, [r3, #0]
 8009db8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8009dbc:	4a1e      	ldr	r2, [pc, #120]	@ (8009e38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009dbe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8009dc2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8009dc4:	4b1d      	ldr	r3, [pc, #116]	@ (8009e3c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8009dc6:	681b      	ldr	r3, [r3, #0]
 8009dc8:	2232      	movs	r2, #50	@ 0x32
 8009dca:	fb02 f303 	mul.w	r3, r2, r3
 8009dce:	4a1c      	ldr	r2, [pc, #112]	@ (8009e40 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8009dd0:	fba2 2303 	umull	r2, r3, r2, r3
 8009dd4:	0c9b      	lsrs	r3, r3, #18
 8009dd6:	3301      	adds	r3, #1
 8009dd8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009dda:	e002      	b.n	8009de2 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8009ddc:	68fb      	ldr	r3, [r7, #12]
 8009dde:	3b01      	subs	r3, #1
 8009de0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009de2:	4b15      	ldr	r3, [pc, #84]	@ (8009e38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009de4:	695b      	ldr	r3, [r3, #20]
 8009de6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009dea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009dee:	d102      	bne.n	8009df6 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8009df0:	68fb      	ldr	r3, [r7, #12]
 8009df2:	2b00      	cmp	r3, #0
 8009df4:	d1f2      	bne.n	8009ddc <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8009df6:	4b10      	ldr	r3, [pc, #64]	@ (8009e38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009df8:	695b      	ldr	r3, [r3, #20]
 8009dfa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009dfe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009e02:	d112      	bne.n	8009e2a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8009e04:	2303      	movs	r3, #3
 8009e06:	e011      	b.n	8009e2c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8009e08:	4b0b      	ldr	r3, [pc, #44]	@ (8009e38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009e0a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009e0e:	4a0a      	ldr	r2, [pc, #40]	@ (8009e38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009e10:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009e14:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8009e18:	e007      	b.n	8009e2a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8009e1a:	4b07      	ldr	r3, [pc, #28]	@ (8009e38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009e1c:	681b      	ldr	r3, [r3, #0]
 8009e1e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8009e22:	4a05      	ldr	r2, [pc, #20]	@ (8009e38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009e24:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8009e28:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8009e2a:	2300      	movs	r3, #0
}
 8009e2c:	4618      	mov	r0, r3
 8009e2e:	3714      	adds	r7, #20
 8009e30:	46bd      	mov	sp, r7
 8009e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e36:	4770      	bx	lr
 8009e38:	40007000 	.word	0x40007000
 8009e3c:	20000004 	.word	0x20000004
 8009e40:	431bde83 	.word	0x431bde83

08009e44 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8009e44:	b480      	push	{r7}
 8009e46:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8009e48:	4b05      	ldr	r3, [pc, #20]	@ (8009e60 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8009e4a:	689b      	ldr	r3, [r3, #8]
 8009e4c:	4a04      	ldr	r2, [pc, #16]	@ (8009e60 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8009e4e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8009e52:	6093      	str	r3, [r2, #8]
}
 8009e54:	bf00      	nop
 8009e56:	46bd      	mov	sp, r7
 8009e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e5c:	4770      	bx	lr
 8009e5e:	bf00      	nop
 8009e60:	40007000 	.word	0x40007000

08009e64 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009e64:	b580      	push	{r7, lr}
 8009e66:	b088      	sub	sp, #32
 8009e68:	af00      	add	r7, sp, #0
 8009e6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	2b00      	cmp	r3, #0
 8009e70:	d101      	bne.n	8009e76 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8009e72:	2301      	movs	r3, #1
 8009e74:	e2fe      	b.n	800a474 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	681b      	ldr	r3, [r3, #0]
 8009e7a:	f003 0301 	and.w	r3, r3, #1
 8009e7e:	2b00      	cmp	r3, #0
 8009e80:	d075      	beq.n	8009f6e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009e82:	4b97      	ldr	r3, [pc, #604]	@ (800a0e0 <HAL_RCC_OscConfig+0x27c>)
 8009e84:	689b      	ldr	r3, [r3, #8]
 8009e86:	f003 030c 	and.w	r3, r3, #12
 8009e8a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8009e8c:	4b94      	ldr	r3, [pc, #592]	@ (800a0e0 <HAL_RCC_OscConfig+0x27c>)
 8009e8e:	68db      	ldr	r3, [r3, #12]
 8009e90:	f003 0303 	and.w	r3, r3, #3
 8009e94:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8009e96:	69bb      	ldr	r3, [r7, #24]
 8009e98:	2b0c      	cmp	r3, #12
 8009e9a:	d102      	bne.n	8009ea2 <HAL_RCC_OscConfig+0x3e>
 8009e9c:	697b      	ldr	r3, [r7, #20]
 8009e9e:	2b03      	cmp	r3, #3
 8009ea0:	d002      	beq.n	8009ea8 <HAL_RCC_OscConfig+0x44>
 8009ea2:	69bb      	ldr	r3, [r7, #24]
 8009ea4:	2b08      	cmp	r3, #8
 8009ea6:	d10b      	bne.n	8009ec0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009ea8:	4b8d      	ldr	r3, [pc, #564]	@ (800a0e0 <HAL_RCC_OscConfig+0x27c>)
 8009eaa:	681b      	ldr	r3, [r3, #0]
 8009eac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009eb0:	2b00      	cmp	r3, #0
 8009eb2:	d05b      	beq.n	8009f6c <HAL_RCC_OscConfig+0x108>
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	685b      	ldr	r3, [r3, #4]
 8009eb8:	2b00      	cmp	r3, #0
 8009eba:	d157      	bne.n	8009f6c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8009ebc:	2301      	movs	r3, #1
 8009ebe:	e2d9      	b.n	800a474 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	685b      	ldr	r3, [r3, #4]
 8009ec4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009ec8:	d106      	bne.n	8009ed8 <HAL_RCC_OscConfig+0x74>
 8009eca:	4b85      	ldr	r3, [pc, #532]	@ (800a0e0 <HAL_RCC_OscConfig+0x27c>)
 8009ecc:	681b      	ldr	r3, [r3, #0]
 8009ece:	4a84      	ldr	r2, [pc, #528]	@ (800a0e0 <HAL_RCC_OscConfig+0x27c>)
 8009ed0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009ed4:	6013      	str	r3, [r2, #0]
 8009ed6:	e01d      	b.n	8009f14 <HAL_RCC_OscConfig+0xb0>
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	685b      	ldr	r3, [r3, #4]
 8009edc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009ee0:	d10c      	bne.n	8009efc <HAL_RCC_OscConfig+0x98>
 8009ee2:	4b7f      	ldr	r3, [pc, #508]	@ (800a0e0 <HAL_RCC_OscConfig+0x27c>)
 8009ee4:	681b      	ldr	r3, [r3, #0]
 8009ee6:	4a7e      	ldr	r2, [pc, #504]	@ (800a0e0 <HAL_RCC_OscConfig+0x27c>)
 8009ee8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8009eec:	6013      	str	r3, [r2, #0]
 8009eee:	4b7c      	ldr	r3, [pc, #496]	@ (800a0e0 <HAL_RCC_OscConfig+0x27c>)
 8009ef0:	681b      	ldr	r3, [r3, #0]
 8009ef2:	4a7b      	ldr	r2, [pc, #492]	@ (800a0e0 <HAL_RCC_OscConfig+0x27c>)
 8009ef4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009ef8:	6013      	str	r3, [r2, #0]
 8009efa:	e00b      	b.n	8009f14 <HAL_RCC_OscConfig+0xb0>
 8009efc:	4b78      	ldr	r3, [pc, #480]	@ (800a0e0 <HAL_RCC_OscConfig+0x27c>)
 8009efe:	681b      	ldr	r3, [r3, #0]
 8009f00:	4a77      	ldr	r2, [pc, #476]	@ (800a0e0 <HAL_RCC_OscConfig+0x27c>)
 8009f02:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009f06:	6013      	str	r3, [r2, #0]
 8009f08:	4b75      	ldr	r3, [pc, #468]	@ (800a0e0 <HAL_RCC_OscConfig+0x27c>)
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	4a74      	ldr	r2, [pc, #464]	@ (800a0e0 <HAL_RCC_OscConfig+0x27c>)
 8009f0e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8009f12:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	685b      	ldr	r3, [r3, #4]
 8009f18:	2b00      	cmp	r3, #0
 8009f1a:	d013      	beq.n	8009f44 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009f1c:	f7fa fdd6 	bl	8004acc <HAL_GetTick>
 8009f20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009f22:	e008      	b.n	8009f36 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009f24:	f7fa fdd2 	bl	8004acc <HAL_GetTick>
 8009f28:	4602      	mov	r2, r0
 8009f2a:	693b      	ldr	r3, [r7, #16]
 8009f2c:	1ad3      	subs	r3, r2, r3
 8009f2e:	2b64      	cmp	r3, #100	@ 0x64
 8009f30:	d901      	bls.n	8009f36 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8009f32:	2303      	movs	r3, #3
 8009f34:	e29e      	b.n	800a474 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009f36:	4b6a      	ldr	r3, [pc, #424]	@ (800a0e0 <HAL_RCC_OscConfig+0x27c>)
 8009f38:	681b      	ldr	r3, [r3, #0]
 8009f3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009f3e:	2b00      	cmp	r3, #0
 8009f40:	d0f0      	beq.n	8009f24 <HAL_RCC_OscConfig+0xc0>
 8009f42:	e014      	b.n	8009f6e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009f44:	f7fa fdc2 	bl	8004acc <HAL_GetTick>
 8009f48:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8009f4a:	e008      	b.n	8009f5e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009f4c:	f7fa fdbe 	bl	8004acc <HAL_GetTick>
 8009f50:	4602      	mov	r2, r0
 8009f52:	693b      	ldr	r3, [r7, #16]
 8009f54:	1ad3      	subs	r3, r2, r3
 8009f56:	2b64      	cmp	r3, #100	@ 0x64
 8009f58:	d901      	bls.n	8009f5e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8009f5a:	2303      	movs	r3, #3
 8009f5c:	e28a      	b.n	800a474 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8009f5e:	4b60      	ldr	r3, [pc, #384]	@ (800a0e0 <HAL_RCC_OscConfig+0x27c>)
 8009f60:	681b      	ldr	r3, [r3, #0]
 8009f62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009f66:	2b00      	cmp	r3, #0
 8009f68:	d1f0      	bne.n	8009f4c <HAL_RCC_OscConfig+0xe8>
 8009f6a:	e000      	b.n	8009f6e <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009f6c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	681b      	ldr	r3, [r3, #0]
 8009f72:	f003 0302 	and.w	r3, r3, #2
 8009f76:	2b00      	cmp	r3, #0
 8009f78:	d075      	beq.n	800a066 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009f7a:	4b59      	ldr	r3, [pc, #356]	@ (800a0e0 <HAL_RCC_OscConfig+0x27c>)
 8009f7c:	689b      	ldr	r3, [r3, #8]
 8009f7e:	f003 030c 	and.w	r3, r3, #12
 8009f82:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8009f84:	4b56      	ldr	r3, [pc, #344]	@ (800a0e0 <HAL_RCC_OscConfig+0x27c>)
 8009f86:	68db      	ldr	r3, [r3, #12]
 8009f88:	f003 0303 	and.w	r3, r3, #3
 8009f8c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8009f8e:	69bb      	ldr	r3, [r7, #24]
 8009f90:	2b0c      	cmp	r3, #12
 8009f92:	d102      	bne.n	8009f9a <HAL_RCC_OscConfig+0x136>
 8009f94:	697b      	ldr	r3, [r7, #20]
 8009f96:	2b02      	cmp	r3, #2
 8009f98:	d002      	beq.n	8009fa0 <HAL_RCC_OscConfig+0x13c>
 8009f9a:	69bb      	ldr	r3, [r7, #24]
 8009f9c:	2b04      	cmp	r3, #4
 8009f9e:	d11f      	bne.n	8009fe0 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009fa0:	4b4f      	ldr	r3, [pc, #316]	@ (800a0e0 <HAL_RCC_OscConfig+0x27c>)
 8009fa2:	681b      	ldr	r3, [r3, #0]
 8009fa4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009fa8:	2b00      	cmp	r3, #0
 8009faa:	d005      	beq.n	8009fb8 <HAL_RCC_OscConfig+0x154>
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	68db      	ldr	r3, [r3, #12]
 8009fb0:	2b00      	cmp	r3, #0
 8009fb2:	d101      	bne.n	8009fb8 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8009fb4:	2301      	movs	r3, #1
 8009fb6:	e25d      	b.n	800a474 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009fb8:	4b49      	ldr	r3, [pc, #292]	@ (800a0e0 <HAL_RCC_OscConfig+0x27c>)
 8009fba:	685b      	ldr	r3, [r3, #4]
 8009fbc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	691b      	ldr	r3, [r3, #16]
 8009fc4:	061b      	lsls	r3, r3, #24
 8009fc6:	4946      	ldr	r1, [pc, #280]	@ (800a0e0 <HAL_RCC_OscConfig+0x27c>)
 8009fc8:	4313      	orrs	r3, r2
 8009fca:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8009fcc:	4b45      	ldr	r3, [pc, #276]	@ (800a0e4 <HAL_RCC_OscConfig+0x280>)
 8009fce:	681b      	ldr	r3, [r3, #0]
 8009fd0:	4618      	mov	r0, r3
 8009fd2:	f7fa fd2f 	bl	8004a34 <HAL_InitTick>
 8009fd6:	4603      	mov	r3, r0
 8009fd8:	2b00      	cmp	r3, #0
 8009fda:	d043      	beq.n	800a064 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8009fdc:	2301      	movs	r3, #1
 8009fde:	e249      	b.n	800a474 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	68db      	ldr	r3, [r3, #12]
 8009fe4:	2b00      	cmp	r3, #0
 8009fe6:	d023      	beq.n	800a030 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009fe8:	4b3d      	ldr	r3, [pc, #244]	@ (800a0e0 <HAL_RCC_OscConfig+0x27c>)
 8009fea:	681b      	ldr	r3, [r3, #0]
 8009fec:	4a3c      	ldr	r2, [pc, #240]	@ (800a0e0 <HAL_RCC_OscConfig+0x27c>)
 8009fee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009ff2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009ff4:	f7fa fd6a 	bl	8004acc <HAL_GetTick>
 8009ff8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009ffa:	e008      	b.n	800a00e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009ffc:	f7fa fd66 	bl	8004acc <HAL_GetTick>
 800a000:	4602      	mov	r2, r0
 800a002:	693b      	ldr	r3, [r7, #16]
 800a004:	1ad3      	subs	r3, r2, r3
 800a006:	2b02      	cmp	r3, #2
 800a008:	d901      	bls.n	800a00e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800a00a:	2303      	movs	r3, #3
 800a00c:	e232      	b.n	800a474 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a00e:	4b34      	ldr	r3, [pc, #208]	@ (800a0e0 <HAL_RCC_OscConfig+0x27c>)
 800a010:	681b      	ldr	r3, [r3, #0]
 800a012:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a016:	2b00      	cmp	r3, #0
 800a018:	d0f0      	beq.n	8009ffc <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a01a:	4b31      	ldr	r3, [pc, #196]	@ (800a0e0 <HAL_RCC_OscConfig+0x27c>)
 800a01c:	685b      	ldr	r3, [r3, #4]
 800a01e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	691b      	ldr	r3, [r3, #16]
 800a026:	061b      	lsls	r3, r3, #24
 800a028:	492d      	ldr	r1, [pc, #180]	@ (800a0e0 <HAL_RCC_OscConfig+0x27c>)
 800a02a:	4313      	orrs	r3, r2
 800a02c:	604b      	str	r3, [r1, #4]
 800a02e:	e01a      	b.n	800a066 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800a030:	4b2b      	ldr	r3, [pc, #172]	@ (800a0e0 <HAL_RCC_OscConfig+0x27c>)
 800a032:	681b      	ldr	r3, [r3, #0]
 800a034:	4a2a      	ldr	r2, [pc, #168]	@ (800a0e0 <HAL_RCC_OscConfig+0x27c>)
 800a036:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a03a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a03c:	f7fa fd46 	bl	8004acc <HAL_GetTick>
 800a040:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800a042:	e008      	b.n	800a056 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a044:	f7fa fd42 	bl	8004acc <HAL_GetTick>
 800a048:	4602      	mov	r2, r0
 800a04a:	693b      	ldr	r3, [r7, #16]
 800a04c:	1ad3      	subs	r3, r2, r3
 800a04e:	2b02      	cmp	r3, #2
 800a050:	d901      	bls.n	800a056 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800a052:	2303      	movs	r3, #3
 800a054:	e20e      	b.n	800a474 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800a056:	4b22      	ldr	r3, [pc, #136]	@ (800a0e0 <HAL_RCC_OscConfig+0x27c>)
 800a058:	681b      	ldr	r3, [r3, #0]
 800a05a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a05e:	2b00      	cmp	r3, #0
 800a060:	d1f0      	bne.n	800a044 <HAL_RCC_OscConfig+0x1e0>
 800a062:	e000      	b.n	800a066 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a064:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	681b      	ldr	r3, [r3, #0]
 800a06a:	f003 0308 	and.w	r3, r3, #8
 800a06e:	2b00      	cmp	r3, #0
 800a070:	d041      	beq.n	800a0f6 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	695b      	ldr	r3, [r3, #20]
 800a076:	2b00      	cmp	r3, #0
 800a078:	d01c      	beq.n	800a0b4 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800a07a:	4b19      	ldr	r3, [pc, #100]	@ (800a0e0 <HAL_RCC_OscConfig+0x27c>)
 800a07c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a080:	4a17      	ldr	r2, [pc, #92]	@ (800a0e0 <HAL_RCC_OscConfig+0x27c>)
 800a082:	f043 0301 	orr.w	r3, r3, #1
 800a086:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a08a:	f7fa fd1f 	bl	8004acc <HAL_GetTick>
 800a08e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800a090:	e008      	b.n	800a0a4 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a092:	f7fa fd1b 	bl	8004acc <HAL_GetTick>
 800a096:	4602      	mov	r2, r0
 800a098:	693b      	ldr	r3, [r7, #16]
 800a09a:	1ad3      	subs	r3, r2, r3
 800a09c:	2b02      	cmp	r3, #2
 800a09e:	d901      	bls.n	800a0a4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800a0a0:	2303      	movs	r3, #3
 800a0a2:	e1e7      	b.n	800a474 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800a0a4:	4b0e      	ldr	r3, [pc, #56]	@ (800a0e0 <HAL_RCC_OscConfig+0x27c>)
 800a0a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a0aa:	f003 0302 	and.w	r3, r3, #2
 800a0ae:	2b00      	cmp	r3, #0
 800a0b0:	d0ef      	beq.n	800a092 <HAL_RCC_OscConfig+0x22e>
 800a0b2:	e020      	b.n	800a0f6 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800a0b4:	4b0a      	ldr	r3, [pc, #40]	@ (800a0e0 <HAL_RCC_OscConfig+0x27c>)
 800a0b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a0ba:	4a09      	ldr	r2, [pc, #36]	@ (800a0e0 <HAL_RCC_OscConfig+0x27c>)
 800a0bc:	f023 0301 	bic.w	r3, r3, #1
 800a0c0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a0c4:	f7fa fd02 	bl	8004acc <HAL_GetTick>
 800a0c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800a0ca:	e00d      	b.n	800a0e8 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a0cc:	f7fa fcfe 	bl	8004acc <HAL_GetTick>
 800a0d0:	4602      	mov	r2, r0
 800a0d2:	693b      	ldr	r3, [r7, #16]
 800a0d4:	1ad3      	subs	r3, r2, r3
 800a0d6:	2b02      	cmp	r3, #2
 800a0d8:	d906      	bls.n	800a0e8 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800a0da:	2303      	movs	r3, #3
 800a0dc:	e1ca      	b.n	800a474 <HAL_RCC_OscConfig+0x610>
 800a0de:	bf00      	nop
 800a0e0:	40021000 	.word	0x40021000
 800a0e4:	20000008 	.word	0x20000008
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800a0e8:	4b8c      	ldr	r3, [pc, #560]	@ (800a31c <HAL_RCC_OscConfig+0x4b8>)
 800a0ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a0ee:	f003 0302 	and.w	r3, r3, #2
 800a0f2:	2b00      	cmp	r3, #0
 800a0f4:	d1ea      	bne.n	800a0cc <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	681b      	ldr	r3, [r3, #0]
 800a0fa:	f003 0304 	and.w	r3, r3, #4
 800a0fe:	2b00      	cmp	r3, #0
 800a100:	f000 80a6 	beq.w	800a250 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a104:	2300      	movs	r3, #0
 800a106:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800a108:	4b84      	ldr	r3, [pc, #528]	@ (800a31c <HAL_RCC_OscConfig+0x4b8>)
 800a10a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a10c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a110:	2b00      	cmp	r3, #0
 800a112:	d101      	bne.n	800a118 <HAL_RCC_OscConfig+0x2b4>
 800a114:	2301      	movs	r3, #1
 800a116:	e000      	b.n	800a11a <HAL_RCC_OscConfig+0x2b6>
 800a118:	2300      	movs	r3, #0
 800a11a:	2b00      	cmp	r3, #0
 800a11c:	d00d      	beq.n	800a13a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a11e:	4b7f      	ldr	r3, [pc, #508]	@ (800a31c <HAL_RCC_OscConfig+0x4b8>)
 800a120:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a122:	4a7e      	ldr	r2, [pc, #504]	@ (800a31c <HAL_RCC_OscConfig+0x4b8>)
 800a124:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a128:	6593      	str	r3, [r2, #88]	@ 0x58
 800a12a:	4b7c      	ldr	r3, [pc, #496]	@ (800a31c <HAL_RCC_OscConfig+0x4b8>)
 800a12c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a12e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a132:	60fb      	str	r3, [r7, #12]
 800a134:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800a136:	2301      	movs	r3, #1
 800a138:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a13a:	4b79      	ldr	r3, [pc, #484]	@ (800a320 <HAL_RCC_OscConfig+0x4bc>)
 800a13c:	681b      	ldr	r3, [r3, #0]
 800a13e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a142:	2b00      	cmp	r3, #0
 800a144:	d118      	bne.n	800a178 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800a146:	4b76      	ldr	r3, [pc, #472]	@ (800a320 <HAL_RCC_OscConfig+0x4bc>)
 800a148:	681b      	ldr	r3, [r3, #0]
 800a14a:	4a75      	ldr	r2, [pc, #468]	@ (800a320 <HAL_RCC_OscConfig+0x4bc>)
 800a14c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a150:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800a152:	f7fa fcbb 	bl	8004acc <HAL_GetTick>
 800a156:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a158:	e008      	b.n	800a16c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a15a:	f7fa fcb7 	bl	8004acc <HAL_GetTick>
 800a15e:	4602      	mov	r2, r0
 800a160:	693b      	ldr	r3, [r7, #16]
 800a162:	1ad3      	subs	r3, r2, r3
 800a164:	2b02      	cmp	r3, #2
 800a166:	d901      	bls.n	800a16c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800a168:	2303      	movs	r3, #3
 800a16a:	e183      	b.n	800a474 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a16c:	4b6c      	ldr	r3, [pc, #432]	@ (800a320 <HAL_RCC_OscConfig+0x4bc>)
 800a16e:	681b      	ldr	r3, [r3, #0]
 800a170:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a174:	2b00      	cmp	r3, #0
 800a176:	d0f0      	beq.n	800a15a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	689b      	ldr	r3, [r3, #8]
 800a17c:	2b01      	cmp	r3, #1
 800a17e:	d108      	bne.n	800a192 <HAL_RCC_OscConfig+0x32e>
 800a180:	4b66      	ldr	r3, [pc, #408]	@ (800a31c <HAL_RCC_OscConfig+0x4b8>)
 800a182:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a186:	4a65      	ldr	r2, [pc, #404]	@ (800a31c <HAL_RCC_OscConfig+0x4b8>)
 800a188:	f043 0301 	orr.w	r3, r3, #1
 800a18c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800a190:	e024      	b.n	800a1dc <HAL_RCC_OscConfig+0x378>
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	689b      	ldr	r3, [r3, #8]
 800a196:	2b05      	cmp	r3, #5
 800a198:	d110      	bne.n	800a1bc <HAL_RCC_OscConfig+0x358>
 800a19a:	4b60      	ldr	r3, [pc, #384]	@ (800a31c <HAL_RCC_OscConfig+0x4b8>)
 800a19c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a1a0:	4a5e      	ldr	r2, [pc, #376]	@ (800a31c <HAL_RCC_OscConfig+0x4b8>)
 800a1a2:	f043 0304 	orr.w	r3, r3, #4
 800a1a6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800a1aa:	4b5c      	ldr	r3, [pc, #368]	@ (800a31c <HAL_RCC_OscConfig+0x4b8>)
 800a1ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a1b0:	4a5a      	ldr	r2, [pc, #360]	@ (800a31c <HAL_RCC_OscConfig+0x4b8>)
 800a1b2:	f043 0301 	orr.w	r3, r3, #1
 800a1b6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800a1ba:	e00f      	b.n	800a1dc <HAL_RCC_OscConfig+0x378>
 800a1bc:	4b57      	ldr	r3, [pc, #348]	@ (800a31c <HAL_RCC_OscConfig+0x4b8>)
 800a1be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a1c2:	4a56      	ldr	r2, [pc, #344]	@ (800a31c <HAL_RCC_OscConfig+0x4b8>)
 800a1c4:	f023 0301 	bic.w	r3, r3, #1
 800a1c8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800a1cc:	4b53      	ldr	r3, [pc, #332]	@ (800a31c <HAL_RCC_OscConfig+0x4b8>)
 800a1ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a1d2:	4a52      	ldr	r2, [pc, #328]	@ (800a31c <HAL_RCC_OscConfig+0x4b8>)
 800a1d4:	f023 0304 	bic.w	r3, r3, #4
 800a1d8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	689b      	ldr	r3, [r3, #8]
 800a1e0:	2b00      	cmp	r3, #0
 800a1e2:	d016      	beq.n	800a212 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a1e4:	f7fa fc72 	bl	8004acc <HAL_GetTick>
 800a1e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a1ea:	e00a      	b.n	800a202 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a1ec:	f7fa fc6e 	bl	8004acc <HAL_GetTick>
 800a1f0:	4602      	mov	r2, r0
 800a1f2:	693b      	ldr	r3, [r7, #16]
 800a1f4:	1ad3      	subs	r3, r2, r3
 800a1f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a1fa:	4293      	cmp	r3, r2
 800a1fc:	d901      	bls.n	800a202 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800a1fe:	2303      	movs	r3, #3
 800a200:	e138      	b.n	800a474 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a202:	4b46      	ldr	r3, [pc, #280]	@ (800a31c <HAL_RCC_OscConfig+0x4b8>)
 800a204:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a208:	f003 0302 	and.w	r3, r3, #2
 800a20c:	2b00      	cmp	r3, #0
 800a20e:	d0ed      	beq.n	800a1ec <HAL_RCC_OscConfig+0x388>
 800a210:	e015      	b.n	800a23e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a212:	f7fa fc5b 	bl	8004acc <HAL_GetTick>
 800a216:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800a218:	e00a      	b.n	800a230 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a21a:	f7fa fc57 	bl	8004acc <HAL_GetTick>
 800a21e:	4602      	mov	r2, r0
 800a220:	693b      	ldr	r3, [r7, #16]
 800a222:	1ad3      	subs	r3, r2, r3
 800a224:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a228:	4293      	cmp	r3, r2
 800a22a:	d901      	bls.n	800a230 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800a22c:	2303      	movs	r3, #3
 800a22e:	e121      	b.n	800a474 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800a230:	4b3a      	ldr	r3, [pc, #232]	@ (800a31c <HAL_RCC_OscConfig+0x4b8>)
 800a232:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a236:	f003 0302 	and.w	r3, r3, #2
 800a23a:	2b00      	cmp	r3, #0
 800a23c:	d1ed      	bne.n	800a21a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800a23e:	7ffb      	ldrb	r3, [r7, #31]
 800a240:	2b01      	cmp	r3, #1
 800a242:	d105      	bne.n	800a250 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a244:	4b35      	ldr	r3, [pc, #212]	@ (800a31c <HAL_RCC_OscConfig+0x4b8>)
 800a246:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a248:	4a34      	ldr	r2, [pc, #208]	@ (800a31c <HAL_RCC_OscConfig+0x4b8>)
 800a24a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a24e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	681b      	ldr	r3, [r3, #0]
 800a254:	f003 0320 	and.w	r3, r3, #32
 800a258:	2b00      	cmp	r3, #0
 800a25a:	d03c      	beq.n	800a2d6 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	699b      	ldr	r3, [r3, #24]
 800a260:	2b00      	cmp	r3, #0
 800a262:	d01c      	beq.n	800a29e <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800a264:	4b2d      	ldr	r3, [pc, #180]	@ (800a31c <HAL_RCC_OscConfig+0x4b8>)
 800a266:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a26a:	4a2c      	ldr	r2, [pc, #176]	@ (800a31c <HAL_RCC_OscConfig+0x4b8>)
 800a26c:	f043 0301 	orr.w	r3, r3, #1
 800a270:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a274:	f7fa fc2a 	bl	8004acc <HAL_GetTick>
 800a278:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800a27a:	e008      	b.n	800a28e <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800a27c:	f7fa fc26 	bl	8004acc <HAL_GetTick>
 800a280:	4602      	mov	r2, r0
 800a282:	693b      	ldr	r3, [r7, #16]
 800a284:	1ad3      	subs	r3, r2, r3
 800a286:	2b02      	cmp	r3, #2
 800a288:	d901      	bls.n	800a28e <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800a28a:	2303      	movs	r3, #3
 800a28c:	e0f2      	b.n	800a474 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800a28e:	4b23      	ldr	r3, [pc, #140]	@ (800a31c <HAL_RCC_OscConfig+0x4b8>)
 800a290:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a294:	f003 0302 	and.w	r3, r3, #2
 800a298:	2b00      	cmp	r3, #0
 800a29a:	d0ef      	beq.n	800a27c <HAL_RCC_OscConfig+0x418>
 800a29c:	e01b      	b.n	800a2d6 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800a29e:	4b1f      	ldr	r3, [pc, #124]	@ (800a31c <HAL_RCC_OscConfig+0x4b8>)
 800a2a0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a2a4:	4a1d      	ldr	r2, [pc, #116]	@ (800a31c <HAL_RCC_OscConfig+0x4b8>)
 800a2a6:	f023 0301 	bic.w	r3, r3, #1
 800a2aa:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a2ae:	f7fa fc0d 	bl	8004acc <HAL_GetTick>
 800a2b2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800a2b4:	e008      	b.n	800a2c8 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800a2b6:	f7fa fc09 	bl	8004acc <HAL_GetTick>
 800a2ba:	4602      	mov	r2, r0
 800a2bc:	693b      	ldr	r3, [r7, #16]
 800a2be:	1ad3      	subs	r3, r2, r3
 800a2c0:	2b02      	cmp	r3, #2
 800a2c2:	d901      	bls.n	800a2c8 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800a2c4:	2303      	movs	r3, #3
 800a2c6:	e0d5      	b.n	800a474 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800a2c8:	4b14      	ldr	r3, [pc, #80]	@ (800a31c <HAL_RCC_OscConfig+0x4b8>)
 800a2ca:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a2ce:	f003 0302 	and.w	r3, r3, #2
 800a2d2:	2b00      	cmp	r3, #0
 800a2d4:	d1ef      	bne.n	800a2b6 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	69db      	ldr	r3, [r3, #28]
 800a2da:	2b00      	cmp	r3, #0
 800a2dc:	f000 80c9 	beq.w	800a472 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800a2e0:	4b0e      	ldr	r3, [pc, #56]	@ (800a31c <HAL_RCC_OscConfig+0x4b8>)
 800a2e2:	689b      	ldr	r3, [r3, #8]
 800a2e4:	f003 030c 	and.w	r3, r3, #12
 800a2e8:	2b0c      	cmp	r3, #12
 800a2ea:	f000 8083 	beq.w	800a3f4 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	69db      	ldr	r3, [r3, #28]
 800a2f2:	2b02      	cmp	r3, #2
 800a2f4:	d15e      	bne.n	800a3b4 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a2f6:	4b09      	ldr	r3, [pc, #36]	@ (800a31c <HAL_RCC_OscConfig+0x4b8>)
 800a2f8:	681b      	ldr	r3, [r3, #0]
 800a2fa:	4a08      	ldr	r2, [pc, #32]	@ (800a31c <HAL_RCC_OscConfig+0x4b8>)
 800a2fc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a300:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a302:	f7fa fbe3 	bl	8004acc <HAL_GetTick>
 800a306:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a308:	e00c      	b.n	800a324 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a30a:	f7fa fbdf 	bl	8004acc <HAL_GetTick>
 800a30e:	4602      	mov	r2, r0
 800a310:	693b      	ldr	r3, [r7, #16]
 800a312:	1ad3      	subs	r3, r2, r3
 800a314:	2b02      	cmp	r3, #2
 800a316:	d905      	bls.n	800a324 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800a318:	2303      	movs	r3, #3
 800a31a:	e0ab      	b.n	800a474 <HAL_RCC_OscConfig+0x610>
 800a31c:	40021000 	.word	0x40021000
 800a320:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a324:	4b55      	ldr	r3, [pc, #340]	@ (800a47c <HAL_RCC_OscConfig+0x618>)
 800a326:	681b      	ldr	r3, [r3, #0]
 800a328:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a32c:	2b00      	cmp	r3, #0
 800a32e:	d1ec      	bne.n	800a30a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800a330:	4b52      	ldr	r3, [pc, #328]	@ (800a47c <HAL_RCC_OscConfig+0x618>)
 800a332:	68da      	ldr	r2, [r3, #12]
 800a334:	4b52      	ldr	r3, [pc, #328]	@ (800a480 <HAL_RCC_OscConfig+0x61c>)
 800a336:	4013      	ands	r3, r2
 800a338:	687a      	ldr	r2, [r7, #4]
 800a33a:	6a11      	ldr	r1, [r2, #32]
 800a33c:	687a      	ldr	r2, [r7, #4]
 800a33e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800a340:	3a01      	subs	r2, #1
 800a342:	0112      	lsls	r2, r2, #4
 800a344:	4311      	orrs	r1, r2
 800a346:	687a      	ldr	r2, [r7, #4]
 800a348:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800a34a:	0212      	lsls	r2, r2, #8
 800a34c:	4311      	orrs	r1, r2
 800a34e:	687a      	ldr	r2, [r7, #4]
 800a350:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800a352:	0852      	lsrs	r2, r2, #1
 800a354:	3a01      	subs	r2, #1
 800a356:	0552      	lsls	r2, r2, #21
 800a358:	4311      	orrs	r1, r2
 800a35a:	687a      	ldr	r2, [r7, #4]
 800a35c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800a35e:	0852      	lsrs	r2, r2, #1
 800a360:	3a01      	subs	r2, #1
 800a362:	0652      	lsls	r2, r2, #25
 800a364:	4311      	orrs	r1, r2
 800a366:	687a      	ldr	r2, [r7, #4]
 800a368:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800a36a:	06d2      	lsls	r2, r2, #27
 800a36c:	430a      	orrs	r2, r1
 800a36e:	4943      	ldr	r1, [pc, #268]	@ (800a47c <HAL_RCC_OscConfig+0x618>)
 800a370:	4313      	orrs	r3, r2
 800a372:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800a374:	4b41      	ldr	r3, [pc, #260]	@ (800a47c <HAL_RCC_OscConfig+0x618>)
 800a376:	681b      	ldr	r3, [r3, #0]
 800a378:	4a40      	ldr	r2, [pc, #256]	@ (800a47c <HAL_RCC_OscConfig+0x618>)
 800a37a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800a37e:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800a380:	4b3e      	ldr	r3, [pc, #248]	@ (800a47c <HAL_RCC_OscConfig+0x618>)
 800a382:	68db      	ldr	r3, [r3, #12]
 800a384:	4a3d      	ldr	r2, [pc, #244]	@ (800a47c <HAL_RCC_OscConfig+0x618>)
 800a386:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800a38a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a38c:	f7fa fb9e 	bl	8004acc <HAL_GetTick>
 800a390:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a392:	e008      	b.n	800a3a6 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a394:	f7fa fb9a 	bl	8004acc <HAL_GetTick>
 800a398:	4602      	mov	r2, r0
 800a39a:	693b      	ldr	r3, [r7, #16]
 800a39c:	1ad3      	subs	r3, r2, r3
 800a39e:	2b02      	cmp	r3, #2
 800a3a0:	d901      	bls.n	800a3a6 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800a3a2:	2303      	movs	r3, #3
 800a3a4:	e066      	b.n	800a474 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a3a6:	4b35      	ldr	r3, [pc, #212]	@ (800a47c <HAL_RCC_OscConfig+0x618>)
 800a3a8:	681b      	ldr	r3, [r3, #0]
 800a3aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a3ae:	2b00      	cmp	r3, #0
 800a3b0:	d0f0      	beq.n	800a394 <HAL_RCC_OscConfig+0x530>
 800a3b2:	e05e      	b.n	800a472 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a3b4:	4b31      	ldr	r3, [pc, #196]	@ (800a47c <HAL_RCC_OscConfig+0x618>)
 800a3b6:	681b      	ldr	r3, [r3, #0]
 800a3b8:	4a30      	ldr	r2, [pc, #192]	@ (800a47c <HAL_RCC_OscConfig+0x618>)
 800a3ba:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a3be:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a3c0:	f7fa fb84 	bl	8004acc <HAL_GetTick>
 800a3c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a3c6:	e008      	b.n	800a3da <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a3c8:	f7fa fb80 	bl	8004acc <HAL_GetTick>
 800a3cc:	4602      	mov	r2, r0
 800a3ce:	693b      	ldr	r3, [r7, #16]
 800a3d0:	1ad3      	subs	r3, r2, r3
 800a3d2:	2b02      	cmp	r3, #2
 800a3d4:	d901      	bls.n	800a3da <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800a3d6:	2303      	movs	r3, #3
 800a3d8:	e04c      	b.n	800a474 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a3da:	4b28      	ldr	r3, [pc, #160]	@ (800a47c <HAL_RCC_OscConfig+0x618>)
 800a3dc:	681b      	ldr	r3, [r3, #0]
 800a3de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a3e2:	2b00      	cmp	r3, #0
 800a3e4:	d1f0      	bne.n	800a3c8 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800a3e6:	4b25      	ldr	r3, [pc, #148]	@ (800a47c <HAL_RCC_OscConfig+0x618>)
 800a3e8:	68da      	ldr	r2, [r3, #12]
 800a3ea:	4924      	ldr	r1, [pc, #144]	@ (800a47c <HAL_RCC_OscConfig+0x618>)
 800a3ec:	4b25      	ldr	r3, [pc, #148]	@ (800a484 <HAL_RCC_OscConfig+0x620>)
 800a3ee:	4013      	ands	r3, r2
 800a3f0:	60cb      	str	r3, [r1, #12]
 800a3f2:	e03e      	b.n	800a472 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	69db      	ldr	r3, [r3, #28]
 800a3f8:	2b01      	cmp	r3, #1
 800a3fa:	d101      	bne.n	800a400 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 800a3fc:	2301      	movs	r3, #1
 800a3fe:	e039      	b.n	800a474 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800a400:	4b1e      	ldr	r3, [pc, #120]	@ (800a47c <HAL_RCC_OscConfig+0x618>)
 800a402:	68db      	ldr	r3, [r3, #12]
 800a404:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a406:	697b      	ldr	r3, [r7, #20]
 800a408:	f003 0203 	and.w	r2, r3, #3
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	6a1b      	ldr	r3, [r3, #32]
 800a410:	429a      	cmp	r2, r3
 800a412:	d12c      	bne.n	800a46e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800a414:	697b      	ldr	r3, [r7, #20]
 800a416:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a41e:	3b01      	subs	r3, #1
 800a420:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a422:	429a      	cmp	r2, r3
 800a424:	d123      	bne.n	800a46e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800a426:	697b      	ldr	r3, [r7, #20]
 800a428:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a430:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800a432:	429a      	cmp	r2, r3
 800a434:	d11b      	bne.n	800a46e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800a436:	697b      	ldr	r3, [r7, #20]
 800a438:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a440:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800a442:	429a      	cmp	r2, r3
 800a444:	d113      	bne.n	800a46e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800a446:	697b      	ldr	r3, [r7, #20]
 800a448:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a450:	085b      	lsrs	r3, r3, #1
 800a452:	3b01      	subs	r3, #1
 800a454:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800a456:	429a      	cmp	r2, r3
 800a458:	d109      	bne.n	800a46e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800a45a:	697b      	ldr	r3, [r7, #20]
 800a45c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a464:	085b      	lsrs	r3, r3, #1
 800a466:	3b01      	subs	r3, #1
 800a468:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800a46a:	429a      	cmp	r2, r3
 800a46c:	d001      	beq.n	800a472 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800a46e:	2301      	movs	r3, #1
 800a470:	e000      	b.n	800a474 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800a472:	2300      	movs	r3, #0
}
 800a474:	4618      	mov	r0, r3
 800a476:	3720      	adds	r7, #32
 800a478:	46bd      	mov	sp, r7
 800a47a:	bd80      	pop	{r7, pc}
 800a47c:	40021000 	.word	0x40021000
 800a480:	019f800c 	.word	0x019f800c
 800a484:	feeefffc 	.word	0xfeeefffc

0800a488 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800a488:	b580      	push	{r7, lr}
 800a48a:	b086      	sub	sp, #24
 800a48c:	af00      	add	r7, sp, #0
 800a48e:	6078      	str	r0, [r7, #4]
 800a490:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800a492:	2300      	movs	r3, #0
 800a494:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	2b00      	cmp	r3, #0
 800a49a:	d101      	bne.n	800a4a0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800a49c:	2301      	movs	r3, #1
 800a49e:	e11e      	b.n	800a6de <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800a4a0:	4b91      	ldr	r3, [pc, #580]	@ (800a6e8 <HAL_RCC_ClockConfig+0x260>)
 800a4a2:	681b      	ldr	r3, [r3, #0]
 800a4a4:	f003 030f 	and.w	r3, r3, #15
 800a4a8:	683a      	ldr	r2, [r7, #0]
 800a4aa:	429a      	cmp	r2, r3
 800a4ac:	d910      	bls.n	800a4d0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a4ae:	4b8e      	ldr	r3, [pc, #568]	@ (800a6e8 <HAL_RCC_ClockConfig+0x260>)
 800a4b0:	681b      	ldr	r3, [r3, #0]
 800a4b2:	f023 020f 	bic.w	r2, r3, #15
 800a4b6:	498c      	ldr	r1, [pc, #560]	@ (800a6e8 <HAL_RCC_ClockConfig+0x260>)
 800a4b8:	683b      	ldr	r3, [r7, #0]
 800a4ba:	4313      	orrs	r3, r2
 800a4bc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a4be:	4b8a      	ldr	r3, [pc, #552]	@ (800a6e8 <HAL_RCC_ClockConfig+0x260>)
 800a4c0:	681b      	ldr	r3, [r3, #0]
 800a4c2:	f003 030f 	and.w	r3, r3, #15
 800a4c6:	683a      	ldr	r2, [r7, #0]
 800a4c8:	429a      	cmp	r2, r3
 800a4ca:	d001      	beq.n	800a4d0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800a4cc:	2301      	movs	r3, #1
 800a4ce:	e106      	b.n	800a6de <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	681b      	ldr	r3, [r3, #0]
 800a4d4:	f003 0301 	and.w	r3, r3, #1
 800a4d8:	2b00      	cmp	r3, #0
 800a4da:	d073      	beq.n	800a5c4 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	685b      	ldr	r3, [r3, #4]
 800a4e0:	2b03      	cmp	r3, #3
 800a4e2:	d129      	bne.n	800a538 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a4e4:	4b81      	ldr	r3, [pc, #516]	@ (800a6ec <HAL_RCC_ClockConfig+0x264>)
 800a4e6:	681b      	ldr	r3, [r3, #0]
 800a4e8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a4ec:	2b00      	cmp	r3, #0
 800a4ee:	d101      	bne.n	800a4f4 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800a4f0:	2301      	movs	r3, #1
 800a4f2:	e0f4      	b.n	800a6de <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800a4f4:	f000 f99e 	bl	800a834 <RCC_GetSysClockFreqFromPLLSource>
 800a4f8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800a4fa:	693b      	ldr	r3, [r7, #16]
 800a4fc:	4a7c      	ldr	r2, [pc, #496]	@ (800a6f0 <HAL_RCC_ClockConfig+0x268>)
 800a4fe:	4293      	cmp	r3, r2
 800a500:	d93f      	bls.n	800a582 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800a502:	4b7a      	ldr	r3, [pc, #488]	@ (800a6ec <HAL_RCC_ClockConfig+0x264>)
 800a504:	689b      	ldr	r3, [r3, #8]
 800a506:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800a50a:	2b00      	cmp	r3, #0
 800a50c:	d009      	beq.n	800a522 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	681b      	ldr	r3, [r3, #0]
 800a512:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800a516:	2b00      	cmp	r3, #0
 800a518:	d033      	beq.n	800a582 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800a51e:	2b00      	cmp	r3, #0
 800a520:	d12f      	bne.n	800a582 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800a522:	4b72      	ldr	r3, [pc, #456]	@ (800a6ec <HAL_RCC_ClockConfig+0x264>)
 800a524:	689b      	ldr	r3, [r3, #8]
 800a526:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800a52a:	4a70      	ldr	r2, [pc, #448]	@ (800a6ec <HAL_RCC_ClockConfig+0x264>)
 800a52c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a530:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800a532:	2380      	movs	r3, #128	@ 0x80
 800a534:	617b      	str	r3, [r7, #20]
 800a536:	e024      	b.n	800a582 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	685b      	ldr	r3, [r3, #4]
 800a53c:	2b02      	cmp	r3, #2
 800a53e:	d107      	bne.n	800a550 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a540:	4b6a      	ldr	r3, [pc, #424]	@ (800a6ec <HAL_RCC_ClockConfig+0x264>)
 800a542:	681b      	ldr	r3, [r3, #0]
 800a544:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a548:	2b00      	cmp	r3, #0
 800a54a:	d109      	bne.n	800a560 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800a54c:	2301      	movs	r3, #1
 800a54e:	e0c6      	b.n	800a6de <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a550:	4b66      	ldr	r3, [pc, #408]	@ (800a6ec <HAL_RCC_ClockConfig+0x264>)
 800a552:	681b      	ldr	r3, [r3, #0]
 800a554:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a558:	2b00      	cmp	r3, #0
 800a55a:	d101      	bne.n	800a560 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800a55c:	2301      	movs	r3, #1
 800a55e:	e0be      	b.n	800a6de <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800a560:	f000 f8ce 	bl	800a700 <HAL_RCC_GetSysClockFreq>
 800a564:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800a566:	693b      	ldr	r3, [r7, #16]
 800a568:	4a61      	ldr	r2, [pc, #388]	@ (800a6f0 <HAL_RCC_ClockConfig+0x268>)
 800a56a:	4293      	cmp	r3, r2
 800a56c:	d909      	bls.n	800a582 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800a56e:	4b5f      	ldr	r3, [pc, #380]	@ (800a6ec <HAL_RCC_ClockConfig+0x264>)
 800a570:	689b      	ldr	r3, [r3, #8]
 800a572:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800a576:	4a5d      	ldr	r2, [pc, #372]	@ (800a6ec <HAL_RCC_ClockConfig+0x264>)
 800a578:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a57c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800a57e:	2380      	movs	r3, #128	@ 0x80
 800a580:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800a582:	4b5a      	ldr	r3, [pc, #360]	@ (800a6ec <HAL_RCC_ClockConfig+0x264>)
 800a584:	689b      	ldr	r3, [r3, #8]
 800a586:	f023 0203 	bic.w	r2, r3, #3
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	685b      	ldr	r3, [r3, #4]
 800a58e:	4957      	ldr	r1, [pc, #348]	@ (800a6ec <HAL_RCC_ClockConfig+0x264>)
 800a590:	4313      	orrs	r3, r2
 800a592:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a594:	f7fa fa9a 	bl	8004acc <HAL_GetTick>
 800a598:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a59a:	e00a      	b.n	800a5b2 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a59c:	f7fa fa96 	bl	8004acc <HAL_GetTick>
 800a5a0:	4602      	mov	r2, r0
 800a5a2:	68fb      	ldr	r3, [r7, #12]
 800a5a4:	1ad3      	subs	r3, r2, r3
 800a5a6:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a5aa:	4293      	cmp	r3, r2
 800a5ac:	d901      	bls.n	800a5b2 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800a5ae:	2303      	movs	r3, #3
 800a5b0:	e095      	b.n	800a6de <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a5b2:	4b4e      	ldr	r3, [pc, #312]	@ (800a6ec <HAL_RCC_ClockConfig+0x264>)
 800a5b4:	689b      	ldr	r3, [r3, #8]
 800a5b6:	f003 020c 	and.w	r2, r3, #12
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	685b      	ldr	r3, [r3, #4]
 800a5be:	009b      	lsls	r3, r3, #2
 800a5c0:	429a      	cmp	r2, r3
 800a5c2:	d1eb      	bne.n	800a59c <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	681b      	ldr	r3, [r3, #0]
 800a5c8:	f003 0302 	and.w	r3, r3, #2
 800a5cc:	2b00      	cmp	r3, #0
 800a5ce:	d023      	beq.n	800a618 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a5d0:	687b      	ldr	r3, [r7, #4]
 800a5d2:	681b      	ldr	r3, [r3, #0]
 800a5d4:	f003 0304 	and.w	r3, r3, #4
 800a5d8:	2b00      	cmp	r3, #0
 800a5da:	d005      	beq.n	800a5e8 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800a5dc:	4b43      	ldr	r3, [pc, #268]	@ (800a6ec <HAL_RCC_ClockConfig+0x264>)
 800a5de:	689b      	ldr	r3, [r3, #8]
 800a5e0:	4a42      	ldr	r2, [pc, #264]	@ (800a6ec <HAL_RCC_ClockConfig+0x264>)
 800a5e2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800a5e6:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	681b      	ldr	r3, [r3, #0]
 800a5ec:	f003 0308 	and.w	r3, r3, #8
 800a5f0:	2b00      	cmp	r3, #0
 800a5f2:	d007      	beq.n	800a604 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800a5f4:	4b3d      	ldr	r3, [pc, #244]	@ (800a6ec <HAL_RCC_ClockConfig+0x264>)
 800a5f6:	689b      	ldr	r3, [r3, #8]
 800a5f8:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800a5fc:	4a3b      	ldr	r2, [pc, #236]	@ (800a6ec <HAL_RCC_ClockConfig+0x264>)
 800a5fe:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800a602:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a604:	4b39      	ldr	r3, [pc, #228]	@ (800a6ec <HAL_RCC_ClockConfig+0x264>)
 800a606:	689b      	ldr	r3, [r3, #8]
 800a608:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	689b      	ldr	r3, [r3, #8]
 800a610:	4936      	ldr	r1, [pc, #216]	@ (800a6ec <HAL_RCC_ClockConfig+0x264>)
 800a612:	4313      	orrs	r3, r2
 800a614:	608b      	str	r3, [r1, #8]
 800a616:	e008      	b.n	800a62a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800a618:	697b      	ldr	r3, [r7, #20]
 800a61a:	2b80      	cmp	r3, #128	@ 0x80
 800a61c:	d105      	bne.n	800a62a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800a61e:	4b33      	ldr	r3, [pc, #204]	@ (800a6ec <HAL_RCC_ClockConfig+0x264>)
 800a620:	689b      	ldr	r3, [r3, #8]
 800a622:	4a32      	ldr	r2, [pc, #200]	@ (800a6ec <HAL_RCC_ClockConfig+0x264>)
 800a624:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800a628:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800a62a:	4b2f      	ldr	r3, [pc, #188]	@ (800a6e8 <HAL_RCC_ClockConfig+0x260>)
 800a62c:	681b      	ldr	r3, [r3, #0]
 800a62e:	f003 030f 	and.w	r3, r3, #15
 800a632:	683a      	ldr	r2, [r7, #0]
 800a634:	429a      	cmp	r2, r3
 800a636:	d21d      	bcs.n	800a674 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a638:	4b2b      	ldr	r3, [pc, #172]	@ (800a6e8 <HAL_RCC_ClockConfig+0x260>)
 800a63a:	681b      	ldr	r3, [r3, #0]
 800a63c:	f023 020f 	bic.w	r2, r3, #15
 800a640:	4929      	ldr	r1, [pc, #164]	@ (800a6e8 <HAL_RCC_ClockConfig+0x260>)
 800a642:	683b      	ldr	r3, [r7, #0]
 800a644:	4313      	orrs	r3, r2
 800a646:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800a648:	f7fa fa40 	bl	8004acc <HAL_GetTick>
 800a64c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a64e:	e00a      	b.n	800a666 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a650:	f7fa fa3c 	bl	8004acc <HAL_GetTick>
 800a654:	4602      	mov	r2, r0
 800a656:	68fb      	ldr	r3, [r7, #12]
 800a658:	1ad3      	subs	r3, r2, r3
 800a65a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a65e:	4293      	cmp	r3, r2
 800a660:	d901      	bls.n	800a666 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800a662:	2303      	movs	r3, #3
 800a664:	e03b      	b.n	800a6de <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a666:	4b20      	ldr	r3, [pc, #128]	@ (800a6e8 <HAL_RCC_ClockConfig+0x260>)
 800a668:	681b      	ldr	r3, [r3, #0]
 800a66a:	f003 030f 	and.w	r3, r3, #15
 800a66e:	683a      	ldr	r2, [r7, #0]
 800a670:	429a      	cmp	r2, r3
 800a672:	d1ed      	bne.n	800a650 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	681b      	ldr	r3, [r3, #0]
 800a678:	f003 0304 	and.w	r3, r3, #4
 800a67c:	2b00      	cmp	r3, #0
 800a67e:	d008      	beq.n	800a692 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800a680:	4b1a      	ldr	r3, [pc, #104]	@ (800a6ec <HAL_RCC_ClockConfig+0x264>)
 800a682:	689b      	ldr	r3, [r3, #8]
 800a684:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	68db      	ldr	r3, [r3, #12]
 800a68c:	4917      	ldr	r1, [pc, #92]	@ (800a6ec <HAL_RCC_ClockConfig+0x264>)
 800a68e:	4313      	orrs	r3, r2
 800a690:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	681b      	ldr	r3, [r3, #0]
 800a696:	f003 0308 	and.w	r3, r3, #8
 800a69a:	2b00      	cmp	r3, #0
 800a69c:	d009      	beq.n	800a6b2 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800a69e:	4b13      	ldr	r3, [pc, #76]	@ (800a6ec <HAL_RCC_ClockConfig+0x264>)
 800a6a0:	689b      	ldr	r3, [r3, #8]
 800a6a2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	691b      	ldr	r3, [r3, #16]
 800a6aa:	00db      	lsls	r3, r3, #3
 800a6ac:	490f      	ldr	r1, [pc, #60]	@ (800a6ec <HAL_RCC_ClockConfig+0x264>)
 800a6ae:	4313      	orrs	r3, r2
 800a6b0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800a6b2:	f000 f825 	bl	800a700 <HAL_RCC_GetSysClockFreq>
 800a6b6:	4602      	mov	r2, r0
 800a6b8:	4b0c      	ldr	r3, [pc, #48]	@ (800a6ec <HAL_RCC_ClockConfig+0x264>)
 800a6ba:	689b      	ldr	r3, [r3, #8]
 800a6bc:	091b      	lsrs	r3, r3, #4
 800a6be:	f003 030f 	and.w	r3, r3, #15
 800a6c2:	490c      	ldr	r1, [pc, #48]	@ (800a6f4 <HAL_RCC_ClockConfig+0x26c>)
 800a6c4:	5ccb      	ldrb	r3, [r1, r3]
 800a6c6:	f003 031f 	and.w	r3, r3, #31
 800a6ca:	fa22 f303 	lsr.w	r3, r2, r3
 800a6ce:	4a0a      	ldr	r2, [pc, #40]	@ (800a6f8 <HAL_RCC_ClockConfig+0x270>)
 800a6d0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800a6d2:	4b0a      	ldr	r3, [pc, #40]	@ (800a6fc <HAL_RCC_ClockConfig+0x274>)
 800a6d4:	681b      	ldr	r3, [r3, #0]
 800a6d6:	4618      	mov	r0, r3
 800a6d8:	f7fa f9ac 	bl	8004a34 <HAL_InitTick>
 800a6dc:	4603      	mov	r3, r0
}
 800a6de:	4618      	mov	r0, r3
 800a6e0:	3718      	adds	r7, #24
 800a6e2:	46bd      	mov	sp, r7
 800a6e4:	bd80      	pop	{r7, pc}
 800a6e6:	bf00      	nop
 800a6e8:	40022000 	.word	0x40022000
 800a6ec:	40021000 	.word	0x40021000
 800a6f0:	04c4b400 	.word	0x04c4b400
 800a6f4:	08015330 	.word	0x08015330
 800a6f8:	20000004 	.word	0x20000004
 800a6fc:	20000008 	.word	0x20000008

0800a700 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a700:	b480      	push	{r7}
 800a702:	b087      	sub	sp, #28
 800a704:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800a706:	4b2c      	ldr	r3, [pc, #176]	@ (800a7b8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800a708:	689b      	ldr	r3, [r3, #8]
 800a70a:	f003 030c 	and.w	r3, r3, #12
 800a70e:	2b04      	cmp	r3, #4
 800a710:	d102      	bne.n	800a718 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800a712:	4b2a      	ldr	r3, [pc, #168]	@ (800a7bc <HAL_RCC_GetSysClockFreq+0xbc>)
 800a714:	613b      	str	r3, [r7, #16]
 800a716:	e047      	b.n	800a7a8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800a718:	4b27      	ldr	r3, [pc, #156]	@ (800a7b8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800a71a:	689b      	ldr	r3, [r3, #8]
 800a71c:	f003 030c 	and.w	r3, r3, #12
 800a720:	2b08      	cmp	r3, #8
 800a722:	d102      	bne.n	800a72a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800a724:	4b26      	ldr	r3, [pc, #152]	@ (800a7c0 <HAL_RCC_GetSysClockFreq+0xc0>)
 800a726:	613b      	str	r3, [r7, #16]
 800a728:	e03e      	b.n	800a7a8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800a72a:	4b23      	ldr	r3, [pc, #140]	@ (800a7b8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800a72c:	689b      	ldr	r3, [r3, #8]
 800a72e:	f003 030c 	and.w	r3, r3, #12
 800a732:	2b0c      	cmp	r3, #12
 800a734:	d136      	bne.n	800a7a4 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800a736:	4b20      	ldr	r3, [pc, #128]	@ (800a7b8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800a738:	68db      	ldr	r3, [r3, #12]
 800a73a:	f003 0303 	and.w	r3, r3, #3
 800a73e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800a740:	4b1d      	ldr	r3, [pc, #116]	@ (800a7b8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800a742:	68db      	ldr	r3, [r3, #12]
 800a744:	091b      	lsrs	r3, r3, #4
 800a746:	f003 030f 	and.w	r3, r3, #15
 800a74a:	3301      	adds	r3, #1
 800a74c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800a74e:	68fb      	ldr	r3, [r7, #12]
 800a750:	2b03      	cmp	r3, #3
 800a752:	d10c      	bne.n	800a76e <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800a754:	4a1a      	ldr	r2, [pc, #104]	@ (800a7c0 <HAL_RCC_GetSysClockFreq+0xc0>)
 800a756:	68bb      	ldr	r3, [r7, #8]
 800a758:	fbb2 f3f3 	udiv	r3, r2, r3
 800a75c:	4a16      	ldr	r2, [pc, #88]	@ (800a7b8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800a75e:	68d2      	ldr	r2, [r2, #12]
 800a760:	0a12      	lsrs	r2, r2, #8
 800a762:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800a766:	fb02 f303 	mul.w	r3, r2, r3
 800a76a:	617b      	str	r3, [r7, #20]
      break;
 800a76c:	e00c      	b.n	800a788 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800a76e:	4a13      	ldr	r2, [pc, #76]	@ (800a7bc <HAL_RCC_GetSysClockFreq+0xbc>)
 800a770:	68bb      	ldr	r3, [r7, #8]
 800a772:	fbb2 f3f3 	udiv	r3, r2, r3
 800a776:	4a10      	ldr	r2, [pc, #64]	@ (800a7b8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800a778:	68d2      	ldr	r2, [r2, #12]
 800a77a:	0a12      	lsrs	r2, r2, #8
 800a77c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800a780:	fb02 f303 	mul.w	r3, r2, r3
 800a784:	617b      	str	r3, [r7, #20]
      break;
 800a786:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800a788:	4b0b      	ldr	r3, [pc, #44]	@ (800a7b8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800a78a:	68db      	ldr	r3, [r3, #12]
 800a78c:	0e5b      	lsrs	r3, r3, #25
 800a78e:	f003 0303 	and.w	r3, r3, #3
 800a792:	3301      	adds	r3, #1
 800a794:	005b      	lsls	r3, r3, #1
 800a796:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800a798:	697a      	ldr	r2, [r7, #20]
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	fbb2 f3f3 	udiv	r3, r2, r3
 800a7a0:	613b      	str	r3, [r7, #16]
 800a7a2:	e001      	b.n	800a7a8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800a7a4:	2300      	movs	r3, #0
 800a7a6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800a7a8:	693b      	ldr	r3, [r7, #16]
}
 800a7aa:	4618      	mov	r0, r3
 800a7ac:	371c      	adds	r7, #28
 800a7ae:	46bd      	mov	sp, r7
 800a7b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7b4:	4770      	bx	lr
 800a7b6:	bf00      	nop
 800a7b8:	40021000 	.word	0x40021000
 800a7bc:	00f42400 	.word	0x00f42400
 800a7c0:	007a1200 	.word	0x007a1200

0800a7c4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a7c4:	b480      	push	{r7}
 800a7c6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800a7c8:	4b03      	ldr	r3, [pc, #12]	@ (800a7d8 <HAL_RCC_GetHCLKFreq+0x14>)
 800a7ca:	681b      	ldr	r3, [r3, #0]
}
 800a7cc:	4618      	mov	r0, r3
 800a7ce:	46bd      	mov	sp, r7
 800a7d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7d4:	4770      	bx	lr
 800a7d6:	bf00      	nop
 800a7d8:	20000004 	.word	0x20000004

0800a7dc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a7dc:	b580      	push	{r7, lr}
 800a7de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800a7e0:	f7ff fff0 	bl	800a7c4 <HAL_RCC_GetHCLKFreq>
 800a7e4:	4602      	mov	r2, r0
 800a7e6:	4b06      	ldr	r3, [pc, #24]	@ (800a800 <HAL_RCC_GetPCLK1Freq+0x24>)
 800a7e8:	689b      	ldr	r3, [r3, #8]
 800a7ea:	0a1b      	lsrs	r3, r3, #8
 800a7ec:	f003 0307 	and.w	r3, r3, #7
 800a7f0:	4904      	ldr	r1, [pc, #16]	@ (800a804 <HAL_RCC_GetPCLK1Freq+0x28>)
 800a7f2:	5ccb      	ldrb	r3, [r1, r3]
 800a7f4:	f003 031f 	and.w	r3, r3, #31
 800a7f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a7fc:	4618      	mov	r0, r3
 800a7fe:	bd80      	pop	{r7, pc}
 800a800:	40021000 	.word	0x40021000
 800a804:	08015340 	.word	0x08015340

0800a808 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800a808:	b580      	push	{r7, lr}
 800a80a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800a80c:	f7ff ffda 	bl	800a7c4 <HAL_RCC_GetHCLKFreq>
 800a810:	4602      	mov	r2, r0
 800a812:	4b06      	ldr	r3, [pc, #24]	@ (800a82c <HAL_RCC_GetPCLK2Freq+0x24>)
 800a814:	689b      	ldr	r3, [r3, #8]
 800a816:	0adb      	lsrs	r3, r3, #11
 800a818:	f003 0307 	and.w	r3, r3, #7
 800a81c:	4904      	ldr	r1, [pc, #16]	@ (800a830 <HAL_RCC_GetPCLK2Freq+0x28>)
 800a81e:	5ccb      	ldrb	r3, [r1, r3]
 800a820:	f003 031f 	and.w	r3, r3, #31
 800a824:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a828:	4618      	mov	r0, r3
 800a82a:	bd80      	pop	{r7, pc}
 800a82c:	40021000 	.word	0x40021000
 800a830:	08015340 	.word	0x08015340

0800a834 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800a834:	b480      	push	{r7}
 800a836:	b087      	sub	sp, #28
 800a838:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800a83a:	4b1e      	ldr	r3, [pc, #120]	@ (800a8b4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800a83c:	68db      	ldr	r3, [r3, #12]
 800a83e:	f003 0303 	and.w	r3, r3, #3
 800a842:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800a844:	4b1b      	ldr	r3, [pc, #108]	@ (800a8b4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800a846:	68db      	ldr	r3, [r3, #12]
 800a848:	091b      	lsrs	r3, r3, #4
 800a84a:	f003 030f 	and.w	r3, r3, #15
 800a84e:	3301      	adds	r3, #1
 800a850:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800a852:	693b      	ldr	r3, [r7, #16]
 800a854:	2b03      	cmp	r3, #3
 800a856:	d10c      	bne.n	800a872 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800a858:	4a17      	ldr	r2, [pc, #92]	@ (800a8b8 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800a85a:	68fb      	ldr	r3, [r7, #12]
 800a85c:	fbb2 f3f3 	udiv	r3, r2, r3
 800a860:	4a14      	ldr	r2, [pc, #80]	@ (800a8b4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800a862:	68d2      	ldr	r2, [r2, #12]
 800a864:	0a12      	lsrs	r2, r2, #8
 800a866:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800a86a:	fb02 f303 	mul.w	r3, r2, r3
 800a86e:	617b      	str	r3, [r7, #20]
    break;
 800a870:	e00c      	b.n	800a88c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800a872:	4a12      	ldr	r2, [pc, #72]	@ (800a8bc <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800a874:	68fb      	ldr	r3, [r7, #12]
 800a876:	fbb2 f3f3 	udiv	r3, r2, r3
 800a87a:	4a0e      	ldr	r2, [pc, #56]	@ (800a8b4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800a87c:	68d2      	ldr	r2, [r2, #12]
 800a87e:	0a12      	lsrs	r2, r2, #8
 800a880:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800a884:	fb02 f303 	mul.w	r3, r2, r3
 800a888:	617b      	str	r3, [r7, #20]
    break;
 800a88a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800a88c:	4b09      	ldr	r3, [pc, #36]	@ (800a8b4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800a88e:	68db      	ldr	r3, [r3, #12]
 800a890:	0e5b      	lsrs	r3, r3, #25
 800a892:	f003 0303 	and.w	r3, r3, #3
 800a896:	3301      	adds	r3, #1
 800a898:	005b      	lsls	r3, r3, #1
 800a89a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800a89c:	697a      	ldr	r2, [r7, #20]
 800a89e:	68bb      	ldr	r3, [r7, #8]
 800a8a0:	fbb2 f3f3 	udiv	r3, r2, r3
 800a8a4:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800a8a6:	687b      	ldr	r3, [r7, #4]
}
 800a8a8:	4618      	mov	r0, r3
 800a8aa:	371c      	adds	r7, #28
 800a8ac:	46bd      	mov	sp, r7
 800a8ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8b2:	4770      	bx	lr
 800a8b4:	40021000 	.word	0x40021000
 800a8b8:	007a1200 	.word	0x007a1200
 800a8bc:	00f42400 	.word	0x00f42400

0800a8c0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800a8c0:	b580      	push	{r7, lr}
 800a8c2:	b086      	sub	sp, #24
 800a8c4:	af00      	add	r7, sp, #0
 800a8c6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800a8c8:	2300      	movs	r3, #0
 800a8ca:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800a8cc:	2300      	movs	r3, #0
 800a8ce:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	681b      	ldr	r3, [r3, #0]
 800a8d4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800a8d8:	2b00      	cmp	r3, #0
 800a8da:	f000 8098 	beq.w	800aa0e <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a8de:	2300      	movs	r3, #0
 800a8e0:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800a8e2:	4b43      	ldr	r3, [pc, #268]	@ (800a9f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a8e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a8e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a8ea:	2b00      	cmp	r3, #0
 800a8ec:	d10d      	bne.n	800a90a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a8ee:	4b40      	ldr	r3, [pc, #256]	@ (800a9f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a8f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a8f2:	4a3f      	ldr	r2, [pc, #252]	@ (800a9f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a8f4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a8f8:	6593      	str	r3, [r2, #88]	@ 0x58
 800a8fa:	4b3d      	ldr	r3, [pc, #244]	@ (800a9f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a8fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a8fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a902:	60bb      	str	r3, [r7, #8]
 800a904:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800a906:	2301      	movs	r3, #1
 800a908:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800a90a:	4b3a      	ldr	r3, [pc, #232]	@ (800a9f4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800a90c:	681b      	ldr	r3, [r3, #0]
 800a90e:	4a39      	ldr	r2, [pc, #228]	@ (800a9f4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800a910:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a914:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800a916:	f7fa f8d9 	bl	8004acc <HAL_GetTick>
 800a91a:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a91c:	e009      	b.n	800a932 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a91e:	f7fa f8d5 	bl	8004acc <HAL_GetTick>
 800a922:	4602      	mov	r2, r0
 800a924:	68fb      	ldr	r3, [r7, #12]
 800a926:	1ad3      	subs	r3, r2, r3
 800a928:	2b02      	cmp	r3, #2
 800a92a:	d902      	bls.n	800a932 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800a92c:	2303      	movs	r3, #3
 800a92e:	74fb      	strb	r3, [r7, #19]
        break;
 800a930:	e005      	b.n	800a93e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a932:	4b30      	ldr	r3, [pc, #192]	@ (800a9f4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800a934:	681b      	ldr	r3, [r3, #0]
 800a936:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a93a:	2b00      	cmp	r3, #0
 800a93c:	d0ef      	beq.n	800a91e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800a93e:	7cfb      	ldrb	r3, [r7, #19]
 800a940:	2b00      	cmp	r3, #0
 800a942:	d159      	bne.n	800a9f8 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800a944:	4b2a      	ldr	r3, [pc, #168]	@ (800a9f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a946:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a94a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a94e:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800a950:	697b      	ldr	r3, [r7, #20]
 800a952:	2b00      	cmp	r3, #0
 800a954:	d01e      	beq.n	800a994 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a95a:	697a      	ldr	r2, [r7, #20]
 800a95c:	429a      	cmp	r2, r3
 800a95e:	d019      	beq.n	800a994 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800a960:	4b23      	ldr	r3, [pc, #140]	@ (800a9f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a962:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a966:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a96a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800a96c:	4b20      	ldr	r3, [pc, #128]	@ (800a9f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a96e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a972:	4a1f      	ldr	r2, [pc, #124]	@ (800a9f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a974:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a978:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800a97c:	4b1c      	ldr	r3, [pc, #112]	@ (800a9f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a97e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a982:	4a1b      	ldr	r2, [pc, #108]	@ (800a9f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a984:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a988:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800a98c:	4a18      	ldr	r2, [pc, #96]	@ (800a9f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a98e:	697b      	ldr	r3, [r7, #20]
 800a990:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800a994:	697b      	ldr	r3, [r7, #20]
 800a996:	f003 0301 	and.w	r3, r3, #1
 800a99a:	2b00      	cmp	r3, #0
 800a99c:	d016      	beq.n	800a9cc <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a99e:	f7fa f895 	bl	8004acc <HAL_GetTick>
 800a9a2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a9a4:	e00b      	b.n	800a9be <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a9a6:	f7fa f891 	bl	8004acc <HAL_GetTick>
 800a9aa:	4602      	mov	r2, r0
 800a9ac:	68fb      	ldr	r3, [r7, #12]
 800a9ae:	1ad3      	subs	r3, r2, r3
 800a9b0:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a9b4:	4293      	cmp	r3, r2
 800a9b6:	d902      	bls.n	800a9be <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800a9b8:	2303      	movs	r3, #3
 800a9ba:	74fb      	strb	r3, [r7, #19]
            break;
 800a9bc:	e006      	b.n	800a9cc <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a9be:	4b0c      	ldr	r3, [pc, #48]	@ (800a9f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a9c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a9c4:	f003 0302 	and.w	r3, r3, #2
 800a9c8:	2b00      	cmp	r3, #0
 800a9ca:	d0ec      	beq.n	800a9a6 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800a9cc:	7cfb      	ldrb	r3, [r7, #19]
 800a9ce:	2b00      	cmp	r3, #0
 800a9d0:	d10b      	bne.n	800a9ea <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800a9d2:	4b07      	ldr	r3, [pc, #28]	@ (800a9f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a9d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a9d8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a9e0:	4903      	ldr	r1, [pc, #12]	@ (800a9f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a9e2:	4313      	orrs	r3, r2
 800a9e4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800a9e8:	e008      	b.n	800a9fc <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800a9ea:	7cfb      	ldrb	r3, [r7, #19]
 800a9ec:	74bb      	strb	r3, [r7, #18]
 800a9ee:	e005      	b.n	800a9fc <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800a9f0:	40021000 	.word	0x40021000
 800a9f4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a9f8:	7cfb      	ldrb	r3, [r7, #19]
 800a9fa:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800a9fc:	7c7b      	ldrb	r3, [r7, #17]
 800a9fe:	2b01      	cmp	r3, #1
 800aa00:	d105      	bne.n	800aa0e <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800aa02:	4ba6      	ldr	r3, [pc, #664]	@ (800ac9c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800aa04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800aa06:	4aa5      	ldr	r2, [pc, #660]	@ (800ac9c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800aa08:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800aa0c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	681b      	ldr	r3, [r3, #0]
 800aa12:	f003 0301 	and.w	r3, r3, #1
 800aa16:	2b00      	cmp	r3, #0
 800aa18:	d00a      	beq.n	800aa30 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800aa1a:	4ba0      	ldr	r3, [pc, #640]	@ (800ac9c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800aa1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aa20:	f023 0203 	bic.w	r2, r3, #3
 800aa24:	687b      	ldr	r3, [r7, #4]
 800aa26:	685b      	ldr	r3, [r3, #4]
 800aa28:	499c      	ldr	r1, [pc, #624]	@ (800ac9c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800aa2a:	4313      	orrs	r3, r2
 800aa2c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	681b      	ldr	r3, [r3, #0]
 800aa34:	f003 0302 	and.w	r3, r3, #2
 800aa38:	2b00      	cmp	r3, #0
 800aa3a:	d00a      	beq.n	800aa52 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800aa3c:	4b97      	ldr	r3, [pc, #604]	@ (800ac9c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800aa3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aa42:	f023 020c 	bic.w	r2, r3, #12
 800aa46:	687b      	ldr	r3, [r7, #4]
 800aa48:	689b      	ldr	r3, [r3, #8]
 800aa4a:	4994      	ldr	r1, [pc, #592]	@ (800ac9c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800aa4c:	4313      	orrs	r3, r2
 800aa4e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	681b      	ldr	r3, [r3, #0]
 800aa56:	f003 0304 	and.w	r3, r3, #4
 800aa5a:	2b00      	cmp	r3, #0
 800aa5c:	d00a      	beq.n	800aa74 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800aa5e:	4b8f      	ldr	r3, [pc, #572]	@ (800ac9c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800aa60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aa64:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	68db      	ldr	r3, [r3, #12]
 800aa6c:	498b      	ldr	r1, [pc, #556]	@ (800ac9c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800aa6e:	4313      	orrs	r3, r2
 800aa70:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800aa74:	687b      	ldr	r3, [r7, #4]
 800aa76:	681b      	ldr	r3, [r3, #0]
 800aa78:	f003 0308 	and.w	r3, r3, #8
 800aa7c:	2b00      	cmp	r3, #0
 800aa7e:	d00a      	beq.n	800aa96 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800aa80:	4b86      	ldr	r3, [pc, #536]	@ (800ac9c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800aa82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aa86:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800aa8a:	687b      	ldr	r3, [r7, #4]
 800aa8c:	691b      	ldr	r3, [r3, #16]
 800aa8e:	4983      	ldr	r1, [pc, #524]	@ (800ac9c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800aa90:	4313      	orrs	r3, r2
 800aa92:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800aa96:	687b      	ldr	r3, [r7, #4]
 800aa98:	681b      	ldr	r3, [r3, #0]
 800aa9a:	f003 0320 	and.w	r3, r3, #32
 800aa9e:	2b00      	cmp	r3, #0
 800aaa0:	d00a      	beq.n	800aab8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800aaa2:	4b7e      	ldr	r3, [pc, #504]	@ (800ac9c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800aaa4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aaa8:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	695b      	ldr	r3, [r3, #20]
 800aab0:	497a      	ldr	r1, [pc, #488]	@ (800ac9c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800aab2:	4313      	orrs	r3, r2
 800aab4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	681b      	ldr	r3, [r3, #0]
 800aabc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aac0:	2b00      	cmp	r3, #0
 800aac2:	d00a      	beq.n	800aada <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800aac4:	4b75      	ldr	r3, [pc, #468]	@ (800ac9c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800aac6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aaca:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800aace:	687b      	ldr	r3, [r7, #4]
 800aad0:	699b      	ldr	r3, [r3, #24]
 800aad2:	4972      	ldr	r1, [pc, #456]	@ (800ac9c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800aad4:	4313      	orrs	r3, r2
 800aad6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	681b      	ldr	r3, [r3, #0]
 800aade:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800aae2:	2b00      	cmp	r3, #0
 800aae4:	d00a      	beq.n	800aafc <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800aae6:	4b6d      	ldr	r3, [pc, #436]	@ (800ac9c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800aae8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aaec:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	69db      	ldr	r3, [r3, #28]
 800aaf4:	4969      	ldr	r1, [pc, #420]	@ (800ac9c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800aaf6:	4313      	orrs	r3, r2
 800aaf8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	681b      	ldr	r3, [r3, #0]
 800ab00:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ab04:	2b00      	cmp	r3, #0
 800ab06:	d00a      	beq.n	800ab1e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800ab08:	4b64      	ldr	r3, [pc, #400]	@ (800ac9c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ab0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ab0e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	6a1b      	ldr	r3, [r3, #32]
 800ab16:	4961      	ldr	r1, [pc, #388]	@ (800ac9c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ab18:	4313      	orrs	r3, r2
 800ab1a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	681b      	ldr	r3, [r3, #0]
 800ab22:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800ab26:	2b00      	cmp	r3, #0
 800ab28:	d00a      	beq.n	800ab40 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800ab2a:	4b5c      	ldr	r3, [pc, #368]	@ (800ac9c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ab2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ab30:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab38:	4958      	ldr	r1, [pc, #352]	@ (800ac9c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ab3a:	4313      	orrs	r3, r2
 800ab3c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	681b      	ldr	r3, [r3, #0]
 800ab44:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800ab48:	2b00      	cmp	r3, #0
 800ab4a:	d015      	beq.n	800ab78 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800ab4c:	4b53      	ldr	r3, [pc, #332]	@ (800ac9c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ab4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ab52:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ab5a:	4950      	ldr	r1, [pc, #320]	@ (800ac9c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ab5c:	4313      	orrs	r3, r2
 800ab5e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ab66:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ab6a:	d105      	bne.n	800ab78 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800ab6c:	4b4b      	ldr	r3, [pc, #300]	@ (800ac9c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ab6e:	68db      	ldr	r3, [r3, #12]
 800ab70:	4a4a      	ldr	r2, [pc, #296]	@ (800ac9c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ab72:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ab76:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800ab78:	687b      	ldr	r3, [r7, #4]
 800ab7a:	681b      	ldr	r3, [r3, #0]
 800ab7c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800ab80:	2b00      	cmp	r3, #0
 800ab82:	d015      	beq.n	800abb0 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800ab84:	4b45      	ldr	r3, [pc, #276]	@ (800ac9c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ab86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ab8a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab92:	4942      	ldr	r1, [pc, #264]	@ (800ac9c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ab94:	4313      	orrs	r3, r2
 800ab96:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab9e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800aba2:	d105      	bne.n	800abb0 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800aba4:	4b3d      	ldr	r3, [pc, #244]	@ (800ac9c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800aba6:	68db      	ldr	r3, [r3, #12]
 800aba8:	4a3c      	ldr	r2, [pc, #240]	@ (800ac9c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800abaa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800abae:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	681b      	ldr	r3, [r3, #0]
 800abb4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800abb8:	2b00      	cmp	r3, #0
 800abba:	d015      	beq.n	800abe8 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800abbc:	4b37      	ldr	r3, [pc, #220]	@ (800ac9c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800abbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800abc2:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800abca:	4934      	ldr	r1, [pc, #208]	@ (800ac9c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800abcc:	4313      	orrs	r3, r2
 800abce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800abd2:	687b      	ldr	r3, [r7, #4]
 800abd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800abd6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800abda:	d105      	bne.n	800abe8 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800abdc:	4b2f      	ldr	r3, [pc, #188]	@ (800ac9c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800abde:	68db      	ldr	r3, [r3, #12]
 800abe0:	4a2e      	ldr	r2, [pc, #184]	@ (800ac9c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800abe2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800abe6:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800abe8:	687b      	ldr	r3, [r7, #4]
 800abea:	681b      	ldr	r3, [r3, #0]
 800abec:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800abf0:	2b00      	cmp	r3, #0
 800abf2:	d015      	beq.n	800ac20 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800abf4:	4b29      	ldr	r3, [pc, #164]	@ (800ac9c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800abf6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800abfa:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ac02:	4926      	ldr	r1, [pc, #152]	@ (800ac9c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ac04:	4313      	orrs	r3, r2
 800ac06:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ac0e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ac12:	d105      	bne.n	800ac20 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800ac14:	4b21      	ldr	r3, [pc, #132]	@ (800ac9c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ac16:	68db      	ldr	r3, [r3, #12]
 800ac18:	4a20      	ldr	r2, [pc, #128]	@ (800ac9c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ac1a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ac1e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800ac20:	687b      	ldr	r3, [r7, #4]
 800ac22:	681b      	ldr	r3, [r3, #0]
 800ac24:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ac28:	2b00      	cmp	r3, #0
 800ac2a:	d015      	beq.n	800ac58 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800ac2c:	4b1b      	ldr	r3, [pc, #108]	@ (800ac9c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ac2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ac32:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ac3a:	4918      	ldr	r1, [pc, #96]	@ (800ac9c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ac3c:	4313      	orrs	r3, r2
 800ac3e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800ac42:	687b      	ldr	r3, [r7, #4]
 800ac44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ac46:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ac4a:	d105      	bne.n	800ac58 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800ac4c:	4b13      	ldr	r3, [pc, #76]	@ (800ac9c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ac4e:	68db      	ldr	r3, [r3, #12]
 800ac50:	4a12      	ldr	r2, [pc, #72]	@ (800ac9c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ac52:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ac56:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	681b      	ldr	r3, [r3, #0]
 800ac5c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800ac60:	2b00      	cmp	r3, #0
 800ac62:	d015      	beq.n	800ac90 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800ac64:	4b0d      	ldr	r3, [pc, #52]	@ (800ac9c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ac66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ac6a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800ac6e:	687b      	ldr	r3, [r7, #4]
 800ac70:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ac72:	490a      	ldr	r1, [pc, #40]	@ (800ac9c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ac74:	4313      	orrs	r3, r2
 800ac76:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ac7e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ac82:	d105      	bne.n	800ac90 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800ac84:	4b05      	ldr	r3, [pc, #20]	@ (800ac9c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ac86:	68db      	ldr	r3, [r3, #12]
 800ac88:	4a04      	ldr	r2, [pc, #16]	@ (800ac9c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ac8a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ac8e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800ac90:	7cbb      	ldrb	r3, [r7, #18]
}
 800ac92:	4618      	mov	r0, r3
 800ac94:	3718      	adds	r7, #24
 800ac96:	46bd      	mov	sp, r7
 800ac98:	bd80      	pop	{r7, pc}
 800ac9a:	bf00      	nop
 800ac9c:	40021000 	.word	0x40021000

0800aca0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800aca0:	b580      	push	{r7, lr}
 800aca2:	b084      	sub	sp, #16
 800aca4:	af00      	add	r7, sp, #0
 800aca6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	2b00      	cmp	r3, #0
 800acac:	d101      	bne.n	800acb2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800acae:	2301      	movs	r3, #1
 800acb0:	e09d      	b.n	800adee <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800acb6:	2b00      	cmp	r3, #0
 800acb8:	d108      	bne.n	800accc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800acba:	687b      	ldr	r3, [r7, #4]
 800acbc:	685b      	ldr	r3, [r3, #4]
 800acbe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800acc2:	d009      	beq.n	800acd8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	2200      	movs	r2, #0
 800acc8:	61da      	str	r2, [r3, #28]
 800acca:	e005      	b.n	800acd8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	2200      	movs	r2, #0
 800acd0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	2200      	movs	r2, #0
 800acd6:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	2200      	movs	r2, #0
 800acdc:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800acde:	687b      	ldr	r3, [r7, #4]
 800ace0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800ace4:	b2db      	uxtb	r3, r3
 800ace6:	2b00      	cmp	r3, #0
 800ace8:	d106      	bne.n	800acf8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	2200      	movs	r2, #0
 800acee:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800acf2:	6878      	ldr	r0, [r7, #4]
 800acf4:	f7f8 f802 	bl	8002cfc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	2202      	movs	r2, #2
 800acfc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	681b      	ldr	r3, [r3, #0]
 800ad04:	681a      	ldr	r2, [r3, #0]
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	681b      	ldr	r3, [r3, #0]
 800ad0a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800ad0e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	68db      	ldr	r3, [r3, #12]
 800ad14:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800ad18:	d902      	bls.n	800ad20 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800ad1a:	2300      	movs	r3, #0
 800ad1c:	60fb      	str	r3, [r7, #12]
 800ad1e:	e002      	b.n	800ad26 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800ad20:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800ad24:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800ad26:	687b      	ldr	r3, [r7, #4]
 800ad28:	68db      	ldr	r3, [r3, #12]
 800ad2a:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800ad2e:	d007      	beq.n	800ad40 <HAL_SPI_Init+0xa0>
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	68db      	ldr	r3, [r3, #12]
 800ad34:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800ad38:	d002      	beq.n	800ad40 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800ad3a:	687b      	ldr	r3, [r7, #4]
 800ad3c:	2200      	movs	r2, #0
 800ad3e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	685b      	ldr	r3, [r3, #4]
 800ad44:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	689b      	ldr	r3, [r3, #8]
 800ad4c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800ad50:	431a      	orrs	r2, r3
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	691b      	ldr	r3, [r3, #16]
 800ad56:	f003 0302 	and.w	r3, r3, #2
 800ad5a:	431a      	orrs	r2, r3
 800ad5c:	687b      	ldr	r3, [r7, #4]
 800ad5e:	695b      	ldr	r3, [r3, #20]
 800ad60:	f003 0301 	and.w	r3, r3, #1
 800ad64:	431a      	orrs	r2, r3
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	699b      	ldr	r3, [r3, #24]
 800ad6a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800ad6e:	431a      	orrs	r2, r3
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	69db      	ldr	r3, [r3, #28]
 800ad74:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800ad78:	431a      	orrs	r2, r3
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	6a1b      	ldr	r3, [r3, #32]
 800ad7e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ad82:	ea42 0103 	orr.w	r1, r2, r3
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ad8a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800ad8e:	687b      	ldr	r3, [r7, #4]
 800ad90:	681b      	ldr	r3, [r3, #0]
 800ad92:	430a      	orrs	r2, r1
 800ad94:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	699b      	ldr	r3, [r3, #24]
 800ad9a:	0c1b      	lsrs	r3, r3, #16
 800ad9c:	f003 0204 	and.w	r2, r3, #4
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ada4:	f003 0310 	and.w	r3, r3, #16
 800ada8:	431a      	orrs	r2, r3
 800adaa:	687b      	ldr	r3, [r7, #4]
 800adac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800adae:	f003 0308 	and.w	r3, r3, #8
 800adb2:	431a      	orrs	r2, r3
 800adb4:	687b      	ldr	r3, [r7, #4]
 800adb6:	68db      	ldr	r3, [r3, #12]
 800adb8:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800adbc:	ea42 0103 	orr.w	r1, r2, r3
 800adc0:	68fb      	ldr	r3, [r7, #12]
 800adc2:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800adc6:	687b      	ldr	r3, [r7, #4]
 800adc8:	681b      	ldr	r3, [r3, #0]
 800adca:	430a      	orrs	r2, r1
 800adcc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800adce:	687b      	ldr	r3, [r7, #4]
 800add0:	681b      	ldr	r3, [r3, #0]
 800add2:	69da      	ldr	r2, [r3, #28]
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	681b      	ldr	r3, [r3, #0]
 800add8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800addc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800adde:	687b      	ldr	r3, [r7, #4]
 800ade0:	2200      	movs	r2, #0
 800ade2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800ade4:	687b      	ldr	r3, [r7, #4]
 800ade6:	2201      	movs	r2, #1
 800ade8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800adec:	2300      	movs	r3, #0
}
 800adee:	4618      	mov	r0, r3
 800adf0:	3710      	adds	r7, #16
 800adf2:	46bd      	mov	sp, r7
 800adf4:	bd80      	pop	{r7, pc}

0800adf6 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800adf6:	b580      	push	{r7, lr}
 800adf8:	b082      	sub	sp, #8
 800adfa:	af00      	add	r7, sp, #0
 800adfc:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800adfe:	687b      	ldr	r3, [r7, #4]
 800ae00:	2b00      	cmp	r3, #0
 800ae02:	d101      	bne.n	800ae08 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800ae04:	2301      	movs	r3, #1
 800ae06:	e042      	b.n	800ae8e <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ae0e:	2b00      	cmp	r3, #0
 800ae10:	d106      	bne.n	800ae20 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800ae12:	687b      	ldr	r3, [r7, #4]
 800ae14:	2200      	movs	r2, #0
 800ae16:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800ae1a:	6878      	ldr	r0, [r7, #4]
 800ae1c:	f7f7 ffce 	bl	8002dbc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800ae20:	687b      	ldr	r3, [r7, #4]
 800ae22:	2224      	movs	r2, #36	@ 0x24
 800ae24:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800ae28:	687b      	ldr	r3, [r7, #4]
 800ae2a:	681b      	ldr	r3, [r3, #0]
 800ae2c:	681a      	ldr	r2, [r3, #0]
 800ae2e:	687b      	ldr	r3, [r7, #4]
 800ae30:	681b      	ldr	r3, [r3, #0]
 800ae32:	f022 0201 	bic.w	r2, r2, #1
 800ae36:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800ae38:	687b      	ldr	r3, [r7, #4]
 800ae3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ae3c:	2b00      	cmp	r3, #0
 800ae3e:	d002      	beq.n	800ae46 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800ae40:	6878      	ldr	r0, [r7, #4]
 800ae42:	f000 fedf 	bl	800bc04 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800ae46:	6878      	ldr	r0, [r7, #4]
 800ae48:	f000 fc10 	bl	800b66c <UART_SetConfig>
 800ae4c:	4603      	mov	r3, r0
 800ae4e:	2b01      	cmp	r3, #1
 800ae50:	d101      	bne.n	800ae56 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800ae52:	2301      	movs	r3, #1
 800ae54:	e01b      	b.n	800ae8e <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800ae56:	687b      	ldr	r3, [r7, #4]
 800ae58:	681b      	ldr	r3, [r3, #0]
 800ae5a:	685a      	ldr	r2, [r3, #4]
 800ae5c:	687b      	ldr	r3, [r7, #4]
 800ae5e:	681b      	ldr	r3, [r3, #0]
 800ae60:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800ae64:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800ae66:	687b      	ldr	r3, [r7, #4]
 800ae68:	681b      	ldr	r3, [r3, #0]
 800ae6a:	689a      	ldr	r2, [r3, #8]
 800ae6c:	687b      	ldr	r3, [r7, #4]
 800ae6e:	681b      	ldr	r3, [r3, #0]
 800ae70:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800ae74:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	681b      	ldr	r3, [r3, #0]
 800ae7a:	681a      	ldr	r2, [r3, #0]
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	681b      	ldr	r3, [r3, #0]
 800ae80:	f042 0201 	orr.w	r2, r2, #1
 800ae84:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800ae86:	6878      	ldr	r0, [r7, #4]
 800ae88:	f000 ff5e 	bl	800bd48 <UART_CheckIdleState>
 800ae8c:	4603      	mov	r3, r0
}
 800ae8e:	4618      	mov	r0, r3
 800ae90:	3708      	adds	r7, #8
 800ae92:	46bd      	mov	sp, r7
 800ae94:	bd80      	pop	{r7, pc}
	...

0800ae98 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800ae98:	b580      	push	{r7, lr}
 800ae9a:	b08a      	sub	sp, #40	@ 0x28
 800ae9c:	af00      	add	r7, sp, #0
 800ae9e:	60f8      	str	r0, [r7, #12]
 800aea0:	60b9      	str	r1, [r7, #8]
 800aea2:	4613      	mov	r3, r2
 800aea4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800aea6:	68fb      	ldr	r3, [r7, #12]
 800aea8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aeac:	2b20      	cmp	r3, #32
 800aeae:	d167      	bne.n	800af80 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800aeb0:	68bb      	ldr	r3, [r7, #8]
 800aeb2:	2b00      	cmp	r3, #0
 800aeb4:	d002      	beq.n	800aebc <HAL_UART_Transmit_DMA+0x24>
 800aeb6:	88fb      	ldrh	r3, [r7, #6]
 800aeb8:	2b00      	cmp	r3, #0
 800aeba:	d101      	bne.n	800aec0 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800aebc:	2301      	movs	r3, #1
 800aebe:	e060      	b.n	800af82 <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 800aec0:	68fb      	ldr	r3, [r7, #12]
 800aec2:	68ba      	ldr	r2, [r7, #8]
 800aec4:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800aec6:	68fb      	ldr	r3, [r7, #12]
 800aec8:	88fa      	ldrh	r2, [r7, #6]
 800aeca:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800aece:	68fb      	ldr	r3, [r7, #12]
 800aed0:	88fa      	ldrh	r2, [r7, #6]
 800aed2:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800aed6:	68fb      	ldr	r3, [r7, #12]
 800aed8:	2200      	movs	r2, #0
 800aeda:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800aede:	68fb      	ldr	r3, [r7, #12]
 800aee0:	2221      	movs	r2, #33	@ 0x21
 800aee2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 800aee6:	68fb      	ldr	r3, [r7, #12]
 800aee8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800aeea:	2b00      	cmp	r3, #0
 800aeec:	d028      	beq.n	800af40 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800aeee:	68fb      	ldr	r3, [r7, #12]
 800aef0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800aef2:	4a26      	ldr	r2, [pc, #152]	@ (800af8c <HAL_UART_Transmit_DMA+0xf4>)
 800aef4:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800aef6:	68fb      	ldr	r3, [r7, #12]
 800aef8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800aefa:	4a25      	ldr	r2, [pc, #148]	@ (800af90 <HAL_UART_Transmit_DMA+0xf8>)
 800aefc:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800aefe:	68fb      	ldr	r3, [r7, #12]
 800af00:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800af02:	4a24      	ldr	r2, [pc, #144]	@ (800af94 <HAL_UART_Transmit_DMA+0xfc>)
 800af04:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800af06:	68fb      	ldr	r3, [r7, #12]
 800af08:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800af0a:	2200      	movs	r2, #0
 800af0c:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800af0e:	68fb      	ldr	r3, [r7, #12]
 800af10:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 800af12:	68fb      	ldr	r3, [r7, #12]
 800af14:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800af16:	4619      	mov	r1, r3
 800af18:	68fb      	ldr	r3, [r7, #12]
 800af1a:	681b      	ldr	r3, [r3, #0]
 800af1c:	3328      	adds	r3, #40	@ 0x28
 800af1e:	461a      	mov	r2, r3
 800af20:	88fb      	ldrh	r3, [r7, #6]
 800af22:	f7fb fe5f 	bl	8006be4 <HAL_DMA_Start_IT>
 800af26:	4603      	mov	r3, r0
 800af28:	2b00      	cmp	r3, #0
 800af2a:	d009      	beq.n	800af40 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800af2c:	68fb      	ldr	r3, [r7, #12]
 800af2e:	2210      	movs	r2, #16
 800af30:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800af34:	68fb      	ldr	r3, [r7, #12]
 800af36:	2220      	movs	r2, #32
 800af38:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 800af3c:	2301      	movs	r3, #1
 800af3e:	e020      	b.n	800af82 <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800af40:	68fb      	ldr	r3, [r7, #12]
 800af42:	681b      	ldr	r3, [r3, #0]
 800af44:	2240      	movs	r2, #64	@ 0x40
 800af46:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800af48:	68fb      	ldr	r3, [r7, #12]
 800af4a:	681b      	ldr	r3, [r3, #0]
 800af4c:	3308      	adds	r3, #8
 800af4e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af50:	697b      	ldr	r3, [r7, #20]
 800af52:	e853 3f00 	ldrex	r3, [r3]
 800af56:	613b      	str	r3, [r7, #16]
   return(result);
 800af58:	693b      	ldr	r3, [r7, #16]
 800af5a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800af5e:	627b      	str	r3, [r7, #36]	@ 0x24
 800af60:	68fb      	ldr	r3, [r7, #12]
 800af62:	681b      	ldr	r3, [r3, #0]
 800af64:	3308      	adds	r3, #8
 800af66:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800af68:	623a      	str	r2, [r7, #32]
 800af6a:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af6c:	69f9      	ldr	r1, [r7, #28]
 800af6e:	6a3a      	ldr	r2, [r7, #32]
 800af70:	e841 2300 	strex	r3, r2, [r1]
 800af74:	61bb      	str	r3, [r7, #24]
   return(result);
 800af76:	69bb      	ldr	r3, [r7, #24]
 800af78:	2b00      	cmp	r3, #0
 800af7a:	d1e5      	bne.n	800af48 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 800af7c:	2300      	movs	r3, #0
 800af7e:	e000      	b.n	800af82 <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800af80:	2302      	movs	r3, #2
  }
}
 800af82:	4618      	mov	r0, r3
 800af84:	3728      	adds	r7, #40	@ 0x28
 800af86:	46bd      	mov	sp, r7
 800af88:	bd80      	pop	{r7, pc}
 800af8a:	bf00      	nop
 800af8c:	0800c213 	.word	0x0800c213
 800af90:	0800c2ad 	.word	0x0800c2ad
 800af94:	0800c433 	.word	0x0800c433

0800af98 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800af98:	b580      	push	{r7, lr}
 800af9a:	b0ba      	sub	sp, #232	@ 0xe8
 800af9c:	af00      	add	r7, sp, #0
 800af9e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800afa0:	687b      	ldr	r3, [r7, #4]
 800afa2:	681b      	ldr	r3, [r3, #0]
 800afa4:	69db      	ldr	r3, [r3, #28]
 800afa6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	681b      	ldr	r3, [r3, #0]
 800afae:	681b      	ldr	r3, [r3, #0]
 800afb0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800afb4:	687b      	ldr	r3, [r7, #4]
 800afb6:	681b      	ldr	r3, [r3, #0]
 800afb8:	689b      	ldr	r3, [r3, #8]
 800afba:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800afbe:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800afc2:	f640 030f 	movw	r3, #2063	@ 0x80f
 800afc6:	4013      	ands	r3, r2
 800afc8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800afcc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800afd0:	2b00      	cmp	r3, #0
 800afd2:	d11b      	bne.n	800b00c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800afd4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800afd8:	f003 0320 	and.w	r3, r3, #32
 800afdc:	2b00      	cmp	r3, #0
 800afde:	d015      	beq.n	800b00c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800afe0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800afe4:	f003 0320 	and.w	r3, r3, #32
 800afe8:	2b00      	cmp	r3, #0
 800afea:	d105      	bne.n	800aff8 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800afec:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800aff0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800aff4:	2b00      	cmp	r3, #0
 800aff6:	d009      	beq.n	800b00c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800affc:	2b00      	cmp	r3, #0
 800affe:	f000 8300 	beq.w	800b602 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800b002:	687b      	ldr	r3, [r7, #4]
 800b004:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b006:	6878      	ldr	r0, [r7, #4]
 800b008:	4798      	blx	r3
      }
      return;
 800b00a:	e2fa      	b.n	800b602 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800b00c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800b010:	2b00      	cmp	r3, #0
 800b012:	f000 8123 	beq.w	800b25c <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800b016:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800b01a:	4b8d      	ldr	r3, [pc, #564]	@ (800b250 <HAL_UART_IRQHandler+0x2b8>)
 800b01c:	4013      	ands	r3, r2
 800b01e:	2b00      	cmp	r3, #0
 800b020:	d106      	bne.n	800b030 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800b022:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800b026:	4b8b      	ldr	r3, [pc, #556]	@ (800b254 <HAL_UART_IRQHandler+0x2bc>)
 800b028:	4013      	ands	r3, r2
 800b02a:	2b00      	cmp	r3, #0
 800b02c:	f000 8116 	beq.w	800b25c <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800b030:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b034:	f003 0301 	and.w	r3, r3, #1
 800b038:	2b00      	cmp	r3, #0
 800b03a:	d011      	beq.n	800b060 <HAL_UART_IRQHandler+0xc8>
 800b03c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b040:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b044:	2b00      	cmp	r3, #0
 800b046:	d00b      	beq.n	800b060 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800b048:	687b      	ldr	r3, [r7, #4]
 800b04a:	681b      	ldr	r3, [r3, #0]
 800b04c:	2201      	movs	r2, #1
 800b04e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b056:	f043 0201 	orr.w	r2, r3, #1
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b060:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b064:	f003 0302 	and.w	r3, r3, #2
 800b068:	2b00      	cmp	r3, #0
 800b06a:	d011      	beq.n	800b090 <HAL_UART_IRQHandler+0xf8>
 800b06c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b070:	f003 0301 	and.w	r3, r3, #1
 800b074:	2b00      	cmp	r3, #0
 800b076:	d00b      	beq.n	800b090 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800b078:	687b      	ldr	r3, [r7, #4]
 800b07a:	681b      	ldr	r3, [r3, #0]
 800b07c:	2202      	movs	r2, #2
 800b07e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b086:	f043 0204 	orr.w	r2, r3, #4
 800b08a:	687b      	ldr	r3, [r7, #4]
 800b08c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b090:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b094:	f003 0304 	and.w	r3, r3, #4
 800b098:	2b00      	cmp	r3, #0
 800b09a:	d011      	beq.n	800b0c0 <HAL_UART_IRQHandler+0x128>
 800b09c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b0a0:	f003 0301 	and.w	r3, r3, #1
 800b0a4:	2b00      	cmp	r3, #0
 800b0a6:	d00b      	beq.n	800b0c0 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800b0a8:	687b      	ldr	r3, [r7, #4]
 800b0aa:	681b      	ldr	r3, [r3, #0]
 800b0ac:	2204      	movs	r2, #4
 800b0ae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800b0b0:	687b      	ldr	r3, [r7, #4]
 800b0b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b0b6:	f043 0202 	orr.w	r2, r3, #2
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800b0c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b0c4:	f003 0308 	and.w	r3, r3, #8
 800b0c8:	2b00      	cmp	r3, #0
 800b0ca:	d017      	beq.n	800b0fc <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800b0cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b0d0:	f003 0320 	and.w	r3, r3, #32
 800b0d4:	2b00      	cmp	r3, #0
 800b0d6:	d105      	bne.n	800b0e4 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800b0d8:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800b0dc:	4b5c      	ldr	r3, [pc, #368]	@ (800b250 <HAL_UART_IRQHandler+0x2b8>)
 800b0de:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800b0e0:	2b00      	cmp	r3, #0
 800b0e2:	d00b      	beq.n	800b0fc <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800b0e4:	687b      	ldr	r3, [r7, #4]
 800b0e6:	681b      	ldr	r3, [r3, #0]
 800b0e8:	2208      	movs	r2, #8
 800b0ea:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b0f2:	f043 0208 	orr.w	r2, r3, #8
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800b0fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b100:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b104:	2b00      	cmp	r3, #0
 800b106:	d012      	beq.n	800b12e <HAL_UART_IRQHandler+0x196>
 800b108:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b10c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800b110:	2b00      	cmp	r3, #0
 800b112:	d00c      	beq.n	800b12e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	681b      	ldr	r3, [r3, #0]
 800b118:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800b11c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800b11e:	687b      	ldr	r3, [r7, #4]
 800b120:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b124:	f043 0220 	orr.w	r2, r3, #32
 800b128:	687b      	ldr	r3, [r7, #4]
 800b12a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800b12e:	687b      	ldr	r3, [r7, #4]
 800b130:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b134:	2b00      	cmp	r3, #0
 800b136:	f000 8266 	beq.w	800b606 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800b13a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b13e:	f003 0320 	and.w	r3, r3, #32
 800b142:	2b00      	cmp	r3, #0
 800b144:	d013      	beq.n	800b16e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800b146:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b14a:	f003 0320 	and.w	r3, r3, #32
 800b14e:	2b00      	cmp	r3, #0
 800b150:	d105      	bne.n	800b15e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800b152:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b156:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b15a:	2b00      	cmp	r3, #0
 800b15c:	d007      	beq.n	800b16e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b162:	2b00      	cmp	r3, #0
 800b164:	d003      	beq.n	800b16e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800b166:	687b      	ldr	r3, [r7, #4]
 800b168:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b16a:	6878      	ldr	r0, [r7, #4]
 800b16c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800b16e:	687b      	ldr	r3, [r7, #4]
 800b170:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b174:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800b178:	687b      	ldr	r3, [r7, #4]
 800b17a:	681b      	ldr	r3, [r3, #0]
 800b17c:	689b      	ldr	r3, [r3, #8]
 800b17e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b182:	2b40      	cmp	r3, #64	@ 0x40
 800b184:	d005      	beq.n	800b192 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800b186:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800b18a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800b18e:	2b00      	cmp	r3, #0
 800b190:	d054      	beq.n	800b23c <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800b192:	6878      	ldr	r0, [r7, #4]
 800b194:	f000 ffd7 	bl	800c146 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b198:	687b      	ldr	r3, [r7, #4]
 800b19a:	681b      	ldr	r3, [r3, #0]
 800b19c:	689b      	ldr	r3, [r3, #8]
 800b19e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b1a2:	2b40      	cmp	r3, #64	@ 0x40
 800b1a4:	d146      	bne.n	800b234 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b1a6:	687b      	ldr	r3, [r7, #4]
 800b1a8:	681b      	ldr	r3, [r3, #0]
 800b1aa:	3308      	adds	r3, #8
 800b1ac:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b1b0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b1b4:	e853 3f00 	ldrex	r3, [r3]
 800b1b8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800b1bc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800b1c0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b1c4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800b1c8:	687b      	ldr	r3, [r7, #4]
 800b1ca:	681b      	ldr	r3, [r3, #0]
 800b1cc:	3308      	adds	r3, #8
 800b1ce:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800b1d2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800b1d6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b1da:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800b1de:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800b1e2:	e841 2300 	strex	r3, r2, [r1]
 800b1e6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800b1ea:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b1ee:	2b00      	cmp	r3, #0
 800b1f0:	d1d9      	bne.n	800b1a6 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800b1f2:	687b      	ldr	r3, [r7, #4]
 800b1f4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b1f8:	2b00      	cmp	r3, #0
 800b1fa:	d017      	beq.n	800b22c <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b202:	4a15      	ldr	r2, [pc, #84]	@ (800b258 <HAL_UART_IRQHandler+0x2c0>)
 800b204:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800b206:	687b      	ldr	r3, [r7, #4]
 800b208:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b20c:	4618      	mov	r0, r3
 800b20e:	f7fb fdbd 	bl	8006d8c <HAL_DMA_Abort_IT>
 800b212:	4603      	mov	r3, r0
 800b214:	2b00      	cmp	r3, #0
 800b216:	d019      	beq.n	800b24c <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b21e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b220:	687a      	ldr	r2, [r7, #4]
 800b222:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800b226:	4610      	mov	r0, r2
 800b228:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b22a:	e00f      	b.n	800b24c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800b22c:	6878      	ldr	r0, [r7, #4]
 800b22e:	f7f9 fba1 	bl	8004974 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b232:	e00b      	b.n	800b24c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800b234:	6878      	ldr	r0, [r7, #4]
 800b236:	f7f9 fb9d 	bl	8004974 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b23a:	e007      	b.n	800b24c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800b23c:	6878      	ldr	r0, [r7, #4]
 800b23e:	f7f9 fb99 	bl	8004974 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b242:	687b      	ldr	r3, [r7, #4]
 800b244:	2200      	movs	r2, #0
 800b246:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800b24a:	e1dc      	b.n	800b606 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b24c:	bf00      	nop
    return;
 800b24e:	e1da      	b.n	800b606 <HAL_UART_IRQHandler+0x66e>
 800b250:	10000001 	.word	0x10000001
 800b254:	04000120 	.word	0x04000120
 800b258:	0800c4b3 	.word	0x0800c4b3

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b25c:	687b      	ldr	r3, [r7, #4]
 800b25e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b260:	2b01      	cmp	r3, #1
 800b262:	f040 8170 	bne.w	800b546 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800b266:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b26a:	f003 0310 	and.w	r3, r3, #16
 800b26e:	2b00      	cmp	r3, #0
 800b270:	f000 8169 	beq.w	800b546 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800b274:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b278:	f003 0310 	and.w	r3, r3, #16
 800b27c:	2b00      	cmp	r3, #0
 800b27e:	f000 8162 	beq.w	800b546 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800b282:	687b      	ldr	r3, [r7, #4]
 800b284:	681b      	ldr	r3, [r3, #0]
 800b286:	2210      	movs	r2, #16
 800b288:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b28a:	687b      	ldr	r3, [r7, #4]
 800b28c:	681b      	ldr	r3, [r3, #0]
 800b28e:	689b      	ldr	r3, [r3, #8]
 800b290:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b294:	2b40      	cmp	r3, #64	@ 0x40
 800b296:	f040 80d8 	bne.w	800b44a <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b2a0:	681b      	ldr	r3, [r3, #0]
 800b2a2:	685b      	ldr	r3, [r3, #4]
 800b2a4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800b2a8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800b2ac:	2b00      	cmp	r3, #0
 800b2ae:	f000 80af 	beq.w	800b410 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800b2b2:	687b      	ldr	r3, [r7, #4]
 800b2b4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b2b8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800b2bc:	429a      	cmp	r2, r3
 800b2be:	f080 80a7 	bcs.w	800b410 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800b2c8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b2d2:	681b      	ldr	r3, [r3, #0]
 800b2d4:	681b      	ldr	r3, [r3, #0]
 800b2d6:	f003 0320 	and.w	r3, r3, #32
 800b2da:	2b00      	cmp	r3, #0
 800b2dc:	f040 8087 	bne.w	800b3ee <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	681b      	ldr	r3, [r3, #0]
 800b2e4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b2e8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800b2ec:	e853 3f00 	ldrex	r3, [r3]
 800b2f0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800b2f4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b2f8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b2fc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800b300:	687b      	ldr	r3, [r7, #4]
 800b302:	681b      	ldr	r3, [r3, #0]
 800b304:	461a      	mov	r2, r3
 800b306:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800b30a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800b30e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b312:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800b316:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800b31a:	e841 2300 	strex	r3, r2, [r1]
 800b31e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800b322:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800b326:	2b00      	cmp	r3, #0
 800b328:	d1da      	bne.n	800b2e0 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b32a:	687b      	ldr	r3, [r7, #4]
 800b32c:	681b      	ldr	r3, [r3, #0]
 800b32e:	3308      	adds	r3, #8
 800b330:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b332:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b334:	e853 3f00 	ldrex	r3, [r3]
 800b338:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800b33a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b33c:	f023 0301 	bic.w	r3, r3, #1
 800b340:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800b344:	687b      	ldr	r3, [r7, #4]
 800b346:	681b      	ldr	r3, [r3, #0]
 800b348:	3308      	adds	r3, #8
 800b34a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800b34e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800b352:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b354:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800b356:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800b35a:	e841 2300 	strex	r3, r2, [r1]
 800b35e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800b360:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b362:	2b00      	cmp	r3, #0
 800b364:	d1e1      	bne.n	800b32a <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b366:	687b      	ldr	r3, [r7, #4]
 800b368:	681b      	ldr	r3, [r3, #0]
 800b36a:	3308      	adds	r3, #8
 800b36c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b36e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b370:	e853 3f00 	ldrex	r3, [r3]
 800b374:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800b376:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b378:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b37c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	681b      	ldr	r3, [r3, #0]
 800b384:	3308      	adds	r3, #8
 800b386:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800b38a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800b38c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b38e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800b390:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800b392:	e841 2300 	strex	r3, r2, [r1]
 800b396:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800b398:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b39a:	2b00      	cmp	r3, #0
 800b39c:	d1e3      	bne.n	800b366 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800b39e:	687b      	ldr	r3, [r7, #4]
 800b3a0:	2220      	movs	r2, #32
 800b3a2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b3a6:	687b      	ldr	r3, [r7, #4]
 800b3a8:	2200      	movs	r2, #0
 800b3aa:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b3ac:	687b      	ldr	r3, [r7, #4]
 800b3ae:	681b      	ldr	r3, [r3, #0]
 800b3b0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b3b2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b3b4:	e853 3f00 	ldrex	r3, [r3]
 800b3b8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800b3ba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b3bc:	f023 0310 	bic.w	r3, r3, #16
 800b3c0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800b3c4:	687b      	ldr	r3, [r7, #4]
 800b3c6:	681b      	ldr	r3, [r3, #0]
 800b3c8:	461a      	mov	r2, r3
 800b3ca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b3ce:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b3d0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b3d2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800b3d4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800b3d6:	e841 2300 	strex	r3, r2, [r1]
 800b3da:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800b3dc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b3de:	2b00      	cmp	r3, #0
 800b3e0:	d1e4      	bne.n	800b3ac <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800b3e2:	687b      	ldr	r3, [r7, #4]
 800b3e4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b3e8:	4618      	mov	r0, r3
 800b3ea:	f7fb fc76 	bl	8006cda <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	2202      	movs	r2, #2
 800b3f2:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800b3fa:	687b      	ldr	r3, [r7, #4]
 800b3fc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b400:	b29b      	uxth	r3, r3
 800b402:	1ad3      	subs	r3, r2, r3
 800b404:	b29b      	uxth	r3, r3
 800b406:	4619      	mov	r1, r3
 800b408:	6878      	ldr	r0, [r7, #4]
 800b40a:	f7f9 f96f 	bl	80046ec <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800b40e:	e0fc      	b.n	800b60a <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800b410:	687b      	ldr	r3, [r7, #4]
 800b412:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b416:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800b41a:	429a      	cmp	r2, r3
 800b41c:	f040 80f5 	bne.w	800b60a <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800b420:	687b      	ldr	r3, [r7, #4]
 800b422:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b426:	681b      	ldr	r3, [r3, #0]
 800b428:	681b      	ldr	r3, [r3, #0]
 800b42a:	f003 0320 	and.w	r3, r3, #32
 800b42e:	2b20      	cmp	r3, #32
 800b430:	f040 80eb 	bne.w	800b60a <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b434:	687b      	ldr	r3, [r7, #4]
 800b436:	2202      	movs	r2, #2
 800b438:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b43a:	687b      	ldr	r3, [r7, #4]
 800b43c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b440:	4619      	mov	r1, r3
 800b442:	6878      	ldr	r0, [r7, #4]
 800b444:	f7f9 f952 	bl	80046ec <HAL_UARTEx_RxEventCallback>
      return;
 800b448:	e0df      	b.n	800b60a <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800b44a:	687b      	ldr	r3, [r7, #4]
 800b44c:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800b450:	687b      	ldr	r3, [r7, #4]
 800b452:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b456:	b29b      	uxth	r3, r3
 800b458:	1ad3      	subs	r3, r2, r3
 800b45a:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800b45e:	687b      	ldr	r3, [r7, #4]
 800b460:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b464:	b29b      	uxth	r3, r3
 800b466:	2b00      	cmp	r3, #0
 800b468:	f000 80d1 	beq.w	800b60e <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 800b46c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800b470:	2b00      	cmp	r3, #0
 800b472:	f000 80cc 	beq.w	800b60e <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b476:	687b      	ldr	r3, [r7, #4]
 800b478:	681b      	ldr	r3, [r3, #0]
 800b47a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b47c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b47e:	e853 3f00 	ldrex	r3, [r3]
 800b482:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b484:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b486:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b48a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800b48e:	687b      	ldr	r3, [r7, #4]
 800b490:	681b      	ldr	r3, [r3, #0]
 800b492:	461a      	mov	r2, r3
 800b494:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800b498:	647b      	str	r3, [r7, #68]	@ 0x44
 800b49a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b49c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b49e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b4a0:	e841 2300 	strex	r3, r2, [r1]
 800b4a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b4a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b4a8:	2b00      	cmp	r3, #0
 800b4aa:	d1e4      	bne.n	800b476 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b4ac:	687b      	ldr	r3, [r7, #4]
 800b4ae:	681b      	ldr	r3, [r3, #0]
 800b4b0:	3308      	adds	r3, #8
 800b4b2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b4b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4b6:	e853 3f00 	ldrex	r3, [r3]
 800b4ba:	623b      	str	r3, [r7, #32]
   return(result);
 800b4bc:	6a3b      	ldr	r3, [r7, #32]
 800b4be:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b4c2:	f023 0301 	bic.w	r3, r3, #1
 800b4c6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800b4ca:	687b      	ldr	r3, [r7, #4]
 800b4cc:	681b      	ldr	r3, [r3, #0]
 800b4ce:	3308      	adds	r3, #8
 800b4d0:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800b4d4:	633a      	str	r2, [r7, #48]	@ 0x30
 800b4d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b4d8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b4da:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b4dc:	e841 2300 	strex	r3, r2, [r1]
 800b4e0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b4e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b4e4:	2b00      	cmp	r3, #0
 800b4e6:	d1e1      	bne.n	800b4ac <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800b4e8:	687b      	ldr	r3, [r7, #4]
 800b4ea:	2220      	movs	r2, #32
 800b4ec:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b4f0:	687b      	ldr	r3, [r7, #4]
 800b4f2:	2200      	movs	r2, #0
 800b4f4:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800b4f6:	687b      	ldr	r3, [r7, #4]
 800b4f8:	2200      	movs	r2, #0
 800b4fa:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	681b      	ldr	r3, [r3, #0]
 800b500:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b502:	693b      	ldr	r3, [r7, #16]
 800b504:	e853 3f00 	ldrex	r3, [r3]
 800b508:	60fb      	str	r3, [r7, #12]
   return(result);
 800b50a:	68fb      	ldr	r3, [r7, #12]
 800b50c:	f023 0310 	bic.w	r3, r3, #16
 800b510:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800b514:	687b      	ldr	r3, [r7, #4]
 800b516:	681b      	ldr	r3, [r3, #0]
 800b518:	461a      	mov	r2, r3
 800b51a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800b51e:	61fb      	str	r3, [r7, #28]
 800b520:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b522:	69b9      	ldr	r1, [r7, #24]
 800b524:	69fa      	ldr	r2, [r7, #28]
 800b526:	e841 2300 	strex	r3, r2, [r1]
 800b52a:	617b      	str	r3, [r7, #20]
   return(result);
 800b52c:	697b      	ldr	r3, [r7, #20]
 800b52e:	2b00      	cmp	r3, #0
 800b530:	d1e4      	bne.n	800b4fc <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b532:	687b      	ldr	r3, [r7, #4]
 800b534:	2202      	movs	r2, #2
 800b536:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800b538:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800b53c:	4619      	mov	r1, r3
 800b53e:	6878      	ldr	r0, [r7, #4]
 800b540:	f7f9 f8d4 	bl	80046ec <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800b544:	e063      	b.n	800b60e <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800b546:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b54a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800b54e:	2b00      	cmp	r3, #0
 800b550:	d00e      	beq.n	800b570 <HAL_UART_IRQHandler+0x5d8>
 800b552:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b556:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b55a:	2b00      	cmp	r3, #0
 800b55c:	d008      	beq.n	800b570 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800b55e:	687b      	ldr	r3, [r7, #4]
 800b560:	681b      	ldr	r3, [r3, #0]
 800b562:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800b566:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800b568:	6878      	ldr	r0, [r7, #4]
 800b56a:	f000 ffdf 	bl	800c52c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800b56e:	e051      	b.n	800b614 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800b570:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b574:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b578:	2b00      	cmp	r3, #0
 800b57a:	d014      	beq.n	800b5a6 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800b57c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b580:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b584:	2b00      	cmp	r3, #0
 800b586:	d105      	bne.n	800b594 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800b588:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b58c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b590:	2b00      	cmp	r3, #0
 800b592:	d008      	beq.n	800b5a6 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 800b594:	687b      	ldr	r3, [r7, #4]
 800b596:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800b598:	2b00      	cmp	r3, #0
 800b59a:	d03a      	beq.n	800b612 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 800b59c:	687b      	ldr	r3, [r7, #4]
 800b59e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800b5a0:	6878      	ldr	r0, [r7, #4]
 800b5a2:	4798      	blx	r3
    }
    return;
 800b5a4:	e035      	b.n	800b612 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800b5a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b5aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b5ae:	2b00      	cmp	r3, #0
 800b5b0:	d009      	beq.n	800b5c6 <HAL_UART_IRQHandler+0x62e>
 800b5b2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b5b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b5ba:	2b00      	cmp	r3, #0
 800b5bc:	d003      	beq.n	800b5c6 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 800b5be:	6878      	ldr	r0, [r7, #4]
 800b5c0:	f000 ff89 	bl	800c4d6 <UART_EndTransmit_IT>
    return;
 800b5c4:	e026      	b.n	800b614 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800b5c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b5ca:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b5ce:	2b00      	cmp	r3, #0
 800b5d0:	d009      	beq.n	800b5e6 <HAL_UART_IRQHandler+0x64e>
 800b5d2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b5d6:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800b5da:	2b00      	cmp	r3, #0
 800b5dc:	d003      	beq.n	800b5e6 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800b5de:	6878      	ldr	r0, [r7, #4]
 800b5e0:	f000 ffb8 	bl	800c554 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800b5e4:	e016      	b.n	800b614 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800b5e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b5ea:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800b5ee:	2b00      	cmp	r3, #0
 800b5f0:	d010      	beq.n	800b614 <HAL_UART_IRQHandler+0x67c>
 800b5f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b5f6:	2b00      	cmp	r3, #0
 800b5f8:	da0c      	bge.n	800b614 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800b5fa:	6878      	ldr	r0, [r7, #4]
 800b5fc:	f000 ffa0 	bl	800c540 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800b600:	e008      	b.n	800b614 <HAL_UART_IRQHandler+0x67c>
      return;
 800b602:	bf00      	nop
 800b604:	e006      	b.n	800b614 <HAL_UART_IRQHandler+0x67c>
    return;
 800b606:	bf00      	nop
 800b608:	e004      	b.n	800b614 <HAL_UART_IRQHandler+0x67c>
      return;
 800b60a:	bf00      	nop
 800b60c:	e002      	b.n	800b614 <HAL_UART_IRQHandler+0x67c>
      return;
 800b60e:	bf00      	nop
 800b610:	e000      	b.n	800b614 <HAL_UART_IRQHandler+0x67c>
    return;
 800b612:	bf00      	nop
  }
}
 800b614:	37e8      	adds	r7, #232	@ 0xe8
 800b616:	46bd      	mov	sp, r7
 800b618:	bd80      	pop	{r7, pc}
 800b61a:	bf00      	nop

0800b61c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800b61c:	b480      	push	{r7}
 800b61e:	b083      	sub	sp, #12
 800b620:	af00      	add	r7, sp, #0
 800b622:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800b624:	bf00      	nop
 800b626:	370c      	adds	r7, #12
 800b628:	46bd      	mov	sp, r7
 800b62a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b62e:	4770      	bx	lr

0800b630 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800b630:	b480      	push	{r7}
 800b632:	b083      	sub	sp, #12
 800b634:	af00      	add	r7, sp, #0
 800b636:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800b638:	bf00      	nop
 800b63a:	370c      	adds	r7, #12
 800b63c:	46bd      	mov	sp, r7
 800b63e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b642:	4770      	bx	lr

0800b644 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800b644:	b480      	push	{r7}
 800b646:	b083      	sub	sp, #12
 800b648:	af00      	add	r7, sp, #0
 800b64a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800b64c:	bf00      	nop
 800b64e:	370c      	adds	r7, #12
 800b650:	46bd      	mov	sp, r7
 800b652:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b656:	4770      	bx	lr

0800b658 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800b658:	b480      	push	{r7}
 800b65a:	b083      	sub	sp, #12
 800b65c:	af00      	add	r7, sp, #0
 800b65e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800b660:	bf00      	nop
 800b662:	370c      	adds	r7, #12
 800b664:	46bd      	mov	sp, r7
 800b666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b66a:	4770      	bx	lr

0800b66c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b66c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b670:	b08c      	sub	sp, #48	@ 0x30
 800b672:	af00      	add	r7, sp, #0
 800b674:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800b676:	2300      	movs	r3, #0
 800b678:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800b67c:	697b      	ldr	r3, [r7, #20]
 800b67e:	689a      	ldr	r2, [r3, #8]
 800b680:	697b      	ldr	r3, [r7, #20]
 800b682:	691b      	ldr	r3, [r3, #16]
 800b684:	431a      	orrs	r2, r3
 800b686:	697b      	ldr	r3, [r7, #20]
 800b688:	695b      	ldr	r3, [r3, #20]
 800b68a:	431a      	orrs	r2, r3
 800b68c:	697b      	ldr	r3, [r7, #20]
 800b68e:	69db      	ldr	r3, [r3, #28]
 800b690:	4313      	orrs	r3, r2
 800b692:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800b694:	697b      	ldr	r3, [r7, #20]
 800b696:	681b      	ldr	r3, [r3, #0]
 800b698:	681a      	ldr	r2, [r3, #0]
 800b69a:	4bab      	ldr	r3, [pc, #684]	@ (800b948 <UART_SetConfig+0x2dc>)
 800b69c:	4013      	ands	r3, r2
 800b69e:	697a      	ldr	r2, [r7, #20]
 800b6a0:	6812      	ldr	r2, [r2, #0]
 800b6a2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b6a4:	430b      	orrs	r3, r1
 800b6a6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b6a8:	697b      	ldr	r3, [r7, #20]
 800b6aa:	681b      	ldr	r3, [r3, #0]
 800b6ac:	685b      	ldr	r3, [r3, #4]
 800b6ae:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800b6b2:	697b      	ldr	r3, [r7, #20]
 800b6b4:	68da      	ldr	r2, [r3, #12]
 800b6b6:	697b      	ldr	r3, [r7, #20]
 800b6b8:	681b      	ldr	r3, [r3, #0]
 800b6ba:	430a      	orrs	r2, r1
 800b6bc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800b6be:	697b      	ldr	r3, [r7, #20]
 800b6c0:	699b      	ldr	r3, [r3, #24]
 800b6c2:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800b6c4:	697b      	ldr	r3, [r7, #20]
 800b6c6:	681b      	ldr	r3, [r3, #0]
 800b6c8:	4aa0      	ldr	r2, [pc, #640]	@ (800b94c <UART_SetConfig+0x2e0>)
 800b6ca:	4293      	cmp	r3, r2
 800b6cc:	d004      	beq.n	800b6d8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800b6ce:	697b      	ldr	r3, [r7, #20]
 800b6d0:	6a1b      	ldr	r3, [r3, #32]
 800b6d2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b6d4:	4313      	orrs	r3, r2
 800b6d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800b6d8:	697b      	ldr	r3, [r7, #20]
 800b6da:	681b      	ldr	r3, [r3, #0]
 800b6dc:	689b      	ldr	r3, [r3, #8]
 800b6de:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800b6e2:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800b6e6:	697a      	ldr	r2, [r7, #20]
 800b6e8:	6812      	ldr	r2, [r2, #0]
 800b6ea:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b6ec:	430b      	orrs	r3, r1
 800b6ee:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800b6f0:	697b      	ldr	r3, [r7, #20]
 800b6f2:	681b      	ldr	r3, [r3, #0]
 800b6f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b6f6:	f023 010f 	bic.w	r1, r3, #15
 800b6fa:	697b      	ldr	r3, [r7, #20]
 800b6fc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b6fe:	697b      	ldr	r3, [r7, #20]
 800b700:	681b      	ldr	r3, [r3, #0]
 800b702:	430a      	orrs	r2, r1
 800b704:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800b706:	697b      	ldr	r3, [r7, #20]
 800b708:	681b      	ldr	r3, [r3, #0]
 800b70a:	4a91      	ldr	r2, [pc, #580]	@ (800b950 <UART_SetConfig+0x2e4>)
 800b70c:	4293      	cmp	r3, r2
 800b70e:	d125      	bne.n	800b75c <UART_SetConfig+0xf0>
 800b710:	4b90      	ldr	r3, [pc, #576]	@ (800b954 <UART_SetConfig+0x2e8>)
 800b712:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b716:	f003 0303 	and.w	r3, r3, #3
 800b71a:	2b03      	cmp	r3, #3
 800b71c:	d81a      	bhi.n	800b754 <UART_SetConfig+0xe8>
 800b71e:	a201      	add	r2, pc, #4	@ (adr r2, 800b724 <UART_SetConfig+0xb8>)
 800b720:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b724:	0800b735 	.word	0x0800b735
 800b728:	0800b745 	.word	0x0800b745
 800b72c:	0800b73d 	.word	0x0800b73d
 800b730:	0800b74d 	.word	0x0800b74d
 800b734:	2301      	movs	r3, #1
 800b736:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b73a:	e0d6      	b.n	800b8ea <UART_SetConfig+0x27e>
 800b73c:	2302      	movs	r3, #2
 800b73e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b742:	e0d2      	b.n	800b8ea <UART_SetConfig+0x27e>
 800b744:	2304      	movs	r3, #4
 800b746:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b74a:	e0ce      	b.n	800b8ea <UART_SetConfig+0x27e>
 800b74c:	2308      	movs	r3, #8
 800b74e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b752:	e0ca      	b.n	800b8ea <UART_SetConfig+0x27e>
 800b754:	2310      	movs	r3, #16
 800b756:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b75a:	e0c6      	b.n	800b8ea <UART_SetConfig+0x27e>
 800b75c:	697b      	ldr	r3, [r7, #20]
 800b75e:	681b      	ldr	r3, [r3, #0]
 800b760:	4a7d      	ldr	r2, [pc, #500]	@ (800b958 <UART_SetConfig+0x2ec>)
 800b762:	4293      	cmp	r3, r2
 800b764:	d138      	bne.n	800b7d8 <UART_SetConfig+0x16c>
 800b766:	4b7b      	ldr	r3, [pc, #492]	@ (800b954 <UART_SetConfig+0x2e8>)
 800b768:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b76c:	f003 030c 	and.w	r3, r3, #12
 800b770:	2b0c      	cmp	r3, #12
 800b772:	d82d      	bhi.n	800b7d0 <UART_SetConfig+0x164>
 800b774:	a201      	add	r2, pc, #4	@ (adr r2, 800b77c <UART_SetConfig+0x110>)
 800b776:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b77a:	bf00      	nop
 800b77c:	0800b7b1 	.word	0x0800b7b1
 800b780:	0800b7d1 	.word	0x0800b7d1
 800b784:	0800b7d1 	.word	0x0800b7d1
 800b788:	0800b7d1 	.word	0x0800b7d1
 800b78c:	0800b7c1 	.word	0x0800b7c1
 800b790:	0800b7d1 	.word	0x0800b7d1
 800b794:	0800b7d1 	.word	0x0800b7d1
 800b798:	0800b7d1 	.word	0x0800b7d1
 800b79c:	0800b7b9 	.word	0x0800b7b9
 800b7a0:	0800b7d1 	.word	0x0800b7d1
 800b7a4:	0800b7d1 	.word	0x0800b7d1
 800b7a8:	0800b7d1 	.word	0x0800b7d1
 800b7ac:	0800b7c9 	.word	0x0800b7c9
 800b7b0:	2300      	movs	r3, #0
 800b7b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b7b6:	e098      	b.n	800b8ea <UART_SetConfig+0x27e>
 800b7b8:	2302      	movs	r3, #2
 800b7ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b7be:	e094      	b.n	800b8ea <UART_SetConfig+0x27e>
 800b7c0:	2304      	movs	r3, #4
 800b7c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b7c6:	e090      	b.n	800b8ea <UART_SetConfig+0x27e>
 800b7c8:	2308      	movs	r3, #8
 800b7ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b7ce:	e08c      	b.n	800b8ea <UART_SetConfig+0x27e>
 800b7d0:	2310      	movs	r3, #16
 800b7d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b7d6:	e088      	b.n	800b8ea <UART_SetConfig+0x27e>
 800b7d8:	697b      	ldr	r3, [r7, #20]
 800b7da:	681b      	ldr	r3, [r3, #0]
 800b7dc:	4a5f      	ldr	r2, [pc, #380]	@ (800b95c <UART_SetConfig+0x2f0>)
 800b7de:	4293      	cmp	r3, r2
 800b7e0:	d125      	bne.n	800b82e <UART_SetConfig+0x1c2>
 800b7e2:	4b5c      	ldr	r3, [pc, #368]	@ (800b954 <UART_SetConfig+0x2e8>)
 800b7e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b7e8:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800b7ec:	2b30      	cmp	r3, #48	@ 0x30
 800b7ee:	d016      	beq.n	800b81e <UART_SetConfig+0x1b2>
 800b7f0:	2b30      	cmp	r3, #48	@ 0x30
 800b7f2:	d818      	bhi.n	800b826 <UART_SetConfig+0x1ba>
 800b7f4:	2b20      	cmp	r3, #32
 800b7f6:	d00a      	beq.n	800b80e <UART_SetConfig+0x1a2>
 800b7f8:	2b20      	cmp	r3, #32
 800b7fa:	d814      	bhi.n	800b826 <UART_SetConfig+0x1ba>
 800b7fc:	2b00      	cmp	r3, #0
 800b7fe:	d002      	beq.n	800b806 <UART_SetConfig+0x19a>
 800b800:	2b10      	cmp	r3, #16
 800b802:	d008      	beq.n	800b816 <UART_SetConfig+0x1aa>
 800b804:	e00f      	b.n	800b826 <UART_SetConfig+0x1ba>
 800b806:	2300      	movs	r3, #0
 800b808:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b80c:	e06d      	b.n	800b8ea <UART_SetConfig+0x27e>
 800b80e:	2302      	movs	r3, #2
 800b810:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b814:	e069      	b.n	800b8ea <UART_SetConfig+0x27e>
 800b816:	2304      	movs	r3, #4
 800b818:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b81c:	e065      	b.n	800b8ea <UART_SetConfig+0x27e>
 800b81e:	2308      	movs	r3, #8
 800b820:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b824:	e061      	b.n	800b8ea <UART_SetConfig+0x27e>
 800b826:	2310      	movs	r3, #16
 800b828:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b82c:	e05d      	b.n	800b8ea <UART_SetConfig+0x27e>
 800b82e:	697b      	ldr	r3, [r7, #20]
 800b830:	681b      	ldr	r3, [r3, #0]
 800b832:	4a4b      	ldr	r2, [pc, #300]	@ (800b960 <UART_SetConfig+0x2f4>)
 800b834:	4293      	cmp	r3, r2
 800b836:	d125      	bne.n	800b884 <UART_SetConfig+0x218>
 800b838:	4b46      	ldr	r3, [pc, #280]	@ (800b954 <UART_SetConfig+0x2e8>)
 800b83a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b83e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800b842:	2bc0      	cmp	r3, #192	@ 0xc0
 800b844:	d016      	beq.n	800b874 <UART_SetConfig+0x208>
 800b846:	2bc0      	cmp	r3, #192	@ 0xc0
 800b848:	d818      	bhi.n	800b87c <UART_SetConfig+0x210>
 800b84a:	2b80      	cmp	r3, #128	@ 0x80
 800b84c:	d00a      	beq.n	800b864 <UART_SetConfig+0x1f8>
 800b84e:	2b80      	cmp	r3, #128	@ 0x80
 800b850:	d814      	bhi.n	800b87c <UART_SetConfig+0x210>
 800b852:	2b00      	cmp	r3, #0
 800b854:	d002      	beq.n	800b85c <UART_SetConfig+0x1f0>
 800b856:	2b40      	cmp	r3, #64	@ 0x40
 800b858:	d008      	beq.n	800b86c <UART_SetConfig+0x200>
 800b85a:	e00f      	b.n	800b87c <UART_SetConfig+0x210>
 800b85c:	2300      	movs	r3, #0
 800b85e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b862:	e042      	b.n	800b8ea <UART_SetConfig+0x27e>
 800b864:	2302      	movs	r3, #2
 800b866:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b86a:	e03e      	b.n	800b8ea <UART_SetConfig+0x27e>
 800b86c:	2304      	movs	r3, #4
 800b86e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b872:	e03a      	b.n	800b8ea <UART_SetConfig+0x27e>
 800b874:	2308      	movs	r3, #8
 800b876:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b87a:	e036      	b.n	800b8ea <UART_SetConfig+0x27e>
 800b87c:	2310      	movs	r3, #16
 800b87e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b882:	e032      	b.n	800b8ea <UART_SetConfig+0x27e>
 800b884:	697b      	ldr	r3, [r7, #20]
 800b886:	681b      	ldr	r3, [r3, #0]
 800b888:	4a30      	ldr	r2, [pc, #192]	@ (800b94c <UART_SetConfig+0x2e0>)
 800b88a:	4293      	cmp	r3, r2
 800b88c:	d12a      	bne.n	800b8e4 <UART_SetConfig+0x278>
 800b88e:	4b31      	ldr	r3, [pc, #196]	@ (800b954 <UART_SetConfig+0x2e8>)
 800b890:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b894:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800b898:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800b89c:	d01a      	beq.n	800b8d4 <UART_SetConfig+0x268>
 800b89e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800b8a2:	d81b      	bhi.n	800b8dc <UART_SetConfig+0x270>
 800b8a4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b8a8:	d00c      	beq.n	800b8c4 <UART_SetConfig+0x258>
 800b8aa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b8ae:	d815      	bhi.n	800b8dc <UART_SetConfig+0x270>
 800b8b0:	2b00      	cmp	r3, #0
 800b8b2:	d003      	beq.n	800b8bc <UART_SetConfig+0x250>
 800b8b4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b8b8:	d008      	beq.n	800b8cc <UART_SetConfig+0x260>
 800b8ba:	e00f      	b.n	800b8dc <UART_SetConfig+0x270>
 800b8bc:	2300      	movs	r3, #0
 800b8be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b8c2:	e012      	b.n	800b8ea <UART_SetConfig+0x27e>
 800b8c4:	2302      	movs	r3, #2
 800b8c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b8ca:	e00e      	b.n	800b8ea <UART_SetConfig+0x27e>
 800b8cc:	2304      	movs	r3, #4
 800b8ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b8d2:	e00a      	b.n	800b8ea <UART_SetConfig+0x27e>
 800b8d4:	2308      	movs	r3, #8
 800b8d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b8da:	e006      	b.n	800b8ea <UART_SetConfig+0x27e>
 800b8dc:	2310      	movs	r3, #16
 800b8de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b8e2:	e002      	b.n	800b8ea <UART_SetConfig+0x27e>
 800b8e4:	2310      	movs	r3, #16
 800b8e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800b8ea:	697b      	ldr	r3, [r7, #20]
 800b8ec:	681b      	ldr	r3, [r3, #0]
 800b8ee:	4a17      	ldr	r2, [pc, #92]	@ (800b94c <UART_SetConfig+0x2e0>)
 800b8f0:	4293      	cmp	r3, r2
 800b8f2:	f040 80a8 	bne.w	800ba46 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800b8f6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800b8fa:	2b08      	cmp	r3, #8
 800b8fc:	d834      	bhi.n	800b968 <UART_SetConfig+0x2fc>
 800b8fe:	a201      	add	r2, pc, #4	@ (adr r2, 800b904 <UART_SetConfig+0x298>)
 800b900:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b904:	0800b929 	.word	0x0800b929
 800b908:	0800b969 	.word	0x0800b969
 800b90c:	0800b931 	.word	0x0800b931
 800b910:	0800b969 	.word	0x0800b969
 800b914:	0800b937 	.word	0x0800b937
 800b918:	0800b969 	.word	0x0800b969
 800b91c:	0800b969 	.word	0x0800b969
 800b920:	0800b969 	.word	0x0800b969
 800b924:	0800b93f 	.word	0x0800b93f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b928:	f7fe ff58 	bl	800a7dc <HAL_RCC_GetPCLK1Freq>
 800b92c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b92e:	e021      	b.n	800b974 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b930:	4b0c      	ldr	r3, [pc, #48]	@ (800b964 <UART_SetConfig+0x2f8>)
 800b932:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800b934:	e01e      	b.n	800b974 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b936:	f7fe fee3 	bl	800a700 <HAL_RCC_GetSysClockFreq>
 800b93a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b93c:	e01a      	b.n	800b974 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b93e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b942:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800b944:	e016      	b.n	800b974 <UART_SetConfig+0x308>
 800b946:	bf00      	nop
 800b948:	cfff69f3 	.word	0xcfff69f3
 800b94c:	40008000 	.word	0x40008000
 800b950:	40013800 	.word	0x40013800
 800b954:	40021000 	.word	0x40021000
 800b958:	40004400 	.word	0x40004400
 800b95c:	40004800 	.word	0x40004800
 800b960:	40004c00 	.word	0x40004c00
 800b964:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800b968:	2300      	movs	r3, #0
 800b96a:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800b96c:	2301      	movs	r3, #1
 800b96e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800b972:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800b974:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b976:	2b00      	cmp	r3, #0
 800b978:	f000 812a 	beq.w	800bbd0 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800b97c:	697b      	ldr	r3, [r7, #20]
 800b97e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b980:	4a9e      	ldr	r2, [pc, #632]	@ (800bbfc <UART_SetConfig+0x590>)
 800b982:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b986:	461a      	mov	r2, r3
 800b988:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b98a:	fbb3 f3f2 	udiv	r3, r3, r2
 800b98e:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b990:	697b      	ldr	r3, [r7, #20]
 800b992:	685a      	ldr	r2, [r3, #4]
 800b994:	4613      	mov	r3, r2
 800b996:	005b      	lsls	r3, r3, #1
 800b998:	4413      	add	r3, r2
 800b99a:	69ba      	ldr	r2, [r7, #24]
 800b99c:	429a      	cmp	r2, r3
 800b99e:	d305      	bcc.n	800b9ac <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800b9a0:	697b      	ldr	r3, [r7, #20]
 800b9a2:	685b      	ldr	r3, [r3, #4]
 800b9a4:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b9a6:	69ba      	ldr	r2, [r7, #24]
 800b9a8:	429a      	cmp	r2, r3
 800b9aa:	d903      	bls.n	800b9b4 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 800b9ac:	2301      	movs	r3, #1
 800b9ae:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800b9b2:	e10d      	b.n	800bbd0 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b9b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b9b6:	2200      	movs	r2, #0
 800b9b8:	60bb      	str	r3, [r7, #8]
 800b9ba:	60fa      	str	r2, [r7, #12]
 800b9bc:	697b      	ldr	r3, [r7, #20]
 800b9be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b9c0:	4a8e      	ldr	r2, [pc, #568]	@ (800bbfc <UART_SetConfig+0x590>)
 800b9c2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b9c6:	b29b      	uxth	r3, r3
 800b9c8:	2200      	movs	r2, #0
 800b9ca:	603b      	str	r3, [r7, #0]
 800b9cc:	607a      	str	r2, [r7, #4]
 800b9ce:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b9d2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800b9d6:	f7f5 f90f 	bl	8000bf8 <__aeabi_uldivmod>
 800b9da:	4602      	mov	r2, r0
 800b9dc:	460b      	mov	r3, r1
 800b9de:	4610      	mov	r0, r2
 800b9e0:	4619      	mov	r1, r3
 800b9e2:	f04f 0200 	mov.w	r2, #0
 800b9e6:	f04f 0300 	mov.w	r3, #0
 800b9ea:	020b      	lsls	r3, r1, #8
 800b9ec:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800b9f0:	0202      	lsls	r2, r0, #8
 800b9f2:	6979      	ldr	r1, [r7, #20]
 800b9f4:	6849      	ldr	r1, [r1, #4]
 800b9f6:	0849      	lsrs	r1, r1, #1
 800b9f8:	2000      	movs	r0, #0
 800b9fa:	460c      	mov	r4, r1
 800b9fc:	4605      	mov	r5, r0
 800b9fe:	eb12 0804 	adds.w	r8, r2, r4
 800ba02:	eb43 0905 	adc.w	r9, r3, r5
 800ba06:	697b      	ldr	r3, [r7, #20]
 800ba08:	685b      	ldr	r3, [r3, #4]
 800ba0a:	2200      	movs	r2, #0
 800ba0c:	469a      	mov	sl, r3
 800ba0e:	4693      	mov	fp, r2
 800ba10:	4652      	mov	r2, sl
 800ba12:	465b      	mov	r3, fp
 800ba14:	4640      	mov	r0, r8
 800ba16:	4649      	mov	r1, r9
 800ba18:	f7f5 f8ee 	bl	8000bf8 <__aeabi_uldivmod>
 800ba1c:	4602      	mov	r2, r0
 800ba1e:	460b      	mov	r3, r1
 800ba20:	4613      	mov	r3, r2
 800ba22:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800ba24:	6a3b      	ldr	r3, [r7, #32]
 800ba26:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ba2a:	d308      	bcc.n	800ba3e <UART_SetConfig+0x3d2>
 800ba2c:	6a3b      	ldr	r3, [r7, #32]
 800ba2e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ba32:	d204      	bcs.n	800ba3e <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 800ba34:	697b      	ldr	r3, [r7, #20]
 800ba36:	681b      	ldr	r3, [r3, #0]
 800ba38:	6a3a      	ldr	r2, [r7, #32]
 800ba3a:	60da      	str	r2, [r3, #12]
 800ba3c:	e0c8      	b.n	800bbd0 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800ba3e:	2301      	movs	r3, #1
 800ba40:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800ba44:	e0c4      	b.n	800bbd0 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800ba46:	697b      	ldr	r3, [r7, #20]
 800ba48:	69db      	ldr	r3, [r3, #28]
 800ba4a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ba4e:	d167      	bne.n	800bb20 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 800ba50:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800ba54:	2b08      	cmp	r3, #8
 800ba56:	d828      	bhi.n	800baaa <UART_SetConfig+0x43e>
 800ba58:	a201      	add	r2, pc, #4	@ (adr r2, 800ba60 <UART_SetConfig+0x3f4>)
 800ba5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ba5e:	bf00      	nop
 800ba60:	0800ba85 	.word	0x0800ba85
 800ba64:	0800ba8d 	.word	0x0800ba8d
 800ba68:	0800ba95 	.word	0x0800ba95
 800ba6c:	0800baab 	.word	0x0800baab
 800ba70:	0800ba9b 	.word	0x0800ba9b
 800ba74:	0800baab 	.word	0x0800baab
 800ba78:	0800baab 	.word	0x0800baab
 800ba7c:	0800baab 	.word	0x0800baab
 800ba80:	0800baa3 	.word	0x0800baa3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ba84:	f7fe feaa 	bl	800a7dc <HAL_RCC_GetPCLK1Freq>
 800ba88:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800ba8a:	e014      	b.n	800bab6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800ba8c:	f7fe febc 	bl	800a808 <HAL_RCC_GetPCLK2Freq>
 800ba90:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800ba92:	e010      	b.n	800bab6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800ba94:	4b5a      	ldr	r3, [pc, #360]	@ (800bc00 <UART_SetConfig+0x594>)
 800ba96:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800ba98:	e00d      	b.n	800bab6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800ba9a:	f7fe fe31 	bl	800a700 <HAL_RCC_GetSysClockFreq>
 800ba9e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800baa0:	e009      	b.n	800bab6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800baa2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800baa6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800baa8:	e005      	b.n	800bab6 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 800baaa:	2300      	movs	r3, #0
 800baac:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800baae:	2301      	movs	r3, #1
 800bab0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800bab4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800bab6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bab8:	2b00      	cmp	r3, #0
 800baba:	f000 8089 	beq.w	800bbd0 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800babe:	697b      	ldr	r3, [r7, #20]
 800bac0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bac2:	4a4e      	ldr	r2, [pc, #312]	@ (800bbfc <UART_SetConfig+0x590>)
 800bac4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bac8:	461a      	mov	r2, r3
 800baca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bacc:	fbb3 f3f2 	udiv	r3, r3, r2
 800bad0:	005a      	lsls	r2, r3, #1
 800bad2:	697b      	ldr	r3, [r7, #20]
 800bad4:	685b      	ldr	r3, [r3, #4]
 800bad6:	085b      	lsrs	r3, r3, #1
 800bad8:	441a      	add	r2, r3
 800bada:	697b      	ldr	r3, [r7, #20]
 800badc:	685b      	ldr	r3, [r3, #4]
 800bade:	fbb2 f3f3 	udiv	r3, r2, r3
 800bae2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800bae4:	6a3b      	ldr	r3, [r7, #32]
 800bae6:	2b0f      	cmp	r3, #15
 800bae8:	d916      	bls.n	800bb18 <UART_SetConfig+0x4ac>
 800baea:	6a3b      	ldr	r3, [r7, #32]
 800baec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800baf0:	d212      	bcs.n	800bb18 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800baf2:	6a3b      	ldr	r3, [r7, #32]
 800baf4:	b29b      	uxth	r3, r3
 800baf6:	f023 030f 	bic.w	r3, r3, #15
 800bafa:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800bafc:	6a3b      	ldr	r3, [r7, #32]
 800bafe:	085b      	lsrs	r3, r3, #1
 800bb00:	b29b      	uxth	r3, r3
 800bb02:	f003 0307 	and.w	r3, r3, #7
 800bb06:	b29a      	uxth	r2, r3
 800bb08:	8bfb      	ldrh	r3, [r7, #30]
 800bb0a:	4313      	orrs	r3, r2
 800bb0c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800bb0e:	697b      	ldr	r3, [r7, #20]
 800bb10:	681b      	ldr	r3, [r3, #0]
 800bb12:	8bfa      	ldrh	r2, [r7, #30]
 800bb14:	60da      	str	r2, [r3, #12]
 800bb16:	e05b      	b.n	800bbd0 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800bb18:	2301      	movs	r3, #1
 800bb1a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800bb1e:	e057      	b.n	800bbd0 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 800bb20:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800bb24:	2b08      	cmp	r3, #8
 800bb26:	d828      	bhi.n	800bb7a <UART_SetConfig+0x50e>
 800bb28:	a201      	add	r2, pc, #4	@ (adr r2, 800bb30 <UART_SetConfig+0x4c4>)
 800bb2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bb2e:	bf00      	nop
 800bb30:	0800bb55 	.word	0x0800bb55
 800bb34:	0800bb5d 	.word	0x0800bb5d
 800bb38:	0800bb65 	.word	0x0800bb65
 800bb3c:	0800bb7b 	.word	0x0800bb7b
 800bb40:	0800bb6b 	.word	0x0800bb6b
 800bb44:	0800bb7b 	.word	0x0800bb7b
 800bb48:	0800bb7b 	.word	0x0800bb7b
 800bb4c:	0800bb7b 	.word	0x0800bb7b
 800bb50:	0800bb73 	.word	0x0800bb73
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800bb54:	f7fe fe42 	bl	800a7dc <HAL_RCC_GetPCLK1Freq>
 800bb58:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800bb5a:	e014      	b.n	800bb86 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800bb5c:	f7fe fe54 	bl	800a808 <HAL_RCC_GetPCLK2Freq>
 800bb60:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800bb62:	e010      	b.n	800bb86 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800bb64:	4b26      	ldr	r3, [pc, #152]	@ (800bc00 <UART_SetConfig+0x594>)
 800bb66:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800bb68:	e00d      	b.n	800bb86 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800bb6a:	f7fe fdc9 	bl	800a700 <HAL_RCC_GetSysClockFreq>
 800bb6e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800bb70:	e009      	b.n	800bb86 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800bb72:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800bb76:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800bb78:	e005      	b.n	800bb86 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 800bb7a:	2300      	movs	r3, #0
 800bb7c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800bb7e:	2301      	movs	r3, #1
 800bb80:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800bb84:	bf00      	nop
    }

    if (pclk != 0U)
 800bb86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb88:	2b00      	cmp	r3, #0
 800bb8a:	d021      	beq.n	800bbd0 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800bb8c:	697b      	ldr	r3, [r7, #20]
 800bb8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bb90:	4a1a      	ldr	r2, [pc, #104]	@ (800bbfc <UART_SetConfig+0x590>)
 800bb92:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bb96:	461a      	mov	r2, r3
 800bb98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb9a:	fbb3 f2f2 	udiv	r2, r3, r2
 800bb9e:	697b      	ldr	r3, [r7, #20]
 800bba0:	685b      	ldr	r3, [r3, #4]
 800bba2:	085b      	lsrs	r3, r3, #1
 800bba4:	441a      	add	r2, r3
 800bba6:	697b      	ldr	r3, [r7, #20]
 800bba8:	685b      	ldr	r3, [r3, #4]
 800bbaa:	fbb2 f3f3 	udiv	r3, r2, r3
 800bbae:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800bbb0:	6a3b      	ldr	r3, [r7, #32]
 800bbb2:	2b0f      	cmp	r3, #15
 800bbb4:	d909      	bls.n	800bbca <UART_SetConfig+0x55e>
 800bbb6:	6a3b      	ldr	r3, [r7, #32]
 800bbb8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bbbc:	d205      	bcs.n	800bbca <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800bbbe:	6a3b      	ldr	r3, [r7, #32]
 800bbc0:	b29a      	uxth	r2, r3
 800bbc2:	697b      	ldr	r3, [r7, #20]
 800bbc4:	681b      	ldr	r3, [r3, #0]
 800bbc6:	60da      	str	r2, [r3, #12]
 800bbc8:	e002      	b.n	800bbd0 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800bbca:	2301      	movs	r3, #1
 800bbcc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800bbd0:	697b      	ldr	r3, [r7, #20]
 800bbd2:	2201      	movs	r2, #1
 800bbd4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800bbd8:	697b      	ldr	r3, [r7, #20]
 800bbda:	2201      	movs	r2, #1
 800bbdc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800bbe0:	697b      	ldr	r3, [r7, #20]
 800bbe2:	2200      	movs	r2, #0
 800bbe4:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800bbe6:	697b      	ldr	r3, [r7, #20]
 800bbe8:	2200      	movs	r2, #0
 800bbea:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800bbec:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800bbf0:	4618      	mov	r0, r3
 800bbf2:	3730      	adds	r7, #48	@ 0x30
 800bbf4:	46bd      	mov	sp, r7
 800bbf6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800bbfa:	bf00      	nop
 800bbfc:	08015348 	.word	0x08015348
 800bc00:	00f42400 	.word	0x00f42400

0800bc04 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800bc04:	b480      	push	{r7}
 800bc06:	b083      	sub	sp, #12
 800bc08:	af00      	add	r7, sp, #0
 800bc0a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800bc0c:	687b      	ldr	r3, [r7, #4]
 800bc0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bc10:	f003 0308 	and.w	r3, r3, #8
 800bc14:	2b00      	cmp	r3, #0
 800bc16:	d00a      	beq.n	800bc2e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	681b      	ldr	r3, [r3, #0]
 800bc1c:	685b      	ldr	r3, [r3, #4]
 800bc1e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800bc22:	687b      	ldr	r3, [r7, #4]
 800bc24:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800bc26:	687b      	ldr	r3, [r7, #4]
 800bc28:	681b      	ldr	r3, [r3, #0]
 800bc2a:	430a      	orrs	r2, r1
 800bc2c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800bc2e:	687b      	ldr	r3, [r7, #4]
 800bc30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bc32:	f003 0301 	and.w	r3, r3, #1
 800bc36:	2b00      	cmp	r3, #0
 800bc38:	d00a      	beq.n	800bc50 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800bc3a:	687b      	ldr	r3, [r7, #4]
 800bc3c:	681b      	ldr	r3, [r3, #0]
 800bc3e:	685b      	ldr	r3, [r3, #4]
 800bc40:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800bc44:	687b      	ldr	r3, [r7, #4]
 800bc46:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bc48:	687b      	ldr	r3, [r7, #4]
 800bc4a:	681b      	ldr	r3, [r3, #0]
 800bc4c:	430a      	orrs	r2, r1
 800bc4e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800bc50:	687b      	ldr	r3, [r7, #4]
 800bc52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bc54:	f003 0302 	and.w	r3, r3, #2
 800bc58:	2b00      	cmp	r3, #0
 800bc5a:	d00a      	beq.n	800bc72 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800bc5c:	687b      	ldr	r3, [r7, #4]
 800bc5e:	681b      	ldr	r3, [r3, #0]
 800bc60:	685b      	ldr	r3, [r3, #4]
 800bc62:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800bc66:	687b      	ldr	r3, [r7, #4]
 800bc68:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800bc6a:	687b      	ldr	r3, [r7, #4]
 800bc6c:	681b      	ldr	r3, [r3, #0]
 800bc6e:	430a      	orrs	r2, r1
 800bc70:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800bc72:	687b      	ldr	r3, [r7, #4]
 800bc74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bc76:	f003 0304 	and.w	r3, r3, #4
 800bc7a:	2b00      	cmp	r3, #0
 800bc7c:	d00a      	beq.n	800bc94 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800bc7e:	687b      	ldr	r3, [r7, #4]
 800bc80:	681b      	ldr	r3, [r3, #0]
 800bc82:	685b      	ldr	r3, [r3, #4]
 800bc84:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800bc88:	687b      	ldr	r3, [r7, #4]
 800bc8a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800bc8c:	687b      	ldr	r3, [r7, #4]
 800bc8e:	681b      	ldr	r3, [r3, #0]
 800bc90:	430a      	orrs	r2, r1
 800bc92:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800bc94:	687b      	ldr	r3, [r7, #4]
 800bc96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bc98:	f003 0310 	and.w	r3, r3, #16
 800bc9c:	2b00      	cmp	r3, #0
 800bc9e:	d00a      	beq.n	800bcb6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800bca0:	687b      	ldr	r3, [r7, #4]
 800bca2:	681b      	ldr	r3, [r3, #0]
 800bca4:	689b      	ldr	r3, [r3, #8]
 800bca6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800bcaa:	687b      	ldr	r3, [r7, #4]
 800bcac:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800bcae:	687b      	ldr	r3, [r7, #4]
 800bcb0:	681b      	ldr	r3, [r3, #0]
 800bcb2:	430a      	orrs	r2, r1
 800bcb4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800bcb6:	687b      	ldr	r3, [r7, #4]
 800bcb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bcba:	f003 0320 	and.w	r3, r3, #32
 800bcbe:	2b00      	cmp	r3, #0
 800bcc0:	d00a      	beq.n	800bcd8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800bcc2:	687b      	ldr	r3, [r7, #4]
 800bcc4:	681b      	ldr	r3, [r3, #0]
 800bcc6:	689b      	ldr	r3, [r3, #8]
 800bcc8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800bccc:	687b      	ldr	r3, [r7, #4]
 800bcce:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800bcd0:	687b      	ldr	r3, [r7, #4]
 800bcd2:	681b      	ldr	r3, [r3, #0]
 800bcd4:	430a      	orrs	r2, r1
 800bcd6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800bcd8:	687b      	ldr	r3, [r7, #4]
 800bcda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bcdc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bce0:	2b00      	cmp	r3, #0
 800bce2:	d01a      	beq.n	800bd1a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800bce4:	687b      	ldr	r3, [r7, #4]
 800bce6:	681b      	ldr	r3, [r3, #0]
 800bce8:	685b      	ldr	r3, [r3, #4]
 800bcea:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800bcee:	687b      	ldr	r3, [r7, #4]
 800bcf0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800bcf2:	687b      	ldr	r3, [r7, #4]
 800bcf4:	681b      	ldr	r3, [r3, #0]
 800bcf6:	430a      	orrs	r2, r1
 800bcf8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800bcfa:	687b      	ldr	r3, [r7, #4]
 800bcfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bcfe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800bd02:	d10a      	bne.n	800bd1a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800bd04:	687b      	ldr	r3, [r7, #4]
 800bd06:	681b      	ldr	r3, [r3, #0]
 800bd08:	685b      	ldr	r3, [r3, #4]
 800bd0a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800bd0e:	687b      	ldr	r3, [r7, #4]
 800bd10:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800bd12:	687b      	ldr	r3, [r7, #4]
 800bd14:	681b      	ldr	r3, [r3, #0]
 800bd16:	430a      	orrs	r2, r1
 800bd18:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800bd1a:	687b      	ldr	r3, [r7, #4]
 800bd1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bd1e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bd22:	2b00      	cmp	r3, #0
 800bd24:	d00a      	beq.n	800bd3c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800bd26:	687b      	ldr	r3, [r7, #4]
 800bd28:	681b      	ldr	r3, [r3, #0]
 800bd2a:	685b      	ldr	r3, [r3, #4]
 800bd2c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800bd30:	687b      	ldr	r3, [r7, #4]
 800bd32:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800bd34:	687b      	ldr	r3, [r7, #4]
 800bd36:	681b      	ldr	r3, [r3, #0]
 800bd38:	430a      	orrs	r2, r1
 800bd3a:	605a      	str	r2, [r3, #4]
  }
}
 800bd3c:	bf00      	nop
 800bd3e:	370c      	adds	r7, #12
 800bd40:	46bd      	mov	sp, r7
 800bd42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd46:	4770      	bx	lr

0800bd48 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800bd48:	b580      	push	{r7, lr}
 800bd4a:	b098      	sub	sp, #96	@ 0x60
 800bd4c:	af02      	add	r7, sp, #8
 800bd4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bd50:	687b      	ldr	r3, [r7, #4]
 800bd52:	2200      	movs	r2, #0
 800bd54:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800bd58:	f7f8 feb8 	bl	8004acc <HAL_GetTick>
 800bd5c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800bd5e:	687b      	ldr	r3, [r7, #4]
 800bd60:	681b      	ldr	r3, [r3, #0]
 800bd62:	681b      	ldr	r3, [r3, #0]
 800bd64:	f003 0308 	and.w	r3, r3, #8
 800bd68:	2b08      	cmp	r3, #8
 800bd6a:	d12f      	bne.n	800bdcc <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800bd6c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800bd70:	9300      	str	r3, [sp, #0]
 800bd72:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bd74:	2200      	movs	r2, #0
 800bd76:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800bd7a:	6878      	ldr	r0, [r7, #4]
 800bd7c:	f000 f88e 	bl	800be9c <UART_WaitOnFlagUntilTimeout>
 800bd80:	4603      	mov	r3, r0
 800bd82:	2b00      	cmp	r3, #0
 800bd84:	d022      	beq.n	800bdcc <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800bd86:	687b      	ldr	r3, [r7, #4]
 800bd88:	681b      	ldr	r3, [r3, #0]
 800bd8a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd8e:	e853 3f00 	ldrex	r3, [r3]
 800bd92:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800bd94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bd96:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800bd9a:	653b      	str	r3, [r7, #80]	@ 0x50
 800bd9c:	687b      	ldr	r3, [r7, #4]
 800bd9e:	681b      	ldr	r3, [r3, #0]
 800bda0:	461a      	mov	r2, r3
 800bda2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bda4:	647b      	str	r3, [r7, #68]	@ 0x44
 800bda6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bda8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800bdaa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800bdac:	e841 2300 	strex	r3, r2, [r1]
 800bdb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800bdb2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bdb4:	2b00      	cmp	r3, #0
 800bdb6:	d1e6      	bne.n	800bd86 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800bdb8:	687b      	ldr	r3, [r7, #4]
 800bdba:	2220      	movs	r2, #32
 800bdbc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800bdc0:	687b      	ldr	r3, [r7, #4]
 800bdc2:	2200      	movs	r2, #0
 800bdc4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800bdc8:	2303      	movs	r3, #3
 800bdca:	e063      	b.n	800be94 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800bdcc:	687b      	ldr	r3, [r7, #4]
 800bdce:	681b      	ldr	r3, [r3, #0]
 800bdd0:	681b      	ldr	r3, [r3, #0]
 800bdd2:	f003 0304 	and.w	r3, r3, #4
 800bdd6:	2b04      	cmp	r3, #4
 800bdd8:	d149      	bne.n	800be6e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800bdda:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800bdde:	9300      	str	r3, [sp, #0]
 800bde0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bde2:	2200      	movs	r2, #0
 800bde4:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800bde8:	6878      	ldr	r0, [r7, #4]
 800bdea:	f000 f857 	bl	800be9c <UART_WaitOnFlagUntilTimeout>
 800bdee:	4603      	mov	r3, r0
 800bdf0:	2b00      	cmp	r3, #0
 800bdf2:	d03c      	beq.n	800be6e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800bdf4:	687b      	ldr	r3, [r7, #4]
 800bdf6:	681b      	ldr	r3, [r3, #0]
 800bdf8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bdfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bdfc:	e853 3f00 	ldrex	r3, [r3]
 800be00:	623b      	str	r3, [r7, #32]
   return(result);
 800be02:	6a3b      	ldr	r3, [r7, #32]
 800be04:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800be08:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800be0a:	687b      	ldr	r3, [r7, #4]
 800be0c:	681b      	ldr	r3, [r3, #0]
 800be0e:	461a      	mov	r2, r3
 800be10:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800be12:	633b      	str	r3, [r7, #48]	@ 0x30
 800be14:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800be16:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800be18:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800be1a:	e841 2300 	strex	r3, r2, [r1]
 800be1e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800be20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be22:	2b00      	cmp	r3, #0
 800be24:	d1e6      	bne.n	800bdf4 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800be26:	687b      	ldr	r3, [r7, #4]
 800be28:	681b      	ldr	r3, [r3, #0]
 800be2a:	3308      	adds	r3, #8
 800be2c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800be2e:	693b      	ldr	r3, [r7, #16]
 800be30:	e853 3f00 	ldrex	r3, [r3]
 800be34:	60fb      	str	r3, [r7, #12]
   return(result);
 800be36:	68fb      	ldr	r3, [r7, #12]
 800be38:	f023 0301 	bic.w	r3, r3, #1
 800be3c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800be3e:	687b      	ldr	r3, [r7, #4]
 800be40:	681b      	ldr	r3, [r3, #0]
 800be42:	3308      	adds	r3, #8
 800be44:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800be46:	61fa      	str	r2, [r7, #28]
 800be48:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800be4a:	69b9      	ldr	r1, [r7, #24]
 800be4c:	69fa      	ldr	r2, [r7, #28]
 800be4e:	e841 2300 	strex	r3, r2, [r1]
 800be52:	617b      	str	r3, [r7, #20]
   return(result);
 800be54:	697b      	ldr	r3, [r7, #20]
 800be56:	2b00      	cmp	r3, #0
 800be58:	d1e5      	bne.n	800be26 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800be5a:	687b      	ldr	r3, [r7, #4]
 800be5c:	2220      	movs	r2, #32
 800be5e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800be62:	687b      	ldr	r3, [r7, #4]
 800be64:	2200      	movs	r2, #0
 800be66:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800be6a:	2303      	movs	r3, #3
 800be6c:	e012      	b.n	800be94 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800be6e:	687b      	ldr	r3, [r7, #4]
 800be70:	2220      	movs	r2, #32
 800be72:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800be76:	687b      	ldr	r3, [r7, #4]
 800be78:	2220      	movs	r2, #32
 800be7a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800be7e:	687b      	ldr	r3, [r7, #4]
 800be80:	2200      	movs	r2, #0
 800be82:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800be84:	687b      	ldr	r3, [r7, #4]
 800be86:	2200      	movs	r2, #0
 800be88:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800be8a:	687b      	ldr	r3, [r7, #4]
 800be8c:	2200      	movs	r2, #0
 800be8e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800be92:	2300      	movs	r3, #0
}
 800be94:	4618      	mov	r0, r3
 800be96:	3758      	adds	r7, #88	@ 0x58
 800be98:	46bd      	mov	sp, r7
 800be9a:	bd80      	pop	{r7, pc}

0800be9c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800be9c:	b580      	push	{r7, lr}
 800be9e:	b084      	sub	sp, #16
 800bea0:	af00      	add	r7, sp, #0
 800bea2:	60f8      	str	r0, [r7, #12]
 800bea4:	60b9      	str	r1, [r7, #8]
 800bea6:	603b      	str	r3, [r7, #0]
 800bea8:	4613      	mov	r3, r2
 800beaa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800beac:	e04f      	b.n	800bf4e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800beae:	69bb      	ldr	r3, [r7, #24]
 800beb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800beb4:	d04b      	beq.n	800bf4e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800beb6:	f7f8 fe09 	bl	8004acc <HAL_GetTick>
 800beba:	4602      	mov	r2, r0
 800bebc:	683b      	ldr	r3, [r7, #0]
 800bebe:	1ad3      	subs	r3, r2, r3
 800bec0:	69ba      	ldr	r2, [r7, #24]
 800bec2:	429a      	cmp	r2, r3
 800bec4:	d302      	bcc.n	800becc <UART_WaitOnFlagUntilTimeout+0x30>
 800bec6:	69bb      	ldr	r3, [r7, #24]
 800bec8:	2b00      	cmp	r3, #0
 800beca:	d101      	bne.n	800bed0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800becc:	2303      	movs	r3, #3
 800bece:	e04e      	b.n	800bf6e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800bed0:	68fb      	ldr	r3, [r7, #12]
 800bed2:	681b      	ldr	r3, [r3, #0]
 800bed4:	681b      	ldr	r3, [r3, #0]
 800bed6:	f003 0304 	and.w	r3, r3, #4
 800beda:	2b00      	cmp	r3, #0
 800bedc:	d037      	beq.n	800bf4e <UART_WaitOnFlagUntilTimeout+0xb2>
 800bede:	68bb      	ldr	r3, [r7, #8]
 800bee0:	2b80      	cmp	r3, #128	@ 0x80
 800bee2:	d034      	beq.n	800bf4e <UART_WaitOnFlagUntilTimeout+0xb2>
 800bee4:	68bb      	ldr	r3, [r7, #8]
 800bee6:	2b40      	cmp	r3, #64	@ 0x40
 800bee8:	d031      	beq.n	800bf4e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800beea:	68fb      	ldr	r3, [r7, #12]
 800beec:	681b      	ldr	r3, [r3, #0]
 800beee:	69db      	ldr	r3, [r3, #28]
 800bef0:	f003 0308 	and.w	r3, r3, #8
 800bef4:	2b08      	cmp	r3, #8
 800bef6:	d110      	bne.n	800bf1a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800bef8:	68fb      	ldr	r3, [r7, #12]
 800befa:	681b      	ldr	r3, [r3, #0]
 800befc:	2208      	movs	r2, #8
 800befe:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800bf00:	68f8      	ldr	r0, [r7, #12]
 800bf02:	f000 f920 	bl	800c146 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800bf06:	68fb      	ldr	r3, [r7, #12]
 800bf08:	2208      	movs	r2, #8
 800bf0a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800bf0e:	68fb      	ldr	r3, [r7, #12]
 800bf10:	2200      	movs	r2, #0
 800bf12:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800bf16:	2301      	movs	r3, #1
 800bf18:	e029      	b.n	800bf6e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800bf1a:	68fb      	ldr	r3, [r7, #12]
 800bf1c:	681b      	ldr	r3, [r3, #0]
 800bf1e:	69db      	ldr	r3, [r3, #28]
 800bf20:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800bf24:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800bf28:	d111      	bne.n	800bf4e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800bf2a:	68fb      	ldr	r3, [r7, #12]
 800bf2c:	681b      	ldr	r3, [r3, #0]
 800bf2e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800bf32:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800bf34:	68f8      	ldr	r0, [r7, #12]
 800bf36:	f000 f906 	bl	800c146 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800bf3a:	68fb      	ldr	r3, [r7, #12]
 800bf3c:	2220      	movs	r2, #32
 800bf3e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800bf42:	68fb      	ldr	r3, [r7, #12]
 800bf44:	2200      	movs	r2, #0
 800bf46:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800bf4a:	2303      	movs	r3, #3
 800bf4c:	e00f      	b.n	800bf6e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800bf4e:	68fb      	ldr	r3, [r7, #12]
 800bf50:	681b      	ldr	r3, [r3, #0]
 800bf52:	69da      	ldr	r2, [r3, #28]
 800bf54:	68bb      	ldr	r3, [r7, #8]
 800bf56:	4013      	ands	r3, r2
 800bf58:	68ba      	ldr	r2, [r7, #8]
 800bf5a:	429a      	cmp	r2, r3
 800bf5c:	bf0c      	ite	eq
 800bf5e:	2301      	moveq	r3, #1
 800bf60:	2300      	movne	r3, #0
 800bf62:	b2db      	uxtb	r3, r3
 800bf64:	461a      	mov	r2, r3
 800bf66:	79fb      	ldrb	r3, [r7, #7]
 800bf68:	429a      	cmp	r2, r3
 800bf6a:	d0a0      	beq.n	800beae <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800bf6c:	2300      	movs	r3, #0
}
 800bf6e:	4618      	mov	r0, r3
 800bf70:	3710      	adds	r7, #16
 800bf72:	46bd      	mov	sp, r7
 800bf74:	bd80      	pop	{r7, pc}
	...

0800bf78 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800bf78:	b580      	push	{r7, lr}
 800bf7a:	b096      	sub	sp, #88	@ 0x58
 800bf7c:	af00      	add	r7, sp, #0
 800bf7e:	60f8      	str	r0, [r7, #12]
 800bf80:	60b9      	str	r1, [r7, #8]
 800bf82:	4613      	mov	r3, r2
 800bf84:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800bf86:	68fb      	ldr	r3, [r7, #12]
 800bf88:	68ba      	ldr	r2, [r7, #8]
 800bf8a:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 800bf8c:	68fb      	ldr	r3, [r7, #12]
 800bf8e:	88fa      	ldrh	r2, [r7, #6]
 800bf90:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bf94:	68fb      	ldr	r3, [r7, #12]
 800bf96:	2200      	movs	r2, #0
 800bf98:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800bf9c:	68fb      	ldr	r3, [r7, #12]
 800bf9e:	2222      	movs	r2, #34	@ 0x22
 800bfa0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 800bfa4:	68fb      	ldr	r3, [r7, #12]
 800bfa6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bfaa:	2b00      	cmp	r3, #0
 800bfac:	d02d      	beq.n	800c00a <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800bfae:	68fb      	ldr	r3, [r7, #12]
 800bfb0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bfb4:	4a40      	ldr	r2, [pc, #256]	@ (800c0b8 <UART_Start_Receive_DMA+0x140>)
 800bfb6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800bfb8:	68fb      	ldr	r3, [r7, #12]
 800bfba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bfbe:	4a3f      	ldr	r2, [pc, #252]	@ (800c0bc <UART_Start_Receive_DMA+0x144>)
 800bfc0:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800bfc2:	68fb      	ldr	r3, [r7, #12]
 800bfc4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bfc8:	4a3d      	ldr	r2, [pc, #244]	@ (800c0c0 <UART_Start_Receive_DMA+0x148>)
 800bfca:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800bfcc:	68fb      	ldr	r3, [r7, #12]
 800bfce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bfd2:	2200      	movs	r2, #0
 800bfd4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800bfd6:	68fb      	ldr	r3, [r7, #12]
 800bfd8:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 800bfdc:	68fb      	ldr	r3, [r7, #12]
 800bfde:	681b      	ldr	r3, [r3, #0]
 800bfe0:	3324      	adds	r3, #36	@ 0x24
 800bfe2:	4619      	mov	r1, r3
 800bfe4:	68fb      	ldr	r3, [r7, #12]
 800bfe6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bfe8:	461a      	mov	r2, r3
 800bfea:	88fb      	ldrh	r3, [r7, #6]
 800bfec:	f7fa fdfa 	bl	8006be4 <HAL_DMA_Start_IT>
 800bff0:	4603      	mov	r3, r0
 800bff2:	2b00      	cmp	r3, #0
 800bff4:	d009      	beq.n	800c00a <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800bff6:	68fb      	ldr	r3, [r7, #12]
 800bff8:	2210      	movs	r2, #16
 800bffa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800bffe:	68fb      	ldr	r3, [r7, #12]
 800c000:	2220      	movs	r2, #32
 800c002:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 800c006:	2301      	movs	r3, #1
 800c008:	e051      	b.n	800c0ae <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800c00a:	68fb      	ldr	r3, [r7, #12]
 800c00c:	691b      	ldr	r3, [r3, #16]
 800c00e:	2b00      	cmp	r3, #0
 800c010:	d018      	beq.n	800c044 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c012:	68fb      	ldr	r3, [r7, #12]
 800c014:	681b      	ldr	r3, [r3, #0]
 800c016:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c018:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c01a:	e853 3f00 	ldrex	r3, [r3]
 800c01e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c020:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c022:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800c026:	657b      	str	r3, [r7, #84]	@ 0x54
 800c028:	68fb      	ldr	r3, [r7, #12]
 800c02a:	681b      	ldr	r3, [r3, #0]
 800c02c:	461a      	mov	r2, r3
 800c02e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c030:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c032:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c034:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800c036:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c038:	e841 2300 	strex	r3, r2, [r1]
 800c03c:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800c03e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c040:	2b00      	cmp	r3, #0
 800c042:	d1e6      	bne.n	800c012 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c044:	68fb      	ldr	r3, [r7, #12]
 800c046:	681b      	ldr	r3, [r3, #0]
 800c048:	3308      	adds	r3, #8
 800c04a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c04c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c04e:	e853 3f00 	ldrex	r3, [r3]
 800c052:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c054:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c056:	f043 0301 	orr.w	r3, r3, #1
 800c05a:	653b      	str	r3, [r7, #80]	@ 0x50
 800c05c:	68fb      	ldr	r3, [r7, #12]
 800c05e:	681b      	ldr	r3, [r3, #0]
 800c060:	3308      	adds	r3, #8
 800c062:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800c064:	637a      	str	r2, [r7, #52]	@ 0x34
 800c066:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c068:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800c06a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c06c:	e841 2300 	strex	r3, r2, [r1]
 800c070:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800c072:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c074:	2b00      	cmp	r3, #0
 800c076:	d1e5      	bne.n	800c044 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c078:	68fb      	ldr	r3, [r7, #12]
 800c07a:	681b      	ldr	r3, [r3, #0]
 800c07c:	3308      	adds	r3, #8
 800c07e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c080:	697b      	ldr	r3, [r7, #20]
 800c082:	e853 3f00 	ldrex	r3, [r3]
 800c086:	613b      	str	r3, [r7, #16]
   return(result);
 800c088:	693b      	ldr	r3, [r7, #16]
 800c08a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c08e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c090:	68fb      	ldr	r3, [r7, #12]
 800c092:	681b      	ldr	r3, [r3, #0]
 800c094:	3308      	adds	r3, #8
 800c096:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c098:	623a      	str	r2, [r7, #32]
 800c09a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c09c:	69f9      	ldr	r1, [r7, #28]
 800c09e:	6a3a      	ldr	r2, [r7, #32]
 800c0a0:	e841 2300 	strex	r3, r2, [r1]
 800c0a4:	61bb      	str	r3, [r7, #24]
   return(result);
 800c0a6:	69bb      	ldr	r3, [r7, #24]
 800c0a8:	2b00      	cmp	r3, #0
 800c0aa:	d1e5      	bne.n	800c078 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 800c0ac:	2300      	movs	r3, #0
}
 800c0ae:	4618      	mov	r0, r3
 800c0b0:	3758      	adds	r7, #88	@ 0x58
 800c0b2:	46bd      	mov	sp, r7
 800c0b4:	bd80      	pop	{r7, pc}
 800c0b6:	bf00      	nop
 800c0b8:	0800c2c9 	.word	0x0800c2c9
 800c0bc:	0800c3f5 	.word	0x0800c3f5
 800c0c0:	0800c433 	.word	0x0800c433

0800c0c4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800c0c4:	b480      	push	{r7}
 800c0c6:	b08f      	sub	sp, #60	@ 0x3c
 800c0c8:	af00      	add	r7, sp, #0
 800c0ca:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800c0cc:	687b      	ldr	r3, [r7, #4]
 800c0ce:	681b      	ldr	r3, [r3, #0]
 800c0d0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c0d2:	6a3b      	ldr	r3, [r7, #32]
 800c0d4:	e853 3f00 	ldrex	r3, [r3]
 800c0d8:	61fb      	str	r3, [r7, #28]
   return(result);
 800c0da:	69fb      	ldr	r3, [r7, #28]
 800c0dc:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800c0e0:	637b      	str	r3, [r7, #52]	@ 0x34
 800c0e2:	687b      	ldr	r3, [r7, #4]
 800c0e4:	681b      	ldr	r3, [r3, #0]
 800c0e6:	461a      	mov	r2, r3
 800c0e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c0ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c0ec:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c0ee:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c0f0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c0f2:	e841 2300 	strex	r3, r2, [r1]
 800c0f6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c0f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c0fa:	2b00      	cmp	r3, #0
 800c0fc:	d1e6      	bne.n	800c0cc <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800c0fe:	687b      	ldr	r3, [r7, #4]
 800c100:	681b      	ldr	r3, [r3, #0]
 800c102:	3308      	adds	r3, #8
 800c104:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c106:	68fb      	ldr	r3, [r7, #12]
 800c108:	e853 3f00 	ldrex	r3, [r3]
 800c10c:	60bb      	str	r3, [r7, #8]
   return(result);
 800c10e:	68bb      	ldr	r3, [r7, #8]
 800c110:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800c114:	633b      	str	r3, [r7, #48]	@ 0x30
 800c116:	687b      	ldr	r3, [r7, #4]
 800c118:	681b      	ldr	r3, [r3, #0]
 800c11a:	3308      	adds	r3, #8
 800c11c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c11e:	61ba      	str	r2, [r7, #24]
 800c120:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c122:	6979      	ldr	r1, [r7, #20]
 800c124:	69ba      	ldr	r2, [r7, #24]
 800c126:	e841 2300 	strex	r3, r2, [r1]
 800c12a:	613b      	str	r3, [r7, #16]
   return(result);
 800c12c:	693b      	ldr	r3, [r7, #16]
 800c12e:	2b00      	cmp	r3, #0
 800c130:	d1e5      	bne.n	800c0fe <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800c132:	687b      	ldr	r3, [r7, #4]
 800c134:	2220      	movs	r2, #32
 800c136:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800c13a:	bf00      	nop
 800c13c:	373c      	adds	r7, #60	@ 0x3c
 800c13e:	46bd      	mov	sp, r7
 800c140:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c144:	4770      	bx	lr

0800c146 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800c146:	b480      	push	{r7}
 800c148:	b095      	sub	sp, #84	@ 0x54
 800c14a:	af00      	add	r7, sp, #0
 800c14c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c14e:	687b      	ldr	r3, [r7, #4]
 800c150:	681b      	ldr	r3, [r3, #0]
 800c152:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c154:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c156:	e853 3f00 	ldrex	r3, [r3]
 800c15a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800c15c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c15e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c162:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c164:	687b      	ldr	r3, [r7, #4]
 800c166:	681b      	ldr	r3, [r3, #0]
 800c168:	461a      	mov	r2, r3
 800c16a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c16c:	643b      	str	r3, [r7, #64]	@ 0x40
 800c16e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c170:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800c172:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c174:	e841 2300 	strex	r3, r2, [r1]
 800c178:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c17a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c17c:	2b00      	cmp	r3, #0
 800c17e:	d1e6      	bne.n	800c14e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800c180:	687b      	ldr	r3, [r7, #4]
 800c182:	681b      	ldr	r3, [r3, #0]
 800c184:	3308      	adds	r3, #8
 800c186:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c188:	6a3b      	ldr	r3, [r7, #32]
 800c18a:	e853 3f00 	ldrex	r3, [r3]
 800c18e:	61fb      	str	r3, [r7, #28]
   return(result);
 800c190:	69fb      	ldr	r3, [r7, #28]
 800c192:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c196:	f023 0301 	bic.w	r3, r3, #1
 800c19a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c19c:	687b      	ldr	r3, [r7, #4]
 800c19e:	681b      	ldr	r3, [r3, #0]
 800c1a0:	3308      	adds	r3, #8
 800c1a2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c1a4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800c1a6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c1a8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c1aa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c1ac:	e841 2300 	strex	r3, r2, [r1]
 800c1b0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c1b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1b4:	2b00      	cmp	r3, #0
 800c1b6:	d1e3      	bne.n	800c180 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c1b8:	687b      	ldr	r3, [r7, #4]
 800c1ba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c1bc:	2b01      	cmp	r3, #1
 800c1be:	d118      	bne.n	800c1f2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c1c0:	687b      	ldr	r3, [r7, #4]
 800c1c2:	681b      	ldr	r3, [r3, #0]
 800c1c4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c1c6:	68fb      	ldr	r3, [r7, #12]
 800c1c8:	e853 3f00 	ldrex	r3, [r3]
 800c1cc:	60bb      	str	r3, [r7, #8]
   return(result);
 800c1ce:	68bb      	ldr	r3, [r7, #8]
 800c1d0:	f023 0310 	bic.w	r3, r3, #16
 800c1d4:	647b      	str	r3, [r7, #68]	@ 0x44
 800c1d6:	687b      	ldr	r3, [r7, #4]
 800c1d8:	681b      	ldr	r3, [r3, #0]
 800c1da:	461a      	mov	r2, r3
 800c1dc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c1de:	61bb      	str	r3, [r7, #24]
 800c1e0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c1e2:	6979      	ldr	r1, [r7, #20]
 800c1e4:	69ba      	ldr	r2, [r7, #24]
 800c1e6:	e841 2300 	strex	r3, r2, [r1]
 800c1ea:	613b      	str	r3, [r7, #16]
   return(result);
 800c1ec:	693b      	ldr	r3, [r7, #16]
 800c1ee:	2b00      	cmp	r3, #0
 800c1f0:	d1e6      	bne.n	800c1c0 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800c1f2:	687b      	ldr	r3, [r7, #4]
 800c1f4:	2220      	movs	r2, #32
 800c1f6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c1fa:	687b      	ldr	r3, [r7, #4]
 800c1fc:	2200      	movs	r2, #0
 800c1fe:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800c200:	687b      	ldr	r3, [r7, #4]
 800c202:	2200      	movs	r2, #0
 800c204:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800c206:	bf00      	nop
 800c208:	3754      	adds	r7, #84	@ 0x54
 800c20a:	46bd      	mov	sp, r7
 800c20c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c210:	4770      	bx	lr

0800c212 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800c212:	b580      	push	{r7, lr}
 800c214:	b090      	sub	sp, #64	@ 0x40
 800c216:	af00      	add	r7, sp, #0
 800c218:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c21a:	687b      	ldr	r3, [r7, #4]
 800c21c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c21e:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800c220:	687b      	ldr	r3, [r7, #4]
 800c222:	681b      	ldr	r3, [r3, #0]
 800c224:	681b      	ldr	r3, [r3, #0]
 800c226:	f003 0320 	and.w	r3, r3, #32
 800c22a:	2b00      	cmp	r3, #0
 800c22c:	d137      	bne.n	800c29e <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 800c22e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c230:	2200      	movs	r2, #0
 800c232:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800c236:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c238:	681b      	ldr	r3, [r3, #0]
 800c23a:	3308      	adds	r3, #8
 800c23c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c23e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c240:	e853 3f00 	ldrex	r3, [r3]
 800c244:	623b      	str	r3, [r7, #32]
   return(result);
 800c246:	6a3b      	ldr	r3, [r7, #32]
 800c248:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c24c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800c24e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c250:	681b      	ldr	r3, [r3, #0]
 800c252:	3308      	adds	r3, #8
 800c254:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c256:	633a      	str	r2, [r7, #48]	@ 0x30
 800c258:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c25a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c25c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c25e:	e841 2300 	strex	r3, r2, [r1]
 800c262:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c264:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c266:	2b00      	cmp	r3, #0
 800c268:	d1e5      	bne.n	800c236 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800c26a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c26c:	681b      	ldr	r3, [r3, #0]
 800c26e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c270:	693b      	ldr	r3, [r7, #16]
 800c272:	e853 3f00 	ldrex	r3, [r3]
 800c276:	60fb      	str	r3, [r7, #12]
   return(result);
 800c278:	68fb      	ldr	r3, [r7, #12]
 800c27a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c27e:	637b      	str	r3, [r7, #52]	@ 0x34
 800c280:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c282:	681b      	ldr	r3, [r3, #0]
 800c284:	461a      	mov	r2, r3
 800c286:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c288:	61fb      	str	r3, [r7, #28]
 800c28a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c28c:	69b9      	ldr	r1, [r7, #24]
 800c28e:	69fa      	ldr	r2, [r7, #28]
 800c290:	e841 2300 	strex	r3, r2, [r1]
 800c294:	617b      	str	r3, [r7, #20]
   return(result);
 800c296:	697b      	ldr	r3, [r7, #20]
 800c298:	2b00      	cmp	r3, #0
 800c29a:	d1e6      	bne.n	800c26a <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800c29c:	e002      	b.n	800c2a4 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800c29e:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800c2a0:	f7ff f9bc 	bl	800b61c <HAL_UART_TxCpltCallback>
}
 800c2a4:	bf00      	nop
 800c2a6:	3740      	adds	r7, #64	@ 0x40
 800c2a8:	46bd      	mov	sp, r7
 800c2aa:	bd80      	pop	{r7, pc}

0800c2ac <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800c2ac:	b580      	push	{r7, lr}
 800c2ae:	b084      	sub	sp, #16
 800c2b0:	af00      	add	r7, sp, #0
 800c2b2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c2b4:	687b      	ldr	r3, [r7, #4]
 800c2b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c2b8:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800c2ba:	68f8      	ldr	r0, [r7, #12]
 800c2bc:	f7ff f9b8 	bl	800b630 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c2c0:	bf00      	nop
 800c2c2:	3710      	adds	r7, #16
 800c2c4:	46bd      	mov	sp, r7
 800c2c6:	bd80      	pop	{r7, pc}

0800c2c8 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800c2c8:	b580      	push	{r7, lr}
 800c2ca:	b09c      	sub	sp, #112	@ 0x70
 800c2cc:	af00      	add	r7, sp, #0
 800c2ce:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c2d0:	687b      	ldr	r3, [r7, #4]
 800c2d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c2d4:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800c2d6:	687b      	ldr	r3, [r7, #4]
 800c2d8:	681b      	ldr	r3, [r3, #0]
 800c2da:	681b      	ldr	r3, [r3, #0]
 800c2dc:	f003 0320 	and.w	r3, r3, #32
 800c2e0:	2b00      	cmp	r3, #0
 800c2e2:	d171      	bne.n	800c3c8 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 800c2e4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c2e6:	2200      	movs	r2, #0
 800c2e8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c2ec:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c2ee:	681b      	ldr	r3, [r3, #0]
 800c2f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c2f2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c2f4:	e853 3f00 	ldrex	r3, [r3]
 800c2f8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800c2fa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c2fc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c300:	66bb      	str	r3, [r7, #104]	@ 0x68
 800c302:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c304:	681b      	ldr	r3, [r3, #0]
 800c306:	461a      	mov	r2, r3
 800c308:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c30a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c30c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c30e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800c310:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800c312:	e841 2300 	strex	r3, r2, [r1]
 800c316:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800c318:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c31a:	2b00      	cmp	r3, #0
 800c31c:	d1e6      	bne.n	800c2ec <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c31e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c320:	681b      	ldr	r3, [r3, #0]
 800c322:	3308      	adds	r3, #8
 800c324:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c326:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c328:	e853 3f00 	ldrex	r3, [r3]
 800c32c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800c32e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c330:	f023 0301 	bic.w	r3, r3, #1
 800c334:	667b      	str	r3, [r7, #100]	@ 0x64
 800c336:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c338:	681b      	ldr	r3, [r3, #0]
 800c33a:	3308      	adds	r3, #8
 800c33c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800c33e:	647a      	str	r2, [r7, #68]	@ 0x44
 800c340:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c342:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c344:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c346:	e841 2300 	strex	r3, r2, [r1]
 800c34a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c34c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c34e:	2b00      	cmp	r3, #0
 800c350:	d1e5      	bne.n	800c31e <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c352:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c354:	681b      	ldr	r3, [r3, #0]
 800c356:	3308      	adds	r3, #8
 800c358:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c35a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c35c:	e853 3f00 	ldrex	r3, [r3]
 800c360:	623b      	str	r3, [r7, #32]
   return(result);
 800c362:	6a3b      	ldr	r3, [r7, #32]
 800c364:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c368:	663b      	str	r3, [r7, #96]	@ 0x60
 800c36a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c36c:	681b      	ldr	r3, [r3, #0]
 800c36e:	3308      	adds	r3, #8
 800c370:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800c372:	633a      	str	r2, [r7, #48]	@ 0x30
 800c374:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c376:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c378:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c37a:	e841 2300 	strex	r3, r2, [r1]
 800c37e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c380:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c382:	2b00      	cmp	r3, #0
 800c384:	d1e5      	bne.n	800c352 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800c386:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c388:	2220      	movs	r2, #32
 800c38a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c38e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c390:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c392:	2b01      	cmp	r3, #1
 800c394:	d118      	bne.n	800c3c8 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c396:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c398:	681b      	ldr	r3, [r3, #0]
 800c39a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c39c:	693b      	ldr	r3, [r7, #16]
 800c39e:	e853 3f00 	ldrex	r3, [r3]
 800c3a2:	60fb      	str	r3, [r7, #12]
   return(result);
 800c3a4:	68fb      	ldr	r3, [r7, #12]
 800c3a6:	f023 0310 	bic.w	r3, r3, #16
 800c3aa:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800c3ac:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c3ae:	681b      	ldr	r3, [r3, #0]
 800c3b0:	461a      	mov	r2, r3
 800c3b2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c3b4:	61fb      	str	r3, [r7, #28]
 800c3b6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c3b8:	69b9      	ldr	r1, [r7, #24]
 800c3ba:	69fa      	ldr	r2, [r7, #28]
 800c3bc:	e841 2300 	strex	r3, r2, [r1]
 800c3c0:	617b      	str	r3, [r7, #20]
   return(result);
 800c3c2:	697b      	ldr	r3, [r7, #20]
 800c3c4:	2b00      	cmp	r3, #0
 800c3c6:	d1e6      	bne.n	800c396 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c3c8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c3ca:	2200      	movs	r2, #0
 800c3cc:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c3ce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c3d0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c3d2:	2b01      	cmp	r3, #1
 800c3d4:	d107      	bne.n	800c3e6 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c3d6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c3d8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800c3dc:	4619      	mov	r1, r3
 800c3de:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800c3e0:	f7f8 f984 	bl	80046ec <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800c3e4:	e002      	b.n	800c3ec <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800c3e6:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800c3e8:	f7ff f92c 	bl	800b644 <HAL_UART_RxCpltCallback>
}
 800c3ec:	bf00      	nop
 800c3ee:	3770      	adds	r7, #112	@ 0x70
 800c3f0:	46bd      	mov	sp, r7
 800c3f2:	bd80      	pop	{r7, pc}

0800c3f4 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800c3f4:	b580      	push	{r7, lr}
 800c3f6:	b084      	sub	sp, #16
 800c3f8:	af00      	add	r7, sp, #0
 800c3fa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c3fc:	687b      	ldr	r3, [r7, #4]
 800c3fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c400:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800c402:	68fb      	ldr	r3, [r7, #12]
 800c404:	2201      	movs	r2, #1
 800c406:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c408:	68fb      	ldr	r3, [r7, #12]
 800c40a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c40c:	2b01      	cmp	r3, #1
 800c40e:	d109      	bne.n	800c424 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800c410:	68fb      	ldr	r3, [r7, #12]
 800c412:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800c416:	085b      	lsrs	r3, r3, #1
 800c418:	b29b      	uxth	r3, r3
 800c41a:	4619      	mov	r1, r3
 800c41c:	68f8      	ldr	r0, [r7, #12]
 800c41e:	f7f8 f965 	bl	80046ec <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800c422:	e002      	b.n	800c42a <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 800c424:	68f8      	ldr	r0, [r7, #12]
 800c426:	f7ff f917 	bl	800b658 <HAL_UART_RxHalfCpltCallback>
}
 800c42a:	bf00      	nop
 800c42c:	3710      	adds	r7, #16
 800c42e:	46bd      	mov	sp, r7
 800c430:	bd80      	pop	{r7, pc}

0800c432 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800c432:	b580      	push	{r7, lr}
 800c434:	b086      	sub	sp, #24
 800c436:	af00      	add	r7, sp, #0
 800c438:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c43a:	687b      	ldr	r3, [r7, #4]
 800c43c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c43e:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800c440:	697b      	ldr	r3, [r7, #20]
 800c442:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c446:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800c448:	697b      	ldr	r3, [r7, #20]
 800c44a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c44e:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800c450:	697b      	ldr	r3, [r7, #20]
 800c452:	681b      	ldr	r3, [r3, #0]
 800c454:	689b      	ldr	r3, [r3, #8]
 800c456:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c45a:	2b80      	cmp	r3, #128	@ 0x80
 800c45c:	d109      	bne.n	800c472 <UART_DMAError+0x40>
 800c45e:	693b      	ldr	r3, [r7, #16]
 800c460:	2b21      	cmp	r3, #33	@ 0x21
 800c462:	d106      	bne.n	800c472 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800c464:	697b      	ldr	r3, [r7, #20]
 800c466:	2200      	movs	r2, #0
 800c468:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800c46c:	6978      	ldr	r0, [r7, #20]
 800c46e:	f7ff fe29 	bl	800c0c4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800c472:	697b      	ldr	r3, [r7, #20]
 800c474:	681b      	ldr	r3, [r3, #0]
 800c476:	689b      	ldr	r3, [r3, #8]
 800c478:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c47c:	2b40      	cmp	r3, #64	@ 0x40
 800c47e:	d109      	bne.n	800c494 <UART_DMAError+0x62>
 800c480:	68fb      	ldr	r3, [r7, #12]
 800c482:	2b22      	cmp	r3, #34	@ 0x22
 800c484:	d106      	bne.n	800c494 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800c486:	697b      	ldr	r3, [r7, #20]
 800c488:	2200      	movs	r2, #0
 800c48a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800c48e:	6978      	ldr	r0, [r7, #20]
 800c490:	f7ff fe59 	bl	800c146 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800c494:	697b      	ldr	r3, [r7, #20]
 800c496:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c49a:	f043 0210 	orr.w	r2, r3, #16
 800c49e:	697b      	ldr	r3, [r7, #20]
 800c4a0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800c4a4:	6978      	ldr	r0, [r7, #20]
 800c4a6:	f7f8 fa65 	bl	8004974 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c4aa:	bf00      	nop
 800c4ac:	3718      	adds	r7, #24
 800c4ae:	46bd      	mov	sp, r7
 800c4b0:	bd80      	pop	{r7, pc}

0800c4b2 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800c4b2:	b580      	push	{r7, lr}
 800c4b4:	b084      	sub	sp, #16
 800c4b6:	af00      	add	r7, sp, #0
 800c4b8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c4ba:	687b      	ldr	r3, [r7, #4]
 800c4bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c4be:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800c4c0:	68fb      	ldr	r3, [r7, #12]
 800c4c2:	2200      	movs	r2, #0
 800c4c4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800c4c8:	68f8      	ldr	r0, [r7, #12]
 800c4ca:	f7f8 fa53 	bl	8004974 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c4ce:	bf00      	nop
 800c4d0:	3710      	adds	r7, #16
 800c4d2:	46bd      	mov	sp, r7
 800c4d4:	bd80      	pop	{r7, pc}

0800c4d6 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800c4d6:	b580      	push	{r7, lr}
 800c4d8:	b088      	sub	sp, #32
 800c4da:	af00      	add	r7, sp, #0
 800c4dc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800c4de:	687b      	ldr	r3, [r7, #4]
 800c4e0:	681b      	ldr	r3, [r3, #0]
 800c4e2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c4e4:	68fb      	ldr	r3, [r7, #12]
 800c4e6:	e853 3f00 	ldrex	r3, [r3]
 800c4ea:	60bb      	str	r3, [r7, #8]
   return(result);
 800c4ec:	68bb      	ldr	r3, [r7, #8]
 800c4ee:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c4f2:	61fb      	str	r3, [r7, #28]
 800c4f4:	687b      	ldr	r3, [r7, #4]
 800c4f6:	681b      	ldr	r3, [r3, #0]
 800c4f8:	461a      	mov	r2, r3
 800c4fa:	69fb      	ldr	r3, [r7, #28]
 800c4fc:	61bb      	str	r3, [r7, #24]
 800c4fe:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c500:	6979      	ldr	r1, [r7, #20]
 800c502:	69ba      	ldr	r2, [r7, #24]
 800c504:	e841 2300 	strex	r3, r2, [r1]
 800c508:	613b      	str	r3, [r7, #16]
   return(result);
 800c50a:	693b      	ldr	r3, [r7, #16]
 800c50c:	2b00      	cmp	r3, #0
 800c50e:	d1e6      	bne.n	800c4de <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800c510:	687b      	ldr	r3, [r7, #4]
 800c512:	2220      	movs	r2, #32
 800c514:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800c518:	687b      	ldr	r3, [r7, #4]
 800c51a:	2200      	movs	r2, #0
 800c51c:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800c51e:	6878      	ldr	r0, [r7, #4]
 800c520:	f7ff f87c 	bl	800b61c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c524:	bf00      	nop
 800c526:	3720      	adds	r7, #32
 800c528:	46bd      	mov	sp, r7
 800c52a:	bd80      	pop	{r7, pc}

0800c52c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800c52c:	b480      	push	{r7}
 800c52e:	b083      	sub	sp, #12
 800c530:	af00      	add	r7, sp, #0
 800c532:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800c534:	bf00      	nop
 800c536:	370c      	adds	r7, #12
 800c538:	46bd      	mov	sp, r7
 800c53a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c53e:	4770      	bx	lr

0800c540 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800c540:	b480      	push	{r7}
 800c542:	b083      	sub	sp, #12
 800c544:	af00      	add	r7, sp, #0
 800c546:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800c548:	bf00      	nop
 800c54a:	370c      	adds	r7, #12
 800c54c:	46bd      	mov	sp, r7
 800c54e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c552:	4770      	bx	lr

0800c554 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800c554:	b480      	push	{r7}
 800c556:	b083      	sub	sp, #12
 800c558:	af00      	add	r7, sp, #0
 800c55a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800c55c:	bf00      	nop
 800c55e:	370c      	adds	r7, #12
 800c560:	46bd      	mov	sp, r7
 800c562:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c566:	4770      	bx	lr

0800c568 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800c568:	b480      	push	{r7}
 800c56a:	b085      	sub	sp, #20
 800c56c:	af00      	add	r7, sp, #0
 800c56e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c570:	687b      	ldr	r3, [r7, #4]
 800c572:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c576:	2b01      	cmp	r3, #1
 800c578:	d101      	bne.n	800c57e <HAL_UARTEx_DisableFifoMode+0x16>
 800c57a:	2302      	movs	r3, #2
 800c57c:	e027      	b.n	800c5ce <HAL_UARTEx_DisableFifoMode+0x66>
 800c57e:	687b      	ldr	r3, [r7, #4]
 800c580:	2201      	movs	r2, #1
 800c582:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c586:	687b      	ldr	r3, [r7, #4]
 800c588:	2224      	movs	r2, #36	@ 0x24
 800c58a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c58e:	687b      	ldr	r3, [r7, #4]
 800c590:	681b      	ldr	r3, [r3, #0]
 800c592:	681b      	ldr	r3, [r3, #0]
 800c594:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c596:	687b      	ldr	r3, [r7, #4]
 800c598:	681b      	ldr	r3, [r3, #0]
 800c59a:	681a      	ldr	r2, [r3, #0]
 800c59c:	687b      	ldr	r3, [r7, #4]
 800c59e:	681b      	ldr	r3, [r3, #0]
 800c5a0:	f022 0201 	bic.w	r2, r2, #1
 800c5a4:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800c5a6:	68fb      	ldr	r3, [r7, #12]
 800c5a8:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800c5ac:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800c5ae:	687b      	ldr	r3, [r7, #4]
 800c5b0:	2200      	movs	r2, #0
 800c5b2:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c5b4:	687b      	ldr	r3, [r7, #4]
 800c5b6:	681b      	ldr	r3, [r3, #0]
 800c5b8:	68fa      	ldr	r2, [r7, #12]
 800c5ba:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c5bc:	687b      	ldr	r3, [r7, #4]
 800c5be:	2220      	movs	r2, #32
 800c5c0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c5c4:	687b      	ldr	r3, [r7, #4]
 800c5c6:	2200      	movs	r2, #0
 800c5c8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c5cc:	2300      	movs	r3, #0
}
 800c5ce:	4618      	mov	r0, r3
 800c5d0:	3714      	adds	r7, #20
 800c5d2:	46bd      	mov	sp, r7
 800c5d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5d8:	4770      	bx	lr

0800c5da <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800c5da:	b580      	push	{r7, lr}
 800c5dc:	b084      	sub	sp, #16
 800c5de:	af00      	add	r7, sp, #0
 800c5e0:	6078      	str	r0, [r7, #4]
 800c5e2:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c5e4:	687b      	ldr	r3, [r7, #4]
 800c5e6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c5ea:	2b01      	cmp	r3, #1
 800c5ec:	d101      	bne.n	800c5f2 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800c5ee:	2302      	movs	r3, #2
 800c5f0:	e02d      	b.n	800c64e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800c5f2:	687b      	ldr	r3, [r7, #4]
 800c5f4:	2201      	movs	r2, #1
 800c5f6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c5fa:	687b      	ldr	r3, [r7, #4]
 800c5fc:	2224      	movs	r2, #36	@ 0x24
 800c5fe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c602:	687b      	ldr	r3, [r7, #4]
 800c604:	681b      	ldr	r3, [r3, #0]
 800c606:	681b      	ldr	r3, [r3, #0]
 800c608:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c60a:	687b      	ldr	r3, [r7, #4]
 800c60c:	681b      	ldr	r3, [r3, #0]
 800c60e:	681a      	ldr	r2, [r3, #0]
 800c610:	687b      	ldr	r3, [r7, #4]
 800c612:	681b      	ldr	r3, [r3, #0]
 800c614:	f022 0201 	bic.w	r2, r2, #1
 800c618:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800c61a:	687b      	ldr	r3, [r7, #4]
 800c61c:	681b      	ldr	r3, [r3, #0]
 800c61e:	689b      	ldr	r3, [r3, #8]
 800c620:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800c624:	687b      	ldr	r3, [r7, #4]
 800c626:	681b      	ldr	r3, [r3, #0]
 800c628:	683a      	ldr	r2, [r7, #0]
 800c62a:	430a      	orrs	r2, r1
 800c62c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c62e:	6878      	ldr	r0, [r7, #4]
 800c630:	f000 f8a4 	bl	800c77c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c634:	687b      	ldr	r3, [r7, #4]
 800c636:	681b      	ldr	r3, [r3, #0]
 800c638:	68fa      	ldr	r2, [r7, #12]
 800c63a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c63c:	687b      	ldr	r3, [r7, #4]
 800c63e:	2220      	movs	r2, #32
 800c640:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c644:	687b      	ldr	r3, [r7, #4]
 800c646:	2200      	movs	r2, #0
 800c648:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c64c:	2300      	movs	r3, #0
}
 800c64e:	4618      	mov	r0, r3
 800c650:	3710      	adds	r7, #16
 800c652:	46bd      	mov	sp, r7
 800c654:	bd80      	pop	{r7, pc}

0800c656 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800c656:	b580      	push	{r7, lr}
 800c658:	b084      	sub	sp, #16
 800c65a:	af00      	add	r7, sp, #0
 800c65c:	6078      	str	r0, [r7, #4]
 800c65e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c660:	687b      	ldr	r3, [r7, #4]
 800c662:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c666:	2b01      	cmp	r3, #1
 800c668:	d101      	bne.n	800c66e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800c66a:	2302      	movs	r3, #2
 800c66c:	e02d      	b.n	800c6ca <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800c66e:	687b      	ldr	r3, [r7, #4]
 800c670:	2201      	movs	r2, #1
 800c672:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c676:	687b      	ldr	r3, [r7, #4]
 800c678:	2224      	movs	r2, #36	@ 0x24
 800c67a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c67e:	687b      	ldr	r3, [r7, #4]
 800c680:	681b      	ldr	r3, [r3, #0]
 800c682:	681b      	ldr	r3, [r3, #0]
 800c684:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c686:	687b      	ldr	r3, [r7, #4]
 800c688:	681b      	ldr	r3, [r3, #0]
 800c68a:	681a      	ldr	r2, [r3, #0]
 800c68c:	687b      	ldr	r3, [r7, #4]
 800c68e:	681b      	ldr	r3, [r3, #0]
 800c690:	f022 0201 	bic.w	r2, r2, #1
 800c694:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800c696:	687b      	ldr	r3, [r7, #4]
 800c698:	681b      	ldr	r3, [r3, #0]
 800c69a:	689b      	ldr	r3, [r3, #8]
 800c69c:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800c6a0:	687b      	ldr	r3, [r7, #4]
 800c6a2:	681b      	ldr	r3, [r3, #0]
 800c6a4:	683a      	ldr	r2, [r7, #0]
 800c6a6:	430a      	orrs	r2, r1
 800c6a8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c6aa:	6878      	ldr	r0, [r7, #4]
 800c6ac:	f000 f866 	bl	800c77c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c6b0:	687b      	ldr	r3, [r7, #4]
 800c6b2:	681b      	ldr	r3, [r3, #0]
 800c6b4:	68fa      	ldr	r2, [r7, #12]
 800c6b6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c6b8:	687b      	ldr	r3, [r7, #4]
 800c6ba:	2220      	movs	r2, #32
 800c6bc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c6c0:	687b      	ldr	r3, [r7, #4]
 800c6c2:	2200      	movs	r2, #0
 800c6c4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c6c8:	2300      	movs	r3, #0
}
 800c6ca:	4618      	mov	r0, r3
 800c6cc:	3710      	adds	r7, #16
 800c6ce:	46bd      	mov	sp, r7
 800c6d0:	bd80      	pop	{r7, pc}

0800c6d2 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c6d2:	b580      	push	{r7, lr}
 800c6d4:	b08c      	sub	sp, #48	@ 0x30
 800c6d6:	af00      	add	r7, sp, #0
 800c6d8:	60f8      	str	r0, [r7, #12]
 800c6da:	60b9      	str	r1, [r7, #8]
 800c6dc:	4613      	mov	r3, r2
 800c6de:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800c6e0:	68fb      	ldr	r3, [r7, #12]
 800c6e2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c6e6:	2b20      	cmp	r3, #32
 800c6e8:	d142      	bne.n	800c770 <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 800c6ea:	68bb      	ldr	r3, [r7, #8]
 800c6ec:	2b00      	cmp	r3, #0
 800c6ee:	d002      	beq.n	800c6f6 <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 800c6f0:	88fb      	ldrh	r3, [r7, #6]
 800c6f2:	2b00      	cmp	r3, #0
 800c6f4:	d101      	bne.n	800c6fa <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 800c6f6:	2301      	movs	r3, #1
 800c6f8:	e03b      	b.n	800c772 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800c6fa:	68fb      	ldr	r3, [r7, #12]
 800c6fc:	2201      	movs	r2, #1
 800c6fe:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c700:	68fb      	ldr	r3, [r7, #12]
 800c702:	2200      	movs	r2, #0
 800c704:	671a      	str	r2, [r3, #112]	@ 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800c706:	88fb      	ldrh	r3, [r7, #6]
 800c708:	461a      	mov	r2, r3
 800c70a:	68b9      	ldr	r1, [r7, #8]
 800c70c:	68f8      	ldr	r0, [r7, #12]
 800c70e:	f7ff fc33 	bl	800bf78 <UART_Start_Receive_DMA>
 800c712:	4603      	mov	r3, r0
 800c714:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 800c718:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c71c:	2b00      	cmp	r3, #0
 800c71e:	d124      	bne.n	800c76a <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c720:	68fb      	ldr	r3, [r7, #12]
 800c722:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c724:	2b01      	cmp	r3, #1
 800c726:	d11d      	bne.n	800c764 <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800c728:	68fb      	ldr	r3, [r7, #12]
 800c72a:	681b      	ldr	r3, [r3, #0]
 800c72c:	2210      	movs	r2, #16
 800c72e:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c730:	68fb      	ldr	r3, [r7, #12]
 800c732:	681b      	ldr	r3, [r3, #0]
 800c734:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c736:	69bb      	ldr	r3, [r7, #24]
 800c738:	e853 3f00 	ldrex	r3, [r3]
 800c73c:	617b      	str	r3, [r7, #20]
   return(result);
 800c73e:	697b      	ldr	r3, [r7, #20]
 800c740:	f043 0310 	orr.w	r3, r3, #16
 800c744:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c746:	68fb      	ldr	r3, [r7, #12]
 800c748:	681b      	ldr	r3, [r3, #0]
 800c74a:	461a      	mov	r2, r3
 800c74c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c74e:	627b      	str	r3, [r7, #36]	@ 0x24
 800c750:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c752:	6a39      	ldr	r1, [r7, #32]
 800c754:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c756:	e841 2300 	strex	r3, r2, [r1]
 800c75a:	61fb      	str	r3, [r7, #28]
   return(result);
 800c75c:	69fb      	ldr	r3, [r7, #28]
 800c75e:	2b00      	cmp	r3, #0
 800c760:	d1e6      	bne.n	800c730 <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 800c762:	e002      	b.n	800c76a <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 800c764:	2301      	movs	r3, #1
 800c766:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 800c76a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c76e:	e000      	b.n	800c772 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800c770:	2302      	movs	r3, #2
  }
}
 800c772:	4618      	mov	r0, r3
 800c774:	3730      	adds	r7, #48	@ 0x30
 800c776:	46bd      	mov	sp, r7
 800c778:	bd80      	pop	{r7, pc}
	...

0800c77c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800c77c:	b480      	push	{r7}
 800c77e:	b085      	sub	sp, #20
 800c780:	af00      	add	r7, sp, #0
 800c782:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800c784:	687b      	ldr	r3, [r7, #4]
 800c786:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c788:	2b00      	cmp	r3, #0
 800c78a:	d108      	bne.n	800c79e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800c78c:	687b      	ldr	r3, [r7, #4]
 800c78e:	2201      	movs	r2, #1
 800c790:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800c794:	687b      	ldr	r3, [r7, #4]
 800c796:	2201      	movs	r2, #1
 800c798:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800c79c:	e031      	b.n	800c802 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800c79e:	2308      	movs	r3, #8
 800c7a0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800c7a2:	2308      	movs	r3, #8
 800c7a4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800c7a6:	687b      	ldr	r3, [r7, #4]
 800c7a8:	681b      	ldr	r3, [r3, #0]
 800c7aa:	689b      	ldr	r3, [r3, #8]
 800c7ac:	0e5b      	lsrs	r3, r3, #25
 800c7ae:	b2db      	uxtb	r3, r3
 800c7b0:	f003 0307 	and.w	r3, r3, #7
 800c7b4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800c7b6:	687b      	ldr	r3, [r7, #4]
 800c7b8:	681b      	ldr	r3, [r3, #0]
 800c7ba:	689b      	ldr	r3, [r3, #8]
 800c7bc:	0f5b      	lsrs	r3, r3, #29
 800c7be:	b2db      	uxtb	r3, r3
 800c7c0:	f003 0307 	and.w	r3, r3, #7
 800c7c4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800c7c6:	7bbb      	ldrb	r3, [r7, #14]
 800c7c8:	7b3a      	ldrb	r2, [r7, #12]
 800c7ca:	4911      	ldr	r1, [pc, #68]	@ (800c810 <UARTEx_SetNbDataToProcess+0x94>)
 800c7cc:	5c8a      	ldrb	r2, [r1, r2]
 800c7ce:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800c7d2:	7b3a      	ldrb	r2, [r7, #12]
 800c7d4:	490f      	ldr	r1, [pc, #60]	@ (800c814 <UARTEx_SetNbDataToProcess+0x98>)
 800c7d6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800c7d8:	fb93 f3f2 	sdiv	r3, r3, r2
 800c7dc:	b29a      	uxth	r2, r3
 800c7de:	687b      	ldr	r3, [r7, #4]
 800c7e0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800c7e4:	7bfb      	ldrb	r3, [r7, #15]
 800c7e6:	7b7a      	ldrb	r2, [r7, #13]
 800c7e8:	4909      	ldr	r1, [pc, #36]	@ (800c810 <UARTEx_SetNbDataToProcess+0x94>)
 800c7ea:	5c8a      	ldrb	r2, [r1, r2]
 800c7ec:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800c7f0:	7b7a      	ldrb	r2, [r7, #13]
 800c7f2:	4908      	ldr	r1, [pc, #32]	@ (800c814 <UARTEx_SetNbDataToProcess+0x98>)
 800c7f4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800c7f6:	fb93 f3f2 	sdiv	r3, r3, r2
 800c7fa:	b29a      	uxth	r2, r3
 800c7fc:	687b      	ldr	r3, [r7, #4]
 800c7fe:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800c802:	bf00      	nop
 800c804:	3714      	adds	r7, #20
 800c806:	46bd      	mov	sp, r7
 800c808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c80c:	4770      	bx	lr
 800c80e:	bf00      	nop
 800c810:	08015360 	.word	0x08015360
 800c814:	08015368 	.word	0x08015368

0800c818 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 800c818:	b480      	push	{r7}
 800c81a:	b085      	sub	sp, #20
 800c81c:	af00      	add	r7, sp, #0
 800c81e:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800c820:	687b      	ldr	r3, [r7, #4]
 800c822:	2200      	movs	r2, #0
 800c824:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800c828:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800c82c:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 800c82e:	68fb      	ldr	r3, [r7, #12]
 800c830:	b29a      	uxth	r2, r3
 800c832:	687b      	ldr	r3, [r7, #4]
 800c834:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800c838:	2300      	movs	r3, #0
}
 800c83a:	4618      	mov	r0, r3
 800c83c:	3714      	adds	r7, #20
 800c83e:	46bd      	mov	sp, r7
 800c840:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c844:	4770      	bx	lr

0800c846 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800c846:	b480      	push	{r7}
 800c848:	b085      	sub	sp, #20
 800c84a:	af00      	add	r7, sp, #0
 800c84c:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800c84e:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800c852:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800c854:	687b      	ldr	r3, [r7, #4]
 800c856:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800c85a:	b29a      	uxth	r2, r3
 800c85c:	68fb      	ldr	r3, [r7, #12]
 800c85e:	b29b      	uxth	r3, r3
 800c860:	43db      	mvns	r3, r3
 800c862:	b29b      	uxth	r3, r3
 800c864:	4013      	ands	r3, r2
 800c866:	b29a      	uxth	r2, r3
 800c868:	687b      	ldr	r3, [r7, #4]
 800c86a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800c86e:	2300      	movs	r3, #0
}
 800c870:	4618      	mov	r0, r3
 800c872:	3714      	adds	r7, #20
 800c874:	46bd      	mov	sp, r7
 800c876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c87a:	4770      	bx	lr

0800c87c <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800c87c:	b480      	push	{r7}
 800c87e:	b085      	sub	sp, #20
 800c880:	af00      	add	r7, sp, #0
 800c882:	60f8      	str	r0, [r7, #12]
 800c884:	1d3b      	adds	r3, r7, #4
 800c886:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800c88a:	68fb      	ldr	r3, [r7, #12]
 800c88c:	2201      	movs	r2, #1
 800c88e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800c892:	68fb      	ldr	r3, [r7, #12]
 800c894:	2200      	movs	r2, #0
 800c896:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800c89a:	68fb      	ldr	r3, [r7, #12]
 800c89c:	2200      	movs	r2, #0
 800c89e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800c8a2:	68fb      	ldr	r3, [r7, #12]
 800c8a4:	2200      	movs	r2, #0
 800c8a6:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 800c8aa:	2300      	movs	r3, #0
}
 800c8ac:	4618      	mov	r0, r3
 800c8ae:	3714      	adds	r7, #20
 800c8b0:	46bd      	mov	sp, r7
 800c8b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8b6:	4770      	bx	lr

0800c8b8 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800c8b8:	b480      	push	{r7}
 800c8ba:	b0a7      	sub	sp, #156	@ 0x9c
 800c8bc:	af00      	add	r7, sp, #0
 800c8be:	6078      	str	r0, [r7, #4]
 800c8c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800c8c2:	2300      	movs	r3, #0
 800c8c4:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800c8c8:	687a      	ldr	r2, [r7, #4]
 800c8ca:	683b      	ldr	r3, [r7, #0]
 800c8cc:	781b      	ldrb	r3, [r3, #0]
 800c8ce:	009b      	lsls	r3, r3, #2
 800c8d0:	4413      	add	r3, r2
 800c8d2:	881b      	ldrh	r3, [r3, #0]
 800c8d4:	b29b      	uxth	r3, r3
 800c8d6:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 800c8da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c8de:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

  /* initialize Endpoint */
  switch (ep->type)
 800c8e2:	683b      	ldr	r3, [r7, #0]
 800c8e4:	78db      	ldrb	r3, [r3, #3]
 800c8e6:	2b03      	cmp	r3, #3
 800c8e8:	d81f      	bhi.n	800c92a <USB_ActivateEndpoint+0x72>
 800c8ea:	a201      	add	r2, pc, #4	@ (adr r2, 800c8f0 <USB_ActivateEndpoint+0x38>)
 800c8ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c8f0:	0800c901 	.word	0x0800c901
 800c8f4:	0800c91d 	.word	0x0800c91d
 800c8f8:	0800c933 	.word	0x0800c933
 800c8fc:	0800c90f 	.word	0x0800c90f
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 800c900:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800c904:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800c908:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800c90c:	e012      	b.n	800c934 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800c90e:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800c912:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 800c916:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800c91a:	e00b      	b.n	800c934 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 800c91c:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800c920:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800c924:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800c928:	e004      	b.n	800c934 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 800c92a:	2301      	movs	r3, #1
 800c92c:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
      break;
 800c930:	e000      	b.n	800c934 <USB_ActivateEndpoint+0x7c>
      break;
 800c932:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 800c934:	687a      	ldr	r2, [r7, #4]
 800c936:	683b      	ldr	r3, [r7, #0]
 800c938:	781b      	ldrb	r3, [r3, #0]
 800c93a:	009b      	lsls	r3, r3, #2
 800c93c:	441a      	add	r2, r3
 800c93e:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800c942:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c946:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c94a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c94e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c952:	b29b      	uxth	r3, r3
 800c954:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800c956:	687a      	ldr	r2, [r7, #4]
 800c958:	683b      	ldr	r3, [r7, #0]
 800c95a:	781b      	ldrb	r3, [r3, #0]
 800c95c:	009b      	lsls	r3, r3, #2
 800c95e:	4413      	add	r3, r2
 800c960:	881b      	ldrh	r3, [r3, #0]
 800c962:	b29b      	uxth	r3, r3
 800c964:	b21b      	sxth	r3, r3
 800c966:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c96a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c96e:	b21a      	sxth	r2, r3
 800c970:	683b      	ldr	r3, [r7, #0]
 800c972:	781b      	ldrb	r3, [r3, #0]
 800c974:	b21b      	sxth	r3, r3
 800c976:	4313      	orrs	r3, r2
 800c978:	b21b      	sxth	r3, r3
 800c97a:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
 800c97e:	687a      	ldr	r2, [r7, #4]
 800c980:	683b      	ldr	r3, [r7, #0]
 800c982:	781b      	ldrb	r3, [r3, #0]
 800c984:	009b      	lsls	r3, r3, #2
 800c986:	441a      	add	r2, r3
 800c988:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800c98c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c990:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c994:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c998:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c99c:	b29b      	uxth	r3, r3
 800c99e:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 800c9a0:	683b      	ldr	r3, [r7, #0]
 800c9a2:	7b1b      	ldrb	r3, [r3, #12]
 800c9a4:	2b00      	cmp	r3, #0
 800c9a6:	f040 8180 	bne.w	800ccaa <USB_ActivateEndpoint+0x3f2>
  {
    if (ep->is_in != 0U)
 800c9aa:	683b      	ldr	r3, [r7, #0]
 800c9ac:	785b      	ldrb	r3, [r3, #1]
 800c9ae:	2b00      	cmp	r3, #0
 800c9b0:	f000 8084 	beq.w	800cabc <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800c9b4:	687b      	ldr	r3, [r7, #4]
 800c9b6:	61bb      	str	r3, [r7, #24]
 800c9b8:	687b      	ldr	r3, [r7, #4]
 800c9ba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c9be:	b29b      	uxth	r3, r3
 800c9c0:	461a      	mov	r2, r3
 800c9c2:	69bb      	ldr	r3, [r7, #24]
 800c9c4:	4413      	add	r3, r2
 800c9c6:	61bb      	str	r3, [r7, #24]
 800c9c8:	683b      	ldr	r3, [r7, #0]
 800c9ca:	781b      	ldrb	r3, [r3, #0]
 800c9cc:	00da      	lsls	r2, r3, #3
 800c9ce:	69bb      	ldr	r3, [r7, #24]
 800c9d0:	4413      	add	r3, r2
 800c9d2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800c9d6:	617b      	str	r3, [r7, #20]
 800c9d8:	683b      	ldr	r3, [r7, #0]
 800c9da:	88db      	ldrh	r3, [r3, #6]
 800c9dc:	085b      	lsrs	r3, r3, #1
 800c9de:	b29b      	uxth	r3, r3
 800c9e0:	005b      	lsls	r3, r3, #1
 800c9e2:	b29a      	uxth	r2, r3
 800c9e4:	697b      	ldr	r3, [r7, #20]
 800c9e6:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800c9e8:	687a      	ldr	r2, [r7, #4]
 800c9ea:	683b      	ldr	r3, [r7, #0]
 800c9ec:	781b      	ldrb	r3, [r3, #0]
 800c9ee:	009b      	lsls	r3, r3, #2
 800c9f0:	4413      	add	r3, r2
 800c9f2:	881b      	ldrh	r3, [r3, #0]
 800c9f4:	827b      	strh	r3, [r7, #18]
 800c9f6:	8a7b      	ldrh	r3, [r7, #18]
 800c9f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c9fc:	2b00      	cmp	r3, #0
 800c9fe:	d01b      	beq.n	800ca38 <USB_ActivateEndpoint+0x180>
 800ca00:	687a      	ldr	r2, [r7, #4]
 800ca02:	683b      	ldr	r3, [r7, #0]
 800ca04:	781b      	ldrb	r3, [r3, #0]
 800ca06:	009b      	lsls	r3, r3, #2
 800ca08:	4413      	add	r3, r2
 800ca0a:	881b      	ldrh	r3, [r3, #0]
 800ca0c:	b29b      	uxth	r3, r3
 800ca0e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ca12:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ca16:	823b      	strh	r3, [r7, #16]
 800ca18:	687a      	ldr	r2, [r7, #4]
 800ca1a:	683b      	ldr	r3, [r7, #0]
 800ca1c:	781b      	ldrb	r3, [r3, #0]
 800ca1e:	009b      	lsls	r3, r3, #2
 800ca20:	441a      	add	r2, r3
 800ca22:	8a3b      	ldrh	r3, [r7, #16]
 800ca24:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ca28:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ca2c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ca30:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800ca34:	b29b      	uxth	r3, r3
 800ca36:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800ca38:	683b      	ldr	r3, [r7, #0]
 800ca3a:	78db      	ldrb	r3, [r3, #3]
 800ca3c:	2b01      	cmp	r3, #1
 800ca3e:	d020      	beq.n	800ca82 <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800ca40:	687a      	ldr	r2, [r7, #4]
 800ca42:	683b      	ldr	r3, [r7, #0]
 800ca44:	781b      	ldrb	r3, [r3, #0]
 800ca46:	009b      	lsls	r3, r3, #2
 800ca48:	4413      	add	r3, r2
 800ca4a:	881b      	ldrh	r3, [r3, #0]
 800ca4c:	b29b      	uxth	r3, r3
 800ca4e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ca52:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ca56:	81bb      	strh	r3, [r7, #12]
 800ca58:	89bb      	ldrh	r3, [r7, #12]
 800ca5a:	f083 0320 	eor.w	r3, r3, #32
 800ca5e:	81bb      	strh	r3, [r7, #12]
 800ca60:	687a      	ldr	r2, [r7, #4]
 800ca62:	683b      	ldr	r3, [r7, #0]
 800ca64:	781b      	ldrb	r3, [r3, #0]
 800ca66:	009b      	lsls	r3, r3, #2
 800ca68:	441a      	add	r2, r3
 800ca6a:	89bb      	ldrh	r3, [r7, #12]
 800ca6c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ca70:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ca74:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ca78:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ca7c:	b29b      	uxth	r3, r3
 800ca7e:	8013      	strh	r3, [r2, #0]
 800ca80:	e3f9      	b.n	800d276 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800ca82:	687a      	ldr	r2, [r7, #4]
 800ca84:	683b      	ldr	r3, [r7, #0]
 800ca86:	781b      	ldrb	r3, [r3, #0]
 800ca88:	009b      	lsls	r3, r3, #2
 800ca8a:	4413      	add	r3, r2
 800ca8c:	881b      	ldrh	r3, [r3, #0]
 800ca8e:	b29b      	uxth	r3, r3
 800ca90:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ca94:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ca98:	81fb      	strh	r3, [r7, #14]
 800ca9a:	687a      	ldr	r2, [r7, #4]
 800ca9c:	683b      	ldr	r3, [r7, #0]
 800ca9e:	781b      	ldrb	r3, [r3, #0]
 800caa0:	009b      	lsls	r3, r3, #2
 800caa2:	441a      	add	r2, r3
 800caa4:	89fb      	ldrh	r3, [r7, #14]
 800caa6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800caaa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800caae:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cab2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cab6:	b29b      	uxth	r3, r3
 800cab8:	8013      	strh	r3, [r2, #0]
 800caba:	e3dc      	b.n	800d276 <USB_ActivateEndpoint+0x9be>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800cabc:	687b      	ldr	r3, [r7, #4]
 800cabe:	633b      	str	r3, [r7, #48]	@ 0x30
 800cac0:	687b      	ldr	r3, [r7, #4]
 800cac2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cac6:	b29b      	uxth	r3, r3
 800cac8:	461a      	mov	r2, r3
 800caca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cacc:	4413      	add	r3, r2
 800cace:	633b      	str	r3, [r7, #48]	@ 0x30
 800cad0:	683b      	ldr	r3, [r7, #0]
 800cad2:	781b      	ldrb	r3, [r3, #0]
 800cad4:	00da      	lsls	r2, r3, #3
 800cad6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cad8:	4413      	add	r3, r2
 800cada:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800cade:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800cae0:	683b      	ldr	r3, [r7, #0]
 800cae2:	88db      	ldrh	r3, [r3, #6]
 800cae4:	085b      	lsrs	r3, r3, #1
 800cae6:	b29b      	uxth	r3, r3
 800cae8:	005b      	lsls	r3, r3, #1
 800caea:	b29a      	uxth	r2, r3
 800caec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800caee:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800caf0:	687b      	ldr	r3, [r7, #4]
 800caf2:	62bb      	str	r3, [r7, #40]	@ 0x28
 800caf4:	687b      	ldr	r3, [r7, #4]
 800caf6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cafa:	b29b      	uxth	r3, r3
 800cafc:	461a      	mov	r2, r3
 800cafe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cb00:	4413      	add	r3, r2
 800cb02:	62bb      	str	r3, [r7, #40]	@ 0x28
 800cb04:	683b      	ldr	r3, [r7, #0]
 800cb06:	781b      	ldrb	r3, [r3, #0]
 800cb08:	00da      	lsls	r2, r3, #3
 800cb0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cb0c:	4413      	add	r3, r2
 800cb0e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800cb12:	627b      	str	r3, [r7, #36]	@ 0x24
 800cb14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb16:	881b      	ldrh	r3, [r3, #0]
 800cb18:	b29b      	uxth	r3, r3
 800cb1a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800cb1e:	b29a      	uxth	r2, r3
 800cb20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb22:	801a      	strh	r2, [r3, #0]
 800cb24:	683b      	ldr	r3, [r7, #0]
 800cb26:	691b      	ldr	r3, [r3, #16]
 800cb28:	2b00      	cmp	r3, #0
 800cb2a:	d10a      	bne.n	800cb42 <USB_ActivateEndpoint+0x28a>
 800cb2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb2e:	881b      	ldrh	r3, [r3, #0]
 800cb30:	b29b      	uxth	r3, r3
 800cb32:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800cb36:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cb3a:	b29a      	uxth	r2, r3
 800cb3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb3e:	801a      	strh	r2, [r3, #0]
 800cb40:	e041      	b.n	800cbc6 <USB_ActivateEndpoint+0x30e>
 800cb42:	683b      	ldr	r3, [r7, #0]
 800cb44:	691b      	ldr	r3, [r3, #16]
 800cb46:	2b3e      	cmp	r3, #62	@ 0x3e
 800cb48:	d81c      	bhi.n	800cb84 <USB_ActivateEndpoint+0x2cc>
 800cb4a:	683b      	ldr	r3, [r7, #0]
 800cb4c:	691b      	ldr	r3, [r3, #16]
 800cb4e:	085b      	lsrs	r3, r3, #1
 800cb50:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800cb54:	683b      	ldr	r3, [r7, #0]
 800cb56:	691b      	ldr	r3, [r3, #16]
 800cb58:	f003 0301 	and.w	r3, r3, #1
 800cb5c:	2b00      	cmp	r3, #0
 800cb5e:	d004      	beq.n	800cb6a <USB_ActivateEndpoint+0x2b2>
 800cb60:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800cb64:	3301      	adds	r3, #1
 800cb66:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800cb6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb6c:	881b      	ldrh	r3, [r3, #0]
 800cb6e:	b29a      	uxth	r2, r3
 800cb70:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800cb74:	b29b      	uxth	r3, r3
 800cb76:	029b      	lsls	r3, r3, #10
 800cb78:	b29b      	uxth	r3, r3
 800cb7a:	4313      	orrs	r3, r2
 800cb7c:	b29a      	uxth	r2, r3
 800cb7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb80:	801a      	strh	r2, [r3, #0]
 800cb82:	e020      	b.n	800cbc6 <USB_ActivateEndpoint+0x30e>
 800cb84:	683b      	ldr	r3, [r7, #0]
 800cb86:	691b      	ldr	r3, [r3, #16]
 800cb88:	095b      	lsrs	r3, r3, #5
 800cb8a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800cb8e:	683b      	ldr	r3, [r7, #0]
 800cb90:	691b      	ldr	r3, [r3, #16]
 800cb92:	f003 031f 	and.w	r3, r3, #31
 800cb96:	2b00      	cmp	r3, #0
 800cb98:	d104      	bne.n	800cba4 <USB_ActivateEndpoint+0x2ec>
 800cb9a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800cb9e:	3b01      	subs	r3, #1
 800cba0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800cba4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cba6:	881b      	ldrh	r3, [r3, #0]
 800cba8:	b29a      	uxth	r2, r3
 800cbaa:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800cbae:	b29b      	uxth	r3, r3
 800cbb0:	029b      	lsls	r3, r3, #10
 800cbb2:	b29b      	uxth	r3, r3
 800cbb4:	4313      	orrs	r3, r2
 800cbb6:	b29b      	uxth	r3, r3
 800cbb8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800cbbc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cbc0:	b29a      	uxth	r2, r3
 800cbc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cbc4:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800cbc6:	687a      	ldr	r2, [r7, #4]
 800cbc8:	683b      	ldr	r3, [r7, #0]
 800cbca:	781b      	ldrb	r3, [r3, #0]
 800cbcc:	009b      	lsls	r3, r3, #2
 800cbce:	4413      	add	r3, r2
 800cbd0:	881b      	ldrh	r3, [r3, #0]
 800cbd2:	847b      	strh	r3, [r7, #34]	@ 0x22
 800cbd4:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800cbd6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800cbda:	2b00      	cmp	r3, #0
 800cbdc:	d01b      	beq.n	800cc16 <USB_ActivateEndpoint+0x35e>
 800cbde:	687a      	ldr	r2, [r7, #4]
 800cbe0:	683b      	ldr	r3, [r7, #0]
 800cbe2:	781b      	ldrb	r3, [r3, #0]
 800cbe4:	009b      	lsls	r3, r3, #2
 800cbe6:	4413      	add	r3, r2
 800cbe8:	881b      	ldrh	r3, [r3, #0]
 800cbea:	b29b      	uxth	r3, r3
 800cbec:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cbf0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cbf4:	843b      	strh	r3, [r7, #32]
 800cbf6:	687a      	ldr	r2, [r7, #4]
 800cbf8:	683b      	ldr	r3, [r7, #0]
 800cbfa:	781b      	ldrb	r3, [r3, #0]
 800cbfc:	009b      	lsls	r3, r3, #2
 800cbfe:	441a      	add	r2, r3
 800cc00:	8c3b      	ldrh	r3, [r7, #32]
 800cc02:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cc06:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cc0a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800cc0e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cc12:	b29b      	uxth	r3, r3
 800cc14:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 800cc16:	683b      	ldr	r3, [r7, #0]
 800cc18:	781b      	ldrb	r3, [r3, #0]
 800cc1a:	2b00      	cmp	r3, #0
 800cc1c:	d124      	bne.n	800cc68 <USB_ActivateEndpoint+0x3b0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800cc1e:	687a      	ldr	r2, [r7, #4]
 800cc20:	683b      	ldr	r3, [r7, #0]
 800cc22:	781b      	ldrb	r3, [r3, #0]
 800cc24:	009b      	lsls	r3, r3, #2
 800cc26:	4413      	add	r3, r2
 800cc28:	881b      	ldrh	r3, [r3, #0]
 800cc2a:	b29b      	uxth	r3, r3
 800cc2c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800cc30:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cc34:	83bb      	strh	r3, [r7, #28]
 800cc36:	8bbb      	ldrh	r3, [r7, #28]
 800cc38:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800cc3c:	83bb      	strh	r3, [r7, #28]
 800cc3e:	8bbb      	ldrh	r3, [r7, #28]
 800cc40:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800cc44:	83bb      	strh	r3, [r7, #28]
 800cc46:	687a      	ldr	r2, [r7, #4]
 800cc48:	683b      	ldr	r3, [r7, #0]
 800cc4a:	781b      	ldrb	r3, [r3, #0]
 800cc4c:	009b      	lsls	r3, r3, #2
 800cc4e:	441a      	add	r2, r3
 800cc50:	8bbb      	ldrh	r3, [r7, #28]
 800cc52:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cc56:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cc5a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cc5e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cc62:	b29b      	uxth	r3, r3
 800cc64:	8013      	strh	r3, [r2, #0]
 800cc66:	e306      	b.n	800d276 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 800cc68:	687a      	ldr	r2, [r7, #4]
 800cc6a:	683b      	ldr	r3, [r7, #0]
 800cc6c:	781b      	ldrb	r3, [r3, #0]
 800cc6e:	009b      	lsls	r3, r3, #2
 800cc70:	4413      	add	r3, r2
 800cc72:	881b      	ldrh	r3, [r3, #0]
 800cc74:	b29b      	uxth	r3, r3
 800cc76:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800cc7a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cc7e:	83fb      	strh	r3, [r7, #30]
 800cc80:	8bfb      	ldrh	r3, [r7, #30]
 800cc82:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800cc86:	83fb      	strh	r3, [r7, #30]
 800cc88:	687a      	ldr	r2, [r7, #4]
 800cc8a:	683b      	ldr	r3, [r7, #0]
 800cc8c:	781b      	ldrb	r3, [r3, #0]
 800cc8e:	009b      	lsls	r3, r3, #2
 800cc90:	441a      	add	r2, r3
 800cc92:	8bfb      	ldrh	r3, [r7, #30]
 800cc94:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cc98:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cc9c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cca0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cca4:	b29b      	uxth	r3, r3
 800cca6:	8013      	strh	r3, [r2, #0]
 800cca8:	e2e5      	b.n	800d276 <USB_ActivateEndpoint+0x9be>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 800ccaa:	683b      	ldr	r3, [r7, #0]
 800ccac:	78db      	ldrb	r3, [r3, #3]
 800ccae:	2b02      	cmp	r3, #2
 800ccb0:	d11e      	bne.n	800ccf0 <USB_ActivateEndpoint+0x438>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800ccb2:	687a      	ldr	r2, [r7, #4]
 800ccb4:	683b      	ldr	r3, [r7, #0]
 800ccb6:	781b      	ldrb	r3, [r3, #0]
 800ccb8:	009b      	lsls	r3, r3, #2
 800ccba:	4413      	add	r3, r2
 800ccbc:	881b      	ldrh	r3, [r3, #0]
 800ccbe:	b29b      	uxth	r3, r3
 800ccc0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ccc4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ccc8:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 800cccc:	687a      	ldr	r2, [r7, #4]
 800ccce:	683b      	ldr	r3, [r7, #0]
 800ccd0:	781b      	ldrb	r3, [r3, #0]
 800ccd2:	009b      	lsls	r3, r3, #2
 800ccd4:	441a      	add	r2, r3
 800ccd6:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 800ccda:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ccde:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cce2:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800cce6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ccea:	b29b      	uxth	r3, r3
 800ccec:	8013      	strh	r3, [r2, #0]
 800ccee:	e01d      	b.n	800cd2c <USB_ActivateEndpoint+0x474>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 800ccf0:	687a      	ldr	r2, [r7, #4]
 800ccf2:	683b      	ldr	r3, [r7, #0]
 800ccf4:	781b      	ldrb	r3, [r3, #0]
 800ccf6:	009b      	lsls	r3, r3, #2
 800ccf8:	4413      	add	r3, r2
 800ccfa:	881b      	ldrh	r3, [r3, #0]
 800ccfc:	b29b      	uxth	r3, r3
 800ccfe:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800cd02:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cd06:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
 800cd0a:	687a      	ldr	r2, [r7, #4]
 800cd0c:	683b      	ldr	r3, [r7, #0]
 800cd0e:	781b      	ldrb	r3, [r3, #0]
 800cd10:	009b      	lsls	r3, r3, #2
 800cd12:	441a      	add	r2, r3
 800cd14:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 800cd18:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cd1c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cd20:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cd24:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cd28:	b29b      	uxth	r3, r3
 800cd2a:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800cd2c:	687b      	ldr	r3, [r7, #4]
 800cd2e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800cd30:	687b      	ldr	r3, [r7, #4]
 800cd32:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cd36:	b29b      	uxth	r3, r3
 800cd38:	461a      	mov	r2, r3
 800cd3a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800cd3c:	4413      	add	r3, r2
 800cd3e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800cd40:	683b      	ldr	r3, [r7, #0]
 800cd42:	781b      	ldrb	r3, [r3, #0]
 800cd44:	00da      	lsls	r2, r3, #3
 800cd46:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800cd48:	4413      	add	r3, r2
 800cd4a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800cd4e:	67bb      	str	r3, [r7, #120]	@ 0x78
 800cd50:	683b      	ldr	r3, [r7, #0]
 800cd52:	891b      	ldrh	r3, [r3, #8]
 800cd54:	085b      	lsrs	r3, r3, #1
 800cd56:	b29b      	uxth	r3, r3
 800cd58:	005b      	lsls	r3, r3, #1
 800cd5a:	b29a      	uxth	r2, r3
 800cd5c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800cd5e:	801a      	strh	r2, [r3, #0]
 800cd60:	687b      	ldr	r3, [r7, #4]
 800cd62:	677b      	str	r3, [r7, #116]	@ 0x74
 800cd64:	687b      	ldr	r3, [r7, #4]
 800cd66:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cd6a:	b29b      	uxth	r3, r3
 800cd6c:	461a      	mov	r2, r3
 800cd6e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800cd70:	4413      	add	r3, r2
 800cd72:	677b      	str	r3, [r7, #116]	@ 0x74
 800cd74:	683b      	ldr	r3, [r7, #0]
 800cd76:	781b      	ldrb	r3, [r3, #0]
 800cd78:	00da      	lsls	r2, r3, #3
 800cd7a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800cd7c:	4413      	add	r3, r2
 800cd7e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800cd82:	673b      	str	r3, [r7, #112]	@ 0x70
 800cd84:	683b      	ldr	r3, [r7, #0]
 800cd86:	895b      	ldrh	r3, [r3, #10]
 800cd88:	085b      	lsrs	r3, r3, #1
 800cd8a:	b29b      	uxth	r3, r3
 800cd8c:	005b      	lsls	r3, r3, #1
 800cd8e:	b29a      	uxth	r2, r3
 800cd90:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800cd92:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 800cd94:	683b      	ldr	r3, [r7, #0]
 800cd96:	785b      	ldrb	r3, [r3, #1]
 800cd98:	2b00      	cmp	r3, #0
 800cd9a:	f040 81af 	bne.w	800d0fc <USB_ActivateEndpoint+0x844>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800cd9e:	687a      	ldr	r2, [r7, #4]
 800cda0:	683b      	ldr	r3, [r7, #0]
 800cda2:	781b      	ldrb	r3, [r3, #0]
 800cda4:	009b      	lsls	r3, r3, #2
 800cda6:	4413      	add	r3, r2
 800cda8:	881b      	ldrh	r3, [r3, #0]
 800cdaa:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 800cdae:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 800cdb2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800cdb6:	2b00      	cmp	r3, #0
 800cdb8:	d01d      	beq.n	800cdf6 <USB_ActivateEndpoint+0x53e>
 800cdba:	687a      	ldr	r2, [r7, #4]
 800cdbc:	683b      	ldr	r3, [r7, #0]
 800cdbe:	781b      	ldrb	r3, [r3, #0]
 800cdc0:	009b      	lsls	r3, r3, #2
 800cdc2:	4413      	add	r3, r2
 800cdc4:	881b      	ldrh	r3, [r3, #0]
 800cdc6:	b29b      	uxth	r3, r3
 800cdc8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cdcc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cdd0:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 800cdd4:	687a      	ldr	r2, [r7, #4]
 800cdd6:	683b      	ldr	r3, [r7, #0]
 800cdd8:	781b      	ldrb	r3, [r3, #0]
 800cdda:	009b      	lsls	r3, r3, #2
 800cddc:	441a      	add	r2, r3
 800cdde:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 800cde2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cde6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cdea:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800cdee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cdf2:	b29b      	uxth	r3, r3
 800cdf4:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800cdf6:	687a      	ldr	r2, [r7, #4]
 800cdf8:	683b      	ldr	r3, [r7, #0]
 800cdfa:	781b      	ldrb	r3, [r3, #0]
 800cdfc:	009b      	lsls	r3, r3, #2
 800cdfe:	4413      	add	r3, r2
 800ce00:	881b      	ldrh	r3, [r3, #0]
 800ce02:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 800ce06:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 800ce0a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ce0e:	2b00      	cmp	r3, #0
 800ce10:	d01d      	beq.n	800ce4e <USB_ActivateEndpoint+0x596>
 800ce12:	687a      	ldr	r2, [r7, #4]
 800ce14:	683b      	ldr	r3, [r7, #0]
 800ce16:	781b      	ldrb	r3, [r3, #0]
 800ce18:	009b      	lsls	r3, r3, #2
 800ce1a:	4413      	add	r3, r2
 800ce1c:	881b      	ldrh	r3, [r3, #0]
 800ce1e:	b29b      	uxth	r3, r3
 800ce20:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ce24:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ce28:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 800ce2c:	687a      	ldr	r2, [r7, #4]
 800ce2e:	683b      	ldr	r3, [r7, #0]
 800ce30:	781b      	ldrb	r3, [r3, #0]
 800ce32:	009b      	lsls	r3, r3, #2
 800ce34:	441a      	add	r2, r3
 800ce36:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 800ce3a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ce3e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ce42:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ce46:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800ce4a:	b29b      	uxth	r3, r3
 800ce4c:	8013      	strh	r3, [r2, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800ce4e:	683b      	ldr	r3, [r7, #0]
 800ce50:	785b      	ldrb	r3, [r3, #1]
 800ce52:	2b00      	cmp	r3, #0
 800ce54:	d16b      	bne.n	800cf2e <USB_ActivateEndpoint+0x676>
 800ce56:	687b      	ldr	r3, [r7, #4]
 800ce58:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ce5a:	687b      	ldr	r3, [r7, #4]
 800ce5c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ce60:	b29b      	uxth	r3, r3
 800ce62:	461a      	mov	r2, r3
 800ce64:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ce66:	4413      	add	r3, r2
 800ce68:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ce6a:	683b      	ldr	r3, [r7, #0]
 800ce6c:	781b      	ldrb	r3, [r3, #0]
 800ce6e:	00da      	lsls	r2, r3, #3
 800ce70:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ce72:	4413      	add	r3, r2
 800ce74:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800ce78:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ce7a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ce7c:	881b      	ldrh	r3, [r3, #0]
 800ce7e:	b29b      	uxth	r3, r3
 800ce80:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ce84:	b29a      	uxth	r2, r3
 800ce86:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ce88:	801a      	strh	r2, [r3, #0]
 800ce8a:	683b      	ldr	r3, [r7, #0]
 800ce8c:	691b      	ldr	r3, [r3, #16]
 800ce8e:	2b00      	cmp	r3, #0
 800ce90:	d10a      	bne.n	800cea8 <USB_ActivateEndpoint+0x5f0>
 800ce92:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ce94:	881b      	ldrh	r3, [r3, #0]
 800ce96:	b29b      	uxth	r3, r3
 800ce98:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ce9c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cea0:	b29a      	uxth	r2, r3
 800cea2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cea4:	801a      	strh	r2, [r3, #0]
 800cea6:	e05d      	b.n	800cf64 <USB_ActivateEndpoint+0x6ac>
 800cea8:	683b      	ldr	r3, [r7, #0]
 800ceaa:	691b      	ldr	r3, [r3, #16]
 800ceac:	2b3e      	cmp	r3, #62	@ 0x3e
 800ceae:	d81c      	bhi.n	800ceea <USB_ActivateEndpoint+0x632>
 800ceb0:	683b      	ldr	r3, [r7, #0]
 800ceb2:	691b      	ldr	r3, [r3, #16]
 800ceb4:	085b      	lsrs	r3, r3, #1
 800ceb6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800ceba:	683b      	ldr	r3, [r7, #0]
 800cebc:	691b      	ldr	r3, [r3, #16]
 800cebe:	f003 0301 	and.w	r3, r3, #1
 800cec2:	2b00      	cmp	r3, #0
 800cec4:	d004      	beq.n	800ced0 <USB_ActivateEndpoint+0x618>
 800cec6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800ceca:	3301      	adds	r3, #1
 800cecc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800ced0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ced2:	881b      	ldrh	r3, [r3, #0]
 800ced4:	b29a      	uxth	r2, r3
 800ced6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800ceda:	b29b      	uxth	r3, r3
 800cedc:	029b      	lsls	r3, r3, #10
 800cede:	b29b      	uxth	r3, r3
 800cee0:	4313      	orrs	r3, r2
 800cee2:	b29a      	uxth	r2, r3
 800cee4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cee6:	801a      	strh	r2, [r3, #0]
 800cee8:	e03c      	b.n	800cf64 <USB_ActivateEndpoint+0x6ac>
 800ceea:	683b      	ldr	r3, [r7, #0]
 800ceec:	691b      	ldr	r3, [r3, #16]
 800ceee:	095b      	lsrs	r3, r3, #5
 800cef0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800cef4:	683b      	ldr	r3, [r7, #0]
 800cef6:	691b      	ldr	r3, [r3, #16]
 800cef8:	f003 031f 	and.w	r3, r3, #31
 800cefc:	2b00      	cmp	r3, #0
 800cefe:	d104      	bne.n	800cf0a <USB_ActivateEndpoint+0x652>
 800cf00:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800cf04:	3b01      	subs	r3, #1
 800cf06:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800cf0a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cf0c:	881b      	ldrh	r3, [r3, #0]
 800cf0e:	b29a      	uxth	r2, r3
 800cf10:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800cf14:	b29b      	uxth	r3, r3
 800cf16:	029b      	lsls	r3, r3, #10
 800cf18:	b29b      	uxth	r3, r3
 800cf1a:	4313      	orrs	r3, r2
 800cf1c:	b29b      	uxth	r3, r3
 800cf1e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800cf22:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cf26:	b29a      	uxth	r2, r3
 800cf28:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cf2a:	801a      	strh	r2, [r3, #0]
 800cf2c:	e01a      	b.n	800cf64 <USB_ActivateEndpoint+0x6ac>
 800cf2e:	683b      	ldr	r3, [r7, #0]
 800cf30:	785b      	ldrb	r3, [r3, #1]
 800cf32:	2b01      	cmp	r3, #1
 800cf34:	d116      	bne.n	800cf64 <USB_ActivateEndpoint+0x6ac>
 800cf36:	687b      	ldr	r3, [r7, #4]
 800cf38:	657b      	str	r3, [r7, #84]	@ 0x54
 800cf3a:	687b      	ldr	r3, [r7, #4]
 800cf3c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cf40:	b29b      	uxth	r3, r3
 800cf42:	461a      	mov	r2, r3
 800cf44:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cf46:	4413      	add	r3, r2
 800cf48:	657b      	str	r3, [r7, #84]	@ 0x54
 800cf4a:	683b      	ldr	r3, [r7, #0]
 800cf4c:	781b      	ldrb	r3, [r3, #0]
 800cf4e:	00da      	lsls	r2, r3, #3
 800cf50:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cf52:	4413      	add	r3, r2
 800cf54:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800cf58:	653b      	str	r3, [r7, #80]	@ 0x50
 800cf5a:	683b      	ldr	r3, [r7, #0]
 800cf5c:	691b      	ldr	r3, [r3, #16]
 800cf5e:	b29a      	uxth	r2, r3
 800cf60:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cf62:	801a      	strh	r2, [r3, #0]
 800cf64:	687b      	ldr	r3, [r7, #4]
 800cf66:	647b      	str	r3, [r7, #68]	@ 0x44
 800cf68:	683b      	ldr	r3, [r7, #0]
 800cf6a:	785b      	ldrb	r3, [r3, #1]
 800cf6c:	2b00      	cmp	r3, #0
 800cf6e:	d16b      	bne.n	800d048 <USB_ActivateEndpoint+0x790>
 800cf70:	687b      	ldr	r3, [r7, #4]
 800cf72:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800cf74:	687b      	ldr	r3, [r7, #4]
 800cf76:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cf7a:	b29b      	uxth	r3, r3
 800cf7c:	461a      	mov	r2, r3
 800cf7e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cf80:	4413      	add	r3, r2
 800cf82:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800cf84:	683b      	ldr	r3, [r7, #0]
 800cf86:	781b      	ldrb	r3, [r3, #0]
 800cf88:	00da      	lsls	r2, r3, #3
 800cf8a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cf8c:	4413      	add	r3, r2
 800cf8e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800cf92:	63bb      	str	r3, [r7, #56]	@ 0x38
 800cf94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf96:	881b      	ldrh	r3, [r3, #0]
 800cf98:	b29b      	uxth	r3, r3
 800cf9a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800cf9e:	b29a      	uxth	r2, r3
 800cfa0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cfa2:	801a      	strh	r2, [r3, #0]
 800cfa4:	683b      	ldr	r3, [r7, #0]
 800cfa6:	691b      	ldr	r3, [r3, #16]
 800cfa8:	2b00      	cmp	r3, #0
 800cfaa:	d10a      	bne.n	800cfc2 <USB_ActivateEndpoint+0x70a>
 800cfac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cfae:	881b      	ldrh	r3, [r3, #0]
 800cfb0:	b29b      	uxth	r3, r3
 800cfb2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800cfb6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cfba:	b29a      	uxth	r2, r3
 800cfbc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cfbe:	801a      	strh	r2, [r3, #0]
 800cfc0:	e05b      	b.n	800d07a <USB_ActivateEndpoint+0x7c2>
 800cfc2:	683b      	ldr	r3, [r7, #0]
 800cfc4:	691b      	ldr	r3, [r3, #16]
 800cfc6:	2b3e      	cmp	r3, #62	@ 0x3e
 800cfc8:	d81c      	bhi.n	800d004 <USB_ActivateEndpoint+0x74c>
 800cfca:	683b      	ldr	r3, [r7, #0]
 800cfcc:	691b      	ldr	r3, [r3, #16]
 800cfce:	085b      	lsrs	r3, r3, #1
 800cfd0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800cfd4:	683b      	ldr	r3, [r7, #0]
 800cfd6:	691b      	ldr	r3, [r3, #16]
 800cfd8:	f003 0301 	and.w	r3, r3, #1
 800cfdc:	2b00      	cmp	r3, #0
 800cfde:	d004      	beq.n	800cfea <USB_ActivateEndpoint+0x732>
 800cfe0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800cfe4:	3301      	adds	r3, #1
 800cfe6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800cfea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cfec:	881b      	ldrh	r3, [r3, #0]
 800cfee:	b29a      	uxth	r2, r3
 800cff0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800cff4:	b29b      	uxth	r3, r3
 800cff6:	029b      	lsls	r3, r3, #10
 800cff8:	b29b      	uxth	r3, r3
 800cffa:	4313      	orrs	r3, r2
 800cffc:	b29a      	uxth	r2, r3
 800cffe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d000:	801a      	strh	r2, [r3, #0]
 800d002:	e03a      	b.n	800d07a <USB_ActivateEndpoint+0x7c2>
 800d004:	683b      	ldr	r3, [r7, #0]
 800d006:	691b      	ldr	r3, [r3, #16]
 800d008:	095b      	lsrs	r3, r3, #5
 800d00a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800d00e:	683b      	ldr	r3, [r7, #0]
 800d010:	691b      	ldr	r3, [r3, #16]
 800d012:	f003 031f 	and.w	r3, r3, #31
 800d016:	2b00      	cmp	r3, #0
 800d018:	d104      	bne.n	800d024 <USB_ActivateEndpoint+0x76c>
 800d01a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800d01e:	3b01      	subs	r3, #1
 800d020:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800d024:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d026:	881b      	ldrh	r3, [r3, #0]
 800d028:	b29a      	uxth	r2, r3
 800d02a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800d02e:	b29b      	uxth	r3, r3
 800d030:	029b      	lsls	r3, r3, #10
 800d032:	b29b      	uxth	r3, r3
 800d034:	4313      	orrs	r3, r2
 800d036:	b29b      	uxth	r3, r3
 800d038:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d03c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d040:	b29a      	uxth	r2, r3
 800d042:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d044:	801a      	strh	r2, [r3, #0]
 800d046:	e018      	b.n	800d07a <USB_ActivateEndpoint+0x7c2>
 800d048:	683b      	ldr	r3, [r7, #0]
 800d04a:	785b      	ldrb	r3, [r3, #1]
 800d04c:	2b01      	cmp	r3, #1
 800d04e:	d114      	bne.n	800d07a <USB_ActivateEndpoint+0x7c2>
 800d050:	687b      	ldr	r3, [r7, #4]
 800d052:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d056:	b29b      	uxth	r3, r3
 800d058:	461a      	mov	r2, r3
 800d05a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d05c:	4413      	add	r3, r2
 800d05e:	647b      	str	r3, [r7, #68]	@ 0x44
 800d060:	683b      	ldr	r3, [r7, #0]
 800d062:	781b      	ldrb	r3, [r3, #0]
 800d064:	00da      	lsls	r2, r3, #3
 800d066:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d068:	4413      	add	r3, r2
 800d06a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d06e:	643b      	str	r3, [r7, #64]	@ 0x40
 800d070:	683b      	ldr	r3, [r7, #0]
 800d072:	691b      	ldr	r3, [r3, #16]
 800d074:	b29a      	uxth	r2, r3
 800d076:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d078:	801a      	strh	r2, [r3, #0]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800d07a:	687a      	ldr	r2, [r7, #4]
 800d07c:	683b      	ldr	r3, [r7, #0]
 800d07e:	781b      	ldrb	r3, [r3, #0]
 800d080:	009b      	lsls	r3, r3, #2
 800d082:	4413      	add	r3, r2
 800d084:	881b      	ldrh	r3, [r3, #0]
 800d086:	b29b      	uxth	r3, r3
 800d088:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800d08c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d090:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800d092:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800d094:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800d098:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800d09a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800d09c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800d0a0:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800d0a2:	687a      	ldr	r2, [r7, #4]
 800d0a4:	683b      	ldr	r3, [r7, #0]
 800d0a6:	781b      	ldrb	r3, [r3, #0]
 800d0a8:	009b      	lsls	r3, r3, #2
 800d0aa:	441a      	add	r2, r3
 800d0ac:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800d0ae:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d0b2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d0b6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d0ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d0be:	b29b      	uxth	r3, r3
 800d0c0:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800d0c2:	687a      	ldr	r2, [r7, #4]
 800d0c4:	683b      	ldr	r3, [r7, #0]
 800d0c6:	781b      	ldrb	r3, [r3, #0]
 800d0c8:	009b      	lsls	r3, r3, #2
 800d0ca:	4413      	add	r3, r2
 800d0cc:	881b      	ldrh	r3, [r3, #0]
 800d0ce:	b29b      	uxth	r3, r3
 800d0d0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d0d4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d0d8:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800d0da:	687a      	ldr	r2, [r7, #4]
 800d0dc:	683b      	ldr	r3, [r7, #0]
 800d0de:	781b      	ldrb	r3, [r3, #0]
 800d0e0:	009b      	lsls	r3, r3, #2
 800d0e2:	441a      	add	r2, r3
 800d0e4:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800d0e6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d0ea:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d0ee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d0f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d0f6:	b29b      	uxth	r3, r3
 800d0f8:	8013      	strh	r3, [r2, #0]
 800d0fa:	e0bc      	b.n	800d276 <USB_ActivateEndpoint+0x9be>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800d0fc:	687a      	ldr	r2, [r7, #4]
 800d0fe:	683b      	ldr	r3, [r7, #0]
 800d100:	781b      	ldrb	r3, [r3, #0]
 800d102:	009b      	lsls	r3, r3, #2
 800d104:	4413      	add	r3, r2
 800d106:	881b      	ldrh	r3, [r3, #0]
 800d108:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 800d10c:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800d110:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d114:	2b00      	cmp	r3, #0
 800d116:	d01d      	beq.n	800d154 <USB_ActivateEndpoint+0x89c>
 800d118:	687a      	ldr	r2, [r7, #4]
 800d11a:	683b      	ldr	r3, [r7, #0]
 800d11c:	781b      	ldrb	r3, [r3, #0]
 800d11e:	009b      	lsls	r3, r3, #2
 800d120:	4413      	add	r3, r2
 800d122:	881b      	ldrh	r3, [r3, #0]
 800d124:	b29b      	uxth	r3, r3
 800d126:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d12a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d12e:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 800d132:	687a      	ldr	r2, [r7, #4]
 800d134:	683b      	ldr	r3, [r7, #0]
 800d136:	781b      	ldrb	r3, [r3, #0]
 800d138:	009b      	lsls	r3, r3, #2
 800d13a:	441a      	add	r2, r3
 800d13c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800d140:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d144:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d148:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800d14c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d150:	b29b      	uxth	r3, r3
 800d152:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800d154:	687a      	ldr	r2, [r7, #4]
 800d156:	683b      	ldr	r3, [r7, #0]
 800d158:	781b      	ldrb	r3, [r3, #0]
 800d15a:	009b      	lsls	r3, r3, #2
 800d15c:	4413      	add	r3, r2
 800d15e:	881b      	ldrh	r3, [r3, #0]
 800d160:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 800d164:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 800d168:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d16c:	2b00      	cmp	r3, #0
 800d16e:	d01d      	beq.n	800d1ac <USB_ActivateEndpoint+0x8f4>
 800d170:	687a      	ldr	r2, [r7, #4]
 800d172:	683b      	ldr	r3, [r7, #0]
 800d174:	781b      	ldrb	r3, [r3, #0]
 800d176:	009b      	lsls	r3, r3, #2
 800d178:	4413      	add	r3, r2
 800d17a:	881b      	ldrh	r3, [r3, #0]
 800d17c:	b29b      	uxth	r3, r3
 800d17e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d182:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d186:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 800d18a:	687a      	ldr	r2, [r7, #4]
 800d18c:	683b      	ldr	r3, [r7, #0]
 800d18e:	781b      	ldrb	r3, [r3, #0]
 800d190:	009b      	lsls	r3, r3, #2
 800d192:	441a      	add	r2, r3
 800d194:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 800d198:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d19c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d1a0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d1a4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800d1a8:	b29b      	uxth	r3, r3
 800d1aa:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800d1ac:	683b      	ldr	r3, [r7, #0]
 800d1ae:	78db      	ldrb	r3, [r3, #3]
 800d1b0:	2b01      	cmp	r3, #1
 800d1b2:	d024      	beq.n	800d1fe <USB_ActivateEndpoint+0x946>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800d1b4:	687a      	ldr	r2, [r7, #4]
 800d1b6:	683b      	ldr	r3, [r7, #0]
 800d1b8:	781b      	ldrb	r3, [r3, #0]
 800d1ba:	009b      	lsls	r3, r3, #2
 800d1bc:	4413      	add	r3, r2
 800d1be:	881b      	ldrh	r3, [r3, #0]
 800d1c0:	b29b      	uxth	r3, r3
 800d1c2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d1c6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d1ca:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800d1ce:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800d1d2:	f083 0320 	eor.w	r3, r3, #32
 800d1d6:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800d1da:	687a      	ldr	r2, [r7, #4]
 800d1dc:	683b      	ldr	r3, [r7, #0]
 800d1de:	781b      	ldrb	r3, [r3, #0]
 800d1e0:	009b      	lsls	r3, r3, #2
 800d1e2:	441a      	add	r2, r3
 800d1e4:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800d1e8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d1ec:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d1f0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d1f4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d1f8:	b29b      	uxth	r3, r3
 800d1fa:	8013      	strh	r3, [r2, #0]
 800d1fc:	e01d      	b.n	800d23a <USB_ActivateEndpoint+0x982>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800d1fe:	687a      	ldr	r2, [r7, #4]
 800d200:	683b      	ldr	r3, [r7, #0]
 800d202:	781b      	ldrb	r3, [r3, #0]
 800d204:	009b      	lsls	r3, r3, #2
 800d206:	4413      	add	r3, r2
 800d208:	881b      	ldrh	r3, [r3, #0]
 800d20a:	b29b      	uxth	r3, r3
 800d20c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d210:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d214:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 800d218:	687a      	ldr	r2, [r7, #4]
 800d21a:	683b      	ldr	r3, [r7, #0]
 800d21c:	781b      	ldrb	r3, [r3, #0]
 800d21e:	009b      	lsls	r3, r3, #2
 800d220:	441a      	add	r2, r3
 800d222:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 800d226:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d22a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d22e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d232:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d236:	b29b      	uxth	r3, r3
 800d238:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800d23a:	687a      	ldr	r2, [r7, #4]
 800d23c:	683b      	ldr	r3, [r7, #0]
 800d23e:	781b      	ldrb	r3, [r3, #0]
 800d240:	009b      	lsls	r3, r3, #2
 800d242:	4413      	add	r3, r2
 800d244:	881b      	ldrh	r3, [r3, #0]
 800d246:	b29b      	uxth	r3, r3
 800d248:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800d24c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d250:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800d254:	687a      	ldr	r2, [r7, #4]
 800d256:	683b      	ldr	r3, [r7, #0]
 800d258:	781b      	ldrb	r3, [r3, #0]
 800d25a:	009b      	lsls	r3, r3, #2
 800d25c:	441a      	add	r2, r3
 800d25e:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800d262:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d266:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d26a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d26e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d272:	b29b      	uxth	r3, r3
 800d274:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 800d276:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
}
 800d27a:	4618      	mov	r0, r3
 800d27c:	379c      	adds	r7, #156	@ 0x9c
 800d27e:	46bd      	mov	sp, r7
 800d280:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d284:	4770      	bx	lr
 800d286:	bf00      	nop

0800d288 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800d288:	b480      	push	{r7}
 800d28a:	b08d      	sub	sp, #52	@ 0x34
 800d28c:	af00      	add	r7, sp, #0
 800d28e:	6078      	str	r0, [r7, #4]
 800d290:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800d292:	683b      	ldr	r3, [r7, #0]
 800d294:	7b1b      	ldrb	r3, [r3, #12]
 800d296:	2b00      	cmp	r3, #0
 800d298:	f040 808e 	bne.w	800d3b8 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 800d29c:	683b      	ldr	r3, [r7, #0]
 800d29e:	785b      	ldrb	r3, [r3, #1]
 800d2a0:	2b00      	cmp	r3, #0
 800d2a2:	d044      	beq.n	800d32e <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800d2a4:	687a      	ldr	r2, [r7, #4]
 800d2a6:	683b      	ldr	r3, [r7, #0]
 800d2a8:	781b      	ldrb	r3, [r3, #0]
 800d2aa:	009b      	lsls	r3, r3, #2
 800d2ac:	4413      	add	r3, r2
 800d2ae:	881b      	ldrh	r3, [r3, #0]
 800d2b0:	81bb      	strh	r3, [r7, #12]
 800d2b2:	89bb      	ldrh	r3, [r7, #12]
 800d2b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d2b8:	2b00      	cmp	r3, #0
 800d2ba:	d01b      	beq.n	800d2f4 <USB_DeactivateEndpoint+0x6c>
 800d2bc:	687a      	ldr	r2, [r7, #4]
 800d2be:	683b      	ldr	r3, [r7, #0]
 800d2c0:	781b      	ldrb	r3, [r3, #0]
 800d2c2:	009b      	lsls	r3, r3, #2
 800d2c4:	4413      	add	r3, r2
 800d2c6:	881b      	ldrh	r3, [r3, #0]
 800d2c8:	b29b      	uxth	r3, r3
 800d2ca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d2ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d2d2:	817b      	strh	r3, [r7, #10]
 800d2d4:	687a      	ldr	r2, [r7, #4]
 800d2d6:	683b      	ldr	r3, [r7, #0]
 800d2d8:	781b      	ldrb	r3, [r3, #0]
 800d2da:	009b      	lsls	r3, r3, #2
 800d2dc:	441a      	add	r2, r3
 800d2de:	897b      	ldrh	r3, [r7, #10]
 800d2e0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d2e4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d2e8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d2ec:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800d2f0:	b29b      	uxth	r3, r3
 800d2f2:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800d2f4:	687a      	ldr	r2, [r7, #4]
 800d2f6:	683b      	ldr	r3, [r7, #0]
 800d2f8:	781b      	ldrb	r3, [r3, #0]
 800d2fa:	009b      	lsls	r3, r3, #2
 800d2fc:	4413      	add	r3, r2
 800d2fe:	881b      	ldrh	r3, [r3, #0]
 800d300:	b29b      	uxth	r3, r3
 800d302:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d306:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d30a:	813b      	strh	r3, [r7, #8]
 800d30c:	687a      	ldr	r2, [r7, #4]
 800d30e:	683b      	ldr	r3, [r7, #0]
 800d310:	781b      	ldrb	r3, [r3, #0]
 800d312:	009b      	lsls	r3, r3, #2
 800d314:	441a      	add	r2, r3
 800d316:	893b      	ldrh	r3, [r7, #8]
 800d318:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d31c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d320:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d324:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d328:	b29b      	uxth	r3, r3
 800d32a:	8013      	strh	r3, [r2, #0]
 800d32c:	e192      	b.n	800d654 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800d32e:	687a      	ldr	r2, [r7, #4]
 800d330:	683b      	ldr	r3, [r7, #0]
 800d332:	781b      	ldrb	r3, [r3, #0]
 800d334:	009b      	lsls	r3, r3, #2
 800d336:	4413      	add	r3, r2
 800d338:	881b      	ldrh	r3, [r3, #0]
 800d33a:	827b      	strh	r3, [r7, #18]
 800d33c:	8a7b      	ldrh	r3, [r7, #18]
 800d33e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d342:	2b00      	cmp	r3, #0
 800d344:	d01b      	beq.n	800d37e <USB_DeactivateEndpoint+0xf6>
 800d346:	687a      	ldr	r2, [r7, #4]
 800d348:	683b      	ldr	r3, [r7, #0]
 800d34a:	781b      	ldrb	r3, [r3, #0]
 800d34c:	009b      	lsls	r3, r3, #2
 800d34e:	4413      	add	r3, r2
 800d350:	881b      	ldrh	r3, [r3, #0]
 800d352:	b29b      	uxth	r3, r3
 800d354:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d358:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d35c:	823b      	strh	r3, [r7, #16]
 800d35e:	687a      	ldr	r2, [r7, #4]
 800d360:	683b      	ldr	r3, [r7, #0]
 800d362:	781b      	ldrb	r3, [r3, #0]
 800d364:	009b      	lsls	r3, r3, #2
 800d366:	441a      	add	r2, r3
 800d368:	8a3b      	ldrh	r3, [r7, #16]
 800d36a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d36e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d372:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800d376:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d37a:	b29b      	uxth	r3, r3
 800d37c:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800d37e:	687a      	ldr	r2, [r7, #4]
 800d380:	683b      	ldr	r3, [r7, #0]
 800d382:	781b      	ldrb	r3, [r3, #0]
 800d384:	009b      	lsls	r3, r3, #2
 800d386:	4413      	add	r3, r2
 800d388:	881b      	ldrh	r3, [r3, #0]
 800d38a:	b29b      	uxth	r3, r3
 800d38c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800d390:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d394:	81fb      	strh	r3, [r7, #14]
 800d396:	687a      	ldr	r2, [r7, #4]
 800d398:	683b      	ldr	r3, [r7, #0]
 800d39a:	781b      	ldrb	r3, [r3, #0]
 800d39c:	009b      	lsls	r3, r3, #2
 800d39e:	441a      	add	r2, r3
 800d3a0:	89fb      	ldrh	r3, [r7, #14]
 800d3a2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d3a6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d3aa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d3ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d3b2:	b29b      	uxth	r3, r3
 800d3b4:	8013      	strh	r3, [r2, #0]
 800d3b6:	e14d      	b.n	800d654 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 800d3b8:	683b      	ldr	r3, [r7, #0]
 800d3ba:	785b      	ldrb	r3, [r3, #1]
 800d3bc:	2b00      	cmp	r3, #0
 800d3be:	f040 80a5 	bne.w	800d50c <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800d3c2:	687a      	ldr	r2, [r7, #4]
 800d3c4:	683b      	ldr	r3, [r7, #0]
 800d3c6:	781b      	ldrb	r3, [r3, #0]
 800d3c8:	009b      	lsls	r3, r3, #2
 800d3ca:	4413      	add	r3, r2
 800d3cc:	881b      	ldrh	r3, [r3, #0]
 800d3ce:	843b      	strh	r3, [r7, #32]
 800d3d0:	8c3b      	ldrh	r3, [r7, #32]
 800d3d2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d3d6:	2b00      	cmp	r3, #0
 800d3d8:	d01b      	beq.n	800d412 <USB_DeactivateEndpoint+0x18a>
 800d3da:	687a      	ldr	r2, [r7, #4]
 800d3dc:	683b      	ldr	r3, [r7, #0]
 800d3de:	781b      	ldrb	r3, [r3, #0]
 800d3e0:	009b      	lsls	r3, r3, #2
 800d3e2:	4413      	add	r3, r2
 800d3e4:	881b      	ldrh	r3, [r3, #0]
 800d3e6:	b29b      	uxth	r3, r3
 800d3e8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d3ec:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d3f0:	83fb      	strh	r3, [r7, #30]
 800d3f2:	687a      	ldr	r2, [r7, #4]
 800d3f4:	683b      	ldr	r3, [r7, #0]
 800d3f6:	781b      	ldrb	r3, [r3, #0]
 800d3f8:	009b      	lsls	r3, r3, #2
 800d3fa:	441a      	add	r2, r3
 800d3fc:	8bfb      	ldrh	r3, [r7, #30]
 800d3fe:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d402:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d406:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800d40a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d40e:	b29b      	uxth	r3, r3
 800d410:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800d412:	687a      	ldr	r2, [r7, #4]
 800d414:	683b      	ldr	r3, [r7, #0]
 800d416:	781b      	ldrb	r3, [r3, #0]
 800d418:	009b      	lsls	r3, r3, #2
 800d41a:	4413      	add	r3, r2
 800d41c:	881b      	ldrh	r3, [r3, #0]
 800d41e:	83bb      	strh	r3, [r7, #28]
 800d420:	8bbb      	ldrh	r3, [r7, #28]
 800d422:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d426:	2b00      	cmp	r3, #0
 800d428:	d01b      	beq.n	800d462 <USB_DeactivateEndpoint+0x1da>
 800d42a:	687a      	ldr	r2, [r7, #4]
 800d42c:	683b      	ldr	r3, [r7, #0]
 800d42e:	781b      	ldrb	r3, [r3, #0]
 800d430:	009b      	lsls	r3, r3, #2
 800d432:	4413      	add	r3, r2
 800d434:	881b      	ldrh	r3, [r3, #0]
 800d436:	b29b      	uxth	r3, r3
 800d438:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d43c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d440:	837b      	strh	r3, [r7, #26]
 800d442:	687a      	ldr	r2, [r7, #4]
 800d444:	683b      	ldr	r3, [r7, #0]
 800d446:	781b      	ldrb	r3, [r3, #0]
 800d448:	009b      	lsls	r3, r3, #2
 800d44a:	441a      	add	r2, r3
 800d44c:	8b7b      	ldrh	r3, [r7, #26]
 800d44e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d452:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d456:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d45a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800d45e:	b29b      	uxth	r3, r3
 800d460:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800d462:	687a      	ldr	r2, [r7, #4]
 800d464:	683b      	ldr	r3, [r7, #0]
 800d466:	781b      	ldrb	r3, [r3, #0]
 800d468:	009b      	lsls	r3, r3, #2
 800d46a:	4413      	add	r3, r2
 800d46c:	881b      	ldrh	r3, [r3, #0]
 800d46e:	b29b      	uxth	r3, r3
 800d470:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d474:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d478:	833b      	strh	r3, [r7, #24]
 800d47a:	687a      	ldr	r2, [r7, #4]
 800d47c:	683b      	ldr	r3, [r7, #0]
 800d47e:	781b      	ldrb	r3, [r3, #0]
 800d480:	009b      	lsls	r3, r3, #2
 800d482:	441a      	add	r2, r3
 800d484:	8b3b      	ldrh	r3, [r7, #24]
 800d486:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d48a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d48e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d492:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800d496:	b29b      	uxth	r3, r3
 800d498:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800d49a:	687a      	ldr	r2, [r7, #4]
 800d49c:	683b      	ldr	r3, [r7, #0]
 800d49e:	781b      	ldrb	r3, [r3, #0]
 800d4a0:	009b      	lsls	r3, r3, #2
 800d4a2:	4413      	add	r3, r2
 800d4a4:	881b      	ldrh	r3, [r3, #0]
 800d4a6:	b29b      	uxth	r3, r3
 800d4a8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800d4ac:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d4b0:	82fb      	strh	r3, [r7, #22]
 800d4b2:	687a      	ldr	r2, [r7, #4]
 800d4b4:	683b      	ldr	r3, [r7, #0]
 800d4b6:	781b      	ldrb	r3, [r3, #0]
 800d4b8:	009b      	lsls	r3, r3, #2
 800d4ba:	441a      	add	r2, r3
 800d4bc:	8afb      	ldrh	r3, [r7, #22]
 800d4be:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d4c2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d4c6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d4ca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d4ce:	b29b      	uxth	r3, r3
 800d4d0:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800d4d2:	687a      	ldr	r2, [r7, #4]
 800d4d4:	683b      	ldr	r3, [r7, #0]
 800d4d6:	781b      	ldrb	r3, [r3, #0]
 800d4d8:	009b      	lsls	r3, r3, #2
 800d4da:	4413      	add	r3, r2
 800d4dc:	881b      	ldrh	r3, [r3, #0]
 800d4de:	b29b      	uxth	r3, r3
 800d4e0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d4e4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d4e8:	82bb      	strh	r3, [r7, #20]
 800d4ea:	687a      	ldr	r2, [r7, #4]
 800d4ec:	683b      	ldr	r3, [r7, #0]
 800d4ee:	781b      	ldrb	r3, [r3, #0]
 800d4f0:	009b      	lsls	r3, r3, #2
 800d4f2:	441a      	add	r2, r3
 800d4f4:	8abb      	ldrh	r3, [r7, #20]
 800d4f6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d4fa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d4fe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d502:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d506:	b29b      	uxth	r3, r3
 800d508:	8013      	strh	r3, [r2, #0]
 800d50a:	e0a3      	b.n	800d654 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800d50c:	687a      	ldr	r2, [r7, #4]
 800d50e:	683b      	ldr	r3, [r7, #0]
 800d510:	781b      	ldrb	r3, [r3, #0]
 800d512:	009b      	lsls	r3, r3, #2
 800d514:	4413      	add	r3, r2
 800d516:	881b      	ldrh	r3, [r3, #0]
 800d518:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800d51a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800d51c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d520:	2b00      	cmp	r3, #0
 800d522:	d01b      	beq.n	800d55c <USB_DeactivateEndpoint+0x2d4>
 800d524:	687a      	ldr	r2, [r7, #4]
 800d526:	683b      	ldr	r3, [r7, #0]
 800d528:	781b      	ldrb	r3, [r3, #0]
 800d52a:	009b      	lsls	r3, r3, #2
 800d52c:	4413      	add	r3, r2
 800d52e:	881b      	ldrh	r3, [r3, #0]
 800d530:	b29b      	uxth	r3, r3
 800d532:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d536:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d53a:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800d53c:	687a      	ldr	r2, [r7, #4]
 800d53e:	683b      	ldr	r3, [r7, #0]
 800d540:	781b      	ldrb	r3, [r3, #0]
 800d542:	009b      	lsls	r3, r3, #2
 800d544:	441a      	add	r2, r3
 800d546:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800d548:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d54c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d550:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800d554:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d558:	b29b      	uxth	r3, r3
 800d55a:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800d55c:	687a      	ldr	r2, [r7, #4]
 800d55e:	683b      	ldr	r3, [r7, #0]
 800d560:	781b      	ldrb	r3, [r3, #0]
 800d562:	009b      	lsls	r3, r3, #2
 800d564:	4413      	add	r3, r2
 800d566:	881b      	ldrh	r3, [r3, #0]
 800d568:	857b      	strh	r3, [r7, #42]	@ 0x2a
 800d56a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800d56c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d570:	2b00      	cmp	r3, #0
 800d572:	d01b      	beq.n	800d5ac <USB_DeactivateEndpoint+0x324>
 800d574:	687a      	ldr	r2, [r7, #4]
 800d576:	683b      	ldr	r3, [r7, #0]
 800d578:	781b      	ldrb	r3, [r3, #0]
 800d57a:	009b      	lsls	r3, r3, #2
 800d57c:	4413      	add	r3, r2
 800d57e:	881b      	ldrh	r3, [r3, #0]
 800d580:	b29b      	uxth	r3, r3
 800d582:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d586:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d58a:	853b      	strh	r3, [r7, #40]	@ 0x28
 800d58c:	687a      	ldr	r2, [r7, #4]
 800d58e:	683b      	ldr	r3, [r7, #0]
 800d590:	781b      	ldrb	r3, [r3, #0]
 800d592:	009b      	lsls	r3, r3, #2
 800d594:	441a      	add	r2, r3
 800d596:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800d598:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d59c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d5a0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d5a4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800d5a8:	b29b      	uxth	r3, r3
 800d5aa:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800d5ac:	687a      	ldr	r2, [r7, #4]
 800d5ae:	683b      	ldr	r3, [r7, #0]
 800d5b0:	781b      	ldrb	r3, [r3, #0]
 800d5b2:	009b      	lsls	r3, r3, #2
 800d5b4:	4413      	add	r3, r2
 800d5b6:	881b      	ldrh	r3, [r3, #0]
 800d5b8:	b29b      	uxth	r3, r3
 800d5ba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d5be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d5c2:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800d5c4:	687a      	ldr	r2, [r7, #4]
 800d5c6:	683b      	ldr	r3, [r7, #0]
 800d5c8:	781b      	ldrb	r3, [r3, #0]
 800d5ca:	009b      	lsls	r3, r3, #2
 800d5cc:	441a      	add	r2, r3
 800d5ce:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800d5d0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d5d4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d5d8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800d5dc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d5e0:	b29b      	uxth	r3, r3
 800d5e2:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800d5e4:	687a      	ldr	r2, [r7, #4]
 800d5e6:	683b      	ldr	r3, [r7, #0]
 800d5e8:	781b      	ldrb	r3, [r3, #0]
 800d5ea:	009b      	lsls	r3, r3, #2
 800d5ec:	4413      	add	r3, r2
 800d5ee:	881b      	ldrh	r3, [r3, #0]
 800d5f0:	b29b      	uxth	r3, r3
 800d5f2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d5f6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d5fa:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800d5fc:	687a      	ldr	r2, [r7, #4]
 800d5fe:	683b      	ldr	r3, [r7, #0]
 800d600:	781b      	ldrb	r3, [r3, #0]
 800d602:	009b      	lsls	r3, r3, #2
 800d604:	441a      	add	r2, r3
 800d606:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d608:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d60c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d610:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d614:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d618:	b29b      	uxth	r3, r3
 800d61a:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800d61c:	687a      	ldr	r2, [r7, #4]
 800d61e:	683b      	ldr	r3, [r7, #0]
 800d620:	781b      	ldrb	r3, [r3, #0]
 800d622:	009b      	lsls	r3, r3, #2
 800d624:	4413      	add	r3, r2
 800d626:	881b      	ldrh	r3, [r3, #0]
 800d628:	b29b      	uxth	r3, r3
 800d62a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800d62e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d632:	847b      	strh	r3, [r7, #34]	@ 0x22
 800d634:	687a      	ldr	r2, [r7, #4]
 800d636:	683b      	ldr	r3, [r7, #0]
 800d638:	781b      	ldrb	r3, [r3, #0]
 800d63a:	009b      	lsls	r3, r3, #2
 800d63c:	441a      	add	r2, r3
 800d63e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800d640:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d644:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d648:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d64c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d650:	b29b      	uxth	r3, r3
 800d652:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800d654:	2300      	movs	r3, #0
}
 800d656:	4618      	mov	r0, r3
 800d658:	3734      	adds	r7, #52	@ 0x34
 800d65a:	46bd      	mov	sp, r7
 800d65c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d660:	4770      	bx	lr

0800d662 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800d662:	b580      	push	{r7, lr}
 800d664:	b0ac      	sub	sp, #176	@ 0xb0
 800d666:	af00      	add	r7, sp, #0
 800d668:	6078      	str	r0, [r7, #4]
 800d66a:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 800d66c:	683b      	ldr	r3, [r7, #0]
 800d66e:	785b      	ldrb	r3, [r3, #1]
 800d670:	2b01      	cmp	r3, #1
 800d672:	f040 84ca 	bne.w	800e00a <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 800d676:	683b      	ldr	r3, [r7, #0]
 800d678:	699a      	ldr	r2, [r3, #24]
 800d67a:	683b      	ldr	r3, [r7, #0]
 800d67c:	691b      	ldr	r3, [r3, #16]
 800d67e:	429a      	cmp	r2, r3
 800d680:	d904      	bls.n	800d68c <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 800d682:	683b      	ldr	r3, [r7, #0]
 800d684:	691b      	ldr	r3, [r3, #16]
 800d686:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800d68a:	e003      	b.n	800d694 <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 800d68c:	683b      	ldr	r3, [r7, #0]
 800d68e:	699b      	ldr	r3, [r3, #24]
 800d690:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800d694:	683b      	ldr	r3, [r7, #0]
 800d696:	7b1b      	ldrb	r3, [r3, #12]
 800d698:	2b00      	cmp	r3, #0
 800d69a:	d122      	bne.n	800d6e2 <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800d69c:	683b      	ldr	r3, [r7, #0]
 800d69e:	6959      	ldr	r1, [r3, #20]
 800d6a0:	683b      	ldr	r3, [r7, #0]
 800d6a2:	88da      	ldrh	r2, [r3, #6]
 800d6a4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d6a8:	b29b      	uxth	r3, r3
 800d6aa:	6878      	ldr	r0, [r7, #4]
 800d6ac:	f000 febd 	bl	800e42a <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800d6b0:	687b      	ldr	r3, [r7, #4]
 800d6b2:	613b      	str	r3, [r7, #16]
 800d6b4:	687b      	ldr	r3, [r7, #4]
 800d6b6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d6ba:	b29b      	uxth	r3, r3
 800d6bc:	461a      	mov	r2, r3
 800d6be:	693b      	ldr	r3, [r7, #16]
 800d6c0:	4413      	add	r3, r2
 800d6c2:	613b      	str	r3, [r7, #16]
 800d6c4:	683b      	ldr	r3, [r7, #0]
 800d6c6:	781b      	ldrb	r3, [r3, #0]
 800d6c8:	00da      	lsls	r2, r3, #3
 800d6ca:	693b      	ldr	r3, [r7, #16]
 800d6cc:	4413      	add	r3, r2
 800d6ce:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d6d2:	60fb      	str	r3, [r7, #12]
 800d6d4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d6d8:	b29a      	uxth	r2, r3
 800d6da:	68fb      	ldr	r3, [r7, #12]
 800d6dc:	801a      	strh	r2, [r3, #0]
 800d6de:	f000 bc6f 	b.w	800dfc0 <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800d6e2:	683b      	ldr	r3, [r7, #0]
 800d6e4:	78db      	ldrb	r3, [r3, #3]
 800d6e6:	2b02      	cmp	r3, #2
 800d6e8:	f040 831e 	bne.w	800dd28 <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800d6ec:	683b      	ldr	r3, [r7, #0]
 800d6ee:	6a1a      	ldr	r2, [r3, #32]
 800d6f0:	683b      	ldr	r3, [r7, #0]
 800d6f2:	691b      	ldr	r3, [r3, #16]
 800d6f4:	429a      	cmp	r2, r3
 800d6f6:	f240 82cf 	bls.w	800dc98 <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800d6fa:	687a      	ldr	r2, [r7, #4]
 800d6fc:	683b      	ldr	r3, [r7, #0]
 800d6fe:	781b      	ldrb	r3, [r3, #0]
 800d700:	009b      	lsls	r3, r3, #2
 800d702:	4413      	add	r3, r2
 800d704:	881b      	ldrh	r3, [r3, #0]
 800d706:	b29b      	uxth	r3, r3
 800d708:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d70c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d710:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800d714:	687a      	ldr	r2, [r7, #4]
 800d716:	683b      	ldr	r3, [r7, #0]
 800d718:	781b      	ldrb	r3, [r3, #0]
 800d71a:	009b      	lsls	r3, r3, #2
 800d71c:	441a      	add	r2, r3
 800d71e:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800d722:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d726:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d72a:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800d72e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d732:	b29b      	uxth	r3, r3
 800d734:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800d736:	683b      	ldr	r3, [r7, #0]
 800d738:	6a1a      	ldr	r2, [r3, #32]
 800d73a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d73e:	1ad2      	subs	r2, r2, r3
 800d740:	683b      	ldr	r3, [r7, #0]
 800d742:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800d744:	687a      	ldr	r2, [r7, #4]
 800d746:	683b      	ldr	r3, [r7, #0]
 800d748:	781b      	ldrb	r3, [r3, #0]
 800d74a:	009b      	lsls	r3, r3, #2
 800d74c:	4413      	add	r3, r2
 800d74e:	881b      	ldrh	r3, [r3, #0]
 800d750:	b29b      	uxth	r3, r3
 800d752:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d756:	2b00      	cmp	r3, #0
 800d758:	f000 814f 	beq.w	800d9fa <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800d75c:	687b      	ldr	r3, [r7, #4]
 800d75e:	633b      	str	r3, [r7, #48]	@ 0x30
 800d760:	683b      	ldr	r3, [r7, #0]
 800d762:	785b      	ldrb	r3, [r3, #1]
 800d764:	2b00      	cmp	r3, #0
 800d766:	d16b      	bne.n	800d840 <USB_EPStartXfer+0x1de>
 800d768:	687b      	ldr	r3, [r7, #4]
 800d76a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d76c:	687b      	ldr	r3, [r7, #4]
 800d76e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d772:	b29b      	uxth	r3, r3
 800d774:	461a      	mov	r2, r3
 800d776:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d778:	4413      	add	r3, r2
 800d77a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d77c:	683b      	ldr	r3, [r7, #0]
 800d77e:	781b      	ldrb	r3, [r3, #0]
 800d780:	00da      	lsls	r2, r3, #3
 800d782:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d784:	4413      	add	r3, r2
 800d786:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d78a:	627b      	str	r3, [r7, #36]	@ 0x24
 800d78c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d78e:	881b      	ldrh	r3, [r3, #0]
 800d790:	b29b      	uxth	r3, r3
 800d792:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d796:	b29a      	uxth	r2, r3
 800d798:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d79a:	801a      	strh	r2, [r3, #0]
 800d79c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d7a0:	2b00      	cmp	r3, #0
 800d7a2:	d10a      	bne.n	800d7ba <USB_EPStartXfer+0x158>
 800d7a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d7a6:	881b      	ldrh	r3, [r3, #0]
 800d7a8:	b29b      	uxth	r3, r3
 800d7aa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d7ae:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d7b2:	b29a      	uxth	r2, r3
 800d7b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d7b6:	801a      	strh	r2, [r3, #0]
 800d7b8:	e05b      	b.n	800d872 <USB_EPStartXfer+0x210>
 800d7ba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d7be:	2b3e      	cmp	r3, #62	@ 0x3e
 800d7c0:	d81c      	bhi.n	800d7fc <USB_EPStartXfer+0x19a>
 800d7c2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d7c6:	085b      	lsrs	r3, r3, #1
 800d7c8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800d7cc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d7d0:	f003 0301 	and.w	r3, r3, #1
 800d7d4:	2b00      	cmp	r3, #0
 800d7d6:	d004      	beq.n	800d7e2 <USB_EPStartXfer+0x180>
 800d7d8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800d7dc:	3301      	adds	r3, #1
 800d7de:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800d7e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d7e4:	881b      	ldrh	r3, [r3, #0]
 800d7e6:	b29a      	uxth	r2, r3
 800d7e8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800d7ec:	b29b      	uxth	r3, r3
 800d7ee:	029b      	lsls	r3, r3, #10
 800d7f0:	b29b      	uxth	r3, r3
 800d7f2:	4313      	orrs	r3, r2
 800d7f4:	b29a      	uxth	r2, r3
 800d7f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d7f8:	801a      	strh	r2, [r3, #0]
 800d7fa:	e03a      	b.n	800d872 <USB_EPStartXfer+0x210>
 800d7fc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d800:	095b      	lsrs	r3, r3, #5
 800d802:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800d806:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d80a:	f003 031f 	and.w	r3, r3, #31
 800d80e:	2b00      	cmp	r3, #0
 800d810:	d104      	bne.n	800d81c <USB_EPStartXfer+0x1ba>
 800d812:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800d816:	3b01      	subs	r3, #1
 800d818:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800d81c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d81e:	881b      	ldrh	r3, [r3, #0]
 800d820:	b29a      	uxth	r2, r3
 800d822:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800d826:	b29b      	uxth	r3, r3
 800d828:	029b      	lsls	r3, r3, #10
 800d82a:	b29b      	uxth	r3, r3
 800d82c:	4313      	orrs	r3, r2
 800d82e:	b29b      	uxth	r3, r3
 800d830:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d834:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d838:	b29a      	uxth	r2, r3
 800d83a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d83c:	801a      	strh	r2, [r3, #0]
 800d83e:	e018      	b.n	800d872 <USB_EPStartXfer+0x210>
 800d840:	683b      	ldr	r3, [r7, #0]
 800d842:	785b      	ldrb	r3, [r3, #1]
 800d844:	2b01      	cmp	r3, #1
 800d846:	d114      	bne.n	800d872 <USB_EPStartXfer+0x210>
 800d848:	687b      	ldr	r3, [r7, #4]
 800d84a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d84e:	b29b      	uxth	r3, r3
 800d850:	461a      	mov	r2, r3
 800d852:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d854:	4413      	add	r3, r2
 800d856:	633b      	str	r3, [r7, #48]	@ 0x30
 800d858:	683b      	ldr	r3, [r7, #0]
 800d85a:	781b      	ldrb	r3, [r3, #0]
 800d85c:	00da      	lsls	r2, r3, #3
 800d85e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d860:	4413      	add	r3, r2
 800d862:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d866:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d868:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d86c:	b29a      	uxth	r2, r3
 800d86e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d870:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800d872:	683b      	ldr	r3, [r7, #0]
 800d874:	895b      	ldrh	r3, [r3, #10]
 800d876:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800d87a:	683b      	ldr	r3, [r7, #0]
 800d87c:	6959      	ldr	r1, [r3, #20]
 800d87e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d882:	b29b      	uxth	r3, r3
 800d884:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800d888:	6878      	ldr	r0, [r7, #4]
 800d88a:	f000 fdce 	bl	800e42a <USB_WritePMA>
            ep->xfer_buff += len;
 800d88e:	683b      	ldr	r3, [r7, #0]
 800d890:	695a      	ldr	r2, [r3, #20]
 800d892:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d896:	441a      	add	r2, r3
 800d898:	683b      	ldr	r3, [r7, #0]
 800d89a:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800d89c:	683b      	ldr	r3, [r7, #0]
 800d89e:	6a1a      	ldr	r2, [r3, #32]
 800d8a0:	683b      	ldr	r3, [r7, #0]
 800d8a2:	691b      	ldr	r3, [r3, #16]
 800d8a4:	429a      	cmp	r2, r3
 800d8a6:	d907      	bls.n	800d8b8 <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 800d8a8:	683b      	ldr	r3, [r7, #0]
 800d8aa:	6a1a      	ldr	r2, [r3, #32]
 800d8ac:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d8b0:	1ad2      	subs	r2, r2, r3
 800d8b2:	683b      	ldr	r3, [r7, #0]
 800d8b4:	621a      	str	r2, [r3, #32]
 800d8b6:	e006      	b.n	800d8c6 <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 800d8b8:	683b      	ldr	r3, [r7, #0]
 800d8ba:	6a1b      	ldr	r3, [r3, #32]
 800d8bc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800d8c0:	683b      	ldr	r3, [r7, #0]
 800d8c2:	2200      	movs	r2, #0
 800d8c4:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800d8c6:	683b      	ldr	r3, [r7, #0]
 800d8c8:	785b      	ldrb	r3, [r3, #1]
 800d8ca:	2b00      	cmp	r3, #0
 800d8cc:	d16b      	bne.n	800d9a6 <USB_EPStartXfer+0x344>
 800d8ce:	687b      	ldr	r3, [r7, #4]
 800d8d0:	61bb      	str	r3, [r7, #24]
 800d8d2:	687b      	ldr	r3, [r7, #4]
 800d8d4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d8d8:	b29b      	uxth	r3, r3
 800d8da:	461a      	mov	r2, r3
 800d8dc:	69bb      	ldr	r3, [r7, #24]
 800d8de:	4413      	add	r3, r2
 800d8e0:	61bb      	str	r3, [r7, #24]
 800d8e2:	683b      	ldr	r3, [r7, #0]
 800d8e4:	781b      	ldrb	r3, [r3, #0]
 800d8e6:	00da      	lsls	r2, r3, #3
 800d8e8:	69bb      	ldr	r3, [r7, #24]
 800d8ea:	4413      	add	r3, r2
 800d8ec:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d8f0:	617b      	str	r3, [r7, #20]
 800d8f2:	697b      	ldr	r3, [r7, #20]
 800d8f4:	881b      	ldrh	r3, [r3, #0]
 800d8f6:	b29b      	uxth	r3, r3
 800d8f8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d8fc:	b29a      	uxth	r2, r3
 800d8fe:	697b      	ldr	r3, [r7, #20]
 800d900:	801a      	strh	r2, [r3, #0]
 800d902:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d906:	2b00      	cmp	r3, #0
 800d908:	d10a      	bne.n	800d920 <USB_EPStartXfer+0x2be>
 800d90a:	697b      	ldr	r3, [r7, #20]
 800d90c:	881b      	ldrh	r3, [r3, #0]
 800d90e:	b29b      	uxth	r3, r3
 800d910:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d914:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d918:	b29a      	uxth	r2, r3
 800d91a:	697b      	ldr	r3, [r7, #20]
 800d91c:	801a      	strh	r2, [r3, #0]
 800d91e:	e05d      	b.n	800d9dc <USB_EPStartXfer+0x37a>
 800d920:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d924:	2b3e      	cmp	r3, #62	@ 0x3e
 800d926:	d81c      	bhi.n	800d962 <USB_EPStartXfer+0x300>
 800d928:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d92c:	085b      	lsrs	r3, r3, #1
 800d92e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800d932:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d936:	f003 0301 	and.w	r3, r3, #1
 800d93a:	2b00      	cmp	r3, #0
 800d93c:	d004      	beq.n	800d948 <USB_EPStartXfer+0x2e6>
 800d93e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800d942:	3301      	adds	r3, #1
 800d944:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800d948:	697b      	ldr	r3, [r7, #20]
 800d94a:	881b      	ldrh	r3, [r3, #0]
 800d94c:	b29a      	uxth	r2, r3
 800d94e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800d952:	b29b      	uxth	r3, r3
 800d954:	029b      	lsls	r3, r3, #10
 800d956:	b29b      	uxth	r3, r3
 800d958:	4313      	orrs	r3, r2
 800d95a:	b29a      	uxth	r2, r3
 800d95c:	697b      	ldr	r3, [r7, #20]
 800d95e:	801a      	strh	r2, [r3, #0]
 800d960:	e03c      	b.n	800d9dc <USB_EPStartXfer+0x37a>
 800d962:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d966:	095b      	lsrs	r3, r3, #5
 800d968:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800d96c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d970:	f003 031f 	and.w	r3, r3, #31
 800d974:	2b00      	cmp	r3, #0
 800d976:	d104      	bne.n	800d982 <USB_EPStartXfer+0x320>
 800d978:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800d97c:	3b01      	subs	r3, #1
 800d97e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800d982:	697b      	ldr	r3, [r7, #20]
 800d984:	881b      	ldrh	r3, [r3, #0]
 800d986:	b29a      	uxth	r2, r3
 800d988:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800d98c:	b29b      	uxth	r3, r3
 800d98e:	029b      	lsls	r3, r3, #10
 800d990:	b29b      	uxth	r3, r3
 800d992:	4313      	orrs	r3, r2
 800d994:	b29b      	uxth	r3, r3
 800d996:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d99a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d99e:	b29a      	uxth	r2, r3
 800d9a0:	697b      	ldr	r3, [r7, #20]
 800d9a2:	801a      	strh	r2, [r3, #0]
 800d9a4:	e01a      	b.n	800d9dc <USB_EPStartXfer+0x37a>
 800d9a6:	683b      	ldr	r3, [r7, #0]
 800d9a8:	785b      	ldrb	r3, [r3, #1]
 800d9aa:	2b01      	cmp	r3, #1
 800d9ac:	d116      	bne.n	800d9dc <USB_EPStartXfer+0x37a>
 800d9ae:	687b      	ldr	r3, [r7, #4]
 800d9b0:	623b      	str	r3, [r7, #32]
 800d9b2:	687b      	ldr	r3, [r7, #4]
 800d9b4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d9b8:	b29b      	uxth	r3, r3
 800d9ba:	461a      	mov	r2, r3
 800d9bc:	6a3b      	ldr	r3, [r7, #32]
 800d9be:	4413      	add	r3, r2
 800d9c0:	623b      	str	r3, [r7, #32]
 800d9c2:	683b      	ldr	r3, [r7, #0]
 800d9c4:	781b      	ldrb	r3, [r3, #0]
 800d9c6:	00da      	lsls	r2, r3, #3
 800d9c8:	6a3b      	ldr	r3, [r7, #32]
 800d9ca:	4413      	add	r3, r2
 800d9cc:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d9d0:	61fb      	str	r3, [r7, #28]
 800d9d2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d9d6:	b29a      	uxth	r2, r3
 800d9d8:	69fb      	ldr	r3, [r7, #28]
 800d9da:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800d9dc:	683b      	ldr	r3, [r7, #0]
 800d9de:	891b      	ldrh	r3, [r3, #8]
 800d9e0:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800d9e4:	683b      	ldr	r3, [r7, #0]
 800d9e6:	6959      	ldr	r1, [r3, #20]
 800d9e8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d9ec:	b29b      	uxth	r3, r3
 800d9ee:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800d9f2:	6878      	ldr	r0, [r7, #4]
 800d9f4:	f000 fd19 	bl	800e42a <USB_WritePMA>
 800d9f8:	e2e2      	b.n	800dfc0 <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800d9fa:	683b      	ldr	r3, [r7, #0]
 800d9fc:	785b      	ldrb	r3, [r3, #1]
 800d9fe:	2b00      	cmp	r3, #0
 800da00:	d16b      	bne.n	800dada <USB_EPStartXfer+0x478>
 800da02:	687b      	ldr	r3, [r7, #4]
 800da04:	64bb      	str	r3, [r7, #72]	@ 0x48
 800da06:	687b      	ldr	r3, [r7, #4]
 800da08:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800da0c:	b29b      	uxth	r3, r3
 800da0e:	461a      	mov	r2, r3
 800da10:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800da12:	4413      	add	r3, r2
 800da14:	64bb      	str	r3, [r7, #72]	@ 0x48
 800da16:	683b      	ldr	r3, [r7, #0]
 800da18:	781b      	ldrb	r3, [r3, #0]
 800da1a:	00da      	lsls	r2, r3, #3
 800da1c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800da1e:	4413      	add	r3, r2
 800da20:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800da24:	647b      	str	r3, [r7, #68]	@ 0x44
 800da26:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800da28:	881b      	ldrh	r3, [r3, #0]
 800da2a:	b29b      	uxth	r3, r3
 800da2c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800da30:	b29a      	uxth	r2, r3
 800da32:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800da34:	801a      	strh	r2, [r3, #0]
 800da36:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800da3a:	2b00      	cmp	r3, #0
 800da3c:	d10a      	bne.n	800da54 <USB_EPStartXfer+0x3f2>
 800da3e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800da40:	881b      	ldrh	r3, [r3, #0]
 800da42:	b29b      	uxth	r3, r3
 800da44:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800da48:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800da4c:	b29a      	uxth	r2, r3
 800da4e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800da50:	801a      	strh	r2, [r3, #0]
 800da52:	e05d      	b.n	800db10 <USB_EPStartXfer+0x4ae>
 800da54:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800da58:	2b3e      	cmp	r3, #62	@ 0x3e
 800da5a:	d81c      	bhi.n	800da96 <USB_EPStartXfer+0x434>
 800da5c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800da60:	085b      	lsrs	r3, r3, #1
 800da62:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800da66:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800da6a:	f003 0301 	and.w	r3, r3, #1
 800da6e:	2b00      	cmp	r3, #0
 800da70:	d004      	beq.n	800da7c <USB_EPStartXfer+0x41a>
 800da72:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800da76:	3301      	adds	r3, #1
 800da78:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800da7c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800da7e:	881b      	ldrh	r3, [r3, #0]
 800da80:	b29a      	uxth	r2, r3
 800da82:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800da86:	b29b      	uxth	r3, r3
 800da88:	029b      	lsls	r3, r3, #10
 800da8a:	b29b      	uxth	r3, r3
 800da8c:	4313      	orrs	r3, r2
 800da8e:	b29a      	uxth	r2, r3
 800da90:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800da92:	801a      	strh	r2, [r3, #0]
 800da94:	e03c      	b.n	800db10 <USB_EPStartXfer+0x4ae>
 800da96:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800da9a:	095b      	lsrs	r3, r3, #5
 800da9c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800daa0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800daa4:	f003 031f 	and.w	r3, r3, #31
 800daa8:	2b00      	cmp	r3, #0
 800daaa:	d104      	bne.n	800dab6 <USB_EPStartXfer+0x454>
 800daac:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800dab0:	3b01      	subs	r3, #1
 800dab2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800dab6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800dab8:	881b      	ldrh	r3, [r3, #0]
 800daba:	b29a      	uxth	r2, r3
 800dabc:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800dac0:	b29b      	uxth	r3, r3
 800dac2:	029b      	lsls	r3, r3, #10
 800dac4:	b29b      	uxth	r3, r3
 800dac6:	4313      	orrs	r3, r2
 800dac8:	b29b      	uxth	r3, r3
 800daca:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800dace:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800dad2:	b29a      	uxth	r2, r3
 800dad4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800dad6:	801a      	strh	r2, [r3, #0]
 800dad8:	e01a      	b.n	800db10 <USB_EPStartXfer+0x4ae>
 800dada:	683b      	ldr	r3, [r7, #0]
 800dadc:	785b      	ldrb	r3, [r3, #1]
 800dade:	2b01      	cmp	r3, #1
 800dae0:	d116      	bne.n	800db10 <USB_EPStartXfer+0x4ae>
 800dae2:	687b      	ldr	r3, [r7, #4]
 800dae4:	653b      	str	r3, [r7, #80]	@ 0x50
 800dae6:	687b      	ldr	r3, [r7, #4]
 800dae8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800daec:	b29b      	uxth	r3, r3
 800daee:	461a      	mov	r2, r3
 800daf0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800daf2:	4413      	add	r3, r2
 800daf4:	653b      	str	r3, [r7, #80]	@ 0x50
 800daf6:	683b      	ldr	r3, [r7, #0]
 800daf8:	781b      	ldrb	r3, [r3, #0]
 800dafa:	00da      	lsls	r2, r3, #3
 800dafc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800dafe:	4413      	add	r3, r2
 800db00:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800db04:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800db06:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800db0a:	b29a      	uxth	r2, r3
 800db0c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800db0e:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800db10:	683b      	ldr	r3, [r7, #0]
 800db12:	891b      	ldrh	r3, [r3, #8]
 800db14:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800db18:	683b      	ldr	r3, [r7, #0]
 800db1a:	6959      	ldr	r1, [r3, #20]
 800db1c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800db20:	b29b      	uxth	r3, r3
 800db22:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800db26:	6878      	ldr	r0, [r7, #4]
 800db28:	f000 fc7f 	bl	800e42a <USB_WritePMA>
            ep->xfer_buff += len;
 800db2c:	683b      	ldr	r3, [r7, #0]
 800db2e:	695a      	ldr	r2, [r3, #20]
 800db30:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800db34:	441a      	add	r2, r3
 800db36:	683b      	ldr	r3, [r7, #0]
 800db38:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800db3a:	683b      	ldr	r3, [r7, #0]
 800db3c:	6a1a      	ldr	r2, [r3, #32]
 800db3e:	683b      	ldr	r3, [r7, #0]
 800db40:	691b      	ldr	r3, [r3, #16]
 800db42:	429a      	cmp	r2, r3
 800db44:	d907      	bls.n	800db56 <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 800db46:	683b      	ldr	r3, [r7, #0]
 800db48:	6a1a      	ldr	r2, [r3, #32]
 800db4a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800db4e:	1ad2      	subs	r2, r2, r3
 800db50:	683b      	ldr	r3, [r7, #0]
 800db52:	621a      	str	r2, [r3, #32]
 800db54:	e006      	b.n	800db64 <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 800db56:	683b      	ldr	r3, [r7, #0]
 800db58:	6a1b      	ldr	r3, [r3, #32]
 800db5a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800db5e:	683b      	ldr	r3, [r7, #0]
 800db60:	2200      	movs	r2, #0
 800db62:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800db64:	687b      	ldr	r3, [r7, #4]
 800db66:	643b      	str	r3, [r7, #64]	@ 0x40
 800db68:	683b      	ldr	r3, [r7, #0]
 800db6a:	785b      	ldrb	r3, [r3, #1]
 800db6c:	2b00      	cmp	r3, #0
 800db6e:	d16b      	bne.n	800dc48 <USB_EPStartXfer+0x5e6>
 800db70:	687b      	ldr	r3, [r7, #4]
 800db72:	63bb      	str	r3, [r7, #56]	@ 0x38
 800db74:	687b      	ldr	r3, [r7, #4]
 800db76:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800db7a:	b29b      	uxth	r3, r3
 800db7c:	461a      	mov	r2, r3
 800db7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800db80:	4413      	add	r3, r2
 800db82:	63bb      	str	r3, [r7, #56]	@ 0x38
 800db84:	683b      	ldr	r3, [r7, #0]
 800db86:	781b      	ldrb	r3, [r3, #0]
 800db88:	00da      	lsls	r2, r3, #3
 800db8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800db8c:	4413      	add	r3, r2
 800db8e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800db92:	637b      	str	r3, [r7, #52]	@ 0x34
 800db94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800db96:	881b      	ldrh	r3, [r3, #0]
 800db98:	b29b      	uxth	r3, r3
 800db9a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800db9e:	b29a      	uxth	r2, r3
 800dba0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dba2:	801a      	strh	r2, [r3, #0]
 800dba4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dba8:	2b00      	cmp	r3, #0
 800dbaa:	d10a      	bne.n	800dbc2 <USB_EPStartXfer+0x560>
 800dbac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dbae:	881b      	ldrh	r3, [r3, #0]
 800dbb0:	b29b      	uxth	r3, r3
 800dbb2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800dbb6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800dbba:	b29a      	uxth	r2, r3
 800dbbc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dbbe:	801a      	strh	r2, [r3, #0]
 800dbc0:	e05b      	b.n	800dc7a <USB_EPStartXfer+0x618>
 800dbc2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dbc6:	2b3e      	cmp	r3, #62	@ 0x3e
 800dbc8:	d81c      	bhi.n	800dc04 <USB_EPStartXfer+0x5a2>
 800dbca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dbce:	085b      	lsrs	r3, r3, #1
 800dbd0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800dbd4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dbd8:	f003 0301 	and.w	r3, r3, #1
 800dbdc:	2b00      	cmp	r3, #0
 800dbde:	d004      	beq.n	800dbea <USB_EPStartXfer+0x588>
 800dbe0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800dbe4:	3301      	adds	r3, #1
 800dbe6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800dbea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dbec:	881b      	ldrh	r3, [r3, #0]
 800dbee:	b29a      	uxth	r2, r3
 800dbf0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800dbf4:	b29b      	uxth	r3, r3
 800dbf6:	029b      	lsls	r3, r3, #10
 800dbf8:	b29b      	uxth	r3, r3
 800dbfa:	4313      	orrs	r3, r2
 800dbfc:	b29a      	uxth	r2, r3
 800dbfe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dc00:	801a      	strh	r2, [r3, #0]
 800dc02:	e03a      	b.n	800dc7a <USB_EPStartXfer+0x618>
 800dc04:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dc08:	095b      	lsrs	r3, r3, #5
 800dc0a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800dc0e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dc12:	f003 031f 	and.w	r3, r3, #31
 800dc16:	2b00      	cmp	r3, #0
 800dc18:	d104      	bne.n	800dc24 <USB_EPStartXfer+0x5c2>
 800dc1a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800dc1e:	3b01      	subs	r3, #1
 800dc20:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800dc24:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dc26:	881b      	ldrh	r3, [r3, #0]
 800dc28:	b29a      	uxth	r2, r3
 800dc2a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800dc2e:	b29b      	uxth	r3, r3
 800dc30:	029b      	lsls	r3, r3, #10
 800dc32:	b29b      	uxth	r3, r3
 800dc34:	4313      	orrs	r3, r2
 800dc36:	b29b      	uxth	r3, r3
 800dc38:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800dc3c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800dc40:	b29a      	uxth	r2, r3
 800dc42:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dc44:	801a      	strh	r2, [r3, #0]
 800dc46:	e018      	b.n	800dc7a <USB_EPStartXfer+0x618>
 800dc48:	683b      	ldr	r3, [r7, #0]
 800dc4a:	785b      	ldrb	r3, [r3, #1]
 800dc4c:	2b01      	cmp	r3, #1
 800dc4e:	d114      	bne.n	800dc7a <USB_EPStartXfer+0x618>
 800dc50:	687b      	ldr	r3, [r7, #4]
 800dc52:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800dc56:	b29b      	uxth	r3, r3
 800dc58:	461a      	mov	r2, r3
 800dc5a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800dc5c:	4413      	add	r3, r2
 800dc5e:	643b      	str	r3, [r7, #64]	@ 0x40
 800dc60:	683b      	ldr	r3, [r7, #0]
 800dc62:	781b      	ldrb	r3, [r3, #0]
 800dc64:	00da      	lsls	r2, r3, #3
 800dc66:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800dc68:	4413      	add	r3, r2
 800dc6a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800dc6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800dc70:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dc74:	b29a      	uxth	r2, r3
 800dc76:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dc78:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800dc7a:	683b      	ldr	r3, [r7, #0]
 800dc7c:	895b      	ldrh	r3, [r3, #10]
 800dc7e:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800dc82:	683b      	ldr	r3, [r7, #0]
 800dc84:	6959      	ldr	r1, [r3, #20]
 800dc86:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dc8a:	b29b      	uxth	r3, r3
 800dc8c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800dc90:	6878      	ldr	r0, [r7, #4]
 800dc92:	f000 fbca 	bl	800e42a <USB_WritePMA>
 800dc96:	e193      	b.n	800dfc0 <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800dc98:	683b      	ldr	r3, [r7, #0]
 800dc9a:	6a1b      	ldr	r3, [r3, #32]
 800dc9c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800dca0:	687a      	ldr	r2, [r7, #4]
 800dca2:	683b      	ldr	r3, [r7, #0]
 800dca4:	781b      	ldrb	r3, [r3, #0]
 800dca6:	009b      	lsls	r3, r3, #2
 800dca8:	4413      	add	r3, r2
 800dcaa:	881b      	ldrh	r3, [r3, #0]
 800dcac:	b29b      	uxth	r3, r3
 800dcae:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800dcb2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800dcb6:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800dcba:	687a      	ldr	r2, [r7, #4]
 800dcbc:	683b      	ldr	r3, [r7, #0]
 800dcbe:	781b      	ldrb	r3, [r3, #0]
 800dcc0:	009b      	lsls	r3, r3, #2
 800dcc2:	441a      	add	r2, r3
 800dcc4:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800dcc8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800dccc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800dcd0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800dcd4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dcd8:	b29b      	uxth	r3, r3
 800dcda:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800dcdc:	687b      	ldr	r3, [r7, #4]
 800dcde:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800dce0:	687b      	ldr	r3, [r7, #4]
 800dce2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800dce6:	b29b      	uxth	r3, r3
 800dce8:	461a      	mov	r2, r3
 800dcea:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800dcec:	4413      	add	r3, r2
 800dcee:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800dcf0:	683b      	ldr	r3, [r7, #0]
 800dcf2:	781b      	ldrb	r3, [r3, #0]
 800dcf4:	00da      	lsls	r2, r3, #3
 800dcf6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800dcf8:	4413      	add	r3, r2
 800dcfa:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800dcfe:	65bb      	str	r3, [r7, #88]	@ 0x58
 800dd00:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dd04:	b29a      	uxth	r2, r3
 800dd06:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800dd08:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800dd0a:	683b      	ldr	r3, [r7, #0]
 800dd0c:	891b      	ldrh	r3, [r3, #8]
 800dd0e:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800dd12:	683b      	ldr	r3, [r7, #0]
 800dd14:	6959      	ldr	r1, [r3, #20]
 800dd16:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dd1a:	b29b      	uxth	r3, r3
 800dd1c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800dd20:	6878      	ldr	r0, [r7, #4]
 800dd22:	f000 fb82 	bl	800e42a <USB_WritePMA>
 800dd26:	e14b      	b.n	800dfc0 <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800dd28:	683b      	ldr	r3, [r7, #0]
 800dd2a:	6a1a      	ldr	r2, [r3, #32]
 800dd2c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dd30:	1ad2      	subs	r2, r2, r3
 800dd32:	683b      	ldr	r3, [r7, #0]
 800dd34:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800dd36:	687a      	ldr	r2, [r7, #4]
 800dd38:	683b      	ldr	r3, [r7, #0]
 800dd3a:	781b      	ldrb	r3, [r3, #0]
 800dd3c:	009b      	lsls	r3, r3, #2
 800dd3e:	4413      	add	r3, r2
 800dd40:	881b      	ldrh	r3, [r3, #0]
 800dd42:	b29b      	uxth	r3, r3
 800dd44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dd48:	2b00      	cmp	r3, #0
 800dd4a:	f000 809a 	beq.w	800de82 <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800dd4e:	687b      	ldr	r3, [r7, #4]
 800dd50:	673b      	str	r3, [r7, #112]	@ 0x70
 800dd52:	683b      	ldr	r3, [r7, #0]
 800dd54:	785b      	ldrb	r3, [r3, #1]
 800dd56:	2b00      	cmp	r3, #0
 800dd58:	d16b      	bne.n	800de32 <USB_EPStartXfer+0x7d0>
 800dd5a:	687b      	ldr	r3, [r7, #4]
 800dd5c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800dd5e:	687b      	ldr	r3, [r7, #4]
 800dd60:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800dd64:	b29b      	uxth	r3, r3
 800dd66:	461a      	mov	r2, r3
 800dd68:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800dd6a:	4413      	add	r3, r2
 800dd6c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800dd6e:	683b      	ldr	r3, [r7, #0]
 800dd70:	781b      	ldrb	r3, [r3, #0]
 800dd72:	00da      	lsls	r2, r3, #3
 800dd74:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800dd76:	4413      	add	r3, r2
 800dd78:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800dd7c:	667b      	str	r3, [r7, #100]	@ 0x64
 800dd7e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dd80:	881b      	ldrh	r3, [r3, #0]
 800dd82:	b29b      	uxth	r3, r3
 800dd84:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800dd88:	b29a      	uxth	r2, r3
 800dd8a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dd8c:	801a      	strh	r2, [r3, #0]
 800dd8e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dd92:	2b00      	cmp	r3, #0
 800dd94:	d10a      	bne.n	800ddac <USB_EPStartXfer+0x74a>
 800dd96:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dd98:	881b      	ldrh	r3, [r3, #0]
 800dd9a:	b29b      	uxth	r3, r3
 800dd9c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800dda0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800dda4:	b29a      	uxth	r2, r3
 800dda6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dda8:	801a      	strh	r2, [r3, #0]
 800ddaa:	e05b      	b.n	800de64 <USB_EPStartXfer+0x802>
 800ddac:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ddb0:	2b3e      	cmp	r3, #62	@ 0x3e
 800ddb2:	d81c      	bhi.n	800ddee <USB_EPStartXfer+0x78c>
 800ddb4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ddb8:	085b      	lsrs	r3, r3, #1
 800ddba:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800ddbe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ddc2:	f003 0301 	and.w	r3, r3, #1
 800ddc6:	2b00      	cmp	r3, #0
 800ddc8:	d004      	beq.n	800ddd4 <USB_EPStartXfer+0x772>
 800ddca:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800ddce:	3301      	adds	r3, #1
 800ddd0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800ddd4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ddd6:	881b      	ldrh	r3, [r3, #0]
 800ddd8:	b29a      	uxth	r2, r3
 800ddda:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800ddde:	b29b      	uxth	r3, r3
 800dde0:	029b      	lsls	r3, r3, #10
 800dde2:	b29b      	uxth	r3, r3
 800dde4:	4313      	orrs	r3, r2
 800dde6:	b29a      	uxth	r2, r3
 800dde8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ddea:	801a      	strh	r2, [r3, #0]
 800ddec:	e03a      	b.n	800de64 <USB_EPStartXfer+0x802>
 800ddee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ddf2:	095b      	lsrs	r3, r3, #5
 800ddf4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800ddf8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ddfc:	f003 031f 	and.w	r3, r3, #31
 800de00:	2b00      	cmp	r3, #0
 800de02:	d104      	bne.n	800de0e <USB_EPStartXfer+0x7ac>
 800de04:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800de08:	3b01      	subs	r3, #1
 800de0a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800de0e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800de10:	881b      	ldrh	r3, [r3, #0]
 800de12:	b29a      	uxth	r2, r3
 800de14:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800de18:	b29b      	uxth	r3, r3
 800de1a:	029b      	lsls	r3, r3, #10
 800de1c:	b29b      	uxth	r3, r3
 800de1e:	4313      	orrs	r3, r2
 800de20:	b29b      	uxth	r3, r3
 800de22:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800de26:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800de2a:	b29a      	uxth	r2, r3
 800de2c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800de2e:	801a      	strh	r2, [r3, #0]
 800de30:	e018      	b.n	800de64 <USB_EPStartXfer+0x802>
 800de32:	683b      	ldr	r3, [r7, #0]
 800de34:	785b      	ldrb	r3, [r3, #1]
 800de36:	2b01      	cmp	r3, #1
 800de38:	d114      	bne.n	800de64 <USB_EPStartXfer+0x802>
 800de3a:	687b      	ldr	r3, [r7, #4]
 800de3c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800de40:	b29b      	uxth	r3, r3
 800de42:	461a      	mov	r2, r3
 800de44:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800de46:	4413      	add	r3, r2
 800de48:	673b      	str	r3, [r7, #112]	@ 0x70
 800de4a:	683b      	ldr	r3, [r7, #0]
 800de4c:	781b      	ldrb	r3, [r3, #0]
 800de4e:	00da      	lsls	r2, r3, #3
 800de50:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800de52:	4413      	add	r3, r2
 800de54:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800de58:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800de5a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800de5e:	b29a      	uxth	r2, r3
 800de60:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800de62:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800de64:	683b      	ldr	r3, [r7, #0]
 800de66:	895b      	ldrh	r3, [r3, #10]
 800de68:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800de6c:	683b      	ldr	r3, [r7, #0]
 800de6e:	6959      	ldr	r1, [r3, #20]
 800de70:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800de74:	b29b      	uxth	r3, r3
 800de76:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800de7a:	6878      	ldr	r0, [r7, #4]
 800de7c:	f000 fad5 	bl	800e42a <USB_WritePMA>
 800de80:	e09e      	b.n	800dfc0 <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800de82:	683b      	ldr	r3, [r7, #0]
 800de84:	785b      	ldrb	r3, [r3, #1]
 800de86:	2b00      	cmp	r3, #0
 800de88:	d16b      	bne.n	800df62 <USB_EPStartXfer+0x900>
 800de8a:	687b      	ldr	r3, [r7, #4]
 800de8c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800de8e:	687b      	ldr	r3, [r7, #4]
 800de90:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800de94:	b29b      	uxth	r3, r3
 800de96:	461a      	mov	r2, r3
 800de98:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800de9a:	4413      	add	r3, r2
 800de9c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800de9e:	683b      	ldr	r3, [r7, #0]
 800dea0:	781b      	ldrb	r3, [r3, #0]
 800dea2:	00da      	lsls	r2, r3, #3
 800dea4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800dea6:	4413      	add	r3, r2
 800dea8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800deac:	67bb      	str	r3, [r7, #120]	@ 0x78
 800deae:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800deb0:	881b      	ldrh	r3, [r3, #0]
 800deb2:	b29b      	uxth	r3, r3
 800deb4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800deb8:	b29a      	uxth	r2, r3
 800deba:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800debc:	801a      	strh	r2, [r3, #0]
 800debe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dec2:	2b00      	cmp	r3, #0
 800dec4:	d10a      	bne.n	800dedc <USB_EPStartXfer+0x87a>
 800dec6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800dec8:	881b      	ldrh	r3, [r3, #0]
 800deca:	b29b      	uxth	r3, r3
 800decc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ded0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ded4:	b29a      	uxth	r2, r3
 800ded6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ded8:	801a      	strh	r2, [r3, #0]
 800deda:	e063      	b.n	800dfa4 <USB_EPStartXfer+0x942>
 800dedc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dee0:	2b3e      	cmp	r3, #62	@ 0x3e
 800dee2:	d81c      	bhi.n	800df1e <USB_EPStartXfer+0x8bc>
 800dee4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dee8:	085b      	lsrs	r3, r3, #1
 800deea:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800deee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800def2:	f003 0301 	and.w	r3, r3, #1
 800def6:	2b00      	cmp	r3, #0
 800def8:	d004      	beq.n	800df04 <USB_EPStartXfer+0x8a2>
 800defa:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800defe:	3301      	adds	r3, #1
 800df00:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800df04:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800df06:	881b      	ldrh	r3, [r3, #0]
 800df08:	b29a      	uxth	r2, r3
 800df0a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800df0e:	b29b      	uxth	r3, r3
 800df10:	029b      	lsls	r3, r3, #10
 800df12:	b29b      	uxth	r3, r3
 800df14:	4313      	orrs	r3, r2
 800df16:	b29a      	uxth	r2, r3
 800df18:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800df1a:	801a      	strh	r2, [r3, #0]
 800df1c:	e042      	b.n	800dfa4 <USB_EPStartXfer+0x942>
 800df1e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800df22:	095b      	lsrs	r3, r3, #5
 800df24:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800df28:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800df2c:	f003 031f 	and.w	r3, r3, #31
 800df30:	2b00      	cmp	r3, #0
 800df32:	d104      	bne.n	800df3e <USB_EPStartXfer+0x8dc>
 800df34:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800df38:	3b01      	subs	r3, #1
 800df3a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800df3e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800df40:	881b      	ldrh	r3, [r3, #0]
 800df42:	b29a      	uxth	r2, r3
 800df44:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800df48:	b29b      	uxth	r3, r3
 800df4a:	029b      	lsls	r3, r3, #10
 800df4c:	b29b      	uxth	r3, r3
 800df4e:	4313      	orrs	r3, r2
 800df50:	b29b      	uxth	r3, r3
 800df52:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800df56:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800df5a:	b29a      	uxth	r2, r3
 800df5c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800df5e:	801a      	strh	r2, [r3, #0]
 800df60:	e020      	b.n	800dfa4 <USB_EPStartXfer+0x942>
 800df62:	683b      	ldr	r3, [r7, #0]
 800df64:	785b      	ldrb	r3, [r3, #1]
 800df66:	2b01      	cmp	r3, #1
 800df68:	d11c      	bne.n	800dfa4 <USB_EPStartXfer+0x942>
 800df6a:	687b      	ldr	r3, [r7, #4]
 800df6c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800df70:	687b      	ldr	r3, [r7, #4]
 800df72:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800df76:	b29b      	uxth	r3, r3
 800df78:	461a      	mov	r2, r3
 800df7a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800df7e:	4413      	add	r3, r2
 800df80:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800df84:	683b      	ldr	r3, [r7, #0]
 800df86:	781b      	ldrb	r3, [r3, #0]
 800df88:	00da      	lsls	r2, r3, #3
 800df8a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800df8e:	4413      	add	r3, r2
 800df90:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800df94:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800df98:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800df9c:	b29a      	uxth	r2, r3
 800df9e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800dfa2:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800dfa4:	683b      	ldr	r3, [r7, #0]
 800dfa6:	891b      	ldrh	r3, [r3, #8]
 800dfa8:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800dfac:	683b      	ldr	r3, [r7, #0]
 800dfae:	6959      	ldr	r1, [r3, #20]
 800dfb0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dfb4:	b29b      	uxth	r3, r3
 800dfb6:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800dfba:	6878      	ldr	r0, [r7, #4]
 800dfbc:	f000 fa35 	bl	800e42a <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800dfc0:	687a      	ldr	r2, [r7, #4]
 800dfc2:	683b      	ldr	r3, [r7, #0]
 800dfc4:	781b      	ldrb	r3, [r3, #0]
 800dfc6:	009b      	lsls	r3, r3, #2
 800dfc8:	4413      	add	r3, r2
 800dfca:	881b      	ldrh	r3, [r3, #0]
 800dfcc:	b29b      	uxth	r3, r3
 800dfce:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800dfd2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800dfd6:	817b      	strh	r3, [r7, #10]
 800dfd8:	897b      	ldrh	r3, [r7, #10]
 800dfda:	f083 0310 	eor.w	r3, r3, #16
 800dfde:	817b      	strh	r3, [r7, #10]
 800dfe0:	897b      	ldrh	r3, [r7, #10]
 800dfe2:	f083 0320 	eor.w	r3, r3, #32
 800dfe6:	817b      	strh	r3, [r7, #10]
 800dfe8:	687a      	ldr	r2, [r7, #4]
 800dfea:	683b      	ldr	r3, [r7, #0]
 800dfec:	781b      	ldrb	r3, [r3, #0]
 800dfee:	009b      	lsls	r3, r3, #2
 800dff0:	441a      	add	r2, r3
 800dff2:	897b      	ldrh	r3, [r7, #10]
 800dff4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800dff8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800dffc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e000:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e004:	b29b      	uxth	r3, r3
 800e006:	8013      	strh	r3, [r2, #0]
 800e008:	e0d5      	b.n	800e1b6 <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800e00a:	683b      	ldr	r3, [r7, #0]
 800e00c:	7b1b      	ldrb	r3, [r3, #12]
 800e00e:	2b00      	cmp	r3, #0
 800e010:	d156      	bne.n	800e0c0 <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 800e012:	683b      	ldr	r3, [r7, #0]
 800e014:	699b      	ldr	r3, [r3, #24]
 800e016:	2b00      	cmp	r3, #0
 800e018:	d122      	bne.n	800e060 <USB_EPStartXfer+0x9fe>
 800e01a:	683b      	ldr	r3, [r7, #0]
 800e01c:	78db      	ldrb	r3, [r3, #3]
 800e01e:	2b00      	cmp	r3, #0
 800e020:	d11e      	bne.n	800e060 <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 800e022:	687a      	ldr	r2, [r7, #4]
 800e024:	683b      	ldr	r3, [r7, #0]
 800e026:	781b      	ldrb	r3, [r3, #0]
 800e028:	009b      	lsls	r3, r3, #2
 800e02a:	4413      	add	r3, r2
 800e02c:	881b      	ldrh	r3, [r3, #0]
 800e02e:	b29b      	uxth	r3, r3
 800e030:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e034:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e038:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 800e03c:	687a      	ldr	r2, [r7, #4]
 800e03e:	683b      	ldr	r3, [r7, #0]
 800e040:	781b      	ldrb	r3, [r3, #0]
 800e042:	009b      	lsls	r3, r3, #2
 800e044:	441a      	add	r2, r3
 800e046:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800e04a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e04e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e052:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800e056:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e05a:	b29b      	uxth	r3, r3
 800e05c:	8013      	strh	r3, [r2, #0]
 800e05e:	e01d      	b.n	800e09c <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 800e060:	687a      	ldr	r2, [r7, #4]
 800e062:	683b      	ldr	r3, [r7, #0]
 800e064:	781b      	ldrb	r3, [r3, #0]
 800e066:	009b      	lsls	r3, r3, #2
 800e068:	4413      	add	r3, r2
 800e06a:	881b      	ldrh	r3, [r3, #0]
 800e06c:	b29b      	uxth	r3, r3
 800e06e:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800e072:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e076:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 800e07a:	687a      	ldr	r2, [r7, #4]
 800e07c:	683b      	ldr	r3, [r7, #0]
 800e07e:	781b      	ldrb	r3, [r3, #0]
 800e080:	009b      	lsls	r3, r3, #2
 800e082:	441a      	add	r2, r3
 800e084:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 800e088:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e08c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e090:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e094:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e098:	b29b      	uxth	r3, r3
 800e09a:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800e09c:	683b      	ldr	r3, [r7, #0]
 800e09e:	699a      	ldr	r2, [r3, #24]
 800e0a0:	683b      	ldr	r3, [r7, #0]
 800e0a2:	691b      	ldr	r3, [r3, #16]
 800e0a4:	429a      	cmp	r2, r3
 800e0a6:	d907      	bls.n	800e0b8 <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 800e0a8:	683b      	ldr	r3, [r7, #0]
 800e0aa:	699a      	ldr	r2, [r3, #24]
 800e0ac:	683b      	ldr	r3, [r7, #0]
 800e0ae:	691b      	ldr	r3, [r3, #16]
 800e0b0:	1ad2      	subs	r2, r2, r3
 800e0b2:	683b      	ldr	r3, [r7, #0]
 800e0b4:	619a      	str	r2, [r3, #24]
 800e0b6:	e054      	b.n	800e162 <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 800e0b8:	683b      	ldr	r3, [r7, #0]
 800e0ba:	2200      	movs	r2, #0
 800e0bc:	619a      	str	r2, [r3, #24]
 800e0be:	e050      	b.n	800e162 <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800e0c0:	683b      	ldr	r3, [r7, #0]
 800e0c2:	78db      	ldrb	r3, [r3, #3]
 800e0c4:	2b02      	cmp	r3, #2
 800e0c6:	d142      	bne.n	800e14e <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800e0c8:	683b      	ldr	r3, [r7, #0]
 800e0ca:	69db      	ldr	r3, [r3, #28]
 800e0cc:	2b00      	cmp	r3, #0
 800e0ce:	d048      	beq.n	800e162 <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800e0d0:	687a      	ldr	r2, [r7, #4]
 800e0d2:	683b      	ldr	r3, [r7, #0]
 800e0d4:	781b      	ldrb	r3, [r3, #0]
 800e0d6:	009b      	lsls	r3, r3, #2
 800e0d8:	4413      	add	r3, r2
 800e0da:	881b      	ldrh	r3, [r3, #0]
 800e0dc:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800e0e0:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800e0e4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e0e8:	2b00      	cmp	r3, #0
 800e0ea:	d005      	beq.n	800e0f8 <USB_EPStartXfer+0xa96>
 800e0ec:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800e0f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e0f4:	2b00      	cmp	r3, #0
 800e0f6:	d10b      	bne.n	800e110 <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800e0f8:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800e0fc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800e100:	2b00      	cmp	r3, #0
 800e102:	d12e      	bne.n	800e162 <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800e104:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800e108:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e10c:	2b00      	cmp	r3, #0
 800e10e:	d128      	bne.n	800e162 <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800e110:	687a      	ldr	r2, [r7, #4]
 800e112:	683b      	ldr	r3, [r7, #0]
 800e114:	781b      	ldrb	r3, [r3, #0]
 800e116:	009b      	lsls	r3, r3, #2
 800e118:	4413      	add	r3, r2
 800e11a:	881b      	ldrh	r3, [r3, #0]
 800e11c:	b29b      	uxth	r3, r3
 800e11e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e122:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e126:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 800e12a:	687a      	ldr	r2, [r7, #4]
 800e12c:	683b      	ldr	r3, [r7, #0]
 800e12e:	781b      	ldrb	r3, [r3, #0]
 800e130:	009b      	lsls	r3, r3, #2
 800e132:	441a      	add	r2, r3
 800e134:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 800e138:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e13c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e140:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e144:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800e148:	b29b      	uxth	r3, r3
 800e14a:	8013      	strh	r3, [r2, #0]
 800e14c:	e009      	b.n	800e162 <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800e14e:	683b      	ldr	r3, [r7, #0]
 800e150:	78db      	ldrb	r3, [r3, #3]
 800e152:	2b01      	cmp	r3, #1
 800e154:	d103      	bne.n	800e15e <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 800e156:	683b      	ldr	r3, [r7, #0]
 800e158:	2200      	movs	r2, #0
 800e15a:	619a      	str	r2, [r3, #24]
 800e15c:	e001      	b.n	800e162 <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 800e15e:	2301      	movs	r3, #1
 800e160:	e02a      	b.n	800e1b8 <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800e162:	687a      	ldr	r2, [r7, #4]
 800e164:	683b      	ldr	r3, [r7, #0]
 800e166:	781b      	ldrb	r3, [r3, #0]
 800e168:	009b      	lsls	r3, r3, #2
 800e16a:	4413      	add	r3, r2
 800e16c:	881b      	ldrh	r3, [r3, #0]
 800e16e:	b29b      	uxth	r3, r3
 800e170:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800e174:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e178:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800e17c:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800e180:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800e184:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800e188:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800e18c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800e190:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800e194:	687a      	ldr	r2, [r7, #4]
 800e196:	683b      	ldr	r3, [r7, #0]
 800e198:	781b      	ldrb	r3, [r3, #0]
 800e19a:	009b      	lsls	r3, r3, #2
 800e19c:	441a      	add	r2, r3
 800e19e:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800e1a2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e1a6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e1aa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e1ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e1b2:	b29b      	uxth	r3, r3
 800e1b4:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800e1b6:	2300      	movs	r3, #0
}
 800e1b8:	4618      	mov	r0, r3
 800e1ba:	37b0      	adds	r7, #176	@ 0xb0
 800e1bc:	46bd      	mov	sp, r7
 800e1be:	bd80      	pop	{r7, pc}

0800e1c0 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800e1c0:	b480      	push	{r7}
 800e1c2:	b085      	sub	sp, #20
 800e1c4:	af00      	add	r7, sp, #0
 800e1c6:	6078      	str	r0, [r7, #4]
 800e1c8:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800e1ca:	683b      	ldr	r3, [r7, #0]
 800e1cc:	785b      	ldrb	r3, [r3, #1]
 800e1ce:	2b00      	cmp	r3, #0
 800e1d0:	d020      	beq.n	800e214 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800e1d2:	687a      	ldr	r2, [r7, #4]
 800e1d4:	683b      	ldr	r3, [r7, #0]
 800e1d6:	781b      	ldrb	r3, [r3, #0]
 800e1d8:	009b      	lsls	r3, r3, #2
 800e1da:	4413      	add	r3, r2
 800e1dc:	881b      	ldrh	r3, [r3, #0]
 800e1de:	b29b      	uxth	r3, r3
 800e1e0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e1e4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e1e8:	81bb      	strh	r3, [r7, #12]
 800e1ea:	89bb      	ldrh	r3, [r7, #12]
 800e1ec:	f083 0310 	eor.w	r3, r3, #16
 800e1f0:	81bb      	strh	r3, [r7, #12]
 800e1f2:	687a      	ldr	r2, [r7, #4]
 800e1f4:	683b      	ldr	r3, [r7, #0]
 800e1f6:	781b      	ldrb	r3, [r3, #0]
 800e1f8:	009b      	lsls	r3, r3, #2
 800e1fa:	441a      	add	r2, r3
 800e1fc:	89bb      	ldrh	r3, [r7, #12]
 800e1fe:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e202:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e206:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e20a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e20e:	b29b      	uxth	r3, r3
 800e210:	8013      	strh	r3, [r2, #0]
 800e212:	e01f      	b.n	800e254 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800e214:	687a      	ldr	r2, [r7, #4]
 800e216:	683b      	ldr	r3, [r7, #0]
 800e218:	781b      	ldrb	r3, [r3, #0]
 800e21a:	009b      	lsls	r3, r3, #2
 800e21c:	4413      	add	r3, r2
 800e21e:	881b      	ldrh	r3, [r3, #0]
 800e220:	b29b      	uxth	r3, r3
 800e222:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800e226:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e22a:	81fb      	strh	r3, [r7, #14]
 800e22c:	89fb      	ldrh	r3, [r7, #14]
 800e22e:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800e232:	81fb      	strh	r3, [r7, #14]
 800e234:	687a      	ldr	r2, [r7, #4]
 800e236:	683b      	ldr	r3, [r7, #0]
 800e238:	781b      	ldrb	r3, [r3, #0]
 800e23a:	009b      	lsls	r3, r3, #2
 800e23c:	441a      	add	r2, r3
 800e23e:	89fb      	ldrh	r3, [r7, #14]
 800e240:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e244:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e248:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e24c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e250:	b29b      	uxth	r3, r3
 800e252:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800e254:	2300      	movs	r3, #0
}
 800e256:	4618      	mov	r0, r3
 800e258:	3714      	adds	r7, #20
 800e25a:	46bd      	mov	sp, r7
 800e25c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e260:	4770      	bx	lr

0800e262 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800e262:	b480      	push	{r7}
 800e264:	b087      	sub	sp, #28
 800e266:	af00      	add	r7, sp, #0
 800e268:	6078      	str	r0, [r7, #4]
 800e26a:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800e26c:	683b      	ldr	r3, [r7, #0]
 800e26e:	785b      	ldrb	r3, [r3, #1]
 800e270:	2b00      	cmp	r3, #0
 800e272:	d04c      	beq.n	800e30e <USB_EPClearStall+0xac>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800e274:	687a      	ldr	r2, [r7, #4]
 800e276:	683b      	ldr	r3, [r7, #0]
 800e278:	781b      	ldrb	r3, [r3, #0]
 800e27a:	009b      	lsls	r3, r3, #2
 800e27c:	4413      	add	r3, r2
 800e27e:	881b      	ldrh	r3, [r3, #0]
 800e280:	823b      	strh	r3, [r7, #16]
 800e282:	8a3b      	ldrh	r3, [r7, #16]
 800e284:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e288:	2b00      	cmp	r3, #0
 800e28a:	d01b      	beq.n	800e2c4 <USB_EPClearStall+0x62>
 800e28c:	687a      	ldr	r2, [r7, #4]
 800e28e:	683b      	ldr	r3, [r7, #0]
 800e290:	781b      	ldrb	r3, [r3, #0]
 800e292:	009b      	lsls	r3, r3, #2
 800e294:	4413      	add	r3, r2
 800e296:	881b      	ldrh	r3, [r3, #0]
 800e298:	b29b      	uxth	r3, r3
 800e29a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e29e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e2a2:	81fb      	strh	r3, [r7, #14]
 800e2a4:	687a      	ldr	r2, [r7, #4]
 800e2a6:	683b      	ldr	r3, [r7, #0]
 800e2a8:	781b      	ldrb	r3, [r3, #0]
 800e2aa:	009b      	lsls	r3, r3, #2
 800e2ac:	441a      	add	r2, r3
 800e2ae:	89fb      	ldrh	r3, [r7, #14]
 800e2b0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e2b4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e2b8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e2bc:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800e2c0:	b29b      	uxth	r3, r3
 800e2c2:	8013      	strh	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 800e2c4:	683b      	ldr	r3, [r7, #0]
 800e2c6:	78db      	ldrb	r3, [r3, #3]
 800e2c8:	2b01      	cmp	r3, #1
 800e2ca:	d06c      	beq.n	800e3a6 <USB_EPClearStall+0x144>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800e2cc:	687a      	ldr	r2, [r7, #4]
 800e2ce:	683b      	ldr	r3, [r7, #0]
 800e2d0:	781b      	ldrb	r3, [r3, #0]
 800e2d2:	009b      	lsls	r3, r3, #2
 800e2d4:	4413      	add	r3, r2
 800e2d6:	881b      	ldrh	r3, [r3, #0]
 800e2d8:	b29b      	uxth	r3, r3
 800e2da:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e2de:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e2e2:	81bb      	strh	r3, [r7, #12]
 800e2e4:	89bb      	ldrh	r3, [r7, #12]
 800e2e6:	f083 0320 	eor.w	r3, r3, #32
 800e2ea:	81bb      	strh	r3, [r7, #12]
 800e2ec:	687a      	ldr	r2, [r7, #4]
 800e2ee:	683b      	ldr	r3, [r7, #0]
 800e2f0:	781b      	ldrb	r3, [r3, #0]
 800e2f2:	009b      	lsls	r3, r3, #2
 800e2f4:	441a      	add	r2, r3
 800e2f6:	89bb      	ldrh	r3, [r7, #12]
 800e2f8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e2fc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e300:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e304:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e308:	b29b      	uxth	r3, r3
 800e30a:	8013      	strh	r3, [r2, #0]
 800e30c:	e04b      	b.n	800e3a6 <USB_EPClearStall+0x144>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800e30e:	687a      	ldr	r2, [r7, #4]
 800e310:	683b      	ldr	r3, [r7, #0]
 800e312:	781b      	ldrb	r3, [r3, #0]
 800e314:	009b      	lsls	r3, r3, #2
 800e316:	4413      	add	r3, r2
 800e318:	881b      	ldrh	r3, [r3, #0]
 800e31a:	82fb      	strh	r3, [r7, #22]
 800e31c:	8afb      	ldrh	r3, [r7, #22]
 800e31e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e322:	2b00      	cmp	r3, #0
 800e324:	d01b      	beq.n	800e35e <USB_EPClearStall+0xfc>
 800e326:	687a      	ldr	r2, [r7, #4]
 800e328:	683b      	ldr	r3, [r7, #0]
 800e32a:	781b      	ldrb	r3, [r3, #0]
 800e32c:	009b      	lsls	r3, r3, #2
 800e32e:	4413      	add	r3, r2
 800e330:	881b      	ldrh	r3, [r3, #0]
 800e332:	b29b      	uxth	r3, r3
 800e334:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e338:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e33c:	82bb      	strh	r3, [r7, #20]
 800e33e:	687a      	ldr	r2, [r7, #4]
 800e340:	683b      	ldr	r3, [r7, #0]
 800e342:	781b      	ldrb	r3, [r3, #0]
 800e344:	009b      	lsls	r3, r3, #2
 800e346:	441a      	add	r2, r3
 800e348:	8abb      	ldrh	r3, [r7, #20]
 800e34a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e34e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e352:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800e356:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e35a:	b29b      	uxth	r3, r3
 800e35c:	8013      	strh	r3, [r2, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800e35e:	687a      	ldr	r2, [r7, #4]
 800e360:	683b      	ldr	r3, [r7, #0]
 800e362:	781b      	ldrb	r3, [r3, #0]
 800e364:	009b      	lsls	r3, r3, #2
 800e366:	4413      	add	r3, r2
 800e368:	881b      	ldrh	r3, [r3, #0]
 800e36a:	b29b      	uxth	r3, r3
 800e36c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800e370:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e374:	827b      	strh	r3, [r7, #18]
 800e376:	8a7b      	ldrh	r3, [r7, #18]
 800e378:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800e37c:	827b      	strh	r3, [r7, #18]
 800e37e:	8a7b      	ldrh	r3, [r7, #18]
 800e380:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800e384:	827b      	strh	r3, [r7, #18]
 800e386:	687a      	ldr	r2, [r7, #4]
 800e388:	683b      	ldr	r3, [r7, #0]
 800e38a:	781b      	ldrb	r3, [r3, #0]
 800e38c:	009b      	lsls	r3, r3, #2
 800e38e:	441a      	add	r2, r3
 800e390:	8a7b      	ldrh	r3, [r7, #18]
 800e392:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e396:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e39a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e39e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e3a2:	b29b      	uxth	r3, r3
 800e3a4:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800e3a6:	2300      	movs	r3, #0
}
 800e3a8:	4618      	mov	r0, r3
 800e3aa:	371c      	adds	r7, #28
 800e3ac:	46bd      	mov	sp, r7
 800e3ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3b2:	4770      	bx	lr

0800e3b4 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800e3b4:	b480      	push	{r7}
 800e3b6:	b083      	sub	sp, #12
 800e3b8:	af00      	add	r7, sp, #0
 800e3ba:	6078      	str	r0, [r7, #4]
 800e3bc:	460b      	mov	r3, r1
 800e3be:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800e3c0:	78fb      	ldrb	r3, [r7, #3]
 800e3c2:	2b00      	cmp	r3, #0
 800e3c4:	d103      	bne.n	800e3ce <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800e3c6:	687b      	ldr	r3, [r7, #4]
 800e3c8:	2280      	movs	r2, #128	@ 0x80
 800e3ca:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800e3ce:	2300      	movs	r3, #0
}
 800e3d0:	4618      	mov	r0, r3
 800e3d2:	370c      	adds	r7, #12
 800e3d4:	46bd      	mov	sp, r7
 800e3d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3da:	4770      	bx	lr

0800e3dc <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800e3dc:	b480      	push	{r7}
 800e3de:	b083      	sub	sp, #12
 800e3e0:	af00      	add	r7, sp, #0
 800e3e2:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 800e3e4:	687b      	ldr	r3, [r7, #4]
 800e3e6:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800e3ea:	b29b      	uxth	r3, r3
 800e3ec:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e3f0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e3f4:	b29a      	uxth	r2, r3
 800e3f6:	687b      	ldr	r3, [r7, #4]
 800e3f8:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 800e3fc:	2300      	movs	r3, #0
}
 800e3fe:	4618      	mov	r0, r3
 800e400:	370c      	adds	r7, #12
 800e402:	46bd      	mov	sp, r7
 800e404:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e408:	4770      	bx	lr

0800e40a <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 800e40a:	b480      	push	{r7}
 800e40c:	b085      	sub	sp, #20
 800e40e:	af00      	add	r7, sp, #0
 800e410:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800e412:	687b      	ldr	r3, [r7, #4]
 800e414:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800e418:	b29b      	uxth	r3, r3
 800e41a:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800e41c:	68fb      	ldr	r3, [r7, #12]
}
 800e41e:	4618      	mov	r0, r3
 800e420:	3714      	adds	r7, #20
 800e422:	46bd      	mov	sp, r7
 800e424:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e428:	4770      	bx	lr

0800e42a <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800e42a:	b480      	push	{r7}
 800e42c:	b08b      	sub	sp, #44	@ 0x2c
 800e42e:	af00      	add	r7, sp, #0
 800e430:	60f8      	str	r0, [r7, #12]
 800e432:	60b9      	str	r1, [r7, #8]
 800e434:	4611      	mov	r1, r2
 800e436:	461a      	mov	r2, r3
 800e438:	460b      	mov	r3, r1
 800e43a:	80fb      	strh	r3, [r7, #6]
 800e43c:	4613      	mov	r3, r2
 800e43e:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800e440:	88bb      	ldrh	r3, [r7, #4]
 800e442:	3301      	adds	r3, #1
 800e444:	085b      	lsrs	r3, r3, #1
 800e446:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800e448:	68fb      	ldr	r3, [r7, #12]
 800e44a:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800e44c:	68bb      	ldr	r3, [r7, #8]
 800e44e:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800e450:	88fa      	ldrh	r2, [r7, #6]
 800e452:	697b      	ldr	r3, [r7, #20]
 800e454:	4413      	add	r3, r2
 800e456:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800e45a:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800e45c:	69bb      	ldr	r3, [r7, #24]
 800e45e:	627b      	str	r3, [r7, #36]	@ 0x24
 800e460:	e01c      	b.n	800e49c <USB_WritePMA+0x72>
  {
    WrVal = pBuf[0];
 800e462:	69fb      	ldr	r3, [r7, #28]
 800e464:	781b      	ldrb	r3, [r3, #0]
 800e466:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 800e468:	69fb      	ldr	r3, [r7, #28]
 800e46a:	3301      	adds	r3, #1
 800e46c:	781b      	ldrb	r3, [r3, #0]
 800e46e:	b21b      	sxth	r3, r3
 800e470:	021b      	lsls	r3, r3, #8
 800e472:	b21a      	sxth	r2, r3
 800e474:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800e478:	4313      	orrs	r3, r2
 800e47a:	b21b      	sxth	r3, r3
 800e47c:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 800e47e:	6a3b      	ldr	r3, [r7, #32]
 800e480:	8a7a      	ldrh	r2, [r7, #18]
 800e482:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800e484:	6a3b      	ldr	r3, [r7, #32]
 800e486:	3302      	adds	r3, #2
 800e488:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 800e48a:	69fb      	ldr	r3, [r7, #28]
 800e48c:	3301      	adds	r3, #1
 800e48e:	61fb      	str	r3, [r7, #28]
    pBuf++;
 800e490:	69fb      	ldr	r3, [r7, #28]
 800e492:	3301      	adds	r3, #1
 800e494:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800e496:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e498:	3b01      	subs	r3, #1
 800e49a:	627b      	str	r3, [r7, #36]	@ 0x24
 800e49c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e49e:	2b00      	cmp	r3, #0
 800e4a0:	d1df      	bne.n	800e462 <USB_WritePMA+0x38>
  }
}
 800e4a2:	bf00      	nop
 800e4a4:	bf00      	nop
 800e4a6:	372c      	adds	r7, #44	@ 0x2c
 800e4a8:	46bd      	mov	sp, r7
 800e4aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4ae:	4770      	bx	lr

0800e4b0 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800e4b0:	b480      	push	{r7}
 800e4b2:	b08b      	sub	sp, #44	@ 0x2c
 800e4b4:	af00      	add	r7, sp, #0
 800e4b6:	60f8      	str	r0, [r7, #12]
 800e4b8:	60b9      	str	r1, [r7, #8]
 800e4ba:	4611      	mov	r1, r2
 800e4bc:	461a      	mov	r2, r3
 800e4be:	460b      	mov	r3, r1
 800e4c0:	80fb      	strh	r3, [r7, #6]
 800e4c2:	4613      	mov	r3, r2
 800e4c4:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800e4c6:	88bb      	ldrh	r3, [r7, #4]
 800e4c8:	085b      	lsrs	r3, r3, #1
 800e4ca:	b29b      	uxth	r3, r3
 800e4cc:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800e4ce:	68fb      	ldr	r3, [r7, #12]
 800e4d0:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800e4d2:	68bb      	ldr	r3, [r7, #8]
 800e4d4:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800e4d6:	88fa      	ldrh	r2, [r7, #6]
 800e4d8:	697b      	ldr	r3, [r7, #20]
 800e4da:	4413      	add	r3, r2
 800e4dc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800e4e0:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800e4e2:	69bb      	ldr	r3, [r7, #24]
 800e4e4:	627b      	str	r3, [r7, #36]	@ 0x24
 800e4e6:	e018      	b.n	800e51a <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 800e4e8:	6a3b      	ldr	r3, [r7, #32]
 800e4ea:	881b      	ldrh	r3, [r3, #0]
 800e4ec:	b29b      	uxth	r3, r3
 800e4ee:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800e4f0:	6a3b      	ldr	r3, [r7, #32]
 800e4f2:	3302      	adds	r3, #2
 800e4f4:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800e4f6:	693b      	ldr	r3, [r7, #16]
 800e4f8:	b2da      	uxtb	r2, r3
 800e4fa:	69fb      	ldr	r3, [r7, #28]
 800e4fc:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800e4fe:	69fb      	ldr	r3, [r7, #28]
 800e500:	3301      	adds	r3, #1
 800e502:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 800e504:	693b      	ldr	r3, [r7, #16]
 800e506:	0a1b      	lsrs	r3, r3, #8
 800e508:	b2da      	uxtb	r2, r3
 800e50a:	69fb      	ldr	r3, [r7, #28]
 800e50c:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800e50e:	69fb      	ldr	r3, [r7, #28]
 800e510:	3301      	adds	r3, #1
 800e512:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800e514:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e516:	3b01      	subs	r3, #1
 800e518:	627b      	str	r3, [r7, #36]	@ 0x24
 800e51a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e51c:	2b00      	cmp	r3, #0
 800e51e:	d1e3      	bne.n	800e4e8 <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 800e520:	88bb      	ldrh	r3, [r7, #4]
 800e522:	f003 0301 	and.w	r3, r3, #1
 800e526:	b29b      	uxth	r3, r3
 800e528:	2b00      	cmp	r3, #0
 800e52a:	d007      	beq.n	800e53c <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 800e52c:	6a3b      	ldr	r3, [r7, #32]
 800e52e:	881b      	ldrh	r3, [r3, #0]
 800e530:	b29b      	uxth	r3, r3
 800e532:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800e534:	693b      	ldr	r3, [r7, #16]
 800e536:	b2da      	uxtb	r2, r3
 800e538:	69fb      	ldr	r3, [r7, #28]
 800e53a:	701a      	strb	r2, [r3, #0]
  }
}
 800e53c:	bf00      	nop
 800e53e:	372c      	adds	r7, #44	@ 0x2c
 800e540:	46bd      	mov	sp, r7
 800e542:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e546:	4770      	bx	lr

0800e548 <MX_FATFS_Init>:
  * @brief  FatFs initialization
  * @param  None
  * @retval Initialization result
  */
int32_t MX_FATFS_Init(void)
{
 800e548:	b580      	push	{r7, lr}
 800e54a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the disk I/O driver(s)  ###########################*/

if (FATFS_LinkDriver(&USER_Driver, USERPath) != 0)
 800e54c:	4907      	ldr	r1, [pc, #28]	@ (800e56c <MX_FATFS_Init+0x24>)
 800e54e:	4808      	ldr	r0, [pc, #32]	@ (800e570 <MX_FATFS_Init+0x28>)
 800e550:	f001 fcfa 	bl	800ff48 <FATFS_LinkDriver>
 800e554:	4603      	mov	r3, r0
 800e556:	2b00      	cmp	r3, #0
 800e558:	d002      	beq.n	800e560 <MX_FATFS_Init+0x18>
  /* USER CODE BEGIN FATFS_Init */
  {
    return APP_ERROR;
 800e55a:	f04f 33ff 	mov.w	r3, #4294967295
 800e55e:	e003      	b.n	800e568 <MX_FATFS_Init+0x20>
  }
  else
  {
    Appli_state = APPLICATION_INIT;
 800e560:	4b04      	ldr	r3, [pc, #16]	@ (800e574 <MX_FATFS_Init+0x2c>)
 800e562:	2201      	movs	r2, #1
 800e564:	701a      	strb	r2, [r3, #0]
    return APP_OK;
 800e566:	2300      	movs	r3, #0
  }
  /* USER CODE END FATFS_Init */
}
 800e568:	4618      	mov	r0, r3
 800e56a:	bd80      	pop	{r7, pc}
 800e56c:	200026d8 	.word	0x200026d8
 800e570:	20000014 	.word	0x20000014
 800e574:	200026dc 	.word	0x200026dc

0800e578 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800e578:	b480      	push	{r7}
 800e57a:	b083      	sub	sp, #12
 800e57c:	af00      	add	r7, sp, #0
 800e57e:	4603      	mov	r3, r0
 800e580:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 800e582:	4b06      	ldr	r3, [pc, #24]	@ (800e59c <USER_initialize+0x24>)
 800e584:	2201      	movs	r2, #1
 800e586:	701a      	strb	r2, [r3, #0]
    return Stat;
 800e588:	4b04      	ldr	r3, [pc, #16]	@ (800e59c <USER_initialize+0x24>)
 800e58a:	781b      	ldrb	r3, [r3, #0]
 800e58c:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 800e58e:	4618      	mov	r0, r3
 800e590:	370c      	adds	r7, #12
 800e592:	46bd      	mov	sp, r7
 800e594:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e598:	4770      	bx	lr
 800e59a:	bf00      	nop
 800e59c:	20000010 	.word	0x20000010

0800e5a0 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800e5a0:	b480      	push	{r7}
 800e5a2:	b083      	sub	sp, #12
 800e5a4:	af00      	add	r7, sp, #0
 800e5a6:	4603      	mov	r3, r0
 800e5a8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    Stat = STA_NOINIT;
 800e5aa:	4b06      	ldr	r3, [pc, #24]	@ (800e5c4 <USER_status+0x24>)
 800e5ac:	2201      	movs	r2, #1
 800e5ae:	701a      	strb	r2, [r3, #0]
    return Stat;
 800e5b0:	4b04      	ldr	r3, [pc, #16]	@ (800e5c4 <USER_status+0x24>)
 800e5b2:	781b      	ldrb	r3, [r3, #0]
 800e5b4:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 800e5b6:	4618      	mov	r0, r3
 800e5b8:	370c      	adds	r7, #12
 800e5ba:	46bd      	mov	sp, r7
 800e5bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5c0:	4770      	bx	lr
 800e5c2:	bf00      	nop
 800e5c4:	20000010 	.word	0x20000010

0800e5c8 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800e5c8:	b480      	push	{r7}
 800e5ca:	b085      	sub	sp, #20
 800e5cc:	af00      	add	r7, sp, #0
 800e5ce:	60b9      	str	r1, [r7, #8]
 800e5d0:	607a      	str	r2, [r7, #4]
 800e5d2:	603b      	str	r3, [r7, #0]
 800e5d4:	4603      	mov	r3, r0
 800e5d6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return RES_OK;
 800e5d8:	2300      	movs	r3, #0
  /* USER CODE END READ */
}
 800e5da:	4618      	mov	r0, r3
 800e5dc:	3714      	adds	r7, #20
 800e5de:	46bd      	mov	sp, r7
 800e5e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5e4:	4770      	bx	lr

0800e5e6 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800e5e6:	b480      	push	{r7}
 800e5e8:	b085      	sub	sp, #20
 800e5ea:	af00      	add	r7, sp, #0
 800e5ec:	60b9      	str	r1, [r7, #8]
 800e5ee:	607a      	str	r2, [r7, #4]
 800e5f0:	603b      	str	r3, [r7, #0]
 800e5f2:	4603      	mov	r3, r0
 800e5f4:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return RES_OK;
 800e5f6:	2300      	movs	r3, #0
  /* USER CODE END WRITE */
}
 800e5f8:	4618      	mov	r0, r3
 800e5fa:	3714      	adds	r7, #20
 800e5fc:	46bd      	mov	sp, r7
 800e5fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e602:	4770      	bx	lr

0800e604 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800e604:	b480      	push	{r7}
 800e606:	b085      	sub	sp, #20
 800e608:	af00      	add	r7, sp, #0
 800e60a:	4603      	mov	r3, r0
 800e60c:	603a      	str	r2, [r7, #0]
 800e60e:	71fb      	strb	r3, [r7, #7]
 800e610:	460b      	mov	r3, r1
 800e612:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
 800e614:	2301      	movs	r3, #1
 800e616:	73fb      	strb	r3, [r7, #15]
    return res;
 800e618:	7bfb      	ldrb	r3, [r7, #15]
  /* USER CODE END IOCTL */
}
 800e61a:	4618      	mov	r0, r3
 800e61c:	3714      	adds	r7, #20
 800e61e:	46bd      	mov	sp, r7
 800e620:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e624:	4770      	bx	lr

0800e626 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800e626:	b580      	push	{r7, lr}
 800e628:	b084      	sub	sp, #16
 800e62a:	af00      	add	r7, sp, #0
 800e62c:	6078      	str	r0, [r7, #4]
 800e62e:	460b      	mov	r3, r1
 800e630:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800e632:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800e636:	f002 f957 	bl	80108e8 <USBD_static_malloc>
 800e63a:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800e63c:	68fb      	ldr	r3, [r7, #12]
 800e63e:	2b00      	cmp	r3, #0
 800e640:	d105      	bne.n	800e64e <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 800e642:	687b      	ldr	r3, [r7, #4]
 800e644:	2200      	movs	r2, #0
 800e646:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    return (uint8_t)USBD_EMEM;
 800e64a:	2302      	movs	r3, #2
 800e64c:	e066      	b.n	800e71c <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 800e64e:	687b      	ldr	r3, [r7, #4]
 800e650:	68fa      	ldr	r2, [r7, #12]
 800e652:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e656:	687b      	ldr	r3, [r7, #4]
 800e658:	7c1b      	ldrb	r3, [r3, #16]
 800e65a:	2b00      	cmp	r3, #0
 800e65c:	d119      	bne.n	800e692 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800e65e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800e662:	2202      	movs	r2, #2
 800e664:	2181      	movs	r1, #129	@ 0x81
 800e666:	6878      	ldr	r0, [r7, #4]
 800e668:	f001 ffe5 	bl	8010636 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800e66c:	687b      	ldr	r3, [r7, #4]
 800e66e:	2201      	movs	r2, #1
 800e670:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800e672:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800e676:	2202      	movs	r2, #2
 800e678:	2101      	movs	r1, #1
 800e67a:	6878      	ldr	r0, [r7, #4]
 800e67c:	f001 ffdb 	bl	8010636 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800e680:	687b      	ldr	r3, [r7, #4]
 800e682:	2201      	movs	r2, #1
 800e684:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800e688:	687b      	ldr	r3, [r7, #4]
 800e68a:	2210      	movs	r2, #16
 800e68c:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
 800e690:	e016      	b.n	800e6c0 <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800e692:	2340      	movs	r3, #64	@ 0x40
 800e694:	2202      	movs	r2, #2
 800e696:	2181      	movs	r1, #129	@ 0x81
 800e698:	6878      	ldr	r0, [r7, #4]
 800e69a:	f001 ffcc 	bl	8010636 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800e69e:	687b      	ldr	r3, [r7, #4]
 800e6a0:	2201      	movs	r2, #1
 800e6a2:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800e6a4:	2340      	movs	r3, #64	@ 0x40
 800e6a6:	2202      	movs	r2, #2
 800e6a8:	2101      	movs	r1, #1
 800e6aa:	6878      	ldr	r0, [r7, #4]
 800e6ac:	f001 ffc3 	bl	8010636 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800e6b0:	687b      	ldr	r3, [r7, #4]
 800e6b2:	2201      	movs	r2, #1
 800e6b4:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800e6b8:	687b      	ldr	r3, [r7, #4]
 800e6ba:	2210      	movs	r2, #16
 800e6bc:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800e6c0:	2308      	movs	r3, #8
 800e6c2:	2203      	movs	r2, #3
 800e6c4:	2182      	movs	r1, #130	@ 0x82
 800e6c6:	6878      	ldr	r0, [r7, #4]
 800e6c8:	f001 ffb5 	bl	8010636 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800e6cc:	687b      	ldr	r3, [r7, #4]
 800e6ce:	2201      	movs	r2, #1
 800e6d0:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800e6d4:	687b      	ldr	r3, [r7, #4]
 800e6d6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800e6da:	681b      	ldr	r3, [r3, #0]
 800e6dc:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800e6de:	68fb      	ldr	r3, [r7, #12]
 800e6e0:	2200      	movs	r2, #0
 800e6e2:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800e6e6:	68fb      	ldr	r3, [r7, #12]
 800e6e8:	2200      	movs	r2, #0
 800e6ea:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e6ee:	687b      	ldr	r3, [r7, #4]
 800e6f0:	7c1b      	ldrb	r3, [r3, #16]
 800e6f2:	2b00      	cmp	r3, #0
 800e6f4:	d109      	bne.n	800e70a <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800e6f6:	68fb      	ldr	r3, [r7, #12]
 800e6f8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800e6fc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800e700:	2101      	movs	r1, #1
 800e702:	6878      	ldr	r0, [r7, #4]
 800e704:	f002 f886 	bl	8010814 <USBD_LL_PrepareReceive>
 800e708:	e007      	b.n	800e71a <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800e70a:	68fb      	ldr	r3, [r7, #12]
 800e70c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800e710:	2340      	movs	r3, #64	@ 0x40
 800e712:	2101      	movs	r1, #1
 800e714:	6878      	ldr	r0, [r7, #4]
 800e716:	f002 f87d 	bl	8010814 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800e71a:	2300      	movs	r3, #0
}
 800e71c:	4618      	mov	r0, r3
 800e71e:	3710      	adds	r7, #16
 800e720:	46bd      	mov	sp, r7
 800e722:	bd80      	pop	{r7, pc}

0800e724 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800e724:	b580      	push	{r7, lr}
 800e726:	b082      	sub	sp, #8
 800e728:	af00      	add	r7, sp, #0
 800e72a:	6078      	str	r0, [r7, #4]
 800e72c:	460b      	mov	r3, r1
 800e72e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800e730:	2181      	movs	r1, #129	@ 0x81
 800e732:	6878      	ldr	r0, [r7, #4]
 800e734:	f001 ffa5 	bl	8010682 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800e738:	687b      	ldr	r3, [r7, #4]
 800e73a:	2200      	movs	r2, #0
 800e73c:	871a      	strh	r2, [r3, #56]	@ 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800e73e:	2101      	movs	r1, #1
 800e740:	6878      	ldr	r0, [r7, #4]
 800e742:	f001 ff9e 	bl	8010682 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800e746:	687b      	ldr	r3, [r7, #4]
 800e748:	2200      	movs	r2, #0
 800e74a:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800e74e:	2182      	movs	r1, #130	@ 0x82
 800e750:	6878      	ldr	r0, [r7, #4]
 800e752:	f001 ff96 	bl	8010682 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800e756:	687b      	ldr	r3, [r7, #4]
 800e758:	2200      	movs	r2, #0
 800e75a:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800e75e:	687b      	ldr	r3, [r7, #4]
 800e760:	2200      	movs	r2, #0
 800e762:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800e766:	687b      	ldr	r3, [r7, #4]
 800e768:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800e76c:	2b00      	cmp	r3, #0
 800e76e:	d00e      	beq.n	800e78e <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800e770:	687b      	ldr	r3, [r7, #4]
 800e772:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800e776:	685b      	ldr	r3, [r3, #4]
 800e778:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800e77a:	687b      	ldr	r3, [r7, #4]
 800e77c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800e780:	4618      	mov	r0, r3
 800e782:	f002 f8bf 	bl	8010904 <USBD_static_free>
    pdev->pClassData = NULL;
 800e786:	687b      	ldr	r3, [r7, #4]
 800e788:	2200      	movs	r2, #0
 800e78a:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800e78e:	2300      	movs	r3, #0
}
 800e790:	4618      	mov	r0, r3
 800e792:	3708      	adds	r7, #8
 800e794:	46bd      	mov	sp, r7
 800e796:	bd80      	pop	{r7, pc}

0800e798 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800e798:	b580      	push	{r7, lr}
 800e79a:	b086      	sub	sp, #24
 800e79c:	af00      	add	r7, sp, #0
 800e79e:	6078      	str	r0, [r7, #4]
 800e7a0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800e7a2:	687b      	ldr	r3, [r7, #4]
 800e7a4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800e7a8:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800e7aa:	2300      	movs	r3, #0
 800e7ac:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800e7ae:	2300      	movs	r3, #0
 800e7b0:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800e7b2:	2300      	movs	r3, #0
 800e7b4:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800e7b6:	693b      	ldr	r3, [r7, #16]
 800e7b8:	2b00      	cmp	r3, #0
 800e7ba:	d101      	bne.n	800e7c0 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 800e7bc:	2303      	movs	r3, #3
 800e7be:	e0af      	b.n	800e920 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e7c0:	683b      	ldr	r3, [r7, #0]
 800e7c2:	781b      	ldrb	r3, [r3, #0]
 800e7c4:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800e7c8:	2b00      	cmp	r3, #0
 800e7ca:	d03f      	beq.n	800e84c <USBD_CDC_Setup+0xb4>
 800e7cc:	2b20      	cmp	r3, #32
 800e7ce:	f040 809f 	bne.w	800e910 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800e7d2:	683b      	ldr	r3, [r7, #0]
 800e7d4:	88db      	ldrh	r3, [r3, #6]
 800e7d6:	2b00      	cmp	r3, #0
 800e7d8:	d02e      	beq.n	800e838 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800e7da:	683b      	ldr	r3, [r7, #0]
 800e7dc:	781b      	ldrb	r3, [r3, #0]
 800e7de:	b25b      	sxtb	r3, r3
 800e7e0:	2b00      	cmp	r3, #0
 800e7e2:	da16      	bge.n	800e812 <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800e7e4:	687b      	ldr	r3, [r7, #4]
 800e7e6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800e7ea:	689b      	ldr	r3, [r3, #8]
 800e7ec:	683a      	ldr	r2, [r7, #0]
 800e7ee:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 800e7f0:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800e7f2:	683a      	ldr	r2, [r7, #0]
 800e7f4:	88d2      	ldrh	r2, [r2, #6]
 800e7f6:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800e7f8:	683b      	ldr	r3, [r7, #0]
 800e7fa:	88db      	ldrh	r3, [r3, #6]
 800e7fc:	2b07      	cmp	r3, #7
 800e7fe:	bf28      	it	cs
 800e800:	2307      	movcs	r3, #7
 800e802:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800e804:	693b      	ldr	r3, [r7, #16]
 800e806:	89fa      	ldrh	r2, [r7, #14]
 800e808:	4619      	mov	r1, r3
 800e80a:	6878      	ldr	r0, [r7, #4]
 800e80c:	f001 facf 	bl	800fdae <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 800e810:	e085      	b.n	800e91e <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 800e812:	683b      	ldr	r3, [r7, #0]
 800e814:	785a      	ldrb	r2, [r3, #1]
 800e816:	693b      	ldr	r3, [r7, #16]
 800e818:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800e81c:	683b      	ldr	r3, [r7, #0]
 800e81e:	88db      	ldrh	r3, [r3, #6]
 800e820:	b2da      	uxtb	r2, r3
 800e822:	693b      	ldr	r3, [r7, #16]
 800e824:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800e828:	6939      	ldr	r1, [r7, #16]
 800e82a:	683b      	ldr	r3, [r7, #0]
 800e82c:	88db      	ldrh	r3, [r3, #6]
 800e82e:	461a      	mov	r2, r3
 800e830:	6878      	ldr	r0, [r7, #4]
 800e832:	f001 fae8 	bl	800fe06 <USBD_CtlPrepareRx>
      break;
 800e836:	e072      	b.n	800e91e <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800e838:	687b      	ldr	r3, [r7, #4]
 800e83a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800e83e:	689b      	ldr	r3, [r3, #8]
 800e840:	683a      	ldr	r2, [r7, #0]
 800e842:	7850      	ldrb	r0, [r2, #1]
 800e844:	2200      	movs	r2, #0
 800e846:	6839      	ldr	r1, [r7, #0]
 800e848:	4798      	blx	r3
      break;
 800e84a:	e068      	b.n	800e91e <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800e84c:	683b      	ldr	r3, [r7, #0]
 800e84e:	785b      	ldrb	r3, [r3, #1]
 800e850:	2b0b      	cmp	r3, #11
 800e852:	d852      	bhi.n	800e8fa <USBD_CDC_Setup+0x162>
 800e854:	a201      	add	r2, pc, #4	@ (adr r2, 800e85c <USBD_CDC_Setup+0xc4>)
 800e856:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e85a:	bf00      	nop
 800e85c:	0800e88d 	.word	0x0800e88d
 800e860:	0800e909 	.word	0x0800e909
 800e864:	0800e8fb 	.word	0x0800e8fb
 800e868:	0800e8fb 	.word	0x0800e8fb
 800e86c:	0800e8fb 	.word	0x0800e8fb
 800e870:	0800e8fb 	.word	0x0800e8fb
 800e874:	0800e8fb 	.word	0x0800e8fb
 800e878:	0800e8fb 	.word	0x0800e8fb
 800e87c:	0800e8fb 	.word	0x0800e8fb
 800e880:	0800e8fb 	.word	0x0800e8fb
 800e884:	0800e8b7 	.word	0x0800e8b7
 800e888:	0800e8e1 	.word	0x0800e8e1
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e88c:	687b      	ldr	r3, [r7, #4]
 800e88e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e892:	b2db      	uxtb	r3, r3
 800e894:	2b03      	cmp	r3, #3
 800e896:	d107      	bne.n	800e8a8 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800e898:	f107 030a 	add.w	r3, r7, #10
 800e89c:	2202      	movs	r2, #2
 800e89e:	4619      	mov	r1, r3
 800e8a0:	6878      	ldr	r0, [r7, #4]
 800e8a2:	f001 fa84 	bl	800fdae <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800e8a6:	e032      	b.n	800e90e <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800e8a8:	6839      	ldr	r1, [r7, #0]
 800e8aa:	6878      	ldr	r0, [r7, #4]
 800e8ac:	f001 fa0e 	bl	800fccc <USBD_CtlError>
            ret = USBD_FAIL;
 800e8b0:	2303      	movs	r3, #3
 800e8b2:	75fb      	strb	r3, [r7, #23]
          break;
 800e8b4:	e02b      	b.n	800e90e <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e8b6:	687b      	ldr	r3, [r7, #4]
 800e8b8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e8bc:	b2db      	uxtb	r3, r3
 800e8be:	2b03      	cmp	r3, #3
 800e8c0:	d107      	bne.n	800e8d2 <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800e8c2:	f107 030d 	add.w	r3, r7, #13
 800e8c6:	2201      	movs	r2, #1
 800e8c8:	4619      	mov	r1, r3
 800e8ca:	6878      	ldr	r0, [r7, #4]
 800e8cc:	f001 fa6f 	bl	800fdae <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800e8d0:	e01d      	b.n	800e90e <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800e8d2:	6839      	ldr	r1, [r7, #0]
 800e8d4:	6878      	ldr	r0, [r7, #4]
 800e8d6:	f001 f9f9 	bl	800fccc <USBD_CtlError>
            ret = USBD_FAIL;
 800e8da:	2303      	movs	r3, #3
 800e8dc:	75fb      	strb	r3, [r7, #23]
          break;
 800e8de:	e016      	b.n	800e90e <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800e8e0:	687b      	ldr	r3, [r7, #4]
 800e8e2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e8e6:	b2db      	uxtb	r3, r3
 800e8e8:	2b03      	cmp	r3, #3
 800e8ea:	d00f      	beq.n	800e90c <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 800e8ec:	6839      	ldr	r1, [r7, #0]
 800e8ee:	6878      	ldr	r0, [r7, #4]
 800e8f0:	f001 f9ec 	bl	800fccc <USBD_CtlError>
            ret = USBD_FAIL;
 800e8f4:	2303      	movs	r3, #3
 800e8f6:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800e8f8:	e008      	b.n	800e90c <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800e8fa:	6839      	ldr	r1, [r7, #0]
 800e8fc:	6878      	ldr	r0, [r7, #4]
 800e8fe:	f001 f9e5 	bl	800fccc <USBD_CtlError>
          ret = USBD_FAIL;
 800e902:	2303      	movs	r3, #3
 800e904:	75fb      	strb	r3, [r7, #23]
          break;
 800e906:	e002      	b.n	800e90e <USBD_CDC_Setup+0x176>
          break;
 800e908:	bf00      	nop
 800e90a:	e008      	b.n	800e91e <USBD_CDC_Setup+0x186>
          break;
 800e90c:	bf00      	nop
      }
      break;
 800e90e:	e006      	b.n	800e91e <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 800e910:	6839      	ldr	r1, [r7, #0]
 800e912:	6878      	ldr	r0, [r7, #4]
 800e914:	f001 f9da 	bl	800fccc <USBD_CtlError>
      ret = USBD_FAIL;
 800e918:	2303      	movs	r3, #3
 800e91a:	75fb      	strb	r3, [r7, #23]
      break;
 800e91c:	bf00      	nop
  }

  return (uint8_t)ret;
 800e91e:	7dfb      	ldrb	r3, [r7, #23]
}
 800e920:	4618      	mov	r0, r3
 800e922:	3718      	adds	r7, #24
 800e924:	46bd      	mov	sp, r7
 800e926:	bd80      	pop	{r7, pc}

0800e928 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800e928:	b580      	push	{r7, lr}
 800e92a:	b084      	sub	sp, #16
 800e92c:	af00      	add	r7, sp, #0
 800e92e:	6078      	str	r0, [r7, #4]
 800e930:	460b      	mov	r3, r1
 800e932:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800e934:	687b      	ldr	r3, [r7, #4]
 800e936:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800e93a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800e93c:	687b      	ldr	r3, [r7, #4]
 800e93e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800e942:	2b00      	cmp	r3, #0
 800e944:	d101      	bne.n	800e94a <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800e946:	2303      	movs	r3, #3
 800e948:	e04f      	b.n	800e9ea <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800e94a:	687b      	ldr	r3, [r7, #4]
 800e94c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800e950:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800e952:	78fa      	ldrb	r2, [r7, #3]
 800e954:	6879      	ldr	r1, [r7, #4]
 800e956:	4613      	mov	r3, r2
 800e958:	009b      	lsls	r3, r3, #2
 800e95a:	4413      	add	r3, r2
 800e95c:	009b      	lsls	r3, r3, #2
 800e95e:	440b      	add	r3, r1
 800e960:	3318      	adds	r3, #24
 800e962:	681b      	ldr	r3, [r3, #0]
 800e964:	2b00      	cmp	r3, #0
 800e966:	d029      	beq.n	800e9bc <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800e968:	78fa      	ldrb	r2, [r7, #3]
 800e96a:	6879      	ldr	r1, [r7, #4]
 800e96c:	4613      	mov	r3, r2
 800e96e:	009b      	lsls	r3, r3, #2
 800e970:	4413      	add	r3, r2
 800e972:	009b      	lsls	r3, r3, #2
 800e974:	440b      	add	r3, r1
 800e976:	3318      	adds	r3, #24
 800e978:	681a      	ldr	r2, [r3, #0]
 800e97a:	78f9      	ldrb	r1, [r7, #3]
 800e97c:	68f8      	ldr	r0, [r7, #12]
 800e97e:	460b      	mov	r3, r1
 800e980:	009b      	lsls	r3, r3, #2
 800e982:	440b      	add	r3, r1
 800e984:	00db      	lsls	r3, r3, #3
 800e986:	4403      	add	r3, r0
 800e988:	3320      	adds	r3, #32
 800e98a:	681b      	ldr	r3, [r3, #0]
 800e98c:	fbb2 f1f3 	udiv	r1, r2, r3
 800e990:	fb01 f303 	mul.w	r3, r1, r3
 800e994:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800e996:	2b00      	cmp	r3, #0
 800e998:	d110      	bne.n	800e9bc <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 800e99a:	78fa      	ldrb	r2, [r7, #3]
 800e99c:	6879      	ldr	r1, [r7, #4]
 800e99e:	4613      	mov	r3, r2
 800e9a0:	009b      	lsls	r3, r3, #2
 800e9a2:	4413      	add	r3, r2
 800e9a4:	009b      	lsls	r3, r3, #2
 800e9a6:	440b      	add	r3, r1
 800e9a8:	3318      	adds	r3, #24
 800e9aa:	2200      	movs	r2, #0
 800e9ac:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800e9ae:	78f9      	ldrb	r1, [r7, #3]
 800e9b0:	2300      	movs	r3, #0
 800e9b2:	2200      	movs	r2, #0
 800e9b4:	6878      	ldr	r0, [r7, #4]
 800e9b6:	f001 ff0c 	bl	80107d2 <USBD_LL_Transmit>
 800e9ba:	e015      	b.n	800e9e8 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 800e9bc:	68bb      	ldr	r3, [r7, #8]
 800e9be:	2200      	movs	r2, #0
 800e9c0:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 800e9c4:	687b      	ldr	r3, [r7, #4]
 800e9c6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800e9ca:	691b      	ldr	r3, [r3, #16]
 800e9cc:	2b00      	cmp	r3, #0
 800e9ce:	d00b      	beq.n	800e9e8 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800e9d0:	687b      	ldr	r3, [r7, #4]
 800e9d2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800e9d6:	691b      	ldr	r3, [r3, #16]
 800e9d8:	68ba      	ldr	r2, [r7, #8]
 800e9da:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800e9de:	68ba      	ldr	r2, [r7, #8]
 800e9e0:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800e9e4:	78fa      	ldrb	r2, [r7, #3]
 800e9e6:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800e9e8:	2300      	movs	r3, #0
}
 800e9ea:	4618      	mov	r0, r3
 800e9ec:	3710      	adds	r7, #16
 800e9ee:	46bd      	mov	sp, r7
 800e9f0:	bd80      	pop	{r7, pc}

0800e9f2 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800e9f2:	b580      	push	{r7, lr}
 800e9f4:	b084      	sub	sp, #16
 800e9f6:	af00      	add	r7, sp, #0
 800e9f8:	6078      	str	r0, [r7, #4]
 800e9fa:	460b      	mov	r3, r1
 800e9fc:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800e9fe:	687b      	ldr	r3, [r7, #4]
 800ea00:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800ea04:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800ea06:	687b      	ldr	r3, [r7, #4]
 800ea08:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800ea0c:	2b00      	cmp	r3, #0
 800ea0e:	d101      	bne.n	800ea14 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800ea10:	2303      	movs	r3, #3
 800ea12:	e015      	b.n	800ea40 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800ea14:	78fb      	ldrb	r3, [r7, #3]
 800ea16:	4619      	mov	r1, r3
 800ea18:	6878      	ldr	r0, [r7, #4]
 800ea1a:	f001 ff1c 	bl	8010856 <USBD_LL_GetRxDataSize>
 800ea1e:	4602      	mov	r2, r0
 800ea20:	68fb      	ldr	r3, [r7, #12]
 800ea22:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800ea26:	687b      	ldr	r3, [r7, #4]
 800ea28:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800ea2c:	68db      	ldr	r3, [r3, #12]
 800ea2e:	68fa      	ldr	r2, [r7, #12]
 800ea30:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800ea34:	68fa      	ldr	r2, [r7, #12]
 800ea36:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800ea3a:	4611      	mov	r1, r2
 800ea3c:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800ea3e:	2300      	movs	r3, #0
}
 800ea40:	4618      	mov	r0, r3
 800ea42:	3710      	adds	r7, #16
 800ea44:	46bd      	mov	sp, r7
 800ea46:	bd80      	pop	{r7, pc}

0800ea48 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800ea48:	b580      	push	{r7, lr}
 800ea4a:	b084      	sub	sp, #16
 800ea4c:	af00      	add	r7, sp, #0
 800ea4e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800ea50:	687b      	ldr	r3, [r7, #4]
 800ea52:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800ea56:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800ea58:	68fb      	ldr	r3, [r7, #12]
 800ea5a:	2b00      	cmp	r3, #0
 800ea5c:	d101      	bne.n	800ea62 <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 800ea5e:	2303      	movs	r3, #3
 800ea60:	e01a      	b.n	800ea98 <USBD_CDC_EP0_RxReady+0x50>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800ea62:	687b      	ldr	r3, [r7, #4]
 800ea64:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800ea68:	2b00      	cmp	r3, #0
 800ea6a:	d014      	beq.n	800ea96 <USBD_CDC_EP0_RxReady+0x4e>
 800ea6c:	68fb      	ldr	r3, [r7, #12]
 800ea6e:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800ea72:	2bff      	cmp	r3, #255	@ 0xff
 800ea74:	d00f      	beq.n	800ea96 <USBD_CDC_EP0_RxReady+0x4e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800ea76:	687b      	ldr	r3, [r7, #4]
 800ea78:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800ea7c:	689b      	ldr	r3, [r3, #8]
 800ea7e:	68fa      	ldr	r2, [r7, #12]
 800ea80:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)hcdc->data,
 800ea84:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800ea86:	68fa      	ldr	r2, [r7, #12]
 800ea88:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800ea8c:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800ea8e:	68fb      	ldr	r3, [r7, #12]
 800ea90:	22ff      	movs	r2, #255	@ 0xff
 800ea92:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800ea96:	2300      	movs	r3, #0
}
 800ea98:	4618      	mov	r0, r3
 800ea9a:	3710      	adds	r7, #16
 800ea9c:	46bd      	mov	sp, r7
 800ea9e:	bd80      	pop	{r7, pc}

0800eaa0 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800eaa0:	b480      	push	{r7}
 800eaa2:	b083      	sub	sp, #12
 800eaa4:	af00      	add	r7, sp, #0
 800eaa6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800eaa8:	687b      	ldr	r3, [r7, #4]
 800eaaa:	2243      	movs	r2, #67	@ 0x43
 800eaac:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800eaae:	4b03      	ldr	r3, [pc, #12]	@ (800eabc <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800eab0:	4618      	mov	r0, r3
 800eab2:	370c      	adds	r7, #12
 800eab4:	46bd      	mov	sp, r7
 800eab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eaba:	4770      	bx	lr
 800eabc:	200000b0 	.word	0x200000b0

0800eac0 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800eac0:	b480      	push	{r7}
 800eac2:	b083      	sub	sp, #12
 800eac4:	af00      	add	r7, sp, #0
 800eac6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800eac8:	687b      	ldr	r3, [r7, #4]
 800eaca:	2243      	movs	r2, #67	@ 0x43
 800eacc:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800eace:	4b03      	ldr	r3, [pc, #12]	@ (800eadc <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800ead0:	4618      	mov	r0, r3
 800ead2:	370c      	adds	r7, #12
 800ead4:	46bd      	mov	sp, r7
 800ead6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eada:	4770      	bx	lr
 800eadc:	2000006c 	.word	0x2000006c

0800eae0 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800eae0:	b480      	push	{r7}
 800eae2:	b083      	sub	sp, #12
 800eae4:	af00      	add	r7, sp, #0
 800eae6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800eae8:	687b      	ldr	r3, [r7, #4]
 800eaea:	2243      	movs	r2, #67	@ 0x43
 800eaec:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 800eaee:	4b03      	ldr	r3, [pc, #12]	@ (800eafc <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800eaf0:	4618      	mov	r0, r3
 800eaf2:	370c      	adds	r7, #12
 800eaf4:	46bd      	mov	sp, r7
 800eaf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eafa:	4770      	bx	lr
 800eafc:	200000f4 	.word	0x200000f4

0800eb00 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800eb00:	b480      	push	{r7}
 800eb02:	b083      	sub	sp, #12
 800eb04:	af00      	add	r7, sp, #0
 800eb06:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800eb08:	687b      	ldr	r3, [r7, #4]
 800eb0a:	220a      	movs	r2, #10
 800eb0c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800eb0e:	4b03      	ldr	r3, [pc, #12]	@ (800eb1c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800eb10:	4618      	mov	r0, r3
 800eb12:	370c      	adds	r7, #12
 800eb14:	46bd      	mov	sp, r7
 800eb16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb1a:	4770      	bx	lr
 800eb1c:	20000028 	.word	0x20000028

0800eb20 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800eb20:	b480      	push	{r7}
 800eb22:	b083      	sub	sp, #12
 800eb24:	af00      	add	r7, sp, #0
 800eb26:	6078      	str	r0, [r7, #4]
 800eb28:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800eb2a:	683b      	ldr	r3, [r7, #0]
 800eb2c:	2b00      	cmp	r3, #0
 800eb2e:	d101      	bne.n	800eb34 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800eb30:	2303      	movs	r3, #3
 800eb32:	e004      	b.n	800eb3e <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 800eb34:	687b      	ldr	r3, [r7, #4]
 800eb36:	683a      	ldr	r2, [r7, #0]
 800eb38:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  return (uint8_t)USBD_OK;
 800eb3c:	2300      	movs	r3, #0
}
 800eb3e:	4618      	mov	r0, r3
 800eb40:	370c      	adds	r7, #12
 800eb42:	46bd      	mov	sp, r7
 800eb44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb48:	4770      	bx	lr

0800eb4a <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800eb4a:	b480      	push	{r7}
 800eb4c:	b087      	sub	sp, #28
 800eb4e:	af00      	add	r7, sp, #0
 800eb50:	60f8      	str	r0, [r7, #12]
 800eb52:	60b9      	str	r1, [r7, #8]
 800eb54:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800eb56:	68fb      	ldr	r3, [r7, #12]
 800eb58:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800eb5c:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800eb5e:	697b      	ldr	r3, [r7, #20]
 800eb60:	2b00      	cmp	r3, #0
 800eb62:	d101      	bne.n	800eb68 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800eb64:	2303      	movs	r3, #3
 800eb66:	e008      	b.n	800eb7a <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 800eb68:	697b      	ldr	r3, [r7, #20]
 800eb6a:	68ba      	ldr	r2, [r7, #8]
 800eb6c:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800eb70:	697b      	ldr	r3, [r7, #20]
 800eb72:	687a      	ldr	r2, [r7, #4]
 800eb74:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800eb78:	2300      	movs	r3, #0
}
 800eb7a:	4618      	mov	r0, r3
 800eb7c:	371c      	adds	r7, #28
 800eb7e:	46bd      	mov	sp, r7
 800eb80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb84:	4770      	bx	lr

0800eb86 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800eb86:	b480      	push	{r7}
 800eb88:	b085      	sub	sp, #20
 800eb8a:	af00      	add	r7, sp, #0
 800eb8c:	6078      	str	r0, [r7, #4]
 800eb8e:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800eb90:	687b      	ldr	r3, [r7, #4]
 800eb92:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800eb96:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800eb98:	68fb      	ldr	r3, [r7, #12]
 800eb9a:	2b00      	cmp	r3, #0
 800eb9c:	d101      	bne.n	800eba2 <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 800eb9e:	2303      	movs	r3, #3
 800eba0:	e004      	b.n	800ebac <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 800eba2:	68fb      	ldr	r3, [r7, #12]
 800eba4:	683a      	ldr	r2, [r7, #0]
 800eba6:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800ebaa:	2300      	movs	r3, #0
}
 800ebac:	4618      	mov	r0, r3
 800ebae:	3714      	adds	r7, #20
 800ebb0:	46bd      	mov	sp, r7
 800ebb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebb6:	4770      	bx	lr

0800ebb8 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800ebb8:	b580      	push	{r7, lr}
 800ebba:	b084      	sub	sp, #16
 800ebbc:	af00      	add	r7, sp, #0
 800ebbe:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800ebc0:	687b      	ldr	r3, [r7, #4]
 800ebc2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800ebc6:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 800ebc8:	2301      	movs	r3, #1
 800ebca:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 800ebcc:	687b      	ldr	r3, [r7, #4]
 800ebce:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800ebd2:	2b00      	cmp	r3, #0
 800ebd4:	d101      	bne.n	800ebda <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800ebd6:	2303      	movs	r3, #3
 800ebd8:	e01a      	b.n	800ec10 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 800ebda:	68bb      	ldr	r3, [r7, #8]
 800ebdc:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800ebe0:	2b00      	cmp	r3, #0
 800ebe2:	d114      	bne.n	800ec0e <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800ebe4:	68bb      	ldr	r3, [r7, #8]
 800ebe6:	2201      	movs	r2, #1
 800ebe8:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800ebec:	68bb      	ldr	r3, [r7, #8]
 800ebee:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 800ebf2:	687b      	ldr	r3, [r7, #4]
 800ebf4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800ebf6:	68bb      	ldr	r3, [r7, #8]
 800ebf8:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 800ebfc:	68bb      	ldr	r3, [r7, #8]
 800ebfe:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800ec02:	2181      	movs	r1, #129	@ 0x81
 800ec04:	6878      	ldr	r0, [r7, #4]
 800ec06:	f001 fde4 	bl	80107d2 <USBD_LL_Transmit>

    ret = USBD_OK;
 800ec0a:	2300      	movs	r3, #0
 800ec0c:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800ec0e:	7bfb      	ldrb	r3, [r7, #15]
}
 800ec10:	4618      	mov	r0, r3
 800ec12:	3710      	adds	r7, #16
 800ec14:	46bd      	mov	sp, r7
 800ec16:	bd80      	pop	{r7, pc}

0800ec18 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800ec18:	b580      	push	{r7, lr}
 800ec1a:	b084      	sub	sp, #16
 800ec1c:	af00      	add	r7, sp, #0
 800ec1e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800ec20:	687b      	ldr	r3, [r7, #4]
 800ec22:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800ec26:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800ec28:	687b      	ldr	r3, [r7, #4]
 800ec2a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800ec2e:	2b00      	cmp	r3, #0
 800ec30:	d101      	bne.n	800ec36 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800ec32:	2303      	movs	r3, #3
 800ec34:	e016      	b.n	800ec64 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ec36:	687b      	ldr	r3, [r7, #4]
 800ec38:	7c1b      	ldrb	r3, [r3, #16]
 800ec3a:	2b00      	cmp	r3, #0
 800ec3c:	d109      	bne.n	800ec52 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800ec3e:	68fb      	ldr	r3, [r7, #12]
 800ec40:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800ec44:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800ec48:	2101      	movs	r1, #1
 800ec4a:	6878      	ldr	r0, [r7, #4]
 800ec4c:	f001 fde2 	bl	8010814 <USBD_LL_PrepareReceive>
 800ec50:	e007      	b.n	800ec62 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800ec52:	68fb      	ldr	r3, [r7, #12]
 800ec54:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800ec58:	2340      	movs	r3, #64	@ 0x40
 800ec5a:	2101      	movs	r1, #1
 800ec5c:	6878      	ldr	r0, [r7, #4]
 800ec5e:	f001 fdd9 	bl	8010814 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800ec62:	2300      	movs	r3, #0
}
 800ec64:	4618      	mov	r0, r3
 800ec66:	3710      	adds	r7, #16
 800ec68:	46bd      	mov	sp, r7
 800ec6a:	bd80      	pop	{r7, pc}

0800ec6c <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800ec6c:	b580      	push	{r7, lr}
 800ec6e:	b086      	sub	sp, #24
 800ec70:	af00      	add	r7, sp, #0
 800ec72:	60f8      	str	r0, [r7, #12]
 800ec74:	60b9      	str	r1, [r7, #8]
 800ec76:	4613      	mov	r3, r2
 800ec78:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800ec7a:	68fb      	ldr	r3, [r7, #12]
 800ec7c:	2b00      	cmp	r3, #0
 800ec7e:	d101      	bne.n	800ec84 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800ec80:	2303      	movs	r3, #3
 800ec82:	e01f      	b.n	800ecc4 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 800ec84:	68fb      	ldr	r3, [r7, #12]
 800ec86:	2200      	movs	r2, #0
 800ec88:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData = NULL;
 800ec8c:	68fb      	ldr	r3, [r7, #12]
 800ec8e:	2200      	movs	r2, #0
 800ec90:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0
  pdev->pConfDesc = NULL;
 800ec94:	68fb      	ldr	r3, [r7, #12]
 800ec96:	2200      	movs	r2, #0
 800ec98:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800ec9c:	68bb      	ldr	r3, [r7, #8]
 800ec9e:	2b00      	cmp	r3, #0
 800eca0:	d003      	beq.n	800ecaa <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800eca2:	68fb      	ldr	r3, [r7, #12]
 800eca4:	68ba      	ldr	r2, [r7, #8]
 800eca6:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800ecaa:	68fb      	ldr	r3, [r7, #12]
 800ecac:	2201      	movs	r2, #1
 800ecae:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800ecb2:	68fb      	ldr	r3, [r7, #12]
 800ecb4:	79fa      	ldrb	r2, [r7, #7]
 800ecb6:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800ecb8:	68f8      	ldr	r0, [r7, #12]
 800ecba:	f001 fc41 	bl	8010540 <USBD_LL_Init>
 800ecbe:	4603      	mov	r3, r0
 800ecc0:	75fb      	strb	r3, [r7, #23]

  return ret;
 800ecc2:	7dfb      	ldrb	r3, [r7, #23]
}
 800ecc4:	4618      	mov	r0, r3
 800ecc6:	3718      	adds	r7, #24
 800ecc8:	46bd      	mov	sp, r7
 800ecca:	bd80      	pop	{r7, pc}

0800eccc <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800eccc:	b580      	push	{r7, lr}
 800ecce:	b084      	sub	sp, #16
 800ecd0:	af00      	add	r7, sp, #0
 800ecd2:	6078      	str	r0, [r7, #4]
 800ecd4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800ecd6:	2300      	movs	r3, #0
 800ecd8:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800ecda:	683b      	ldr	r3, [r7, #0]
 800ecdc:	2b00      	cmp	r3, #0
 800ecde:	d101      	bne.n	800ece4 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800ece0:	2303      	movs	r3, #3
 800ece2:	e016      	b.n	800ed12 <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800ece4:	687b      	ldr	r3, [r7, #4]
 800ece6:	683a      	ldr	r2, [r7, #0]
 800ece8:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800ecec:	687b      	ldr	r3, [r7, #4]
 800ecee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ecf2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ecf4:	2b00      	cmp	r3, #0
 800ecf6:	d00b      	beq.n	800ed10 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800ecf8:	687b      	ldr	r3, [r7, #4]
 800ecfa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ecfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ed00:	f107 020e 	add.w	r2, r7, #14
 800ed04:	4610      	mov	r0, r2
 800ed06:	4798      	blx	r3
 800ed08:	4602      	mov	r2, r0
 800ed0a:	687b      	ldr	r3, [r7, #4]
 800ed0c:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 800ed10:	2300      	movs	r3, #0
}
 800ed12:	4618      	mov	r0, r3
 800ed14:	3710      	adds	r7, #16
 800ed16:	46bd      	mov	sp, r7
 800ed18:	bd80      	pop	{r7, pc}

0800ed1a <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800ed1a:	b580      	push	{r7, lr}
 800ed1c:	b082      	sub	sp, #8
 800ed1e:	af00      	add	r7, sp, #0
 800ed20:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800ed22:	6878      	ldr	r0, [r7, #4]
 800ed24:	f001 fc6c 	bl	8010600 <USBD_LL_Start>
 800ed28:	4603      	mov	r3, r0
}
 800ed2a:	4618      	mov	r0, r3
 800ed2c:	3708      	adds	r7, #8
 800ed2e:	46bd      	mov	sp, r7
 800ed30:	bd80      	pop	{r7, pc}

0800ed32 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800ed32:	b480      	push	{r7}
 800ed34:	b083      	sub	sp, #12
 800ed36:	af00      	add	r7, sp, #0
 800ed38:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800ed3a:	2300      	movs	r3, #0
}
 800ed3c:	4618      	mov	r0, r3
 800ed3e:	370c      	adds	r7, #12
 800ed40:	46bd      	mov	sp, r7
 800ed42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed46:	4770      	bx	lr

0800ed48 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ed48:	b580      	push	{r7, lr}
 800ed4a:	b084      	sub	sp, #16
 800ed4c:	af00      	add	r7, sp, #0
 800ed4e:	6078      	str	r0, [r7, #4]
 800ed50:	460b      	mov	r3, r1
 800ed52:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800ed54:	2303      	movs	r3, #3
 800ed56:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800ed58:	687b      	ldr	r3, [r7, #4]
 800ed5a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ed5e:	2b00      	cmp	r3, #0
 800ed60:	d009      	beq.n	800ed76 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800ed62:	687b      	ldr	r3, [r7, #4]
 800ed64:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ed68:	681b      	ldr	r3, [r3, #0]
 800ed6a:	78fa      	ldrb	r2, [r7, #3]
 800ed6c:	4611      	mov	r1, r2
 800ed6e:	6878      	ldr	r0, [r7, #4]
 800ed70:	4798      	blx	r3
 800ed72:	4603      	mov	r3, r0
 800ed74:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800ed76:	7bfb      	ldrb	r3, [r7, #15]
}
 800ed78:	4618      	mov	r0, r3
 800ed7a:	3710      	adds	r7, #16
 800ed7c:	46bd      	mov	sp, r7
 800ed7e:	bd80      	pop	{r7, pc}

0800ed80 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ed80:	b580      	push	{r7, lr}
 800ed82:	b082      	sub	sp, #8
 800ed84:	af00      	add	r7, sp, #0
 800ed86:	6078      	str	r0, [r7, #4]
 800ed88:	460b      	mov	r3, r1
 800ed8a:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800ed8c:	687b      	ldr	r3, [r7, #4]
 800ed8e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ed92:	2b00      	cmp	r3, #0
 800ed94:	d007      	beq.n	800eda6 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800ed96:	687b      	ldr	r3, [r7, #4]
 800ed98:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ed9c:	685b      	ldr	r3, [r3, #4]
 800ed9e:	78fa      	ldrb	r2, [r7, #3]
 800eda0:	4611      	mov	r1, r2
 800eda2:	6878      	ldr	r0, [r7, #4]
 800eda4:	4798      	blx	r3
  }

  return USBD_OK;
 800eda6:	2300      	movs	r3, #0
}
 800eda8:	4618      	mov	r0, r3
 800edaa:	3708      	adds	r7, #8
 800edac:	46bd      	mov	sp, r7
 800edae:	bd80      	pop	{r7, pc}

0800edb0 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800edb0:	b580      	push	{r7, lr}
 800edb2:	b084      	sub	sp, #16
 800edb4:	af00      	add	r7, sp, #0
 800edb6:	6078      	str	r0, [r7, #4]
 800edb8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800edba:	687b      	ldr	r3, [r7, #4]
 800edbc:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800edc0:	6839      	ldr	r1, [r7, #0]
 800edc2:	4618      	mov	r0, r3
 800edc4:	f000 ff48 	bl	800fc58 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800edc8:	687b      	ldr	r3, [r7, #4]
 800edca:	2201      	movs	r2, #1
 800edcc:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800edd0:	687b      	ldr	r3, [r7, #4]
 800edd2:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800edd6:	461a      	mov	r2, r3
 800edd8:	687b      	ldr	r3, [r7, #4]
 800edda:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800edde:	687b      	ldr	r3, [r7, #4]
 800ede0:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800ede4:	f003 031f 	and.w	r3, r3, #31
 800ede8:	2b02      	cmp	r3, #2
 800edea:	d01a      	beq.n	800ee22 <USBD_LL_SetupStage+0x72>
 800edec:	2b02      	cmp	r3, #2
 800edee:	d822      	bhi.n	800ee36 <USBD_LL_SetupStage+0x86>
 800edf0:	2b00      	cmp	r3, #0
 800edf2:	d002      	beq.n	800edfa <USBD_LL_SetupStage+0x4a>
 800edf4:	2b01      	cmp	r3, #1
 800edf6:	d00a      	beq.n	800ee0e <USBD_LL_SetupStage+0x5e>
 800edf8:	e01d      	b.n	800ee36 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800edfa:	687b      	ldr	r3, [r7, #4]
 800edfc:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800ee00:	4619      	mov	r1, r3
 800ee02:	6878      	ldr	r0, [r7, #4]
 800ee04:	f000 f9f0 	bl	800f1e8 <USBD_StdDevReq>
 800ee08:	4603      	mov	r3, r0
 800ee0a:	73fb      	strb	r3, [r7, #15]
      break;
 800ee0c:	e020      	b.n	800ee50 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800ee0e:	687b      	ldr	r3, [r7, #4]
 800ee10:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800ee14:	4619      	mov	r1, r3
 800ee16:	6878      	ldr	r0, [r7, #4]
 800ee18:	f000 fa54 	bl	800f2c4 <USBD_StdItfReq>
 800ee1c:	4603      	mov	r3, r0
 800ee1e:	73fb      	strb	r3, [r7, #15]
      break;
 800ee20:	e016      	b.n	800ee50 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800ee22:	687b      	ldr	r3, [r7, #4]
 800ee24:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800ee28:	4619      	mov	r1, r3
 800ee2a:	6878      	ldr	r0, [r7, #4]
 800ee2c:	f000 fa93 	bl	800f356 <USBD_StdEPReq>
 800ee30:	4603      	mov	r3, r0
 800ee32:	73fb      	strb	r3, [r7, #15]
      break;
 800ee34:	e00c      	b.n	800ee50 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800ee36:	687b      	ldr	r3, [r7, #4]
 800ee38:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800ee3c:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800ee40:	b2db      	uxtb	r3, r3
 800ee42:	4619      	mov	r1, r3
 800ee44:	6878      	ldr	r0, [r7, #4]
 800ee46:	f001 fc3b 	bl	80106c0 <USBD_LL_StallEP>
 800ee4a:	4603      	mov	r3, r0
 800ee4c:	73fb      	strb	r3, [r7, #15]
      break;
 800ee4e:	bf00      	nop
  }

  return ret;
 800ee50:	7bfb      	ldrb	r3, [r7, #15]
}
 800ee52:	4618      	mov	r0, r3
 800ee54:	3710      	adds	r7, #16
 800ee56:	46bd      	mov	sp, r7
 800ee58:	bd80      	pop	{r7, pc}

0800ee5a <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800ee5a:	b580      	push	{r7, lr}
 800ee5c:	b086      	sub	sp, #24
 800ee5e:	af00      	add	r7, sp, #0
 800ee60:	60f8      	str	r0, [r7, #12]
 800ee62:	460b      	mov	r3, r1
 800ee64:	607a      	str	r2, [r7, #4]
 800ee66:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800ee68:	7afb      	ldrb	r3, [r7, #11]
 800ee6a:	2b00      	cmp	r3, #0
 800ee6c:	d138      	bne.n	800eee0 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 800ee6e:	68fb      	ldr	r3, [r7, #12]
 800ee70:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800ee74:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800ee76:	68fb      	ldr	r3, [r7, #12]
 800ee78:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800ee7c:	2b03      	cmp	r3, #3
 800ee7e:	d14a      	bne.n	800ef16 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800ee80:	693b      	ldr	r3, [r7, #16]
 800ee82:	689a      	ldr	r2, [r3, #8]
 800ee84:	693b      	ldr	r3, [r7, #16]
 800ee86:	68db      	ldr	r3, [r3, #12]
 800ee88:	429a      	cmp	r2, r3
 800ee8a:	d913      	bls.n	800eeb4 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800ee8c:	693b      	ldr	r3, [r7, #16]
 800ee8e:	689a      	ldr	r2, [r3, #8]
 800ee90:	693b      	ldr	r3, [r7, #16]
 800ee92:	68db      	ldr	r3, [r3, #12]
 800ee94:	1ad2      	subs	r2, r2, r3
 800ee96:	693b      	ldr	r3, [r7, #16]
 800ee98:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800ee9a:	693b      	ldr	r3, [r7, #16]
 800ee9c:	68da      	ldr	r2, [r3, #12]
 800ee9e:	693b      	ldr	r3, [r7, #16]
 800eea0:	689b      	ldr	r3, [r3, #8]
 800eea2:	4293      	cmp	r3, r2
 800eea4:	bf28      	it	cs
 800eea6:	4613      	movcs	r3, r2
 800eea8:	461a      	mov	r2, r3
 800eeaa:	6879      	ldr	r1, [r7, #4]
 800eeac:	68f8      	ldr	r0, [r7, #12]
 800eeae:	f000 ffc7 	bl	800fe40 <USBD_CtlContinueRx>
 800eeb2:	e030      	b.n	800ef16 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800eeb4:	68fb      	ldr	r3, [r7, #12]
 800eeb6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800eeba:	b2db      	uxtb	r3, r3
 800eebc:	2b03      	cmp	r3, #3
 800eebe:	d10b      	bne.n	800eed8 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 800eec0:	68fb      	ldr	r3, [r7, #12]
 800eec2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800eec6:	691b      	ldr	r3, [r3, #16]
 800eec8:	2b00      	cmp	r3, #0
 800eeca:	d005      	beq.n	800eed8 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 800eecc:	68fb      	ldr	r3, [r7, #12]
 800eece:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800eed2:	691b      	ldr	r3, [r3, #16]
 800eed4:	68f8      	ldr	r0, [r7, #12]
 800eed6:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800eed8:	68f8      	ldr	r0, [r7, #12]
 800eeda:	f000 ffc2 	bl	800fe62 <USBD_CtlSendStatus>
 800eede:	e01a      	b.n	800ef16 <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800eee0:	68fb      	ldr	r3, [r7, #12]
 800eee2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800eee6:	b2db      	uxtb	r3, r3
 800eee8:	2b03      	cmp	r3, #3
 800eeea:	d114      	bne.n	800ef16 <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 800eeec:	68fb      	ldr	r3, [r7, #12]
 800eeee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800eef2:	699b      	ldr	r3, [r3, #24]
 800eef4:	2b00      	cmp	r3, #0
 800eef6:	d00e      	beq.n	800ef16 <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800eef8:	68fb      	ldr	r3, [r7, #12]
 800eefa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800eefe:	699b      	ldr	r3, [r3, #24]
 800ef00:	7afa      	ldrb	r2, [r7, #11]
 800ef02:	4611      	mov	r1, r2
 800ef04:	68f8      	ldr	r0, [r7, #12]
 800ef06:	4798      	blx	r3
 800ef08:	4603      	mov	r3, r0
 800ef0a:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800ef0c:	7dfb      	ldrb	r3, [r7, #23]
 800ef0e:	2b00      	cmp	r3, #0
 800ef10:	d001      	beq.n	800ef16 <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 800ef12:	7dfb      	ldrb	r3, [r7, #23]
 800ef14:	e000      	b.n	800ef18 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 800ef16:	2300      	movs	r3, #0
}
 800ef18:	4618      	mov	r0, r3
 800ef1a:	3718      	adds	r7, #24
 800ef1c:	46bd      	mov	sp, r7
 800ef1e:	bd80      	pop	{r7, pc}

0800ef20 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800ef20:	b580      	push	{r7, lr}
 800ef22:	b086      	sub	sp, #24
 800ef24:	af00      	add	r7, sp, #0
 800ef26:	60f8      	str	r0, [r7, #12]
 800ef28:	460b      	mov	r3, r1
 800ef2a:	607a      	str	r2, [r7, #4]
 800ef2c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800ef2e:	7afb      	ldrb	r3, [r7, #11]
 800ef30:	2b00      	cmp	r3, #0
 800ef32:	d16b      	bne.n	800f00c <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 800ef34:	68fb      	ldr	r3, [r7, #12]
 800ef36:	3314      	adds	r3, #20
 800ef38:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800ef3a:	68fb      	ldr	r3, [r7, #12]
 800ef3c:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800ef40:	2b02      	cmp	r3, #2
 800ef42:	d156      	bne.n	800eff2 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 800ef44:	693b      	ldr	r3, [r7, #16]
 800ef46:	689a      	ldr	r2, [r3, #8]
 800ef48:	693b      	ldr	r3, [r7, #16]
 800ef4a:	68db      	ldr	r3, [r3, #12]
 800ef4c:	429a      	cmp	r2, r3
 800ef4e:	d914      	bls.n	800ef7a <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800ef50:	693b      	ldr	r3, [r7, #16]
 800ef52:	689a      	ldr	r2, [r3, #8]
 800ef54:	693b      	ldr	r3, [r7, #16]
 800ef56:	68db      	ldr	r3, [r3, #12]
 800ef58:	1ad2      	subs	r2, r2, r3
 800ef5a:	693b      	ldr	r3, [r7, #16]
 800ef5c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800ef5e:	693b      	ldr	r3, [r7, #16]
 800ef60:	689b      	ldr	r3, [r3, #8]
 800ef62:	461a      	mov	r2, r3
 800ef64:	6879      	ldr	r1, [r7, #4]
 800ef66:	68f8      	ldr	r0, [r7, #12]
 800ef68:	f000 ff3c 	bl	800fde4 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ef6c:	2300      	movs	r3, #0
 800ef6e:	2200      	movs	r2, #0
 800ef70:	2100      	movs	r1, #0
 800ef72:	68f8      	ldr	r0, [r7, #12]
 800ef74:	f001 fc4e 	bl	8010814 <USBD_LL_PrepareReceive>
 800ef78:	e03b      	b.n	800eff2 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800ef7a:	693b      	ldr	r3, [r7, #16]
 800ef7c:	68da      	ldr	r2, [r3, #12]
 800ef7e:	693b      	ldr	r3, [r7, #16]
 800ef80:	689b      	ldr	r3, [r3, #8]
 800ef82:	429a      	cmp	r2, r3
 800ef84:	d11c      	bne.n	800efc0 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800ef86:	693b      	ldr	r3, [r7, #16]
 800ef88:	685a      	ldr	r2, [r3, #4]
 800ef8a:	693b      	ldr	r3, [r7, #16]
 800ef8c:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800ef8e:	429a      	cmp	r2, r3
 800ef90:	d316      	bcc.n	800efc0 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800ef92:	693b      	ldr	r3, [r7, #16]
 800ef94:	685a      	ldr	r2, [r3, #4]
 800ef96:	68fb      	ldr	r3, [r7, #12]
 800ef98:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800ef9c:	429a      	cmp	r2, r3
 800ef9e:	d20f      	bcs.n	800efc0 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800efa0:	2200      	movs	r2, #0
 800efa2:	2100      	movs	r1, #0
 800efa4:	68f8      	ldr	r0, [r7, #12]
 800efa6:	f000 ff1d 	bl	800fde4 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800efaa:	68fb      	ldr	r3, [r7, #12]
 800efac:	2200      	movs	r2, #0
 800efae:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800efb2:	2300      	movs	r3, #0
 800efb4:	2200      	movs	r2, #0
 800efb6:	2100      	movs	r1, #0
 800efb8:	68f8      	ldr	r0, [r7, #12]
 800efba:	f001 fc2b 	bl	8010814 <USBD_LL_PrepareReceive>
 800efbe:	e018      	b.n	800eff2 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800efc0:	68fb      	ldr	r3, [r7, #12]
 800efc2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800efc6:	b2db      	uxtb	r3, r3
 800efc8:	2b03      	cmp	r3, #3
 800efca:	d10b      	bne.n	800efe4 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 800efcc:	68fb      	ldr	r3, [r7, #12]
 800efce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800efd2:	68db      	ldr	r3, [r3, #12]
 800efd4:	2b00      	cmp	r3, #0
 800efd6:	d005      	beq.n	800efe4 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 800efd8:	68fb      	ldr	r3, [r7, #12]
 800efda:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800efde:	68db      	ldr	r3, [r3, #12]
 800efe0:	68f8      	ldr	r0, [r7, #12]
 800efe2:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800efe4:	2180      	movs	r1, #128	@ 0x80
 800efe6:	68f8      	ldr	r0, [r7, #12]
 800efe8:	f001 fb6a 	bl	80106c0 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800efec:	68f8      	ldr	r0, [r7, #12]
 800efee:	f000 ff4b 	bl	800fe88 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800eff2:	68fb      	ldr	r3, [r7, #12]
 800eff4:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800eff8:	2b01      	cmp	r3, #1
 800effa:	d122      	bne.n	800f042 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800effc:	68f8      	ldr	r0, [r7, #12]
 800effe:	f7ff fe98 	bl	800ed32 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800f002:	68fb      	ldr	r3, [r7, #12]
 800f004:	2200      	movs	r2, #0
 800f006:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800f00a:	e01a      	b.n	800f042 <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f00c:	68fb      	ldr	r3, [r7, #12]
 800f00e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f012:	b2db      	uxtb	r3, r3
 800f014:	2b03      	cmp	r3, #3
 800f016:	d114      	bne.n	800f042 <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 800f018:	68fb      	ldr	r3, [r7, #12]
 800f01a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f01e:	695b      	ldr	r3, [r3, #20]
 800f020:	2b00      	cmp	r3, #0
 800f022:	d00e      	beq.n	800f042 <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800f024:	68fb      	ldr	r3, [r7, #12]
 800f026:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f02a:	695b      	ldr	r3, [r3, #20]
 800f02c:	7afa      	ldrb	r2, [r7, #11]
 800f02e:	4611      	mov	r1, r2
 800f030:	68f8      	ldr	r0, [r7, #12]
 800f032:	4798      	blx	r3
 800f034:	4603      	mov	r3, r0
 800f036:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800f038:	7dfb      	ldrb	r3, [r7, #23]
 800f03a:	2b00      	cmp	r3, #0
 800f03c:	d001      	beq.n	800f042 <USBD_LL_DataInStage+0x122>
        {
          return ret;
 800f03e:	7dfb      	ldrb	r3, [r7, #23]
 800f040:	e000      	b.n	800f044 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 800f042:	2300      	movs	r3, #0
}
 800f044:	4618      	mov	r0, r3
 800f046:	3718      	adds	r7, #24
 800f048:	46bd      	mov	sp, r7
 800f04a:	bd80      	pop	{r7, pc}

0800f04c <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800f04c:	b580      	push	{r7, lr}
 800f04e:	b082      	sub	sp, #8
 800f050:	af00      	add	r7, sp, #0
 800f052:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800f054:	687b      	ldr	r3, [r7, #4]
 800f056:	2201      	movs	r2, #1
 800f058:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800f05c:	687b      	ldr	r3, [r7, #4]
 800f05e:	2200      	movs	r2, #0
 800f060:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800f064:	687b      	ldr	r3, [r7, #4]
 800f066:	2200      	movs	r2, #0
 800f068:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800f06a:	687b      	ldr	r3, [r7, #4]
 800f06c:	2200      	movs	r2, #0
 800f06e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClass == NULL)
 800f072:	687b      	ldr	r3, [r7, #4]
 800f074:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f078:	2b00      	cmp	r3, #0
 800f07a:	d101      	bne.n	800f080 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 800f07c:	2303      	movs	r3, #3
 800f07e:	e02f      	b.n	800f0e0 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 800f080:	687b      	ldr	r3, [r7, #4]
 800f082:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800f086:	2b00      	cmp	r3, #0
 800f088:	d00f      	beq.n	800f0aa <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 800f08a:	687b      	ldr	r3, [r7, #4]
 800f08c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f090:	685b      	ldr	r3, [r3, #4]
 800f092:	2b00      	cmp	r3, #0
 800f094:	d009      	beq.n	800f0aa <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800f096:	687b      	ldr	r3, [r7, #4]
 800f098:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f09c:	685b      	ldr	r3, [r3, #4]
 800f09e:	687a      	ldr	r2, [r7, #4]
 800f0a0:	6852      	ldr	r2, [r2, #4]
 800f0a2:	b2d2      	uxtb	r2, r2
 800f0a4:	4611      	mov	r1, r2
 800f0a6:	6878      	ldr	r0, [r7, #4]
 800f0a8:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800f0aa:	2340      	movs	r3, #64	@ 0x40
 800f0ac:	2200      	movs	r2, #0
 800f0ae:	2100      	movs	r1, #0
 800f0b0:	6878      	ldr	r0, [r7, #4]
 800f0b2:	f001 fac0 	bl	8010636 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800f0b6:	687b      	ldr	r3, [r7, #4]
 800f0b8:	2201      	movs	r2, #1
 800f0ba:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800f0be:	687b      	ldr	r3, [r7, #4]
 800f0c0:	2240      	movs	r2, #64	@ 0x40
 800f0c2:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800f0c6:	2340      	movs	r3, #64	@ 0x40
 800f0c8:	2200      	movs	r2, #0
 800f0ca:	2180      	movs	r1, #128	@ 0x80
 800f0cc:	6878      	ldr	r0, [r7, #4]
 800f0ce:	f001 fab2 	bl	8010636 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800f0d2:	687b      	ldr	r3, [r7, #4]
 800f0d4:	2201      	movs	r2, #1
 800f0d6:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800f0d8:	687b      	ldr	r3, [r7, #4]
 800f0da:	2240      	movs	r2, #64	@ 0x40
 800f0dc:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800f0de:	2300      	movs	r3, #0
}
 800f0e0:	4618      	mov	r0, r3
 800f0e2:	3708      	adds	r7, #8
 800f0e4:	46bd      	mov	sp, r7
 800f0e6:	bd80      	pop	{r7, pc}

0800f0e8 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800f0e8:	b480      	push	{r7}
 800f0ea:	b083      	sub	sp, #12
 800f0ec:	af00      	add	r7, sp, #0
 800f0ee:	6078      	str	r0, [r7, #4]
 800f0f0:	460b      	mov	r3, r1
 800f0f2:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800f0f4:	687b      	ldr	r3, [r7, #4]
 800f0f6:	78fa      	ldrb	r2, [r7, #3]
 800f0f8:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800f0fa:	2300      	movs	r3, #0
}
 800f0fc:	4618      	mov	r0, r3
 800f0fe:	370c      	adds	r7, #12
 800f100:	46bd      	mov	sp, r7
 800f102:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f106:	4770      	bx	lr

0800f108 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800f108:	b480      	push	{r7}
 800f10a:	b083      	sub	sp, #12
 800f10c:	af00      	add	r7, sp, #0
 800f10e:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800f110:	687b      	ldr	r3, [r7, #4]
 800f112:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f116:	b2da      	uxtb	r2, r3
 800f118:	687b      	ldr	r3, [r7, #4]
 800f11a:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800f11e:	687b      	ldr	r3, [r7, #4]
 800f120:	2204      	movs	r2, #4
 800f122:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800f126:	2300      	movs	r3, #0
}
 800f128:	4618      	mov	r0, r3
 800f12a:	370c      	adds	r7, #12
 800f12c:	46bd      	mov	sp, r7
 800f12e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f132:	4770      	bx	lr

0800f134 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800f134:	b480      	push	{r7}
 800f136:	b083      	sub	sp, #12
 800f138:	af00      	add	r7, sp, #0
 800f13a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800f13c:	687b      	ldr	r3, [r7, #4]
 800f13e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f142:	b2db      	uxtb	r3, r3
 800f144:	2b04      	cmp	r3, #4
 800f146:	d106      	bne.n	800f156 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800f148:	687b      	ldr	r3, [r7, #4]
 800f14a:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800f14e:	b2da      	uxtb	r2, r3
 800f150:	687b      	ldr	r3, [r7, #4]
 800f152:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800f156:	2300      	movs	r3, #0
}
 800f158:	4618      	mov	r0, r3
 800f15a:	370c      	adds	r7, #12
 800f15c:	46bd      	mov	sp, r7
 800f15e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f162:	4770      	bx	lr

0800f164 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800f164:	b580      	push	{r7, lr}
 800f166:	b082      	sub	sp, #8
 800f168:	af00      	add	r7, sp, #0
 800f16a:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 800f16c:	687b      	ldr	r3, [r7, #4]
 800f16e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f172:	2b00      	cmp	r3, #0
 800f174:	d101      	bne.n	800f17a <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 800f176:	2303      	movs	r3, #3
 800f178:	e012      	b.n	800f1a0 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f17a:	687b      	ldr	r3, [r7, #4]
 800f17c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f180:	b2db      	uxtb	r3, r3
 800f182:	2b03      	cmp	r3, #3
 800f184:	d10b      	bne.n	800f19e <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 800f186:	687b      	ldr	r3, [r7, #4]
 800f188:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f18c:	69db      	ldr	r3, [r3, #28]
 800f18e:	2b00      	cmp	r3, #0
 800f190:	d005      	beq.n	800f19e <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 800f192:	687b      	ldr	r3, [r7, #4]
 800f194:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f198:	69db      	ldr	r3, [r3, #28]
 800f19a:	6878      	ldr	r0, [r7, #4]
 800f19c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800f19e:	2300      	movs	r3, #0
}
 800f1a0:	4618      	mov	r0, r3
 800f1a2:	3708      	adds	r7, #8
 800f1a4:	46bd      	mov	sp, r7
 800f1a6:	bd80      	pop	{r7, pc}

0800f1a8 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800f1a8:	b480      	push	{r7}
 800f1aa:	b087      	sub	sp, #28
 800f1ac:	af00      	add	r7, sp, #0
 800f1ae:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800f1b0:	687b      	ldr	r3, [r7, #4]
 800f1b2:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800f1b4:	697b      	ldr	r3, [r7, #20]
 800f1b6:	781b      	ldrb	r3, [r3, #0]
 800f1b8:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800f1ba:	697b      	ldr	r3, [r7, #20]
 800f1bc:	3301      	adds	r3, #1
 800f1be:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800f1c0:	697b      	ldr	r3, [r7, #20]
 800f1c2:	781b      	ldrb	r3, [r3, #0]
 800f1c4:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800f1c6:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800f1ca:	021b      	lsls	r3, r3, #8
 800f1cc:	b21a      	sxth	r2, r3
 800f1ce:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800f1d2:	4313      	orrs	r3, r2
 800f1d4:	b21b      	sxth	r3, r3
 800f1d6:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800f1d8:	89fb      	ldrh	r3, [r7, #14]
}
 800f1da:	4618      	mov	r0, r3
 800f1dc:	371c      	adds	r7, #28
 800f1de:	46bd      	mov	sp, r7
 800f1e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1e4:	4770      	bx	lr
	...

0800f1e8 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f1e8:	b580      	push	{r7, lr}
 800f1ea:	b084      	sub	sp, #16
 800f1ec:	af00      	add	r7, sp, #0
 800f1ee:	6078      	str	r0, [r7, #4]
 800f1f0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800f1f2:	2300      	movs	r3, #0
 800f1f4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800f1f6:	683b      	ldr	r3, [r7, #0]
 800f1f8:	781b      	ldrb	r3, [r3, #0]
 800f1fa:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800f1fe:	2b40      	cmp	r3, #64	@ 0x40
 800f200:	d005      	beq.n	800f20e <USBD_StdDevReq+0x26>
 800f202:	2b40      	cmp	r3, #64	@ 0x40
 800f204:	d853      	bhi.n	800f2ae <USBD_StdDevReq+0xc6>
 800f206:	2b00      	cmp	r3, #0
 800f208:	d00b      	beq.n	800f222 <USBD_StdDevReq+0x3a>
 800f20a:	2b20      	cmp	r3, #32
 800f20c:	d14f      	bne.n	800f2ae <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800f20e:	687b      	ldr	r3, [r7, #4]
 800f210:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f214:	689b      	ldr	r3, [r3, #8]
 800f216:	6839      	ldr	r1, [r7, #0]
 800f218:	6878      	ldr	r0, [r7, #4]
 800f21a:	4798      	blx	r3
 800f21c:	4603      	mov	r3, r0
 800f21e:	73fb      	strb	r3, [r7, #15]
      break;
 800f220:	e04a      	b.n	800f2b8 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800f222:	683b      	ldr	r3, [r7, #0]
 800f224:	785b      	ldrb	r3, [r3, #1]
 800f226:	2b09      	cmp	r3, #9
 800f228:	d83b      	bhi.n	800f2a2 <USBD_StdDevReq+0xba>
 800f22a:	a201      	add	r2, pc, #4	@ (adr r2, 800f230 <USBD_StdDevReq+0x48>)
 800f22c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f230:	0800f285 	.word	0x0800f285
 800f234:	0800f299 	.word	0x0800f299
 800f238:	0800f2a3 	.word	0x0800f2a3
 800f23c:	0800f28f 	.word	0x0800f28f
 800f240:	0800f2a3 	.word	0x0800f2a3
 800f244:	0800f263 	.word	0x0800f263
 800f248:	0800f259 	.word	0x0800f259
 800f24c:	0800f2a3 	.word	0x0800f2a3
 800f250:	0800f27b 	.word	0x0800f27b
 800f254:	0800f26d 	.word	0x0800f26d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800f258:	6839      	ldr	r1, [r7, #0]
 800f25a:	6878      	ldr	r0, [r7, #4]
 800f25c:	f000 f9de 	bl	800f61c <USBD_GetDescriptor>
          break;
 800f260:	e024      	b.n	800f2ac <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800f262:	6839      	ldr	r1, [r7, #0]
 800f264:	6878      	ldr	r0, [r7, #4]
 800f266:	f000 fb6d 	bl	800f944 <USBD_SetAddress>
          break;
 800f26a:	e01f      	b.n	800f2ac <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800f26c:	6839      	ldr	r1, [r7, #0]
 800f26e:	6878      	ldr	r0, [r7, #4]
 800f270:	f000 fbac 	bl	800f9cc <USBD_SetConfig>
 800f274:	4603      	mov	r3, r0
 800f276:	73fb      	strb	r3, [r7, #15]
          break;
 800f278:	e018      	b.n	800f2ac <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800f27a:	6839      	ldr	r1, [r7, #0]
 800f27c:	6878      	ldr	r0, [r7, #4]
 800f27e:	f000 fc4b 	bl	800fb18 <USBD_GetConfig>
          break;
 800f282:	e013      	b.n	800f2ac <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800f284:	6839      	ldr	r1, [r7, #0]
 800f286:	6878      	ldr	r0, [r7, #4]
 800f288:	f000 fc7c 	bl	800fb84 <USBD_GetStatus>
          break;
 800f28c:	e00e      	b.n	800f2ac <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800f28e:	6839      	ldr	r1, [r7, #0]
 800f290:	6878      	ldr	r0, [r7, #4]
 800f292:	f000 fcab 	bl	800fbec <USBD_SetFeature>
          break;
 800f296:	e009      	b.n	800f2ac <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800f298:	6839      	ldr	r1, [r7, #0]
 800f29a:	6878      	ldr	r0, [r7, #4]
 800f29c:	f000 fcba 	bl	800fc14 <USBD_ClrFeature>
          break;
 800f2a0:	e004      	b.n	800f2ac <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 800f2a2:	6839      	ldr	r1, [r7, #0]
 800f2a4:	6878      	ldr	r0, [r7, #4]
 800f2a6:	f000 fd11 	bl	800fccc <USBD_CtlError>
          break;
 800f2aa:	bf00      	nop
      }
      break;
 800f2ac:	e004      	b.n	800f2b8 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 800f2ae:	6839      	ldr	r1, [r7, #0]
 800f2b0:	6878      	ldr	r0, [r7, #4]
 800f2b2:	f000 fd0b 	bl	800fccc <USBD_CtlError>
      break;
 800f2b6:	bf00      	nop
  }

  return ret;
 800f2b8:	7bfb      	ldrb	r3, [r7, #15]
}
 800f2ba:	4618      	mov	r0, r3
 800f2bc:	3710      	adds	r7, #16
 800f2be:	46bd      	mov	sp, r7
 800f2c0:	bd80      	pop	{r7, pc}
 800f2c2:	bf00      	nop

0800f2c4 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f2c4:	b580      	push	{r7, lr}
 800f2c6:	b084      	sub	sp, #16
 800f2c8:	af00      	add	r7, sp, #0
 800f2ca:	6078      	str	r0, [r7, #4]
 800f2cc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800f2ce:	2300      	movs	r3, #0
 800f2d0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800f2d2:	683b      	ldr	r3, [r7, #0]
 800f2d4:	781b      	ldrb	r3, [r3, #0]
 800f2d6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800f2da:	2b40      	cmp	r3, #64	@ 0x40
 800f2dc:	d005      	beq.n	800f2ea <USBD_StdItfReq+0x26>
 800f2de:	2b40      	cmp	r3, #64	@ 0x40
 800f2e0:	d82f      	bhi.n	800f342 <USBD_StdItfReq+0x7e>
 800f2e2:	2b00      	cmp	r3, #0
 800f2e4:	d001      	beq.n	800f2ea <USBD_StdItfReq+0x26>
 800f2e6:	2b20      	cmp	r3, #32
 800f2e8:	d12b      	bne.n	800f342 <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800f2ea:	687b      	ldr	r3, [r7, #4]
 800f2ec:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f2f0:	b2db      	uxtb	r3, r3
 800f2f2:	3b01      	subs	r3, #1
 800f2f4:	2b02      	cmp	r3, #2
 800f2f6:	d81d      	bhi.n	800f334 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800f2f8:	683b      	ldr	r3, [r7, #0]
 800f2fa:	889b      	ldrh	r3, [r3, #4]
 800f2fc:	b2db      	uxtb	r3, r3
 800f2fe:	2b01      	cmp	r3, #1
 800f300:	d813      	bhi.n	800f32a <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800f302:	687b      	ldr	r3, [r7, #4]
 800f304:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f308:	689b      	ldr	r3, [r3, #8]
 800f30a:	6839      	ldr	r1, [r7, #0]
 800f30c:	6878      	ldr	r0, [r7, #4]
 800f30e:	4798      	blx	r3
 800f310:	4603      	mov	r3, r0
 800f312:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800f314:	683b      	ldr	r3, [r7, #0]
 800f316:	88db      	ldrh	r3, [r3, #6]
 800f318:	2b00      	cmp	r3, #0
 800f31a:	d110      	bne.n	800f33e <USBD_StdItfReq+0x7a>
 800f31c:	7bfb      	ldrb	r3, [r7, #15]
 800f31e:	2b00      	cmp	r3, #0
 800f320:	d10d      	bne.n	800f33e <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 800f322:	6878      	ldr	r0, [r7, #4]
 800f324:	f000 fd9d 	bl	800fe62 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800f328:	e009      	b.n	800f33e <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 800f32a:	6839      	ldr	r1, [r7, #0]
 800f32c:	6878      	ldr	r0, [r7, #4]
 800f32e:	f000 fccd 	bl	800fccc <USBD_CtlError>
          break;
 800f332:	e004      	b.n	800f33e <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 800f334:	6839      	ldr	r1, [r7, #0]
 800f336:	6878      	ldr	r0, [r7, #4]
 800f338:	f000 fcc8 	bl	800fccc <USBD_CtlError>
          break;
 800f33c:	e000      	b.n	800f340 <USBD_StdItfReq+0x7c>
          break;
 800f33e:	bf00      	nop
      }
      break;
 800f340:	e004      	b.n	800f34c <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 800f342:	6839      	ldr	r1, [r7, #0]
 800f344:	6878      	ldr	r0, [r7, #4]
 800f346:	f000 fcc1 	bl	800fccc <USBD_CtlError>
      break;
 800f34a:	bf00      	nop
  }

  return ret;
 800f34c:	7bfb      	ldrb	r3, [r7, #15]
}
 800f34e:	4618      	mov	r0, r3
 800f350:	3710      	adds	r7, #16
 800f352:	46bd      	mov	sp, r7
 800f354:	bd80      	pop	{r7, pc}

0800f356 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f356:	b580      	push	{r7, lr}
 800f358:	b084      	sub	sp, #16
 800f35a:	af00      	add	r7, sp, #0
 800f35c:	6078      	str	r0, [r7, #4]
 800f35e:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800f360:	2300      	movs	r3, #0
 800f362:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800f364:	683b      	ldr	r3, [r7, #0]
 800f366:	889b      	ldrh	r3, [r3, #4]
 800f368:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800f36a:	683b      	ldr	r3, [r7, #0]
 800f36c:	781b      	ldrb	r3, [r3, #0]
 800f36e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800f372:	2b40      	cmp	r3, #64	@ 0x40
 800f374:	d007      	beq.n	800f386 <USBD_StdEPReq+0x30>
 800f376:	2b40      	cmp	r3, #64	@ 0x40
 800f378:	f200 8145 	bhi.w	800f606 <USBD_StdEPReq+0x2b0>
 800f37c:	2b00      	cmp	r3, #0
 800f37e:	d00c      	beq.n	800f39a <USBD_StdEPReq+0x44>
 800f380:	2b20      	cmp	r3, #32
 800f382:	f040 8140 	bne.w	800f606 <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800f386:	687b      	ldr	r3, [r7, #4]
 800f388:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f38c:	689b      	ldr	r3, [r3, #8]
 800f38e:	6839      	ldr	r1, [r7, #0]
 800f390:	6878      	ldr	r0, [r7, #4]
 800f392:	4798      	blx	r3
 800f394:	4603      	mov	r3, r0
 800f396:	73fb      	strb	r3, [r7, #15]
      break;
 800f398:	e13a      	b.n	800f610 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800f39a:	683b      	ldr	r3, [r7, #0]
 800f39c:	785b      	ldrb	r3, [r3, #1]
 800f39e:	2b03      	cmp	r3, #3
 800f3a0:	d007      	beq.n	800f3b2 <USBD_StdEPReq+0x5c>
 800f3a2:	2b03      	cmp	r3, #3
 800f3a4:	f300 8129 	bgt.w	800f5fa <USBD_StdEPReq+0x2a4>
 800f3a8:	2b00      	cmp	r3, #0
 800f3aa:	d07f      	beq.n	800f4ac <USBD_StdEPReq+0x156>
 800f3ac:	2b01      	cmp	r3, #1
 800f3ae:	d03c      	beq.n	800f42a <USBD_StdEPReq+0xd4>
 800f3b0:	e123      	b.n	800f5fa <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800f3b2:	687b      	ldr	r3, [r7, #4]
 800f3b4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f3b8:	b2db      	uxtb	r3, r3
 800f3ba:	2b02      	cmp	r3, #2
 800f3bc:	d002      	beq.n	800f3c4 <USBD_StdEPReq+0x6e>
 800f3be:	2b03      	cmp	r3, #3
 800f3c0:	d016      	beq.n	800f3f0 <USBD_StdEPReq+0x9a>
 800f3c2:	e02c      	b.n	800f41e <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800f3c4:	7bbb      	ldrb	r3, [r7, #14]
 800f3c6:	2b00      	cmp	r3, #0
 800f3c8:	d00d      	beq.n	800f3e6 <USBD_StdEPReq+0x90>
 800f3ca:	7bbb      	ldrb	r3, [r7, #14]
 800f3cc:	2b80      	cmp	r3, #128	@ 0x80
 800f3ce:	d00a      	beq.n	800f3e6 <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800f3d0:	7bbb      	ldrb	r3, [r7, #14]
 800f3d2:	4619      	mov	r1, r3
 800f3d4:	6878      	ldr	r0, [r7, #4]
 800f3d6:	f001 f973 	bl	80106c0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800f3da:	2180      	movs	r1, #128	@ 0x80
 800f3dc:	6878      	ldr	r0, [r7, #4]
 800f3de:	f001 f96f 	bl	80106c0 <USBD_LL_StallEP>
 800f3e2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800f3e4:	e020      	b.n	800f428 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 800f3e6:	6839      	ldr	r1, [r7, #0]
 800f3e8:	6878      	ldr	r0, [r7, #4]
 800f3ea:	f000 fc6f 	bl	800fccc <USBD_CtlError>
              break;
 800f3ee:	e01b      	b.n	800f428 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800f3f0:	683b      	ldr	r3, [r7, #0]
 800f3f2:	885b      	ldrh	r3, [r3, #2]
 800f3f4:	2b00      	cmp	r3, #0
 800f3f6:	d10e      	bne.n	800f416 <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800f3f8:	7bbb      	ldrb	r3, [r7, #14]
 800f3fa:	2b00      	cmp	r3, #0
 800f3fc:	d00b      	beq.n	800f416 <USBD_StdEPReq+0xc0>
 800f3fe:	7bbb      	ldrb	r3, [r7, #14]
 800f400:	2b80      	cmp	r3, #128	@ 0x80
 800f402:	d008      	beq.n	800f416 <USBD_StdEPReq+0xc0>
 800f404:	683b      	ldr	r3, [r7, #0]
 800f406:	88db      	ldrh	r3, [r3, #6]
 800f408:	2b00      	cmp	r3, #0
 800f40a:	d104      	bne.n	800f416 <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800f40c:	7bbb      	ldrb	r3, [r7, #14]
 800f40e:	4619      	mov	r1, r3
 800f410:	6878      	ldr	r0, [r7, #4]
 800f412:	f001 f955 	bl	80106c0 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800f416:	6878      	ldr	r0, [r7, #4]
 800f418:	f000 fd23 	bl	800fe62 <USBD_CtlSendStatus>

              break;
 800f41c:	e004      	b.n	800f428 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 800f41e:	6839      	ldr	r1, [r7, #0]
 800f420:	6878      	ldr	r0, [r7, #4]
 800f422:	f000 fc53 	bl	800fccc <USBD_CtlError>
              break;
 800f426:	bf00      	nop
          }
          break;
 800f428:	e0ec      	b.n	800f604 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800f42a:	687b      	ldr	r3, [r7, #4]
 800f42c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f430:	b2db      	uxtb	r3, r3
 800f432:	2b02      	cmp	r3, #2
 800f434:	d002      	beq.n	800f43c <USBD_StdEPReq+0xe6>
 800f436:	2b03      	cmp	r3, #3
 800f438:	d016      	beq.n	800f468 <USBD_StdEPReq+0x112>
 800f43a:	e030      	b.n	800f49e <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800f43c:	7bbb      	ldrb	r3, [r7, #14]
 800f43e:	2b00      	cmp	r3, #0
 800f440:	d00d      	beq.n	800f45e <USBD_StdEPReq+0x108>
 800f442:	7bbb      	ldrb	r3, [r7, #14]
 800f444:	2b80      	cmp	r3, #128	@ 0x80
 800f446:	d00a      	beq.n	800f45e <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800f448:	7bbb      	ldrb	r3, [r7, #14]
 800f44a:	4619      	mov	r1, r3
 800f44c:	6878      	ldr	r0, [r7, #4]
 800f44e:	f001 f937 	bl	80106c0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800f452:	2180      	movs	r1, #128	@ 0x80
 800f454:	6878      	ldr	r0, [r7, #4]
 800f456:	f001 f933 	bl	80106c0 <USBD_LL_StallEP>
 800f45a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800f45c:	e025      	b.n	800f4aa <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 800f45e:	6839      	ldr	r1, [r7, #0]
 800f460:	6878      	ldr	r0, [r7, #4]
 800f462:	f000 fc33 	bl	800fccc <USBD_CtlError>
              break;
 800f466:	e020      	b.n	800f4aa <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800f468:	683b      	ldr	r3, [r7, #0]
 800f46a:	885b      	ldrh	r3, [r3, #2]
 800f46c:	2b00      	cmp	r3, #0
 800f46e:	d11b      	bne.n	800f4a8 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800f470:	7bbb      	ldrb	r3, [r7, #14]
 800f472:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f476:	2b00      	cmp	r3, #0
 800f478:	d004      	beq.n	800f484 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800f47a:	7bbb      	ldrb	r3, [r7, #14]
 800f47c:	4619      	mov	r1, r3
 800f47e:	6878      	ldr	r0, [r7, #4]
 800f480:	f001 f93d 	bl	80106fe <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800f484:	6878      	ldr	r0, [r7, #4]
 800f486:	f000 fcec 	bl	800fe62 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800f48a:	687b      	ldr	r3, [r7, #4]
 800f48c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f490:	689b      	ldr	r3, [r3, #8]
 800f492:	6839      	ldr	r1, [r7, #0]
 800f494:	6878      	ldr	r0, [r7, #4]
 800f496:	4798      	blx	r3
 800f498:	4603      	mov	r3, r0
 800f49a:	73fb      	strb	r3, [r7, #15]
              }
              break;
 800f49c:	e004      	b.n	800f4a8 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 800f49e:	6839      	ldr	r1, [r7, #0]
 800f4a0:	6878      	ldr	r0, [r7, #4]
 800f4a2:	f000 fc13 	bl	800fccc <USBD_CtlError>
              break;
 800f4a6:	e000      	b.n	800f4aa <USBD_StdEPReq+0x154>
              break;
 800f4a8:	bf00      	nop
          }
          break;
 800f4aa:	e0ab      	b.n	800f604 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800f4ac:	687b      	ldr	r3, [r7, #4]
 800f4ae:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f4b2:	b2db      	uxtb	r3, r3
 800f4b4:	2b02      	cmp	r3, #2
 800f4b6:	d002      	beq.n	800f4be <USBD_StdEPReq+0x168>
 800f4b8:	2b03      	cmp	r3, #3
 800f4ba:	d032      	beq.n	800f522 <USBD_StdEPReq+0x1cc>
 800f4bc:	e097      	b.n	800f5ee <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800f4be:	7bbb      	ldrb	r3, [r7, #14]
 800f4c0:	2b00      	cmp	r3, #0
 800f4c2:	d007      	beq.n	800f4d4 <USBD_StdEPReq+0x17e>
 800f4c4:	7bbb      	ldrb	r3, [r7, #14]
 800f4c6:	2b80      	cmp	r3, #128	@ 0x80
 800f4c8:	d004      	beq.n	800f4d4 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 800f4ca:	6839      	ldr	r1, [r7, #0]
 800f4cc:	6878      	ldr	r0, [r7, #4]
 800f4ce:	f000 fbfd 	bl	800fccc <USBD_CtlError>
                break;
 800f4d2:	e091      	b.n	800f5f8 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800f4d4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f4d8:	2b00      	cmp	r3, #0
 800f4da:	da0b      	bge.n	800f4f4 <USBD_StdEPReq+0x19e>
 800f4dc:	7bbb      	ldrb	r3, [r7, #14]
 800f4de:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800f4e2:	4613      	mov	r3, r2
 800f4e4:	009b      	lsls	r3, r3, #2
 800f4e6:	4413      	add	r3, r2
 800f4e8:	009b      	lsls	r3, r3, #2
 800f4ea:	3310      	adds	r3, #16
 800f4ec:	687a      	ldr	r2, [r7, #4]
 800f4ee:	4413      	add	r3, r2
 800f4f0:	3304      	adds	r3, #4
 800f4f2:	e00b      	b.n	800f50c <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800f4f4:	7bbb      	ldrb	r3, [r7, #14]
 800f4f6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800f4fa:	4613      	mov	r3, r2
 800f4fc:	009b      	lsls	r3, r3, #2
 800f4fe:	4413      	add	r3, r2
 800f500:	009b      	lsls	r3, r3, #2
 800f502:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800f506:	687a      	ldr	r2, [r7, #4]
 800f508:	4413      	add	r3, r2
 800f50a:	3304      	adds	r3, #4
 800f50c:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800f50e:	68bb      	ldr	r3, [r7, #8]
 800f510:	2200      	movs	r2, #0
 800f512:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800f514:	68bb      	ldr	r3, [r7, #8]
 800f516:	2202      	movs	r2, #2
 800f518:	4619      	mov	r1, r3
 800f51a:	6878      	ldr	r0, [r7, #4]
 800f51c:	f000 fc47 	bl	800fdae <USBD_CtlSendData>
              break;
 800f520:	e06a      	b.n	800f5f8 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800f522:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f526:	2b00      	cmp	r3, #0
 800f528:	da11      	bge.n	800f54e <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800f52a:	7bbb      	ldrb	r3, [r7, #14]
 800f52c:	f003 020f 	and.w	r2, r3, #15
 800f530:	6879      	ldr	r1, [r7, #4]
 800f532:	4613      	mov	r3, r2
 800f534:	009b      	lsls	r3, r3, #2
 800f536:	4413      	add	r3, r2
 800f538:	009b      	lsls	r3, r3, #2
 800f53a:	440b      	add	r3, r1
 800f53c:	3324      	adds	r3, #36	@ 0x24
 800f53e:	881b      	ldrh	r3, [r3, #0]
 800f540:	2b00      	cmp	r3, #0
 800f542:	d117      	bne.n	800f574 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800f544:	6839      	ldr	r1, [r7, #0]
 800f546:	6878      	ldr	r0, [r7, #4]
 800f548:	f000 fbc0 	bl	800fccc <USBD_CtlError>
                  break;
 800f54c:	e054      	b.n	800f5f8 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800f54e:	7bbb      	ldrb	r3, [r7, #14]
 800f550:	f003 020f 	and.w	r2, r3, #15
 800f554:	6879      	ldr	r1, [r7, #4]
 800f556:	4613      	mov	r3, r2
 800f558:	009b      	lsls	r3, r3, #2
 800f55a:	4413      	add	r3, r2
 800f55c:	009b      	lsls	r3, r3, #2
 800f55e:	440b      	add	r3, r1
 800f560:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800f564:	881b      	ldrh	r3, [r3, #0]
 800f566:	2b00      	cmp	r3, #0
 800f568:	d104      	bne.n	800f574 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800f56a:	6839      	ldr	r1, [r7, #0]
 800f56c:	6878      	ldr	r0, [r7, #4]
 800f56e:	f000 fbad 	bl	800fccc <USBD_CtlError>
                  break;
 800f572:	e041      	b.n	800f5f8 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800f574:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f578:	2b00      	cmp	r3, #0
 800f57a:	da0b      	bge.n	800f594 <USBD_StdEPReq+0x23e>
 800f57c:	7bbb      	ldrb	r3, [r7, #14]
 800f57e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800f582:	4613      	mov	r3, r2
 800f584:	009b      	lsls	r3, r3, #2
 800f586:	4413      	add	r3, r2
 800f588:	009b      	lsls	r3, r3, #2
 800f58a:	3310      	adds	r3, #16
 800f58c:	687a      	ldr	r2, [r7, #4]
 800f58e:	4413      	add	r3, r2
 800f590:	3304      	adds	r3, #4
 800f592:	e00b      	b.n	800f5ac <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800f594:	7bbb      	ldrb	r3, [r7, #14]
 800f596:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800f59a:	4613      	mov	r3, r2
 800f59c:	009b      	lsls	r3, r3, #2
 800f59e:	4413      	add	r3, r2
 800f5a0:	009b      	lsls	r3, r3, #2
 800f5a2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800f5a6:	687a      	ldr	r2, [r7, #4]
 800f5a8:	4413      	add	r3, r2
 800f5aa:	3304      	adds	r3, #4
 800f5ac:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800f5ae:	7bbb      	ldrb	r3, [r7, #14]
 800f5b0:	2b00      	cmp	r3, #0
 800f5b2:	d002      	beq.n	800f5ba <USBD_StdEPReq+0x264>
 800f5b4:	7bbb      	ldrb	r3, [r7, #14]
 800f5b6:	2b80      	cmp	r3, #128	@ 0x80
 800f5b8:	d103      	bne.n	800f5c2 <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 800f5ba:	68bb      	ldr	r3, [r7, #8]
 800f5bc:	2200      	movs	r2, #0
 800f5be:	601a      	str	r2, [r3, #0]
 800f5c0:	e00e      	b.n	800f5e0 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800f5c2:	7bbb      	ldrb	r3, [r7, #14]
 800f5c4:	4619      	mov	r1, r3
 800f5c6:	6878      	ldr	r0, [r7, #4]
 800f5c8:	f001 f8b8 	bl	801073c <USBD_LL_IsStallEP>
 800f5cc:	4603      	mov	r3, r0
 800f5ce:	2b00      	cmp	r3, #0
 800f5d0:	d003      	beq.n	800f5da <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 800f5d2:	68bb      	ldr	r3, [r7, #8]
 800f5d4:	2201      	movs	r2, #1
 800f5d6:	601a      	str	r2, [r3, #0]
 800f5d8:	e002      	b.n	800f5e0 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 800f5da:	68bb      	ldr	r3, [r7, #8]
 800f5dc:	2200      	movs	r2, #0
 800f5de:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800f5e0:	68bb      	ldr	r3, [r7, #8]
 800f5e2:	2202      	movs	r2, #2
 800f5e4:	4619      	mov	r1, r3
 800f5e6:	6878      	ldr	r0, [r7, #4]
 800f5e8:	f000 fbe1 	bl	800fdae <USBD_CtlSendData>
              break;
 800f5ec:	e004      	b.n	800f5f8 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 800f5ee:	6839      	ldr	r1, [r7, #0]
 800f5f0:	6878      	ldr	r0, [r7, #4]
 800f5f2:	f000 fb6b 	bl	800fccc <USBD_CtlError>
              break;
 800f5f6:	bf00      	nop
          }
          break;
 800f5f8:	e004      	b.n	800f604 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 800f5fa:	6839      	ldr	r1, [r7, #0]
 800f5fc:	6878      	ldr	r0, [r7, #4]
 800f5fe:	f000 fb65 	bl	800fccc <USBD_CtlError>
          break;
 800f602:	bf00      	nop
      }
      break;
 800f604:	e004      	b.n	800f610 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 800f606:	6839      	ldr	r1, [r7, #0]
 800f608:	6878      	ldr	r0, [r7, #4]
 800f60a:	f000 fb5f 	bl	800fccc <USBD_CtlError>
      break;
 800f60e:	bf00      	nop
  }

  return ret;
 800f610:	7bfb      	ldrb	r3, [r7, #15]
}
 800f612:	4618      	mov	r0, r3
 800f614:	3710      	adds	r7, #16
 800f616:	46bd      	mov	sp, r7
 800f618:	bd80      	pop	{r7, pc}
	...

0800f61c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f61c:	b580      	push	{r7, lr}
 800f61e:	b084      	sub	sp, #16
 800f620:	af00      	add	r7, sp, #0
 800f622:	6078      	str	r0, [r7, #4]
 800f624:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800f626:	2300      	movs	r3, #0
 800f628:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800f62a:	2300      	movs	r3, #0
 800f62c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800f62e:	2300      	movs	r3, #0
 800f630:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800f632:	683b      	ldr	r3, [r7, #0]
 800f634:	885b      	ldrh	r3, [r3, #2]
 800f636:	0a1b      	lsrs	r3, r3, #8
 800f638:	b29b      	uxth	r3, r3
 800f63a:	3b01      	subs	r3, #1
 800f63c:	2b0e      	cmp	r3, #14
 800f63e:	f200 8152 	bhi.w	800f8e6 <USBD_GetDescriptor+0x2ca>
 800f642:	a201      	add	r2, pc, #4	@ (adr r2, 800f648 <USBD_GetDescriptor+0x2c>)
 800f644:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f648:	0800f6b9 	.word	0x0800f6b9
 800f64c:	0800f6d1 	.word	0x0800f6d1
 800f650:	0800f711 	.word	0x0800f711
 800f654:	0800f8e7 	.word	0x0800f8e7
 800f658:	0800f8e7 	.word	0x0800f8e7
 800f65c:	0800f887 	.word	0x0800f887
 800f660:	0800f8b3 	.word	0x0800f8b3
 800f664:	0800f8e7 	.word	0x0800f8e7
 800f668:	0800f8e7 	.word	0x0800f8e7
 800f66c:	0800f8e7 	.word	0x0800f8e7
 800f670:	0800f8e7 	.word	0x0800f8e7
 800f674:	0800f8e7 	.word	0x0800f8e7
 800f678:	0800f8e7 	.word	0x0800f8e7
 800f67c:	0800f8e7 	.word	0x0800f8e7
 800f680:	0800f685 	.word	0x0800f685
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800f684:	687b      	ldr	r3, [r7, #4]
 800f686:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f68a:	69db      	ldr	r3, [r3, #28]
 800f68c:	2b00      	cmp	r3, #0
 800f68e:	d00b      	beq.n	800f6a8 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800f690:	687b      	ldr	r3, [r7, #4]
 800f692:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f696:	69db      	ldr	r3, [r3, #28]
 800f698:	687a      	ldr	r2, [r7, #4]
 800f69a:	7c12      	ldrb	r2, [r2, #16]
 800f69c:	f107 0108 	add.w	r1, r7, #8
 800f6a0:	4610      	mov	r0, r2
 800f6a2:	4798      	blx	r3
 800f6a4:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800f6a6:	e126      	b.n	800f8f6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800f6a8:	6839      	ldr	r1, [r7, #0]
 800f6aa:	6878      	ldr	r0, [r7, #4]
 800f6ac:	f000 fb0e 	bl	800fccc <USBD_CtlError>
        err++;
 800f6b0:	7afb      	ldrb	r3, [r7, #11]
 800f6b2:	3301      	adds	r3, #1
 800f6b4:	72fb      	strb	r3, [r7, #11]
      break;
 800f6b6:	e11e      	b.n	800f8f6 <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800f6b8:	687b      	ldr	r3, [r7, #4]
 800f6ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f6be:	681b      	ldr	r3, [r3, #0]
 800f6c0:	687a      	ldr	r2, [r7, #4]
 800f6c2:	7c12      	ldrb	r2, [r2, #16]
 800f6c4:	f107 0108 	add.w	r1, r7, #8
 800f6c8:	4610      	mov	r0, r2
 800f6ca:	4798      	blx	r3
 800f6cc:	60f8      	str	r0, [r7, #12]
      break;
 800f6ce:	e112      	b.n	800f8f6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f6d0:	687b      	ldr	r3, [r7, #4]
 800f6d2:	7c1b      	ldrb	r3, [r3, #16]
 800f6d4:	2b00      	cmp	r3, #0
 800f6d6:	d10d      	bne.n	800f6f4 <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800f6d8:	687b      	ldr	r3, [r7, #4]
 800f6da:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f6de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f6e0:	f107 0208 	add.w	r2, r7, #8
 800f6e4:	4610      	mov	r0, r2
 800f6e6:	4798      	blx	r3
 800f6e8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800f6ea:	68fb      	ldr	r3, [r7, #12]
 800f6ec:	3301      	adds	r3, #1
 800f6ee:	2202      	movs	r2, #2
 800f6f0:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800f6f2:	e100      	b.n	800f8f6 <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800f6f4:	687b      	ldr	r3, [r7, #4]
 800f6f6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f6fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f6fc:	f107 0208 	add.w	r2, r7, #8
 800f700:	4610      	mov	r0, r2
 800f702:	4798      	blx	r3
 800f704:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800f706:	68fb      	ldr	r3, [r7, #12]
 800f708:	3301      	adds	r3, #1
 800f70a:	2202      	movs	r2, #2
 800f70c:	701a      	strb	r2, [r3, #0]
      break;
 800f70e:	e0f2      	b.n	800f8f6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800f710:	683b      	ldr	r3, [r7, #0]
 800f712:	885b      	ldrh	r3, [r3, #2]
 800f714:	b2db      	uxtb	r3, r3
 800f716:	2b05      	cmp	r3, #5
 800f718:	f200 80ac 	bhi.w	800f874 <USBD_GetDescriptor+0x258>
 800f71c:	a201      	add	r2, pc, #4	@ (adr r2, 800f724 <USBD_GetDescriptor+0x108>)
 800f71e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f722:	bf00      	nop
 800f724:	0800f73d 	.word	0x0800f73d
 800f728:	0800f771 	.word	0x0800f771
 800f72c:	0800f7a5 	.word	0x0800f7a5
 800f730:	0800f7d9 	.word	0x0800f7d9
 800f734:	0800f80d 	.word	0x0800f80d
 800f738:	0800f841 	.word	0x0800f841
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800f73c:	687b      	ldr	r3, [r7, #4]
 800f73e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f742:	685b      	ldr	r3, [r3, #4]
 800f744:	2b00      	cmp	r3, #0
 800f746:	d00b      	beq.n	800f760 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800f748:	687b      	ldr	r3, [r7, #4]
 800f74a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f74e:	685b      	ldr	r3, [r3, #4]
 800f750:	687a      	ldr	r2, [r7, #4]
 800f752:	7c12      	ldrb	r2, [r2, #16]
 800f754:	f107 0108 	add.w	r1, r7, #8
 800f758:	4610      	mov	r0, r2
 800f75a:	4798      	blx	r3
 800f75c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f75e:	e091      	b.n	800f884 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800f760:	6839      	ldr	r1, [r7, #0]
 800f762:	6878      	ldr	r0, [r7, #4]
 800f764:	f000 fab2 	bl	800fccc <USBD_CtlError>
            err++;
 800f768:	7afb      	ldrb	r3, [r7, #11]
 800f76a:	3301      	adds	r3, #1
 800f76c:	72fb      	strb	r3, [r7, #11]
          break;
 800f76e:	e089      	b.n	800f884 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800f770:	687b      	ldr	r3, [r7, #4]
 800f772:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f776:	689b      	ldr	r3, [r3, #8]
 800f778:	2b00      	cmp	r3, #0
 800f77a:	d00b      	beq.n	800f794 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800f77c:	687b      	ldr	r3, [r7, #4]
 800f77e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f782:	689b      	ldr	r3, [r3, #8]
 800f784:	687a      	ldr	r2, [r7, #4]
 800f786:	7c12      	ldrb	r2, [r2, #16]
 800f788:	f107 0108 	add.w	r1, r7, #8
 800f78c:	4610      	mov	r0, r2
 800f78e:	4798      	blx	r3
 800f790:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f792:	e077      	b.n	800f884 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800f794:	6839      	ldr	r1, [r7, #0]
 800f796:	6878      	ldr	r0, [r7, #4]
 800f798:	f000 fa98 	bl	800fccc <USBD_CtlError>
            err++;
 800f79c:	7afb      	ldrb	r3, [r7, #11]
 800f79e:	3301      	adds	r3, #1
 800f7a0:	72fb      	strb	r3, [r7, #11]
          break;
 800f7a2:	e06f      	b.n	800f884 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800f7a4:	687b      	ldr	r3, [r7, #4]
 800f7a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f7aa:	68db      	ldr	r3, [r3, #12]
 800f7ac:	2b00      	cmp	r3, #0
 800f7ae:	d00b      	beq.n	800f7c8 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800f7b0:	687b      	ldr	r3, [r7, #4]
 800f7b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f7b6:	68db      	ldr	r3, [r3, #12]
 800f7b8:	687a      	ldr	r2, [r7, #4]
 800f7ba:	7c12      	ldrb	r2, [r2, #16]
 800f7bc:	f107 0108 	add.w	r1, r7, #8
 800f7c0:	4610      	mov	r0, r2
 800f7c2:	4798      	blx	r3
 800f7c4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f7c6:	e05d      	b.n	800f884 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800f7c8:	6839      	ldr	r1, [r7, #0]
 800f7ca:	6878      	ldr	r0, [r7, #4]
 800f7cc:	f000 fa7e 	bl	800fccc <USBD_CtlError>
            err++;
 800f7d0:	7afb      	ldrb	r3, [r7, #11]
 800f7d2:	3301      	adds	r3, #1
 800f7d4:	72fb      	strb	r3, [r7, #11]
          break;
 800f7d6:	e055      	b.n	800f884 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800f7d8:	687b      	ldr	r3, [r7, #4]
 800f7da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f7de:	691b      	ldr	r3, [r3, #16]
 800f7e0:	2b00      	cmp	r3, #0
 800f7e2:	d00b      	beq.n	800f7fc <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800f7e4:	687b      	ldr	r3, [r7, #4]
 800f7e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f7ea:	691b      	ldr	r3, [r3, #16]
 800f7ec:	687a      	ldr	r2, [r7, #4]
 800f7ee:	7c12      	ldrb	r2, [r2, #16]
 800f7f0:	f107 0108 	add.w	r1, r7, #8
 800f7f4:	4610      	mov	r0, r2
 800f7f6:	4798      	blx	r3
 800f7f8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f7fa:	e043      	b.n	800f884 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800f7fc:	6839      	ldr	r1, [r7, #0]
 800f7fe:	6878      	ldr	r0, [r7, #4]
 800f800:	f000 fa64 	bl	800fccc <USBD_CtlError>
            err++;
 800f804:	7afb      	ldrb	r3, [r7, #11]
 800f806:	3301      	adds	r3, #1
 800f808:	72fb      	strb	r3, [r7, #11]
          break;
 800f80a:	e03b      	b.n	800f884 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800f80c:	687b      	ldr	r3, [r7, #4]
 800f80e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f812:	695b      	ldr	r3, [r3, #20]
 800f814:	2b00      	cmp	r3, #0
 800f816:	d00b      	beq.n	800f830 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800f818:	687b      	ldr	r3, [r7, #4]
 800f81a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f81e:	695b      	ldr	r3, [r3, #20]
 800f820:	687a      	ldr	r2, [r7, #4]
 800f822:	7c12      	ldrb	r2, [r2, #16]
 800f824:	f107 0108 	add.w	r1, r7, #8
 800f828:	4610      	mov	r0, r2
 800f82a:	4798      	blx	r3
 800f82c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f82e:	e029      	b.n	800f884 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800f830:	6839      	ldr	r1, [r7, #0]
 800f832:	6878      	ldr	r0, [r7, #4]
 800f834:	f000 fa4a 	bl	800fccc <USBD_CtlError>
            err++;
 800f838:	7afb      	ldrb	r3, [r7, #11]
 800f83a:	3301      	adds	r3, #1
 800f83c:	72fb      	strb	r3, [r7, #11]
          break;
 800f83e:	e021      	b.n	800f884 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800f840:	687b      	ldr	r3, [r7, #4]
 800f842:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f846:	699b      	ldr	r3, [r3, #24]
 800f848:	2b00      	cmp	r3, #0
 800f84a:	d00b      	beq.n	800f864 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800f84c:	687b      	ldr	r3, [r7, #4]
 800f84e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f852:	699b      	ldr	r3, [r3, #24]
 800f854:	687a      	ldr	r2, [r7, #4]
 800f856:	7c12      	ldrb	r2, [r2, #16]
 800f858:	f107 0108 	add.w	r1, r7, #8
 800f85c:	4610      	mov	r0, r2
 800f85e:	4798      	blx	r3
 800f860:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f862:	e00f      	b.n	800f884 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800f864:	6839      	ldr	r1, [r7, #0]
 800f866:	6878      	ldr	r0, [r7, #4]
 800f868:	f000 fa30 	bl	800fccc <USBD_CtlError>
            err++;
 800f86c:	7afb      	ldrb	r3, [r7, #11]
 800f86e:	3301      	adds	r3, #1
 800f870:	72fb      	strb	r3, [r7, #11]
          break;
 800f872:	e007      	b.n	800f884 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800f874:	6839      	ldr	r1, [r7, #0]
 800f876:	6878      	ldr	r0, [r7, #4]
 800f878:	f000 fa28 	bl	800fccc <USBD_CtlError>
          err++;
 800f87c:	7afb      	ldrb	r3, [r7, #11]
 800f87e:	3301      	adds	r3, #1
 800f880:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 800f882:	bf00      	nop
      }
      break;
 800f884:	e037      	b.n	800f8f6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f886:	687b      	ldr	r3, [r7, #4]
 800f888:	7c1b      	ldrb	r3, [r3, #16]
 800f88a:	2b00      	cmp	r3, #0
 800f88c:	d109      	bne.n	800f8a2 <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800f88e:	687b      	ldr	r3, [r7, #4]
 800f890:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f894:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f896:	f107 0208 	add.w	r2, r7, #8
 800f89a:	4610      	mov	r0, r2
 800f89c:	4798      	blx	r3
 800f89e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800f8a0:	e029      	b.n	800f8f6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800f8a2:	6839      	ldr	r1, [r7, #0]
 800f8a4:	6878      	ldr	r0, [r7, #4]
 800f8a6:	f000 fa11 	bl	800fccc <USBD_CtlError>
        err++;
 800f8aa:	7afb      	ldrb	r3, [r7, #11]
 800f8ac:	3301      	adds	r3, #1
 800f8ae:	72fb      	strb	r3, [r7, #11]
      break;
 800f8b0:	e021      	b.n	800f8f6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f8b2:	687b      	ldr	r3, [r7, #4]
 800f8b4:	7c1b      	ldrb	r3, [r3, #16]
 800f8b6:	2b00      	cmp	r3, #0
 800f8b8:	d10d      	bne.n	800f8d6 <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800f8ba:	687b      	ldr	r3, [r7, #4]
 800f8bc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f8c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f8c2:	f107 0208 	add.w	r2, r7, #8
 800f8c6:	4610      	mov	r0, r2
 800f8c8:	4798      	blx	r3
 800f8ca:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800f8cc:	68fb      	ldr	r3, [r7, #12]
 800f8ce:	3301      	adds	r3, #1
 800f8d0:	2207      	movs	r2, #7
 800f8d2:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800f8d4:	e00f      	b.n	800f8f6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800f8d6:	6839      	ldr	r1, [r7, #0]
 800f8d8:	6878      	ldr	r0, [r7, #4]
 800f8da:	f000 f9f7 	bl	800fccc <USBD_CtlError>
        err++;
 800f8de:	7afb      	ldrb	r3, [r7, #11]
 800f8e0:	3301      	adds	r3, #1
 800f8e2:	72fb      	strb	r3, [r7, #11]
      break;
 800f8e4:	e007      	b.n	800f8f6 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800f8e6:	6839      	ldr	r1, [r7, #0]
 800f8e8:	6878      	ldr	r0, [r7, #4]
 800f8ea:	f000 f9ef 	bl	800fccc <USBD_CtlError>
      err++;
 800f8ee:	7afb      	ldrb	r3, [r7, #11]
 800f8f0:	3301      	adds	r3, #1
 800f8f2:	72fb      	strb	r3, [r7, #11]
      break;
 800f8f4:	bf00      	nop
  }

  if (err != 0U)
 800f8f6:	7afb      	ldrb	r3, [r7, #11]
 800f8f8:	2b00      	cmp	r3, #0
 800f8fa:	d11e      	bne.n	800f93a <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800f8fc:	683b      	ldr	r3, [r7, #0]
 800f8fe:	88db      	ldrh	r3, [r3, #6]
 800f900:	2b00      	cmp	r3, #0
 800f902:	d016      	beq.n	800f932 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800f904:	893b      	ldrh	r3, [r7, #8]
 800f906:	2b00      	cmp	r3, #0
 800f908:	d00e      	beq.n	800f928 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800f90a:	683b      	ldr	r3, [r7, #0]
 800f90c:	88da      	ldrh	r2, [r3, #6]
 800f90e:	893b      	ldrh	r3, [r7, #8]
 800f910:	4293      	cmp	r3, r2
 800f912:	bf28      	it	cs
 800f914:	4613      	movcs	r3, r2
 800f916:	b29b      	uxth	r3, r3
 800f918:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800f91a:	893b      	ldrh	r3, [r7, #8]
 800f91c:	461a      	mov	r2, r3
 800f91e:	68f9      	ldr	r1, [r7, #12]
 800f920:	6878      	ldr	r0, [r7, #4]
 800f922:	f000 fa44 	bl	800fdae <USBD_CtlSendData>
 800f926:	e009      	b.n	800f93c <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800f928:	6839      	ldr	r1, [r7, #0]
 800f92a:	6878      	ldr	r0, [r7, #4]
 800f92c:	f000 f9ce 	bl	800fccc <USBD_CtlError>
 800f930:	e004      	b.n	800f93c <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800f932:	6878      	ldr	r0, [r7, #4]
 800f934:	f000 fa95 	bl	800fe62 <USBD_CtlSendStatus>
 800f938:	e000      	b.n	800f93c <USBD_GetDescriptor+0x320>
    return;
 800f93a:	bf00      	nop
  }
}
 800f93c:	3710      	adds	r7, #16
 800f93e:	46bd      	mov	sp, r7
 800f940:	bd80      	pop	{r7, pc}
 800f942:	bf00      	nop

0800f944 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f944:	b580      	push	{r7, lr}
 800f946:	b084      	sub	sp, #16
 800f948:	af00      	add	r7, sp, #0
 800f94a:	6078      	str	r0, [r7, #4]
 800f94c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800f94e:	683b      	ldr	r3, [r7, #0]
 800f950:	889b      	ldrh	r3, [r3, #4]
 800f952:	2b00      	cmp	r3, #0
 800f954:	d131      	bne.n	800f9ba <USBD_SetAddress+0x76>
 800f956:	683b      	ldr	r3, [r7, #0]
 800f958:	88db      	ldrh	r3, [r3, #6]
 800f95a:	2b00      	cmp	r3, #0
 800f95c:	d12d      	bne.n	800f9ba <USBD_SetAddress+0x76>
 800f95e:	683b      	ldr	r3, [r7, #0]
 800f960:	885b      	ldrh	r3, [r3, #2]
 800f962:	2b7f      	cmp	r3, #127	@ 0x7f
 800f964:	d829      	bhi.n	800f9ba <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800f966:	683b      	ldr	r3, [r7, #0]
 800f968:	885b      	ldrh	r3, [r3, #2]
 800f96a:	b2db      	uxtb	r3, r3
 800f96c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f970:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f972:	687b      	ldr	r3, [r7, #4]
 800f974:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f978:	b2db      	uxtb	r3, r3
 800f97a:	2b03      	cmp	r3, #3
 800f97c:	d104      	bne.n	800f988 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800f97e:	6839      	ldr	r1, [r7, #0]
 800f980:	6878      	ldr	r0, [r7, #4]
 800f982:	f000 f9a3 	bl	800fccc <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f986:	e01d      	b.n	800f9c4 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800f988:	687b      	ldr	r3, [r7, #4]
 800f98a:	7bfa      	ldrb	r2, [r7, #15]
 800f98c:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800f990:	7bfb      	ldrb	r3, [r7, #15]
 800f992:	4619      	mov	r1, r3
 800f994:	6878      	ldr	r0, [r7, #4]
 800f996:	f000 fefd 	bl	8010794 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800f99a:	6878      	ldr	r0, [r7, #4]
 800f99c:	f000 fa61 	bl	800fe62 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800f9a0:	7bfb      	ldrb	r3, [r7, #15]
 800f9a2:	2b00      	cmp	r3, #0
 800f9a4:	d004      	beq.n	800f9b0 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800f9a6:	687b      	ldr	r3, [r7, #4]
 800f9a8:	2202      	movs	r2, #2
 800f9aa:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f9ae:	e009      	b.n	800f9c4 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800f9b0:	687b      	ldr	r3, [r7, #4]
 800f9b2:	2201      	movs	r2, #1
 800f9b4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f9b8:	e004      	b.n	800f9c4 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800f9ba:	6839      	ldr	r1, [r7, #0]
 800f9bc:	6878      	ldr	r0, [r7, #4]
 800f9be:	f000 f985 	bl	800fccc <USBD_CtlError>
  }
}
 800f9c2:	bf00      	nop
 800f9c4:	bf00      	nop
 800f9c6:	3710      	adds	r7, #16
 800f9c8:	46bd      	mov	sp, r7
 800f9ca:	bd80      	pop	{r7, pc}

0800f9cc <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f9cc:	b580      	push	{r7, lr}
 800f9ce:	b084      	sub	sp, #16
 800f9d0:	af00      	add	r7, sp, #0
 800f9d2:	6078      	str	r0, [r7, #4]
 800f9d4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800f9d6:	2300      	movs	r3, #0
 800f9d8:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800f9da:	683b      	ldr	r3, [r7, #0]
 800f9dc:	885b      	ldrh	r3, [r3, #2]
 800f9de:	b2da      	uxtb	r2, r3
 800f9e0:	4b4c      	ldr	r3, [pc, #304]	@ (800fb14 <USBD_SetConfig+0x148>)
 800f9e2:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800f9e4:	4b4b      	ldr	r3, [pc, #300]	@ (800fb14 <USBD_SetConfig+0x148>)
 800f9e6:	781b      	ldrb	r3, [r3, #0]
 800f9e8:	2b01      	cmp	r3, #1
 800f9ea:	d905      	bls.n	800f9f8 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800f9ec:	6839      	ldr	r1, [r7, #0]
 800f9ee:	6878      	ldr	r0, [r7, #4]
 800f9f0:	f000 f96c 	bl	800fccc <USBD_CtlError>
    return USBD_FAIL;
 800f9f4:	2303      	movs	r3, #3
 800f9f6:	e088      	b.n	800fb0a <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 800f9f8:	687b      	ldr	r3, [r7, #4]
 800f9fa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f9fe:	b2db      	uxtb	r3, r3
 800fa00:	2b02      	cmp	r3, #2
 800fa02:	d002      	beq.n	800fa0a <USBD_SetConfig+0x3e>
 800fa04:	2b03      	cmp	r3, #3
 800fa06:	d025      	beq.n	800fa54 <USBD_SetConfig+0x88>
 800fa08:	e071      	b.n	800faee <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800fa0a:	4b42      	ldr	r3, [pc, #264]	@ (800fb14 <USBD_SetConfig+0x148>)
 800fa0c:	781b      	ldrb	r3, [r3, #0]
 800fa0e:	2b00      	cmp	r3, #0
 800fa10:	d01c      	beq.n	800fa4c <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 800fa12:	4b40      	ldr	r3, [pc, #256]	@ (800fb14 <USBD_SetConfig+0x148>)
 800fa14:	781b      	ldrb	r3, [r3, #0]
 800fa16:	461a      	mov	r2, r3
 800fa18:	687b      	ldr	r3, [r7, #4]
 800fa1a:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800fa1c:	4b3d      	ldr	r3, [pc, #244]	@ (800fb14 <USBD_SetConfig+0x148>)
 800fa1e:	781b      	ldrb	r3, [r3, #0]
 800fa20:	4619      	mov	r1, r3
 800fa22:	6878      	ldr	r0, [r7, #4]
 800fa24:	f7ff f990 	bl	800ed48 <USBD_SetClassConfig>
 800fa28:	4603      	mov	r3, r0
 800fa2a:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800fa2c:	7bfb      	ldrb	r3, [r7, #15]
 800fa2e:	2b00      	cmp	r3, #0
 800fa30:	d004      	beq.n	800fa3c <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 800fa32:	6839      	ldr	r1, [r7, #0]
 800fa34:	6878      	ldr	r0, [r7, #4]
 800fa36:	f000 f949 	bl	800fccc <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800fa3a:	e065      	b.n	800fb08 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800fa3c:	6878      	ldr	r0, [r7, #4]
 800fa3e:	f000 fa10 	bl	800fe62 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800fa42:	687b      	ldr	r3, [r7, #4]
 800fa44:	2203      	movs	r2, #3
 800fa46:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800fa4a:	e05d      	b.n	800fb08 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800fa4c:	6878      	ldr	r0, [r7, #4]
 800fa4e:	f000 fa08 	bl	800fe62 <USBD_CtlSendStatus>
      break;
 800fa52:	e059      	b.n	800fb08 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800fa54:	4b2f      	ldr	r3, [pc, #188]	@ (800fb14 <USBD_SetConfig+0x148>)
 800fa56:	781b      	ldrb	r3, [r3, #0]
 800fa58:	2b00      	cmp	r3, #0
 800fa5a:	d112      	bne.n	800fa82 <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800fa5c:	687b      	ldr	r3, [r7, #4]
 800fa5e:	2202      	movs	r2, #2
 800fa60:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800fa64:	4b2b      	ldr	r3, [pc, #172]	@ (800fb14 <USBD_SetConfig+0x148>)
 800fa66:	781b      	ldrb	r3, [r3, #0]
 800fa68:	461a      	mov	r2, r3
 800fa6a:	687b      	ldr	r3, [r7, #4]
 800fa6c:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800fa6e:	4b29      	ldr	r3, [pc, #164]	@ (800fb14 <USBD_SetConfig+0x148>)
 800fa70:	781b      	ldrb	r3, [r3, #0]
 800fa72:	4619      	mov	r1, r3
 800fa74:	6878      	ldr	r0, [r7, #4]
 800fa76:	f7ff f983 	bl	800ed80 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800fa7a:	6878      	ldr	r0, [r7, #4]
 800fa7c:	f000 f9f1 	bl	800fe62 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800fa80:	e042      	b.n	800fb08 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 800fa82:	4b24      	ldr	r3, [pc, #144]	@ (800fb14 <USBD_SetConfig+0x148>)
 800fa84:	781b      	ldrb	r3, [r3, #0]
 800fa86:	461a      	mov	r2, r3
 800fa88:	687b      	ldr	r3, [r7, #4]
 800fa8a:	685b      	ldr	r3, [r3, #4]
 800fa8c:	429a      	cmp	r2, r3
 800fa8e:	d02a      	beq.n	800fae6 <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800fa90:	687b      	ldr	r3, [r7, #4]
 800fa92:	685b      	ldr	r3, [r3, #4]
 800fa94:	b2db      	uxtb	r3, r3
 800fa96:	4619      	mov	r1, r3
 800fa98:	6878      	ldr	r0, [r7, #4]
 800fa9a:	f7ff f971 	bl	800ed80 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800fa9e:	4b1d      	ldr	r3, [pc, #116]	@ (800fb14 <USBD_SetConfig+0x148>)
 800faa0:	781b      	ldrb	r3, [r3, #0]
 800faa2:	461a      	mov	r2, r3
 800faa4:	687b      	ldr	r3, [r7, #4]
 800faa6:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800faa8:	4b1a      	ldr	r3, [pc, #104]	@ (800fb14 <USBD_SetConfig+0x148>)
 800faaa:	781b      	ldrb	r3, [r3, #0]
 800faac:	4619      	mov	r1, r3
 800faae:	6878      	ldr	r0, [r7, #4]
 800fab0:	f7ff f94a 	bl	800ed48 <USBD_SetClassConfig>
 800fab4:	4603      	mov	r3, r0
 800fab6:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800fab8:	7bfb      	ldrb	r3, [r7, #15]
 800faba:	2b00      	cmp	r3, #0
 800fabc:	d00f      	beq.n	800fade <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 800fabe:	6839      	ldr	r1, [r7, #0]
 800fac0:	6878      	ldr	r0, [r7, #4]
 800fac2:	f000 f903 	bl	800fccc <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800fac6:	687b      	ldr	r3, [r7, #4]
 800fac8:	685b      	ldr	r3, [r3, #4]
 800faca:	b2db      	uxtb	r3, r3
 800facc:	4619      	mov	r1, r3
 800face:	6878      	ldr	r0, [r7, #4]
 800fad0:	f7ff f956 	bl	800ed80 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800fad4:	687b      	ldr	r3, [r7, #4]
 800fad6:	2202      	movs	r2, #2
 800fad8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800fadc:	e014      	b.n	800fb08 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800fade:	6878      	ldr	r0, [r7, #4]
 800fae0:	f000 f9bf 	bl	800fe62 <USBD_CtlSendStatus>
      break;
 800fae4:	e010      	b.n	800fb08 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800fae6:	6878      	ldr	r0, [r7, #4]
 800fae8:	f000 f9bb 	bl	800fe62 <USBD_CtlSendStatus>
      break;
 800faec:	e00c      	b.n	800fb08 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800faee:	6839      	ldr	r1, [r7, #0]
 800faf0:	6878      	ldr	r0, [r7, #4]
 800faf2:	f000 f8eb 	bl	800fccc <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800faf6:	4b07      	ldr	r3, [pc, #28]	@ (800fb14 <USBD_SetConfig+0x148>)
 800faf8:	781b      	ldrb	r3, [r3, #0]
 800fafa:	4619      	mov	r1, r3
 800fafc:	6878      	ldr	r0, [r7, #4]
 800fafe:	f7ff f93f 	bl	800ed80 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800fb02:	2303      	movs	r3, #3
 800fb04:	73fb      	strb	r3, [r7, #15]
      break;
 800fb06:	bf00      	nop
  }

  return ret;
 800fb08:	7bfb      	ldrb	r3, [r7, #15]
}
 800fb0a:	4618      	mov	r0, r3
 800fb0c:	3710      	adds	r7, #16
 800fb0e:	46bd      	mov	sp, r7
 800fb10:	bd80      	pop	{r7, pc}
 800fb12:	bf00      	nop
 800fb14:	200026dd 	.word	0x200026dd

0800fb18 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fb18:	b580      	push	{r7, lr}
 800fb1a:	b082      	sub	sp, #8
 800fb1c:	af00      	add	r7, sp, #0
 800fb1e:	6078      	str	r0, [r7, #4]
 800fb20:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800fb22:	683b      	ldr	r3, [r7, #0]
 800fb24:	88db      	ldrh	r3, [r3, #6]
 800fb26:	2b01      	cmp	r3, #1
 800fb28:	d004      	beq.n	800fb34 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800fb2a:	6839      	ldr	r1, [r7, #0]
 800fb2c:	6878      	ldr	r0, [r7, #4]
 800fb2e:	f000 f8cd 	bl	800fccc <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800fb32:	e023      	b.n	800fb7c <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800fb34:	687b      	ldr	r3, [r7, #4]
 800fb36:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800fb3a:	b2db      	uxtb	r3, r3
 800fb3c:	2b02      	cmp	r3, #2
 800fb3e:	dc02      	bgt.n	800fb46 <USBD_GetConfig+0x2e>
 800fb40:	2b00      	cmp	r3, #0
 800fb42:	dc03      	bgt.n	800fb4c <USBD_GetConfig+0x34>
 800fb44:	e015      	b.n	800fb72 <USBD_GetConfig+0x5a>
 800fb46:	2b03      	cmp	r3, #3
 800fb48:	d00b      	beq.n	800fb62 <USBD_GetConfig+0x4a>
 800fb4a:	e012      	b.n	800fb72 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800fb4c:	687b      	ldr	r3, [r7, #4]
 800fb4e:	2200      	movs	r2, #0
 800fb50:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800fb52:	687b      	ldr	r3, [r7, #4]
 800fb54:	3308      	adds	r3, #8
 800fb56:	2201      	movs	r2, #1
 800fb58:	4619      	mov	r1, r3
 800fb5a:	6878      	ldr	r0, [r7, #4]
 800fb5c:	f000 f927 	bl	800fdae <USBD_CtlSendData>
        break;
 800fb60:	e00c      	b.n	800fb7c <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800fb62:	687b      	ldr	r3, [r7, #4]
 800fb64:	3304      	adds	r3, #4
 800fb66:	2201      	movs	r2, #1
 800fb68:	4619      	mov	r1, r3
 800fb6a:	6878      	ldr	r0, [r7, #4]
 800fb6c:	f000 f91f 	bl	800fdae <USBD_CtlSendData>
        break;
 800fb70:	e004      	b.n	800fb7c <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800fb72:	6839      	ldr	r1, [r7, #0]
 800fb74:	6878      	ldr	r0, [r7, #4]
 800fb76:	f000 f8a9 	bl	800fccc <USBD_CtlError>
        break;
 800fb7a:	bf00      	nop
}
 800fb7c:	bf00      	nop
 800fb7e:	3708      	adds	r7, #8
 800fb80:	46bd      	mov	sp, r7
 800fb82:	bd80      	pop	{r7, pc}

0800fb84 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fb84:	b580      	push	{r7, lr}
 800fb86:	b082      	sub	sp, #8
 800fb88:	af00      	add	r7, sp, #0
 800fb8a:	6078      	str	r0, [r7, #4]
 800fb8c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800fb8e:	687b      	ldr	r3, [r7, #4]
 800fb90:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800fb94:	b2db      	uxtb	r3, r3
 800fb96:	3b01      	subs	r3, #1
 800fb98:	2b02      	cmp	r3, #2
 800fb9a:	d81e      	bhi.n	800fbda <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800fb9c:	683b      	ldr	r3, [r7, #0]
 800fb9e:	88db      	ldrh	r3, [r3, #6]
 800fba0:	2b02      	cmp	r3, #2
 800fba2:	d004      	beq.n	800fbae <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800fba4:	6839      	ldr	r1, [r7, #0]
 800fba6:	6878      	ldr	r0, [r7, #4]
 800fba8:	f000 f890 	bl	800fccc <USBD_CtlError>
        break;
 800fbac:	e01a      	b.n	800fbe4 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800fbae:	687b      	ldr	r3, [r7, #4]
 800fbb0:	2201      	movs	r2, #1
 800fbb2:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 800fbb4:	687b      	ldr	r3, [r7, #4]
 800fbb6:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800fbba:	2b00      	cmp	r3, #0
 800fbbc:	d005      	beq.n	800fbca <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800fbbe:	687b      	ldr	r3, [r7, #4]
 800fbc0:	68db      	ldr	r3, [r3, #12]
 800fbc2:	f043 0202 	orr.w	r2, r3, #2
 800fbc6:	687b      	ldr	r3, [r7, #4]
 800fbc8:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800fbca:	687b      	ldr	r3, [r7, #4]
 800fbcc:	330c      	adds	r3, #12
 800fbce:	2202      	movs	r2, #2
 800fbd0:	4619      	mov	r1, r3
 800fbd2:	6878      	ldr	r0, [r7, #4]
 800fbd4:	f000 f8eb 	bl	800fdae <USBD_CtlSendData>
      break;
 800fbd8:	e004      	b.n	800fbe4 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800fbda:	6839      	ldr	r1, [r7, #0]
 800fbdc:	6878      	ldr	r0, [r7, #4]
 800fbde:	f000 f875 	bl	800fccc <USBD_CtlError>
      break;
 800fbe2:	bf00      	nop
  }
}
 800fbe4:	bf00      	nop
 800fbe6:	3708      	adds	r7, #8
 800fbe8:	46bd      	mov	sp, r7
 800fbea:	bd80      	pop	{r7, pc}

0800fbec <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fbec:	b580      	push	{r7, lr}
 800fbee:	b082      	sub	sp, #8
 800fbf0:	af00      	add	r7, sp, #0
 800fbf2:	6078      	str	r0, [r7, #4]
 800fbf4:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800fbf6:	683b      	ldr	r3, [r7, #0]
 800fbf8:	885b      	ldrh	r3, [r3, #2]
 800fbfa:	2b01      	cmp	r3, #1
 800fbfc:	d106      	bne.n	800fc0c <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800fbfe:	687b      	ldr	r3, [r7, #4]
 800fc00:	2201      	movs	r2, #1
 800fc02:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800fc06:	6878      	ldr	r0, [r7, #4]
 800fc08:	f000 f92b 	bl	800fe62 <USBD_CtlSendStatus>
  }
}
 800fc0c:	bf00      	nop
 800fc0e:	3708      	adds	r7, #8
 800fc10:	46bd      	mov	sp, r7
 800fc12:	bd80      	pop	{r7, pc}

0800fc14 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fc14:	b580      	push	{r7, lr}
 800fc16:	b082      	sub	sp, #8
 800fc18:	af00      	add	r7, sp, #0
 800fc1a:	6078      	str	r0, [r7, #4]
 800fc1c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800fc1e:	687b      	ldr	r3, [r7, #4]
 800fc20:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800fc24:	b2db      	uxtb	r3, r3
 800fc26:	3b01      	subs	r3, #1
 800fc28:	2b02      	cmp	r3, #2
 800fc2a:	d80b      	bhi.n	800fc44 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800fc2c:	683b      	ldr	r3, [r7, #0]
 800fc2e:	885b      	ldrh	r3, [r3, #2]
 800fc30:	2b01      	cmp	r3, #1
 800fc32:	d10c      	bne.n	800fc4e <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800fc34:	687b      	ldr	r3, [r7, #4]
 800fc36:	2200      	movs	r2, #0
 800fc38:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800fc3c:	6878      	ldr	r0, [r7, #4]
 800fc3e:	f000 f910 	bl	800fe62 <USBD_CtlSendStatus>
      }
      break;
 800fc42:	e004      	b.n	800fc4e <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800fc44:	6839      	ldr	r1, [r7, #0]
 800fc46:	6878      	ldr	r0, [r7, #4]
 800fc48:	f000 f840 	bl	800fccc <USBD_CtlError>
      break;
 800fc4c:	e000      	b.n	800fc50 <USBD_ClrFeature+0x3c>
      break;
 800fc4e:	bf00      	nop
  }
}
 800fc50:	bf00      	nop
 800fc52:	3708      	adds	r7, #8
 800fc54:	46bd      	mov	sp, r7
 800fc56:	bd80      	pop	{r7, pc}

0800fc58 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800fc58:	b580      	push	{r7, lr}
 800fc5a:	b084      	sub	sp, #16
 800fc5c:	af00      	add	r7, sp, #0
 800fc5e:	6078      	str	r0, [r7, #4]
 800fc60:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800fc62:	683b      	ldr	r3, [r7, #0]
 800fc64:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800fc66:	68fb      	ldr	r3, [r7, #12]
 800fc68:	781a      	ldrb	r2, [r3, #0]
 800fc6a:	687b      	ldr	r3, [r7, #4]
 800fc6c:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800fc6e:	68fb      	ldr	r3, [r7, #12]
 800fc70:	3301      	adds	r3, #1
 800fc72:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800fc74:	68fb      	ldr	r3, [r7, #12]
 800fc76:	781a      	ldrb	r2, [r3, #0]
 800fc78:	687b      	ldr	r3, [r7, #4]
 800fc7a:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800fc7c:	68fb      	ldr	r3, [r7, #12]
 800fc7e:	3301      	adds	r3, #1
 800fc80:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800fc82:	68f8      	ldr	r0, [r7, #12]
 800fc84:	f7ff fa90 	bl	800f1a8 <SWAPBYTE>
 800fc88:	4603      	mov	r3, r0
 800fc8a:	461a      	mov	r2, r3
 800fc8c:	687b      	ldr	r3, [r7, #4]
 800fc8e:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800fc90:	68fb      	ldr	r3, [r7, #12]
 800fc92:	3301      	adds	r3, #1
 800fc94:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800fc96:	68fb      	ldr	r3, [r7, #12]
 800fc98:	3301      	adds	r3, #1
 800fc9a:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800fc9c:	68f8      	ldr	r0, [r7, #12]
 800fc9e:	f7ff fa83 	bl	800f1a8 <SWAPBYTE>
 800fca2:	4603      	mov	r3, r0
 800fca4:	461a      	mov	r2, r3
 800fca6:	687b      	ldr	r3, [r7, #4]
 800fca8:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800fcaa:	68fb      	ldr	r3, [r7, #12]
 800fcac:	3301      	adds	r3, #1
 800fcae:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800fcb0:	68fb      	ldr	r3, [r7, #12]
 800fcb2:	3301      	adds	r3, #1
 800fcb4:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800fcb6:	68f8      	ldr	r0, [r7, #12]
 800fcb8:	f7ff fa76 	bl	800f1a8 <SWAPBYTE>
 800fcbc:	4603      	mov	r3, r0
 800fcbe:	461a      	mov	r2, r3
 800fcc0:	687b      	ldr	r3, [r7, #4]
 800fcc2:	80da      	strh	r2, [r3, #6]
}
 800fcc4:	bf00      	nop
 800fcc6:	3710      	adds	r7, #16
 800fcc8:	46bd      	mov	sp, r7
 800fcca:	bd80      	pop	{r7, pc}

0800fccc <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fccc:	b580      	push	{r7, lr}
 800fcce:	b082      	sub	sp, #8
 800fcd0:	af00      	add	r7, sp, #0
 800fcd2:	6078      	str	r0, [r7, #4]
 800fcd4:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800fcd6:	2180      	movs	r1, #128	@ 0x80
 800fcd8:	6878      	ldr	r0, [r7, #4]
 800fcda:	f000 fcf1 	bl	80106c0 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800fcde:	2100      	movs	r1, #0
 800fce0:	6878      	ldr	r0, [r7, #4]
 800fce2:	f000 fced 	bl	80106c0 <USBD_LL_StallEP>
}
 800fce6:	bf00      	nop
 800fce8:	3708      	adds	r7, #8
 800fcea:	46bd      	mov	sp, r7
 800fcec:	bd80      	pop	{r7, pc}

0800fcee <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800fcee:	b580      	push	{r7, lr}
 800fcf0:	b086      	sub	sp, #24
 800fcf2:	af00      	add	r7, sp, #0
 800fcf4:	60f8      	str	r0, [r7, #12]
 800fcf6:	60b9      	str	r1, [r7, #8]
 800fcf8:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800fcfa:	2300      	movs	r3, #0
 800fcfc:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800fcfe:	68fb      	ldr	r3, [r7, #12]
 800fd00:	2b00      	cmp	r3, #0
 800fd02:	d036      	beq.n	800fd72 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800fd04:	68fb      	ldr	r3, [r7, #12]
 800fd06:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800fd08:	6938      	ldr	r0, [r7, #16]
 800fd0a:	f000 f836 	bl	800fd7a <USBD_GetLen>
 800fd0e:	4603      	mov	r3, r0
 800fd10:	3301      	adds	r3, #1
 800fd12:	b29b      	uxth	r3, r3
 800fd14:	005b      	lsls	r3, r3, #1
 800fd16:	b29a      	uxth	r2, r3
 800fd18:	687b      	ldr	r3, [r7, #4]
 800fd1a:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800fd1c:	7dfb      	ldrb	r3, [r7, #23]
 800fd1e:	68ba      	ldr	r2, [r7, #8]
 800fd20:	4413      	add	r3, r2
 800fd22:	687a      	ldr	r2, [r7, #4]
 800fd24:	7812      	ldrb	r2, [r2, #0]
 800fd26:	701a      	strb	r2, [r3, #0]
  idx++;
 800fd28:	7dfb      	ldrb	r3, [r7, #23]
 800fd2a:	3301      	adds	r3, #1
 800fd2c:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800fd2e:	7dfb      	ldrb	r3, [r7, #23]
 800fd30:	68ba      	ldr	r2, [r7, #8]
 800fd32:	4413      	add	r3, r2
 800fd34:	2203      	movs	r2, #3
 800fd36:	701a      	strb	r2, [r3, #0]
  idx++;
 800fd38:	7dfb      	ldrb	r3, [r7, #23]
 800fd3a:	3301      	adds	r3, #1
 800fd3c:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800fd3e:	e013      	b.n	800fd68 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800fd40:	7dfb      	ldrb	r3, [r7, #23]
 800fd42:	68ba      	ldr	r2, [r7, #8]
 800fd44:	4413      	add	r3, r2
 800fd46:	693a      	ldr	r2, [r7, #16]
 800fd48:	7812      	ldrb	r2, [r2, #0]
 800fd4a:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800fd4c:	693b      	ldr	r3, [r7, #16]
 800fd4e:	3301      	adds	r3, #1
 800fd50:	613b      	str	r3, [r7, #16]
    idx++;
 800fd52:	7dfb      	ldrb	r3, [r7, #23]
 800fd54:	3301      	adds	r3, #1
 800fd56:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800fd58:	7dfb      	ldrb	r3, [r7, #23]
 800fd5a:	68ba      	ldr	r2, [r7, #8]
 800fd5c:	4413      	add	r3, r2
 800fd5e:	2200      	movs	r2, #0
 800fd60:	701a      	strb	r2, [r3, #0]
    idx++;
 800fd62:	7dfb      	ldrb	r3, [r7, #23]
 800fd64:	3301      	adds	r3, #1
 800fd66:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800fd68:	693b      	ldr	r3, [r7, #16]
 800fd6a:	781b      	ldrb	r3, [r3, #0]
 800fd6c:	2b00      	cmp	r3, #0
 800fd6e:	d1e7      	bne.n	800fd40 <USBD_GetString+0x52>
 800fd70:	e000      	b.n	800fd74 <USBD_GetString+0x86>
    return;
 800fd72:	bf00      	nop
  }
}
 800fd74:	3718      	adds	r7, #24
 800fd76:	46bd      	mov	sp, r7
 800fd78:	bd80      	pop	{r7, pc}

0800fd7a <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800fd7a:	b480      	push	{r7}
 800fd7c:	b085      	sub	sp, #20
 800fd7e:	af00      	add	r7, sp, #0
 800fd80:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800fd82:	2300      	movs	r3, #0
 800fd84:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800fd86:	687b      	ldr	r3, [r7, #4]
 800fd88:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800fd8a:	e005      	b.n	800fd98 <USBD_GetLen+0x1e>
  {
    len++;
 800fd8c:	7bfb      	ldrb	r3, [r7, #15]
 800fd8e:	3301      	adds	r3, #1
 800fd90:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800fd92:	68bb      	ldr	r3, [r7, #8]
 800fd94:	3301      	adds	r3, #1
 800fd96:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800fd98:	68bb      	ldr	r3, [r7, #8]
 800fd9a:	781b      	ldrb	r3, [r3, #0]
 800fd9c:	2b00      	cmp	r3, #0
 800fd9e:	d1f5      	bne.n	800fd8c <USBD_GetLen+0x12>
  }

  return len;
 800fda0:	7bfb      	ldrb	r3, [r7, #15]
}
 800fda2:	4618      	mov	r0, r3
 800fda4:	3714      	adds	r7, #20
 800fda6:	46bd      	mov	sp, r7
 800fda8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdac:	4770      	bx	lr

0800fdae <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800fdae:	b580      	push	{r7, lr}
 800fdb0:	b084      	sub	sp, #16
 800fdb2:	af00      	add	r7, sp, #0
 800fdb4:	60f8      	str	r0, [r7, #12]
 800fdb6:	60b9      	str	r1, [r7, #8]
 800fdb8:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800fdba:	68fb      	ldr	r3, [r7, #12]
 800fdbc:	2202      	movs	r2, #2
 800fdbe:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800fdc2:	68fb      	ldr	r3, [r7, #12]
 800fdc4:	687a      	ldr	r2, [r7, #4]
 800fdc6:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800fdc8:	68fb      	ldr	r3, [r7, #12]
 800fdca:	687a      	ldr	r2, [r7, #4]
 800fdcc:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800fdce:	687b      	ldr	r3, [r7, #4]
 800fdd0:	68ba      	ldr	r2, [r7, #8]
 800fdd2:	2100      	movs	r1, #0
 800fdd4:	68f8      	ldr	r0, [r7, #12]
 800fdd6:	f000 fcfc 	bl	80107d2 <USBD_LL_Transmit>

  return USBD_OK;
 800fdda:	2300      	movs	r3, #0
}
 800fddc:	4618      	mov	r0, r3
 800fdde:	3710      	adds	r7, #16
 800fde0:	46bd      	mov	sp, r7
 800fde2:	bd80      	pop	{r7, pc}

0800fde4 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800fde4:	b580      	push	{r7, lr}
 800fde6:	b084      	sub	sp, #16
 800fde8:	af00      	add	r7, sp, #0
 800fdea:	60f8      	str	r0, [r7, #12]
 800fdec:	60b9      	str	r1, [r7, #8]
 800fdee:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800fdf0:	687b      	ldr	r3, [r7, #4]
 800fdf2:	68ba      	ldr	r2, [r7, #8]
 800fdf4:	2100      	movs	r1, #0
 800fdf6:	68f8      	ldr	r0, [r7, #12]
 800fdf8:	f000 fceb 	bl	80107d2 <USBD_LL_Transmit>

  return USBD_OK;
 800fdfc:	2300      	movs	r3, #0
}
 800fdfe:	4618      	mov	r0, r3
 800fe00:	3710      	adds	r7, #16
 800fe02:	46bd      	mov	sp, r7
 800fe04:	bd80      	pop	{r7, pc}

0800fe06 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800fe06:	b580      	push	{r7, lr}
 800fe08:	b084      	sub	sp, #16
 800fe0a:	af00      	add	r7, sp, #0
 800fe0c:	60f8      	str	r0, [r7, #12]
 800fe0e:	60b9      	str	r1, [r7, #8]
 800fe10:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800fe12:	68fb      	ldr	r3, [r7, #12]
 800fe14:	2203      	movs	r2, #3
 800fe16:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800fe1a:	68fb      	ldr	r3, [r7, #12]
 800fe1c:	687a      	ldr	r2, [r7, #4]
 800fe1e:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800fe22:	68fb      	ldr	r3, [r7, #12]
 800fe24:	687a      	ldr	r2, [r7, #4]
 800fe26:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800fe2a:	687b      	ldr	r3, [r7, #4]
 800fe2c:	68ba      	ldr	r2, [r7, #8]
 800fe2e:	2100      	movs	r1, #0
 800fe30:	68f8      	ldr	r0, [r7, #12]
 800fe32:	f000 fcef 	bl	8010814 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800fe36:	2300      	movs	r3, #0
}
 800fe38:	4618      	mov	r0, r3
 800fe3a:	3710      	adds	r7, #16
 800fe3c:	46bd      	mov	sp, r7
 800fe3e:	bd80      	pop	{r7, pc}

0800fe40 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800fe40:	b580      	push	{r7, lr}
 800fe42:	b084      	sub	sp, #16
 800fe44:	af00      	add	r7, sp, #0
 800fe46:	60f8      	str	r0, [r7, #12]
 800fe48:	60b9      	str	r1, [r7, #8]
 800fe4a:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800fe4c:	687b      	ldr	r3, [r7, #4]
 800fe4e:	68ba      	ldr	r2, [r7, #8]
 800fe50:	2100      	movs	r1, #0
 800fe52:	68f8      	ldr	r0, [r7, #12]
 800fe54:	f000 fcde 	bl	8010814 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800fe58:	2300      	movs	r3, #0
}
 800fe5a:	4618      	mov	r0, r3
 800fe5c:	3710      	adds	r7, #16
 800fe5e:	46bd      	mov	sp, r7
 800fe60:	bd80      	pop	{r7, pc}

0800fe62 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800fe62:	b580      	push	{r7, lr}
 800fe64:	b082      	sub	sp, #8
 800fe66:	af00      	add	r7, sp, #0
 800fe68:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800fe6a:	687b      	ldr	r3, [r7, #4]
 800fe6c:	2204      	movs	r2, #4
 800fe6e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800fe72:	2300      	movs	r3, #0
 800fe74:	2200      	movs	r2, #0
 800fe76:	2100      	movs	r1, #0
 800fe78:	6878      	ldr	r0, [r7, #4]
 800fe7a:	f000 fcaa 	bl	80107d2 <USBD_LL_Transmit>

  return USBD_OK;
 800fe7e:	2300      	movs	r3, #0
}
 800fe80:	4618      	mov	r0, r3
 800fe82:	3708      	adds	r7, #8
 800fe84:	46bd      	mov	sp, r7
 800fe86:	bd80      	pop	{r7, pc}

0800fe88 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800fe88:	b580      	push	{r7, lr}
 800fe8a:	b082      	sub	sp, #8
 800fe8c:	af00      	add	r7, sp, #0
 800fe8e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800fe90:	687b      	ldr	r3, [r7, #4]
 800fe92:	2205      	movs	r2, #5
 800fe94:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800fe98:	2300      	movs	r3, #0
 800fe9a:	2200      	movs	r2, #0
 800fe9c:	2100      	movs	r1, #0
 800fe9e:	6878      	ldr	r0, [r7, #4]
 800fea0:	f000 fcb8 	bl	8010814 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800fea4:	2300      	movs	r3, #0
}
 800fea6:	4618      	mov	r0, r3
 800fea8:	3708      	adds	r7, #8
 800feaa:	46bd      	mov	sp, r7
 800feac:	bd80      	pop	{r7, pc}
	...

0800feb0 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800feb0:	b480      	push	{r7}
 800feb2:	b087      	sub	sp, #28
 800feb4:	af00      	add	r7, sp, #0
 800feb6:	60f8      	str	r0, [r7, #12]
 800feb8:	60b9      	str	r1, [r7, #8]
 800feba:	4613      	mov	r3, r2
 800febc:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800febe:	2301      	movs	r3, #1
 800fec0:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800fec2:	2300      	movs	r3, #0
 800fec4:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800fec6:	4b1f      	ldr	r3, [pc, #124]	@ (800ff44 <FATFS_LinkDriverEx+0x94>)
 800fec8:	7a5b      	ldrb	r3, [r3, #9]
 800feca:	b2db      	uxtb	r3, r3
 800fecc:	2b00      	cmp	r3, #0
 800fece:	d131      	bne.n	800ff34 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800fed0:	4b1c      	ldr	r3, [pc, #112]	@ (800ff44 <FATFS_LinkDriverEx+0x94>)
 800fed2:	7a5b      	ldrb	r3, [r3, #9]
 800fed4:	b2db      	uxtb	r3, r3
 800fed6:	461a      	mov	r2, r3
 800fed8:	4b1a      	ldr	r3, [pc, #104]	@ (800ff44 <FATFS_LinkDriverEx+0x94>)
 800feda:	2100      	movs	r1, #0
 800fedc:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800fede:	4b19      	ldr	r3, [pc, #100]	@ (800ff44 <FATFS_LinkDriverEx+0x94>)
 800fee0:	7a5b      	ldrb	r3, [r3, #9]
 800fee2:	b2db      	uxtb	r3, r3
 800fee4:	4a17      	ldr	r2, [pc, #92]	@ (800ff44 <FATFS_LinkDriverEx+0x94>)
 800fee6:	009b      	lsls	r3, r3, #2
 800fee8:	4413      	add	r3, r2
 800feea:	68fa      	ldr	r2, [r7, #12]
 800feec:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800feee:	4b15      	ldr	r3, [pc, #84]	@ (800ff44 <FATFS_LinkDriverEx+0x94>)
 800fef0:	7a5b      	ldrb	r3, [r3, #9]
 800fef2:	b2db      	uxtb	r3, r3
 800fef4:	461a      	mov	r2, r3
 800fef6:	4b13      	ldr	r3, [pc, #76]	@ (800ff44 <FATFS_LinkDriverEx+0x94>)
 800fef8:	4413      	add	r3, r2
 800fefa:	79fa      	ldrb	r2, [r7, #7]
 800fefc:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800fefe:	4b11      	ldr	r3, [pc, #68]	@ (800ff44 <FATFS_LinkDriverEx+0x94>)
 800ff00:	7a5b      	ldrb	r3, [r3, #9]
 800ff02:	b2db      	uxtb	r3, r3
 800ff04:	1c5a      	adds	r2, r3, #1
 800ff06:	b2d1      	uxtb	r1, r2
 800ff08:	4a0e      	ldr	r2, [pc, #56]	@ (800ff44 <FATFS_LinkDriverEx+0x94>)
 800ff0a:	7251      	strb	r1, [r2, #9]
 800ff0c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800ff0e:	7dbb      	ldrb	r3, [r7, #22]
 800ff10:	3330      	adds	r3, #48	@ 0x30
 800ff12:	b2da      	uxtb	r2, r3
 800ff14:	68bb      	ldr	r3, [r7, #8]
 800ff16:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800ff18:	68bb      	ldr	r3, [r7, #8]
 800ff1a:	3301      	adds	r3, #1
 800ff1c:	223a      	movs	r2, #58	@ 0x3a
 800ff1e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800ff20:	68bb      	ldr	r3, [r7, #8]
 800ff22:	3302      	adds	r3, #2
 800ff24:	222f      	movs	r2, #47	@ 0x2f
 800ff26:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800ff28:	68bb      	ldr	r3, [r7, #8]
 800ff2a:	3303      	adds	r3, #3
 800ff2c:	2200      	movs	r2, #0
 800ff2e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800ff30:	2300      	movs	r3, #0
 800ff32:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800ff34:	7dfb      	ldrb	r3, [r7, #23]
}
 800ff36:	4618      	mov	r0, r3
 800ff38:	371c      	adds	r7, #28
 800ff3a:	46bd      	mov	sp, r7
 800ff3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff40:	4770      	bx	lr
 800ff42:	bf00      	nop
 800ff44:	200026e0 	.word	0x200026e0

0800ff48 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800ff48:	b580      	push	{r7, lr}
 800ff4a:	b082      	sub	sp, #8
 800ff4c:	af00      	add	r7, sp, #0
 800ff4e:	6078      	str	r0, [r7, #4]
 800ff50:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800ff52:	2200      	movs	r2, #0
 800ff54:	6839      	ldr	r1, [r7, #0]
 800ff56:	6878      	ldr	r0, [r7, #4]
 800ff58:	f7ff ffaa 	bl	800feb0 <FATFS_LinkDriverEx>
 800ff5c:	4603      	mov	r3, r0
}
 800ff5e:	4618      	mov	r0, r3
 800ff60:	3708      	adds	r7, #8
 800ff62:	46bd      	mov	sp, r7
 800ff64:	bd80      	pop	{r7, pc}
	...

0800ff68 <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 800ff68:	b580      	push	{r7, lr}
 800ff6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 800ff6c:	2200      	movs	r2, #0
 800ff6e:	4912      	ldr	r1, [pc, #72]	@ (800ffb8 <MX_USB_Device_Init+0x50>)
 800ff70:	4812      	ldr	r0, [pc, #72]	@ (800ffbc <MX_USB_Device_Init+0x54>)
 800ff72:	f7fe fe7b 	bl	800ec6c <USBD_Init>
 800ff76:	4603      	mov	r3, r0
 800ff78:	2b00      	cmp	r3, #0
 800ff7a:	d001      	beq.n	800ff80 <MX_USB_Device_Init+0x18>
    Error_Handler();
 800ff7c:	f7f2 fd72 	bl	8002a64 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 800ff80:	490f      	ldr	r1, [pc, #60]	@ (800ffc0 <MX_USB_Device_Init+0x58>)
 800ff82:	480e      	ldr	r0, [pc, #56]	@ (800ffbc <MX_USB_Device_Init+0x54>)
 800ff84:	f7fe fea2 	bl	800eccc <USBD_RegisterClass>
 800ff88:	4603      	mov	r3, r0
 800ff8a:	2b00      	cmp	r3, #0
 800ff8c:	d001      	beq.n	800ff92 <MX_USB_Device_Init+0x2a>
    Error_Handler();
 800ff8e:	f7f2 fd69 	bl	8002a64 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 800ff92:	490c      	ldr	r1, [pc, #48]	@ (800ffc4 <MX_USB_Device_Init+0x5c>)
 800ff94:	4809      	ldr	r0, [pc, #36]	@ (800ffbc <MX_USB_Device_Init+0x54>)
 800ff96:	f7fe fdc3 	bl	800eb20 <USBD_CDC_RegisterInterface>
 800ff9a:	4603      	mov	r3, r0
 800ff9c:	2b00      	cmp	r3, #0
 800ff9e:	d001      	beq.n	800ffa4 <MX_USB_Device_Init+0x3c>
    Error_Handler();
 800ffa0:	f7f2 fd60 	bl	8002a64 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 800ffa4:	4805      	ldr	r0, [pc, #20]	@ (800ffbc <MX_USB_Device_Init+0x54>)
 800ffa6:	f7fe feb8 	bl	800ed1a <USBD_Start>
 800ffaa:	4603      	mov	r3, r0
 800ffac:	2b00      	cmp	r3, #0
 800ffae:	d001      	beq.n	800ffb4 <MX_USB_Device_Init+0x4c>
    Error_Handler();
 800ffb0:	f7f2 fd58 	bl	8002a64 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 800ffb4:	bf00      	nop
 800ffb6:	bd80      	pop	{r7, pc}
 800ffb8:	2000014c 	.word	0x2000014c
 800ffbc:	200026ec 	.word	0x200026ec
 800ffc0:	20000034 	.word	0x20000034
 800ffc4:	20000138 	.word	0x20000138

0800ffc8 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800ffc8:	b580      	push	{r7, lr}
 800ffca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800ffcc:	2200      	movs	r2, #0
 800ffce:	4905      	ldr	r1, [pc, #20]	@ (800ffe4 <CDC_Init_FS+0x1c>)
 800ffd0:	4805      	ldr	r0, [pc, #20]	@ (800ffe8 <CDC_Init_FS+0x20>)
 800ffd2:	f7fe fdba 	bl	800eb4a <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800ffd6:	4905      	ldr	r1, [pc, #20]	@ (800ffec <CDC_Init_FS+0x24>)
 800ffd8:	4803      	ldr	r0, [pc, #12]	@ (800ffe8 <CDC_Init_FS+0x20>)
 800ffda:	f7fe fdd4 	bl	800eb86 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800ffde:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800ffe0:	4618      	mov	r0, r3
 800ffe2:	bd80      	pop	{r7, pc}
 800ffe4:	20002dbc 	.word	0x20002dbc
 800ffe8:	200026ec 	.word	0x200026ec
 800ffec:	200029bc 	.word	0x200029bc

0800fff0 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800fff0:	b480      	push	{r7}
 800fff2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800fff4:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800fff6:	4618      	mov	r0, r3
 800fff8:	46bd      	mov	sp, r7
 800fffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fffe:	4770      	bx	lr

08010000 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8010000:	b480      	push	{r7}
 8010002:	b083      	sub	sp, #12
 8010004:	af00      	add	r7, sp, #0
 8010006:	4603      	mov	r3, r0
 8010008:	6039      	str	r1, [r7, #0]
 801000a:	71fb      	strb	r3, [r7, #7]
 801000c:	4613      	mov	r3, r2
 801000e:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8010010:	79fb      	ldrb	r3, [r7, #7]
 8010012:	2b23      	cmp	r3, #35	@ 0x23
 8010014:	d84a      	bhi.n	80100ac <CDC_Control_FS+0xac>
 8010016:	a201      	add	r2, pc, #4	@ (adr r2, 801001c <CDC_Control_FS+0x1c>)
 8010018:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801001c:	080100ad 	.word	0x080100ad
 8010020:	080100ad 	.word	0x080100ad
 8010024:	080100ad 	.word	0x080100ad
 8010028:	080100ad 	.word	0x080100ad
 801002c:	080100ad 	.word	0x080100ad
 8010030:	080100ad 	.word	0x080100ad
 8010034:	080100ad 	.word	0x080100ad
 8010038:	080100ad 	.word	0x080100ad
 801003c:	080100ad 	.word	0x080100ad
 8010040:	080100ad 	.word	0x080100ad
 8010044:	080100ad 	.word	0x080100ad
 8010048:	080100ad 	.word	0x080100ad
 801004c:	080100ad 	.word	0x080100ad
 8010050:	080100ad 	.word	0x080100ad
 8010054:	080100ad 	.word	0x080100ad
 8010058:	080100ad 	.word	0x080100ad
 801005c:	080100ad 	.word	0x080100ad
 8010060:	080100ad 	.word	0x080100ad
 8010064:	080100ad 	.word	0x080100ad
 8010068:	080100ad 	.word	0x080100ad
 801006c:	080100ad 	.word	0x080100ad
 8010070:	080100ad 	.word	0x080100ad
 8010074:	080100ad 	.word	0x080100ad
 8010078:	080100ad 	.word	0x080100ad
 801007c:	080100ad 	.word	0x080100ad
 8010080:	080100ad 	.word	0x080100ad
 8010084:	080100ad 	.word	0x080100ad
 8010088:	080100ad 	.word	0x080100ad
 801008c:	080100ad 	.word	0x080100ad
 8010090:	080100ad 	.word	0x080100ad
 8010094:	080100ad 	.word	0x080100ad
 8010098:	080100ad 	.word	0x080100ad
 801009c:	080100ad 	.word	0x080100ad
 80100a0:	080100ad 	.word	0x080100ad
 80100a4:	080100ad 	.word	0x080100ad
 80100a8:	080100ad 	.word	0x080100ad
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 80100ac:	bf00      	nop
  }

  return (USBD_OK);
 80100ae:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 80100b0:	4618      	mov	r0, r3
 80100b2:	370c      	adds	r7, #12
 80100b4:	46bd      	mov	sp, r7
 80100b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100ba:	4770      	bx	lr

080100bc <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 80100bc:	b580      	push	{r7, lr}
 80100be:	b082      	sub	sp, #8
 80100c0:	af00      	add	r7, sp, #0
 80100c2:	6078      	str	r0, [r7, #4]
 80100c4:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 80100c6:	6879      	ldr	r1, [r7, #4]
 80100c8:	4805      	ldr	r0, [pc, #20]	@ (80100e0 <CDC_Receive_FS+0x24>)
 80100ca:	f7fe fd5c 	bl	800eb86 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 80100ce:	4804      	ldr	r0, [pc, #16]	@ (80100e0 <CDC_Receive_FS+0x24>)
 80100d0:	f7fe fda2 	bl	800ec18 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 80100d4:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 80100d6:	4618      	mov	r0, r3
 80100d8:	3708      	adds	r7, #8
 80100da:	46bd      	mov	sp, r7
 80100dc:	bd80      	pop	{r7, pc}
 80100de:	bf00      	nop
 80100e0:	200026ec 	.word	0x200026ec

080100e4 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 80100e4:	b580      	push	{r7, lr}
 80100e6:	b084      	sub	sp, #16
 80100e8:	af00      	add	r7, sp, #0
 80100ea:	6078      	str	r0, [r7, #4]
 80100ec:	460b      	mov	r3, r1
 80100ee:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 80100f0:	2300      	movs	r3, #0
 80100f2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 80100f4:	4b0d      	ldr	r3, [pc, #52]	@ (801012c <CDC_Transmit_FS+0x48>)
 80100f6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80100fa:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 80100fc:	68bb      	ldr	r3, [r7, #8]
 80100fe:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8010102:	2b00      	cmp	r3, #0
 8010104:	d001      	beq.n	801010a <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8010106:	2301      	movs	r3, #1
 8010108:	e00b      	b.n	8010122 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 801010a:	887b      	ldrh	r3, [r7, #2]
 801010c:	461a      	mov	r2, r3
 801010e:	6879      	ldr	r1, [r7, #4]
 8010110:	4806      	ldr	r0, [pc, #24]	@ (801012c <CDC_Transmit_FS+0x48>)
 8010112:	f7fe fd1a 	bl	800eb4a <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8010116:	4805      	ldr	r0, [pc, #20]	@ (801012c <CDC_Transmit_FS+0x48>)
 8010118:	f7fe fd4e 	bl	800ebb8 <USBD_CDC_TransmitPacket>
 801011c:	4603      	mov	r3, r0
 801011e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8010120:	7bfb      	ldrb	r3, [r7, #15]
}
 8010122:	4618      	mov	r0, r3
 8010124:	3710      	adds	r7, #16
 8010126:	46bd      	mov	sp, r7
 8010128:	bd80      	pop	{r7, pc}
 801012a:	bf00      	nop
 801012c:	200026ec 	.word	0x200026ec

08010130 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8010130:	b480      	push	{r7}
 8010132:	b087      	sub	sp, #28
 8010134:	af00      	add	r7, sp, #0
 8010136:	60f8      	str	r0, [r7, #12]
 8010138:	60b9      	str	r1, [r7, #8]
 801013a:	4613      	mov	r3, r2
 801013c:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 801013e:	2300      	movs	r3, #0
 8010140:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8010142:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8010146:	4618      	mov	r0, r3
 8010148:	371c      	adds	r7, #28
 801014a:	46bd      	mov	sp, r7
 801014c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010150:	4770      	bx	lr
	...

08010154 <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010154:	b480      	push	{r7}
 8010156:	b083      	sub	sp, #12
 8010158:	af00      	add	r7, sp, #0
 801015a:	4603      	mov	r3, r0
 801015c:	6039      	str	r1, [r7, #0]
 801015e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 8010160:	683b      	ldr	r3, [r7, #0]
 8010162:	2212      	movs	r2, #18
 8010164:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 8010166:	4b03      	ldr	r3, [pc, #12]	@ (8010174 <USBD_CDC_DeviceDescriptor+0x20>)
}
 8010168:	4618      	mov	r0, r3
 801016a:	370c      	adds	r7, #12
 801016c:	46bd      	mov	sp, r7
 801016e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010172:	4770      	bx	lr
 8010174:	2000016c 	.word	0x2000016c

08010178 <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010178:	b480      	push	{r7}
 801017a:	b083      	sub	sp, #12
 801017c:	af00      	add	r7, sp, #0
 801017e:	4603      	mov	r3, r0
 8010180:	6039      	str	r1, [r7, #0]
 8010182:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8010184:	683b      	ldr	r3, [r7, #0]
 8010186:	2204      	movs	r2, #4
 8010188:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 801018a:	4b03      	ldr	r3, [pc, #12]	@ (8010198 <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 801018c:	4618      	mov	r0, r3
 801018e:	370c      	adds	r7, #12
 8010190:	46bd      	mov	sp, r7
 8010192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010196:	4770      	bx	lr
 8010198:	20000180 	.word	0x20000180

0801019c <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801019c:	b580      	push	{r7, lr}
 801019e:	b082      	sub	sp, #8
 80101a0:	af00      	add	r7, sp, #0
 80101a2:	4603      	mov	r3, r0
 80101a4:	6039      	str	r1, [r7, #0]
 80101a6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80101a8:	79fb      	ldrb	r3, [r7, #7]
 80101aa:	2b00      	cmp	r3, #0
 80101ac:	d105      	bne.n	80101ba <USBD_CDC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 80101ae:	683a      	ldr	r2, [r7, #0]
 80101b0:	4907      	ldr	r1, [pc, #28]	@ (80101d0 <USBD_CDC_ProductStrDescriptor+0x34>)
 80101b2:	4808      	ldr	r0, [pc, #32]	@ (80101d4 <USBD_CDC_ProductStrDescriptor+0x38>)
 80101b4:	f7ff fd9b 	bl	800fcee <USBD_GetString>
 80101b8:	e004      	b.n	80101c4 <USBD_CDC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 80101ba:	683a      	ldr	r2, [r7, #0]
 80101bc:	4904      	ldr	r1, [pc, #16]	@ (80101d0 <USBD_CDC_ProductStrDescriptor+0x34>)
 80101be:	4805      	ldr	r0, [pc, #20]	@ (80101d4 <USBD_CDC_ProductStrDescriptor+0x38>)
 80101c0:	f7ff fd95 	bl	800fcee <USBD_GetString>
  }
  return USBD_StrDesc;
 80101c4:	4b02      	ldr	r3, [pc, #8]	@ (80101d0 <USBD_CDC_ProductStrDescriptor+0x34>)
}
 80101c6:	4618      	mov	r0, r3
 80101c8:	3708      	adds	r7, #8
 80101ca:	46bd      	mov	sp, r7
 80101cc:	bd80      	pop	{r7, pc}
 80101ce:	bf00      	nop
 80101d0:	200031bc 	.word	0x200031bc
 80101d4:	0801380c 	.word	0x0801380c

080101d8 <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80101d8:	b580      	push	{r7, lr}
 80101da:	b082      	sub	sp, #8
 80101dc:	af00      	add	r7, sp, #0
 80101de:	4603      	mov	r3, r0
 80101e0:	6039      	str	r1, [r7, #0]
 80101e2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80101e4:	683a      	ldr	r2, [r7, #0]
 80101e6:	4904      	ldr	r1, [pc, #16]	@ (80101f8 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
 80101e8:	4804      	ldr	r0, [pc, #16]	@ (80101fc <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 80101ea:	f7ff fd80 	bl	800fcee <USBD_GetString>
  return USBD_StrDesc;
 80101ee:	4b02      	ldr	r3, [pc, #8]	@ (80101f8 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
}
 80101f0:	4618      	mov	r0, r3
 80101f2:	3708      	adds	r7, #8
 80101f4:	46bd      	mov	sp, r7
 80101f6:	bd80      	pop	{r7, pc}
 80101f8:	200031bc 	.word	0x200031bc
 80101fc:	08013824 	.word	0x08013824

08010200 <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010200:	b580      	push	{r7, lr}
 8010202:	b082      	sub	sp, #8
 8010204:	af00      	add	r7, sp, #0
 8010206:	4603      	mov	r3, r0
 8010208:	6039      	str	r1, [r7, #0]
 801020a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 801020c:	683b      	ldr	r3, [r7, #0]
 801020e:	221a      	movs	r2, #26
 8010210:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8010212:	f000 f843 	bl	801029c <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 8010216:	4b02      	ldr	r3, [pc, #8]	@ (8010220 <USBD_CDC_SerialStrDescriptor+0x20>)
}
 8010218:	4618      	mov	r0, r3
 801021a:	3708      	adds	r7, #8
 801021c:	46bd      	mov	sp, r7
 801021e:	bd80      	pop	{r7, pc}
 8010220:	20000184 	.word	0x20000184

08010224 <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010224:	b580      	push	{r7, lr}
 8010226:	b082      	sub	sp, #8
 8010228:	af00      	add	r7, sp, #0
 801022a:	4603      	mov	r3, r0
 801022c:	6039      	str	r1, [r7, #0]
 801022e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8010230:	79fb      	ldrb	r3, [r7, #7]
 8010232:	2b00      	cmp	r3, #0
 8010234:	d105      	bne.n	8010242 <USBD_CDC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 8010236:	683a      	ldr	r2, [r7, #0]
 8010238:	4907      	ldr	r1, [pc, #28]	@ (8010258 <USBD_CDC_ConfigStrDescriptor+0x34>)
 801023a:	4808      	ldr	r0, [pc, #32]	@ (801025c <USBD_CDC_ConfigStrDescriptor+0x38>)
 801023c:	f7ff fd57 	bl	800fcee <USBD_GetString>
 8010240:	e004      	b.n	801024c <USBD_CDC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 8010242:	683a      	ldr	r2, [r7, #0]
 8010244:	4904      	ldr	r1, [pc, #16]	@ (8010258 <USBD_CDC_ConfigStrDescriptor+0x34>)
 8010246:	4805      	ldr	r0, [pc, #20]	@ (801025c <USBD_CDC_ConfigStrDescriptor+0x38>)
 8010248:	f7ff fd51 	bl	800fcee <USBD_GetString>
  }
  return USBD_StrDesc;
 801024c:	4b02      	ldr	r3, [pc, #8]	@ (8010258 <USBD_CDC_ConfigStrDescriptor+0x34>)
}
 801024e:	4618      	mov	r0, r3
 8010250:	3708      	adds	r7, #8
 8010252:	46bd      	mov	sp, r7
 8010254:	bd80      	pop	{r7, pc}
 8010256:	bf00      	nop
 8010258:	200031bc 	.word	0x200031bc
 801025c:	08013838 	.word	0x08013838

08010260 <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010260:	b580      	push	{r7, lr}
 8010262:	b082      	sub	sp, #8
 8010264:	af00      	add	r7, sp, #0
 8010266:	4603      	mov	r3, r0
 8010268:	6039      	str	r1, [r7, #0]
 801026a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 801026c:	79fb      	ldrb	r3, [r7, #7]
 801026e:	2b00      	cmp	r3, #0
 8010270:	d105      	bne.n	801027e <USBD_CDC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 8010272:	683a      	ldr	r2, [r7, #0]
 8010274:	4907      	ldr	r1, [pc, #28]	@ (8010294 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 8010276:	4808      	ldr	r0, [pc, #32]	@ (8010298 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 8010278:	f7ff fd39 	bl	800fcee <USBD_GetString>
 801027c:	e004      	b.n	8010288 <USBD_CDC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 801027e:	683a      	ldr	r2, [r7, #0]
 8010280:	4904      	ldr	r1, [pc, #16]	@ (8010294 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 8010282:	4805      	ldr	r0, [pc, #20]	@ (8010298 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 8010284:	f7ff fd33 	bl	800fcee <USBD_GetString>
  }
  return USBD_StrDesc;
 8010288:	4b02      	ldr	r3, [pc, #8]	@ (8010294 <USBD_CDC_InterfaceStrDescriptor+0x34>)
}
 801028a:	4618      	mov	r0, r3
 801028c:	3708      	adds	r7, #8
 801028e:	46bd      	mov	sp, r7
 8010290:	bd80      	pop	{r7, pc}
 8010292:	bf00      	nop
 8010294:	200031bc 	.word	0x200031bc
 8010298:	08013844 	.word	0x08013844

0801029c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 801029c:	b580      	push	{r7, lr}
 801029e:	b084      	sub	sp, #16
 80102a0:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80102a2:	4b0f      	ldr	r3, [pc, #60]	@ (80102e0 <Get_SerialNum+0x44>)
 80102a4:	681b      	ldr	r3, [r3, #0]
 80102a6:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80102a8:	4b0e      	ldr	r3, [pc, #56]	@ (80102e4 <Get_SerialNum+0x48>)
 80102aa:	681b      	ldr	r3, [r3, #0]
 80102ac:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80102ae:	4b0e      	ldr	r3, [pc, #56]	@ (80102e8 <Get_SerialNum+0x4c>)
 80102b0:	681b      	ldr	r3, [r3, #0]
 80102b2:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80102b4:	68fa      	ldr	r2, [r7, #12]
 80102b6:	687b      	ldr	r3, [r7, #4]
 80102b8:	4413      	add	r3, r2
 80102ba:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80102bc:	68fb      	ldr	r3, [r7, #12]
 80102be:	2b00      	cmp	r3, #0
 80102c0:	d009      	beq.n	80102d6 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80102c2:	2208      	movs	r2, #8
 80102c4:	4909      	ldr	r1, [pc, #36]	@ (80102ec <Get_SerialNum+0x50>)
 80102c6:	68f8      	ldr	r0, [r7, #12]
 80102c8:	f000 f814 	bl	80102f4 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80102cc:	2204      	movs	r2, #4
 80102ce:	4908      	ldr	r1, [pc, #32]	@ (80102f0 <Get_SerialNum+0x54>)
 80102d0:	68b8      	ldr	r0, [r7, #8]
 80102d2:	f000 f80f 	bl	80102f4 <IntToUnicode>
  }
}
 80102d6:	bf00      	nop
 80102d8:	3710      	adds	r7, #16
 80102da:	46bd      	mov	sp, r7
 80102dc:	bd80      	pop	{r7, pc}
 80102de:	bf00      	nop
 80102e0:	1fff7590 	.word	0x1fff7590
 80102e4:	1fff7594 	.word	0x1fff7594
 80102e8:	1fff7598 	.word	0x1fff7598
 80102ec:	20000186 	.word	0x20000186
 80102f0:	20000196 	.word	0x20000196

080102f4 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80102f4:	b480      	push	{r7}
 80102f6:	b087      	sub	sp, #28
 80102f8:	af00      	add	r7, sp, #0
 80102fa:	60f8      	str	r0, [r7, #12]
 80102fc:	60b9      	str	r1, [r7, #8]
 80102fe:	4613      	mov	r3, r2
 8010300:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8010302:	2300      	movs	r3, #0
 8010304:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8010306:	2300      	movs	r3, #0
 8010308:	75fb      	strb	r3, [r7, #23]
 801030a:	e027      	b.n	801035c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 801030c:	68fb      	ldr	r3, [r7, #12]
 801030e:	0f1b      	lsrs	r3, r3, #28
 8010310:	2b09      	cmp	r3, #9
 8010312:	d80b      	bhi.n	801032c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8010314:	68fb      	ldr	r3, [r7, #12]
 8010316:	0f1b      	lsrs	r3, r3, #28
 8010318:	b2da      	uxtb	r2, r3
 801031a:	7dfb      	ldrb	r3, [r7, #23]
 801031c:	005b      	lsls	r3, r3, #1
 801031e:	4619      	mov	r1, r3
 8010320:	68bb      	ldr	r3, [r7, #8]
 8010322:	440b      	add	r3, r1
 8010324:	3230      	adds	r2, #48	@ 0x30
 8010326:	b2d2      	uxtb	r2, r2
 8010328:	701a      	strb	r2, [r3, #0]
 801032a:	e00a      	b.n	8010342 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 801032c:	68fb      	ldr	r3, [r7, #12]
 801032e:	0f1b      	lsrs	r3, r3, #28
 8010330:	b2da      	uxtb	r2, r3
 8010332:	7dfb      	ldrb	r3, [r7, #23]
 8010334:	005b      	lsls	r3, r3, #1
 8010336:	4619      	mov	r1, r3
 8010338:	68bb      	ldr	r3, [r7, #8]
 801033a:	440b      	add	r3, r1
 801033c:	3237      	adds	r2, #55	@ 0x37
 801033e:	b2d2      	uxtb	r2, r2
 8010340:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8010342:	68fb      	ldr	r3, [r7, #12]
 8010344:	011b      	lsls	r3, r3, #4
 8010346:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8010348:	7dfb      	ldrb	r3, [r7, #23]
 801034a:	005b      	lsls	r3, r3, #1
 801034c:	3301      	adds	r3, #1
 801034e:	68ba      	ldr	r2, [r7, #8]
 8010350:	4413      	add	r3, r2
 8010352:	2200      	movs	r2, #0
 8010354:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8010356:	7dfb      	ldrb	r3, [r7, #23]
 8010358:	3301      	adds	r3, #1
 801035a:	75fb      	strb	r3, [r7, #23]
 801035c:	7dfa      	ldrb	r2, [r7, #23]
 801035e:	79fb      	ldrb	r3, [r7, #7]
 8010360:	429a      	cmp	r2, r3
 8010362:	d3d3      	bcc.n	801030c <IntToUnicode+0x18>
  }
}
 8010364:	bf00      	nop
 8010366:	bf00      	nop
 8010368:	371c      	adds	r7, #28
 801036a:	46bd      	mov	sp, r7
 801036c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010370:	4770      	bx	lr
	...

08010374 <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010374:	b580      	push	{r7, lr}
 8010376:	b094      	sub	sp, #80	@ 0x50
 8010378:	af00      	add	r7, sp, #0
 801037a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 801037c:	f107 030c 	add.w	r3, r7, #12
 8010380:	2244      	movs	r2, #68	@ 0x44
 8010382:	2100      	movs	r1, #0
 8010384:	4618      	mov	r0, r3
 8010386:	f001 f8c6 	bl	8011516 <memset>
  if(pcdHandle->Instance==USB)
 801038a:	687b      	ldr	r3, [r7, #4]
 801038c:	681b      	ldr	r3, [r3, #0]
 801038e:	4a15      	ldr	r2, [pc, #84]	@ (80103e4 <HAL_PCD_MspInit+0x70>)
 8010390:	4293      	cmp	r3, r2
 8010392:	d123      	bne.n	80103dc <HAL_PCD_MspInit+0x68>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8010394:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8010398:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 801039a:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 801039e:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80103a0:	f107 030c 	add.w	r3, r7, #12
 80103a4:	4618      	mov	r0, r3
 80103a6:	f7fa fa8b 	bl	800a8c0 <HAL_RCCEx_PeriphCLKConfig>
 80103aa:	4603      	mov	r3, r0
 80103ac:	2b00      	cmp	r3, #0
 80103ae:	d001      	beq.n	80103b4 <HAL_PCD_MspInit+0x40>
    {
      Error_Handler();
 80103b0:	f7f2 fb58 	bl	8002a64 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 80103b4:	4b0c      	ldr	r3, [pc, #48]	@ (80103e8 <HAL_PCD_MspInit+0x74>)
 80103b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80103b8:	4a0b      	ldr	r2, [pc, #44]	@ (80103e8 <HAL_PCD_MspInit+0x74>)
 80103ba:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80103be:	6593      	str	r3, [r2, #88]	@ 0x58
 80103c0:	4b09      	ldr	r3, [pc, #36]	@ (80103e8 <HAL_PCD_MspInit+0x74>)
 80103c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80103c4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80103c8:	60bb      	str	r3, [r7, #8]
 80103ca:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 80103cc:	2200      	movs	r2, #0
 80103ce:	2100      	movs	r1, #0
 80103d0:	2014      	movs	r0, #20
 80103d2:	f7f6 f8b4 	bl	800653e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 80103d6:	2014      	movs	r0, #20
 80103d8:	f7f6 f8cb 	bl	8006572 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 80103dc:	bf00      	nop
 80103de:	3750      	adds	r7, #80	@ 0x50
 80103e0:	46bd      	mov	sp, r7
 80103e2:	bd80      	pop	{r7, pc}
 80103e4:	40005c00 	.word	0x40005c00
 80103e8:	40021000 	.word	0x40021000

080103ec <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80103ec:	b580      	push	{r7, lr}
 80103ee:	b082      	sub	sp, #8
 80103f0:	af00      	add	r7, sp, #0
 80103f2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80103f4:	687b      	ldr	r3, [r7, #4]
 80103f6:	f8d3 22d8 	ldr.w	r2, [r3, #728]	@ 0x2d8
 80103fa:	687b      	ldr	r3, [r7, #4]
 80103fc:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 8010400:	4619      	mov	r1, r3
 8010402:	4610      	mov	r0, r2
 8010404:	f7fe fcd4 	bl	800edb0 <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 8010408:	bf00      	nop
 801040a:	3708      	adds	r7, #8
 801040c:	46bd      	mov	sp, r7
 801040e:	bd80      	pop	{r7, pc}

08010410 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010410:	b580      	push	{r7, lr}
 8010412:	b082      	sub	sp, #8
 8010414:	af00      	add	r7, sp, #0
 8010416:	6078      	str	r0, [r7, #4]
 8010418:	460b      	mov	r3, r1
 801041a:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 801041c:	687b      	ldr	r3, [r7, #4]
 801041e:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 8010422:	78fa      	ldrb	r2, [r7, #3]
 8010424:	6879      	ldr	r1, [r7, #4]
 8010426:	4613      	mov	r3, r2
 8010428:	009b      	lsls	r3, r3, #2
 801042a:	4413      	add	r3, r2
 801042c:	00db      	lsls	r3, r3, #3
 801042e:	440b      	add	r3, r1
 8010430:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8010434:	681a      	ldr	r2, [r3, #0]
 8010436:	78fb      	ldrb	r3, [r7, #3]
 8010438:	4619      	mov	r1, r3
 801043a:	f7fe fd0e 	bl	800ee5a <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 801043e:	bf00      	nop
 8010440:	3708      	adds	r7, #8
 8010442:	46bd      	mov	sp, r7
 8010444:	bd80      	pop	{r7, pc}

08010446 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010446:	b580      	push	{r7, lr}
 8010448:	b082      	sub	sp, #8
 801044a:	af00      	add	r7, sp, #0
 801044c:	6078      	str	r0, [r7, #4]
 801044e:	460b      	mov	r3, r1
 8010450:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8010452:	687b      	ldr	r3, [r7, #4]
 8010454:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 8010458:	78fa      	ldrb	r2, [r7, #3]
 801045a:	6879      	ldr	r1, [r7, #4]
 801045c:	4613      	mov	r3, r2
 801045e:	009b      	lsls	r3, r3, #2
 8010460:	4413      	add	r3, r2
 8010462:	00db      	lsls	r3, r3, #3
 8010464:	440b      	add	r3, r1
 8010466:	3324      	adds	r3, #36	@ 0x24
 8010468:	681a      	ldr	r2, [r3, #0]
 801046a:	78fb      	ldrb	r3, [r7, #3]
 801046c:	4619      	mov	r1, r3
 801046e:	f7fe fd57 	bl	800ef20 <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 8010472:	bf00      	nop
 8010474:	3708      	adds	r7, #8
 8010476:	46bd      	mov	sp, r7
 8010478:	bd80      	pop	{r7, pc}

0801047a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801047a:	b580      	push	{r7, lr}
 801047c:	b082      	sub	sp, #8
 801047e:	af00      	add	r7, sp, #0
 8010480:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8010482:	687b      	ldr	r3, [r7, #4]
 8010484:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8010488:	4618      	mov	r0, r3
 801048a:	f7fe fe6b 	bl	800f164 <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 801048e:	bf00      	nop
 8010490:	3708      	adds	r7, #8
 8010492:	46bd      	mov	sp, r7
 8010494:	bd80      	pop	{r7, pc}

08010496 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010496:	b580      	push	{r7, lr}
 8010498:	b084      	sub	sp, #16
 801049a:	af00      	add	r7, sp, #0
 801049c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 801049e:	2301      	movs	r3, #1
 80104a0:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 80104a2:	687b      	ldr	r3, [r7, #4]
 80104a4:	795b      	ldrb	r3, [r3, #5]
 80104a6:	2b02      	cmp	r3, #2
 80104a8:	d001      	beq.n	80104ae <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 80104aa:	f7f2 fadb 	bl	8002a64 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80104ae:	687b      	ldr	r3, [r7, #4]
 80104b0:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80104b4:	7bfa      	ldrb	r2, [r7, #15]
 80104b6:	4611      	mov	r1, r2
 80104b8:	4618      	mov	r0, r3
 80104ba:	f7fe fe15 	bl	800f0e8 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80104be:	687b      	ldr	r3, [r7, #4]
 80104c0:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80104c4:	4618      	mov	r0, r3
 80104c6:	f7fe fdc1 	bl	800f04c <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 80104ca:	bf00      	nop
 80104cc:	3710      	adds	r7, #16
 80104ce:	46bd      	mov	sp, r7
 80104d0:	bd80      	pop	{r7, pc}
	...

080104d4 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80104d4:	b580      	push	{r7, lr}
 80104d6:	b082      	sub	sp, #8
 80104d8:	af00      	add	r7, sp, #0
 80104da:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80104dc:	687b      	ldr	r3, [r7, #4]
 80104de:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80104e2:	4618      	mov	r0, r3
 80104e4:	f7fe fe10 	bl	800f108 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80104e8:	687b      	ldr	r3, [r7, #4]
 80104ea:	7a5b      	ldrb	r3, [r3, #9]
 80104ec:	2b00      	cmp	r3, #0
 80104ee:	d005      	beq.n	80104fc <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80104f0:	4b04      	ldr	r3, [pc, #16]	@ (8010504 <HAL_PCD_SuspendCallback+0x30>)
 80104f2:	691b      	ldr	r3, [r3, #16]
 80104f4:	4a03      	ldr	r2, [pc, #12]	@ (8010504 <HAL_PCD_SuspendCallback+0x30>)
 80104f6:	f043 0306 	orr.w	r3, r3, #6
 80104fa:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 80104fc:	bf00      	nop
 80104fe:	3708      	adds	r7, #8
 8010500:	46bd      	mov	sp, r7
 8010502:	bd80      	pop	{r7, pc}
 8010504:	e000ed00 	.word	0xe000ed00

08010508 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010508:	b580      	push	{r7, lr}
 801050a:	b082      	sub	sp, #8
 801050c:	af00      	add	r7, sp, #0
 801050e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 8010510:	687b      	ldr	r3, [r7, #4]
 8010512:	7a5b      	ldrb	r3, [r3, #9]
 8010514:	2b00      	cmp	r3, #0
 8010516:	d007      	beq.n	8010528 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8010518:	4b08      	ldr	r3, [pc, #32]	@ (801053c <HAL_PCD_ResumeCallback+0x34>)
 801051a:	691b      	ldr	r3, [r3, #16]
 801051c:	4a07      	ldr	r2, [pc, #28]	@ (801053c <HAL_PCD_ResumeCallback+0x34>)
 801051e:	f023 0306 	bic.w	r3, r3, #6
 8010522:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 8010524:	f000 f9f8 	bl	8010918 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8010528:	687b      	ldr	r3, [r7, #4]
 801052a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 801052e:	4618      	mov	r0, r3
 8010530:	f7fe fe00 	bl	800f134 <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 8010534:	bf00      	nop
 8010536:	3708      	adds	r7, #8
 8010538:	46bd      	mov	sp, r7
 801053a:	bd80      	pop	{r7, pc}
 801053c:	e000ed00 	.word	0xe000ed00

08010540 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8010540:	b580      	push	{r7, lr}
 8010542:	b082      	sub	sp, #8
 8010544:	af00      	add	r7, sp, #0
 8010546:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 8010548:	4a2b      	ldr	r2, [pc, #172]	@ (80105f8 <USBD_LL_Init+0xb8>)
 801054a:	687b      	ldr	r3, [r7, #4]
 801054c:	f8c2 32d8 	str.w	r3, [r2, #728]	@ 0x2d8
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 8010550:	687b      	ldr	r3, [r7, #4]
 8010552:	4a29      	ldr	r2, [pc, #164]	@ (80105f8 <USBD_LL_Init+0xb8>)
 8010554:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4

  hpcd_USB_FS.Instance = USB;
 8010558:	4b27      	ldr	r3, [pc, #156]	@ (80105f8 <USBD_LL_Init+0xb8>)
 801055a:	4a28      	ldr	r2, [pc, #160]	@ (80105fc <USBD_LL_Init+0xbc>)
 801055c:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 801055e:	4b26      	ldr	r3, [pc, #152]	@ (80105f8 <USBD_LL_Init+0xb8>)
 8010560:	2208      	movs	r2, #8
 8010562:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8010564:	4b24      	ldr	r3, [pc, #144]	@ (80105f8 <USBD_LL_Init+0xb8>)
 8010566:	2202      	movs	r2, #2
 8010568:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 801056a:	4b23      	ldr	r3, [pc, #140]	@ (80105f8 <USBD_LL_Init+0xb8>)
 801056c:	2202      	movs	r2, #2
 801056e:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 8010570:	4b21      	ldr	r3, [pc, #132]	@ (80105f8 <USBD_LL_Init+0xb8>)
 8010572:	2200      	movs	r2, #0
 8010574:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8010576:	4b20      	ldr	r3, [pc, #128]	@ (80105f8 <USBD_LL_Init+0xb8>)
 8010578:	2200      	movs	r2, #0
 801057a:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 801057c:	4b1e      	ldr	r3, [pc, #120]	@ (80105f8 <USBD_LL_Init+0xb8>)
 801057e:	2200      	movs	r2, #0
 8010580:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8010582:	4b1d      	ldr	r3, [pc, #116]	@ (80105f8 <USBD_LL_Init+0xb8>)
 8010584:	2200      	movs	r2, #0
 8010586:	72da      	strb	r2, [r3, #11]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8010588:	481b      	ldr	r0, [pc, #108]	@ (80105f8 <USBD_LL_Init+0xb8>)
 801058a:	f7f7 feb6 	bl	80082fa <HAL_PCD_Init>
 801058e:	4603      	mov	r3, r0
 8010590:	2b00      	cmp	r3, #0
 8010592:	d001      	beq.n	8010598 <USBD_LL_Init+0x58>
  {
    Error_Handler( );
 8010594:	f7f2 fa66 	bl	8002a64 <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8010598:	687b      	ldr	r3, [r7, #4]
 801059a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 801059e:	2318      	movs	r3, #24
 80105a0:	2200      	movs	r2, #0
 80105a2:	2100      	movs	r1, #0
 80105a4:	f7f9 fb3d 	bl	8009c22 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 80105a8:	687b      	ldr	r3, [r7, #4]
 80105aa:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 80105ae:	2358      	movs	r3, #88	@ 0x58
 80105b0:	2200      	movs	r2, #0
 80105b2:	2180      	movs	r1, #128	@ 0x80
 80105b4:	f7f9 fb35 	bl	8009c22 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 80105b8:	687b      	ldr	r3, [r7, #4]
 80105ba:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 80105be:	23c0      	movs	r3, #192	@ 0xc0
 80105c0:	2200      	movs	r2, #0
 80105c2:	2181      	movs	r1, #129	@ 0x81
 80105c4:	f7f9 fb2d 	bl	8009c22 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 80105c8:	687b      	ldr	r3, [r7, #4]
 80105ca:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 80105ce:	f44f 7388 	mov.w	r3, #272	@ 0x110
 80105d2:	2200      	movs	r2, #0
 80105d4:	2101      	movs	r1, #1
 80105d6:	f7f9 fb24 	bl	8009c22 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 80105da:	687b      	ldr	r3, [r7, #4]
 80105dc:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 80105e0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80105e4:	2200      	movs	r2, #0
 80105e6:	2182      	movs	r1, #130	@ 0x82
 80105e8:	f7f9 fb1b 	bl	8009c22 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 80105ec:	2300      	movs	r3, #0
}
 80105ee:	4618      	mov	r0, r3
 80105f0:	3708      	adds	r7, #8
 80105f2:	46bd      	mov	sp, r7
 80105f4:	bd80      	pop	{r7, pc}
 80105f6:	bf00      	nop
 80105f8:	200033bc 	.word	0x200033bc
 80105fc:	40005c00 	.word	0x40005c00

08010600 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8010600:	b580      	push	{r7, lr}
 8010602:	b084      	sub	sp, #16
 8010604:	af00      	add	r7, sp, #0
 8010606:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010608:	2300      	movs	r3, #0
 801060a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801060c:	2300      	movs	r3, #0
 801060e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8010610:	687b      	ldr	r3, [r7, #4]
 8010612:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8010616:	4618      	mov	r0, r3
 8010618:	f7f7 ff3d 	bl	8008496 <HAL_PCD_Start>
 801061c:	4603      	mov	r3, r0
 801061e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010620:	7bfb      	ldrb	r3, [r7, #15]
 8010622:	4618      	mov	r0, r3
 8010624:	f000 f97e 	bl	8010924 <USBD_Get_USB_Status>
 8010628:	4603      	mov	r3, r0
 801062a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801062c:	7bbb      	ldrb	r3, [r7, #14]
}
 801062e:	4618      	mov	r0, r3
 8010630:	3710      	adds	r7, #16
 8010632:	46bd      	mov	sp, r7
 8010634:	bd80      	pop	{r7, pc}

08010636 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8010636:	b580      	push	{r7, lr}
 8010638:	b084      	sub	sp, #16
 801063a:	af00      	add	r7, sp, #0
 801063c:	6078      	str	r0, [r7, #4]
 801063e:	4608      	mov	r0, r1
 8010640:	4611      	mov	r1, r2
 8010642:	461a      	mov	r2, r3
 8010644:	4603      	mov	r3, r0
 8010646:	70fb      	strb	r3, [r7, #3]
 8010648:	460b      	mov	r3, r1
 801064a:	70bb      	strb	r3, [r7, #2]
 801064c:	4613      	mov	r3, r2
 801064e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010650:	2300      	movs	r3, #0
 8010652:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010654:	2300      	movs	r3, #0
 8010656:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8010658:	687b      	ldr	r3, [r7, #4]
 801065a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 801065e:	78bb      	ldrb	r3, [r7, #2]
 8010660:	883a      	ldrh	r2, [r7, #0]
 8010662:	78f9      	ldrb	r1, [r7, #3]
 8010664:	f7f8 f884 	bl	8008770 <HAL_PCD_EP_Open>
 8010668:	4603      	mov	r3, r0
 801066a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801066c:	7bfb      	ldrb	r3, [r7, #15]
 801066e:	4618      	mov	r0, r3
 8010670:	f000 f958 	bl	8010924 <USBD_Get_USB_Status>
 8010674:	4603      	mov	r3, r0
 8010676:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010678:	7bbb      	ldrb	r3, [r7, #14]
}
 801067a:	4618      	mov	r0, r3
 801067c:	3710      	adds	r7, #16
 801067e:	46bd      	mov	sp, r7
 8010680:	bd80      	pop	{r7, pc}

08010682 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010682:	b580      	push	{r7, lr}
 8010684:	b084      	sub	sp, #16
 8010686:	af00      	add	r7, sp, #0
 8010688:	6078      	str	r0, [r7, #4]
 801068a:	460b      	mov	r3, r1
 801068c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801068e:	2300      	movs	r3, #0
 8010690:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010692:	2300      	movs	r3, #0
 8010694:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8010696:	687b      	ldr	r3, [r7, #4]
 8010698:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 801069c:	78fa      	ldrb	r2, [r7, #3]
 801069e:	4611      	mov	r1, r2
 80106a0:	4618      	mov	r0, r3
 80106a2:	f7f8 f8c4 	bl	800882e <HAL_PCD_EP_Close>
 80106a6:	4603      	mov	r3, r0
 80106a8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80106aa:	7bfb      	ldrb	r3, [r7, #15]
 80106ac:	4618      	mov	r0, r3
 80106ae:	f000 f939 	bl	8010924 <USBD_Get_USB_Status>
 80106b2:	4603      	mov	r3, r0
 80106b4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80106b6:	7bbb      	ldrb	r3, [r7, #14]
}
 80106b8:	4618      	mov	r0, r3
 80106ba:	3710      	adds	r7, #16
 80106bc:	46bd      	mov	sp, r7
 80106be:	bd80      	pop	{r7, pc}

080106c0 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80106c0:	b580      	push	{r7, lr}
 80106c2:	b084      	sub	sp, #16
 80106c4:	af00      	add	r7, sp, #0
 80106c6:	6078      	str	r0, [r7, #4]
 80106c8:	460b      	mov	r3, r1
 80106ca:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80106cc:	2300      	movs	r3, #0
 80106ce:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80106d0:	2300      	movs	r3, #0
 80106d2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80106d4:	687b      	ldr	r3, [r7, #4]
 80106d6:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 80106da:	78fa      	ldrb	r2, [r7, #3]
 80106dc:	4611      	mov	r1, r2
 80106de:	4618      	mov	r0, r3
 80106e0:	f7f8 f96d 	bl	80089be <HAL_PCD_EP_SetStall>
 80106e4:	4603      	mov	r3, r0
 80106e6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80106e8:	7bfb      	ldrb	r3, [r7, #15]
 80106ea:	4618      	mov	r0, r3
 80106ec:	f000 f91a 	bl	8010924 <USBD_Get_USB_Status>
 80106f0:	4603      	mov	r3, r0
 80106f2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80106f4:	7bbb      	ldrb	r3, [r7, #14]
}
 80106f6:	4618      	mov	r0, r3
 80106f8:	3710      	adds	r7, #16
 80106fa:	46bd      	mov	sp, r7
 80106fc:	bd80      	pop	{r7, pc}

080106fe <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80106fe:	b580      	push	{r7, lr}
 8010700:	b084      	sub	sp, #16
 8010702:	af00      	add	r7, sp, #0
 8010704:	6078      	str	r0, [r7, #4]
 8010706:	460b      	mov	r3, r1
 8010708:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801070a:	2300      	movs	r3, #0
 801070c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801070e:	2300      	movs	r3, #0
 8010710:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8010712:	687b      	ldr	r3, [r7, #4]
 8010714:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8010718:	78fa      	ldrb	r2, [r7, #3]
 801071a:	4611      	mov	r1, r2
 801071c:	4618      	mov	r0, r3
 801071e:	f7f8 f9a0 	bl	8008a62 <HAL_PCD_EP_ClrStall>
 8010722:	4603      	mov	r3, r0
 8010724:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010726:	7bfb      	ldrb	r3, [r7, #15]
 8010728:	4618      	mov	r0, r3
 801072a:	f000 f8fb 	bl	8010924 <USBD_Get_USB_Status>
 801072e:	4603      	mov	r3, r0
 8010730:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010732:	7bbb      	ldrb	r3, [r7, #14]
}
 8010734:	4618      	mov	r0, r3
 8010736:	3710      	adds	r7, #16
 8010738:	46bd      	mov	sp, r7
 801073a:	bd80      	pop	{r7, pc}

0801073c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801073c:	b480      	push	{r7}
 801073e:	b085      	sub	sp, #20
 8010740:	af00      	add	r7, sp, #0
 8010742:	6078      	str	r0, [r7, #4]
 8010744:	460b      	mov	r3, r1
 8010746:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8010748:	687b      	ldr	r3, [r7, #4]
 801074a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 801074e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8010750:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8010754:	2b00      	cmp	r3, #0
 8010756:	da0b      	bge.n	8010770 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8010758:	78fb      	ldrb	r3, [r7, #3]
 801075a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 801075e:	68f9      	ldr	r1, [r7, #12]
 8010760:	4613      	mov	r3, r2
 8010762:	009b      	lsls	r3, r3, #2
 8010764:	4413      	add	r3, r2
 8010766:	00db      	lsls	r3, r3, #3
 8010768:	440b      	add	r3, r1
 801076a:	3312      	adds	r3, #18
 801076c:	781b      	ldrb	r3, [r3, #0]
 801076e:	e00b      	b.n	8010788 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8010770:	78fb      	ldrb	r3, [r7, #3]
 8010772:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8010776:	68f9      	ldr	r1, [r7, #12]
 8010778:	4613      	mov	r3, r2
 801077a:	009b      	lsls	r3, r3, #2
 801077c:	4413      	add	r3, r2
 801077e:	00db      	lsls	r3, r3, #3
 8010780:	440b      	add	r3, r1
 8010782:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 8010786:	781b      	ldrb	r3, [r3, #0]
  }
}
 8010788:	4618      	mov	r0, r3
 801078a:	3714      	adds	r7, #20
 801078c:	46bd      	mov	sp, r7
 801078e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010792:	4770      	bx	lr

08010794 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8010794:	b580      	push	{r7, lr}
 8010796:	b084      	sub	sp, #16
 8010798:	af00      	add	r7, sp, #0
 801079a:	6078      	str	r0, [r7, #4]
 801079c:	460b      	mov	r3, r1
 801079e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80107a0:	2300      	movs	r3, #0
 80107a2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80107a4:	2300      	movs	r3, #0
 80107a6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80107a8:	687b      	ldr	r3, [r7, #4]
 80107aa:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 80107ae:	78fa      	ldrb	r2, [r7, #3]
 80107b0:	4611      	mov	r1, r2
 80107b2:	4618      	mov	r0, r3
 80107b4:	f7f7 ffb8 	bl	8008728 <HAL_PCD_SetAddress>
 80107b8:	4603      	mov	r3, r0
 80107ba:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80107bc:	7bfb      	ldrb	r3, [r7, #15]
 80107be:	4618      	mov	r0, r3
 80107c0:	f000 f8b0 	bl	8010924 <USBD_Get_USB_Status>
 80107c4:	4603      	mov	r3, r0
 80107c6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80107c8:	7bbb      	ldrb	r3, [r7, #14]
}
 80107ca:	4618      	mov	r0, r3
 80107cc:	3710      	adds	r7, #16
 80107ce:	46bd      	mov	sp, r7
 80107d0:	bd80      	pop	{r7, pc}

080107d2 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80107d2:	b580      	push	{r7, lr}
 80107d4:	b086      	sub	sp, #24
 80107d6:	af00      	add	r7, sp, #0
 80107d8:	60f8      	str	r0, [r7, #12]
 80107da:	607a      	str	r2, [r7, #4]
 80107dc:	603b      	str	r3, [r7, #0]
 80107de:	460b      	mov	r3, r1
 80107e0:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80107e2:	2300      	movs	r3, #0
 80107e4:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80107e6:	2300      	movs	r3, #0
 80107e8:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80107ea:	68fb      	ldr	r3, [r7, #12]
 80107ec:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 80107f0:	7af9      	ldrb	r1, [r7, #11]
 80107f2:	683b      	ldr	r3, [r7, #0]
 80107f4:	687a      	ldr	r2, [r7, #4]
 80107f6:	f7f8 f8ab 	bl	8008950 <HAL_PCD_EP_Transmit>
 80107fa:	4603      	mov	r3, r0
 80107fc:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80107fe:	7dfb      	ldrb	r3, [r7, #23]
 8010800:	4618      	mov	r0, r3
 8010802:	f000 f88f 	bl	8010924 <USBD_Get_USB_Status>
 8010806:	4603      	mov	r3, r0
 8010808:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 801080a:	7dbb      	ldrb	r3, [r7, #22]
}
 801080c:	4618      	mov	r0, r3
 801080e:	3718      	adds	r7, #24
 8010810:	46bd      	mov	sp, r7
 8010812:	bd80      	pop	{r7, pc}

08010814 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8010814:	b580      	push	{r7, lr}
 8010816:	b086      	sub	sp, #24
 8010818:	af00      	add	r7, sp, #0
 801081a:	60f8      	str	r0, [r7, #12]
 801081c:	607a      	str	r2, [r7, #4]
 801081e:	603b      	str	r3, [r7, #0]
 8010820:	460b      	mov	r3, r1
 8010822:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010824:	2300      	movs	r3, #0
 8010826:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010828:	2300      	movs	r3, #0
 801082a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 801082c:	68fb      	ldr	r3, [r7, #12]
 801082e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8010832:	7af9      	ldrb	r1, [r7, #11]
 8010834:	683b      	ldr	r3, [r7, #0]
 8010836:	687a      	ldr	r2, [r7, #4]
 8010838:	f7f8 f841 	bl	80088be <HAL_PCD_EP_Receive>
 801083c:	4603      	mov	r3, r0
 801083e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010840:	7dfb      	ldrb	r3, [r7, #23]
 8010842:	4618      	mov	r0, r3
 8010844:	f000 f86e 	bl	8010924 <USBD_Get_USB_Status>
 8010848:	4603      	mov	r3, r0
 801084a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 801084c:	7dbb      	ldrb	r3, [r7, #22]
}
 801084e:	4618      	mov	r0, r3
 8010850:	3718      	adds	r7, #24
 8010852:	46bd      	mov	sp, r7
 8010854:	bd80      	pop	{r7, pc}

08010856 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010856:	b580      	push	{r7, lr}
 8010858:	b082      	sub	sp, #8
 801085a:	af00      	add	r7, sp, #0
 801085c:	6078      	str	r0, [r7, #4]
 801085e:	460b      	mov	r3, r1
 8010860:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8010862:	687b      	ldr	r3, [r7, #4]
 8010864:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8010868:	78fa      	ldrb	r2, [r7, #3]
 801086a:	4611      	mov	r1, r2
 801086c:	4618      	mov	r0, r3
 801086e:	f7f8 f857 	bl	8008920 <HAL_PCD_EP_GetRxCount>
 8010872:	4603      	mov	r3, r0
}
 8010874:	4618      	mov	r0, r3
 8010876:	3708      	adds	r7, #8
 8010878:	46bd      	mov	sp, r7
 801087a:	bd80      	pop	{r7, pc}

0801087c <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801087c:	b580      	push	{r7, lr}
 801087e:	b082      	sub	sp, #8
 8010880:	af00      	add	r7, sp, #0
 8010882:	6078      	str	r0, [r7, #4]
 8010884:	460b      	mov	r3, r1
 8010886:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 8010888:	78fb      	ldrb	r3, [r7, #3]
 801088a:	2b00      	cmp	r3, #0
 801088c:	d002      	beq.n	8010894 <HAL_PCDEx_LPM_Callback+0x18>
 801088e:	2b01      	cmp	r3, #1
 8010890:	d013      	beq.n	80108ba <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 8010892:	e023      	b.n	80108dc <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 8010894:	687b      	ldr	r3, [r7, #4]
 8010896:	7a5b      	ldrb	r3, [r3, #9]
 8010898:	2b00      	cmp	r3, #0
 801089a:	d007      	beq.n	80108ac <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 801089c:	f000 f83c 	bl	8010918 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80108a0:	4b10      	ldr	r3, [pc, #64]	@ (80108e4 <HAL_PCDEx_LPM_Callback+0x68>)
 80108a2:	691b      	ldr	r3, [r3, #16]
 80108a4:	4a0f      	ldr	r2, [pc, #60]	@ (80108e4 <HAL_PCDEx_LPM_Callback+0x68>)
 80108a6:	f023 0306 	bic.w	r3, r3, #6
 80108aa:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 80108ac:	687b      	ldr	r3, [r7, #4]
 80108ae:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80108b2:	4618      	mov	r0, r3
 80108b4:	f7fe fc3e 	bl	800f134 <USBD_LL_Resume>
    break;
 80108b8:	e010      	b.n	80108dc <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 80108ba:	687b      	ldr	r3, [r7, #4]
 80108bc:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80108c0:	4618      	mov	r0, r3
 80108c2:	f7fe fc21 	bl	800f108 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 80108c6:	687b      	ldr	r3, [r7, #4]
 80108c8:	7a5b      	ldrb	r3, [r3, #9]
 80108ca:	2b00      	cmp	r3, #0
 80108cc:	d005      	beq.n	80108da <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80108ce:	4b05      	ldr	r3, [pc, #20]	@ (80108e4 <HAL_PCDEx_LPM_Callback+0x68>)
 80108d0:	691b      	ldr	r3, [r3, #16]
 80108d2:	4a04      	ldr	r2, [pc, #16]	@ (80108e4 <HAL_PCDEx_LPM_Callback+0x68>)
 80108d4:	f043 0306 	orr.w	r3, r3, #6
 80108d8:	6113      	str	r3, [r2, #16]
    break;
 80108da:	bf00      	nop
}
 80108dc:	bf00      	nop
 80108de:	3708      	adds	r7, #8
 80108e0:	46bd      	mov	sp, r7
 80108e2:	bd80      	pop	{r7, pc}
 80108e4:	e000ed00 	.word	0xe000ed00

080108e8 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 80108e8:	b480      	push	{r7}
 80108ea:	b083      	sub	sp, #12
 80108ec:	af00      	add	r7, sp, #0
 80108ee:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 80108f0:	4b03      	ldr	r3, [pc, #12]	@ (8010900 <USBD_static_malloc+0x18>)
}
 80108f2:	4618      	mov	r0, r3
 80108f4:	370c      	adds	r7, #12
 80108f6:	46bd      	mov	sp, r7
 80108f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108fc:	4770      	bx	lr
 80108fe:	bf00      	nop
 8010900:	20003698 	.word	0x20003698

08010904 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8010904:	b480      	push	{r7}
 8010906:	b083      	sub	sp, #12
 8010908:	af00      	add	r7, sp, #0
 801090a:	6078      	str	r0, [r7, #4]

}
 801090c:	bf00      	nop
 801090e:	370c      	adds	r7, #12
 8010910:	46bd      	mov	sp, r7
 8010912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010916:	4770      	bx	lr

08010918 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 8010918:	b580      	push	{r7, lr}
 801091a:	af00      	add	r7, sp, #0
  SystemClock_Config();
 801091c:	f7f1 fdfe 	bl	800251c <SystemClock_Config>
}
 8010920:	bf00      	nop
 8010922:	bd80      	pop	{r7, pc}

08010924 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8010924:	b480      	push	{r7}
 8010926:	b085      	sub	sp, #20
 8010928:	af00      	add	r7, sp, #0
 801092a:	4603      	mov	r3, r0
 801092c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801092e:	2300      	movs	r3, #0
 8010930:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8010932:	79fb      	ldrb	r3, [r7, #7]
 8010934:	2b03      	cmp	r3, #3
 8010936:	d817      	bhi.n	8010968 <USBD_Get_USB_Status+0x44>
 8010938:	a201      	add	r2, pc, #4	@ (adr r2, 8010940 <USBD_Get_USB_Status+0x1c>)
 801093a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801093e:	bf00      	nop
 8010940:	08010951 	.word	0x08010951
 8010944:	08010957 	.word	0x08010957
 8010948:	0801095d 	.word	0x0801095d
 801094c:	08010963 	.word	0x08010963
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8010950:	2300      	movs	r3, #0
 8010952:	73fb      	strb	r3, [r7, #15]
    break;
 8010954:	e00b      	b.n	801096e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8010956:	2303      	movs	r3, #3
 8010958:	73fb      	strb	r3, [r7, #15]
    break;
 801095a:	e008      	b.n	801096e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 801095c:	2301      	movs	r3, #1
 801095e:	73fb      	strb	r3, [r7, #15]
    break;
 8010960:	e005      	b.n	801096e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8010962:	2303      	movs	r3, #3
 8010964:	73fb      	strb	r3, [r7, #15]
    break;
 8010966:	e002      	b.n	801096e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8010968:	2303      	movs	r3, #3
 801096a:	73fb      	strb	r3, [r7, #15]
    break;
 801096c:	bf00      	nop
  }
  return usb_status;
 801096e:	7bfb      	ldrb	r3, [r7, #15]
}
 8010970:	4618      	mov	r0, r3
 8010972:	3714      	adds	r7, #20
 8010974:	46bd      	mov	sp, r7
 8010976:	f85d 7b04 	ldr.w	r7, [sp], #4
 801097a:	4770      	bx	lr

0801097c <__cvt>:
 801097c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010980:	ec57 6b10 	vmov	r6, r7, d0
 8010984:	2f00      	cmp	r7, #0
 8010986:	460c      	mov	r4, r1
 8010988:	4619      	mov	r1, r3
 801098a:	463b      	mov	r3, r7
 801098c:	bfbb      	ittet	lt
 801098e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8010992:	461f      	movlt	r7, r3
 8010994:	2300      	movge	r3, #0
 8010996:	232d      	movlt	r3, #45	@ 0x2d
 8010998:	700b      	strb	r3, [r1, #0]
 801099a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801099c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80109a0:	4691      	mov	r9, r2
 80109a2:	f023 0820 	bic.w	r8, r3, #32
 80109a6:	bfbc      	itt	lt
 80109a8:	4632      	movlt	r2, r6
 80109aa:	4616      	movlt	r6, r2
 80109ac:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80109b0:	d005      	beq.n	80109be <__cvt+0x42>
 80109b2:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80109b6:	d100      	bne.n	80109ba <__cvt+0x3e>
 80109b8:	3401      	adds	r4, #1
 80109ba:	2102      	movs	r1, #2
 80109bc:	e000      	b.n	80109c0 <__cvt+0x44>
 80109be:	2103      	movs	r1, #3
 80109c0:	ab03      	add	r3, sp, #12
 80109c2:	9301      	str	r3, [sp, #4]
 80109c4:	ab02      	add	r3, sp, #8
 80109c6:	9300      	str	r3, [sp, #0]
 80109c8:	ec47 6b10 	vmov	d0, r6, r7
 80109cc:	4653      	mov	r3, sl
 80109ce:	4622      	mov	r2, r4
 80109d0:	f000 feba 	bl	8011748 <_dtoa_r>
 80109d4:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80109d8:	4605      	mov	r5, r0
 80109da:	d119      	bne.n	8010a10 <__cvt+0x94>
 80109dc:	f019 0f01 	tst.w	r9, #1
 80109e0:	d00e      	beq.n	8010a00 <__cvt+0x84>
 80109e2:	eb00 0904 	add.w	r9, r0, r4
 80109e6:	2200      	movs	r2, #0
 80109e8:	2300      	movs	r3, #0
 80109ea:	4630      	mov	r0, r6
 80109ec:	4639      	mov	r1, r7
 80109ee:	f7f0 f893 	bl	8000b18 <__aeabi_dcmpeq>
 80109f2:	b108      	cbz	r0, 80109f8 <__cvt+0x7c>
 80109f4:	f8cd 900c 	str.w	r9, [sp, #12]
 80109f8:	2230      	movs	r2, #48	@ 0x30
 80109fa:	9b03      	ldr	r3, [sp, #12]
 80109fc:	454b      	cmp	r3, r9
 80109fe:	d31e      	bcc.n	8010a3e <__cvt+0xc2>
 8010a00:	9b03      	ldr	r3, [sp, #12]
 8010a02:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010a04:	1b5b      	subs	r3, r3, r5
 8010a06:	4628      	mov	r0, r5
 8010a08:	6013      	str	r3, [r2, #0]
 8010a0a:	b004      	add	sp, #16
 8010a0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010a10:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8010a14:	eb00 0904 	add.w	r9, r0, r4
 8010a18:	d1e5      	bne.n	80109e6 <__cvt+0x6a>
 8010a1a:	7803      	ldrb	r3, [r0, #0]
 8010a1c:	2b30      	cmp	r3, #48	@ 0x30
 8010a1e:	d10a      	bne.n	8010a36 <__cvt+0xba>
 8010a20:	2200      	movs	r2, #0
 8010a22:	2300      	movs	r3, #0
 8010a24:	4630      	mov	r0, r6
 8010a26:	4639      	mov	r1, r7
 8010a28:	f7f0 f876 	bl	8000b18 <__aeabi_dcmpeq>
 8010a2c:	b918      	cbnz	r0, 8010a36 <__cvt+0xba>
 8010a2e:	f1c4 0401 	rsb	r4, r4, #1
 8010a32:	f8ca 4000 	str.w	r4, [sl]
 8010a36:	f8da 3000 	ldr.w	r3, [sl]
 8010a3a:	4499      	add	r9, r3
 8010a3c:	e7d3      	b.n	80109e6 <__cvt+0x6a>
 8010a3e:	1c59      	adds	r1, r3, #1
 8010a40:	9103      	str	r1, [sp, #12]
 8010a42:	701a      	strb	r2, [r3, #0]
 8010a44:	e7d9      	b.n	80109fa <__cvt+0x7e>

08010a46 <__exponent>:
 8010a46:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010a48:	2900      	cmp	r1, #0
 8010a4a:	bfba      	itte	lt
 8010a4c:	4249      	neglt	r1, r1
 8010a4e:	232d      	movlt	r3, #45	@ 0x2d
 8010a50:	232b      	movge	r3, #43	@ 0x2b
 8010a52:	2909      	cmp	r1, #9
 8010a54:	7002      	strb	r2, [r0, #0]
 8010a56:	7043      	strb	r3, [r0, #1]
 8010a58:	dd29      	ble.n	8010aae <__exponent+0x68>
 8010a5a:	f10d 0307 	add.w	r3, sp, #7
 8010a5e:	461d      	mov	r5, r3
 8010a60:	270a      	movs	r7, #10
 8010a62:	461a      	mov	r2, r3
 8010a64:	fbb1 f6f7 	udiv	r6, r1, r7
 8010a68:	fb07 1416 	mls	r4, r7, r6, r1
 8010a6c:	3430      	adds	r4, #48	@ 0x30
 8010a6e:	f802 4c01 	strb.w	r4, [r2, #-1]
 8010a72:	460c      	mov	r4, r1
 8010a74:	2c63      	cmp	r4, #99	@ 0x63
 8010a76:	f103 33ff 	add.w	r3, r3, #4294967295
 8010a7a:	4631      	mov	r1, r6
 8010a7c:	dcf1      	bgt.n	8010a62 <__exponent+0x1c>
 8010a7e:	3130      	adds	r1, #48	@ 0x30
 8010a80:	1e94      	subs	r4, r2, #2
 8010a82:	f803 1c01 	strb.w	r1, [r3, #-1]
 8010a86:	1c41      	adds	r1, r0, #1
 8010a88:	4623      	mov	r3, r4
 8010a8a:	42ab      	cmp	r3, r5
 8010a8c:	d30a      	bcc.n	8010aa4 <__exponent+0x5e>
 8010a8e:	f10d 0309 	add.w	r3, sp, #9
 8010a92:	1a9b      	subs	r3, r3, r2
 8010a94:	42ac      	cmp	r4, r5
 8010a96:	bf88      	it	hi
 8010a98:	2300      	movhi	r3, #0
 8010a9a:	3302      	adds	r3, #2
 8010a9c:	4403      	add	r3, r0
 8010a9e:	1a18      	subs	r0, r3, r0
 8010aa0:	b003      	add	sp, #12
 8010aa2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010aa4:	f813 6b01 	ldrb.w	r6, [r3], #1
 8010aa8:	f801 6f01 	strb.w	r6, [r1, #1]!
 8010aac:	e7ed      	b.n	8010a8a <__exponent+0x44>
 8010aae:	2330      	movs	r3, #48	@ 0x30
 8010ab0:	3130      	adds	r1, #48	@ 0x30
 8010ab2:	7083      	strb	r3, [r0, #2]
 8010ab4:	70c1      	strb	r1, [r0, #3]
 8010ab6:	1d03      	adds	r3, r0, #4
 8010ab8:	e7f1      	b.n	8010a9e <__exponent+0x58>
	...

08010abc <_printf_float>:
 8010abc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010ac0:	b08d      	sub	sp, #52	@ 0x34
 8010ac2:	460c      	mov	r4, r1
 8010ac4:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8010ac8:	4616      	mov	r6, r2
 8010aca:	461f      	mov	r7, r3
 8010acc:	4605      	mov	r5, r0
 8010ace:	f000 fd2b 	bl	8011528 <_localeconv_r>
 8010ad2:	6803      	ldr	r3, [r0, #0]
 8010ad4:	9304      	str	r3, [sp, #16]
 8010ad6:	4618      	mov	r0, r3
 8010ad8:	f7ef fbf2 	bl	80002c0 <strlen>
 8010adc:	2300      	movs	r3, #0
 8010ade:	930a      	str	r3, [sp, #40]	@ 0x28
 8010ae0:	f8d8 3000 	ldr.w	r3, [r8]
 8010ae4:	9005      	str	r0, [sp, #20]
 8010ae6:	3307      	adds	r3, #7
 8010ae8:	f023 0307 	bic.w	r3, r3, #7
 8010aec:	f103 0208 	add.w	r2, r3, #8
 8010af0:	f894 a018 	ldrb.w	sl, [r4, #24]
 8010af4:	f8d4 b000 	ldr.w	fp, [r4]
 8010af8:	f8c8 2000 	str.w	r2, [r8]
 8010afc:	e9d3 8900 	ldrd	r8, r9, [r3]
 8010b00:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8010b04:	9307      	str	r3, [sp, #28]
 8010b06:	f8cd 8018 	str.w	r8, [sp, #24]
 8010b0a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8010b0e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010b12:	4b9c      	ldr	r3, [pc, #624]	@ (8010d84 <_printf_float+0x2c8>)
 8010b14:	f04f 32ff 	mov.w	r2, #4294967295
 8010b18:	f7f0 f830 	bl	8000b7c <__aeabi_dcmpun>
 8010b1c:	bb70      	cbnz	r0, 8010b7c <_printf_float+0xc0>
 8010b1e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010b22:	4b98      	ldr	r3, [pc, #608]	@ (8010d84 <_printf_float+0x2c8>)
 8010b24:	f04f 32ff 	mov.w	r2, #4294967295
 8010b28:	f7f0 f80a 	bl	8000b40 <__aeabi_dcmple>
 8010b2c:	bb30      	cbnz	r0, 8010b7c <_printf_float+0xc0>
 8010b2e:	2200      	movs	r2, #0
 8010b30:	2300      	movs	r3, #0
 8010b32:	4640      	mov	r0, r8
 8010b34:	4649      	mov	r1, r9
 8010b36:	f7ef fff9 	bl	8000b2c <__aeabi_dcmplt>
 8010b3a:	b110      	cbz	r0, 8010b42 <_printf_float+0x86>
 8010b3c:	232d      	movs	r3, #45	@ 0x2d
 8010b3e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010b42:	4a91      	ldr	r2, [pc, #580]	@ (8010d88 <_printf_float+0x2cc>)
 8010b44:	4b91      	ldr	r3, [pc, #580]	@ (8010d8c <_printf_float+0x2d0>)
 8010b46:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8010b4a:	bf8c      	ite	hi
 8010b4c:	4690      	movhi	r8, r2
 8010b4e:	4698      	movls	r8, r3
 8010b50:	2303      	movs	r3, #3
 8010b52:	6123      	str	r3, [r4, #16]
 8010b54:	f02b 0304 	bic.w	r3, fp, #4
 8010b58:	6023      	str	r3, [r4, #0]
 8010b5a:	f04f 0900 	mov.w	r9, #0
 8010b5e:	9700      	str	r7, [sp, #0]
 8010b60:	4633      	mov	r3, r6
 8010b62:	aa0b      	add	r2, sp, #44	@ 0x2c
 8010b64:	4621      	mov	r1, r4
 8010b66:	4628      	mov	r0, r5
 8010b68:	f000 f9d2 	bl	8010f10 <_printf_common>
 8010b6c:	3001      	adds	r0, #1
 8010b6e:	f040 808d 	bne.w	8010c8c <_printf_float+0x1d0>
 8010b72:	f04f 30ff 	mov.w	r0, #4294967295
 8010b76:	b00d      	add	sp, #52	@ 0x34
 8010b78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010b7c:	4642      	mov	r2, r8
 8010b7e:	464b      	mov	r3, r9
 8010b80:	4640      	mov	r0, r8
 8010b82:	4649      	mov	r1, r9
 8010b84:	f7ef fffa 	bl	8000b7c <__aeabi_dcmpun>
 8010b88:	b140      	cbz	r0, 8010b9c <_printf_float+0xe0>
 8010b8a:	464b      	mov	r3, r9
 8010b8c:	2b00      	cmp	r3, #0
 8010b8e:	bfbc      	itt	lt
 8010b90:	232d      	movlt	r3, #45	@ 0x2d
 8010b92:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8010b96:	4a7e      	ldr	r2, [pc, #504]	@ (8010d90 <_printf_float+0x2d4>)
 8010b98:	4b7e      	ldr	r3, [pc, #504]	@ (8010d94 <_printf_float+0x2d8>)
 8010b9a:	e7d4      	b.n	8010b46 <_printf_float+0x8a>
 8010b9c:	6863      	ldr	r3, [r4, #4]
 8010b9e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8010ba2:	9206      	str	r2, [sp, #24]
 8010ba4:	1c5a      	adds	r2, r3, #1
 8010ba6:	d13b      	bne.n	8010c20 <_printf_float+0x164>
 8010ba8:	2306      	movs	r3, #6
 8010baa:	6063      	str	r3, [r4, #4]
 8010bac:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8010bb0:	2300      	movs	r3, #0
 8010bb2:	6022      	str	r2, [r4, #0]
 8010bb4:	9303      	str	r3, [sp, #12]
 8010bb6:	ab0a      	add	r3, sp, #40	@ 0x28
 8010bb8:	e9cd a301 	strd	sl, r3, [sp, #4]
 8010bbc:	ab09      	add	r3, sp, #36	@ 0x24
 8010bbe:	9300      	str	r3, [sp, #0]
 8010bc0:	6861      	ldr	r1, [r4, #4]
 8010bc2:	ec49 8b10 	vmov	d0, r8, r9
 8010bc6:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8010bca:	4628      	mov	r0, r5
 8010bcc:	f7ff fed6 	bl	801097c <__cvt>
 8010bd0:	9b06      	ldr	r3, [sp, #24]
 8010bd2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8010bd4:	2b47      	cmp	r3, #71	@ 0x47
 8010bd6:	4680      	mov	r8, r0
 8010bd8:	d129      	bne.n	8010c2e <_printf_float+0x172>
 8010bda:	1cc8      	adds	r0, r1, #3
 8010bdc:	db02      	blt.n	8010be4 <_printf_float+0x128>
 8010bde:	6863      	ldr	r3, [r4, #4]
 8010be0:	4299      	cmp	r1, r3
 8010be2:	dd41      	ble.n	8010c68 <_printf_float+0x1ac>
 8010be4:	f1aa 0a02 	sub.w	sl, sl, #2
 8010be8:	fa5f fa8a 	uxtb.w	sl, sl
 8010bec:	3901      	subs	r1, #1
 8010bee:	4652      	mov	r2, sl
 8010bf0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8010bf4:	9109      	str	r1, [sp, #36]	@ 0x24
 8010bf6:	f7ff ff26 	bl	8010a46 <__exponent>
 8010bfa:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8010bfc:	1813      	adds	r3, r2, r0
 8010bfe:	2a01      	cmp	r2, #1
 8010c00:	4681      	mov	r9, r0
 8010c02:	6123      	str	r3, [r4, #16]
 8010c04:	dc02      	bgt.n	8010c0c <_printf_float+0x150>
 8010c06:	6822      	ldr	r2, [r4, #0]
 8010c08:	07d2      	lsls	r2, r2, #31
 8010c0a:	d501      	bpl.n	8010c10 <_printf_float+0x154>
 8010c0c:	3301      	adds	r3, #1
 8010c0e:	6123      	str	r3, [r4, #16]
 8010c10:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8010c14:	2b00      	cmp	r3, #0
 8010c16:	d0a2      	beq.n	8010b5e <_printf_float+0xa2>
 8010c18:	232d      	movs	r3, #45	@ 0x2d
 8010c1a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010c1e:	e79e      	b.n	8010b5e <_printf_float+0xa2>
 8010c20:	9a06      	ldr	r2, [sp, #24]
 8010c22:	2a47      	cmp	r2, #71	@ 0x47
 8010c24:	d1c2      	bne.n	8010bac <_printf_float+0xf0>
 8010c26:	2b00      	cmp	r3, #0
 8010c28:	d1c0      	bne.n	8010bac <_printf_float+0xf0>
 8010c2a:	2301      	movs	r3, #1
 8010c2c:	e7bd      	b.n	8010baa <_printf_float+0xee>
 8010c2e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8010c32:	d9db      	bls.n	8010bec <_printf_float+0x130>
 8010c34:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8010c38:	d118      	bne.n	8010c6c <_printf_float+0x1b0>
 8010c3a:	2900      	cmp	r1, #0
 8010c3c:	6863      	ldr	r3, [r4, #4]
 8010c3e:	dd0b      	ble.n	8010c58 <_printf_float+0x19c>
 8010c40:	6121      	str	r1, [r4, #16]
 8010c42:	b913      	cbnz	r3, 8010c4a <_printf_float+0x18e>
 8010c44:	6822      	ldr	r2, [r4, #0]
 8010c46:	07d0      	lsls	r0, r2, #31
 8010c48:	d502      	bpl.n	8010c50 <_printf_float+0x194>
 8010c4a:	3301      	adds	r3, #1
 8010c4c:	440b      	add	r3, r1
 8010c4e:	6123      	str	r3, [r4, #16]
 8010c50:	65a1      	str	r1, [r4, #88]	@ 0x58
 8010c52:	f04f 0900 	mov.w	r9, #0
 8010c56:	e7db      	b.n	8010c10 <_printf_float+0x154>
 8010c58:	b913      	cbnz	r3, 8010c60 <_printf_float+0x1a4>
 8010c5a:	6822      	ldr	r2, [r4, #0]
 8010c5c:	07d2      	lsls	r2, r2, #31
 8010c5e:	d501      	bpl.n	8010c64 <_printf_float+0x1a8>
 8010c60:	3302      	adds	r3, #2
 8010c62:	e7f4      	b.n	8010c4e <_printf_float+0x192>
 8010c64:	2301      	movs	r3, #1
 8010c66:	e7f2      	b.n	8010c4e <_printf_float+0x192>
 8010c68:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8010c6c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010c6e:	4299      	cmp	r1, r3
 8010c70:	db05      	blt.n	8010c7e <_printf_float+0x1c2>
 8010c72:	6823      	ldr	r3, [r4, #0]
 8010c74:	6121      	str	r1, [r4, #16]
 8010c76:	07d8      	lsls	r0, r3, #31
 8010c78:	d5ea      	bpl.n	8010c50 <_printf_float+0x194>
 8010c7a:	1c4b      	adds	r3, r1, #1
 8010c7c:	e7e7      	b.n	8010c4e <_printf_float+0x192>
 8010c7e:	2900      	cmp	r1, #0
 8010c80:	bfd4      	ite	le
 8010c82:	f1c1 0202 	rsble	r2, r1, #2
 8010c86:	2201      	movgt	r2, #1
 8010c88:	4413      	add	r3, r2
 8010c8a:	e7e0      	b.n	8010c4e <_printf_float+0x192>
 8010c8c:	6823      	ldr	r3, [r4, #0]
 8010c8e:	055a      	lsls	r2, r3, #21
 8010c90:	d407      	bmi.n	8010ca2 <_printf_float+0x1e6>
 8010c92:	6923      	ldr	r3, [r4, #16]
 8010c94:	4642      	mov	r2, r8
 8010c96:	4631      	mov	r1, r6
 8010c98:	4628      	mov	r0, r5
 8010c9a:	47b8      	blx	r7
 8010c9c:	3001      	adds	r0, #1
 8010c9e:	d12b      	bne.n	8010cf8 <_printf_float+0x23c>
 8010ca0:	e767      	b.n	8010b72 <_printf_float+0xb6>
 8010ca2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8010ca6:	f240 80dd 	bls.w	8010e64 <_printf_float+0x3a8>
 8010caa:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8010cae:	2200      	movs	r2, #0
 8010cb0:	2300      	movs	r3, #0
 8010cb2:	f7ef ff31 	bl	8000b18 <__aeabi_dcmpeq>
 8010cb6:	2800      	cmp	r0, #0
 8010cb8:	d033      	beq.n	8010d22 <_printf_float+0x266>
 8010cba:	4a37      	ldr	r2, [pc, #220]	@ (8010d98 <_printf_float+0x2dc>)
 8010cbc:	2301      	movs	r3, #1
 8010cbe:	4631      	mov	r1, r6
 8010cc0:	4628      	mov	r0, r5
 8010cc2:	47b8      	blx	r7
 8010cc4:	3001      	adds	r0, #1
 8010cc6:	f43f af54 	beq.w	8010b72 <_printf_float+0xb6>
 8010cca:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8010cce:	4543      	cmp	r3, r8
 8010cd0:	db02      	blt.n	8010cd8 <_printf_float+0x21c>
 8010cd2:	6823      	ldr	r3, [r4, #0]
 8010cd4:	07d8      	lsls	r0, r3, #31
 8010cd6:	d50f      	bpl.n	8010cf8 <_printf_float+0x23c>
 8010cd8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010cdc:	4631      	mov	r1, r6
 8010cde:	4628      	mov	r0, r5
 8010ce0:	47b8      	blx	r7
 8010ce2:	3001      	adds	r0, #1
 8010ce4:	f43f af45 	beq.w	8010b72 <_printf_float+0xb6>
 8010ce8:	f04f 0900 	mov.w	r9, #0
 8010cec:	f108 38ff 	add.w	r8, r8, #4294967295
 8010cf0:	f104 0a1a 	add.w	sl, r4, #26
 8010cf4:	45c8      	cmp	r8, r9
 8010cf6:	dc09      	bgt.n	8010d0c <_printf_float+0x250>
 8010cf8:	6823      	ldr	r3, [r4, #0]
 8010cfa:	079b      	lsls	r3, r3, #30
 8010cfc:	f100 8103 	bmi.w	8010f06 <_printf_float+0x44a>
 8010d00:	68e0      	ldr	r0, [r4, #12]
 8010d02:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010d04:	4298      	cmp	r0, r3
 8010d06:	bfb8      	it	lt
 8010d08:	4618      	movlt	r0, r3
 8010d0a:	e734      	b.n	8010b76 <_printf_float+0xba>
 8010d0c:	2301      	movs	r3, #1
 8010d0e:	4652      	mov	r2, sl
 8010d10:	4631      	mov	r1, r6
 8010d12:	4628      	mov	r0, r5
 8010d14:	47b8      	blx	r7
 8010d16:	3001      	adds	r0, #1
 8010d18:	f43f af2b 	beq.w	8010b72 <_printf_float+0xb6>
 8010d1c:	f109 0901 	add.w	r9, r9, #1
 8010d20:	e7e8      	b.n	8010cf4 <_printf_float+0x238>
 8010d22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010d24:	2b00      	cmp	r3, #0
 8010d26:	dc39      	bgt.n	8010d9c <_printf_float+0x2e0>
 8010d28:	4a1b      	ldr	r2, [pc, #108]	@ (8010d98 <_printf_float+0x2dc>)
 8010d2a:	2301      	movs	r3, #1
 8010d2c:	4631      	mov	r1, r6
 8010d2e:	4628      	mov	r0, r5
 8010d30:	47b8      	blx	r7
 8010d32:	3001      	adds	r0, #1
 8010d34:	f43f af1d 	beq.w	8010b72 <_printf_float+0xb6>
 8010d38:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8010d3c:	ea59 0303 	orrs.w	r3, r9, r3
 8010d40:	d102      	bne.n	8010d48 <_printf_float+0x28c>
 8010d42:	6823      	ldr	r3, [r4, #0]
 8010d44:	07d9      	lsls	r1, r3, #31
 8010d46:	d5d7      	bpl.n	8010cf8 <_printf_float+0x23c>
 8010d48:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010d4c:	4631      	mov	r1, r6
 8010d4e:	4628      	mov	r0, r5
 8010d50:	47b8      	blx	r7
 8010d52:	3001      	adds	r0, #1
 8010d54:	f43f af0d 	beq.w	8010b72 <_printf_float+0xb6>
 8010d58:	f04f 0a00 	mov.w	sl, #0
 8010d5c:	f104 0b1a 	add.w	fp, r4, #26
 8010d60:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010d62:	425b      	negs	r3, r3
 8010d64:	4553      	cmp	r3, sl
 8010d66:	dc01      	bgt.n	8010d6c <_printf_float+0x2b0>
 8010d68:	464b      	mov	r3, r9
 8010d6a:	e793      	b.n	8010c94 <_printf_float+0x1d8>
 8010d6c:	2301      	movs	r3, #1
 8010d6e:	465a      	mov	r2, fp
 8010d70:	4631      	mov	r1, r6
 8010d72:	4628      	mov	r0, r5
 8010d74:	47b8      	blx	r7
 8010d76:	3001      	adds	r0, #1
 8010d78:	f43f aefb 	beq.w	8010b72 <_printf_float+0xb6>
 8010d7c:	f10a 0a01 	add.w	sl, sl, #1
 8010d80:	e7ee      	b.n	8010d60 <_printf_float+0x2a4>
 8010d82:	bf00      	nop
 8010d84:	7fefffff 	.word	0x7fefffff
 8010d88:	08015374 	.word	0x08015374
 8010d8c:	08015370 	.word	0x08015370
 8010d90:	0801537c 	.word	0x0801537c
 8010d94:	08015378 	.word	0x08015378
 8010d98:	08015380 	.word	0x08015380
 8010d9c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8010d9e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8010da2:	4553      	cmp	r3, sl
 8010da4:	bfa8      	it	ge
 8010da6:	4653      	movge	r3, sl
 8010da8:	2b00      	cmp	r3, #0
 8010daa:	4699      	mov	r9, r3
 8010dac:	dc36      	bgt.n	8010e1c <_printf_float+0x360>
 8010dae:	f04f 0b00 	mov.w	fp, #0
 8010db2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8010db6:	f104 021a 	add.w	r2, r4, #26
 8010dba:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8010dbc:	9306      	str	r3, [sp, #24]
 8010dbe:	eba3 0309 	sub.w	r3, r3, r9
 8010dc2:	455b      	cmp	r3, fp
 8010dc4:	dc31      	bgt.n	8010e2a <_printf_float+0x36e>
 8010dc6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010dc8:	459a      	cmp	sl, r3
 8010dca:	dc3a      	bgt.n	8010e42 <_printf_float+0x386>
 8010dcc:	6823      	ldr	r3, [r4, #0]
 8010dce:	07da      	lsls	r2, r3, #31
 8010dd0:	d437      	bmi.n	8010e42 <_printf_float+0x386>
 8010dd2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010dd4:	ebaa 0903 	sub.w	r9, sl, r3
 8010dd8:	9b06      	ldr	r3, [sp, #24]
 8010dda:	ebaa 0303 	sub.w	r3, sl, r3
 8010dde:	4599      	cmp	r9, r3
 8010de0:	bfa8      	it	ge
 8010de2:	4699      	movge	r9, r3
 8010de4:	f1b9 0f00 	cmp.w	r9, #0
 8010de8:	dc33      	bgt.n	8010e52 <_printf_float+0x396>
 8010dea:	f04f 0800 	mov.w	r8, #0
 8010dee:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8010df2:	f104 0b1a 	add.w	fp, r4, #26
 8010df6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010df8:	ebaa 0303 	sub.w	r3, sl, r3
 8010dfc:	eba3 0309 	sub.w	r3, r3, r9
 8010e00:	4543      	cmp	r3, r8
 8010e02:	f77f af79 	ble.w	8010cf8 <_printf_float+0x23c>
 8010e06:	2301      	movs	r3, #1
 8010e08:	465a      	mov	r2, fp
 8010e0a:	4631      	mov	r1, r6
 8010e0c:	4628      	mov	r0, r5
 8010e0e:	47b8      	blx	r7
 8010e10:	3001      	adds	r0, #1
 8010e12:	f43f aeae 	beq.w	8010b72 <_printf_float+0xb6>
 8010e16:	f108 0801 	add.w	r8, r8, #1
 8010e1a:	e7ec      	b.n	8010df6 <_printf_float+0x33a>
 8010e1c:	4642      	mov	r2, r8
 8010e1e:	4631      	mov	r1, r6
 8010e20:	4628      	mov	r0, r5
 8010e22:	47b8      	blx	r7
 8010e24:	3001      	adds	r0, #1
 8010e26:	d1c2      	bne.n	8010dae <_printf_float+0x2f2>
 8010e28:	e6a3      	b.n	8010b72 <_printf_float+0xb6>
 8010e2a:	2301      	movs	r3, #1
 8010e2c:	4631      	mov	r1, r6
 8010e2e:	4628      	mov	r0, r5
 8010e30:	9206      	str	r2, [sp, #24]
 8010e32:	47b8      	blx	r7
 8010e34:	3001      	adds	r0, #1
 8010e36:	f43f ae9c 	beq.w	8010b72 <_printf_float+0xb6>
 8010e3a:	9a06      	ldr	r2, [sp, #24]
 8010e3c:	f10b 0b01 	add.w	fp, fp, #1
 8010e40:	e7bb      	b.n	8010dba <_printf_float+0x2fe>
 8010e42:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010e46:	4631      	mov	r1, r6
 8010e48:	4628      	mov	r0, r5
 8010e4a:	47b8      	blx	r7
 8010e4c:	3001      	adds	r0, #1
 8010e4e:	d1c0      	bne.n	8010dd2 <_printf_float+0x316>
 8010e50:	e68f      	b.n	8010b72 <_printf_float+0xb6>
 8010e52:	9a06      	ldr	r2, [sp, #24]
 8010e54:	464b      	mov	r3, r9
 8010e56:	4442      	add	r2, r8
 8010e58:	4631      	mov	r1, r6
 8010e5a:	4628      	mov	r0, r5
 8010e5c:	47b8      	blx	r7
 8010e5e:	3001      	adds	r0, #1
 8010e60:	d1c3      	bne.n	8010dea <_printf_float+0x32e>
 8010e62:	e686      	b.n	8010b72 <_printf_float+0xb6>
 8010e64:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8010e68:	f1ba 0f01 	cmp.w	sl, #1
 8010e6c:	dc01      	bgt.n	8010e72 <_printf_float+0x3b6>
 8010e6e:	07db      	lsls	r3, r3, #31
 8010e70:	d536      	bpl.n	8010ee0 <_printf_float+0x424>
 8010e72:	2301      	movs	r3, #1
 8010e74:	4642      	mov	r2, r8
 8010e76:	4631      	mov	r1, r6
 8010e78:	4628      	mov	r0, r5
 8010e7a:	47b8      	blx	r7
 8010e7c:	3001      	adds	r0, #1
 8010e7e:	f43f ae78 	beq.w	8010b72 <_printf_float+0xb6>
 8010e82:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010e86:	4631      	mov	r1, r6
 8010e88:	4628      	mov	r0, r5
 8010e8a:	47b8      	blx	r7
 8010e8c:	3001      	adds	r0, #1
 8010e8e:	f43f ae70 	beq.w	8010b72 <_printf_float+0xb6>
 8010e92:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8010e96:	2200      	movs	r2, #0
 8010e98:	2300      	movs	r3, #0
 8010e9a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8010e9e:	f7ef fe3b 	bl	8000b18 <__aeabi_dcmpeq>
 8010ea2:	b9c0      	cbnz	r0, 8010ed6 <_printf_float+0x41a>
 8010ea4:	4653      	mov	r3, sl
 8010ea6:	f108 0201 	add.w	r2, r8, #1
 8010eaa:	4631      	mov	r1, r6
 8010eac:	4628      	mov	r0, r5
 8010eae:	47b8      	blx	r7
 8010eb0:	3001      	adds	r0, #1
 8010eb2:	d10c      	bne.n	8010ece <_printf_float+0x412>
 8010eb4:	e65d      	b.n	8010b72 <_printf_float+0xb6>
 8010eb6:	2301      	movs	r3, #1
 8010eb8:	465a      	mov	r2, fp
 8010eba:	4631      	mov	r1, r6
 8010ebc:	4628      	mov	r0, r5
 8010ebe:	47b8      	blx	r7
 8010ec0:	3001      	adds	r0, #1
 8010ec2:	f43f ae56 	beq.w	8010b72 <_printf_float+0xb6>
 8010ec6:	f108 0801 	add.w	r8, r8, #1
 8010eca:	45d0      	cmp	r8, sl
 8010ecc:	dbf3      	blt.n	8010eb6 <_printf_float+0x3fa>
 8010ece:	464b      	mov	r3, r9
 8010ed0:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8010ed4:	e6df      	b.n	8010c96 <_printf_float+0x1da>
 8010ed6:	f04f 0800 	mov.w	r8, #0
 8010eda:	f104 0b1a 	add.w	fp, r4, #26
 8010ede:	e7f4      	b.n	8010eca <_printf_float+0x40e>
 8010ee0:	2301      	movs	r3, #1
 8010ee2:	4642      	mov	r2, r8
 8010ee4:	e7e1      	b.n	8010eaa <_printf_float+0x3ee>
 8010ee6:	2301      	movs	r3, #1
 8010ee8:	464a      	mov	r2, r9
 8010eea:	4631      	mov	r1, r6
 8010eec:	4628      	mov	r0, r5
 8010eee:	47b8      	blx	r7
 8010ef0:	3001      	adds	r0, #1
 8010ef2:	f43f ae3e 	beq.w	8010b72 <_printf_float+0xb6>
 8010ef6:	f108 0801 	add.w	r8, r8, #1
 8010efa:	68e3      	ldr	r3, [r4, #12]
 8010efc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8010efe:	1a5b      	subs	r3, r3, r1
 8010f00:	4543      	cmp	r3, r8
 8010f02:	dcf0      	bgt.n	8010ee6 <_printf_float+0x42a>
 8010f04:	e6fc      	b.n	8010d00 <_printf_float+0x244>
 8010f06:	f04f 0800 	mov.w	r8, #0
 8010f0a:	f104 0919 	add.w	r9, r4, #25
 8010f0e:	e7f4      	b.n	8010efa <_printf_float+0x43e>

08010f10 <_printf_common>:
 8010f10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010f14:	4616      	mov	r6, r2
 8010f16:	4698      	mov	r8, r3
 8010f18:	688a      	ldr	r2, [r1, #8]
 8010f1a:	690b      	ldr	r3, [r1, #16]
 8010f1c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8010f20:	4293      	cmp	r3, r2
 8010f22:	bfb8      	it	lt
 8010f24:	4613      	movlt	r3, r2
 8010f26:	6033      	str	r3, [r6, #0]
 8010f28:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8010f2c:	4607      	mov	r7, r0
 8010f2e:	460c      	mov	r4, r1
 8010f30:	b10a      	cbz	r2, 8010f36 <_printf_common+0x26>
 8010f32:	3301      	adds	r3, #1
 8010f34:	6033      	str	r3, [r6, #0]
 8010f36:	6823      	ldr	r3, [r4, #0]
 8010f38:	0699      	lsls	r1, r3, #26
 8010f3a:	bf42      	ittt	mi
 8010f3c:	6833      	ldrmi	r3, [r6, #0]
 8010f3e:	3302      	addmi	r3, #2
 8010f40:	6033      	strmi	r3, [r6, #0]
 8010f42:	6825      	ldr	r5, [r4, #0]
 8010f44:	f015 0506 	ands.w	r5, r5, #6
 8010f48:	d106      	bne.n	8010f58 <_printf_common+0x48>
 8010f4a:	f104 0a19 	add.w	sl, r4, #25
 8010f4e:	68e3      	ldr	r3, [r4, #12]
 8010f50:	6832      	ldr	r2, [r6, #0]
 8010f52:	1a9b      	subs	r3, r3, r2
 8010f54:	42ab      	cmp	r3, r5
 8010f56:	dc26      	bgt.n	8010fa6 <_printf_common+0x96>
 8010f58:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8010f5c:	6822      	ldr	r2, [r4, #0]
 8010f5e:	3b00      	subs	r3, #0
 8010f60:	bf18      	it	ne
 8010f62:	2301      	movne	r3, #1
 8010f64:	0692      	lsls	r2, r2, #26
 8010f66:	d42b      	bmi.n	8010fc0 <_printf_common+0xb0>
 8010f68:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8010f6c:	4641      	mov	r1, r8
 8010f6e:	4638      	mov	r0, r7
 8010f70:	47c8      	blx	r9
 8010f72:	3001      	adds	r0, #1
 8010f74:	d01e      	beq.n	8010fb4 <_printf_common+0xa4>
 8010f76:	6823      	ldr	r3, [r4, #0]
 8010f78:	6922      	ldr	r2, [r4, #16]
 8010f7a:	f003 0306 	and.w	r3, r3, #6
 8010f7e:	2b04      	cmp	r3, #4
 8010f80:	bf02      	ittt	eq
 8010f82:	68e5      	ldreq	r5, [r4, #12]
 8010f84:	6833      	ldreq	r3, [r6, #0]
 8010f86:	1aed      	subeq	r5, r5, r3
 8010f88:	68a3      	ldr	r3, [r4, #8]
 8010f8a:	bf0c      	ite	eq
 8010f8c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8010f90:	2500      	movne	r5, #0
 8010f92:	4293      	cmp	r3, r2
 8010f94:	bfc4      	itt	gt
 8010f96:	1a9b      	subgt	r3, r3, r2
 8010f98:	18ed      	addgt	r5, r5, r3
 8010f9a:	2600      	movs	r6, #0
 8010f9c:	341a      	adds	r4, #26
 8010f9e:	42b5      	cmp	r5, r6
 8010fa0:	d11a      	bne.n	8010fd8 <_printf_common+0xc8>
 8010fa2:	2000      	movs	r0, #0
 8010fa4:	e008      	b.n	8010fb8 <_printf_common+0xa8>
 8010fa6:	2301      	movs	r3, #1
 8010fa8:	4652      	mov	r2, sl
 8010faa:	4641      	mov	r1, r8
 8010fac:	4638      	mov	r0, r7
 8010fae:	47c8      	blx	r9
 8010fb0:	3001      	adds	r0, #1
 8010fb2:	d103      	bne.n	8010fbc <_printf_common+0xac>
 8010fb4:	f04f 30ff 	mov.w	r0, #4294967295
 8010fb8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010fbc:	3501      	adds	r5, #1
 8010fbe:	e7c6      	b.n	8010f4e <_printf_common+0x3e>
 8010fc0:	18e1      	adds	r1, r4, r3
 8010fc2:	1c5a      	adds	r2, r3, #1
 8010fc4:	2030      	movs	r0, #48	@ 0x30
 8010fc6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8010fca:	4422      	add	r2, r4
 8010fcc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8010fd0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8010fd4:	3302      	adds	r3, #2
 8010fd6:	e7c7      	b.n	8010f68 <_printf_common+0x58>
 8010fd8:	2301      	movs	r3, #1
 8010fda:	4622      	mov	r2, r4
 8010fdc:	4641      	mov	r1, r8
 8010fde:	4638      	mov	r0, r7
 8010fe0:	47c8      	blx	r9
 8010fe2:	3001      	adds	r0, #1
 8010fe4:	d0e6      	beq.n	8010fb4 <_printf_common+0xa4>
 8010fe6:	3601      	adds	r6, #1
 8010fe8:	e7d9      	b.n	8010f9e <_printf_common+0x8e>
	...

08010fec <_printf_i>:
 8010fec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010ff0:	7e0f      	ldrb	r7, [r1, #24]
 8010ff2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8010ff4:	2f78      	cmp	r7, #120	@ 0x78
 8010ff6:	4691      	mov	r9, r2
 8010ff8:	4680      	mov	r8, r0
 8010ffa:	460c      	mov	r4, r1
 8010ffc:	469a      	mov	sl, r3
 8010ffe:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8011002:	d807      	bhi.n	8011014 <_printf_i+0x28>
 8011004:	2f62      	cmp	r7, #98	@ 0x62
 8011006:	d80a      	bhi.n	801101e <_printf_i+0x32>
 8011008:	2f00      	cmp	r7, #0
 801100a:	f000 80d1 	beq.w	80111b0 <_printf_i+0x1c4>
 801100e:	2f58      	cmp	r7, #88	@ 0x58
 8011010:	f000 80b8 	beq.w	8011184 <_printf_i+0x198>
 8011014:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8011018:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 801101c:	e03a      	b.n	8011094 <_printf_i+0xa8>
 801101e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8011022:	2b15      	cmp	r3, #21
 8011024:	d8f6      	bhi.n	8011014 <_printf_i+0x28>
 8011026:	a101      	add	r1, pc, #4	@ (adr r1, 801102c <_printf_i+0x40>)
 8011028:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801102c:	08011085 	.word	0x08011085
 8011030:	08011099 	.word	0x08011099
 8011034:	08011015 	.word	0x08011015
 8011038:	08011015 	.word	0x08011015
 801103c:	08011015 	.word	0x08011015
 8011040:	08011015 	.word	0x08011015
 8011044:	08011099 	.word	0x08011099
 8011048:	08011015 	.word	0x08011015
 801104c:	08011015 	.word	0x08011015
 8011050:	08011015 	.word	0x08011015
 8011054:	08011015 	.word	0x08011015
 8011058:	08011197 	.word	0x08011197
 801105c:	080110c3 	.word	0x080110c3
 8011060:	08011151 	.word	0x08011151
 8011064:	08011015 	.word	0x08011015
 8011068:	08011015 	.word	0x08011015
 801106c:	080111b9 	.word	0x080111b9
 8011070:	08011015 	.word	0x08011015
 8011074:	080110c3 	.word	0x080110c3
 8011078:	08011015 	.word	0x08011015
 801107c:	08011015 	.word	0x08011015
 8011080:	08011159 	.word	0x08011159
 8011084:	6833      	ldr	r3, [r6, #0]
 8011086:	1d1a      	adds	r2, r3, #4
 8011088:	681b      	ldr	r3, [r3, #0]
 801108a:	6032      	str	r2, [r6, #0]
 801108c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8011090:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8011094:	2301      	movs	r3, #1
 8011096:	e09c      	b.n	80111d2 <_printf_i+0x1e6>
 8011098:	6833      	ldr	r3, [r6, #0]
 801109a:	6820      	ldr	r0, [r4, #0]
 801109c:	1d19      	adds	r1, r3, #4
 801109e:	6031      	str	r1, [r6, #0]
 80110a0:	0606      	lsls	r6, r0, #24
 80110a2:	d501      	bpl.n	80110a8 <_printf_i+0xbc>
 80110a4:	681d      	ldr	r5, [r3, #0]
 80110a6:	e003      	b.n	80110b0 <_printf_i+0xc4>
 80110a8:	0645      	lsls	r5, r0, #25
 80110aa:	d5fb      	bpl.n	80110a4 <_printf_i+0xb8>
 80110ac:	f9b3 5000 	ldrsh.w	r5, [r3]
 80110b0:	2d00      	cmp	r5, #0
 80110b2:	da03      	bge.n	80110bc <_printf_i+0xd0>
 80110b4:	232d      	movs	r3, #45	@ 0x2d
 80110b6:	426d      	negs	r5, r5
 80110b8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80110bc:	4858      	ldr	r0, [pc, #352]	@ (8011220 <_printf_i+0x234>)
 80110be:	230a      	movs	r3, #10
 80110c0:	e011      	b.n	80110e6 <_printf_i+0xfa>
 80110c2:	6821      	ldr	r1, [r4, #0]
 80110c4:	6833      	ldr	r3, [r6, #0]
 80110c6:	0608      	lsls	r0, r1, #24
 80110c8:	f853 5b04 	ldr.w	r5, [r3], #4
 80110cc:	d402      	bmi.n	80110d4 <_printf_i+0xe8>
 80110ce:	0649      	lsls	r1, r1, #25
 80110d0:	bf48      	it	mi
 80110d2:	b2ad      	uxthmi	r5, r5
 80110d4:	2f6f      	cmp	r7, #111	@ 0x6f
 80110d6:	4852      	ldr	r0, [pc, #328]	@ (8011220 <_printf_i+0x234>)
 80110d8:	6033      	str	r3, [r6, #0]
 80110da:	bf14      	ite	ne
 80110dc:	230a      	movne	r3, #10
 80110de:	2308      	moveq	r3, #8
 80110e0:	2100      	movs	r1, #0
 80110e2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80110e6:	6866      	ldr	r6, [r4, #4]
 80110e8:	60a6      	str	r6, [r4, #8]
 80110ea:	2e00      	cmp	r6, #0
 80110ec:	db05      	blt.n	80110fa <_printf_i+0x10e>
 80110ee:	6821      	ldr	r1, [r4, #0]
 80110f0:	432e      	orrs	r6, r5
 80110f2:	f021 0104 	bic.w	r1, r1, #4
 80110f6:	6021      	str	r1, [r4, #0]
 80110f8:	d04b      	beq.n	8011192 <_printf_i+0x1a6>
 80110fa:	4616      	mov	r6, r2
 80110fc:	fbb5 f1f3 	udiv	r1, r5, r3
 8011100:	fb03 5711 	mls	r7, r3, r1, r5
 8011104:	5dc7      	ldrb	r7, [r0, r7]
 8011106:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801110a:	462f      	mov	r7, r5
 801110c:	42bb      	cmp	r3, r7
 801110e:	460d      	mov	r5, r1
 8011110:	d9f4      	bls.n	80110fc <_printf_i+0x110>
 8011112:	2b08      	cmp	r3, #8
 8011114:	d10b      	bne.n	801112e <_printf_i+0x142>
 8011116:	6823      	ldr	r3, [r4, #0]
 8011118:	07df      	lsls	r7, r3, #31
 801111a:	d508      	bpl.n	801112e <_printf_i+0x142>
 801111c:	6923      	ldr	r3, [r4, #16]
 801111e:	6861      	ldr	r1, [r4, #4]
 8011120:	4299      	cmp	r1, r3
 8011122:	bfde      	ittt	le
 8011124:	2330      	movle	r3, #48	@ 0x30
 8011126:	f806 3c01 	strble.w	r3, [r6, #-1]
 801112a:	f106 36ff 	addle.w	r6, r6, #4294967295
 801112e:	1b92      	subs	r2, r2, r6
 8011130:	6122      	str	r2, [r4, #16]
 8011132:	f8cd a000 	str.w	sl, [sp]
 8011136:	464b      	mov	r3, r9
 8011138:	aa03      	add	r2, sp, #12
 801113a:	4621      	mov	r1, r4
 801113c:	4640      	mov	r0, r8
 801113e:	f7ff fee7 	bl	8010f10 <_printf_common>
 8011142:	3001      	adds	r0, #1
 8011144:	d14a      	bne.n	80111dc <_printf_i+0x1f0>
 8011146:	f04f 30ff 	mov.w	r0, #4294967295
 801114a:	b004      	add	sp, #16
 801114c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011150:	6823      	ldr	r3, [r4, #0]
 8011152:	f043 0320 	orr.w	r3, r3, #32
 8011156:	6023      	str	r3, [r4, #0]
 8011158:	4832      	ldr	r0, [pc, #200]	@ (8011224 <_printf_i+0x238>)
 801115a:	2778      	movs	r7, #120	@ 0x78
 801115c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8011160:	6823      	ldr	r3, [r4, #0]
 8011162:	6831      	ldr	r1, [r6, #0]
 8011164:	061f      	lsls	r7, r3, #24
 8011166:	f851 5b04 	ldr.w	r5, [r1], #4
 801116a:	d402      	bmi.n	8011172 <_printf_i+0x186>
 801116c:	065f      	lsls	r7, r3, #25
 801116e:	bf48      	it	mi
 8011170:	b2ad      	uxthmi	r5, r5
 8011172:	6031      	str	r1, [r6, #0]
 8011174:	07d9      	lsls	r1, r3, #31
 8011176:	bf44      	itt	mi
 8011178:	f043 0320 	orrmi.w	r3, r3, #32
 801117c:	6023      	strmi	r3, [r4, #0]
 801117e:	b11d      	cbz	r5, 8011188 <_printf_i+0x19c>
 8011180:	2310      	movs	r3, #16
 8011182:	e7ad      	b.n	80110e0 <_printf_i+0xf4>
 8011184:	4826      	ldr	r0, [pc, #152]	@ (8011220 <_printf_i+0x234>)
 8011186:	e7e9      	b.n	801115c <_printf_i+0x170>
 8011188:	6823      	ldr	r3, [r4, #0]
 801118a:	f023 0320 	bic.w	r3, r3, #32
 801118e:	6023      	str	r3, [r4, #0]
 8011190:	e7f6      	b.n	8011180 <_printf_i+0x194>
 8011192:	4616      	mov	r6, r2
 8011194:	e7bd      	b.n	8011112 <_printf_i+0x126>
 8011196:	6833      	ldr	r3, [r6, #0]
 8011198:	6825      	ldr	r5, [r4, #0]
 801119a:	6961      	ldr	r1, [r4, #20]
 801119c:	1d18      	adds	r0, r3, #4
 801119e:	6030      	str	r0, [r6, #0]
 80111a0:	062e      	lsls	r6, r5, #24
 80111a2:	681b      	ldr	r3, [r3, #0]
 80111a4:	d501      	bpl.n	80111aa <_printf_i+0x1be>
 80111a6:	6019      	str	r1, [r3, #0]
 80111a8:	e002      	b.n	80111b0 <_printf_i+0x1c4>
 80111aa:	0668      	lsls	r0, r5, #25
 80111ac:	d5fb      	bpl.n	80111a6 <_printf_i+0x1ba>
 80111ae:	8019      	strh	r1, [r3, #0]
 80111b0:	2300      	movs	r3, #0
 80111b2:	6123      	str	r3, [r4, #16]
 80111b4:	4616      	mov	r6, r2
 80111b6:	e7bc      	b.n	8011132 <_printf_i+0x146>
 80111b8:	6833      	ldr	r3, [r6, #0]
 80111ba:	1d1a      	adds	r2, r3, #4
 80111bc:	6032      	str	r2, [r6, #0]
 80111be:	681e      	ldr	r6, [r3, #0]
 80111c0:	6862      	ldr	r2, [r4, #4]
 80111c2:	2100      	movs	r1, #0
 80111c4:	4630      	mov	r0, r6
 80111c6:	f7ef f82b 	bl	8000220 <memchr>
 80111ca:	b108      	cbz	r0, 80111d0 <_printf_i+0x1e4>
 80111cc:	1b80      	subs	r0, r0, r6
 80111ce:	6060      	str	r0, [r4, #4]
 80111d0:	6863      	ldr	r3, [r4, #4]
 80111d2:	6123      	str	r3, [r4, #16]
 80111d4:	2300      	movs	r3, #0
 80111d6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80111da:	e7aa      	b.n	8011132 <_printf_i+0x146>
 80111dc:	6923      	ldr	r3, [r4, #16]
 80111de:	4632      	mov	r2, r6
 80111e0:	4649      	mov	r1, r9
 80111e2:	4640      	mov	r0, r8
 80111e4:	47d0      	blx	sl
 80111e6:	3001      	adds	r0, #1
 80111e8:	d0ad      	beq.n	8011146 <_printf_i+0x15a>
 80111ea:	6823      	ldr	r3, [r4, #0]
 80111ec:	079b      	lsls	r3, r3, #30
 80111ee:	d413      	bmi.n	8011218 <_printf_i+0x22c>
 80111f0:	68e0      	ldr	r0, [r4, #12]
 80111f2:	9b03      	ldr	r3, [sp, #12]
 80111f4:	4298      	cmp	r0, r3
 80111f6:	bfb8      	it	lt
 80111f8:	4618      	movlt	r0, r3
 80111fa:	e7a6      	b.n	801114a <_printf_i+0x15e>
 80111fc:	2301      	movs	r3, #1
 80111fe:	4632      	mov	r2, r6
 8011200:	4649      	mov	r1, r9
 8011202:	4640      	mov	r0, r8
 8011204:	47d0      	blx	sl
 8011206:	3001      	adds	r0, #1
 8011208:	d09d      	beq.n	8011146 <_printf_i+0x15a>
 801120a:	3501      	adds	r5, #1
 801120c:	68e3      	ldr	r3, [r4, #12]
 801120e:	9903      	ldr	r1, [sp, #12]
 8011210:	1a5b      	subs	r3, r3, r1
 8011212:	42ab      	cmp	r3, r5
 8011214:	dcf2      	bgt.n	80111fc <_printf_i+0x210>
 8011216:	e7eb      	b.n	80111f0 <_printf_i+0x204>
 8011218:	2500      	movs	r5, #0
 801121a:	f104 0619 	add.w	r6, r4, #25
 801121e:	e7f5      	b.n	801120c <_printf_i+0x220>
 8011220:	08015382 	.word	0x08015382
 8011224:	08015393 	.word	0x08015393

08011228 <std>:
 8011228:	2300      	movs	r3, #0
 801122a:	b510      	push	{r4, lr}
 801122c:	4604      	mov	r4, r0
 801122e:	e9c0 3300 	strd	r3, r3, [r0]
 8011232:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8011236:	6083      	str	r3, [r0, #8]
 8011238:	8181      	strh	r1, [r0, #12]
 801123a:	6643      	str	r3, [r0, #100]	@ 0x64
 801123c:	81c2      	strh	r2, [r0, #14]
 801123e:	6183      	str	r3, [r0, #24]
 8011240:	4619      	mov	r1, r3
 8011242:	2208      	movs	r2, #8
 8011244:	305c      	adds	r0, #92	@ 0x5c
 8011246:	f000 f966 	bl	8011516 <memset>
 801124a:	4b0d      	ldr	r3, [pc, #52]	@ (8011280 <std+0x58>)
 801124c:	6263      	str	r3, [r4, #36]	@ 0x24
 801124e:	4b0d      	ldr	r3, [pc, #52]	@ (8011284 <std+0x5c>)
 8011250:	62a3      	str	r3, [r4, #40]	@ 0x28
 8011252:	4b0d      	ldr	r3, [pc, #52]	@ (8011288 <std+0x60>)
 8011254:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8011256:	4b0d      	ldr	r3, [pc, #52]	@ (801128c <std+0x64>)
 8011258:	6323      	str	r3, [r4, #48]	@ 0x30
 801125a:	4b0d      	ldr	r3, [pc, #52]	@ (8011290 <std+0x68>)
 801125c:	6224      	str	r4, [r4, #32]
 801125e:	429c      	cmp	r4, r3
 8011260:	d006      	beq.n	8011270 <std+0x48>
 8011262:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8011266:	4294      	cmp	r4, r2
 8011268:	d002      	beq.n	8011270 <std+0x48>
 801126a:	33d0      	adds	r3, #208	@ 0xd0
 801126c:	429c      	cmp	r4, r3
 801126e:	d105      	bne.n	801127c <std+0x54>
 8011270:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8011274:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011278:	f000 b9ca 	b.w	8011610 <__retarget_lock_init_recursive>
 801127c:	bd10      	pop	{r4, pc}
 801127e:	bf00      	nop
 8011280:	0801145d 	.word	0x0801145d
 8011284:	0801147f 	.word	0x0801147f
 8011288:	080114b7 	.word	0x080114b7
 801128c:	080114db 	.word	0x080114db
 8011290:	200038b8 	.word	0x200038b8

08011294 <stdio_exit_handler>:
 8011294:	4a02      	ldr	r2, [pc, #8]	@ (80112a0 <stdio_exit_handler+0xc>)
 8011296:	4903      	ldr	r1, [pc, #12]	@ (80112a4 <stdio_exit_handler+0x10>)
 8011298:	4803      	ldr	r0, [pc, #12]	@ (80112a8 <stdio_exit_handler+0x14>)
 801129a:	f000 b869 	b.w	8011370 <_fwalk_sglue>
 801129e:	bf00      	nop
 80112a0:	200001a0 	.word	0x200001a0
 80112a4:	08012f95 	.word	0x08012f95
 80112a8:	200001b0 	.word	0x200001b0

080112ac <cleanup_stdio>:
 80112ac:	6841      	ldr	r1, [r0, #4]
 80112ae:	4b0c      	ldr	r3, [pc, #48]	@ (80112e0 <cleanup_stdio+0x34>)
 80112b0:	4299      	cmp	r1, r3
 80112b2:	b510      	push	{r4, lr}
 80112b4:	4604      	mov	r4, r0
 80112b6:	d001      	beq.n	80112bc <cleanup_stdio+0x10>
 80112b8:	f001 fe6c 	bl	8012f94 <_fflush_r>
 80112bc:	68a1      	ldr	r1, [r4, #8]
 80112be:	4b09      	ldr	r3, [pc, #36]	@ (80112e4 <cleanup_stdio+0x38>)
 80112c0:	4299      	cmp	r1, r3
 80112c2:	d002      	beq.n	80112ca <cleanup_stdio+0x1e>
 80112c4:	4620      	mov	r0, r4
 80112c6:	f001 fe65 	bl	8012f94 <_fflush_r>
 80112ca:	68e1      	ldr	r1, [r4, #12]
 80112cc:	4b06      	ldr	r3, [pc, #24]	@ (80112e8 <cleanup_stdio+0x3c>)
 80112ce:	4299      	cmp	r1, r3
 80112d0:	d004      	beq.n	80112dc <cleanup_stdio+0x30>
 80112d2:	4620      	mov	r0, r4
 80112d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80112d8:	f001 be5c 	b.w	8012f94 <_fflush_r>
 80112dc:	bd10      	pop	{r4, pc}
 80112de:	bf00      	nop
 80112e0:	200038b8 	.word	0x200038b8
 80112e4:	20003920 	.word	0x20003920
 80112e8:	20003988 	.word	0x20003988

080112ec <global_stdio_init.part.0>:
 80112ec:	b510      	push	{r4, lr}
 80112ee:	4b0b      	ldr	r3, [pc, #44]	@ (801131c <global_stdio_init.part.0+0x30>)
 80112f0:	4c0b      	ldr	r4, [pc, #44]	@ (8011320 <global_stdio_init.part.0+0x34>)
 80112f2:	4a0c      	ldr	r2, [pc, #48]	@ (8011324 <global_stdio_init.part.0+0x38>)
 80112f4:	601a      	str	r2, [r3, #0]
 80112f6:	4620      	mov	r0, r4
 80112f8:	2200      	movs	r2, #0
 80112fa:	2104      	movs	r1, #4
 80112fc:	f7ff ff94 	bl	8011228 <std>
 8011300:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8011304:	2201      	movs	r2, #1
 8011306:	2109      	movs	r1, #9
 8011308:	f7ff ff8e 	bl	8011228 <std>
 801130c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8011310:	2202      	movs	r2, #2
 8011312:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011316:	2112      	movs	r1, #18
 8011318:	f7ff bf86 	b.w	8011228 <std>
 801131c:	200039f0 	.word	0x200039f0
 8011320:	200038b8 	.word	0x200038b8
 8011324:	08011295 	.word	0x08011295

08011328 <__sfp_lock_acquire>:
 8011328:	4801      	ldr	r0, [pc, #4]	@ (8011330 <__sfp_lock_acquire+0x8>)
 801132a:	f000 b972 	b.w	8011612 <__retarget_lock_acquire_recursive>
 801132e:	bf00      	nop
 8011330:	200039f9 	.word	0x200039f9

08011334 <__sfp_lock_release>:
 8011334:	4801      	ldr	r0, [pc, #4]	@ (801133c <__sfp_lock_release+0x8>)
 8011336:	f000 b96d 	b.w	8011614 <__retarget_lock_release_recursive>
 801133a:	bf00      	nop
 801133c:	200039f9 	.word	0x200039f9

08011340 <__sinit>:
 8011340:	b510      	push	{r4, lr}
 8011342:	4604      	mov	r4, r0
 8011344:	f7ff fff0 	bl	8011328 <__sfp_lock_acquire>
 8011348:	6a23      	ldr	r3, [r4, #32]
 801134a:	b11b      	cbz	r3, 8011354 <__sinit+0x14>
 801134c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011350:	f7ff bff0 	b.w	8011334 <__sfp_lock_release>
 8011354:	4b04      	ldr	r3, [pc, #16]	@ (8011368 <__sinit+0x28>)
 8011356:	6223      	str	r3, [r4, #32]
 8011358:	4b04      	ldr	r3, [pc, #16]	@ (801136c <__sinit+0x2c>)
 801135a:	681b      	ldr	r3, [r3, #0]
 801135c:	2b00      	cmp	r3, #0
 801135e:	d1f5      	bne.n	801134c <__sinit+0xc>
 8011360:	f7ff ffc4 	bl	80112ec <global_stdio_init.part.0>
 8011364:	e7f2      	b.n	801134c <__sinit+0xc>
 8011366:	bf00      	nop
 8011368:	080112ad 	.word	0x080112ad
 801136c:	200039f0 	.word	0x200039f0

08011370 <_fwalk_sglue>:
 8011370:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011374:	4607      	mov	r7, r0
 8011376:	4688      	mov	r8, r1
 8011378:	4614      	mov	r4, r2
 801137a:	2600      	movs	r6, #0
 801137c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8011380:	f1b9 0901 	subs.w	r9, r9, #1
 8011384:	d505      	bpl.n	8011392 <_fwalk_sglue+0x22>
 8011386:	6824      	ldr	r4, [r4, #0]
 8011388:	2c00      	cmp	r4, #0
 801138a:	d1f7      	bne.n	801137c <_fwalk_sglue+0xc>
 801138c:	4630      	mov	r0, r6
 801138e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011392:	89ab      	ldrh	r3, [r5, #12]
 8011394:	2b01      	cmp	r3, #1
 8011396:	d907      	bls.n	80113a8 <_fwalk_sglue+0x38>
 8011398:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801139c:	3301      	adds	r3, #1
 801139e:	d003      	beq.n	80113a8 <_fwalk_sglue+0x38>
 80113a0:	4629      	mov	r1, r5
 80113a2:	4638      	mov	r0, r7
 80113a4:	47c0      	blx	r8
 80113a6:	4306      	orrs	r6, r0
 80113a8:	3568      	adds	r5, #104	@ 0x68
 80113aa:	e7e9      	b.n	8011380 <_fwalk_sglue+0x10>

080113ac <sniprintf>:
 80113ac:	b40c      	push	{r2, r3}
 80113ae:	b530      	push	{r4, r5, lr}
 80113b0:	4b18      	ldr	r3, [pc, #96]	@ (8011414 <sniprintf+0x68>)
 80113b2:	1e0c      	subs	r4, r1, #0
 80113b4:	681d      	ldr	r5, [r3, #0]
 80113b6:	b09d      	sub	sp, #116	@ 0x74
 80113b8:	da08      	bge.n	80113cc <sniprintf+0x20>
 80113ba:	238b      	movs	r3, #139	@ 0x8b
 80113bc:	602b      	str	r3, [r5, #0]
 80113be:	f04f 30ff 	mov.w	r0, #4294967295
 80113c2:	b01d      	add	sp, #116	@ 0x74
 80113c4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80113c8:	b002      	add	sp, #8
 80113ca:	4770      	bx	lr
 80113cc:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80113d0:	f8ad 3014 	strh.w	r3, [sp, #20]
 80113d4:	f04f 0300 	mov.w	r3, #0
 80113d8:	931b      	str	r3, [sp, #108]	@ 0x6c
 80113da:	bf14      	ite	ne
 80113dc:	f104 33ff 	addne.w	r3, r4, #4294967295
 80113e0:	4623      	moveq	r3, r4
 80113e2:	9304      	str	r3, [sp, #16]
 80113e4:	9307      	str	r3, [sp, #28]
 80113e6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80113ea:	9002      	str	r0, [sp, #8]
 80113ec:	9006      	str	r0, [sp, #24]
 80113ee:	f8ad 3016 	strh.w	r3, [sp, #22]
 80113f2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80113f4:	ab21      	add	r3, sp, #132	@ 0x84
 80113f6:	a902      	add	r1, sp, #8
 80113f8:	4628      	mov	r0, r5
 80113fa:	9301      	str	r3, [sp, #4]
 80113fc:	f001 fc4a 	bl	8012c94 <_svfiprintf_r>
 8011400:	1c43      	adds	r3, r0, #1
 8011402:	bfbc      	itt	lt
 8011404:	238b      	movlt	r3, #139	@ 0x8b
 8011406:	602b      	strlt	r3, [r5, #0]
 8011408:	2c00      	cmp	r4, #0
 801140a:	d0da      	beq.n	80113c2 <sniprintf+0x16>
 801140c:	9b02      	ldr	r3, [sp, #8]
 801140e:	2200      	movs	r2, #0
 8011410:	701a      	strb	r2, [r3, #0]
 8011412:	e7d6      	b.n	80113c2 <sniprintf+0x16>
 8011414:	200001ac 	.word	0x200001ac

08011418 <siprintf>:
 8011418:	b40e      	push	{r1, r2, r3}
 801141a:	b510      	push	{r4, lr}
 801141c:	b09d      	sub	sp, #116	@ 0x74
 801141e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8011420:	9002      	str	r0, [sp, #8]
 8011422:	9006      	str	r0, [sp, #24]
 8011424:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8011428:	480a      	ldr	r0, [pc, #40]	@ (8011454 <siprintf+0x3c>)
 801142a:	9107      	str	r1, [sp, #28]
 801142c:	9104      	str	r1, [sp, #16]
 801142e:	490a      	ldr	r1, [pc, #40]	@ (8011458 <siprintf+0x40>)
 8011430:	f853 2b04 	ldr.w	r2, [r3], #4
 8011434:	9105      	str	r1, [sp, #20]
 8011436:	2400      	movs	r4, #0
 8011438:	a902      	add	r1, sp, #8
 801143a:	6800      	ldr	r0, [r0, #0]
 801143c:	9301      	str	r3, [sp, #4]
 801143e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8011440:	f001 fc28 	bl	8012c94 <_svfiprintf_r>
 8011444:	9b02      	ldr	r3, [sp, #8]
 8011446:	701c      	strb	r4, [r3, #0]
 8011448:	b01d      	add	sp, #116	@ 0x74
 801144a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801144e:	b003      	add	sp, #12
 8011450:	4770      	bx	lr
 8011452:	bf00      	nop
 8011454:	200001ac 	.word	0x200001ac
 8011458:	ffff0208 	.word	0xffff0208

0801145c <__sread>:
 801145c:	b510      	push	{r4, lr}
 801145e:	460c      	mov	r4, r1
 8011460:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011464:	f000 f886 	bl	8011574 <_read_r>
 8011468:	2800      	cmp	r0, #0
 801146a:	bfab      	itete	ge
 801146c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801146e:	89a3      	ldrhlt	r3, [r4, #12]
 8011470:	181b      	addge	r3, r3, r0
 8011472:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8011476:	bfac      	ite	ge
 8011478:	6563      	strge	r3, [r4, #84]	@ 0x54
 801147a:	81a3      	strhlt	r3, [r4, #12]
 801147c:	bd10      	pop	{r4, pc}

0801147e <__swrite>:
 801147e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011482:	461f      	mov	r7, r3
 8011484:	898b      	ldrh	r3, [r1, #12]
 8011486:	05db      	lsls	r3, r3, #23
 8011488:	4605      	mov	r5, r0
 801148a:	460c      	mov	r4, r1
 801148c:	4616      	mov	r6, r2
 801148e:	d505      	bpl.n	801149c <__swrite+0x1e>
 8011490:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011494:	2302      	movs	r3, #2
 8011496:	2200      	movs	r2, #0
 8011498:	f000 f85a 	bl	8011550 <_lseek_r>
 801149c:	89a3      	ldrh	r3, [r4, #12]
 801149e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80114a2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80114a6:	81a3      	strh	r3, [r4, #12]
 80114a8:	4632      	mov	r2, r6
 80114aa:	463b      	mov	r3, r7
 80114ac:	4628      	mov	r0, r5
 80114ae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80114b2:	f000 b871 	b.w	8011598 <_write_r>

080114b6 <__sseek>:
 80114b6:	b510      	push	{r4, lr}
 80114b8:	460c      	mov	r4, r1
 80114ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80114be:	f000 f847 	bl	8011550 <_lseek_r>
 80114c2:	1c43      	adds	r3, r0, #1
 80114c4:	89a3      	ldrh	r3, [r4, #12]
 80114c6:	bf15      	itete	ne
 80114c8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80114ca:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80114ce:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80114d2:	81a3      	strheq	r3, [r4, #12]
 80114d4:	bf18      	it	ne
 80114d6:	81a3      	strhne	r3, [r4, #12]
 80114d8:	bd10      	pop	{r4, pc}

080114da <__sclose>:
 80114da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80114de:	f000 b827 	b.w	8011530 <_close_r>

080114e2 <memmove>:
 80114e2:	4288      	cmp	r0, r1
 80114e4:	b510      	push	{r4, lr}
 80114e6:	eb01 0402 	add.w	r4, r1, r2
 80114ea:	d902      	bls.n	80114f2 <memmove+0x10>
 80114ec:	4284      	cmp	r4, r0
 80114ee:	4623      	mov	r3, r4
 80114f0:	d807      	bhi.n	8011502 <memmove+0x20>
 80114f2:	1e43      	subs	r3, r0, #1
 80114f4:	42a1      	cmp	r1, r4
 80114f6:	d008      	beq.n	801150a <memmove+0x28>
 80114f8:	f811 2b01 	ldrb.w	r2, [r1], #1
 80114fc:	f803 2f01 	strb.w	r2, [r3, #1]!
 8011500:	e7f8      	b.n	80114f4 <memmove+0x12>
 8011502:	4402      	add	r2, r0
 8011504:	4601      	mov	r1, r0
 8011506:	428a      	cmp	r2, r1
 8011508:	d100      	bne.n	801150c <memmove+0x2a>
 801150a:	bd10      	pop	{r4, pc}
 801150c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8011510:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8011514:	e7f7      	b.n	8011506 <memmove+0x24>

08011516 <memset>:
 8011516:	4402      	add	r2, r0
 8011518:	4603      	mov	r3, r0
 801151a:	4293      	cmp	r3, r2
 801151c:	d100      	bne.n	8011520 <memset+0xa>
 801151e:	4770      	bx	lr
 8011520:	f803 1b01 	strb.w	r1, [r3], #1
 8011524:	e7f9      	b.n	801151a <memset+0x4>
	...

08011528 <_localeconv_r>:
 8011528:	4800      	ldr	r0, [pc, #0]	@ (801152c <_localeconv_r+0x4>)
 801152a:	4770      	bx	lr
 801152c:	200002ec 	.word	0x200002ec

08011530 <_close_r>:
 8011530:	b538      	push	{r3, r4, r5, lr}
 8011532:	4d06      	ldr	r5, [pc, #24]	@ (801154c <_close_r+0x1c>)
 8011534:	2300      	movs	r3, #0
 8011536:	4604      	mov	r4, r0
 8011538:	4608      	mov	r0, r1
 801153a:	602b      	str	r3, [r5, #0]
 801153c:	f7f1 fdc2 	bl	80030c4 <_close>
 8011540:	1c43      	adds	r3, r0, #1
 8011542:	d102      	bne.n	801154a <_close_r+0x1a>
 8011544:	682b      	ldr	r3, [r5, #0]
 8011546:	b103      	cbz	r3, 801154a <_close_r+0x1a>
 8011548:	6023      	str	r3, [r4, #0]
 801154a:	bd38      	pop	{r3, r4, r5, pc}
 801154c:	200039f4 	.word	0x200039f4

08011550 <_lseek_r>:
 8011550:	b538      	push	{r3, r4, r5, lr}
 8011552:	4d07      	ldr	r5, [pc, #28]	@ (8011570 <_lseek_r+0x20>)
 8011554:	4604      	mov	r4, r0
 8011556:	4608      	mov	r0, r1
 8011558:	4611      	mov	r1, r2
 801155a:	2200      	movs	r2, #0
 801155c:	602a      	str	r2, [r5, #0]
 801155e:	461a      	mov	r2, r3
 8011560:	f7f1 fdd7 	bl	8003112 <_lseek>
 8011564:	1c43      	adds	r3, r0, #1
 8011566:	d102      	bne.n	801156e <_lseek_r+0x1e>
 8011568:	682b      	ldr	r3, [r5, #0]
 801156a:	b103      	cbz	r3, 801156e <_lseek_r+0x1e>
 801156c:	6023      	str	r3, [r4, #0]
 801156e:	bd38      	pop	{r3, r4, r5, pc}
 8011570:	200039f4 	.word	0x200039f4

08011574 <_read_r>:
 8011574:	b538      	push	{r3, r4, r5, lr}
 8011576:	4d07      	ldr	r5, [pc, #28]	@ (8011594 <_read_r+0x20>)
 8011578:	4604      	mov	r4, r0
 801157a:	4608      	mov	r0, r1
 801157c:	4611      	mov	r1, r2
 801157e:	2200      	movs	r2, #0
 8011580:	602a      	str	r2, [r5, #0]
 8011582:	461a      	mov	r2, r3
 8011584:	f7f1 fd65 	bl	8003052 <_read>
 8011588:	1c43      	adds	r3, r0, #1
 801158a:	d102      	bne.n	8011592 <_read_r+0x1e>
 801158c:	682b      	ldr	r3, [r5, #0]
 801158e:	b103      	cbz	r3, 8011592 <_read_r+0x1e>
 8011590:	6023      	str	r3, [r4, #0]
 8011592:	bd38      	pop	{r3, r4, r5, pc}
 8011594:	200039f4 	.word	0x200039f4

08011598 <_write_r>:
 8011598:	b538      	push	{r3, r4, r5, lr}
 801159a:	4d07      	ldr	r5, [pc, #28]	@ (80115b8 <_write_r+0x20>)
 801159c:	4604      	mov	r4, r0
 801159e:	4608      	mov	r0, r1
 80115a0:	4611      	mov	r1, r2
 80115a2:	2200      	movs	r2, #0
 80115a4:	602a      	str	r2, [r5, #0]
 80115a6:	461a      	mov	r2, r3
 80115a8:	f7f1 fd70 	bl	800308c <_write>
 80115ac:	1c43      	adds	r3, r0, #1
 80115ae:	d102      	bne.n	80115b6 <_write_r+0x1e>
 80115b0:	682b      	ldr	r3, [r5, #0]
 80115b2:	b103      	cbz	r3, 80115b6 <_write_r+0x1e>
 80115b4:	6023      	str	r3, [r4, #0]
 80115b6:	bd38      	pop	{r3, r4, r5, pc}
 80115b8:	200039f4 	.word	0x200039f4

080115bc <__errno>:
 80115bc:	4b01      	ldr	r3, [pc, #4]	@ (80115c4 <__errno+0x8>)
 80115be:	6818      	ldr	r0, [r3, #0]
 80115c0:	4770      	bx	lr
 80115c2:	bf00      	nop
 80115c4:	200001ac 	.word	0x200001ac

080115c8 <__libc_init_array>:
 80115c8:	b570      	push	{r4, r5, r6, lr}
 80115ca:	4d0d      	ldr	r5, [pc, #52]	@ (8011600 <__libc_init_array+0x38>)
 80115cc:	4c0d      	ldr	r4, [pc, #52]	@ (8011604 <__libc_init_array+0x3c>)
 80115ce:	1b64      	subs	r4, r4, r5
 80115d0:	10a4      	asrs	r4, r4, #2
 80115d2:	2600      	movs	r6, #0
 80115d4:	42a6      	cmp	r6, r4
 80115d6:	d109      	bne.n	80115ec <__libc_init_array+0x24>
 80115d8:	4d0b      	ldr	r5, [pc, #44]	@ (8011608 <__libc_init_array+0x40>)
 80115da:	4c0c      	ldr	r4, [pc, #48]	@ (801160c <__libc_init_array+0x44>)
 80115dc:	f002 f850 	bl	8013680 <_init>
 80115e0:	1b64      	subs	r4, r4, r5
 80115e2:	10a4      	asrs	r4, r4, #2
 80115e4:	2600      	movs	r6, #0
 80115e6:	42a6      	cmp	r6, r4
 80115e8:	d105      	bne.n	80115f6 <__libc_init_array+0x2e>
 80115ea:	bd70      	pop	{r4, r5, r6, pc}
 80115ec:	f855 3b04 	ldr.w	r3, [r5], #4
 80115f0:	4798      	blx	r3
 80115f2:	3601      	adds	r6, #1
 80115f4:	e7ee      	b.n	80115d4 <__libc_init_array+0xc>
 80115f6:	f855 3b04 	ldr.w	r3, [r5], #4
 80115fa:	4798      	blx	r3
 80115fc:	3601      	adds	r6, #1
 80115fe:	e7f2      	b.n	80115e6 <__libc_init_array+0x1e>
 8011600:	080156ec 	.word	0x080156ec
 8011604:	080156ec 	.word	0x080156ec
 8011608:	080156ec 	.word	0x080156ec
 801160c:	080156f0 	.word	0x080156f0

08011610 <__retarget_lock_init_recursive>:
 8011610:	4770      	bx	lr

08011612 <__retarget_lock_acquire_recursive>:
 8011612:	4770      	bx	lr

08011614 <__retarget_lock_release_recursive>:
 8011614:	4770      	bx	lr

08011616 <memcpy>:
 8011616:	440a      	add	r2, r1
 8011618:	4291      	cmp	r1, r2
 801161a:	f100 33ff 	add.w	r3, r0, #4294967295
 801161e:	d100      	bne.n	8011622 <memcpy+0xc>
 8011620:	4770      	bx	lr
 8011622:	b510      	push	{r4, lr}
 8011624:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011628:	f803 4f01 	strb.w	r4, [r3, #1]!
 801162c:	4291      	cmp	r1, r2
 801162e:	d1f9      	bne.n	8011624 <memcpy+0xe>
 8011630:	bd10      	pop	{r4, pc}

08011632 <quorem>:
 8011632:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011636:	6903      	ldr	r3, [r0, #16]
 8011638:	690c      	ldr	r4, [r1, #16]
 801163a:	42a3      	cmp	r3, r4
 801163c:	4607      	mov	r7, r0
 801163e:	db7e      	blt.n	801173e <quorem+0x10c>
 8011640:	3c01      	subs	r4, #1
 8011642:	f101 0814 	add.w	r8, r1, #20
 8011646:	00a3      	lsls	r3, r4, #2
 8011648:	f100 0514 	add.w	r5, r0, #20
 801164c:	9300      	str	r3, [sp, #0]
 801164e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8011652:	9301      	str	r3, [sp, #4]
 8011654:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8011658:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801165c:	3301      	adds	r3, #1
 801165e:	429a      	cmp	r2, r3
 8011660:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8011664:	fbb2 f6f3 	udiv	r6, r2, r3
 8011668:	d32e      	bcc.n	80116c8 <quorem+0x96>
 801166a:	f04f 0a00 	mov.w	sl, #0
 801166e:	46c4      	mov	ip, r8
 8011670:	46ae      	mov	lr, r5
 8011672:	46d3      	mov	fp, sl
 8011674:	f85c 3b04 	ldr.w	r3, [ip], #4
 8011678:	b298      	uxth	r0, r3
 801167a:	fb06 a000 	mla	r0, r6, r0, sl
 801167e:	0c02      	lsrs	r2, r0, #16
 8011680:	0c1b      	lsrs	r3, r3, #16
 8011682:	fb06 2303 	mla	r3, r6, r3, r2
 8011686:	f8de 2000 	ldr.w	r2, [lr]
 801168a:	b280      	uxth	r0, r0
 801168c:	b292      	uxth	r2, r2
 801168e:	1a12      	subs	r2, r2, r0
 8011690:	445a      	add	r2, fp
 8011692:	f8de 0000 	ldr.w	r0, [lr]
 8011696:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801169a:	b29b      	uxth	r3, r3
 801169c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80116a0:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80116a4:	b292      	uxth	r2, r2
 80116a6:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80116aa:	45e1      	cmp	r9, ip
 80116ac:	f84e 2b04 	str.w	r2, [lr], #4
 80116b0:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80116b4:	d2de      	bcs.n	8011674 <quorem+0x42>
 80116b6:	9b00      	ldr	r3, [sp, #0]
 80116b8:	58eb      	ldr	r3, [r5, r3]
 80116ba:	b92b      	cbnz	r3, 80116c8 <quorem+0x96>
 80116bc:	9b01      	ldr	r3, [sp, #4]
 80116be:	3b04      	subs	r3, #4
 80116c0:	429d      	cmp	r5, r3
 80116c2:	461a      	mov	r2, r3
 80116c4:	d32f      	bcc.n	8011726 <quorem+0xf4>
 80116c6:	613c      	str	r4, [r7, #16]
 80116c8:	4638      	mov	r0, r7
 80116ca:	f001 f97f 	bl	80129cc <__mcmp>
 80116ce:	2800      	cmp	r0, #0
 80116d0:	db25      	blt.n	801171e <quorem+0xec>
 80116d2:	4629      	mov	r1, r5
 80116d4:	2000      	movs	r0, #0
 80116d6:	f858 2b04 	ldr.w	r2, [r8], #4
 80116da:	f8d1 c000 	ldr.w	ip, [r1]
 80116de:	fa1f fe82 	uxth.w	lr, r2
 80116e2:	fa1f f38c 	uxth.w	r3, ip
 80116e6:	eba3 030e 	sub.w	r3, r3, lr
 80116ea:	4403      	add	r3, r0
 80116ec:	0c12      	lsrs	r2, r2, #16
 80116ee:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80116f2:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80116f6:	b29b      	uxth	r3, r3
 80116f8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80116fc:	45c1      	cmp	r9, r8
 80116fe:	f841 3b04 	str.w	r3, [r1], #4
 8011702:	ea4f 4022 	mov.w	r0, r2, asr #16
 8011706:	d2e6      	bcs.n	80116d6 <quorem+0xa4>
 8011708:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801170c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8011710:	b922      	cbnz	r2, 801171c <quorem+0xea>
 8011712:	3b04      	subs	r3, #4
 8011714:	429d      	cmp	r5, r3
 8011716:	461a      	mov	r2, r3
 8011718:	d30b      	bcc.n	8011732 <quorem+0x100>
 801171a:	613c      	str	r4, [r7, #16]
 801171c:	3601      	adds	r6, #1
 801171e:	4630      	mov	r0, r6
 8011720:	b003      	add	sp, #12
 8011722:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011726:	6812      	ldr	r2, [r2, #0]
 8011728:	3b04      	subs	r3, #4
 801172a:	2a00      	cmp	r2, #0
 801172c:	d1cb      	bne.n	80116c6 <quorem+0x94>
 801172e:	3c01      	subs	r4, #1
 8011730:	e7c6      	b.n	80116c0 <quorem+0x8e>
 8011732:	6812      	ldr	r2, [r2, #0]
 8011734:	3b04      	subs	r3, #4
 8011736:	2a00      	cmp	r2, #0
 8011738:	d1ef      	bne.n	801171a <quorem+0xe8>
 801173a:	3c01      	subs	r4, #1
 801173c:	e7ea      	b.n	8011714 <quorem+0xe2>
 801173e:	2000      	movs	r0, #0
 8011740:	e7ee      	b.n	8011720 <quorem+0xee>
 8011742:	0000      	movs	r0, r0
 8011744:	0000      	movs	r0, r0
	...

08011748 <_dtoa_r>:
 8011748:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801174c:	69c7      	ldr	r7, [r0, #28]
 801174e:	b097      	sub	sp, #92	@ 0x5c
 8011750:	ed8d 0b04 	vstr	d0, [sp, #16]
 8011754:	ec55 4b10 	vmov	r4, r5, d0
 8011758:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 801175a:	9107      	str	r1, [sp, #28]
 801175c:	4681      	mov	r9, r0
 801175e:	920c      	str	r2, [sp, #48]	@ 0x30
 8011760:	9311      	str	r3, [sp, #68]	@ 0x44
 8011762:	b97f      	cbnz	r7, 8011784 <_dtoa_r+0x3c>
 8011764:	2010      	movs	r0, #16
 8011766:	f000 fe09 	bl	801237c <malloc>
 801176a:	4602      	mov	r2, r0
 801176c:	f8c9 001c 	str.w	r0, [r9, #28]
 8011770:	b920      	cbnz	r0, 801177c <_dtoa_r+0x34>
 8011772:	4ba9      	ldr	r3, [pc, #676]	@ (8011a18 <_dtoa_r+0x2d0>)
 8011774:	21ef      	movs	r1, #239	@ 0xef
 8011776:	48a9      	ldr	r0, [pc, #676]	@ (8011a1c <_dtoa_r+0x2d4>)
 8011778:	f001 fc44 	bl	8013004 <__assert_func>
 801177c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8011780:	6007      	str	r7, [r0, #0]
 8011782:	60c7      	str	r7, [r0, #12]
 8011784:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8011788:	6819      	ldr	r1, [r3, #0]
 801178a:	b159      	cbz	r1, 80117a4 <_dtoa_r+0x5c>
 801178c:	685a      	ldr	r2, [r3, #4]
 801178e:	604a      	str	r2, [r1, #4]
 8011790:	2301      	movs	r3, #1
 8011792:	4093      	lsls	r3, r2
 8011794:	608b      	str	r3, [r1, #8]
 8011796:	4648      	mov	r0, r9
 8011798:	f000 fee6 	bl	8012568 <_Bfree>
 801179c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80117a0:	2200      	movs	r2, #0
 80117a2:	601a      	str	r2, [r3, #0]
 80117a4:	1e2b      	subs	r3, r5, #0
 80117a6:	bfb9      	ittee	lt
 80117a8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80117ac:	9305      	strlt	r3, [sp, #20]
 80117ae:	2300      	movge	r3, #0
 80117b0:	6033      	strge	r3, [r6, #0]
 80117b2:	9f05      	ldr	r7, [sp, #20]
 80117b4:	4b9a      	ldr	r3, [pc, #616]	@ (8011a20 <_dtoa_r+0x2d8>)
 80117b6:	bfbc      	itt	lt
 80117b8:	2201      	movlt	r2, #1
 80117ba:	6032      	strlt	r2, [r6, #0]
 80117bc:	43bb      	bics	r3, r7
 80117be:	d112      	bne.n	80117e6 <_dtoa_r+0x9e>
 80117c0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80117c2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80117c6:	6013      	str	r3, [r2, #0]
 80117c8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80117cc:	4323      	orrs	r3, r4
 80117ce:	f000 855a 	beq.w	8012286 <_dtoa_r+0xb3e>
 80117d2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80117d4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8011a34 <_dtoa_r+0x2ec>
 80117d8:	2b00      	cmp	r3, #0
 80117da:	f000 855c 	beq.w	8012296 <_dtoa_r+0xb4e>
 80117de:	f10a 0303 	add.w	r3, sl, #3
 80117e2:	f000 bd56 	b.w	8012292 <_dtoa_r+0xb4a>
 80117e6:	ed9d 7b04 	vldr	d7, [sp, #16]
 80117ea:	2200      	movs	r2, #0
 80117ec:	ec51 0b17 	vmov	r0, r1, d7
 80117f0:	2300      	movs	r3, #0
 80117f2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80117f6:	f7ef f98f 	bl	8000b18 <__aeabi_dcmpeq>
 80117fa:	4680      	mov	r8, r0
 80117fc:	b158      	cbz	r0, 8011816 <_dtoa_r+0xce>
 80117fe:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8011800:	2301      	movs	r3, #1
 8011802:	6013      	str	r3, [r2, #0]
 8011804:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8011806:	b113      	cbz	r3, 801180e <_dtoa_r+0xc6>
 8011808:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 801180a:	4b86      	ldr	r3, [pc, #536]	@ (8011a24 <_dtoa_r+0x2dc>)
 801180c:	6013      	str	r3, [r2, #0]
 801180e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8011a38 <_dtoa_r+0x2f0>
 8011812:	f000 bd40 	b.w	8012296 <_dtoa_r+0xb4e>
 8011816:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 801181a:	aa14      	add	r2, sp, #80	@ 0x50
 801181c:	a915      	add	r1, sp, #84	@ 0x54
 801181e:	4648      	mov	r0, r9
 8011820:	f001 f984 	bl	8012b2c <__d2b>
 8011824:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8011828:	9002      	str	r0, [sp, #8]
 801182a:	2e00      	cmp	r6, #0
 801182c:	d078      	beq.n	8011920 <_dtoa_r+0x1d8>
 801182e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011830:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8011834:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8011838:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801183c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8011840:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8011844:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8011848:	4619      	mov	r1, r3
 801184a:	2200      	movs	r2, #0
 801184c:	4b76      	ldr	r3, [pc, #472]	@ (8011a28 <_dtoa_r+0x2e0>)
 801184e:	f7ee fd43 	bl	80002d8 <__aeabi_dsub>
 8011852:	a36b      	add	r3, pc, #428	@ (adr r3, 8011a00 <_dtoa_r+0x2b8>)
 8011854:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011858:	f7ee fef6 	bl	8000648 <__aeabi_dmul>
 801185c:	a36a      	add	r3, pc, #424	@ (adr r3, 8011a08 <_dtoa_r+0x2c0>)
 801185e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011862:	f7ee fd3b 	bl	80002dc <__adddf3>
 8011866:	4604      	mov	r4, r0
 8011868:	4630      	mov	r0, r6
 801186a:	460d      	mov	r5, r1
 801186c:	f7ee fe82 	bl	8000574 <__aeabi_i2d>
 8011870:	a367      	add	r3, pc, #412	@ (adr r3, 8011a10 <_dtoa_r+0x2c8>)
 8011872:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011876:	f7ee fee7 	bl	8000648 <__aeabi_dmul>
 801187a:	4602      	mov	r2, r0
 801187c:	460b      	mov	r3, r1
 801187e:	4620      	mov	r0, r4
 8011880:	4629      	mov	r1, r5
 8011882:	f7ee fd2b 	bl	80002dc <__adddf3>
 8011886:	4604      	mov	r4, r0
 8011888:	460d      	mov	r5, r1
 801188a:	f7ef f98d 	bl	8000ba8 <__aeabi_d2iz>
 801188e:	2200      	movs	r2, #0
 8011890:	4607      	mov	r7, r0
 8011892:	2300      	movs	r3, #0
 8011894:	4620      	mov	r0, r4
 8011896:	4629      	mov	r1, r5
 8011898:	f7ef f948 	bl	8000b2c <__aeabi_dcmplt>
 801189c:	b140      	cbz	r0, 80118b0 <_dtoa_r+0x168>
 801189e:	4638      	mov	r0, r7
 80118a0:	f7ee fe68 	bl	8000574 <__aeabi_i2d>
 80118a4:	4622      	mov	r2, r4
 80118a6:	462b      	mov	r3, r5
 80118a8:	f7ef f936 	bl	8000b18 <__aeabi_dcmpeq>
 80118ac:	b900      	cbnz	r0, 80118b0 <_dtoa_r+0x168>
 80118ae:	3f01      	subs	r7, #1
 80118b0:	2f16      	cmp	r7, #22
 80118b2:	d852      	bhi.n	801195a <_dtoa_r+0x212>
 80118b4:	4b5d      	ldr	r3, [pc, #372]	@ (8011a2c <_dtoa_r+0x2e4>)
 80118b6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80118ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80118be:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80118c2:	f7ef f933 	bl	8000b2c <__aeabi_dcmplt>
 80118c6:	2800      	cmp	r0, #0
 80118c8:	d049      	beq.n	801195e <_dtoa_r+0x216>
 80118ca:	3f01      	subs	r7, #1
 80118cc:	2300      	movs	r3, #0
 80118ce:	9310      	str	r3, [sp, #64]	@ 0x40
 80118d0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80118d2:	1b9b      	subs	r3, r3, r6
 80118d4:	1e5a      	subs	r2, r3, #1
 80118d6:	bf45      	ittet	mi
 80118d8:	f1c3 0301 	rsbmi	r3, r3, #1
 80118dc:	9300      	strmi	r3, [sp, #0]
 80118de:	2300      	movpl	r3, #0
 80118e0:	2300      	movmi	r3, #0
 80118e2:	9206      	str	r2, [sp, #24]
 80118e4:	bf54      	ite	pl
 80118e6:	9300      	strpl	r3, [sp, #0]
 80118e8:	9306      	strmi	r3, [sp, #24]
 80118ea:	2f00      	cmp	r7, #0
 80118ec:	db39      	blt.n	8011962 <_dtoa_r+0x21a>
 80118ee:	9b06      	ldr	r3, [sp, #24]
 80118f0:	970d      	str	r7, [sp, #52]	@ 0x34
 80118f2:	443b      	add	r3, r7
 80118f4:	9306      	str	r3, [sp, #24]
 80118f6:	2300      	movs	r3, #0
 80118f8:	9308      	str	r3, [sp, #32]
 80118fa:	9b07      	ldr	r3, [sp, #28]
 80118fc:	2b09      	cmp	r3, #9
 80118fe:	d863      	bhi.n	80119c8 <_dtoa_r+0x280>
 8011900:	2b05      	cmp	r3, #5
 8011902:	bfc4      	itt	gt
 8011904:	3b04      	subgt	r3, #4
 8011906:	9307      	strgt	r3, [sp, #28]
 8011908:	9b07      	ldr	r3, [sp, #28]
 801190a:	f1a3 0302 	sub.w	r3, r3, #2
 801190e:	bfcc      	ite	gt
 8011910:	2400      	movgt	r4, #0
 8011912:	2401      	movle	r4, #1
 8011914:	2b03      	cmp	r3, #3
 8011916:	d863      	bhi.n	80119e0 <_dtoa_r+0x298>
 8011918:	e8df f003 	tbb	[pc, r3]
 801191c:	2b375452 	.word	0x2b375452
 8011920:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8011924:	441e      	add	r6, r3
 8011926:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 801192a:	2b20      	cmp	r3, #32
 801192c:	bfc1      	itttt	gt
 801192e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8011932:	409f      	lslgt	r7, r3
 8011934:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8011938:	fa24 f303 	lsrgt.w	r3, r4, r3
 801193c:	bfd6      	itet	le
 801193e:	f1c3 0320 	rsble	r3, r3, #32
 8011942:	ea47 0003 	orrgt.w	r0, r7, r3
 8011946:	fa04 f003 	lslle.w	r0, r4, r3
 801194a:	f7ee fe03 	bl	8000554 <__aeabi_ui2d>
 801194e:	2201      	movs	r2, #1
 8011950:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8011954:	3e01      	subs	r6, #1
 8011956:	9212      	str	r2, [sp, #72]	@ 0x48
 8011958:	e776      	b.n	8011848 <_dtoa_r+0x100>
 801195a:	2301      	movs	r3, #1
 801195c:	e7b7      	b.n	80118ce <_dtoa_r+0x186>
 801195e:	9010      	str	r0, [sp, #64]	@ 0x40
 8011960:	e7b6      	b.n	80118d0 <_dtoa_r+0x188>
 8011962:	9b00      	ldr	r3, [sp, #0]
 8011964:	1bdb      	subs	r3, r3, r7
 8011966:	9300      	str	r3, [sp, #0]
 8011968:	427b      	negs	r3, r7
 801196a:	9308      	str	r3, [sp, #32]
 801196c:	2300      	movs	r3, #0
 801196e:	930d      	str	r3, [sp, #52]	@ 0x34
 8011970:	e7c3      	b.n	80118fa <_dtoa_r+0x1b2>
 8011972:	2301      	movs	r3, #1
 8011974:	9309      	str	r3, [sp, #36]	@ 0x24
 8011976:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011978:	eb07 0b03 	add.w	fp, r7, r3
 801197c:	f10b 0301 	add.w	r3, fp, #1
 8011980:	2b01      	cmp	r3, #1
 8011982:	9303      	str	r3, [sp, #12]
 8011984:	bfb8      	it	lt
 8011986:	2301      	movlt	r3, #1
 8011988:	e006      	b.n	8011998 <_dtoa_r+0x250>
 801198a:	2301      	movs	r3, #1
 801198c:	9309      	str	r3, [sp, #36]	@ 0x24
 801198e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011990:	2b00      	cmp	r3, #0
 8011992:	dd28      	ble.n	80119e6 <_dtoa_r+0x29e>
 8011994:	469b      	mov	fp, r3
 8011996:	9303      	str	r3, [sp, #12]
 8011998:	f8d9 001c 	ldr.w	r0, [r9, #28]
 801199c:	2100      	movs	r1, #0
 801199e:	2204      	movs	r2, #4
 80119a0:	f102 0514 	add.w	r5, r2, #20
 80119a4:	429d      	cmp	r5, r3
 80119a6:	d926      	bls.n	80119f6 <_dtoa_r+0x2ae>
 80119a8:	6041      	str	r1, [r0, #4]
 80119aa:	4648      	mov	r0, r9
 80119ac:	f000 fd9c 	bl	80124e8 <_Balloc>
 80119b0:	4682      	mov	sl, r0
 80119b2:	2800      	cmp	r0, #0
 80119b4:	d142      	bne.n	8011a3c <_dtoa_r+0x2f4>
 80119b6:	4b1e      	ldr	r3, [pc, #120]	@ (8011a30 <_dtoa_r+0x2e8>)
 80119b8:	4602      	mov	r2, r0
 80119ba:	f240 11af 	movw	r1, #431	@ 0x1af
 80119be:	e6da      	b.n	8011776 <_dtoa_r+0x2e>
 80119c0:	2300      	movs	r3, #0
 80119c2:	e7e3      	b.n	801198c <_dtoa_r+0x244>
 80119c4:	2300      	movs	r3, #0
 80119c6:	e7d5      	b.n	8011974 <_dtoa_r+0x22c>
 80119c8:	2401      	movs	r4, #1
 80119ca:	2300      	movs	r3, #0
 80119cc:	9307      	str	r3, [sp, #28]
 80119ce:	9409      	str	r4, [sp, #36]	@ 0x24
 80119d0:	f04f 3bff 	mov.w	fp, #4294967295
 80119d4:	2200      	movs	r2, #0
 80119d6:	f8cd b00c 	str.w	fp, [sp, #12]
 80119da:	2312      	movs	r3, #18
 80119dc:	920c      	str	r2, [sp, #48]	@ 0x30
 80119de:	e7db      	b.n	8011998 <_dtoa_r+0x250>
 80119e0:	2301      	movs	r3, #1
 80119e2:	9309      	str	r3, [sp, #36]	@ 0x24
 80119e4:	e7f4      	b.n	80119d0 <_dtoa_r+0x288>
 80119e6:	f04f 0b01 	mov.w	fp, #1
 80119ea:	f8cd b00c 	str.w	fp, [sp, #12]
 80119ee:	465b      	mov	r3, fp
 80119f0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80119f4:	e7d0      	b.n	8011998 <_dtoa_r+0x250>
 80119f6:	3101      	adds	r1, #1
 80119f8:	0052      	lsls	r2, r2, #1
 80119fa:	e7d1      	b.n	80119a0 <_dtoa_r+0x258>
 80119fc:	f3af 8000 	nop.w
 8011a00:	636f4361 	.word	0x636f4361
 8011a04:	3fd287a7 	.word	0x3fd287a7
 8011a08:	8b60c8b3 	.word	0x8b60c8b3
 8011a0c:	3fc68a28 	.word	0x3fc68a28
 8011a10:	509f79fb 	.word	0x509f79fb
 8011a14:	3fd34413 	.word	0x3fd34413
 8011a18:	080153b1 	.word	0x080153b1
 8011a1c:	080153c8 	.word	0x080153c8
 8011a20:	7ff00000 	.word	0x7ff00000
 8011a24:	08015381 	.word	0x08015381
 8011a28:	3ff80000 	.word	0x3ff80000
 8011a2c:	08015518 	.word	0x08015518
 8011a30:	08015420 	.word	0x08015420
 8011a34:	080153ad 	.word	0x080153ad
 8011a38:	08015380 	.word	0x08015380
 8011a3c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8011a40:	6018      	str	r0, [r3, #0]
 8011a42:	9b03      	ldr	r3, [sp, #12]
 8011a44:	2b0e      	cmp	r3, #14
 8011a46:	f200 80a1 	bhi.w	8011b8c <_dtoa_r+0x444>
 8011a4a:	2c00      	cmp	r4, #0
 8011a4c:	f000 809e 	beq.w	8011b8c <_dtoa_r+0x444>
 8011a50:	2f00      	cmp	r7, #0
 8011a52:	dd33      	ble.n	8011abc <_dtoa_r+0x374>
 8011a54:	4b9c      	ldr	r3, [pc, #624]	@ (8011cc8 <_dtoa_r+0x580>)
 8011a56:	f007 020f 	and.w	r2, r7, #15
 8011a5a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8011a5e:	ed93 7b00 	vldr	d7, [r3]
 8011a62:	05f8      	lsls	r0, r7, #23
 8011a64:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8011a68:	ea4f 1427 	mov.w	r4, r7, asr #4
 8011a6c:	d516      	bpl.n	8011a9c <_dtoa_r+0x354>
 8011a6e:	4b97      	ldr	r3, [pc, #604]	@ (8011ccc <_dtoa_r+0x584>)
 8011a70:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8011a74:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8011a78:	f7ee ff10 	bl	800089c <__aeabi_ddiv>
 8011a7c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011a80:	f004 040f 	and.w	r4, r4, #15
 8011a84:	2603      	movs	r6, #3
 8011a86:	4d91      	ldr	r5, [pc, #580]	@ (8011ccc <_dtoa_r+0x584>)
 8011a88:	b954      	cbnz	r4, 8011aa0 <_dtoa_r+0x358>
 8011a8a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8011a8e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011a92:	f7ee ff03 	bl	800089c <__aeabi_ddiv>
 8011a96:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011a9a:	e028      	b.n	8011aee <_dtoa_r+0x3a6>
 8011a9c:	2602      	movs	r6, #2
 8011a9e:	e7f2      	b.n	8011a86 <_dtoa_r+0x33e>
 8011aa0:	07e1      	lsls	r1, r4, #31
 8011aa2:	d508      	bpl.n	8011ab6 <_dtoa_r+0x36e>
 8011aa4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8011aa8:	e9d5 2300 	ldrd	r2, r3, [r5]
 8011aac:	f7ee fdcc 	bl	8000648 <__aeabi_dmul>
 8011ab0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8011ab4:	3601      	adds	r6, #1
 8011ab6:	1064      	asrs	r4, r4, #1
 8011ab8:	3508      	adds	r5, #8
 8011aba:	e7e5      	b.n	8011a88 <_dtoa_r+0x340>
 8011abc:	f000 80af 	beq.w	8011c1e <_dtoa_r+0x4d6>
 8011ac0:	427c      	negs	r4, r7
 8011ac2:	4b81      	ldr	r3, [pc, #516]	@ (8011cc8 <_dtoa_r+0x580>)
 8011ac4:	4d81      	ldr	r5, [pc, #516]	@ (8011ccc <_dtoa_r+0x584>)
 8011ac6:	f004 020f 	and.w	r2, r4, #15
 8011aca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8011ace:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011ad2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8011ad6:	f7ee fdb7 	bl	8000648 <__aeabi_dmul>
 8011ada:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011ade:	1124      	asrs	r4, r4, #4
 8011ae0:	2300      	movs	r3, #0
 8011ae2:	2602      	movs	r6, #2
 8011ae4:	2c00      	cmp	r4, #0
 8011ae6:	f040 808f 	bne.w	8011c08 <_dtoa_r+0x4c0>
 8011aea:	2b00      	cmp	r3, #0
 8011aec:	d1d3      	bne.n	8011a96 <_dtoa_r+0x34e>
 8011aee:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8011af0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8011af4:	2b00      	cmp	r3, #0
 8011af6:	f000 8094 	beq.w	8011c22 <_dtoa_r+0x4da>
 8011afa:	4b75      	ldr	r3, [pc, #468]	@ (8011cd0 <_dtoa_r+0x588>)
 8011afc:	2200      	movs	r2, #0
 8011afe:	4620      	mov	r0, r4
 8011b00:	4629      	mov	r1, r5
 8011b02:	f7ef f813 	bl	8000b2c <__aeabi_dcmplt>
 8011b06:	2800      	cmp	r0, #0
 8011b08:	f000 808b 	beq.w	8011c22 <_dtoa_r+0x4da>
 8011b0c:	9b03      	ldr	r3, [sp, #12]
 8011b0e:	2b00      	cmp	r3, #0
 8011b10:	f000 8087 	beq.w	8011c22 <_dtoa_r+0x4da>
 8011b14:	f1bb 0f00 	cmp.w	fp, #0
 8011b18:	dd34      	ble.n	8011b84 <_dtoa_r+0x43c>
 8011b1a:	4620      	mov	r0, r4
 8011b1c:	4b6d      	ldr	r3, [pc, #436]	@ (8011cd4 <_dtoa_r+0x58c>)
 8011b1e:	2200      	movs	r2, #0
 8011b20:	4629      	mov	r1, r5
 8011b22:	f7ee fd91 	bl	8000648 <__aeabi_dmul>
 8011b26:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011b2a:	f107 38ff 	add.w	r8, r7, #4294967295
 8011b2e:	3601      	adds	r6, #1
 8011b30:	465c      	mov	r4, fp
 8011b32:	4630      	mov	r0, r6
 8011b34:	f7ee fd1e 	bl	8000574 <__aeabi_i2d>
 8011b38:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011b3c:	f7ee fd84 	bl	8000648 <__aeabi_dmul>
 8011b40:	4b65      	ldr	r3, [pc, #404]	@ (8011cd8 <_dtoa_r+0x590>)
 8011b42:	2200      	movs	r2, #0
 8011b44:	f7ee fbca 	bl	80002dc <__adddf3>
 8011b48:	4605      	mov	r5, r0
 8011b4a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8011b4e:	2c00      	cmp	r4, #0
 8011b50:	d16a      	bne.n	8011c28 <_dtoa_r+0x4e0>
 8011b52:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011b56:	4b61      	ldr	r3, [pc, #388]	@ (8011cdc <_dtoa_r+0x594>)
 8011b58:	2200      	movs	r2, #0
 8011b5a:	f7ee fbbd 	bl	80002d8 <__aeabi_dsub>
 8011b5e:	4602      	mov	r2, r0
 8011b60:	460b      	mov	r3, r1
 8011b62:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8011b66:	462a      	mov	r2, r5
 8011b68:	4633      	mov	r3, r6
 8011b6a:	f7ee fffd 	bl	8000b68 <__aeabi_dcmpgt>
 8011b6e:	2800      	cmp	r0, #0
 8011b70:	f040 8298 	bne.w	80120a4 <_dtoa_r+0x95c>
 8011b74:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011b78:	462a      	mov	r2, r5
 8011b7a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8011b7e:	f7ee ffd5 	bl	8000b2c <__aeabi_dcmplt>
 8011b82:	bb38      	cbnz	r0, 8011bd4 <_dtoa_r+0x48c>
 8011b84:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8011b88:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8011b8c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8011b8e:	2b00      	cmp	r3, #0
 8011b90:	f2c0 8157 	blt.w	8011e42 <_dtoa_r+0x6fa>
 8011b94:	2f0e      	cmp	r7, #14
 8011b96:	f300 8154 	bgt.w	8011e42 <_dtoa_r+0x6fa>
 8011b9a:	4b4b      	ldr	r3, [pc, #300]	@ (8011cc8 <_dtoa_r+0x580>)
 8011b9c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8011ba0:	ed93 7b00 	vldr	d7, [r3]
 8011ba4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011ba6:	2b00      	cmp	r3, #0
 8011ba8:	ed8d 7b00 	vstr	d7, [sp]
 8011bac:	f280 80e5 	bge.w	8011d7a <_dtoa_r+0x632>
 8011bb0:	9b03      	ldr	r3, [sp, #12]
 8011bb2:	2b00      	cmp	r3, #0
 8011bb4:	f300 80e1 	bgt.w	8011d7a <_dtoa_r+0x632>
 8011bb8:	d10c      	bne.n	8011bd4 <_dtoa_r+0x48c>
 8011bba:	4b48      	ldr	r3, [pc, #288]	@ (8011cdc <_dtoa_r+0x594>)
 8011bbc:	2200      	movs	r2, #0
 8011bbe:	ec51 0b17 	vmov	r0, r1, d7
 8011bc2:	f7ee fd41 	bl	8000648 <__aeabi_dmul>
 8011bc6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011bca:	f7ee ffc3 	bl	8000b54 <__aeabi_dcmpge>
 8011bce:	2800      	cmp	r0, #0
 8011bd0:	f000 8266 	beq.w	80120a0 <_dtoa_r+0x958>
 8011bd4:	2400      	movs	r4, #0
 8011bd6:	4625      	mov	r5, r4
 8011bd8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011bda:	4656      	mov	r6, sl
 8011bdc:	ea6f 0803 	mvn.w	r8, r3
 8011be0:	2700      	movs	r7, #0
 8011be2:	4621      	mov	r1, r4
 8011be4:	4648      	mov	r0, r9
 8011be6:	f000 fcbf 	bl	8012568 <_Bfree>
 8011bea:	2d00      	cmp	r5, #0
 8011bec:	f000 80bd 	beq.w	8011d6a <_dtoa_r+0x622>
 8011bf0:	b12f      	cbz	r7, 8011bfe <_dtoa_r+0x4b6>
 8011bf2:	42af      	cmp	r7, r5
 8011bf4:	d003      	beq.n	8011bfe <_dtoa_r+0x4b6>
 8011bf6:	4639      	mov	r1, r7
 8011bf8:	4648      	mov	r0, r9
 8011bfa:	f000 fcb5 	bl	8012568 <_Bfree>
 8011bfe:	4629      	mov	r1, r5
 8011c00:	4648      	mov	r0, r9
 8011c02:	f000 fcb1 	bl	8012568 <_Bfree>
 8011c06:	e0b0      	b.n	8011d6a <_dtoa_r+0x622>
 8011c08:	07e2      	lsls	r2, r4, #31
 8011c0a:	d505      	bpl.n	8011c18 <_dtoa_r+0x4d0>
 8011c0c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8011c10:	f7ee fd1a 	bl	8000648 <__aeabi_dmul>
 8011c14:	3601      	adds	r6, #1
 8011c16:	2301      	movs	r3, #1
 8011c18:	1064      	asrs	r4, r4, #1
 8011c1a:	3508      	adds	r5, #8
 8011c1c:	e762      	b.n	8011ae4 <_dtoa_r+0x39c>
 8011c1e:	2602      	movs	r6, #2
 8011c20:	e765      	b.n	8011aee <_dtoa_r+0x3a6>
 8011c22:	9c03      	ldr	r4, [sp, #12]
 8011c24:	46b8      	mov	r8, r7
 8011c26:	e784      	b.n	8011b32 <_dtoa_r+0x3ea>
 8011c28:	4b27      	ldr	r3, [pc, #156]	@ (8011cc8 <_dtoa_r+0x580>)
 8011c2a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8011c2c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8011c30:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8011c34:	4454      	add	r4, sl
 8011c36:	2900      	cmp	r1, #0
 8011c38:	d054      	beq.n	8011ce4 <_dtoa_r+0x59c>
 8011c3a:	4929      	ldr	r1, [pc, #164]	@ (8011ce0 <_dtoa_r+0x598>)
 8011c3c:	2000      	movs	r0, #0
 8011c3e:	f7ee fe2d 	bl	800089c <__aeabi_ddiv>
 8011c42:	4633      	mov	r3, r6
 8011c44:	462a      	mov	r2, r5
 8011c46:	f7ee fb47 	bl	80002d8 <__aeabi_dsub>
 8011c4a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8011c4e:	4656      	mov	r6, sl
 8011c50:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011c54:	f7ee ffa8 	bl	8000ba8 <__aeabi_d2iz>
 8011c58:	4605      	mov	r5, r0
 8011c5a:	f7ee fc8b 	bl	8000574 <__aeabi_i2d>
 8011c5e:	4602      	mov	r2, r0
 8011c60:	460b      	mov	r3, r1
 8011c62:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011c66:	f7ee fb37 	bl	80002d8 <__aeabi_dsub>
 8011c6a:	3530      	adds	r5, #48	@ 0x30
 8011c6c:	4602      	mov	r2, r0
 8011c6e:	460b      	mov	r3, r1
 8011c70:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8011c74:	f806 5b01 	strb.w	r5, [r6], #1
 8011c78:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8011c7c:	f7ee ff56 	bl	8000b2c <__aeabi_dcmplt>
 8011c80:	2800      	cmp	r0, #0
 8011c82:	d172      	bne.n	8011d6a <_dtoa_r+0x622>
 8011c84:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011c88:	4911      	ldr	r1, [pc, #68]	@ (8011cd0 <_dtoa_r+0x588>)
 8011c8a:	2000      	movs	r0, #0
 8011c8c:	f7ee fb24 	bl	80002d8 <__aeabi_dsub>
 8011c90:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8011c94:	f7ee ff4a 	bl	8000b2c <__aeabi_dcmplt>
 8011c98:	2800      	cmp	r0, #0
 8011c9a:	f040 80b4 	bne.w	8011e06 <_dtoa_r+0x6be>
 8011c9e:	42a6      	cmp	r6, r4
 8011ca0:	f43f af70 	beq.w	8011b84 <_dtoa_r+0x43c>
 8011ca4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8011ca8:	4b0a      	ldr	r3, [pc, #40]	@ (8011cd4 <_dtoa_r+0x58c>)
 8011caa:	2200      	movs	r2, #0
 8011cac:	f7ee fccc 	bl	8000648 <__aeabi_dmul>
 8011cb0:	4b08      	ldr	r3, [pc, #32]	@ (8011cd4 <_dtoa_r+0x58c>)
 8011cb2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8011cb6:	2200      	movs	r2, #0
 8011cb8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011cbc:	f7ee fcc4 	bl	8000648 <__aeabi_dmul>
 8011cc0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011cc4:	e7c4      	b.n	8011c50 <_dtoa_r+0x508>
 8011cc6:	bf00      	nop
 8011cc8:	08015518 	.word	0x08015518
 8011ccc:	080154f0 	.word	0x080154f0
 8011cd0:	3ff00000 	.word	0x3ff00000
 8011cd4:	40240000 	.word	0x40240000
 8011cd8:	401c0000 	.word	0x401c0000
 8011cdc:	40140000 	.word	0x40140000
 8011ce0:	3fe00000 	.word	0x3fe00000
 8011ce4:	4631      	mov	r1, r6
 8011ce6:	4628      	mov	r0, r5
 8011ce8:	f7ee fcae 	bl	8000648 <__aeabi_dmul>
 8011cec:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8011cf0:	9413      	str	r4, [sp, #76]	@ 0x4c
 8011cf2:	4656      	mov	r6, sl
 8011cf4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011cf8:	f7ee ff56 	bl	8000ba8 <__aeabi_d2iz>
 8011cfc:	4605      	mov	r5, r0
 8011cfe:	f7ee fc39 	bl	8000574 <__aeabi_i2d>
 8011d02:	4602      	mov	r2, r0
 8011d04:	460b      	mov	r3, r1
 8011d06:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011d0a:	f7ee fae5 	bl	80002d8 <__aeabi_dsub>
 8011d0e:	3530      	adds	r5, #48	@ 0x30
 8011d10:	f806 5b01 	strb.w	r5, [r6], #1
 8011d14:	4602      	mov	r2, r0
 8011d16:	460b      	mov	r3, r1
 8011d18:	42a6      	cmp	r6, r4
 8011d1a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8011d1e:	f04f 0200 	mov.w	r2, #0
 8011d22:	d124      	bne.n	8011d6e <_dtoa_r+0x626>
 8011d24:	4baf      	ldr	r3, [pc, #700]	@ (8011fe4 <_dtoa_r+0x89c>)
 8011d26:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8011d2a:	f7ee fad7 	bl	80002dc <__adddf3>
 8011d2e:	4602      	mov	r2, r0
 8011d30:	460b      	mov	r3, r1
 8011d32:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011d36:	f7ee ff17 	bl	8000b68 <__aeabi_dcmpgt>
 8011d3a:	2800      	cmp	r0, #0
 8011d3c:	d163      	bne.n	8011e06 <_dtoa_r+0x6be>
 8011d3e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8011d42:	49a8      	ldr	r1, [pc, #672]	@ (8011fe4 <_dtoa_r+0x89c>)
 8011d44:	2000      	movs	r0, #0
 8011d46:	f7ee fac7 	bl	80002d8 <__aeabi_dsub>
 8011d4a:	4602      	mov	r2, r0
 8011d4c:	460b      	mov	r3, r1
 8011d4e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011d52:	f7ee feeb 	bl	8000b2c <__aeabi_dcmplt>
 8011d56:	2800      	cmp	r0, #0
 8011d58:	f43f af14 	beq.w	8011b84 <_dtoa_r+0x43c>
 8011d5c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8011d5e:	1e73      	subs	r3, r6, #1
 8011d60:	9313      	str	r3, [sp, #76]	@ 0x4c
 8011d62:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8011d66:	2b30      	cmp	r3, #48	@ 0x30
 8011d68:	d0f8      	beq.n	8011d5c <_dtoa_r+0x614>
 8011d6a:	4647      	mov	r7, r8
 8011d6c:	e03b      	b.n	8011de6 <_dtoa_r+0x69e>
 8011d6e:	4b9e      	ldr	r3, [pc, #632]	@ (8011fe8 <_dtoa_r+0x8a0>)
 8011d70:	f7ee fc6a 	bl	8000648 <__aeabi_dmul>
 8011d74:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011d78:	e7bc      	b.n	8011cf4 <_dtoa_r+0x5ac>
 8011d7a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8011d7e:	4656      	mov	r6, sl
 8011d80:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011d84:	4620      	mov	r0, r4
 8011d86:	4629      	mov	r1, r5
 8011d88:	f7ee fd88 	bl	800089c <__aeabi_ddiv>
 8011d8c:	f7ee ff0c 	bl	8000ba8 <__aeabi_d2iz>
 8011d90:	4680      	mov	r8, r0
 8011d92:	f7ee fbef 	bl	8000574 <__aeabi_i2d>
 8011d96:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011d9a:	f7ee fc55 	bl	8000648 <__aeabi_dmul>
 8011d9e:	4602      	mov	r2, r0
 8011da0:	460b      	mov	r3, r1
 8011da2:	4620      	mov	r0, r4
 8011da4:	4629      	mov	r1, r5
 8011da6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8011daa:	f7ee fa95 	bl	80002d8 <__aeabi_dsub>
 8011dae:	f806 4b01 	strb.w	r4, [r6], #1
 8011db2:	9d03      	ldr	r5, [sp, #12]
 8011db4:	eba6 040a 	sub.w	r4, r6, sl
 8011db8:	42a5      	cmp	r5, r4
 8011dba:	4602      	mov	r2, r0
 8011dbc:	460b      	mov	r3, r1
 8011dbe:	d133      	bne.n	8011e28 <_dtoa_r+0x6e0>
 8011dc0:	f7ee fa8c 	bl	80002dc <__adddf3>
 8011dc4:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011dc8:	4604      	mov	r4, r0
 8011dca:	460d      	mov	r5, r1
 8011dcc:	f7ee fecc 	bl	8000b68 <__aeabi_dcmpgt>
 8011dd0:	b9c0      	cbnz	r0, 8011e04 <_dtoa_r+0x6bc>
 8011dd2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011dd6:	4620      	mov	r0, r4
 8011dd8:	4629      	mov	r1, r5
 8011dda:	f7ee fe9d 	bl	8000b18 <__aeabi_dcmpeq>
 8011dde:	b110      	cbz	r0, 8011de6 <_dtoa_r+0x69e>
 8011de0:	f018 0f01 	tst.w	r8, #1
 8011de4:	d10e      	bne.n	8011e04 <_dtoa_r+0x6bc>
 8011de6:	9902      	ldr	r1, [sp, #8]
 8011de8:	4648      	mov	r0, r9
 8011dea:	f000 fbbd 	bl	8012568 <_Bfree>
 8011dee:	2300      	movs	r3, #0
 8011df0:	7033      	strb	r3, [r6, #0]
 8011df2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8011df4:	3701      	adds	r7, #1
 8011df6:	601f      	str	r7, [r3, #0]
 8011df8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8011dfa:	2b00      	cmp	r3, #0
 8011dfc:	f000 824b 	beq.w	8012296 <_dtoa_r+0xb4e>
 8011e00:	601e      	str	r6, [r3, #0]
 8011e02:	e248      	b.n	8012296 <_dtoa_r+0xb4e>
 8011e04:	46b8      	mov	r8, r7
 8011e06:	4633      	mov	r3, r6
 8011e08:	461e      	mov	r6, r3
 8011e0a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8011e0e:	2a39      	cmp	r2, #57	@ 0x39
 8011e10:	d106      	bne.n	8011e20 <_dtoa_r+0x6d8>
 8011e12:	459a      	cmp	sl, r3
 8011e14:	d1f8      	bne.n	8011e08 <_dtoa_r+0x6c0>
 8011e16:	2230      	movs	r2, #48	@ 0x30
 8011e18:	f108 0801 	add.w	r8, r8, #1
 8011e1c:	f88a 2000 	strb.w	r2, [sl]
 8011e20:	781a      	ldrb	r2, [r3, #0]
 8011e22:	3201      	adds	r2, #1
 8011e24:	701a      	strb	r2, [r3, #0]
 8011e26:	e7a0      	b.n	8011d6a <_dtoa_r+0x622>
 8011e28:	4b6f      	ldr	r3, [pc, #444]	@ (8011fe8 <_dtoa_r+0x8a0>)
 8011e2a:	2200      	movs	r2, #0
 8011e2c:	f7ee fc0c 	bl	8000648 <__aeabi_dmul>
 8011e30:	2200      	movs	r2, #0
 8011e32:	2300      	movs	r3, #0
 8011e34:	4604      	mov	r4, r0
 8011e36:	460d      	mov	r5, r1
 8011e38:	f7ee fe6e 	bl	8000b18 <__aeabi_dcmpeq>
 8011e3c:	2800      	cmp	r0, #0
 8011e3e:	d09f      	beq.n	8011d80 <_dtoa_r+0x638>
 8011e40:	e7d1      	b.n	8011de6 <_dtoa_r+0x69e>
 8011e42:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011e44:	2a00      	cmp	r2, #0
 8011e46:	f000 80ea 	beq.w	801201e <_dtoa_r+0x8d6>
 8011e4a:	9a07      	ldr	r2, [sp, #28]
 8011e4c:	2a01      	cmp	r2, #1
 8011e4e:	f300 80cd 	bgt.w	8011fec <_dtoa_r+0x8a4>
 8011e52:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8011e54:	2a00      	cmp	r2, #0
 8011e56:	f000 80c1 	beq.w	8011fdc <_dtoa_r+0x894>
 8011e5a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8011e5e:	9c08      	ldr	r4, [sp, #32]
 8011e60:	9e00      	ldr	r6, [sp, #0]
 8011e62:	9a00      	ldr	r2, [sp, #0]
 8011e64:	441a      	add	r2, r3
 8011e66:	9200      	str	r2, [sp, #0]
 8011e68:	9a06      	ldr	r2, [sp, #24]
 8011e6a:	2101      	movs	r1, #1
 8011e6c:	441a      	add	r2, r3
 8011e6e:	4648      	mov	r0, r9
 8011e70:	9206      	str	r2, [sp, #24]
 8011e72:	f000 fc2d 	bl	80126d0 <__i2b>
 8011e76:	4605      	mov	r5, r0
 8011e78:	b166      	cbz	r6, 8011e94 <_dtoa_r+0x74c>
 8011e7a:	9b06      	ldr	r3, [sp, #24]
 8011e7c:	2b00      	cmp	r3, #0
 8011e7e:	dd09      	ble.n	8011e94 <_dtoa_r+0x74c>
 8011e80:	42b3      	cmp	r3, r6
 8011e82:	9a00      	ldr	r2, [sp, #0]
 8011e84:	bfa8      	it	ge
 8011e86:	4633      	movge	r3, r6
 8011e88:	1ad2      	subs	r2, r2, r3
 8011e8a:	9200      	str	r2, [sp, #0]
 8011e8c:	9a06      	ldr	r2, [sp, #24]
 8011e8e:	1af6      	subs	r6, r6, r3
 8011e90:	1ad3      	subs	r3, r2, r3
 8011e92:	9306      	str	r3, [sp, #24]
 8011e94:	9b08      	ldr	r3, [sp, #32]
 8011e96:	b30b      	cbz	r3, 8011edc <_dtoa_r+0x794>
 8011e98:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011e9a:	2b00      	cmp	r3, #0
 8011e9c:	f000 80c6 	beq.w	801202c <_dtoa_r+0x8e4>
 8011ea0:	2c00      	cmp	r4, #0
 8011ea2:	f000 80c0 	beq.w	8012026 <_dtoa_r+0x8de>
 8011ea6:	4629      	mov	r1, r5
 8011ea8:	4622      	mov	r2, r4
 8011eaa:	4648      	mov	r0, r9
 8011eac:	f000 fcc8 	bl	8012840 <__pow5mult>
 8011eb0:	9a02      	ldr	r2, [sp, #8]
 8011eb2:	4601      	mov	r1, r0
 8011eb4:	4605      	mov	r5, r0
 8011eb6:	4648      	mov	r0, r9
 8011eb8:	f000 fc20 	bl	80126fc <__multiply>
 8011ebc:	9902      	ldr	r1, [sp, #8]
 8011ebe:	4680      	mov	r8, r0
 8011ec0:	4648      	mov	r0, r9
 8011ec2:	f000 fb51 	bl	8012568 <_Bfree>
 8011ec6:	9b08      	ldr	r3, [sp, #32]
 8011ec8:	1b1b      	subs	r3, r3, r4
 8011eca:	9308      	str	r3, [sp, #32]
 8011ecc:	f000 80b1 	beq.w	8012032 <_dtoa_r+0x8ea>
 8011ed0:	9a08      	ldr	r2, [sp, #32]
 8011ed2:	4641      	mov	r1, r8
 8011ed4:	4648      	mov	r0, r9
 8011ed6:	f000 fcb3 	bl	8012840 <__pow5mult>
 8011eda:	9002      	str	r0, [sp, #8]
 8011edc:	2101      	movs	r1, #1
 8011ede:	4648      	mov	r0, r9
 8011ee0:	f000 fbf6 	bl	80126d0 <__i2b>
 8011ee4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8011ee6:	4604      	mov	r4, r0
 8011ee8:	2b00      	cmp	r3, #0
 8011eea:	f000 81d8 	beq.w	801229e <_dtoa_r+0xb56>
 8011eee:	461a      	mov	r2, r3
 8011ef0:	4601      	mov	r1, r0
 8011ef2:	4648      	mov	r0, r9
 8011ef4:	f000 fca4 	bl	8012840 <__pow5mult>
 8011ef8:	9b07      	ldr	r3, [sp, #28]
 8011efa:	2b01      	cmp	r3, #1
 8011efc:	4604      	mov	r4, r0
 8011efe:	f300 809f 	bgt.w	8012040 <_dtoa_r+0x8f8>
 8011f02:	9b04      	ldr	r3, [sp, #16]
 8011f04:	2b00      	cmp	r3, #0
 8011f06:	f040 8097 	bne.w	8012038 <_dtoa_r+0x8f0>
 8011f0a:	9b05      	ldr	r3, [sp, #20]
 8011f0c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8011f10:	2b00      	cmp	r3, #0
 8011f12:	f040 8093 	bne.w	801203c <_dtoa_r+0x8f4>
 8011f16:	9b05      	ldr	r3, [sp, #20]
 8011f18:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8011f1c:	0d1b      	lsrs	r3, r3, #20
 8011f1e:	051b      	lsls	r3, r3, #20
 8011f20:	b133      	cbz	r3, 8011f30 <_dtoa_r+0x7e8>
 8011f22:	9b00      	ldr	r3, [sp, #0]
 8011f24:	3301      	adds	r3, #1
 8011f26:	9300      	str	r3, [sp, #0]
 8011f28:	9b06      	ldr	r3, [sp, #24]
 8011f2a:	3301      	adds	r3, #1
 8011f2c:	9306      	str	r3, [sp, #24]
 8011f2e:	2301      	movs	r3, #1
 8011f30:	9308      	str	r3, [sp, #32]
 8011f32:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8011f34:	2b00      	cmp	r3, #0
 8011f36:	f000 81b8 	beq.w	80122aa <_dtoa_r+0xb62>
 8011f3a:	6923      	ldr	r3, [r4, #16]
 8011f3c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8011f40:	6918      	ldr	r0, [r3, #16]
 8011f42:	f000 fb79 	bl	8012638 <__hi0bits>
 8011f46:	f1c0 0020 	rsb	r0, r0, #32
 8011f4a:	9b06      	ldr	r3, [sp, #24]
 8011f4c:	4418      	add	r0, r3
 8011f4e:	f010 001f 	ands.w	r0, r0, #31
 8011f52:	f000 8082 	beq.w	801205a <_dtoa_r+0x912>
 8011f56:	f1c0 0320 	rsb	r3, r0, #32
 8011f5a:	2b04      	cmp	r3, #4
 8011f5c:	dd73      	ble.n	8012046 <_dtoa_r+0x8fe>
 8011f5e:	9b00      	ldr	r3, [sp, #0]
 8011f60:	f1c0 001c 	rsb	r0, r0, #28
 8011f64:	4403      	add	r3, r0
 8011f66:	9300      	str	r3, [sp, #0]
 8011f68:	9b06      	ldr	r3, [sp, #24]
 8011f6a:	4403      	add	r3, r0
 8011f6c:	4406      	add	r6, r0
 8011f6e:	9306      	str	r3, [sp, #24]
 8011f70:	9b00      	ldr	r3, [sp, #0]
 8011f72:	2b00      	cmp	r3, #0
 8011f74:	dd05      	ble.n	8011f82 <_dtoa_r+0x83a>
 8011f76:	9902      	ldr	r1, [sp, #8]
 8011f78:	461a      	mov	r2, r3
 8011f7a:	4648      	mov	r0, r9
 8011f7c:	f000 fcba 	bl	80128f4 <__lshift>
 8011f80:	9002      	str	r0, [sp, #8]
 8011f82:	9b06      	ldr	r3, [sp, #24]
 8011f84:	2b00      	cmp	r3, #0
 8011f86:	dd05      	ble.n	8011f94 <_dtoa_r+0x84c>
 8011f88:	4621      	mov	r1, r4
 8011f8a:	461a      	mov	r2, r3
 8011f8c:	4648      	mov	r0, r9
 8011f8e:	f000 fcb1 	bl	80128f4 <__lshift>
 8011f92:	4604      	mov	r4, r0
 8011f94:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8011f96:	2b00      	cmp	r3, #0
 8011f98:	d061      	beq.n	801205e <_dtoa_r+0x916>
 8011f9a:	9802      	ldr	r0, [sp, #8]
 8011f9c:	4621      	mov	r1, r4
 8011f9e:	f000 fd15 	bl	80129cc <__mcmp>
 8011fa2:	2800      	cmp	r0, #0
 8011fa4:	da5b      	bge.n	801205e <_dtoa_r+0x916>
 8011fa6:	2300      	movs	r3, #0
 8011fa8:	9902      	ldr	r1, [sp, #8]
 8011faa:	220a      	movs	r2, #10
 8011fac:	4648      	mov	r0, r9
 8011fae:	f000 fafd 	bl	80125ac <__multadd>
 8011fb2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011fb4:	9002      	str	r0, [sp, #8]
 8011fb6:	f107 38ff 	add.w	r8, r7, #4294967295
 8011fba:	2b00      	cmp	r3, #0
 8011fbc:	f000 8177 	beq.w	80122ae <_dtoa_r+0xb66>
 8011fc0:	4629      	mov	r1, r5
 8011fc2:	2300      	movs	r3, #0
 8011fc4:	220a      	movs	r2, #10
 8011fc6:	4648      	mov	r0, r9
 8011fc8:	f000 faf0 	bl	80125ac <__multadd>
 8011fcc:	f1bb 0f00 	cmp.w	fp, #0
 8011fd0:	4605      	mov	r5, r0
 8011fd2:	dc6f      	bgt.n	80120b4 <_dtoa_r+0x96c>
 8011fd4:	9b07      	ldr	r3, [sp, #28]
 8011fd6:	2b02      	cmp	r3, #2
 8011fd8:	dc49      	bgt.n	801206e <_dtoa_r+0x926>
 8011fda:	e06b      	b.n	80120b4 <_dtoa_r+0x96c>
 8011fdc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8011fde:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8011fe2:	e73c      	b.n	8011e5e <_dtoa_r+0x716>
 8011fe4:	3fe00000 	.word	0x3fe00000
 8011fe8:	40240000 	.word	0x40240000
 8011fec:	9b03      	ldr	r3, [sp, #12]
 8011fee:	1e5c      	subs	r4, r3, #1
 8011ff0:	9b08      	ldr	r3, [sp, #32]
 8011ff2:	42a3      	cmp	r3, r4
 8011ff4:	db09      	blt.n	801200a <_dtoa_r+0x8c2>
 8011ff6:	1b1c      	subs	r4, r3, r4
 8011ff8:	9b03      	ldr	r3, [sp, #12]
 8011ffa:	2b00      	cmp	r3, #0
 8011ffc:	f6bf af30 	bge.w	8011e60 <_dtoa_r+0x718>
 8012000:	9b00      	ldr	r3, [sp, #0]
 8012002:	9a03      	ldr	r2, [sp, #12]
 8012004:	1a9e      	subs	r6, r3, r2
 8012006:	2300      	movs	r3, #0
 8012008:	e72b      	b.n	8011e62 <_dtoa_r+0x71a>
 801200a:	9b08      	ldr	r3, [sp, #32]
 801200c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801200e:	9408      	str	r4, [sp, #32]
 8012010:	1ae3      	subs	r3, r4, r3
 8012012:	441a      	add	r2, r3
 8012014:	9e00      	ldr	r6, [sp, #0]
 8012016:	9b03      	ldr	r3, [sp, #12]
 8012018:	920d      	str	r2, [sp, #52]	@ 0x34
 801201a:	2400      	movs	r4, #0
 801201c:	e721      	b.n	8011e62 <_dtoa_r+0x71a>
 801201e:	9c08      	ldr	r4, [sp, #32]
 8012020:	9e00      	ldr	r6, [sp, #0]
 8012022:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8012024:	e728      	b.n	8011e78 <_dtoa_r+0x730>
 8012026:	f8dd 8008 	ldr.w	r8, [sp, #8]
 801202a:	e751      	b.n	8011ed0 <_dtoa_r+0x788>
 801202c:	9a08      	ldr	r2, [sp, #32]
 801202e:	9902      	ldr	r1, [sp, #8]
 8012030:	e750      	b.n	8011ed4 <_dtoa_r+0x78c>
 8012032:	f8cd 8008 	str.w	r8, [sp, #8]
 8012036:	e751      	b.n	8011edc <_dtoa_r+0x794>
 8012038:	2300      	movs	r3, #0
 801203a:	e779      	b.n	8011f30 <_dtoa_r+0x7e8>
 801203c:	9b04      	ldr	r3, [sp, #16]
 801203e:	e777      	b.n	8011f30 <_dtoa_r+0x7e8>
 8012040:	2300      	movs	r3, #0
 8012042:	9308      	str	r3, [sp, #32]
 8012044:	e779      	b.n	8011f3a <_dtoa_r+0x7f2>
 8012046:	d093      	beq.n	8011f70 <_dtoa_r+0x828>
 8012048:	9a00      	ldr	r2, [sp, #0]
 801204a:	331c      	adds	r3, #28
 801204c:	441a      	add	r2, r3
 801204e:	9200      	str	r2, [sp, #0]
 8012050:	9a06      	ldr	r2, [sp, #24]
 8012052:	441a      	add	r2, r3
 8012054:	441e      	add	r6, r3
 8012056:	9206      	str	r2, [sp, #24]
 8012058:	e78a      	b.n	8011f70 <_dtoa_r+0x828>
 801205a:	4603      	mov	r3, r0
 801205c:	e7f4      	b.n	8012048 <_dtoa_r+0x900>
 801205e:	9b03      	ldr	r3, [sp, #12]
 8012060:	2b00      	cmp	r3, #0
 8012062:	46b8      	mov	r8, r7
 8012064:	dc20      	bgt.n	80120a8 <_dtoa_r+0x960>
 8012066:	469b      	mov	fp, r3
 8012068:	9b07      	ldr	r3, [sp, #28]
 801206a:	2b02      	cmp	r3, #2
 801206c:	dd1e      	ble.n	80120ac <_dtoa_r+0x964>
 801206e:	f1bb 0f00 	cmp.w	fp, #0
 8012072:	f47f adb1 	bne.w	8011bd8 <_dtoa_r+0x490>
 8012076:	4621      	mov	r1, r4
 8012078:	465b      	mov	r3, fp
 801207a:	2205      	movs	r2, #5
 801207c:	4648      	mov	r0, r9
 801207e:	f000 fa95 	bl	80125ac <__multadd>
 8012082:	4601      	mov	r1, r0
 8012084:	4604      	mov	r4, r0
 8012086:	9802      	ldr	r0, [sp, #8]
 8012088:	f000 fca0 	bl	80129cc <__mcmp>
 801208c:	2800      	cmp	r0, #0
 801208e:	f77f ada3 	ble.w	8011bd8 <_dtoa_r+0x490>
 8012092:	4656      	mov	r6, sl
 8012094:	2331      	movs	r3, #49	@ 0x31
 8012096:	f806 3b01 	strb.w	r3, [r6], #1
 801209a:	f108 0801 	add.w	r8, r8, #1
 801209e:	e59f      	b.n	8011be0 <_dtoa_r+0x498>
 80120a0:	9c03      	ldr	r4, [sp, #12]
 80120a2:	46b8      	mov	r8, r7
 80120a4:	4625      	mov	r5, r4
 80120a6:	e7f4      	b.n	8012092 <_dtoa_r+0x94a>
 80120a8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80120ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80120ae:	2b00      	cmp	r3, #0
 80120b0:	f000 8101 	beq.w	80122b6 <_dtoa_r+0xb6e>
 80120b4:	2e00      	cmp	r6, #0
 80120b6:	dd05      	ble.n	80120c4 <_dtoa_r+0x97c>
 80120b8:	4629      	mov	r1, r5
 80120ba:	4632      	mov	r2, r6
 80120bc:	4648      	mov	r0, r9
 80120be:	f000 fc19 	bl	80128f4 <__lshift>
 80120c2:	4605      	mov	r5, r0
 80120c4:	9b08      	ldr	r3, [sp, #32]
 80120c6:	2b00      	cmp	r3, #0
 80120c8:	d05c      	beq.n	8012184 <_dtoa_r+0xa3c>
 80120ca:	6869      	ldr	r1, [r5, #4]
 80120cc:	4648      	mov	r0, r9
 80120ce:	f000 fa0b 	bl	80124e8 <_Balloc>
 80120d2:	4606      	mov	r6, r0
 80120d4:	b928      	cbnz	r0, 80120e2 <_dtoa_r+0x99a>
 80120d6:	4b82      	ldr	r3, [pc, #520]	@ (80122e0 <_dtoa_r+0xb98>)
 80120d8:	4602      	mov	r2, r0
 80120da:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80120de:	f7ff bb4a 	b.w	8011776 <_dtoa_r+0x2e>
 80120e2:	692a      	ldr	r2, [r5, #16]
 80120e4:	3202      	adds	r2, #2
 80120e6:	0092      	lsls	r2, r2, #2
 80120e8:	f105 010c 	add.w	r1, r5, #12
 80120ec:	300c      	adds	r0, #12
 80120ee:	f7ff fa92 	bl	8011616 <memcpy>
 80120f2:	2201      	movs	r2, #1
 80120f4:	4631      	mov	r1, r6
 80120f6:	4648      	mov	r0, r9
 80120f8:	f000 fbfc 	bl	80128f4 <__lshift>
 80120fc:	f10a 0301 	add.w	r3, sl, #1
 8012100:	9300      	str	r3, [sp, #0]
 8012102:	eb0a 030b 	add.w	r3, sl, fp
 8012106:	9308      	str	r3, [sp, #32]
 8012108:	9b04      	ldr	r3, [sp, #16]
 801210a:	f003 0301 	and.w	r3, r3, #1
 801210e:	462f      	mov	r7, r5
 8012110:	9306      	str	r3, [sp, #24]
 8012112:	4605      	mov	r5, r0
 8012114:	9b00      	ldr	r3, [sp, #0]
 8012116:	9802      	ldr	r0, [sp, #8]
 8012118:	4621      	mov	r1, r4
 801211a:	f103 3bff 	add.w	fp, r3, #4294967295
 801211e:	f7ff fa88 	bl	8011632 <quorem>
 8012122:	4603      	mov	r3, r0
 8012124:	3330      	adds	r3, #48	@ 0x30
 8012126:	9003      	str	r0, [sp, #12]
 8012128:	4639      	mov	r1, r7
 801212a:	9802      	ldr	r0, [sp, #8]
 801212c:	9309      	str	r3, [sp, #36]	@ 0x24
 801212e:	f000 fc4d 	bl	80129cc <__mcmp>
 8012132:	462a      	mov	r2, r5
 8012134:	9004      	str	r0, [sp, #16]
 8012136:	4621      	mov	r1, r4
 8012138:	4648      	mov	r0, r9
 801213a:	f000 fc63 	bl	8012a04 <__mdiff>
 801213e:	68c2      	ldr	r2, [r0, #12]
 8012140:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012142:	4606      	mov	r6, r0
 8012144:	bb02      	cbnz	r2, 8012188 <_dtoa_r+0xa40>
 8012146:	4601      	mov	r1, r0
 8012148:	9802      	ldr	r0, [sp, #8]
 801214a:	f000 fc3f 	bl	80129cc <__mcmp>
 801214e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012150:	4602      	mov	r2, r0
 8012152:	4631      	mov	r1, r6
 8012154:	4648      	mov	r0, r9
 8012156:	920c      	str	r2, [sp, #48]	@ 0x30
 8012158:	9309      	str	r3, [sp, #36]	@ 0x24
 801215a:	f000 fa05 	bl	8012568 <_Bfree>
 801215e:	9b07      	ldr	r3, [sp, #28]
 8012160:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8012162:	9e00      	ldr	r6, [sp, #0]
 8012164:	ea42 0103 	orr.w	r1, r2, r3
 8012168:	9b06      	ldr	r3, [sp, #24]
 801216a:	4319      	orrs	r1, r3
 801216c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801216e:	d10d      	bne.n	801218c <_dtoa_r+0xa44>
 8012170:	2b39      	cmp	r3, #57	@ 0x39
 8012172:	d027      	beq.n	80121c4 <_dtoa_r+0xa7c>
 8012174:	9a04      	ldr	r2, [sp, #16]
 8012176:	2a00      	cmp	r2, #0
 8012178:	dd01      	ble.n	801217e <_dtoa_r+0xa36>
 801217a:	9b03      	ldr	r3, [sp, #12]
 801217c:	3331      	adds	r3, #49	@ 0x31
 801217e:	f88b 3000 	strb.w	r3, [fp]
 8012182:	e52e      	b.n	8011be2 <_dtoa_r+0x49a>
 8012184:	4628      	mov	r0, r5
 8012186:	e7b9      	b.n	80120fc <_dtoa_r+0x9b4>
 8012188:	2201      	movs	r2, #1
 801218a:	e7e2      	b.n	8012152 <_dtoa_r+0xa0a>
 801218c:	9904      	ldr	r1, [sp, #16]
 801218e:	2900      	cmp	r1, #0
 8012190:	db04      	blt.n	801219c <_dtoa_r+0xa54>
 8012192:	9807      	ldr	r0, [sp, #28]
 8012194:	4301      	orrs	r1, r0
 8012196:	9806      	ldr	r0, [sp, #24]
 8012198:	4301      	orrs	r1, r0
 801219a:	d120      	bne.n	80121de <_dtoa_r+0xa96>
 801219c:	2a00      	cmp	r2, #0
 801219e:	ddee      	ble.n	801217e <_dtoa_r+0xa36>
 80121a0:	9902      	ldr	r1, [sp, #8]
 80121a2:	9300      	str	r3, [sp, #0]
 80121a4:	2201      	movs	r2, #1
 80121a6:	4648      	mov	r0, r9
 80121a8:	f000 fba4 	bl	80128f4 <__lshift>
 80121ac:	4621      	mov	r1, r4
 80121ae:	9002      	str	r0, [sp, #8]
 80121b0:	f000 fc0c 	bl	80129cc <__mcmp>
 80121b4:	2800      	cmp	r0, #0
 80121b6:	9b00      	ldr	r3, [sp, #0]
 80121b8:	dc02      	bgt.n	80121c0 <_dtoa_r+0xa78>
 80121ba:	d1e0      	bne.n	801217e <_dtoa_r+0xa36>
 80121bc:	07da      	lsls	r2, r3, #31
 80121be:	d5de      	bpl.n	801217e <_dtoa_r+0xa36>
 80121c0:	2b39      	cmp	r3, #57	@ 0x39
 80121c2:	d1da      	bne.n	801217a <_dtoa_r+0xa32>
 80121c4:	2339      	movs	r3, #57	@ 0x39
 80121c6:	f88b 3000 	strb.w	r3, [fp]
 80121ca:	4633      	mov	r3, r6
 80121cc:	461e      	mov	r6, r3
 80121ce:	3b01      	subs	r3, #1
 80121d0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80121d4:	2a39      	cmp	r2, #57	@ 0x39
 80121d6:	d04e      	beq.n	8012276 <_dtoa_r+0xb2e>
 80121d8:	3201      	adds	r2, #1
 80121da:	701a      	strb	r2, [r3, #0]
 80121dc:	e501      	b.n	8011be2 <_dtoa_r+0x49a>
 80121de:	2a00      	cmp	r2, #0
 80121e0:	dd03      	ble.n	80121ea <_dtoa_r+0xaa2>
 80121e2:	2b39      	cmp	r3, #57	@ 0x39
 80121e4:	d0ee      	beq.n	80121c4 <_dtoa_r+0xa7c>
 80121e6:	3301      	adds	r3, #1
 80121e8:	e7c9      	b.n	801217e <_dtoa_r+0xa36>
 80121ea:	9a00      	ldr	r2, [sp, #0]
 80121ec:	9908      	ldr	r1, [sp, #32]
 80121ee:	f802 3c01 	strb.w	r3, [r2, #-1]
 80121f2:	428a      	cmp	r2, r1
 80121f4:	d028      	beq.n	8012248 <_dtoa_r+0xb00>
 80121f6:	9902      	ldr	r1, [sp, #8]
 80121f8:	2300      	movs	r3, #0
 80121fa:	220a      	movs	r2, #10
 80121fc:	4648      	mov	r0, r9
 80121fe:	f000 f9d5 	bl	80125ac <__multadd>
 8012202:	42af      	cmp	r7, r5
 8012204:	9002      	str	r0, [sp, #8]
 8012206:	f04f 0300 	mov.w	r3, #0
 801220a:	f04f 020a 	mov.w	r2, #10
 801220e:	4639      	mov	r1, r7
 8012210:	4648      	mov	r0, r9
 8012212:	d107      	bne.n	8012224 <_dtoa_r+0xadc>
 8012214:	f000 f9ca 	bl	80125ac <__multadd>
 8012218:	4607      	mov	r7, r0
 801221a:	4605      	mov	r5, r0
 801221c:	9b00      	ldr	r3, [sp, #0]
 801221e:	3301      	adds	r3, #1
 8012220:	9300      	str	r3, [sp, #0]
 8012222:	e777      	b.n	8012114 <_dtoa_r+0x9cc>
 8012224:	f000 f9c2 	bl	80125ac <__multadd>
 8012228:	4629      	mov	r1, r5
 801222a:	4607      	mov	r7, r0
 801222c:	2300      	movs	r3, #0
 801222e:	220a      	movs	r2, #10
 8012230:	4648      	mov	r0, r9
 8012232:	f000 f9bb 	bl	80125ac <__multadd>
 8012236:	4605      	mov	r5, r0
 8012238:	e7f0      	b.n	801221c <_dtoa_r+0xad4>
 801223a:	f1bb 0f00 	cmp.w	fp, #0
 801223e:	bfcc      	ite	gt
 8012240:	465e      	movgt	r6, fp
 8012242:	2601      	movle	r6, #1
 8012244:	4456      	add	r6, sl
 8012246:	2700      	movs	r7, #0
 8012248:	9902      	ldr	r1, [sp, #8]
 801224a:	9300      	str	r3, [sp, #0]
 801224c:	2201      	movs	r2, #1
 801224e:	4648      	mov	r0, r9
 8012250:	f000 fb50 	bl	80128f4 <__lshift>
 8012254:	4621      	mov	r1, r4
 8012256:	9002      	str	r0, [sp, #8]
 8012258:	f000 fbb8 	bl	80129cc <__mcmp>
 801225c:	2800      	cmp	r0, #0
 801225e:	dcb4      	bgt.n	80121ca <_dtoa_r+0xa82>
 8012260:	d102      	bne.n	8012268 <_dtoa_r+0xb20>
 8012262:	9b00      	ldr	r3, [sp, #0]
 8012264:	07db      	lsls	r3, r3, #31
 8012266:	d4b0      	bmi.n	80121ca <_dtoa_r+0xa82>
 8012268:	4633      	mov	r3, r6
 801226a:	461e      	mov	r6, r3
 801226c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8012270:	2a30      	cmp	r2, #48	@ 0x30
 8012272:	d0fa      	beq.n	801226a <_dtoa_r+0xb22>
 8012274:	e4b5      	b.n	8011be2 <_dtoa_r+0x49a>
 8012276:	459a      	cmp	sl, r3
 8012278:	d1a8      	bne.n	80121cc <_dtoa_r+0xa84>
 801227a:	2331      	movs	r3, #49	@ 0x31
 801227c:	f108 0801 	add.w	r8, r8, #1
 8012280:	f88a 3000 	strb.w	r3, [sl]
 8012284:	e4ad      	b.n	8011be2 <_dtoa_r+0x49a>
 8012286:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8012288:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80122e4 <_dtoa_r+0xb9c>
 801228c:	b11b      	cbz	r3, 8012296 <_dtoa_r+0xb4e>
 801228e:	f10a 0308 	add.w	r3, sl, #8
 8012292:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8012294:	6013      	str	r3, [r2, #0]
 8012296:	4650      	mov	r0, sl
 8012298:	b017      	add	sp, #92	@ 0x5c
 801229a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801229e:	9b07      	ldr	r3, [sp, #28]
 80122a0:	2b01      	cmp	r3, #1
 80122a2:	f77f ae2e 	ble.w	8011f02 <_dtoa_r+0x7ba>
 80122a6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80122a8:	9308      	str	r3, [sp, #32]
 80122aa:	2001      	movs	r0, #1
 80122ac:	e64d      	b.n	8011f4a <_dtoa_r+0x802>
 80122ae:	f1bb 0f00 	cmp.w	fp, #0
 80122b2:	f77f aed9 	ble.w	8012068 <_dtoa_r+0x920>
 80122b6:	4656      	mov	r6, sl
 80122b8:	9802      	ldr	r0, [sp, #8]
 80122ba:	4621      	mov	r1, r4
 80122bc:	f7ff f9b9 	bl	8011632 <quorem>
 80122c0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80122c4:	f806 3b01 	strb.w	r3, [r6], #1
 80122c8:	eba6 020a 	sub.w	r2, r6, sl
 80122cc:	4593      	cmp	fp, r2
 80122ce:	ddb4      	ble.n	801223a <_dtoa_r+0xaf2>
 80122d0:	9902      	ldr	r1, [sp, #8]
 80122d2:	2300      	movs	r3, #0
 80122d4:	220a      	movs	r2, #10
 80122d6:	4648      	mov	r0, r9
 80122d8:	f000 f968 	bl	80125ac <__multadd>
 80122dc:	9002      	str	r0, [sp, #8]
 80122de:	e7eb      	b.n	80122b8 <_dtoa_r+0xb70>
 80122e0:	08015420 	.word	0x08015420
 80122e4:	080153a4 	.word	0x080153a4

080122e8 <_free_r>:
 80122e8:	b538      	push	{r3, r4, r5, lr}
 80122ea:	4605      	mov	r5, r0
 80122ec:	2900      	cmp	r1, #0
 80122ee:	d041      	beq.n	8012374 <_free_r+0x8c>
 80122f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80122f4:	1f0c      	subs	r4, r1, #4
 80122f6:	2b00      	cmp	r3, #0
 80122f8:	bfb8      	it	lt
 80122fa:	18e4      	addlt	r4, r4, r3
 80122fc:	f000 f8e8 	bl	80124d0 <__malloc_lock>
 8012300:	4a1d      	ldr	r2, [pc, #116]	@ (8012378 <_free_r+0x90>)
 8012302:	6813      	ldr	r3, [r2, #0]
 8012304:	b933      	cbnz	r3, 8012314 <_free_r+0x2c>
 8012306:	6063      	str	r3, [r4, #4]
 8012308:	6014      	str	r4, [r2, #0]
 801230a:	4628      	mov	r0, r5
 801230c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012310:	f000 b8e4 	b.w	80124dc <__malloc_unlock>
 8012314:	42a3      	cmp	r3, r4
 8012316:	d908      	bls.n	801232a <_free_r+0x42>
 8012318:	6820      	ldr	r0, [r4, #0]
 801231a:	1821      	adds	r1, r4, r0
 801231c:	428b      	cmp	r3, r1
 801231e:	bf01      	itttt	eq
 8012320:	6819      	ldreq	r1, [r3, #0]
 8012322:	685b      	ldreq	r3, [r3, #4]
 8012324:	1809      	addeq	r1, r1, r0
 8012326:	6021      	streq	r1, [r4, #0]
 8012328:	e7ed      	b.n	8012306 <_free_r+0x1e>
 801232a:	461a      	mov	r2, r3
 801232c:	685b      	ldr	r3, [r3, #4]
 801232e:	b10b      	cbz	r3, 8012334 <_free_r+0x4c>
 8012330:	42a3      	cmp	r3, r4
 8012332:	d9fa      	bls.n	801232a <_free_r+0x42>
 8012334:	6811      	ldr	r1, [r2, #0]
 8012336:	1850      	adds	r0, r2, r1
 8012338:	42a0      	cmp	r0, r4
 801233a:	d10b      	bne.n	8012354 <_free_r+0x6c>
 801233c:	6820      	ldr	r0, [r4, #0]
 801233e:	4401      	add	r1, r0
 8012340:	1850      	adds	r0, r2, r1
 8012342:	4283      	cmp	r3, r0
 8012344:	6011      	str	r1, [r2, #0]
 8012346:	d1e0      	bne.n	801230a <_free_r+0x22>
 8012348:	6818      	ldr	r0, [r3, #0]
 801234a:	685b      	ldr	r3, [r3, #4]
 801234c:	6053      	str	r3, [r2, #4]
 801234e:	4408      	add	r0, r1
 8012350:	6010      	str	r0, [r2, #0]
 8012352:	e7da      	b.n	801230a <_free_r+0x22>
 8012354:	d902      	bls.n	801235c <_free_r+0x74>
 8012356:	230c      	movs	r3, #12
 8012358:	602b      	str	r3, [r5, #0]
 801235a:	e7d6      	b.n	801230a <_free_r+0x22>
 801235c:	6820      	ldr	r0, [r4, #0]
 801235e:	1821      	adds	r1, r4, r0
 8012360:	428b      	cmp	r3, r1
 8012362:	bf04      	itt	eq
 8012364:	6819      	ldreq	r1, [r3, #0]
 8012366:	685b      	ldreq	r3, [r3, #4]
 8012368:	6063      	str	r3, [r4, #4]
 801236a:	bf04      	itt	eq
 801236c:	1809      	addeq	r1, r1, r0
 801236e:	6021      	streq	r1, [r4, #0]
 8012370:	6054      	str	r4, [r2, #4]
 8012372:	e7ca      	b.n	801230a <_free_r+0x22>
 8012374:	bd38      	pop	{r3, r4, r5, pc}
 8012376:	bf00      	nop
 8012378:	20003a00 	.word	0x20003a00

0801237c <malloc>:
 801237c:	4b02      	ldr	r3, [pc, #8]	@ (8012388 <malloc+0xc>)
 801237e:	4601      	mov	r1, r0
 8012380:	6818      	ldr	r0, [r3, #0]
 8012382:	f000 b825 	b.w	80123d0 <_malloc_r>
 8012386:	bf00      	nop
 8012388:	200001ac 	.word	0x200001ac

0801238c <sbrk_aligned>:
 801238c:	b570      	push	{r4, r5, r6, lr}
 801238e:	4e0f      	ldr	r6, [pc, #60]	@ (80123cc <sbrk_aligned+0x40>)
 8012390:	460c      	mov	r4, r1
 8012392:	6831      	ldr	r1, [r6, #0]
 8012394:	4605      	mov	r5, r0
 8012396:	b911      	cbnz	r1, 801239e <sbrk_aligned+0x12>
 8012398:	f000 fe24 	bl	8012fe4 <_sbrk_r>
 801239c:	6030      	str	r0, [r6, #0]
 801239e:	4621      	mov	r1, r4
 80123a0:	4628      	mov	r0, r5
 80123a2:	f000 fe1f 	bl	8012fe4 <_sbrk_r>
 80123a6:	1c43      	adds	r3, r0, #1
 80123a8:	d103      	bne.n	80123b2 <sbrk_aligned+0x26>
 80123aa:	f04f 34ff 	mov.w	r4, #4294967295
 80123ae:	4620      	mov	r0, r4
 80123b0:	bd70      	pop	{r4, r5, r6, pc}
 80123b2:	1cc4      	adds	r4, r0, #3
 80123b4:	f024 0403 	bic.w	r4, r4, #3
 80123b8:	42a0      	cmp	r0, r4
 80123ba:	d0f8      	beq.n	80123ae <sbrk_aligned+0x22>
 80123bc:	1a21      	subs	r1, r4, r0
 80123be:	4628      	mov	r0, r5
 80123c0:	f000 fe10 	bl	8012fe4 <_sbrk_r>
 80123c4:	3001      	adds	r0, #1
 80123c6:	d1f2      	bne.n	80123ae <sbrk_aligned+0x22>
 80123c8:	e7ef      	b.n	80123aa <sbrk_aligned+0x1e>
 80123ca:	bf00      	nop
 80123cc:	200039fc 	.word	0x200039fc

080123d0 <_malloc_r>:
 80123d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80123d4:	1ccd      	adds	r5, r1, #3
 80123d6:	f025 0503 	bic.w	r5, r5, #3
 80123da:	3508      	adds	r5, #8
 80123dc:	2d0c      	cmp	r5, #12
 80123de:	bf38      	it	cc
 80123e0:	250c      	movcc	r5, #12
 80123e2:	2d00      	cmp	r5, #0
 80123e4:	4606      	mov	r6, r0
 80123e6:	db01      	blt.n	80123ec <_malloc_r+0x1c>
 80123e8:	42a9      	cmp	r1, r5
 80123ea:	d904      	bls.n	80123f6 <_malloc_r+0x26>
 80123ec:	230c      	movs	r3, #12
 80123ee:	6033      	str	r3, [r6, #0]
 80123f0:	2000      	movs	r0, #0
 80123f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80123f6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80124cc <_malloc_r+0xfc>
 80123fa:	f000 f869 	bl	80124d0 <__malloc_lock>
 80123fe:	f8d8 3000 	ldr.w	r3, [r8]
 8012402:	461c      	mov	r4, r3
 8012404:	bb44      	cbnz	r4, 8012458 <_malloc_r+0x88>
 8012406:	4629      	mov	r1, r5
 8012408:	4630      	mov	r0, r6
 801240a:	f7ff ffbf 	bl	801238c <sbrk_aligned>
 801240e:	1c43      	adds	r3, r0, #1
 8012410:	4604      	mov	r4, r0
 8012412:	d158      	bne.n	80124c6 <_malloc_r+0xf6>
 8012414:	f8d8 4000 	ldr.w	r4, [r8]
 8012418:	4627      	mov	r7, r4
 801241a:	2f00      	cmp	r7, #0
 801241c:	d143      	bne.n	80124a6 <_malloc_r+0xd6>
 801241e:	2c00      	cmp	r4, #0
 8012420:	d04b      	beq.n	80124ba <_malloc_r+0xea>
 8012422:	6823      	ldr	r3, [r4, #0]
 8012424:	4639      	mov	r1, r7
 8012426:	4630      	mov	r0, r6
 8012428:	eb04 0903 	add.w	r9, r4, r3
 801242c:	f000 fdda 	bl	8012fe4 <_sbrk_r>
 8012430:	4581      	cmp	r9, r0
 8012432:	d142      	bne.n	80124ba <_malloc_r+0xea>
 8012434:	6821      	ldr	r1, [r4, #0]
 8012436:	1a6d      	subs	r5, r5, r1
 8012438:	4629      	mov	r1, r5
 801243a:	4630      	mov	r0, r6
 801243c:	f7ff ffa6 	bl	801238c <sbrk_aligned>
 8012440:	3001      	adds	r0, #1
 8012442:	d03a      	beq.n	80124ba <_malloc_r+0xea>
 8012444:	6823      	ldr	r3, [r4, #0]
 8012446:	442b      	add	r3, r5
 8012448:	6023      	str	r3, [r4, #0]
 801244a:	f8d8 3000 	ldr.w	r3, [r8]
 801244e:	685a      	ldr	r2, [r3, #4]
 8012450:	bb62      	cbnz	r2, 80124ac <_malloc_r+0xdc>
 8012452:	f8c8 7000 	str.w	r7, [r8]
 8012456:	e00f      	b.n	8012478 <_malloc_r+0xa8>
 8012458:	6822      	ldr	r2, [r4, #0]
 801245a:	1b52      	subs	r2, r2, r5
 801245c:	d420      	bmi.n	80124a0 <_malloc_r+0xd0>
 801245e:	2a0b      	cmp	r2, #11
 8012460:	d917      	bls.n	8012492 <_malloc_r+0xc2>
 8012462:	1961      	adds	r1, r4, r5
 8012464:	42a3      	cmp	r3, r4
 8012466:	6025      	str	r5, [r4, #0]
 8012468:	bf18      	it	ne
 801246a:	6059      	strne	r1, [r3, #4]
 801246c:	6863      	ldr	r3, [r4, #4]
 801246e:	bf08      	it	eq
 8012470:	f8c8 1000 	streq.w	r1, [r8]
 8012474:	5162      	str	r2, [r4, r5]
 8012476:	604b      	str	r3, [r1, #4]
 8012478:	4630      	mov	r0, r6
 801247a:	f000 f82f 	bl	80124dc <__malloc_unlock>
 801247e:	f104 000b 	add.w	r0, r4, #11
 8012482:	1d23      	adds	r3, r4, #4
 8012484:	f020 0007 	bic.w	r0, r0, #7
 8012488:	1ac2      	subs	r2, r0, r3
 801248a:	bf1c      	itt	ne
 801248c:	1a1b      	subne	r3, r3, r0
 801248e:	50a3      	strne	r3, [r4, r2]
 8012490:	e7af      	b.n	80123f2 <_malloc_r+0x22>
 8012492:	6862      	ldr	r2, [r4, #4]
 8012494:	42a3      	cmp	r3, r4
 8012496:	bf0c      	ite	eq
 8012498:	f8c8 2000 	streq.w	r2, [r8]
 801249c:	605a      	strne	r2, [r3, #4]
 801249e:	e7eb      	b.n	8012478 <_malloc_r+0xa8>
 80124a0:	4623      	mov	r3, r4
 80124a2:	6864      	ldr	r4, [r4, #4]
 80124a4:	e7ae      	b.n	8012404 <_malloc_r+0x34>
 80124a6:	463c      	mov	r4, r7
 80124a8:	687f      	ldr	r7, [r7, #4]
 80124aa:	e7b6      	b.n	801241a <_malloc_r+0x4a>
 80124ac:	461a      	mov	r2, r3
 80124ae:	685b      	ldr	r3, [r3, #4]
 80124b0:	42a3      	cmp	r3, r4
 80124b2:	d1fb      	bne.n	80124ac <_malloc_r+0xdc>
 80124b4:	2300      	movs	r3, #0
 80124b6:	6053      	str	r3, [r2, #4]
 80124b8:	e7de      	b.n	8012478 <_malloc_r+0xa8>
 80124ba:	230c      	movs	r3, #12
 80124bc:	6033      	str	r3, [r6, #0]
 80124be:	4630      	mov	r0, r6
 80124c0:	f000 f80c 	bl	80124dc <__malloc_unlock>
 80124c4:	e794      	b.n	80123f0 <_malloc_r+0x20>
 80124c6:	6005      	str	r5, [r0, #0]
 80124c8:	e7d6      	b.n	8012478 <_malloc_r+0xa8>
 80124ca:	bf00      	nop
 80124cc:	20003a00 	.word	0x20003a00

080124d0 <__malloc_lock>:
 80124d0:	4801      	ldr	r0, [pc, #4]	@ (80124d8 <__malloc_lock+0x8>)
 80124d2:	f7ff b89e 	b.w	8011612 <__retarget_lock_acquire_recursive>
 80124d6:	bf00      	nop
 80124d8:	200039f8 	.word	0x200039f8

080124dc <__malloc_unlock>:
 80124dc:	4801      	ldr	r0, [pc, #4]	@ (80124e4 <__malloc_unlock+0x8>)
 80124de:	f7ff b899 	b.w	8011614 <__retarget_lock_release_recursive>
 80124e2:	bf00      	nop
 80124e4:	200039f8 	.word	0x200039f8

080124e8 <_Balloc>:
 80124e8:	b570      	push	{r4, r5, r6, lr}
 80124ea:	69c6      	ldr	r6, [r0, #28]
 80124ec:	4604      	mov	r4, r0
 80124ee:	460d      	mov	r5, r1
 80124f0:	b976      	cbnz	r6, 8012510 <_Balloc+0x28>
 80124f2:	2010      	movs	r0, #16
 80124f4:	f7ff ff42 	bl	801237c <malloc>
 80124f8:	4602      	mov	r2, r0
 80124fa:	61e0      	str	r0, [r4, #28]
 80124fc:	b920      	cbnz	r0, 8012508 <_Balloc+0x20>
 80124fe:	4b18      	ldr	r3, [pc, #96]	@ (8012560 <_Balloc+0x78>)
 8012500:	4818      	ldr	r0, [pc, #96]	@ (8012564 <_Balloc+0x7c>)
 8012502:	216b      	movs	r1, #107	@ 0x6b
 8012504:	f000 fd7e 	bl	8013004 <__assert_func>
 8012508:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801250c:	6006      	str	r6, [r0, #0]
 801250e:	60c6      	str	r6, [r0, #12]
 8012510:	69e6      	ldr	r6, [r4, #28]
 8012512:	68f3      	ldr	r3, [r6, #12]
 8012514:	b183      	cbz	r3, 8012538 <_Balloc+0x50>
 8012516:	69e3      	ldr	r3, [r4, #28]
 8012518:	68db      	ldr	r3, [r3, #12]
 801251a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801251e:	b9b8      	cbnz	r0, 8012550 <_Balloc+0x68>
 8012520:	2101      	movs	r1, #1
 8012522:	fa01 f605 	lsl.w	r6, r1, r5
 8012526:	1d72      	adds	r2, r6, #5
 8012528:	0092      	lsls	r2, r2, #2
 801252a:	4620      	mov	r0, r4
 801252c:	f000 fd88 	bl	8013040 <_calloc_r>
 8012530:	b160      	cbz	r0, 801254c <_Balloc+0x64>
 8012532:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8012536:	e00e      	b.n	8012556 <_Balloc+0x6e>
 8012538:	2221      	movs	r2, #33	@ 0x21
 801253a:	2104      	movs	r1, #4
 801253c:	4620      	mov	r0, r4
 801253e:	f000 fd7f 	bl	8013040 <_calloc_r>
 8012542:	69e3      	ldr	r3, [r4, #28]
 8012544:	60f0      	str	r0, [r6, #12]
 8012546:	68db      	ldr	r3, [r3, #12]
 8012548:	2b00      	cmp	r3, #0
 801254a:	d1e4      	bne.n	8012516 <_Balloc+0x2e>
 801254c:	2000      	movs	r0, #0
 801254e:	bd70      	pop	{r4, r5, r6, pc}
 8012550:	6802      	ldr	r2, [r0, #0]
 8012552:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8012556:	2300      	movs	r3, #0
 8012558:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801255c:	e7f7      	b.n	801254e <_Balloc+0x66>
 801255e:	bf00      	nop
 8012560:	080153b1 	.word	0x080153b1
 8012564:	08015431 	.word	0x08015431

08012568 <_Bfree>:
 8012568:	b570      	push	{r4, r5, r6, lr}
 801256a:	69c6      	ldr	r6, [r0, #28]
 801256c:	4605      	mov	r5, r0
 801256e:	460c      	mov	r4, r1
 8012570:	b976      	cbnz	r6, 8012590 <_Bfree+0x28>
 8012572:	2010      	movs	r0, #16
 8012574:	f7ff ff02 	bl	801237c <malloc>
 8012578:	4602      	mov	r2, r0
 801257a:	61e8      	str	r0, [r5, #28]
 801257c:	b920      	cbnz	r0, 8012588 <_Bfree+0x20>
 801257e:	4b09      	ldr	r3, [pc, #36]	@ (80125a4 <_Bfree+0x3c>)
 8012580:	4809      	ldr	r0, [pc, #36]	@ (80125a8 <_Bfree+0x40>)
 8012582:	218f      	movs	r1, #143	@ 0x8f
 8012584:	f000 fd3e 	bl	8013004 <__assert_func>
 8012588:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801258c:	6006      	str	r6, [r0, #0]
 801258e:	60c6      	str	r6, [r0, #12]
 8012590:	b13c      	cbz	r4, 80125a2 <_Bfree+0x3a>
 8012592:	69eb      	ldr	r3, [r5, #28]
 8012594:	6862      	ldr	r2, [r4, #4]
 8012596:	68db      	ldr	r3, [r3, #12]
 8012598:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801259c:	6021      	str	r1, [r4, #0]
 801259e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80125a2:	bd70      	pop	{r4, r5, r6, pc}
 80125a4:	080153b1 	.word	0x080153b1
 80125a8:	08015431 	.word	0x08015431

080125ac <__multadd>:
 80125ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80125b0:	690d      	ldr	r5, [r1, #16]
 80125b2:	4607      	mov	r7, r0
 80125b4:	460c      	mov	r4, r1
 80125b6:	461e      	mov	r6, r3
 80125b8:	f101 0c14 	add.w	ip, r1, #20
 80125bc:	2000      	movs	r0, #0
 80125be:	f8dc 3000 	ldr.w	r3, [ip]
 80125c2:	b299      	uxth	r1, r3
 80125c4:	fb02 6101 	mla	r1, r2, r1, r6
 80125c8:	0c1e      	lsrs	r6, r3, #16
 80125ca:	0c0b      	lsrs	r3, r1, #16
 80125cc:	fb02 3306 	mla	r3, r2, r6, r3
 80125d0:	b289      	uxth	r1, r1
 80125d2:	3001      	adds	r0, #1
 80125d4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80125d8:	4285      	cmp	r5, r0
 80125da:	f84c 1b04 	str.w	r1, [ip], #4
 80125de:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80125e2:	dcec      	bgt.n	80125be <__multadd+0x12>
 80125e4:	b30e      	cbz	r6, 801262a <__multadd+0x7e>
 80125e6:	68a3      	ldr	r3, [r4, #8]
 80125e8:	42ab      	cmp	r3, r5
 80125ea:	dc19      	bgt.n	8012620 <__multadd+0x74>
 80125ec:	6861      	ldr	r1, [r4, #4]
 80125ee:	4638      	mov	r0, r7
 80125f0:	3101      	adds	r1, #1
 80125f2:	f7ff ff79 	bl	80124e8 <_Balloc>
 80125f6:	4680      	mov	r8, r0
 80125f8:	b928      	cbnz	r0, 8012606 <__multadd+0x5a>
 80125fa:	4602      	mov	r2, r0
 80125fc:	4b0c      	ldr	r3, [pc, #48]	@ (8012630 <__multadd+0x84>)
 80125fe:	480d      	ldr	r0, [pc, #52]	@ (8012634 <__multadd+0x88>)
 8012600:	21ba      	movs	r1, #186	@ 0xba
 8012602:	f000 fcff 	bl	8013004 <__assert_func>
 8012606:	6922      	ldr	r2, [r4, #16]
 8012608:	3202      	adds	r2, #2
 801260a:	f104 010c 	add.w	r1, r4, #12
 801260e:	0092      	lsls	r2, r2, #2
 8012610:	300c      	adds	r0, #12
 8012612:	f7ff f800 	bl	8011616 <memcpy>
 8012616:	4621      	mov	r1, r4
 8012618:	4638      	mov	r0, r7
 801261a:	f7ff ffa5 	bl	8012568 <_Bfree>
 801261e:	4644      	mov	r4, r8
 8012620:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8012624:	3501      	adds	r5, #1
 8012626:	615e      	str	r6, [r3, #20]
 8012628:	6125      	str	r5, [r4, #16]
 801262a:	4620      	mov	r0, r4
 801262c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012630:	08015420 	.word	0x08015420
 8012634:	08015431 	.word	0x08015431

08012638 <__hi0bits>:
 8012638:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 801263c:	4603      	mov	r3, r0
 801263e:	bf36      	itet	cc
 8012640:	0403      	lslcc	r3, r0, #16
 8012642:	2000      	movcs	r0, #0
 8012644:	2010      	movcc	r0, #16
 8012646:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801264a:	bf3c      	itt	cc
 801264c:	021b      	lslcc	r3, r3, #8
 801264e:	3008      	addcc	r0, #8
 8012650:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8012654:	bf3c      	itt	cc
 8012656:	011b      	lslcc	r3, r3, #4
 8012658:	3004      	addcc	r0, #4
 801265a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801265e:	bf3c      	itt	cc
 8012660:	009b      	lslcc	r3, r3, #2
 8012662:	3002      	addcc	r0, #2
 8012664:	2b00      	cmp	r3, #0
 8012666:	db05      	blt.n	8012674 <__hi0bits+0x3c>
 8012668:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 801266c:	f100 0001 	add.w	r0, r0, #1
 8012670:	bf08      	it	eq
 8012672:	2020      	moveq	r0, #32
 8012674:	4770      	bx	lr

08012676 <__lo0bits>:
 8012676:	6803      	ldr	r3, [r0, #0]
 8012678:	4602      	mov	r2, r0
 801267a:	f013 0007 	ands.w	r0, r3, #7
 801267e:	d00b      	beq.n	8012698 <__lo0bits+0x22>
 8012680:	07d9      	lsls	r1, r3, #31
 8012682:	d421      	bmi.n	80126c8 <__lo0bits+0x52>
 8012684:	0798      	lsls	r0, r3, #30
 8012686:	bf49      	itett	mi
 8012688:	085b      	lsrmi	r3, r3, #1
 801268a:	089b      	lsrpl	r3, r3, #2
 801268c:	2001      	movmi	r0, #1
 801268e:	6013      	strmi	r3, [r2, #0]
 8012690:	bf5c      	itt	pl
 8012692:	6013      	strpl	r3, [r2, #0]
 8012694:	2002      	movpl	r0, #2
 8012696:	4770      	bx	lr
 8012698:	b299      	uxth	r1, r3
 801269a:	b909      	cbnz	r1, 80126a0 <__lo0bits+0x2a>
 801269c:	0c1b      	lsrs	r3, r3, #16
 801269e:	2010      	movs	r0, #16
 80126a0:	b2d9      	uxtb	r1, r3
 80126a2:	b909      	cbnz	r1, 80126a8 <__lo0bits+0x32>
 80126a4:	3008      	adds	r0, #8
 80126a6:	0a1b      	lsrs	r3, r3, #8
 80126a8:	0719      	lsls	r1, r3, #28
 80126aa:	bf04      	itt	eq
 80126ac:	091b      	lsreq	r3, r3, #4
 80126ae:	3004      	addeq	r0, #4
 80126b0:	0799      	lsls	r1, r3, #30
 80126b2:	bf04      	itt	eq
 80126b4:	089b      	lsreq	r3, r3, #2
 80126b6:	3002      	addeq	r0, #2
 80126b8:	07d9      	lsls	r1, r3, #31
 80126ba:	d403      	bmi.n	80126c4 <__lo0bits+0x4e>
 80126bc:	085b      	lsrs	r3, r3, #1
 80126be:	f100 0001 	add.w	r0, r0, #1
 80126c2:	d003      	beq.n	80126cc <__lo0bits+0x56>
 80126c4:	6013      	str	r3, [r2, #0]
 80126c6:	4770      	bx	lr
 80126c8:	2000      	movs	r0, #0
 80126ca:	4770      	bx	lr
 80126cc:	2020      	movs	r0, #32
 80126ce:	4770      	bx	lr

080126d0 <__i2b>:
 80126d0:	b510      	push	{r4, lr}
 80126d2:	460c      	mov	r4, r1
 80126d4:	2101      	movs	r1, #1
 80126d6:	f7ff ff07 	bl	80124e8 <_Balloc>
 80126da:	4602      	mov	r2, r0
 80126dc:	b928      	cbnz	r0, 80126ea <__i2b+0x1a>
 80126de:	4b05      	ldr	r3, [pc, #20]	@ (80126f4 <__i2b+0x24>)
 80126e0:	4805      	ldr	r0, [pc, #20]	@ (80126f8 <__i2b+0x28>)
 80126e2:	f240 1145 	movw	r1, #325	@ 0x145
 80126e6:	f000 fc8d 	bl	8013004 <__assert_func>
 80126ea:	2301      	movs	r3, #1
 80126ec:	6144      	str	r4, [r0, #20]
 80126ee:	6103      	str	r3, [r0, #16]
 80126f0:	bd10      	pop	{r4, pc}
 80126f2:	bf00      	nop
 80126f4:	08015420 	.word	0x08015420
 80126f8:	08015431 	.word	0x08015431

080126fc <__multiply>:
 80126fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012700:	4617      	mov	r7, r2
 8012702:	690a      	ldr	r2, [r1, #16]
 8012704:	693b      	ldr	r3, [r7, #16]
 8012706:	429a      	cmp	r2, r3
 8012708:	bfa8      	it	ge
 801270a:	463b      	movge	r3, r7
 801270c:	4689      	mov	r9, r1
 801270e:	bfa4      	itt	ge
 8012710:	460f      	movge	r7, r1
 8012712:	4699      	movge	r9, r3
 8012714:	693d      	ldr	r5, [r7, #16]
 8012716:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801271a:	68bb      	ldr	r3, [r7, #8]
 801271c:	6879      	ldr	r1, [r7, #4]
 801271e:	eb05 060a 	add.w	r6, r5, sl
 8012722:	42b3      	cmp	r3, r6
 8012724:	b085      	sub	sp, #20
 8012726:	bfb8      	it	lt
 8012728:	3101      	addlt	r1, #1
 801272a:	f7ff fedd 	bl	80124e8 <_Balloc>
 801272e:	b930      	cbnz	r0, 801273e <__multiply+0x42>
 8012730:	4602      	mov	r2, r0
 8012732:	4b41      	ldr	r3, [pc, #260]	@ (8012838 <__multiply+0x13c>)
 8012734:	4841      	ldr	r0, [pc, #260]	@ (801283c <__multiply+0x140>)
 8012736:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 801273a:	f000 fc63 	bl	8013004 <__assert_func>
 801273e:	f100 0414 	add.w	r4, r0, #20
 8012742:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8012746:	4623      	mov	r3, r4
 8012748:	2200      	movs	r2, #0
 801274a:	4573      	cmp	r3, lr
 801274c:	d320      	bcc.n	8012790 <__multiply+0x94>
 801274e:	f107 0814 	add.w	r8, r7, #20
 8012752:	f109 0114 	add.w	r1, r9, #20
 8012756:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 801275a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 801275e:	9302      	str	r3, [sp, #8]
 8012760:	1beb      	subs	r3, r5, r7
 8012762:	3b15      	subs	r3, #21
 8012764:	f023 0303 	bic.w	r3, r3, #3
 8012768:	3304      	adds	r3, #4
 801276a:	3715      	adds	r7, #21
 801276c:	42bd      	cmp	r5, r7
 801276e:	bf38      	it	cc
 8012770:	2304      	movcc	r3, #4
 8012772:	9301      	str	r3, [sp, #4]
 8012774:	9b02      	ldr	r3, [sp, #8]
 8012776:	9103      	str	r1, [sp, #12]
 8012778:	428b      	cmp	r3, r1
 801277a:	d80c      	bhi.n	8012796 <__multiply+0x9a>
 801277c:	2e00      	cmp	r6, #0
 801277e:	dd03      	ble.n	8012788 <__multiply+0x8c>
 8012780:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8012784:	2b00      	cmp	r3, #0
 8012786:	d055      	beq.n	8012834 <__multiply+0x138>
 8012788:	6106      	str	r6, [r0, #16]
 801278a:	b005      	add	sp, #20
 801278c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012790:	f843 2b04 	str.w	r2, [r3], #4
 8012794:	e7d9      	b.n	801274a <__multiply+0x4e>
 8012796:	f8b1 a000 	ldrh.w	sl, [r1]
 801279a:	f1ba 0f00 	cmp.w	sl, #0
 801279e:	d01f      	beq.n	80127e0 <__multiply+0xe4>
 80127a0:	46c4      	mov	ip, r8
 80127a2:	46a1      	mov	r9, r4
 80127a4:	2700      	movs	r7, #0
 80127a6:	f85c 2b04 	ldr.w	r2, [ip], #4
 80127aa:	f8d9 3000 	ldr.w	r3, [r9]
 80127ae:	fa1f fb82 	uxth.w	fp, r2
 80127b2:	b29b      	uxth	r3, r3
 80127b4:	fb0a 330b 	mla	r3, sl, fp, r3
 80127b8:	443b      	add	r3, r7
 80127ba:	f8d9 7000 	ldr.w	r7, [r9]
 80127be:	0c12      	lsrs	r2, r2, #16
 80127c0:	0c3f      	lsrs	r7, r7, #16
 80127c2:	fb0a 7202 	mla	r2, sl, r2, r7
 80127c6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80127ca:	b29b      	uxth	r3, r3
 80127cc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80127d0:	4565      	cmp	r5, ip
 80127d2:	f849 3b04 	str.w	r3, [r9], #4
 80127d6:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80127da:	d8e4      	bhi.n	80127a6 <__multiply+0xaa>
 80127dc:	9b01      	ldr	r3, [sp, #4]
 80127de:	50e7      	str	r7, [r4, r3]
 80127e0:	9b03      	ldr	r3, [sp, #12]
 80127e2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80127e6:	3104      	adds	r1, #4
 80127e8:	f1b9 0f00 	cmp.w	r9, #0
 80127ec:	d020      	beq.n	8012830 <__multiply+0x134>
 80127ee:	6823      	ldr	r3, [r4, #0]
 80127f0:	4647      	mov	r7, r8
 80127f2:	46a4      	mov	ip, r4
 80127f4:	f04f 0a00 	mov.w	sl, #0
 80127f8:	f8b7 b000 	ldrh.w	fp, [r7]
 80127fc:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8012800:	fb09 220b 	mla	r2, r9, fp, r2
 8012804:	4452      	add	r2, sl
 8012806:	b29b      	uxth	r3, r3
 8012808:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801280c:	f84c 3b04 	str.w	r3, [ip], #4
 8012810:	f857 3b04 	ldr.w	r3, [r7], #4
 8012814:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8012818:	f8bc 3000 	ldrh.w	r3, [ip]
 801281c:	fb09 330a 	mla	r3, r9, sl, r3
 8012820:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8012824:	42bd      	cmp	r5, r7
 8012826:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801282a:	d8e5      	bhi.n	80127f8 <__multiply+0xfc>
 801282c:	9a01      	ldr	r2, [sp, #4]
 801282e:	50a3      	str	r3, [r4, r2]
 8012830:	3404      	adds	r4, #4
 8012832:	e79f      	b.n	8012774 <__multiply+0x78>
 8012834:	3e01      	subs	r6, #1
 8012836:	e7a1      	b.n	801277c <__multiply+0x80>
 8012838:	08015420 	.word	0x08015420
 801283c:	08015431 	.word	0x08015431

08012840 <__pow5mult>:
 8012840:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012844:	4615      	mov	r5, r2
 8012846:	f012 0203 	ands.w	r2, r2, #3
 801284a:	4607      	mov	r7, r0
 801284c:	460e      	mov	r6, r1
 801284e:	d007      	beq.n	8012860 <__pow5mult+0x20>
 8012850:	4c25      	ldr	r4, [pc, #148]	@ (80128e8 <__pow5mult+0xa8>)
 8012852:	3a01      	subs	r2, #1
 8012854:	2300      	movs	r3, #0
 8012856:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801285a:	f7ff fea7 	bl	80125ac <__multadd>
 801285e:	4606      	mov	r6, r0
 8012860:	10ad      	asrs	r5, r5, #2
 8012862:	d03d      	beq.n	80128e0 <__pow5mult+0xa0>
 8012864:	69fc      	ldr	r4, [r7, #28]
 8012866:	b97c      	cbnz	r4, 8012888 <__pow5mult+0x48>
 8012868:	2010      	movs	r0, #16
 801286a:	f7ff fd87 	bl	801237c <malloc>
 801286e:	4602      	mov	r2, r0
 8012870:	61f8      	str	r0, [r7, #28]
 8012872:	b928      	cbnz	r0, 8012880 <__pow5mult+0x40>
 8012874:	4b1d      	ldr	r3, [pc, #116]	@ (80128ec <__pow5mult+0xac>)
 8012876:	481e      	ldr	r0, [pc, #120]	@ (80128f0 <__pow5mult+0xb0>)
 8012878:	f240 11b3 	movw	r1, #435	@ 0x1b3
 801287c:	f000 fbc2 	bl	8013004 <__assert_func>
 8012880:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8012884:	6004      	str	r4, [r0, #0]
 8012886:	60c4      	str	r4, [r0, #12]
 8012888:	f8d7 801c 	ldr.w	r8, [r7, #28]
 801288c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8012890:	b94c      	cbnz	r4, 80128a6 <__pow5mult+0x66>
 8012892:	f240 2171 	movw	r1, #625	@ 0x271
 8012896:	4638      	mov	r0, r7
 8012898:	f7ff ff1a 	bl	80126d0 <__i2b>
 801289c:	2300      	movs	r3, #0
 801289e:	f8c8 0008 	str.w	r0, [r8, #8]
 80128a2:	4604      	mov	r4, r0
 80128a4:	6003      	str	r3, [r0, #0]
 80128a6:	f04f 0900 	mov.w	r9, #0
 80128aa:	07eb      	lsls	r3, r5, #31
 80128ac:	d50a      	bpl.n	80128c4 <__pow5mult+0x84>
 80128ae:	4631      	mov	r1, r6
 80128b0:	4622      	mov	r2, r4
 80128b2:	4638      	mov	r0, r7
 80128b4:	f7ff ff22 	bl	80126fc <__multiply>
 80128b8:	4631      	mov	r1, r6
 80128ba:	4680      	mov	r8, r0
 80128bc:	4638      	mov	r0, r7
 80128be:	f7ff fe53 	bl	8012568 <_Bfree>
 80128c2:	4646      	mov	r6, r8
 80128c4:	106d      	asrs	r5, r5, #1
 80128c6:	d00b      	beq.n	80128e0 <__pow5mult+0xa0>
 80128c8:	6820      	ldr	r0, [r4, #0]
 80128ca:	b938      	cbnz	r0, 80128dc <__pow5mult+0x9c>
 80128cc:	4622      	mov	r2, r4
 80128ce:	4621      	mov	r1, r4
 80128d0:	4638      	mov	r0, r7
 80128d2:	f7ff ff13 	bl	80126fc <__multiply>
 80128d6:	6020      	str	r0, [r4, #0]
 80128d8:	f8c0 9000 	str.w	r9, [r0]
 80128dc:	4604      	mov	r4, r0
 80128de:	e7e4      	b.n	80128aa <__pow5mult+0x6a>
 80128e0:	4630      	mov	r0, r6
 80128e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80128e6:	bf00      	nop
 80128e8:	080154e4 	.word	0x080154e4
 80128ec:	080153b1 	.word	0x080153b1
 80128f0:	08015431 	.word	0x08015431

080128f4 <__lshift>:
 80128f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80128f8:	460c      	mov	r4, r1
 80128fa:	6849      	ldr	r1, [r1, #4]
 80128fc:	6923      	ldr	r3, [r4, #16]
 80128fe:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8012902:	68a3      	ldr	r3, [r4, #8]
 8012904:	4607      	mov	r7, r0
 8012906:	4691      	mov	r9, r2
 8012908:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801290c:	f108 0601 	add.w	r6, r8, #1
 8012910:	42b3      	cmp	r3, r6
 8012912:	db0b      	blt.n	801292c <__lshift+0x38>
 8012914:	4638      	mov	r0, r7
 8012916:	f7ff fde7 	bl	80124e8 <_Balloc>
 801291a:	4605      	mov	r5, r0
 801291c:	b948      	cbnz	r0, 8012932 <__lshift+0x3e>
 801291e:	4602      	mov	r2, r0
 8012920:	4b28      	ldr	r3, [pc, #160]	@ (80129c4 <__lshift+0xd0>)
 8012922:	4829      	ldr	r0, [pc, #164]	@ (80129c8 <__lshift+0xd4>)
 8012924:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8012928:	f000 fb6c 	bl	8013004 <__assert_func>
 801292c:	3101      	adds	r1, #1
 801292e:	005b      	lsls	r3, r3, #1
 8012930:	e7ee      	b.n	8012910 <__lshift+0x1c>
 8012932:	2300      	movs	r3, #0
 8012934:	f100 0114 	add.w	r1, r0, #20
 8012938:	f100 0210 	add.w	r2, r0, #16
 801293c:	4618      	mov	r0, r3
 801293e:	4553      	cmp	r3, sl
 8012940:	db33      	blt.n	80129aa <__lshift+0xb6>
 8012942:	6920      	ldr	r0, [r4, #16]
 8012944:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8012948:	f104 0314 	add.w	r3, r4, #20
 801294c:	f019 091f 	ands.w	r9, r9, #31
 8012950:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8012954:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8012958:	d02b      	beq.n	80129b2 <__lshift+0xbe>
 801295a:	f1c9 0e20 	rsb	lr, r9, #32
 801295e:	468a      	mov	sl, r1
 8012960:	2200      	movs	r2, #0
 8012962:	6818      	ldr	r0, [r3, #0]
 8012964:	fa00 f009 	lsl.w	r0, r0, r9
 8012968:	4310      	orrs	r0, r2
 801296a:	f84a 0b04 	str.w	r0, [sl], #4
 801296e:	f853 2b04 	ldr.w	r2, [r3], #4
 8012972:	459c      	cmp	ip, r3
 8012974:	fa22 f20e 	lsr.w	r2, r2, lr
 8012978:	d8f3      	bhi.n	8012962 <__lshift+0x6e>
 801297a:	ebac 0304 	sub.w	r3, ip, r4
 801297e:	3b15      	subs	r3, #21
 8012980:	f023 0303 	bic.w	r3, r3, #3
 8012984:	3304      	adds	r3, #4
 8012986:	f104 0015 	add.w	r0, r4, #21
 801298a:	4560      	cmp	r0, ip
 801298c:	bf88      	it	hi
 801298e:	2304      	movhi	r3, #4
 8012990:	50ca      	str	r2, [r1, r3]
 8012992:	b10a      	cbz	r2, 8012998 <__lshift+0xa4>
 8012994:	f108 0602 	add.w	r6, r8, #2
 8012998:	3e01      	subs	r6, #1
 801299a:	4638      	mov	r0, r7
 801299c:	612e      	str	r6, [r5, #16]
 801299e:	4621      	mov	r1, r4
 80129a0:	f7ff fde2 	bl	8012568 <_Bfree>
 80129a4:	4628      	mov	r0, r5
 80129a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80129aa:	f842 0f04 	str.w	r0, [r2, #4]!
 80129ae:	3301      	adds	r3, #1
 80129b0:	e7c5      	b.n	801293e <__lshift+0x4a>
 80129b2:	3904      	subs	r1, #4
 80129b4:	f853 2b04 	ldr.w	r2, [r3], #4
 80129b8:	f841 2f04 	str.w	r2, [r1, #4]!
 80129bc:	459c      	cmp	ip, r3
 80129be:	d8f9      	bhi.n	80129b4 <__lshift+0xc0>
 80129c0:	e7ea      	b.n	8012998 <__lshift+0xa4>
 80129c2:	bf00      	nop
 80129c4:	08015420 	.word	0x08015420
 80129c8:	08015431 	.word	0x08015431

080129cc <__mcmp>:
 80129cc:	690a      	ldr	r2, [r1, #16]
 80129ce:	4603      	mov	r3, r0
 80129d0:	6900      	ldr	r0, [r0, #16]
 80129d2:	1a80      	subs	r0, r0, r2
 80129d4:	b530      	push	{r4, r5, lr}
 80129d6:	d10e      	bne.n	80129f6 <__mcmp+0x2a>
 80129d8:	3314      	adds	r3, #20
 80129da:	3114      	adds	r1, #20
 80129dc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80129e0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80129e4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80129e8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80129ec:	4295      	cmp	r5, r2
 80129ee:	d003      	beq.n	80129f8 <__mcmp+0x2c>
 80129f0:	d205      	bcs.n	80129fe <__mcmp+0x32>
 80129f2:	f04f 30ff 	mov.w	r0, #4294967295
 80129f6:	bd30      	pop	{r4, r5, pc}
 80129f8:	42a3      	cmp	r3, r4
 80129fa:	d3f3      	bcc.n	80129e4 <__mcmp+0x18>
 80129fc:	e7fb      	b.n	80129f6 <__mcmp+0x2a>
 80129fe:	2001      	movs	r0, #1
 8012a00:	e7f9      	b.n	80129f6 <__mcmp+0x2a>
	...

08012a04 <__mdiff>:
 8012a04:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012a08:	4689      	mov	r9, r1
 8012a0a:	4606      	mov	r6, r0
 8012a0c:	4611      	mov	r1, r2
 8012a0e:	4648      	mov	r0, r9
 8012a10:	4614      	mov	r4, r2
 8012a12:	f7ff ffdb 	bl	80129cc <__mcmp>
 8012a16:	1e05      	subs	r5, r0, #0
 8012a18:	d112      	bne.n	8012a40 <__mdiff+0x3c>
 8012a1a:	4629      	mov	r1, r5
 8012a1c:	4630      	mov	r0, r6
 8012a1e:	f7ff fd63 	bl	80124e8 <_Balloc>
 8012a22:	4602      	mov	r2, r0
 8012a24:	b928      	cbnz	r0, 8012a32 <__mdiff+0x2e>
 8012a26:	4b3f      	ldr	r3, [pc, #252]	@ (8012b24 <__mdiff+0x120>)
 8012a28:	f240 2137 	movw	r1, #567	@ 0x237
 8012a2c:	483e      	ldr	r0, [pc, #248]	@ (8012b28 <__mdiff+0x124>)
 8012a2e:	f000 fae9 	bl	8013004 <__assert_func>
 8012a32:	2301      	movs	r3, #1
 8012a34:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8012a38:	4610      	mov	r0, r2
 8012a3a:	b003      	add	sp, #12
 8012a3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012a40:	bfbc      	itt	lt
 8012a42:	464b      	movlt	r3, r9
 8012a44:	46a1      	movlt	r9, r4
 8012a46:	4630      	mov	r0, r6
 8012a48:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8012a4c:	bfba      	itte	lt
 8012a4e:	461c      	movlt	r4, r3
 8012a50:	2501      	movlt	r5, #1
 8012a52:	2500      	movge	r5, #0
 8012a54:	f7ff fd48 	bl	80124e8 <_Balloc>
 8012a58:	4602      	mov	r2, r0
 8012a5a:	b918      	cbnz	r0, 8012a64 <__mdiff+0x60>
 8012a5c:	4b31      	ldr	r3, [pc, #196]	@ (8012b24 <__mdiff+0x120>)
 8012a5e:	f240 2145 	movw	r1, #581	@ 0x245
 8012a62:	e7e3      	b.n	8012a2c <__mdiff+0x28>
 8012a64:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8012a68:	6926      	ldr	r6, [r4, #16]
 8012a6a:	60c5      	str	r5, [r0, #12]
 8012a6c:	f109 0310 	add.w	r3, r9, #16
 8012a70:	f109 0514 	add.w	r5, r9, #20
 8012a74:	f104 0e14 	add.w	lr, r4, #20
 8012a78:	f100 0b14 	add.w	fp, r0, #20
 8012a7c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8012a80:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8012a84:	9301      	str	r3, [sp, #4]
 8012a86:	46d9      	mov	r9, fp
 8012a88:	f04f 0c00 	mov.w	ip, #0
 8012a8c:	9b01      	ldr	r3, [sp, #4]
 8012a8e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8012a92:	f853 af04 	ldr.w	sl, [r3, #4]!
 8012a96:	9301      	str	r3, [sp, #4]
 8012a98:	fa1f f38a 	uxth.w	r3, sl
 8012a9c:	4619      	mov	r1, r3
 8012a9e:	b283      	uxth	r3, r0
 8012aa0:	1acb      	subs	r3, r1, r3
 8012aa2:	0c00      	lsrs	r0, r0, #16
 8012aa4:	4463      	add	r3, ip
 8012aa6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8012aaa:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8012aae:	b29b      	uxth	r3, r3
 8012ab0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8012ab4:	4576      	cmp	r6, lr
 8012ab6:	f849 3b04 	str.w	r3, [r9], #4
 8012aba:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8012abe:	d8e5      	bhi.n	8012a8c <__mdiff+0x88>
 8012ac0:	1b33      	subs	r3, r6, r4
 8012ac2:	3b15      	subs	r3, #21
 8012ac4:	f023 0303 	bic.w	r3, r3, #3
 8012ac8:	3415      	adds	r4, #21
 8012aca:	3304      	adds	r3, #4
 8012acc:	42a6      	cmp	r6, r4
 8012ace:	bf38      	it	cc
 8012ad0:	2304      	movcc	r3, #4
 8012ad2:	441d      	add	r5, r3
 8012ad4:	445b      	add	r3, fp
 8012ad6:	461e      	mov	r6, r3
 8012ad8:	462c      	mov	r4, r5
 8012ada:	4544      	cmp	r4, r8
 8012adc:	d30e      	bcc.n	8012afc <__mdiff+0xf8>
 8012ade:	f108 0103 	add.w	r1, r8, #3
 8012ae2:	1b49      	subs	r1, r1, r5
 8012ae4:	f021 0103 	bic.w	r1, r1, #3
 8012ae8:	3d03      	subs	r5, #3
 8012aea:	45a8      	cmp	r8, r5
 8012aec:	bf38      	it	cc
 8012aee:	2100      	movcc	r1, #0
 8012af0:	440b      	add	r3, r1
 8012af2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8012af6:	b191      	cbz	r1, 8012b1e <__mdiff+0x11a>
 8012af8:	6117      	str	r7, [r2, #16]
 8012afa:	e79d      	b.n	8012a38 <__mdiff+0x34>
 8012afc:	f854 1b04 	ldr.w	r1, [r4], #4
 8012b00:	46e6      	mov	lr, ip
 8012b02:	0c08      	lsrs	r0, r1, #16
 8012b04:	fa1c fc81 	uxtah	ip, ip, r1
 8012b08:	4471      	add	r1, lr
 8012b0a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8012b0e:	b289      	uxth	r1, r1
 8012b10:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8012b14:	f846 1b04 	str.w	r1, [r6], #4
 8012b18:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8012b1c:	e7dd      	b.n	8012ada <__mdiff+0xd6>
 8012b1e:	3f01      	subs	r7, #1
 8012b20:	e7e7      	b.n	8012af2 <__mdiff+0xee>
 8012b22:	bf00      	nop
 8012b24:	08015420 	.word	0x08015420
 8012b28:	08015431 	.word	0x08015431

08012b2c <__d2b>:
 8012b2c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8012b30:	460f      	mov	r7, r1
 8012b32:	2101      	movs	r1, #1
 8012b34:	ec59 8b10 	vmov	r8, r9, d0
 8012b38:	4616      	mov	r6, r2
 8012b3a:	f7ff fcd5 	bl	80124e8 <_Balloc>
 8012b3e:	4604      	mov	r4, r0
 8012b40:	b930      	cbnz	r0, 8012b50 <__d2b+0x24>
 8012b42:	4602      	mov	r2, r0
 8012b44:	4b23      	ldr	r3, [pc, #140]	@ (8012bd4 <__d2b+0xa8>)
 8012b46:	4824      	ldr	r0, [pc, #144]	@ (8012bd8 <__d2b+0xac>)
 8012b48:	f240 310f 	movw	r1, #783	@ 0x30f
 8012b4c:	f000 fa5a 	bl	8013004 <__assert_func>
 8012b50:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8012b54:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8012b58:	b10d      	cbz	r5, 8012b5e <__d2b+0x32>
 8012b5a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8012b5e:	9301      	str	r3, [sp, #4]
 8012b60:	f1b8 0300 	subs.w	r3, r8, #0
 8012b64:	d023      	beq.n	8012bae <__d2b+0x82>
 8012b66:	4668      	mov	r0, sp
 8012b68:	9300      	str	r3, [sp, #0]
 8012b6a:	f7ff fd84 	bl	8012676 <__lo0bits>
 8012b6e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8012b72:	b1d0      	cbz	r0, 8012baa <__d2b+0x7e>
 8012b74:	f1c0 0320 	rsb	r3, r0, #32
 8012b78:	fa02 f303 	lsl.w	r3, r2, r3
 8012b7c:	430b      	orrs	r3, r1
 8012b7e:	40c2      	lsrs	r2, r0
 8012b80:	6163      	str	r3, [r4, #20]
 8012b82:	9201      	str	r2, [sp, #4]
 8012b84:	9b01      	ldr	r3, [sp, #4]
 8012b86:	61a3      	str	r3, [r4, #24]
 8012b88:	2b00      	cmp	r3, #0
 8012b8a:	bf0c      	ite	eq
 8012b8c:	2201      	moveq	r2, #1
 8012b8e:	2202      	movne	r2, #2
 8012b90:	6122      	str	r2, [r4, #16]
 8012b92:	b1a5      	cbz	r5, 8012bbe <__d2b+0x92>
 8012b94:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8012b98:	4405      	add	r5, r0
 8012b9a:	603d      	str	r5, [r7, #0]
 8012b9c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8012ba0:	6030      	str	r0, [r6, #0]
 8012ba2:	4620      	mov	r0, r4
 8012ba4:	b003      	add	sp, #12
 8012ba6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012baa:	6161      	str	r1, [r4, #20]
 8012bac:	e7ea      	b.n	8012b84 <__d2b+0x58>
 8012bae:	a801      	add	r0, sp, #4
 8012bb0:	f7ff fd61 	bl	8012676 <__lo0bits>
 8012bb4:	9b01      	ldr	r3, [sp, #4]
 8012bb6:	6163      	str	r3, [r4, #20]
 8012bb8:	3020      	adds	r0, #32
 8012bba:	2201      	movs	r2, #1
 8012bbc:	e7e8      	b.n	8012b90 <__d2b+0x64>
 8012bbe:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8012bc2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8012bc6:	6038      	str	r0, [r7, #0]
 8012bc8:	6918      	ldr	r0, [r3, #16]
 8012bca:	f7ff fd35 	bl	8012638 <__hi0bits>
 8012bce:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8012bd2:	e7e5      	b.n	8012ba0 <__d2b+0x74>
 8012bd4:	08015420 	.word	0x08015420
 8012bd8:	08015431 	.word	0x08015431

08012bdc <__ssputs_r>:
 8012bdc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012be0:	688e      	ldr	r6, [r1, #8]
 8012be2:	461f      	mov	r7, r3
 8012be4:	42be      	cmp	r6, r7
 8012be6:	680b      	ldr	r3, [r1, #0]
 8012be8:	4682      	mov	sl, r0
 8012bea:	460c      	mov	r4, r1
 8012bec:	4690      	mov	r8, r2
 8012bee:	d82d      	bhi.n	8012c4c <__ssputs_r+0x70>
 8012bf0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8012bf4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8012bf8:	d026      	beq.n	8012c48 <__ssputs_r+0x6c>
 8012bfa:	6965      	ldr	r5, [r4, #20]
 8012bfc:	6909      	ldr	r1, [r1, #16]
 8012bfe:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8012c02:	eba3 0901 	sub.w	r9, r3, r1
 8012c06:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8012c0a:	1c7b      	adds	r3, r7, #1
 8012c0c:	444b      	add	r3, r9
 8012c0e:	106d      	asrs	r5, r5, #1
 8012c10:	429d      	cmp	r5, r3
 8012c12:	bf38      	it	cc
 8012c14:	461d      	movcc	r5, r3
 8012c16:	0553      	lsls	r3, r2, #21
 8012c18:	d527      	bpl.n	8012c6a <__ssputs_r+0x8e>
 8012c1a:	4629      	mov	r1, r5
 8012c1c:	f7ff fbd8 	bl	80123d0 <_malloc_r>
 8012c20:	4606      	mov	r6, r0
 8012c22:	b360      	cbz	r0, 8012c7e <__ssputs_r+0xa2>
 8012c24:	6921      	ldr	r1, [r4, #16]
 8012c26:	464a      	mov	r2, r9
 8012c28:	f7fe fcf5 	bl	8011616 <memcpy>
 8012c2c:	89a3      	ldrh	r3, [r4, #12]
 8012c2e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8012c32:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012c36:	81a3      	strh	r3, [r4, #12]
 8012c38:	6126      	str	r6, [r4, #16]
 8012c3a:	6165      	str	r5, [r4, #20]
 8012c3c:	444e      	add	r6, r9
 8012c3e:	eba5 0509 	sub.w	r5, r5, r9
 8012c42:	6026      	str	r6, [r4, #0]
 8012c44:	60a5      	str	r5, [r4, #8]
 8012c46:	463e      	mov	r6, r7
 8012c48:	42be      	cmp	r6, r7
 8012c4a:	d900      	bls.n	8012c4e <__ssputs_r+0x72>
 8012c4c:	463e      	mov	r6, r7
 8012c4e:	6820      	ldr	r0, [r4, #0]
 8012c50:	4632      	mov	r2, r6
 8012c52:	4641      	mov	r1, r8
 8012c54:	f7fe fc45 	bl	80114e2 <memmove>
 8012c58:	68a3      	ldr	r3, [r4, #8]
 8012c5a:	1b9b      	subs	r3, r3, r6
 8012c5c:	60a3      	str	r3, [r4, #8]
 8012c5e:	6823      	ldr	r3, [r4, #0]
 8012c60:	4433      	add	r3, r6
 8012c62:	6023      	str	r3, [r4, #0]
 8012c64:	2000      	movs	r0, #0
 8012c66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012c6a:	462a      	mov	r2, r5
 8012c6c:	f000 fa0e 	bl	801308c <_realloc_r>
 8012c70:	4606      	mov	r6, r0
 8012c72:	2800      	cmp	r0, #0
 8012c74:	d1e0      	bne.n	8012c38 <__ssputs_r+0x5c>
 8012c76:	6921      	ldr	r1, [r4, #16]
 8012c78:	4650      	mov	r0, sl
 8012c7a:	f7ff fb35 	bl	80122e8 <_free_r>
 8012c7e:	230c      	movs	r3, #12
 8012c80:	f8ca 3000 	str.w	r3, [sl]
 8012c84:	89a3      	ldrh	r3, [r4, #12]
 8012c86:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012c8a:	81a3      	strh	r3, [r4, #12]
 8012c8c:	f04f 30ff 	mov.w	r0, #4294967295
 8012c90:	e7e9      	b.n	8012c66 <__ssputs_r+0x8a>
	...

08012c94 <_svfiprintf_r>:
 8012c94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012c98:	4698      	mov	r8, r3
 8012c9a:	898b      	ldrh	r3, [r1, #12]
 8012c9c:	061b      	lsls	r3, r3, #24
 8012c9e:	b09d      	sub	sp, #116	@ 0x74
 8012ca0:	4607      	mov	r7, r0
 8012ca2:	460d      	mov	r5, r1
 8012ca4:	4614      	mov	r4, r2
 8012ca6:	d510      	bpl.n	8012cca <_svfiprintf_r+0x36>
 8012ca8:	690b      	ldr	r3, [r1, #16]
 8012caa:	b973      	cbnz	r3, 8012cca <_svfiprintf_r+0x36>
 8012cac:	2140      	movs	r1, #64	@ 0x40
 8012cae:	f7ff fb8f 	bl	80123d0 <_malloc_r>
 8012cb2:	6028      	str	r0, [r5, #0]
 8012cb4:	6128      	str	r0, [r5, #16]
 8012cb6:	b930      	cbnz	r0, 8012cc6 <_svfiprintf_r+0x32>
 8012cb8:	230c      	movs	r3, #12
 8012cba:	603b      	str	r3, [r7, #0]
 8012cbc:	f04f 30ff 	mov.w	r0, #4294967295
 8012cc0:	b01d      	add	sp, #116	@ 0x74
 8012cc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012cc6:	2340      	movs	r3, #64	@ 0x40
 8012cc8:	616b      	str	r3, [r5, #20]
 8012cca:	2300      	movs	r3, #0
 8012ccc:	9309      	str	r3, [sp, #36]	@ 0x24
 8012cce:	2320      	movs	r3, #32
 8012cd0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8012cd4:	f8cd 800c 	str.w	r8, [sp, #12]
 8012cd8:	2330      	movs	r3, #48	@ 0x30
 8012cda:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8012e78 <_svfiprintf_r+0x1e4>
 8012cde:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8012ce2:	f04f 0901 	mov.w	r9, #1
 8012ce6:	4623      	mov	r3, r4
 8012ce8:	469a      	mov	sl, r3
 8012cea:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012cee:	b10a      	cbz	r2, 8012cf4 <_svfiprintf_r+0x60>
 8012cf0:	2a25      	cmp	r2, #37	@ 0x25
 8012cf2:	d1f9      	bne.n	8012ce8 <_svfiprintf_r+0x54>
 8012cf4:	ebba 0b04 	subs.w	fp, sl, r4
 8012cf8:	d00b      	beq.n	8012d12 <_svfiprintf_r+0x7e>
 8012cfa:	465b      	mov	r3, fp
 8012cfc:	4622      	mov	r2, r4
 8012cfe:	4629      	mov	r1, r5
 8012d00:	4638      	mov	r0, r7
 8012d02:	f7ff ff6b 	bl	8012bdc <__ssputs_r>
 8012d06:	3001      	adds	r0, #1
 8012d08:	f000 80a7 	beq.w	8012e5a <_svfiprintf_r+0x1c6>
 8012d0c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012d0e:	445a      	add	r2, fp
 8012d10:	9209      	str	r2, [sp, #36]	@ 0x24
 8012d12:	f89a 3000 	ldrb.w	r3, [sl]
 8012d16:	2b00      	cmp	r3, #0
 8012d18:	f000 809f 	beq.w	8012e5a <_svfiprintf_r+0x1c6>
 8012d1c:	2300      	movs	r3, #0
 8012d1e:	f04f 32ff 	mov.w	r2, #4294967295
 8012d22:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012d26:	f10a 0a01 	add.w	sl, sl, #1
 8012d2a:	9304      	str	r3, [sp, #16]
 8012d2c:	9307      	str	r3, [sp, #28]
 8012d2e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8012d32:	931a      	str	r3, [sp, #104]	@ 0x68
 8012d34:	4654      	mov	r4, sl
 8012d36:	2205      	movs	r2, #5
 8012d38:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012d3c:	484e      	ldr	r0, [pc, #312]	@ (8012e78 <_svfiprintf_r+0x1e4>)
 8012d3e:	f7ed fa6f 	bl	8000220 <memchr>
 8012d42:	9a04      	ldr	r2, [sp, #16]
 8012d44:	b9d8      	cbnz	r0, 8012d7e <_svfiprintf_r+0xea>
 8012d46:	06d0      	lsls	r0, r2, #27
 8012d48:	bf44      	itt	mi
 8012d4a:	2320      	movmi	r3, #32
 8012d4c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012d50:	0711      	lsls	r1, r2, #28
 8012d52:	bf44      	itt	mi
 8012d54:	232b      	movmi	r3, #43	@ 0x2b
 8012d56:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012d5a:	f89a 3000 	ldrb.w	r3, [sl]
 8012d5e:	2b2a      	cmp	r3, #42	@ 0x2a
 8012d60:	d015      	beq.n	8012d8e <_svfiprintf_r+0xfa>
 8012d62:	9a07      	ldr	r2, [sp, #28]
 8012d64:	4654      	mov	r4, sl
 8012d66:	2000      	movs	r0, #0
 8012d68:	f04f 0c0a 	mov.w	ip, #10
 8012d6c:	4621      	mov	r1, r4
 8012d6e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012d72:	3b30      	subs	r3, #48	@ 0x30
 8012d74:	2b09      	cmp	r3, #9
 8012d76:	d94b      	bls.n	8012e10 <_svfiprintf_r+0x17c>
 8012d78:	b1b0      	cbz	r0, 8012da8 <_svfiprintf_r+0x114>
 8012d7a:	9207      	str	r2, [sp, #28]
 8012d7c:	e014      	b.n	8012da8 <_svfiprintf_r+0x114>
 8012d7e:	eba0 0308 	sub.w	r3, r0, r8
 8012d82:	fa09 f303 	lsl.w	r3, r9, r3
 8012d86:	4313      	orrs	r3, r2
 8012d88:	9304      	str	r3, [sp, #16]
 8012d8a:	46a2      	mov	sl, r4
 8012d8c:	e7d2      	b.n	8012d34 <_svfiprintf_r+0xa0>
 8012d8e:	9b03      	ldr	r3, [sp, #12]
 8012d90:	1d19      	adds	r1, r3, #4
 8012d92:	681b      	ldr	r3, [r3, #0]
 8012d94:	9103      	str	r1, [sp, #12]
 8012d96:	2b00      	cmp	r3, #0
 8012d98:	bfbb      	ittet	lt
 8012d9a:	425b      	neglt	r3, r3
 8012d9c:	f042 0202 	orrlt.w	r2, r2, #2
 8012da0:	9307      	strge	r3, [sp, #28]
 8012da2:	9307      	strlt	r3, [sp, #28]
 8012da4:	bfb8      	it	lt
 8012da6:	9204      	strlt	r2, [sp, #16]
 8012da8:	7823      	ldrb	r3, [r4, #0]
 8012daa:	2b2e      	cmp	r3, #46	@ 0x2e
 8012dac:	d10a      	bne.n	8012dc4 <_svfiprintf_r+0x130>
 8012dae:	7863      	ldrb	r3, [r4, #1]
 8012db0:	2b2a      	cmp	r3, #42	@ 0x2a
 8012db2:	d132      	bne.n	8012e1a <_svfiprintf_r+0x186>
 8012db4:	9b03      	ldr	r3, [sp, #12]
 8012db6:	1d1a      	adds	r2, r3, #4
 8012db8:	681b      	ldr	r3, [r3, #0]
 8012dba:	9203      	str	r2, [sp, #12]
 8012dbc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8012dc0:	3402      	adds	r4, #2
 8012dc2:	9305      	str	r3, [sp, #20]
 8012dc4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8012e88 <_svfiprintf_r+0x1f4>
 8012dc8:	7821      	ldrb	r1, [r4, #0]
 8012dca:	2203      	movs	r2, #3
 8012dcc:	4650      	mov	r0, sl
 8012dce:	f7ed fa27 	bl	8000220 <memchr>
 8012dd2:	b138      	cbz	r0, 8012de4 <_svfiprintf_r+0x150>
 8012dd4:	9b04      	ldr	r3, [sp, #16]
 8012dd6:	eba0 000a 	sub.w	r0, r0, sl
 8012dda:	2240      	movs	r2, #64	@ 0x40
 8012ddc:	4082      	lsls	r2, r0
 8012dde:	4313      	orrs	r3, r2
 8012de0:	3401      	adds	r4, #1
 8012de2:	9304      	str	r3, [sp, #16]
 8012de4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012de8:	4824      	ldr	r0, [pc, #144]	@ (8012e7c <_svfiprintf_r+0x1e8>)
 8012dea:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8012dee:	2206      	movs	r2, #6
 8012df0:	f7ed fa16 	bl	8000220 <memchr>
 8012df4:	2800      	cmp	r0, #0
 8012df6:	d036      	beq.n	8012e66 <_svfiprintf_r+0x1d2>
 8012df8:	4b21      	ldr	r3, [pc, #132]	@ (8012e80 <_svfiprintf_r+0x1ec>)
 8012dfa:	bb1b      	cbnz	r3, 8012e44 <_svfiprintf_r+0x1b0>
 8012dfc:	9b03      	ldr	r3, [sp, #12]
 8012dfe:	3307      	adds	r3, #7
 8012e00:	f023 0307 	bic.w	r3, r3, #7
 8012e04:	3308      	adds	r3, #8
 8012e06:	9303      	str	r3, [sp, #12]
 8012e08:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012e0a:	4433      	add	r3, r6
 8012e0c:	9309      	str	r3, [sp, #36]	@ 0x24
 8012e0e:	e76a      	b.n	8012ce6 <_svfiprintf_r+0x52>
 8012e10:	fb0c 3202 	mla	r2, ip, r2, r3
 8012e14:	460c      	mov	r4, r1
 8012e16:	2001      	movs	r0, #1
 8012e18:	e7a8      	b.n	8012d6c <_svfiprintf_r+0xd8>
 8012e1a:	2300      	movs	r3, #0
 8012e1c:	3401      	adds	r4, #1
 8012e1e:	9305      	str	r3, [sp, #20]
 8012e20:	4619      	mov	r1, r3
 8012e22:	f04f 0c0a 	mov.w	ip, #10
 8012e26:	4620      	mov	r0, r4
 8012e28:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012e2c:	3a30      	subs	r2, #48	@ 0x30
 8012e2e:	2a09      	cmp	r2, #9
 8012e30:	d903      	bls.n	8012e3a <_svfiprintf_r+0x1a6>
 8012e32:	2b00      	cmp	r3, #0
 8012e34:	d0c6      	beq.n	8012dc4 <_svfiprintf_r+0x130>
 8012e36:	9105      	str	r1, [sp, #20]
 8012e38:	e7c4      	b.n	8012dc4 <_svfiprintf_r+0x130>
 8012e3a:	fb0c 2101 	mla	r1, ip, r1, r2
 8012e3e:	4604      	mov	r4, r0
 8012e40:	2301      	movs	r3, #1
 8012e42:	e7f0      	b.n	8012e26 <_svfiprintf_r+0x192>
 8012e44:	ab03      	add	r3, sp, #12
 8012e46:	9300      	str	r3, [sp, #0]
 8012e48:	462a      	mov	r2, r5
 8012e4a:	4b0e      	ldr	r3, [pc, #56]	@ (8012e84 <_svfiprintf_r+0x1f0>)
 8012e4c:	a904      	add	r1, sp, #16
 8012e4e:	4638      	mov	r0, r7
 8012e50:	f7fd fe34 	bl	8010abc <_printf_float>
 8012e54:	1c42      	adds	r2, r0, #1
 8012e56:	4606      	mov	r6, r0
 8012e58:	d1d6      	bne.n	8012e08 <_svfiprintf_r+0x174>
 8012e5a:	89ab      	ldrh	r3, [r5, #12]
 8012e5c:	065b      	lsls	r3, r3, #25
 8012e5e:	f53f af2d 	bmi.w	8012cbc <_svfiprintf_r+0x28>
 8012e62:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8012e64:	e72c      	b.n	8012cc0 <_svfiprintf_r+0x2c>
 8012e66:	ab03      	add	r3, sp, #12
 8012e68:	9300      	str	r3, [sp, #0]
 8012e6a:	462a      	mov	r2, r5
 8012e6c:	4b05      	ldr	r3, [pc, #20]	@ (8012e84 <_svfiprintf_r+0x1f0>)
 8012e6e:	a904      	add	r1, sp, #16
 8012e70:	4638      	mov	r0, r7
 8012e72:	f7fe f8bb 	bl	8010fec <_printf_i>
 8012e76:	e7ed      	b.n	8012e54 <_svfiprintf_r+0x1c0>
 8012e78:	0801548a 	.word	0x0801548a
 8012e7c:	08015494 	.word	0x08015494
 8012e80:	08010abd 	.word	0x08010abd
 8012e84:	08012bdd 	.word	0x08012bdd
 8012e88:	08015490 	.word	0x08015490

08012e8c <__sflush_r>:
 8012e8c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8012e90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012e94:	0716      	lsls	r6, r2, #28
 8012e96:	4605      	mov	r5, r0
 8012e98:	460c      	mov	r4, r1
 8012e9a:	d454      	bmi.n	8012f46 <__sflush_r+0xba>
 8012e9c:	684b      	ldr	r3, [r1, #4]
 8012e9e:	2b00      	cmp	r3, #0
 8012ea0:	dc02      	bgt.n	8012ea8 <__sflush_r+0x1c>
 8012ea2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8012ea4:	2b00      	cmp	r3, #0
 8012ea6:	dd48      	ble.n	8012f3a <__sflush_r+0xae>
 8012ea8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8012eaa:	2e00      	cmp	r6, #0
 8012eac:	d045      	beq.n	8012f3a <__sflush_r+0xae>
 8012eae:	2300      	movs	r3, #0
 8012eb0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8012eb4:	682f      	ldr	r7, [r5, #0]
 8012eb6:	6a21      	ldr	r1, [r4, #32]
 8012eb8:	602b      	str	r3, [r5, #0]
 8012eba:	d030      	beq.n	8012f1e <__sflush_r+0x92>
 8012ebc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8012ebe:	89a3      	ldrh	r3, [r4, #12]
 8012ec0:	0759      	lsls	r1, r3, #29
 8012ec2:	d505      	bpl.n	8012ed0 <__sflush_r+0x44>
 8012ec4:	6863      	ldr	r3, [r4, #4]
 8012ec6:	1ad2      	subs	r2, r2, r3
 8012ec8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8012eca:	b10b      	cbz	r3, 8012ed0 <__sflush_r+0x44>
 8012ecc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8012ece:	1ad2      	subs	r2, r2, r3
 8012ed0:	2300      	movs	r3, #0
 8012ed2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8012ed4:	6a21      	ldr	r1, [r4, #32]
 8012ed6:	4628      	mov	r0, r5
 8012ed8:	47b0      	blx	r6
 8012eda:	1c43      	adds	r3, r0, #1
 8012edc:	89a3      	ldrh	r3, [r4, #12]
 8012ede:	d106      	bne.n	8012eee <__sflush_r+0x62>
 8012ee0:	6829      	ldr	r1, [r5, #0]
 8012ee2:	291d      	cmp	r1, #29
 8012ee4:	d82b      	bhi.n	8012f3e <__sflush_r+0xb2>
 8012ee6:	4a2a      	ldr	r2, [pc, #168]	@ (8012f90 <__sflush_r+0x104>)
 8012ee8:	40ca      	lsrs	r2, r1
 8012eea:	07d6      	lsls	r6, r2, #31
 8012eec:	d527      	bpl.n	8012f3e <__sflush_r+0xb2>
 8012eee:	2200      	movs	r2, #0
 8012ef0:	6062      	str	r2, [r4, #4]
 8012ef2:	04d9      	lsls	r1, r3, #19
 8012ef4:	6922      	ldr	r2, [r4, #16]
 8012ef6:	6022      	str	r2, [r4, #0]
 8012ef8:	d504      	bpl.n	8012f04 <__sflush_r+0x78>
 8012efa:	1c42      	adds	r2, r0, #1
 8012efc:	d101      	bne.n	8012f02 <__sflush_r+0x76>
 8012efe:	682b      	ldr	r3, [r5, #0]
 8012f00:	b903      	cbnz	r3, 8012f04 <__sflush_r+0x78>
 8012f02:	6560      	str	r0, [r4, #84]	@ 0x54
 8012f04:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8012f06:	602f      	str	r7, [r5, #0]
 8012f08:	b1b9      	cbz	r1, 8012f3a <__sflush_r+0xae>
 8012f0a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8012f0e:	4299      	cmp	r1, r3
 8012f10:	d002      	beq.n	8012f18 <__sflush_r+0x8c>
 8012f12:	4628      	mov	r0, r5
 8012f14:	f7ff f9e8 	bl	80122e8 <_free_r>
 8012f18:	2300      	movs	r3, #0
 8012f1a:	6363      	str	r3, [r4, #52]	@ 0x34
 8012f1c:	e00d      	b.n	8012f3a <__sflush_r+0xae>
 8012f1e:	2301      	movs	r3, #1
 8012f20:	4628      	mov	r0, r5
 8012f22:	47b0      	blx	r6
 8012f24:	4602      	mov	r2, r0
 8012f26:	1c50      	adds	r0, r2, #1
 8012f28:	d1c9      	bne.n	8012ebe <__sflush_r+0x32>
 8012f2a:	682b      	ldr	r3, [r5, #0]
 8012f2c:	2b00      	cmp	r3, #0
 8012f2e:	d0c6      	beq.n	8012ebe <__sflush_r+0x32>
 8012f30:	2b1d      	cmp	r3, #29
 8012f32:	d001      	beq.n	8012f38 <__sflush_r+0xac>
 8012f34:	2b16      	cmp	r3, #22
 8012f36:	d11e      	bne.n	8012f76 <__sflush_r+0xea>
 8012f38:	602f      	str	r7, [r5, #0]
 8012f3a:	2000      	movs	r0, #0
 8012f3c:	e022      	b.n	8012f84 <__sflush_r+0xf8>
 8012f3e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012f42:	b21b      	sxth	r3, r3
 8012f44:	e01b      	b.n	8012f7e <__sflush_r+0xf2>
 8012f46:	690f      	ldr	r7, [r1, #16]
 8012f48:	2f00      	cmp	r7, #0
 8012f4a:	d0f6      	beq.n	8012f3a <__sflush_r+0xae>
 8012f4c:	0793      	lsls	r3, r2, #30
 8012f4e:	680e      	ldr	r6, [r1, #0]
 8012f50:	bf08      	it	eq
 8012f52:	694b      	ldreq	r3, [r1, #20]
 8012f54:	600f      	str	r7, [r1, #0]
 8012f56:	bf18      	it	ne
 8012f58:	2300      	movne	r3, #0
 8012f5a:	eba6 0807 	sub.w	r8, r6, r7
 8012f5e:	608b      	str	r3, [r1, #8]
 8012f60:	f1b8 0f00 	cmp.w	r8, #0
 8012f64:	dde9      	ble.n	8012f3a <__sflush_r+0xae>
 8012f66:	6a21      	ldr	r1, [r4, #32]
 8012f68:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8012f6a:	4643      	mov	r3, r8
 8012f6c:	463a      	mov	r2, r7
 8012f6e:	4628      	mov	r0, r5
 8012f70:	47b0      	blx	r6
 8012f72:	2800      	cmp	r0, #0
 8012f74:	dc08      	bgt.n	8012f88 <__sflush_r+0xfc>
 8012f76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012f7a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012f7e:	81a3      	strh	r3, [r4, #12]
 8012f80:	f04f 30ff 	mov.w	r0, #4294967295
 8012f84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012f88:	4407      	add	r7, r0
 8012f8a:	eba8 0800 	sub.w	r8, r8, r0
 8012f8e:	e7e7      	b.n	8012f60 <__sflush_r+0xd4>
 8012f90:	20400001 	.word	0x20400001

08012f94 <_fflush_r>:
 8012f94:	b538      	push	{r3, r4, r5, lr}
 8012f96:	690b      	ldr	r3, [r1, #16]
 8012f98:	4605      	mov	r5, r0
 8012f9a:	460c      	mov	r4, r1
 8012f9c:	b913      	cbnz	r3, 8012fa4 <_fflush_r+0x10>
 8012f9e:	2500      	movs	r5, #0
 8012fa0:	4628      	mov	r0, r5
 8012fa2:	bd38      	pop	{r3, r4, r5, pc}
 8012fa4:	b118      	cbz	r0, 8012fae <_fflush_r+0x1a>
 8012fa6:	6a03      	ldr	r3, [r0, #32]
 8012fa8:	b90b      	cbnz	r3, 8012fae <_fflush_r+0x1a>
 8012faa:	f7fe f9c9 	bl	8011340 <__sinit>
 8012fae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012fb2:	2b00      	cmp	r3, #0
 8012fb4:	d0f3      	beq.n	8012f9e <_fflush_r+0xa>
 8012fb6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8012fb8:	07d0      	lsls	r0, r2, #31
 8012fba:	d404      	bmi.n	8012fc6 <_fflush_r+0x32>
 8012fbc:	0599      	lsls	r1, r3, #22
 8012fbe:	d402      	bmi.n	8012fc6 <_fflush_r+0x32>
 8012fc0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012fc2:	f7fe fb26 	bl	8011612 <__retarget_lock_acquire_recursive>
 8012fc6:	4628      	mov	r0, r5
 8012fc8:	4621      	mov	r1, r4
 8012fca:	f7ff ff5f 	bl	8012e8c <__sflush_r>
 8012fce:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8012fd0:	07da      	lsls	r2, r3, #31
 8012fd2:	4605      	mov	r5, r0
 8012fd4:	d4e4      	bmi.n	8012fa0 <_fflush_r+0xc>
 8012fd6:	89a3      	ldrh	r3, [r4, #12]
 8012fd8:	059b      	lsls	r3, r3, #22
 8012fda:	d4e1      	bmi.n	8012fa0 <_fflush_r+0xc>
 8012fdc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012fde:	f7fe fb19 	bl	8011614 <__retarget_lock_release_recursive>
 8012fe2:	e7dd      	b.n	8012fa0 <_fflush_r+0xc>

08012fe4 <_sbrk_r>:
 8012fe4:	b538      	push	{r3, r4, r5, lr}
 8012fe6:	4d06      	ldr	r5, [pc, #24]	@ (8013000 <_sbrk_r+0x1c>)
 8012fe8:	2300      	movs	r3, #0
 8012fea:	4604      	mov	r4, r0
 8012fec:	4608      	mov	r0, r1
 8012fee:	602b      	str	r3, [r5, #0]
 8012ff0:	f7f0 f89c 	bl	800312c <_sbrk>
 8012ff4:	1c43      	adds	r3, r0, #1
 8012ff6:	d102      	bne.n	8012ffe <_sbrk_r+0x1a>
 8012ff8:	682b      	ldr	r3, [r5, #0]
 8012ffa:	b103      	cbz	r3, 8012ffe <_sbrk_r+0x1a>
 8012ffc:	6023      	str	r3, [r4, #0]
 8012ffe:	bd38      	pop	{r3, r4, r5, pc}
 8013000:	200039f4 	.word	0x200039f4

08013004 <__assert_func>:
 8013004:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8013006:	4614      	mov	r4, r2
 8013008:	461a      	mov	r2, r3
 801300a:	4b09      	ldr	r3, [pc, #36]	@ (8013030 <__assert_func+0x2c>)
 801300c:	681b      	ldr	r3, [r3, #0]
 801300e:	4605      	mov	r5, r0
 8013010:	68d8      	ldr	r0, [r3, #12]
 8013012:	b14c      	cbz	r4, 8013028 <__assert_func+0x24>
 8013014:	4b07      	ldr	r3, [pc, #28]	@ (8013034 <__assert_func+0x30>)
 8013016:	9100      	str	r1, [sp, #0]
 8013018:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801301c:	4906      	ldr	r1, [pc, #24]	@ (8013038 <__assert_func+0x34>)
 801301e:	462b      	mov	r3, r5
 8013020:	f000 f870 	bl	8013104 <fiprintf>
 8013024:	f000 f880 	bl	8013128 <abort>
 8013028:	4b04      	ldr	r3, [pc, #16]	@ (801303c <__assert_func+0x38>)
 801302a:	461c      	mov	r4, r3
 801302c:	e7f3      	b.n	8013016 <__assert_func+0x12>
 801302e:	bf00      	nop
 8013030:	200001ac 	.word	0x200001ac
 8013034:	080154a5 	.word	0x080154a5
 8013038:	080154b2 	.word	0x080154b2
 801303c:	080154e0 	.word	0x080154e0

08013040 <_calloc_r>:
 8013040:	b570      	push	{r4, r5, r6, lr}
 8013042:	fba1 5402 	umull	r5, r4, r1, r2
 8013046:	b934      	cbnz	r4, 8013056 <_calloc_r+0x16>
 8013048:	4629      	mov	r1, r5
 801304a:	f7ff f9c1 	bl	80123d0 <_malloc_r>
 801304e:	4606      	mov	r6, r0
 8013050:	b928      	cbnz	r0, 801305e <_calloc_r+0x1e>
 8013052:	4630      	mov	r0, r6
 8013054:	bd70      	pop	{r4, r5, r6, pc}
 8013056:	220c      	movs	r2, #12
 8013058:	6002      	str	r2, [r0, #0]
 801305a:	2600      	movs	r6, #0
 801305c:	e7f9      	b.n	8013052 <_calloc_r+0x12>
 801305e:	462a      	mov	r2, r5
 8013060:	4621      	mov	r1, r4
 8013062:	f7fe fa58 	bl	8011516 <memset>
 8013066:	e7f4      	b.n	8013052 <_calloc_r+0x12>

08013068 <__ascii_mbtowc>:
 8013068:	b082      	sub	sp, #8
 801306a:	b901      	cbnz	r1, 801306e <__ascii_mbtowc+0x6>
 801306c:	a901      	add	r1, sp, #4
 801306e:	b142      	cbz	r2, 8013082 <__ascii_mbtowc+0x1a>
 8013070:	b14b      	cbz	r3, 8013086 <__ascii_mbtowc+0x1e>
 8013072:	7813      	ldrb	r3, [r2, #0]
 8013074:	600b      	str	r3, [r1, #0]
 8013076:	7812      	ldrb	r2, [r2, #0]
 8013078:	1e10      	subs	r0, r2, #0
 801307a:	bf18      	it	ne
 801307c:	2001      	movne	r0, #1
 801307e:	b002      	add	sp, #8
 8013080:	4770      	bx	lr
 8013082:	4610      	mov	r0, r2
 8013084:	e7fb      	b.n	801307e <__ascii_mbtowc+0x16>
 8013086:	f06f 0001 	mvn.w	r0, #1
 801308a:	e7f8      	b.n	801307e <__ascii_mbtowc+0x16>

0801308c <_realloc_r>:
 801308c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013090:	4607      	mov	r7, r0
 8013092:	4614      	mov	r4, r2
 8013094:	460d      	mov	r5, r1
 8013096:	b921      	cbnz	r1, 80130a2 <_realloc_r+0x16>
 8013098:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801309c:	4611      	mov	r1, r2
 801309e:	f7ff b997 	b.w	80123d0 <_malloc_r>
 80130a2:	b92a      	cbnz	r2, 80130b0 <_realloc_r+0x24>
 80130a4:	f7ff f920 	bl	80122e8 <_free_r>
 80130a8:	4625      	mov	r5, r4
 80130aa:	4628      	mov	r0, r5
 80130ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80130b0:	f000 f841 	bl	8013136 <_malloc_usable_size_r>
 80130b4:	4284      	cmp	r4, r0
 80130b6:	4606      	mov	r6, r0
 80130b8:	d802      	bhi.n	80130c0 <_realloc_r+0x34>
 80130ba:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80130be:	d8f4      	bhi.n	80130aa <_realloc_r+0x1e>
 80130c0:	4621      	mov	r1, r4
 80130c2:	4638      	mov	r0, r7
 80130c4:	f7ff f984 	bl	80123d0 <_malloc_r>
 80130c8:	4680      	mov	r8, r0
 80130ca:	b908      	cbnz	r0, 80130d0 <_realloc_r+0x44>
 80130cc:	4645      	mov	r5, r8
 80130ce:	e7ec      	b.n	80130aa <_realloc_r+0x1e>
 80130d0:	42b4      	cmp	r4, r6
 80130d2:	4622      	mov	r2, r4
 80130d4:	4629      	mov	r1, r5
 80130d6:	bf28      	it	cs
 80130d8:	4632      	movcs	r2, r6
 80130da:	f7fe fa9c 	bl	8011616 <memcpy>
 80130de:	4629      	mov	r1, r5
 80130e0:	4638      	mov	r0, r7
 80130e2:	f7ff f901 	bl	80122e8 <_free_r>
 80130e6:	e7f1      	b.n	80130cc <_realloc_r+0x40>

080130e8 <__ascii_wctomb>:
 80130e8:	4603      	mov	r3, r0
 80130ea:	4608      	mov	r0, r1
 80130ec:	b141      	cbz	r1, 8013100 <__ascii_wctomb+0x18>
 80130ee:	2aff      	cmp	r2, #255	@ 0xff
 80130f0:	d904      	bls.n	80130fc <__ascii_wctomb+0x14>
 80130f2:	228a      	movs	r2, #138	@ 0x8a
 80130f4:	601a      	str	r2, [r3, #0]
 80130f6:	f04f 30ff 	mov.w	r0, #4294967295
 80130fa:	4770      	bx	lr
 80130fc:	700a      	strb	r2, [r1, #0]
 80130fe:	2001      	movs	r0, #1
 8013100:	4770      	bx	lr
	...

08013104 <fiprintf>:
 8013104:	b40e      	push	{r1, r2, r3}
 8013106:	b503      	push	{r0, r1, lr}
 8013108:	4601      	mov	r1, r0
 801310a:	ab03      	add	r3, sp, #12
 801310c:	4805      	ldr	r0, [pc, #20]	@ (8013124 <fiprintf+0x20>)
 801310e:	f853 2b04 	ldr.w	r2, [r3], #4
 8013112:	6800      	ldr	r0, [r0, #0]
 8013114:	9301      	str	r3, [sp, #4]
 8013116:	f000 f83f 	bl	8013198 <_vfiprintf_r>
 801311a:	b002      	add	sp, #8
 801311c:	f85d eb04 	ldr.w	lr, [sp], #4
 8013120:	b003      	add	sp, #12
 8013122:	4770      	bx	lr
 8013124:	200001ac 	.word	0x200001ac

08013128 <abort>:
 8013128:	b508      	push	{r3, lr}
 801312a:	2006      	movs	r0, #6
 801312c:	f000 fa08 	bl	8013540 <raise>
 8013130:	2001      	movs	r0, #1
 8013132:	f7ef ff83 	bl	800303c <_exit>

08013136 <_malloc_usable_size_r>:
 8013136:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801313a:	1f18      	subs	r0, r3, #4
 801313c:	2b00      	cmp	r3, #0
 801313e:	bfbc      	itt	lt
 8013140:	580b      	ldrlt	r3, [r1, r0]
 8013142:	18c0      	addlt	r0, r0, r3
 8013144:	4770      	bx	lr

08013146 <__sfputc_r>:
 8013146:	6893      	ldr	r3, [r2, #8]
 8013148:	3b01      	subs	r3, #1
 801314a:	2b00      	cmp	r3, #0
 801314c:	b410      	push	{r4}
 801314e:	6093      	str	r3, [r2, #8]
 8013150:	da08      	bge.n	8013164 <__sfputc_r+0x1e>
 8013152:	6994      	ldr	r4, [r2, #24]
 8013154:	42a3      	cmp	r3, r4
 8013156:	db01      	blt.n	801315c <__sfputc_r+0x16>
 8013158:	290a      	cmp	r1, #10
 801315a:	d103      	bne.n	8013164 <__sfputc_r+0x1e>
 801315c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013160:	f000 b932 	b.w	80133c8 <__swbuf_r>
 8013164:	6813      	ldr	r3, [r2, #0]
 8013166:	1c58      	adds	r0, r3, #1
 8013168:	6010      	str	r0, [r2, #0]
 801316a:	7019      	strb	r1, [r3, #0]
 801316c:	4608      	mov	r0, r1
 801316e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013172:	4770      	bx	lr

08013174 <__sfputs_r>:
 8013174:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013176:	4606      	mov	r6, r0
 8013178:	460f      	mov	r7, r1
 801317a:	4614      	mov	r4, r2
 801317c:	18d5      	adds	r5, r2, r3
 801317e:	42ac      	cmp	r4, r5
 8013180:	d101      	bne.n	8013186 <__sfputs_r+0x12>
 8013182:	2000      	movs	r0, #0
 8013184:	e007      	b.n	8013196 <__sfputs_r+0x22>
 8013186:	f814 1b01 	ldrb.w	r1, [r4], #1
 801318a:	463a      	mov	r2, r7
 801318c:	4630      	mov	r0, r6
 801318e:	f7ff ffda 	bl	8013146 <__sfputc_r>
 8013192:	1c43      	adds	r3, r0, #1
 8013194:	d1f3      	bne.n	801317e <__sfputs_r+0xa>
 8013196:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08013198 <_vfiprintf_r>:
 8013198:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801319c:	460d      	mov	r5, r1
 801319e:	b09d      	sub	sp, #116	@ 0x74
 80131a0:	4614      	mov	r4, r2
 80131a2:	4698      	mov	r8, r3
 80131a4:	4606      	mov	r6, r0
 80131a6:	b118      	cbz	r0, 80131b0 <_vfiprintf_r+0x18>
 80131a8:	6a03      	ldr	r3, [r0, #32]
 80131aa:	b90b      	cbnz	r3, 80131b0 <_vfiprintf_r+0x18>
 80131ac:	f7fe f8c8 	bl	8011340 <__sinit>
 80131b0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80131b2:	07d9      	lsls	r1, r3, #31
 80131b4:	d405      	bmi.n	80131c2 <_vfiprintf_r+0x2a>
 80131b6:	89ab      	ldrh	r3, [r5, #12]
 80131b8:	059a      	lsls	r2, r3, #22
 80131ba:	d402      	bmi.n	80131c2 <_vfiprintf_r+0x2a>
 80131bc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80131be:	f7fe fa28 	bl	8011612 <__retarget_lock_acquire_recursive>
 80131c2:	89ab      	ldrh	r3, [r5, #12]
 80131c4:	071b      	lsls	r3, r3, #28
 80131c6:	d501      	bpl.n	80131cc <_vfiprintf_r+0x34>
 80131c8:	692b      	ldr	r3, [r5, #16]
 80131ca:	b99b      	cbnz	r3, 80131f4 <_vfiprintf_r+0x5c>
 80131cc:	4629      	mov	r1, r5
 80131ce:	4630      	mov	r0, r6
 80131d0:	f000 f938 	bl	8013444 <__swsetup_r>
 80131d4:	b170      	cbz	r0, 80131f4 <_vfiprintf_r+0x5c>
 80131d6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80131d8:	07dc      	lsls	r4, r3, #31
 80131da:	d504      	bpl.n	80131e6 <_vfiprintf_r+0x4e>
 80131dc:	f04f 30ff 	mov.w	r0, #4294967295
 80131e0:	b01d      	add	sp, #116	@ 0x74
 80131e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80131e6:	89ab      	ldrh	r3, [r5, #12]
 80131e8:	0598      	lsls	r0, r3, #22
 80131ea:	d4f7      	bmi.n	80131dc <_vfiprintf_r+0x44>
 80131ec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80131ee:	f7fe fa11 	bl	8011614 <__retarget_lock_release_recursive>
 80131f2:	e7f3      	b.n	80131dc <_vfiprintf_r+0x44>
 80131f4:	2300      	movs	r3, #0
 80131f6:	9309      	str	r3, [sp, #36]	@ 0x24
 80131f8:	2320      	movs	r3, #32
 80131fa:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80131fe:	f8cd 800c 	str.w	r8, [sp, #12]
 8013202:	2330      	movs	r3, #48	@ 0x30
 8013204:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80133b4 <_vfiprintf_r+0x21c>
 8013208:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801320c:	f04f 0901 	mov.w	r9, #1
 8013210:	4623      	mov	r3, r4
 8013212:	469a      	mov	sl, r3
 8013214:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013218:	b10a      	cbz	r2, 801321e <_vfiprintf_r+0x86>
 801321a:	2a25      	cmp	r2, #37	@ 0x25
 801321c:	d1f9      	bne.n	8013212 <_vfiprintf_r+0x7a>
 801321e:	ebba 0b04 	subs.w	fp, sl, r4
 8013222:	d00b      	beq.n	801323c <_vfiprintf_r+0xa4>
 8013224:	465b      	mov	r3, fp
 8013226:	4622      	mov	r2, r4
 8013228:	4629      	mov	r1, r5
 801322a:	4630      	mov	r0, r6
 801322c:	f7ff ffa2 	bl	8013174 <__sfputs_r>
 8013230:	3001      	adds	r0, #1
 8013232:	f000 80a7 	beq.w	8013384 <_vfiprintf_r+0x1ec>
 8013236:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8013238:	445a      	add	r2, fp
 801323a:	9209      	str	r2, [sp, #36]	@ 0x24
 801323c:	f89a 3000 	ldrb.w	r3, [sl]
 8013240:	2b00      	cmp	r3, #0
 8013242:	f000 809f 	beq.w	8013384 <_vfiprintf_r+0x1ec>
 8013246:	2300      	movs	r3, #0
 8013248:	f04f 32ff 	mov.w	r2, #4294967295
 801324c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013250:	f10a 0a01 	add.w	sl, sl, #1
 8013254:	9304      	str	r3, [sp, #16]
 8013256:	9307      	str	r3, [sp, #28]
 8013258:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801325c:	931a      	str	r3, [sp, #104]	@ 0x68
 801325e:	4654      	mov	r4, sl
 8013260:	2205      	movs	r2, #5
 8013262:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013266:	4853      	ldr	r0, [pc, #332]	@ (80133b4 <_vfiprintf_r+0x21c>)
 8013268:	f7ec ffda 	bl	8000220 <memchr>
 801326c:	9a04      	ldr	r2, [sp, #16]
 801326e:	b9d8      	cbnz	r0, 80132a8 <_vfiprintf_r+0x110>
 8013270:	06d1      	lsls	r1, r2, #27
 8013272:	bf44      	itt	mi
 8013274:	2320      	movmi	r3, #32
 8013276:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801327a:	0713      	lsls	r3, r2, #28
 801327c:	bf44      	itt	mi
 801327e:	232b      	movmi	r3, #43	@ 0x2b
 8013280:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8013284:	f89a 3000 	ldrb.w	r3, [sl]
 8013288:	2b2a      	cmp	r3, #42	@ 0x2a
 801328a:	d015      	beq.n	80132b8 <_vfiprintf_r+0x120>
 801328c:	9a07      	ldr	r2, [sp, #28]
 801328e:	4654      	mov	r4, sl
 8013290:	2000      	movs	r0, #0
 8013292:	f04f 0c0a 	mov.w	ip, #10
 8013296:	4621      	mov	r1, r4
 8013298:	f811 3b01 	ldrb.w	r3, [r1], #1
 801329c:	3b30      	subs	r3, #48	@ 0x30
 801329e:	2b09      	cmp	r3, #9
 80132a0:	d94b      	bls.n	801333a <_vfiprintf_r+0x1a2>
 80132a2:	b1b0      	cbz	r0, 80132d2 <_vfiprintf_r+0x13a>
 80132a4:	9207      	str	r2, [sp, #28]
 80132a6:	e014      	b.n	80132d2 <_vfiprintf_r+0x13a>
 80132a8:	eba0 0308 	sub.w	r3, r0, r8
 80132ac:	fa09 f303 	lsl.w	r3, r9, r3
 80132b0:	4313      	orrs	r3, r2
 80132b2:	9304      	str	r3, [sp, #16]
 80132b4:	46a2      	mov	sl, r4
 80132b6:	e7d2      	b.n	801325e <_vfiprintf_r+0xc6>
 80132b8:	9b03      	ldr	r3, [sp, #12]
 80132ba:	1d19      	adds	r1, r3, #4
 80132bc:	681b      	ldr	r3, [r3, #0]
 80132be:	9103      	str	r1, [sp, #12]
 80132c0:	2b00      	cmp	r3, #0
 80132c2:	bfbb      	ittet	lt
 80132c4:	425b      	neglt	r3, r3
 80132c6:	f042 0202 	orrlt.w	r2, r2, #2
 80132ca:	9307      	strge	r3, [sp, #28]
 80132cc:	9307      	strlt	r3, [sp, #28]
 80132ce:	bfb8      	it	lt
 80132d0:	9204      	strlt	r2, [sp, #16]
 80132d2:	7823      	ldrb	r3, [r4, #0]
 80132d4:	2b2e      	cmp	r3, #46	@ 0x2e
 80132d6:	d10a      	bne.n	80132ee <_vfiprintf_r+0x156>
 80132d8:	7863      	ldrb	r3, [r4, #1]
 80132da:	2b2a      	cmp	r3, #42	@ 0x2a
 80132dc:	d132      	bne.n	8013344 <_vfiprintf_r+0x1ac>
 80132de:	9b03      	ldr	r3, [sp, #12]
 80132e0:	1d1a      	adds	r2, r3, #4
 80132e2:	681b      	ldr	r3, [r3, #0]
 80132e4:	9203      	str	r2, [sp, #12]
 80132e6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80132ea:	3402      	adds	r4, #2
 80132ec:	9305      	str	r3, [sp, #20]
 80132ee:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80133c4 <_vfiprintf_r+0x22c>
 80132f2:	7821      	ldrb	r1, [r4, #0]
 80132f4:	2203      	movs	r2, #3
 80132f6:	4650      	mov	r0, sl
 80132f8:	f7ec ff92 	bl	8000220 <memchr>
 80132fc:	b138      	cbz	r0, 801330e <_vfiprintf_r+0x176>
 80132fe:	9b04      	ldr	r3, [sp, #16]
 8013300:	eba0 000a 	sub.w	r0, r0, sl
 8013304:	2240      	movs	r2, #64	@ 0x40
 8013306:	4082      	lsls	r2, r0
 8013308:	4313      	orrs	r3, r2
 801330a:	3401      	adds	r4, #1
 801330c:	9304      	str	r3, [sp, #16]
 801330e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013312:	4829      	ldr	r0, [pc, #164]	@ (80133b8 <_vfiprintf_r+0x220>)
 8013314:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8013318:	2206      	movs	r2, #6
 801331a:	f7ec ff81 	bl	8000220 <memchr>
 801331e:	2800      	cmp	r0, #0
 8013320:	d03f      	beq.n	80133a2 <_vfiprintf_r+0x20a>
 8013322:	4b26      	ldr	r3, [pc, #152]	@ (80133bc <_vfiprintf_r+0x224>)
 8013324:	bb1b      	cbnz	r3, 801336e <_vfiprintf_r+0x1d6>
 8013326:	9b03      	ldr	r3, [sp, #12]
 8013328:	3307      	adds	r3, #7
 801332a:	f023 0307 	bic.w	r3, r3, #7
 801332e:	3308      	adds	r3, #8
 8013330:	9303      	str	r3, [sp, #12]
 8013332:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013334:	443b      	add	r3, r7
 8013336:	9309      	str	r3, [sp, #36]	@ 0x24
 8013338:	e76a      	b.n	8013210 <_vfiprintf_r+0x78>
 801333a:	fb0c 3202 	mla	r2, ip, r2, r3
 801333e:	460c      	mov	r4, r1
 8013340:	2001      	movs	r0, #1
 8013342:	e7a8      	b.n	8013296 <_vfiprintf_r+0xfe>
 8013344:	2300      	movs	r3, #0
 8013346:	3401      	adds	r4, #1
 8013348:	9305      	str	r3, [sp, #20]
 801334a:	4619      	mov	r1, r3
 801334c:	f04f 0c0a 	mov.w	ip, #10
 8013350:	4620      	mov	r0, r4
 8013352:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013356:	3a30      	subs	r2, #48	@ 0x30
 8013358:	2a09      	cmp	r2, #9
 801335a:	d903      	bls.n	8013364 <_vfiprintf_r+0x1cc>
 801335c:	2b00      	cmp	r3, #0
 801335e:	d0c6      	beq.n	80132ee <_vfiprintf_r+0x156>
 8013360:	9105      	str	r1, [sp, #20]
 8013362:	e7c4      	b.n	80132ee <_vfiprintf_r+0x156>
 8013364:	fb0c 2101 	mla	r1, ip, r1, r2
 8013368:	4604      	mov	r4, r0
 801336a:	2301      	movs	r3, #1
 801336c:	e7f0      	b.n	8013350 <_vfiprintf_r+0x1b8>
 801336e:	ab03      	add	r3, sp, #12
 8013370:	9300      	str	r3, [sp, #0]
 8013372:	462a      	mov	r2, r5
 8013374:	4b12      	ldr	r3, [pc, #72]	@ (80133c0 <_vfiprintf_r+0x228>)
 8013376:	a904      	add	r1, sp, #16
 8013378:	4630      	mov	r0, r6
 801337a:	f7fd fb9f 	bl	8010abc <_printf_float>
 801337e:	4607      	mov	r7, r0
 8013380:	1c78      	adds	r0, r7, #1
 8013382:	d1d6      	bne.n	8013332 <_vfiprintf_r+0x19a>
 8013384:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8013386:	07d9      	lsls	r1, r3, #31
 8013388:	d405      	bmi.n	8013396 <_vfiprintf_r+0x1fe>
 801338a:	89ab      	ldrh	r3, [r5, #12]
 801338c:	059a      	lsls	r2, r3, #22
 801338e:	d402      	bmi.n	8013396 <_vfiprintf_r+0x1fe>
 8013390:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8013392:	f7fe f93f 	bl	8011614 <__retarget_lock_release_recursive>
 8013396:	89ab      	ldrh	r3, [r5, #12]
 8013398:	065b      	lsls	r3, r3, #25
 801339a:	f53f af1f 	bmi.w	80131dc <_vfiprintf_r+0x44>
 801339e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80133a0:	e71e      	b.n	80131e0 <_vfiprintf_r+0x48>
 80133a2:	ab03      	add	r3, sp, #12
 80133a4:	9300      	str	r3, [sp, #0]
 80133a6:	462a      	mov	r2, r5
 80133a8:	4b05      	ldr	r3, [pc, #20]	@ (80133c0 <_vfiprintf_r+0x228>)
 80133aa:	a904      	add	r1, sp, #16
 80133ac:	4630      	mov	r0, r6
 80133ae:	f7fd fe1d 	bl	8010fec <_printf_i>
 80133b2:	e7e4      	b.n	801337e <_vfiprintf_r+0x1e6>
 80133b4:	0801548a 	.word	0x0801548a
 80133b8:	08015494 	.word	0x08015494
 80133bc:	08010abd 	.word	0x08010abd
 80133c0:	08013175 	.word	0x08013175
 80133c4:	08015490 	.word	0x08015490

080133c8 <__swbuf_r>:
 80133c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80133ca:	460e      	mov	r6, r1
 80133cc:	4614      	mov	r4, r2
 80133ce:	4605      	mov	r5, r0
 80133d0:	b118      	cbz	r0, 80133da <__swbuf_r+0x12>
 80133d2:	6a03      	ldr	r3, [r0, #32]
 80133d4:	b90b      	cbnz	r3, 80133da <__swbuf_r+0x12>
 80133d6:	f7fd ffb3 	bl	8011340 <__sinit>
 80133da:	69a3      	ldr	r3, [r4, #24]
 80133dc:	60a3      	str	r3, [r4, #8]
 80133de:	89a3      	ldrh	r3, [r4, #12]
 80133e0:	071a      	lsls	r2, r3, #28
 80133e2:	d501      	bpl.n	80133e8 <__swbuf_r+0x20>
 80133e4:	6923      	ldr	r3, [r4, #16]
 80133e6:	b943      	cbnz	r3, 80133fa <__swbuf_r+0x32>
 80133e8:	4621      	mov	r1, r4
 80133ea:	4628      	mov	r0, r5
 80133ec:	f000 f82a 	bl	8013444 <__swsetup_r>
 80133f0:	b118      	cbz	r0, 80133fa <__swbuf_r+0x32>
 80133f2:	f04f 37ff 	mov.w	r7, #4294967295
 80133f6:	4638      	mov	r0, r7
 80133f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80133fa:	6823      	ldr	r3, [r4, #0]
 80133fc:	6922      	ldr	r2, [r4, #16]
 80133fe:	1a98      	subs	r0, r3, r2
 8013400:	6963      	ldr	r3, [r4, #20]
 8013402:	b2f6      	uxtb	r6, r6
 8013404:	4283      	cmp	r3, r0
 8013406:	4637      	mov	r7, r6
 8013408:	dc05      	bgt.n	8013416 <__swbuf_r+0x4e>
 801340a:	4621      	mov	r1, r4
 801340c:	4628      	mov	r0, r5
 801340e:	f7ff fdc1 	bl	8012f94 <_fflush_r>
 8013412:	2800      	cmp	r0, #0
 8013414:	d1ed      	bne.n	80133f2 <__swbuf_r+0x2a>
 8013416:	68a3      	ldr	r3, [r4, #8]
 8013418:	3b01      	subs	r3, #1
 801341a:	60a3      	str	r3, [r4, #8]
 801341c:	6823      	ldr	r3, [r4, #0]
 801341e:	1c5a      	adds	r2, r3, #1
 8013420:	6022      	str	r2, [r4, #0]
 8013422:	701e      	strb	r6, [r3, #0]
 8013424:	6962      	ldr	r2, [r4, #20]
 8013426:	1c43      	adds	r3, r0, #1
 8013428:	429a      	cmp	r2, r3
 801342a:	d004      	beq.n	8013436 <__swbuf_r+0x6e>
 801342c:	89a3      	ldrh	r3, [r4, #12]
 801342e:	07db      	lsls	r3, r3, #31
 8013430:	d5e1      	bpl.n	80133f6 <__swbuf_r+0x2e>
 8013432:	2e0a      	cmp	r6, #10
 8013434:	d1df      	bne.n	80133f6 <__swbuf_r+0x2e>
 8013436:	4621      	mov	r1, r4
 8013438:	4628      	mov	r0, r5
 801343a:	f7ff fdab 	bl	8012f94 <_fflush_r>
 801343e:	2800      	cmp	r0, #0
 8013440:	d0d9      	beq.n	80133f6 <__swbuf_r+0x2e>
 8013442:	e7d6      	b.n	80133f2 <__swbuf_r+0x2a>

08013444 <__swsetup_r>:
 8013444:	b538      	push	{r3, r4, r5, lr}
 8013446:	4b29      	ldr	r3, [pc, #164]	@ (80134ec <__swsetup_r+0xa8>)
 8013448:	4605      	mov	r5, r0
 801344a:	6818      	ldr	r0, [r3, #0]
 801344c:	460c      	mov	r4, r1
 801344e:	b118      	cbz	r0, 8013458 <__swsetup_r+0x14>
 8013450:	6a03      	ldr	r3, [r0, #32]
 8013452:	b90b      	cbnz	r3, 8013458 <__swsetup_r+0x14>
 8013454:	f7fd ff74 	bl	8011340 <__sinit>
 8013458:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801345c:	0719      	lsls	r1, r3, #28
 801345e:	d422      	bmi.n	80134a6 <__swsetup_r+0x62>
 8013460:	06da      	lsls	r2, r3, #27
 8013462:	d407      	bmi.n	8013474 <__swsetup_r+0x30>
 8013464:	2209      	movs	r2, #9
 8013466:	602a      	str	r2, [r5, #0]
 8013468:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801346c:	81a3      	strh	r3, [r4, #12]
 801346e:	f04f 30ff 	mov.w	r0, #4294967295
 8013472:	e033      	b.n	80134dc <__swsetup_r+0x98>
 8013474:	0758      	lsls	r0, r3, #29
 8013476:	d512      	bpl.n	801349e <__swsetup_r+0x5a>
 8013478:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801347a:	b141      	cbz	r1, 801348e <__swsetup_r+0x4a>
 801347c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8013480:	4299      	cmp	r1, r3
 8013482:	d002      	beq.n	801348a <__swsetup_r+0x46>
 8013484:	4628      	mov	r0, r5
 8013486:	f7fe ff2f 	bl	80122e8 <_free_r>
 801348a:	2300      	movs	r3, #0
 801348c:	6363      	str	r3, [r4, #52]	@ 0x34
 801348e:	89a3      	ldrh	r3, [r4, #12]
 8013490:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8013494:	81a3      	strh	r3, [r4, #12]
 8013496:	2300      	movs	r3, #0
 8013498:	6063      	str	r3, [r4, #4]
 801349a:	6923      	ldr	r3, [r4, #16]
 801349c:	6023      	str	r3, [r4, #0]
 801349e:	89a3      	ldrh	r3, [r4, #12]
 80134a0:	f043 0308 	orr.w	r3, r3, #8
 80134a4:	81a3      	strh	r3, [r4, #12]
 80134a6:	6923      	ldr	r3, [r4, #16]
 80134a8:	b94b      	cbnz	r3, 80134be <__swsetup_r+0x7a>
 80134aa:	89a3      	ldrh	r3, [r4, #12]
 80134ac:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80134b0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80134b4:	d003      	beq.n	80134be <__swsetup_r+0x7a>
 80134b6:	4621      	mov	r1, r4
 80134b8:	4628      	mov	r0, r5
 80134ba:	f000 f883 	bl	80135c4 <__smakebuf_r>
 80134be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80134c2:	f013 0201 	ands.w	r2, r3, #1
 80134c6:	d00a      	beq.n	80134de <__swsetup_r+0x9a>
 80134c8:	2200      	movs	r2, #0
 80134ca:	60a2      	str	r2, [r4, #8]
 80134cc:	6962      	ldr	r2, [r4, #20]
 80134ce:	4252      	negs	r2, r2
 80134d0:	61a2      	str	r2, [r4, #24]
 80134d2:	6922      	ldr	r2, [r4, #16]
 80134d4:	b942      	cbnz	r2, 80134e8 <__swsetup_r+0xa4>
 80134d6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80134da:	d1c5      	bne.n	8013468 <__swsetup_r+0x24>
 80134dc:	bd38      	pop	{r3, r4, r5, pc}
 80134de:	0799      	lsls	r1, r3, #30
 80134e0:	bf58      	it	pl
 80134e2:	6962      	ldrpl	r2, [r4, #20]
 80134e4:	60a2      	str	r2, [r4, #8]
 80134e6:	e7f4      	b.n	80134d2 <__swsetup_r+0x8e>
 80134e8:	2000      	movs	r0, #0
 80134ea:	e7f7      	b.n	80134dc <__swsetup_r+0x98>
 80134ec:	200001ac 	.word	0x200001ac

080134f0 <_raise_r>:
 80134f0:	291f      	cmp	r1, #31
 80134f2:	b538      	push	{r3, r4, r5, lr}
 80134f4:	4605      	mov	r5, r0
 80134f6:	460c      	mov	r4, r1
 80134f8:	d904      	bls.n	8013504 <_raise_r+0x14>
 80134fa:	2316      	movs	r3, #22
 80134fc:	6003      	str	r3, [r0, #0]
 80134fe:	f04f 30ff 	mov.w	r0, #4294967295
 8013502:	bd38      	pop	{r3, r4, r5, pc}
 8013504:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8013506:	b112      	cbz	r2, 801350e <_raise_r+0x1e>
 8013508:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801350c:	b94b      	cbnz	r3, 8013522 <_raise_r+0x32>
 801350e:	4628      	mov	r0, r5
 8013510:	f000 f830 	bl	8013574 <_getpid_r>
 8013514:	4622      	mov	r2, r4
 8013516:	4601      	mov	r1, r0
 8013518:	4628      	mov	r0, r5
 801351a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801351e:	f000 b817 	b.w	8013550 <_kill_r>
 8013522:	2b01      	cmp	r3, #1
 8013524:	d00a      	beq.n	801353c <_raise_r+0x4c>
 8013526:	1c59      	adds	r1, r3, #1
 8013528:	d103      	bne.n	8013532 <_raise_r+0x42>
 801352a:	2316      	movs	r3, #22
 801352c:	6003      	str	r3, [r0, #0]
 801352e:	2001      	movs	r0, #1
 8013530:	e7e7      	b.n	8013502 <_raise_r+0x12>
 8013532:	2100      	movs	r1, #0
 8013534:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8013538:	4620      	mov	r0, r4
 801353a:	4798      	blx	r3
 801353c:	2000      	movs	r0, #0
 801353e:	e7e0      	b.n	8013502 <_raise_r+0x12>

08013540 <raise>:
 8013540:	4b02      	ldr	r3, [pc, #8]	@ (801354c <raise+0xc>)
 8013542:	4601      	mov	r1, r0
 8013544:	6818      	ldr	r0, [r3, #0]
 8013546:	f7ff bfd3 	b.w	80134f0 <_raise_r>
 801354a:	bf00      	nop
 801354c:	200001ac 	.word	0x200001ac

08013550 <_kill_r>:
 8013550:	b538      	push	{r3, r4, r5, lr}
 8013552:	4d07      	ldr	r5, [pc, #28]	@ (8013570 <_kill_r+0x20>)
 8013554:	2300      	movs	r3, #0
 8013556:	4604      	mov	r4, r0
 8013558:	4608      	mov	r0, r1
 801355a:	4611      	mov	r1, r2
 801355c:	602b      	str	r3, [r5, #0]
 801355e:	f7ef fd5d 	bl	800301c <_kill>
 8013562:	1c43      	adds	r3, r0, #1
 8013564:	d102      	bne.n	801356c <_kill_r+0x1c>
 8013566:	682b      	ldr	r3, [r5, #0]
 8013568:	b103      	cbz	r3, 801356c <_kill_r+0x1c>
 801356a:	6023      	str	r3, [r4, #0]
 801356c:	bd38      	pop	{r3, r4, r5, pc}
 801356e:	bf00      	nop
 8013570:	200039f4 	.word	0x200039f4

08013574 <_getpid_r>:
 8013574:	f7ef bd4a 	b.w	800300c <_getpid>

08013578 <__swhatbuf_r>:
 8013578:	b570      	push	{r4, r5, r6, lr}
 801357a:	460c      	mov	r4, r1
 801357c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013580:	2900      	cmp	r1, #0
 8013582:	b096      	sub	sp, #88	@ 0x58
 8013584:	4615      	mov	r5, r2
 8013586:	461e      	mov	r6, r3
 8013588:	da0d      	bge.n	80135a6 <__swhatbuf_r+0x2e>
 801358a:	89a3      	ldrh	r3, [r4, #12]
 801358c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8013590:	f04f 0100 	mov.w	r1, #0
 8013594:	bf14      	ite	ne
 8013596:	2340      	movne	r3, #64	@ 0x40
 8013598:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801359c:	2000      	movs	r0, #0
 801359e:	6031      	str	r1, [r6, #0]
 80135a0:	602b      	str	r3, [r5, #0]
 80135a2:	b016      	add	sp, #88	@ 0x58
 80135a4:	bd70      	pop	{r4, r5, r6, pc}
 80135a6:	466a      	mov	r2, sp
 80135a8:	f000 f848 	bl	801363c <_fstat_r>
 80135ac:	2800      	cmp	r0, #0
 80135ae:	dbec      	blt.n	801358a <__swhatbuf_r+0x12>
 80135b0:	9901      	ldr	r1, [sp, #4]
 80135b2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80135b6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80135ba:	4259      	negs	r1, r3
 80135bc:	4159      	adcs	r1, r3
 80135be:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80135c2:	e7eb      	b.n	801359c <__swhatbuf_r+0x24>

080135c4 <__smakebuf_r>:
 80135c4:	898b      	ldrh	r3, [r1, #12]
 80135c6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80135c8:	079d      	lsls	r5, r3, #30
 80135ca:	4606      	mov	r6, r0
 80135cc:	460c      	mov	r4, r1
 80135ce:	d507      	bpl.n	80135e0 <__smakebuf_r+0x1c>
 80135d0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80135d4:	6023      	str	r3, [r4, #0]
 80135d6:	6123      	str	r3, [r4, #16]
 80135d8:	2301      	movs	r3, #1
 80135da:	6163      	str	r3, [r4, #20]
 80135dc:	b003      	add	sp, #12
 80135de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80135e0:	ab01      	add	r3, sp, #4
 80135e2:	466a      	mov	r2, sp
 80135e4:	f7ff ffc8 	bl	8013578 <__swhatbuf_r>
 80135e8:	9f00      	ldr	r7, [sp, #0]
 80135ea:	4605      	mov	r5, r0
 80135ec:	4639      	mov	r1, r7
 80135ee:	4630      	mov	r0, r6
 80135f0:	f7fe feee 	bl	80123d0 <_malloc_r>
 80135f4:	b948      	cbnz	r0, 801360a <__smakebuf_r+0x46>
 80135f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80135fa:	059a      	lsls	r2, r3, #22
 80135fc:	d4ee      	bmi.n	80135dc <__smakebuf_r+0x18>
 80135fe:	f023 0303 	bic.w	r3, r3, #3
 8013602:	f043 0302 	orr.w	r3, r3, #2
 8013606:	81a3      	strh	r3, [r4, #12]
 8013608:	e7e2      	b.n	80135d0 <__smakebuf_r+0xc>
 801360a:	89a3      	ldrh	r3, [r4, #12]
 801360c:	6020      	str	r0, [r4, #0]
 801360e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8013612:	81a3      	strh	r3, [r4, #12]
 8013614:	9b01      	ldr	r3, [sp, #4]
 8013616:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801361a:	b15b      	cbz	r3, 8013634 <__smakebuf_r+0x70>
 801361c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013620:	4630      	mov	r0, r6
 8013622:	f000 f81d 	bl	8013660 <_isatty_r>
 8013626:	b128      	cbz	r0, 8013634 <__smakebuf_r+0x70>
 8013628:	89a3      	ldrh	r3, [r4, #12]
 801362a:	f023 0303 	bic.w	r3, r3, #3
 801362e:	f043 0301 	orr.w	r3, r3, #1
 8013632:	81a3      	strh	r3, [r4, #12]
 8013634:	89a3      	ldrh	r3, [r4, #12]
 8013636:	431d      	orrs	r5, r3
 8013638:	81a5      	strh	r5, [r4, #12]
 801363a:	e7cf      	b.n	80135dc <__smakebuf_r+0x18>

0801363c <_fstat_r>:
 801363c:	b538      	push	{r3, r4, r5, lr}
 801363e:	4d07      	ldr	r5, [pc, #28]	@ (801365c <_fstat_r+0x20>)
 8013640:	2300      	movs	r3, #0
 8013642:	4604      	mov	r4, r0
 8013644:	4608      	mov	r0, r1
 8013646:	4611      	mov	r1, r2
 8013648:	602b      	str	r3, [r5, #0]
 801364a:	f7ef fd47 	bl	80030dc <_fstat>
 801364e:	1c43      	adds	r3, r0, #1
 8013650:	d102      	bne.n	8013658 <_fstat_r+0x1c>
 8013652:	682b      	ldr	r3, [r5, #0]
 8013654:	b103      	cbz	r3, 8013658 <_fstat_r+0x1c>
 8013656:	6023      	str	r3, [r4, #0]
 8013658:	bd38      	pop	{r3, r4, r5, pc}
 801365a:	bf00      	nop
 801365c:	200039f4 	.word	0x200039f4

08013660 <_isatty_r>:
 8013660:	b538      	push	{r3, r4, r5, lr}
 8013662:	4d06      	ldr	r5, [pc, #24]	@ (801367c <_isatty_r+0x1c>)
 8013664:	2300      	movs	r3, #0
 8013666:	4604      	mov	r4, r0
 8013668:	4608      	mov	r0, r1
 801366a:	602b      	str	r3, [r5, #0]
 801366c:	f7ef fd46 	bl	80030fc <_isatty>
 8013670:	1c43      	adds	r3, r0, #1
 8013672:	d102      	bne.n	801367a <_isatty_r+0x1a>
 8013674:	682b      	ldr	r3, [r5, #0]
 8013676:	b103      	cbz	r3, 801367a <_isatty_r+0x1a>
 8013678:	6023      	str	r3, [r4, #0]
 801367a:	bd38      	pop	{r3, r4, r5, pc}
 801367c:	200039f4 	.word	0x200039f4

08013680 <_init>:
 8013680:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013682:	bf00      	nop
 8013684:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013686:	bc08      	pop	{r3}
 8013688:	469e      	mov	lr, r3
 801368a:	4770      	bx	lr

0801368c <_fini>:
 801368c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801368e:	bf00      	nop
 8013690:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013692:	bc08      	pop	{r3}
 8013694:	469e      	mov	lr, r3
 8013696:	4770      	bx	lr
