// Seed: 3789721797
module module_0 (
    input tri0 id_0,
    output supply1 id_1,
    output supply0 id_2,
    input supply1 id_3
    , id_7,
    output tri0 id_4,
    input wire id_5
);
  wire id_8 = 1;
  wire id_9;
  id_10(
      id_1, id_5
  );
  wor id_11, id_12;
  assign id_12 = 1;
  wand id_13, id_14;
  assign id_4#(.id_11(1)) = id_7;
  logic [7:0][1] id_15;
endmodule
module module_1 (
    input  uwire id_0,
    input  wor   id_1,
    output uwire id_2,
    input  logic id_3
    , id_7, id_8,
    output wor   id_4,
    input  uwire id_5
);
  logic id_9;
  for (id_10 = 1; 1; id_9 = id_3) begin : LABEL_0
    assign id_7 = 1'h0;
    wire id_11;
  end
  assign id_9 = id_9;
  initial #1 id_9 = #1 id_8 - 1;
  function id_12;
    output id_13 = 1;
    id_10 = id_5;
  endfunction
  module_0 modCall_1 (
      id_0,
      id_4,
      id_4,
      id_1,
      id_10,
      id_1
  );
  always $display(id_9);
  tri  id_14 = 1;
  wire id_15;
endmodule
