// Seed: 1143549504
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    input logic id_2,
    input logic id_3,
    output logic id_4,
    output id_5,
    input id_6
);
  logic id_7;
  assign id_5[1] = id_2 - id_0;
endmodule
