# Comprehensive Bidirectional Sync Test Scenarios

This document catalogs ALL test scenarios needed for production-ready bidirectional
sync between Python and KiCad. Based on real-world usage analysis.

**Status Key:**
- âœ… Implemented & Passing
- âš ï¸ Implemented but Issues
- âŒ Implemented & Failing
- ğŸ“‹ Planned (not implemented)
- ğŸ”® Future consideration

---

## Category 1: Basic Operations

### Component CRUD
- âœ… **02_generate:** Create component in Python â†’ KiCad
- âœ… **03_import:** Import component from KiCad â†’ Python
- âœ… **04_properties:** Component properties (ref, value, footprint) preserved
- âœ… **06_add_component:** Add component to existing circuit
- âœ… **07_delete_component:** Remove component from circuit
- âœ… **08_modify_value:** Change component value
- ğŸ“‹ **Modify footprint:** Change component footprint (0603 â†’ 0805)
- ğŸ“‹ **Replace component:** Swap component type (R â†’ C)
- ğŸ“‹ **Duplicate component:** Copy component with new reference
- ğŸ“‹ **Batch modify:** Change all resistors 0603 â†’ 0805

### Round-Trip Cycles
- âœ… **05_roundtrip:** Simple Python â†’ KiCad â†’ Python
- âŒ **09_manual_position_preservation:** Manual KiCad edits survive Python regen
- âŒ **14_incremental_growth:** Multiple round-trips accumulate correctly
- ğŸ“‹ **38_multiple_cycles:** 10+ round-trips without degradation
- ğŸ“‹ **39_incremental_changes:** Modify different aspects each cycle

---

## Category 2: Position & Layout

### Position Setting
- âš ï¸ **12_set_position:** Set explicit position in Python
- âŒ **15_move_component:** Move component to new position
- ğŸ“‹ **16_rotation_preservation:** Rotation (0Â°, 90Â°, 180Â°, 270Â°)
- ğŸ“‹ **Position units:** Verify mm/mils/inches consistency

### Position Preservation (CRITICAL)
- âŒ **09_manual_position_preservation:** Manual layout work survives
- ğŸ“‹ **Position on regenerate:** Adding component doesn't move existing ones
- ğŸ“‹ **Grid alignment:** Positions snap to KiCad grid correctly
- ğŸ“‹ **Relative positioning:** Position relative to another component

---

## Category 3: Nets & Connections

### Basic Connections
- âœ… **17_create_net:** Create simple net between two components
- âœ… **22_delete_net:** Remove connection
- âœ… **10_add_to_existing_net:** Add third component to existing net
- âœ… **11_power_rails:** GND and VCC power distribution
- ğŸ“‹ **18_named_nets:** Named signal nets (MISO, MOSI, SCK)
- ğŸ“‹ **19_multipoint_net:** 5+ components on same net

### Connection Operations
- ğŸ“‹ **20_add_connection:** Add pin to existing net
- ğŸ“‹ **21_remove_connection:** Remove pin from net
- ğŸ“‹ **23_rename_net:** Rename NET1 â†’ SENSOR_DATA
- ğŸ“‹ **24_split_net:** Disconnect, creating two separate nets
- ğŸ“‹ **25_merge_nets:** Connect two separate nets together

### Advanced Connections
- ğŸ“‹ **Bus connections:** 8-bit bus (D0-D7)
- ğŸ“‹ **No-connect pins:** Mark unused IC pins as NC
- ğŸ“‹ **Net name collisions:** Handle duplicate net names
- ğŸ“‹ **Global labels:** Cross-sheet connections
- ğŸ“‹ **Junction dots:** Explicit wire junctions

---

## Category 4: Component References & Naming

### Reference Management
- âŒ **13_component_rename:** R1 â†’ R_PULLUP consistency
- ğŸ“‹ **Auto-annotation:** Let KiCad assign references
- ğŸ“‹ **Reference conflicts:** Duplicate ref handling
- ğŸ“‹ **Descriptive names:** R_PULL_UP vs generic R1
- ğŸ“‹ **Reference ranges:** R100-R199 for specific section

### Special Characters
- ğŸ“‹ **Unicode names:** ÂµController, Î©, etc.
- ğŸ“‹ **Spaces in names:** "Pull Up Resistor"
- ğŸ“‹ **Special chars:** Dashes, underscores, dots

---

## Category 5: Hierarchical Design

### Subcircuits
- ğŸ“‹ **26_create_subcircuit:** Create hierarchical sheet
- ğŸ“‹ **27_delete_subcircuit:** Remove hierarchical sheet
- ğŸ“‹ **28_move_to_subcircuit:** Move component into subcircuit
- ğŸ“‹ **29_move_from_subcircuit:** Move component out of subcircuit
- ğŸ“‹ **30_subcircuit_connections:** Hierarchical pins
- ğŸ“‹ **31_nested_subcircuits:** Subcircuit within subcircuit
- ğŸ“‹ **32_rename_subcircuit:** Rename hierarchical sheet

### Subcircuit Instances
- ğŸ“‹ **Multiple instances:** 4 copies of same subcircuit
- ğŸ“‹ **Instance modification:** Different values per instance
- ğŸ“‹ **Instance connections:** Wire up multiple instances

---

## Category 6: Multi-Sheet Schematics

### Multiple Pages
- ğŸ“‹ **58_multi_sheet:** Circuit spread across multiple sheets
- ğŸ“‹ **Sheet 1-3:** Power, MCU, Sensors on separate sheets
- ğŸ“‹ **21_global_labels:** Cross-sheet signal connections
- ğŸ“‹ **Sheet navigation:** Move between sheets in Python
- ğŸ“‹ **Sheet properties:** Title blocks, revision info

---

## Category 7: Annotations & Documentation

### Text & Labels
- ğŸ“‹ **33_text_preserved:** Text boxes survive round-trip
- ğŸ“‹ **34_component_notes:** Component-specific notes
- ğŸ“‹ **35_sheet_properties:** Title, revision, author
- ğŸ“‹ **17_review_notes:** Design review comments
- ğŸ“‹ **37_python_comments:** Python comments â†’ KiCad notes

### Design Information
- ğŸ“‹ **Version tracking:** Circuit version numbers
- ğŸ“‹ **Change history:** What changed in each revision
- ğŸ“‹ **Author information:** Who created what
- ğŸ“‹ **Design intent:** Why certain choices were made

---

## Category 8: Component Libraries

### Footprints
- ğŸ“‹ **07_footprint_change:** Change component footprint
- ğŸ“‹ **Footprint batch:** Change all 0603 â†’ 0805
- ğŸ“‹ **Footprint missing:** Handle missing footprint
- ğŸ“‹ **Custom footprint:** User-defined footprint

### Parts & Symbols
- ğŸ“‹ **08_substitution:** Replace LM358 with TL072
- ğŸ“‹ **09_generic_to_specific:** Generic R â†’ Specific part number
- ğŸ“‹ **Part metadata:** Manufacturer, part number, supplier
- ğŸ“‹ **Symbol variants:** Different symbol representations

---

## Category 9: Error Handling & Edge Cases

### Empty/Partial States
- ğŸ“‹ **41_empty_circuit:** Zero components
- âœ… **42_single_component_no_connections:** R1 alone
- ğŸ“‹ **43_no_footprint:** Component without footprint
- ğŸ“‹ **44_duplicate_refs:** Two components with R1
- ğŸ“‹ **45_invalid_net_names:** Special characters in net names

### Syntax & Validation
- ğŸ“‹ **24_partial_circuit:** Circuit with syntax error
- ğŸ“‹ **25_incomplete:** Component with missing required fields
- ğŸ“‹ **26_corrupt_file:** Manually edited KiCad file (corrupted)
- ğŸ“‹ **Validation errors:** Clear error messages

---

## Category 10: Performance & Scale

### Large Circuits
- ğŸ“‹ **46_large_circuit:** 500+ components
- ğŸ“‹ **47_very_large:** 1000+ components, 2000+ nets
- ğŸ“‹ **48_incremental_update:** Change 1 of 500 components
- ğŸ“‹ **Performance acceptable:** < 5 seconds for 500 components

### Optimization
- ğŸ“‹ **Differential updates:** Only update changed parts
- ğŸ“‹ **Caching:** Cache component information
- ğŸ“‹ **Memory usage:** Handle large circuits efficiently

---

## Category 11: Collaboration Workflows

### Team Scenarios
- ğŸ“‹ **29_two_people:** Person A (Python) + Person B (KiCad)
- ğŸ“‹ **30_handoff:** EE â†’ Layout â†’ EE handoff
- ğŸ“‹ **Merge conflicts:** Resolve concurrent edits
- ğŸ“‹ **19_version_control:** Git-friendly workflow

### Design Variants
- ğŸ“‹ **31_design_variants:** Base + WiFi variant + BT variant
- ğŸ“‹ **32_design_iterations:** v1.0, v1.1, v1.2 evolution
- ğŸ“‹ **Component sourcing:** Substitute out-of-stock parts

---

## Category 12: PCB Integration

### PCB Workflow
- ğŸ“‹ **22_schematic_pcb:** Schematic changes â†’ PCB update
- ğŸ“‹ **23_back_annotation:** PCB gate swap â†’ Schematic
- ğŸ“‹ **PCB annotations:** Preserve PCB-specific data
- ğŸ“‹ **55_netlist:** Netlist generation and consistency

---

## Category 13: Special KiCad Features

### KiCad-Specific
- ğŸ“‹ **49_power_symbols:** Power symbols (VCC, GND icons)
- ğŸ“‹ **50_no_connect:** No-connect flags on pins
- ğŸ“‹ **51_bus_connections:** KiCad bus notation
- ğŸ“‹ **52_hierarchical_labels:** Sheet input/output pins
- ğŸ“‹ **53_junction_dots:** Wire junction indicators
- ğŸ“‹ **54_wire_styles:** Bus vs normal wire styles

---

## Category 14: Real Production Workflows

### Design Process
- ğŸ“‹ **Breadboard â†’ Prototype:** Iterative development
- ğŸ“‹ **Design review cycle:** Review â†’ Fix â†’ Review
- ğŸ“‹ **Copy-paste patterns:** Reuse circuit blocks
- ğŸ“‹ **Bottom-up design:** Build subcircuits first
- ğŸ“‹ **Top-down design:** Start with architecture

### Manufacturing
- ğŸ“‹ **33_component_sourcing:** Handle part availability
- ğŸ“‹ **BOM generation:** Bill of materials
- ğŸ“‹ **DFM checks:** Design for manufacturing
- ğŸ“‹ **Pick and place:** PCB assembly data

---

## Category 15: Testing & Simulation

### Verification
- ğŸ“‹ **34_simulation:** SPICE simulation setup preserved
- ğŸ“‹ **35_drc:** Design rule check results
- ğŸ“‹ **Test points:** Test point annotations
- ğŸ“‹ **Signal integrity:** Transmission line analysis

---

## Summary Statistics

**Total Scenarios Identified:** 100+

**Implemented:**
- âœ… Passing: 9 tests
- âš ï¸ Issues: 4 tests
- âŒ Failing: 3 tests
- **Total: 16 tests**

**Planned (High Priority):** 20+ scenarios
**Future Consideration:** 60+ scenarios

---

## Implementation Priority

### Phase 1.6: Fix Critical Issues (IMMEDIATE)
1. Fix manual position preservation (test 09)
2. Fix import-modify-regenerate cycle (tests 13, 14)
3. Investigate position units (test 12, 15)

### Phase 2: Core Workflows (NEXT)
4. Footprint changes (batch modify)
5. Component substitution
6. Multiple round-trips stability
7. Named signal nets
8. No-connect handling

### Phase 3: Advanced Features
9. Hierarchical subcircuits
10. Multi-sheet schematics
11. Bus connections
12. Large circuit performance

### Phase 4: Production Polish
13. Team collaboration scenarios
14. Design variants
15. Version control integration
16. Manufacturing outputs

---

## Test Coverage Goals

**Phase 1 Target:** 20 tests (basic operations) - âœ… 16/20 done
**Phase 2 Target:** 40 tests (workflows + advanced)
**Phase 3 Target:** 60 tests (production scenarios)
**Phase 4 Target:** 80+ tests (comprehensive)

---

**Document Version:** 1.0
**Last Updated:** 2025-10-26
**Maintainer:** circuit-synth development team
