// Seed: 347527767
module module_0 (
    output supply0 id_0,
    input supply1 id_1,
    input supply1 id_2,
    input supply1 id_3,
    input wire id_4,
    input tri id_5,
    input tri1 id_6,
    input supply1 id_7,
    output wire id_8
);
  assign id_0 = id_6;
endmodule
module module_1 #(
    parameter id_11 = 32'd6,
    parameter id_17 = 32'd99,
    parameter id_23 = 32'd97
) (
    input wor id_0,
    input tri0 id_1,
    output uwire id_2,
    input wor id_3,
    output wor id_4,
    input wor id_5,
    input supply0 id_6,
    input tri1 id_7,
    input supply0 id_8,
    output supply0 id_9,
    output uwire id_10,
    input supply0 _id_11,
    input tri1 id_12,
    input supply0 id_13,
    input uwire id_14,
    output supply0 id_15
);
  wire _id_17;
  ;
  logic id_18;
  ;
  localparam id_19 = 1;
  module_0 modCall_1 (
      id_4,
      id_12,
      id_3,
      id_5,
      id_1,
      id_5,
      id_8,
      id_13,
      id_2
  );
  assign modCall_1.id_1 = 0;
  logic [1 : id_17] id_20;
  tri0 id_21;
  wire [id_11 : 1 'b0] id_22;
  assign id_21 = 1 <= id_17;
  assign id_18 = id_1;
  and primCall (id_2, id_8, id_1, id_3, id_6, id_18, id_14, id_5, id_7, id_13, id_0, id_12);
  parameter id_23 = -1;
  wire id_24, id_25;
  logic [id_23 : -1] id_26;
endmodule
