{"Source Block": ["miaow/src/verilog/rtl/lsu/lsu.v@72:92@HdlStmProcess", "\n   //////////////////////////////////////////////CHANGE\n   // create a ff for holding the issue_stall signal\n   reg freez;\n   wire set_freez, clr_freez;\n   always @ (posedge clk, posedge rst) begin\n     if(rst) begin\n       freez <= 0;\n     end\n     else if(set_freez) begin\n       freez <= 1;\n     end\n     else if(clr_freez) begin\n       freez <= 0;\n     end\n   end\n   assign issue_ready = ~freez;\n\n\n   // Keep single cycle delay on exec signals\n   always @ ( posedge clk or posedge rst ) begin\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[77, "   always @ (posedge clk, posedge rst) begin\n"], [78, "     if(rst) begin\n"], [79, "       freez <= 0;\n"], [80, "     end\n"], [81, "     else if(set_freez) begin\n"], [82, "       freez <= 1;\n"], [83, "     end\n"], [84, "     else if(clr_freez) begin\n"], [85, "       freez <= 0;\n"], [86, "     end\n"], [87, "   end\n"]], "Add": []}}