#ifndef HRCC_H
#define HRCC_H

#define		HRCC_SYS_CLK_8MHz					(u8)0x0
#define		HRCC_SYS_CLK_16MHz				(u8)0x1
#define		HRCC_SYS_CLK_24MHz				(u8)0x2
#define		HRCC_SYS_CLK_32MHz				(u8)0x3
#define		HRCC_SYS_CLK_40MHz				(u8)0x4
#define		HRCC_SYS_CLK_48MHz				(u8)0x5
#define		HRCC_SYS_CLK_56MHz				(u8)0x6
#define		HRCC_SYS_CLK_64MHz				(u8)0x7
#define		HRCC_SYS_CLK_72MHz				(u8)0x8
#define		HRCC_SYS_CLK_12MHz				(u8)0x12
#define		HRCC_SYS_CLK_20MHz				(u8)0x14
#define		HRCC_SYS_CLK_28MHz				(u8)0x16
#define		HRCC_SYS_CLK_36MHz				(u8)0x18
#define		HRCC_SYS_CLK_44MHz				(u8)0x1A
#define		HRCC_SYS_CLK_52MHz				(u8)0x1B
#define		HRCC_SYS_CLK_60MHz				(u8)0x1C

#define		HRCC_DMA1EN						(u64)0xA00000001
#define		HRCC_DMA2EN						(u64)0xA00000002
#define		HRCC_SRAMEN						(u64)0xA00000004
#define		HRCC_FLITFEN						(u64)0xA00000010
#define		HRCC_CRCEEN							(u64)0xA00000040
#define		HRCC_FSMCEN							(u64)0xA00000100
#define		HRCC_SDIOEN							(u64)0xA00004000
#define		HRCC_DMA1EN_DISABLE			(u64)0xBFFFFFFFE
#define		HRCC_DMA2EN_DISABLE			(u64)0xBFFFFFFFD
#define		HRCC_SRAMEN_DISABLE			(u64)0xBFFFFFFFB
#define		HRCC_FLITFEN_DISABLE			(u64)0xBFFFFFFEF
#define		HRCC_CRCEEN_DISABLE			(u64)0xBFFFFFFBF
#define		HRCC_FSMCEN_DISABLE			(u64)0xBFFFFFEFF
#define		HRCC_SDIOEN_DISABLE			(u64)0xBFFFFFBFE
#define		HRCC_AFIOEN							(u64)0xC00000001
#define		HRCC_IOPAEN							(u64)0xC00000004
#define		HRCC_IOPBEN							(u64)0xC00000008
#define		HRCC_IOPCEN							(u64)0xC00000010
#define		HRCC_IOPDEN							(u64)0xC00000020
#define		HRCC_IOPEEN							(u64)0xC00000040
#define		HRCC_IOPFEN							(u64)0xC00000080
#define		HRCC_IOPGEN							(u64)0xC00000100
#define		HRCC_ADC1EN							(u64)0xC00000200
#define		HRCC_ADC2EN							(u64)0xC00000400
#define		HRCC_TIM1EN							(u64)0xC00000800
#define		HRCC_SPI1EN							(u64)0xC00001000
#define		HRCC_TIM8EN							(u64)0xC00002000
#define		HRCC_USART1EN						(u64)0xC00004000
#define		HRCC_ADC3EN						(u64)0xC00008000
#define		HRCC_TIM9EN						(u64)0xC00080000
#define		HRCC_TIM10EN						(u64)0xC00100000
#define		HRCC_TIM11EN						(u64)0xC00200000
#define		HRCC_AFIOEN_DISABLE			(u64)0xDFFFFFFFE
#define		HRCC_IOPAEN_DISABLE			(u64)0xDFFFFFFFB
#define		HRCC_IOPBEN_DISABLE			(u64)0xDFFFFFFF7
#define		HRCC_IOPCEN_DISABLE			(u64)0xDFFFFFFEF
#define		HRCC_IOPDEN_DISABLE			(u64)0xDFFFFFFDF
#define		HRCC_IOPEEN_DISABLE			(u64)0xDFFFFFFBF
#define		HRCC_IOPFEN_DISABLE			(u64)0xDFFFFFF7F
#define		HRCC_IOPGEN_DISABLE			(u64)0xDFFFFFEFF
#define		HRCC_ADC1EN_DISABLE			(u64)0xDFFFFFDFF
#define		HRCC_ADC2EN_DISABLE			(u64)0xDFFFFFBFF
#define		HRCC_TIM1EN_DISABLE			(u64)0xDFFFFF7FF
#define		HRCC_SPI1EN_DISABLE			(u64)0xDFFFFEFFF
#define		HRCC_TIM8EN_DISABLE			(u64)0xDFFFFDFFF
#define		HRCC_USART1EN_DISABLE		(u64)0xDFFFFBFFF
#define		HRCC_ADC3EN_DISABLE			(u64)0xDFFFF7FFF
#define		HRCC_TIM9EN_DISABLE			(u64)0xDFFF7FFFF
#define		HRCC_TIM10EN_DISABLE		(u64)0xDFFEFFFFF
#define		HRCC_TIM11EN_DISABLE		(u64)0xDFFDFFFFF
#define		HRCC_TIM2EN							(u64)0xE00000001
#define		HRCC_TIM3EN							(u64)0xE00000002
#define		HRCC_TIM4EN							(u64)0xE00000004
#define		HRCC_TIM5EN							(u64)0xE00000008
#define		HRCC_TIM6EN						(u64)0xE00000010
#define		HRCC_TIM7EN						(u64)0xE00000020
#define		HRCC_TIM12EN						(u64)0xE00000040
#define		HRCC_TIM13EN						(u64)0xE00000080
#define		HRCC_TIM14EN						(u64)0xE00000100
#define		HRCC_WWDEN							(u64)0xE00000800
#define		HRCC_SPI2EN							(u64)0xE00004000
#define		HRCC_USART2EN						(u64)0xE00020000
#define		HRCC_USART3EN						(u64)0xE00040000
#define		HRCC_I2C1EN							(u64)0xE00200000
#define		HRCC_I2C2EN							(u64)0xE00400000
#define		HRCC_USBEN							(u64)0xE00800000
#define		HRCC_CANEN							(u64)0xE02000000
#define		HRCC_BKPEN							(u64)0xE08000000
#define		HRCC_PWREN							(u64)0xE10000000
#define		HRCC_DACEN							(u64)0xE20000000
#define		HRCC_TIM2EN_DISABLE			(u64)0xFFFFFFFFE
#define		HRCC_TIM3EN_DISABLE			(u64)0xFFFFFFFFD
#define		HRCC_TIM4EN_DISABLE			(u64)0xFFFFFFFFB
#define		HRCC_TIM5EN_DISABLE			(u64)0xFFFFFFFF7
#define		HRCC_TIM6EN_DISABLE			(u64)0xFFFFFFFEF
#define		HRCC_TIM7EN_DISABLE			(u64)0xFFFFFFFDF
#define		HRCC_TIM12EN_DISABLE		(u64)0xFFFFFFFBF
#define		HRCC_TIM13EN_DISABLE		(u64)0xFFFFFFF7F
#define		HRCC_TIM14EN_DISABLE		(u64)0xFFFFFFEFF
#define		HRCC_WWDEN_DISABLE			(u64)0xFFFFFF7FF
#define		HRCC_SPI2EN_DISABLE			(u64)0xFFFFFBFFF
#define		HRCC_USART2EN_DISABLE		(u64)0xFFFFDFFFF
#define		HRCC_USART3EN_DISABLE		(u64)0xFFFFBFFFF
#define		HRCC_I2C1EN_DISABLE			(u64)0xFFFDFFFFF
#define		HRCC_I2C2EN_DISABLE			(u64)0xFFFBFFFFF
#define		HRCC_USBEN_DISABLE			(u64)0xFFF7FFFFF
#define		HRCC_CANEN_DISABLE			(u64)0xFFDFFFFFF
#define		HRCC_BKPEN_DISABLE			(u64)0xFF7FFFFFF
#define		HRCC_PWREN_DISABLE			(u64)0xFEFFFFFFF
#define		HRCC_DACEN_DISABLE			(u64)0xFDFFFFFFF


/*

HRCC_SYS_CLK_8MHz	
HRCC_SYS_CLK_16MHz
HRCC_SYS_CLK_24MHz
HRCC_SYS_CLK_32MHz
HRCC_SYS_CLK_40MHz
HRCC_SYS_CLK_48MHz
HRCC_SYS_CLK_56MHz
HRCC_SYS_CLK_64MHz
HRCC_SYS_CLK_72MHz
HRCC_SYS_CLK_12MHz
HRCC_SYS_CLK_20MHz
HRCC_SYS_CLK_28MHz
HRCC_SYS_CLK_36MHz
HRCC_SYS_CLK_44MHz
HRCC_SYS_CLK_52MHz
HRCC_SYS_CLK_60MHz
*/

extern void HRCC_voidSetSystemClockSpeed(u8 HRCC_SYS_CLK);


/*



HRCC_DMA1EN	
HRCC_DMA2EN	
HRCC_SRAMEN	
HRCC_FLITFEN
HRCC_CRCEEN	
HRCC_FSMCEN	
HRCC_SDIOEN	



HRCC_AFIOEN		
HRCC_IOPAEN		
HRCC_IOPBEN		
HRCC_IOPCEN		
HRCC_IOPDEN		
HRCC_IOPEEN		
HRCC_IOPFEN		
HRCC_IOPGEN		
HRCC_ADC1EN		
HRCC_ADC2EN		
HRCC_TIM1EN		
HRCC_SPI1EN		
HRCC_TIM8EN		
HRCC_USART1EN	
HRCC_ADC3EN		
HRCC_TIM9EN		
HRCC_TIM10EN	
HRCC_TIM11EN	



HRCC_TIM2EN					
HRCC_TIM3EN					
HRCC_TIM4EN					
HRCC_TIM5EN					
HRCC_TIM6EN					
HRCC_TIM7EN					
HRCC_TIM12EN				
HRCC_TIM13EN				
HRCC_TIM14EN				
HRCC_WWDEN					
HRCC_SPI2EN					
HRCC_USART2EN				
HRCC_USART3EN				
HRCC_I2C1EN					
HRCC_I2C2EN					
HRCC_USBEN					
HRCC_CANEN					
HRCC_BKPEN					
HRCC_PWREN					
HRCC_DACEN					

*/




extern u8 HRCC_errEnablePeripheral(u64 HRCC_Peripheral);

extern u8 HRCC_errDisablePeripheral(u64 HRCC_Peripheral);


u32 HRCC_u32GetCurrentClockSpeed(void);


u32 HRCC_u32GetAHBClockSpeed(void);














#endif
