

================================================================
== Vivado HLS Report for 'invntt_frominvmont_1'
================================================================
* Date:           Wed Mar 27 17:22:39 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Dilithium.prj
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.724|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |                 |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1         |     ?|     ?|         ?|          -|          -|     8|    no    |
        | + Loop 1.1      |     ?|     ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 1.1.1  |     ?|     ?|         8|          -|          -|     ?|    no    |
        |- Loop 2         |  1280|  1280|         5|          -|          -|   256|    no    |
        +-----------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
	13  / (tmp)
3 --> 
	4  / (icmp)
	2  / (!icmp)
4 --> 
	5  / true
5 --> 
	6  / (tmp_144)
	3  / (!tmp_144)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	5  / true
13 --> 
	14  / (!tmp_137)
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	13  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%k = alloca i32"   --->   Operation 18 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_offset_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %p_offset)"   --->   Operation 19 'read' 'p_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_s = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %p_offset_read, i8 0)"   --->   Operation 20 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_153_cast = zext i11 %tmp_s to i12" [ntt.c:54]   --->   Operation 21 'zext' 'tmp_153_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.35ns)   --->   "store i32 0, i32* %k"   --->   Operation 22 'store' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 23 [1/1] (1.35ns)   --->   "br label %1" [ntt.c:54]   --->   Operation 23 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%len = phi i9 [ 1, %0 ], [ %len_1, %6 ]"   --->   Operation 24 'phi' 'len' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%len_cast = zext i9 %len to i10" [ntt.c:54]   --->   Operation 25 'zext' 'len_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %len, i32 8)" [ntt.c:54]   --->   Operation 26 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 27 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %tmp, label %.preheader.preheader, label %.preheader1.preheader" [ntt.c:54]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.35ns)   --->   "br label %.preheader1" [ntt.c:55]   --->   Operation 29 'br' <Predicate = (!tmp)> <Delay = 1.35>
ST_2 : Operation 30 [1/1] (1.35ns)   --->   "br label %.preheader" [ntt.c:66]   --->   Operation 30 'br' <Predicate = (tmp)> <Delay = 1.35>

State 3 <SV = 2> <Delay = 2.77>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%j = phi i10 [ %tmp_151, %5 ], [ 0, %.preheader1.preheader ]" [ntt.c:55]   --->   Operation 31 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%j_cast4 = zext i10 %j to i32" [ntt.c:55]   --->   Operation 32 'zext' 'j_cast4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_143 = call i2 @_ssdm_op_PartSelect.i2.i10.i32.i32(i10 %j, i32 8, i32 9)" [ntt.c:55]   --->   Operation 33 'partselect' 'tmp_143' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.79ns)   --->   "%icmp = icmp eq i2 %tmp_143, 0" [ntt.c:55]   --->   Operation 34 'icmp' 'icmp' <Predicate = true> <Delay = 0.79> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %icmp, label %2, label %6" [ntt.c:55]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%k_load = load i32* %k" [ntt.c:56]   --->   Operation 36 'load' 'k_load' <Predicate = (icmp)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_140 = zext i32 %k_load to i64" [ntt.c:56]   --->   Operation 37 'zext' 'tmp_140' <Predicate = (icmp)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zetas_inv_addr = getelementptr [256 x i23]* @zetas_inv, i64 0, i64 %tmp_140" [ntt.c:56]   --->   Operation 38 'getelementptr' 'zetas_inv_addr' <Predicate = (icmp)> <Delay = 0.00>
ST_3 : Operation 39 [2/2] (2.77ns)   --->   "%zeta = load i23* %zetas_inv_addr, align 4" [ntt.c:56]   --->   Operation 39 'load' 'zeta' <Predicate = (icmp)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 256> <ROM>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%len_1 = shl i9 %len, 1" [ntt.c:54]   --->   Operation 40 'shl' 'len_1' <Predicate = (!icmp)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "br label %1" [ntt.c:54]   --->   Operation 41 'br' <Predicate = (!icmp)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.25>
ST_4 : Operation 42 [1/1] (2.18ns)   --->   "%k_6 = add i32 1, %k_load" [ntt.c:56]   --->   Operation 42 'add' 'k_6' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/2] (2.77ns)   --->   "%zeta = load i23* %zetas_inv_addr, align 4" [ntt.c:56]   --->   Operation 43 'load' 'zeta' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 256> <ROM>
ST_4 : Operation 44 [1/1] (1.74ns)   --->   "%tmp_141 = add i10 %len_cast, %j" [ntt.c:57]   --->   Operation 44 'add' 'tmp_141' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_221_cast3 = zext i10 %tmp_141 to i32" [ntt.c:57]   --->   Operation 45 'zext' 'tmp_221_cast3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (1.43ns)   --->   "%tmp_142 = icmp ugt i10 %j, %tmp_141" [ntt.c:55]   --->   Operation 46 'icmp' 'tmp_142' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_145 = trunc i10 %j to i9" [ntt.c:55]   --->   Operation 47 'trunc' 'tmp_145' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (1.73ns)   --->   "%tmp_54 = add i9 %tmp_145, %len" [ntt.c:55]   --->   Operation 48 'add' 'tmp_54' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (1.07ns)   --->   "%start = select i1 %tmp_142, i9 %tmp_145, i9 %tmp_54" [ntt.c:55]   --->   Operation 49 'select' 'start' <Predicate = true> <Delay = 1.07> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%start_cast = zext i9 %start to i10" [ntt.c:55]   --->   Operation 50 'zext' 'start_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_223_cast = zext i23 %zeta to i55" [ntt.c:57]   --->   Operation 51 'zext' 'tmp_223_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (1.35ns)   --->   "br label %3" [ntt.c:57]   --->   Operation 52 'br' <Predicate = true> <Delay = 1.35>

State 5 <SV = 4> <Delay = 5.94>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%j8 = phi i32 [ %j_cast4, %2 ], [ %j_7, %4 ]"   --->   Operation 53 'phi' 'j8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (2.11ns)   --->   "%tmp_144 = icmp ult i32 %j8, %tmp_221_cast3" [ntt.c:57]   --->   Operation 54 'icmp' 'tmp_144' <Predicate = true> <Delay = 2.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "br i1 %tmp_144, label %4, label %5" [ntt.c:57]   --->   Operation 55 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_147 = trunc i32 %j8 to i12" [ntt.c:58]   --->   Operation 56 'trunc' 'tmp_147' <Predicate = (tmp_144)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (1.77ns)   --->   "%tmp_146 = add i12 %tmp_153_cast, %tmp_147" [ntt.c:58]   --->   Operation 57 'add' 'tmp_146' <Predicate = (tmp_144)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_157_cast = zext i12 %tmp_146 to i64" [ntt.c:58]   --->   Operation 58 'zext' 'tmp_157_cast' <Predicate = (tmp_144)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%p_addr_2 = getelementptr [1280 x i32]* %p, i64 0, i64 %tmp_157_cast" [ntt.c:58]   --->   Operation 59 'getelementptr' 'p_addr_2' <Predicate = (tmp_144)> <Delay = 0.00>
ST_5 : Operation 60 [2/2] (2.77ns)   --->   "%t = load i32* %p_addr_2, align 4" [ntt.c:58]   --->   Operation 60 'load' 't' <Predicate = (tmp_144)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_152 = trunc i32 %j8 to i12" [ntt.c:59]   --->   Operation 61 'trunc' 'tmp_152' <Predicate = (tmp_144)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_153 = zext i9 %len to i12" [ntt.c:59]   --->   Operation 62 'zext' 'tmp_153' <Predicate = (tmp_144)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_154 = add i12 %tmp_153, %tmp_152" [ntt.c:59]   --->   Operation 63 'add' 'tmp_154' <Predicate = (tmp_144)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 64 [1/1] (3.16ns) (root node of TernaryAdder)   --->   "%tmp_155 = add i12 %tmp_153_cast, %tmp_154" [ntt.c:59]   --->   Operation 64 'add' 'tmp_155' <Predicate = (tmp_144)> <Delay = 3.16> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_158_cast = zext i12 %tmp_155 to i64" [ntt.c:59]   --->   Operation 65 'zext' 'tmp_158_cast' <Predicate = (tmp_144)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%p_addr_3 = getelementptr [1280 x i32]* %p, i64 0, i64 %tmp_158_cast" [ntt.c:59]   --->   Operation 66 'getelementptr' 'p_addr_3' <Predicate = (tmp_144)> <Delay = 0.00>
ST_5 : Operation 67 [2/2] (2.77ns)   --->   "%p_load_4 = load i32* %p_addr_3, align 4" [ntt.c:59]   --->   Operation 67 'load' 'p_load_4' <Predicate = (tmp_144)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_5 : Operation 68 [1/1] (2.18ns)   --->   "%j_7 = add i32 1, %j8" [ntt.c:57]   --->   Operation 68 'add' 'j_7' <Predicate = (tmp_144)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (1.73ns)   --->   "%tmp_151 = add i10 %start_cast, %len_cast" [ntt.c:55]   --->   Operation 69 'add' 'tmp_151' <Predicate = (!tmp_144)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (1.35ns)   --->   "store i32 %k_6, i32* %k" [ntt.c:56]   --->   Operation 70 'store' <Predicate = (!tmp_144)> <Delay = 1.35>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "br label %.preheader1" [ntt.c:55]   --->   Operation 71 'br' <Predicate = (!tmp_144)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.72>
ST_6 : Operation 72 [1/2] (2.77ns)   --->   "%t = load i32* %p_addr_2, align 4" [ntt.c:58]   --->   Operation 72 'load' 't' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_6 : Operation 73 [1/2] (2.77ns)   --->   "%p_load_4 = load i32* %p_addr_3, align 4" [ntt.c:59]   --->   Operation 73 'load' 'p_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_6 : Operation 74 [1/1] (2.18ns)   --->   "%tmp_148 = add i32 %t, %p_load_4" [ntt.c:59]   --->   Operation 74 'add' 'tmp_148' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (2.77ns)   --->   "store i32 %tmp_148, i32* %p_addr_2, align 4" [ntt.c:59]   --->   Operation 75 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>

State 7 <SV = 6> <Delay = 2.77>
ST_7 : Operation 76 [2/2] (2.77ns)   --->   "%p_load_5 = load i32* %p_addr_3, align 4" [ntt.c:60]   --->   Operation 76 'load' 'p_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>

State 8 <SV = 7> <Delay = 6.48>
ST_8 : Operation 77 [1/2] (2.77ns)   --->   "%p_load_5 = load i32* %p_addr_3, align 4" [ntt.c:60]   --->   Operation 77 'load' 'p_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_8 : Operation 78 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_149 = add i32 2145386752, %t" [ntt.c:60]   --->   Operation 78 'add' 'tmp_149' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 79 [1/1] (3.71ns) (root node of TernaryAdder)   --->   "%tmp_150 = sub i32 %tmp_149, %p_load_5" [ntt.c:60]   --->   Operation 79 'sub' 'tmp_150' <Predicate = true> <Delay = 3.71> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 6.88>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_234_cast = zext i32 %tmp_150 to i55" [ntt.c:61]   --->   Operation 80 'zext' 'tmp_234_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 81 [1/1] (6.88ns)   --->   "%a_assign_s = mul i55 %tmp_223_cast, %tmp_234_cast" [ntt.c:61]   --->   Operation 81 'mul' 'a_assign_s' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_156 = trunc i55 %a_assign_s to i32" [reduce.c:19->ntt.c:61]   --->   Operation 82 'trunc' 'tmp_156' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 6.88>
ST_10 : Operation 83 [1/1] (6.88ns)   --->   "%t_31 = mul i32 -58728449, %tmp_156" [reduce.c:19->ntt.c:61]   --->   Operation 83 'mul' 't_31' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.88>
ST_11 : Operation 84 [1/1] (0.00ns)   --->   "%t_43_cast = zext i32 %t_31 to i55" [reduce.c:20->ntt.c:61]   --->   Operation 84 'zext' 't_43_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 85 [1/1] (6.88ns)   --->   "%t_32 = mul i55 8380417, %t_43_cast" [reduce.c:21->ntt.c:61]   --->   Operation 85 'mul' 't_32' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.55>
ST_12 : Operation 86 [1/1] (0.00ns)   --->   "%a_assign_20_cast2 = zext i55 %a_assign_s to i56" [ntt.c:61]   --->   Operation 86 'zext' 'a_assign_20_cast2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 87 [1/1] (0.00ns)   --->   "%t_44_cast = zext i55 %t_32 to i56" [reduce.c:21->ntt.c:61]   --->   Operation 87 'zext' 't_44_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 88 [1/1] (2.77ns)   --->   "%t_33 = add i56 %a_assign_20_cast2, %t_44_cast" [reduce.c:22->ntt.c:61]   --->   Operation 88 'add' 't_33' <Predicate = true> <Delay = 2.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_157 = call i24 @_ssdm_op_PartSelect.i24.i56.i32.i32(i56 %t_33, i32 32, i32 55)" [reduce.c:23->ntt.c:61]   --->   Operation 89 'partselect' 'tmp_157' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_i = zext i24 %tmp_157 to i32" [reduce.c:23->ntt.c:61]   --->   Operation 90 'zext' 'tmp_i' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 91 [1/1] (2.77ns)   --->   "store i32 %tmp_i, i32* %p_addr_3, align 4" [ntt.c:61]   --->   Operation 91 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_12 : Operation 92 [1/1] (0.00ns)   --->   "br label %3" [ntt.c:57]   --->   Operation 92 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 2> <Delay = 4.53>
ST_13 : Operation 93 [1/1] (0.00ns)   --->   "%j_1 = phi i9 [ %j_6, %7 ], [ 0, %.preheader.preheader ]"   --->   Operation 93 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 94 [1/1] (1.34ns)   --->   "%tmp_137 = icmp eq i9 %j_1, -256" [ntt.c:66]   --->   Operation 94 'icmp' 'tmp_137' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 95 [1/1] (0.00ns)   --->   "%empty_84 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 95 'speclooptripcount' 'empty_84' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 96 [1/1] (1.73ns)   --->   "%j_6 = add i9 %j_1, 1" [ntt.c:66]   --->   Operation 96 'add' 'j_6' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 97 [1/1] (0.00ns)   --->   "br i1 %tmp_137, label %8, label %7" [ntt.c:66]   --->   Operation 97 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_143_cast = zext i9 %j_1 to i12" [ntt.c:67]   --->   Operation 98 'zext' 'tmp_143_cast' <Predicate = (!tmp_137)> <Delay = 0.00>
ST_13 : Operation 99 [1/1] (1.76ns)   --->   "%tmp_138 = add i12 %tmp_153_cast, %tmp_143_cast" [ntt.c:67]   --->   Operation 99 'add' 'tmp_138' <Predicate = (!tmp_137)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_155_cast = zext i12 %tmp_138 to i64" [ntt.c:67]   --->   Operation 100 'zext' 'tmp_155_cast' <Predicate = (!tmp_137)> <Delay = 0.00>
ST_13 : Operation 101 [1/1] (0.00ns)   --->   "%p_addr = getelementptr [1280 x i32]* %p, i64 0, i64 %tmp_155_cast" [ntt.c:67]   --->   Operation 101 'getelementptr' 'p_addr' <Predicate = (!tmp_137)> <Delay = 0.00>
ST_13 : Operation 102 [2/2] (2.77ns)   --->   "%p_load = load i32* %p_addr, align 4" [ntt.c:67]   --->   Operation 102 'load' 'p_load' <Predicate = (!tmp_137)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_13 : Operation 103 [1/1] (0.00ns)   --->   "ret void" [ntt.c:69]   --->   Operation 103 'ret' <Predicate = (tmp_137)> <Delay = 0.00>

State 14 <SV = 3> <Delay = 2.77>
ST_14 : Operation 104 [1/2] (2.77ns)   --->   "%p_load = load i32* %p_addr, align 4" [ntt.c:67]   --->   Operation 104 'load' 'p_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>

State 15 <SV = 4> <Delay = 6.88>
ST_15 : Operation 105 [1/1] (6.88ns)   --->   "%t_28 = mul i32 %p_load, 8395782" [reduce.c:19->ntt.c:67]   --->   Operation 105 'mul' 't_28' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 5> <Delay = 6.88>
ST_16 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_225_cast = zext i32 %p_load to i49" [ntt.c:67]   --->   Operation 106 'zext' 'tmp_225_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 107 [1/1] (6.88ns)   --->   "%a_assign = mul i49 %tmp_225_cast, 41978" [ntt.c:67]   --->   Operation 107 'mul' 'a_assign' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 108 [1/1] (0.00ns)   --->   "%t_39_cast = zext i32 %t_28 to i55" [reduce.c:20->ntt.c:67]   --->   Operation 108 'zext' 't_39_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 109 [1/1] (6.88ns)   --->   "%t_29 = mul i55 %t_39_cast, 8380417" [reduce.c:21->ntt.c:67]   --->   Operation 109 'mul' 't_29' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 6> <Delay = 5.55>
ST_17 : Operation 110 [1/1] (0.00ns)   --->   "%a_assign_cast1 = zext i49 %a_assign to i56" [ntt.c:67]   --->   Operation 110 'zext' 'a_assign_cast1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 111 [1/1] (0.00ns)   --->   "%t_40_cast = zext i55 %t_29 to i56" [reduce.c:21->ntt.c:67]   --->   Operation 111 'zext' 't_40_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 112 [1/1] (2.77ns)   --->   "%t_30 = add i56 %a_assign_cast1, %t_40_cast" [reduce.c:22->ntt.c:67]   --->   Operation 112 'add' 't_30' <Predicate = true> <Delay = 2.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_139 = call i24 @_ssdm_op_PartSelect.i24.i56.i32.i32(i56 %t_30, i32 32, i32 55)" [reduce.c:23->ntt.c:67]   --->   Operation 113 'partselect' 'tmp_139' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_i3 = zext i24 %tmp_139 to i32" [reduce.c:23->ntt.c:67]   --->   Operation 114 'zext' 'tmp_i3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 115 [1/1] (2.77ns)   --->   "store i32 %tmp_i3, i32* %p_addr, align 4" [ntt.c:67]   --->   Operation 115 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_17 : Operation 116 [1/1] (0.00ns)   --->   "br label %.preheader" [ntt.c:66]   --->   Operation 116 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.35ns
The critical path consists of the following:
	'alloca' operation ('k') [4]  (0 ns)
	'store' operation of constant 0 on local variable 'k' [8]  (1.35 ns)

 <State 2>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', ntt.c:55) with incoming values : ('tmp_151', ntt.c:55) [19]  (1.35 ns)

 <State 3>: 2.77ns
The critical path consists of the following:
	'load' operation ('k_load', ntt.c:56) on local variable 'k' [25]  (0 ns)
	'getelementptr' operation ('zetas_inv_addr', ntt.c:56) [28]  (0 ns)
	'load' operation ('zeta', ntt.c:56) on array 'zetas_inv' [29]  (2.77 ns)

 <State 4>: 4.25ns
The critical path consists of the following:
	'add' operation ('tmp_141', ntt.c:57) [30]  (1.75 ns)
	'icmp' operation ('tmp_142', ntt.c:55) [32]  (1.43 ns)
	'select' operation ('start', ntt.c:55) [35]  (1.07 ns)

 <State 5>: 5.94ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j_cast4', ntt.c:55) ('j', ntt.c:57) [40]  (0 ns)
	'add' operation ('tmp_154', ntt.c:59) [51]  (0 ns)
	'add' operation ('tmp_155', ntt.c:59) [52]  (3.17 ns)
	'getelementptr' operation ('p_addr_3', ntt.c:59) [54]  (0 ns)
	'load' operation ('p_load_4', ntt.c:59) on array 'p' [55]  (2.77 ns)

 <State 6>: 7.72ns
The critical path consists of the following:
	'load' operation ('t', ntt.c:58) on array 'p' [48]  (2.77 ns)
	'add' operation ('tmp_148', ntt.c:59) [56]  (2.18 ns)
	'store' operation (ntt.c:59) of variable 'tmp_148', ntt.c:59 on array 'p' [57]  (2.77 ns)

 <State 7>: 2.77ns
The critical path consists of the following:
	'load' operation ('p_load_5', ntt.c:60) on array 'p' [58]  (2.77 ns)

 <State 8>: 6.49ns
The critical path consists of the following:
	'load' operation ('p_load_5', ntt.c:60) on array 'p' [58]  (2.77 ns)
	'sub' operation ('tmp_150', ntt.c:60) [60]  (3.72 ns)

 <State 9>: 6.88ns
The critical path consists of the following:
	'mul' operation ('a', ntt.c:61) [62]  (6.88 ns)

 <State 10>: 6.88ns
The critical path consists of the following:
	'mul' operation ('t', reduce.c:19->ntt.c:61) [65]  (6.88 ns)

 <State 11>: 6.88ns
The critical path consists of the following:
	'mul' operation ('t', reduce.c:21->ntt.c:61) [67]  (6.88 ns)

 <State 12>: 5.55ns
The critical path consists of the following:
	'add' operation ('t', reduce.c:22->ntt.c:61) [69]  (2.78 ns)
	'store' operation (ntt.c:61) of variable 'tmp_i', reduce.c:23->ntt.c:61 on array 'p' [72]  (2.77 ns)

 <State 13>: 4.54ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', ntt.c:66) [85]  (0 ns)
	'add' operation ('tmp_138', ntt.c:67) [92]  (1.76 ns)
	'getelementptr' operation ('p_addr', ntt.c:67) [94]  (0 ns)
	'load' operation ('p_load', ntt.c:67) on array 'p' [95]  (2.77 ns)

 <State 14>: 2.77ns
The critical path consists of the following:
	'load' operation ('p_load', ntt.c:67) on array 'p' [95]  (2.77 ns)

 <State 15>: 6.88ns
The critical path consists of the following:
	'mul' operation ('t', reduce.c:19->ntt.c:67) [99]  (6.88 ns)

 <State 16>: 6.88ns
The critical path consists of the following:
	'mul' operation ('a', ntt.c:67) [97]  (6.88 ns)

 <State 17>: 5.55ns
The critical path consists of the following:
	'add' operation ('t', reduce.c:22->ntt.c:67) [103]  (2.78 ns)
	'store' operation (ntt.c:67) of variable 'tmp_i3', reduce.c:23->ntt.c:67 on array 'p' [106]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
