[{"id": "1702.00208", "submitter": "Peter Boyle", "authors": "Peter A Boyle", "title": "Machines and Algorithms", "comments": null, "journal-ref": null, "doi": null, "report-no": null, "categories": "hep-lat cs.AR cs.DC physics.comp-ph", "license": "http://arxiv.org/licenses/nonexclusive-distrib/1.0/", "abstract": "  I discuss the evolution of computer architectures with a focus on QCD and\nwith reference to the interplay between architecture, engineering, data motion\nand algorithms. New architectures are discussed and recent performance results\nare displayed. I also review recent progress in multilevel solver and\nintegation algorithms.\n", "versions": [{"version": "v1", "created": "Wed, 1 Feb 2017 11:04:34 GMT"}], "update_date": "2017-02-02", "authors_parsed": [["Boyle", "Peter A", ""]]}, {"id": "1702.00483", "submitter": "Jason Y. Du", "authors": "Chengkai Guo, Jason Y. Du", "title": "FPGA-based real-time 105-channel data acquisition platform for imaging\n  system", "comments": "This paper has been withdrawn by the author due to a crucial sign\n  error in figure 1", "journal-ref": null, "doi": null, "report-no": null, "categories": "cs.AR", "license": "http://arxiv.org/licenses/nonexclusive-distrib/1.0/", "abstract": "  In this paper, a real-time 105-channel data acquisition platform based on\nFPGA for imaging will be implemented for mm-wave imaging systems. PC platform\nis also realized for imaging results monitoring purpose. Mm-wave imaging\nexpands our vision by letting us see things under poor visibility conditions.\nWith this extended vision ability, a wide range of military imaging missions\nwould benefit, such as surveillance, precision targeting, navigation, and\nrescue. Based on the previously designed imager modules, this project would go\non finishing the PCB design (both schematic and layout) of the following signal\nprocessing systems consisting of Programmable Gain Amplifier(PGA) (4 PGA for\neach ADC) and 16-channel Analog to Digital Converter (ADC) (7 ADC in total).\nThen the system verification would be performed on the Artix-7 35T Arty FPGA\nwith the developing of proper controlling code to configure the ADC and realize\nthe communication between the FPGA and the PC (through both UART and Ethernet).\nFor the verification part, a simple test on a breadboard with a simple analog\ninput (generated from a resistor divider) would first be performed. After the\nPCB design is finished, the whole system would be tested again with a precise\nreference and analog input.\n", "versions": [{"version": "v1", "created": "Wed, 18 Jan 2017 01:08:14 GMT"}, {"version": "v2", "created": "Wed, 8 Feb 2017 18:13:55 GMT"}], "update_date": "2017-02-09", "authors_parsed": [["Guo", "Chengkai", ""], ["Du", "Jason Y.", ""]]}, {"id": "1702.00938", "submitter": "Pascal Giard", "authors": "Pascal Giard, Alexios Balatsoukas-Stimming, Thomas Christoph M\\\"uller,\n  Andreas Burg, Claude Thibeault, and Warren J. Gross", "title": "A Multi-Gbps Unrolled Hardware List Decoder for a Systematic Polar Code", "comments": "5 pages, 3 figures, appeared at the Asilomar Conference on Signals,\n  Systems, and Computers 2016", "journal-ref": null, "doi": "10.1109/ACSSC.2016.7869561", "report-no": null, "categories": "cs.AR", "license": "http://arxiv.org/licenses/nonexclusive-distrib/1.0/", "abstract": "  Polar codes are a new class of block codes with an explicit construction that\nprovably achieve the capacity of various communications channels, even with the\nlow-complexity successive-cancellation (SC) decoding algorithm. Yet, the more\ncomplex successive-cancellation list (SCL) decoding algorithm is gathering more\nattention lately as it significantly improves the error-correction performance\nof short- to moderate-length polar codes, especially when they are concatenated\nwith a cyclic redundancy check code. However, as SCL decoding explores several\ndecoding paths, existing hardware implementations tend to be significantly\nslower than SC-based decoders. In this paper, we show how the unrolling\ntechnique, which has already been used in the context of SC decoding, can be\nadapted to SCL decoding yielding a multi-Gbps SCL-based polar decoder with an\nerror-correction performance that is competitive when compared to an LDPC code\nof similar length and rate. Post-place-and-route ASIC results for 28 nm CMOS\nare provided showing that this decoder can sustain a throughput greater than 10\nGbps at 468 MHz with an energy efficiency of 7.25 pJ/bit.\n", "versions": [{"version": "v1", "created": "Fri, 3 Feb 2017 08:48:52 GMT"}], "update_date": "2017-05-10", "authors_parsed": [["Giard", "Pascal", ""], ["Balatsoukas-Stimming", "Alexios", ""], ["M\u00fcller", "Thomas Christoph", ""], ["Burg", "Andreas", ""], ["Thibeault", "Claude", ""], ["Gross", "Warren J.", ""]]}, {"id": "1702.01067", "submitter": "Naveen Kadayinti", "authors": "Naveen Kadayinti and Dinesh Sharma", "title": "Sense Amplifier Comparator with Offset Correction for Decision Feedback\n  Equalization based Receivers", "comments": "15 pages, 11 figures", "journal-ref": null, "doi": null, "report-no": null, "categories": "cs.AR", "license": "http://arxiv.org/licenses/nonexclusive-distrib/1.0/", "abstract": "  A decision feedback circuit with integrated offset compensation is presented\nin this paper. The circuit is built around the sense amplifier comparator. The\nfeedback loop is closed around the first stage of the comparator resulting in\nminimum loop latency. The feedback loop is implemented using a switched\ncapacitor network that picks from one of pre-computed voltages to be fed back.\nThe comparator's offset that is to be compensated for, is added in the same\npath. Hence, an extra offset correction input is not required. The circuit is\nused as a receiver for a 10 mm low swing interconnect implemented in UMC 130 nm\nCMOS technology. The circuit is tested at a frequency of 1 GHz and it consumes\n145 $\\mu$A from a 1.2V supply at this frequency.\n", "versions": [{"version": "v1", "created": "Fri, 3 Feb 2017 16:06:21 GMT"}], "update_date": "2017-02-06", "authors_parsed": [["Kadayinti", "Naveen", ""], ["Sharma", "Dinesh", ""]]}, {"id": "1702.01295", "submitter": "Shaoshan Liu", "authors": "Jie Tang, Shaoshan Liu, Jean-Luc Gaudiot", "title": "Embedded Systems Architecture for SLAM Applications", "comments": "4 pages, 7 figures", "journal-ref": null, "doi": null, "report-no": null, "categories": "cs.AR", "license": "http://creativecommons.org/licenses/by-nc-sa/4.0/", "abstract": "  In recent years, we have observed a clear trend in the rapid rise of\nautonomous vehicles, robotics, virtual reality, and augmented reality. The core\ntechnology enabling these applications, Simultaneous Localization And Mapping\n(SLAM), imposes two main challenges: first, these workloads are computationally\nintensive and they often have real-time requirements; second, these workloads\nrun on battery-powered mobile devices with limited energy budget. In short, the\nessence of these challenges is that performance should be improved while\nsimultaneously reducing energy consumption, two rather contradicting goals by\nconventional wisdom. In this paper, we take a close look at state-of-the-art\nSimultaneous Localization And Mapping (SLAM) workloads, especially how these\nworkloads behave on mobile devices. Based on the results, we propose a mobile\narchitecture to improve SLAM performance on mobile devices.\n", "versions": [{"version": "v1", "created": "Sat, 4 Feb 2017 14:37:38 GMT"}], "update_date": "2017-02-07", "authors_parsed": [["Tang", "Jie", ""], ["Liu", "Shaoshan", ""], ["Gaudiot", "Jean-Luc", ""]]}, {"id": "1702.01805", "submitter": "Renato J Cintra", "authors": "F. M. Bayer, R. J. Cintra, A. Edirisuriya, A. Madanayake", "title": "A Digital Hardware Fast Algorithm and FPGA-based Prototype for a Novel\n  16-point Approximate DCT for Image Compression Applications", "comments": "17 pages, 6 figures, 6 tables", "journal-ref": "Measurement Science and Technology, Volume 23, Number 11, 2012", "doi": "10.1088/0957-0233/23/11/114010", "report-no": null, "categories": "cs.MM cs.AR cs.DS cs.IT math.IT stat.ME", "license": "http://arxiv.org/licenses/nonexclusive-distrib/1.0/", "abstract": "  The discrete cosine transform (DCT) is the key step in many image and video\ncoding standards. The 8-point DCT is an important special case, possessing\nseveral low-complexity approximations widely investigated. However, 16-point\nDCT transform has energy compaction advantages. In this sense, this paper\npresents a new 16-point DCT approximation with null multiplicative complexity.\nThe proposed transform matrix is orthogonal and contains only zeros and ones.\nThe proposed transform outperforms the well-know Walsh-Hadamard transform and\nthe current state-of-the-art 16-point approximation. A fast algorithm for the\nproposed transform is also introduced. This fast algorithm is experimentally\nvalidated using hardware implementations that are physically realized and\nverified on a 40 nm CMOS Xilinx Virtex-6 XC6VLX240T FPGA chip for a maximum\nclock rate of 342 MHz. Rapid prototypes on FPGA for 8-bit input word size shows\nsignificant improvement in compressed image quality by up to 1-2 dB at the cost\nof only eight adders compared to the state-of-art 16-point DCT approximation\nalgorithm in the literature [S. Bouguezel, M. O. Ahmad, and M. N. S. Swamy. A\nnovel transform for image compression. In {\\em Proceedings of the 53rd IEEE\nInternational Midwest Symposium on Circuits and Systems (MWSCAS)}, 2010].\n", "versions": [{"version": "v1", "created": "Mon, 6 Feb 2017 22:00:34 GMT"}], "update_date": "2017-02-08", "authors_parsed": [["Bayer", "F. M.", ""], ["Cintra", "R. J.", ""], ["Edirisuriya", "A.", ""], ["Madanayake", "A.", ""]]}, {"id": "1702.01894", "submitter": "Shaoshan Liu", "authors": "Shaoshan Liu, Jie Tang, Zhe Zhang, and Jean-Luc Gaudiot", "title": "CAAD: Computer Architecture for Autonomous Driving", "comments": "7 pages, 4 figures, accepted by IEEE Computer Magazine", "journal-ref": null, "doi": null, "report-no": null, "categories": "cs.AR cs.RO", "license": "http://creativecommons.org/licenses/by-nc-sa/4.0/", "abstract": "  We describe the computing tasks involved in autonomous driving, examine\nexisting autonomous driving computing platform implementations. To enable\nautonomous driving, the computing stack needs to simultaneously provide high\nperformance, low power consumption, and low thermal dissipation, at low cost.\nWe discuss possible approaches to design computing platforms that will meet\nthese needs.\n", "versions": [{"version": "v1", "created": "Tue, 7 Feb 2017 06:55:03 GMT"}], "update_date": "2017-02-08", "authors_parsed": [["Liu", "Shaoshan", ""], ["Tang", "Jie", ""], ["Zhang", "Zhe", ""], ["Gaudiot", "Jean-Luc", ""]]}, {"id": "1702.02313", "submitter": "Pengju Ren", "authors": "Pengju Ren, Michel A.Kinsy, Mengjiao Zhu, Shreeya Khadka, Mihailo\n  Isakov, Aniruddh Ramrakhyani, Tushar Krishna and Nanning Zheng", "title": "FASHION: Fault-Aware Self-Healing Intelligent On-chip Network", "comments": "14 pages, 12 figures", "journal-ref": null, "doi": null, "report-no": null, "categories": "cs.AR", "license": "http://arxiv.org/licenses/nonexclusive-distrib/1.0/", "abstract": "  To avoid packet loss and deadlock scenarios that arise due to faults or power\ngating in multicore and many-core systems, the network-on-chip needs to possess\nresilient communication and load-balancing properties. In this work, we\nintroduce the Fashion router, a self-monitoring and self-reconfiguring design\nthat allows for the on-chip network to dynamically adapt to component failures.\nFirst, we introduce a distributed intelligence unit, called Self-Awareness\nModule (SAM), which allows the router to detect permanent component failures\nand build a network connectivity map. Using local information, SAM adapts to\nfaults, guarantees connectivity and deadlock-free routing inside the maximal\nconnected subgraph and keeps routing tables up-to-date. Next, to reconfigure\nnetwork links or virtual channels around faulty/power-gated components, we add\nbidirectional link and unified virtual channel structure features to the\nFashion router. This version of the router, named Ex-Fashion, further mitigates\nthe negative system performance impacts, leads to larger maximal connected\nsubgraph and sustains a relatively high degree of fault-tolerance. To support\nthe router, we develop a fault diagnosis and recovery algorithm executed by the\nBuilt-In Self-Test, self-monitoring, and self-reconfiguration units at runtime\nto provide fault-tolerant system functionalities. The Fashion router places no\nrestriction on topology, position or number of faults. It drops 54.3-55.4%\nfewer nodes for same number of faults (between 30 and 60 faults) in an 8x8\n2D-mesh over other state-of-the-art solutions. It is scalable and efficient.\nThe area overheads are 2.311% and 2.659% when implemented in 8x8 and 16x16\n2D-meshes using the TSMC 65nm library at 1.38GHz clock frequency.\n", "versions": [{"version": "v1", "created": "Wed, 8 Feb 2017 07:45:46 GMT"}], "update_date": "2017-02-09", "authors_parsed": [["Ren", "Pengju", ""], ["Kinsy", "Michel A.", ""], ["Zhu", "Mengjiao", ""], ["Khadka", "Shreeya", ""], ["Isakov", "Mihailo", ""], ["Ramrakhyani", "Aniruddh", ""], ["Krishna", "Tushar", ""], ["Zheng", "Nanning", ""]]}, {"id": "1702.03449", "submitter": "Christoph Studer", "authors": "Oscar Casta\\~neda, Sven Jacobsson, Giuseppe Durisi, Mikael Coldrey,\n  Tom Goldstein, Christoph Studer", "title": "1-bit Massive MU-MIMO Precoding in VLSI", "comments": "15 pages, 6 figures, 2 tables; to appear in the IEEE Journal on\n  Emerging and Selected Topics in Circuits and Systems", "journal-ref": null, "doi": null, "report-no": null, "categories": "cs.IT cs.AR math.IT", "license": "http://arxiv.org/licenses/nonexclusive-distrib/1.0/", "abstract": "  Massive multiuser (MU) multiple-input multiple-output (MIMO) will be a core\ntechnology in fifth-generation (5G) wireless systems as it offers significant\nimprovements in spectral efficiency compared to existing multi-antenna\ntechnologies. The presence of hundreds of antenna elements at the base station\n(BS), however, results in excessively high hardware costs and power\nconsumption, and requires high interconnect throughput between the\nbaseband-processing unit and the radio unit. Massive MU-MIMO that uses\nlow-resolution analog-to-digital and digital-to-analog converters (DACs) has\nthe potential to address all these issues. In this paper, we focus on downlink\nprecoding for massive MU-MIMO systems with 1-bit DACs at the BS. The objective\nis to design precoders that simultaneously mitigate multi-user interference\n(MUI) and quantization artifacts. We propose two nonlinear 1-bit precoding\nalgorithms and corresponding very-large scale integration (VLSI) designs. Our\nalgorithms rely on biconvex relaxation, which enables the design of efficient\n1-bit precoding algorithms that achieve superior error-rate performance\ncompared to that of linear precoding algorithms followed by quantization. To\nshowcase the efficacy of our algorithms, we design VLSI architectures that\nenable efficient 1-bit precoding for massive MU-MIMO systems in which hundreds\nof antennas serve tens of user equipments. We present corresponding\nfield-programmable gate array (FPGA) implementations to demonstrate that 1-bit\nprecoding enables reliable and high-rate downlink data transmission in\npractical systems.\n", "versions": [{"version": "v1", "created": "Sat, 11 Feb 2017 19:36:49 GMT"}, {"version": "v2", "created": "Tue, 7 Nov 2017 20:24:12 GMT"}], "update_date": "2017-11-09", "authors_parsed": [["Casta\u00f1eda", "Oscar", ""], ["Jacobsson", "Sven", ""], ["Durisi", "Giuseppe", ""], ["Coldrey", "Mikael", ""], ["Goldstein", "Tom", ""], ["Studer", "Christoph", ""]]}, {"id": "1702.06392", "submitter": "Yixing Li", "authors": "Yixing Li, Zichuan Liu, Kai Xu, Hao Yu and Fengbo Ren", "title": "A GPU-Outperforming FPGA Accelerator Architecture for Binary\n  Convolutional Neural Networks", "comments": null, "journal-ref": null, "doi": null, "report-no": null, "categories": "cs.DC cs.AR cs.CV cs.LG", "license": "http://arxiv.org/licenses/nonexclusive-distrib/1.0/", "abstract": "  FPGA-based hardware accelerators for convolutional neural networks (CNNs)\nhave obtained great attentions due to their higher energy efficiency than GPUs.\nHowever, it is challenging for FPGA-based solutions to achieve a higher\nthroughput than GPU counterparts. In this paper, we demonstrate that FPGA\nacceleration can be a superior solution in terms of both throughput and energy\nefficiency when a CNN is trained with binary constraints on weights and\nactivations. Specifically, we propose an optimized FPGA accelerator\narchitecture tailored for bitwise convolution and normalization that features\nmassive spatial parallelism with deep pipelines stages. A key advantage of the\nFPGA accelerator is that its performance is insensitive to data batch size,\nwhile the performance of GPU acceleration varies largely depending on the batch\nsize of the data. Experiment results show that the proposed accelerator\narchitecture for binary CNNs running on a Virtex-7 FPGA is 8.3x faster and 75x\nmore energy-efficient than a Titan X GPU for processing online individual\nrequests in small batch sizes. For processing static data in large batch sizes,\nthe proposed solution is on a par with a Titan X GPU in terms of throughput\nwhile delivering 9.5x higher energy efficiency.\n", "versions": [{"version": "v1", "created": "Mon, 20 Feb 2017 05:21:34 GMT"}, {"version": "v2", "created": "Thu, 8 Jun 2017 16:09:55 GMT"}], "update_date": "2017-06-09", "authors_parsed": [["Li", "Yixing", ""], ["Liu", "Zichuan", ""], ["Xu", "Kai", ""], ["Yu", "Hao", ""], ["Ren", "Fengbo", ""]]}]