// Seed: 2452823934
module module_0 (
    output tri1 id_0,
    input supply0 id_1,
    output wor id_2,
    output supply0 id_3,
    input supply1 id_4,
    input wire id_5,
    input supply1 id_6
);
  wire id_8;
  assign id_2 = 1;
  wire id_9;
  assign id_3 = 1;
endmodule
module module_1 (
    output wand id_0
    , id_3,
    input  tri0 id_1
);
  tri0 id_4;
  wand id_5;
  assign id_3 = !id_4;
  module_0(
      id_0, id_1, id_0, id_0, id_1, id_1, id_1
  );
  assign id_5 = {1{(1)}} ? 1 : 1;
endmodule
