
p5_RTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000043f0  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d0  08004500  08004500  00005500  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080045d0  080045d0  00006060  2**0
                  CONTENTS
  4 .ARM          00000000  080045d0  080045d0  00006060  2**0
                  CONTENTS
  5 .preinit_array 00000000  080045d0  080045d0  00006060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080045d0  080045d0  000055d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080045d4  080045d4  000055d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  080045d8  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001b98  20000060  08004638  00006060  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001bf8  08004638  00006bf8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00006060  2**0
                  CONTENTS, READONLY
 12 .debug_info   000129d6  00000000  00000000  00006089  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002c1f  00000000  00000000  00018a5f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010b8  00000000  00000000  0001b680  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ce9  00000000  00000000  0001c738  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000279f  00000000  00000000  0001d421  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012529  00000000  00000000  0001fbc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00091496  00000000  00000000  000320e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c357f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004864  00000000  00000000  000c35c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000079  00000000  00000000  000c7e28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000060 	.word	0x20000060
 800012c:	00000000 	.word	0x00000000
 8000130:	080044e8 	.word	0x080044e8

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000064 	.word	0x20000064
 800014c:	080044e8 	.word	0x080044e8

08000150 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000150:	b580      	push	{r7, lr}
 8000152:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
	StartFlag = 1;
 8000154:	4b19      	ldr	r3, [pc, #100]	@ (80001bc <main+0x6c>)
 8000156:	2201      	movs	r2, #1
 8000158:	701a      	strb	r2, [r3, #0]
	GreenFlag = 1;
 800015a:	4b19      	ldr	r3, [pc, #100]	@ (80001c0 <main+0x70>)
 800015c:	2201      	movs	r2, #1
 800015e:	701a      	strb	r2, [r3, #0]
	RedFlag = 1;
 8000160:	4b18      	ldr	r3, [pc, #96]	@ (80001c4 <main+0x74>)
 8000162:	2201      	movs	r2, #1
 8000164:	701a      	strb	r2, [r3, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000166:	f000 fa79 	bl	800065c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800016a:	f000 f841 	bl	80001f0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800016e:	f000 f87b 	bl	8000268 <MX_GPIO_Init>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 8000172:	2201      	movs	r2, #1
 8000174:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000178:	4813      	ldr	r0, [pc, #76]	@ (80001c8 <main+0x78>)
 800017a:	f000 fd05 	bl	8000b88 <HAL_GPIO_WritePin>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800017e:	f001 fb91 	bl	80018a4 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000182:	4a12      	ldr	r2, [pc, #72]	@ (80001cc <main+0x7c>)
 8000184:	2100      	movs	r1, #0
 8000186:	4812      	ldr	r0, [pc, #72]	@ (80001d0 <main+0x80>)
 8000188:	f001 fbf2 	bl	8001970 <osThreadNew>
 800018c:	4603      	mov	r3, r0
 800018e:	4a11      	ldr	r2, [pc, #68]	@ (80001d4 <main+0x84>)
 8000190:	6013      	str	r3, [r2, #0]

  /* creation of greenLed */
  greenLedHandle = osThreadNew(GreenLed, NULL, &greenLed_attributes);
 8000192:	4a11      	ldr	r2, [pc, #68]	@ (80001d8 <main+0x88>)
 8000194:	2100      	movs	r1, #0
 8000196:	4811      	ldr	r0, [pc, #68]	@ (80001dc <main+0x8c>)
 8000198:	f001 fbea 	bl	8001970 <osThreadNew>
 800019c:	4603      	mov	r3, r0
 800019e:	4a10      	ldr	r2, [pc, #64]	@ (80001e0 <main+0x90>)
 80001a0:	6013      	str	r3, [r2, #0]

  /* creation of redLed */
  redLedHandle = osThreadNew(RedLed, NULL, &redLed_attributes);
 80001a2:	4a10      	ldr	r2, [pc, #64]	@ (80001e4 <main+0x94>)
 80001a4:	2100      	movs	r1, #0
 80001a6:	4810      	ldr	r0, [pc, #64]	@ (80001e8 <main+0x98>)
 80001a8:	f001 fbe2 	bl	8001970 <osThreadNew>
 80001ac:	4603      	mov	r3, r0
 80001ae:	4a0f      	ldr	r2, [pc, #60]	@ (80001ec <main+0x9c>)
 80001b0:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80001b2:	f001 fba9 	bl	8001908 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80001b6:	bf00      	nop
 80001b8:	e7fd      	b.n	80001b6 <main+0x66>
 80001ba:	bf00      	nop
 80001bc:	20000088 	.word	0x20000088
 80001c0:	2000008a 	.word	0x2000008a
 80001c4:	20000089 	.word	0x20000089
 80001c8:	40011000 	.word	0x40011000
 80001cc:	08004538 	.word	0x08004538
 80001d0:	08000301 	.word	0x08000301
 80001d4:	2000007c 	.word	0x2000007c
 80001d8:	0800455c 	.word	0x0800455c
 80001dc:	0800035d 	.word	0x0800035d
 80001e0:	20000080 	.word	0x20000080
 80001e4:	08004580 	.word	0x08004580
 80001e8:	08000311 	.word	0x08000311
 80001ec:	20000084 	.word	0x20000084

080001f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80001f0:	b580      	push	{r7, lr}
 80001f2:	b090      	sub	sp, #64	@ 0x40
 80001f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001f6:	f107 0318 	add.w	r3, r7, #24
 80001fa:	2228      	movs	r2, #40	@ 0x28
 80001fc:	2100      	movs	r1, #0
 80001fe:	4618      	mov	r0, r3
 8000200:	f004 f88c 	bl	800431c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000204:	1d3b      	adds	r3, r7, #4
 8000206:	2200      	movs	r2, #0
 8000208:	601a      	str	r2, [r3, #0]
 800020a:	605a      	str	r2, [r3, #4]
 800020c:	609a      	str	r2, [r3, #8]
 800020e:	60da      	str	r2, [r3, #12]
 8000210:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000212:	2302      	movs	r3, #2
 8000214:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000216:	2301      	movs	r3, #1
 8000218:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800021a:	2310      	movs	r3, #16
 800021c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800021e:	2300      	movs	r3, #0
 8000220:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000222:	f107 0318 	add.w	r3, r7, #24
 8000226:	4618      	mov	r0, r3
 8000228:	f000 fcc6 	bl	8000bb8 <HAL_RCC_OscConfig>
 800022c:	4603      	mov	r3, r0
 800022e:	2b00      	cmp	r3, #0
 8000230:	d001      	beq.n	8000236 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000232:	f000 f907 	bl	8000444 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000236:	230f      	movs	r3, #15
 8000238:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800023a:	2300      	movs	r3, #0
 800023c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800023e:	2300      	movs	r3, #0
 8000240:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000242:	2300      	movs	r3, #0
 8000244:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000246:	2300      	movs	r3, #0
 8000248:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800024a:	1d3b      	adds	r3, r7, #4
 800024c:	2100      	movs	r1, #0
 800024e:	4618      	mov	r0, r3
 8000250:	f000 ff34 	bl	80010bc <HAL_RCC_ClockConfig>
 8000254:	4603      	mov	r3, r0
 8000256:	2b00      	cmp	r3, #0
 8000258:	d001      	beq.n	800025e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800025a:	f000 f8f3 	bl	8000444 <Error_Handler>
  }
}
 800025e:	bf00      	nop
 8000260:	3740      	adds	r7, #64	@ 0x40
 8000262:	46bd      	mov	sp, r7
 8000264:	bd80      	pop	{r7, pc}
	...

08000268 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000268:	b580      	push	{r7, lr}
 800026a:	b088      	sub	sp, #32
 800026c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800026e:	f107 0310 	add.w	r3, r7, #16
 8000272:	2200      	movs	r2, #0
 8000274:	601a      	str	r2, [r3, #0]
 8000276:	605a      	str	r2, [r3, #4]
 8000278:	609a      	str	r2, [r3, #8]
 800027a:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800027c:	4b1e      	ldr	r3, [pc, #120]	@ (80002f8 <MX_GPIO_Init+0x90>)
 800027e:	699b      	ldr	r3, [r3, #24]
 8000280:	4a1d      	ldr	r2, [pc, #116]	@ (80002f8 <MX_GPIO_Init+0x90>)
 8000282:	f043 0310 	orr.w	r3, r3, #16
 8000286:	6193      	str	r3, [r2, #24]
 8000288:	4b1b      	ldr	r3, [pc, #108]	@ (80002f8 <MX_GPIO_Init+0x90>)
 800028a:	699b      	ldr	r3, [r3, #24]
 800028c:	f003 0310 	and.w	r3, r3, #16
 8000290:	60fb      	str	r3, [r7, #12]
 8000292:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000294:	4b18      	ldr	r3, [pc, #96]	@ (80002f8 <MX_GPIO_Init+0x90>)
 8000296:	699b      	ldr	r3, [r3, #24]
 8000298:	4a17      	ldr	r2, [pc, #92]	@ (80002f8 <MX_GPIO_Init+0x90>)
 800029a:	f043 0304 	orr.w	r3, r3, #4
 800029e:	6193      	str	r3, [r2, #24]
 80002a0:	4b15      	ldr	r3, [pc, #84]	@ (80002f8 <MX_GPIO_Init+0x90>)
 80002a2:	699b      	ldr	r3, [r3, #24]
 80002a4:	f003 0304 	and.w	r3, r3, #4
 80002a8:	60bb      	str	r3, [r7, #8]
 80002aa:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80002ac:	4b12      	ldr	r3, [pc, #72]	@ (80002f8 <MX_GPIO_Init+0x90>)
 80002ae:	699b      	ldr	r3, [r3, #24]
 80002b0:	4a11      	ldr	r2, [pc, #68]	@ (80002f8 <MX_GPIO_Init+0x90>)
 80002b2:	f043 0308 	orr.w	r3, r3, #8
 80002b6:	6193      	str	r3, [r2, #24]
 80002b8:	4b0f      	ldr	r3, [pc, #60]	@ (80002f8 <MX_GPIO_Init+0x90>)
 80002ba:	699b      	ldr	r3, [r3, #24]
 80002bc:	f003 0308 	and.w	r3, r3, #8
 80002c0:	607b      	str	r3, [r7, #4]
 80002c2:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 80002c4:	2200      	movs	r2, #0
 80002c6:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 80002ca:	480c      	ldr	r0, [pc, #48]	@ (80002fc <MX_GPIO_Init+0x94>)
 80002cc:	f000 fc5c 	bl	8000b88 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC14 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80002d0:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 80002d4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80002d6:	2301      	movs	r3, #1
 80002d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002da:	2300      	movs	r3, #0
 80002dc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80002de:	2302      	movs	r3, #2
 80002e0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80002e2:	f107 0310 	add.w	r3, r7, #16
 80002e6:	4619      	mov	r1, r3
 80002e8:	4804      	ldr	r0, [pc, #16]	@ (80002fc <MX_GPIO_Init+0x94>)
 80002ea:	f000 fac9 	bl	8000880 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80002ee:	bf00      	nop
 80002f0:	3720      	adds	r7, #32
 80002f2:	46bd      	mov	sp, r7
 80002f4:	bd80      	pop	{r7, pc}
 80002f6:	bf00      	nop
 80002f8:	40021000 	.word	0x40021000
 80002fc:	40011000 	.word	0x40011000

08000300 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000300:	b580      	push	{r7, lr}
 8000302:	b082      	sub	sp, #8
 8000304:	af00      	add	r7, sp, #0
 8000306:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000308:	2001      	movs	r0, #1
 800030a:	f001 fbdb 	bl	8001ac4 <osDelay>
 800030e:	e7fb      	b.n	8000308 <StartDefaultTask+0x8>

08000310 <RedLed>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_GreenLed */
void RedLed(void *argument)
{
 8000310:	b580      	push	{r7, lr}
 8000312:	b082      	sub	sp, #8
 8000314:	af00      	add	r7, sp, #0
 8000316:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN RedLed */
  /* Infinite loop */
  for(;;)
  {
      RedFlag = 1;
 8000318:	4b0e      	ldr	r3, [pc, #56]	@ (8000354 <RedLed+0x44>)
 800031a:	2201      	movs	r2, #1
 800031c:	701a      	strb	r2, [r3, #0]
      // Turn on Red LED
      HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_SET);
 800031e:	2201      	movs	r2, #1
 8000320:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000324:	480c      	ldr	r0, [pc, #48]	@ (8000358 <RedLed+0x48>)
 8000326:	f000 fc2f 	bl	8000b88 <HAL_GPIO_WritePin>

      // Enter critical section
      taskENTER_CRITICAL();
 800032a:	f003 fd17 	bl	8003d5c <vPortEnterCritical>
      AccessSharedData();
 800032e:	f000 f83b 	bl	80003a8 <AccessSharedData>
      taskEXIT_CRITICAL(); // Corrected macro usage
 8000332:	f003 fd43 	bl	8003dbc <vPortExitCritical>

      // Turn off Red LED
      HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_RESET);
 8000336:	2200      	movs	r2, #0
 8000338:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800033c:	4806      	ldr	r0, [pc, #24]	@ (8000358 <RedLed+0x48>)
 800033e:	f000 fc23 	bl	8000b88 <HAL_GPIO_WritePin>

      RedFlag = 0;
 8000342:	4b04      	ldr	r3, [pc, #16]	@ (8000354 <RedLed+0x44>)
 8000344:	2200      	movs	r2, #0
 8000346:	701a      	strb	r2, [r3, #0]
      // Delay for 100 milliseconds
      osDelay(100);
 8000348:	2064      	movs	r0, #100	@ 0x64
 800034a:	f001 fbbb 	bl	8001ac4 <osDelay>
  {
 800034e:	bf00      	nop
 8000350:	e7e2      	b.n	8000318 <RedLed+0x8>
 8000352:	bf00      	nop
 8000354:	20000089 	.word	0x20000089
 8000358:	40011000 	.word	0x40011000

0800035c <GreenLed>:
  }
  /* USER CODE END RedLed */
}

void GreenLed(void *argument)
{
 800035c:	b580      	push	{r7, lr}
 800035e:	b082      	sub	sp, #8
 8000360:	af00      	add	r7, sp, #0
 8000362:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN GreenLed */
  /* Infinite loop */
  for(;;)
  {
      GreenFlag = 1;
 8000364:	4b0e      	ldr	r3, [pc, #56]	@ (80003a0 <GreenLed+0x44>)
 8000366:	2201      	movs	r2, #1
 8000368:	701a      	strb	r2, [r3, #0]
      // Turn on Green LED
      HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_SET);
 800036a:	2201      	movs	r2, #1
 800036c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000370:	480c      	ldr	r0, [pc, #48]	@ (80003a4 <GreenLed+0x48>)
 8000372:	f000 fc09 	bl	8000b88 <HAL_GPIO_WritePin>

      // Enter critical section
      taskENTER_CRITICAL();
 8000376:	f003 fcf1 	bl	8003d5c <vPortEnterCritical>
      AccessSharedData();
 800037a:	f000 f815 	bl	80003a8 <AccessSharedData>
      taskEXIT_CRITICAL(); // Corrected macro usage
 800037e:	f003 fd1d 	bl	8003dbc <vPortExitCritical>

      // Turn off Green LED
      HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_RESET);
 8000382:	2200      	movs	r2, #0
 8000384:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000388:	4806      	ldr	r0, [pc, #24]	@ (80003a4 <GreenLed+0x48>)
 800038a:	f000 fbfd 	bl	8000b88 <HAL_GPIO_WritePin>

      GreenFlag = 0;
 800038e:	4b04      	ldr	r3, [pc, #16]	@ (80003a0 <GreenLed+0x44>)
 8000390:	2200      	movs	r2, #0
 8000392:	701a      	strb	r2, [r3, #0]
      // Delay for 500 milliseconds
      osDelay(500);
 8000394:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000398:	f001 fb94 	bl	8001ac4 <osDelay>
  {
 800039c:	bf00      	nop
 800039e:	e7e1      	b.n	8000364 <GreenLed+0x8>
 80003a0:	2000008a 	.word	0x2000008a
 80003a4:	40011000 	.word	0x40011000

080003a8 <AccessSharedData>:
  }
  /* USER CODE END GreenLed */
}


void AccessSharedData(void) {
 80003a8:	b580      	push	{r7, lr}
 80003aa:	af00      	add	r7, sp, #0
    if (StartFlag == 1) {
 80003ac:	4b0d      	ldr	r3, [pc, #52]	@ (80003e4 <AccessSharedData+0x3c>)
 80003ae:	781b      	ldrb	r3, [r3, #0]
 80003b0:	2b01      	cmp	r3, #1
 80003b2:	d103      	bne.n	80003bc <AccessSharedData+0x14>
        // Set Start flag to Down to indicate resource is in use
        StartFlag = 0;
 80003b4:	4b0b      	ldr	r3, [pc, #44]	@ (80003e4 <AccessSharedData+0x3c>)
 80003b6:	2200      	movs	r2, #0
 80003b8:	701a      	strb	r2, [r3, #0]
 80003ba:	e005      	b.n	80003c8 <AccessSharedData+0x20>
    } else {
        // Resource contention: Turn on Blue LED
        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80003bc:	2200      	movs	r2, #0
 80003be:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80003c2:	4809      	ldr	r0, [pc, #36]	@ (80003e8 <AccessSharedData+0x40>)
 80003c4:	f000 fbe0 	bl	8000b88 <HAL_GPIO_WritePin>
    }

    // Simulate read/write operations with a delay of 500 milliseconds
    SimulateReadWriteOperation();
 80003c8:	f000 f810 	bl	80003ec <SimulateReadWriteOperation>

    // Set Start flag back to Up to indicate resource is free
    StartFlag = 1;
 80003cc:	4b05      	ldr	r3, [pc, #20]	@ (80003e4 <AccessSharedData+0x3c>)
 80003ce:	2201      	movs	r2, #1
 80003d0:	701a      	strb	r2, [r3, #0]

    // Turn off Blue LED (if it was turned on during contention)
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 80003d2:	2201      	movs	r2, #1
 80003d4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80003d8:	4803      	ldr	r0, [pc, #12]	@ (80003e8 <AccessSharedData+0x40>)
 80003da:	f000 fbd5 	bl	8000b88 <HAL_GPIO_WritePin>
}
 80003de:	bf00      	nop
 80003e0:	bd80      	pop	{r7, pc}
 80003e2:	bf00      	nop
 80003e4:	20000088 	.word	0x20000088
 80003e8:	40011000 	.word	0x40011000

080003ec <SimulateReadWriteOperation>:

void SimulateReadWriteOperation(void) {
 80003ec:	b480      	push	{r7}
 80003ee:	b083      	sub	sp, #12
 80003f0:	af00      	add	r7, sp, #0
    volatile uint32_t delay_count = 0;
 80003f2:	2300      	movs	r3, #0
 80003f4:	603b      	str	r3, [r7, #0]
    const uint32_t delay_target = 1000000; // Adjust this value to approximate 500 ms
 80003f6:	4b09      	ldr	r3, [pc, #36]	@ (800041c <SimulateReadWriteOperation+0x30>)
 80003f8:	607b      	str	r3, [r7, #4]

    // Dummy loop to simulate processing time
    for (delay_count = 0; delay_count < delay_target; delay_count++) {
 80003fa:	2300      	movs	r3, #0
 80003fc:	603b      	str	r3, [r7, #0]
 80003fe:	e003      	b.n	8000408 <SimulateReadWriteOperation+0x1c>
        __asm("nop"); // No Operation: Keeps the processor busy without changing code behavior
 8000400:	bf00      	nop
    for (delay_count = 0; delay_count < delay_target; delay_count++) {
 8000402:	683b      	ldr	r3, [r7, #0]
 8000404:	3301      	adds	r3, #1
 8000406:	603b      	str	r3, [r7, #0]
 8000408:	683b      	ldr	r3, [r7, #0]
 800040a:	687a      	ldr	r2, [r7, #4]
 800040c:	429a      	cmp	r2, r3
 800040e:	d8f7      	bhi.n	8000400 <SimulateReadWriteOperation+0x14>
    }
}
 8000410:	bf00      	nop
 8000412:	bf00      	nop
 8000414:	370c      	adds	r7, #12
 8000416:	46bd      	mov	sp, r7
 8000418:	bc80      	pop	{r7}
 800041a:	4770      	bx	lr
 800041c:	000f4240 	.word	0x000f4240

08000420 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000420:	b580      	push	{r7, lr}
 8000422:	b082      	sub	sp, #8
 8000424:	af00      	add	r7, sp, #0
 8000426:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4) {
 8000428:	687b      	ldr	r3, [r7, #4]
 800042a:	681b      	ldr	r3, [r3, #0]
 800042c:	4a04      	ldr	r2, [pc, #16]	@ (8000440 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800042e:	4293      	cmp	r3, r2
 8000430:	d101      	bne.n	8000436 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000432:	f000 f929 	bl	8000688 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000436:	bf00      	nop
 8000438:	3708      	adds	r7, #8
 800043a:	46bd      	mov	sp, r7
 800043c:	bd80      	pop	{r7, pc}
 800043e:	bf00      	nop
 8000440:	40000800 	.word	0x40000800

08000444 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000444:	b480      	push	{r7}
 8000446:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000448:	b672      	cpsid	i
}
 800044a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800044c:	bf00      	nop
 800044e:	e7fd      	b.n	800044c <Error_Handler+0x8>

08000450 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000450:	b580      	push	{r7, lr}
 8000452:	b084      	sub	sp, #16
 8000454:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000456:	4b18      	ldr	r3, [pc, #96]	@ (80004b8 <HAL_MspInit+0x68>)
 8000458:	699b      	ldr	r3, [r3, #24]
 800045a:	4a17      	ldr	r2, [pc, #92]	@ (80004b8 <HAL_MspInit+0x68>)
 800045c:	f043 0301 	orr.w	r3, r3, #1
 8000460:	6193      	str	r3, [r2, #24]
 8000462:	4b15      	ldr	r3, [pc, #84]	@ (80004b8 <HAL_MspInit+0x68>)
 8000464:	699b      	ldr	r3, [r3, #24]
 8000466:	f003 0301 	and.w	r3, r3, #1
 800046a:	60bb      	str	r3, [r7, #8]
 800046c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800046e:	4b12      	ldr	r3, [pc, #72]	@ (80004b8 <HAL_MspInit+0x68>)
 8000470:	69db      	ldr	r3, [r3, #28]
 8000472:	4a11      	ldr	r2, [pc, #68]	@ (80004b8 <HAL_MspInit+0x68>)
 8000474:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000478:	61d3      	str	r3, [r2, #28]
 800047a:	4b0f      	ldr	r3, [pc, #60]	@ (80004b8 <HAL_MspInit+0x68>)
 800047c:	69db      	ldr	r3, [r3, #28]
 800047e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000482:	607b      	str	r3, [r7, #4]
 8000484:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000486:	2200      	movs	r2, #0
 8000488:	210f      	movs	r1, #15
 800048a:	f06f 0001 	mvn.w	r0, #1
 800048e:	f000 f9cc 	bl	800082a <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000492:	4b0a      	ldr	r3, [pc, #40]	@ (80004bc <HAL_MspInit+0x6c>)
 8000494:	685b      	ldr	r3, [r3, #4]
 8000496:	60fb      	str	r3, [r7, #12]
 8000498:	68fb      	ldr	r3, [r7, #12]
 800049a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800049e:	60fb      	str	r3, [r7, #12]
 80004a0:	68fb      	ldr	r3, [r7, #12]
 80004a2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80004a6:	60fb      	str	r3, [r7, #12]
 80004a8:	4a04      	ldr	r2, [pc, #16]	@ (80004bc <HAL_MspInit+0x6c>)
 80004aa:	68fb      	ldr	r3, [r7, #12]
 80004ac:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80004ae:	bf00      	nop
 80004b0:	3710      	adds	r7, #16
 80004b2:	46bd      	mov	sp, r7
 80004b4:	bd80      	pop	{r7, pc}
 80004b6:	bf00      	nop
 80004b8:	40021000 	.word	0x40021000
 80004bc:	40010000 	.word	0x40010000

080004c0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80004c0:	b580      	push	{r7, lr}
 80004c2:	b08e      	sub	sp, #56	@ 0x38
 80004c4:	af00      	add	r7, sp, #0
 80004c6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80004c8:	2300      	movs	r3, #0
 80004ca:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80004cc:	2300      	movs	r3, #0
 80004ce:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 80004d0:	2300      	movs	r3, #0
 80004d2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 80004d6:	4b34      	ldr	r3, [pc, #208]	@ (80005a8 <HAL_InitTick+0xe8>)
 80004d8:	69db      	ldr	r3, [r3, #28]
 80004da:	4a33      	ldr	r2, [pc, #204]	@ (80005a8 <HAL_InitTick+0xe8>)
 80004dc:	f043 0304 	orr.w	r3, r3, #4
 80004e0:	61d3      	str	r3, [r2, #28]
 80004e2:	4b31      	ldr	r3, [pc, #196]	@ (80005a8 <HAL_InitTick+0xe8>)
 80004e4:	69db      	ldr	r3, [r3, #28]
 80004e6:	f003 0304 	and.w	r3, r3, #4
 80004ea:	60fb      	str	r3, [r7, #12]
 80004ec:	68fb      	ldr	r3, [r7, #12]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80004ee:	f107 0210 	add.w	r2, r7, #16
 80004f2:	f107 0314 	add.w	r3, r7, #20
 80004f6:	4611      	mov	r1, r2
 80004f8:	4618      	mov	r0, r3
 80004fa:	f000 ff3b 	bl	8001374 <HAL_RCC_GetClockConfig>
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80004fe:	6a3b      	ldr	r3, [r7, #32]
 8000500:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM4 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000502:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000504:	2b00      	cmp	r3, #0
 8000506:	d103      	bne.n	8000510 <HAL_InitTick+0x50>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000508:	f000 ff20 	bl	800134c <HAL_RCC_GetPCLK1Freq>
 800050c:	6378      	str	r0, [r7, #52]	@ 0x34
 800050e:	e004      	b.n	800051a <HAL_InitTick+0x5a>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000510:	f000 ff1c 	bl	800134c <HAL_RCC_GetPCLK1Freq>
 8000514:	4603      	mov	r3, r0
 8000516:	005b      	lsls	r3, r3, #1
 8000518:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800051a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800051c:	4a23      	ldr	r2, [pc, #140]	@ (80005ac <HAL_InitTick+0xec>)
 800051e:	fba2 2303 	umull	r2, r3, r2, r3
 8000522:	0c9b      	lsrs	r3, r3, #18
 8000524:	3b01      	subs	r3, #1
 8000526:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 8000528:	4b21      	ldr	r3, [pc, #132]	@ (80005b0 <HAL_InitTick+0xf0>)
 800052a:	4a22      	ldr	r2, [pc, #136]	@ (80005b4 <HAL_InitTick+0xf4>)
 800052c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 800052e:	4b20      	ldr	r3, [pc, #128]	@ (80005b0 <HAL_InitTick+0xf0>)
 8000530:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000534:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 8000536:	4a1e      	ldr	r2, [pc, #120]	@ (80005b0 <HAL_InitTick+0xf0>)
 8000538:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800053a:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 800053c:	4b1c      	ldr	r3, [pc, #112]	@ (80005b0 <HAL_InitTick+0xf0>)
 800053e:	2200      	movs	r2, #0
 8000540:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000542:	4b1b      	ldr	r3, [pc, #108]	@ (80005b0 <HAL_InitTick+0xf0>)
 8000544:	2200      	movs	r2, #0
 8000546:	609a      	str	r2, [r3, #8]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000548:	4b19      	ldr	r3, [pc, #100]	@ (80005b0 <HAL_InitTick+0xf0>)
 800054a:	2200      	movs	r2, #0
 800054c:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim4);
 800054e:	4818      	ldr	r0, [pc, #96]	@ (80005b0 <HAL_InitTick+0xf0>)
 8000550:	f000 ff5e 	bl	8001410 <HAL_TIM_Base_Init>
 8000554:	4603      	mov	r3, r0
 8000556:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 800055a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800055e:	2b00      	cmp	r3, #0
 8000560:	d11b      	bne.n	800059a <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim4);
 8000562:	4813      	ldr	r0, [pc, #76]	@ (80005b0 <HAL_InitTick+0xf0>)
 8000564:	f000 ffac 	bl	80014c0 <HAL_TIM_Base_Start_IT>
 8000568:	4603      	mov	r3, r0
 800056a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 800056e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000572:	2b00      	cmp	r3, #0
 8000574:	d111      	bne.n	800059a <HAL_InitTick+0xda>
    {
    /* Enable the TIM4 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8000576:	201e      	movs	r0, #30
 8000578:	f000 f973 	bl	8000862 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800057c:	687b      	ldr	r3, [r7, #4]
 800057e:	2b0f      	cmp	r3, #15
 8000580:	d808      	bhi.n	8000594 <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority, 0U);
 8000582:	2200      	movs	r2, #0
 8000584:	6879      	ldr	r1, [r7, #4]
 8000586:	201e      	movs	r0, #30
 8000588:	f000 f94f 	bl	800082a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800058c:	4a0a      	ldr	r2, [pc, #40]	@ (80005b8 <HAL_InitTick+0xf8>)
 800058e:	687b      	ldr	r3, [r7, #4]
 8000590:	6013      	str	r3, [r2, #0]
 8000592:	e002      	b.n	800059a <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 8000594:	2301      	movs	r3, #1
 8000596:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 800059a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 800059e:	4618      	mov	r0, r3
 80005a0:	3738      	adds	r7, #56	@ 0x38
 80005a2:	46bd      	mov	sp, r7
 80005a4:	bd80      	pop	{r7, pc}
 80005a6:	bf00      	nop
 80005a8:	40021000 	.word	0x40021000
 80005ac:	431bde83 	.word	0x431bde83
 80005b0:	2000008c 	.word	0x2000008c
 80005b4:	40000800 	.word	0x40000800
 80005b8:	20000004 	.word	0x20000004

080005bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80005bc:	b480      	push	{r7}
 80005be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80005c0:	bf00      	nop
 80005c2:	e7fd      	b.n	80005c0 <NMI_Handler+0x4>

080005c4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80005c4:	b480      	push	{r7}
 80005c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80005c8:	bf00      	nop
 80005ca:	e7fd      	b.n	80005c8 <HardFault_Handler+0x4>

080005cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80005cc:	b480      	push	{r7}
 80005ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80005d0:	bf00      	nop
 80005d2:	e7fd      	b.n	80005d0 <MemManage_Handler+0x4>

080005d4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80005d4:	b480      	push	{r7}
 80005d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80005d8:	bf00      	nop
 80005da:	e7fd      	b.n	80005d8 <BusFault_Handler+0x4>

080005dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80005dc:	b480      	push	{r7}
 80005de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80005e0:	bf00      	nop
 80005e2:	e7fd      	b.n	80005e0 <UsageFault_Handler+0x4>

080005e4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80005e4:	b480      	push	{r7}
 80005e6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80005e8:	bf00      	nop
 80005ea:	46bd      	mov	sp, r7
 80005ec:	bc80      	pop	{r7}
 80005ee:	4770      	bx	lr

080005f0 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80005f0:	b580      	push	{r7, lr}
 80005f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80005f4:	4802      	ldr	r0, [pc, #8]	@ (8000600 <TIM4_IRQHandler+0x10>)
 80005f6:	f000 ffb5 	bl	8001564 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80005fa:	bf00      	nop
 80005fc:	bd80      	pop	{r7, pc}
 80005fe:	bf00      	nop
 8000600:	2000008c 	.word	0x2000008c

08000604 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000604:	b480      	push	{r7}
 8000606:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000608:	bf00      	nop
 800060a:	46bd      	mov	sp, r7
 800060c:	bc80      	pop	{r7}
 800060e:	4770      	bx	lr

08000610 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000610:	f7ff fff8 	bl	8000604 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000614:	480b      	ldr	r0, [pc, #44]	@ (8000644 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000616:	490c      	ldr	r1, [pc, #48]	@ (8000648 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000618:	4a0c      	ldr	r2, [pc, #48]	@ (800064c <LoopFillZerobss+0x16>)
  movs r3, #0
 800061a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800061c:	e002      	b.n	8000624 <LoopCopyDataInit>

0800061e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800061e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000620:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000622:	3304      	adds	r3, #4

08000624 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000624:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000626:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000628:	d3f9      	bcc.n	800061e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800062a:	4a09      	ldr	r2, [pc, #36]	@ (8000650 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800062c:	4c09      	ldr	r4, [pc, #36]	@ (8000654 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800062e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000630:	e001      	b.n	8000636 <LoopFillZerobss>

08000632 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000632:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000634:	3204      	adds	r2, #4

08000636 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000636:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000638:	d3fb      	bcc.n	8000632 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800063a:	f003 fecd 	bl	80043d8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800063e:	f7ff fd87 	bl	8000150 <main>
  bx lr
 8000642:	4770      	bx	lr
  ldr r0, =_sdata
 8000644:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000648:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 800064c:	080045d8 	.word	0x080045d8
  ldr r2, =_sbss
 8000650:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8000654:	20001bf8 	.word	0x20001bf8

08000658 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000658:	e7fe      	b.n	8000658 <ADC1_2_IRQHandler>
	...

0800065c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000660:	4b08      	ldr	r3, [pc, #32]	@ (8000684 <HAL_Init+0x28>)
 8000662:	681b      	ldr	r3, [r3, #0]
 8000664:	4a07      	ldr	r2, [pc, #28]	@ (8000684 <HAL_Init+0x28>)
 8000666:	f043 0310 	orr.w	r3, r3, #16
 800066a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800066c:	2003      	movs	r0, #3
 800066e:	f000 f8d1 	bl	8000814 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000672:	200f      	movs	r0, #15
 8000674:	f7ff ff24 	bl	80004c0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000678:	f7ff feea 	bl	8000450 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800067c:	2300      	movs	r3, #0
}
 800067e:	4618      	mov	r0, r3
 8000680:	bd80      	pop	{r7, pc}
 8000682:	bf00      	nop
 8000684:	40022000 	.word	0x40022000

08000688 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000688:	b480      	push	{r7}
 800068a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800068c:	4b05      	ldr	r3, [pc, #20]	@ (80006a4 <HAL_IncTick+0x1c>)
 800068e:	781b      	ldrb	r3, [r3, #0]
 8000690:	461a      	mov	r2, r3
 8000692:	4b05      	ldr	r3, [pc, #20]	@ (80006a8 <HAL_IncTick+0x20>)
 8000694:	681b      	ldr	r3, [r3, #0]
 8000696:	4413      	add	r3, r2
 8000698:	4a03      	ldr	r2, [pc, #12]	@ (80006a8 <HAL_IncTick+0x20>)
 800069a:	6013      	str	r3, [r2, #0]
}
 800069c:	bf00      	nop
 800069e:	46bd      	mov	sp, r7
 80006a0:	bc80      	pop	{r7}
 80006a2:	4770      	bx	lr
 80006a4:	20000008 	.word	0x20000008
 80006a8:	200000d4 	.word	0x200000d4

080006ac <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80006ac:	b480      	push	{r7}
 80006ae:	af00      	add	r7, sp, #0
  return uwTick;
 80006b0:	4b02      	ldr	r3, [pc, #8]	@ (80006bc <HAL_GetTick+0x10>)
 80006b2:	681b      	ldr	r3, [r3, #0]
}
 80006b4:	4618      	mov	r0, r3
 80006b6:	46bd      	mov	sp, r7
 80006b8:	bc80      	pop	{r7}
 80006ba:	4770      	bx	lr
 80006bc:	200000d4 	.word	0x200000d4

080006c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80006c0:	b480      	push	{r7}
 80006c2:	b085      	sub	sp, #20
 80006c4:	af00      	add	r7, sp, #0
 80006c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80006c8:	687b      	ldr	r3, [r7, #4]
 80006ca:	f003 0307 	and.w	r3, r3, #7
 80006ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80006d0:	4b0c      	ldr	r3, [pc, #48]	@ (8000704 <__NVIC_SetPriorityGrouping+0x44>)
 80006d2:	68db      	ldr	r3, [r3, #12]
 80006d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80006d6:	68ba      	ldr	r2, [r7, #8]
 80006d8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80006dc:	4013      	ands	r3, r2
 80006de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80006e0:	68fb      	ldr	r3, [r7, #12]
 80006e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80006e4:	68bb      	ldr	r3, [r7, #8]
 80006e6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80006e8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80006ec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80006f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80006f2:	4a04      	ldr	r2, [pc, #16]	@ (8000704 <__NVIC_SetPriorityGrouping+0x44>)
 80006f4:	68bb      	ldr	r3, [r7, #8]
 80006f6:	60d3      	str	r3, [r2, #12]
}
 80006f8:	bf00      	nop
 80006fa:	3714      	adds	r7, #20
 80006fc:	46bd      	mov	sp, r7
 80006fe:	bc80      	pop	{r7}
 8000700:	4770      	bx	lr
 8000702:	bf00      	nop
 8000704:	e000ed00 	.word	0xe000ed00

08000708 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000708:	b480      	push	{r7}
 800070a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800070c:	4b04      	ldr	r3, [pc, #16]	@ (8000720 <__NVIC_GetPriorityGrouping+0x18>)
 800070e:	68db      	ldr	r3, [r3, #12]
 8000710:	0a1b      	lsrs	r3, r3, #8
 8000712:	f003 0307 	and.w	r3, r3, #7
}
 8000716:	4618      	mov	r0, r3
 8000718:	46bd      	mov	sp, r7
 800071a:	bc80      	pop	{r7}
 800071c:	4770      	bx	lr
 800071e:	bf00      	nop
 8000720:	e000ed00 	.word	0xe000ed00

08000724 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000724:	b480      	push	{r7}
 8000726:	b083      	sub	sp, #12
 8000728:	af00      	add	r7, sp, #0
 800072a:	4603      	mov	r3, r0
 800072c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800072e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000732:	2b00      	cmp	r3, #0
 8000734:	db0b      	blt.n	800074e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000736:	79fb      	ldrb	r3, [r7, #7]
 8000738:	f003 021f 	and.w	r2, r3, #31
 800073c:	4906      	ldr	r1, [pc, #24]	@ (8000758 <__NVIC_EnableIRQ+0x34>)
 800073e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000742:	095b      	lsrs	r3, r3, #5
 8000744:	2001      	movs	r0, #1
 8000746:	fa00 f202 	lsl.w	r2, r0, r2
 800074a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800074e:	bf00      	nop
 8000750:	370c      	adds	r7, #12
 8000752:	46bd      	mov	sp, r7
 8000754:	bc80      	pop	{r7}
 8000756:	4770      	bx	lr
 8000758:	e000e100 	.word	0xe000e100

0800075c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800075c:	b480      	push	{r7}
 800075e:	b083      	sub	sp, #12
 8000760:	af00      	add	r7, sp, #0
 8000762:	4603      	mov	r3, r0
 8000764:	6039      	str	r1, [r7, #0]
 8000766:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000768:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800076c:	2b00      	cmp	r3, #0
 800076e:	db0a      	blt.n	8000786 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000770:	683b      	ldr	r3, [r7, #0]
 8000772:	b2da      	uxtb	r2, r3
 8000774:	490c      	ldr	r1, [pc, #48]	@ (80007a8 <__NVIC_SetPriority+0x4c>)
 8000776:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800077a:	0112      	lsls	r2, r2, #4
 800077c:	b2d2      	uxtb	r2, r2
 800077e:	440b      	add	r3, r1
 8000780:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000784:	e00a      	b.n	800079c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000786:	683b      	ldr	r3, [r7, #0]
 8000788:	b2da      	uxtb	r2, r3
 800078a:	4908      	ldr	r1, [pc, #32]	@ (80007ac <__NVIC_SetPriority+0x50>)
 800078c:	79fb      	ldrb	r3, [r7, #7]
 800078e:	f003 030f 	and.w	r3, r3, #15
 8000792:	3b04      	subs	r3, #4
 8000794:	0112      	lsls	r2, r2, #4
 8000796:	b2d2      	uxtb	r2, r2
 8000798:	440b      	add	r3, r1
 800079a:	761a      	strb	r2, [r3, #24]
}
 800079c:	bf00      	nop
 800079e:	370c      	adds	r7, #12
 80007a0:	46bd      	mov	sp, r7
 80007a2:	bc80      	pop	{r7}
 80007a4:	4770      	bx	lr
 80007a6:	bf00      	nop
 80007a8:	e000e100 	.word	0xe000e100
 80007ac:	e000ed00 	.word	0xe000ed00

080007b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80007b0:	b480      	push	{r7}
 80007b2:	b089      	sub	sp, #36	@ 0x24
 80007b4:	af00      	add	r7, sp, #0
 80007b6:	60f8      	str	r0, [r7, #12]
 80007b8:	60b9      	str	r1, [r7, #8]
 80007ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80007bc:	68fb      	ldr	r3, [r7, #12]
 80007be:	f003 0307 	and.w	r3, r3, #7
 80007c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80007c4:	69fb      	ldr	r3, [r7, #28]
 80007c6:	f1c3 0307 	rsb	r3, r3, #7
 80007ca:	2b04      	cmp	r3, #4
 80007cc:	bf28      	it	cs
 80007ce:	2304      	movcs	r3, #4
 80007d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80007d2:	69fb      	ldr	r3, [r7, #28]
 80007d4:	3304      	adds	r3, #4
 80007d6:	2b06      	cmp	r3, #6
 80007d8:	d902      	bls.n	80007e0 <NVIC_EncodePriority+0x30>
 80007da:	69fb      	ldr	r3, [r7, #28]
 80007dc:	3b03      	subs	r3, #3
 80007de:	e000      	b.n	80007e2 <NVIC_EncodePriority+0x32>
 80007e0:	2300      	movs	r3, #0
 80007e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007e4:	f04f 32ff 	mov.w	r2, #4294967295
 80007e8:	69bb      	ldr	r3, [r7, #24]
 80007ea:	fa02 f303 	lsl.w	r3, r2, r3
 80007ee:	43da      	mvns	r2, r3
 80007f0:	68bb      	ldr	r3, [r7, #8]
 80007f2:	401a      	ands	r2, r3
 80007f4:	697b      	ldr	r3, [r7, #20]
 80007f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80007f8:	f04f 31ff 	mov.w	r1, #4294967295
 80007fc:	697b      	ldr	r3, [r7, #20]
 80007fe:	fa01 f303 	lsl.w	r3, r1, r3
 8000802:	43d9      	mvns	r1, r3
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000808:	4313      	orrs	r3, r2
         );
}
 800080a:	4618      	mov	r0, r3
 800080c:	3724      	adds	r7, #36	@ 0x24
 800080e:	46bd      	mov	sp, r7
 8000810:	bc80      	pop	{r7}
 8000812:	4770      	bx	lr

08000814 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	b082      	sub	sp, #8
 8000818:	af00      	add	r7, sp, #0
 800081a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800081c:	6878      	ldr	r0, [r7, #4]
 800081e:	f7ff ff4f 	bl	80006c0 <__NVIC_SetPriorityGrouping>
}
 8000822:	bf00      	nop
 8000824:	3708      	adds	r7, #8
 8000826:	46bd      	mov	sp, r7
 8000828:	bd80      	pop	{r7, pc}

0800082a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800082a:	b580      	push	{r7, lr}
 800082c:	b086      	sub	sp, #24
 800082e:	af00      	add	r7, sp, #0
 8000830:	4603      	mov	r3, r0
 8000832:	60b9      	str	r1, [r7, #8]
 8000834:	607a      	str	r2, [r7, #4]
 8000836:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000838:	2300      	movs	r3, #0
 800083a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800083c:	f7ff ff64 	bl	8000708 <__NVIC_GetPriorityGrouping>
 8000840:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000842:	687a      	ldr	r2, [r7, #4]
 8000844:	68b9      	ldr	r1, [r7, #8]
 8000846:	6978      	ldr	r0, [r7, #20]
 8000848:	f7ff ffb2 	bl	80007b0 <NVIC_EncodePriority>
 800084c:	4602      	mov	r2, r0
 800084e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000852:	4611      	mov	r1, r2
 8000854:	4618      	mov	r0, r3
 8000856:	f7ff ff81 	bl	800075c <__NVIC_SetPriority>
}
 800085a:	bf00      	nop
 800085c:	3718      	adds	r7, #24
 800085e:	46bd      	mov	sp, r7
 8000860:	bd80      	pop	{r7, pc}

08000862 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000862:	b580      	push	{r7, lr}
 8000864:	b082      	sub	sp, #8
 8000866:	af00      	add	r7, sp, #0
 8000868:	4603      	mov	r3, r0
 800086a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800086c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000870:	4618      	mov	r0, r3
 8000872:	f7ff ff57 	bl	8000724 <__NVIC_EnableIRQ>
}
 8000876:	bf00      	nop
 8000878:	3708      	adds	r7, #8
 800087a:	46bd      	mov	sp, r7
 800087c:	bd80      	pop	{r7, pc}
	...

08000880 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000880:	b480      	push	{r7}
 8000882:	b08b      	sub	sp, #44	@ 0x2c
 8000884:	af00      	add	r7, sp, #0
 8000886:	6078      	str	r0, [r7, #4]
 8000888:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800088a:	2300      	movs	r3, #0
 800088c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800088e:	2300      	movs	r3, #0
 8000890:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000892:	e169      	b.n	8000b68 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000894:	2201      	movs	r2, #1
 8000896:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000898:	fa02 f303 	lsl.w	r3, r2, r3
 800089c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800089e:	683b      	ldr	r3, [r7, #0]
 80008a0:	681b      	ldr	r3, [r3, #0]
 80008a2:	69fa      	ldr	r2, [r7, #28]
 80008a4:	4013      	ands	r3, r2
 80008a6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80008a8:	69ba      	ldr	r2, [r7, #24]
 80008aa:	69fb      	ldr	r3, [r7, #28]
 80008ac:	429a      	cmp	r2, r3
 80008ae:	f040 8158 	bne.w	8000b62 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80008b2:	683b      	ldr	r3, [r7, #0]
 80008b4:	685b      	ldr	r3, [r3, #4]
 80008b6:	4a9a      	ldr	r2, [pc, #616]	@ (8000b20 <HAL_GPIO_Init+0x2a0>)
 80008b8:	4293      	cmp	r3, r2
 80008ba:	d05e      	beq.n	800097a <HAL_GPIO_Init+0xfa>
 80008bc:	4a98      	ldr	r2, [pc, #608]	@ (8000b20 <HAL_GPIO_Init+0x2a0>)
 80008be:	4293      	cmp	r3, r2
 80008c0:	d875      	bhi.n	80009ae <HAL_GPIO_Init+0x12e>
 80008c2:	4a98      	ldr	r2, [pc, #608]	@ (8000b24 <HAL_GPIO_Init+0x2a4>)
 80008c4:	4293      	cmp	r3, r2
 80008c6:	d058      	beq.n	800097a <HAL_GPIO_Init+0xfa>
 80008c8:	4a96      	ldr	r2, [pc, #600]	@ (8000b24 <HAL_GPIO_Init+0x2a4>)
 80008ca:	4293      	cmp	r3, r2
 80008cc:	d86f      	bhi.n	80009ae <HAL_GPIO_Init+0x12e>
 80008ce:	4a96      	ldr	r2, [pc, #600]	@ (8000b28 <HAL_GPIO_Init+0x2a8>)
 80008d0:	4293      	cmp	r3, r2
 80008d2:	d052      	beq.n	800097a <HAL_GPIO_Init+0xfa>
 80008d4:	4a94      	ldr	r2, [pc, #592]	@ (8000b28 <HAL_GPIO_Init+0x2a8>)
 80008d6:	4293      	cmp	r3, r2
 80008d8:	d869      	bhi.n	80009ae <HAL_GPIO_Init+0x12e>
 80008da:	4a94      	ldr	r2, [pc, #592]	@ (8000b2c <HAL_GPIO_Init+0x2ac>)
 80008dc:	4293      	cmp	r3, r2
 80008de:	d04c      	beq.n	800097a <HAL_GPIO_Init+0xfa>
 80008e0:	4a92      	ldr	r2, [pc, #584]	@ (8000b2c <HAL_GPIO_Init+0x2ac>)
 80008e2:	4293      	cmp	r3, r2
 80008e4:	d863      	bhi.n	80009ae <HAL_GPIO_Init+0x12e>
 80008e6:	4a92      	ldr	r2, [pc, #584]	@ (8000b30 <HAL_GPIO_Init+0x2b0>)
 80008e8:	4293      	cmp	r3, r2
 80008ea:	d046      	beq.n	800097a <HAL_GPIO_Init+0xfa>
 80008ec:	4a90      	ldr	r2, [pc, #576]	@ (8000b30 <HAL_GPIO_Init+0x2b0>)
 80008ee:	4293      	cmp	r3, r2
 80008f0:	d85d      	bhi.n	80009ae <HAL_GPIO_Init+0x12e>
 80008f2:	2b12      	cmp	r3, #18
 80008f4:	d82a      	bhi.n	800094c <HAL_GPIO_Init+0xcc>
 80008f6:	2b12      	cmp	r3, #18
 80008f8:	d859      	bhi.n	80009ae <HAL_GPIO_Init+0x12e>
 80008fa:	a201      	add	r2, pc, #4	@ (adr r2, 8000900 <HAL_GPIO_Init+0x80>)
 80008fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000900:	0800097b 	.word	0x0800097b
 8000904:	08000955 	.word	0x08000955
 8000908:	08000967 	.word	0x08000967
 800090c:	080009a9 	.word	0x080009a9
 8000910:	080009af 	.word	0x080009af
 8000914:	080009af 	.word	0x080009af
 8000918:	080009af 	.word	0x080009af
 800091c:	080009af 	.word	0x080009af
 8000920:	080009af 	.word	0x080009af
 8000924:	080009af 	.word	0x080009af
 8000928:	080009af 	.word	0x080009af
 800092c:	080009af 	.word	0x080009af
 8000930:	080009af 	.word	0x080009af
 8000934:	080009af 	.word	0x080009af
 8000938:	080009af 	.word	0x080009af
 800093c:	080009af 	.word	0x080009af
 8000940:	080009af 	.word	0x080009af
 8000944:	0800095d 	.word	0x0800095d
 8000948:	08000971 	.word	0x08000971
 800094c:	4a79      	ldr	r2, [pc, #484]	@ (8000b34 <HAL_GPIO_Init+0x2b4>)
 800094e:	4293      	cmp	r3, r2
 8000950:	d013      	beq.n	800097a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000952:	e02c      	b.n	80009ae <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000954:	683b      	ldr	r3, [r7, #0]
 8000956:	68db      	ldr	r3, [r3, #12]
 8000958:	623b      	str	r3, [r7, #32]
          break;
 800095a:	e029      	b.n	80009b0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800095c:	683b      	ldr	r3, [r7, #0]
 800095e:	68db      	ldr	r3, [r3, #12]
 8000960:	3304      	adds	r3, #4
 8000962:	623b      	str	r3, [r7, #32]
          break;
 8000964:	e024      	b.n	80009b0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000966:	683b      	ldr	r3, [r7, #0]
 8000968:	68db      	ldr	r3, [r3, #12]
 800096a:	3308      	adds	r3, #8
 800096c:	623b      	str	r3, [r7, #32]
          break;
 800096e:	e01f      	b.n	80009b0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000970:	683b      	ldr	r3, [r7, #0]
 8000972:	68db      	ldr	r3, [r3, #12]
 8000974:	330c      	adds	r3, #12
 8000976:	623b      	str	r3, [r7, #32]
          break;
 8000978:	e01a      	b.n	80009b0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800097a:	683b      	ldr	r3, [r7, #0]
 800097c:	689b      	ldr	r3, [r3, #8]
 800097e:	2b00      	cmp	r3, #0
 8000980:	d102      	bne.n	8000988 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000982:	2304      	movs	r3, #4
 8000984:	623b      	str	r3, [r7, #32]
          break;
 8000986:	e013      	b.n	80009b0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000988:	683b      	ldr	r3, [r7, #0]
 800098a:	689b      	ldr	r3, [r3, #8]
 800098c:	2b01      	cmp	r3, #1
 800098e:	d105      	bne.n	800099c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000990:	2308      	movs	r3, #8
 8000992:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	69fa      	ldr	r2, [r7, #28]
 8000998:	611a      	str	r2, [r3, #16]
          break;
 800099a:	e009      	b.n	80009b0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800099c:	2308      	movs	r3, #8
 800099e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	69fa      	ldr	r2, [r7, #28]
 80009a4:	615a      	str	r2, [r3, #20]
          break;
 80009a6:	e003      	b.n	80009b0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80009a8:	2300      	movs	r3, #0
 80009aa:	623b      	str	r3, [r7, #32]
          break;
 80009ac:	e000      	b.n	80009b0 <HAL_GPIO_Init+0x130>
          break;
 80009ae:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80009b0:	69bb      	ldr	r3, [r7, #24]
 80009b2:	2bff      	cmp	r3, #255	@ 0xff
 80009b4:	d801      	bhi.n	80009ba <HAL_GPIO_Init+0x13a>
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	e001      	b.n	80009be <HAL_GPIO_Init+0x13e>
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	3304      	adds	r3, #4
 80009be:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80009c0:	69bb      	ldr	r3, [r7, #24]
 80009c2:	2bff      	cmp	r3, #255	@ 0xff
 80009c4:	d802      	bhi.n	80009cc <HAL_GPIO_Init+0x14c>
 80009c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80009c8:	009b      	lsls	r3, r3, #2
 80009ca:	e002      	b.n	80009d2 <HAL_GPIO_Init+0x152>
 80009cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80009ce:	3b08      	subs	r3, #8
 80009d0:	009b      	lsls	r3, r3, #2
 80009d2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80009d4:	697b      	ldr	r3, [r7, #20]
 80009d6:	681a      	ldr	r2, [r3, #0]
 80009d8:	210f      	movs	r1, #15
 80009da:	693b      	ldr	r3, [r7, #16]
 80009dc:	fa01 f303 	lsl.w	r3, r1, r3
 80009e0:	43db      	mvns	r3, r3
 80009e2:	401a      	ands	r2, r3
 80009e4:	6a39      	ldr	r1, [r7, #32]
 80009e6:	693b      	ldr	r3, [r7, #16]
 80009e8:	fa01 f303 	lsl.w	r3, r1, r3
 80009ec:	431a      	orrs	r2, r3
 80009ee:	697b      	ldr	r3, [r7, #20]
 80009f0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80009f2:	683b      	ldr	r3, [r7, #0]
 80009f4:	685b      	ldr	r3, [r3, #4]
 80009f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	f000 80b1 	beq.w	8000b62 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000a00:	4b4d      	ldr	r3, [pc, #308]	@ (8000b38 <HAL_GPIO_Init+0x2b8>)
 8000a02:	699b      	ldr	r3, [r3, #24]
 8000a04:	4a4c      	ldr	r2, [pc, #304]	@ (8000b38 <HAL_GPIO_Init+0x2b8>)
 8000a06:	f043 0301 	orr.w	r3, r3, #1
 8000a0a:	6193      	str	r3, [r2, #24]
 8000a0c:	4b4a      	ldr	r3, [pc, #296]	@ (8000b38 <HAL_GPIO_Init+0x2b8>)
 8000a0e:	699b      	ldr	r3, [r3, #24]
 8000a10:	f003 0301 	and.w	r3, r3, #1
 8000a14:	60bb      	str	r3, [r7, #8]
 8000a16:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000a18:	4a48      	ldr	r2, [pc, #288]	@ (8000b3c <HAL_GPIO_Init+0x2bc>)
 8000a1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a1c:	089b      	lsrs	r3, r3, #2
 8000a1e:	3302      	adds	r3, #2
 8000a20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a24:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000a26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a28:	f003 0303 	and.w	r3, r3, #3
 8000a2c:	009b      	lsls	r3, r3, #2
 8000a2e:	220f      	movs	r2, #15
 8000a30:	fa02 f303 	lsl.w	r3, r2, r3
 8000a34:	43db      	mvns	r3, r3
 8000a36:	68fa      	ldr	r2, [r7, #12]
 8000a38:	4013      	ands	r3, r2
 8000a3a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	4a40      	ldr	r2, [pc, #256]	@ (8000b40 <HAL_GPIO_Init+0x2c0>)
 8000a40:	4293      	cmp	r3, r2
 8000a42:	d013      	beq.n	8000a6c <HAL_GPIO_Init+0x1ec>
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	4a3f      	ldr	r2, [pc, #252]	@ (8000b44 <HAL_GPIO_Init+0x2c4>)
 8000a48:	4293      	cmp	r3, r2
 8000a4a:	d00d      	beq.n	8000a68 <HAL_GPIO_Init+0x1e8>
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	4a3e      	ldr	r2, [pc, #248]	@ (8000b48 <HAL_GPIO_Init+0x2c8>)
 8000a50:	4293      	cmp	r3, r2
 8000a52:	d007      	beq.n	8000a64 <HAL_GPIO_Init+0x1e4>
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	4a3d      	ldr	r2, [pc, #244]	@ (8000b4c <HAL_GPIO_Init+0x2cc>)
 8000a58:	4293      	cmp	r3, r2
 8000a5a:	d101      	bne.n	8000a60 <HAL_GPIO_Init+0x1e0>
 8000a5c:	2303      	movs	r3, #3
 8000a5e:	e006      	b.n	8000a6e <HAL_GPIO_Init+0x1ee>
 8000a60:	2304      	movs	r3, #4
 8000a62:	e004      	b.n	8000a6e <HAL_GPIO_Init+0x1ee>
 8000a64:	2302      	movs	r3, #2
 8000a66:	e002      	b.n	8000a6e <HAL_GPIO_Init+0x1ee>
 8000a68:	2301      	movs	r3, #1
 8000a6a:	e000      	b.n	8000a6e <HAL_GPIO_Init+0x1ee>
 8000a6c:	2300      	movs	r3, #0
 8000a6e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000a70:	f002 0203 	and.w	r2, r2, #3
 8000a74:	0092      	lsls	r2, r2, #2
 8000a76:	4093      	lsls	r3, r2
 8000a78:	68fa      	ldr	r2, [r7, #12]
 8000a7a:	4313      	orrs	r3, r2
 8000a7c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000a7e:	492f      	ldr	r1, [pc, #188]	@ (8000b3c <HAL_GPIO_Init+0x2bc>)
 8000a80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a82:	089b      	lsrs	r3, r3, #2
 8000a84:	3302      	adds	r3, #2
 8000a86:	68fa      	ldr	r2, [r7, #12]
 8000a88:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000a8c:	683b      	ldr	r3, [r7, #0]
 8000a8e:	685b      	ldr	r3, [r3, #4]
 8000a90:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000a94:	2b00      	cmp	r3, #0
 8000a96:	d006      	beq.n	8000aa6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000a98:	4b2d      	ldr	r3, [pc, #180]	@ (8000b50 <HAL_GPIO_Init+0x2d0>)
 8000a9a:	689a      	ldr	r2, [r3, #8]
 8000a9c:	492c      	ldr	r1, [pc, #176]	@ (8000b50 <HAL_GPIO_Init+0x2d0>)
 8000a9e:	69bb      	ldr	r3, [r7, #24]
 8000aa0:	4313      	orrs	r3, r2
 8000aa2:	608b      	str	r3, [r1, #8]
 8000aa4:	e006      	b.n	8000ab4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000aa6:	4b2a      	ldr	r3, [pc, #168]	@ (8000b50 <HAL_GPIO_Init+0x2d0>)
 8000aa8:	689a      	ldr	r2, [r3, #8]
 8000aaa:	69bb      	ldr	r3, [r7, #24]
 8000aac:	43db      	mvns	r3, r3
 8000aae:	4928      	ldr	r1, [pc, #160]	@ (8000b50 <HAL_GPIO_Init+0x2d0>)
 8000ab0:	4013      	ands	r3, r2
 8000ab2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000ab4:	683b      	ldr	r3, [r7, #0]
 8000ab6:	685b      	ldr	r3, [r3, #4]
 8000ab8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000abc:	2b00      	cmp	r3, #0
 8000abe:	d006      	beq.n	8000ace <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000ac0:	4b23      	ldr	r3, [pc, #140]	@ (8000b50 <HAL_GPIO_Init+0x2d0>)
 8000ac2:	68da      	ldr	r2, [r3, #12]
 8000ac4:	4922      	ldr	r1, [pc, #136]	@ (8000b50 <HAL_GPIO_Init+0x2d0>)
 8000ac6:	69bb      	ldr	r3, [r7, #24]
 8000ac8:	4313      	orrs	r3, r2
 8000aca:	60cb      	str	r3, [r1, #12]
 8000acc:	e006      	b.n	8000adc <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000ace:	4b20      	ldr	r3, [pc, #128]	@ (8000b50 <HAL_GPIO_Init+0x2d0>)
 8000ad0:	68da      	ldr	r2, [r3, #12]
 8000ad2:	69bb      	ldr	r3, [r7, #24]
 8000ad4:	43db      	mvns	r3, r3
 8000ad6:	491e      	ldr	r1, [pc, #120]	@ (8000b50 <HAL_GPIO_Init+0x2d0>)
 8000ad8:	4013      	ands	r3, r2
 8000ada:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000adc:	683b      	ldr	r3, [r7, #0]
 8000ade:	685b      	ldr	r3, [r3, #4]
 8000ae0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	d006      	beq.n	8000af6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000ae8:	4b19      	ldr	r3, [pc, #100]	@ (8000b50 <HAL_GPIO_Init+0x2d0>)
 8000aea:	685a      	ldr	r2, [r3, #4]
 8000aec:	4918      	ldr	r1, [pc, #96]	@ (8000b50 <HAL_GPIO_Init+0x2d0>)
 8000aee:	69bb      	ldr	r3, [r7, #24]
 8000af0:	4313      	orrs	r3, r2
 8000af2:	604b      	str	r3, [r1, #4]
 8000af4:	e006      	b.n	8000b04 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000af6:	4b16      	ldr	r3, [pc, #88]	@ (8000b50 <HAL_GPIO_Init+0x2d0>)
 8000af8:	685a      	ldr	r2, [r3, #4]
 8000afa:	69bb      	ldr	r3, [r7, #24]
 8000afc:	43db      	mvns	r3, r3
 8000afe:	4914      	ldr	r1, [pc, #80]	@ (8000b50 <HAL_GPIO_Init+0x2d0>)
 8000b00:	4013      	ands	r3, r2
 8000b02:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000b04:	683b      	ldr	r3, [r7, #0]
 8000b06:	685b      	ldr	r3, [r3, #4]
 8000b08:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	d021      	beq.n	8000b54 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000b10:	4b0f      	ldr	r3, [pc, #60]	@ (8000b50 <HAL_GPIO_Init+0x2d0>)
 8000b12:	681a      	ldr	r2, [r3, #0]
 8000b14:	490e      	ldr	r1, [pc, #56]	@ (8000b50 <HAL_GPIO_Init+0x2d0>)
 8000b16:	69bb      	ldr	r3, [r7, #24]
 8000b18:	4313      	orrs	r3, r2
 8000b1a:	600b      	str	r3, [r1, #0]
 8000b1c:	e021      	b.n	8000b62 <HAL_GPIO_Init+0x2e2>
 8000b1e:	bf00      	nop
 8000b20:	10320000 	.word	0x10320000
 8000b24:	10310000 	.word	0x10310000
 8000b28:	10220000 	.word	0x10220000
 8000b2c:	10210000 	.word	0x10210000
 8000b30:	10120000 	.word	0x10120000
 8000b34:	10110000 	.word	0x10110000
 8000b38:	40021000 	.word	0x40021000
 8000b3c:	40010000 	.word	0x40010000
 8000b40:	40010800 	.word	0x40010800
 8000b44:	40010c00 	.word	0x40010c00
 8000b48:	40011000 	.word	0x40011000
 8000b4c:	40011400 	.word	0x40011400
 8000b50:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000b54:	4b0b      	ldr	r3, [pc, #44]	@ (8000b84 <HAL_GPIO_Init+0x304>)
 8000b56:	681a      	ldr	r2, [r3, #0]
 8000b58:	69bb      	ldr	r3, [r7, #24]
 8000b5a:	43db      	mvns	r3, r3
 8000b5c:	4909      	ldr	r1, [pc, #36]	@ (8000b84 <HAL_GPIO_Init+0x304>)
 8000b5e:	4013      	ands	r3, r2
 8000b60:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000b62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b64:	3301      	adds	r3, #1
 8000b66:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b68:	683b      	ldr	r3, [r7, #0]
 8000b6a:	681a      	ldr	r2, [r3, #0]
 8000b6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b6e:	fa22 f303 	lsr.w	r3, r2, r3
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	f47f ae8e 	bne.w	8000894 <HAL_GPIO_Init+0x14>
  }
}
 8000b78:	bf00      	nop
 8000b7a:	bf00      	nop
 8000b7c:	372c      	adds	r7, #44	@ 0x2c
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	bc80      	pop	{r7}
 8000b82:	4770      	bx	lr
 8000b84:	40010400 	.word	0x40010400

08000b88 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000b88:	b480      	push	{r7}
 8000b8a:	b083      	sub	sp, #12
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	6078      	str	r0, [r7, #4]
 8000b90:	460b      	mov	r3, r1
 8000b92:	807b      	strh	r3, [r7, #2]
 8000b94:	4613      	mov	r3, r2
 8000b96:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000b98:	787b      	ldrb	r3, [r7, #1]
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	d003      	beq.n	8000ba6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000b9e:	887a      	ldrh	r2, [r7, #2]
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000ba4:	e003      	b.n	8000bae <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000ba6:	887b      	ldrh	r3, [r7, #2]
 8000ba8:	041a      	lsls	r2, r3, #16
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	611a      	str	r2, [r3, #16]
}
 8000bae:	bf00      	nop
 8000bb0:	370c      	adds	r7, #12
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	bc80      	pop	{r7}
 8000bb6:	4770      	bx	lr

08000bb8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	b086      	sub	sp, #24
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	d101      	bne.n	8000bca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000bc6:	2301      	movs	r3, #1
 8000bc8:	e272      	b.n	80010b0 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	681b      	ldr	r3, [r3, #0]
 8000bce:	f003 0301 	and.w	r3, r3, #1
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	f000 8087 	beq.w	8000ce6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000bd8:	4b92      	ldr	r3, [pc, #584]	@ (8000e24 <HAL_RCC_OscConfig+0x26c>)
 8000bda:	685b      	ldr	r3, [r3, #4]
 8000bdc:	f003 030c 	and.w	r3, r3, #12
 8000be0:	2b04      	cmp	r3, #4
 8000be2:	d00c      	beq.n	8000bfe <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000be4:	4b8f      	ldr	r3, [pc, #572]	@ (8000e24 <HAL_RCC_OscConfig+0x26c>)
 8000be6:	685b      	ldr	r3, [r3, #4]
 8000be8:	f003 030c 	and.w	r3, r3, #12
 8000bec:	2b08      	cmp	r3, #8
 8000bee:	d112      	bne.n	8000c16 <HAL_RCC_OscConfig+0x5e>
 8000bf0:	4b8c      	ldr	r3, [pc, #560]	@ (8000e24 <HAL_RCC_OscConfig+0x26c>)
 8000bf2:	685b      	ldr	r3, [r3, #4]
 8000bf4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000bf8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000bfc:	d10b      	bne.n	8000c16 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000bfe:	4b89      	ldr	r3, [pc, #548]	@ (8000e24 <HAL_RCC_OscConfig+0x26c>)
 8000c00:	681b      	ldr	r3, [r3, #0]
 8000c02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	d06c      	beq.n	8000ce4 <HAL_RCC_OscConfig+0x12c>
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	685b      	ldr	r3, [r3, #4]
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	d168      	bne.n	8000ce4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000c12:	2301      	movs	r3, #1
 8000c14:	e24c      	b.n	80010b0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	685b      	ldr	r3, [r3, #4]
 8000c1a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000c1e:	d106      	bne.n	8000c2e <HAL_RCC_OscConfig+0x76>
 8000c20:	4b80      	ldr	r3, [pc, #512]	@ (8000e24 <HAL_RCC_OscConfig+0x26c>)
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	4a7f      	ldr	r2, [pc, #508]	@ (8000e24 <HAL_RCC_OscConfig+0x26c>)
 8000c26:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000c2a:	6013      	str	r3, [r2, #0]
 8000c2c:	e02e      	b.n	8000c8c <HAL_RCC_OscConfig+0xd4>
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	685b      	ldr	r3, [r3, #4]
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d10c      	bne.n	8000c50 <HAL_RCC_OscConfig+0x98>
 8000c36:	4b7b      	ldr	r3, [pc, #492]	@ (8000e24 <HAL_RCC_OscConfig+0x26c>)
 8000c38:	681b      	ldr	r3, [r3, #0]
 8000c3a:	4a7a      	ldr	r2, [pc, #488]	@ (8000e24 <HAL_RCC_OscConfig+0x26c>)
 8000c3c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000c40:	6013      	str	r3, [r2, #0]
 8000c42:	4b78      	ldr	r3, [pc, #480]	@ (8000e24 <HAL_RCC_OscConfig+0x26c>)
 8000c44:	681b      	ldr	r3, [r3, #0]
 8000c46:	4a77      	ldr	r2, [pc, #476]	@ (8000e24 <HAL_RCC_OscConfig+0x26c>)
 8000c48:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000c4c:	6013      	str	r3, [r2, #0]
 8000c4e:	e01d      	b.n	8000c8c <HAL_RCC_OscConfig+0xd4>
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	685b      	ldr	r3, [r3, #4]
 8000c54:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000c58:	d10c      	bne.n	8000c74 <HAL_RCC_OscConfig+0xbc>
 8000c5a:	4b72      	ldr	r3, [pc, #456]	@ (8000e24 <HAL_RCC_OscConfig+0x26c>)
 8000c5c:	681b      	ldr	r3, [r3, #0]
 8000c5e:	4a71      	ldr	r2, [pc, #452]	@ (8000e24 <HAL_RCC_OscConfig+0x26c>)
 8000c60:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000c64:	6013      	str	r3, [r2, #0]
 8000c66:	4b6f      	ldr	r3, [pc, #444]	@ (8000e24 <HAL_RCC_OscConfig+0x26c>)
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	4a6e      	ldr	r2, [pc, #440]	@ (8000e24 <HAL_RCC_OscConfig+0x26c>)
 8000c6c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000c70:	6013      	str	r3, [r2, #0]
 8000c72:	e00b      	b.n	8000c8c <HAL_RCC_OscConfig+0xd4>
 8000c74:	4b6b      	ldr	r3, [pc, #428]	@ (8000e24 <HAL_RCC_OscConfig+0x26c>)
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	4a6a      	ldr	r2, [pc, #424]	@ (8000e24 <HAL_RCC_OscConfig+0x26c>)
 8000c7a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000c7e:	6013      	str	r3, [r2, #0]
 8000c80:	4b68      	ldr	r3, [pc, #416]	@ (8000e24 <HAL_RCC_OscConfig+0x26c>)
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	4a67      	ldr	r2, [pc, #412]	@ (8000e24 <HAL_RCC_OscConfig+0x26c>)
 8000c86:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000c8a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	685b      	ldr	r3, [r3, #4]
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	d013      	beq.n	8000cbc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c94:	f7ff fd0a 	bl	80006ac <HAL_GetTick>
 8000c98:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000c9a:	e008      	b.n	8000cae <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000c9c:	f7ff fd06 	bl	80006ac <HAL_GetTick>
 8000ca0:	4602      	mov	r2, r0
 8000ca2:	693b      	ldr	r3, [r7, #16]
 8000ca4:	1ad3      	subs	r3, r2, r3
 8000ca6:	2b64      	cmp	r3, #100	@ 0x64
 8000ca8:	d901      	bls.n	8000cae <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000caa:	2303      	movs	r3, #3
 8000cac:	e200      	b.n	80010b0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000cae:	4b5d      	ldr	r3, [pc, #372]	@ (8000e24 <HAL_RCC_OscConfig+0x26c>)
 8000cb0:	681b      	ldr	r3, [r3, #0]
 8000cb2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	d0f0      	beq.n	8000c9c <HAL_RCC_OscConfig+0xe4>
 8000cba:	e014      	b.n	8000ce6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000cbc:	f7ff fcf6 	bl	80006ac <HAL_GetTick>
 8000cc0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000cc2:	e008      	b.n	8000cd6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000cc4:	f7ff fcf2 	bl	80006ac <HAL_GetTick>
 8000cc8:	4602      	mov	r2, r0
 8000cca:	693b      	ldr	r3, [r7, #16]
 8000ccc:	1ad3      	subs	r3, r2, r3
 8000cce:	2b64      	cmp	r3, #100	@ 0x64
 8000cd0:	d901      	bls.n	8000cd6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000cd2:	2303      	movs	r3, #3
 8000cd4:	e1ec      	b.n	80010b0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000cd6:	4b53      	ldr	r3, [pc, #332]	@ (8000e24 <HAL_RCC_OscConfig+0x26c>)
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d1f0      	bne.n	8000cc4 <HAL_RCC_OscConfig+0x10c>
 8000ce2:	e000      	b.n	8000ce6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000ce4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	f003 0302 	and.w	r3, r3, #2
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d063      	beq.n	8000dba <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000cf2:	4b4c      	ldr	r3, [pc, #304]	@ (8000e24 <HAL_RCC_OscConfig+0x26c>)
 8000cf4:	685b      	ldr	r3, [r3, #4]
 8000cf6:	f003 030c 	and.w	r3, r3, #12
 8000cfa:	2b00      	cmp	r3, #0
 8000cfc:	d00b      	beq.n	8000d16 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000cfe:	4b49      	ldr	r3, [pc, #292]	@ (8000e24 <HAL_RCC_OscConfig+0x26c>)
 8000d00:	685b      	ldr	r3, [r3, #4]
 8000d02:	f003 030c 	and.w	r3, r3, #12
 8000d06:	2b08      	cmp	r3, #8
 8000d08:	d11c      	bne.n	8000d44 <HAL_RCC_OscConfig+0x18c>
 8000d0a:	4b46      	ldr	r3, [pc, #280]	@ (8000e24 <HAL_RCC_OscConfig+0x26c>)
 8000d0c:	685b      	ldr	r3, [r3, #4]
 8000d0e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d116      	bne.n	8000d44 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000d16:	4b43      	ldr	r3, [pc, #268]	@ (8000e24 <HAL_RCC_OscConfig+0x26c>)
 8000d18:	681b      	ldr	r3, [r3, #0]
 8000d1a:	f003 0302 	and.w	r3, r3, #2
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d005      	beq.n	8000d2e <HAL_RCC_OscConfig+0x176>
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	691b      	ldr	r3, [r3, #16]
 8000d26:	2b01      	cmp	r3, #1
 8000d28:	d001      	beq.n	8000d2e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000d2a:	2301      	movs	r3, #1
 8000d2c:	e1c0      	b.n	80010b0 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d2e:	4b3d      	ldr	r3, [pc, #244]	@ (8000e24 <HAL_RCC_OscConfig+0x26c>)
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	695b      	ldr	r3, [r3, #20]
 8000d3a:	00db      	lsls	r3, r3, #3
 8000d3c:	4939      	ldr	r1, [pc, #228]	@ (8000e24 <HAL_RCC_OscConfig+0x26c>)
 8000d3e:	4313      	orrs	r3, r2
 8000d40:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000d42:	e03a      	b.n	8000dba <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	691b      	ldr	r3, [r3, #16]
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d020      	beq.n	8000d8e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000d4c:	4b36      	ldr	r3, [pc, #216]	@ (8000e28 <HAL_RCC_OscConfig+0x270>)
 8000d4e:	2201      	movs	r2, #1
 8000d50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d52:	f7ff fcab 	bl	80006ac <HAL_GetTick>
 8000d56:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d58:	e008      	b.n	8000d6c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000d5a:	f7ff fca7 	bl	80006ac <HAL_GetTick>
 8000d5e:	4602      	mov	r2, r0
 8000d60:	693b      	ldr	r3, [r7, #16]
 8000d62:	1ad3      	subs	r3, r2, r3
 8000d64:	2b02      	cmp	r3, #2
 8000d66:	d901      	bls.n	8000d6c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000d68:	2303      	movs	r3, #3
 8000d6a:	e1a1      	b.n	80010b0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d6c:	4b2d      	ldr	r3, [pc, #180]	@ (8000e24 <HAL_RCC_OscConfig+0x26c>)
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	f003 0302 	and.w	r3, r3, #2
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	d0f0      	beq.n	8000d5a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d78:	4b2a      	ldr	r3, [pc, #168]	@ (8000e24 <HAL_RCC_OscConfig+0x26c>)
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	695b      	ldr	r3, [r3, #20]
 8000d84:	00db      	lsls	r3, r3, #3
 8000d86:	4927      	ldr	r1, [pc, #156]	@ (8000e24 <HAL_RCC_OscConfig+0x26c>)
 8000d88:	4313      	orrs	r3, r2
 8000d8a:	600b      	str	r3, [r1, #0]
 8000d8c:	e015      	b.n	8000dba <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000d8e:	4b26      	ldr	r3, [pc, #152]	@ (8000e28 <HAL_RCC_OscConfig+0x270>)
 8000d90:	2200      	movs	r2, #0
 8000d92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d94:	f7ff fc8a 	bl	80006ac <HAL_GetTick>
 8000d98:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000d9a:	e008      	b.n	8000dae <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000d9c:	f7ff fc86 	bl	80006ac <HAL_GetTick>
 8000da0:	4602      	mov	r2, r0
 8000da2:	693b      	ldr	r3, [r7, #16]
 8000da4:	1ad3      	subs	r3, r2, r3
 8000da6:	2b02      	cmp	r3, #2
 8000da8:	d901      	bls.n	8000dae <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000daa:	2303      	movs	r3, #3
 8000dac:	e180      	b.n	80010b0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000dae:	4b1d      	ldr	r3, [pc, #116]	@ (8000e24 <HAL_RCC_OscConfig+0x26c>)
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	f003 0302 	and.w	r3, r3, #2
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	d1f0      	bne.n	8000d9c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	681b      	ldr	r3, [r3, #0]
 8000dbe:	f003 0308 	and.w	r3, r3, #8
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	d03a      	beq.n	8000e3c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	699b      	ldr	r3, [r3, #24]
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d019      	beq.n	8000e02 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000dce:	4b17      	ldr	r3, [pc, #92]	@ (8000e2c <HAL_RCC_OscConfig+0x274>)
 8000dd0:	2201      	movs	r2, #1
 8000dd2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000dd4:	f7ff fc6a 	bl	80006ac <HAL_GetTick>
 8000dd8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000dda:	e008      	b.n	8000dee <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000ddc:	f7ff fc66 	bl	80006ac <HAL_GetTick>
 8000de0:	4602      	mov	r2, r0
 8000de2:	693b      	ldr	r3, [r7, #16]
 8000de4:	1ad3      	subs	r3, r2, r3
 8000de6:	2b02      	cmp	r3, #2
 8000de8:	d901      	bls.n	8000dee <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000dea:	2303      	movs	r3, #3
 8000dec:	e160      	b.n	80010b0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000dee:	4b0d      	ldr	r3, [pc, #52]	@ (8000e24 <HAL_RCC_OscConfig+0x26c>)
 8000df0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000df2:	f003 0302 	and.w	r3, r3, #2
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d0f0      	beq.n	8000ddc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000dfa:	2001      	movs	r0, #1
 8000dfc:	f000 faea 	bl	80013d4 <RCC_Delay>
 8000e00:	e01c      	b.n	8000e3c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000e02:	4b0a      	ldr	r3, [pc, #40]	@ (8000e2c <HAL_RCC_OscConfig+0x274>)
 8000e04:	2200      	movs	r2, #0
 8000e06:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e08:	f7ff fc50 	bl	80006ac <HAL_GetTick>
 8000e0c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000e0e:	e00f      	b.n	8000e30 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000e10:	f7ff fc4c 	bl	80006ac <HAL_GetTick>
 8000e14:	4602      	mov	r2, r0
 8000e16:	693b      	ldr	r3, [r7, #16]
 8000e18:	1ad3      	subs	r3, r2, r3
 8000e1a:	2b02      	cmp	r3, #2
 8000e1c:	d908      	bls.n	8000e30 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000e1e:	2303      	movs	r3, #3
 8000e20:	e146      	b.n	80010b0 <HAL_RCC_OscConfig+0x4f8>
 8000e22:	bf00      	nop
 8000e24:	40021000 	.word	0x40021000
 8000e28:	42420000 	.word	0x42420000
 8000e2c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000e30:	4b92      	ldr	r3, [pc, #584]	@ (800107c <HAL_RCC_OscConfig+0x4c4>)
 8000e32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e34:	f003 0302 	and.w	r3, r3, #2
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d1e9      	bne.n	8000e10 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	f003 0304 	and.w	r3, r3, #4
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	f000 80a6 	beq.w	8000f96 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000e4e:	4b8b      	ldr	r3, [pc, #556]	@ (800107c <HAL_RCC_OscConfig+0x4c4>)
 8000e50:	69db      	ldr	r3, [r3, #28]
 8000e52:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d10d      	bne.n	8000e76 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000e5a:	4b88      	ldr	r3, [pc, #544]	@ (800107c <HAL_RCC_OscConfig+0x4c4>)
 8000e5c:	69db      	ldr	r3, [r3, #28]
 8000e5e:	4a87      	ldr	r2, [pc, #540]	@ (800107c <HAL_RCC_OscConfig+0x4c4>)
 8000e60:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000e64:	61d3      	str	r3, [r2, #28]
 8000e66:	4b85      	ldr	r3, [pc, #532]	@ (800107c <HAL_RCC_OscConfig+0x4c4>)
 8000e68:	69db      	ldr	r3, [r3, #28]
 8000e6a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e6e:	60bb      	str	r3, [r7, #8]
 8000e70:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000e72:	2301      	movs	r3, #1
 8000e74:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e76:	4b82      	ldr	r3, [pc, #520]	@ (8001080 <HAL_RCC_OscConfig+0x4c8>)
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d118      	bne.n	8000eb4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000e82:	4b7f      	ldr	r3, [pc, #508]	@ (8001080 <HAL_RCC_OscConfig+0x4c8>)
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	4a7e      	ldr	r2, [pc, #504]	@ (8001080 <HAL_RCC_OscConfig+0x4c8>)
 8000e88:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000e8c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000e8e:	f7ff fc0d 	bl	80006ac <HAL_GetTick>
 8000e92:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e94:	e008      	b.n	8000ea8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000e96:	f7ff fc09 	bl	80006ac <HAL_GetTick>
 8000e9a:	4602      	mov	r2, r0
 8000e9c:	693b      	ldr	r3, [r7, #16]
 8000e9e:	1ad3      	subs	r3, r2, r3
 8000ea0:	2b64      	cmp	r3, #100	@ 0x64
 8000ea2:	d901      	bls.n	8000ea8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000ea4:	2303      	movs	r3, #3
 8000ea6:	e103      	b.n	80010b0 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ea8:	4b75      	ldr	r3, [pc, #468]	@ (8001080 <HAL_RCC_OscConfig+0x4c8>)
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000eb0:	2b00      	cmp	r3, #0
 8000eb2:	d0f0      	beq.n	8000e96 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	68db      	ldr	r3, [r3, #12]
 8000eb8:	2b01      	cmp	r3, #1
 8000eba:	d106      	bne.n	8000eca <HAL_RCC_OscConfig+0x312>
 8000ebc:	4b6f      	ldr	r3, [pc, #444]	@ (800107c <HAL_RCC_OscConfig+0x4c4>)
 8000ebe:	6a1b      	ldr	r3, [r3, #32]
 8000ec0:	4a6e      	ldr	r2, [pc, #440]	@ (800107c <HAL_RCC_OscConfig+0x4c4>)
 8000ec2:	f043 0301 	orr.w	r3, r3, #1
 8000ec6:	6213      	str	r3, [r2, #32]
 8000ec8:	e02d      	b.n	8000f26 <HAL_RCC_OscConfig+0x36e>
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	68db      	ldr	r3, [r3, #12]
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d10c      	bne.n	8000eec <HAL_RCC_OscConfig+0x334>
 8000ed2:	4b6a      	ldr	r3, [pc, #424]	@ (800107c <HAL_RCC_OscConfig+0x4c4>)
 8000ed4:	6a1b      	ldr	r3, [r3, #32]
 8000ed6:	4a69      	ldr	r2, [pc, #420]	@ (800107c <HAL_RCC_OscConfig+0x4c4>)
 8000ed8:	f023 0301 	bic.w	r3, r3, #1
 8000edc:	6213      	str	r3, [r2, #32]
 8000ede:	4b67      	ldr	r3, [pc, #412]	@ (800107c <HAL_RCC_OscConfig+0x4c4>)
 8000ee0:	6a1b      	ldr	r3, [r3, #32]
 8000ee2:	4a66      	ldr	r2, [pc, #408]	@ (800107c <HAL_RCC_OscConfig+0x4c4>)
 8000ee4:	f023 0304 	bic.w	r3, r3, #4
 8000ee8:	6213      	str	r3, [r2, #32]
 8000eea:	e01c      	b.n	8000f26 <HAL_RCC_OscConfig+0x36e>
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	68db      	ldr	r3, [r3, #12]
 8000ef0:	2b05      	cmp	r3, #5
 8000ef2:	d10c      	bne.n	8000f0e <HAL_RCC_OscConfig+0x356>
 8000ef4:	4b61      	ldr	r3, [pc, #388]	@ (800107c <HAL_RCC_OscConfig+0x4c4>)
 8000ef6:	6a1b      	ldr	r3, [r3, #32]
 8000ef8:	4a60      	ldr	r2, [pc, #384]	@ (800107c <HAL_RCC_OscConfig+0x4c4>)
 8000efa:	f043 0304 	orr.w	r3, r3, #4
 8000efe:	6213      	str	r3, [r2, #32]
 8000f00:	4b5e      	ldr	r3, [pc, #376]	@ (800107c <HAL_RCC_OscConfig+0x4c4>)
 8000f02:	6a1b      	ldr	r3, [r3, #32]
 8000f04:	4a5d      	ldr	r2, [pc, #372]	@ (800107c <HAL_RCC_OscConfig+0x4c4>)
 8000f06:	f043 0301 	orr.w	r3, r3, #1
 8000f0a:	6213      	str	r3, [r2, #32]
 8000f0c:	e00b      	b.n	8000f26 <HAL_RCC_OscConfig+0x36e>
 8000f0e:	4b5b      	ldr	r3, [pc, #364]	@ (800107c <HAL_RCC_OscConfig+0x4c4>)
 8000f10:	6a1b      	ldr	r3, [r3, #32]
 8000f12:	4a5a      	ldr	r2, [pc, #360]	@ (800107c <HAL_RCC_OscConfig+0x4c4>)
 8000f14:	f023 0301 	bic.w	r3, r3, #1
 8000f18:	6213      	str	r3, [r2, #32]
 8000f1a:	4b58      	ldr	r3, [pc, #352]	@ (800107c <HAL_RCC_OscConfig+0x4c4>)
 8000f1c:	6a1b      	ldr	r3, [r3, #32]
 8000f1e:	4a57      	ldr	r2, [pc, #348]	@ (800107c <HAL_RCC_OscConfig+0x4c4>)
 8000f20:	f023 0304 	bic.w	r3, r3, #4
 8000f24:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	68db      	ldr	r3, [r3, #12]
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d015      	beq.n	8000f5a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f2e:	f7ff fbbd 	bl	80006ac <HAL_GetTick>
 8000f32:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000f34:	e00a      	b.n	8000f4c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000f36:	f7ff fbb9 	bl	80006ac <HAL_GetTick>
 8000f3a:	4602      	mov	r2, r0
 8000f3c:	693b      	ldr	r3, [r7, #16]
 8000f3e:	1ad3      	subs	r3, r2, r3
 8000f40:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000f44:	4293      	cmp	r3, r2
 8000f46:	d901      	bls.n	8000f4c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8000f48:	2303      	movs	r3, #3
 8000f4a:	e0b1      	b.n	80010b0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000f4c:	4b4b      	ldr	r3, [pc, #300]	@ (800107c <HAL_RCC_OscConfig+0x4c4>)
 8000f4e:	6a1b      	ldr	r3, [r3, #32]
 8000f50:	f003 0302 	and.w	r3, r3, #2
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d0ee      	beq.n	8000f36 <HAL_RCC_OscConfig+0x37e>
 8000f58:	e014      	b.n	8000f84 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f5a:	f7ff fba7 	bl	80006ac <HAL_GetTick>
 8000f5e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000f60:	e00a      	b.n	8000f78 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000f62:	f7ff fba3 	bl	80006ac <HAL_GetTick>
 8000f66:	4602      	mov	r2, r0
 8000f68:	693b      	ldr	r3, [r7, #16]
 8000f6a:	1ad3      	subs	r3, r2, r3
 8000f6c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000f70:	4293      	cmp	r3, r2
 8000f72:	d901      	bls.n	8000f78 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8000f74:	2303      	movs	r3, #3
 8000f76:	e09b      	b.n	80010b0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000f78:	4b40      	ldr	r3, [pc, #256]	@ (800107c <HAL_RCC_OscConfig+0x4c4>)
 8000f7a:	6a1b      	ldr	r3, [r3, #32]
 8000f7c:	f003 0302 	and.w	r3, r3, #2
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d1ee      	bne.n	8000f62 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8000f84:	7dfb      	ldrb	r3, [r7, #23]
 8000f86:	2b01      	cmp	r3, #1
 8000f88:	d105      	bne.n	8000f96 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000f8a:	4b3c      	ldr	r3, [pc, #240]	@ (800107c <HAL_RCC_OscConfig+0x4c4>)
 8000f8c:	69db      	ldr	r3, [r3, #28]
 8000f8e:	4a3b      	ldr	r2, [pc, #236]	@ (800107c <HAL_RCC_OscConfig+0x4c4>)
 8000f90:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8000f94:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	69db      	ldr	r3, [r3, #28]
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	f000 8087 	beq.w	80010ae <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000fa0:	4b36      	ldr	r3, [pc, #216]	@ (800107c <HAL_RCC_OscConfig+0x4c4>)
 8000fa2:	685b      	ldr	r3, [r3, #4]
 8000fa4:	f003 030c 	and.w	r3, r3, #12
 8000fa8:	2b08      	cmp	r3, #8
 8000faa:	d061      	beq.n	8001070 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	69db      	ldr	r3, [r3, #28]
 8000fb0:	2b02      	cmp	r3, #2
 8000fb2:	d146      	bne.n	8001042 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000fb4:	4b33      	ldr	r3, [pc, #204]	@ (8001084 <HAL_RCC_OscConfig+0x4cc>)
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fba:	f7ff fb77 	bl	80006ac <HAL_GetTick>
 8000fbe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000fc0:	e008      	b.n	8000fd4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000fc2:	f7ff fb73 	bl	80006ac <HAL_GetTick>
 8000fc6:	4602      	mov	r2, r0
 8000fc8:	693b      	ldr	r3, [r7, #16]
 8000fca:	1ad3      	subs	r3, r2, r3
 8000fcc:	2b02      	cmp	r3, #2
 8000fce:	d901      	bls.n	8000fd4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8000fd0:	2303      	movs	r3, #3
 8000fd2:	e06d      	b.n	80010b0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000fd4:	4b29      	ldr	r3, [pc, #164]	@ (800107c <HAL_RCC_OscConfig+0x4c4>)
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d1f0      	bne.n	8000fc2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	6a1b      	ldr	r3, [r3, #32]
 8000fe4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000fe8:	d108      	bne.n	8000ffc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000fea:	4b24      	ldr	r3, [pc, #144]	@ (800107c <HAL_RCC_OscConfig+0x4c4>)
 8000fec:	685b      	ldr	r3, [r3, #4]
 8000fee:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	689b      	ldr	r3, [r3, #8]
 8000ff6:	4921      	ldr	r1, [pc, #132]	@ (800107c <HAL_RCC_OscConfig+0x4c4>)
 8000ff8:	4313      	orrs	r3, r2
 8000ffa:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000ffc:	4b1f      	ldr	r3, [pc, #124]	@ (800107c <HAL_RCC_OscConfig+0x4c4>)
 8000ffe:	685b      	ldr	r3, [r3, #4]
 8001000:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	6a19      	ldr	r1, [r3, #32]
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800100c:	430b      	orrs	r3, r1
 800100e:	491b      	ldr	r1, [pc, #108]	@ (800107c <HAL_RCC_OscConfig+0x4c4>)
 8001010:	4313      	orrs	r3, r2
 8001012:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001014:	4b1b      	ldr	r3, [pc, #108]	@ (8001084 <HAL_RCC_OscConfig+0x4cc>)
 8001016:	2201      	movs	r2, #1
 8001018:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800101a:	f7ff fb47 	bl	80006ac <HAL_GetTick>
 800101e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001020:	e008      	b.n	8001034 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001022:	f7ff fb43 	bl	80006ac <HAL_GetTick>
 8001026:	4602      	mov	r2, r0
 8001028:	693b      	ldr	r3, [r7, #16]
 800102a:	1ad3      	subs	r3, r2, r3
 800102c:	2b02      	cmp	r3, #2
 800102e:	d901      	bls.n	8001034 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001030:	2303      	movs	r3, #3
 8001032:	e03d      	b.n	80010b0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001034:	4b11      	ldr	r3, [pc, #68]	@ (800107c <HAL_RCC_OscConfig+0x4c4>)
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800103c:	2b00      	cmp	r3, #0
 800103e:	d0f0      	beq.n	8001022 <HAL_RCC_OscConfig+0x46a>
 8001040:	e035      	b.n	80010ae <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001042:	4b10      	ldr	r3, [pc, #64]	@ (8001084 <HAL_RCC_OscConfig+0x4cc>)
 8001044:	2200      	movs	r2, #0
 8001046:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001048:	f7ff fb30 	bl	80006ac <HAL_GetTick>
 800104c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800104e:	e008      	b.n	8001062 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001050:	f7ff fb2c 	bl	80006ac <HAL_GetTick>
 8001054:	4602      	mov	r2, r0
 8001056:	693b      	ldr	r3, [r7, #16]
 8001058:	1ad3      	subs	r3, r2, r3
 800105a:	2b02      	cmp	r3, #2
 800105c:	d901      	bls.n	8001062 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800105e:	2303      	movs	r3, #3
 8001060:	e026      	b.n	80010b0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001062:	4b06      	ldr	r3, [pc, #24]	@ (800107c <HAL_RCC_OscConfig+0x4c4>)
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800106a:	2b00      	cmp	r3, #0
 800106c:	d1f0      	bne.n	8001050 <HAL_RCC_OscConfig+0x498>
 800106e:	e01e      	b.n	80010ae <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	69db      	ldr	r3, [r3, #28]
 8001074:	2b01      	cmp	r3, #1
 8001076:	d107      	bne.n	8001088 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001078:	2301      	movs	r3, #1
 800107a:	e019      	b.n	80010b0 <HAL_RCC_OscConfig+0x4f8>
 800107c:	40021000 	.word	0x40021000
 8001080:	40007000 	.word	0x40007000
 8001084:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001088:	4b0b      	ldr	r3, [pc, #44]	@ (80010b8 <HAL_RCC_OscConfig+0x500>)
 800108a:	685b      	ldr	r3, [r3, #4]
 800108c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800108e:	68fb      	ldr	r3, [r7, #12]
 8001090:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	6a1b      	ldr	r3, [r3, #32]
 8001098:	429a      	cmp	r2, r3
 800109a:	d106      	bne.n	80010aa <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800109c:	68fb      	ldr	r3, [r7, #12]
 800109e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80010a6:	429a      	cmp	r2, r3
 80010a8:	d001      	beq.n	80010ae <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80010aa:	2301      	movs	r3, #1
 80010ac:	e000      	b.n	80010b0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80010ae:	2300      	movs	r3, #0
}
 80010b0:	4618      	mov	r0, r3
 80010b2:	3718      	adds	r7, #24
 80010b4:	46bd      	mov	sp, r7
 80010b6:	bd80      	pop	{r7, pc}
 80010b8:	40021000 	.word	0x40021000

080010bc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b084      	sub	sp, #16
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]
 80010c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d101      	bne.n	80010d0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80010cc:	2301      	movs	r3, #1
 80010ce:	e0d0      	b.n	8001272 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80010d0:	4b6a      	ldr	r3, [pc, #424]	@ (800127c <HAL_RCC_ClockConfig+0x1c0>)
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	f003 0307 	and.w	r3, r3, #7
 80010d8:	683a      	ldr	r2, [r7, #0]
 80010da:	429a      	cmp	r2, r3
 80010dc:	d910      	bls.n	8001100 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80010de:	4b67      	ldr	r3, [pc, #412]	@ (800127c <HAL_RCC_ClockConfig+0x1c0>)
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	f023 0207 	bic.w	r2, r3, #7
 80010e6:	4965      	ldr	r1, [pc, #404]	@ (800127c <HAL_RCC_ClockConfig+0x1c0>)
 80010e8:	683b      	ldr	r3, [r7, #0]
 80010ea:	4313      	orrs	r3, r2
 80010ec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80010ee:	4b63      	ldr	r3, [pc, #396]	@ (800127c <HAL_RCC_ClockConfig+0x1c0>)
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	f003 0307 	and.w	r3, r3, #7
 80010f6:	683a      	ldr	r2, [r7, #0]
 80010f8:	429a      	cmp	r2, r3
 80010fa:	d001      	beq.n	8001100 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80010fc:	2301      	movs	r3, #1
 80010fe:	e0b8      	b.n	8001272 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	f003 0302 	and.w	r3, r3, #2
 8001108:	2b00      	cmp	r3, #0
 800110a:	d020      	beq.n	800114e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	f003 0304 	and.w	r3, r3, #4
 8001114:	2b00      	cmp	r3, #0
 8001116:	d005      	beq.n	8001124 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001118:	4b59      	ldr	r3, [pc, #356]	@ (8001280 <HAL_RCC_ClockConfig+0x1c4>)
 800111a:	685b      	ldr	r3, [r3, #4]
 800111c:	4a58      	ldr	r2, [pc, #352]	@ (8001280 <HAL_RCC_ClockConfig+0x1c4>)
 800111e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001122:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	f003 0308 	and.w	r3, r3, #8
 800112c:	2b00      	cmp	r3, #0
 800112e:	d005      	beq.n	800113c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001130:	4b53      	ldr	r3, [pc, #332]	@ (8001280 <HAL_RCC_ClockConfig+0x1c4>)
 8001132:	685b      	ldr	r3, [r3, #4]
 8001134:	4a52      	ldr	r2, [pc, #328]	@ (8001280 <HAL_RCC_ClockConfig+0x1c4>)
 8001136:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800113a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800113c:	4b50      	ldr	r3, [pc, #320]	@ (8001280 <HAL_RCC_ClockConfig+0x1c4>)
 800113e:	685b      	ldr	r3, [r3, #4]
 8001140:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	689b      	ldr	r3, [r3, #8]
 8001148:	494d      	ldr	r1, [pc, #308]	@ (8001280 <HAL_RCC_ClockConfig+0x1c4>)
 800114a:	4313      	orrs	r3, r2
 800114c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	f003 0301 	and.w	r3, r3, #1
 8001156:	2b00      	cmp	r3, #0
 8001158:	d040      	beq.n	80011dc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	685b      	ldr	r3, [r3, #4]
 800115e:	2b01      	cmp	r3, #1
 8001160:	d107      	bne.n	8001172 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001162:	4b47      	ldr	r3, [pc, #284]	@ (8001280 <HAL_RCC_ClockConfig+0x1c4>)
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800116a:	2b00      	cmp	r3, #0
 800116c:	d115      	bne.n	800119a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800116e:	2301      	movs	r3, #1
 8001170:	e07f      	b.n	8001272 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	685b      	ldr	r3, [r3, #4]
 8001176:	2b02      	cmp	r3, #2
 8001178:	d107      	bne.n	800118a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800117a:	4b41      	ldr	r3, [pc, #260]	@ (8001280 <HAL_RCC_ClockConfig+0x1c4>)
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001182:	2b00      	cmp	r3, #0
 8001184:	d109      	bne.n	800119a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001186:	2301      	movs	r3, #1
 8001188:	e073      	b.n	8001272 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800118a:	4b3d      	ldr	r3, [pc, #244]	@ (8001280 <HAL_RCC_ClockConfig+0x1c4>)
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	f003 0302 	and.w	r3, r3, #2
 8001192:	2b00      	cmp	r3, #0
 8001194:	d101      	bne.n	800119a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001196:	2301      	movs	r3, #1
 8001198:	e06b      	b.n	8001272 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800119a:	4b39      	ldr	r3, [pc, #228]	@ (8001280 <HAL_RCC_ClockConfig+0x1c4>)
 800119c:	685b      	ldr	r3, [r3, #4]
 800119e:	f023 0203 	bic.w	r2, r3, #3
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	685b      	ldr	r3, [r3, #4]
 80011a6:	4936      	ldr	r1, [pc, #216]	@ (8001280 <HAL_RCC_ClockConfig+0x1c4>)
 80011a8:	4313      	orrs	r3, r2
 80011aa:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80011ac:	f7ff fa7e 	bl	80006ac <HAL_GetTick>
 80011b0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80011b2:	e00a      	b.n	80011ca <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80011b4:	f7ff fa7a 	bl	80006ac <HAL_GetTick>
 80011b8:	4602      	mov	r2, r0
 80011ba:	68fb      	ldr	r3, [r7, #12]
 80011bc:	1ad3      	subs	r3, r2, r3
 80011be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80011c2:	4293      	cmp	r3, r2
 80011c4:	d901      	bls.n	80011ca <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80011c6:	2303      	movs	r3, #3
 80011c8:	e053      	b.n	8001272 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80011ca:	4b2d      	ldr	r3, [pc, #180]	@ (8001280 <HAL_RCC_ClockConfig+0x1c4>)
 80011cc:	685b      	ldr	r3, [r3, #4]
 80011ce:	f003 020c 	and.w	r2, r3, #12
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	685b      	ldr	r3, [r3, #4]
 80011d6:	009b      	lsls	r3, r3, #2
 80011d8:	429a      	cmp	r2, r3
 80011da:	d1eb      	bne.n	80011b4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80011dc:	4b27      	ldr	r3, [pc, #156]	@ (800127c <HAL_RCC_ClockConfig+0x1c0>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	f003 0307 	and.w	r3, r3, #7
 80011e4:	683a      	ldr	r2, [r7, #0]
 80011e6:	429a      	cmp	r2, r3
 80011e8:	d210      	bcs.n	800120c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80011ea:	4b24      	ldr	r3, [pc, #144]	@ (800127c <HAL_RCC_ClockConfig+0x1c0>)
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	f023 0207 	bic.w	r2, r3, #7
 80011f2:	4922      	ldr	r1, [pc, #136]	@ (800127c <HAL_RCC_ClockConfig+0x1c0>)
 80011f4:	683b      	ldr	r3, [r7, #0]
 80011f6:	4313      	orrs	r3, r2
 80011f8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80011fa:	4b20      	ldr	r3, [pc, #128]	@ (800127c <HAL_RCC_ClockConfig+0x1c0>)
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	f003 0307 	and.w	r3, r3, #7
 8001202:	683a      	ldr	r2, [r7, #0]
 8001204:	429a      	cmp	r2, r3
 8001206:	d001      	beq.n	800120c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001208:	2301      	movs	r3, #1
 800120a:	e032      	b.n	8001272 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	f003 0304 	and.w	r3, r3, #4
 8001214:	2b00      	cmp	r3, #0
 8001216:	d008      	beq.n	800122a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001218:	4b19      	ldr	r3, [pc, #100]	@ (8001280 <HAL_RCC_ClockConfig+0x1c4>)
 800121a:	685b      	ldr	r3, [r3, #4]
 800121c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	68db      	ldr	r3, [r3, #12]
 8001224:	4916      	ldr	r1, [pc, #88]	@ (8001280 <HAL_RCC_ClockConfig+0x1c4>)
 8001226:	4313      	orrs	r3, r2
 8001228:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	f003 0308 	and.w	r3, r3, #8
 8001232:	2b00      	cmp	r3, #0
 8001234:	d009      	beq.n	800124a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001236:	4b12      	ldr	r3, [pc, #72]	@ (8001280 <HAL_RCC_ClockConfig+0x1c4>)
 8001238:	685b      	ldr	r3, [r3, #4]
 800123a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	691b      	ldr	r3, [r3, #16]
 8001242:	00db      	lsls	r3, r3, #3
 8001244:	490e      	ldr	r1, [pc, #56]	@ (8001280 <HAL_RCC_ClockConfig+0x1c4>)
 8001246:	4313      	orrs	r3, r2
 8001248:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800124a:	f000 f821 	bl	8001290 <HAL_RCC_GetSysClockFreq>
 800124e:	4602      	mov	r2, r0
 8001250:	4b0b      	ldr	r3, [pc, #44]	@ (8001280 <HAL_RCC_ClockConfig+0x1c4>)
 8001252:	685b      	ldr	r3, [r3, #4]
 8001254:	091b      	lsrs	r3, r3, #4
 8001256:	f003 030f 	and.w	r3, r3, #15
 800125a:	490a      	ldr	r1, [pc, #40]	@ (8001284 <HAL_RCC_ClockConfig+0x1c8>)
 800125c:	5ccb      	ldrb	r3, [r1, r3]
 800125e:	fa22 f303 	lsr.w	r3, r2, r3
 8001262:	4a09      	ldr	r2, [pc, #36]	@ (8001288 <HAL_RCC_ClockConfig+0x1cc>)
 8001264:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001266:	4b09      	ldr	r3, [pc, #36]	@ (800128c <HAL_RCC_ClockConfig+0x1d0>)
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	4618      	mov	r0, r3
 800126c:	f7ff f928 	bl	80004c0 <HAL_InitTick>

  return HAL_OK;
 8001270:	2300      	movs	r3, #0
}
 8001272:	4618      	mov	r0, r3
 8001274:	3710      	adds	r7, #16
 8001276:	46bd      	mov	sp, r7
 8001278:	bd80      	pop	{r7, pc}
 800127a:	bf00      	nop
 800127c:	40022000 	.word	0x40022000
 8001280:	40021000 	.word	0x40021000
 8001284:	080045a4 	.word	0x080045a4
 8001288:	20000000 	.word	0x20000000
 800128c:	20000004 	.word	0x20000004

08001290 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001290:	b480      	push	{r7}
 8001292:	b087      	sub	sp, #28
 8001294:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001296:	2300      	movs	r3, #0
 8001298:	60fb      	str	r3, [r7, #12]
 800129a:	2300      	movs	r3, #0
 800129c:	60bb      	str	r3, [r7, #8]
 800129e:	2300      	movs	r3, #0
 80012a0:	617b      	str	r3, [r7, #20]
 80012a2:	2300      	movs	r3, #0
 80012a4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80012a6:	2300      	movs	r3, #0
 80012a8:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80012aa:	4b1e      	ldr	r3, [pc, #120]	@ (8001324 <HAL_RCC_GetSysClockFreq+0x94>)
 80012ac:	685b      	ldr	r3, [r3, #4]
 80012ae:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	f003 030c 	and.w	r3, r3, #12
 80012b6:	2b04      	cmp	r3, #4
 80012b8:	d002      	beq.n	80012c0 <HAL_RCC_GetSysClockFreq+0x30>
 80012ba:	2b08      	cmp	r3, #8
 80012bc:	d003      	beq.n	80012c6 <HAL_RCC_GetSysClockFreq+0x36>
 80012be:	e027      	b.n	8001310 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80012c0:	4b19      	ldr	r3, [pc, #100]	@ (8001328 <HAL_RCC_GetSysClockFreq+0x98>)
 80012c2:	613b      	str	r3, [r7, #16]
      break;
 80012c4:	e027      	b.n	8001316 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80012c6:	68fb      	ldr	r3, [r7, #12]
 80012c8:	0c9b      	lsrs	r3, r3, #18
 80012ca:	f003 030f 	and.w	r3, r3, #15
 80012ce:	4a17      	ldr	r2, [pc, #92]	@ (800132c <HAL_RCC_GetSysClockFreq+0x9c>)
 80012d0:	5cd3      	ldrb	r3, [r2, r3]
 80012d2:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80012d4:	68fb      	ldr	r3, [r7, #12]
 80012d6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d010      	beq.n	8001300 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80012de:	4b11      	ldr	r3, [pc, #68]	@ (8001324 <HAL_RCC_GetSysClockFreq+0x94>)
 80012e0:	685b      	ldr	r3, [r3, #4]
 80012e2:	0c5b      	lsrs	r3, r3, #17
 80012e4:	f003 0301 	and.w	r3, r3, #1
 80012e8:	4a11      	ldr	r2, [pc, #68]	@ (8001330 <HAL_RCC_GetSysClockFreq+0xa0>)
 80012ea:	5cd3      	ldrb	r3, [r2, r3]
 80012ec:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	4a0d      	ldr	r2, [pc, #52]	@ (8001328 <HAL_RCC_GetSysClockFreq+0x98>)
 80012f2:	fb03 f202 	mul.w	r2, r3, r2
 80012f6:	68bb      	ldr	r3, [r7, #8]
 80012f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80012fc:	617b      	str	r3, [r7, #20]
 80012fe:	e004      	b.n	800130a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	4a0c      	ldr	r2, [pc, #48]	@ (8001334 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001304:	fb02 f303 	mul.w	r3, r2, r3
 8001308:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800130a:	697b      	ldr	r3, [r7, #20]
 800130c:	613b      	str	r3, [r7, #16]
      break;
 800130e:	e002      	b.n	8001316 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001310:	4b05      	ldr	r3, [pc, #20]	@ (8001328 <HAL_RCC_GetSysClockFreq+0x98>)
 8001312:	613b      	str	r3, [r7, #16]
      break;
 8001314:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001316:	693b      	ldr	r3, [r7, #16]
}
 8001318:	4618      	mov	r0, r3
 800131a:	371c      	adds	r7, #28
 800131c:	46bd      	mov	sp, r7
 800131e:	bc80      	pop	{r7}
 8001320:	4770      	bx	lr
 8001322:	bf00      	nop
 8001324:	40021000 	.word	0x40021000
 8001328:	007a1200 	.word	0x007a1200
 800132c:	080045bc 	.word	0x080045bc
 8001330:	080045cc 	.word	0x080045cc
 8001334:	003d0900 	.word	0x003d0900

08001338 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001338:	b480      	push	{r7}
 800133a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800133c:	4b02      	ldr	r3, [pc, #8]	@ (8001348 <HAL_RCC_GetHCLKFreq+0x10>)
 800133e:	681b      	ldr	r3, [r3, #0]
}
 8001340:	4618      	mov	r0, r3
 8001342:	46bd      	mov	sp, r7
 8001344:	bc80      	pop	{r7}
 8001346:	4770      	bx	lr
 8001348:	20000000 	.word	0x20000000

0800134c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001350:	f7ff fff2 	bl	8001338 <HAL_RCC_GetHCLKFreq>
 8001354:	4602      	mov	r2, r0
 8001356:	4b05      	ldr	r3, [pc, #20]	@ (800136c <HAL_RCC_GetPCLK1Freq+0x20>)
 8001358:	685b      	ldr	r3, [r3, #4]
 800135a:	0a1b      	lsrs	r3, r3, #8
 800135c:	f003 0307 	and.w	r3, r3, #7
 8001360:	4903      	ldr	r1, [pc, #12]	@ (8001370 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001362:	5ccb      	ldrb	r3, [r1, r3]
 8001364:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001368:	4618      	mov	r0, r3
 800136a:	bd80      	pop	{r7, pc}
 800136c:	40021000 	.word	0x40021000
 8001370:	080045b4 	.word	0x080045b4

08001374 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001374:	b480      	push	{r7}
 8001376:	b083      	sub	sp, #12
 8001378:	af00      	add	r7, sp, #0
 800137a:	6078      	str	r0, [r7, #4]
 800137c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	220f      	movs	r2, #15
 8001382:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001384:	4b11      	ldr	r3, [pc, #68]	@ (80013cc <HAL_RCC_GetClockConfig+0x58>)
 8001386:	685b      	ldr	r3, [r3, #4]
 8001388:	f003 0203 	and.w	r2, r3, #3
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001390:	4b0e      	ldr	r3, [pc, #56]	@ (80013cc <HAL_RCC_GetClockConfig+0x58>)
 8001392:	685b      	ldr	r3, [r3, #4]
 8001394:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800139c:	4b0b      	ldr	r3, [pc, #44]	@ (80013cc <HAL_RCC_GetClockConfig+0x58>)
 800139e:	685b      	ldr	r3, [r3, #4]
 80013a0:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 80013a8:	4b08      	ldr	r3, [pc, #32]	@ (80013cc <HAL_RCC_GetClockConfig+0x58>)
 80013aa:	685b      	ldr	r3, [r3, #4]
 80013ac:	08db      	lsrs	r3, r3, #3
 80013ae:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80013b6:	4b06      	ldr	r3, [pc, #24]	@ (80013d0 <HAL_RCC_GetClockConfig+0x5c>)
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	f003 0207 	and.w	r2, r3, #7
 80013be:	683b      	ldr	r3, [r7, #0]
 80013c0:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 80013c2:	bf00      	nop
 80013c4:	370c      	adds	r7, #12
 80013c6:	46bd      	mov	sp, r7
 80013c8:	bc80      	pop	{r7}
 80013ca:	4770      	bx	lr
 80013cc:	40021000 	.word	0x40021000
 80013d0:	40022000 	.word	0x40022000

080013d4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80013d4:	b480      	push	{r7}
 80013d6:	b085      	sub	sp, #20
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80013dc:	4b0a      	ldr	r3, [pc, #40]	@ (8001408 <RCC_Delay+0x34>)
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	4a0a      	ldr	r2, [pc, #40]	@ (800140c <RCC_Delay+0x38>)
 80013e2:	fba2 2303 	umull	r2, r3, r2, r3
 80013e6:	0a5b      	lsrs	r3, r3, #9
 80013e8:	687a      	ldr	r2, [r7, #4]
 80013ea:	fb02 f303 	mul.w	r3, r2, r3
 80013ee:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80013f0:	bf00      	nop
  }
  while (Delay --);
 80013f2:	68fb      	ldr	r3, [r7, #12]
 80013f4:	1e5a      	subs	r2, r3, #1
 80013f6:	60fa      	str	r2, [r7, #12]
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d1f9      	bne.n	80013f0 <RCC_Delay+0x1c>
}
 80013fc:	bf00      	nop
 80013fe:	bf00      	nop
 8001400:	3714      	adds	r7, #20
 8001402:	46bd      	mov	sp, r7
 8001404:	bc80      	pop	{r7}
 8001406:	4770      	bx	lr
 8001408:	20000000 	.word	0x20000000
 800140c:	10624dd3 	.word	0x10624dd3

08001410 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b082      	sub	sp, #8
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	2b00      	cmp	r3, #0
 800141c:	d101      	bne.n	8001422 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800141e:	2301      	movs	r3, #1
 8001420:	e041      	b.n	80014a6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001428:	b2db      	uxtb	r3, r3
 800142a:	2b00      	cmp	r3, #0
 800142c:	d106      	bne.n	800143c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	2200      	movs	r2, #0
 8001432:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001436:	6878      	ldr	r0, [r7, #4]
 8001438:	f000 f839 	bl	80014ae <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	2202      	movs	r2, #2
 8001440:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	681a      	ldr	r2, [r3, #0]
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	3304      	adds	r3, #4
 800144c:	4619      	mov	r1, r3
 800144e:	4610      	mov	r0, r2
 8001450:	f000 f9b4 	bl	80017bc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	2201      	movs	r2, #1
 8001458:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	2201      	movs	r2, #1
 8001460:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	2201      	movs	r2, #1
 8001468:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	2201      	movs	r2, #1
 8001470:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	2201      	movs	r2, #1
 8001478:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	2201      	movs	r2, #1
 8001480:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	2201      	movs	r2, #1
 8001488:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	2201      	movs	r2, #1
 8001490:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	2201      	movs	r2, #1
 8001498:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	2201      	movs	r2, #1
 80014a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80014a4:	2300      	movs	r3, #0
}
 80014a6:	4618      	mov	r0, r3
 80014a8:	3708      	adds	r7, #8
 80014aa:	46bd      	mov	sp, r7
 80014ac:	bd80      	pop	{r7, pc}

080014ae <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80014ae:	b480      	push	{r7}
 80014b0:	b083      	sub	sp, #12
 80014b2:	af00      	add	r7, sp, #0
 80014b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80014b6:	bf00      	nop
 80014b8:	370c      	adds	r7, #12
 80014ba:	46bd      	mov	sp, r7
 80014bc:	bc80      	pop	{r7}
 80014be:	4770      	bx	lr

080014c0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80014c0:	b480      	push	{r7}
 80014c2:	b085      	sub	sp, #20
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80014ce:	b2db      	uxtb	r3, r3
 80014d0:	2b01      	cmp	r3, #1
 80014d2:	d001      	beq.n	80014d8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80014d4:	2301      	movs	r3, #1
 80014d6:	e03a      	b.n	800154e <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	2202      	movs	r2, #2
 80014dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	68da      	ldr	r2, [r3, #12]
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	f042 0201 	orr.w	r2, r2, #1
 80014ee:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	4a18      	ldr	r2, [pc, #96]	@ (8001558 <HAL_TIM_Base_Start_IT+0x98>)
 80014f6:	4293      	cmp	r3, r2
 80014f8:	d00e      	beq.n	8001518 <HAL_TIM_Base_Start_IT+0x58>
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001502:	d009      	beq.n	8001518 <HAL_TIM_Base_Start_IT+0x58>
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	4a14      	ldr	r2, [pc, #80]	@ (800155c <HAL_TIM_Base_Start_IT+0x9c>)
 800150a:	4293      	cmp	r3, r2
 800150c:	d004      	beq.n	8001518 <HAL_TIM_Base_Start_IT+0x58>
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	4a13      	ldr	r2, [pc, #76]	@ (8001560 <HAL_TIM_Base_Start_IT+0xa0>)
 8001514:	4293      	cmp	r3, r2
 8001516:	d111      	bne.n	800153c <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	689b      	ldr	r3, [r3, #8]
 800151e:	f003 0307 	and.w	r3, r3, #7
 8001522:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	2b06      	cmp	r3, #6
 8001528:	d010      	beq.n	800154c <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	681a      	ldr	r2, [r3, #0]
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	f042 0201 	orr.w	r2, r2, #1
 8001538:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800153a:	e007      	b.n	800154c <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	681a      	ldr	r2, [r3, #0]
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	f042 0201 	orr.w	r2, r2, #1
 800154a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800154c:	2300      	movs	r3, #0
}
 800154e:	4618      	mov	r0, r3
 8001550:	3714      	adds	r7, #20
 8001552:	46bd      	mov	sp, r7
 8001554:	bc80      	pop	{r7}
 8001556:	4770      	bx	lr
 8001558:	40012c00 	.word	0x40012c00
 800155c:	40000400 	.word	0x40000400
 8001560:	40000800 	.word	0x40000800

08001564 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	b082      	sub	sp, #8
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	691b      	ldr	r3, [r3, #16]
 8001572:	f003 0302 	and.w	r3, r3, #2
 8001576:	2b02      	cmp	r3, #2
 8001578:	d122      	bne.n	80015c0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	68db      	ldr	r3, [r3, #12]
 8001580:	f003 0302 	and.w	r3, r3, #2
 8001584:	2b02      	cmp	r3, #2
 8001586:	d11b      	bne.n	80015c0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	f06f 0202 	mvn.w	r2, #2
 8001590:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	2201      	movs	r2, #1
 8001596:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	699b      	ldr	r3, [r3, #24]
 800159e:	f003 0303 	and.w	r3, r3, #3
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d003      	beq.n	80015ae <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80015a6:	6878      	ldr	r0, [r7, #4]
 80015a8:	f000 f8ed 	bl	8001786 <HAL_TIM_IC_CaptureCallback>
 80015ac:	e005      	b.n	80015ba <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80015ae:	6878      	ldr	r0, [r7, #4]
 80015b0:	f000 f8e0 	bl	8001774 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80015b4:	6878      	ldr	r0, [r7, #4]
 80015b6:	f000 f8ef 	bl	8001798 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	2200      	movs	r2, #0
 80015be:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	691b      	ldr	r3, [r3, #16]
 80015c6:	f003 0304 	and.w	r3, r3, #4
 80015ca:	2b04      	cmp	r3, #4
 80015cc:	d122      	bne.n	8001614 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	68db      	ldr	r3, [r3, #12]
 80015d4:	f003 0304 	and.w	r3, r3, #4
 80015d8:	2b04      	cmp	r3, #4
 80015da:	d11b      	bne.n	8001614 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	f06f 0204 	mvn.w	r2, #4
 80015e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	2202      	movs	r2, #2
 80015ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	699b      	ldr	r3, [r3, #24]
 80015f2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d003      	beq.n	8001602 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80015fa:	6878      	ldr	r0, [r7, #4]
 80015fc:	f000 f8c3 	bl	8001786 <HAL_TIM_IC_CaptureCallback>
 8001600:	e005      	b.n	800160e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001602:	6878      	ldr	r0, [r7, #4]
 8001604:	f000 f8b6 	bl	8001774 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001608:	6878      	ldr	r0, [r7, #4]
 800160a:	f000 f8c5 	bl	8001798 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	2200      	movs	r2, #0
 8001612:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	691b      	ldr	r3, [r3, #16]
 800161a:	f003 0308 	and.w	r3, r3, #8
 800161e:	2b08      	cmp	r3, #8
 8001620:	d122      	bne.n	8001668 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	68db      	ldr	r3, [r3, #12]
 8001628:	f003 0308 	and.w	r3, r3, #8
 800162c:	2b08      	cmp	r3, #8
 800162e:	d11b      	bne.n	8001668 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	f06f 0208 	mvn.w	r2, #8
 8001638:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	2204      	movs	r2, #4
 800163e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	69db      	ldr	r3, [r3, #28]
 8001646:	f003 0303 	and.w	r3, r3, #3
 800164a:	2b00      	cmp	r3, #0
 800164c:	d003      	beq.n	8001656 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800164e:	6878      	ldr	r0, [r7, #4]
 8001650:	f000 f899 	bl	8001786 <HAL_TIM_IC_CaptureCallback>
 8001654:	e005      	b.n	8001662 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001656:	6878      	ldr	r0, [r7, #4]
 8001658:	f000 f88c 	bl	8001774 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800165c:	6878      	ldr	r0, [r7, #4]
 800165e:	f000 f89b 	bl	8001798 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	2200      	movs	r2, #0
 8001666:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	691b      	ldr	r3, [r3, #16]
 800166e:	f003 0310 	and.w	r3, r3, #16
 8001672:	2b10      	cmp	r3, #16
 8001674:	d122      	bne.n	80016bc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	68db      	ldr	r3, [r3, #12]
 800167c:	f003 0310 	and.w	r3, r3, #16
 8001680:	2b10      	cmp	r3, #16
 8001682:	d11b      	bne.n	80016bc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	f06f 0210 	mvn.w	r2, #16
 800168c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	2208      	movs	r2, #8
 8001692:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	69db      	ldr	r3, [r3, #28]
 800169a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d003      	beq.n	80016aa <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80016a2:	6878      	ldr	r0, [r7, #4]
 80016a4:	f000 f86f 	bl	8001786 <HAL_TIM_IC_CaptureCallback>
 80016a8:	e005      	b.n	80016b6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80016aa:	6878      	ldr	r0, [r7, #4]
 80016ac:	f000 f862 	bl	8001774 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80016b0:	6878      	ldr	r0, [r7, #4]
 80016b2:	f000 f871 	bl	8001798 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	2200      	movs	r2, #0
 80016ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	691b      	ldr	r3, [r3, #16]
 80016c2:	f003 0301 	and.w	r3, r3, #1
 80016c6:	2b01      	cmp	r3, #1
 80016c8:	d10e      	bne.n	80016e8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	68db      	ldr	r3, [r3, #12]
 80016d0:	f003 0301 	and.w	r3, r3, #1
 80016d4:	2b01      	cmp	r3, #1
 80016d6:	d107      	bne.n	80016e8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	f06f 0201 	mvn.w	r2, #1
 80016e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80016e2:	6878      	ldr	r0, [r7, #4]
 80016e4:	f7fe fe9c 	bl	8000420 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	691b      	ldr	r3, [r3, #16]
 80016ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80016f2:	2b80      	cmp	r3, #128	@ 0x80
 80016f4:	d10e      	bne.n	8001714 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	68db      	ldr	r3, [r3, #12]
 80016fc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001700:	2b80      	cmp	r3, #128	@ 0x80
 8001702:	d107      	bne.n	8001714 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800170c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800170e:	6878      	ldr	r0, [r7, #4]
 8001710:	f000 f8bf 	bl	8001892 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	691b      	ldr	r3, [r3, #16]
 800171a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800171e:	2b40      	cmp	r3, #64	@ 0x40
 8001720:	d10e      	bne.n	8001740 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	68db      	ldr	r3, [r3, #12]
 8001728:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800172c:	2b40      	cmp	r3, #64	@ 0x40
 800172e:	d107      	bne.n	8001740 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8001738:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800173a:	6878      	ldr	r0, [r7, #4]
 800173c:	f000 f835 	bl	80017aa <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	691b      	ldr	r3, [r3, #16]
 8001746:	f003 0320 	and.w	r3, r3, #32
 800174a:	2b20      	cmp	r3, #32
 800174c:	d10e      	bne.n	800176c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	68db      	ldr	r3, [r3, #12]
 8001754:	f003 0320 	and.w	r3, r3, #32
 8001758:	2b20      	cmp	r3, #32
 800175a:	d107      	bne.n	800176c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	f06f 0220 	mvn.w	r2, #32
 8001764:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001766:	6878      	ldr	r0, [r7, #4]
 8001768:	f000 f88a 	bl	8001880 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800176c:	bf00      	nop
 800176e:	3708      	adds	r7, #8
 8001770:	46bd      	mov	sp, r7
 8001772:	bd80      	pop	{r7, pc}

08001774 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001774:	b480      	push	{r7}
 8001776:	b083      	sub	sp, #12
 8001778:	af00      	add	r7, sp, #0
 800177a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800177c:	bf00      	nop
 800177e:	370c      	adds	r7, #12
 8001780:	46bd      	mov	sp, r7
 8001782:	bc80      	pop	{r7}
 8001784:	4770      	bx	lr

08001786 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001786:	b480      	push	{r7}
 8001788:	b083      	sub	sp, #12
 800178a:	af00      	add	r7, sp, #0
 800178c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800178e:	bf00      	nop
 8001790:	370c      	adds	r7, #12
 8001792:	46bd      	mov	sp, r7
 8001794:	bc80      	pop	{r7}
 8001796:	4770      	bx	lr

08001798 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001798:	b480      	push	{r7}
 800179a:	b083      	sub	sp, #12
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80017a0:	bf00      	nop
 80017a2:	370c      	adds	r7, #12
 80017a4:	46bd      	mov	sp, r7
 80017a6:	bc80      	pop	{r7}
 80017a8:	4770      	bx	lr

080017aa <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80017aa:	b480      	push	{r7}
 80017ac:	b083      	sub	sp, #12
 80017ae:	af00      	add	r7, sp, #0
 80017b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80017b2:	bf00      	nop
 80017b4:	370c      	adds	r7, #12
 80017b6:	46bd      	mov	sp, r7
 80017b8:	bc80      	pop	{r7}
 80017ba:	4770      	bx	lr

080017bc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80017bc:	b480      	push	{r7}
 80017be:	b085      	sub	sp, #20
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	6078      	str	r0, [r7, #4]
 80017c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	4a29      	ldr	r2, [pc, #164]	@ (8001874 <TIM_Base_SetConfig+0xb8>)
 80017d0:	4293      	cmp	r3, r2
 80017d2:	d00b      	beq.n	80017ec <TIM_Base_SetConfig+0x30>
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80017da:	d007      	beq.n	80017ec <TIM_Base_SetConfig+0x30>
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	4a26      	ldr	r2, [pc, #152]	@ (8001878 <TIM_Base_SetConfig+0xbc>)
 80017e0:	4293      	cmp	r3, r2
 80017e2:	d003      	beq.n	80017ec <TIM_Base_SetConfig+0x30>
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	4a25      	ldr	r2, [pc, #148]	@ (800187c <TIM_Base_SetConfig+0xc0>)
 80017e8:	4293      	cmp	r3, r2
 80017ea:	d108      	bne.n	80017fe <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80017f2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80017f4:	683b      	ldr	r3, [r7, #0]
 80017f6:	685b      	ldr	r3, [r3, #4]
 80017f8:	68fa      	ldr	r2, [r7, #12]
 80017fa:	4313      	orrs	r3, r2
 80017fc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	4a1c      	ldr	r2, [pc, #112]	@ (8001874 <TIM_Base_SetConfig+0xb8>)
 8001802:	4293      	cmp	r3, r2
 8001804:	d00b      	beq.n	800181e <TIM_Base_SetConfig+0x62>
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800180c:	d007      	beq.n	800181e <TIM_Base_SetConfig+0x62>
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	4a19      	ldr	r2, [pc, #100]	@ (8001878 <TIM_Base_SetConfig+0xbc>)
 8001812:	4293      	cmp	r3, r2
 8001814:	d003      	beq.n	800181e <TIM_Base_SetConfig+0x62>
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	4a18      	ldr	r2, [pc, #96]	@ (800187c <TIM_Base_SetConfig+0xc0>)
 800181a:	4293      	cmp	r3, r2
 800181c:	d108      	bne.n	8001830 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800181e:	68fb      	ldr	r3, [r7, #12]
 8001820:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001824:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001826:	683b      	ldr	r3, [r7, #0]
 8001828:	68db      	ldr	r3, [r3, #12]
 800182a:	68fa      	ldr	r2, [r7, #12]
 800182c:	4313      	orrs	r3, r2
 800182e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8001836:	683b      	ldr	r3, [r7, #0]
 8001838:	695b      	ldr	r3, [r3, #20]
 800183a:	4313      	orrs	r3, r2
 800183c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	68fa      	ldr	r2, [r7, #12]
 8001842:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001844:	683b      	ldr	r3, [r7, #0]
 8001846:	689a      	ldr	r2, [r3, #8]
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800184c:	683b      	ldr	r3, [r7, #0]
 800184e:	681a      	ldr	r2, [r3, #0]
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	4a07      	ldr	r2, [pc, #28]	@ (8001874 <TIM_Base_SetConfig+0xb8>)
 8001858:	4293      	cmp	r3, r2
 800185a:	d103      	bne.n	8001864 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800185c:	683b      	ldr	r3, [r7, #0]
 800185e:	691a      	ldr	r2, [r3, #16]
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	2201      	movs	r2, #1
 8001868:	615a      	str	r2, [r3, #20]
}
 800186a:	bf00      	nop
 800186c:	3714      	adds	r7, #20
 800186e:	46bd      	mov	sp, r7
 8001870:	bc80      	pop	{r7}
 8001872:	4770      	bx	lr
 8001874:	40012c00 	.word	0x40012c00
 8001878:	40000400 	.word	0x40000400
 800187c:	40000800 	.word	0x40000800

08001880 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001880:	b480      	push	{r7}
 8001882:	b083      	sub	sp, #12
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001888:	bf00      	nop
 800188a:	370c      	adds	r7, #12
 800188c:	46bd      	mov	sp, r7
 800188e:	bc80      	pop	{r7}
 8001890:	4770      	bx	lr

08001892 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001892:	b480      	push	{r7}
 8001894:	b083      	sub	sp, #12
 8001896:	af00      	add	r7, sp, #0
 8001898:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800189a:	bf00      	nop
 800189c:	370c      	adds	r7, #12
 800189e:	46bd      	mov	sp, r7
 80018a0:	bc80      	pop	{r7}
 80018a2:	4770      	bx	lr

080018a4 <osKernelInitialize>:
}
#endif /* SysTick */

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80018a4:	b480      	push	{r7}
 80018a6:	b085      	sub	sp, #20
 80018a8:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80018aa:	f3ef 8305 	mrs	r3, IPSR
 80018ae:	60bb      	str	r3, [r7, #8]
  return(result);
 80018b0:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d10f      	bne.n	80018d6 <osKernelInitialize+0x32>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80018b6:	f3ef 8310 	mrs	r3, PRIMASK
 80018ba:	607b      	str	r3, [r7, #4]
  return(result);
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d109      	bne.n	80018d6 <osKernelInitialize+0x32>
 80018c2:	4b10      	ldr	r3, [pc, #64]	@ (8001904 <osKernelInitialize+0x60>)
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	2b02      	cmp	r3, #2
 80018c8:	d109      	bne.n	80018de <osKernelInitialize+0x3a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80018ca:	f3ef 8311 	mrs	r3, BASEPRI
 80018ce:	603b      	str	r3, [r7, #0]
  return(result);
 80018d0:	683b      	ldr	r3, [r7, #0]
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d003      	beq.n	80018de <osKernelInitialize+0x3a>
    stat = osErrorISR;
 80018d6:	f06f 0305 	mvn.w	r3, #5
 80018da:	60fb      	str	r3, [r7, #12]
 80018dc:	e00c      	b.n	80018f8 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 80018de:	4b09      	ldr	r3, [pc, #36]	@ (8001904 <osKernelInitialize+0x60>)
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d105      	bne.n	80018f2 <osKernelInitialize+0x4e>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 80018e6:	4b07      	ldr	r3, [pc, #28]	@ (8001904 <osKernelInitialize+0x60>)
 80018e8:	2201      	movs	r2, #1
 80018ea:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80018ec:	2300      	movs	r3, #0
 80018ee:	60fb      	str	r3, [r7, #12]
 80018f0:	e002      	b.n	80018f8 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 80018f2:	f04f 33ff 	mov.w	r3, #4294967295
 80018f6:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 80018f8:	68fb      	ldr	r3, [r7, #12]
}
 80018fa:	4618      	mov	r0, r3
 80018fc:	3714      	adds	r7, #20
 80018fe:	46bd      	mov	sp, r7
 8001900:	bc80      	pop	{r7}
 8001902:	4770      	bx	lr
 8001904:	200000d8 	.word	0x200000d8

08001908 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8001908:	b580      	push	{r7, lr}
 800190a:	b084      	sub	sp, #16
 800190c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800190e:	f3ef 8305 	mrs	r3, IPSR
 8001912:	60bb      	str	r3, [r7, #8]
  return(result);
 8001914:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8001916:	2b00      	cmp	r3, #0
 8001918:	d10f      	bne.n	800193a <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800191a:	f3ef 8310 	mrs	r3, PRIMASK
 800191e:	607b      	str	r3, [r7, #4]
  return(result);
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	2b00      	cmp	r3, #0
 8001924:	d109      	bne.n	800193a <osKernelStart+0x32>
 8001926:	4b11      	ldr	r3, [pc, #68]	@ (800196c <osKernelStart+0x64>)
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	2b02      	cmp	r3, #2
 800192c:	d109      	bne.n	8001942 <osKernelStart+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800192e:	f3ef 8311 	mrs	r3, BASEPRI
 8001932:	603b      	str	r3, [r7, #0]
  return(result);
 8001934:	683b      	ldr	r3, [r7, #0]
 8001936:	2b00      	cmp	r3, #0
 8001938:	d003      	beq.n	8001942 <osKernelStart+0x3a>
    stat = osErrorISR;
 800193a:	f06f 0305 	mvn.w	r3, #5
 800193e:	60fb      	str	r3, [r7, #12]
 8001940:	e00e      	b.n	8001960 <osKernelStart+0x58>
  }
  else {
    if (KernelState == osKernelReady) {
 8001942:	4b0a      	ldr	r3, [pc, #40]	@ (800196c <osKernelStart+0x64>)
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	2b01      	cmp	r3, #1
 8001948:	d107      	bne.n	800195a <osKernelStart+0x52>
      KernelState = osKernelRunning;
 800194a:	4b08      	ldr	r3, [pc, #32]	@ (800196c <osKernelStart+0x64>)
 800194c:	2202      	movs	r2, #2
 800194e:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 8001950:	f001 f8a8 	bl	8002aa4 <vTaskStartScheduler>
      stat = osOK;
 8001954:	2300      	movs	r3, #0
 8001956:	60fb      	str	r3, [r7, #12]
 8001958:	e002      	b.n	8001960 <osKernelStart+0x58>
    } else {
      stat = osError;
 800195a:	f04f 33ff 	mov.w	r3, #4294967295
 800195e:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8001960:	68fb      	ldr	r3, [r7, #12]
}
 8001962:	4618      	mov	r0, r3
 8001964:	3710      	adds	r7, #16
 8001966:	46bd      	mov	sp, r7
 8001968:	bd80      	pop	{r7, pc}
 800196a:	bf00      	nop
 800196c:	200000d8 	.word	0x200000d8

08001970 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8001970:	b580      	push	{r7, lr}
 8001972:	b092      	sub	sp, #72	@ 0x48
 8001974:	af04      	add	r7, sp, #16
 8001976:	60f8      	str	r0, [r7, #12]
 8001978:	60b9      	str	r1, [r7, #8]
 800197a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800197c:	2300      	movs	r3, #0
 800197e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001980:	f3ef 8305 	mrs	r3, IPSR
 8001984:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8001986:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

  if (!IS_IRQ() && (func != NULL)) {
 8001988:	2b00      	cmp	r3, #0
 800198a:	f040 8094 	bne.w	8001ab6 <osThreadNew+0x146>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800198e:	f3ef 8310 	mrs	r3, PRIMASK
 8001992:	623b      	str	r3, [r7, #32]
  return(result);
 8001994:	6a3b      	ldr	r3, [r7, #32]
 8001996:	2b00      	cmp	r3, #0
 8001998:	f040 808d 	bne.w	8001ab6 <osThreadNew+0x146>
 800199c:	4b48      	ldr	r3, [pc, #288]	@ (8001ac0 <osThreadNew+0x150>)
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	2b02      	cmp	r3, #2
 80019a2:	d106      	bne.n	80019b2 <osThreadNew+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80019a4:	f3ef 8311 	mrs	r3, BASEPRI
 80019a8:	61fb      	str	r3, [r7, #28]
  return(result);
 80019aa:	69fb      	ldr	r3, [r7, #28]
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	f040 8082 	bne.w	8001ab6 <osThreadNew+0x146>
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d07e      	beq.n	8001ab6 <osThreadNew+0x146>
    stack = configMINIMAL_STACK_SIZE;
 80019b8:	2380      	movs	r3, #128	@ 0x80
 80019ba:	633b      	str	r3, [r7, #48]	@ 0x30
    prio  = (UBaseType_t)osPriorityNormal;
 80019bc:	2318      	movs	r3, #24
 80019be:	62fb      	str	r3, [r7, #44]	@ 0x2c

    empty = '\0';
 80019c0:	2300      	movs	r3, #0
 80019c2:	76fb      	strb	r3, [r7, #27]
    name  = &empty;
 80019c4:	f107 031b 	add.w	r3, r7, #27
 80019c8:	637b      	str	r3, [r7, #52]	@ 0x34
    mem   = -1;
 80019ca:	f04f 33ff 	mov.w	r3, #4294967295
 80019ce:	62bb      	str	r3, [r7, #40]	@ 0x28

    if (attr != NULL) {
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d045      	beq.n	8001a62 <osThreadNew+0xf2>
      if (attr->name != NULL) {
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d002      	beq.n	80019e4 <osThreadNew+0x74>
        name = attr->name;
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	637b      	str	r3, [r7, #52]	@ 0x34
      }
      if (attr->priority != osPriorityNone) {
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	699b      	ldr	r3, [r3, #24]
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d002      	beq.n	80019f2 <osThreadNew+0x82>
        prio = (UBaseType_t)attr->priority;
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	699b      	ldr	r3, [r3, #24]
 80019f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80019f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d008      	beq.n	8001a0a <osThreadNew+0x9a>
 80019f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80019fa:	2b38      	cmp	r3, #56	@ 0x38
 80019fc:	d805      	bhi.n	8001a0a <osThreadNew+0x9a>
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	685b      	ldr	r3, [r3, #4]
 8001a02:	f003 0301 	and.w	r3, r3, #1
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d001      	beq.n	8001a0e <osThreadNew+0x9e>
        return (NULL);
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	e054      	b.n	8001ab8 <osThreadNew+0x148>
      }

      if (attr->stack_size > 0U) {
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	695b      	ldr	r3, [r3, #20]
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d003      	beq.n	8001a1e <osThreadNew+0xae>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	695b      	ldr	r3, [r3, #20]
 8001a1a:	089b      	lsrs	r3, r3, #2
 8001a1c:	633b      	str	r3, [r7, #48]	@ 0x30
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	689b      	ldr	r3, [r3, #8]
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d00e      	beq.n	8001a44 <osThreadNew+0xd4>
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	68db      	ldr	r3, [r3, #12]
 8001a2a:	2ba7      	cmp	r3, #167	@ 0xa7
 8001a2c:	d90a      	bls.n	8001a44 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d006      	beq.n	8001a44 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	695b      	ldr	r3, [r3, #20]
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d002      	beq.n	8001a44 <osThreadNew+0xd4>
        mem = 1;
 8001a3e:	2301      	movs	r3, #1
 8001a40:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001a42:	e010      	b.n	8001a66 <osThreadNew+0xf6>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	689b      	ldr	r3, [r3, #8]
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d10c      	bne.n	8001a66 <osThreadNew+0xf6>
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	68db      	ldr	r3, [r3, #12]
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d108      	bne.n	8001a66 <osThreadNew+0xf6>
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	691b      	ldr	r3, [r3, #16]
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d104      	bne.n	8001a66 <osThreadNew+0xf6>
          mem = 0;
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001a60:	e001      	b.n	8001a66 <osThreadNew+0xf6>
        }
      }
    }
    else {
      mem = 0;
 8001a62:	2300      	movs	r3, #0
 8001a64:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    if (mem == 1) {
 8001a66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001a68:	2b01      	cmp	r3, #1
 8001a6a:	d110      	bne.n	8001a8e <osThreadNew+0x11e>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8001a70:	687a      	ldr	r2, [r7, #4]
 8001a72:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8001a74:	9202      	str	r2, [sp, #8]
 8001a76:	9301      	str	r3, [sp, #4]
 8001a78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a7a:	9300      	str	r3, [sp, #0]
 8001a7c:	68bb      	ldr	r3, [r7, #8]
 8001a7e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001a80:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8001a82:	68f8      	ldr	r0, [r7, #12]
 8001a84:	f000 fe24 	bl	80026d0 <xTaskCreateStatic>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	617b      	str	r3, [r7, #20]
 8001a8c:	e013      	b.n	8001ab6 <osThreadNew+0x146>
    }
    else {
      if (mem == 0) {
 8001a8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d110      	bne.n	8001ab6 <osThreadNew+0x146>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8001a94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001a96:	b29a      	uxth	r2, r3
 8001a98:	f107 0314 	add.w	r3, r7, #20
 8001a9c:	9301      	str	r3, [sp, #4]
 8001a9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001aa0:	9300      	str	r3, [sp, #0]
 8001aa2:	68bb      	ldr	r3, [r7, #8]
 8001aa4:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8001aa6:	68f8      	ldr	r0, [r7, #12]
 8001aa8:	f000 fe71 	bl	800278e <xTaskCreate>
 8001aac:	4603      	mov	r3, r0
 8001aae:	2b01      	cmp	r3, #1
 8001ab0:	d001      	beq.n	8001ab6 <osThreadNew+0x146>
          hTask = NULL;
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8001ab6:	697b      	ldr	r3, [r7, #20]
}
 8001ab8:	4618      	mov	r0, r3
 8001aba:	3738      	adds	r7, #56	@ 0x38
 8001abc:	46bd      	mov	sp, r7
 8001abe:	bd80      	pop	{r7, pc}
 8001ac0:	200000d8 	.word	0x200000d8

08001ac4 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b086      	sub	sp, #24
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001acc:	f3ef 8305 	mrs	r3, IPSR
 8001ad0:	613b      	str	r3, [r7, #16]
  return(result);
 8001ad2:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d10f      	bne.n	8001af8 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001ad8:	f3ef 8310 	mrs	r3, PRIMASK
 8001adc:	60fb      	str	r3, [r7, #12]
  return(result);
 8001ade:	68fb      	ldr	r3, [r7, #12]
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d109      	bne.n	8001af8 <osDelay+0x34>
 8001ae4:	4b0d      	ldr	r3, [pc, #52]	@ (8001b1c <osDelay+0x58>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	2b02      	cmp	r3, #2
 8001aea:	d109      	bne.n	8001b00 <osDelay+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8001aec:	f3ef 8311 	mrs	r3, BASEPRI
 8001af0:	60bb      	str	r3, [r7, #8]
  return(result);
 8001af2:	68bb      	ldr	r3, [r7, #8]
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d003      	beq.n	8001b00 <osDelay+0x3c>
    stat = osErrorISR;
 8001af8:	f06f 0305 	mvn.w	r3, #5
 8001afc:	617b      	str	r3, [r7, #20]
 8001afe:	e007      	b.n	8001b10 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8001b00:	2300      	movs	r3, #0
 8001b02:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d002      	beq.n	8001b10 <osDelay+0x4c>
      vTaskDelay(ticks);
 8001b0a:	6878      	ldr	r0, [r7, #4]
 8001b0c:	f000 ff94 	bl	8002a38 <vTaskDelay>
    }
  }

  return (stat);
 8001b10:	697b      	ldr	r3, [r7, #20]
}
 8001b12:	4618      	mov	r0, r3
 8001b14:	3718      	adds	r7, #24
 8001b16:	46bd      	mov	sp, r7
 8001b18:	bd80      	pop	{r7, pc}
 8001b1a:	bf00      	nop
 8001b1c:	200000d8 	.word	0x200000d8

08001b20 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8001b20:	b480      	push	{r7}
 8001b22:	b085      	sub	sp, #20
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	60f8      	str	r0, [r7, #12]
 8001b28:	60b9      	str	r1, [r7, #8]
 8001b2a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	4a06      	ldr	r2, [pc, #24]	@ (8001b48 <vApplicationGetIdleTaskMemory+0x28>)
 8001b30:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8001b32:	68bb      	ldr	r3, [r7, #8]
 8001b34:	4a05      	ldr	r2, [pc, #20]	@ (8001b4c <vApplicationGetIdleTaskMemory+0x2c>)
 8001b36:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	2280      	movs	r2, #128	@ 0x80
 8001b3c:	601a      	str	r2, [r3, #0]
}
 8001b3e:	bf00      	nop
 8001b40:	3714      	adds	r7, #20
 8001b42:	46bd      	mov	sp, r7
 8001b44:	bc80      	pop	{r7}
 8001b46:	4770      	bx	lr
 8001b48:	200000dc 	.word	0x200000dc
 8001b4c:	20000184 	.word	0x20000184

08001b50 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8001b50:	b480      	push	{r7}
 8001b52:	b085      	sub	sp, #20
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	60f8      	str	r0, [r7, #12]
 8001b58:	60b9      	str	r1, [r7, #8]
 8001b5a:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	4a07      	ldr	r2, [pc, #28]	@ (8001b7c <vApplicationGetTimerTaskMemory+0x2c>)
 8001b60:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8001b62:	68bb      	ldr	r3, [r7, #8]
 8001b64:	4a06      	ldr	r2, [pc, #24]	@ (8001b80 <vApplicationGetTimerTaskMemory+0x30>)
 8001b66:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001b6e:	601a      	str	r2, [r3, #0]
}
 8001b70:	bf00      	nop
 8001b72:	3714      	adds	r7, #20
 8001b74:	46bd      	mov	sp, r7
 8001b76:	bc80      	pop	{r7}
 8001b78:	4770      	bx	lr
 8001b7a:	bf00      	nop
 8001b7c:	20000384 	.word	0x20000384
 8001b80:	2000042c 	.word	0x2000042c

08001b84 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8001b84:	b480      	push	{r7}
 8001b86:	b083      	sub	sp, #12
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	f103 0208 	add.w	r2, r3, #8
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	f04f 32ff 	mov.w	r2, #4294967295
 8001b9c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	f103 0208 	add.w	r2, r3, #8
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	f103 0208 	add.w	r2, r3, #8
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8001bb8:	bf00      	nop
 8001bba:	370c      	adds	r7, #12
 8001bbc:	46bd      	mov	sp, r7
 8001bbe:	bc80      	pop	{r7}
 8001bc0:	4770      	bx	lr

08001bc2 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8001bc2:	b480      	push	{r7}
 8001bc4:	b083      	sub	sp, #12
 8001bc6:	af00      	add	r7, sp, #0
 8001bc8:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	2200      	movs	r2, #0
 8001bce:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8001bd0:	bf00      	nop
 8001bd2:	370c      	adds	r7, #12
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	bc80      	pop	{r7}
 8001bd8:	4770      	bx	lr

08001bda <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8001bda:	b480      	push	{r7}
 8001bdc:	b085      	sub	sp, #20
 8001bde:	af00      	add	r7, sp, #0
 8001be0:	6078      	str	r0, [r7, #4]
 8001be2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	685b      	ldr	r3, [r3, #4]
 8001be8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8001bea:	683b      	ldr	r3, [r7, #0]
 8001bec:	68fa      	ldr	r2, [r7, #12]
 8001bee:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	689a      	ldr	r2, [r3, #8]
 8001bf4:	683b      	ldr	r3, [r7, #0]
 8001bf6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8001bf8:	68fb      	ldr	r3, [r7, #12]
 8001bfa:	689b      	ldr	r3, [r3, #8]
 8001bfc:	683a      	ldr	r2, [r7, #0]
 8001bfe:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	683a      	ldr	r2, [r7, #0]
 8001c04:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8001c06:	683b      	ldr	r3, [r7, #0]
 8001c08:	687a      	ldr	r2, [r7, #4]
 8001c0a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	1c5a      	adds	r2, r3, #1
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	601a      	str	r2, [r3, #0]
}
 8001c16:	bf00      	nop
 8001c18:	3714      	adds	r7, #20
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	bc80      	pop	{r7}
 8001c1e:	4770      	bx	lr

08001c20 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8001c20:	b480      	push	{r7}
 8001c22:	b085      	sub	sp, #20
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
 8001c28:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8001c2a:	683b      	ldr	r3, [r7, #0]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8001c30:	68bb      	ldr	r3, [r7, #8]
 8001c32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c36:	d103      	bne.n	8001c40 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	691b      	ldr	r3, [r3, #16]
 8001c3c:	60fb      	str	r3, [r7, #12]
 8001c3e:	e00c      	b.n	8001c5a <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	3308      	adds	r3, #8
 8001c44:	60fb      	str	r3, [r7, #12]
 8001c46:	e002      	b.n	8001c4e <vListInsert+0x2e>
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	685b      	ldr	r3, [r3, #4]
 8001c4c:	60fb      	str	r3, [r7, #12]
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	685b      	ldr	r3, [r3, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	68ba      	ldr	r2, [r7, #8]
 8001c56:	429a      	cmp	r2, r3
 8001c58:	d2f6      	bcs.n	8001c48 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	685a      	ldr	r2, [r3, #4]
 8001c5e:	683b      	ldr	r3, [r7, #0]
 8001c60:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8001c62:	683b      	ldr	r3, [r7, #0]
 8001c64:	685b      	ldr	r3, [r3, #4]
 8001c66:	683a      	ldr	r2, [r7, #0]
 8001c68:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8001c6a:	683b      	ldr	r3, [r7, #0]
 8001c6c:	68fa      	ldr	r2, [r7, #12]
 8001c6e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	683a      	ldr	r2, [r7, #0]
 8001c74:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8001c76:	683b      	ldr	r3, [r7, #0]
 8001c78:	687a      	ldr	r2, [r7, #4]
 8001c7a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	1c5a      	adds	r2, r3, #1
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	601a      	str	r2, [r3, #0]
}
 8001c86:	bf00      	nop
 8001c88:	3714      	adds	r7, #20
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	bc80      	pop	{r7}
 8001c8e:	4770      	bx	lr

08001c90 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8001c90:	b480      	push	{r7}
 8001c92:	b085      	sub	sp, #20
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	691b      	ldr	r3, [r3, #16]
 8001c9c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	685b      	ldr	r3, [r3, #4]
 8001ca2:	687a      	ldr	r2, [r7, #4]
 8001ca4:	6892      	ldr	r2, [r2, #8]
 8001ca6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	689b      	ldr	r3, [r3, #8]
 8001cac:	687a      	ldr	r2, [r7, #4]
 8001cae:	6852      	ldr	r2, [r2, #4]
 8001cb0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	685b      	ldr	r3, [r3, #4]
 8001cb6:	687a      	ldr	r2, [r7, #4]
 8001cb8:	429a      	cmp	r2, r3
 8001cba:	d103      	bne.n	8001cc4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	689a      	ldr	r2, [r3, #8]
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	1e5a      	subs	r2, r3, #1
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	681b      	ldr	r3, [r3, #0]
}
 8001cd8:	4618      	mov	r0, r3
 8001cda:	3714      	adds	r7, #20
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	bc80      	pop	{r7}
 8001ce0:	4770      	bx	lr
	...

08001ce4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b084      	sub	sp, #16
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]
 8001cec:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8001cf2:	68fb      	ldr	r3, [r7, #12]
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d10b      	bne.n	8001d10 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8001cf8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001cfc:	f383 8811 	msr	BASEPRI, r3
 8001d00:	f3bf 8f6f 	isb	sy
 8001d04:	f3bf 8f4f 	dsb	sy
 8001d08:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8001d0a:	bf00      	nop
 8001d0c:	bf00      	nop
 8001d0e:	e7fd      	b.n	8001d0c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8001d10:	f002 f824 	bl	8003d5c <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	681a      	ldr	r2, [r3, #0]
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001d1c:	68f9      	ldr	r1, [r7, #12]
 8001d1e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8001d20:	fb01 f303 	mul.w	r3, r1, r3
 8001d24:	441a      	add	r2, r3
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	681a      	ldr	r2, [r3, #0]
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	681a      	ldr	r2, [r3, #0]
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001d40:	3b01      	subs	r3, #1
 8001d42:	68f9      	ldr	r1, [r7, #12]
 8001d44:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8001d46:	fb01 f303 	mul.w	r3, r1, r3
 8001d4a:	441a      	add	r2, r3
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	22ff      	movs	r2, #255	@ 0xff
 8001d54:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	22ff      	movs	r2, #255	@ 0xff
 8001d5c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8001d60:	683b      	ldr	r3, [r7, #0]
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d114      	bne.n	8001d90 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	691b      	ldr	r3, [r3, #16]
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d01a      	beq.n	8001da4 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	3310      	adds	r3, #16
 8001d72:	4618      	mov	r0, r3
 8001d74:	f001 f936 	bl	8002fe4 <xTaskRemoveFromEventList>
 8001d78:	4603      	mov	r3, r0
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d012      	beq.n	8001da4 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8001d7e:	4b0d      	ldr	r3, [pc, #52]	@ (8001db4 <xQueueGenericReset+0xd0>)
 8001d80:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001d84:	601a      	str	r2, [r3, #0]
 8001d86:	f3bf 8f4f 	dsb	sy
 8001d8a:	f3bf 8f6f 	isb	sy
 8001d8e:	e009      	b.n	8001da4 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	3310      	adds	r3, #16
 8001d94:	4618      	mov	r0, r3
 8001d96:	f7ff fef5 	bl	8001b84 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	3324      	adds	r3, #36	@ 0x24
 8001d9e:	4618      	mov	r0, r3
 8001da0:	f7ff fef0 	bl	8001b84 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8001da4:	f002 f80a 	bl	8003dbc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8001da8:	2301      	movs	r3, #1
}
 8001daa:	4618      	mov	r0, r3
 8001dac:	3710      	adds	r7, #16
 8001dae:	46bd      	mov	sp, r7
 8001db0:	bd80      	pop	{r7, pc}
 8001db2:	bf00      	nop
 8001db4:	e000ed04 	.word	0xe000ed04

08001db8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b08e      	sub	sp, #56	@ 0x38
 8001dbc:	af02      	add	r7, sp, #8
 8001dbe:	60f8      	str	r0, [r7, #12]
 8001dc0:	60b9      	str	r1, [r7, #8]
 8001dc2:	607a      	str	r2, [r7, #4]
 8001dc4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d10b      	bne.n	8001de4 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8001dcc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001dd0:	f383 8811 	msr	BASEPRI, r3
 8001dd4:	f3bf 8f6f 	isb	sy
 8001dd8:	f3bf 8f4f 	dsb	sy
 8001ddc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8001dde:	bf00      	nop
 8001de0:	bf00      	nop
 8001de2:	e7fd      	b.n	8001de0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8001de4:	683b      	ldr	r3, [r7, #0]
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d10b      	bne.n	8001e02 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8001dea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001dee:	f383 8811 	msr	BASEPRI, r3
 8001df2:	f3bf 8f6f 	isb	sy
 8001df6:	f3bf 8f4f 	dsb	sy
 8001dfa:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8001dfc:	bf00      	nop
 8001dfe:	bf00      	nop
 8001e00:	e7fd      	b.n	8001dfe <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d002      	beq.n	8001e0e <xQueueGenericCreateStatic+0x56>
 8001e08:	68bb      	ldr	r3, [r7, #8]
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d001      	beq.n	8001e12 <xQueueGenericCreateStatic+0x5a>
 8001e0e:	2301      	movs	r3, #1
 8001e10:	e000      	b.n	8001e14 <xQueueGenericCreateStatic+0x5c>
 8001e12:	2300      	movs	r3, #0
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d10b      	bne.n	8001e30 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8001e18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001e1c:	f383 8811 	msr	BASEPRI, r3
 8001e20:	f3bf 8f6f 	isb	sy
 8001e24:	f3bf 8f4f 	dsb	sy
 8001e28:	623b      	str	r3, [r7, #32]
}
 8001e2a:	bf00      	nop
 8001e2c:	bf00      	nop
 8001e2e:	e7fd      	b.n	8001e2c <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d102      	bne.n	8001e3c <xQueueGenericCreateStatic+0x84>
 8001e36:	68bb      	ldr	r3, [r7, #8]
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d101      	bne.n	8001e40 <xQueueGenericCreateStatic+0x88>
 8001e3c:	2301      	movs	r3, #1
 8001e3e:	e000      	b.n	8001e42 <xQueueGenericCreateStatic+0x8a>
 8001e40:	2300      	movs	r3, #0
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d10b      	bne.n	8001e5e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8001e46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001e4a:	f383 8811 	msr	BASEPRI, r3
 8001e4e:	f3bf 8f6f 	isb	sy
 8001e52:	f3bf 8f4f 	dsb	sy
 8001e56:	61fb      	str	r3, [r7, #28]
}
 8001e58:	bf00      	nop
 8001e5a:	bf00      	nop
 8001e5c:	e7fd      	b.n	8001e5a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8001e5e:	2350      	movs	r3, #80	@ 0x50
 8001e60:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8001e62:	697b      	ldr	r3, [r7, #20]
 8001e64:	2b50      	cmp	r3, #80	@ 0x50
 8001e66:	d00b      	beq.n	8001e80 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8001e68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001e6c:	f383 8811 	msr	BASEPRI, r3
 8001e70:	f3bf 8f6f 	isb	sy
 8001e74:	f3bf 8f4f 	dsb	sy
 8001e78:	61bb      	str	r3, [r7, #24]
}
 8001e7a:	bf00      	nop
 8001e7c:	bf00      	nop
 8001e7e:	e7fd      	b.n	8001e7c <xQueueGenericCreateStatic+0xc4>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8001e80:	683b      	ldr	r3, [r7, #0]
 8001e82:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8001e84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d00d      	beq.n	8001ea6 <xQueueGenericCreateStatic+0xee>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8001e8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e8c:	2201      	movs	r2, #1
 8001e8e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8001e92:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8001e96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e98:	9300      	str	r3, [sp, #0]
 8001e9a:	4613      	mov	r3, r2
 8001e9c:	687a      	ldr	r2, [r7, #4]
 8001e9e:	68b9      	ldr	r1, [r7, #8]
 8001ea0:	68f8      	ldr	r0, [r7, #12]
 8001ea2:	f000 f805 	bl	8001eb0 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8001ea6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	3730      	adds	r7, #48	@ 0x30
 8001eac:	46bd      	mov	sp, r7
 8001eae:	bd80      	pop	{r7, pc}

08001eb0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b084      	sub	sp, #16
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	60f8      	str	r0, [r7, #12]
 8001eb8:	60b9      	str	r1, [r7, #8]
 8001eba:	607a      	str	r2, [r7, #4]
 8001ebc:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8001ebe:	68bb      	ldr	r3, [r7, #8]
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d103      	bne.n	8001ecc <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8001ec4:	69bb      	ldr	r3, [r7, #24]
 8001ec6:	69ba      	ldr	r2, [r7, #24]
 8001ec8:	601a      	str	r2, [r3, #0]
 8001eca:	e002      	b.n	8001ed2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8001ecc:	69bb      	ldr	r3, [r7, #24]
 8001ece:	687a      	ldr	r2, [r7, #4]
 8001ed0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8001ed2:	69bb      	ldr	r3, [r7, #24]
 8001ed4:	68fa      	ldr	r2, [r7, #12]
 8001ed6:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8001ed8:	69bb      	ldr	r3, [r7, #24]
 8001eda:	68ba      	ldr	r2, [r7, #8]
 8001edc:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8001ede:	2101      	movs	r1, #1
 8001ee0:	69b8      	ldr	r0, [r7, #24]
 8001ee2:	f7ff feff 	bl	8001ce4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8001ee6:	69bb      	ldr	r3, [r7, #24]
 8001ee8:	78fa      	ldrb	r2, [r7, #3]
 8001eea:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8001eee:	bf00      	nop
 8001ef0:	3710      	adds	r7, #16
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	bd80      	pop	{r7, pc}
	...

08001ef8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b08e      	sub	sp, #56	@ 0x38
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	60f8      	str	r0, [r7, #12]
 8001f00:	60b9      	str	r1, [r7, #8]
 8001f02:	607a      	str	r2, [r7, #4]
 8001f04:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8001f06:	2300      	movs	r3, #0
 8001f08:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8001f0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d10b      	bne.n	8001f2c <xQueueGenericSend+0x34>
	__asm volatile
 8001f14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001f18:	f383 8811 	msr	BASEPRI, r3
 8001f1c:	f3bf 8f6f 	isb	sy
 8001f20:	f3bf 8f4f 	dsb	sy
 8001f24:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8001f26:	bf00      	nop
 8001f28:	bf00      	nop
 8001f2a:	e7fd      	b.n	8001f28 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001f2c:	68bb      	ldr	r3, [r7, #8]
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d103      	bne.n	8001f3a <xQueueGenericSend+0x42>
 8001f32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d101      	bne.n	8001f3e <xQueueGenericSend+0x46>
 8001f3a:	2301      	movs	r3, #1
 8001f3c:	e000      	b.n	8001f40 <xQueueGenericSend+0x48>
 8001f3e:	2300      	movs	r3, #0
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d10b      	bne.n	8001f5c <xQueueGenericSend+0x64>
	__asm volatile
 8001f44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001f48:	f383 8811 	msr	BASEPRI, r3
 8001f4c:	f3bf 8f6f 	isb	sy
 8001f50:	f3bf 8f4f 	dsb	sy
 8001f54:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8001f56:	bf00      	nop
 8001f58:	bf00      	nop
 8001f5a:	e7fd      	b.n	8001f58 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8001f5c:	683b      	ldr	r3, [r7, #0]
 8001f5e:	2b02      	cmp	r3, #2
 8001f60:	d103      	bne.n	8001f6a <xQueueGenericSend+0x72>
 8001f62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f64:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f66:	2b01      	cmp	r3, #1
 8001f68:	d101      	bne.n	8001f6e <xQueueGenericSend+0x76>
 8001f6a:	2301      	movs	r3, #1
 8001f6c:	e000      	b.n	8001f70 <xQueueGenericSend+0x78>
 8001f6e:	2300      	movs	r3, #0
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d10b      	bne.n	8001f8c <xQueueGenericSend+0x94>
	__asm volatile
 8001f74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001f78:	f383 8811 	msr	BASEPRI, r3
 8001f7c:	f3bf 8f6f 	isb	sy
 8001f80:	f3bf 8f4f 	dsb	sy
 8001f84:	623b      	str	r3, [r7, #32]
}
 8001f86:	bf00      	nop
 8001f88:	bf00      	nop
 8001f8a:	e7fd      	b.n	8001f88 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8001f8c:	f001 f9f4 	bl	8003378 <xTaskGetSchedulerState>
 8001f90:	4603      	mov	r3, r0
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d102      	bne.n	8001f9c <xQueueGenericSend+0xa4>
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d101      	bne.n	8001fa0 <xQueueGenericSend+0xa8>
 8001f9c:	2301      	movs	r3, #1
 8001f9e:	e000      	b.n	8001fa2 <xQueueGenericSend+0xaa>
 8001fa0:	2300      	movs	r3, #0
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d10b      	bne.n	8001fbe <xQueueGenericSend+0xc6>
	__asm volatile
 8001fa6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001faa:	f383 8811 	msr	BASEPRI, r3
 8001fae:	f3bf 8f6f 	isb	sy
 8001fb2:	f3bf 8f4f 	dsb	sy
 8001fb6:	61fb      	str	r3, [r7, #28]
}
 8001fb8:	bf00      	nop
 8001fba:	bf00      	nop
 8001fbc:	e7fd      	b.n	8001fba <xQueueGenericSend+0xc2>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8001fbe:	f001 fecd 	bl	8003d5c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8001fc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001fc4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001fc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001fc8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001fca:	429a      	cmp	r2, r3
 8001fcc:	d302      	bcc.n	8001fd4 <xQueueGenericSend+0xdc>
 8001fce:	683b      	ldr	r3, [r7, #0]
 8001fd0:	2b02      	cmp	r3, #2
 8001fd2:	d129      	bne.n	8002028 <xQueueGenericSend+0x130>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8001fd4:	683a      	ldr	r2, [r7, #0]
 8001fd6:	68b9      	ldr	r1, [r7, #8]
 8001fd8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001fda:	f000 fa0d 	bl	80023f8 <prvCopyDataToQueue>
 8001fde:	62f8      	str	r0, [r7, #44]	@ 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001fe0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001fe2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d010      	beq.n	800200a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001fe8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001fea:	3324      	adds	r3, #36	@ 0x24
 8001fec:	4618      	mov	r0, r3
 8001fee:	f000 fff9 	bl	8002fe4 <xTaskRemoveFromEventList>
 8001ff2:	4603      	mov	r3, r0
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d013      	beq.n	8002020 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8001ff8:	4b3f      	ldr	r3, [pc, #252]	@ (80020f8 <xQueueGenericSend+0x200>)
 8001ffa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001ffe:	601a      	str	r2, [r3, #0]
 8002000:	f3bf 8f4f 	dsb	sy
 8002004:	f3bf 8f6f 	isb	sy
 8002008:	e00a      	b.n	8002020 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800200a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800200c:	2b00      	cmp	r3, #0
 800200e:	d007      	beq.n	8002020 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8002010:	4b39      	ldr	r3, [pc, #228]	@ (80020f8 <xQueueGenericSend+0x200>)
 8002012:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002016:	601a      	str	r2, [r3, #0]
 8002018:	f3bf 8f4f 	dsb	sy
 800201c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8002020:	f001 fecc 	bl	8003dbc <vPortExitCritical>
				return pdPASS;
 8002024:	2301      	movs	r3, #1
 8002026:	e063      	b.n	80020f0 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	2b00      	cmp	r3, #0
 800202c:	d103      	bne.n	8002036 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800202e:	f001 fec5 	bl	8003dbc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8002032:	2300      	movs	r3, #0
 8002034:	e05c      	b.n	80020f0 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002036:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002038:	2b00      	cmp	r3, #0
 800203a:	d106      	bne.n	800204a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800203c:	f107 0314 	add.w	r3, r7, #20
 8002040:	4618      	mov	r0, r3
 8002042:	f001 f833 	bl	80030ac <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002046:	2301      	movs	r3, #1
 8002048:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800204a:	f001 feb7 	bl	8003dbc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800204e:	f000 fd99 	bl	8002b84 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002052:	f001 fe83 	bl	8003d5c <vPortEnterCritical>
 8002056:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002058:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800205c:	b25b      	sxtb	r3, r3
 800205e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002062:	d103      	bne.n	800206c <xQueueGenericSend+0x174>
 8002064:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002066:	2200      	movs	r2, #0
 8002068:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800206c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800206e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002072:	b25b      	sxtb	r3, r3
 8002074:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002078:	d103      	bne.n	8002082 <xQueueGenericSend+0x18a>
 800207a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800207c:	2200      	movs	r2, #0
 800207e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002082:	f001 fe9b 	bl	8003dbc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002086:	1d3a      	adds	r2, r7, #4
 8002088:	f107 0314 	add.w	r3, r7, #20
 800208c:	4611      	mov	r1, r2
 800208e:	4618      	mov	r0, r3
 8002090:	f001 f822 	bl	80030d8 <xTaskCheckForTimeOut>
 8002094:	4603      	mov	r3, r0
 8002096:	2b00      	cmp	r3, #0
 8002098:	d124      	bne.n	80020e4 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800209a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800209c:	f000 faa4 	bl	80025e8 <prvIsQueueFull>
 80020a0:	4603      	mov	r3, r0
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d018      	beq.n	80020d8 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80020a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80020a8:	3310      	adds	r3, #16
 80020aa:	687a      	ldr	r2, [r7, #4]
 80020ac:	4611      	mov	r1, r2
 80020ae:	4618      	mov	r0, r3
 80020b0:	f000 ff46 	bl	8002f40 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80020b4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80020b6:	f000 fa2f 	bl	8002518 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80020ba:	f000 fd71 	bl	8002ba0 <xTaskResumeAll>
 80020be:	4603      	mov	r3, r0
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	f47f af7c 	bne.w	8001fbe <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80020c6:	4b0c      	ldr	r3, [pc, #48]	@ (80020f8 <xQueueGenericSend+0x200>)
 80020c8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80020cc:	601a      	str	r2, [r3, #0]
 80020ce:	f3bf 8f4f 	dsb	sy
 80020d2:	f3bf 8f6f 	isb	sy
 80020d6:	e772      	b.n	8001fbe <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80020d8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80020da:	f000 fa1d 	bl	8002518 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80020de:	f000 fd5f 	bl	8002ba0 <xTaskResumeAll>
 80020e2:	e76c      	b.n	8001fbe <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80020e4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80020e6:	f000 fa17 	bl	8002518 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80020ea:	f000 fd59 	bl	8002ba0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80020ee:	2300      	movs	r3, #0
		}
	}
}
 80020f0:	4618      	mov	r0, r3
 80020f2:	3738      	adds	r7, #56	@ 0x38
 80020f4:	46bd      	mov	sp, r7
 80020f6:	bd80      	pop	{r7, pc}
 80020f8:	e000ed04 	.word	0xe000ed04

080020fc <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b08e      	sub	sp, #56	@ 0x38
 8002100:	af00      	add	r7, sp, #0
 8002102:	60f8      	str	r0, [r7, #12]
 8002104:	60b9      	str	r1, [r7, #8]
 8002106:	607a      	str	r2, [r7, #4]
 8002108:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800210e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002110:	2b00      	cmp	r3, #0
 8002112:	d10b      	bne.n	800212c <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8002114:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002118:	f383 8811 	msr	BASEPRI, r3
 800211c:	f3bf 8f6f 	isb	sy
 8002120:	f3bf 8f4f 	dsb	sy
 8002124:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8002126:	bf00      	nop
 8002128:	bf00      	nop
 800212a:	e7fd      	b.n	8002128 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800212c:	68bb      	ldr	r3, [r7, #8]
 800212e:	2b00      	cmp	r3, #0
 8002130:	d103      	bne.n	800213a <xQueueGenericSendFromISR+0x3e>
 8002132:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002134:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002136:	2b00      	cmp	r3, #0
 8002138:	d101      	bne.n	800213e <xQueueGenericSendFromISR+0x42>
 800213a:	2301      	movs	r3, #1
 800213c:	e000      	b.n	8002140 <xQueueGenericSendFromISR+0x44>
 800213e:	2300      	movs	r3, #0
 8002140:	2b00      	cmp	r3, #0
 8002142:	d10b      	bne.n	800215c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8002144:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002148:	f383 8811 	msr	BASEPRI, r3
 800214c:	f3bf 8f6f 	isb	sy
 8002150:	f3bf 8f4f 	dsb	sy
 8002154:	623b      	str	r3, [r7, #32]
}
 8002156:	bf00      	nop
 8002158:	bf00      	nop
 800215a:	e7fd      	b.n	8002158 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800215c:	683b      	ldr	r3, [r7, #0]
 800215e:	2b02      	cmp	r3, #2
 8002160:	d103      	bne.n	800216a <xQueueGenericSendFromISR+0x6e>
 8002162:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002164:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002166:	2b01      	cmp	r3, #1
 8002168:	d101      	bne.n	800216e <xQueueGenericSendFromISR+0x72>
 800216a:	2301      	movs	r3, #1
 800216c:	e000      	b.n	8002170 <xQueueGenericSendFromISR+0x74>
 800216e:	2300      	movs	r3, #0
 8002170:	2b00      	cmp	r3, #0
 8002172:	d10b      	bne.n	800218c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8002174:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002178:	f383 8811 	msr	BASEPRI, r3
 800217c:	f3bf 8f6f 	isb	sy
 8002180:	f3bf 8f4f 	dsb	sy
 8002184:	61fb      	str	r3, [r7, #28]
}
 8002186:	bf00      	nop
 8002188:	bf00      	nop
 800218a:	e7fd      	b.n	8002188 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800218c:	f001 fea8 	bl	8003ee0 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8002190:	f3ef 8211 	mrs	r2, BASEPRI
 8002194:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002198:	f383 8811 	msr	BASEPRI, r3
 800219c:	f3bf 8f6f 	isb	sy
 80021a0:	f3bf 8f4f 	dsb	sy
 80021a4:	61ba      	str	r2, [r7, #24]
 80021a6:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80021a8:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80021aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80021ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80021ae:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80021b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80021b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80021b4:	429a      	cmp	r2, r3
 80021b6:	d302      	bcc.n	80021be <xQueueGenericSendFromISR+0xc2>
 80021b8:	683b      	ldr	r3, [r7, #0]
 80021ba:	2b02      	cmp	r3, #2
 80021bc:	d12c      	bne.n	8002218 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80021be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80021c0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80021c4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80021c8:	683a      	ldr	r2, [r7, #0]
 80021ca:	68b9      	ldr	r1, [r7, #8]
 80021cc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80021ce:	f000 f913 	bl	80023f8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80021d2:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 80021d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021da:	d112      	bne.n	8002202 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80021dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80021de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d016      	beq.n	8002212 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80021e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80021e6:	3324      	adds	r3, #36	@ 0x24
 80021e8:	4618      	mov	r0, r3
 80021ea:	f000 fefb 	bl	8002fe4 <xTaskRemoveFromEventList>
 80021ee:	4603      	mov	r3, r0
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d00e      	beq.n	8002212 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d00b      	beq.n	8002212 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	2201      	movs	r2, #1
 80021fe:	601a      	str	r2, [r3, #0]
 8002200:	e007      	b.n	8002212 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8002202:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8002206:	3301      	adds	r3, #1
 8002208:	b2db      	uxtb	r3, r3
 800220a:	b25a      	sxtb	r2, r3
 800220c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800220e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8002212:	2301      	movs	r3, #1
 8002214:	637b      	str	r3, [r7, #52]	@ 0x34
		{
 8002216:	e001      	b.n	800221c <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8002218:	2300      	movs	r3, #0
 800221a:	637b      	str	r3, [r7, #52]	@ 0x34
 800221c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800221e:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002220:	693b      	ldr	r3, [r7, #16]
 8002222:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8002226:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8002228:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800222a:	4618      	mov	r0, r3
 800222c:	3738      	adds	r7, #56	@ 0x38
 800222e:	46bd      	mov	sp, r7
 8002230:	bd80      	pop	{r7, pc}
	...

08002234 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8002234:	b580      	push	{r7, lr}
 8002236:	b08c      	sub	sp, #48	@ 0x30
 8002238:	af00      	add	r7, sp, #0
 800223a:	60f8      	str	r0, [r7, #12]
 800223c:	60b9      	str	r1, [r7, #8]
 800223e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8002240:	2300      	movs	r3, #0
 8002242:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8002248:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800224a:	2b00      	cmp	r3, #0
 800224c:	d10b      	bne.n	8002266 <xQueueReceive+0x32>
	__asm volatile
 800224e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002252:	f383 8811 	msr	BASEPRI, r3
 8002256:	f3bf 8f6f 	isb	sy
 800225a:	f3bf 8f4f 	dsb	sy
 800225e:	623b      	str	r3, [r7, #32]
}
 8002260:	bf00      	nop
 8002262:	bf00      	nop
 8002264:	e7fd      	b.n	8002262 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002266:	68bb      	ldr	r3, [r7, #8]
 8002268:	2b00      	cmp	r3, #0
 800226a:	d103      	bne.n	8002274 <xQueueReceive+0x40>
 800226c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800226e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002270:	2b00      	cmp	r3, #0
 8002272:	d101      	bne.n	8002278 <xQueueReceive+0x44>
 8002274:	2301      	movs	r3, #1
 8002276:	e000      	b.n	800227a <xQueueReceive+0x46>
 8002278:	2300      	movs	r3, #0
 800227a:	2b00      	cmp	r3, #0
 800227c:	d10b      	bne.n	8002296 <xQueueReceive+0x62>
	__asm volatile
 800227e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002282:	f383 8811 	msr	BASEPRI, r3
 8002286:	f3bf 8f6f 	isb	sy
 800228a:	f3bf 8f4f 	dsb	sy
 800228e:	61fb      	str	r3, [r7, #28]
}
 8002290:	bf00      	nop
 8002292:	bf00      	nop
 8002294:	e7fd      	b.n	8002292 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002296:	f001 f86f 	bl	8003378 <xTaskGetSchedulerState>
 800229a:	4603      	mov	r3, r0
 800229c:	2b00      	cmp	r3, #0
 800229e:	d102      	bne.n	80022a6 <xQueueReceive+0x72>
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d101      	bne.n	80022aa <xQueueReceive+0x76>
 80022a6:	2301      	movs	r3, #1
 80022a8:	e000      	b.n	80022ac <xQueueReceive+0x78>
 80022aa:	2300      	movs	r3, #0
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d10b      	bne.n	80022c8 <xQueueReceive+0x94>
	__asm volatile
 80022b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80022b4:	f383 8811 	msr	BASEPRI, r3
 80022b8:	f3bf 8f6f 	isb	sy
 80022bc:	f3bf 8f4f 	dsb	sy
 80022c0:	61bb      	str	r3, [r7, #24]
}
 80022c2:	bf00      	nop
 80022c4:	bf00      	nop
 80022c6:	e7fd      	b.n	80022c4 <xQueueReceive+0x90>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 80022c8:	f001 fd48 	bl	8003d5c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80022cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80022ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80022d0:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80022d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d01f      	beq.n	8002318 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80022d8:	68b9      	ldr	r1, [r7, #8]
 80022da:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80022dc:	f000 f8f6 	bl	80024cc <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80022e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022e2:	1e5a      	subs	r2, r3, #1
 80022e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80022e6:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80022e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80022ea:	691b      	ldr	r3, [r3, #16]
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d00f      	beq.n	8002310 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80022f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80022f2:	3310      	adds	r3, #16
 80022f4:	4618      	mov	r0, r3
 80022f6:	f000 fe75 	bl	8002fe4 <xTaskRemoveFromEventList>
 80022fa:	4603      	mov	r3, r0
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d007      	beq.n	8002310 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8002300:	4b3c      	ldr	r3, [pc, #240]	@ (80023f4 <xQueueReceive+0x1c0>)
 8002302:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002306:	601a      	str	r2, [r3, #0]
 8002308:	f3bf 8f4f 	dsb	sy
 800230c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8002310:	f001 fd54 	bl	8003dbc <vPortExitCritical>
				return pdPASS;
 8002314:	2301      	movs	r3, #1
 8002316:	e069      	b.n	80023ec <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	2b00      	cmp	r3, #0
 800231c:	d103      	bne.n	8002326 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800231e:	f001 fd4d 	bl	8003dbc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8002322:	2300      	movs	r3, #0
 8002324:	e062      	b.n	80023ec <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002326:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002328:	2b00      	cmp	r3, #0
 800232a:	d106      	bne.n	800233a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800232c:	f107 0310 	add.w	r3, r7, #16
 8002330:	4618      	mov	r0, r3
 8002332:	f000 febb 	bl	80030ac <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002336:	2301      	movs	r3, #1
 8002338:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800233a:	f001 fd3f 	bl	8003dbc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800233e:	f000 fc21 	bl	8002b84 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002342:	f001 fd0b 	bl	8003d5c <vPortEnterCritical>
 8002346:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002348:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800234c:	b25b      	sxtb	r3, r3
 800234e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002352:	d103      	bne.n	800235c <xQueueReceive+0x128>
 8002354:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002356:	2200      	movs	r2, #0
 8002358:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800235c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800235e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002362:	b25b      	sxtb	r3, r3
 8002364:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002368:	d103      	bne.n	8002372 <xQueueReceive+0x13e>
 800236a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800236c:	2200      	movs	r2, #0
 800236e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002372:	f001 fd23 	bl	8003dbc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002376:	1d3a      	adds	r2, r7, #4
 8002378:	f107 0310 	add.w	r3, r7, #16
 800237c:	4611      	mov	r1, r2
 800237e:	4618      	mov	r0, r3
 8002380:	f000 feaa 	bl	80030d8 <xTaskCheckForTimeOut>
 8002384:	4603      	mov	r3, r0
 8002386:	2b00      	cmp	r3, #0
 8002388:	d123      	bne.n	80023d2 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800238a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800238c:	f000 f916 	bl	80025bc <prvIsQueueEmpty>
 8002390:	4603      	mov	r3, r0
 8002392:	2b00      	cmp	r3, #0
 8002394:	d017      	beq.n	80023c6 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8002396:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002398:	3324      	adds	r3, #36	@ 0x24
 800239a:	687a      	ldr	r2, [r7, #4]
 800239c:	4611      	mov	r1, r2
 800239e:	4618      	mov	r0, r3
 80023a0:	f000 fdce 	bl	8002f40 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80023a4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80023a6:	f000 f8b7 	bl	8002518 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80023aa:	f000 fbf9 	bl	8002ba0 <xTaskResumeAll>
 80023ae:	4603      	mov	r3, r0
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d189      	bne.n	80022c8 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80023b4:	4b0f      	ldr	r3, [pc, #60]	@ (80023f4 <xQueueReceive+0x1c0>)
 80023b6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80023ba:	601a      	str	r2, [r3, #0]
 80023bc:	f3bf 8f4f 	dsb	sy
 80023c0:	f3bf 8f6f 	isb	sy
 80023c4:	e780      	b.n	80022c8 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80023c6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80023c8:	f000 f8a6 	bl	8002518 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80023cc:	f000 fbe8 	bl	8002ba0 <xTaskResumeAll>
 80023d0:	e77a      	b.n	80022c8 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80023d2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80023d4:	f000 f8a0 	bl	8002518 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80023d8:	f000 fbe2 	bl	8002ba0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80023dc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80023de:	f000 f8ed 	bl	80025bc <prvIsQueueEmpty>
 80023e2:	4603      	mov	r3, r0
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	f43f af6f 	beq.w	80022c8 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80023ea:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 80023ec:	4618      	mov	r0, r3
 80023ee:	3730      	adds	r7, #48	@ 0x30
 80023f0:	46bd      	mov	sp, r7
 80023f2:	bd80      	pop	{r7, pc}
 80023f4:	e000ed04 	.word	0xe000ed04

080023f8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b086      	sub	sp, #24
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	60f8      	str	r0, [r7, #12]
 8002400:	60b9      	str	r1, [r7, #8]
 8002402:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8002404:	2300      	movs	r3, #0
 8002406:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800240c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002412:	2b00      	cmp	r3, #0
 8002414:	d10d      	bne.n	8002432 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	2b00      	cmp	r3, #0
 800241c:	d14d      	bne.n	80024ba <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	685b      	ldr	r3, [r3, #4]
 8002422:	4618      	mov	r0, r3
 8002424:	f000 ffc6 	bl	80033b4 <xTaskPriorityDisinherit>
 8002428:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	2200      	movs	r2, #0
 800242e:	605a      	str	r2, [r3, #4]
 8002430:	e043      	b.n	80024ba <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	2b00      	cmp	r3, #0
 8002436:	d119      	bne.n	800246c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	6898      	ldr	r0, [r3, #8]
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002440:	461a      	mov	r2, r3
 8002442:	68b9      	ldr	r1, [r7, #8]
 8002444:	f001 ffee 	bl	8004424 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	689a      	ldr	r2, [r3, #8]
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002450:	441a      	add	r2, r3
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	689a      	ldr	r2, [r3, #8]
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	685b      	ldr	r3, [r3, #4]
 800245e:	429a      	cmp	r2, r3
 8002460:	d32b      	bcc.n	80024ba <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	681a      	ldr	r2, [r3, #0]
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	609a      	str	r2, [r3, #8]
 800246a:	e026      	b.n	80024ba <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	68d8      	ldr	r0, [r3, #12]
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002474:	461a      	mov	r2, r3
 8002476:	68b9      	ldr	r1, [r7, #8]
 8002478:	f001 ffd4 	bl	8004424 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	68da      	ldr	r2, [r3, #12]
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002484:	425b      	negs	r3, r3
 8002486:	441a      	add	r2, r3
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	68da      	ldr	r2, [r3, #12]
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	429a      	cmp	r2, r3
 8002496:	d207      	bcs.n	80024a8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	685a      	ldr	r2, [r3, #4]
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024a0:	425b      	negs	r3, r3
 80024a2:	441a      	add	r2, r3
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	2b02      	cmp	r3, #2
 80024ac:	d105      	bne.n	80024ba <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80024ae:	693b      	ldr	r3, [r7, #16]
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d002      	beq.n	80024ba <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80024b4:	693b      	ldr	r3, [r7, #16]
 80024b6:	3b01      	subs	r3, #1
 80024b8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80024ba:	693b      	ldr	r3, [r7, #16]
 80024bc:	1c5a      	adds	r2, r3, #1
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80024c2:	697b      	ldr	r3, [r7, #20]
}
 80024c4:	4618      	mov	r0, r3
 80024c6:	3718      	adds	r7, #24
 80024c8:	46bd      	mov	sp, r7
 80024ca:	bd80      	pop	{r7, pc}

080024cc <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80024cc:	b580      	push	{r7, lr}
 80024ce:	b082      	sub	sp, #8
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	6078      	str	r0, [r7, #4]
 80024d4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d018      	beq.n	8002510 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	68da      	ldr	r2, [r3, #12]
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024e6:	441a      	add	r2, r3
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	68da      	ldr	r2, [r3, #12]
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	685b      	ldr	r3, [r3, #4]
 80024f4:	429a      	cmp	r2, r3
 80024f6:	d303      	bcc.n	8002500 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681a      	ldr	r2, [r3, #0]
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	68d9      	ldr	r1, [r3, #12]
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002508:	461a      	mov	r2, r3
 800250a:	6838      	ldr	r0, [r7, #0]
 800250c:	f001 ff8a 	bl	8004424 <memcpy>
	}
}
 8002510:	bf00      	nop
 8002512:	3708      	adds	r7, #8
 8002514:	46bd      	mov	sp, r7
 8002516:	bd80      	pop	{r7, pc}

08002518 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8002518:	b580      	push	{r7, lr}
 800251a:	b084      	sub	sp, #16
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8002520:	f001 fc1c 	bl	8003d5c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800252a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800252c:	e011      	b.n	8002552 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002532:	2b00      	cmp	r3, #0
 8002534:	d012      	beq.n	800255c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	3324      	adds	r3, #36	@ 0x24
 800253a:	4618      	mov	r0, r3
 800253c:	f000 fd52 	bl	8002fe4 <xTaskRemoveFromEventList>
 8002540:	4603      	mov	r3, r0
 8002542:	2b00      	cmp	r3, #0
 8002544:	d001      	beq.n	800254a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8002546:	f000 fe2b 	bl	80031a0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800254a:	7bfb      	ldrb	r3, [r7, #15]
 800254c:	3b01      	subs	r3, #1
 800254e:	b2db      	uxtb	r3, r3
 8002550:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8002552:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002556:	2b00      	cmp	r3, #0
 8002558:	dce9      	bgt.n	800252e <prvUnlockQueue+0x16>
 800255a:	e000      	b.n	800255e <prvUnlockQueue+0x46>
					break;
 800255c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	22ff      	movs	r2, #255	@ 0xff
 8002562:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8002566:	f001 fc29 	bl	8003dbc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800256a:	f001 fbf7 	bl	8003d5c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002574:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8002576:	e011      	b.n	800259c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	691b      	ldr	r3, [r3, #16]
 800257c:	2b00      	cmp	r3, #0
 800257e:	d012      	beq.n	80025a6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	3310      	adds	r3, #16
 8002584:	4618      	mov	r0, r3
 8002586:	f000 fd2d 	bl	8002fe4 <xTaskRemoveFromEventList>
 800258a:	4603      	mov	r3, r0
 800258c:	2b00      	cmp	r3, #0
 800258e:	d001      	beq.n	8002594 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8002590:	f000 fe06 	bl	80031a0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8002594:	7bbb      	ldrb	r3, [r7, #14]
 8002596:	3b01      	subs	r3, #1
 8002598:	b2db      	uxtb	r3, r3
 800259a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800259c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	dce9      	bgt.n	8002578 <prvUnlockQueue+0x60>
 80025a4:	e000      	b.n	80025a8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80025a6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	22ff      	movs	r2, #255	@ 0xff
 80025ac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80025b0:	f001 fc04 	bl	8003dbc <vPortExitCritical>
}
 80025b4:	bf00      	nop
 80025b6:	3710      	adds	r7, #16
 80025b8:	46bd      	mov	sp, r7
 80025ba:	bd80      	pop	{r7, pc}

080025bc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	b084      	sub	sp, #16
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80025c4:	f001 fbca 	bl	8003d5c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d102      	bne.n	80025d6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80025d0:	2301      	movs	r3, #1
 80025d2:	60fb      	str	r3, [r7, #12]
 80025d4:	e001      	b.n	80025da <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80025d6:	2300      	movs	r3, #0
 80025d8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80025da:	f001 fbef 	bl	8003dbc <vPortExitCritical>

	return xReturn;
 80025de:	68fb      	ldr	r3, [r7, #12]
}
 80025e0:	4618      	mov	r0, r3
 80025e2:	3710      	adds	r7, #16
 80025e4:	46bd      	mov	sp, r7
 80025e6:	bd80      	pop	{r7, pc}

080025e8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80025e8:	b580      	push	{r7, lr}
 80025ea:	b084      	sub	sp, #16
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80025f0:	f001 fbb4 	bl	8003d5c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80025fc:	429a      	cmp	r2, r3
 80025fe:	d102      	bne.n	8002606 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8002600:	2301      	movs	r3, #1
 8002602:	60fb      	str	r3, [r7, #12]
 8002604:	e001      	b.n	800260a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8002606:	2300      	movs	r3, #0
 8002608:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800260a:	f001 fbd7 	bl	8003dbc <vPortExitCritical>

	return xReturn;
 800260e:	68fb      	ldr	r3, [r7, #12]
}
 8002610:	4618      	mov	r0, r3
 8002612:	3710      	adds	r7, #16
 8002614:	46bd      	mov	sp, r7
 8002616:	bd80      	pop	{r7, pc}

08002618 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8002618:	b480      	push	{r7}
 800261a:	b085      	sub	sp, #20
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]
 8002620:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002622:	2300      	movs	r3, #0
 8002624:	60fb      	str	r3, [r7, #12]
 8002626:	e014      	b.n	8002652 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8002628:	4a0e      	ldr	r2, [pc, #56]	@ (8002664 <vQueueAddToRegistry+0x4c>)
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002630:	2b00      	cmp	r3, #0
 8002632:	d10b      	bne.n	800264c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8002634:	490b      	ldr	r1, [pc, #44]	@ (8002664 <vQueueAddToRegistry+0x4c>)
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	683a      	ldr	r2, [r7, #0]
 800263a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800263e:	4a09      	ldr	r2, [pc, #36]	@ (8002664 <vQueueAddToRegistry+0x4c>)
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	00db      	lsls	r3, r3, #3
 8002644:	4413      	add	r3, r2
 8002646:	687a      	ldr	r2, [r7, #4]
 8002648:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800264a:	e006      	b.n	800265a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	3301      	adds	r3, #1
 8002650:	60fb      	str	r3, [r7, #12]
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	2b07      	cmp	r3, #7
 8002656:	d9e7      	bls.n	8002628 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8002658:	bf00      	nop
 800265a:	bf00      	nop
 800265c:	3714      	adds	r7, #20
 800265e:	46bd      	mov	sp, r7
 8002660:	bc80      	pop	{r7}
 8002662:	4770      	bx	lr
 8002664:	2000082c 	.word	0x2000082c

08002668 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8002668:	b580      	push	{r7, lr}
 800266a:	b086      	sub	sp, #24
 800266c:	af00      	add	r7, sp, #0
 800266e:	60f8      	str	r0, [r7, #12]
 8002670:	60b9      	str	r1, [r7, #8]
 8002672:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8002678:	f001 fb70 	bl	8003d5c <vPortEnterCritical>
 800267c:	697b      	ldr	r3, [r7, #20]
 800267e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002682:	b25b      	sxtb	r3, r3
 8002684:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002688:	d103      	bne.n	8002692 <vQueueWaitForMessageRestricted+0x2a>
 800268a:	697b      	ldr	r3, [r7, #20]
 800268c:	2200      	movs	r2, #0
 800268e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002692:	697b      	ldr	r3, [r7, #20]
 8002694:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002698:	b25b      	sxtb	r3, r3
 800269a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800269e:	d103      	bne.n	80026a8 <vQueueWaitForMessageRestricted+0x40>
 80026a0:	697b      	ldr	r3, [r7, #20]
 80026a2:	2200      	movs	r2, #0
 80026a4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80026a8:	f001 fb88 	bl	8003dbc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80026ac:	697b      	ldr	r3, [r7, #20]
 80026ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d106      	bne.n	80026c2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80026b4:	697b      	ldr	r3, [r7, #20]
 80026b6:	3324      	adds	r3, #36	@ 0x24
 80026b8:	687a      	ldr	r2, [r7, #4]
 80026ba:	68b9      	ldr	r1, [r7, #8]
 80026bc:	4618      	mov	r0, r3
 80026be:	f000 fc65 	bl	8002f8c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80026c2:	6978      	ldr	r0, [r7, #20]
 80026c4:	f7ff ff28 	bl	8002518 <prvUnlockQueue>
	}
 80026c8:	bf00      	nop
 80026ca:	3718      	adds	r7, #24
 80026cc:	46bd      	mov	sp, r7
 80026ce:	bd80      	pop	{r7, pc}

080026d0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80026d0:	b580      	push	{r7, lr}
 80026d2:	b08e      	sub	sp, #56	@ 0x38
 80026d4:	af04      	add	r7, sp, #16
 80026d6:	60f8      	str	r0, [r7, #12]
 80026d8:	60b9      	str	r1, [r7, #8]
 80026da:	607a      	str	r2, [r7, #4]
 80026dc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80026de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d10b      	bne.n	80026fc <xTaskCreateStatic+0x2c>
	__asm volatile
 80026e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80026e8:	f383 8811 	msr	BASEPRI, r3
 80026ec:	f3bf 8f6f 	isb	sy
 80026f0:	f3bf 8f4f 	dsb	sy
 80026f4:	623b      	str	r3, [r7, #32]
}
 80026f6:	bf00      	nop
 80026f8:	bf00      	nop
 80026fa:	e7fd      	b.n	80026f8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80026fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d10b      	bne.n	800271a <xTaskCreateStatic+0x4a>
	__asm volatile
 8002702:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002706:	f383 8811 	msr	BASEPRI, r3
 800270a:	f3bf 8f6f 	isb	sy
 800270e:	f3bf 8f4f 	dsb	sy
 8002712:	61fb      	str	r3, [r7, #28]
}
 8002714:	bf00      	nop
 8002716:	bf00      	nop
 8002718:	e7fd      	b.n	8002716 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800271a:	23a8      	movs	r3, #168	@ 0xa8
 800271c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800271e:	693b      	ldr	r3, [r7, #16]
 8002720:	2ba8      	cmp	r3, #168	@ 0xa8
 8002722:	d00b      	beq.n	800273c <xTaskCreateStatic+0x6c>
	__asm volatile
 8002724:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002728:	f383 8811 	msr	BASEPRI, r3
 800272c:	f3bf 8f6f 	isb	sy
 8002730:	f3bf 8f4f 	dsb	sy
 8002734:	61bb      	str	r3, [r7, #24]
}
 8002736:	bf00      	nop
 8002738:	bf00      	nop
 800273a:	e7fd      	b.n	8002738 <xTaskCreateStatic+0x68>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800273c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800273e:	2b00      	cmp	r3, #0
 8002740:	d01e      	beq.n	8002780 <xTaskCreateStatic+0xb0>
 8002742:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002744:	2b00      	cmp	r3, #0
 8002746:	d01b      	beq.n	8002780 <xTaskCreateStatic+0xb0>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002748:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800274a:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800274c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800274e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002750:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8002752:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002754:	2202      	movs	r2, #2
 8002756:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800275a:	2300      	movs	r3, #0
 800275c:	9303      	str	r3, [sp, #12]
 800275e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002760:	9302      	str	r3, [sp, #8]
 8002762:	f107 0314 	add.w	r3, r7, #20
 8002766:	9301      	str	r3, [sp, #4]
 8002768:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800276a:	9300      	str	r3, [sp, #0]
 800276c:	683b      	ldr	r3, [r7, #0]
 800276e:	687a      	ldr	r2, [r7, #4]
 8002770:	68b9      	ldr	r1, [r7, #8]
 8002772:	68f8      	ldr	r0, [r7, #12]
 8002774:	f000 f850 	bl	8002818 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002778:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800277a:	f000 f8ed 	bl	8002958 <prvAddNewTaskToReadyList>
 800277e:	e001      	b.n	8002784 <xTaskCreateStatic+0xb4>
		}
		else
		{
			xReturn = NULL;
 8002780:	2300      	movs	r3, #0
 8002782:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8002784:	697b      	ldr	r3, [r7, #20]
	}
 8002786:	4618      	mov	r0, r3
 8002788:	3728      	adds	r7, #40	@ 0x28
 800278a:	46bd      	mov	sp, r7
 800278c:	bd80      	pop	{r7, pc}

0800278e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800278e:	b580      	push	{r7, lr}
 8002790:	b08c      	sub	sp, #48	@ 0x30
 8002792:	af04      	add	r7, sp, #16
 8002794:	60f8      	str	r0, [r7, #12]
 8002796:	60b9      	str	r1, [r7, #8]
 8002798:	603b      	str	r3, [r7, #0]
 800279a:	4613      	mov	r3, r2
 800279c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800279e:	88fb      	ldrh	r3, [r7, #6]
 80027a0:	009b      	lsls	r3, r3, #2
 80027a2:	4618      	mov	r0, r3
 80027a4:	f001 fbdc 	bl	8003f60 <pvPortMalloc>
 80027a8:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80027aa:	697b      	ldr	r3, [r7, #20]
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d00e      	beq.n	80027ce <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 80027b0:	20a8      	movs	r0, #168	@ 0xa8
 80027b2:	f001 fbd5 	bl	8003f60 <pvPortMalloc>
 80027b6:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80027b8:	69fb      	ldr	r3, [r7, #28]
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d003      	beq.n	80027c6 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80027be:	69fb      	ldr	r3, [r7, #28]
 80027c0:	697a      	ldr	r2, [r7, #20]
 80027c2:	631a      	str	r2, [r3, #48]	@ 0x30
 80027c4:	e005      	b.n	80027d2 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80027c6:	6978      	ldr	r0, [r7, #20]
 80027c8:	f001 fc92 	bl	80040f0 <vPortFree>
 80027cc:	e001      	b.n	80027d2 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80027ce:	2300      	movs	r3, #0
 80027d0:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80027d2:	69fb      	ldr	r3, [r7, #28]
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d017      	beq.n	8002808 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80027d8:	69fb      	ldr	r3, [r7, #28]
 80027da:	2200      	movs	r2, #0
 80027dc:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80027e0:	88fa      	ldrh	r2, [r7, #6]
 80027e2:	2300      	movs	r3, #0
 80027e4:	9303      	str	r3, [sp, #12]
 80027e6:	69fb      	ldr	r3, [r7, #28]
 80027e8:	9302      	str	r3, [sp, #8]
 80027ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80027ec:	9301      	str	r3, [sp, #4]
 80027ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027f0:	9300      	str	r3, [sp, #0]
 80027f2:	683b      	ldr	r3, [r7, #0]
 80027f4:	68b9      	ldr	r1, [r7, #8]
 80027f6:	68f8      	ldr	r0, [r7, #12]
 80027f8:	f000 f80e 	bl	8002818 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80027fc:	69f8      	ldr	r0, [r7, #28]
 80027fe:	f000 f8ab 	bl	8002958 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8002802:	2301      	movs	r3, #1
 8002804:	61bb      	str	r3, [r7, #24]
 8002806:	e002      	b.n	800280e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002808:	f04f 33ff 	mov.w	r3, #4294967295
 800280c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800280e:	69bb      	ldr	r3, [r7, #24]
	}
 8002810:	4618      	mov	r0, r3
 8002812:	3720      	adds	r7, #32
 8002814:	46bd      	mov	sp, r7
 8002816:	bd80      	pop	{r7, pc}

08002818 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8002818:	b580      	push	{r7, lr}
 800281a:	b088      	sub	sp, #32
 800281c:	af00      	add	r7, sp, #0
 800281e:	60f8      	str	r0, [r7, #12]
 8002820:	60b9      	str	r1, [r7, #8]
 8002822:	607a      	str	r2, [r7, #4]
 8002824:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8002826:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002828:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	009b      	lsls	r3, r3, #2
 800282e:	461a      	mov	r2, r3
 8002830:	21a5      	movs	r1, #165	@ 0xa5
 8002832:	f001 fd73 	bl	800431c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8002836:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002838:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002840:	3b01      	subs	r3, #1
 8002842:	009b      	lsls	r3, r3, #2
 8002844:	4413      	add	r3, r2
 8002846:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8002848:	69bb      	ldr	r3, [r7, #24]
 800284a:	f023 0307 	bic.w	r3, r3, #7
 800284e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8002850:	69bb      	ldr	r3, [r7, #24]
 8002852:	f003 0307 	and.w	r3, r3, #7
 8002856:	2b00      	cmp	r3, #0
 8002858:	d00b      	beq.n	8002872 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800285a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800285e:	f383 8811 	msr	BASEPRI, r3
 8002862:	f3bf 8f6f 	isb	sy
 8002866:	f3bf 8f4f 	dsb	sy
 800286a:	617b      	str	r3, [r7, #20]
}
 800286c:	bf00      	nop
 800286e:	bf00      	nop
 8002870:	e7fd      	b.n	800286e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002872:	2300      	movs	r3, #0
 8002874:	61fb      	str	r3, [r7, #28]
 8002876:	e012      	b.n	800289e <prvInitialiseNewTask+0x86>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8002878:	68ba      	ldr	r2, [r7, #8]
 800287a:	69fb      	ldr	r3, [r7, #28]
 800287c:	4413      	add	r3, r2
 800287e:	7819      	ldrb	r1, [r3, #0]
 8002880:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002882:	69fb      	ldr	r3, [r7, #28]
 8002884:	4413      	add	r3, r2
 8002886:	3334      	adds	r3, #52	@ 0x34
 8002888:	460a      	mov	r2, r1
 800288a:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 800288c:	68ba      	ldr	r2, [r7, #8]
 800288e:	69fb      	ldr	r3, [r7, #28]
 8002890:	4413      	add	r3, r2
 8002892:	781b      	ldrb	r3, [r3, #0]
 8002894:	2b00      	cmp	r3, #0
 8002896:	d006      	beq.n	80028a6 <prvInitialiseNewTask+0x8e>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002898:	69fb      	ldr	r3, [r7, #28]
 800289a:	3301      	adds	r3, #1
 800289c:	61fb      	str	r3, [r7, #28]
 800289e:	69fb      	ldr	r3, [r7, #28]
 80028a0:	2b0f      	cmp	r3, #15
 80028a2:	d9e9      	bls.n	8002878 <prvInitialiseNewTask+0x60>
 80028a4:	e000      	b.n	80028a8 <prvInitialiseNewTask+0x90>
		{
			break;
 80028a6:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80028a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80028aa:	2200      	movs	r2, #0
 80028ac:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80028b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80028b2:	2b37      	cmp	r3, #55	@ 0x37
 80028b4:	d901      	bls.n	80028ba <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80028b6:	2337      	movs	r3, #55	@ 0x37
 80028b8:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80028ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80028bc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80028be:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80028c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80028c2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80028c4:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80028c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80028c8:	2200      	movs	r2, #0
 80028ca:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80028cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80028ce:	3304      	adds	r3, #4
 80028d0:	4618      	mov	r0, r3
 80028d2:	f7ff f976 	bl	8001bc2 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80028d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80028d8:	3318      	adds	r3, #24
 80028da:	4618      	mov	r0, r3
 80028dc:	f7ff f971 	bl	8001bc2 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80028e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80028e2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80028e4:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80028e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80028e8:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80028ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80028ee:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80028f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80028f2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80028f4:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80028f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80028f8:	2200      	movs	r2, #0
 80028fa:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80028fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002900:	2200      	movs	r2, #0
 8002902:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8002906:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002908:	3354      	adds	r3, #84	@ 0x54
 800290a:	224c      	movs	r2, #76	@ 0x4c
 800290c:	2100      	movs	r1, #0
 800290e:	4618      	mov	r0, r3
 8002910:	f001 fd04 	bl	800431c <memset>
 8002914:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002916:	4a0d      	ldr	r2, [pc, #52]	@ (800294c <prvInitialiseNewTask+0x134>)
 8002918:	659a      	str	r2, [r3, #88]	@ 0x58
 800291a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800291c:	4a0c      	ldr	r2, [pc, #48]	@ (8002950 <prvInitialiseNewTask+0x138>)
 800291e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002920:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002922:	4a0c      	ldr	r2, [pc, #48]	@ (8002954 <prvInitialiseNewTask+0x13c>)
 8002924:	661a      	str	r2, [r3, #96]	@ 0x60
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8002926:	683a      	ldr	r2, [r7, #0]
 8002928:	68f9      	ldr	r1, [r7, #12]
 800292a:	69b8      	ldr	r0, [r7, #24]
 800292c:	f001 f926 	bl	8003b7c <pxPortInitialiseStack>
 8002930:	4602      	mov	r2, r0
 8002932:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002934:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8002936:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002938:	2b00      	cmp	r3, #0
 800293a:	d002      	beq.n	8002942 <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800293c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800293e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002940:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002942:	bf00      	nop
 8002944:	3720      	adds	r7, #32
 8002946:	46bd      	mov	sp, r7
 8002948:	bd80      	pop	{r7, pc}
 800294a:	bf00      	nop
 800294c:	20001ab8 	.word	0x20001ab8
 8002950:	20001b20 	.word	0x20001b20
 8002954:	20001b88 	.word	0x20001b88

08002958 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8002958:	b580      	push	{r7, lr}
 800295a:	b082      	sub	sp, #8
 800295c:	af00      	add	r7, sp, #0
 800295e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8002960:	f001 f9fc 	bl	8003d5c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8002964:	4b2d      	ldr	r3, [pc, #180]	@ (8002a1c <prvAddNewTaskToReadyList+0xc4>)
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	3301      	adds	r3, #1
 800296a:	4a2c      	ldr	r2, [pc, #176]	@ (8002a1c <prvAddNewTaskToReadyList+0xc4>)
 800296c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800296e:	4b2c      	ldr	r3, [pc, #176]	@ (8002a20 <prvAddNewTaskToReadyList+0xc8>)
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	2b00      	cmp	r3, #0
 8002974:	d109      	bne.n	800298a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8002976:	4a2a      	ldr	r2, [pc, #168]	@ (8002a20 <prvAddNewTaskToReadyList+0xc8>)
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800297c:	4b27      	ldr	r3, [pc, #156]	@ (8002a1c <prvAddNewTaskToReadyList+0xc4>)
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	2b01      	cmp	r3, #1
 8002982:	d110      	bne.n	80029a6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8002984:	f000 fc30 	bl	80031e8 <prvInitialiseTaskLists>
 8002988:	e00d      	b.n	80029a6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800298a:	4b26      	ldr	r3, [pc, #152]	@ (8002a24 <prvAddNewTaskToReadyList+0xcc>)
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	2b00      	cmp	r3, #0
 8002990:	d109      	bne.n	80029a6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8002992:	4b23      	ldr	r3, [pc, #140]	@ (8002a20 <prvAddNewTaskToReadyList+0xc8>)
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800299c:	429a      	cmp	r2, r3
 800299e:	d802      	bhi.n	80029a6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80029a0:	4a1f      	ldr	r2, [pc, #124]	@ (8002a20 <prvAddNewTaskToReadyList+0xc8>)
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80029a6:	4b20      	ldr	r3, [pc, #128]	@ (8002a28 <prvAddNewTaskToReadyList+0xd0>)
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	3301      	adds	r3, #1
 80029ac:	4a1e      	ldr	r2, [pc, #120]	@ (8002a28 <prvAddNewTaskToReadyList+0xd0>)
 80029ae:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80029b0:	4b1d      	ldr	r3, [pc, #116]	@ (8002a28 <prvAddNewTaskToReadyList+0xd0>)
 80029b2:	681a      	ldr	r2, [r3, #0]
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80029bc:	4b1b      	ldr	r3, [pc, #108]	@ (8002a2c <prvAddNewTaskToReadyList+0xd4>)
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	429a      	cmp	r2, r3
 80029c2:	d903      	bls.n	80029cc <prvAddNewTaskToReadyList+0x74>
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029c8:	4a18      	ldr	r2, [pc, #96]	@ (8002a2c <prvAddNewTaskToReadyList+0xd4>)
 80029ca:	6013      	str	r3, [r2, #0]
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80029d0:	4613      	mov	r3, r2
 80029d2:	009b      	lsls	r3, r3, #2
 80029d4:	4413      	add	r3, r2
 80029d6:	009b      	lsls	r3, r3, #2
 80029d8:	4a15      	ldr	r2, [pc, #84]	@ (8002a30 <prvAddNewTaskToReadyList+0xd8>)
 80029da:	441a      	add	r2, r3
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	3304      	adds	r3, #4
 80029e0:	4619      	mov	r1, r3
 80029e2:	4610      	mov	r0, r2
 80029e4:	f7ff f8f9 	bl	8001bda <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80029e8:	f001 f9e8 	bl	8003dbc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80029ec:	4b0d      	ldr	r3, [pc, #52]	@ (8002a24 <prvAddNewTaskToReadyList+0xcc>)
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d00e      	beq.n	8002a12 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80029f4:	4b0a      	ldr	r3, [pc, #40]	@ (8002a20 <prvAddNewTaskToReadyList+0xc8>)
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029fe:	429a      	cmp	r2, r3
 8002a00:	d207      	bcs.n	8002a12 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8002a02:	4b0c      	ldr	r3, [pc, #48]	@ (8002a34 <prvAddNewTaskToReadyList+0xdc>)
 8002a04:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002a08:	601a      	str	r2, [r3, #0]
 8002a0a:	f3bf 8f4f 	dsb	sy
 8002a0e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002a12:	bf00      	nop
 8002a14:	3708      	adds	r7, #8
 8002a16:	46bd      	mov	sp, r7
 8002a18:	bd80      	pop	{r7, pc}
 8002a1a:	bf00      	nop
 8002a1c:	20000d40 	.word	0x20000d40
 8002a20:	2000086c 	.word	0x2000086c
 8002a24:	20000d4c 	.word	0x20000d4c
 8002a28:	20000d5c 	.word	0x20000d5c
 8002a2c:	20000d48 	.word	0x20000d48
 8002a30:	20000870 	.word	0x20000870
 8002a34:	e000ed04 	.word	0xe000ed04

08002a38 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	b084      	sub	sp, #16
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8002a40:	2300      	movs	r3, #0
 8002a42:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d018      	beq.n	8002a7c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8002a4a:	4b14      	ldr	r3, [pc, #80]	@ (8002a9c <vTaskDelay+0x64>)
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d00b      	beq.n	8002a6a <vTaskDelay+0x32>
	__asm volatile
 8002a52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002a56:	f383 8811 	msr	BASEPRI, r3
 8002a5a:	f3bf 8f6f 	isb	sy
 8002a5e:	f3bf 8f4f 	dsb	sy
 8002a62:	60bb      	str	r3, [r7, #8]
}
 8002a64:	bf00      	nop
 8002a66:	bf00      	nop
 8002a68:	e7fd      	b.n	8002a66 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8002a6a:	f000 f88b 	bl	8002b84 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8002a6e:	2100      	movs	r1, #0
 8002a70:	6878      	ldr	r0, [r7, #4]
 8002a72:	f000 fd0f 	bl	8003494 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8002a76:	f000 f893 	bl	8002ba0 <xTaskResumeAll>
 8002a7a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d107      	bne.n	8002a92 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8002a82:	4b07      	ldr	r3, [pc, #28]	@ (8002aa0 <vTaskDelay+0x68>)
 8002a84:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002a88:	601a      	str	r2, [r3, #0]
 8002a8a:	f3bf 8f4f 	dsb	sy
 8002a8e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8002a92:	bf00      	nop
 8002a94:	3710      	adds	r7, #16
 8002a96:	46bd      	mov	sp, r7
 8002a98:	bd80      	pop	{r7, pc}
 8002a9a:	bf00      	nop
 8002a9c:	20000d68 	.word	0x20000d68
 8002aa0:	e000ed04 	.word	0xe000ed04

08002aa4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	b08a      	sub	sp, #40	@ 0x28
 8002aa8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8002aaa:	2300      	movs	r3, #0
 8002aac:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8002aae:	2300      	movs	r3, #0
 8002ab0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8002ab2:	463a      	mov	r2, r7
 8002ab4:	1d39      	adds	r1, r7, #4
 8002ab6:	f107 0308 	add.w	r3, r7, #8
 8002aba:	4618      	mov	r0, r3
 8002abc:	f7ff f830 	bl	8001b20 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8002ac0:	6839      	ldr	r1, [r7, #0]
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	68ba      	ldr	r2, [r7, #8]
 8002ac6:	9202      	str	r2, [sp, #8]
 8002ac8:	9301      	str	r3, [sp, #4]
 8002aca:	2300      	movs	r3, #0
 8002acc:	9300      	str	r3, [sp, #0]
 8002ace:	2300      	movs	r3, #0
 8002ad0:	460a      	mov	r2, r1
 8002ad2:	4924      	ldr	r1, [pc, #144]	@ (8002b64 <vTaskStartScheduler+0xc0>)
 8002ad4:	4824      	ldr	r0, [pc, #144]	@ (8002b68 <vTaskStartScheduler+0xc4>)
 8002ad6:	f7ff fdfb 	bl	80026d0 <xTaskCreateStatic>
 8002ada:	4603      	mov	r3, r0
 8002adc:	4a23      	ldr	r2, [pc, #140]	@ (8002b6c <vTaskStartScheduler+0xc8>)
 8002ade:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8002ae0:	4b22      	ldr	r3, [pc, #136]	@ (8002b6c <vTaskStartScheduler+0xc8>)
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d002      	beq.n	8002aee <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8002ae8:	2301      	movs	r3, #1
 8002aea:	617b      	str	r3, [r7, #20]
 8002aec:	e001      	b.n	8002af2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8002aee:	2300      	movs	r3, #0
 8002af0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8002af2:	697b      	ldr	r3, [r7, #20]
 8002af4:	2b01      	cmp	r3, #1
 8002af6:	d102      	bne.n	8002afe <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8002af8:	f000 fd20 	bl	800353c <xTimerCreateTimerTask>
 8002afc:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8002afe:	697b      	ldr	r3, [r7, #20]
 8002b00:	2b01      	cmp	r3, #1
 8002b02:	d11b      	bne.n	8002b3c <vTaskStartScheduler+0x98>
	__asm volatile
 8002b04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002b08:	f383 8811 	msr	BASEPRI, r3
 8002b0c:	f3bf 8f6f 	isb	sy
 8002b10:	f3bf 8f4f 	dsb	sy
 8002b14:	613b      	str	r3, [r7, #16]
}
 8002b16:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8002b18:	4b15      	ldr	r3, [pc, #84]	@ (8002b70 <vTaskStartScheduler+0xcc>)
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	3354      	adds	r3, #84	@ 0x54
 8002b1e:	4a15      	ldr	r2, [pc, #84]	@ (8002b74 <vTaskStartScheduler+0xd0>)
 8002b20:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8002b22:	4b15      	ldr	r3, [pc, #84]	@ (8002b78 <vTaskStartScheduler+0xd4>)
 8002b24:	f04f 32ff 	mov.w	r2, #4294967295
 8002b28:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8002b2a:	4b14      	ldr	r3, [pc, #80]	@ (8002b7c <vTaskStartScheduler+0xd8>)
 8002b2c:	2201      	movs	r2, #1
 8002b2e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8002b30:	4b13      	ldr	r3, [pc, #76]	@ (8002b80 <vTaskStartScheduler+0xdc>)
 8002b32:	2200      	movs	r2, #0
 8002b34:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8002b36:	f001 f89f 	bl	8003c78 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8002b3a:	e00f      	b.n	8002b5c <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8002b3c:	697b      	ldr	r3, [r7, #20]
 8002b3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b42:	d10b      	bne.n	8002b5c <vTaskStartScheduler+0xb8>
	__asm volatile
 8002b44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002b48:	f383 8811 	msr	BASEPRI, r3
 8002b4c:	f3bf 8f6f 	isb	sy
 8002b50:	f3bf 8f4f 	dsb	sy
 8002b54:	60fb      	str	r3, [r7, #12]
}
 8002b56:	bf00      	nop
 8002b58:	bf00      	nop
 8002b5a:	e7fd      	b.n	8002b58 <vTaskStartScheduler+0xb4>
}
 8002b5c:	bf00      	nop
 8002b5e:	3718      	adds	r7, #24
 8002b60:	46bd      	mov	sp, r7
 8002b62:	bd80      	pop	{r7, pc}
 8002b64:	08004520 	.word	0x08004520
 8002b68:	080031b9 	.word	0x080031b9
 8002b6c:	20000d64 	.word	0x20000d64
 8002b70:	2000086c 	.word	0x2000086c
 8002b74:	20000010 	.word	0x20000010
 8002b78:	20000d60 	.word	0x20000d60
 8002b7c:	20000d4c 	.word	0x20000d4c
 8002b80:	20000d44 	.word	0x20000d44

08002b84 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8002b84:	b480      	push	{r7}
 8002b86:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8002b88:	4b04      	ldr	r3, [pc, #16]	@ (8002b9c <vTaskSuspendAll+0x18>)
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	3301      	adds	r3, #1
 8002b8e:	4a03      	ldr	r2, [pc, #12]	@ (8002b9c <vTaskSuspendAll+0x18>)
 8002b90:	6013      	str	r3, [r2, #0]
}
 8002b92:	bf00      	nop
 8002b94:	46bd      	mov	sp, r7
 8002b96:	bc80      	pop	{r7}
 8002b98:	4770      	bx	lr
 8002b9a:	bf00      	nop
 8002b9c:	20000d68 	.word	0x20000d68

08002ba0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8002ba0:	b580      	push	{r7, lr}
 8002ba2:	b084      	sub	sp, #16
 8002ba4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8002ba6:	2300      	movs	r3, #0
 8002ba8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8002baa:	2300      	movs	r3, #0
 8002bac:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8002bae:	4b42      	ldr	r3, [pc, #264]	@ (8002cb8 <xTaskResumeAll+0x118>)
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d10b      	bne.n	8002bce <xTaskResumeAll+0x2e>
	__asm volatile
 8002bb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002bba:	f383 8811 	msr	BASEPRI, r3
 8002bbe:	f3bf 8f6f 	isb	sy
 8002bc2:	f3bf 8f4f 	dsb	sy
 8002bc6:	603b      	str	r3, [r7, #0]
}
 8002bc8:	bf00      	nop
 8002bca:	bf00      	nop
 8002bcc:	e7fd      	b.n	8002bca <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8002bce:	f001 f8c5 	bl	8003d5c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8002bd2:	4b39      	ldr	r3, [pc, #228]	@ (8002cb8 <xTaskResumeAll+0x118>)
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	3b01      	subs	r3, #1
 8002bd8:	4a37      	ldr	r2, [pc, #220]	@ (8002cb8 <xTaskResumeAll+0x118>)
 8002bda:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002bdc:	4b36      	ldr	r3, [pc, #216]	@ (8002cb8 <xTaskResumeAll+0x118>)
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d162      	bne.n	8002caa <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8002be4:	4b35      	ldr	r3, [pc, #212]	@ (8002cbc <xTaskResumeAll+0x11c>)
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d05e      	beq.n	8002caa <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002bec:	e02f      	b.n	8002c4e <xTaskResumeAll+0xae>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8002bee:	4b34      	ldr	r3, [pc, #208]	@ (8002cc0 <xTaskResumeAll+0x120>)
 8002bf0:	68db      	ldr	r3, [r3, #12]
 8002bf2:	68db      	ldr	r3, [r3, #12]
 8002bf4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	3318      	adds	r3, #24
 8002bfa:	4618      	mov	r0, r3
 8002bfc:	f7ff f848 	bl	8001c90 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	3304      	adds	r3, #4
 8002c04:	4618      	mov	r0, r3
 8002c06:	f7ff f843 	bl	8001c90 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002c0e:	4b2d      	ldr	r3, [pc, #180]	@ (8002cc4 <xTaskResumeAll+0x124>)
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	429a      	cmp	r2, r3
 8002c14:	d903      	bls.n	8002c1e <xTaskResumeAll+0x7e>
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c1a:	4a2a      	ldr	r2, [pc, #168]	@ (8002cc4 <xTaskResumeAll+0x124>)
 8002c1c:	6013      	str	r3, [r2, #0]
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002c22:	4613      	mov	r3, r2
 8002c24:	009b      	lsls	r3, r3, #2
 8002c26:	4413      	add	r3, r2
 8002c28:	009b      	lsls	r3, r3, #2
 8002c2a:	4a27      	ldr	r2, [pc, #156]	@ (8002cc8 <xTaskResumeAll+0x128>)
 8002c2c:	441a      	add	r2, r3
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	3304      	adds	r3, #4
 8002c32:	4619      	mov	r1, r3
 8002c34:	4610      	mov	r0, r2
 8002c36:	f7fe ffd0 	bl	8001bda <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002c3e:	4b23      	ldr	r3, [pc, #140]	@ (8002ccc <xTaskResumeAll+0x12c>)
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c44:	429a      	cmp	r2, r3
 8002c46:	d302      	bcc.n	8002c4e <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8002c48:	4b21      	ldr	r3, [pc, #132]	@ (8002cd0 <xTaskResumeAll+0x130>)
 8002c4a:	2201      	movs	r2, #1
 8002c4c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002c4e:	4b1c      	ldr	r3, [pc, #112]	@ (8002cc0 <xTaskResumeAll+0x120>)
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d1cb      	bne.n	8002bee <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d001      	beq.n	8002c60 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8002c5c:	f000 fb68 	bl	8003330 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8002c60:	4b1c      	ldr	r3, [pc, #112]	@ (8002cd4 <xTaskResumeAll+0x134>)
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d010      	beq.n	8002c8e <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8002c6c:	f000 f844 	bl	8002cf8 <xTaskIncrementTick>
 8002c70:	4603      	mov	r3, r0
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d002      	beq.n	8002c7c <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8002c76:	4b16      	ldr	r3, [pc, #88]	@ (8002cd0 <xTaskResumeAll+0x130>)
 8002c78:	2201      	movs	r2, #1
 8002c7a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	3b01      	subs	r3, #1
 8002c80:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d1f1      	bne.n	8002c6c <xTaskResumeAll+0xcc>

						uxPendedTicks = 0;
 8002c88:	4b12      	ldr	r3, [pc, #72]	@ (8002cd4 <xTaskResumeAll+0x134>)
 8002c8a:	2200      	movs	r2, #0
 8002c8c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8002c8e:	4b10      	ldr	r3, [pc, #64]	@ (8002cd0 <xTaskResumeAll+0x130>)
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d009      	beq.n	8002caa <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8002c96:	2301      	movs	r3, #1
 8002c98:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8002c9a:	4b0f      	ldr	r3, [pc, #60]	@ (8002cd8 <xTaskResumeAll+0x138>)
 8002c9c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002ca0:	601a      	str	r2, [r3, #0]
 8002ca2:	f3bf 8f4f 	dsb	sy
 8002ca6:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8002caa:	f001 f887 	bl	8003dbc <vPortExitCritical>

	return xAlreadyYielded;
 8002cae:	68bb      	ldr	r3, [r7, #8]
}
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	3710      	adds	r7, #16
 8002cb4:	46bd      	mov	sp, r7
 8002cb6:	bd80      	pop	{r7, pc}
 8002cb8:	20000d68 	.word	0x20000d68
 8002cbc:	20000d40 	.word	0x20000d40
 8002cc0:	20000d00 	.word	0x20000d00
 8002cc4:	20000d48 	.word	0x20000d48
 8002cc8:	20000870 	.word	0x20000870
 8002ccc:	2000086c 	.word	0x2000086c
 8002cd0:	20000d54 	.word	0x20000d54
 8002cd4:	20000d50 	.word	0x20000d50
 8002cd8:	e000ed04 	.word	0xe000ed04

08002cdc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8002cdc:	b480      	push	{r7}
 8002cde:	b083      	sub	sp, #12
 8002ce0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8002ce2:	4b04      	ldr	r3, [pc, #16]	@ (8002cf4 <xTaskGetTickCount+0x18>)
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8002ce8:	687b      	ldr	r3, [r7, #4]
}
 8002cea:	4618      	mov	r0, r3
 8002cec:	370c      	adds	r7, #12
 8002cee:	46bd      	mov	sp, r7
 8002cf0:	bc80      	pop	{r7}
 8002cf2:	4770      	bx	lr
 8002cf4:	20000d44 	.word	0x20000d44

08002cf8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8002cf8:	b580      	push	{r7, lr}
 8002cfa:	b086      	sub	sp, #24
 8002cfc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8002cfe:	2300      	movs	r3, #0
 8002d00:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002d02:	4b52      	ldr	r3, [pc, #328]	@ (8002e4c <xTaskIncrementTick+0x154>)
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	f040 808f 	bne.w	8002e2a <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8002d0c:	4b50      	ldr	r3, [pc, #320]	@ (8002e50 <xTaskIncrementTick+0x158>)
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	3301      	adds	r3, #1
 8002d12:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8002d14:	4a4e      	ldr	r2, [pc, #312]	@ (8002e50 <xTaskIncrementTick+0x158>)
 8002d16:	693b      	ldr	r3, [r7, #16]
 8002d18:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8002d1a:	693b      	ldr	r3, [r7, #16]
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d121      	bne.n	8002d64 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8002d20:	4b4c      	ldr	r3, [pc, #304]	@ (8002e54 <xTaskIncrementTick+0x15c>)
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d00b      	beq.n	8002d42 <xTaskIncrementTick+0x4a>
	__asm volatile
 8002d2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002d2e:	f383 8811 	msr	BASEPRI, r3
 8002d32:	f3bf 8f6f 	isb	sy
 8002d36:	f3bf 8f4f 	dsb	sy
 8002d3a:	603b      	str	r3, [r7, #0]
}
 8002d3c:	bf00      	nop
 8002d3e:	bf00      	nop
 8002d40:	e7fd      	b.n	8002d3e <xTaskIncrementTick+0x46>
 8002d42:	4b44      	ldr	r3, [pc, #272]	@ (8002e54 <xTaskIncrementTick+0x15c>)
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	60fb      	str	r3, [r7, #12]
 8002d48:	4b43      	ldr	r3, [pc, #268]	@ (8002e58 <xTaskIncrementTick+0x160>)
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	4a41      	ldr	r2, [pc, #260]	@ (8002e54 <xTaskIncrementTick+0x15c>)
 8002d4e:	6013      	str	r3, [r2, #0]
 8002d50:	4a41      	ldr	r2, [pc, #260]	@ (8002e58 <xTaskIncrementTick+0x160>)
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	6013      	str	r3, [r2, #0]
 8002d56:	4b41      	ldr	r3, [pc, #260]	@ (8002e5c <xTaskIncrementTick+0x164>)
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	3301      	adds	r3, #1
 8002d5c:	4a3f      	ldr	r2, [pc, #252]	@ (8002e5c <xTaskIncrementTick+0x164>)
 8002d5e:	6013      	str	r3, [r2, #0]
 8002d60:	f000 fae6 	bl	8003330 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8002d64:	4b3e      	ldr	r3, [pc, #248]	@ (8002e60 <xTaskIncrementTick+0x168>)
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	693a      	ldr	r2, [r7, #16]
 8002d6a:	429a      	cmp	r2, r3
 8002d6c:	d34e      	bcc.n	8002e0c <xTaskIncrementTick+0x114>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002d6e:	4b39      	ldr	r3, [pc, #228]	@ (8002e54 <xTaskIncrementTick+0x15c>)
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d101      	bne.n	8002d7c <xTaskIncrementTick+0x84>
 8002d78:	2301      	movs	r3, #1
 8002d7a:	e000      	b.n	8002d7e <xTaskIncrementTick+0x86>
 8002d7c:	2300      	movs	r3, #0
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d004      	beq.n	8002d8c <xTaskIncrementTick+0x94>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002d82:	4b37      	ldr	r3, [pc, #220]	@ (8002e60 <xTaskIncrementTick+0x168>)
 8002d84:	f04f 32ff 	mov.w	r2, #4294967295
 8002d88:	601a      	str	r2, [r3, #0]
					break;
 8002d8a:	e03f      	b.n	8002e0c <xTaskIncrementTick+0x114>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8002d8c:	4b31      	ldr	r3, [pc, #196]	@ (8002e54 <xTaskIncrementTick+0x15c>)
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	68db      	ldr	r3, [r3, #12]
 8002d92:	68db      	ldr	r3, [r3, #12]
 8002d94:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8002d96:	68bb      	ldr	r3, [r7, #8]
 8002d98:	685b      	ldr	r3, [r3, #4]
 8002d9a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8002d9c:	693a      	ldr	r2, [r7, #16]
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	429a      	cmp	r2, r3
 8002da2:	d203      	bcs.n	8002dac <xTaskIncrementTick+0xb4>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8002da4:	4a2e      	ldr	r2, [pc, #184]	@ (8002e60 <xTaskIncrementTick+0x168>)
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	6013      	str	r3, [r2, #0]
						break;
 8002daa:	e02f      	b.n	8002e0c <xTaskIncrementTick+0x114>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002dac:	68bb      	ldr	r3, [r7, #8]
 8002dae:	3304      	adds	r3, #4
 8002db0:	4618      	mov	r0, r3
 8002db2:	f7fe ff6d 	bl	8001c90 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002db6:	68bb      	ldr	r3, [r7, #8]
 8002db8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d004      	beq.n	8002dc8 <xTaskIncrementTick+0xd0>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002dbe:	68bb      	ldr	r3, [r7, #8]
 8002dc0:	3318      	adds	r3, #24
 8002dc2:	4618      	mov	r0, r3
 8002dc4:	f7fe ff64 	bl	8001c90 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8002dc8:	68bb      	ldr	r3, [r7, #8]
 8002dca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002dcc:	4b25      	ldr	r3, [pc, #148]	@ (8002e64 <xTaskIncrementTick+0x16c>)
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	429a      	cmp	r2, r3
 8002dd2:	d903      	bls.n	8002ddc <xTaskIncrementTick+0xe4>
 8002dd4:	68bb      	ldr	r3, [r7, #8]
 8002dd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dd8:	4a22      	ldr	r2, [pc, #136]	@ (8002e64 <xTaskIncrementTick+0x16c>)
 8002dda:	6013      	str	r3, [r2, #0]
 8002ddc:	68bb      	ldr	r3, [r7, #8]
 8002dde:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002de0:	4613      	mov	r3, r2
 8002de2:	009b      	lsls	r3, r3, #2
 8002de4:	4413      	add	r3, r2
 8002de6:	009b      	lsls	r3, r3, #2
 8002de8:	4a1f      	ldr	r2, [pc, #124]	@ (8002e68 <xTaskIncrementTick+0x170>)
 8002dea:	441a      	add	r2, r3
 8002dec:	68bb      	ldr	r3, [r7, #8]
 8002dee:	3304      	adds	r3, #4
 8002df0:	4619      	mov	r1, r3
 8002df2:	4610      	mov	r0, r2
 8002df4:	f7fe fef1 	bl	8001bda <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002df8:	68bb      	ldr	r3, [r7, #8]
 8002dfa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002dfc:	4b1b      	ldr	r3, [pc, #108]	@ (8002e6c <xTaskIncrementTick+0x174>)
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e02:	429a      	cmp	r2, r3
 8002e04:	d3b3      	bcc.n	8002d6e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8002e06:	2301      	movs	r3, #1
 8002e08:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002e0a:	e7b0      	b.n	8002d6e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8002e0c:	4b17      	ldr	r3, [pc, #92]	@ (8002e6c <xTaskIncrementTick+0x174>)
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002e12:	4915      	ldr	r1, [pc, #84]	@ (8002e68 <xTaskIncrementTick+0x170>)
 8002e14:	4613      	mov	r3, r2
 8002e16:	009b      	lsls	r3, r3, #2
 8002e18:	4413      	add	r3, r2
 8002e1a:	009b      	lsls	r3, r3, #2
 8002e1c:	440b      	add	r3, r1
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	2b01      	cmp	r3, #1
 8002e22:	d907      	bls.n	8002e34 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8002e24:	2301      	movs	r3, #1
 8002e26:	617b      	str	r3, [r7, #20]
 8002e28:	e004      	b.n	8002e34 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8002e2a:	4b11      	ldr	r3, [pc, #68]	@ (8002e70 <xTaskIncrementTick+0x178>)
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	3301      	adds	r3, #1
 8002e30:	4a0f      	ldr	r2, [pc, #60]	@ (8002e70 <xTaskIncrementTick+0x178>)
 8002e32:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8002e34:	4b0f      	ldr	r3, [pc, #60]	@ (8002e74 <xTaskIncrementTick+0x17c>)
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d001      	beq.n	8002e40 <xTaskIncrementTick+0x148>
		{
			xSwitchRequired = pdTRUE;
 8002e3c:	2301      	movs	r3, #1
 8002e3e:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8002e40:	697b      	ldr	r3, [r7, #20]
}
 8002e42:	4618      	mov	r0, r3
 8002e44:	3718      	adds	r7, #24
 8002e46:	46bd      	mov	sp, r7
 8002e48:	bd80      	pop	{r7, pc}
 8002e4a:	bf00      	nop
 8002e4c:	20000d68 	.word	0x20000d68
 8002e50:	20000d44 	.word	0x20000d44
 8002e54:	20000cf8 	.word	0x20000cf8
 8002e58:	20000cfc 	.word	0x20000cfc
 8002e5c:	20000d58 	.word	0x20000d58
 8002e60:	20000d60 	.word	0x20000d60
 8002e64:	20000d48 	.word	0x20000d48
 8002e68:	20000870 	.word	0x20000870
 8002e6c:	2000086c 	.word	0x2000086c
 8002e70:	20000d50 	.word	0x20000d50
 8002e74:	20000d54 	.word	0x20000d54

08002e78 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8002e78:	b480      	push	{r7}
 8002e7a:	b085      	sub	sp, #20
 8002e7c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8002e7e:	4b2a      	ldr	r3, [pc, #168]	@ (8002f28 <vTaskSwitchContext+0xb0>)
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d003      	beq.n	8002e8e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8002e86:	4b29      	ldr	r3, [pc, #164]	@ (8002f2c <vTaskSwitchContext+0xb4>)
 8002e88:	2201      	movs	r2, #1
 8002e8a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8002e8c:	e047      	b.n	8002f1e <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8002e8e:	4b27      	ldr	r3, [pc, #156]	@ (8002f2c <vTaskSwitchContext+0xb4>)
 8002e90:	2200      	movs	r2, #0
 8002e92:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8002e94:	4b26      	ldr	r3, [pc, #152]	@ (8002f30 <vTaskSwitchContext+0xb8>)
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	60fb      	str	r3, [r7, #12]
 8002e9a:	e011      	b.n	8002ec0 <vTaskSwitchContext+0x48>
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d10b      	bne.n	8002eba <vTaskSwitchContext+0x42>
	__asm volatile
 8002ea2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ea6:	f383 8811 	msr	BASEPRI, r3
 8002eaa:	f3bf 8f6f 	isb	sy
 8002eae:	f3bf 8f4f 	dsb	sy
 8002eb2:	607b      	str	r3, [r7, #4]
}
 8002eb4:	bf00      	nop
 8002eb6:	bf00      	nop
 8002eb8:	e7fd      	b.n	8002eb6 <vTaskSwitchContext+0x3e>
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	3b01      	subs	r3, #1
 8002ebe:	60fb      	str	r3, [r7, #12]
 8002ec0:	491c      	ldr	r1, [pc, #112]	@ (8002f34 <vTaskSwitchContext+0xbc>)
 8002ec2:	68fa      	ldr	r2, [r7, #12]
 8002ec4:	4613      	mov	r3, r2
 8002ec6:	009b      	lsls	r3, r3, #2
 8002ec8:	4413      	add	r3, r2
 8002eca:	009b      	lsls	r3, r3, #2
 8002ecc:	440b      	add	r3, r1
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d0e3      	beq.n	8002e9c <vTaskSwitchContext+0x24>
 8002ed4:	68fa      	ldr	r2, [r7, #12]
 8002ed6:	4613      	mov	r3, r2
 8002ed8:	009b      	lsls	r3, r3, #2
 8002eda:	4413      	add	r3, r2
 8002edc:	009b      	lsls	r3, r3, #2
 8002ede:	4a15      	ldr	r2, [pc, #84]	@ (8002f34 <vTaskSwitchContext+0xbc>)
 8002ee0:	4413      	add	r3, r2
 8002ee2:	60bb      	str	r3, [r7, #8]
 8002ee4:	68bb      	ldr	r3, [r7, #8]
 8002ee6:	685b      	ldr	r3, [r3, #4]
 8002ee8:	685a      	ldr	r2, [r3, #4]
 8002eea:	68bb      	ldr	r3, [r7, #8]
 8002eec:	605a      	str	r2, [r3, #4]
 8002eee:	68bb      	ldr	r3, [r7, #8]
 8002ef0:	685a      	ldr	r2, [r3, #4]
 8002ef2:	68bb      	ldr	r3, [r7, #8]
 8002ef4:	3308      	adds	r3, #8
 8002ef6:	429a      	cmp	r2, r3
 8002ef8:	d104      	bne.n	8002f04 <vTaskSwitchContext+0x8c>
 8002efa:	68bb      	ldr	r3, [r7, #8]
 8002efc:	685b      	ldr	r3, [r3, #4]
 8002efe:	685a      	ldr	r2, [r3, #4]
 8002f00:	68bb      	ldr	r3, [r7, #8]
 8002f02:	605a      	str	r2, [r3, #4]
 8002f04:	68bb      	ldr	r3, [r7, #8]
 8002f06:	685b      	ldr	r3, [r3, #4]
 8002f08:	68db      	ldr	r3, [r3, #12]
 8002f0a:	4a0b      	ldr	r2, [pc, #44]	@ (8002f38 <vTaskSwitchContext+0xc0>)
 8002f0c:	6013      	str	r3, [r2, #0]
 8002f0e:	4a08      	ldr	r2, [pc, #32]	@ (8002f30 <vTaskSwitchContext+0xb8>)
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8002f14:	4b08      	ldr	r3, [pc, #32]	@ (8002f38 <vTaskSwitchContext+0xc0>)
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	3354      	adds	r3, #84	@ 0x54
 8002f1a:	4a08      	ldr	r2, [pc, #32]	@ (8002f3c <vTaskSwitchContext+0xc4>)
 8002f1c:	6013      	str	r3, [r2, #0]
}
 8002f1e:	bf00      	nop
 8002f20:	3714      	adds	r7, #20
 8002f22:	46bd      	mov	sp, r7
 8002f24:	bc80      	pop	{r7}
 8002f26:	4770      	bx	lr
 8002f28:	20000d68 	.word	0x20000d68
 8002f2c:	20000d54 	.word	0x20000d54
 8002f30:	20000d48 	.word	0x20000d48
 8002f34:	20000870 	.word	0x20000870
 8002f38:	2000086c 	.word	0x2000086c
 8002f3c:	20000010 	.word	0x20000010

08002f40 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8002f40:	b580      	push	{r7, lr}
 8002f42:	b084      	sub	sp, #16
 8002f44:	af00      	add	r7, sp, #0
 8002f46:	6078      	str	r0, [r7, #4]
 8002f48:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d10b      	bne.n	8002f68 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8002f50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002f54:	f383 8811 	msr	BASEPRI, r3
 8002f58:	f3bf 8f6f 	isb	sy
 8002f5c:	f3bf 8f4f 	dsb	sy
 8002f60:	60fb      	str	r3, [r7, #12]
}
 8002f62:	bf00      	nop
 8002f64:	bf00      	nop
 8002f66:	e7fd      	b.n	8002f64 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8002f68:	4b07      	ldr	r3, [pc, #28]	@ (8002f88 <vTaskPlaceOnEventList+0x48>)
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	3318      	adds	r3, #24
 8002f6e:	4619      	mov	r1, r3
 8002f70:	6878      	ldr	r0, [r7, #4]
 8002f72:	f7fe fe55 	bl	8001c20 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8002f76:	2101      	movs	r1, #1
 8002f78:	6838      	ldr	r0, [r7, #0]
 8002f7a:	f000 fa8b 	bl	8003494 <prvAddCurrentTaskToDelayedList>
}
 8002f7e:	bf00      	nop
 8002f80:	3710      	adds	r7, #16
 8002f82:	46bd      	mov	sp, r7
 8002f84:	bd80      	pop	{r7, pc}
 8002f86:	bf00      	nop
 8002f88:	2000086c 	.word	0x2000086c

08002f8c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8002f8c:	b580      	push	{r7, lr}
 8002f8e:	b086      	sub	sp, #24
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	60f8      	str	r0, [r7, #12]
 8002f94:	60b9      	str	r1, [r7, #8]
 8002f96:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d10b      	bne.n	8002fb6 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8002f9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002fa2:	f383 8811 	msr	BASEPRI, r3
 8002fa6:	f3bf 8f6f 	isb	sy
 8002faa:	f3bf 8f4f 	dsb	sy
 8002fae:	617b      	str	r3, [r7, #20]
}
 8002fb0:	bf00      	nop
 8002fb2:	bf00      	nop
 8002fb4:	e7fd      	b.n	8002fb2 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8002fb6:	4b0a      	ldr	r3, [pc, #40]	@ (8002fe0 <vTaskPlaceOnEventListRestricted+0x54>)
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	3318      	adds	r3, #24
 8002fbc:	4619      	mov	r1, r3
 8002fbe:	68f8      	ldr	r0, [r7, #12]
 8002fc0:	f7fe fe0b 	bl	8001bda <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d002      	beq.n	8002fd0 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8002fca:	f04f 33ff 	mov.w	r3, #4294967295
 8002fce:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8002fd0:	6879      	ldr	r1, [r7, #4]
 8002fd2:	68b8      	ldr	r0, [r7, #8]
 8002fd4:	f000 fa5e 	bl	8003494 <prvAddCurrentTaskToDelayedList>
	}
 8002fd8:	bf00      	nop
 8002fda:	3718      	adds	r7, #24
 8002fdc:	46bd      	mov	sp, r7
 8002fde:	bd80      	pop	{r7, pc}
 8002fe0:	2000086c 	.word	0x2000086c

08002fe4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8002fe4:	b580      	push	{r7, lr}
 8002fe6:	b086      	sub	sp, #24
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	68db      	ldr	r3, [r3, #12]
 8002ff0:	68db      	ldr	r3, [r3, #12]
 8002ff2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8002ff4:	693b      	ldr	r3, [r7, #16]
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d10b      	bne.n	8003012 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8002ffa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ffe:	f383 8811 	msr	BASEPRI, r3
 8003002:	f3bf 8f6f 	isb	sy
 8003006:	f3bf 8f4f 	dsb	sy
 800300a:	60fb      	str	r3, [r7, #12]
}
 800300c:	bf00      	nop
 800300e:	bf00      	nop
 8003010:	e7fd      	b.n	800300e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8003012:	693b      	ldr	r3, [r7, #16]
 8003014:	3318      	adds	r3, #24
 8003016:	4618      	mov	r0, r3
 8003018:	f7fe fe3a 	bl	8001c90 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800301c:	4b1d      	ldr	r3, [pc, #116]	@ (8003094 <xTaskRemoveFromEventList+0xb0>)
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	2b00      	cmp	r3, #0
 8003022:	d11d      	bne.n	8003060 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8003024:	693b      	ldr	r3, [r7, #16]
 8003026:	3304      	adds	r3, #4
 8003028:	4618      	mov	r0, r3
 800302a:	f7fe fe31 	bl	8001c90 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800302e:	693b      	ldr	r3, [r7, #16]
 8003030:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003032:	4b19      	ldr	r3, [pc, #100]	@ (8003098 <xTaskRemoveFromEventList+0xb4>)
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	429a      	cmp	r2, r3
 8003038:	d903      	bls.n	8003042 <xTaskRemoveFromEventList+0x5e>
 800303a:	693b      	ldr	r3, [r7, #16]
 800303c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800303e:	4a16      	ldr	r2, [pc, #88]	@ (8003098 <xTaskRemoveFromEventList+0xb4>)
 8003040:	6013      	str	r3, [r2, #0]
 8003042:	693b      	ldr	r3, [r7, #16]
 8003044:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003046:	4613      	mov	r3, r2
 8003048:	009b      	lsls	r3, r3, #2
 800304a:	4413      	add	r3, r2
 800304c:	009b      	lsls	r3, r3, #2
 800304e:	4a13      	ldr	r2, [pc, #76]	@ (800309c <xTaskRemoveFromEventList+0xb8>)
 8003050:	441a      	add	r2, r3
 8003052:	693b      	ldr	r3, [r7, #16]
 8003054:	3304      	adds	r3, #4
 8003056:	4619      	mov	r1, r3
 8003058:	4610      	mov	r0, r2
 800305a:	f7fe fdbe 	bl	8001bda <vListInsertEnd>
 800305e:	e005      	b.n	800306c <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003060:	693b      	ldr	r3, [r7, #16]
 8003062:	3318      	adds	r3, #24
 8003064:	4619      	mov	r1, r3
 8003066:	480e      	ldr	r0, [pc, #56]	@ (80030a0 <xTaskRemoveFromEventList+0xbc>)
 8003068:	f7fe fdb7 	bl	8001bda <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800306c:	693b      	ldr	r3, [r7, #16]
 800306e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003070:	4b0c      	ldr	r3, [pc, #48]	@ (80030a4 <xTaskRemoveFromEventList+0xc0>)
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003076:	429a      	cmp	r2, r3
 8003078:	d905      	bls.n	8003086 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800307a:	2301      	movs	r3, #1
 800307c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800307e:	4b0a      	ldr	r3, [pc, #40]	@ (80030a8 <xTaskRemoveFromEventList+0xc4>)
 8003080:	2201      	movs	r2, #1
 8003082:	601a      	str	r2, [r3, #0]
 8003084:	e001      	b.n	800308a <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8003086:	2300      	movs	r3, #0
 8003088:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 800308a:	697b      	ldr	r3, [r7, #20]
}
 800308c:	4618      	mov	r0, r3
 800308e:	3718      	adds	r7, #24
 8003090:	46bd      	mov	sp, r7
 8003092:	bd80      	pop	{r7, pc}
 8003094:	20000d68 	.word	0x20000d68
 8003098:	20000d48 	.word	0x20000d48
 800309c:	20000870 	.word	0x20000870
 80030a0:	20000d00 	.word	0x20000d00
 80030a4:	2000086c 	.word	0x2000086c
 80030a8:	20000d54 	.word	0x20000d54

080030ac <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80030ac:	b480      	push	{r7}
 80030ae:	b083      	sub	sp, #12
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80030b4:	4b06      	ldr	r3, [pc, #24]	@ (80030d0 <vTaskInternalSetTimeOutState+0x24>)
 80030b6:	681a      	ldr	r2, [r3, #0]
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80030bc:	4b05      	ldr	r3, [pc, #20]	@ (80030d4 <vTaskInternalSetTimeOutState+0x28>)
 80030be:	681a      	ldr	r2, [r3, #0]
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	605a      	str	r2, [r3, #4]
}
 80030c4:	bf00      	nop
 80030c6:	370c      	adds	r7, #12
 80030c8:	46bd      	mov	sp, r7
 80030ca:	bc80      	pop	{r7}
 80030cc:	4770      	bx	lr
 80030ce:	bf00      	nop
 80030d0:	20000d58 	.word	0x20000d58
 80030d4:	20000d44 	.word	0x20000d44

080030d8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80030d8:	b580      	push	{r7, lr}
 80030da:	b088      	sub	sp, #32
 80030dc:	af00      	add	r7, sp, #0
 80030de:	6078      	str	r0, [r7, #4]
 80030e0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d10b      	bne.n	8003100 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80030e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80030ec:	f383 8811 	msr	BASEPRI, r3
 80030f0:	f3bf 8f6f 	isb	sy
 80030f4:	f3bf 8f4f 	dsb	sy
 80030f8:	613b      	str	r3, [r7, #16]
}
 80030fa:	bf00      	nop
 80030fc:	bf00      	nop
 80030fe:	e7fd      	b.n	80030fc <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8003100:	683b      	ldr	r3, [r7, #0]
 8003102:	2b00      	cmp	r3, #0
 8003104:	d10b      	bne.n	800311e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8003106:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800310a:	f383 8811 	msr	BASEPRI, r3
 800310e:	f3bf 8f6f 	isb	sy
 8003112:	f3bf 8f4f 	dsb	sy
 8003116:	60fb      	str	r3, [r7, #12]
}
 8003118:	bf00      	nop
 800311a:	bf00      	nop
 800311c:	e7fd      	b.n	800311a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800311e:	f000 fe1d 	bl	8003d5c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8003122:	4b1d      	ldr	r3, [pc, #116]	@ (8003198 <xTaskCheckForTimeOut+0xc0>)
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	685b      	ldr	r3, [r3, #4]
 800312c:	69ba      	ldr	r2, [r7, #24]
 800312e:	1ad3      	subs	r3, r2, r3
 8003130:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8003132:	683b      	ldr	r3, [r7, #0]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	f1b3 3fff 	cmp.w	r3, #4294967295
 800313a:	d102      	bne.n	8003142 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800313c:	2300      	movs	r3, #0
 800313e:	61fb      	str	r3, [r7, #28]
 8003140:	e023      	b.n	800318a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681a      	ldr	r2, [r3, #0]
 8003146:	4b15      	ldr	r3, [pc, #84]	@ (800319c <xTaskCheckForTimeOut+0xc4>)
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	429a      	cmp	r2, r3
 800314c:	d007      	beq.n	800315e <xTaskCheckForTimeOut+0x86>
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	685b      	ldr	r3, [r3, #4]
 8003152:	69ba      	ldr	r2, [r7, #24]
 8003154:	429a      	cmp	r2, r3
 8003156:	d302      	bcc.n	800315e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8003158:	2301      	movs	r3, #1
 800315a:	61fb      	str	r3, [r7, #28]
 800315c:	e015      	b.n	800318a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800315e:	683b      	ldr	r3, [r7, #0]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	697a      	ldr	r2, [r7, #20]
 8003164:	429a      	cmp	r2, r3
 8003166:	d20b      	bcs.n	8003180 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8003168:	683b      	ldr	r3, [r7, #0]
 800316a:	681a      	ldr	r2, [r3, #0]
 800316c:	697b      	ldr	r3, [r7, #20]
 800316e:	1ad2      	subs	r2, r2, r3
 8003170:	683b      	ldr	r3, [r7, #0]
 8003172:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8003174:	6878      	ldr	r0, [r7, #4]
 8003176:	f7ff ff99 	bl	80030ac <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800317a:	2300      	movs	r3, #0
 800317c:	61fb      	str	r3, [r7, #28]
 800317e:	e004      	b.n	800318a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8003180:	683b      	ldr	r3, [r7, #0]
 8003182:	2200      	movs	r2, #0
 8003184:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8003186:	2301      	movs	r3, #1
 8003188:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800318a:	f000 fe17 	bl	8003dbc <vPortExitCritical>

	return xReturn;
 800318e:	69fb      	ldr	r3, [r7, #28]
}
 8003190:	4618      	mov	r0, r3
 8003192:	3720      	adds	r7, #32
 8003194:	46bd      	mov	sp, r7
 8003196:	bd80      	pop	{r7, pc}
 8003198:	20000d44 	.word	0x20000d44
 800319c:	20000d58 	.word	0x20000d58

080031a0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80031a0:	b480      	push	{r7}
 80031a2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80031a4:	4b03      	ldr	r3, [pc, #12]	@ (80031b4 <vTaskMissedYield+0x14>)
 80031a6:	2201      	movs	r2, #1
 80031a8:	601a      	str	r2, [r3, #0]
}
 80031aa:	bf00      	nop
 80031ac:	46bd      	mov	sp, r7
 80031ae:	bc80      	pop	{r7}
 80031b0:	4770      	bx	lr
 80031b2:	bf00      	nop
 80031b4:	20000d54 	.word	0x20000d54

080031b8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80031b8:	b580      	push	{r7, lr}
 80031ba:	b082      	sub	sp, #8
 80031bc:	af00      	add	r7, sp, #0
 80031be:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80031c0:	f000 f852 	bl	8003268 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80031c4:	4b06      	ldr	r3, [pc, #24]	@ (80031e0 <prvIdleTask+0x28>)
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	2b01      	cmp	r3, #1
 80031ca:	d9f9      	bls.n	80031c0 <prvIdleTask+0x8>
			{
				taskYIELD();
 80031cc:	4b05      	ldr	r3, [pc, #20]	@ (80031e4 <prvIdleTask+0x2c>)
 80031ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80031d2:	601a      	str	r2, [r3, #0]
 80031d4:	f3bf 8f4f 	dsb	sy
 80031d8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80031dc:	e7f0      	b.n	80031c0 <prvIdleTask+0x8>
 80031de:	bf00      	nop
 80031e0:	20000870 	.word	0x20000870
 80031e4:	e000ed04 	.word	0xe000ed04

080031e8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80031e8:	b580      	push	{r7, lr}
 80031ea:	b082      	sub	sp, #8
 80031ec:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80031ee:	2300      	movs	r3, #0
 80031f0:	607b      	str	r3, [r7, #4]
 80031f2:	e00c      	b.n	800320e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80031f4:	687a      	ldr	r2, [r7, #4]
 80031f6:	4613      	mov	r3, r2
 80031f8:	009b      	lsls	r3, r3, #2
 80031fa:	4413      	add	r3, r2
 80031fc:	009b      	lsls	r3, r3, #2
 80031fe:	4a12      	ldr	r2, [pc, #72]	@ (8003248 <prvInitialiseTaskLists+0x60>)
 8003200:	4413      	add	r3, r2
 8003202:	4618      	mov	r0, r3
 8003204:	f7fe fcbe 	bl	8001b84 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	3301      	adds	r3, #1
 800320c:	607b      	str	r3, [r7, #4]
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	2b37      	cmp	r3, #55	@ 0x37
 8003212:	d9ef      	bls.n	80031f4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8003214:	480d      	ldr	r0, [pc, #52]	@ (800324c <prvInitialiseTaskLists+0x64>)
 8003216:	f7fe fcb5 	bl	8001b84 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800321a:	480d      	ldr	r0, [pc, #52]	@ (8003250 <prvInitialiseTaskLists+0x68>)
 800321c:	f7fe fcb2 	bl	8001b84 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8003220:	480c      	ldr	r0, [pc, #48]	@ (8003254 <prvInitialiseTaskLists+0x6c>)
 8003222:	f7fe fcaf 	bl	8001b84 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8003226:	480c      	ldr	r0, [pc, #48]	@ (8003258 <prvInitialiseTaskLists+0x70>)
 8003228:	f7fe fcac 	bl	8001b84 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800322c:	480b      	ldr	r0, [pc, #44]	@ (800325c <prvInitialiseTaskLists+0x74>)
 800322e:	f7fe fca9 	bl	8001b84 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8003232:	4b0b      	ldr	r3, [pc, #44]	@ (8003260 <prvInitialiseTaskLists+0x78>)
 8003234:	4a05      	ldr	r2, [pc, #20]	@ (800324c <prvInitialiseTaskLists+0x64>)
 8003236:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003238:	4b0a      	ldr	r3, [pc, #40]	@ (8003264 <prvInitialiseTaskLists+0x7c>)
 800323a:	4a05      	ldr	r2, [pc, #20]	@ (8003250 <prvInitialiseTaskLists+0x68>)
 800323c:	601a      	str	r2, [r3, #0]
}
 800323e:	bf00      	nop
 8003240:	3708      	adds	r7, #8
 8003242:	46bd      	mov	sp, r7
 8003244:	bd80      	pop	{r7, pc}
 8003246:	bf00      	nop
 8003248:	20000870 	.word	0x20000870
 800324c:	20000cd0 	.word	0x20000cd0
 8003250:	20000ce4 	.word	0x20000ce4
 8003254:	20000d00 	.word	0x20000d00
 8003258:	20000d14 	.word	0x20000d14
 800325c:	20000d2c 	.word	0x20000d2c
 8003260:	20000cf8 	.word	0x20000cf8
 8003264:	20000cfc 	.word	0x20000cfc

08003268 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003268:	b580      	push	{r7, lr}
 800326a:	b082      	sub	sp, #8
 800326c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800326e:	e019      	b.n	80032a4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8003270:	f000 fd74 	bl	8003d5c <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8003274:	4b10      	ldr	r3, [pc, #64]	@ (80032b8 <prvCheckTasksWaitingTermination+0x50>)
 8003276:	68db      	ldr	r3, [r3, #12]
 8003278:	68db      	ldr	r3, [r3, #12]
 800327a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	3304      	adds	r3, #4
 8003280:	4618      	mov	r0, r3
 8003282:	f7fe fd05 	bl	8001c90 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8003286:	4b0d      	ldr	r3, [pc, #52]	@ (80032bc <prvCheckTasksWaitingTermination+0x54>)
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	3b01      	subs	r3, #1
 800328c:	4a0b      	ldr	r2, [pc, #44]	@ (80032bc <prvCheckTasksWaitingTermination+0x54>)
 800328e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8003290:	4b0b      	ldr	r3, [pc, #44]	@ (80032c0 <prvCheckTasksWaitingTermination+0x58>)
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	3b01      	subs	r3, #1
 8003296:	4a0a      	ldr	r2, [pc, #40]	@ (80032c0 <prvCheckTasksWaitingTermination+0x58>)
 8003298:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800329a:	f000 fd8f 	bl	8003dbc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800329e:	6878      	ldr	r0, [r7, #4]
 80032a0:	f000 f810 	bl	80032c4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80032a4:	4b06      	ldr	r3, [pc, #24]	@ (80032c0 <prvCheckTasksWaitingTermination+0x58>)
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d1e1      	bne.n	8003270 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80032ac:	bf00      	nop
 80032ae:	bf00      	nop
 80032b0:	3708      	adds	r7, #8
 80032b2:	46bd      	mov	sp, r7
 80032b4:	bd80      	pop	{r7, pc}
 80032b6:	bf00      	nop
 80032b8:	20000d14 	.word	0x20000d14
 80032bc:	20000d40 	.word	0x20000d40
 80032c0:	20000d28 	.word	0x20000d28

080032c4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80032c4:	b580      	push	{r7, lr}
 80032c6:	b084      	sub	sp, #16
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	3354      	adds	r3, #84	@ 0x54
 80032d0:	4618      	mov	r0, r3
 80032d2:	f001 f82b 	bl	800432c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d108      	bne.n	80032f2 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032e4:	4618      	mov	r0, r3
 80032e6:	f000 ff03 	bl	80040f0 <vPortFree>
				vPortFree( pxTCB );
 80032ea:	6878      	ldr	r0, [r7, #4]
 80032ec:	f000 ff00 	bl	80040f0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80032f0:	e019      	b.n	8003326 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80032f8:	2b01      	cmp	r3, #1
 80032fa:	d103      	bne.n	8003304 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80032fc:	6878      	ldr	r0, [r7, #4]
 80032fe:	f000 fef7 	bl	80040f0 <vPortFree>
	}
 8003302:	e010      	b.n	8003326 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800330a:	2b02      	cmp	r3, #2
 800330c:	d00b      	beq.n	8003326 <prvDeleteTCB+0x62>
	__asm volatile
 800330e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003312:	f383 8811 	msr	BASEPRI, r3
 8003316:	f3bf 8f6f 	isb	sy
 800331a:	f3bf 8f4f 	dsb	sy
 800331e:	60fb      	str	r3, [r7, #12]
}
 8003320:	bf00      	nop
 8003322:	bf00      	nop
 8003324:	e7fd      	b.n	8003322 <prvDeleteTCB+0x5e>
	}
 8003326:	bf00      	nop
 8003328:	3710      	adds	r7, #16
 800332a:	46bd      	mov	sp, r7
 800332c:	bd80      	pop	{r7, pc}
	...

08003330 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8003330:	b480      	push	{r7}
 8003332:	b083      	sub	sp, #12
 8003334:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003336:	4b0e      	ldr	r3, [pc, #56]	@ (8003370 <prvResetNextTaskUnblockTime+0x40>)
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	2b00      	cmp	r3, #0
 800333e:	d101      	bne.n	8003344 <prvResetNextTaskUnblockTime+0x14>
 8003340:	2301      	movs	r3, #1
 8003342:	e000      	b.n	8003346 <prvResetNextTaskUnblockTime+0x16>
 8003344:	2300      	movs	r3, #0
 8003346:	2b00      	cmp	r3, #0
 8003348:	d004      	beq.n	8003354 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800334a:	4b0a      	ldr	r3, [pc, #40]	@ (8003374 <prvResetNextTaskUnblockTime+0x44>)
 800334c:	f04f 32ff 	mov.w	r2, #4294967295
 8003350:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8003352:	e008      	b.n	8003366 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8003354:	4b06      	ldr	r3, [pc, #24]	@ (8003370 <prvResetNextTaskUnblockTime+0x40>)
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	68db      	ldr	r3, [r3, #12]
 800335a:	68db      	ldr	r3, [r3, #12]
 800335c:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	685b      	ldr	r3, [r3, #4]
 8003362:	4a04      	ldr	r2, [pc, #16]	@ (8003374 <prvResetNextTaskUnblockTime+0x44>)
 8003364:	6013      	str	r3, [r2, #0]
}
 8003366:	bf00      	nop
 8003368:	370c      	adds	r7, #12
 800336a:	46bd      	mov	sp, r7
 800336c:	bc80      	pop	{r7}
 800336e:	4770      	bx	lr
 8003370:	20000cf8 	.word	0x20000cf8
 8003374:	20000d60 	.word	0x20000d60

08003378 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8003378:	b480      	push	{r7}
 800337a:	b083      	sub	sp, #12
 800337c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800337e:	4b0b      	ldr	r3, [pc, #44]	@ (80033ac <xTaskGetSchedulerState+0x34>)
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	2b00      	cmp	r3, #0
 8003384:	d102      	bne.n	800338c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8003386:	2301      	movs	r3, #1
 8003388:	607b      	str	r3, [r7, #4]
 800338a:	e008      	b.n	800339e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800338c:	4b08      	ldr	r3, [pc, #32]	@ (80033b0 <xTaskGetSchedulerState+0x38>)
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	2b00      	cmp	r3, #0
 8003392:	d102      	bne.n	800339a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8003394:	2302      	movs	r3, #2
 8003396:	607b      	str	r3, [r7, #4]
 8003398:	e001      	b.n	800339e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800339a:	2300      	movs	r3, #0
 800339c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800339e:	687b      	ldr	r3, [r7, #4]
	}
 80033a0:	4618      	mov	r0, r3
 80033a2:	370c      	adds	r7, #12
 80033a4:	46bd      	mov	sp, r7
 80033a6:	bc80      	pop	{r7}
 80033a8:	4770      	bx	lr
 80033aa:	bf00      	nop
 80033ac:	20000d4c 	.word	0x20000d4c
 80033b0:	20000d68 	.word	0x20000d68

080033b4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80033b4:	b580      	push	{r7, lr}
 80033b6:	b086      	sub	sp, #24
 80033b8:	af00      	add	r7, sp, #0
 80033ba:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80033c0:	2300      	movs	r3, #0
 80033c2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d058      	beq.n	800347c <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80033ca:	4b2f      	ldr	r3, [pc, #188]	@ (8003488 <xTaskPriorityDisinherit+0xd4>)
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	693a      	ldr	r2, [r7, #16]
 80033d0:	429a      	cmp	r2, r3
 80033d2:	d00b      	beq.n	80033ec <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80033d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80033d8:	f383 8811 	msr	BASEPRI, r3
 80033dc:	f3bf 8f6f 	isb	sy
 80033e0:	f3bf 8f4f 	dsb	sy
 80033e4:	60fb      	str	r3, [r7, #12]
}
 80033e6:	bf00      	nop
 80033e8:	bf00      	nop
 80033ea:	e7fd      	b.n	80033e8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80033ec:	693b      	ldr	r3, [r7, #16]
 80033ee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d10b      	bne.n	800340c <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80033f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80033f8:	f383 8811 	msr	BASEPRI, r3
 80033fc:	f3bf 8f6f 	isb	sy
 8003400:	f3bf 8f4f 	dsb	sy
 8003404:	60bb      	str	r3, [r7, #8]
}
 8003406:	bf00      	nop
 8003408:	bf00      	nop
 800340a:	e7fd      	b.n	8003408 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800340c:	693b      	ldr	r3, [r7, #16]
 800340e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003410:	1e5a      	subs	r2, r3, #1
 8003412:	693b      	ldr	r3, [r7, #16]
 8003414:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8003416:	693b      	ldr	r3, [r7, #16]
 8003418:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800341a:	693b      	ldr	r3, [r7, #16]
 800341c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800341e:	429a      	cmp	r2, r3
 8003420:	d02c      	beq.n	800347c <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8003422:	693b      	ldr	r3, [r7, #16]
 8003424:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003426:	2b00      	cmp	r3, #0
 8003428:	d128      	bne.n	800347c <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800342a:	693b      	ldr	r3, [r7, #16]
 800342c:	3304      	adds	r3, #4
 800342e:	4618      	mov	r0, r3
 8003430:	f7fe fc2e 	bl	8001c90 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8003434:	693b      	ldr	r3, [r7, #16]
 8003436:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003438:	693b      	ldr	r3, [r7, #16]
 800343a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800343c:	693b      	ldr	r3, [r7, #16]
 800343e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003440:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8003444:	693b      	ldr	r3, [r7, #16]
 8003446:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8003448:	693b      	ldr	r3, [r7, #16]
 800344a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800344c:	4b0f      	ldr	r3, [pc, #60]	@ (800348c <xTaskPriorityDisinherit+0xd8>)
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	429a      	cmp	r2, r3
 8003452:	d903      	bls.n	800345c <xTaskPriorityDisinherit+0xa8>
 8003454:	693b      	ldr	r3, [r7, #16]
 8003456:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003458:	4a0c      	ldr	r2, [pc, #48]	@ (800348c <xTaskPriorityDisinherit+0xd8>)
 800345a:	6013      	str	r3, [r2, #0]
 800345c:	693b      	ldr	r3, [r7, #16]
 800345e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003460:	4613      	mov	r3, r2
 8003462:	009b      	lsls	r3, r3, #2
 8003464:	4413      	add	r3, r2
 8003466:	009b      	lsls	r3, r3, #2
 8003468:	4a09      	ldr	r2, [pc, #36]	@ (8003490 <xTaskPriorityDisinherit+0xdc>)
 800346a:	441a      	add	r2, r3
 800346c:	693b      	ldr	r3, [r7, #16]
 800346e:	3304      	adds	r3, #4
 8003470:	4619      	mov	r1, r3
 8003472:	4610      	mov	r0, r2
 8003474:	f7fe fbb1 	bl	8001bda <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8003478:	2301      	movs	r3, #1
 800347a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800347c:	697b      	ldr	r3, [r7, #20]
	}
 800347e:	4618      	mov	r0, r3
 8003480:	3718      	adds	r7, #24
 8003482:	46bd      	mov	sp, r7
 8003484:	bd80      	pop	{r7, pc}
 8003486:	bf00      	nop
 8003488:	2000086c 	.word	0x2000086c
 800348c:	20000d48 	.word	0x20000d48
 8003490:	20000870 	.word	0x20000870

08003494 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8003494:	b580      	push	{r7, lr}
 8003496:	b084      	sub	sp, #16
 8003498:	af00      	add	r7, sp, #0
 800349a:	6078      	str	r0, [r7, #4]
 800349c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800349e:	4b21      	ldr	r3, [pc, #132]	@ (8003524 <prvAddCurrentTaskToDelayedList+0x90>)
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80034a4:	4b20      	ldr	r3, [pc, #128]	@ (8003528 <prvAddCurrentTaskToDelayedList+0x94>)
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	3304      	adds	r3, #4
 80034aa:	4618      	mov	r0, r3
 80034ac:	f7fe fbf0 	bl	8001c90 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034b6:	d10a      	bne.n	80034ce <prvAddCurrentTaskToDelayedList+0x3a>
 80034b8:	683b      	ldr	r3, [r7, #0]
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d007      	beq.n	80034ce <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80034be:	4b1a      	ldr	r3, [pc, #104]	@ (8003528 <prvAddCurrentTaskToDelayedList+0x94>)
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	3304      	adds	r3, #4
 80034c4:	4619      	mov	r1, r3
 80034c6:	4819      	ldr	r0, [pc, #100]	@ (800352c <prvAddCurrentTaskToDelayedList+0x98>)
 80034c8:	f7fe fb87 	bl	8001bda <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80034cc:	e026      	b.n	800351c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80034ce:	68fa      	ldr	r2, [r7, #12]
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	4413      	add	r3, r2
 80034d4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80034d6:	4b14      	ldr	r3, [pc, #80]	@ (8003528 <prvAddCurrentTaskToDelayedList+0x94>)
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	68ba      	ldr	r2, [r7, #8]
 80034dc:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80034de:	68ba      	ldr	r2, [r7, #8]
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	429a      	cmp	r2, r3
 80034e4:	d209      	bcs.n	80034fa <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80034e6:	4b12      	ldr	r3, [pc, #72]	@ (8003530 <prvAddCurrentTaskToDelayedList+0x9c>)
 80034e8:	681a      	ldr	r2, [r3, #0]
 80034ea:	4b0f      	ldr	r3, [pc, #60]	@ (8003528 <prvAddCurrentTaskToDelayedList+0x94>)
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	3304      	adds	r3, #4
 80034f0:	4619      	mov	r1, r3
 80034f2:	4610      	mov	r0, r2
 80034f4:	f7fe fb94 	bl	8001c20 <vListInsert>
}
 80034f8:	e010      	b.n	800351c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80034fa:	4b0e      	ldr	r3, [pc, #56]	@ (8003534 <prvAddCurrentTaskToDelayedList+0xa0>)
 80034fc:	681a      	ldr	r2, [r3, #0]
 80034fe:	4b0a      	ldr	r3, [pc, #40]	@ (8003528 <prvAddCurrentTaskToDelayedList+0x94>)
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	3304      	adds	r3, #4
 8003504:	4619      	mov	r1, r3
 8003506:	4610      	mov	r0, r2
 8003508:	f7fe fb8a 	bl	8001c20 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800350c:	4b0a      	ldr	r3, [pc, #40]	@ (8003538 <prvAddCurrentTaskToDelayedList+0xa4>)
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	68ba      	ldr	r2, [r7, #8]
 8003512:	429a      	cmp	r2, r3
 8003514:	d202      	bcs.n	800351c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8003516:	4a08      	ldr	r2, [pc, #32]	@ (8003538 <prvAddCurrentTaskToDelayedList+0xa4>)
 8003518:	68bb      	ldr	r3, [r7, #8]
 800351a:	6013      	str	r3, [r2, #0]
}
 800351c:	bf00      	nop
 800351e:	3710      	adds	r7, #16
 8003520:	46bd      	mov	sp, r7
 8003522:	bd80      	pop	{r7, pc}
 8003524:	20000d44 	.word	0x20000d44
 8003528:	2000086c 	.word	0x2000086c
 800352c:	20000d2c 	.word	0x20000d2c
 8003530:	20000cfc 	.word	0x20000cfc
 8003534:	20000cf8 	.word	0x20000cf8
 8003538:	20000d60 	.word	0x20000d60

0800353c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800353c:	b580      	push	{r7, lr}
 800353e:	b08a      	sub	sp, #40	@ 0x28
 8003540:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8003542:	2300      	movs	r3, #0
 8003544:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8003546:	f000 fad9 	bl	8003afc <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800354a:	4b1d      	ldr	r3, [pc, #116]	@ (80035c0 <xTimerCreateTimerTask+0x84>)
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	2b00      	cmp	r3, #0
 8003550:	d021      	beq.n	8003596 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8003552:	2300      	movs	r3, #0
 8003554:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8003556:	2300      	movs	r3, #0
 8003558:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800355a:	1d3a      	adds	r2, r7, #4
 800355c:	f107 0108 	add.w	r1, r7, #8
 8003560:	f107 030c 	add.w	r3, r7, #12
 8003564:	4618      	mov	r0, r3
 8003566:	f7fe faf3 	bl	8001b50 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800356a:	6879      	ldr	r1, [r7, #4]
 800356c:	68bb      	ldr	r3, [r7, #8]
 800356e:	68fa      	ldr	r2, [r7, #12]
 8003570:	9202      	str	r2, [sp, #8]
 8003572:	9301      	str	r3, [sp, #4]
 8003574:	2302      	movs	r3, #2
 8003576:	9300      	str	r3, [sp, #0]
 8003578:	2300      	movs	r3, #0
 800357a:	460a      	mov	r2, r1
 800357c:	4911      	ldr	r1, [pc, #68]	@ (80035c4 <xTimerCreateTimerTask+0x88>)
 800357e:	4812      	ldr	r0, [pc, #72]	@ (80035c8 <xTimerCreateTimerTask+0x8c>)
 8003580:	f7ff f8a6 	bl	80026d0 <xTaskCreateStatic>
 8003584:	4603      	mov	r3, r0
 8003586:	4a11      	ldr	r2, [pc, #68]	@ (80035cc <xTimerCreateTimerTask+0x90>)
 8003588:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800358a:	4b10      	ldr	r3, [pc, #64]	@ (80035cc <xTimerCreateTimerTask+0x90>)
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	2b00      	cmp	r3, #0
 8003590:	d001      	beq.n	8003596 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8003592:	2301      	movs	r3, #1
 8003594:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8003596:	697b      	ldr	r3, [r7, #20]
 8003598:	2b00      	cmp	r3, #0
 800359a:	d10b      	bne.n	80035b4 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800359c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80035a0:	f383 8811 	msr	BASEPRI, r3
 80035a4:	f3bf 8f6f 	isb	sy
 80035a8:	f3bf 8f4f 	dsb	sy
 80035ac:	613b      	str	r3, [r7, #16]
}
 80035ae:	bf00      	nop
 80035b0:	bf00      	nop
 80035b2:	e7fd      	b.n	80035b0 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80035b4:	697b      	ldr	r3, [r7, #20]
}
 80035b6:	4618      	mov	r0, r3
 80035b8:	3718      	adds	r7, #24
 80035ba:	46bd      	mov	sp, r7
 80035bc:	bd80      	pop	{r7, pc}
 80035be:	bf00      	nop
 80035c0:	20000d9c 	.word	0x20000d9c
 80035c4:	08004528 	.word	0x08004528
 80035c8:	080036f1 	.word	0x080036f1
 80035cc:	20000da0 	.word	0x20000da0

080035d0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80035d0:	b580      	push	{r7, lr}
 80035d2:	b08a      	sub	sp, #40	@ 0x28
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	60f8      	str	r0, [r7, #12]
 80035d8:	60b9      	str	r1, [r7, #8]
 80035da:	607a      	str	r2, [r7, #4]
 80035dc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80035de:	2300      	movs	r3, #0
 80035e0:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d10b      	bne.n	8003600 <xTimerGenericCommand+0x30>
	__asm volatile
 80035e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80035ec:	f383 8811 	msr	BASEPRI, r3
 80035f0:	f3bf 8f6f 	isb	sy
 80035f4:	f3bf 8f4f 	dsb	sy
 80035f8:	623b      	str	r3, [r7, #32]
}
 80035fa:	bf00      	nop
 80035fc:	bf00      	nop
 80035fe:	e7fd      	b.n	80035fc <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8003600:	4b19      	ldr	r3, [pc, #100]	@ (8003668 <xTimerGenericCommand+0x98>)
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	2b00      	cmp	r3, #0
 8003606:	d02a      	beq.n	800365e <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8003608:	68bb      	ldr	r3, [r7, #8]
 800360a:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8003614:	68bb      	ldr	r3, [r7, #8]
 8003616:	2b05      	cmp	r3, #5
 8003618:	dc18      	bgt.n	800364c <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800361a:	f7ff fead 	bl	8003378 <xTaskGetSchedulerState>
 800361e:	4603      	mov	r3, r0
 8003620:	2b02      	cmp	r3, #2
 8003622:	d109      	bne.n	8003638 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8003624:	4b10      	ldr	r3, [pc, #64]	@ (8003668 <xTimerGenericCommand+0x98>)
 8003626:	6818      	ldr	r0, [r3, #0]
 8003628:	f107 0110 	add.w	r1, r7, #16
 800362c:	2300      	movs	r3, #0
 800362e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003630:	f7fe fc62 	bl	8001ef8 <xQueueGenericSend>
 8003634:	6278      	str	r0, [r7, #36]	@ 0x24
 8003636:	e012      	b.n	800365e <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8003638:	4b0b      	ldr	r3, [pc, #44]	@ (8003668 <xTimerGenericCommand+0x98>)
 800363a:	6818      	ldr	r0, [r3, #0]
 800363c:	f107 0110 	add.w	r1, r7, #16
 8003640:	2300      	movs	r3, #0
 8003642:	2200      	movs	r2, #0
 8003644:	f7fe fc58 	bl	8001ef8 <xQueueGenericSend>
 8003648:	6278      	str	r0, [r7, #36]	@ 0x24
 800364a:	e008      	b.n	800365e <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800364c:	4b06      	ldr	r3, [pc, #24]	@ (8003668 <xTimerGenericCommand+0x98>)
 800364e:	6818      	ldr	r0, [r3, #0]
 8003650:	f107 0110 	add.w	r1, r7, #16
 8003654:	2300      	movs	r3, #0
 8003656:	683a      	ldr	r2, [r7, #0]
 8003658:	f7fe fd50 	bl	80020fc <xQueueGenericSendFromISR>
 800365c:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800365e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8003660:	4618      	mov	r0, r3
 8003662:	3728      	adds	r7, #40	@ 0x28
 8003664:	46bd      	mov	sp, r7
 8003666:	bd80      	pop	{r7, pc}
 8003668:	20000d9c 	.word	0x20000d9c

0800366c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800366c:	b580      	push	{r7, lr}
 800366e:	b088      	sub	sp, #32
 8003670:	af02      	add	r7, sp, #8
 8003672:	6078      	str	r0, [r7, #4]
 8003674:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003676:	4b1d      	ldr	r3, [pc, #116]	@ (80036ec <prvProcessExpiredTimer+0x80>)
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	68db      	ldr	r3, [r3, #12]
 800367c:	68db      	ldr	r3, [r3, #12]
 800367e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003680:	697b      	ldr	r3, [r7, #20]
 8003682:	3304      	adds	r3, #4
 8003684:	4618      	mov	r0, r3
 8003686:	f7fe fb03 	bl	8001c90 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800368a:	697b      	ldr	r3, [r7, #20]
 800368c:	69db      	ldr	r3, [r3, #28]
 800368e:	2b01      	cmp	r3, #1
 8003690:	d123      	bne.n	80036da <prvProcessExpiredTimer+0x6e>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8003692:	697b      	ldr	r3, [r7, #20]
 8003694:	699a      	ldr	r2, [r3, #24]
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	18d1      	adds	r1, r2, r3
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	683a      	ldr	r2, [r7, #0]
 800369e:	6978      	ldr	r0, [r7, #20]
 80036a0:	f000 f8cc 	bl	800383c <prvInsertTimerInActiveList>
 80036a4:	4603      	mov	r3, r0
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d017      	beq.n	80036da <prvProcessExpiredTimer+0x6e>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80036aa:	2300      	movs	r3, #0
 80036ac:	9300      	str	r3, [sp, #0]
 80036ae:	2300      	movs	r3, #0
 80036b0:	687a      	ldr	r2, [r7, #4]
 80036b2:	2100      	movs	r1, #0
 80036b4:	6978      	ldr	r0, [r7, #20]
 80036b6:	f7ff ff8b 	bl	80035d0 <xTimerGenericCommand>
 80036ba:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80036bc:	693b      	ldr	r3, [r7, #16]
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d10b      	bne.n	80036da <prvProcessExpiredTimer+0x6e>
	__asm volatile
 80036c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80036c6:	f383 8811 	msr	BASEPRI, r3
 80036ca:	f3bf 8f6f 	isb	sy
 80036ce:	f3bf 8f4f 	dsb	sy
 80036d2:	60fb      	str	r3, [r7, #12]
}
 80036d4:	bf00      	nop
 80036d6:	bf00      	nop
 80036d8:	e7fd      	b.n	80036d6 <prvProcessExpiredTimer+0x6a>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80036da:	697b      	ldr	r3, [r7, #20]
 80036dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036de:	6978      	ldr	r0, [r7, #20]
 80036e0:	4798      	blx	r3
}
 80036e2:	bf00      	nop
 80036e4:	3718      	adds	r7, #24
 80036e6:	46bd      	mov	sp, r7
 80036e8:	bd80      	pop	{r7, pc}
 80036ea:	bf00      	nop
 80036ec:	20000d94 	.word	0x20000d94

080036f0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 80036f0:	b580      	push	{r7, lr}
 80036f2:	b084      	sub	sp, #16
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80036f8:	f107 0308 	add.w	r3, r7, #8
 80036fc:	4618      	mov	r0, r3
 80036fe:	f000 f859 	bl	80037b4 <prvGetNextExpireTime>
 8003702:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8003704:	68bb      	ldr	r3, [r7, #8]
 8003706:	4619      	mov	r1, r3
 8003708:	68f8      	ldr	r0, [r7, #12]
 800370a:	f000 f805 	bl	8003718 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800370e:	f000 f8d7 	bl	80038c0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003712:	bf00      	nop
 8003714:	e7f0      	b.n	80036f8 <prvTimerTask+0x8>
	...

08003718 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8003718:	b580      	push	{r7, lr}
 800371a:	b084      	sub	sp, #16
 800371c:	af00      	add	r7, sp, #0
 800371e:	6078      	str	r0, [r7, #4]
 8003720:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8003722:	f7ff fa2f 	bl	8002b84 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003726:	f107 0308 	add.w	r3, r7, #8
 800372a:	4618      	mov	r0, r3
 800372c:	f000 f866 	bl	80037fc <prvSampleTimeNow>
 8003730:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8003732:	68bb      	ldr	r3, [r7, #8]
 8003734:	2b00      	cmp	r3, #0
 8003736:	d130      	bne.n	800379a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8003738:	683b      	ldr	r3, [r7, #0]
 800373a:	2b00      	cmp	r3, #0
 800373c:	d10a      	bne.n	8003754 <prvProcessTimerOrBlockTask+0x3c>
 800373e:	687a      	ldr	r2, [r7, #4]
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	429a      	cmp	r2, r3
 8003744:	d806      	bhi.n	8003754 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8003746:	f7ff fa2b 	bl	8002ba0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800374a:	68f9      	ldr	r1, [r7, #12]
 800374c:	6878      	ldr	r0, [r7, #4]
 800374e:	f7ff ff8d 	bl	800366c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8003752:	e024      	b.n	800379e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8003754:	683b      	ldr	r3, [r7, #0]
 8003756:	2b00      	cmp	r3, #0
 8003758:	d008      	beq.n	800376c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800375a:	4b13      	ldr	r3, [pc, #76]	@ (80037a8 <prvProcessTimerOrBlockTask+0x90>)
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	2b00      	cmp	r3, #0
 8003762:	bf0c      	ite	eq
 8003764:	2301      	moveq	r3, #1
 8003766:	2300      	movne	r3, #0
 8003768:	b2db      	uxtb	r3, r3
 800376a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800376c:	4b0f      	ldr	r3, [pc, #60]	@ (80037ac <prvProcessTimerOrBlockTask+0x94>)
 800376e:	6818      	ldr	r0, [r3, #0]
 8003770:	687a      	ldr	r2, [r7, #4]
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	1ad3      	subs	r3, r2, r3
 8003776:	683a      	ldr	r2, [r7, #0]
 8003778:	4619      	mov	r1, r3
 800377a:	f7fe ff75 	bl	8002668 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800377e:	f7ff fa0f 	bl	8002ba0 <xTaskResumeAll>
 8003782:	4603      	mov	r3, r0
 8003784:	2b00      	cmp	r3, #0
 8003786:	d10a      	bne.n	800379e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8003788:	4b09      	ldr	r3, [pc, #36]	@ (80037b0 <prvProcessTimerOrBlockTask+0x98>)
 800378a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800378e:	601a      	str	r2, [r3, #0]
 8003790:	f3bf 8f4f 	dsb	sy
 8003794:	f3bf 8f6f 	isb	sy
}
 8003798:	e001      	b.n	800379e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800379a:	f7ff fa01 	bl	8002ba0 <xTaskResumeAll>
}
 800379e:	bf00      	nop
 80037a0:	3710      	adds	r7, #16
 80037a2:	46bd      	mov	sp, r7
 80037a4:	bd80      	pop	{r7, pc}
 80037a6:	bf00      	nop
 80037a8:	20000d98 	.word	0x20000d98
 80037ac:	20000d9c 	.word	0x20000d9c
 80037b0:	e000ed04 	.word	0xe000ed04

080037b4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80037b4:	b480      	push	{r7}
 80037b6:	b085      	sub	sp, #20
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80037bc:	4b0e      	ldr	r3, [pc, #56]	@ (80037f8 <prvGetNextExpireTime+0x44>)
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	bf0c      	ite	eq
 80037c6:	2301      	moveq	r3, #1
 80037c8:	2300      	movne	r3, #0
 80037ca:	b2db      	uxtb	r3, r3
 80037cc:	461a      	mov	r2, r3
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d105      	bne.n	80037e6 <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80037da:	4b07      	ldr	r3, [pc, #28]	@ (80037f8 <prvGetNextExpireTime+0x44>)
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	68db      	ldr	r3, [r3, #12]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	60fb      	str	r3, [r7, #12]
 80037e4:	e001      	b.n	80037ea <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80037e6:	2300      	movs	r3, #0
 80037e8:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80037ea:	68fb      	ldr	r3, [r7, #12]
}
 80037ec:	4618      	mov	r0, r3
 80037ee:	3714      	adds	r7, #20
 80037f0:	46bd      	mov	sp, r7
 80037f2:	bc80      	pop	{r7}
 80037f4:	4770      	bx	lr
 80037f6:	bf00      	nop
 80037f8:	20000d94 	.word	0x20000d94

080037fc <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80037fc:	b580      	push	{r7, lr}
 80037fe:	b084      	sub	sp, #16
 8003800:	af00      	add	r7, sp, #0
 8003802:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8003804:	f7ff fa6a 	bl	8002cdc <xTaskGetTickCount>
 8003808:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800380a:	4b0b      	ldr	r3, [pc, #44]	@ (8003838 <prvSampleTimeNow+0x3c>)
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	68fa      	ldr	r2, [r7, #12]
 8003810:	429a      	cmp	r2, r3
 8003812:	d205      	bcs.n	8003820 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8003814:	f000 f910 	bl	8003a38 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	2201      	movs	r2, #1
 800381c:	601a      	str	r2, [r3, #0]
 800381e:	e002      	b.n	8003826 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	2200      	movs	r2, #0
 8003824:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8003826:	4a04      	ldr	r2, [pc, #16]	@ (8003838 <prvSampleTimeNow+0x3c>)
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800382c:	68fb      	ldr	r3, [r7, #12]
}
 800382e:	4618      	mov	r0, r3
 8003830:	3710      	adds	r7, #16
 8003832:	46bd      	mov	sp, r7
 8003834:	bd80      	pop	{r7, pc}
 8003836:	bf00      	nop
 8003838:	20000da4 	.word	0x20000da4

0800383c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800383c:	b580      	push	{r7, lr}
 800383e:	b086      	sub	sp, #24
 8003840:	af00      	add	r7, sp, #0
 8003842:	60f8      	str	r0, [r7, #12]
 8003844:	60b9      	str	r1, [r7, #8]
 8003846:	607a      	str	r2, [r7, #4]
 8003848:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800384a:	2300      	movs	r3, #0
 800384c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	68ba      	ldr	r2, [r7, #8]
 8003852:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	68fa      	ldr	r2, [r7, #12]
 8003858:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800385a:	68ba      	ldr	r2, [r7, #8]
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	429a      	cmp	r2, r3
 8003860:	d812      	bhi.n	8003888 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003862:	687a      	ldr	r2, [r7, #4]
 8003864:	683b      	ldr	r3, [r7, #0]
 8003866:	1ad2      	subs	r2, r2, r3
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	699b      	ldr	r3, [r3, #24]
 800386c:	429a      	cmp	r2, r3
 800386e:	d302      	bcc.n	8003876 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8003870:	2301      	movs	r3, #1
 8003872:	617b      	str	r3, [r7, #20]
 8003874:	e01b      	b.n	80038ae <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8003876:	4b10      	ldr	r3, [pc, #64]	@ (80038b8 <prvInsertTimerInActiveList+0x7c>)
 8003878:	681a      	ldr	r2, [r3, #0]
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	3304      	adds	r3, #4
 800387e:	4619      	mov	r1, r3
 8003880:	4610      	mov	r0, r2
 8003882:	f7fe f9cd 	bl	8001c20 <vListInsert>
 8003886:	e012      	b.n	80038ae <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8003888:	687a      	ldr	r2, [r7, #4]
 800388a:	683b      	ldr	r3, [r7, #0]
 800388c:	429a      	cmp	r2, r3
 800388e:	d206      	bcs.n	800389e <prvInsertTimerInActiveList+0x62>
 8003890:	68ba      	ldr	r2, [r7, #8]
 8003892:	683b      	ldr	r3, [r7, #0]
 8003894:	429a      	cmp	r2, r3
 8003896:	d302      	bcc.n	800389e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8003898:	2301      	movs	r3, #1
 800389a:	617b      	str	r3, [r7, #20]
 800389c:	e007      	b.n	80038ae <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800389e:	4b07      	ldr	r3, [pc, #28]	@ (80038bc <prvInsertTimerInActiveList+0x80>)
 80038a0:	681a      	ldr	r2, [r3, #0]
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	3304      	adds	r3, #4
 80038a6:	4619      	mov	r1, r3
 80038a8:	4610      	mov	r0, r2
 80038aa:	f7fe f9b9 	bl	8001c20 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80038ae:	697b      	ldr	r3, [r7, #20]
}
 80038b0:	4618      	mov	r0, r3
 80038b2:	3718      	adds	r7, #24
 80038b4:	46bd      	mov	sp, r7
 80038b6:	bd80      	pop	{r7, pc}
 80038b8:	20000d98 	.word	0x20000d98
 80038bc:	20000d94 	.word	0x20000d94

080038c0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80038c0:	b580      	push	{r7, lr}
 80038c2:	b08e      	sub	sp, #56	@ 0x38
 80038c4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80038c6:	e0a5      	b.n	8003a14 <prvProcessReceivedCommands+0x154>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	da19      	bge.n	8003902 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80038ce:	1d3b      	adds	r3, r7, #4
 80038d0:	3304      	adds	r3, #4
 80038d2:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80038d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d10b      	bne.n	80038f2 <prvProcessReceivedCommands+0x32>
	__asm volatile
 80038da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80038de:	f383 8811 	msr	BASEPRI, r3
 80038e2:	f3bf 8f6f 	isb	sy
 80038e6:	f3bf 8f4f 	dsb	sy
 80038ea:	61fb      	str	r3, [r7, #28]
}
 80038ec:	bf00      	nop
 80038ee:	bf00      	nop
 80038f0:	e7fd      	b.n	80038ee <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80038f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80038f8:	6850      	ldr	r0, [r2, #4]
 80038fa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80038fc:	6892      	ldr	r2, [r2, #8]
 80038fe:	4611      	mov	r1, r2
 8003900:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	2b00      	cmp	r3, #0
 8003906:	f2c0 8085 	blt.w	8003a14 <prvProcessReceivedCommands+0x154>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800390e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003910:	695b      	ldr	r3, [r3, #20]
 8003912:	2b00      	cmp	r3, #0
 8003914:	d004      	beq.n	8003920 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003916:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003918:	3304      	adds	r3, #4
 800391a:	4618      	mov	r0, r3
 800391c:	f7fe f9b8 	bl	8001c90 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003920:	463b      	mov	r3, r7
 8003922:	4618      	mov	r0, r3
 8003924:	f7ff ff6a 	bl	80037fc <prvSampleTimeNow>
 8003928:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	2b09      	cmp	r3, #9
 800392e:	d86c      	bhi.n	8003a0a <prvProcessReceivedCommands+0x14a>
 8003930:	a201      	add	r2, pc, #4	@ (adr r2, 8003938 <prvProcessReceivedCommands+0x78>)
 8003932:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003936:	bf00      	nop
 8003938:	08003961 	.word	0x08003961
 800393c:	08003961 	.word	0x08003961
 8003940:	08003961 	.word	0x08003961
 8003944:	08003a0b 	.word	0x08003a0b
 8003948:	080039bf 	.word	0x080039bf
 800394c:	080039f9 	.word	0x080039f9
 8003950:	08003961 	.word	0x08003961
 8003954:	08003961 	.word	0x08003961
 8003958:	08003a0b 	.word	0x08003a0b
 800395c:	080039bf 	.word	0x080039bf
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8003960:	68ba      	ldr	r2, [r7, #8]
 8003962:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003964:	699b      	ldr	r3, [r3, #24]
 8003966:	18d1      	adds	r1, r2, r3
 8003968:	68bb      	ldr	r3, [r7, #8]
 800396a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800396c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800396e:	f7ff ff65 	bl	800383c <prvInsertTimerInActiveList>
 8003972:	4603      	mov	r3, r0
 8003974:	2b00      	cmp	r3, #0
 8003976:	d04a      	beq.n	8003a0e <prvProcessReceivedCommands+0x14e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003978:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800397a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800397c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800397e:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8003980:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003982:	69db      	ldr	r3, [r3, #28]
 8003984:	2b01      	cmp	r3, #1
 8003986:	d142      	bne.n	8003a0e <prvProcessReceivedCommands+0x14e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8003988:	68ba      	ldr	r2, [r7, #8]
 800398a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800398c:	699b      	ldr	r3, [r3, #24]
 800398e:	441a      	add	r2, r3
 8003990:	2300      	movs	r3, #0
 8003992:	9300      	str	r3, [sp, #0]
 8003994:	2300      	movs	r3, #0
 8003996:	2100      	movs	r1, #0
 8003998:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800399a:	f7ff fe19 	bl	80035d0 <xTimerGenericCommand>
 800399e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80039a0:	6a3b      	ldr	r3, [r7, #32]
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d133      	bne.n	8003a0e <prvProcessReceivedCommands+0x14e>
	__asm volatile
 80039a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80039aa:	f383 8811 	msr	BASEPRI, r3
 80039ae:	f3bf 8f6f 	isb	sy
 80039b2:	f3bf 8f4f 	dsb	sy
 80039b6:	61bb      	str	r3, [r7, #24]
}
 80039b8:	bf00      	nop
 80039ba:	bf00      	nop
 80039bc:	e7fd      	b.n	80039ba <prvProcessReceivedCommands+0xfa>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80039be:	68ba      	ldr	r2, [r7, #8]
 80039c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039c2:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80039c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039c6:	699b      	ldr	r3, [r3, #24]
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d10b      	bne.n	80039e4 <prvProcessReceivedCommands+0x124>
	__asm volatile
 80039cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80039d0:	f383 8811 	msr	BASEPRI, r3
 80039d4:	f3bf 8f6f 	isb	sy
 80039d8:	f3bf 8f4f 	dsb	sy
 80039dc:	617b      	str	r3, [r7, #20]
}
 80039de:	bf00      	nop
 80039e0:	bf00      	nop
 80039e2:	e7fd      	b.n	80039e0 <prvProcessReceivedCommands+0x120>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80039e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039e6:	699a      	ldr	r2, [r3, #24]
 80039e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039ea:	18d1      	adds	r1, r2, r3
 80039ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80039f0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80039f2:	f7ff ff23 	bl	800383c <prvInsertTimerInActiveList>
					break;
 80039f6:	e00d      	b.n	8003a14 <prvProcessReceivedCommands+0x154>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 80039f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039fa:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d107      	bne.n	8003a12 <prvProcessReceivedCommands+0x152>
						{
							vPortFree( pxTimer );
 8003a02:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003a04:	f000 fb74 	bl	80040f0 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8003a08:	e003      	b.n	8003a12 <prvProcessReceivedCommands+0x152>

				default	:
					/* Don't expect to get here. */
					break;
 8003a0a:	bf00      	nop
 8003a0c:	e002      	b.n	8003a14 <prvProcessReceivedCommands+0x154>
					break;
 8003a0e:	bf00      	nop
 8003a10:	e000      	b.n	8003a14 <prvProcessReceivedCommands+0x154>
					break;
 8003a12:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003a14:	4b07      	ldr	r3, [pc, #28]	@ (8003a34 <prvProcessReceivedCommands+0x174>)
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	1d39      	adds	r1, r7, #4
 8003a1a:	2200      	movs	r2, #0
 8003a1c:	4618      	mov	r0, r3
 8003a1e:	f7fe fc09 	bl	8002234 <xQueueReceive>
 8003a22:	4603      	mov	r3, r0
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	f47f af4f 	bne.w	80038c8 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8003a2a:	bf00      	nop
 8003a2c:	bf00      	nop
 8003a2e:	3730      	adds	r7, #48	@ 0x30
 8003a30:	46bd      	mov	sp, r7
 8003a32:	bd80      	pop	{r7, pc}
 8003a34:	20000d9c 	.word	0x20000d9c

08003a38 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	b088      	sub	sp, #32
 8003a3c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003a3e:	e046      	b.n	8003ace <prvSwitchTimerLists+0x96>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003a40:	4b2c      	ldr	r3, [pc, #176]	@ (8003af4 <prvSwitchTimerLists+0xbc>)
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	68db      	ldr	r3, [r3, #12]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003a4a:	4b2a      	ldr	r3, [pc, #168]	@ (8003af4 <prvSwitchTimerLists+0xbc>)
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	68db      	ldr	r3, [r3, #12]
 8003a50:	68db      	ldr	r3, [r3, #12]
 8003a52:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	3304      	adds	r3, #4
 8003a58:	4618      	mov	r0, r3
 8003a5a:	f7fe f919 	bl	8001c90 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a62:	68f8      	ldr	r0, [r7, #12]
 8003a64:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	69db      	ldr	r3, [r3, #28]
 8003a6a:	2b01      	cmp	r3, #1
 8003a6c:	d12f      	bne.n	8003ace <prvSwitchTimerLists+0x96>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	699b      	ldr	r3, [r3, #24]
 8003a72:	693a      	ldr	r2, [r7, #16]
 8003a74:	4413      	add	r3, r2
 8003a76:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8003a78:	68ba      	ldr	r2, [r7, #8]
 8003a7a:	693b      	ldr	r3, [r7, #16]
 8003a7c:	429a      	cmp	r2, r3
 8003a7e:	d90e      	bls.n	8003a9e <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	68ba      	ldr	r2, [r7, #8]
 8003a84:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	68fa      	ldr	r2, [r7, #12]
 8003a8a:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8003a8c:	4b19      	ldr	r3, [pc, #100]	@ (8003af4 <prvSwitchTimerLists+0xbc>)
 8003a8e:	681a      	ldr	r2, [r3, #0]
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	3304      	adds	r3, #4
 8003a94:	4619      	mov	r1, r3
 8003a96:	4610      	mov	r0, r2
 8003a98:	f7fe f8c2 	bl	8001c20 <vListInsert>
 8003a9c:	e017      	b.n	8003ace <prvSwitchTimerLists+0x96>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8003a9e:	2300      	movs	r3, #0
 8003aa0:	9300      	str	r3, [sp, #0]
 8003aa2:	2300      	movs	r3, #0
 8003aa4:	693a      	ldr	r2, [r7, #16]
 8003aa6:	2100      	movs	r1, #0
 8003aa8:	68f8      	ldr	r0, [r7, #12]
 8003aaa:	f7ff fd91 	bl	80035d0 <xTimerGenericCommand>
 8003aae:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d10b      	bne.n	8003ace <prvSwitchTimerLists+0x96>
	__asm volatile
 8003ab6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003aba:	f383 8811 	msr	BASEPRI, r3
 8003abe:	f3bf 8f6f 	isb	sy
 8003ac2:	f3bf 8f4f 	dsb	sy
 8003ac6:	603b      	str	r3, [r7, #0]
}
 8003ac8:	bf00      	nop
 8003aca:	bf00      	nop
 8003acc:	e7fd      	b.n	8003aca <prvSwitchTimerLists+0x92>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003ace:	4b09      	ldr	r3, [pc, #36]	@ (8003af4 <prvSwitchTimerLists+0xbc>)
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d1b3      	bne.n	8003a40 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8003ad8:	4b06      	ldr	r3, [pc, #24]	@ (8003af4 <prvSwitchTimerLists+0xbc>)
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8003ade:	4b06      	ldr	r3, [pc, #24]	@ (8003af8 <prvSwitchTimerLists+0xc0>)
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	4a04      	ldr	r2, [pc, #16]	@ (8003af4 <prvSwitchTimerLists+0xbc>)
 8003ae4:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8003ae6:	4a04      	ldr	r2, [pc, #16]	@ (8003af8 <prvSwitchTimerLists+0xc0>)
 8003ae8:	697b      	ldr	r3, [r7, #20]
 8003aea:	6013      	str	r3, [r2, #0]
}
 8003aec:	bf00      	nop
 8003aee:	3718      	adds	r7, #24
 8003af0:	46bd      	mov	sp, r7
 8003af2:	bd80      	pop	{r7, pc}
 8003af4:	20000d94 	.word	0x20000d94
 8003af8:	20000d98 	.word	0x20000d98

08003afc <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8003afc:	b580      	push	{r7, lr}
 8003afe:	b082      	sub	sp, #8
 8003b00:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8003b02:	f000 f92b 	bl	8003d5c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8003b06:	4b15      	ldr	r3, [pc, #84]	@ (8003b5c <prvCheckForValidListAndQueue+0x60>)
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d120      	bne.n	8003b50 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8003b0e:	4814      	ldr	r0, [pc, #80]	@ (8003b60 <prvCheckForValidListAndQueue+0x64>)
 8003b10:	f7fe f838 	bl	8001b84 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8003b14:	4813      	ldr	r0, [pc, #76]	@ (8003b64 <prvCheckForValidListAndQueue+0x68>)
 8003b16:	f7fe f835 	bl	8001b84 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8003b1a:	4b13      	ldr	r3, [pc, #76]	@ (8003b68 <prvCheckForValidListAndQueue+0x6c>)
 8003b1c:	4a10      	ldr	r2, [pc, #64]	@ (8003b60 <prvCheckForValidListAndQueue+0x64>)
 8003b1e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8003b20:	4b12      	ldr	r3, [pc, #72]	@ (8003b6c <prvCheckForValidListAndQueue+0x70>)
 8003b22:	4a10      	ldr	r2, [pc, #64]	@ (8003b64 <prvCheckForValidListAndQueue+0x68>)
 8003b24:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8003b26:	2300      	movs	r3, #0
 8003b28:	9300      	str	r3, [sp, #0]
 8003b2a:	4b11      	ldr	r3, [pc, #68]	@ (8003b70 <prvCheckForValidListAndQueue+0x74>)
 8003b2c:	4a11      	ldr	r2, [pc, #68]	@ (8003b74 <prvCheckForValidListAndQueue+0x78>)
 8003b2e:	2110      	movs	r1, #16
 8003b30:	200a      	movs	r0, #10
 8003b32:	f7fe f941 	bl	8001db8 <xQueueGenericCreateStatic>
 8003b36:	4603      	mov	r3, r0
 8003b38:	4a08      	ldr	r2, [pc, #32]	@ (8003b5c <prvCheckForValidListAndQueue+0x60>)
 8003b3a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8003b3c:	4b07      	ldr	r3, [pc, #28]	@ (8003b5c <prvCheckForValidListAndQueue+0x60>)
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d005      	beq.n	8003b50 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8003b44:	4b05      	ldr	r3, [pc, #20]	@ (8003b5c <prvCheckForValidListAndQueue+0x60>)
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	490b      	ldr	r1, [pc, #44]	@ (8003b78 <prvCheckForValidListAndQueue+0x7c>)
 8003b4a:	4618      	mov	r0, r3
 8003b4c:	f7fe fd64 	bl	8002618 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003b50:	f000 f934 	bl	8003dbc <vPortExitCritical>
}
 8003b54:	bf00      	nop
 8003b56:	46bd      	mov	sp, r7
 8003b58:	bd80      	pop	{r7, pc}
 8003b5a:	bf00      	nop
 8003b5c:	20000d9c 	.word	0x20000d9c
 8003b60:	20000d6c 	.word	0x20000d6c
 8003b64:	20000d80 	.word	0x20000d80
 8003b68:	20000d94 	.word	0x20000d94
 8003b6c:	20000d98 	.word	0x20000d98
 8003b70:	20000e48 	.word	0x20000e48
 8003b74:	20000da8 	.word	0x20000da8
 8003b78:	08004530 	.word	0x08004530

08003b7c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8003b7c:	b480      	push	{r7}
 8003b7e:	b085      	sub	sp, #20
 8003b80:	af00      	add	r7, sp, #0
 8003b82:	60f8      	str	r0, [r7, #12]
 8003b84:	60b9      	str	r1, [r7, #8]
 8003b86:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	3b04      	subs	r3, #4
 8003b8c:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003b94:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	3b04      	subs	r3, #4
 8003b9a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8003b9c:	68bb      	ldr	r3, [r7, #8]
 8003b9e:	f023 0201 	bic.w	r2, r3, #1
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	3b04      	subs	r3, #4
 8003baa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8003bac:	4a08      	ldr	r2, [pc, #32]	@ (8003bd0 <pxPortInitialiseStack+0x54>)
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	3b14      	subs	r3, #20
 8003bb6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8003bb8:	687a      	ldr	r2, [r7, #4]
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	3b20      	subs	r3, #32
 8003bc2:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8003bc4:	68fb      	ldr	r3, [r7, #12]
}
 8003bc6:	4618      	mov	r0, r3
 8003bc8:	3714      	adds	r7, #20
 8003bca:	46bd      	mov	sp, r7
 8003bcc:	bc80      	pop	{r7}
 8003bce:	4770      	bx	lr
 8003bd0:	08003bd5 	.word	0x08003bd5

08003bd4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8003bd4:	b480      	push	{r7}
 8003bd6:	b085      	sub	sp, #20
 8003bd8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8003bda:	2300      	movs	r3, #0
 8003bdc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8003bde:	4b12      	ldr	r3, [pc, #72]	@ (8003c28 <prvTaskExitError+0x54>)
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003be6:	d00b      	beq.n	8003c00 <prvTaskExitError+0x2c>
	__asm volatile
 8003be8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003bec:	f383 8811 	msr	BASEPRI, r3
 8003bf0:	f3bf 8f6f 	isb	sy
 8003bf4:	f3bf 8f4f 	dsb	sy
 8003bf8:	60fb      	str	r3, [r7, #12]
}
 8003bfa:	bf00      	nop
 8003bfc:	bf00      	nop
 8003bfe:	e7fd      	b.n	8003bfc <prvTaskExitError+0x28>
	__asm volatile
 8003c00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c04:	f383 8811 	msr	BASEPRI, r3
 8003c08:	f3bf 8f6f 	isb	sy
 8003c0c:	f3bf 8f4f 	dsb	sy
 8003c10:	60bb      	str	r3, [r7, #8]
}
 8003c12:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8003c14:	bf00      	nop
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d0fc      	beq.n	8003c16 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8003c1c:	bf00      	nop
 8003c1e:	bf00      	nop
 8003c20:	3714      	adds	r7, #20
 8003c22:	46bd      	mov	sp, r7
 8003c24:	bc80      	pop	{r7}
 8003c26:	4770      	bx	lr
 8003c28:	2000000c 	.word	0x2000000c
 8003c2c:	00000000 	.word	0x00000000

08003c30 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8003c30:	4b07      	ldr	r3, [pc, #28]	@ (8003c50 <pxCurrentTCBConst2>)
 8003c32:	6819      	ldr	r1, [r3, #0]
 8003c34:	6808      	ldr	r0, [r1, #0]
 8003c36:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8003c3a:	f380 8809 	msr	PSP, r0
 8003c3e:	f3bf 8f6f 	isb	sy
 8003c42:	f04f 0000 	mov.w	r0, #0
 8003c46:	f380 8811 	msr	BASEPRI, r0
 8003c4a:	f04e 0e0d 	orr.w	lr, lr, #13
 8003c4e:	4770      	bx	lr

08003c50 <pxCurrentTCBConst2>:
 8003c50:	2000086c 	.word	0x2000086c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8003c54:	bf00      	nop
 8003c56:	bf00      	nop

08003c58 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8003c58:	4806      	ldr	r0, [pc, #24]	@ (8003c74 <prvPortStartFirstTask+0x1c>)
 8003c5a:	6800      	ldr	r0, [r0, #0]
 8003c5c:	6800      	ldr	r0, [r0, #0]
 8003c5e:	f380 8808 	msr	MSP, r0
 8003c62:	b662      	cpsie	i
 8003c64:	b661      	cpsie	f
 8003c66:	f3bf 8f4f 	dsb	sy
 8003c6a:	f3bf 8f6f 	isb	sy
 8003c6e:	df00      	svc	0
 8003c70:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8003c72:	bf00      	nop
 8003c74:	e000ed08 	.word	0xe000ed08

08003c78 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8003c78:	b580      	push	{r7, lr}
 8003c7a:	b084      	sub	sp, #16
 8003c7c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8003c7e:	4b32      	ldr	r3, [pc, #200]	@ (8003d48 <xPortStartScheduler+0xd0>)
 8003c80:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	781b      	ldrb	r3, [r3, #0]
 8003c86:	b2db      	uxtb	r3, r3
 8003c88:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	22ff      	movs	r2, #255	@ 0xff
 8003c8e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	781b      	ldrb	r3, [r3, #0]
 8003c94:	b2db      	uxtb	r3, r3
 8003c96:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8003c98:	78fb      	ldrb	r3, [r7, #3]
 8003c9a:	b2db      	uxtb	r3, r3
 8003c9c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003ca0:	b2da      	uxtb	r2, r3
 8003ca2:	4b2a      	ldr	r3, [pc, #168]	@ (8003d4c <xPortStartScheduler+0xd4>)
 8003ca4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8003ca6:	4b2a      	ldr	r3, [pc, #168]	@ (8003d50 <xPortStartScheduler+0xd8>)
 8003ca8:	2207      	movs	r2, #7
 8003caa:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003cac:	e009      	b.n	8003cc2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8003cae:	4b28      	ldr	r3, [pc, #160]	@ (8003d50 <xPortStartScheduler+0xd8>)
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	3b01      	subs	r3, #1
 8003cb4:	4a26      	ldr	r2, [pc, #152]	@ (8003d50 <xPortStartScheduler+0xd8>)
 8003cb6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8003cb8:	78fb      	ldrb	r3, [r7, #3]
 8003cba:	b2db      	uxtb	r3, r3
 8003cbc:	005b      	lsls	r3, r3, #1
 8003cbe:	b2db      	uxtb	r3, r3
 8003cc0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003cc2:	78fb      	ldrb	r3, [r7, #3]
 8003cc4:	b2db      	uxtb	r3, r3
 8003cc6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003cca:	2b80      	cmp	r3, #128	@ 0x80
 8003ccc:	d0ef      	beq.n	8003cae <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8003cce:	4b20      	ldr	r3, [pc, #128]	@ (8003d50 <xPortStartScheduler+0xd8>)
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f1c3 0307 	rsb	r3, r3, #7
 8003cd6:	2b04      	cmp	r3, #4
 8003cd8:	d00b      	beq.n	8003cf2 <xPortStartScheduler+0x7a>
	__asm volatile
 8003cda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003cde:	f383 8811 	msr	BASEPRI, r3
 8003ce2:	f3bf 8f6f 	isb	sy
 8003ce6:	f3bf 8f4f 	dsb	sy
 8003cea:	60bb      	str	r3, [r7, #8]
}
 8003cec:	bf00      	nop
 8003cee:	bf00      	nop
 8003cf0:	e7fd      	b.n	8003cee <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8003cf2:	4b17      	ldr	r3, [pc, #92]	@ (8003d50 <xPortStartScheduler+0xd8>)
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	021b      	lsls	r3, r3, #8
 8003cf8:	4a15      	ldr	r2, [pc, #84]	@ (8003d50 <xPortStartScheduler+0xd8>)
 8003cfa:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8003cfc:	4b14      	ldr	r3, [pc, #80]	@ (8003d50 <xPortStartScheduler+0xd8>)
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003d04:	4a12      	ldr	r2, [pc, #72]	@ (8003d50 <xPortStartScheduler+0xd8>)
 8003d06:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	b2da      	uxtb	r2, r3
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8003d10:	4b10      	ldr	r3, [pc, #64]	@ (8003d54 <xPortStartScheduler+0xdc>)
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	4a0f      	ldr	r2, [pc, #60]	@ (8003d54 <xPortStartScheduler+0xdc>)
 8003d16:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003d1a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8003d1c:	4b0d      	ldr	r3, [pc, #52]	@ (8003d54 <xPortStartScheduler+0xdc>)
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	4a0c      	ldr	r2, [pc, #48]	@ (8003d54 <xPortStartScheduler+0xdc>)
 8003d22:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8003d26:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8003d28:	f000 f8b8 	bl	8003e9c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8003d2c:	4b0a      	ldr	r3, [pc, #40]	@ (8003d58 <xPortStartScheduler+0xe0>)
 8003d2e:	2200      	movs	r2, #0
 8003d30:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8003d32:	f7ff ff91 	bl	8003c58 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8003d36:	f7ff f89f 	bl	8002e78 <vTaskSwitchContext>
	prvTaskExitError();
 8003d3a:	f7ff ff4b 	bl	8003bd4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8003d3e:	2300      	movs	r3, #0
}
 8003d40:	4618      	mov	r0, r3
 8003d42:	3710      	adds	r7, #16
 8003d44:	46bd      	mov	sp, r7
 8003d46:	bd80      	pop	{r7, pc}
 8003d48:	e000e400 	.word	0xe000e400
 8003d4c:	20000e98 	.word	0x20000e98
 8003d50:	20000e9c 	.word	0x20000e9c
 8003d54:	e000ed20 	.word	0xe000ed20
 8003d58:	2000000c 	.word	0x2000000c

08003d5c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8003d5c:	b480      	push	{r7}
 8003d5e:	b083      	sub	sp, #12
 8003d60:	af00      	add	r7, sp, #0
	__asm volatile
 8003d62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d66:	f383 8811 	msr	BASEPRI, r3
 8003d6a:	f3bf 8f6f 	isb	sy
 8003d6e:	f3bf 8f4f 	dsb	sy
 8003d72:	607b      	str	r3, [r7, #4]
}
 8003d74:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8003d76:	4b0f      	ldr	r3, [pc, #60]	@ (8003db4 <vPortEnterCritical+0x58>)
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	3301      	adds	r3, #1
 8003d7c:	4a0d      	ldr	r2, [pc, #52]	@ (8003db4 <vPortEnterCritical+0x58>)
 8003d7e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8003d80:	4b0c      	ldr	r3, [pc, #48]	@ (8003db4 <vPortEnterCritical+0x58>)
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	2b01      	cmp	r3, #1
 8003d86:	d110      	bne.n	8003daa <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8003d88:	4b0b      	ldr	r3, [pc, #44]	@ (8003db8 <vPortEnterCritical+0x5c>)
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	b2db      	uxtb	r3, r3
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d00b      	beq.n	8003daa <vPortEnterCritical+0x4e>
	__asm volatile
 8003d92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d96:	f383 8811 	msr	BASEPRI, r3
 8003d9a:	f3bf 8f6f 	isb	sy
 8003d9e:	f3bf 8f4f 	dsb	sy
 8003da2:	603b      	str	r3, [r7, #0]
}
 8003da4:	bf00      	nop
 8003da6:	bf00      	nop
 8003da8:	e7fd      	b.n	8003da6 <vPortEnterCritical+0x4a>
	}
}
 8003daa:	bf00      	nop
 8003dac:	370c      	adds	r7, #12
 8003dae:	46bd      	mov	sp, r7
 8003db0:	bc80      	pop	{r7}
 8003db2:	4770      	bx	lr
 8003db4:	2000000c 	.word	0x2000000c
 8003db8:	e000ed04 	.word	0xe000ed04

08003dbc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8003dbc:	b480      	push	{r7}
 8003dbe:	b083      	sub	sp, #12
 8003dc0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8003dc2:	4b12      	ldr	r3, [pc, #72]	@ (8003e0c <vPortExitCritical+0x50>)
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d10b      	bne.n	8003de2 <vPortExitCritical+0x26>
	__asm volatile
 8003dca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003dce:	f383 8811 	msr	BASEPRI, r3
 8003dd2:	f3bf 8f6f 	isb	sy
 8003dd6:	f3bf 8f4f 	dsb	sy
 8003dda:	607b      	str	r3, [r7, #4]
}
 8003ddc:	bf00      	nop
 8003dde:	bf00      	nop
 8003de0:	e7fd      	b.n	8003dde <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8003de2:	4b0a      	ldr	r3, [pc, #40]	@ (8003e0c <vPortExitCritical+0x50>)
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	3b01      	subs	r3, #1
 8003de8:	4a08      	ldr	r2, [pc, #32]	@ (8003e0c <vPortExitCritical+0x50>)
 8003dea:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8003dec:	4b07      	ldr	r3, [pc, #28]	@ (8003e0c <vPortExitCritical+0x50>)
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d105      	bne.n	8003e00 <vPortExitCritical+0x44>
 8003df4:	2300      	movs	r3, #0
 8003df6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8003df8:	683b      	ldr	r3, [r7, #0]
 8003dfa:	f383 8811 	msr	BASEPRI, r3
}
 8003dfe:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8003e00:	bf00      	nop
 8003e02:	370c      	adds	r7, #12
 8003e04:	46bd      	mov	sp, r7
 8003e06:	bc80      	pop	{r7}
 8003e08:	4770      	bx	lr
 8003e0a:	bf00      	nop
 8003e0c:	2000000c 	.word	0x2000000c

08003e10 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8003e10:	f3ef 8009 	mrs	r0, PSP
 8003e14:	f3bf 8f6f 	isb	sy
 8003e18:	4b0d      	ldr	r3, [pc, #52]	@ (8003e50 <pxCurrentTCBConst>)
 8003e1a:	681a      	ldr	r2, [r3, #0]
 8003e1c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8003e20:	6010      	str	r0, [r2, #0]
 8003e22:	e92d 4008 	stmdb	sp!, {r3, lr}
 8003e26:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8003e2a:	f380 8811 	msr	BASEPRI, r0
 8003e2e:	f7ff f823 	bl	8002e78 <vTaskSwitchContext>
 8003e32:	f04f 0000 	mov.w	r0, #0
 8003e36:	f380 8811 	msr	BASEPRI, r0
 8003e3a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8003e3e:	6819      	ldr	r1, [r3, #0]
 8003e40:	6808      	ldr	r0, [r1, #0]
 8003e42:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8003e46:	f380 8809 	msr	PSP, r0
 8003e4a:	f3bf 8f6f 	isb	sy
 8003e4e:	4770      	bx	lr

08003e50 <pxCurrentTCBConst>:
 8003e50:	2000086c 	.word	0x2000086c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8003e54:	bf00      	nop
 8003e56:	bf00      	nop

08003e58 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8003e58:	b580      	push	{r7, lr}
 8003e5a:	b082      	sub	sp, #8
 8003e5c:	af00      	add	r7, sp, #0
	__asm volatile
 8003e5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e62:	f383 8811 	msr	BASEPRI, r3
 8003e66:	f3bf 8f6f 	isb	sy
 8003e6a:	f3bf 8f4f 	dsb	sy
 8003e6e:	607b      	str	r3, [r7, #4]
}
 8003e70:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8003e72:	f7fe ff41 	bl	8002cf8 <xTaskIncrementTick>
 8003e76:	4603      	mov	r3, r0
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d003      	beq.n	8003e84 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8003e7c:	4b06      	ldr	r3, [pc, #24]	@ (8003e98 <SysTick_Handler+0x40>)
 8003e7e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003e82:	601a      	str	r2, [r3, #0]
 8003e84:	2300      	movs	r3, #0
 8003e86:	603b      	str	r3, [r7, #0]
	__asm volatile
 8003e88:	683b      	ldr	r3, [r7, #0]
 8003e8a:	f383 8811 	msr	BASEPRI, r3
}
 8003e8e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8003e90:	bf00      	nop
 8003e92:	3708      	adds	r7, #8
 8003e94:	46bd      	mov	sp, r7
 8003e96:	bd80      	pop	{r7, pc}
 8003e98:	e000ed04 	.word	0xe000ed04

08003e9c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8003e9c:	b480      	push	{r7}
 8003e9e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8003ea0:	4b0a      	ldr	r3, [pc, #40]	@ (8003ecc <vPortSetupTimerInterrupt+0x30>)
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8003ea6:	4b0a      	ldr	r3, [pc, #40]	@ (8003ed0 <vPortSetupTimerInterrupt+0x34>)
 8003ea8:	2200      	movs	r2, #0
 8003eaa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8003eac:	4b09      	ldr	r3, [pc, #36]	@ (8003ed4 <vPortSetupTimerInterrupt+0x38>)
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	4a09      	ldr	r2, [pc, #36]	@ (8003ed8 <vPortSetupTimerInterrupt+0x3c>)
 8003eb2:	fba2 2303 	umull	r2, r3, r2, r3
 8003eb6:	099b      	lsrs	r3, r3, #6
 8003eb8:	4a08      	ldr	r2, [pc, #32]	@ (8003edc <vPortSetupTimerInterrupt+0x40>)
 8003eba:	3b01      	subs	r3, #1
 8003ebc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8003ebe:	4b03      	ldr	r3, [pc, #12]	@ (8003ecc <vPortSetupTimerInterrupt+0x30>)
 8003ec0:	2207      	movs	r2, #7
 8003ec2:	601a      	str	r2, [r3, #0]
}
 8003ec4:	bf00      	nop
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	bc80      	pop	{r7}
 8003eca:	4770      	bx	lr
 8003ecc:	e000e010 	.word	0xe000e010
 8003ed0:	e000e018 	.word	0xe000e018
 8003ed4:	20000000 	.word	0x20000000
 8003ed8:	10624dd3 	.word	0x10624dd3
 8003edc:	e000e014 	.word	0xe000e014

08003ee0 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8003ee0:	b480      	push	{r7}
 8003ee2:	b085      	sub	sp, #20
 8003ee4:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8003ee6:	f3ef 8305 	mrs	r3, IPSR
 8003eea:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	2b0f      	cmp	r3, #15
 8003ef0:	d915      	bls.n	8003f1e <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8003ef2:	4a17      	ldr	r2, [pc, #92]	@ (8003f50 <vPortValidateInterruptPriority+0x70>)
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	4413      	add	r3, r2
 8003ef8:	781b      	ldrb	r3, [r3, #0]
 8003efa:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8003efc:	4b15      	ldr	r3, [pc, #84]	@ (8003f54 <vPortValidateInterruptPriority+0x74>)
 8003efe:	781b      	ldrb	r3, [r3, #0]
 8003f00:	7afa      	ldrb	r2, [r7, #11]
 8003f02:	429a      	cmp	r2, r3
 8003f04:	d20b      	bcs.n	8003f1e <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8003f06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f0a:	f383 8811 	msr	BASEPRI, r3
 8003f0e:	f3bf 8f6f 	isb	sy
 8003f12:	f3bf 8f4f 	dsb	sy
 8003f16:	607b      	str	r3, [r7, #4]
}
 8003f18:	bf00      	nop
 8003f1a:	bf00      	nop
 8003f1c:	e7fd      	b.n	8003f1a <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8003f1e:	4b0e      	ldr	r3, [pc, #56]	@ (8003f58 <vPortValidateInterruptPriority+0x78>)
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003f26:	4b0d      	ldr	r3, [pc, #52]	@ (8003f5c <vPortValidateInterruptPriority+0x7c>)
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	429a      	cmp	r2, r3
 8003f2c:	d90b      	bls.n	8003f46 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8003f2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f32:	f383 8811 	msr	BASEPRI, r3
 8003f36:	f3bf 8f6f 	isb	sy
 8003f3a:	f3bf 8f4f 	dsb	sy
 8003f3e:	603b      	str	r3, [r7, #0]
}
 8003f40:	bf00      	nop
 8003f42:	bf00      	nop
 8003f44:	e7fd      	b.n	8003f42 <vPortValidateInterruptPriority+0x62>
	}
 8003f46:	bf00      	nop
 8003f48:	3714      	adds	r7, #20
 8003f4a:	46bd      	mov	sp, r7
 8003f4c:	bc80      	pop	{r7}
 8003f4e:	4770      	bx	lr
 8003f50:	e000e3f0 	.word	0xe000e3f0
 8003f54:	20000e98 	.word	0x20000e98
 8003f58:	e000ed0c 	.word	0xe000ed0c
 8003f5c:	20000e9c 	.word	0x20000e9c

08003f60 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8003f60:	b580      	push	{r7, lr}
 8003f62:	b08a      	sub	sp, #40	@ 0x28
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8003f68:	2300      	movs	r3, #0
 8003f6a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8003f6c:	f7fe fe0a 	bl	8002b84 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8003f70:	4b5a      	ldr	r3, [pc, #360]	@ (80040dc <pvPortMalloc+0x17c>)
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d101      	bne.n	8003f7c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8003f78:	f000 f916 	bl	80041a8 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8003f7c:	4b58      	ldr	r3, [pc, #352]	@ (80040e0 <pvPortMalloc+0x180>)
 8003f7e:	681a      	ldr	r2, [r3, #0]
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	4013      	ands	r3, r2
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	f040 8090 	bne.w	80040aa <pvPortMalloc+0x14a>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d01e      	beq.n	8003fce <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8003f90:	2208      	movs	r2, #8
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	4413      	add	r3, r2
 8003f96:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	f003 0307 	and.w	r3, r3, #7
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d015      	beq.n	8003fce <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	f023 0307 	bic.w	r3, r3, #7
 8003fa8:	3308      	adds	r3, #8
 8003faa:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	f003 0307 	and.w	r3, r3, #7
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d00b      	beq.n	8003fce <pvPortMalloc+0x6e>
	__asm volatile
 8003fb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003fba:	f383 8811 	msr	BASEPRI, r3
 8003fbe:	f3bf 8f6f 	isb	sy
 8003fc2:	f3bf 8f4f 	dsb	sy
 8003fc6:	617b      	str	r3, [r7, #20]
}
 8003fc8:	bf00      	nop
 8003fca:	bf00      	nop
 8003fcc:	e7fd      	b.n	8003fca <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d06a      	beq.n	80040aa <pvPortMalloc+0x14a>
 8003fd4:	4b43      	ldr	r3, [pc, #268]	@ (80040e4 <pvPortMalloc+0x184>)
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	687a      	ldr	r2, [r7, #4]
 8003fda:	429a      	cmp	r2, r3
 8003fdc:	d865      	bhi.n	80040aa <pvPortMalloc+0x14a>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8003fde:	4b42      	ldr	r3, [pc, #264]	@ (80040e8 <pvPortMalloc+0x188>)
 8003fe0:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8003fe2:	4b41      	ldr	r3, [pc, #260]	@ (80040e8 <pvPortMalloc+0x188>)
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003fe8:	e004      	b.n	8003ff4 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8003fea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fec:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8003fee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003ff4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ff6:	685b      	ldr	r3, [r3, #4]
 8003ff8:	687a      	ldr	r2, [r7, #4]
 8003ffa:	429a      	cmp	r2, r3
 8003ffc:	d903      	bls.n	8004006 <pvPortMalloc+0xa6>
 8003ffe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	2b00      	cmp	r3, #0
 8004004:	d1f1      	bne.n	8003fea <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8004006:	4b35      	ldr	r3, [pc, #212]	@ (80040dc <pvPortMalloc+0x17c>)
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800400c:	429a      	cmp	r2, r3
 800400e:	d04c      	beq.n	80040aa <pvPortMalloc+0x14a>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004010:	6a3b      	ldr	r3, [r7, #32]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	2208      	movs	r2, #8
 8004016:	4413      	add	r3, r2
 8004018:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800401a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800401c:	681a      	ldr	r2, [r3, #0]
 800401e:	6a3b      	ldr	r3, [r7, #32]
 8004020:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004022:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004024:	685a      	ldr	r2, [r3, #4]
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	1ad2      	subs	r2, r2, r3
 800402a:	2308      	movs	r3, #8
 800402c:	005b      	lsls	r3, r3, #1
 800402e:	429a      	cmp	r2, r3
 8004030:	d920      	bls.n	8004074 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004032:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	4413      	add	r3, r2
 8004038:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800403a:	69bb      	ldr	r3, [r7, #24]
 800403c:	f003 0307 	and.w	r3, r3, #7
 8004040:	2b00      	cmp	r3, #0
 8004042:	d00b      	beq.n	800405c <pvPortMalloc+0xfc>
	__asm volatile
 8004044:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004048:	f383 8811 	msr	BASEPRI, r3
 800404c:	f3bf 8f6f 	isb	sy
 8004050:	f3bf 8f4f 	dsb	sy
 8004054:	613b      	str	r3, [r7, #16]
}
 8004056:	bf00      	nop
 8004058:	bf00      	nop
 800405a:	e7fd      	b.n	8004058 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800405c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800405e:	685a      	ldr	r2, [r3, #4]
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	1ad2      	subs	r2, r2, r3
 8004064:	69bb      	ldr	r3, [r7, #24]
 8004066:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004068:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800406a:	687a      	ldr	r2, [r7, #4]
 800406c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800406e:	69b8      	ldr	r0, [r7, #24]
 8004070:	f000 f8fc 	bl	800426c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004074:	4b1b      	ldr	r3, [pc, #108]	@ (80040e4 <pvPortMalloc+0x184>)
 8004076:	681a      	ldr	r2, [r3, #0]
 8004078:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800407a:	685b      	ldr	r3, [r3, #4]
 800407c:	1ad3      	subs	r3, r2, r3
 800407e:	4a19      	ldr	r2, [pc, #100]	@ (80040e4 <pvPortMalloc+0x184>)
 8004080:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004082:	4b18      	ldr	r3, [pc, #96]	@ (80040e4 <pvPortMalloc+0x184>)
 8004084:	681a      	ldr	r2, [r3, #0]
 8004086:	4b19      	ldr	r3, [pc, #100]	@ (80040ec <pvPortMalloc+0x18c>)
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	429a      	cmp	r2, r3
 800408c:	d203      	bcs.n	8004096 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800408e:	4b15      	ldr	r3, [pc, #84]	@ (80040e4 <pvPortMalloc+0x184>)
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	4a16      	ldr	r2, [pc, #88]	@ (80040ec <pvPortMalloc+0x18c>)
 8004094:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004096:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004098:	685a      	ldr	r2, [r3, #4]
 800409a:	4b11      	ldr	r3, [pc, #68]	@ (80040e0 <pvPortMalloc+0x180>)
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	431a      	orrs	r2, r3
 80040a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040a2:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80040a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040a6:	2200      	movs	r2, #0
 80040a8:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80040aa:	f7fe fd79 	bl	8002ba0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80040ae:	69fb      	ldr	r3, [r7, #28]
 80040b0:	f003 0307 	and.w	r3, r3, #7
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d00b      	beq.n	80040d0 <pvPortMalloc+0x170>
	__asm volatile
 80040b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80040bc:	f383 8811 	msr	BASEPRI, r3
 80040c0:	f3bf 8f6f 	isb	sy
 80040c4:	f3bf 8f4f 	dsb	sy
 80040c8:	60fb      	str	r3, [r7, #12]
}
 80040ca:	bf00      	nop
 80040cc:	bf00      	nop
 80040ce:	e7fd      	b.n	80040cc <pvPortMalloc+0x16c>
	return pvReturn;
 80040d0:	69fb      	ldr	r3, [r7, #28]
}
 80040d2:	4618      	mov	r0, r3
 80040d4:	3728      	adds	r7, #40	@ 0x28
 80040d6:	46bd      	mov	sp, r7
 80040d8:	bd80      	pop	{r7, pc}
 80040da:	bf00      	nop
 80040dc:	20001aa8 	.word	0x20001aa8
 80040e0:	20001ab4 	.word	0x20001ab4
 80040e4:	20001aac 	.word	0x20001aac
 80040e8:	20001aa0 	.word	0x20001aa0
 80040ec:	20001ab0 	.word	0x20001ab0

080040f0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80040f0:	b580      	push	{r7, lr}
 80040f2:	b086      	sub	sp, #24
 80040f4:	af00      	add	r7, sp, #0
 80040f6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d04a      	beq.n	8004198 <vPortFree+0xa8>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8004102:	2308      	movs	r3, #8
 8004104:	425b      	negs	r3, r3
 8004106:	697a      	ldr	r2, [r7, #20]
 8004108:	4413      	add	r3, r2
 800410a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800410c:	697b      	ldr	r3, [r7, #20]
 800410e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004110:	693b      	ldr	r3, [r7, #16]
 8004112:	685a      	ldr	r2, [r3, #4]
 8004114:	4b22      	ldr	r3, [pc, #136]	@ (80041a0 <vPortFree+0xb0>)
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	4013      	ands	r3, r2
 800411a:	2b00      	cmp	r3, #0
 800411c:	d10b      	bne.n	8004136 <vPortFree+0x46>
	__asm volatile
 800411e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004122:	f383 8811 	msr	BASEPRI, r3
 8004126:	f3bf 8f6f 	isb	sy
 800412a:	f3bf 8f4f 	dsb	sy
 800412e:	60fb      	str	r3, [r7, #12]
}
 8004130:	bf00      	nop
 8004132:	bf00      	nop
 8004134:	e7fd      	b.n	8004132 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004136:	693b      	ldr	r3, [r7, #16]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	2b00      	cmp	r3, #0
 800413c:	d00b      	beq.n	8004156 <vPortFree+0x66>
	__asm volatile
 800413e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004142:	f383 8811 	msr	BASEPRI, r3
 8004146:	f3bf 8f6f 	isb	sy
 800414a:	f3bf 8f4f 	dsb	sy
 800414e:	60bb      	str	r3, [r7, #8]
}
 8004150:	bf00      	nop
 8004152:	bf00      	nop
 8004154:	e7fd      	b.n	8004152 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8004156:	693b      	ldr	r3, [r7, #16]
 8004158:	685a      	ldr	r2, [r3, #4]
 800415a:	4b11      	ldr	r3, [pc, #68]	@ (80041a0 <vPortFree+0xb0>)
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	4013      	ands	r3, r2
 8004160:	2b00      	cmp	r3, #0
 8004162:	d019      	beq.n	8004198 <vPortFree+0xa8>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8004164:	693b      	ldr	r3, [r7, #16]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	2b00      	cmp	r3, #0
 800416a:	d115      	bne.n	8004198 <vPortFree+0xa8>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800416c:	693b      	ldr	r3, [r7, #16]
 800416e:	685a      	ldr	r2, [r3, #4]
 8004170:	4b0b      	ldr	r3, [pc, #44]	@ (80041a0 <vPortFree+0xb0>)
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	43db      	mvns	r3, r3
 8004176:	401a      	ands	r2, r3
 8004178:	693b      	ldr	r3, [r7, #16]
 800417a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800417c:	f7fe fd02 	bl	8002b84 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004180:	693b      	ldr	r3, [r7, #16]
 8004182:	685a      	ldr	r2, [r3, #4]
 8004184:	4b07      	ldr	r3, [pc, #28]	@ (80041a4 <vPortFree+0xb4>)
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	4413      	add	r3, r2
 800418a:	4a06      	ldr	r2, [pc, #24]	@ (80041a4 <vPortFree+0xb4>)
 800418c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800418e:	6938      	ldr	r0, [r7, #16]
 8004190:	f000 f86c 	bl	800426c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8004194:	f7fe fd04 	bl	8002ba0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8004198:	bf00      	nop
 800419a:	3718      	adds	r7, #24
 800419c:	46bd      	mov	sp, r7
 800419e:	bd80      	pop	{r7, pc}
 80041a0:	20001ab4 	.word	0x20001ab4
 80041a4:	20001aac 	.word	0x20001aac

080041a8 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80041a8:	b480      	push	{r7}
 80041aa:	b085      	sub	sp, #20
 80041ac:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80041ae:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80041b2:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80041b4:	4b27      	ldr	r3, [pc, #156]	@ (8004254 <prvHeapInit+0xac>)
 80041b6:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	f003 0307 	and.w	r3, r3, #7
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d00c      	beq.n	80041dc <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	3307      	adds	r3, #7
 80041c6:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	f023 0307 	bic.w	r3, r3, #7
 80041ce:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80041d0:	68ba      	ldr	r2, [r7, #8]
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	1ad3      	subs	r3, r2, r3
 80041d6:	4a1f      	ldr	r2, [pc, #124]	@ (8004254 <prvHeapInit+0xac>)
 80041d8:	4413      	add	r3, r2
 80041da:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80041e0:	4a1d      	ldr	r2, [pc, #116]	@ (8004258 <prvHeapInit+0xb0>)
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80041e6:	4b1c      	ldr	r3, [pc, #112]	@ (8004258 <prvHeapInit+0xb0>)
 80041e8:	2200      	movs	r2, #0
 80041ea:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	68ba      	ldr	r2, [r7, #8]
 80041f0:	4413      	add	r3, r2
 80041f2:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80041f4:	2208      	movs	r2, #8
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	1a9b      	subs	r3, r3, r2
 80041fa:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	f023 0307 	bic.w	r3, r3, #7
 8004202:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	4a15      	ldr	r2, [pc, #84]	@ (800425c <prvHeapInit+0xb4>)
 8004208:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800420a:	4b14      	ldr	r3, [pc, #80]	@ (800425c <prvHeapInit+0xb4>)
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	2200      	movs	r2, #0
 8004210:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8004212:	4b12      	ldr	r3, [pc, #72]	@ (800425c <prvHeapInit+0xb4>)
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	2200      	movs	r2, #0
 8004218:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800421e:	683b      	ldr	r3, [r7, #0]
 8004220:	68fa      	ldr	r2, [r7, #12]
 8004222:	1ad2      	subs	r2, r2, r3
 8004224:	683b      	ldr	r3, [r7, #0]
 8004226:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004228:	4b0c      	ldr	r3, [pc, #48]	@ (800425c <prvHeapInit+0xb4>)
 800422a:	681a      	ldr	r2, [r3, #0]
 800422c:	683b      	ldr	r3, [r7, #0]
 800422e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004230:	683b      	ldr	r3, [r7, #0]
 8004232:	685b      	ldr	r3, [r3, #4]
 8004234:	4a0a      	ldr	r2, [pc, #40]	@ (8004260 <prvHeapInit+0xb8>)
 8004236:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004238:	683b      	ldr	r3, [r7, #0]
 800423a:	685b      	ldr	r3, [r3, #4]
 800423c:	4a09      	ldr	r2, [pc, #36]	@ (8004264 <prvHeapInit+0xbc>)
 800423e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004240:	4b09      	ldr	r3, [pc, #36]	@ (8004268 <prvHeapInit+0xc0>)
 8004242:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8004246:	601a      	str	r2, [r3, #0]
}
 8004248:	bf00      	nop
 800424a:	3714      	adds	r7, #20
 800424c:	46bd      	mov	sp, r7
 800424e:	bc80      	pop	{r7}
 8004250:	4770      	bx	lr
 8004252:	bf00      	nop
 8004254:	20000ea0 	.word	0x20000ea0
 8004258:	20001aa0 	.word	0x20001aa0
 800425c:	20001aa8 	.word	0x20001aa8
 8004260:	20001ab0 	.word	0x20001ab0
 8004264:	20001aac 	.word	0x20001aac
 8004268:	20001ab4 	.word	0x20001ab4

0800426c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800426c:	b480      	push	{r7}
 800426e:	b085      	sub	sp, #20
 8004270:	af00      	add	r7, sp, #0
 8004272:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004274:	4b27      	ldr	r3, [pc, #156]	@ (8004314 <prvInsertBlockIntoFreeList+0xa8>)
 8004276:	60fb      	str	r3, [r7, #12]
 8004278:	e002      	b.n	8004280 <prvInsertBlockIntoFreeList+0x14>
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	60fb      	str	r3, [r7, #12]
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	687a      	ldr	r2, [r7, #4]
 8004286:	429a      	cmp	r2, r3
 8004288:	d8f7      	bhi.n	800427a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	685b      	ldr	r3, [r3, #4]
 8004292:	68ba      	ldr	r2, [r7, #8]
 8004294:	4413      	add	r3, r2
 8004296:	687a      	ldr	r2, [r7, #4]
 8004298:	429a      	cmp	r2, r3
 800429a:	d108      	bne.n	80042ae <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	685a      	ldr	r2, [r3, #4]
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	685b      	ldr	r3, [r3, #4]
 80042a4:	441a      	add	r2, r3
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	685b      	ldr	r3, [r3, #4]
 80042b6:	68ba      	ldr	r2, [r7, #8]
 80042b8:	441a      	add	r2, r3
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	429a      	cmp	r2, r3
 80042c0:	d118      	bne.n	80042f4 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	681a      	ldr	r2, [r3, #0]
 80042c6:	4b14      	ldr	r3, [pc, #80]	@ (8004318 <prvInsertBlockIntoFreeList+0xac>)
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	429a      	cmp	r2, r3
 80042cc:	d00d      	beq.n	80042ea <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	685a      	ldr	r2, [r3, #4]
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	685b      	ldr	r3, [r3, #4]
 80042d8:	441a      	add	r2, r3
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	681a      	ldr	r2, [r3, #0]
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	601a      	str	r2, [r3, #0]
 80042e8:	e008      	b.n	80042fc <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80042ea:	4b0b      	ldr	r3, [pc, #44]	@ (8004318 <prvInsertBlockIntoFreeList+0xac>)
 80042ec:	681a      	ldr	r2, [r3, #0]
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	601a      	str	r2, [r3, #0]
 80042f2:	e003      	b.n	80042fc <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	681a      	ldr	r2, [r3, #0]
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80042fc:	68fa      	ldr	r2, [r7, #12]
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	429a      	cmp	r2, r3
 8004302:	d002      	beq.n	800430a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	687a      	ldr	r2, [r7, #4]
 8004308:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800430a:	bf00      	nop
 800430c:	3714      	adds	r7, #20
 800430e:	46bd      	mov	sp, r7
 8004310:	bc80      	pop	{r7}
 8004312:	4770      	bx	lr
 8004314:	20001aa0 	.word	0x20001aa0
 8004318:	20001aa8 	.word	0x20001aa8

0800431c <memset>:
 800431c:	4603      	mov	r3, r0
 800431e:	4402      	add	r2, r0
 8004320:	4293      	cmp	r3, r2
 8004322:	d100      	bne.n	8004326 <memset+0xa>
 8004324:	4770      	bx	lr
 8004326:	f803 1b01 	strb.w	r1, [r3], #1
 800432a:	e7f9      	b.n	8004320 <memset+0x4>

0800432c <_reclaim_reent>:
 800432c:	4b29      	ldr	r3, [pc, #164]	@ (80043d4 <_reclaim_reent+0xa8>)
 800432e:	b570      	push	{r4, r5, r6, lr}
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	4604      	mov	r4, r0
 8004334:	4283      	cmp	r3, r0
 8004336:	d04b      	beq.n	80043d0 <_reclaim_reent+0xa4>
 8004338:	69c3      	ldr	r3, [r0, #28]
 800433a:	b1ab      	cbz	r3, 8004368 <_reclaim_reent+0x3c>
 800433c:	68db      	ldr	r3, [r3, #12]
 800433e:	b16b      	cbz	r3, 800435c <_reclaim_reent+0x30>
 8004340:	2500      	movs	r5, #0
 8004342:	69e3      	ldr	r3, [r4, #28]
 8004344:	68db      	ldr	r3, [r3, #12]
 8004346:	5959      	ldr	r1, [r3, r5]
 8004348:	2900      	cmp	r1, #0
 800434a:	d13b      	bne.n	80043c4 <_reclaim_reent+0x98>
 800434c:	3504      	adds	r5, #4
 800434e:	2d80      	cmp	r5, #128	@ 0x80
 8004350:	d1f7      	bne.n	8004342 <_reclaim_reent+0x16>
 8004352:	69e3      	ldr	r3, [r4, #28]
 8004354:	4620      	mov	r0, r4
 8004356:	68d9      	ldr	r1, [r3, #12]
 8004358:	f000 f872 	bl	8004440 <_free_r>
 800435c:	69e3      	ldr	r3, [r4, #28]
 800435e:	6819      	ldr	r1, [r3, #0]
 8004360:	b111      	cbz	r1, 8004368 <_reclaim_reent+0x3c>
 8004362:	4620      	mov	r0, r4
 8004364:	f000 f86c 	bl	8004440 <_free_r>
 8004368:	6961      	ldr	r1, [r4, #20]
 800436a:	b111      	cbz	r1, 8004372 <_reclaim_reent+0x46>
 800436c:	4620      	mov	r0, r4
 800436e:	f000 f867 	bl	8004440 <_free_r>
 8004372:	69e1      	ldr	r1, [r4, #28]
 8004374:	b111      	cbz	r1, 800437c <_reclaim_reent+0x50>
 8004376:	4620      	mov	r0, r4
 8004378:	f000 f862 	bl	8004440 <_free_r>
 800437c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800437e:	b111      	cbz	r1, 8004386 <_reclaim_reent+0x5a>
 8004380:	4620      	mov	r0, r4
 8004382:	f000 f85d 	bl	8004440 <_free_r>
 8004386:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004388:	b111      	cbz	r1, 8004390 <_reclaim_reent+0x64>
 800438a:	4620      	mov	r0, r4
 800438c:	f000 f858 	bl	8004440 <_free_r>
 8004390:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8004392:	b111      	cbz	r1, 800439a <_reclaim_reent+0x6e>
 8004394:	4620      	mov	r0, r4
 8004396:	f000 f853 	bl	8004440 <_free_r>
 800439a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800439c:	b111      	cbz	r1, 80043a4 <_reclaim_reent+0x78>
 800439e:	4620      	mov	r0, r4
 80043a0:	f000 f84e 	bl	8004440 <_free_r>
 80043a4:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80043a6:	b111      	cbz	r1, 80043ae <_reclaim_reent+0x82>
 80043a8:	4620      	mov	r0, r4
 80043aa:	f000 f849 	bl	8004440 <_free_r>
 80043ae:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80043b0:	b111      	cbz	r1, 80043b8 <_reclaim_reent+0x8c>
 80043b2:	4620      	mov	r0, r4
 80043b4:	f000 f844 	bl	8004440 <_free_r>
 80043b8:	6a23      	ldr	r3, [r4, #32]
 80043ba:	b14b      	cbz	r3, 80043d0 <_reclaim_reent+0xa4>
 80043bc:	4620      	mov	r0, r4
 80043be:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80043c2:	4718      	bx	r3
 80043c4:	680e      	ldr	r6, [r1, #0]
 80043c6:	4620      	mov	r0, r4
 80043c8:	f000 f83a 	bl	8004440 <_free_r>
 80043cc:	4631      	mov	r1, r6
 80043ce:	e7bb      	b.n	8004348 <_reclaim_reent+0x1c>
 80043d0:	bd70      	pop	{r4, r5, r6, pc}
 80043d2:	bf00      	nop
 80043d4:	20000010 	.word	0x20000010

080043d8 <__libc_init_array>:
 80043d8:	b570      	push	{r4, r5, r6, lr}
 80043da:	2600      	movs	r6, #0
 80043dc:	4d0c      	ldr	r5, [pc, #48]	@ (8004410 <__libc_init_array+0x38>)
 80043de:	4c0d      	ldr	r4, [pc, #52]	@ (8004414 <__libc_init_array+0x3c>)
 80043e0:	1b64      	subs	r4, r4, r5
 80043e2:	10a4      	asrs	r4, r4, #2
 80043e4:	42a6      	cmp	r6, r4
 80043e6:	d109      	bne.n	80043fc <__libc_init_array+0x24>
 80043e8:	f000 f87e 	bl	80044e8 <_init>
 80043ec:	2600      	movs	r6, #0
 80043ee:	4d0a      	ldr	r5, [pc, #40]	@ (8004418 <__libc_init_array+0x40>)
 80043f0:	4c0a      	ldr	r4, [pc, #40]	@ (800441c <__libc_init_array+0x44>)
 80043f2:	1b64      	subs	r4, r4, r5
 80043f4:	10a4      	asrs	r4, r4, #2
 80043f6:	42a6      	cmp	r6, r4
 80043f8:	d105      	bne.n	8004406 <__libc_init_array+0x2e>
 80043fa:	bd70      	pop	{r4, r5, r6, pc}
 80043fc:	f855 3b04 	ldr.w	r3, [r5], #4
 8004400:	4798      	blx	r3
 8004402:	3601      	adds	r6, #1
 8004404:	e7ee      	b.n	80043e4 <__libc_init_array+0xc>
 8004406:	f855 3b04 	ldr.w	r3, [r5], #4
 800440a:	4798      	blx	r3
 800440c:	3601      	adds	r6, #1
 800440e:	e7f2      	b.n	80043f6 <__libc_init_array+0x1e>
 8004410:	080045d0 	.word	0x080045d0
 8004414:	080045d0 	.word	0x080045d0
 8004418:	080045d0 	.word	0x080045d0
 800441c:	080045d4 	.word	0x080045d4

08004420 <__retarget_lock_acquire_recursive>:
 8004420:	4770      	bx	lr

08004422 <__retarget_lock_release_recursive>:
 8004422:	4770      	bx	lr

08004424 <memcpy>:
 8004424:	440a      	add	r2, r1
 8004426:	4291      	cmp	r1, r2
 8004428:	f100 33ff 	add.w	r3, r0, #4294967295
 800442c:	d100      	bne.n	8004430 <memcpy+0xc>
 800442e:	4770      	bx	lr
 8004430:	b510      	push	{r4, lr}
 8004432:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004436:	4291      	cmp	r1, r2
 8004438:	f803 4f01 	strb.w	r4, [r3, #1]!
 800443c:	d1f9      	bne.n	8004432 <memcpy+0xe>
 800443e:	bd10      	pop	{r4, pc}

08004440 <_free_r>:
 8004440:	b538      	push	{r3, r4, r5, lr}
 8004442:	4605      	mov	r5, r0
 8004444:	2900      	cmp	r1, #0
 8004446:	d040      	beq.n	80044ca <_free_r+0x8a>
 8004448:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800444c:	1f0c      	subs	r4, r1, #4
 800444e:	2b00      	cmp	r3, #0
 8004450:	bfb8      	it	lt
 8004452:	18e4      	addlt	r4, r4, r3
 8004454:	f000 f83c 	bl	80044d0 <__malloc_lock>
 8004458:	4a1c      	ldr	r2, [pc, #112]	@ (80044cc <_free_r+0x8c>)
 800445a:	6813      	ldr	r3, [r2, #0]
 800445c:	b933      	cbnz	r3, 800446c <_free_r+0x2c>
 800445e:	6063      	str	r3, [r4, #4]
 8004460:	6014      	str	r4, [r2, #0]
 8004462:	4628      	mov	r0, r5
 8004464:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004468:	f000 b838 	b.w	80044dc <__malloc_unlock>
 800446c:	42a3      	cmp	r3, r4
 800446e:	d908      	bls.n	8004482 <_free_r+0x42>
 8004470:	6820      	ldr	r0, [r4, #0]
 8004472:	1821      	adds	r1, r4, r0
 8004474:	428b      	cmp	r3, r1
 8004476:	bf01      	itttt	eq
 8004478:	6819      	ldreq	r1, [r3, #0]
 800447a:	685b      	ldreq	r3, [r3, #4]
 800447c:	1809      	addeq	r1, r1, r0
 800447e:	6021      	streq	r1, [r4, #0]
 8004480:	e7ed      	b.n	800445e <_free_r+0x1e>
 8004482:	461a      	mov	r2, r3
 8004484:	685b      	ldr	r3, [r3, #4]
 8004486:	b10b      	cbz	r3, 800448c <_free_r+0x4c>
 8004488:	42a3      	cmp	r3, r4
 800448a:	d9fa      	bls.n	8004482 <_free_r+0x42>
 800448c:	6811      	ldr	r1, [r2, #0]
 800448e:	1850      	adds	r0, r2, r1
 8004490:	42a0      	cmp	r0, r4
 8004492:	d10b      	bne.n	80044ac <_free_r+0x6c>
 8004494:	6820      	ldr	r0, [r4, #0]
 8004496:	4401      	add	r1, r0
 8004498:	1850      	adds	r0, r2, r1
 800449a:	4283      	cmp	r3, r0
 800449c:	6011      	str	r1, [r2, #0]
 800449e:	d1e0      	bne.n	8004462 <_free_r+0x22>
 80044a0:	6818      	ldr	r0, [r3, #0]
 80044a2:	685b      	ldr	r3, [r3, #4]
 80044a4:	4408      	add	r0, r1
 80044a6:	6010      	str	r0, [r2, #0]
 80044a8:	6053      	str	r3, [r2, #4]
 80044aa:	e7da      	b.n	8004462 <_free_r+0x22>
 80044ac:	d902      	bls.n	80044b4 <_free_r+0x74>
 80044ae:	230c      	movs	r3, #12
 80044b0:	602b      	str	r3, [r5, #0]
 80044b2:	e7d6      	b.n	8004462 <_free_r+0x22>
 80044b4:	6820      	ldr	r0, [r4, #0]
 80044b6:	1821      	adds	r1, r4, r0
 80044b8:	428b      	cmp	r3, r1
 80044ba:	bf01      	itttt	eq
 80044bc:	6819      	ldreq	r1, [r3, #0]
 80044be:	685b      	ldreq	r3, [r3, #4]
 80044c0:	1809      	addeq	r1, r1, r0
 80044c2:	6021      	streq	r1, [r4, #0]
 80044c4:	6063      	str	r3, [r4, #4]
 80044c6:	6054      	str	r4, [r2, #4]
 80044c8:	e7cb      	b.n	8004462 <_free_r+0x22>
 80044ca:	bd38      	pop	{r3, r4, r5, pc}
 80044cc:	20001bf4 	.word	0x20001bf4

080044d0 <__malloc_lock>:
 80044d0:	4801      	ldr	r0, [pc, #4]	@ (80044d8 <__malloc_lock+0x8>)
 80044d2:	f7ff bfa5 	b.w	8004420 <__retarget_lock_acquire_recursive>
 80044d6:	bf00      	nop
 80044d8:	20001bf0 	.word	0x20001bf0

080044dc <__malloc_unlock>:
 80044dc:	4801      	ldr	r0, [pc, #4]	@ (80044e4 <__malloc_unlock+0x8>)
 80044de:	f7ff bfa0 	b.w	8004422 <__retarget_lock_release_recursive>
 80044e2:	bf00      	nop
 80044e4:	20001bf0 	.word	0x20001bf0

080044e8 <_init>:
 80044e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80044ea:	bf00      	nop
 80044ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80044ee:	bc08      	pop	{r3}
 80044f0:	469e      	mov	lr, r3
 80044f2:	4770      	bx	lr

080044f4 <_fini>:
 80044f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80044f6:	bf00      	nop
 80044f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80044fa:	bc08      	pop	{r3}
 80044fc:	469e      	mov	lr, r3
 80044fe:	4770      	bx	lr
