decoder
decode_pipe
pipelinedregs
mips_alu
alu_muxb
ext_ctl_reg_clr_cls
rf_stage
ctl_FSM
jack
r5_reg_clr_cls
rd_sel
ext
alu_func_reg_clr_cls
mips_core
wb_mux
reg_array
mem_module
mips_sys
muxb_ctl_reg_clr_cls
alu
exec_stage
alu_muxa
fwd_mux
r32_reg_clr_cls
rf_stage/inst_jack2
jack/input_ins_i
decoder/always_1/block_1/case_1/block_10
decoder/always_1/block_1/case_1/block_16
decoder/always_1/block_1/case_1
decoder/always_1
decoder/always_1/block_1
mips_core/input_pause
mips_sys/input_pause
ctl_FSM/always_6/block_1/case_1
ctl_FSM/always_6/block_1
ctl_FSM/always_6
decoder/always_1/block_1/case_1/block_22
ext_ctl_reg_clr_cls/input_clr
mips_core/input_zz_ins_i
mips_sys/input_zz_ins_i
rf_stage/input_ins_i
jack/assign_1_rs_o
jack/wire_rs_o
reg_array/always_2
reg_array/always_2/if_1/block_1
reg_array/input_rdaddress_a
reg_array/always_2/if_1/block_1/stmt_1
rf_stage/wire_BUS3237
reg_array/input_rd_clk_cls
ctl_FSM/reg_id2ra_ins_cls
rf_stage/input_pause
decoder/always_1/block_1/case_1/block_22/stmt_1
decode_pipe/inst_idecoder
mips_core/inst_decoder_pipe
mips_core/inst_iRF_stage
decode_pipe/input_pause
reg_array/wire_qa
reg_array/reg_r_wraddress
reg_array/input_wraddress
rf_stage/inst_jack1
rf_stage/input_wb_din_i
ctl_FSM/always_4/if_1/if_1
decoder/always_1/block_1/case_1/block_1/case_1/block_1
decoder/always_1/block_1/case_1/block_1/case_1
decoder/always_1/block_1/case_1/block_1
ctl_FSM/reg_CurrState
ctl_FSM/always_4
ctl_FSM/always_4/if_1
ctl_FSM/always_4/if_1/if_1/stmt_1
r32_reg_clr_cls/input_r32_i
r32_reg_clr_cls/always_1/if_1/if_1/stmt_2
decode_pipe/wire_BUS2072
pipelinedregs/input_ext_ctl_i
ext_ctl_reg_clr_cls/input_ext_ctl_i
decoder/reg_ext_ctl
mips_core/wire_BUS117
mips_core/inst_rnd_pass1
mips_core/inst_rnd_pass0
mips_core/wire_BUS775
ext_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2
decoder/always_1/block_1/case_1/block_10/stmt_1
alu_muxb/input_ctl
ctl_FSM/always_6/block_1/case_1/block_1
rf_stage/inst_MAIN_FSM
ctl_FSM/always_6/block_1/case_1/block_1/stmt_2
rf_stage/wire_NET6658
mips_core/wire_BUS422
mips_core/inst_ext_reg
mips_core/wire_BUS7231
mips_core/wire_BUS7219
rf_stage/input_ext_ctl_i
pipelinedregs/input_id2ra_ctl_cls
ctl_FSM/reg_id2ra_ctl_cls
rf_stage/wire_id2ra_ctl_cls_o
decode_pipe/input_id2ra_ctl_cls
mips_core/wire_NET1572
decode_pipe/wire_ext_ctl_o
decode_pipe/inst_pipereg
r5_reg_clr_cls/input_cls
rf_stage/inst_ins_reg
rf_stage/wire_BUS2085
rf_stage/inst_rd_sel
rf_stage/wire_rd_index_o
mips_core/wire_BUS1726
mips_core/wire_BUS24839
mips_core/inst_rs_reg
mips_core/wire_BUS5840
decoder/input_ins_i
decode_pipe/input_ins_i
decoder/wire_inst_op
decoder/assign_1_inst_op
pipelinedregs/input_pause
alu_muxa/input_rs
reg_array/input_pause
ctl_FSM/reg_NextState
decode_pipe/wire_BUS2094
decoder/reg_muxb_ctl
exec_stage/inst_MIPS_alu
exec_stage/wire_alu_ur_o
mem_module/wire_Zz_addr
mem_module/assign_4_Zz_addr
mem_module/assign_3_dmem_addr_s
mem_module/wire_dmem_addr_s
mem_module/input_dmem_addr_i
mips_core/inst_MEM_CTL
mips_core/wire_zz_addr_o
mips_sys/wire_zz_addr_o
mips_sys/inst_i_mips_core
mips_core/wire_BUS9589
mips_core/inst_iexec_stage
mips_core/inst_alu_pass0
mips_core/inst_alu_pass1
mips_core/inst_wb_mux
mips_core/wire_BUS15471
mips_core/wire_cop_addr_o
fwd_mux/always_1/case_1/stmt_3
rd_sel/input_rt_i
alu_muxa/always_1/block_1/case_1/stmt_1
alu_muxa/always_1/block_1
alu_muxa/always_1/block_1/case_1
alu_muxa/reg_a_o
rf_stage/inst_reg_bank
rf_stage/wire_BUS6061
decoder/reg_alu_func
alu_func_reg_clr_cls/always_1/if_1/if_1
decode_pipe/wire_BUS2040
jack/assign_2_rt_o
jack/wire_rt_o
reg_array/always_2/if_1
ctl_FSM/always_5
ctl_FSM/always_5/block_1
ctl_FSM/always_5/block_1/case_1
muxb_ctl_reg_clr_cls/always_1/if_1/if_1
muxb_ctl_reg_clr_cls/always_1
muxb_ctl_reg_clr_cls/always_1/if_1
muxb_ctl_reg_clr_cls/input_cls
pipelinedregs/wire_BUS5483
pipelinedregs/inst_U1
muxb_ctl_reg_clr_cls/reg_muxb_ctl_o
mips_core/wire_BUS7101
pipelinedregs/input_alu_func_i
muxb_ctl_reg_clr_cls/input_clr
reg_array/input_data
pipelinedregs/input_muxb_ctl_i
reg_array/reg_r_data
reg_array/always_1/if_1/block_1/stmt_1
exec_stage/input_rs_i
reg_array/reg_r_rdaddress_a
r32_reg_clr_cls/always_1/if_1/if_1
decode_pipe/wire_muxb_ctl_o
ext/always_1/case_1/stmt_1
exec_stage/input_muxb_ctl_i
exec_stage/inst_i_alu_muxa
exec_stage/wire_BUS476
ext_ctl_reg_clr_cls/input_cls
fwd_mux/input_din
fwd_mux/reg_dout
fwd_mux/always_1
fwd_mux/always_1/case_1
exec_stage/input_ext_i
mips_alu/input_a
pipelinedregs/inst_U4
pipelinedregs/wire_ext_ctl
pipelinedregs/wire_muxb_ctl_o
rd_sel/always_1/case_1/stmt_2
muxb_ctl_reg_clr_cls/input_muxb_ctl_i
muxb_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2
mips_core/inst_rnd_pass2
mips_core/wire_BUS18211
mips_alu/input_b
mips_core/wire_BUS1724
rd_sel/reg_rd_o
rd_sel/always_1/case_1
rd_sel/always_1
mips_alu/wire_alu_c
mips_alu/inst_mips_alu
mips_alu/wire_c
mips_alu/assign_1_c
pipelinedregs/wire_BUS5674
pipelinedregs/inst_U26
alu_func_reg_clr_cls/input_alu_func_i
alu_func_reg_clr_cls/always_1/if_1/if_1/stmt_2
alu_func_reg_clr_cls/reg_alu_func_o
alu_func_reg_clr_cls/always_1
decode_pipe/wire_alu_func_o
exec_stage/input_alu_func
pipelinedregs/inst_U16
pipelinedregs/wire_alu_func_o
mips_alu/input_ctl
mips_core/wire_BUS6275
alu_func_reg_clr_cls/always_1/if_1
alu_muxb/always_1/case_1/stmt_1
alu_muxb/input_ext
alu_muxb/always_1
alu_muxb/always_1/case_1
alu_muxb/reg_b_o
rf_stage/input_wb_addr_i
alu/always_1/block_1/case_1/stmt_3
alu/input_a
alu_muxa/always_1
wb_mux/always_1/if_1/stmt_2
wb_mux/input_alu_i
wb_mux/reg_wb_o
wb_mux/always_1/if_1
wb_mux/always_1
ext_ctl_reg_clr_cls/reg_ext_ctl_o
ext_ctl_reg_clr_cls/always_1
ext/input_ctl
ext_ctl_reg_clr_cls/always_1/if_1/if_1
ext_ctl_reg_clr_cls/always_1/if_1
exec_stage/inst_i_alu_muxb
exec_stage/wire_BUS468
ext/always_1
ext/always_1/case_1
ext/reg_res
reg_array/always_1
reg_array/always_1/if_1/block_1/stmt_2
reg_array/always_1/if_1/block_1
r5_reg_clr_cls/always_1/if_1/if_1
r5_reg_clr_cls/always_1
r5_reg_clr_cls/reg_r5_o
r5_reg_clr_cls/always_1/if_1/if_1/stmt_2
r5_reg_clr_cls/always_1/if_1
r5_reg_clr_cls/input_r5_i
reg_array/always_1/if_1
pipelinedregs/inst_U14
rf_stage/inst_rs_fwd_rs
rf_stage/wire_rs_o
rf_stage/wire_rt_n_o
alu/input_b
r32_reg_clr_cls/input_cls
alu/reg_alu_out
alu/always_1/block_1/case_1
alu/always_1/block_1
alu/always_1
rf_stage/wire_ext_o
rf_stage/inst_i_ext
r32_reg_clr_cls/always_1
r32_reg_clr_cls/reg_r32_o
r32_reg_clr_cls/always_1/if_1
decoder/always_1/block_1/case_1/cond
r5_reg_clr_cls/always_1/if_1/if_1/cond
ctl_FSM/always_6/block_1/case_1/cond
alu_muxa/always_1/block_1/case_1/stmt_1/expr_1
reg_array/always_2/if_1/cond/expr_1
reg_array/always_2/if_1/cond/expr_2
reg_array/always_2/if_1/cond
ext_ctl_reg_clr_cls/always_1/if_1/cond
r32_reg_clr_cls/always_1/if_1/if_1/cond
rf_stage/inst_ins_reg/expr_1
ext/always_1/case_1/cond
ext_ctl_reg_clr_cls/always_1/if_1/if_1/cond
pipelinedregs/inst_U4/expr_1
alu/always_1/block_1/case_1/stmt_3/expr_1
muxb_ctl_reg_clr_cls/always_1/if_1/if_1/cond
muxb_ctl_reg_clr_cls/always_1/if_1/cond
alu_muxa/always_1/block_1/case_1/stmt_1/expr_1/expr_2
alu_muxb/always_1/case_1/cond
pipelinedregs/inst_U1/expr_1
mips_alu/assign_1_c/expr_1
mips_alu/assign_1_c/expr_1/expr_1
mips_sys/constraint_zz_addr_o
