Analysis & Synthesis report for DownSampler
Sun Apr 23 14:24:06 2017
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Post-Synthesis Netlist Statistics for Top Partition
 12. Elapsed Time Per Partition
 13. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Apr 23 14:24:06 2017       ;
; Quartus Prime Version              ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                      ; DownSampler                                 ;
; Top-level Entity Name              ; CONTROLUNIT                                 ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 105                                         ;
;     Total combinational functions  ; 105                                         ;
;     Dedicated logic registers      ; 6                                           ;
; Total registers                    ; 6                                           ;
; Total pins                         ; 30                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; CONTROLUNIT        ; DownSampler        ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                              ;
+----------------------------------+-----------------+------------------------+---------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                ; Library ;
+----------------------------------+-----------------+------------------------+---------------------------------------------+---------+
; CONTROLUNIT.v                    ; yes             ; User Verilog HDL File  ; F:/Work/FPGA/Processor-Design/CONTROLUNIT.v ;         ;
+----------------------------------+-----------------+------------------------+---------------------------------------------+---------+


+----------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                    ;
+---------------------------------------------+------------------+
; Resource                                    ; Usage            ;
+---------------------------------------------+------------------+
; Estimated Total logic elements              ; 105              ;
;                                             ;                  ;
; Total combinational functions               ; 105              ;
; Logic element usage by number of LUT inputs ;                  ;
;     -- 4 input functions                    ; 62               ;
;     -- 3 input functions                    ; 39               ;
;     -- <=2 input functions                  ; 4                ;
;                                             ;                  ;
; Logic elements by mode                      ;                  ;
;     -- normal mode                          ; 105              ;
;     -- arithmetic mode                      ; 0                ;
;                                             ;                  ;
; Total registers                             ; 6                ;
;     -- Dedicated logic registers            ; 6                ;
;     -- I/O registers                        ; 0                ;
;                                             ;                  ;
; I/O pins                                    ; 30               ;
;                                             ;                  ;
; Embedded Multiplier 9-bit elements          ; 0                ;
;                                             ;                  ;
; Maximum fan-out node                        ; PRESENT_STAGE[0] ;
; Maximum fan-out                             ; 41               ;
; Total fan-out                               ; 435              ;
; Average fan-out                             ; 2.54             ;
+---------------------------------------------+------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                      ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
; |CONTROLUNIT               ; 105 (105)           ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 30   ; 0            ; |CONTROLUNIT        ; CONTROLUNIT ; work         ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; PCINCREMENT$latch                                   ; WideOr0             ; yes                    ;
; R1INCREMENT$latch                                   ; WideOr0             ; yes                    ;
; R2INCREMENT$latch                                   ; WideOr0             ; yes                    ;
; ARINCREMENT$latch                                   ; WideOr0             ; yes                    ;
; FETCH$latch                                         ; WideOr0             ; yes                    ;
; FINISH$latch                                        ; WideOr0             ; yes                    ;
; FLAGB[0]$latch                                      ; WideOr0             ; yes                    ;
; FLAGB[1]$latch                                      ; WideOr0             ; yes                    ;
; FLAGB[2]$latch                                      ; WideOr0             ; yes                    ;
; ALU[0]$latch                                        ; WideOr0             ; yes                    ;
; ALU[1]$latch                                        ; WideOr0             ; yes                    ;
; ALU[2]$latch                                        ; WideOr0             ; yes                    ;
; FLAGC[0]$latch                                      ; WideOr0             ; yes                    ;
; FLAGC[1]$latch                                      ; WideOr0             ; yes                    ;
; FLAGC[2]$latch                                      ; WideOr0             ; yes                    ;
; FLAGC[3]$latch                                      ; WideOr0             ; yes                    ;
; FLAGC[4]$latch                                      ; WideOr0             ; yes                    ;
; FLAGC[5]$latch                                      ; WideOr0             ; yes                    ;
; FLAGC[6]$latch                                      ; WideOr0             ; yes                    ;
; FLAGC[7]$latch                                      ; WideOr0             ; yes                    ;
; NEXT_STAGE[1]                                       ; WideOr0             ; yes                    ;
; NEXT_STAGE[3]                                       ; WideOr0             ; yes                    ;
; NEXT_STAGE[0]                                       ; WideOr0             ; yes                    ;
; NEXT_STAGE[4]                                       ; WideOr0             ; yes                    ;
; NEXT_STAGE[2]                                       ; WideOr0             ; yes                    ;
; NEXT_STAGE[5]                                       ; WideOr0             ; yes                    ;
; Number of user-specified and inferred latches = 26  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 6     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 35:1               ; 2 bits    ; 46 LEs        ; 28 LEs               ; 18 LEs                 ; No         ; |CONTROLUNIT|Selector10    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 30                          ;
; cycloneiii_ff         ; 6                           ;
;     plain             ; 6                           ;
; cycloneiii_lcell_comb ; 105                         ;
;     normal            ; 105                         ;
;         2 data inputs ; 4                           ;
;         3 data inputs ; 39                          ;
;         4 data inputs ; 62                          ;
;                       ;                             ;
; Max LUT depth         ; 4.00                        ;
; Average LUT depth     ; 3.17                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Sun Apr 23 14:23:53 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DownSampler -c DownSampler
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 2 entities, in source file alu.v
    Info (12023): Found entity 1: ALU File: F:/Work/FPGA/Processor-Design/ALU.v Line: 1
    Info (12023): Found entity 2: testALU File: F:/Work/FPGA/Processor-Design/ALU.v Line: 85
Info (12021): Found 2 design units, including 2 entities, in source file dram.v
    Info (12023): Found entity 1: DRAM File: F:/Work/FPGA/Processor-Design/DRAM.v Line: 40
    Info (12023): Found entity 2: testDRAM File: F:/Work/FPGA/Processor-Design/DRAM.v Line: 179
Info (12021): Found 7 design units, including 7 entities, in source file uart.v
    Info (12023): Found entity 1: UART File: F:/Work/FPGA/Processor-Design/UART.v Line: 1
    Info (12023): Found entity 2: Transmitter File: F:/Work/FPGA/Processor-Design/UART.v Line: 16
    Info (12023): Found entity 3: testTransmitter File: F:/Work/FPGA/Processor-Design/UART.v Line: 114
    Info (12023): Found entity 4: Receiver File: F:/Work/FPGA/Processor-Design/UART.v Line: 175
    Info (12023): Found entity 5: testReceiver File: F:/Work/FPGA/Processor-Design/UART.v Line: 260
    Info (12023): Found entity 6: BaudSync File: F:/Work/FPGA/Processor-Design/UART.v Line: 354
    Info (12023): Found entity 7: testBaudSync File: F:/Work/FPGA/Processor-Design/UART.v Line: 395
Info (12021): Found 2 design units, including 2 entities, in source file register.v
    Info (12023): Found entity 1: REGISTER File: F:/Work/FPGA/Processor-Design/REGISTER.v Line: 1
    Info (12023): Found entity 2: testREGISTER File: F:/Work/FPGA/Processor-Design/REGISTER.v Line: 19
Info (12021): Found 2 design units, including 2 entities, in source file iregister.v
    Info (12023): Found entity 1: IREGISTER File: F:/Work/FPGA/Processor-Design/IREGISTER.v Line: 1
    Info (12023): Found entity 2: testIREGISTER File: F:/Work/FPGA/Processor-Design/IREGISTER.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file controlunit.v
    Info (12023): Found entity 1: CONTROLUNIT File: F:/Work/FPGA/Processor-Design/CONTROLUNIT.v Line: 1
    Info (12023): Found entity 2: testCONTROLUNIT File: F:/Work/FPGA/Processor-Design/CONTROLUNIT.v Line: 569
Info (12021): Found 1 design units, including 1 entities, in source file busbmux.v
    Info (12023): Found entity 1: BUSBMUX File: F:/Work/FPGA/Processor-Design/BUSBMUX.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file instructionregister.v
    Info (12023): Found entity 1: INSTRUCTIONREGISTER File: F:/Work/FPGA/Processor-Design/INSTRUCTIONREGISTER.v Line: 1
Info (12127): Elaborating entity "CONTROLUNIT" for the top level hierarchy
Warning (10270): Verilog HDL Case Statement warning at CONTROLUNIT.v(71): incomplete case statement has no default case item File: F:/Work/FPGA/Processor-Design/CONTROLUNIT.v Line: 71
Warning (10240): Verilog HDL Always Construct warning at CONTROLUNIT.v(70): inferring latch(es) for variable "PCINCREMENT", which holds its previous value in one or more paths through the always construct File: F:/Work/FPGA/Processor-Design/CONTROLUNIT.v Line: 70
Warning (10240): Verilog HDL Always Construct warning at CONTROLUNIT.v(70): inferring latch(es) for variable "R1INCREMENT", which holds its previous value in one or more paths through the always construct File: F:/Work/FPGA/Processor-Design/CONTROLUNIT.v Line: 70
Warning (10240): Verilog HDL Always Construct warning at CONTROLUNIT.v(70): inferring latch(es) for variable "R2INCREMENT", which holds its previous value in one or more paths through the always construct File: F:/Work/FPGA/Processor-Design/CONTROLUNIT.v Line: 70
Warning (10240): Verilog HDL Always Construct warning at CONTROLUNIT.v(70): inferring latch(es) for variable "ARINCREMENT", which holds its previous value in one or more paths through the always construct File: F:/Work/FPGA/Processor-Design/CONTROLUNIT.v Line: 70
Warning (10240): Verilog HDL Always Construct warning at CONTROLUNIT.v(70): inferring latch(es) for variable "FETCH", which holds its previous value in one or more paths through the always construct File: F:/Work/FPGA/Processor-Design/CONTROLUNIT.v Line: 70
Warning (10240): Verilog HDL Always Construct warning at CONTROLUNIT.v(70): inferring latch(es) for variable "FINISH", which holds its previous value in one or more paths through the always construct File: F:/Work/FPGA/Processor-Design/CONTROLUNIT.v Line: 70
Warning (10240): Verilog HDL Always Construct warning at CONTROLUNIT.v(70): inferring latch(es) for variable "FLAGB", which holds its previous value in one or more paths through the always construct File: F:/Work/FPGA/Processor-Design/CONTROLUNIT.v Line: 70
Warning (10240): Verilog HDL Always Construct warning at CONTROLUNIT.v(70): inferring latch(es) for variable "ALU", which holds its previous value in one or more paths through the always construct File: F:/Work/FPGA/Processor-Design/CONTROLUNIT.v Line: 70
Warning (10240): Verilog HDL Always Construct warning at CONTROLUNIT.v(70): inferring latch(es) for variable "FLAGC", which holds its previous value in one or more paths through the always construct File: F:/Work/FPGA/Processor-Design/CONTROLUNIT.v Line: 70
Warning (10240): Verilog HDL Always Construct warning at CONTROLUNIT.v(70): inferring latch(es) for variable "NEXT_STAGE", which holds its previous value in one or more paths through the always construct File: F:/Work/FPGA/Processor-Design/CONTROLUNIT.v Line: 70
Info (10041): Inferred latch for "NEXT_STAGE[0]" at CONTROLUNIT.v(70) File: F:/Work/FPGA/Processor-Design/CONTROLUNIT.v Line: 70
Info (10041): Inferred latch for "NEXT_STAGE[1]" at CONTROLUNIT.v(70) File: F:/Work/FPGA/Processor-Design/CONTROLUNIT.v Line: 70
Info (10041): Inferred latch for "NEXT_STAGE[2]" at CONTROLUNIT.v(70) File: F:/Work/FPGA/Processor-Design/CONTROLUNIT.v Line: 70
Info (10041): Inferred latch for "NEXT_STAGE[3]" at CONTROLUNIT.v(70) File: F:/Work/FPGA/Processor-Design/CONTROLUNIT.v Line: 70
Info (10041): Inferred latch for "NEXT_STAGE[4]" at CONTROLUNIT.v(70) File: F:/Work/FPGA/Processor-Design/CONTROLUNIT.v Line: 70
Info (10041): Inferred latch for "NEXT_STAGE[5]" at CONTROLUNIT.v(70) File: F:/Work/FPGA/Processor-Design/CONTROLUNIT.v Line: 70
Info (10041): Inferred latch for "FLAGC[0]" at CONTROLUNIT.v(70) File: F:/Work/FPGA/Processor-Design/CONTROLUNIT.v Line: 70
Info (10041): Inferred latch for "FLAGC[1]" at CONTROLUNIT.v(70) File: F:/Work/FPGA/Processor-Design/CONTROLUNIT.v Line: 70
Info (10041): Inferred latch for "FLAGC[2]" at CONTROLUNIT.v(70) File: F:/Work/FPGA/Processor-Design/CONTROLUNIT.v Line: 70
Info (10041): Inferred latch for "FLAGC[3]" at CONTROLUNIT.v(70) File: F:/Work/FPGA/Processor-Design/CONTROLUNIT.v Line: 70
Info (10041): Inferred latch for "FLAGC[4]" at CONTROLUNIT.v(70) File: F:/Work/FPGA/Processor-Design/CONTROLUNIT.v Line: 70
Info (10041): Inferred latch for "FLAGC[5]" at CONTROLUNIT.v(70) File: F:/Work/FPGA/Processor-Design/CONTROLUNIT.v Line: 70
Info (10041): Inferred latch for "FLAGC[6]" at CONTROLUNIT.v(70) File: F:/Work/FPGA/Processor-Design/CONTROLUNIT.v Line: 70
Info (10041): Inferred latch for "FLAGC[7]" at CONTROLUNIT.v(70) File: F:/Work/FPGA/Processor-Design/CONTROLUNIT.v Line: 70
Info (10041): Inferred latch for "ALU[0]" at CONTROLUNIT.v(70) File: F:/Work/FPGA/Processor-Design/CONTROLUNIT.v Line: 70
Info (10041): Inferred latch for "ALU[1]" at CONTROLUNIT.v(70) File: F:/Work/FPGA/Processor-Design/CONTROLUNIT.v Line: 70
Info (10041): Inferred latch for "ALU[2]" at CONTROLUNIT.v(70) File: F:/Work/FPGA/Processor-Design/CONTROLUNIT.v Line: 70
Info (10041): Inferred latch for "FLAGB[0]" at CONTROLUNIT.v(70) File: F:/Work/FPGA/Processor-Design/CONTROLUNIT.v Line: 70
Info (10041): Inferred latch for "FLAGB[1]" at CONTROLUNIT.v(70) File: F:/Work/FPGA/Processor-Design/CONTROLUNIT.v Line: 70
Info (10041): Inferred latch for "FLAGB[2]" at CONTROLUNIT.v(70) File: F:/Work/FPGA/Processor-Design/CONTROLUNIT.v Line: 70
Info (10041): Inferred latch for "FINISH" at CONTROLUNIT.v(70) File: F:/Work/FPGA/Processor-Design/CONTROLUNIT.v Line: 70
Info (10041): Inferred latch for "FETCH" at CONTROLUNIT.v(70) File: F:/Work/FPGA/Processor-Design/CONTROLUNIT.v Line: 70
Info (10041): Inferred latch for "ARINCREMENT" at CONTROLUNIT.v(70) File: F:/Work/FPGA/Processor-Design/CONTROLUNIT.v Line: 70
Info (10041): Inferred latch for "R2INCREMENT" at CONTROLUNIT.v(70) File: F:/Work/FPGA/Processor-Design/CONTROLUNIT.v Line: 70
Info (10041): Inferred latch for "R1INCREMENT" at CONTROLUNIT.v(70) File: F:/Work/FPGA/Processor-Design/CONTROLUNIT.v Line: 70
Info (10041): Inferred latch for "PCINCREMENT" at CONTROLUNIT.v(70) File: F:/Work/FPGA/Processor-Design/CONTROLUNIT.v Line: 70
Warning (13012): Latch PCINCREMENT$latch has unsafe behavior File: F:/Work/FPGA/Processor-Design/CONTROLUNIT.v Line: 70
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PRESENT_STAGE[1] File: F:/Work/FPGA/Processor-Design/CONTROLUNIT.v Line: 68
Warning (13012): Latch R1INCREMENT$latch has unsafe behavior File: F:/Work/FPGA/Processor-Design/CONTROLUNIT.v Line: 70
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PRESENT_STAGE[0] File: F:/Work/FPGA/Processor-Design/CONTROLUNIT.v Line: 68
Warning (13012): Latch R2INCREMENT$latch has unsafe behavior File: F:/Work/FPGA/Processor-Design/CONTROLUNIT.v Line: 70
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PRESENT_STAGE[0] File: F:/Work/FPGA/Processor-Design/CONTROLUNIT.v Line: 68
Warning (13012): Latch ARINCREMENT$latch has unsafe behavior File: F:/Work/FPGA/Processor-Design/CONTROLUNIT.v Line: 70
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PRESENT_STAGE[0] File: F:/Work/FPGA/Processor-Design/CONTROLUNIT.v Line: 68
Warning (13012): Latch FETCH$latch has unsafe behavior File: F:/Work/FPGA/Processor-Design/CONTROLUNIT.v Line: 70
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PRESENT_STAGE[0] File: F:/Work/FPGA/Processor-Design/CONTROLUNIT.v Line: 68
Warning (13012): Latch FINISH$latch has unsafe behavior File: F:/Work/FPGA/Processor-Design/CONTROLUNIT.v Line: 70
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PRESENT_STAGE[5] File: F:/Work/FPGA/Processor-Design/CONTROLUNIT.v Line: 68
Warning (13012): Latch FLAGB[0]$latch has unsafe behavior File: F:/Work/FPGA/Processor-Design/CONTROLUNIT.v Line: 70
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PRESENT_STAGE[5] File: F:/Work/FPGA/Processor-Design/CONTROLUNIT.v Line: 68
Warning (13012): Latch FLAGB[1]$latch has unsafe behavior File: F:/Work/FPGA/Processor-Design/CONTROLUNIT.v Line: 70
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PRESENT_STAGE[5] File: F:/Work/FPGA/Processor-Design/CONTROLUNIT.v Line: 68
Warning (13012): Latch FLAGB[2]$latch has unsafe behavior File: F:/Work/FPGA/Processor-Design/CONTROLUNIT.v Line: 70
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PRESENT_STAGE[5] File: F:/Work/FPGA/Processor-Design/CONTROLUNIT.v Line: 68
Warning (13012): Latch ALU[0]$latch has unsafe behavior File: F:/Work/FPGA/Processor-Design/CONTROLUNIT.v Line: 70
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PRESENT_STAGE[3] File: F:/Work/FPGA/Processor-Design/CONTROLUNIT.v Line: 68
Warning (13012): Latch ALU[1]$latch has unsafe behavior File: F:/Work/FPGA/Processor-Design/CONTROLUNIT.v Line: 70
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PRESENT_STAGE[5] File: F:/Work/FPGA/Processor-Design/CONTROLUNIT.v Line: 68
Warning (13012): Latch ALU[2]$latch has unsafe behavior File: F:/Work/FPGA/Processor-Design/CONTROLUNIT.v Line: 70
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PRESENT_STAGE[1] File: F:/Work/FPGA/Processor-Design/CONTROLUNIT.v Line: 68
Warning (13012): Latch FLAGC[0]$latch has unsafe behavior File: F:/Work/FPGA/Processor-Design/CONTROLUNIT.v Line: 70
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PRESENT_STAGE[2] File: F:/Work/FPGA/Processor-Design/CONTROLUNIT.v Line: 68
Warning (13012): Latch FLAGC[1]$latch has unsafe behavior File: F:/Work/FPGA/Processor-Design/CONTROLUNIT.v Line: 70
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PRESENT_STAGE[5] File: F:/Work/FPGA/Processor-Design/CONTROLUNIT.v Line: 68
Warning (13012): Latch FLAGC[2]$latch has unsafe behavior File: F:/Work/FPGA/Processor-Design/CONTROLUNIT.v Line: 70
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PRESENT_STAGE[0] File: F:/Work/FPGA/Processor-Design/CONTROLUNIT.v Line: 68
Warning (13012): Latch FLAGC[3]$latch has unsafe behavior File: F:/Work/FPGA/Processor-Design/CONTROLUNIT.v Line: 70
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PRESENT_STAGE[0] File: F:/Work/FPGA/Processor-Design/CONTROLUNIT.v Line: 68
Warning (13012): Latch FLAGC[4]$latch has unsafe behavior File: F:/Work/FPGA/Processor-Design/CONTROLUNIT.v Line: 70
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PRESENT_STAGE[0] File: F:/Work/FPGA/Processor-Design/CONTROLUNIT.v Line: 68
Warning (13012): Latch FLAGC[5]$latch has unsafe behavior File: F:/Work/FPGA/Processor-Design/CONTROLUNIT.v Line: 70
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PRESENT_STAGE[0] File: F:/Work/FPGA/Processor-Design/CONTROLUNIT.v Line: 68
Warning (13012): Latch FLAGC[6]$latch has unsafe behavior File: F:/Work/FPGA/Processor-Design/CONTROLUNIT.v Line: 70
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PRESENT_STAGE[0] File: F:/Work/FPGA/Processor-Design/CONTROLUNIT.v Line: 68
Warning (13012): Latch FLAGC[7]$latch has unsafe behavior File: F:/Work/FPGA/Processor-Design/CONTROLUNIT.v Line: 70
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PRESENT_STAGE[0] File: F:/Work/FPGA/Processor-Design/CONTROLUNIT.v Line: 68
Warning (13012): Latch NEXT_STAGE[1] has unsafe behavior File: F:/Work/FPGA/Processor-Design/CONTROLUNIT.v Line: 70
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PRESENT_STAGE[0] File: F:/Work/FPGA/Processor-Design/CONTROLUNIT.v Line: 68
Warning (13012): Latch NEXT_STAGE[3] has unsafe behavior File: F:/Work/FPGA/Processor-Design/CONTROLUNIT.v Line: 70
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PRESENT_STAGE[0] File: F:/Work/FPGA/Processor-Design/CONTROLUNIT.v Line: 68
Warning (13012): Latch NEXT_STAGE[0] has unsafe behavior File: F:/Work/FPGA/Processor-Design/CONTROLUNIT.v Line: 70
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PRESENT_STAGE[3] File: F:/Work/FPGA/Processor-Design/CONTROLUNIT.v Line: 68
Warning (13012): Latch NEXT_STAGE[4] has unsafe behavior File: F:/Work/FPGA/Processor-Design/CONTROLUNIT.v Line: 70
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PRESENT_STAGE[0] File: F:/Work/FPGA/Processor-Design/CONTROLUNIT.v Line: 68
Warning (13012): Latch NEXT_STAGE[2] has unsafe behavior File: F:/Work/FPGA/Processor-Design/CONTROLUNIT.v Line: 70
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PRESENT_STAGE[3] File: F:/Work/FPGA/Processor-Design/CONTROLUNIT.v Line: 68
Warning (13012): Latch NEXT_STAGE[5] has unsafe behavior File: F:/Work/FPGA/Processor-Design/CONTROLUNIT.v Line: 70
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PRESENT_STAGE[0] File: F:/Work/FPGA/Processor-Design/CONTROLUNIT.v Line: 68
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "IR[6]" File: F:/Work/FPGA/Processor-Design/CONTROLUNIT.v Line: 5
    Warning (15610): No output dependent on input pin "IR[7]" File: F:/Work/FPGA/Processor-Design/CONTROLUNIT.v Line: 5
Info (21057): Implemented 141 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 20 output pins
    Info (21061): Implemented 111 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 67 warnings
    Info: Peak virtual memory: 597 megabytes
    Info: Processing ended: Sun Apr 23 14:24:06 2017
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:31


