# Reading D:/QuatusPrime/intelFPGA/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do Lab6_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/QuatusPrime/intelFPGA/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+D:/ECE385/Lab6 {D:/ECE385/Lab6/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:12 on Oct 30,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ECE385/Lab6" D:/ECE385/Lab6/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 23:53:12 on Oct 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ECE385/Lab6 {D:/ECE385/Lab6/tristate.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:12 on Oct 30,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ECE385/Lab6" D:/ECE385/Lab6/tristate.sv 
# -- Compiling module tristate
# 
# Top level modules:
# 	tristate
# End time: 23:53:12 on Oct 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ECE385/Lab6 {D:/ECE385/Lab6/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:12 on Oct 30,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ECE385/Lab6" D:/ECE385/Lab6/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 23:53:12 on Oct 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ECE385/Lab6 {D:/ECE385/Lab6/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:12 on Oct 30,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ECE385/Lab6" D:/ECE385/Lab6/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 23:53:12 on Oct 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ECE385/Lab6 {D:/ECE385/Lab6/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:12 on Oct 30,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ECE385/Lab6" D:/ECE385/Lab6/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 23:53:12 on Oct 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ECE385/Lab6 {D:/ECE385/Lab6/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:12 on Oct 30,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ECE385/Lab6" D:/ECE385/Lab6/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 23:53:12 on Oct 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ECE385/Lab6 {D:/ECE385/Lab6/PC.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:12 on Oct 30,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ECE385/Lab6" D:/ECE385/Lab6/PC.sv 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 23:53:13 on Oct 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ECE385/Lab6 {D:/ECE385/Lab6/Register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:13 on Oct 30,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ECE385/Lab6" D:/ECE385/Lab6/Register.sv 
# -- Compiling module Register
# 
# Top level modules:
# 	Register
# End time: 23:53:13 on Oct 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ECE385/Lab6 {D:/ECE385/Lab6/Bus.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:13 on Oct 30,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ECE385/Lab6" D:/ECE385/Lab6/Bus.sv 
# -- Compiling module Bus
# 
# Top level modules:
# 	Bus
# End time: 23:53:13 on Oct 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ECE385/Lab6 {D:/ECE385/Lab6/RegisterFile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:13 on Oct 30,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ECE385/Lab6" D:/ECE385/Lab6/RegisterFile.sv 
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# End time: 23:53:13 on Oct 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ECE385/Lab6 {D:/ECE385/Lab6/AddressCalculator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:13 on Oct 30,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ECE385/Lab6" D:/ECE385/Lab6/AddressCalculator.sv 
# -- Compiling module AddressCalculator
# 
# Top level modules:
# 	AddressCalculator
# End time: 23:53:13 on Oct 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ECE385/Lab6 {D:/ECE385/Lab6/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:13 on Oct 30,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ECE385/Lab6" D:/ECE385/Lab6/ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 23:53:13 on Oct 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ECE385/Lab6 {D:/ECE385/Lab6/NZP.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:13 on Oct 30,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ECE385/Lab6" D:/ECE385/Lab6/NZP.sv 
# -- Compiling module NZP
# 
# Top level modules:
# 	NZP
# End time: 23:53:14 on Oct 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ECE385/Lab6 {D:/ECE385/Lab6/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:14 on Oct 30,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ECE385/Lab6" D:/ECE385/Lab6/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 23:53:14 on Oct 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ECE385/Lab6 {D:/ECE385/Lab6/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:14 on Oct 30,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ECE385/Lab6" D:/ECE385/Lab6/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 23:53:14 on Oct 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ECE385/Lab6 {D:/ECE385/Lab6/lab6_toplevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:14 on Oct 30,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ECE385/Lab6" D:/ECE385/Lab6/lab6_toplevel.sv 
# -- Compiling module lab6_toplevel
# 
# Top level modules:
# 	lab6_toplevel
# End time: 23:53:14 on Oct 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/ECE385/Lab6 {D:/ECE385/Lab6/testbench_week2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:14 on Oct 30,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ECE385/Lab6" D:/ECE385/Lab6/testbench_week2.sv 
# -- Compiling module testbench_week2
# 
# Top level modules:
# 	testbench_week2
# End time: 23:53:14 on Oct 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench_week2
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench_week2 
# Start time: 23:53:14 on Oct 30,2020
# Loading sv_std.std
# Loading work.testbench_week2
# Loading work.lab6_toplevel
# Loading work.slc3
# Loading work.Register
# Loading work.HexDriver
# Loading work.Mem2IO
# Loading work.tristate
# Loading work.ISDU
# Loading work.Bus
# Loading work.PC
# Loading work.RegisterFile
# Loading work.NZP
# Loading work.ALU
# Loading work.AddressCalculator
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: 11870  Hostname: DESKTOP-HQ0Q525  ProcessID: 22464
#           Attempting to use alternate WLF file "./wlft68w25z".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft68w25z
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 12000 ns
# ** Warning: (vsim-8315) D:/ECE385/Lab6/RegisterFile.sv(76): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_week2/test/my_slc/RF_inst
# ** Warning: (vsim-8315) D:/ECE385/Lab6/RegisterFile.sv(62): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_week2/test/my_slc/RF_inst
# End time: 23:58:30 on Oct 30,2020, Elapsed time: 0:05:16
# Errors: 0, Warnings: 4
