-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.1
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity sadScale0 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    refBlock_0_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
    refBlock_1_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
    refBlock_2_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
    refBlock_3_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
    refBlock_4_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
    refBlock_5_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
    refBlock_6_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
    refBlock_7_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
    refBlock_8_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
    refBlock_9_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
    refBlock_10_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
    refBlock_11_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
    refBlock_12_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
    refBlock_13_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
    refBlock_14_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
    refBlock_15_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
    refBlock_16_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
    refBlock_17_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
    refBlock_18_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
    refBlock_19_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
    refBlock_20_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
    refBlock_21_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
    refBlock_22_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
    refBlock_23_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
    refBlock_24_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
    targetBlocks_0_V_re : IN STD_LOGIC_VECTOR (3 downto 0);
    targetBlocks_1_V_re : IN STD_LOGIC_VECTOR (3 downto 0);
    targetBlocks_2_V_re : IN STD_LOGIC_VECTOR (3 downto 0);
    targetBlocks_3_V_re : IN STD_LOGIC_VECTOR (3 downto 0);
    targetBlocks_4_V_re : IN STD_LOGIC_VECTOR (3 downto 0);
    targetBlocks_5_V_re : IN STD_LOGIC_VECTOR (3 downto 0);
    targetBlocks_6_V_re : IN STD_LOGIC_VECTOR (3 downto 0);
    targetBlocks_7_V_re : IN STD_LOGIC_VECTOR (3 downto 0);
    targetBlocks_8_V_re : IN STD_LOGIC_VECTOR (3 downto 0);
    targetBlocks_9_V_re : IN STD_LOGIC_VECTOR (3 downto 0);
    targetBlocks_10_V_r : IN STD_LOGIC_VECTOR (3 downto 0);
    targetBlocks_11_V_r : IN STD_LOGIC_VECTOR (3 downto 0);
    targetBlocks_12_V_r : IN STD_LOGIC_VECTOR (3 downto 0);
    targetBlocks_13_V_r : IN STD_LOGIC_VECTOR (3 downto 0);
    targetBlocks_14_V_r : IN STD_LOGIC_VECTOR (3 downto 0);
    targetBlocks_15_V_r : IN STD_LOGIC_VECTOR (3 downto 0);
    targetBlocks_16_V_r : IN STD_LOGIC_VECTOR (3 downto 0);
    targetBlocks_17_V_r : IN STD_LOGIC_VECTOR (3 downto 0);
    targetBlocks_18_V_r : IN STD_LOGIC_VECTOR (3 downto 0);
    targetBlocks_19_V_r : IN STD_LOGIC_VECTOR (3 downto 0);
    targetBlocks_20_V_r : IN STD_LOGIC_VECTOR (3 downto 0);
    targetBlocks_21_V_r : IN STD_LOGIC_VECTOR (3 downto 0);
    targetBlocks_22_V_r : IN STD_LOGIC_VECTOR (3 downto 0);
    targetBlocks_23_V_r : IN STD_LOGIC_VECTOR (3 downto 0);
    targetBlocks_24_V_r : IN STD_LOGIC_VECTOR (3 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (8 downto 0);
    ap_ce : IN STD_LOGIC );
end;


architecture behav of sadScale0 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;

    signal sum_0_V_fu_461_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_0_V_reg_803 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal sum_1_V_fu_475_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_1_V_reg_808 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_2_V_fu_489_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_2_V_reg_813 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_3_V_fu_503_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_3_V_reg_818 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_4_V_fu_517_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_4_V_reg_823 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_5_V_fu_531_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_5_V_reg_828 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_6_V_fu_545_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_6_V_reg_833 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_7_V_fu_559_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_7_V_reg_838 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_8_V_fu_573_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_8_V_reg_843 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_9_V_fu_587_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_9_V_reg_848 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_10_V_fu_601_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_10_V_reg_853 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_11_V_fu_615_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_11_V_reg_858 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_12_V_fu_629_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_12_V_reg_863 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_13_V_fu_643_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_13_V_reg_868 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_14_V_fu_657_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_14_V_reg_873 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_15_V_fu_671_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_15_V_reg_878 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_16_V_fu_685_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_16_V_reg_883 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_17_V_fu_699_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_17_V_reg_888 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_18_V_fu_713_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_18_V_reg_893 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_19_V_fu_727_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_19_V_reg_898 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_20_V_fu_741_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_20_V_reg_903 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_21_V_fu_755_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_21_V_reg_908 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_22_V_fu_769_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_22_V_reg_913 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_23_V_fu_783_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_23_V_reg_918 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_24_V_fu_797_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_24_V_reg_923 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sadSumScale0_fu_424_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_sadSumScale0_fu_424_ap_ce : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal sum_0_V_fu_461_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_0_V_fu_461_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_1_V_fu_475_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_1_V_fu_475_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_2_V_fu_489_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_2_V_fu_489_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_3_V_fu_503_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_3_V_fu_503_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_4_V_fu_517_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_4_V_fu_517_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_5_V_fu_531_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_5_V_fu_531_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_6_V_fu_545_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_6_V_fu_545_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_7_V_fu_559_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_7_V_fu_559_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_8_V_fu_573_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_8_V_fu_573_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_9_V_fu_587_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_9_V_fu_587_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_10_V_fu_601_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_10_V_fu_601_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_11_V_fu_615_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_11_V_fu_615_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_12_V_fu_629_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_12_V_fu_629_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_13_V_fu_643_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_13_V_fu_643_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_14_V_fu_657_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_14_V_fu_657_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_15_V_fu_671_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_15_V_fu_671_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_16_V_fu_685_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_16_V_fu_685_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_17_V_fu_699_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_17_V_fu_699_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_18_V_fu_713_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_18_V_fu_713_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_19_V_fu_727_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_19_V_fu_727_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_20_V_fu_741_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_20_V_fu_741_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_21_V_fu_755_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_21_V_fu_755_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_22_V_fu_769_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_22_V_fu_769_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_23_V_fu_783_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_23_V_fu_783_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_24_V_fu_797_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_24_V_fu_797_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal refBlock_0_V_read_int_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal refBlock_1_V_read_int_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal refBlock_2_V_read_int_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal refBlock_3_V_read_int_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal refBlock_4_V_read_int_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal refBlock_5_V_read_int_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal refBlock_6_V_read_int_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal refBlock_7_V_read_int_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal refBlock_8_V_read_int_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal refBlock_9_V_read_int_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal refBlock_10_V_read_int_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal refBlock_11_V_read_int_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal refBlock_12_V_read_int_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal refBlock_13_V_read_int_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal refBlock_14_V_read_int_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal refBlock_15_V_read_int_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal refBlock_16_V_read_int_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal refBlock_17_V_read_int_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal refBlock_18_V_read_int_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal refBlock_19_V_read_int_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal refBlock_20_V_read_int_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal refBlock_21_V_read_int_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal refBlock_22_V_read_int_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal refBlock_23_V_read_int_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal refBlock_24_V_read_int_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal targetBlocks_0_V_re_int_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal targetBlocks_1_V_re_int_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal targetBlocks_2_V_re_int_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal targetBlocks_3_V_re_int_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal targetBlocks_4_V_re_int_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal targetBlocks_5_V_re_int_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal targetBlocks_6_V_re_int_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal targetBlocks_7_V_re_int_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal targetBlocks_8_V_re_int_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal targetBlocks_9_V_re_int_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal targetBlocks_10_V_r_int_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal targetBlocks_11_V_r_int_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal targetBlocks_12_V_r_int_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal targetBlocks_13_V_r_int_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal targetBlocks_14_V_r_int_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal targetBlocks_15_V_r_int_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal targetBlocks_16_V_r_int_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal targetBlocks_17_V_r_int_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal targetBlocks_18_V_r_int_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal targetBlocks_19_V_r_int_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal targetBlocks_20_V_r_int_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal targetBlocks_21_V_r_int_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal targetBlocks_22_V_r_int_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal targetBlocks_23_V_r_int_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal targetBlocks_24_V_r_int_reg : STD_LOGIC_VECTOR (3 downto 0);

    component sadSumScale0 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        sum_0_V_read : IN STD_LOGIC_VECTOR (4 downto 0);
        sum_1_V_read : IN STD_LOGIC_VECTOR (4 downto 0);
        sum_2_V_read : IN STD_LOGIC_VECTOR (4 downto 0);
        sum_3_V_read : IN STD_LOGIC_VECTOR (4 downto 0);
        sum_4_V_read : IN STD_LOGIC_VECTOR (4 downto 0);
        sum_5_V_read : IN STD_LOGIC_VECTOR (4 downto 0);
        sum_6_V_read : IN STD_LOGIC_VECTOR (4 downto 0);
        sum_7_V_read : IN STD_LOGIC_VECTOR (4 downto 0);
        sum_8_V_read : IN STD_LOGIC_VECTOR (4 downto 0);
        sum_9_V_read : IN STD_LOGIC_VECTOR (4 downto 0);
        sum_10_V_read : IN STD_LOGIC_VECTOR (4 downto 0);
        sum_11_V_read : IN STD_LOGIC_VECTOR (4 downto 0);
        sum_12_V_read : IN STD_LOGIC_VECTOR (4 downto 0);
        sum_13_V_read : IN STD_LOGIC_VECTOR (4 downto 0);
        sum_14_V_read : IN STD_LOGIC_VECTOR (4 downto 0);
        sum_15_V_read : IN STD_LOGIC_VECTOR (4 downto 0);
        sum_16_V_read : IN STD_LOGIC_VECTOR (4 downto 0);
        sum_17_V_read : IN STD_LOGIC_VECTOR (4 downto 0);
        sum_18_V_read : IN STD_LOGIC_VECTOR (4 downto 0);
        sum_19_V_read : IN STD_LOGIC_VECTOR (4 downto 0);
        sum_20_V_read : IN STD_LOGIC_VECTOR (4 downto 0);
        sum_21_V_read : IN STD_LOGIC_VECTOR (4 downto 0);
        sum_22_V_read : IN STD_LOGIC_VECTOR (4 downto 0);
        sum_23_V_read : IN STD_LOGIC_VECTOR (4 downto 0);
        sum_24_V_read : IN STD_LOGIC_VECTOR (4 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (8 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component EVABMOFStreamWithMgi IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (4 downto 0) );
    end component;



begin
    grp_sadSumScale0_fu_424 : component sadSumScale0
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        sum_0_V_read => sum_0_V_reg_803,
        sum_1_V_read => sum_1_V_reg_808,
        sum_2_V_read => sum_2_V_reg_813,
        sum_3_V_read => sum_3_V_reg_818,
        sum_4_V_read => sum_4_V_reg_823,
        sum_5_V_read => sum_5_V_reg_828,
        sum_6_V_read => sum_6_V_reg_833,
        sum_7_V_read => sum_7_V_reg_838,
        sum_8_V_read => sum_8_V_reg_843,
        sum_9_V_read => sum_9_V_reg_848,
        sum_10_V_read => sum_10_V_reg_853,
        sum_11_V_read => sum_11_V_reg_858,
        sum_12_V_read => sum_12_V_reg_863,
        sum_13_V_read => sum_13_V_reg_868,
        sum_14_V_read => sum_14_V_reg_873,
        sum_15_V_read => sum_15_V_reg_878,
        sum_16_V_read => sum_16_V_reg_883,
        sum_17_V_read => sum_17_V_reg_888,
        sum_18_V_read => sum_18_V_reg_893,
        sum_19_V_read => sum_19_V_reg_898,
        sum_20_V_read => sum_20_V_reg_903,
        sum_21_V_read => sum_21_V_reg_908,
        sum_22_V_read => sum_22_V_reg_913,
        sum_23_V_read => sum_23_V_reg_918,
        sum_24_V_read => sum_24_V_reg_923,
        ap_return => grp_sadSumScale0_fu_424_ap_return,
        ap_ce => grp_sadSumScale0_fu_424_ap_ce);

    EVABMOFStreamWithMgi_U408 : component EVABMOFStreamWithMgi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 5,
        dout_WIDTH => 5)
    port map (
        din0 => sum_0_V_fu_461_p0,
        din1 => sum_0_V_fu_461_p1,
        dout => sum_0_V_fu_461_p2);

    EVABMOFStreamWithMgi_U409 : component EVABMOFStreamWithMgi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 5,
        dout_WIDTH => 5)
    port map (
        din0 => sum_1_V_fu_475_p0,
        din1 => sum_1_V_fu_475_p1,
        dout => sum_1_V_fu_475_p2);

    EVABMOFStreamWithMgi_U410 : component EVABMOFStreamWithMgi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 5,
        dout_WIDTH => 5)
    port map (
        din0 => sum_2_V_fu_489_p0,
        din1 => sum_2_V_fu_489_p1,
        dout => sum_2_V_fu_489_p2);

    EVABMOFStreamWithMgi_U411 : component EVABMOFStreamWithMgi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 5,
        dout_WIDTH => 5)
    port map (
        din0 => sum_3_V_fu_503_p0,
        din1 => sum_3_V_fu_503_p1,
        dout => sum_3_V_fu_503_p2);

    EVABMOFStreamWithMgi_U412 : component EVABMOFStreamWithMgi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 5,
        dout_WIDTH => 5)
    port map (
        din0 => sum_4_V_fu_517_p0,
        din1 => sum_4_V_fu_517_p1,
        dout => sum_4_V_fu_517_p2);

    EVABMOFStreamWithMgi_U413 : component EVABMOFStreamWithMgi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 5,
        dout_WIDTH => 5)
    port map (
        din0 => sum_5_V_fu_531_p0,
        din1 => sum_5_V_fu_531_p1,
        dout => sum_5_V_fu_531_p2);

    EVABMOFStreamWithMgi_U414 : component EVABMOFStreamWithMgi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 5,
        dout_WIDTH => 5)
    port map (
        din0 => sum_6_V_fu_545_p0,
        din1 => sum_6_V_fu_545_p1,
        dout => sum_6_V_fu_545_p2);

    EVABMOFStreamWithMgi_U415 : component EVABMOFStreamWithMgi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 5,
        dout_WIDTH => 5)
    port map (
        din0 => sum_7_V_fu_559_p0,
        din1 => sum_7_V_fu_559_p1,
        dout => sum_7_V_fu_559_p2);

    EVABMOFStreamWithMgi_U416 : component EVABMOFStreamWithMgi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 5,
        dout_WIDTH => 5)
    port map (
        din0 => sum_8_V_fu_573_p0,
        din1 => sum_8_V_fu_573_p1,
        dout => sum_8_V_fu_573_p2);

    EVABMOFStreamWithMgi_U417 : component EVABMOFStreamWithMgi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 5,
        dout_WIDTH => 5)
    port map (
        din0 => sum_9_V_fu_587_p0,
        din1 => sum_9_V_fu_587_p1,
        dout => sum_9_V_fu_587_p2);

    EVABMOFStreamWithMgi_U418 : component EVABMOFStreamWithMgi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 5,
        dout_WIDTH => 5)
    port map (
        din0 => sum_10_V_fu_601_p0,
        din1 => sum_10_V_fu_601_p1,
        dout => sum_10_V_fu_601_p2);

    EVABMOFStreamWithMgi_U419 : component EVABMOFStreamWithMgi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 5,
        dout_WIDTH => 5)
    port map (
        din0 => sum_11_V_fu_615_p0,
        din1 => sum_11_V_fu_615_p1,
        dout => sum_11_V_fu_615_p2);

    EVABMOFStreamWithMgi_U420 : component EVABMOFStreamWithMgi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 5,
        dout_WIDTH => 5)
    port map (
        din0 => sum_12_V_fu_629_p0,
        din1 => sum_12_V_fu_629_p1,
        dout => sum_12_V_fu_629_p2);

    EVABMOFStreamWithMgi_U421 : component EVABMOFStreamWithMgi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 5,
        dout_WIDTH => 5)
    port map (
        din0 => sum_13_V_fu_643_p0,
        din1 => sum_13_V_fu_643_p1,
        dout => sum_13_V_fu_643_p2);

    EVABMOFStreamWithMgi_U422 : component EVABMOFStreamWithMgi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 5,
        dout_WIDTH => 5)
    port map (
        din0 => sum_14_V_fu_657_p0,
        din1 => sum_14_V_fu_657_p1,
        dout => sum_14_V_fu_657_p2);

    EVABMOFStreamWithMgi_U423 : component EVABMOFStreamWithMgi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 5,
        dout_WIDTH => 5)
    port map (
        din0 => sum_15_V_fu_671_p0,
        din1 => sum_15_V_fu_671_p1,
        dout => sum_15_V_fu_671_p2);

    EVABMOFStreamWithMgi_U424 : component EVABMOFStreamWithMgi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 5,
        dout_WIDTH => 5)
    port map (
        din0 => sum_16_V_fu_685_p0,
        din1 => sum_16_V_fu_685_p1,
        dout => sum_16_V_fu_685_p2);

    EVABMOFStreamWithMgi_U425 : component EVABMOFStreamWithMgi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 5,
        dout_WIDTH => 5)
    port map (
        din0 => sum_17_V_fu_699_p0,
        din1 => sum_17_V_fu_699_p1,
        dout => sum_17_V_fu_699_p2);

    EVABMOFStreamWithMgi_U426 : component EVABMOFStreamWithMgi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 5,
        dout_WIDTH => 5)
    port map (
        din0 => sum_18_V_fu_713_p0,
        din1 => sum_18_V_fu_713_p1,
        dout => sum_18_V_fu_713_p2);

    EVABMOFStreamWithMgi_U427 : component EVABMOFStreamWithMgi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 5,
        dout_WIDTH => 5)
    port map (
        din0 => sum_19_V_fu_727_p0,
        din1 => sum_19_V_fu_727_p1,
        dout => sum_19_V_fu_727_p2);

    EVABMOFStreamWithMgi_U428 : component EVABMOFStreamWithMgi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 5,
        dout_WIDTH => 5)
    port map (
        din0 => sum_20_V_fu_741_p0,
        din1 => sum_20_V_fu_741_p1,
        dout => sum_20_V_fu_741_p2);

    EVABMOFStreamWithMgi_U429 : component EVABMOFStreamWithMgi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 5,
        dout_WIDTH => 5)
    port map (
        din0 => sum_21_V_fu_755_p0,
        din1 => sum_21_V_fu_755_p1,
        dout => sum_21_V_fu_755_p2);

    EVABMOFStreamWithMgi_U430 : component EVABMOFStreamWithMgi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 5,
        dout_WIDTH => 5)
    port map (
        din0 => sum_22_V_fu_769_p0,
        din1 => sum_22_V_fu_769_p1,
        dout => sum_22_V_fu_769_p2);

    EVABMOFStreamWithMgi_U431 : component EVABMOFStreamWithMgi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 5,
        dout_WIDTH => 5)
    port map (
        din0 => sum_23_V_fu_783_p0,
        din1 => sum_23_V_fu_783_p1,
        dout => sum_23_V_fu_783_p2);

    EVABMOFStreamWithMgi_U432 : component EVABMOFStreamWithMgi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 5,
        dout_WIDTH => 5)
    port map (
        din0 => sum_24_V_fu_797_p0,
        din1 => sum_24_V_fu_797_p1,
        dout => sum_24_V_fu_797_p2);




    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                refBlock_0_V_read_int_reg <= refBlock_0_V_read;
                refBlock_10_V_read_int_reg <= refBlock_10_V_read;
                refBlock_11_V_read_int_reg <= refBlock_11_V_read;
                refBlock_12_V_read_int_reg <= refBlock_12_V_read;
                refBlock_13_V_read_int_reg <= refBlock_13_V_read;
                refBlock_14_V_read_int_reg <= refBlock_14_V_read;
                refBlock_15_V_read_int_reg <= refBlock_15_V_read;
                refBlock_16_V_read_int_reg <= refBlock_16_V_read;
                refBlock_17_V_read_int_reg <= refBlock_17_V_read;
                refBlock_18_V_read_int_reg <= refBlock_18_V_read;
                refBlock_19_V_read_int_reg <= refBlock_19_V_read;
                refBlock_1_V_read_int_reg <= refBlock_1_V_read;
                refBlock_20_V_read_int_reg <= refBlock_20_V_read;
                refBlock_21_V_read_int_reg <= refBlock_21_V_read;
                refBlock_22_V_read_int_reg <= refBlock_22_V_read;
                refBlock_23_V_read_int_reg <= refBlock_23_V_read;
                refBlock_24_V_read_int_reg <= refBlock_24_V_read;
                refBlock_2_V_read_int_reg <= refBlock_2_V_read;
                refBlock_3_V_read_int_reg <= refBlock_3_V_read;
                refBlock_4_V_read_int_reg <= refBlock_4_V_read;
                refBlock_5_V_read_int_reg <= refBlock_5_V_read;
                refBlock_6_V_read_int_reg <= refBlock_6_V_read;
                refBlock_7_V_read_int_reg <= refBlock_7_V_read;
                refBlock_8_V_read_int_reg <= refBlock_8_V_read;
                refBlock_9_V_read_int_reg <= refBlock_9_V_read;
                targetBlocks_0_V_re_int_reg <= targetBlocks_0_V_re;
                targetBlocks_10_V_r_int_reg <= targetBlocks_10_V_r;
                targetBlocks_11_V_r_int_reg <= targetBlocks_11_V_r;
                targetBlocks_12_V_r_int_reg <= targetBlocks_12_V_r;
                targetBlocks_13_V_r_int_reg <= targetBlocks_13_V_r;
                targetBlocks_14_V_r_int_reg <= targetBlocks_14_V_r;
                targetBlocks_15_V_r_int_reg <= targetBlocks_15_V_r;
                targetBlocks_16_V_r_int_reg <= targetBlocks_16_V_r;
                targetBlocks_17_V_r_int_reg <= targetBlocks_17_V_r;
                targetBlocks_18_V_r_int_reg <= targetBlocks_18_V_r;
                targetBlocks_19_V_r_int_reg <= targetBlocks_19_V_r;
                targetBlocks_1_V_re_int_reg <= targetBlocks_1_V_re;
                targetBlocks_20_V_r_int_reg <= targetBlocks_20_V_r;
                targetBlocks_21_V_r_int_reg <= targetBlocks_21_V_r;
                targetBlocks_22_V_r_int_reg <= targetBlocks_22_V_r;
                targetBlocks_23_V_r_int_reg <= targetBlocks_23_V_r;
                targetBlocks_24_V_r_int_reg <= targetBlocks_24_V_r;
                targetBlocks_2_V_re_int_reg <= targetBlocks_2_V_re;
                targetBlocks_3_V_re_int_reg <= targetBlocks_3_V_re;
                targetBlocks_4_V_re_int_reg <= targetBlocks_4_V_re;
                targetBlocks_5_V_re_int_reg <= targetBlocks_5_V_re;
                targetBlocks_6_V_re_int_reg <= targetBlocks_6_V_re;
                targetBlocks_7_V_re_int_reg <= targetBlocks_7_V_re;
                targetBlocks_8_V_re_int_reg <= targetBlocks_8_V_re;
                targetBlocks_9_V_re_int_reg <= targetBlocks_9_V_re;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce))) then
                sum_0_V_reg_803 <= sum_0_V_fu_461_p2;
                sum_10_V_reg_853 <= sum_10_V_fu_601_p2;
                sum_11_V_reg_858 <= sum_11_V_fu_615_p2;
                sum_12_V_reg_863 <= sum_12_V_fu_629_p2;
                sum_13_V_reg_868 <= sum_13_V_fu_643_p2;
                sum_14_V_reg_873 <= sum_14_V_fu_657_p2;
                sum_15_V_reg_878 <= sum_15_V_fu_671_p2;
                sum_16_V_reg_883 <= sum_16_V_fu_685_p2;
                sum_17_V_reg_888 <= sum_17_V_fu_699_p2;
                sum_18_V_reg_893 <= sum_18_V_fu_713_p2;
                sum_19_V_reg_898 <= sum_19_V_fu_727_p2;
                sum_1_V_reg_808 <= sum_1_V_fu_475_p2;
                sum_20_V_reg_903 <= sum_20_V_fu_741_p2;
                sum_21_V_reg_908 <= sum_21_V_fu_755_p2;
                sum_22_V_reg_913 <= sum_22_V_fu_769_p2;
                sum_23_V_reg_918 <= sum_23_V_fu_783_p2;
                sum_24_V_reg_923 <= sum_24_V_fu_797_p2;
                sum_2_V_reg_813 <= sum_2_V_fu_489_p2;
                sum_3_V_reg_818 <= sum_3_V_fu_503_p2;
                sum_4_V_reg_823 <= sum_4_V_fu_517_p2;
                sum_5_V_reg_828 <= sum_5_V_fu_531_p2;
                sum_6_V_reg_833 <= sum_6_V_fu_545_p2;
                sum_7_V_reg_838 <= sum_7_V_fu_559_p2;
                sum_8_V_reg_843 <= sum_8_V_fu_573_p2;
                sum_9_V_reg_848 <= sum_9_V_fu_587_p2;
            end if;
        end if;
    end process;
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
    ap_return <= grp_sadSumScale0_fu_424_ap_return;

    grp_sadSumScale0_fu_424_ap_ce_assign_proc : process(ap_ce, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce))) then 
            grp_sadSumScale0_fu_424_ap_ce <= ap_const_logic_1;
        else 
            grp_sadSumScale0_fu_424_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    sum_0_V_fu_461_p0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(refBlock_0_V_read_int_reg),5));
    sum_0_V_fu_461_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(targetBlocks_0_V_re_int_reg),5));
    sum_10_V_fu_601_p0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(refBlock_10_V_read_int_reg),5));
    sum_10_V_fu_601_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(targetBlocks_10_V_r_int_reg),5));
    sum_11_V_fu_615_p0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(refBlock_11_V_read_int_reg),5));
    sum_11_V_fu_615_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(targetBlocks_11_V_r_int_reg),5));
    sum_12_V_fu_629_p0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(refBlock_12_V_read_int_reg),5));
    sum_12_V_fu_629_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(targetBlocks_12_V_r_int_reg),5));
    sum_13_V_fu_643_p0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(refBlock_13_V_read_int_reg),5));
    sum_13_V_fu_643_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(targetBlocks_13_V_r_int_reg),5));
    sum_14_V_fu_657_p0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(refBlock_14_V_read_int_reg),5));
    sum_14_V_fu_657_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(targetBlocks_14_V_r_int_reg),5));
    sum_15_V_fu_671_p0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(refBlock_15_V_read_int_reg),5));
    sum_15_V_fu_671_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(targetBlocks_15_V_r_int_reg),5));
    sum_16_V_fu_685_p0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(refBlock_16_V_read_int_reg),5));
    sum_16_V_fu_685_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(targetBlocks_16_V_r_int_reg),5));
    sum_17_V_fu_699_p0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(refBlock_17_V_read_int_reg),5));
    sum_17_V_fu_699_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(targetBlocks_17_V_r_int_reg),5));
    sum_18_V_fu_713_p0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(refBlock_18_V_read_int_reg),5));
    sum_18_V_fu_713_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(targetBlocks_18_V_r_int_reg),5));
    sum_19_V_fu_727_p0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(refBlock_19_V_read_int_reg),5));
    sum_19_V_fu_727_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(targetBlocks_19_V_r_int_reg),5));
    sum_1_V_fu_475_p0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(refBlock_1_V_read_int_reg),5));
    sum_1_V_fu_475_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(targetBlocks_1_V_re_int_reg),5));
    sum_20_V_fu_741_p0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(refBlock_20_V_read_int_reg),5));
    sum_20_V_fu_741_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(targetBlocks_20_V_r_int_reg),5));
    sum_21_V_fu_755_p0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(refBlock_21_V_read_int_reg),5));
    sum_21_V_fu_755_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(targetBlocks_21_V_r_int_reg),5));
    sum_22_V_fu_769_p0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(refBlock_22_V_read_int_reg),5));
    sum_22_V_fu_769_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(targetBlocks_22_V_r_int_reg),5));
    sum_23_V_fu_783_p0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(refBlock_23_V_read_int_reg),5));
    sum_23_V_fu_783_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(targetBlocks_23_V_r_int_reg),5));
    sum_24_V_fu_797_p0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(refBlock_24_V_read_int_reg),5));
    sum_24_V_fu_797_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(targetBlocks_24_V_r_int_reg),5));
    sum_2_V_fu_489_p0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(refBlock_2_V_read_int_reg),5));
    sum_2_V_fu_489_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(targetBlocks_2_V_re_int_reg),5));
    sum_3_V_fu_503_p0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(refBlock_3_V_read_int_reg),5));
    sum_3_V_fu_503_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(targetBlocks_3_V_re_int_reg),5));
    sum_4_V_fu_517_p0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(refBlock_4_V_read_int_reg),5));
    sum_4_V_fu_517_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(targetBlocks_4_V_re_int_reg),5));
    sum_5_V_fu_531_p0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(refBlock_5_V_read_int_reg),5));
    sum_5_V_fu_531_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(targetBlocks_5_V_re_int_reg),5));
    sum_6_V_fu_545_p0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(refBlock_6_V_read_int_reg),5));
    sum_6_V_fu_545_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(targetBlocks_6_V_re_int_reg),5));
    sum_7_V_fu_559_p0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(refBlock_7_V_read_int_reg),5));
    sum_7_V_fu_559_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(targetBlocks_7_V_re_int_reg),5));
    sum_8_V_fu_573_p0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(refBlock_8_V_read_int_reg),5));
    sum_8_V_fu_573_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(targetBlocks_8_V_re_int_reg),5));
    sum_9_V_fu_587_p0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(refBlock_9_V_read_int_reg),5));
    sum_9_V_fu_587_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(targetBlocks_9_V_re_int_reg),5));
end behav;
