# GCD Computation Using Datapath and Controller

## ðŸ“Œ Project Overview
This project implements a **16-bit GCD Computation Unit** using the **Euclidean Algorithm** in **Verilog HDL**.  
It consists of:
- A **Datapath Unit** to perform computations.
- A **Controller Unit** to manage the control signals.  

## ðŸ“Œ Technologies Used
âœ… Designed using **Verilog HDL**  
âœ… Simulated using **Icarus Verilog (iverilog) & GTKWave**  
âœ… Developed in **VS Code**  

## ðŸ“Œ Features
- Uses **Euclidean Algorithm** for efficient GCD computation.
- Implemented as a **16-bit digital circuit**.
- Separate **Datapath and Controller** architecture.
- Fully verified through simulation.

- ## ðŸ“Œ File Structure
ðŸ“‚ GCD_Computation  
 â”£ ðŸ“œ datapath.v â†’ Verilog code for the Datapath  
 â”£ ðŸ“œ controller.v â†’ Verilog code for the Controller  
 â”£ ðŸ“œ MUX.v â†’ Verilog code for 16-bit multiplexer 
 â”£ ðŸ“œ sub.v â†’ Verilog code for 16-bit subraction
 â”£ ðŸ“œ comp.v â†’ Verilog code for 16-bit comparator
 â”£ ðŸ“œ PIPO.v â†’ Verilog code for 16-bit register
 â”£ ðŸ“œ test_tb.v â†’ Testbench for verification  
 â”£ ðŸ“‚ images â†’ Contains block diagram and flowchart  
 â”— ðŸ“œ README.md â†’ Project documentation  

