sidebar:
  about: True
  education: False
  name: DongGyu Kim
  tagline: Master candidate of CSDL, POSTECH in Korea
  avatar: donggyu_profile.png
  email: gyu511@postech.ac.kr
  phone: 010 9368 0405
  website: csdl.postech.ac.kr
  github: gyu511

  languages:
    - idiom: Korean
      level: Native
    - idiom: English
      level: Elementary

  interests:
    - item: AI-EDA
      link:

career-profile:
  title: Career Profile
  summary: |
    Donggyu Kim received the B.S. degree in Electrical Engineering Kyungpook National University, Daegu, Republic of Korea, in 2023.
    He is currently the M.S. candidate in electrical engineering in 2023 from Pohang University of Science and Technology(POSTECH), Pohang, South Korea.
    He is working with Prof. Seokhyeong Kang in [CAD & SoC Design Lab.](http://csdl.postech.ac.kr) (CSDL)

education:
  - degree: M.Sc in Electrical Engineering
    university: Pohang University of Science and Technology (POSTECH), Republic of Korea
    time: 2023 - Present
    details: |
      
  - degree: B.Sc in Electronics Engineering
    university: Kyungpook National University (KNU), Daegu, Republic of Korea
    time: 2023.02
    details: |

experiences:
  - role: Internship
    time: 2024.06 - 2024.07
    company: hearDL
    details: |+
      -- Development of Android Beamforming Application

  - role: Undergraduate Student Researcher
    time: 2022.01 - 2023.02
    company: Kyungpook National University (KNU)
    details: |+
      -- Mobile SoC & Microprocessor Lab, Prof. Joonho Kong

  - role: Teaching Assistant (TA)
    time: 2023 - Present
    company: Pohang University of Science and Technology (POSTECH)
    details: |+
      -- [SEMI209] Fundam.of Analog & Digital Circuits (2024)
      -- [SEMI204] Intro. to Semiconductor Eng. Lab (2024)
      -- [EECE273] Digital system design (2023)

publications:
  title: Publications
  papers:
    - title: "TA3D: Timing-Aware 3D IC Partitioning and Placement by Optimizing the Critical Path", (MLCAD, 2024)
      authors: "<strong>D. Kim</strong>, M. Kim, J. Hur, J. Lee, J.Cho, and S. Kang"
    - title: "Advanced Parasitic Capacitance Extraction using Active Learning", (ISOCC, 2023)
      authors: "<strong>D. Kim</strong>, J. Lee, and S. Kang"

projects:
  title: Award
  assignments:
    - title: Best Poster Award in ISOCC
      tagline: "2023.10"

skills:
  title: Skills & Proficiency
  toolset:
    - name: Python
      level: 50%
    - name: C & C++
      level: 50%
    - name: Verilog & HDL
      level: 70%
    - name: EDA Tool Script
      level: 70%

footer: >
  Designed with <i class="fas fa-heart"></i> by <a href="http://themes.3rdwavemedia.com" target="_blank" rel="nofollow">Xiaoying Riley</a>
