// Seed: 3746238050
module module_0 (
    input wand id_0
    , id_24,
    output tri0 id_1,
    input uwire id_2,
    output supply0 id_3,
    input tri0 id_4,
    input wand id_5,
    input tri id_6,
    input tri1 id_7,
    output tri id_8,
    output uwire id_9,
    input wor id_10,
    input tri id_11,
    output wand id_12,
    input wor id_13,
    input wire id_14,
    input tri0 id_15,
    output supply0 id_16,
    input uwire id_17,
    output supply0 id_18,
    output wor id_19,
    input uwire id_20,
    output tri1 id_21,
    output uwire id_22
);
  assign id_8 = id_0;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    input wor id_2,
    input tri0 id_3,
    input tri1 id_4,
    input tri0 id_5,
    input tri id_6,
    output logic id_7,
    input wire id_8,
    output tri1 id_9
);
  wire id_11;
  and primCall (id_7, id_8, id_5, id_12, id_3, id_0, id_11, id_1);
  always @(posedge "" != 1 or posedge -1)
    if (1) id_7 <= id_6 == {id_2{id_2}} - -1;
    else if (1 - 1) deassign id_9;
  assign id_9 = id_8;
  wire id_12;
  module_0 modCall_1 (
      id_5,
      id_9,
      id_8,
      id_9,
      id_6,
      id_5,
      id_5,
      id_3,
      id_9,
      id_9,
      id_0,
      id_1,
      id_9,
      id_0,
      id_3,
      id_0,
      id_9,
      id_8,
      id_9,
      id_9,
      id_2,
      id_9,
      id_9
  );
endmodule
