# pes_pd

 <summary>TABLE OF CONTENTS </summary>

# Day 1
Inception of open-source EDA, OpenLANE and Sky130 PDK

+ How to talk to computers
  
  + Introduction to QFN-48 Package, chip, pads, core, die and IPs
  + Introduction to RISC-V
  + From Software Applications to Hardware
    
+ SoC design and OpenLANE
  
   + Introduction to all components of open-source digital asic design
   + Simplified RTL2GDS flow
   + Introduction to OpenLANE and Strive chipsets
   + Introduction to OpenLANE detailed ASIC design flow
     
+ Get familiar to open-source EDA tools
  
   + OpenLANE Directory structure in detail
   + Design Preparation Step
   + Review files after design prep and run synthesis
   + openLANE Project Git link description
   + Steps to characterize synthesis result

# DAY 2
Good floorplan vs bad floorplan and introduction to library cells

+ Chip floorplaning considerations
  
    + Utilization factor and aspect ratio
    + Concept of pre-planned cells
    + De-coupling capacitors
    + Power planning
    + Pin placement and logical cell placement blockage
    + Steps to run floorplan using openLANE
    + Review floorplan files and steps to view floorplan
    + Review floorplan layout in Magic
      
+ Library binding and placement
    + 

