<stg><name>compute_Pipeline_VITIS_LOOP_133_1</name>


<trans_list>

<trans id="76" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %ret = alloca i32 1

]]></Node>
<StgValue><ssdm name="ret"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_3_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_3_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i16 0, i16 %ret

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:8 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc:0 %i_7 = load i7 %i

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc:2 %icmp_ln133 = icmp_eq  i7 %i_7, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln133"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc:4 %add_ln133 = add i7 %i_7, i7 1

]]></Node>
<StgValue><ssdm name="add_ln133"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:5 %br_ln133 = br i1 %icmp_ln133, void %fpga_resource_limit_hint.for.inc.1_begin, void %for.end.exitStub

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc.1_begin:4 %lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %i_7, i32 1, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_limit_hint.for.inc.1_begin:5 %zext_ln139 = zext i5 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln139"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc.1_begin:6 %reg_file_2_0_addr = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln139

]]></Node>
<StgValue><ssdm name="reg_file_2_0_addr"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc.1_begin:7 %reg_file_2_1_addr = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln139

]]></Node>
<StgValue><ssdm name="reg_file_2_1_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="7">
<![CDATA[
fpga_resource_limit_hint.for.inc.1_begin:8 %trunc_ln139 = trunc i7 %i_7

]]></Node>
<StgValue><ssdm name="trunc_ln139"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc.1_begin:9 %reg_file_2_0_load = load i11 %reg_file_2_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc.1_begin:10 %reg_file_2_1_load = load i11 %reg_file_2_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc.1_begin:12 %reg_file_3_0_addr = getelementptr i16 %reg_file_3_0, i64 0, i64 %zext_ln139

]]></Node>
<StgValue><ssdm name="reg_file_3_0_addr"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc.1_begin:13 %reg_file_3_1_addr = getelementptr i16 %reg_file_3_1, i64 0, i64 %zext_ln139

]]></Node>
<StgValue><ssdm name="reg_file_3_1_addr"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc.1_begin:14 %reg_file_3_0_load = load i11 %reg_file_3_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_3_0_load"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc.1_begin:15 %reg_file_3_1_load = load i11 %reg_file_3_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_3_1_load"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc.1_begin:27 %store_ln133 = store i7 %add_ln133, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="35" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc.1_begin:9 %reg_file_2_0_load = load i11 %reg_file_2_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc.1_begin:10 %reg_file_2_1_load = load i11 %reg_file_2_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
fpga_resource_limit_hint.for.inc.1_begin:11 %val1 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load, i16 %reg_file_2_1_load, i1 %trunc_ln139

]]></Node>
<StgValue><ssdm name="val1"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc.1_begin:14 %reg_file_3_0_load = load i11 %reg_file_3_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_3_0_load"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc.1_begin:15 %reg_file_3_1_load = load i11 %reg_file_3_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_3_1_load"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
fpga_resource_limit_hint.for.inc.1_begin:16 %val2 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_3_0_load, i16 %reg_file_3_1_load, i1 %trunc_ln139

]]></Node>
<StgValue><ssdm name="val2"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="2" lat="2">
<core>HMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc.1_begin:18 %mul = hmul i16 %val1, i16 %val2

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="42" st_id="3" stage="1" lat="2">
<core>HMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc.1_begin:18 %mul = hmul i16 %val1, i16 %val2

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc.1_begin:19 %specfucore_ln138 = specfucore void @_ssdm_op_SpecFUCore, i16 %mul, i64 536, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln138"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc.1_begin:0 %ret_load = load i16 %ret

]]></Node>
<StgValue><ssdm name="ret_load"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="2" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc.1_begin:20 %ret_1 = hadd i16 %ret_load, i16 %mul

]]></Node>
<StgValue><ssdm name="ret_1"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.end.exitStub:0 %ret_load_1 = load i16 %ret

]]></Node>
<StgValue><ssdm name="ret_load_1"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.end.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.halfP0A, i16 %ret_out, i16 %ret_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0">
<![CDATA[
for.end.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="46" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc.1_begin:1 %specloopname_ln130 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19

]]></Node>
<StgValue><ssdm name="specloopname_ln130"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc.1_begin:2 %rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_7

]]></Node>
<StgValue><ssdm name="rbegin3"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc.1_begin:3 %rbegin5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_15

]]></Node>
<StgValue><ssdm name="rbegin5"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc.1_begin:17 %rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty

]]></Node>
<StgValue><ssdm name="rbegin1"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc.1_begin:20 %ret_1 = hadd i16 %ret_load, i16 %mul

]]></Node>
<StgValue><ssdm name="ret_1"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc.1_begin:21 %specfucore_ln137 = specfucore void @_ssdm_op_SpecFUCore, i16 %ret_1, i64 534, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln137"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc.1_begin:22 %rend2 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin1

]]></Node>
<StgValue><ssdm name="rend2"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc.1_begin:23 %specresourcelimit_ln142 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_13, void @empty_6, void @empty_6, void @empty_6

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln142"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc.1_begin:24 %rend6 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_15, i32 %rbegin5

]]></Node>
<StgValue><ssdm name="rend6"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc.1_begin:25 %specresourcelimit_ln142 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_8, void @empty_6, void @empty_6, void @empty_6

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln142"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc.1_begin:26 %rend4 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_7, i32 %rbegin3

]]></Node>
<StgValue><ssdm name="rend4"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc.1_begin:28 %store_ln133 = store i16 %ret_1, i16 %ret

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc.1_begin:29 %br_ln133 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="77" name="reg_file_2_0" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_2_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="78" name="reg_file_2_1" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_2_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="79" name="reg_file_3_0" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_3_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="80" name="reg_file_3_1" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_3_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="81" name="ret_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="ret_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="83" from="StgValue_82" to="ret" fromId="82" toId="8">
</dataflow>
<dataflow id="84" from="StgValue_82" to="i" fromId="82" toId="9">
</dataflow>
<dataflow id="86" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="85" toId="10">
</dataflow>
<dataflow id="87" from="reg_file_3_1" to="specmemcore_ln0" fromId="80" toId="10">
</dataflow>
<dataflow id="89" from="StgValue_88" to="specmemcore_ln0" fromId="88" toId="10">
</dataflow>
<dataflow id="91" from="StgValue_90" to="specmemcore_ln0" fromId="90" toId="10">
</dataflow>
<dataflow id="93" from="StgValue_92" to="specmemcore_ln0" fromId="92" toId="10">
</dataflow>
<dataflow id="94" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="85" toId="11">
</dataflow>
<dataflow id="95" from="reg_file_3_0" to="specmemcore_ln0" fromId="79" toId="11">
</dataflow>
<dataflow id="96" from="StgValue_88" to="specmemcore_ln0" fromId="88" toId="11">
</dataflow>
<dataflow id="97" from="StgValue_90" to="specmemcore_ln0" fromId="90" toId="11">
</dataflow>
<dataflow id="98" from="StgValue_92" to="specmemcore_ln0" fromId="92" toId="11">
</dataflow>
<dataflow id="99" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="85" toId="12">
</dataflow>
<dataflow id="100" from="reg_file_2_1" to="specmemcore_ln0" fromId="78" toId="12">
</dataflow>
<dataflow id="101" from="StgValue_88" to="specmemcore_ln0" fromId="88" toId="12">
</dataflow>
<dataflow id="102" from="StgValue_90" to="specmemcore_ln0" fromId="90" toId="12">
</dataflow>
<dataflow id="103" from="StgValue_92" to="specmemcore_ln0" fromId="92" toId="12">
</dataflow>
<dataflow id="104" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="85" toId="13">
</dataflow>
<dataflow id="105" from="reg_file_2_0" to="specmemcore_ln0" fromId="77" toId="13">
</dataflow>
<dataflow id="106" from="StgValue_88" to="specmemcore_ln0" fromId="88" toId="13">
</dataflow>
<dataflow id="107" from="StgValue_90" to="specmemcore_ln0" fromId="90" toId="13">
</dataflow>
<dataflow id="108" from="StgValue_92" to="specmemcore_ln0" fromId="92" toId="13">
</dataflow>
<dataflow id="110" from="StgValue_109" to="store_ln0" fromId="109" toId="14">
</dataflow>
<dataflow id="111" from="i" to="store_ln0" fromId="9" toId="14">
</dataflow>
<dataflow id="113" from="StgValue_112" to="store_ln0" fromId="112" toId="15">
</dataflow>
<dataflow id="114" from="ret" to="store_ln0" fromId="8" toId="15">
</dataflow>
<dataflow id="115" from="i" to="i_7" fromId="9" toId="17">
</dataflow>
<dataflow id="117" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="116" toId="18">
</dataflow>
<dataflow id="119" from="StgValue_118" to="specpipeline_ln0" fromId="118" toId="18">
</dataflow>
<dataflow id="121" from="StgValue_120" to="specpipeline_ln0" fromId="120" toId="18">
</dataflow>
<dataflow id="122" from="StgValue_82" to="specpipeline_ln0" fromId="82" toId="18">
</dataflow>
<dataflow id="123" from="StgValue_120" to="specpipeline_ln0" fromId="120" toId="18">
</dataflow>
<dataflow id="125" from="p_str" to="specpipeline_ln0" fromId="124" toId="18">
</dataflow>
<dataflow id="126" from="i_7" to="icmp_ln133" fromId="17" toId="19">
</dataflow>
<dataflow id="128" from="StgValue_127" to="icmp_ln133" fromId="127" toId="19">
</dataflow>
<dataflow id="130" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="129" toId="20">
</dataflow>
<dataflow id="132" from="StgValue_131" to="empty" fromId="131" toId="20">
</dataflow>
<dataflow id="133" from="StgValue_131" to="empty" fromId="131" toId="20">
</dataflow>
<dataflow id="134" from="StgValue_131" to="empty" fromId="131" toId="20">
</dataflow>
<dataflow id="135" from="i_7" to="add_ln133" fromId="17" toId="21">
</dataflow>
<dataflow id="137" from="StgValue_136" to="add_ln133" fromId="136" toId="21">
</dataflow>
<dataflow id="138" from="icmp_ln133" to="br_ln133" fromId="19" toId="22">
</dataflow>
<dataflow id="140" from="_ssdm_op_PartSelect.i5.i7.i32.i32" to="lshr_ln" fromId="139" toId="23">
</dataflow>
<dataflow id="141" from="i_7" to="lshr_ln" fromId="17" toId="23">
</dataflow>
<dataflow id="142" from="StgValue_82" to="lshr_ln" fromId="82" toId="23">
</dataflow>
<dataflow id="144" from="StgValue_143" to="lshr_ln" fromId="143" toId="23">
</dataflow>
<dataflow id="145" from="lshr_ln" to="zext_ln139" fromId="23" toId="24">
</dataflow>
<dataflow id="146" from="reg_file_2_0" to="reg_file_2_0_addr" fromId="77" toId="25">
</dataflow>
<dataflow id="148" from="StgValue_147" to="reg_file_2_0_addr" fromId="147" toId="25">
</dataflow>
<dataflow id="149" from="zext_ln139" to="reg_file_2_0_addr" fromId="24" toId="25">
</dataflow>
<dataflow id="150" from="reg_file_2_1" to="reg_file_2_1_addr" fromId="78" toId="26">
</dataflow>
<dataflow id="151" from="StgValue_147" to="reg_file_2_1_addr" fromId="147" toId="26">
</dataflow>
<dataflow id="152" from="zext_ln139" to="reg_file_2_1_addr" fromId="24" toId="26">
</dataflow>
<dataflow id="153" from="i_7" to="trunc_ln139" fromId="17" toId="27">
</dataflow>
<dataflow id="154" from="reg_file_2_0_addr" to="reg_file_2_0_load" fromId="25" toId="28">
</dataflow>
<dataflow id="155" from="reg_file_2_1_addr" to="reg_file_2_1_load" fromId="26" toId="29">
</dataflow>
<dataflow id="156" from="reg_file_3_0" to="reg_file_3_0_addr" fromId="79" toId="30">
</dataflow>
<dataflow id="157" from="StgValue_147" to="reg_file_3_0_addr" fromId="147" toId="30">
</dataflow>
<dataflow id="158" from="zext_ln139" to="reg_file_3_0_addr" fromId="24" toId="30">
</dataflow>
<dataflow id="159" from="reg_file_3_1" to="reg_file_3_1_addr" fromId="80" toId="31">
</dataflow>
<dataflow id="160" from="StgValue_147" to="reg_file_3_1_addr" fromId="147" toId="31">
</dataflow>
<dataflow id="161" from="zext_ln139" to="reg_file_3_1_addr" fromId="24" toId="31">
</dataflow>
<dataflow id="162" from="reg_file_3_0_addr" to="reg_file_3_0_load" fromId="30" toId="32">
</dataflow>
<dataflow id="163" from="reg_file_3_1_addr" to="reg_file_3_1_load" fromId="31" toId="33">
</dataflow>
<dataflow id="164" from="add_ln133" to="store_ln133" fromId="21" toId="34">
</dataflow>
<dataflow id="165" from="i" to="store_ln133" fromId="9" toId="34">
</dataflow>
<dataflow id="166" from="reg_file_2_0_addr" to="reg_file_2_0_load" fromId="25" toId="35">
</dataflow>
<dataflow id="167" from="reg_file_2_1_addr" to="reg_file_2_1_load" fromId="26" toId="36">
</dataflow>
<dataflow id="169" from="_ssdm_op_Mux.ap_auto.2f16.i1" to="val1" fromId="168" toId="37">
</dataflow>
<dataflow id="170" from="reg_file_2_0_load" to="val1" fromId="35" toId="37">
</dataflow>
<dataflow id="171" from="reg_file_2_1_load" to="val1" fromId="36" toId="37">
</dataflow>
<dataflow id="172" from="trunc_ln139" to="val1" fromId="27" toId="37">
</dataflow>
<dataflow id="173" from="reg_file_3_0_addr" to="reg_file_3_0_load" fromId="30" toId="38">
</dataflow>
<dataflow id="174" from="reg_file_3_1_addr" to="reg_file_3_1_load" fromId="31" toId="39">
</dataflow>
<dataflow id="175" from="_ssdm_op_Mux.ap_auto.2f16.i1" to="val2" fromId="168" toId="40">
</dataflow>
<dataflow id="176" from="reg_file_3_0_load" to="val2" fromId="38" toId="40">
</dataflow>
<dataflow id="177" from="reg_file_3_1_load" to="val2" fromId="39" toId="40">
</dataflow>
<dataflow id="178" from="trunc_ln139" to="val2" fromId="27" toId="40">
</dataflow>
<dataflow id="179" from="val1" to="mul" fromId="37" toId="41">
</dataflow>
<dataflow id="180" from="val2" to="mul" fromId="40" toId="41">
</dataflow>
<dataflow id="181" from="val1" to="mul" fromId="37" toId="42">
</dataflow>
<dataflow id="182" from="val2" to="mul" fromId="40" toId="42">
</dataflow>
<dataflow id="184" from="_ssdm_op_SpecFUCore" to="specfucore_ln138" fromId="183" toId="43">
</dataflow>
<dataflow id="185" from="mul" to="specfucore_ln138" fromId="42" toId="43">
</dataflow>
<dataflow id="187" from="StgValue_186" to="specfucore_ln138" fromId="186" toId="43">
</dataflow>
<dataflow id="189" from="StgValue_188" to="specfucore_ln138" fromId="188" toId="43">
</dataflow>
<dataflow id="190" from="StgValue_92" to="specfucore_ln138" fromId="92" toId="43">
</dataflow>
<dataflow id="191" from="ret" to="ret_load" fromId="8" toId="44">
</dataflow>
<dataflow id="192" from="ret_load" to="ret_1" fromId="44" toId="45">
</dataflow>
<dataflow id="193" from="mul" to="ret_1" fromId="42" toId="45">
</dataflow>
<dataflow id="195" from="_ssdm_op_SpecLoopName" to="specloopname_ln130" fromId="194" toId="46">
</dataflow>
<dataflow id="197" from="empty_19" to="specloopname_ln130" fromId="196" toId="46">
</dataflow>
<dataflow id="199" from="_ssdm_op_SpecRegionBegin" to="rbegin3" fromId="198" toId="47">
</dataflow>
<dataflow id="201" from="empty_7" to="rbegin3" fromId="200" toId="47">
</dataflow>
<dataflow id="202" from="_ssdm_op_SpecRegionBegin" to="rbegin5" fromId="198" toId="48">
</dataflow>
<dataflow id="204" from="empty_15" to="rbegin5" fromId="203" toId="48">
</dataflow>
<dataflow id="205" from="_ssdm_op_SpecRegionBegin" to="rbegin1" fromId="198" toId="49">
</dataflow>
<dataflow id="207" from="empty" to="rbegin1" fromId="206" toId="49">
</dataflow>
<dataflow id="208" from="ret_load" to="ret_1" fromId="44" toId="50">
</dataflow>
<dataflow id="209" from="mul" to="ret_1" fromId="42" toId="50">
</dataflow>
<dataflow id="210" from="_ssdm_op_SpecFUCore" to="specfucore_ln137" fromId="183" toId="51">
</dataflow>
<dataflow id="211" from="ret_1" to="specfucore_ln137" fromId="50" toId="51">
</dataflow>
<dataflow id="213" from="StgValue_212" to="specfucore_ln137" fromId="212" toId="51">
</dataflow>
<dataflow id="214" from="StgValue_188" to="specfucore_ln137" fromId="188" toId="51">
</dataflow>
<dataflow id="215" from="StgValue_92" to="specfucore_ln137" fromId="92" toId="51">
</dataflow>
<dataflow id="217" from="_ssdm_op_SpecRegionEnd" to="rend2" fromId="216" toId="52">
</dataflow>
<dataflow id="218" from="empty" to="rend2" fromId="206" toId="52">
</dataflow>
<dataflow id="219" from="rbegin1" to="rend2" fromId="49" toId="52">
</dataflow>
<dataflow id="221" from="_ssdm_op_SpecResourceLimit" to="specresourcelimit_ln142" fromId="220" toId="53">
</dataflow>
<dataflow id="223" from="StgValue_222" to="specresourcelimit_ln142" fromId="222" toId="53">
</dataflow>
<dataflow id="225" from="empty_13" to="specresourcelimit_ln142" fromId="224" toId="53">
</dataflow>
<dataflow id="227" from="empty_6" to="specresourcelimit_ln142" fromId="226" toId="53">
</dataflow>
<dataflow id="228" from="empty_6" to="specresourcelimit_ln142" fromId="226" toId="53">
</dataflow>
<dataflow id="229" from="empty_6" to="specresourcelimit_ln142" fromId="226" toId="53">
</dataflow>
<dataflow id="230" from="_ssdm_op_SpecRegionEnd" to="rend6" fromId="216" toId="54">
</dataflow>
<dataflow id="231" from="empty_15" to="rend6" fromId="203" toId="54">
</dataflow>
<dataflow id="232" from="rbegin5" to="rend6" fromId="48" toId="54">
</dataflow>
<dataflow id="233" from="_ssdm_op_SpecResourceLimit" to="specresourcelimit_ln142" fromId="220" toId="55">
</dataflow>
<dataflow id="234" from="StgValue_222" to="specresourcelimit_ln142" fromId="222" toId="55">
</dataflow>
<dataflow id="236" from="empty_8" to="specresourcelimit_ln142" fromId="235" toId="55">
</dataflow>
<dataflow id="237" from="empty_6" to="specresourcelimit_ln142" fromId="226" toId="55">
</dataflow>
<dataflow id="238" from="empty_6" to="specresourcelimit_ln142" fromId="226" toId="55">
</dataflow>
<dataflow id="239" from="empty_6" to="specresourcelimit_ln142" fromId="226" toId="55">
</dataflow>
<dataflow id="240" from="_ssdm_op_SpecRegionEnd" to="rend4" fromId="216" toId="56">
</dataflow>
<dataflow id="241" from="empty_7" to="rend4" fromId="200" toId="56">
</dataflow>
<dataflow id="242" from="rbegin3" to="rend4" fromId="47" toId="56">
</dataflow>
<dataflow id="243" from="ret_1" to="store_ln133" fromId="50" toId="57">
</dataflow>
<dataflow id="244" from="ret" to="store_ln133" fromId="8" toId="57">
</dataflow>
<dataflow id="245" from="ret" to="ret_load_1" fromId="8" toId="59">
</dataflow>
<dataflow id="247" from="_ssdm_op_Write.ap_auto.halfP0A" to="write_ln0" fromId="246" toId="60">
</dataflow>
<dataflow id="248" from="ret_out" to="write_ln0" fromId="81" toId="60">
</dataflow>
<dataflow id="249" from="ret_load_1" to="write_ln0" fromId="59" toId="60">
</dataflow>
<dataflow id="250" from="icmp_ln133" to="StgValue_2" fromId="19" toId="2">
</dataflow>
<dataflow id="251" from="icmp_ln133" to="StgValue_5" fromId="19" toId="5">
</dataflow>
</dataflows>


</stg>
