
---------- Begin Simulation Statistics ----------
final_tick                               137404227500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 254540                       # Simulator instruction rate (inst/s)
host_mem_usage                                8620056                       # Number of bytes of host memory used
host_op_rate                                   397934                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3928.65                       # Real time elapsed on the host
host_tick_rate                               34974903                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1000000004                       # Number of instructions simulated
sim_ops                                    1563345326                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.137404                       # Number of seconds simulated
sim_ticks                                137404227500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 833440661                       # number of cc regfile reads
system.cpu.cc_regfile_writes                841401175                       # number of cc regfile writes
system.cpu.committedInsts                  1000000004                       # Number of Instructions Simulated
system.cpu.committedOps                    1563345326                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.549581                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.549581                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                  73646071                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 59940197                       # number of floating regfile writes
system.cpu.idleCycles                          619845                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              1641304                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                111649540                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.968240                       # Inst execution rate
system.cpu.iew.exec_refs                    456898372                       # number of memory reference insts executed
system.cpu.iew.exec_stores                  145307947                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                13172328                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts             318969960                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1129                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              7744                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts            147392153                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts          1666379415                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts             311590425                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           4077045                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts            1631289312                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  12839                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               7327437                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                1586583                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               7347310                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents          21598                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       534948                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect        1106356                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                2304178537                       # num instructions consuming a value
system.cpu.iew.wb_count                    1627802952                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.549656                       # average fanout of values written-back
system.cpu.iew.wb_producers                1266506595                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.961896                       # insts written-back per cycle
system.cpu.iew.wb_sent                     1631044574                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads               2851373442                       # number of integer regfile reads
system.cpu.int_regfile_writes              1291192847                       # number of integer regfile writes
system.cpu.ipc                               1.819567                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.819567                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass          25616759      1.57%      1.57% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu            1100055932     67.27%     68.83% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               199727      0.01%     68.85% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 97464      0.01%     68.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            16819743      1.03%     69.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     69.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1758      0.00%     69.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     69.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     69.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     69.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     69.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     69.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                14712      0.00%     69.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     69.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               126204      0.01%     69.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   12      0.00%     69.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                23542      0.00%     69.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc            33615080      2.06%     71.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     71.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     71.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift              10914      0.00%     71.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     71.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     71.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     71.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd            3320      0.00%     71.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     71.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     71.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           39507      0.00%     71.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv              82      0.00%     71.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     71.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult          16807      0.00%     71.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     71.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     71.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     71.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     71.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     71.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     71.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     71.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     71.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     71.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     71.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     71.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     71.95% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            307928039     18.83%     90.78% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite           131372424      8.03%     98.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         5117366      0.31%     99.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite       14306965      0.87%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total             1635366357                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                79799506                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads           154118887                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses     74203072                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           84228825                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                    36965620                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.022604                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                16397946     44.36%     44.36% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     44.36% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     44.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     44.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     44.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     44.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     44.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     44.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     44.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     44.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     44.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      4      0.00%     44.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     44.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    228      0.00%     44.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     44.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    861      0.00%     44.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc               3305476      8.94%     53.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     53.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     53.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  127      0.00%     53.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     53.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     53.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     53.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     53.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     53.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     53.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     53.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     53.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     53.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     53.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     53.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     53.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     53.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     53.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     53.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     53.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     53.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     53.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     53.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     53.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     53.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     53.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     53.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     53.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     53.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     53.31% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               13932801     37.69%     91.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               1152145      3.12%     94.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead           1459358      3.95%     98.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite           716674      1.94%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses             1566915712                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads         3703598165                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses   1553599880                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes        1685206072                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                 1666342216                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                1635366357                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               37199                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined       103034089                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued           1057194                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          32820                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined    126745061                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     548961524                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.979018                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.360897                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           101316051     18.46%     18.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            75495623     13.75%     32.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            83076300     15.13%     47.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            92861219     16.92%     64.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            48618875      8.86%     73.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            42418005      7.73%     80.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6            55496411     10.11%     90.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7            21841834      3.98%     94.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8            27837206      5.07%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       548961524                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.975658                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads          33639746                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores         13766726                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads            318969960                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores           147392153                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               664047631                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    954                       # number of misc regfile writes
system.cpu.numCycles                        549581369                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pred_regfile_reads                       1                       # number of predicate regfile reads
system.cpu.timesIdled                            3593                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                        1                       # number of vector regfile reads
system.cpu.workload.numSyscalls                   114                       # Number of system calls
system.l1_to_l2.snoop_filter.hit_multi_requests          300                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l1_to_l2.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l1_to_l2.snoop_filter.hit_single_requests       605527                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l1_to_l2.snoop_filter.hit_single_snoops         4394                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l1_to_l2.snoop_filter.tot_requests      1212078                       # Total number of requests made to the snoop filter.
system.l1_to_l2.snoop_filter.tot_snoops          4394                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       483539                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        971317                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.branchPred.lookups               126045279                       # Number of BP lookups
system.cpu.branchPred.condPredicted          79469711                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1385475                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             65586534                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                65502869                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.872436                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                21783728                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                429                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          114488                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              90066                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            24422                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         2250                       # Number of mispredicted indirect branches.
system.cpu.branchPred.loop_predictor.correct     47813782                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.wrong     17493799                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.longestMatchProviderCorrect     46957482                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.altMatchProviderCorrect       179957                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect        25731                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalProviderCorrect     12797503                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.longestMatchProviderWrong       573454                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWrong       109715                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong        13069                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalProviderWrong        26435                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWouldHaveHit       206491                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.longestMatchProviderWouldHaveHit        73900                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::1      3901310                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::2      6032532                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::3     10475625                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::4      6034740                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::5      7029001                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::6      5617707                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::7      3824595                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::8      2494339                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::9      1773601                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::10       306401                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::11       110226                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::12       220531                       # TAGE provider for longest match
system.cpu.branchPred.tage.altMatchProvider::0      7985033                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::1      6182383                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::2     10062810                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::3     11225318                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::4      2578900                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::5      3752787                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::6      2112348                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::7      3261873                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::8       276977                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::9       154021                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::10        94348                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::11       133810                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match
system.cpu.commit.commitSquashedInsts        96741208                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            4379                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1348481                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    536019351                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.916584                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.777509                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        97032738     18.10%     18.10% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1       109988372     20.52%     38.62% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2       123048267     22.96%     61.58% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        62750591     11.71%     73.28% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         8993291      1.68%     74.96% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5        23437569      4.37%     79.33% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         6666898      1.24%     80.58% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         6966750      1.30%     81.88% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8        97134875     18.12%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    536019351                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted           1000000004                       # Number of instructions committed
system.cpu.commit.opsCommitted             1563345326                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                   436971988                       # Number of memory references committed
system.cpu.commit.loads                     299819890                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         142                       # Number of memory barriers committed
system.cpu.commit.branches                  107636117                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                   65256495                       # Number of committed floating point instructions.
system.cpu.commit.integer                  1503397444                       # Number of committed integer instructions.
system.cpu.commit.functionCalls              19914634                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass     21975025      1.41%      1.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu   1053529137     67.39%     68.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       198410      0.01%     68.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        93068      0.01%     68.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd     16812599      1.08%     69.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     69.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt         1696      0.00%     69.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     69.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     69.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     69.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     69.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     69.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        12978      0.00%     69.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     69.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        69688      0.00%     69.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           12      0.00%     69.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        19154      0.00%     69.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc     33608832      2.15%     72.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     72.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     72.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         8656      0.00%     72.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     72.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     72.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     72.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd         3243      0.00%     72.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt        29341      0.00%     72.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv           81      0.00%     72.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult        11418      0.00%     72.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     72.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     72.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     72.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     72.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     72.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     72.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     72.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     72.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     72.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     72.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     72.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     72.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     72.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     72.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     72.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     72.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead    299146770     19.14%     91.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite    127364247      8.15%     99.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       673120      0.04%     99.37% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      9787851      0.63%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total   1563345326                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples      97134875                       # number cycles where commit BW limit reached
system.cpu.decode.idleCycles                 39793285                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles             277484975                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                 150761345                       # Number of cycles decode is running
system.cpu.decode.unblockCycles              79335336                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                1586583                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             63904999                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 40501                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts             1693994733                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                207146                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                   311602360                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                   145319851                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         17198                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         78185                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 137404227500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            1422962                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                     1083882594                       # Number of instructions fetch has processed
system.cpu.fetch.branches                   126045279                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           87376663                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                     545901764                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 3249715                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                 1324                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingDrainCycles                20                       # Number of cycles fetch has spent waiting on pipes to drain
system.cpu.fetch.pendingTrapStallCycles         10576                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           21                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.cacheLines                 105424504                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  3742                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples          548961524                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.144207                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.540179                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                266712844     48.58%     48.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                 16482953      3.00%     51.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                 35329978      6.44%     58.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                 10649709      1.94%     59.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                 10816069      1.97%     61.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                 10761458      1.96%     63.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                 31386061      5.72%     69.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                 13010920      2.37%     71.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                153811532     28.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            548961524                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.229348                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.972197                       # Number of inst fetches per cycle
system.cpu.interrupts.clk_domain.clock           4000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   105425913                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          2020                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 137404227500                       # Cumulative time (in ticks) in various power states
system.cpu.l1d.demand_hits::.cpu.data       387137232                       # number of demand (read+write) hits
system.cpu.l1d.demand_hits::total           387137232                       # number of demand (read+write) hits
system.cpu.l1d.overall_hits::.cpu.data      388280996                       # number of overall hits
system.cpu.l1d.overall_hits::total          388280996                       # number of overall hits
system.cpu.l1d.demand_misses::.cpu.data       1413685                       # number of demand (read+write) misses
system.cpu.l1d.demand_misses::total           1413685                       # number of demand (read+write) misses
system.cpu.l1d.overall_misses::.cpu.data      1477671                       # number of overall misses
system.cpu.l1d.overall_misses::total          1477671                       # number of overall misses
system.cpu.l1d.demand_miss_latency::.cpu.data  49991326249                       # number of demand (read+write) miss cycles
system.cpu.l1d.demand_miss_latency::total  49991326249                       # number of demand (read+write) miss cycles
system.cpu.l1d.overall_miss_latency::.cpu.data  49991326249                       # number of overall miss cycles
system.cpu.l1d.overall_miss_latency::total  49991326249                       # number of overall miss cycles
system.cpu.l1d.demand_accesses::.cpu.data    388550917                       # number of demand (read+write) accesses
system.cpu.l1d.demand_accesses::total       388550917                       # number of demand (read+write) accesses
system.cpu.l1d.overall_accesses::.cpu.data    389758667                       # number of overall (read+write) accesses
system.cpu.l1d.overall_accesses::total      389758667                       # number of overall (read+write) accesses
system.cpu.l1d.demand_miss_rate::.cpu.data     0.003638                       # miss rate for demand accesses
system.cpu.l1d.demand_miss_rate::total       0.003638                       # miss rate for demand accesses
system.cpu.l1d.overall_miss_rate::.cpu.data     0.003791                       # miss rate for overall accesses
system.cpu.l1d.overall_miss_rate::total      0.003791                       # miss rate for overall accesses
system.cpu.l1d.demand_avg_miss_latency::.cpu.data 35362.422498                       # average overall miss latency
system.cpu.l1d.demand_avg_miss_latency::total 35362.422498                       # average overall miss latency
system.cpu.l1d.overall_avg_miss_latency::.cpu.data 33831.161503                       # average overall miss latency
system.cpu.l1d.overall_avg_miss_latency::total 33831.161503                       # average overall miss latency
system.cpu.l1d.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.cpu.l1d.blocked_cycles::no_targets        11719                       # number of cycles access was blocked
system.cpu.l1d.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.cpu.l1d.blocked::no_targets                117                       # number of cycles access was blocked
system.cpu.l1d.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l1d.avg_blocked_cycles::no_targets   100.162393                       # average number of cycles each access was blocked
system.cpu.l1d.writebacks::.writebacks         407768                       # number of writebacks
system.cpu.l1d.writebacks::total               407768                       # number of writebacks
system.cpu.l1d.demand_mshr_hits::.cpu.data       836094                       # number of demand (read+write) MSHR hits
system.cpu.l1d.demand_mshr_hits::total         836094                       # number of demand (read+write) MSHR hits
system.cpu.l1d.overall_mshr_hits::.cpu.data       836094                       # number of overall MSHR hits
system.cpu.l1d.overall_mshr_hits::total        836094                       # number of overall MSHR hits
system.cpu.l1d.demand_mshr_misses::.cpu.data       577591                       # number of demand (read+write) MSHR misses
system.cpu.l1d.demand_mshr_misses::total       577591                       # number of demand (read+write) MSHR misses
system.cpu.l1d.overall_mshr_misses::.cpu.data       600333                       # number of overall MSHR misses
system.cpu.l1d.overall_mshr_misses::total       600333                       # number of overall MSHR misses
system.cpu.l1d.demand_mshr_miss_latency::.cpu.data  28537472499                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1d.demand_mshr_miss_latency::total  28537472499                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1d.overall_mshr_miss_latency::.cpu.data  29520680999                       # number of overall MSHR miss cycles
system.cpu.l1d.overall_mshr_miss_latency::total  29520680999                       # number of overall MSHR miss cycles
system.cpu.l1d.demand_mshr_miss_rate::.cpu.data     0.001487                       # mshr miss rate for demand accesses
system.cpu.l1d.demand_mshr_miss_rate::total     0.001487                       # mshr miss rate for demand accesses
system.cpu.l1d.overall_mshr_miss_rate::.cpu.data     0.001540                       # mshr miss rate for overall accesses
system.cpu.l1d.overall_mshr_miss_rate::total     0.001540                       # mshr miss rate for overall accesses
system.cpu.l1d.demand_avg_mshr_miss_latency::.cpu.data 49407.751331                       # average overall mshr miss latency
system.cpu.l1d.demand_avg_mshr_miss_latency::total 49407.751331                       # average overall mshr miss latency
system.cpu.l1d.overall_avg_mshr_miss_latency::.cpu.data 49173.843515                       # average overall mshr miss latency
system.cpu.l1d.overall_avg_mshr_miss_latency::total 49173.843515                       # average overall mshr miss latency
system.cpu.l1d.replacements                    599820                       # number of replacements
system.cpu.l1d.ReadReq_hits::.cpu.data      250340798                       # number of ReadReq hits
system.cpu.l1d.ReadReq_hits::total          250340798                       # number of ReadReq hits
system.cpu.l1d.ReadReq_misses::.cpu.data      1046512                       # number of ReadReq misses
system.cpu.l1d.ReadReq_misses::total          1046512                       # number of ReadReq misses
system.cpu.l1d.ReadReq_miss_latency::.cpu.data  29987372500                       # number of ReadReq miss cycles
system.cpu.l1d.ReadReq_miss_latency::total  29987372500                       # number of ReadReq miss cycles
system.cpu.l1d.ReadReq_accesses::.cpu.data    251387310                       # number of ReadReq accesses(hits+misses)
system.cpu.l1d.ReadReq_accesses::total      251387310                       # number of ReadReq accesses(hits+misses)
system.cpu.l1d.ReadReq_miss_rate::.cpu.data     0.004163                       # miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_miss_rate::total      0.004163                       # miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_avg_miss_latency::.cpu.data 28654.590201                       # average ReadReq miss latency
system.cpu.l1d.ReadReq_avg_miss_latency::total 28654.590201                       # average ReadReq miss latency
system.cpu.l1d.ReadReq_mshr_hits::.cpu.data       835951                       # number of ReadReq MSHR hits
system.cpu.l1d.ReadReq_mshr_hits::total        835951                       # number of ReadReq MSHR hits
system.cpu.l1d.ReadReq_mshr_misses::.cpu.data       210561                       # number of ReadReq MSHR misses
system.cpu.l1d.ReadReq_mshr_misses::total       210561                       # number of ReadReq MSHR misses
system.cpu.l1d.ReadReq_mshr_miss_latency::.cpu.data   8629110500                       # number of ReadReq MSHR miss cycles
system.cpu.l1d.ReadReq_mshr_miss_latency::total   8629110500                       # number of ReadReq MSHR miss cycles
system.cpu.l1d.ReadReq_mshr_miss_rate::.cpu.data     0.000838                       # mshr miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_mshr_miss_rate::total     0.000838                       # mshr miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_avg_mshr_miss_latency::.cpu.data 40981.523169                       # average ReadReq mshr miss latency
system.cpu.l1d.ReadReq_avg_mshr_miss_latency::total 40981.523169                       # average ReadReq mshr miss latency
system.cpu.l1d.WriteReq_hits::.cpu.data     136796434                       # number of WriteReq hits
system.cpu.l1d.WriteReq_hits::total         136796434                       # number of WriteReq hits
system.cpu.l1d.WriteReq_misses::.cpu.data       367173                       # number of WriteReq misses
system.cpu.l1d.WriteReq_misses::total          367173                       # number of WriteReq misses
system.cpu.l1d.WriteReq_miss_latency::.cpu.data  20003953749                       # number of WriteReq miss cycles
system.cpu.l1d.WriteReq_miss_latency::total  20003953749                       # number of WriteReq miss cycles
system.cpu.l1d.WriteReq_accesses::.cpu.data    137163607                       # number of WriteReq accesses(hits+misses)
system.cpu.l1d.WriteReq_accesses::total     137163607                       # number of WriteReq accesses(hits+misses)
system.cpu.l1d.WriteReq_miss_rate::.cpu.data     0.002677                       # miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_miss_rate::total     0.002677                       # miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_avg_miss_latency::.cpu.data 54481.004183                       # average WriteReq miss latency
system.cpu.l1d.WriteReq_avg_miss_latency::total 54481.004183                       # average WriteReq miss latency
system.cpu.l1d.WriteReq_mshr_hits::.cpu.data          143                       # number of WriteReq MSHR hits
system.cpu.l1d.WriteReq_mshr_hits::total          143                       # number of WriteReq MSHR hits
system.cpu.l1d.WriteReq_mshr_misses::.cpu.data       367030                       # number of WriteReq MSHR misses
system.cpu.l1d.WriteReq_mshr_misses::total       367030                       # number of WriteReq MSHR misses
system.cpu.l1d.WriteReq_mshr_miss_latency::.cpu.data  19908361999                       # number of WriteReq MSHR miss cycles
system.cpu.l1d.WriteReq_mshr_miss_latency::total  19908361999                       # number of WriteReq MSHR miss cycles
system.cpu.l1d.WriteReq_mshr_miss_rate::.cpu.data     0.002676                       # mshr miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_mshr_miss_rate::total     0.002676                       # mshr miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_avg_mshr_miss_latency::.cpu.data 54241.784048                       # average WriteReq mshr miss latency
system.cpu.l1d.WriteReq_avg_mshr_miss_latency::total 54241.784048                       # average WriteReq mshr miss latency
system.cpu.l1d.SoftPFReq_hits::.cpu.data      1143764                       # number of SoftPFReq hits
system.cpu.l1d.SoftPFReq_hits::total          1143764                       # number of SoftPFReq hits
system.cpu.l1d.SoftPFReq_misses::.cpu.data        63986                       # number of SoftPFReq misses
system.cpu.l1d.SoftPFReq_misses::total          63986                       # number of SoftPFReq misses
system.cpu.l1d.SoftPFReq_accesses::.cpu.data      1207750                       # number of SoftPFReq accesses(hits+misses)
system.cpu.l1d.SoftPFReq_accesses::total      1207750                       # number of SoftPFReq accesses(hits+misses)
system.cpu.l1d.SoftPFReq_miss_rate::.cpu.data     0.052980                       # miss rate for SoftPFReq accesses
system.cpu.l1d.SoftPFReq_miss_rate::total     0.052980                       # miss rate for SoftPFReq accesses
system.cpu.l1d.SoftPFReq_mshr_misses::.cpu.data        22742                       # number of SoftPFReq MSHR misses
system.cpu.l1d.SoftPFReq_mshr_misses::total        22742                       # number of SoftPFReq MSHR misses
system.cpu.l1d.SoftPFReq_mshr_miss_latency::.cpu.data    983208500                       # number of SoftPFReq MSHR miss cycles
system.cpu.l1d.SoftPFReq_mshr_miss_latency::total    983208500                       # number of SoftPFReq MSHR miss cycles
system.cpu.l1d.SoftPFReq_mshr_miss_rate::.cpu.data     0.018830                       # mshr miss rate for SoftPFReq accesses
system.cpu.l1d.SoftPFReq_mshr_miss_rate::total     0.018830                       # mshr miss rate for SoftPFReq accesses
system.cpu.l1d.SoftPFReq_avg_mshr_miss_latency::.cpu.data 43233.158913                       # average SoftPFReq mshr miss latency
system.cpu.l1d.SoftPFReq_avg_mshr_miss_latency::total 43233.158913                       # average SoftPFReq mshr miss latency
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED 137404227500                       # Cumulative time (in ticks) in various power states
system.cpu.l1d.tags.tagsinuse              511.933200                       # Cycle average of tags in use
system.cpu.l1d.tags.total_refs              387355135                       # Total number of references to valid blocks.
system.cpu.l1d.tags.sampled_refs               599820                       # Sample count of references to valid blocks.
system.cpu.l1d.tags.avg_refs               645.785627                       # Average number of references to valid blocks.
system.cpu.l1d.tags.warmup_cycle               130750                       # Cycle when the warmup percentage was hit.
system.cpu.l1d.tags.occ_blocks::.cpu.data   511.933200                       # Average occupied blocks per requestor
system.cpu.l1d.tags.occ_percent::.cpu.data     0.999870                       # Average percentage of cache occupancy
system.cpu.l1d.tags.occ_percent::total       0.999870                       # Average percentage of cache occupancy
system.cpu.l1d.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1024::1          220                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1024::2          251                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1024::3           38                       # Occupied blocks per task id
system.cpu.l1d.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.l1d.tags.tag_accesses           3118669668                       # Number of tag accesses
system.cpu.l1d.tags.data_accesses          3118669668                       # Number of data accesses
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED 137404227500                       # Cumulative time (in ticks) in various power states
system.cpu.l1i.demand_hits::.cpu.inst       105416535                       # number of demand (read+write) hits
system.cpu.l1i.demand_hits::total           105416535                       # number of demand (read+write) hits
system.cpu.l1i.overall_hits::.cpu.inst      105416535                       # number of overall hits
system.cpu.l1i.overall_hits::total          105416535                       # number of overall hits
system.cpu.l1i.demand_misses::.cpu.inst          7969                       # number of demand (read+write) misses
system.cpu.l1i.demand_misses::total              7969                       # number of demand (read+write) misses
system.cpu.l1i.overall_misses::.cpu.inst         7969                       # number of overall misses
system.cpu.l1i.overall_misses::total             7969                       # number of overall misses
system.cpu.l1i.demand_miss_latency::.cpu.inst    392186750                       # number of demand (read+write) miss cycles
system.cpu.l1i.demand_miss_latency::total    392186750                       # number of demand (read+write) miss cycles
system.cpu.l1i.overall_miss_latency::.cpu.inst    392186750                       # number of overall miss cycles
system.cpu.l1i.overall_miss_latency::total    392186750                       # number of overall miss cycles
system.cpu.l1i.demand_accesses::.cpu.inst    105424504                       # number of demand (read+write) accesses
system.cpu.l1i.demand_accesses::total       105424504                       # number of demand (read+write) accesses
system.cpu.l1i.overall_accesses::.cpu.inst    105424504                       # number of overall (read+write) accesses
system.cpu.l1i.overall_accesses::total      105424504                       # number of overall (read+write) accesses
system.cpu.l1i.demand_miss_rate::.cpu.inst     0.000076                       # miss rate for demand accesses
system.cpu.l1i.demand_miss_rate::total       0.000076                       # miss rate for demand accesses
system.cpu.l1i.overall_miss_rate::.cpu.inst     0.000076                       # miss rate for overall accesses
system.cpu.l1i.overall_miss_rate::total      0.000076                       # miss rate for overall accesses
system.cpu.l1i.demand_avg_miss_latency::.cpu.inst 49214.048187                       # average overall miss latency
system.cpu.l1i.demand_avg_miss_latency::total 49214.048187                       # average overall miss latency
system.cpu.l1i.overall_avg_miss_latency::.cpu.inst 49214.048187                       # average overall miss latency
system.cpu.l1i.overall_avg_miss_latency::total 49214.048187                       # average overall miss latency
system.cpu.l1i.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.cpu.l1i.blocked_cycles::no_targets           15                       # number of cycles access was blocked
system.cpu.l1i.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.cpu.l1i.blocked::no_targets                  2                       # number of cycles access was blocked
system.cpu.l1i.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l1i.avg_blocked_cycles::no_targets     7.500000                       # average number of cycles each access was blocked
system.cpu.l1i.demand_mshr_hits::.cpu.inst         1749                       # number of demand (read+write) MSHR hits
system.cpu.l1i.demand_mshr_hits::total           1749                       # number of demand (read+write) MSHR hits
system.cpu.l1i.overall_mshr_hits::.cpu.inst         1749                       # number of overall MSHR hits
system.cpu.l1i.overall_mshr_hits::total          1749                       # number of overall MSHR hits
system.cpu.l1i.demand_mshr_misses::.cpu.inst         6220                       # number of demand (read+write) MSHR misses
system.cpu.l1i.demand_mshr_misses::total         6220                       # number of demand (read+write) MSHR misses
system.cpu.l1i.overall_mshr_misses::.cpu.inst         6220                       # number of overall MSHR misses
system.cpu.l1i.overall_mshr_misses::total         6220                       # number of overall MSHR misses
system.cpu.l1i.demand_mshr_miss_latency::.cpu.inst    311304000                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1i.demand_mshr_miss_latency::total    311304000                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1i.overall_mshr_miss_latency::.cpu.inst    311304000                       # number of overall MSHR miss cycles
system.cpu.l1i.overall_mshr_miss_latency::total    311304000                       # number of overall MSHR miss cycles
system.cpu.l1i.demand_mshr_miss_rate::.cpu.inst     0.000059                       # mshr miss rate for demand accesses
system.cpu.l1i.demand_mshr_miss_rate::total     0.000059                       # mshr miss rate for demand accesses
system.cpu.l1i.overall_mshr_miss_rate::.cpu.inst     0.000059                       # mshr miss rate for overall accesses
system.cpu.l1i.overall_mshr_miss_rate::total     0.000059                       # mshr miss rate for overall accesses
system.cpu.l1i.demand_avg_mshr_miss_latency::.cpu.inst 50048.874598                       # average overall mshr miss latency
system.cpu.l1i.demand_avg_mshr_miss_latency::total 50048.874598                       # average overall mshr miss latency
system.cpu.l1i.overall_avg_mshr_miss_latency::.cpu.inst 50048.874598                       # average overall mshr miss latency
system.cpu.l1i.overall_avg_mshr_miss_latency::total 50048.874598                       # average overall mshr miss latency
system.cpu.l1i.replacements                      5705                       # number of replacements
system.cpu.l1i.ReadReq_hits::.cpu.inst      105416535                       # number of ReadReq hits
system.cpu.l1i.ReadReq_hits::total          105416535                       # number of ReadReq hits
system.cpu.l1i.ReadReq_misses::.cpu.inst         7969                       # number of ReadReq misses
system.cpu.l1i.ReadReq_misses::total             7969                       # number of ReadReq misses
system.cpu.l1i.ReadReq_miss_latency::.cpu.inst    392186750                       # number of ReadReq miss cycles
system.cpu.l1i.ReadReq_miss_latency::total    392186750                       # number of ReadReq miss cycles
system.cpu.l1i.ReadReq_accesses::.cpu.inst    105424504                       # number of ReadReq accesses(hits+misses)
system.cpu.l1i.ReadReq_accesses::total      105424504                       # number of ReadReq accesses(hits+misses)
system.cpu.l1i.ReadReq_miss_rate::.cpu.inst     0.000076                       # miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_miss_rate::total      0.000076                       # miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_avg_miss_latency::.cpu.inst 49214.048187                       # average ReadReq miss latency
system.cpu.l1i.ReadReq_avg_miss_latency::total 49214.048187                       # average ReadReq miss latency
system.cpu.l1i.ReadReq_mshr_hits::.cpu.inst         1749                       # number of ReadReq MSHR hits
system.cpu.l1i.ReadReq_mshr_hits::total          1749                       # number of ReadReq MSHR hits
system.cpu.l1i.ReadReq_mshr_misses::.cpu.inst         6220                       # number of ReadReq MSHR misses
system.cpu.l1i.ReadReq_mshr_misses::total         6220                       # number of ReadReq MSHR misses
system.cpu.l1i.ReadReq_mshr_miss_latency::.cpu.inst    311304000                       # number of ReadReq MSHR miss cycles
system.cpu.l1i.ReadReq_mshr_miss_latency::total    311304000                       # number of ReadReq MSHR miss cycles
system.cpu.l1i.ReadReq_mshr_miss_rate::.cpu.inst     0.000059                       # mshr miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_mshr_miss_rate::total     0.000059                       # mshr miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_avg_mshr_miss_latency::.cpu.inst 50048.874598                       # average ReadReq mshr miss latency
system.cpu.l1i.ReadReq_avg_mshr_miss_latency::total 50048.874598                       # average ReadReq mshr miss latency
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED 137404227500                       # Cumulative time (in ticks) in various power states
system.cpu.l1i.tags.tagsinuse              511.940576                       # Cycle average of tags in use
system.cpu.l1i.tags.total_refs              103364405                       # Total number of references to valid blocks.
system.cpu.l1i.tags.sampled_refs                 5708                       # Sample count of references to valid blocks.
system.cpu.l1i.tags.avg_refs             18108.690434                       # Average number of references to valid blocks.
system.cpu.l1i.tags.warmup_cycle                69250                       # Cycle when the warmup percentage was hit.
system.cpu.l1i.tags.occ_blocks::.cpu.inst   511.940576                       # Average occupied blocks per requestor
system.cpu.l1i.tags.occ_percent::.cpu.inst     0.999884                       # Average percentage of cache occupancy
system.cpu.l1i.tags.occ_percent::total       0.999884                       # Average percentage of cache occupancy
system.cpu.l1i.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.l1i.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.l1i.tags.age_task_id_blocks_1024::2           57                       # Occupied blocks per task id
system.cpu.l1i.tags.age_task_id_blocks_1024::3          390                       # Occupied blocks per task id
system.cpu.l1i.tags.age_task_id_blocks_1024::4           61                       # Occupied blocks per task id
system.cpu.l1i.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.l1i.tags.tag_accesses            843402252                       # Number of tag accesses
system.cpu.l1i.tags.data_accesses           843402252                       # Number of data accesses
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED 137404227500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                    59002509                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                19150070                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                11114                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation               21598                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores               10240055                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                 1425                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    114                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON 137404227500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                1586583                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 66837404                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                23666377                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          17996                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                 202597396                       # Number of cycles rename is running
system.cpu.rename.unblockCycles             254255768                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts             1683332353                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                246025                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               78947783                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents              106820202                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               73466065                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents            1621                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands          2256726594                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                  4590301127                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups               2943753310                       # Number of integer rename lookups
system.cpu.rename.fpLookups                  74230652                       # Number of floating rename lookups
system.cpu.rename.committedMaps            2126240599                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                130485995                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                    1022                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 971                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 371705744                       # count of insts added to the skid buffer
system.cpu.rob.reads                       2096078587                       # The number of ROB reads
system.cpu.rob.writes                      3333161161                       # The number of ROB writes
system.cpu.thread_0.numInsts               1000000004                       # Number of Instructions committed
system.cpu.thread_0.numOps                 1563345326                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.l1_to_l2.trans_dist::ReadResp           239509                       # Transaction distribution
system.l1_to_l2.trans_dist::WritebackDirty       756319                       # Transaction distribution
system.l1_to_l2.trans_dist::CleanEvict         333720                       # Transaction distribution
system.l1_to_l2.trans_dist::UpgradeReq              1                       # Transaction distribution
system.l1_to_l2.trans_dist::UpgradeResp             1                       # Transaction distribution
system.l1_to_l2.trans_dist::ReadExReq          367043                       # Transaction distribution
system.l1_to_l2.trans_dist::ReadExResp         367043                       # Transaction distribution
system.l1_to_l2.trans_dist::ReadSharedReq       239509                       # Transaction distribution
system.l1_to_l2.pkt_count_system.cpu.l1d.mem_side_port::system.l2cache.cpu_side_port      1800486                       # Packet count per connected requestor and responder (bytes)
system.l1_to_l2.pkt_count_system.cpu.l1i.mem_side_port::system.l2cache.cpu_side_port        18142                       # Packet count per connected requestor and responder (bytes)
system.l1_to_l2.pkt_count::total              1818628                       # Packet count per connected requestor and responder (bytes)
system.l1_to_l2.pkt_size_system.cpu.l1d.mem_side_port::system.l2cache.cpu_side_port     64518400                       # Cumulative packet size per connected requestor and responder (bytes)
system.l1_to_l2.pkt_size_system.cpu.l1i.mem_side_port::system.l2cache.cpu_side_port       397888                       # Cumulative packet size per connected requestor and responder (bytes)
system.l1_to_l2.pkt_size::total              64916288                       # Cumulative packet size per connected requestor and responder (bytes)
system.l1_to_l2.snoops                         484517                       # Total snoops (count)
system.l1_to_l2.snoopTraffic                 22307456                       # Total snoop traffic (bytes)
system.l1_to_l2.snoop_fanout::samples         1091067                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::mean           0.004304                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::stdev          0.065464                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::0               1086371     99.57%     99.57% # Request fanout histogram
system.l1_to_l2.snoop_fanout::1                  4696      0.43%    100.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::2                     0      0.00%    100.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::overflows             0      0.00%    100.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::min_value             0                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::max_value             1                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::total           1091067                       # Request fanout histogram
system.l1_to_l2.power_state.pwrStateResidencyTicks::UNDEFINED 137404227500                       # Cumulative time (in ticks) in various power states
system.l1_to_l2.reqLayer0.occupancy         404961500                       # Layer occupancy (ticks)
system.l1_to_l2.reqLayer0.utilization             0.3                       # Layer utilization (%)
system.l1_to_l2.respLayer0.occupancy        300166748                       # Layer occupancy (ticks)
system.l1_to_l2.respLayer0.utilization            0.2                       # Layer utilization (%)
system.l1_to_l2.respLayer1.occupancy          3110996                       # Layer occupancy (ticks)
system.l1_to_l2.respLayer1.utilization            0.0                       # Layer utilization (%)
system.l2cache.demand_hits::.cpu.inst            1058                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data          117712                       # number of demand (read+write) hits
system.l2cache.demand_hits::total              118770                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           1058                       # number of overall hits
system.l2cache.overall_hits::.cpu.data         117712                       # number of overall hits
system.l2cache.overall_hits::total             118770                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          5159                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data        482620                       # number of demand (read+write) misses
system.l2cache.demand_misses::total            487779                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         5159                       # number of overall misses
system.l2cache.overall_misses::.cpu.data       482620                       # number of overall misses
system.l2cache.overall_misses::total           487779                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    305260500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data  28888838750                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total  29194099250                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    305260500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data  28888838750                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total  29194099250                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         6217                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data       600332                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          606549                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         6217                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data       600332                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         606549                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.829821                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.803922                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.804187                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.829821                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.803922                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.804187                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 59170.478775                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 59858.353881                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 59851.078562                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 59170.478775                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 59858.353881                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 59851.078562                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks         348551                       # number of writebacks
system.l2cache.writebacks::total               348551                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst         5159                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data       482620                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total       487779                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         5159                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data       482620                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total       487779                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    303970750                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data  28768183750                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total  29072154500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    303970750                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data  28768183750                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total  29072154500                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.829821                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.803922                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.804187                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.829821                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.803922                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.804187                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 58920.478775                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 59608.353881                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59601.078562                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 58920.478775                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 59608.353881                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59601.078562                       # average overall mshr miss latency
system.l2cache.replacements                    484514                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks       407768                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total       407768                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks       407768                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total       407768                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks         3401                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total         3401                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.UpgradeReq_hits::.cpu.data            1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_hits::.cpu.data        22668                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total            22668                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data       344375                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total         344375                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data  19657728000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total  19657728000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data       367043                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total       367043                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.938242                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.938242                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 57082.331760                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 57082.331760                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data       344375                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total       344375                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data  19571634250                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total  19571634250                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.938242                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.938242                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 56832.331760                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 56832.331760                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst         1058                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        95044                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        96102                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         5159                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data       138245                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total       143404                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    305260500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data   9231110750                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total   9536371250                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         6217                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data       233289                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total       239506                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.829821                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.592591                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.598749                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 59170.478775                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 66773.559622                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 66500.036610                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         5159                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data       138245                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total       143404                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    303970750                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data   9196549500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total   9500520250                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.829821                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.592591                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.598749                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 58920.478775                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 66523.559622                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 66250.036610                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 137404227500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             4093.756891                       # Cycle average of tags in use
system.l2cache.tags.total_refs                1167472                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs               484514                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.409573                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                68750                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks     7.846763                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst    31.485152                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  4054.424975                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.001916                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.007687                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.989850                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.999452                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          443                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         3615                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses             19881666                       # Number of tag accesses
system.l2cache.tags.data_accesses            19881666                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 137404227500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.avgPriority_.writebacks::samples    348551.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      5159.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples    482588.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.004469872000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds         21566                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds         21566                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState              1302081                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState              327406                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                       487779                       # Number of read requests accepted
system.mem_ctrl.writeReqs                      348551                       # Number of write requests accepted
system.mem_ctrl.readBursts                     487779                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                    348551                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                      32                       # Number of controller read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.avgRdQLen                        1.07                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       25.12                       # Average write queue length when enqueuing
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                 487779                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                348551                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                   358137                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                   100714                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                    20039                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                     4677                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                     1725                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                     1024                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                      758                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                      447                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                      158                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                       42                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                      12                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       7                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       7                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                    1663                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                    1694                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                   16916                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                   20056                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                   21270                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                   22380                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                   23105                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                   22129                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                   21848                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                   21847                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                   21811                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                   22714                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                   21894                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                   22011                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                   21977                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                   21826                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                   21688                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                   21628                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                      61                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                      14                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.rdPerTurnAround::samples        21566                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean       22.616480                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      20.308843                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev      31.028223                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-127          21510     99.74%     99.74% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::128-255           50      0.23%     99.97% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-383            5      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3968-4095            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total          21566                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples        21566                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       16.162061                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.153097                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.557835                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16             19851     92.05%     92.05% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::17                35      0.16%     92.21% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18              1589      7.37%     99.58% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::19                84      0.39%     99.97% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::20                 5      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::21                 2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total          21566                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadWrQ                     2048                       # Total number of bytes read from write queue
system.mem_ctrl.bytesReadSys                 31217856                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys              22307264                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBWSys                     227.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                     162.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.totGap                   137389073500                       # Total gap between requests
system.mem_ctrl.avgGap                      164276.15                       # Average gap between requests
system.mem_ctrl.requestorReadBytes::.cpu.inst       330176                       # Per-requestor bytes read from memory
system.mem_ctrl.requestorReadBytes::.cpu.data     30885632                       # Per-requestor bytes read from memory
system.mem_ctrl.requestorWriteBytes::.writebacks     22307264                       # Per-requestor bytes write to memory
system.mem_ctrl.requestorReadRate::.cpu.inst 2402953.722803033888                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrl.requestorReadRate::.cpu.data 224779343.124650210142                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrl.requestorWriteRate::.writebacks 162347726.892172932625                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrl.requestorReadAccesses::.cpu.inst         5159                       # Per-requestor read serviced memory accesses
system.mem_ctrl.requestorReadAccesses::.cpu.data       482620                       # Per-requestor read serviced memory accesses
system.mem_ctrl.requestorWriteAccesses::.writebacks       348551                       # Per-requestor write serviced memory accesses
system.mem_ctrl.requestorReadTotalLat::.cpu.inst    173705500                       # Per-requestor read total memory access latency
system.mem_ctrl.requestorReadTotalLat::.cpu.data  16582300500                       # Per-requestor read total memory access latency
system.mem_ctrl.requestorWriteTotalLat::.writebacks 3256862086750                       # Per-requestor write total memory access latency
system.mem_ctrl.requestorReadAvgLat::.cpu.inst     33670.38                       # Per-requestor read average memory access latency
system.mem_ctrl.requestorReadAvgLat::.cpu.data     34358.92                       # Per-requestor read average memory access latency
system.mem_ctrl.requestorWriteAvgLat::.writebacks   9344004.43                       # Per-requestor write average memory access latency
system.mem_ctrl.dram.bytes_read::.cpu.inst       330176                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_read::.cpu.data     30887680                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_read::total       31217856                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_inst_read::.cpu.inst       330176                       # Number of instructions bytes read from this memory
system.mem_ctrl.dram.bytes_inst_read::total       330176                       # Number of instructions bytes read from this memory
system.mem_ctrl.dram.bytes_written::.writebacks     22307264                       # Number of bytes written to this memory
system.mem_ctrl.dram.bytes_written::total     22307264                       # Number of bytes written to this memory
system.mem_ctrl.dram.num_reads::.cpu.inst         5159                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_reads::.cpu.data       482620                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_reads::total          487779                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_writes::.writebacks       348551                       # Number of write requests responded to by this memory
system.mem_ctrl.dram.num_writes::total         348551                       # Number of write requests responded to by this memory
system.mem_ctrl.dram.bw_read::.cpu.inst       2402954                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_read::.cpu.data     224794248                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_read::total         227197202                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_inst_read::.cpu.inst      2402954                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_inst_read::total      2402954                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_write::.writebacks    162347727                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_write::total        162347727                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.writebacks    162347727                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.cpu.inst      2402954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.cpu.data    224794248                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::total        389544929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.readBursts                487747                       # Number of DRAM read bursts
system.mem_ctrl.dram.writeBursts               348551                       # Number of DRAM write bursts
system.mem_ctrl.dram.perBankRdBursts::0         31539                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::1         31197                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::2         30211                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::3         31359                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::4         30669                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::5         30534                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::6         29269                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::7         29878                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::8         29698                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::9         30416                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::10        30303                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::11        30821                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::12        30320                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::13        30573                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::14        30863                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::15        30097                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::0         22097                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::1         22196                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::2         21601                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::3         21957                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::4         21616                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::5         21781                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::6         21174                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::7         21611                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::8         21305                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::9         22155                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::10        21826                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::11        22192                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::12        21773                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::13        21841                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::14        21934                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::15        21492                       # Per bank write bursts
system.mem_ctrl.dram.totQLat               7610749750                       # Total ticks spent queuing
system.mem_ctrl.dram.totBusLat             2438735000                       # Total ticks spent in databus transfers
system.mem_ctrl.dram.totMemAccLat         16756006000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.dram.avgQLat                 15603.89                       # Average queueing delay per DRAM burst
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.dram.avgMemAccLat            34353.89                       # Average memory access latency per DRAM burst
system.mem_ctrl.dram.readRowHits               384397                       # Number of row buffer hits during reads
system.mem_ctrl.dram.writeRowHits              307411                       # Number of row buffer hits during writes
system.mem_ctrl.dram.readRowHitRate             78.81                       # Row buffer hit rate for reads
system.mem_ctrl.dram.writeRowHitRate            88.20                       # Row buffer hit rate for writes
system.mem_ctrl.dram.bytesPerActivate::samples       144490                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::mean   370.427517                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::gmean   191.316323                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::stdev   391.183511                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::0-127        67192     46.50%     46.50% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::128-255        17707     12.25%     58.76% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::256-383         7206      4.99%     63.74% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::384-511         5981      4.14%     67.88% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::512-639         5885      4.07%     71.96% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::640-767         4055      2.81%     74.76% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::768-895         3646      2.52%     77.29% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::896-1023         3604      2.49%     79.78% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::1024-1151        29214     20.22%    100.00% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::total       144490                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesRead               31215808                       # Total number of bytes read from DRAM
system.mem_ctrl.dram.bytesWritten            22307264                       # Total number of bytes written to DRAM
system.mem_ctrl.dram.avgRdBW               227.182297                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrl.dram.avgWrBW               162.347727                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.dram.busUtil                     3.04                       # Data bus utilization in percentage
system.mem_ctrl.dram.busUtilRead                 1.77                       # Data bus utilization in percentage for reads
system.mem_ctrl.dram.busUtilWrite                1.27                       # Data bus utilization in percentage for writes
system.mem_ctrl.dram.pageHitRate                82.72                       # Row buffer hit rate, read and write combined
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 137404227500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.dram.rank0.actEnergy        523926060                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.dram.rank0.preEnergy        278473305                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.dram.rank0.readEnergy      1746843840                       # Energy for read commands per rank (pJ)
system.mem_ctrl.dram.rank0.writeEnergy      908452260                       # Energy for write commands per rank (pJ)
system.mem_ctrl.dram.rank0.refreshEnergy 10846552080.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.dram.rank0.actBackEnergy  26621195640                       # Energy for active background per rank (pJ)
system.mem_ctrl.dram.rank0.preBackEnergy  30345374400                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.dram.rank0.totalEnergy    71270817585                       # Total energy per rank (pJ)
system.mem_ctrl.dram.rank0.averagePower    518.694504                       # Core power per rank (mW)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  78472933750                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::REF   4588220000                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  54343073750                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank1.actEnergy        507732540                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.dram.rank1.preEnergy        269866245                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.dram.rank1.readEnergy      1735669740                       # Energy for read commands per rank (pJ)
system.mem_ctrl.dram.rank1.writeEnergy      910983960                       # Energy for write commands per rank (pJ)
system.mem_ctrl.dram.rank1.refreshEnergy 10846552080.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.dram.rank1.actBackEnergy  26524758480                       # Energy for active background per rank (pJ)
system.mem_ctrl.dram.rank1.preBackEnergy  30426584640                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.dram.rank1.totalEnergy    71222147685                       # Total energy per rank (pJ)
system.mem_ctrl.dram.rank1.averagePower    518.340294                       # Core power per rank (mW)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE  78688360750                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::REF   4588220000                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  54127646750                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 137404227500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             143404                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       348551                       # Transaction distribution
system.membus.trans_dist::CleanEvict           134987                       # Transaction distribution
system.membus.trans_dist::ReadExReq            344375                       # Transaction distribution
system.membus.trans_dist::ReadExResp           344375                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        143404                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side_port::system.mem_ctrl.port      1459096                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2cache.mem_side_port::total      1459096                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1459096                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2cache.mem_side_port::system.mem_ctrl.port     53525120                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2cache.mem_side_port::total     53525120                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                53525120                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            487779                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  487779    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              487779                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 137404227500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           329967000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy          243889500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
