

================================================================
== Vitis HLS Report for 'block_mm_Pipeline_partialsum'
================================================================
* Date:           Mon Jul 28 11:58:59 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        block_mm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.170 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       12|       12|  60.000 ns|  60.000 ns|   12|   12|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- partialsum  |       10|       10|         4|          1|          1|     8|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 7 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%add_12961 = alloca i32 1"   --->   Operation 8 'alloca' 'add_12961' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%add_23462 = alloca i32 1"   --->   Operation 9 'alloca' 'add_23462' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%add_33963 = alloca i32 1"   --->   Operation 10 'alloca' 'add_33963' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%add_164 = alloca i32 1"   --->   Operation 11 'alloca' 'add_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%add_1_165 = alloca i32 1"   --->   Operation 12 'alloca' 'add_1_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%add_1_266 = alloca i32 1"   --->   Operation 13 'alloca' 'add_1_266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%add_1_367 = alloca i32 1"   --->   Operation 14 'alloca' 'add_1_367' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%add_268 = alloca i32 1"   --->   Operation 15 'alloca' 'add_268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%add_2_169 = alloca i32 1"   --->   Operation 16 'alloca' 'add_2_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%add_2_270 = alloca i32 1"   --->   Operation 17 'alloca' 'add_2_270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%add_2_371 = alloca i32 1"   --->   Operation 18 'alloca' 'add_2_371' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%add_372 = alloca i32 1"   --->   Operation 19 'alloca' 'add_372' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%add_3_173 = alloca i32 1"   --->   Operation 20 'alloca' 'add_3_173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%add_3_274 = alloca i32 1"   --->   Operation 21 'alloca' 'add_3_274' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%add_3_375 = alloca i32 1"   --->   Operation 22 'alloca' 'add_3_375' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 23 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %Bcols, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%AB_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %AB_reload"   --->   Operation 25 'read' 'AB_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%AB_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %AB_1_reload"   --->   Operation 26 'read' 'AB_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%AB_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %AB_2_reload"   --->   Operation 27 'read' 'AB_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%AB_3_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %AB_3_reload"   --->   Operation 28 'read' 'AB_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%AB_4_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %AB_4_reload"   --->   Operation 29 'read' 'AB_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%AB_5_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %AB_5_reload"   --->   Operation 30 'read' 'AB_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%AB_6_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %AB_6_reload"   --->   Operation 31 'read' 'AB_6_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%AB_7_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %AB_7_reload"   --->   Operation 32 'read' 'AB_7_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%AB_8_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %AB_8_reload"   --->   Operation 33 'read' 'AB_8_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%AB_9_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %AB_9_reload"   --->   Operation 34 'read' 'AB_9_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%AB_10_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %AB_10_reload"   --->   Operation 35 'read' 'AB_10_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%AB_11_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %AB_11_reload"   --->   Operation 36 'read' 'AB_11_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%AB_12_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %AB_12_reload"   --->   Operation 37 'read' 'AB_12_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%AB_13_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %AB_13_reload"   --->   Operation 38 'read' 'AB_13_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%AB_14_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %AB_14_reload"   --->   Operation 39 'read' 'AB_14_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%AB_15_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %AB_15_reload"   --->   Operation 40 'read' 'AB_15_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 0, i4 %k"   --->   Operation 41 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 42 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %AB_15_reload_read, i32 %add_3_375"   --->   Operation 42 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 43 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %AB_14_reload_read, i32 %add_3_274"   --->   Operation 43 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 44 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %AB_13_reload_read, i32 %add_3_173"   --->   Operation 44 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 45 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %AB_12_reload_read, i32 %add_372"   --->   Operation 45 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 46 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %AB_11_reload_read, i32 %add_2_371"   --->   Operation 46 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 47 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %AB_10_reload_read, i32 %add_2_270"   --->   Operation 47 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 48 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %AB_9_reload_read, i32 %add_2_169"   --->   Operation 48 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 49 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %AB_8_reload_read, i32 %add_268"   --->   Operation 49 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 50 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %AB_7_reload_read, i32 %add_1_367"   --->   Operation 50 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 51 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %AB_6_reload_read, i32 %add_1_266"   --->   Operation 51 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 52 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %AB_5_reload_read, i32 %add_1_165"   --->   Operation 52 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 53 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %AB_4_reload_read, i32 %add_164"   --->   Operation 53 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 54 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %AB_3_reload_read, i32 %add_33963"   --->   Operation 54 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 55 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %AB_2_reload_read, i32 %add_23462"   --->   Operation 55 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 56 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %AB_1_reload_read, i32 %add_12961"   --->   Operation 56 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 57 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %AB_reload_read, i32 %empty"   --->   Operation 57 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc38.3"   --->   Operation 58 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%k_1 = load i4 %k" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:43]   --->   Operation 59 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.65ns)   --->   "%icmp_ln43 = icmp_eq  i4 %k_1, i4 8" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:43]   --->   Operation 60 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%empty_15 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 61 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.70ns)   --->   "%add_ln43 = add i4 %k_1, i4 1" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:43]   --->   Operation 62 'add' 'add_ln43' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %icmp_ln43, void %for.inc38.3.split, void %writeoutput.exitStub" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:43]   --->   Operation 63 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i4 %k_1" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:43]   --->   Operation 64 'zext' 'zext_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_addr = getelementptr i32 %block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A, i64 0, i64 %zext_ln43" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:43]   --->   Operation 65 'getelementptr' 'block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 66 [2/2] (0.69ns)   --->   "%block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_load = load i3 %block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_addr" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:48]   --->   Operation 66 'load' 'block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_load' <Predicate = (!icmp_ln43)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_addr = getelementptr i32 %block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1, i64 0, i64 %zext_ln43" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:43]   --->   Operation 67 'getelementptr' 'block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 68 [2/2] (0.69ns)   --->   "%block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_load = load i3 %block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_addr" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:48]   --->   Operation 68 'load' 'block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_load' <Predicate = (!icmp_ln43)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_addr = getelementptr i32 %block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2, i64 0, i64 %zext_ln43" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:43]   --->   Operation 69 'getelementptr' 'block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 70 [2/2] (0.69ns)   --->   "%block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_load = load i3 %block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_addr" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:48]   --->   Operation 70 'load' 'block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_load' <Predicate = (!icmp_ln43)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_addr = getelementptr i32 %block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3, i64 0, i64 %zext_ln43" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:43]   --->   Operation 71 'getelementptr' 'block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 72 [2/2] (0.69ns)   --->   "%block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_load = load i3 %block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_addr" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:48]   --->   Operation 72 'load' 'block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_load' <Predicate = (!icmp_ln43)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 73 [1/1] (0.38ns)   --->   "%store_ln43 = store i4 %add_ln43, i4 %k" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:43]   --->   Operation 73 'store' 'store_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.42>
ST_2 : Operation 74 [1/1] (1.42ns)   --->   "%Bcols_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %Bcols" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:45]   --->   Operation 74 'read' 'Bcols_read' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%tempB_a = trunc i128 %Bcols_read" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:45]   --->   Operation 75 'trunc' 'tempB_a' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%tempB_a_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %Bcols_read, i32 32, i32 63" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:45]   --->   Operation 76 'partselect' 'tempB_a_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln45_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %Bcols_read, i32 64, i32 95" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:45]   --->   Operation 77 'partselect' 'trunc_ln45_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln45_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %Bcols_read, i32 96, i32 127" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:45]   --->   Operation 78 'partselect' 'trunc_ln45_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/2] (0.69ns)   --->   "%block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_load = load i3 %block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_addr" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:48]   --->   Operation 79 'load' 'block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 80 [1/2] (0.69ns)   --->   "%block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_load = load i3 %block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_addr" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:48]   --->   Operation 80 'load' 'block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 81 [1/2] (0.69ns)   --->   "%block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_load = load i3 %block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_addr" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:48]   --->   Operation 81 'load' 'block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 82 [1/2] (0.69ns)   --->   "%block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_load = load i3 %block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_addr" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:48]   --->   Operation 82 'load' 'block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 3 <SV = 2> <Delay = 3.17>
ST_3 : Operation 83 [1/1] (3.17ns)   --->   "%mul_ln48 = mul i32 %block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_load, i32 %tempB_a" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:48]   --->   Operation 83 'mul' 'mul_ln48' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (3.17ns)   --->   "%mul_ln48_1 = mul i32 %block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_load, i32 %tempB_a_1" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:48]   --->   Operation 84 'mul' 'mul_ln48_1' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (3.17ns)   --->   "%mul_ln48_2 = mul i32 %block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_load, i32 %trunc_ln45_2" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:48]   --->   Operation 85 'mul' 'mul_ln48_2' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (3.17ns)   --->   "%mul_ln48_3 = mul i32 %block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_load, i32 %trunc_ln45_3" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:48]   --->   Operation 86 'mul' 'mul_ln48_3' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (3.17ns)   --->   "%mul_ln48_4 = mul i32 %block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_load, i32 %tempB_a" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:48]   --->   Operation 87 'mul' 'mul_ln48_4' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (3.17ns)   --->   "%mul_ln48_5 = mul i32 %block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_load, i32 %tempB_a_1" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:48]   --->   Operation 88 'mul' 'mul_ln48_5' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (3.17ns)   --->   "%mul_ln48_6 = mul i32 %block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_load, i32 %trunc_ln45_2" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:48]   --->   Operation 89 'mul' 'mul_ln48_6' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (3.17ns)   --->   "%mul_ln48_7 = mul i32 %block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_load, i32 %trunc_ln45_3" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:48]   --->   Operation 90 'mul' 'mul_ln48_7' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (3.17ns)   --->   "%mul_ln48_8 = mul i32 %block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_load, i32 %tempB_a" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:48]   --->   Operation 91 'mul' 'mul_ln48_8' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (3.17ns)   --->   "%mul_ln48_9 = mul i32 %block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_load, i32 %tempB_a_1" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:48]   --->   Operation 92 'mul' 'mul_ln48_9' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (3.17ns)   --->   "%mul_ln48_10 = mul i32 %block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_load, i32 %trunc_ln45_2" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:48]   --->   Operation 93 'mul' 'mul_ln48_10' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (3.17ns)   --->   "%mul_ln48_11 = mul i32 %block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_load, i32 %trunc_ln45_3" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:48]   --->   Operation 94 'mul' 'mul_ln48_11' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (3.17ns)   --->   "%mul_ln48_12 = mul i32 %block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_load, i32 %tempB_a" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:48]   --->   Operation 95 'mul' 'mul_ln48_12' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (3.17ns)   --->   "%mul_ln48_13 = mul i32 %block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_load, i32 %tempB_a_1" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:48]   --->   Operation 96 'mul' 'mul_ln48_13' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (3.17ns)   --->   "%mul_ln48_14 = mul i32 %block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_load, i32 %trunc_ln45_2" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:48]   --->   Operation 97 'mul' 'mul_ln48_14' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (3.17ns)   --->   "%mul_ln48_15 = mul i32 %block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_load, i32 %trunc_ln45_3" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:48]   --->   Operation 98 'mul' 'mul_ln48_15' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%p_load32 = load i32 %empty"   --->   Operation 150 'load' 'p_load32' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%add_12961_load_1 = load i32 %add_12961"   --->   Operation 151 'load' 'add_12961_load_1' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%add_23462_load_1 = load i32 %add_23462"   --->   Operation 152 'load' 'add_23462_load_1' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%add_33963_load_1 = load i32 %add_33963"   --->   Operation 153 'load' 'add_33963_load_1' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%add_164_load_1 = load i32 %add_164"   --->   Operation 154 'load' 'add_164_load_1' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%add_1_165_load_1 = load i32 %add_1_165"   --->   Operation 155 'load' 'add_1_165_load_1' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%add_1_266_load_1 = load i32 %add_1_266"   --->   Operation 156 'load' 'add_1_266_load_1' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%add_1_367_load_1 = load i32 %add_1_367"   --->   Operation 157 'load' 'add_1_367_load_1' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%add_268_load_1 = load i32 %add_268"   --->   Operation 158 'load' 'add_268_load_1' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%add_2_169_load_1 = load i32 %add_2_169"   --->   Operation 159 'load' 'add_2_169_load_1' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%add_2_270_load_1 = load i32 %add_2_270"   --->   Operation 160 'load' 'add_2_270_load_1' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%add_2_371_load_1 = load i32 %add_2_371"   --->   Operation 161 'load' 'add_2_371_load_1' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%add_372_load_1 = load i32 %add_372"   --->   Operation 162 'load' 'add_372_load_1' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%add_3_173_load_1 = load i32 %add_3_173"   --->   Operation 163 'load' 'add_3_173_load_1' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%add_3_274_load_1 = load i32 %add_3_274"   --->   Operation 164 'load' 'add_3_274_load_1' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%add_3_375_load_1 = load i32 %add_3_375"   --->   Operation 165 'load' 'add_3_375_load_1' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %add_3_375_out, i32 %add_3_375_load_1"   --->   Operation 166 'write' 'write_ln0' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %add_3_274_out, i32 %add_3_274_load_1"   --->   Operation 167 'write' 'write_ln0' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %add_3_173_out, i32 %add_3_173_load_1"   --->   Operation 168 'write' 'write_ln0' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %add_372_out, i32 %add_372_load_1"   --->   Operation 169 'write' 'write_ln0' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %add_2_371_out, i32 %add_2_371_load_1"   --->   Operation 170 'write' 'write_ln0' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %add_2_270_out, i32 %add_2_270_load_1"   --->   Operation 171 'write' 'write_ln0' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %add_2_169_out, i32 %add_2_169_load_1"   --->   Operation 172 'write' 'write_ln0' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %add_268_out, i32 %add_268_load_1"   --->   Operation 173 'write' 'write_ln0' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %add_1_367_out, i32 %add_1_367_load_1"   --->   Operation 174 'write' 'write_ln0' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %add_1_266_out, i32 %add_1_266_load_1"   --->   Operation 175 'write' 'write_ln0' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %add_1_165_out, i32 %add_1_165_load_1"   --->   Operation 176 'write' 'write_ln0' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %add_164_out, i32 %add_164_load_1"   --->   Operation 177 'write' 'write_ln0' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %add_33963_out, i32 %add_33963_load_1"   --->   Operation 178 'write' 'write_ln0' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %add_23462_out, i32 %add_23462_load_1"   --->   Operation 179 'write' 'write_ln0' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %add_12961_out, i32 %add_12961_load_1"   --->   Operation 180 'write' 'write_ln0' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out, i32 %p_load32"   --->   Operation 181 'write' 'write_ln0' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 182 'ret' 'ret_ln0' <Predicate = (icmp_ln43)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.26>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%p_load = load i32 %empty" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:48]   --->   Operation 99 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%add_12961_load = load i32 %add_12961" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:48]   --->   Operation 100 'load' 'add_12961_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%add_23462_load = load i32 %add_23462" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:48]   --->   Operation 101 'load' 'add_23462_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%add_33963_load = load i32 %add_33963" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:48]   --->   Operation 102 'load' 'add_33963_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%add_164_load = load i32 %add_164" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:48]   --->   Operation 103 'load' 'add_164_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%add_1_165_load = load i32 %add_1_165" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:48]   --->   Operation 104 'load' 'add_1_165_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%add_1_266_load = load i32 %add_1_266" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:48]   --->   Operation 105 'load' 'add_1_266_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%add_1_367_load = load i32 %add_1_367" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:48]   --->   Operation 106 'load' 'add_1_367_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%add_268_load = load i32 %add_268" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:48]   --->   Operation 107 'load' 'add_268_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%add_2_169_load = load i32 %add_2_169" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:48]   --->   Operation 108 'load' 'add_2_169_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%add_2_270_load = load i32 %add_2_270" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:48]   --->   Operation 109 'load' 'add_2_270_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%add_2_371_load = load i32 %add_2_371" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:48]   --->   Operation 110 'load' 'add_2_371_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%add_372_load = load i32 %add_372" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:48]   --->   Operation 111 'load' 'add_372_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%add_3_173_load = load i32 %add_3_173" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:48]   --->   Operation 112 'load' 'add_3_173_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%add_3_274_load = load i32 %add_3_274" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:48]   --->   Operation 113 'load' 'add_3_274_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%add_3_375_load = load i32 %add_3_375" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:48]   --->   Operation 114 'load' 'add_3_375_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%specpipeline_ln44 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:44]   --->   Operation 115 'specpipeline' 'specpipeline_ln44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%specloopname_ln43 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:43]   --->   Operation 116 'specloopname' 'specloopname_ln43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.88ns)   --->   "%add_ln48 = add i32 %mul_ln48, i32 %p_load" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:48]   --->   Operation 117 'add' 'add_ln48' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.88ns)   --->   "%add_ln48_1 = add i32 %mul_ln48_1, i32 %add_12961_load" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:48]   --->   Operation 118 'add' 'add_ln48_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (0.88ns)   --->   "%add_ln48_2 = add i32 %mul_ln48_2, i32 %add_23462_load" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:48]   --->   Operation 119 'add' 'add_ln48_2' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.88ns)   --->   "%add_ln48_3 = add i32 %mul_ln48_3, i32 %add_33963_load" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:48]   --->   Operation 120 'add' 'add_ln48_3' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (0.88ns)   --->   "%add_ln48_4 = add i32 %mul_ln48_4, i32 %add_164_load" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:48]   --->   Operation 121 'add' 'add_ln48_4' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (0.88ns)   --->   "%add_ln48_5 = add i32 %mul_ln48_5, i32 %add_1_165_load" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:48]   --->   Operation 122 'add' 'add_ln48_5' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (0.88ns)   --->   "%add_ln48_6 = add i32 %mul_ln48_6, i32 %add_1_266_load" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:48]   --->   Operation 123 'add' 'add_ln48_6' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 124 [1/1] (0.88ns)   --->   "%add_ln48_7 = add i32 %mul_ln48_7, i32 %add_1_367_load" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:48]   --->   Operation 124 'add' 'add_ln48_7' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (0.88ns)   --->   "%add_ln48_8 = add i32 %mul_ln48_8, i32 %add_268_load" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:48]   --->   Operation 125 'add' 'add_ln48_8' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 126 [1/1] (0.88ns)   --->   "%add_ln48_9 = add i32 %mul_ln48_9, i32 %add_2_169_load" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:48]   --->   Operation 126 'add' 'add_ln48_9' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 127 [1/1] (0.88ns)   --->   "%add_ln48_10 = add i32 %mul_ln48_10, i32 %add_2_270_load" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:48]   --->   Operation 127 'add' 'add_ln48_10' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 128 [1/1] (0.88ns)   --->   "%add_ln48_11 = add i32 %mul_ln48_11, i32 %add_2_371_load" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:48]   --->   Operation 128 'add' 'add_ln48_11' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (0.88ns)   --->   "%add_ln48_12 = add i32 %mul_ln48_12, i32 %add_372_load" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:48]   --->   Operation 129 'add' 'add_ln48_12' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 130 [1/1] (0.88ns)   --->   "%add_ln48_13 = add i32 %mul_ln48_13, i32 %add_3_173_load" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:48]   --->   Operation 130 'add' 'add_ln48_13' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 131 [1/1] (0.88ns)   --->   "%add_ln48_14 = add i32 %mul_ln48_14, i32 %add_3_274_load" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:48]   --->   Operation 131 'add' 'add_ln48_14' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 132 [1/1] (0.88ns)   --->   "%add_ln48_15 = add i32 %mul_ln48_15, i32 %add_3_375_load" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:48]   --->   Operation 132 'add' 'add_ln48_15' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 133 [1/1] (0.38ns)   --->   "%store_ln43 = store i32 %add_ln48_15, i32 %add_3_375" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:43]   --->   Operation 133 'store' 'store_ln43' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 134 [1/1] (0.38ns)   --->   "%store_ln43 = store i32 %add_ln48_14, i32 %add_3_274" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:43]   --->   Operation 134 'store' 'store_ln43' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 135 [1/1] (0.38ns)   --->   "%store_ln43 = store i32 %add_ln48_13, i32 %add_3_173" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:43]   --->   Operation 135 'store' 'store_ln43' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 136 [1/1] (0.38ns)   --->   "%store_ln43 = store i32 %add_ln48_12, i32 %add_372" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:43]   --->   Operation 136 'store' 'store_ln43' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 137 [1/1] (0.38ns)   --->   "%store_ln43 = store i32 %add_ln48_11, i32 %add_2_371" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:43]   --->   Operation 137 'store' 'store_ln43' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 138 [1/1] (0.38ns)   --->   "%store_ln43 = store i32 %add_ln48_10, i32 %add_2_270" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:43]   --->   Operation 138 'store' 'store_ln43' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 139 [1/1] (0.38ns)   --->   "%store_ln43 = store i32 %add_ln48_9, i32 %add_2_169" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:43]   --->   Operation 139 'store' 'store_ln43' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 140 [1/1] (0.38ns)   --->   "%store_ln43 = store i32 %add_ln48_8, i32 %add_268" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:43]   --->   Operation 140 'store' 'store_ln43' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 141 [1/1] (0.38ns)   --->   "%store_ln43 = store i32 %add_ln48_7, i32 %add_1_367" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:43]   --->   Operation 141 'store' 'store_ln43' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 142 [1/1] (0.38ns)   --->   "%store_ln43 = store i32 %add_ln48_6, i32 %add_1_266" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:43]   --->   Operation 142 'store' 'store_ln43' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 143 [1/1] (0.38ns)   --->   "%store_ln43 = store i32 %add_ln48_5, i32 %add_1_165" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:43]   --->   Operation 143 'store' 'store_ln43' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 144 [1/1] (0.38ns)   --->   "%store_ln43 = store i32 %add_ln48_4, i32 %add_164" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:43]   --->   Operation 144 'store' 'store_ln43' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 145 [1/1] (0.38ns)   --->   "%store_ln43 = store i32 %add_ln48_3, i32 %add_33963" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:43]   --->   Operation 145 'store' 'store_ln43' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 146 [1/1] (0.38ns)   --->   "%store_ln43 = store i32 %add_ln48_2, i32 %add_23462" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:43]   --->   Operation 146 'store' 'store_ln43' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 147 [1/1] (0.38ns)   --->   "%store_ln43 = store i32 %add_ln48_1, i32 %add_12961" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:43]   --->   Operation 147 'store' 'store_ln43' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 148 [1/1] (0.38ns)   --->   "%store_ln43 = store i32 %add_ln48, i32 %empty" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:43]   --->   Operation 148 'store' 'store_ln43' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln43 = br void %for.inc38.3" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:43]   --->   Operation 149 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 1.09ns
The critical path consists of the following:
	'alloca' operation ('k') [54]  (0 ns)
	'load' operation ('k', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:43) on local variable 'k' [91]  (0 ns)
	'add' operation ('add_ln43', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:43) [94]  (0.708 ns)
	'store' operation ('store_ln43', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:43) of variable 'add_ln43', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:43 on local variable 'k' [161]  (0.387 ns)

 <State 2>: 1.43ns
The critical path consists of the following:
	fifo read operation ('Bcols_read', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:45) on port 'Bcols' (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:45) [116]  (1.43 ns)

 <State 3>: 3.17ns
The critical path consists of the following:
	'mul' operation ('mul_ln48', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:48) [123]  (3.17 ns)

 <State 4>: 1.27ns
The critical path consists of the following:
	'load' operation ('add_3_375_load', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:48) on local variable 'add_3_375' [112]  (0 ns)
	'add' operation ('add_ln48_15', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:48) [160]  (0.88 ns)
	'store' operation ('store_ln43', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:43) of variable 'add_ln48_15', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:48 on local variable 'add_3_375' [162]  (0.387 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
