/*
 * Device Tree Source for RCM MT150.02 board
 *
 * Copyright (C) 2020 MIR
 *	Mikhail.Petrov@mir.dev
 *
 * SPDX-License-Identifier: GPL-2.0+
 */
/dts-v1/;

#include <dt-bindings/memory/rcm-emi.h>

/ {
	compatible = "rcm,1888bm18";
	model = "RCM MT150-02";
	#address-cells = <1>;
	#size-cells = <1>;

	config {
		u-boot,spl-payload-offset = <0x40000>;
	};

	chosen {
		stdout-path = "uart0";
	};

	aliases {
		mmc0 = &mmc0;
		mmc1 = &mmc1;
		uart0 = &uart0;
		spi0 = &spi0;
		spi1 = &spi1;
	};

	lsif_clock: lsif_clock@100M {
		u-boot,dm-pre-reloc;
		#clock-cells = <0>;
		compatible = "fixed-clock";
		clock-frequency = <100000000>;
	};

	plb {
		u-boot,dm-pre-reloc;
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <1>;

		emi0: emi@80060000 {
			status = "disabled";
			u-boot,dm-pre-reloc;
			compatible = "rcm,emi";
			dcr-reg = <0x80060000 0x1000>;
			emi-frc = <(RCM_EMI_RFC_TRFC_9 | RCM_EMI_RFC_RP(0))>;
		};

		lsif {
			u-boot,dm-pre-reloc;
			compatible = "simple-bus";
			#address-cells = <1>;
			#size-cells = <1>;

			// console
			uart0: uart0@D0029000 {
				u-boot,dm-pre-reloc;
				compatible = "arm,pl011", "arm,primecell";
				reg = <0xD0029000 0x1000>;
				clock = <100000000>;
				skip-init; // the UART speed is configured by RUMBOOT and it depens on the board switches
			};

			uart1: uart1@D0039000 {
				compatible = "arm,pl011", "arm,primecell";
				reg = <0xD0039000 0x1000>;
				clock = <100000000>;
			};

			gpio0: gpio0@D0028000 {
				u-boot,dm-pre-reloc;
				compatible = "rcm,pl061";
				#address-cells = <1>;
				#size-cells = <0>;
				#gpio-cells = <2>;
				reg = <0xD0028000 0x1000>;
				gpio-controller;
				gpio-bank-name = "gpio0";
			};

			gpio1: gpio1@D0038000 {
				u-boot,dm-pre-reloc;
				compatible = "rcm,pl061";
				#address-cells = <1>;
				#size-cells = <0>;
				#gpio-cells = <2>;
				reg = <0xD0038000 0x1000>;
				gpio-controller;
				gpio-bank-name = "gpio1";
			};

			mmc0: mmc0@D002C000 {
				u-boot,dm-pre-reloc;
				//status = "disabled";
				compatible = "rcm,mmc-0.2";
				reg = <0xD002C000 0x1000>;
				carddetect-gpio = <&gpio0 3 0>;
				min-frequency = <1000000>;
				max-frequency = <25000000>;
				axi-awlen = <15>;
				axi-arlen = <15>;
				axi-awsize = <2>;
				axi-arsize = <2>;
				sdio-timeout = <2000000>;
			};

			mmc1: mmc1@D003C000 {
				u-boot,dm-pre-reloc;
				//status = "disabled";
				compatible = "rcm,mmc-0.2";
				reg = <0xD003C000 0x1000>;
				carddetect-gpio = <&gpio1 0 0>;
				min-frequency = <1000000>;
				max-frequency = <25000000>;
				axi-awlen = <15>;
				axi-arlen = <15>;
				axi-awsize = <2>;
				axi-arsize = <2>;
				sdio-timeout = <2000000>;
			};

			spi0: spi@D002B000 {
				//u-boot,dm-pre-reloc;
				status = "disabled";
				compatible = "arm,pl022-spi", "arm,primecell";
				reg = <0 0xD002B000 0 0x1000>;
				#address-cells = <1>;
				#size-cells = <0>;
				cs-gpios = <0>, <0>, <0>, <0>;
				clocks = <&lsif_clock>;
			};

			spi1: spi@D003B000 {
				//u-boot,dm-pre-reloc;
				status = "disabled";
				compatible = "arm,pl022-spi", "arm,primecell";
				reg = <0 0xD003B000 0 0x1000>;
				#address-cells = <1>;
				#size-cells = <0>;
				clocks = <&lsif_clock>;
				cs-gpios = <0>, <0>, <0>, <0>;
			};
		};
	};
};

// Ethernet
#include "mt150-03.dtsi"

// NOR
// #include "mt150-04.dtsi"

// SRAM
// #include "mt150-07.dtsi"

// SDRAM
#include "mt150-08.dtsi"
