Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date              : Fri Jun  4 12:24:23 2021
| Host              : havi running 64-bit Pop!_OS 20.10
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu2cg-sfvc784
| Speed File        : -1  PRODUCTION 1.26 08-13-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.485        0.000                      0                77366        0.010        0.000                      0                77366        1.625        0.000                       0                 25460  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)         Period(ns)      Frequency(MHz)
-----      ------------         ----------      --------------
CLK_REF_N  {0.000 3.125}        6.250           160.000         
clk_pl_0   {0.000 3.125}        6.250           160.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_REF_N           1.092        0.000                      0                 1585        0.029        0.000                      0                 1585        2.582        0.000                       0                   624  
clk_pl_0            0.775        0.000                      0                75757        0.010        0.000                      0                75757        1.625        0.000                       0                 24836  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_pl_0      CLK_REF_N           3.467        0.000                      0                   34        0.272        0.000                      0                   34  
CLK_REF_N     clk_pl_0            0.485        0.000                      0                  905        3.540        0.000                      0                  905  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_REF_N
  To Clock:  CLK_REF_N

Setup :            0  Failing Endpoints,  Worst Slack        1.092ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.582ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.092ns  (required time - arrival time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[12].DDMTD_i/DATA_IN_SYNC_reg[29]/C
                            (falling edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[19].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[29]
                            (rising edge-triggered cell FIFO36E2 clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (CLK_REF_N rise@6.250ns - CLK_REF_N fall@3.125ns)
  Data Path Delay:        1.436ns  (logic 0.099ns (6.894%)  route 1.337ns (93.106%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.015ns = ( 9.265 - 6.250 ) 
    Source Clock Delay      (SCD):    3.465ns = ( 6.590 - 3.125 ) 
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.339ns (routing 1.401ns, distribution 0.938ns)
  Clock Net Delay (Destination): 2.079ns (routing 1.272ns, distribution 0.807ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     3.830 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.880    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.880 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     4.223    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.251 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=623, routed)         2.339     6.590    DDMTD_Array_inst/ddmtd_inst[12].DDMTD_i/clk_ref_BUFG
    SLICE_X18Y23         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[12].DDMTD_i/DATA_IN_SYNC_reg[29]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y23         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     6.689 r  DDMTD_Array_inst/ddmtd_inst[12].DDMTD_i/DATA_IN_SYNC_reg[29]/Q
                         net (fo=12, routed)          1.337     8.026    DDMTD_Array_inst/ddmtd_inst[19].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/din[29]
    RAMB36_X1Y1          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[19].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[29]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     6.820 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.860    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.860 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     7.162    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.186 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=623, routed)         2.079     9.265    DDMTD_Array_inst/ddmtd_inst[19].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X1Y1          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[19].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                         clock pessimism              0.360     9.625    
                         clock uncertainty           -0.235     9.389    
    RAMB36_X1Y1          FIFO36E2 (Setup_FIFO36E2_FIFO36_WRCLK_DIN[29])
                                                     -0.272     9.117    DDMTD_Array_inst/ddmtd_inst[19].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                          9.117    
                         arrival time                          -8.026    
  -------------------------------------------------------------------
                         slack                                  1.092    

Slack (MET) :             1.100ns  (required time - arrival time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[12].DDMTD_i/DATA_IN_SYNC_reg[24]/C
                            (falling edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[21].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[24]
                            (rising edge-triggered cell FIFO36E2 clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (CLK_REF_N rise@6.250ns - CLK_REF_N fall@3.125ns)
  Data Path Delay:        1.399ns  (logic 0.099ns (7.076%)  route 1.300ns (92.924%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.993ns = ( 9.243 - 6.250 ) 
    Source Clock Delay      (SCD):    3.461ns = ( 6.586 - 3.125 ) 
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.335ns (routing 1.401ns, distribution 0.934ns)
  Clock Net Delay (Destination): 2.057ns (routing 1.272ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     3.830 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.880    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.880 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     4.223    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.251 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=623, routed)         2.335     6.586    DDMTD_Array_inst/ddmtd_inst[12].DDMTD_i/clk_ref_BUFG
    SLICE_X18Y22         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[12].DDMTD_i/DATA_IN_SYNC_reg[24]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y22         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     6.685 r  DDMTD_Array_inst/ddmtd_inst[12].DDMTD_i/DATA_IN_SYNC_reg[24]/Q
                         net (fo=12, routed)          1.300     7.985    DDMTD_Array_inst/ddmtd_inst[21].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/din[24]
    RAMB36_X0Y3          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[21].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[24]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     6.820 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.860    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.860 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     7.162    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.186 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=623, routed)         2.057     9.243    DDMTD_Array_inst/ddmtd_inst[21].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X0Y3          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[21].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                         clock pessimism              0.360     9.603    
                         clock uncertainty           -0.235     9.367    
    RAMB36_X0Y3          FIFO36E2 (Setup_FIFO36E2_FIFO36_WRCLK_DIN[24])
                                                     -0.283     9.084    DDMTD_Array_inst/ddmtd_inst[21].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                          9.084    
                         arrival time                          -7.985    
  -------------------------------------------------------------------
                         slack                                  1.100    

Slack (MET) :             1.106ns  (required time - arrival time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[12].DDMTD_i/DATA_IN_SYNC_reg[24]/C
                            (falling edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[23].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[24]
                            (rising edge-triggered cell FIFO36E2 clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (CLK_REF_N rise@6.250ns - CLK_REF_N fall@3.125ns)
  Data Path Delay:        1.410ns  (logic 0.099ns (7.021%)  route 1.311ns (92.979%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.010ns = ( 9.260 - 6.250 ) 
    Source Clock Delay      (SCD):    3.461ns = ( 6.586 - 3.125 ) 
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.335ns (routing 1.401ns, distribution 0.934ns)
  Clock Net Delay (Destination): 2.074ns (routing 1.272ns, distribution 0.802ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     3.830 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.880    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.880 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     4.223    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.251 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=623, routed)         2.335     6.586    DDMTD_Array_inst/ddmtd_inst[12].DDMTD_i/clk_ref_BUFG
    SLICE_X18Y22         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[12].DDMTD_i/DATA_IN_SYNC_reg[24]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y22         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     6.685 r  DDMTD_Array_inst/ddmtd_inst[12].DDMTD_i/DATA_IN_SYNC_reg[24]/Q
                         net (fo=12, routed)          1.311     7.996    DDMTD_Array_inst/ddmtd_inst[23].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/din[24]
    RAMB36_X1Y3          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[23].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[24]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     6.820 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.860    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.860 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     7.162    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.186 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=623, routed)         2.074     9.260    DDMTD_Array_inst/ddmtd_inst[23].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X1Y3          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[23].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                         clock pessimism              0.360     9.620    
                         clock uncertainty           -0.235     9.384    
    RAMB36_X1Y3          FIFO36E2 (Setup_FIFO36E2_FIFO36_WRCLK_DIN[24])
                                                     -0.283     9.101    DDMTD_Array_inst/ddmtd_inst[23].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                          9.101    
                         arrival time                          -7.996    
  -------------------------------------------------------------------
                         slack                                  1.106    

Slack (MET) :             1.114ns  (required time - arrival time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[12].DDMTD_i/DATA_IN_SYNC_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[20].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[14]
                            (rising edge-triggered cell FIFO36E2 clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (CLK_REF_N rise@6.250ns - CLK_REF_N fall@3.125ns)
  Data Path Delay:        1.365ns  (logic 0.093ns (6.813%)  route 1.272ns (93.187%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.987ns = ( 9.237 - 6.250 ) 
    Source Clock Delay      (SCD):    3.458ns = ( 6.583 - 3.125 ) 
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.332ns (routing 1.401ns, distribution 0.931ns)
  Clock Net Delay (Destination): 2.051ns (routing 1.272ns, distribution 0.779ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     3.830 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.880    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.880 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     4.223    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.251 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=623, routed)         2.332     6.583    DDMTD_Array_inst/ddmtd_inst[12].DDMTD_i/clk_ref_BUFG
    SLICE_X19Y21         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[12].DDMTD_i/DATA_IN_SYNC_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y21         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     6.676 r  DDMTD_Array_inst/ddmtd_inst[12].DDMTD_i/DATA_IN_SYNC_reg[14]/Q
                         net (fo=12, routed)          1.272     7.948    DDMTD_Array_inst/ddmtd_inst[20].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/din[14]
    RAMB36_X0Y4          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[20].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     6.820 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.860    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.860 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     7.162    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.186 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=623, routed)         2.051     9.237    DDMTD_Array_inst/ddmtd_inst[20].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X0Y4          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[20].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                         clock pessimism              0.360     9.597    
                         clock uncertainty           -0.235     9.361    
    RAMB36_X0Y4          FIFO36E2 (Setup_FIFO36E2_FIFO36_WRCLK_DIN[14])
                                                     -0.300     9.061    DDMTD_Array_inst/ddmtd_inst[20].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                          9.061    
                         arrival time                          -7.948    
  -------------------------------------------------------------------
                         slack                                  1.114    

Slack (MET) :             1.115ns  (required time - arrival time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[12].DDMTD_i/DATA_IN_SYNC_reg[24]/C
                            (falling edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[20].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[24]
                            (rising edge-triggered cell FIFO36E2 clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (CLK_REF_N rise@6.250ns - CLK_REF_N fall@3.125ns)
  Data Path Delay:        1.378ns  (logic 0.099ns (7.184%)  route 1.279ns (92.816%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.987ns = ( 9.237 - 6.250 ) 
    Source Clock Delay      (SCD):    3.461ns = ( 6.586 - 3.125 ) 
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.335ns (routing 1.401ns, distribution 0.934ns)
  Clock Net Delay (Destination): 2.051ns (routing 1.272ns, distribution 0.779ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     3.830 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.880    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.880 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     4.223    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.251 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=623, routed)         2.335     6.586    DDMTD_Array_inst/ddmtd_inst[12].DDMTD_i/clk_ref_BUFG
    SLICE_X18Y22         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[12].DDMTD_i/DATA_IN_SYNC_reg[24]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y22         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     6.685 r  DDMTD_Array_inst/ddmtd_inst[12].DDMTD_i/DATA_IN_SYNC_reg[24]/Q
                         net (fo=12, routed)          1.279     7.964    DDMTD_Array_inst/ddmtd_inst[20].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/din[24]
    RAMB36_X0Y4          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[20].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[24]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     6.820 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.860    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.860 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     7.162    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.186 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=623, routed)         2.051     9.237    DDMTD_Array_inst/ddmtd_inst[20].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X0Y4          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[20].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                         clock pessimism              0.360     9.597    
                         clock uncertainty           -0.235     9.361    
    RAMB36_X0Y4          FIFO36E2 (Setup_FIFO36E2_FIFO36_WRCLK_DIN[24])
                                                     -0.283     9.078    DDMTD_Array_inst/ddmtd_inst[20].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                          9.078    
                         arrival time                          -7.964    
  -------------------------------------------------------------------
                         slack                                  1.115    

Slack (MET) :             1.121ns  (required time - arrival time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[12].DDMTD_i/DATA_IN_SYNC_reg[20]/C
                            (falling edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[20].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[20]
                            (rising edge-triggered cell FIFO36E2 clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (CLK_REF_N rise@6.250ns - CLK_REF_N fall@3.125ns)
  Data Path Delay:        1.373ns  (logic 0.098ns (7.138%)  route 1.275ns (92.862%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.987ns = ( 9.237 - 6.250 ) 
    Source Clock Delay      (SCD):    3.473ns = ( 6.598 - 3.125 ) 
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.347ns (routing 1.401ns, distribution 0.946ns)
  Clock Net Delay (Destination): 2.051ns (routing 1.272ns, distribution 0.779ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     3.830 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.880    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.880 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     4.223    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.251 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=623, routed)         2.347     6.598    DDMTD_Array_inst/ddmtd_inst[12].DDMTD_i/clk_ref_BUFG
    SLICE_X19Y18         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[12].DDMTD_i/DATA_IN_SYNC_reg[20]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y18         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     6.696 r  DDMTD_Array_inst/ddmtd_inst[12].DDMTD_i/DATA_IN_SYNC_reg[20]/Q
                         net (fo=12, routed)          1.275     7.971    DDMTD_Array_inst/ddmtd_inst[20].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/din[20]
    RAMB36_X0Y4          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[20].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[20]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     6.820 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.860    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.860 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     7.162    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.186 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=623, routed)         2.051     9.237    DDMTD_Array_inst/ddmtd_inst[20].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X0Y4          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[20].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                         clock pessimism              0.360     9.597    
                         clock uncertainty           -0.235     9.361    
    RAMB36_X0Y4          FIFO36E2 (Setup_FIFO36E2_FIFO36_WRCLK_DIN[20])
                                                     -0.270     9.091    DDMTD_Array_inst/ddmtd_inst[20].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                          9.091    
                         arrival time                          -7.971    
  -------------------------------------------------------------------
                         slack                                  1.121    

Slack (MET) :             1.138ns  (required time - arrival time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[12].DDMTD_i/DATA_IN_SYNC_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[14]
                            (rising edge-triggered cell FIFO36E2 clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (CLK_REF_N rise@6.250ns - CLK_REF_N fall@3.125ns)
  Data Path Delay:        1.349ns  (logic 0.093ns (6.894%)  route 1.256ns (93.106%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.995ns = ( 9.245 - 6.250 ) 
    Source Clock Delay      (SCD):    3.458ns = ( 6.583 - 3.125 ) 
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.332ns (routing 1.401ns, distribution 0.931ns)
  Clock Net Delay (Destination): 2.059ns (routing 1.272ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     3.830 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.880    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.880 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     4.223    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.251 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=623, routed)         2.332     6.583    DDMTD_Array_inst/ddmtd_inst[12].DDMTD_i/clk_ref_BUFG
    SLICE_X19Y21         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[12].DDMTD_i/DATA_IN_SYNC_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y21         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     6.676 r  DDMTD_Array_inst/ddmtd_inst[12].DDMTD_i/DATA_IN_SYNC_reg[14]/Q
                         net (fo=12, routed)          1.256     7.932    DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/din[14]
    RAMB36_X1Y5          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     6.820 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.860    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.860 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     7.162    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.186 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=623, routed)         2.059     9.245    DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X1Y5          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                         clock pessimism              0.360     9.605    
                         clock uncertainty           -0.235     9.369    
    RAMB36_X1Y5          FIFO36E2 (Setup_FIFO36E2_FIFO36_WRCLK_DIN[14])
                                                     -0.300     9.069    DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                          9.069    
                         arrival time                          -7.932    
  -------------------------------------------------------------------
                         slack                                  1.138    

Slack (MET) :             1.144ns  (required time - arrival time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[12].DDMTD_i/DATA_IN_SYNC_reg[23]/C
                            (falling edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[22].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[23]
                            (rising edge-triggered cell FIFO36E2 clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (CLK_REF_N rise@6.250ns - CLK_REF_N fall@3.125ns)
  Data Path Delay:        1.347ns  (logic 0.098ns (7.275%)  route 1.249ns (92.725%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.997ns = ( 9.247 - 6.250 ) 
    Source Clock Delay      (SCD):    3.455ns = ( 6.580 - 3.125 ) 
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.329ns (routing 1.401ns, distribution 0.928ns)
  Clock Net Delay (Destination): 2.061ns (routing 1.272ns, distribution 0.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     3.830 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.880    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.880 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     4.223    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.251 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=623, routed)         2.329     6.580    DDMTD_Array_inst/ddmtd_inst[12].DDMTD_i/clk_ref_BUFG
    SLICE_X18Y26         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[12].DDMTD_i/DATA_IN_SYNC_reg[23]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y26         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     6.678 r  DDMTD_Array_inst/ddmtd_inst[12].DDMTD_i/DATA_IN_SYNC_reg[23]/Q
                         net (fo=12, routed)          1.249     7.927    DDMTD_Array_inst/ddmtd_inst[22].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/din[23]
    RAMB36_X0Y2          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[22].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[23]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     6.820 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.860    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.860 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     7.162    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.186 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=623, routed)         2.061     9.247    DDMTD_Array_inst/ddmtd_inst[22].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X0Y2          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[22].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                         clock pessimism              0.360     9.607    
                         clock uncertainty           -0.235     9.371    
    RAMB36_X0Y2          FIFO36E2 (Setup_FIFO36E2_FIFO36_WRCLK_DIN[23])
                                                     -0.301     9.070    DDMTD_Array_inst/ddmtd_inst[22].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                          9.070    
                         arrival time                          -7.927    
  -------------------------------------------------------------------
                         slack                                  1.144    

Slack (MET) :             1.153ns  (required time - arrival time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[12].DDMTD_i/DATA_IN_SYNC_reg[26]/C
                            (falling edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[22].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[26]
                            (rising edge-triggered cell FIFO36E2 clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (CLK_REF_N rise@6.250ns - CLK_REF_N fall@3.125ns)
  Data Path Delay:        1.368ns  (logic 0.096ns (7.018%)  route 1.272ns (92.982%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.997ns = ( 9.247 - 6.250 ) 
    Source Clock Delay      (SCD):    3.462ns = ( 6.587 - 3.125 ) 
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.336ns (routing 1.401ns, distribution 0.935ns)
  Clock Net Delay (Destination): 2.061ns (routing 1.272ns, distribution 0.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     3.830 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.880    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.880 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     4.223    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.251 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=623, routed)         2.336     6.587    DDMTD_Array_inst/ddmtd_inst[12].DDMTD_i/clk_ref_BUFG
    SLICE_X18Y21         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[12].DDMTD_i/DATA_IN_SYNC_reg[26]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y21         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     6.683 r  DDMTD_Array_inst/ddmtd_inst[12].DDMTD_i/DATA_IN_SYNC_reg[26]/Q
                         net (fo=12, routed)          1.272     7.955    DDMTD_Array_inst/ddmtd_inst[22].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/din[26]
    RAMB36_X0Y2          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[22].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[26]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     6.820 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.860    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.860 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     7.162    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.186 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=623, routed)         2.061     9.247    DDMTD_Array_inst/ddmtd_inst[22].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X0Y2          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[22].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                         clock pessimism              0.360     9.607    
                         clock uncertainty           -0.235     9.371    
    RAMB36_X0Y2          FIFO36E2 (Setup_FIFO36E2_FIFO36_WRCLK_DIN[26])
                                                     -0.264     9.107    DDMTD_Array_inst/ddmtd_inst[22].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                          9.107    
                         arrival time                          -7.955    
  -------------------------------------------------------------------
                         slack                                  1.153    

Slack (MET) :             1.174ns  (required time - arrival time)
  Source:                 enable_sampling_logic_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[20].DDMTD_i/write_en_reg/R
                            (falling edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (CLK_REF_N fall@3.125ns - CLK_REF_N rise@0.000ns)
  Data Path Delay:        1.503ns  (logic 0.093ns (6.188%)  route 1.410ns (93.812%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.969ns = ( 6.094 - 3.125 ) 
    Source Clock Delay      (SCD):    3.467ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.341ns (routing 1.401ns, distribution 0.940ns)
  Clock Net Delay (Destination): 2.033ns (routing 1.272ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=623, routed)         2.341     3.467    clk_ref_BUFG
    SLICE_X19Y23         FDRE                                         r  enable_sampling_logic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y23         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     3.560 f  enable_sampling_logic_reg/Q
                         net (fo=135, routed)         1.410     4.970    DDMTD_Array_inst/ddmtd_inst[20].DDMTD_i/write_en_reg_0
    SLICE_X3Y21          FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[20].DDMTD_i/write_en_reg/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     3.695 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.735    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.735 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     4.037    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.061 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=623, routed)         2.033     6.094    DDMTD_Array_inst/ddmtd_inst[20].DDMTD_i/clk_ref_BUFG
    SLICE_X3Y21          FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[20].DDMTD_i/write_en_reg/C  (IS_INVERTED)
                         clock pessimism              0.358     6.451    
                         clock uncertainty           -0.235     6.216    
    SLICE_X3Y21          FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.072     6.144    DDMTD_Array_inst/ddmtd_inst[20].DDMTD_i/write_en_reg
  -------------------------------------------------------------------
                         required time                          6.144    
                         arrival time                          -4.970    
  -------------------------------------------------------------------
                         slack                                  1.174    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[8].DDMTD_i/beat_edge_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[8].DDMTD_i/DATA_IN_SYNC_reg[31]/D
                            (falling edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_REF_N fall@3.125ns - CLK_REF_N fall@3.125ns)
  Data Path Delay:        0.081ns  (logic 0.039ns (48.148%)  route 0.042ns (51.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns = ( 5.191 - 3.125 ) 
    Source Clock Delay      (SCD):    1.749ns = ( 4.874 - 3.125 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Net Delay (Source):      1.246ns (routing 0.716ns, distribution 0.530ns)
  Clock Net Delay (Destination): 1.405ns (routing 0.798ns, distribution 0.607ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     3.415 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.455    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.455 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     3.611    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     3.628 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=623, routed)         1.246     4.874    DDMTD_Array_inst/ddmtd_inst[8].DDMTD_i/clk_ref_BUFG
    SLICE_X36Y33         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[8].DDMTD_i/beat_edge_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     4.913 r  DDMTD_Array_inst/ddmtd_inst[8].DDMTD_i/beat_edge_reg/Q
                         net (fo=1, routed)           0.042     4.955    DDMTD_Array_inst/ddmtd_inst[8].DDMTD_i/beat_edge_reg_n_0
    SLICE_X36Y33         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[8].DDMTD_i/DATA_IN_SYNC_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     3.520 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.570    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.570 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     3.767    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     3.786 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=623, routed)         1.405     5.191    DDMTD_Array_inst/ddmtd_inst[8].DDMTD_i/clk_ref_BUFG
    SLICE_X36Y33         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[8].DDMTD_i/DATA_IN_SYNC_reg[31]/C  (IS_INVERTED)
                         clock pessimism             -0.311     4.880    
    SLICE_X36Y33         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     4.926    DDMTD_Array_inst/ddmtd_inst[8].DDMTD_i/DATA_IN_SYNC_reg[31]
  -------------------------------------------------------------------
                         required time                         -4.926    
                         arrival time                           4.955    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/write_en_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/write_en_sync_reg/D
                            (falling edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_REF_N fall@3.125ns - CLK_REF_N fall@3.125ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns = ( 5.184 - 3.125 ) 
    Source Clock Delay      (SCD):    1.741ns = ( 4.866 - 3.125 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Net Delay (Source):      1.238ns (routing 0.716ns, distribution 0.522ns)
  Clock Net Delay (Destination): 1.398ns (routing 0.798ns, distribution 0.600ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     3.415 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.455    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.455 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     3.611    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     3.628 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=623, routed)         1.238     4.866    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/clk_ref_BUFG
    SLICE_X35Y22         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/write_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     4.905 r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/write_en_reg/Q
                         net (fo=1, routed)           0.058     4.963    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/write_en_reg_n_0
    SLICE_X35Y22         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/write_en_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     3.520 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.570    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.570 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     3.767    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     3.786 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=623, routed)         1.398     5.184    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/clk_ref_BUFG
    SLICE_X35Y22         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/write_en_sync_reg/C  (IS_INVERTED)
                         clock pessimism             -0.303     4.881    
    SLICE_X35Y22         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     4.928    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/write_en_sync_reg
  -------------------------------------------------------------------
                         required time                         -4.928    
                         arrival time                           4.963    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/beat_edge_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/DATA_IN_SYNC_reg[31]/D
                            (falling edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_REF_N fall@3.125ns - CLK_REF_N fall@3.125ns)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.394%)  route 0.060ns (60.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns = ( 5.200 - 3.125 ) 
    Source Clock Delay      (SCD):    1.758ns = ( 4.883 - 3.125 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Net Delay (Source):      1.255ns (routing 0.716ns, distribution 0.539ns)
  Clock Net Delay (Destination): 1.414ns (routing 0.798ns, distribution 0.616ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     3.415 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.455    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.455 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     3.611    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     3.628 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=623, routed)         1.255     4.883    DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/clk_ref_BUFG
    SLICE_X36Y16         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/beat_edge_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     4.922 r  DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/beat_edge_reg/Q
                         net (fo=1, routed)           0.060     4.982    DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/beat_edge_reg_n_0
    SLICE_X36Y16         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/DATA_IN_SYNC_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     3.520 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.570    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.570 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     3.767    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     3.786 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=623, routed)         1.414     5.200    DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/clk_ref_BUFG
    SLICE_X36Y16         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/DATA_IN_SYNC_reg[31]/C  (IS_INVERTED)
                         clock pessimism             -0.311     4.889    
    SLICE_X36Y16         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     4.935    DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/DATA_IN_SYNC_reg[31]
  -------------------------------------------------------------------
                         required time                         -4.935    
                         arrival time                           4.982    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 beat_0_q1_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            beat_0_q1_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_REF_N rise@0.000ns - CLK_REF_N rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.052ns (50.980%)  route 0.050ns (49.020%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Net Delay (Source):      1.194ns (routing 0.716ns, distribution 0.478ns)
  Clock Net Delay (Destination): 1.347ns (routing 0.798ns, distribution 0.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     0.290 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.330    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.330 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.486    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.503 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=623, routed)         1.194     1.697    clk_ref_BUFG
    SLICE_X19Y18         FDRE                                         r  beat_0_q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y18         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.735 r  beat_0_q1_reg/Q
                         net (fo=26, routed)          0.029     1.764    beat_0_q1_reg_n_0
    SLICE_X19Y18         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.014     1.778 r  beat_0_q1_i_1/O
                         net (fo=1, routed)           0.021     1.799    beat_0_q1_i_1_n_0
    SLICE_X19Y18         FDRE                                         r  beat_0_q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.445    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.445 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     0.642    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.661 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=623, routed)         1.347     2.008    clk_ref_BUFG
    SLICE_X19Y18         FDRE                                         r  beat_0_q1_reg/C
                         clock pessimism             -0.305     1.703    
    SLICE_X19Y18         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     1.749    beat_0_q1_reg
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[23].DDMTD_i/temp_mem_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[23].DDMTD_i/temp_mem_reg/D
                            (falling edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_REF_N fall@3.125ns - CLK_REF_N fall@3.125ns)
  Data Path Delay:        0.103ns  (logic 0.061ns (59.223%)  route 0.042ns (40.777%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns = ( 5.115 - 3.125 ) 
    Source Clock Delay      (SCD):    1.681ns = ( 4.806 - 3.125 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Net Delay (Source):      1.178ns (routing 0.716ns, distribution 0.462ns)
  Clock Net Delay (Destination): 1.329ns (routing 0.798ns, distribution 0.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     3.415 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.455    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.455 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     3.611    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     3.628 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=623, routed)         1.178     4.806    DDMTD_Array_inst/ddmtd_inst[23].DDMTD_i/clk_ref_BUFG
    SLICE_X11Y11         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[23].DDMTD_i/temp_mem_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     4.845 r  DDMTD_Array_inst/ddmtd_inst[23].DDMTD_i/temp_mem_reg/Q
                         net (fo=2, routed)           0.026     4.871    DDMTD_Array_inst/ddmtd_inst[23].DDMTD_i/temp_mem_reg_n_0
    SLICE_X11Y11         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.022     4.893 r  DDMTD_Array_inst/ddmtd_inst[23].DDMTD_i/temp_mem_i_1__22/O
                         net (fo=1, routed)           0.016     4.909    DDMTD_Array_inst/ddmtd_inst[23].DDMTD_i/temp_mem_i_1__22_n_0
    SLICE_X11Y11         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[23].DDMTD_i/temp_mem_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     3.520 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.570    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.570 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     3.767    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     3.786 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=623, routed)         1.329     5.115    DDMTD_Array_inst/ddmtd_inst[23].DDMTD_i/clk_ref_BUFG
    SLICE_X11Y11         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[23].DDMTD_i/temp_mem_reg/C  (IS_INVERTED)
                         clock pessimism             -0.303     4.812    
    SLICE_X11Y11         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     4.858    DDMTD_Array_inst/ddmtd_inst[23].DDMTD_i/temp_mem_reg
  -------------------------------------------------------------------
                         required time                         -4.858    
                         arrival time                           4.909    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/temp_mem_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/temp_mem_reg/D
                            (falling edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_REF_N fall@3.125ns - CLK_REF_N fall@3.125ns)
  Data Path Delay:        0.104ns  (logic 0.062ns (59.615%)  route 0.042ns (40.385%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns = ( 5.115 - 3.125 ) 
    Source Clock Delay      (SCD):    1.681ns = ( 4.806 - 3.125 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Net Delay (Source):      1.178ns (routing 0.716ns, distribution 0.462ns)
  Clock Net Delay (Destination): 1.329ns (routing 0.798ns, distribution 0.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     3.415 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.455    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.455 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     3.611    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     3.628 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=623, routed)         1.178     4.806    DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/clk_ref_BUFG
    SLICE_X13Y22         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/temp_mem_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     4.845 r  DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/temp_mem_reg/Q
                         net (fo=2, routed)           0.025     4.870    DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/temp_mem_reg_n_0
    SLICE_X13Y22         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     4.893 r  DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/temp_mem_i_1__12/O
                         net (fo=1, routed)           0.017     4.910    DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/temp_mem_i_1__12_n_0
    SLICE_X13Y22         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/temp_mem_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     3.520 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.570    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.570 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     3.767    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     3.786 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=623, routed)         1.329     5.115    DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/clk_ref_BUFG
    SLICE_X13Y22         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/temp_mem_reg/C  (IS_INVERTED)
                         clock pessimism             -0.303     4.812    
    SLICE_X13Y22         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     4.858    DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/temp_mem_reg
  -------------------------------------------------------------------
                         required time                         -4.858    
                         arrival time                           4.910    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[14].DDMTD_i/temp_mem_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[14].DDMTD_i/temp_mem_reg/D
                            (falling edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_REF_N fall@3.125ns - CLK_REF_N fall@3.125ns)
  Data Path Delay:        0.104ns  (logic 0.062ns (59.615%)  route 0.042ns (40.385%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns = ( 5.140 - 3.125 ) 
    Source Clock Delay      (SCD):    1.703ns = ( 4.828 - 3.125 ) 
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Net Delay (Source):      1.200ns (routing 0.716ns, distribution 0.484ns)
  Clock Net Delay (Destination): 1.354ns (routing 0.798ns, distribution 0.556ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     3.415 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.455    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.455 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     3.611    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     3.628 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=623, routed)         1.200     4.828    DDMTD_Array_inst/ddmtd_inst[14].DDMTD_i/clk_ref_BUFG
    SLICE_X18Y6          FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[14].DDMTD_i/temp_mem_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y6          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     4.867 r  DDMTD_Array_inst/ddmtd_inst[14].DDMTD_i/temp_mem_reg/Q
                         net (fo=2, routed)           0.025     4.892    DDMTD_Array_inst/ddmtd_inst[14].DDMTD_i/temp_mem_reg_n_0
    SLICE_X18Y6          LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     4.915 r  DDMTD_Array_inst/ddmtd_inst[14].DDMTD_i/temp_mem_i_1__13/O
                         net (fo=1, routed)           0.017     4.932    DDMTD_Array_inst/ddmtd_inst[14].DDMTD_i/temp_mem_i_1__13_n_0
    SLICE_X18Y6          FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[14].DDMTD_i/temp_mem_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     3.520 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.570    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.570 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     3.767    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     3.786 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=623, routed)         1.354     5.140    DDMTD_Array_inst/ddmtd_inst[14].DDMTD_i/clk_ref_BUFG
    SLICE_X18Y6          FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[14].DDMTD_i/temp_mem_reg/C  (IS_INVERTED)
                         clock pessimism             -0.306     4.834    
    SLICE_X18Y6          FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     4.880    DDMTD_Array_inst/ddmtd_inst[14].DDMTD_i/temp_mem_reg
  -------------------------------------------------------------------
                         required time                         -4.880    
                         arrival time                           4.932    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[16].DDMTD_i/temp_mem_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[16].DDMTD_i/temp_mem_reg/D
                            (falling edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_REF_N fall@3.125ns - CLK_REF_N fall@3.125ns)
  Data Path Delay:        0.104ns  (logic 0.062ns (59.615%)  route 0.042ns (40.385%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns = ( 5.121 - 3.125 ) 
    Source Clock Delay      (SCD):    1.686ns = ( 4.811 - 3.125 ) 
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Net Delay (Source):      1.183ns (routing 0.716ns, distribution 0.467ns)
  Clock Net Delay (Destination): 1.335ns (routing 0.798ns, distribution 0.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     3.415 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.455    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.455 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     3.611    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     3.628 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=623, routed)         1.183     4.811    DDMTD_Array_inst/ddmtd_inst[16].DDMTD_i/clk_ref_BUFG
    SLICE_X13Y9          FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[16].DDMTD_i/temp_mem_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y9          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     4.850 r  DDMTD_Array_inst/ddmtd_inst[16].DDMTD_i/temp_mem_reg/Q
                         net (fo=2, routed)           0.025     4.875    DDMTD_Array_inst/ddmtd_inst[16].DDMTD_i/temp_mem_reg_n_0
    SLICE_X13Y9          LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     4.898 r  DDMTD_Array_inst/ddmtd_inst[16].DDMTD_i/temp_mem_i_1__15/O
                         net (fo=1, routed)           0.017     4.915    DDMTD_Array_inst/ddmtd_inst[16].DDMTD_i/temp_mem_i_1__15_n_0
    SLICE_X13Y9          FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[16].DDMTD_i/temp_mem_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     3.520 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.570    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.570 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     3.767    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     3.786 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=623, routed)         1.335     5.121    DDMTD_Array_inst/ddmtd_inst[16].DDMTD_i/clk_ref_BUFG
    SLICE_X13Y9          FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[16].DDMTD_i/temp_mem_reg/C  (IS_INVERTED)
                         clock pessimism             -0.304     4.817    
    SLICE_X13Y9          FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     4.863    DDMTD_Array_inst/ddmtd_inst[16].DDMTD_i/temp_mem_reg
  -------------------------------------------------------------------
                         required time                         -4.863    
                         arrival time                           4.915    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[17].DDMTD_i/temp_mem_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[17].DDMTD_i/temp_mem_reg/D
                            (falling edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_REF_N fall@3.125ns - CLK_REF_N fall@3.125ns)
  Data Path Delay:        0.104ns  (logic 0.062ns (59.615%)  route 0.042ns (40.385%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns = ( 5.121 - 3.125 ) 
    Source Clock Delay      (SCD):    1.686ns = ( 4.811 - 3.125 ) 
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Net Delay (Source):      1.183ns (routing 0.716ns, distribution 0.467ns)
  Clock Net Delay (Destination): 1.335ns (routing 0.798ns, distribution 0.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     3.415 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.455    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.455 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     3.611    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     3.628 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=623, routed)         1.183     4.811    DDMTD_Array_inst/ddmtd_inst[17].DDMTD_i/clk_ref_BUFG
    SLICE_X13Y18         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[17].DDMTD_i/temp_mem_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     4.850 r  DDMTD_Array_inst/ddmtd_inst[17].DDMTD_i/temp_mem_reg/Q
                         net (fo=2, routed)           0.025     4.875    DDMTD_Array_inst/ddmtd_inst[17].DDMTD_i/temp_mem_reg_n_0
    SLICE_X13Y18         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     4.898 r  DDMTD_Array_inst/ddmtd_inst[17].DDMTD_i/temp_mem_i_1__16/O
                         net (fo=1, routed)           0.017     4.915    DDMTD_Array_inst/ddmtd_inst[17].DDMTD_i/temp_mem_i_1__16_n_0
    SLICE_X13Y18         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[17].DDMTD_i/temp_mem_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     3.520 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.570    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.570 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     3.767    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     3.786 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=623, routed)         1.335     5.121    DDMTD_Array_inst/ddmtd_inst[17].DDMTD_i/clk_ref_BUFG
    SLICE_X13Y18         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[17].DDMTD_i/temp_mem_reg/C  (IS_INVERTED)
                         clock pessimism             -0.304     4.817    
    SLICE_X13Y18         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     4.863    DDMTD_Array_inst/ddmtd_inst[17].DDMTD_i/temp_mem_reg
  -------------------------------------------------------------------
                         required time                         -4.863    
                         arrival time                           4.915    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[18].DDMTD_i/temp_mem_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[18].DDMTD_i/temp_mem_reg/D
                            (falling edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_REF_N fall@3.125ns - CLK_REF_N fall@3.125ns)
  Data Path Delay:        0.104ns  (logic 0.062ns (59.615%)  route 0.042ns (40.385%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns = ( 5.138 - 3.125 ) 
    Source Clock Delay      (SCD):    1.701ns = ( 4.826 - 3.125 ) 
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Net Delay (Source):      1.198ns (routing 0.716ns, distribution 0.482ns)
  Clock Net Delay (Destination): 1.352ns (routing 0.798ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     3.415 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.455    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.455 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     3.611    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     3.628 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=623, routed)         1.198     4.826    DDMTD_Array_inst/ddmtd_inst[18].DDMTD_i/clk_ref_BUFG
    SLICE_X18Y13         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[18].DDMTD_i/temp_mem_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y13         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     4.865 r  DDMTD_Array_inst/ddmtd_inst[18].DDMTD_i/temp_mem_reg/Q
                         net (fo=2, routed)           0.025     4.890    DDMTD_Array_inst/ddmtd_inst[18].DDMTD_i/temp_mem_reg_n_0
    SLICE_X18Y13         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     4.913 r  DDMTD_Array_inst/ddmtd_inst[18].DDMTD_i/temp_mem_i_1__17/O
                         net (fo=1, routed)           0.017     4.930    DDMTD_Array_inst/ddmtd_inst[18].DDMTD_i/temp_mem_i_1__17_n_0
    SLICE_X18Y13         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[18].DDMTD_i/temp_mem_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     3.520 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.570    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.570 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     3.767    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     3.786 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=623, routed)         1.352     5.138    DDMTD_Array_inst/ddmtd_inst[18].DDMTD_i/clk_ref_BUFG
    SLICE_X18Y13         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[18].DDMTD_i/temp_mem_reg/C  (IS_INVERTED)
                         clock pessimism             -0.306     4.832    
    SLICE_X18Y13         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     4.878    DDMTD_Array_inst/ddmtd_inst[18].DDMTD_i/temp_mem_reg
  -------------------------------------------------------------------
                         required time                         -4.878    
                         arrival time                           4.930    
  -------------------------------------------------------------------
                         slack                                  0.052    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_REF_N
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { CLK_REF_P }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     FIFO36E2/WRCLK  n/a            1.550         6.250       4.700      RAMB36_X0Y2  DDMTD_Array_inst/ddmtd_inst[22].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
Min Period        n/a     FIFO36E2/WRCLK  n/a            1.550         6.250       4.700      RAMB36_X1Y3  DDMTD_Array_inst/ddmtd_inst[23].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
Min Period        n/a     FIFO36E2/WRCLK  n/a            1.550         6.250       4.700      RAMB36_X2Y6  DDMTD_Array_inst/ddmtd_inst[2].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
Min Period        n/a     FIFO36E2/WRCLK  n/a            1.550         6.250       4.700      RAMB36_X4Y3  DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
Min Period        n/a     FIFO36E2/WRCLK  n/a            1.550         6.250       4.700      RAMB36_X3Y6  DDMTD_Array_inst/ddmtd_inst[4].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
Min Period        n/a     FIFO36E2/WRCLK  n/a            1.550         6.250       4.700      RAMB36_X3Y3  DDMTD_Array_inst/ddmtd_inst[5].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
Min Period        n/a     FIFO36E2/WRCLK  n/a            1.550         6.250       4.700      RAMB36_X3Y7  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
Min Period        n/a     FIFO36E2/WRCLK  n/a            1.550         6.250       4.700      RAMB36_X2Y4  DDMTD_Array_inst/ddmtd_inst[6].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
Min Period        n/a     FIFO36E2/WRCLK  n/a            1.550         6.250       4.700      RAMB36_X2Y5  DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
Min Period        n/a     FIFO36E2/WRCLK  n/a            1.550         6.250       4.700      RAMB36_X4Y7  DDMTD_Array_inst/ddmtd_inst[7].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
Low Pulse Width   Fast    FIFO36E2/WRCLK  n/a            0.543         3.125       2.582      RAMB36_X0Y2  DDMTD_Array_inst/ddmtd_inst[22].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
Low Pulse Width   Fast    FIFO36E2/WRCLK  n/a            0.543         3.125       2.582      RAMB36_X4Y3  DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
Low Pulse Width   Fast    FIFO36E2/WRCLK  n/a            0.543         3.125       2.582      RAMB36_X3Y3  DDMTD_Array_inst/ddmtd_inst[5].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
Low Pulse Width   Fast    FIFO36E2/WRCLK  n/a            0.543         3.125       2.582      RAMB36_X4Y7  DDMTD_Array_inst/ddmtd_inst[7].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
Low Pulse Width   Fast    FIFO36E2/WRCLK  n/a            0.543         3.125       2.582      RAMB36_X3Y4  DDMTD_Array_inst/ddmtd_inst[11].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
Low Pulse Width   Fast    FIFO36E2/WRCLK  n/a            0.543         3.125       2.582      RAMB36_X1Y2  DDMTD_Array_inst/ddmtd_inst[16].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
Low Pulse Width   Fast    FIFO36E2/WRCLK  n/a            0.543         3.125       2.582      RAMB36_X4Y4  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
Low Pulse Width   Slow    FIFO36E2/WRCLK  n/a            0.543         3.125       2.582      RAMB36_X0Y2  DDMTD_Array_inst/ddmtd_inst[22].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
Low Pulse Width   Fast    FIFO36E2/WRCLK  n/a            0.543         3.125       2.582      RAMB36_X1Y3  DDMTD_Array_inst/ddmtd_inst[23].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
Low Pulse Width   Fast    FIFO36E2/WRCLK  n/a            0.543         3.125       2.582      RAMB36_X2Y6  DDMTD_Array_inst/ddmtd_inst[2].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
High Pulse Width  Slow    FIFO36E2/WRCLK  n/a            0.543         3.125       2.582      RAMB36_X3Y3  DDMTD_Array_inst/ddmtd_inst[5].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
High Pulse Width  Slow    FIFO36E2/WRCLK  n/a            0.543         3.125       2.582      RAMB36_X3Y7  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
High Pulse Width  Slow    FIFO36E2/WRCLK  n/a            0.543         3.125       2.582      RAMB36_X2Y5  DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
High Pulse Width  Slow    FIFO36E2/WRCLK  n/a            0.543         3.125       2.582      RAMB36_X4Y5  DDMTD_Array_inst/ddmtd_inst[9].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
High Pulse Width  Slow    FIFO36E2/WRCLK  n/a            0.543         3.125       2.582      RAMB36_X2Y0  DDMTD_Array_inst/ddmtd_inst[14].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
High Pulse Width  Slow    FIFO36E2/WRCLK  n/a            0.543         3.125       2.582      RAMB36_X2Y1  DDMTD_Array_inst/ddmtd_inst[15].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
High Pulse Width  Slow    FIFO36E2/WRCLK  n/a            0.543         3.125       2.582      RAMB36_X1Y2  DDMTD_Array_inst/ddmtd_inst[16].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
High Pulse Width  Slow    FIFO36E2/WRCLK  n/a            0.543         3.125       2.582      RAMB36_X1Y4  DDMTD_Array_inst/ddmtd_inst[17].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
High Pulse Width  Slow    FIFO36E2/WRCLK  n/a            0.543         3.125       2.582      RAMB36_X0Y3  DDMTD_Array_inst/ddmtd_inst[21].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
High Pulse Width  Slow    FIFO36E2/WRCLK  n/a            0.543         3.125       2.582      RAMB36_X0Y2  DDMTD_Array_inst/ddmtd_inst[22].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        0.775ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.625ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.775ns  (required time - arrival time)
  Source:                 desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            WORDS_TO_SEND_reg[21]/D
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 fall@3.125ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.748ns  (logic 0.981ns (56.121%)  route 0.767ns (43.879%))
  Logic Levels:           0  
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.006 - 3.125 ) 
    Source Clock Delay      (SCD):    2.285ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.078ns (routing 0.814ns, distribution 1.264ns)
  Clock Net Delay (Destination): 1.714ns (routing 0.736ns, distribution 0.978ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       2.078     2.285    desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y12         RAMB36E2                                     r  desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[5])
                                                      0.981     3.266 r  desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/DOUTBDOUT[5]
                         net (fo=1, routed)           0.767     4.033    BRAM_PORTB_0_dout[21]
    SLICE_X15Y39         FDRE                                         r  WORDS_TO_SEND_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.265    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.292 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.714     5.006    CLK
    SLICE_X15Y39         FDRE                                         r  WORDS_TO_SEND_reg[21]/C  (IS_INVERTED)
                         clock pessimism              0.122     5.128    
                         clock uncertainty           -0.347     4.781    
    SLICE_X15Y39         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     4.808    WORDS_TO_SEND_reg[21]
  -------------------------------------------------------------------
                         required time                          4.808    
                         arrival time                          -4.033    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.786ns  (required time - arrival time)
  Source:                 desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            WORDS_TO_SEND_reg[29]/D
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 fall@3.125ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.743ns  (logic 0.960ns (55.077%)  route 0.783ns (44.923%))
  Logic Levels:           0  
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.887ns = ( 5.012 - 3.125 ) 
    Source Clock Delay      (SCD):    2.285ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.078ns (routing 0.814ns, distribution 1.264ns)
  Clock Net Delay (Destination): 1.720ns (routing 0.736ns, distribution 0.984ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       2.078     2.285    desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y12         RAMB36E2                                     r  desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[13])
                                                      0.960     3.245 r  desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/DOUTBDOUT[13]
                         net (fo=1, routed)           0.783     4.028    BRAM_PORTB_0_dout[29]
    SLICE_X17Y38         FDRE                                         r  WORDS_TO_SEND_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.265    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.292 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.720     5.012    CLK
    SLICE_X17Y38         FDRE                                         r  WORDS_TO_SEND_reg[29]/C  (IS_INVERTED)
                         clock pessimism              0.122     5.134    
                         clock uncertainty           -0.347     4.787    
    SLICE_X17Y38         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027     4.814    WORDS_TO_SEND_reg[29]
  -------------------------------------------------------------------
                         required time                          4.814    
                         arrival time                          -4.028    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.795ns  (required time - arrival time)
  Source:                 desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            WORDS_TO_SEND_reg[17]/D
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 fall@3.125ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.728ns  (logic 1.001ns (57.928%)  route 0.727ns (42.072%))
  Logic Levels:           0  
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.006 - 3.125 ) 
    Source Clock Delay      (SCD):    2.285ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.078ns (routing 0.814ns, distribution 1.264ns)
  Clock Net Delay (Destination): 1.714ns (routing 0.736ns, distribution 0.978ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       2.078     2.285    desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y12         RAMB36E2                                     r  desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[1])
                                                      1.001     3.286 r  desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/DOUTBDOUT[1]
                         net (fo=1, routed)           0.727     4.013    BRAM_PORTB_0_dout[17]
    SLICE_X15Y39         FDRE                                         r  WORDS_TO_SEND_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.265    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.292 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.714     5.006    CLK
    SLICE_X15Y39         FDRE                                         r  WORDS_TO_SEND_reg[17]/C  (IS_INVERTED)
                         clock pessimism              0.122     5.128    
                         clock uncertainty           -0.347     4.781    
    SLICE_X15Y39         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027     4.808    WORDS_TO_SEND_reg[17]
  -------------------------------------------------------------------
                         required time                          4.808    
                         arrival time                          -4.013    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             0.801ns  (required time - arrival time)
  Source:                 desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            WORDS_TO_SEND_reg[20]/D
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 fall@3.125ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.722ns  (logic 0.974ns (56.562%)  route 0.748ns (43.438%))
  Logic Levels:           0  
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.006 - 3.125 ) 
    Source Clock Delay      (SCD):    2.285ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.078ns (routing 0.814ns, distribution 1.264ns)
  Clock Net Delay (Destination): 1.714ns (routing 0.736ns, distribution 0.978ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       2.078     2.285    desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y12         RAMB36E2                                     r  desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[4])
                                                      0.974     3.259 r  desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/DOUTBDOUT[4]
                         net (fo=1, routed)           0.748     4.007    BRAM_PORTB_0_dout[20]
    SLICE_X15Y39         FDRE                                         r  WORDS_TO_SEND_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.265    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.292 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.714     5.006    CLK
    SLICE_X15Y39         FDRE                                         r  WORDS_TO_SEND_reg[20]/C  (IS_INVERTED)
                         clock pessimism              0.122     5.128    
                         clock uncertainty           -0.347     4.781    
    SLICE_X15Y39         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     4.808    WORDS_TO_SEND_reg[20]
  -------------------------------------------------------------------
                         required time                          4.808    
                         arrival time                          -4.007    
  -------------------------------------------------------------------
                         slack                                  0.801    

Slack (MET) :             0.816ns  (required time - arrival time)
  Source:                 we_byte_sync_reg[26]/C
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 rise@6.250ns - clk_pl_0 fall@3.125ns)
  Data Path Delay:        1.466ns  (logic 0.197ns (13.438%)  route 1.269ns (86.562%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.905ns = ( 8.155 - 6.250 ) 
    Source Clock Delay      (SCD):    2.162ns = ( 5.287 - 3.125 ) 
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.955ns (routing 0.814ns, distribution 1.141ns)
  Clock Net Delay (Destination): 1.738ns (routing 0.736ns, distribution 1.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     3.303    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     3.332 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.955     5.287    CLK
    SLICE_X15Y46         FDRE                                         r  we_byte_sync_reg[26]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     5.385 r  we_byte_sync_reg[26]/Q
                         net (fo=9, routed)           0.569     5.954    desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/web[0]
    SLICE_X12Y61         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     6.053 r  desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_19/O
                         net (fo=1, routed)           0.700     6.753    desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_10
    RAMB36_X2Y13         RAMB36E2                                     r  desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.250     6.250 r  
    PS8_X0Y0             PS8                          0.000     6.250 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.390    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.417 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.738     8.155    desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y13         RAMB36E2                                     r  desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.122     8.277    
                         clock uncertainty           -0.347     7.930    
    RAMB36_X2Y13         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.361     7.569    desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.569    
                         arrival time                          -6.753    
  -------------------------------------------------------------------
                         slack                                  0.816    

Slack (MET) :             0.821ns  (required time - arrival time)
  Source:                 desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            WORDS_TO_SEND_reg[16]/D
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 fall@3.125ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.702ns  (logic 1.050ns (61.692%)  route 0.652ns (38.308%))
  Logic Levels:           0  
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.006 - 3.125 ) 
    Source Clock Delay      (SCD):    2.285ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.078ns (routing 0.814ns, distribution 1.264ns)
  Clock Net Delay (Destination): 1.714ns (routing 0.736ns, distribution 0.978ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       2.078     2.285    desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y12         RAMB36E2                                     r  desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      1.050     3.335 r  desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/DOUTBDOUT[0]
                         net (fo=1, routed)           0.652     3.987    BRAM_PORTB_0_dout[16]
    SLICE_X15Y39         FDRE                                         r  WORDS_TO_SEND_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.265    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.292 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.714     5.006    CLK
    SLICE_X15Y39         FDRE                                         r  WORDS_TO_SEND_reg[16]/C  (IS_INVERTED)
                         clock pessimism              0.122     5.128    
                         clock uncertainty           -0.347     4.781    
    SLICE_X15Y39         FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.027     4.808    WORDS_TO_SEND_reg[16]
  -------------------------------------------------------------------
                         required time                          4.808    
                         arrival time                          -3.987    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.838ns  (required time - arrival time)
  Source:                 desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            WORDS_TO_SEND_reg[19]/D
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 fall@3.125ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.685ns  (logic 0.990ns (58.754%)  route 0.695ns (41.246%))
  Logic Levels:           0  
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.006 - 3.125 ) 
    Source Clock Delay      (SCD):    2.285ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.078ns (routing 0.814ns, distribution 1.264ns)
  Clock Net Delay (Destination): 1.714ns (routing 0.736ns, distribution 0.978ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       2.078     2.285    desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y12         RAMB36E2                                     r  desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[3])
                                                      0.990     3.275 r  desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/DOUTBDOUT[3]
                         net (fo=1, routed)           0.695     3.970    BRAM_PORTB_0_dout[19]
    SLICE_X15Y39         FDRE                                         r  WORDS_TO_SEND_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.265    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.292 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.714     5.006    CLK
    SLICE_X15Y39         FDRE                                         r  WORDS_TO_SEND_reg[19]/C  (IS_INVERTED)
                         clock pessimism              0.122     5.128    
                         clock uncertainty           -0.347     4.781    
    SLICE_X15Y39         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     4.808    WORDS_TO_SEND_reg[19]
  -------------------------------------------------------------------
                         required time                          4.808    
                         arrival time                          -3.970    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.847ns  (required time - arrival time)
  Source:                 desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            WORDS_TO_SEND_reg[25]/D
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 fall@3.125ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.688ns  (logic 0.964ns (57.109%)  route 0.724ns (42.891%))
  Logic Levels:           0  
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.893ns = ( 5.018 - 3.125 ) 
    Source Clock Delay      (SCD):    2.285ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.078ns (routing 0.814ns, distribution 1.264ns)
  Clock Net Delay (Destination): 1.726ns (routing 0.736ns, distribution 0.990ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       2.078     2.285    desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y12         RAMB36E2                                     r  desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[9])
                                                      0.964     3.249 r  desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/DOUTBDOUT[9]
                         net (fo=1, routed)           0.724     3.973    BRAM_PORTB_0_dout[25]
    SLICE_X16Y39         FDRE                                         r  WORDS_TO_SEND_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.265    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.292 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.726     5.018    CLK
    SLICE_X16Y39         FDRE                                         r  WORDS_TO_SEND_reg[25]/C  (IS_INVERTED)
                         clock pessimism              0.122     5.140    
                         clock uncertainty           -0.347     4.793    
    SLICE_X16Y39         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.027     4.820    WORDS_TO_SEND_reg[25]
  -------------------------------------------------------------------
                         required time                          4.820    
                         arrival time                          -3.973    
  -------------------------------------------------------------------
                         slack                                  0.847    

Slack (MET) :             0.851ns  (required time - arrival time)
  Source:                 desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            WORDS_TO_SEND_reg[27]/D
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 fall@3.125ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.684ns  (logic 0.963ns (57.185%)  route 0.721ns (42.815%))
  Logic Levels:           0  
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.893ns = ( 5.018 - 3.125 ) 
    Source Clock Delay      (SCD):    2.285ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.078ns (routing 0.814ns, distribution 1.264ns)
  Clock Net Delay (Destination): 1.726ns (routing 0.736ns, distribution 0.990ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       2.078     2.285    desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y12         RAMB36E2                                     r  desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[11])
                                                      0.963     3.248 r  desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/DOUTBDOUT[11]
                         net (fo=1, routed)           0.721     3.969    BRAM_PORTB_0_dout[27]
    SLICE_X16Y39         FDRE                                         r  WORDS_TO_SEND_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.265    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.292 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.726     5.018    CLK
    SLICE_X16Y39         FDRE                                         r  WORDS_TO_SEND_reg[27]/C  (IS_INVERTED)
                         clock pessimism              0.122     5.140    
                         clock uncertainty           -0.347     4.793    
    SLICE_X16Y39         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.027     4.820    WORDS_TO_SEND_reg[27]
  -------------------------------------------------------------------
                         required time                          4.820    
                         arrival time                          -3.969    
  -------------------------------------------------------------------
                         slack                                  0.851    

Slack (MET) :             0.861ns  (required time - arrival time)
  Source:                 desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            WORDS_TO_SEND_reg[26]/D
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 fall@3.125ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.668ns  (logic 0.955ns (57.254%)  route 0.713ns (42.746%))
  Logic Levels:           0  
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.887ns = ( 5.012 - 3.125 ) 
    Source Clock Delay      (SCD):    2.285ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.078ns (routing 0.814ns, distribution 1.264ns)
  Clock Net Delay (Destination): 1.720ns (routing 0.736ns, distribution 0.984ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       2.078     2.285    desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y12         RAMB36E2                                     r  desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[10])
                                                      0.955     3.240 r  desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/DOUTBDOUT[10]
                         net (fo=1, routed)           0.713     3.953    BRAM_PORTB_0_dout[26]
    SLICE_X17Y38         FDRE                                         r  WORDS_TO_SEND_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.265    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.292 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.720     5.012    CLK
    SLICE_X17Y38         FDRE                                         r  WORDS_TO_SEND_reg[26]/C  (IS_INVERTED)
                         clock pessimism              0.122     5.134    
                         clock uncertainty           -0.347     4.787    
    SLICE_X17Y38         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     4.814    WORDS_TO_SEND_reg[26]
  -------------------------------------------------------------------
                         required time                          4.814    
                         arrival time                          -3.953    
  -------------------------------------------------------------------
                         slack                                  0.861    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[bytes][0][userdata][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.072ns (30.901%)  route 0.161ns (69.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.186ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Net Delay (Source):      1.704ns (routing 0.736ns, distribution 0.968ns)
  Clock Net Delay (Destination): 1.979ns (routing 0.814ns, distribution 1.165ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.704     1.871    desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X18Y76         FDRE                                         r  desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[bytes][0][userdata][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y76         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.072     1.943 r  desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[bytes][0][userdata][7]/Q
                         net (fo=1, routed)           0.161     2.104    desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/DIA0
    SLICE_X19Y76         RAMD32                                       r  desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.979     2.186    desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/WCLK
    SLICE_X19Y76         RAMD32                                       r  desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/RAMA/CLK
                         clock pessimism             -0.171     2.015    
    SLICE_X19Y76         RAMD32 (Hold_A5LUT_SLICEM_CLK_I)
                                                      0.079     2.094    desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/RAMA
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[255].axi_rdata_int_reg[255]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            desing_ins/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/skid_buffer_reg[1314]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.073ns (40.331%)  route 0.108ns (59.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.146ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Net Delay (Source):      1.692ns (routing 0.736ns, distribution 0.956ns)
  Clock Net Delay (Destination): 1.939ns (routing 0.814ns, distribution 1.125ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.692     1.859    desing_ins/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X21Y77         FDRE                                         r  desing_ins/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[255].axi_rdata_int_reg[255]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y77         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.073     1.932 r  desing_ins/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[255].axi_rdata_int_reg[255]/Q
                         net (fo=2, routed)           0.108     2.040    desing_ins/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/D[258]
    SLICE_X23Y75         FDRE                                         r  desing_ins/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/skid_buffer_reg[1314]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.939     2.146    desing_ins/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/aclk
    SLICE_X23Y75         FDRE                                         r  desing_ins/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/skid_buffer_reg[1314]/C
                         clock pessimism             -0.171     1.975    
    SLICE_X23Y75         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.055     2.030    desing_ins/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/skid_buffer_reg[1314]
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/r_reg/m_vector_i_reg[1117]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            desing_ins/design_1_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAME_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.071ns (29.707%)  route 0.168ns (70.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.261ns
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Net Delay (Source):      1.758ns (routing 0.736ns, distribution 1.022ns)
  Clock Net Delay (Destination): 2.054ns (routing 0.814ns, distribution 1.240ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.758     1.925    desing_ins/design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/r_reg/aclk
    SLICE_X5Y64          FDRE                                         r  desing_ins/design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/r_reg/m_vector_i_reg[1117]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.071     1.996 r  desing_ins/design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/r_reg/m_vector_i_reg[1117]/Q
                         net (fo=1, routed)           0.168     2.164    desing_ins/design_1_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/DIE1
    SLICE_X9Y63          RAMD32                                       r  desing_ins/design_1_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAME_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       2.054     2.261    desing_ins/design_1_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/WCLK
    SLICE_X9Y63          RAMD32                                       r  desing_ins/design_1_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAME_D1/CLK
                         clock pessimism             -0.170     2.091    
    SLICE_X9Y63          RAMD32 (Hold_E6LUT_SLICEM_CLK_I)
                                                      0.063     2.154    desing_ins/design_1_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAME_D1
  -------------------------------------------------------------------
                         required time                         -2.154    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[97].axi_rdata_int_reg[97]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            desing_ins/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/skid_buffer_reg[1156]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.071ns (31.982%)  route 0.151ns (68.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Net Delay (Source):      1.713ns (routing 0.736ns, distribution 0.977ns)
  Clock Net Delay (Destination): 1.954ns (routing 0.814ns, distribution 1.140ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.713     1.880    desing_ins/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X23Y59         FDRE                                         r  desing_ins/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[97].axi_rdata_int_reg[97]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y59         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.071     1.951 r  desing_ins/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[97].axi_rdata_int_reg[97]/Q
                         net (fo=2, routed)           0.151     2.102    desing_ins/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/D[100]
    SLICE_X25Y60         FDRE                                         r  desing_ins/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/skid_buffer_reg[1156]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.954     2.161    desing_ins/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/aclk
    SLICE_X25Y60         FDRE                                         r  desing_ins/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/skid_buffer_reg[1156]/C
                         clock pessimism             -0.122     2.039    
    SLICE_X25Y60         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.053     2.092    desing_ins/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/skid_buffer_reg[1156]
  -------------------------------------------------------------------
                         required time                         -2.092    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            desing_ins/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/read_offset_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.097ns (51.323%)  route 0.092ns (48.677%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Net Delay (Source):      1.741ns (routing 0.736ns, distribution 1.005ns)
  Clock Net Delay (Destination): 2.001ns (routing 0.814ns, distribution 1.187ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.741     1.908    desing_ins/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/aclk
    SLICE_X15Y141        FDRE                                         r  desing_ins/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y141        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.070     1.978 r  desing_ins/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg_reg[8]/Q
                         net (fo=6, routed)           0.067     2.045    desing_ins/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/cmd_offset_q[0]
    SLICE_X17Y140        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.027     2.072 r  desing_ins/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/read_offset[0]_i_1__3/O
                         net (fo=1, routed)           0.025     2.097    desing_ins/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo_n_12
    SLICE_X17Y140        FDRE                                         r  desing_ins/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/read_offset_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       2.001     2.208    desing_ins/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/aclk
    SLICE_X17Y140        FDRE                                         r  desing_ins/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/read_offset_reg[0]/C
                         clock pessimism             -0.175     2.033    
    SLICE_X17Y140        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.053     2.086    desing_ins/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/read_offset_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.086    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[47].axi_rdata_int_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            desing_ins/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/skid_buffer_reg[1106]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.071ns (31.004%)  route 0.158ns (68.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Net Delay (Source):      1.707ns (routing 0.736ns, distribution 0.971ns)
  Clock Net Delay (Destination): 1.954ns (routing 0.814ns, distribution 1.140ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.707     1.874    desing_ins/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X28Y59         FDRE                                         r  desing_ins/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[47].axi_rdata_int_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y59         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.071     1.945 r  desing_ins/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[47].axi_rdata_int_reg[47]/Q
                         net (fo=2, routed)           0.158     2.103    desing_ins/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/D[50]
    SLICE_X25Y60         FDRE                                         r  desing_ins/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/skid_buffer_reg[1106]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.954     2.161    desing_ins/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/aclk
    SLICE_X25Y60         FDRE                                         r  desing_ins/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/skid_buffer_reg[1106]/C
                         clock pessimism             -0.122     2.039    
    SLICE_X25Y60         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.053     2.092    desing_ins/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/skid_buffer_reg[1106]
  -------------------------------------------------------------------
                         required time                         -2.092    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/r_reg/m_vector_i_reg[1184]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            desing_ins/design_1_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMD_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.073ns (29.317%)  route 0.176ns (70.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns
    Source Clock Delay      (SCD):    1.914ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Net Delay (Source):      1.747ns (routing 0.736ns, distribution 1.011ns)
  Clock Net Delay (Destination): 2.053ns (routing 0.814ns, distribution 1.239ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.747     1.914    desing_ins/design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/r_reg/aclk
    SLICE_X6Y69          FDRE                                         r  desing_ins/design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/r_reg/m_vector_i_reg[1184]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.073     1.987 r  desing_ins/design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/r_reg/m_vector_i_reg[1184]/Q
                         net (fo=1, routed)           0.176     2.163    desing_ins/design_1_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/DID1
    SLICE_X9Y68          RAMD32                                       r  desing_ins/design_1_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMD_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       2.053     2.260    desing_ins/design_1_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/WCLK
    SLICE_X9Y68          RAMD32                                       r  desing_ins/design_1_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMD_D1/CLK
                         clock pessimism             -0.170     2.090    
    SLICE_X9Y68          RAMD32 (Hold_D6LUT_SLICEM_CLK_I)
                                                      0.062     2.152    desing_ins/design_1_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.152    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/m_vector_i_reg[1145]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            desing_ins/design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAME_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.073ns (31.466%)  route 0.159ns (68.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Net Delay (Source):      1.697ns (routing 0.736ns, distribution 0.961ns)
  Clock Net Delay (Destination): 1.985ns (routing 0.814ns, distribution 1.171ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.697     1.864    desing_ins/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/aclk
    SLICE_X22Y61         FDRE                                         r  desing_ins/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/m_vector_i_reg[1145]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y61         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.073     1.937 r  desing_ins/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/m_vector_i_reg[1145]/Q
                         net (fo=1, routed)           0.159     2.096    desing_ins/design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/DIE1
    SLICE_X19Y62         RAMD32                                       r  desing_ins/design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAME_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.985     2.192    desing_ins/design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/WCLK
    SLICE_X19Y62         RAMD32                                       r  desing_ins/design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAME_D1/CLK
                         clock pessimism             -0.171     2.021    
    SLICE_X19Y62         RAMD32 (Hold_E6LUT_SLICEM_CLK_I)
                                                      0.063     2.084    desing_ins/design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAME_D1
  -------------------------------------------------------------------
                         required time                         -2.084    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/r_reg/m_vector_i_reg[1161]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            desing_ins/design_1_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMF_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.072ns (28.685%)  route 0.179ns (71.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.261ns
    Source Clock Delay      (SCD):    1.915ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Net Delay (Source):      1.748ns (routing 0.736ns, distribution 1.012ns)
  Clock Net Delay (Destination): 2.054ns (routing 0.814ns, distribution 1.240ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.748     1.915    desing_ins/design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/r_reg/aclk
    SLICE_X7Y63          FDRE                                         r  desing_ins/design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/r_reg/m_vector_i_reg[1161]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.072     1.987 r  desing_ins/design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/r_reg/m_vector_i_reg[1161]/Q
                         net (fo=1, routed)           0.179     2.166    desing_ins/design_1_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/DIF1
    SLICE_X9Y64          RAMD32                                       r  desing_ins/design_1_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMF_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       2.054     2.261    desing_ins/design_1_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/WCLK
    SLICE_X9Y64          RAMD32                                       r  desing_ins/design_1_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMF_D1/CLK
                         clock pessimism             -0.170     2.091    
    SLICE_X9Y64          RAMD32 (Hold_F6LUT_SLICEM_CLK_I)
                                                      0.063     2.154    desing_ins/design_1_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMF_D1
  -------------------------------------------------------------------
                         required time                         -2.154    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1290]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            desing_ins/design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.073ns (33.486%)  route 0.145ns (66.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Net Delay (Source):      1.743ns (routing 0.736ns, distribution 1.007ns)
  Clock Net Delay (Destination): 2.018ns (routing 0.814ns, distribution 1.204ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.743     1.910    desing_ins/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/aclk
    SLICE_X11Y70         FDRE                                         r  desing_ins/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1290]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y70         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.073     1.983 r  desing_ins/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1290]/Q
                         net (fo=1, routed)           0.145     2.128    desing_ins/design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/DIA1
    SLICE_X14Y71         RAMD32                                       r  desing_ins/design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       2.018     2.225    desing_ins/design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/WCLK
    SLICE_X14Y71         RAMD32                                       r  desing_ins/design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMA_D1/CLK
                         clock pessimism             -0.170     2.055    
    SLICE_X14Y71         RAMD32 (Hold_A6LUT_SLICEM_CLK_I)
                                                      0.061     2.116    desing_ins/design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.116    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.012    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP2ACLK     n/a            3.000         6.250       3.250      PS8_X0Y0      desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         6.250       4.700      RAMB36_X3Y8   desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.550         6.250       4.700      RAMB36_X3Y8   desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         6.250       4.700      RAMB36_X0Y13  desing_ins/design_1_i/axi_bram_ctrl_0_bram2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.550         6.250       4.700      RAMB36_X0Y13  desing_ins/design_1_i/axi_bram_ctrl_0_bram2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     FIFO36E2/RDCLK      n/a            1.550         6.250       4.700      RAMB36_X0Y2   DDMTD_Array_inst/ddmtd_inst[22].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         6.250       4.700      RAMB36_X3Y15  desing_ins/design_1_i/axi_bram_ctrl_0_bram1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.550         6.250       4.700      RAMB36_X3Y15  desing_ins/design_1_i/axi_bram_ctrl_0_bram1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         6.250       4.700      RAMB36_X0Y14  desing_ins/design_1_i/axi_bram_ctrl_0_bram2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.550         6.250       4.700      RAMB36_X0Y14  desing_ins/design_1_i/axi_bram_ctrl_0_bram2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK     n/a            1.500         3.125       1.625      PS8_X0Y0      desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK     n/a            1.500         3.125       1.625      PS8_X0Y0      desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.573         3.125       2.552      SLICE_X31Y51  desing_ins/design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMC_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.573         3.125       2.552      SLICE_X31Y51  desing_ins/design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMD/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.573         3.125       2.552      SLICE_X31Y51  desing_ins/design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.573         3.125       2.552      SLICE_X31Y51  desing_ins/design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.573         3.125       2.552      SLICE_X31Y51  desing_ins/design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAME_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.573         3.125       2.552      SLICE_X31Y51  desing_ins/design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMF/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.573         3.125       2.552      SLICE_X31Y51  desing_ins/design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMF_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.573         3.125       2.552      SLICE_X31Y51  desing_ins/design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMG/CLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK     n/a            1.500         3.125       1.625      PS8_X0Y0      desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK     n/a            1.500         3.125       1.625      PS8_X0Y0      desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.573         3.125       2.552      SLICE_X31Y51  desing_ins/design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.573         3.125       2.552      SLICE_X31Y51  desing_ins/design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMD/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.573         3.125       2.552      SLICE_X31Y51  desing_ins/design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.573         3.125       2.552      SLICE_X31Y51  desing_ins/design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAME/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.573         3.125       2.552      SLICE_X31Y51  desing_ins/design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAME_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.573         3.125       2.552      SLICE_X31Y51  desing_ins/design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMF/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.573         3.125       2.552      SLICE_X31Y51  desing_ins/design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMF_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.573         3.125       2.552      SLICE_X31Y51  desing_ins/design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMG/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  CLK_REF_N

Setup :            0  Failing Endpoints,  Worst Slack        3.467ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.272ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.467ns  (required time - arrival time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            reset_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (CLK_REF_N rise@6.250ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.338ns  (logic 0.212ns (6.351%)  route 3.126ns (93.649%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.993ns = ( 9.243 - 6.250 ) 
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.011ns (routing 0.814ns, distribution 1.197ns)
  Clock Net Delay (Destination): 2.057ns (routing 1.272ns, distribution 0.785ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       2.011     2.218    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y50         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.317 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           2.129     4.446    desing_ins/GPIO[0]
    SLICE_X17Y34         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.113     4.559 r  desing_ins/reset_counter[31]_i_1/O
                         net (fo=32, routed)          0.997     5.556    desing_ins_n_36
    SLICE_X18Y34         FDRE                                         r  reset_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     6.820 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.860    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.860 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     7.162    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.186 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=623, routed)         2.057     9.243    clk_ref_BUFG
    SLICE_X18Y34         FDRE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.000     9.243    
                         clock uncertainty           -0.147     9.095    
    SLICE_X18Y34         FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.072     9.023    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          9.023    
                         arrival time                          -5.556    
  -------------------------------------------------------------------
                         slack                                  3.467    

Slack (MET) :             3.467ns  (required time - arrival time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            reset_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (CLK_REF_N rise@6.250ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.338ns  (logic 0.212ns (6.351%)  route 3.126ns (93.649%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.993ns = ( 9.243 - 6.250 ) 
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.011ns (routing 0.814ns, distribution 1.197ns)
  Clock Net Delay (Destination): 2.057ns (routing 1.272ns, distribution 0.785ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       2.011     2.218    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y50         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.317 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           2.129     4.446    desing_ins/GPIO[0]
    SLICE_X17Y34         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.113     4.559 r  desing_ins/reset_counter[31]_i_1/O
                         net (fo=32, routed)          0.997     5.556    desing_ins_n_36
    SLICE_X18Y34         FDRE                                         r  reset_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     6.820 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.860    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.860 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     7.162    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.186 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=623, routed)         2.057     9.243    clk_ref_BUFG
    SLICE_X18Y34         FDRE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.000     9.243    
                         clock uncertainty           -0.147     9.095    
    SLICE_X18Y34         FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.072     9.023    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          9.023    
                         arrival time                          -5.556    
  -------------------------------------------------------------------
                         slack                                  3.467    

Slack (MET) :             3.467ns  (required time - arrival time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            reset_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (CLK_REF_N rise@6.250ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.338ns  (logic 0.212ns (6.351%)  route 3.126ns (93.649%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.993ns = ( 9.243 - 6.250 ) 
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.011ns (routing 0.814ns, distribution 1.197ns)
  Clock Net Delay (Destination): 2.057ns (routing 1.272ns, distribution 0.785ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       2.011     2.218    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y50         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.317 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           2.129     4.446    desing_ins/GPIO[0]
    SLICE_X17Y34         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.113     4.559 r  desing_ins/reset_counter[31]_i_1/O
                         net (fo=32, routed)          0.997     5.556    desing_ins_n_36
    SLICE_X18Y34         FDRE                                         r  reset_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     6.820 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.860    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.860 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     7.162    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.186 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=623, routed)         2.057     9.243    clk_ref_BUFG
    SLICE_X18Y34         FDRE                                         r  reset_counter_reg[2]/C
                         clock pessimism              0.000     9.243    
                         clock uncertainty           -0.147     9.095    
    SLICE_X18Y34         FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.072     9.023    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          9.023    
                         arrival time                          -5.556    
  -------------------------------------------------------------------
                         slack                                  3.467    

Slack (MET) :             3.467ns  (required time - arrival time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            reset_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (CLK_REF_N rise@6.250ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.338ns  (logic 0.212ns (6.351%)  route 3.126ns (93.649%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.993ns = ( 9.243 - 6.250 ) 
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.011ns (routing 0.814ns, distribution 1.197ns)
  Clock Net Delay (Destination): 2.057ns (routing 1.272ns, distribution 0.785ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       2.011     2.218    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y50         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.317 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           2.129     4.446    desing_ins/GPIO[0]
    SLICE_X17Y34         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.113     4.559 r  desing_ins/reset_counter[31]_i_1/O
                         net (fo=32, routed)          0.997     5.556    desing_ins_n_36
    SLICE_X18Y34         FDRE                                         r  reset_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     6.820 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.860    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.860 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     7.162    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.186 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=623, routed)         2.057     9.243    clk_ref_BUFG
    SLICE_X18Y34         FDRE                                         r  reset_counter_reg[3]/C
                         clock pessimism              0.000     9.243    
                         clock uncertainty           -0.147     9.095    
    SLICE_X18Y34         FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.072     9.023    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          9.023    
                         arrival time                          -5.556    
  -------------------------------------------------------------------
                         slack                                  3.467    

Slack (MET) :             3.471ns  (required time - arrival time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            reset_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (CLK_REF_N rise@6.250ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.338ns  (logic 0.212ns (6.351%)  route 3.126ns (93.649%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.997ns = ( 9.247 - 6.250 ) 
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.011ns (routing 0.814ns, distribution 1.197ns)
  Clock Net Delay (Destination): 2.061ns (routing 1.272ns, distribution 0.789ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       2.011     2.218    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y50         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.317 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           2.129     4.446    desing_ins/GPIO[0]
    SLICE_X17Y34         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.113     4.559 r  desing_ins/reset_counter[31]_i_1/O
                         net (fo=32, routed)          0.997     5.556    desing_ins_n_36
    SLICE_X18Y34         FDRE                                         r  reset_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     6.820 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.860    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.860 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     7.162    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.186 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=623, routed)         2.061     9.247    clk_ref_BUFG
    SLICE_X18Y34         FDRE                                         r  reset_counter_reg[4]/C
                         clock pessimism              0.000     9.247    
                         clock uncertainty           -0.147     9.099    
    SLICE_X18Y34         FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.072     9.027    reset_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          9.027    
                         arrival time                          -5.556    
  -------------------------------------------------------------------
                         slack                                  3.471    

Slack (MET) :             3.471ns  (required time - arrival time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            reset_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (CLK_REF_N rise@6.250ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.338ns  (logic 0.212ns (6.351%)  route 3.126ns (93.649%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.997ns = ( 9.247 - 6.250 ) 
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.011ns (routing 0.814ns, distribution 1.197ns)
  Clock Net Delay (Destination): 2.061ns (routing 1.272ns, distribution 0.789ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       2.011     2.218    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y50         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.317 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           2.129     4.446    desing_ins/GPIO[0]
    SLICE_X17Y34         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.113     4.559 r  desing_ins/reset_counter[31]_i_1/O
                         net (fo=32, routed)          0.997     5.556    desing_ins_n_36
    SLICE_X18Y34         FDRE                                         r  reset_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     6.820 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.860    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.860 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     7.162    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.186 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=623, routed)         2.061     9.247    clk_ref_BUFG
    SLICE_X18Y34         FDRE                                         r  reset_counter_reg[5]/C
                         clock pessimism              0.000     9.247    
                         clock uncertainty           -0.147     9.099    
    SLICE_X18Y34         FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.072     9.027    reset_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          9.027    
                         arrival time                          -5.556    
  -------------------------------------------------------------------
                         slack                                  3.471    

Slack (MET) :             3.471ns  (required time - arrival time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            reset_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (CLK_REF_N rise@6.250ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.338ns  (logic 0.212ns (6.351%)  route 3.126ns (93.649%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.997ns = ( 9.247 - 6.250 ) 
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.011ns (routing 0.814ns, distribution 1.197ns)
  Clock Net Delay (Destination): 2.061ns (routing 1.272ns, distribution 0.789ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       2.011     2.218    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y50         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.317 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           2.129     4.446    desing_ins/GPIO[0]
    SLICE_X17Y34         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.113     4.559 r  desing_ins/reset_counter[31]_i_1/O
                         net (fo=32, routed)          0.997     5.556    desing_ins_n_36
    SLICE_X18Y34         FDRE                                         r  reset_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     6.820 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.860    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.860 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     7.162    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.186 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=623, routed)         2.061     9.247    clk_ref_BUFG
    SLICE_X18Y34         FDRE                                         r  reset_counter_reg[6]/C
                         clock pessimism              0.000     9.247    
                         clock uncertainty           -0.147     9.099    
    SLICE_X18Y34         FDRE (Setup_GFF_SLICEL_C_R)
                                                     -0.072     9.027    reset_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          9.027    
                         arrival time                          -5.556    
  -------------------------------------------------------------------
                         slack                                  3.471    

Slack (MET) :             3.471ns  (required time - arrival time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            reset_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (CLK_REF_N rise@6.250ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.338ns  (logic 0.212ns (6.351%)  route 3.126ns (93.649%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.997ns = ( 9.247 - 6.250 ) 
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.011ns (routing 0.814ns, distribution 1.197ns)
  Clock Net Delay (Destination): 2.061ns (routing 1.272ns, distribution 0.789ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       2.011     2.218    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y50         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.317 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           2.129     4.446    desing_ins/GPIO[0]
    SLICE_X17Y34         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.113     4.559 r  desing_ins/reset_counter[31]_i_1/O
                         net (fo=32, routed)          0.997     5.556    desing_ins_n_36
    SLICE_X18Y34         FDRE                                         r  reset_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     6.820 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.860    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.860 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     7.162    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.186 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=623, routed)         2.061     9.247    clk_ref_BUFG
    SLICE_X18Y34         FDRE                                         r  reset_counter_reg[7]/C
                         clock pessimism              0.000     9.247    
                         clock uncertainty           -0.147     9.099    
    SLICE_X18Y34         FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.072     9.027    reset_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          9.027    
                         arrival time                          -5.556    
  -------------------------------------------------------------------
                         slack                                  3.471    

Slack (MET) :             3.477ns  (required time - arrival time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            reset_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (CLK_REF_N rise@6.250ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.329ns  (logic 0.212ns (6.368%)  route 3.117ns (93.632%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.994ns = ( 9.244 - 6.250 ) 
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.011ns (routing 0.814ns, distribution 1.197ns)
  Clock Net Delay (Destination): 2.058ns (routing 1.272ns, distribution 0.786ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       2.011     2.218    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y50         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.317 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           2.129     4.446    desing_ins/GPIO[0]
    SLICE_X17Y34         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.113     4.559 r  desing_ins/reset_counter[31]_i_1/O
                         net (fo=32, routed)          0.988     5.547    desing_ins_n_36
    SLICE_X18Y35         FDRE                                         r  reset_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     6.820 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.860    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.860 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     7.162    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.186 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=623, routed)         2.058     9.244    clk_ref_BUFG
    SLICE_X18Y35         FDRE                                         r  reset_counter_reg[10]/C
                         clock pessimism              0.000     9.244    
                         clock uncertainty           -0.147     9.096    
    SLICE_X18Y35         FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.072     9.024    reset_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          9.024    
                         arrival time                          -5.547    
  -------------------------------------------------------------------
                         slack                                  3.477    

Slack (MET) :             3.477ns  (required time - arrival time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            reset_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (CLK_REF_N rise@6.250ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.329ns  (logic 0.212ns (6.368%)  route 3.117ns (93.632%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.994ns = ( 9.244 - 6.250 ) 
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.011ns (routing 0.814ns, distribution 1.197ns)
  Clock Net Delay (Destination): 2.058ns (routing 1.272ns, distribution 0.786ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       2.011     2.218    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y50         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.317 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           2.129     4.446    desing_ins/GPIO[0]
    SLICE_X17Y34         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.113     4.559 r  desing_ins/reset_counter[31]_i_1/O
                         net (fo=32, routed)          0.988     5.547    desing_ins_n_36
    SLICE_X18Y35         FDRE                                         r  reset_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     6.820 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.860    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.860 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     7.162    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.186 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=623, routed)         2.058     9.244    clk_ref_BUFG
    SLICE_X18Y35         FDRE                                         r  reset_counter_reg[11]/C
                         clock pessimism              0.000     9.244    
                         clock uncertainty           -0.147     9.096    
    SLICE_X18Y35         FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.072     9.024    reset_counter_reg[11]
  -------------------------------------------------------------------
                         required time                          9.024    
                         arrival time                          -5.547    
  -------------------------------------------------------------------
                         slack                                  3.477    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            enable_sampling_logic_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_REF_N rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.009ns  (logic 0.232ns (11.548%)  route 1.777ns (88.452%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.537ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.467ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.763ns (routing 0.736ns, distribution 1.027ns)
  Clock Net Delay (Destination): 2.341ns (routing 1.401ns, distribution 0.940ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.763     1.930    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y50         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.072     2.002 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           0.890     2.892    desing_ins/GPIO[0]
    SLICE_X20Y33         LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.115     3.007 r  desing_ins/enable_sampling_logic_i_4/O
                         net (fo=1, routed)           0.321     3.328    desing_ins/enable_sampling_logic0
    SLICE_X19Y33         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.045     3.373 r  desing_ins/enable_sampling_logic_i_1/O
                         net (fo=1, routed)           0.566     3.939    desing_ins_n_37
    SLICE_X19Y23         FDRE                                         r  enable_sampling_logic_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=623, routed)         2.341     3.467    clk_ref_BUFG
    SLICE_X19Y23         FDRE                                         r  enable_sampling_logic_reg/C
                         clock pessimism              0.000     3.467    
                         clock uncertainty            0.147     3.614    
    SLICE_X19Y23         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.053     3.667    enable_sampling_logic_reg
  -------------------------------------------------------------------
                         required time                         -3.667    
                         arrival time                           3.939    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            internal_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_REF_N rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.005ns  (logic 0.247ns (12.319%)  route 1.758ns (87.681%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        1.505ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.435ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.763ns (routing 0.736ns, distribution 1.027ns)
  Clock Net Delay (Destination): 2.309ns (routing 1.401ns, distribution 0.908ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.763     1.930    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y50         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.072     2.002 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           1.303     3.305    desing_ins/GPIO[0]
    SLICE_X17Y34         LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.076     3.381 r  desing_ins/internal_reset_i_2/O
                         net (fo=1, routed)           0.430     3.811    desing_ins/internal_reset_i_2_n_0
    SLICE_X17Y34         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     3.910 r  desing_ins/internal_reset_i_1/O
                         net (fo=1, routed)           0.025     3.935    desing_ins_n_35
    SLICE_X17Y34         FDRE                                         r  internal_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=623, routed)         2.309     3.435    clk_ref_BUFG
    SLICE_X17Y34         FDRE                                         r  internal_reset_reg/C
                         clock pessimism              0.000     3.435    
                         clock uncertainty            0.147     3.582    
    SLICE_X17Y34         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.053     3.635    internal_reset_reg
  -------------------------------------------------------------------
                         required time                         -3.635    
                         arrival time                           3.935    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            reset_counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_REF_N rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.963ns  (logic 0.152ns (7.743%)  route 1.811ns (92.257%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.530ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.460ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.763ns (routing 0.736ns, distribution 1.027ns)
  Clock Net Delay (Destination): 2.334ns (routing 1.401ns, distribution 0.933ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.763     1.930    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y50         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.072     2.002 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           1.303     3.305    desing_ins/GPIO[0]
    SLICE_X17Y34         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.080     3.385 r  desing_ins/reset_counter[31]_i_1/O
                         net (fo=32, routed)          0.508     3.893    desing_ins_n_36
    SLICE_X18Y37         FDRE                                         r  reset_counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=623, routed)         2.334     3.460    clk_ref_BUFG
    SLICE_X18Y37         FDRE                                         r  reset_counter_reg[28]/C
                         clock pessimism              0.000     3.460    
                         clock uncertainty            0.147     3.607    
    SLICE_X18Y37         FDRE (Hold_EFF_SLICEL_C_R)
                                                     -0.016     3.591    reset_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -3.591    
                         arrival time                           3.893    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            reset_counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_REF_N rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.963ns  (logic 0.152ns (7.743%)  route 1.811ns (92.257%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.530ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.460ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.763ns (routing 0.736ns, distribution 1.027ns)
  Clock Net Delay (Destination): 2.334ns (routing 1.401ns, distribution 0.933ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.763     1.930    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y50         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.072     2.002 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           1.303     3.305    desing_ins/GPIO[0]
    SLICE_X17Y34         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.080     3.385 r  desing_ins/reset_counter[31]_i_1/O
                         net (fo=32, routed)          0.508     3.893    desing_ins_n_36
    SLICE_X18Y37         FDRE                                         r  reset_counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=623, routed)         2.334     3.460    clk_ref_BUFG
    SLICE_X18Y37         FDRE                                         r  reset_counter_reg[29]/C
                         clock pessimism              0.000     3.460    
                         clock uncertainty            0.147     3.607    
    SLICE_X18Y37         FDRE (Hold_FFF_SLICEL_C_R)
                                                     -0.016     3.591    reset_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -3.591    
                         arrival time                           3.893    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            reset_counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_REF_N rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.963ns  (logic 0.152ns (7.743%)  route 1.811ns (92.257%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.530ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.460ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.763ns (routing 0.736ns, distribution 1.027ns)
  Clock Net Delay (Destination): 2.334ns (routing 1.401ns, distribution 0.933ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.763     1.930    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y50         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.072     2.002 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           1.303     3.305    desing_ins/GPIO[0]
    SLICE_X17Y34         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.080     3.385 r  desing_ins/reset_counter[31]_i_1/O
                         net (fo=32, routed)          0.508     3.893    desing_ins_n_36
    SLICE_X18Y37         FDRE                                         r  reset_counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=623, routed)         2.334     3.460    clk_ref_BUFG
    SLICE_X18Y37         FDRE                                         r  reset_counter_reg[30]/C
                         clock pessimism              0.000     3.460    
                         clock uncertainty            0.147     3.607    
    SLICE_X18Y37         FDRE (Hold_GFF_SLICEL_C_R)
                                                     -0.016     3.591    reset_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -3.591    
                         arrival time                           3.893    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            reset_counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_REF_N rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.963ns  (logic 0.152ns (7.743%)  route 1.811ns (92.257%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.530ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.460ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.763ns (routing 0.736ns, distribution 1.027ns)
  Clock Net Delay (Destination): 2.334ns (routing 1.401ns, distribution 0.933ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.763     1.930    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y50         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.072     2.002 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           1.303     3.305    desing_ins/GPIO[0]
    SLICE_X17Y34         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.080     3.385 r  desing_ins/reset_counter[31]_i_1/O
                         net (fo=32, routed)          0.508     3.893    desing_ins_n_36
    SLICE_X18Y37         FDRE                                         r  reset_counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=623, routed)         2.334     3.460    clk_ref_BUFG
    SLICE_X18Y37         FDRE                                         r  reset_counter_reg[31]/C
                         clock pessimism              0.000     3.460    
                         clock uncertainty            0.147     3.607    
    SLICE_X18Y37         FDRE (Hold_HFF_SLICEL_C_R)
                                                     -0.016     3.591    reset_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -3.591    
                         arrival time                           3.893    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            reset_counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_REF_N rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.963ns  (logic 0.152ns (7.743%)  route 1.811ns (92.257%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.525ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.455ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.763ns (routing 0.736ns, distribution 1.027ns)
  Clock Net Delay (Destination): 2.329ns (routing 1.401ns, distribution 0.928ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.763     1.930    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y50         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.072     2.002 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           1.303     3.305    desing_ins/GPIO[0]
    SLICE_X17Y34         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.080     3.385 r  desing_ins/reset_counter[31]_i_1/O
                         net (fo=32, routed)          0.508     3.893    desing_ins_n_36
    SLICE_X18Y37         FDRE                                         r  reset_counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=623, routed)         2.329     3.455    clk_ref_BUFG
    SLICE_X18Y37         FDRE                                         r  reset_counter_reg[24]/C
                         clock pessimism              0.000     3.455    
                         clock uncertainty            0.147     3.602    
    SLICE_X18Y37         FDRE (Hold_AFF_SLICEL_C_R)
                                                     -0.015     3.587    reset_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -3.587    
                         arrival time                           3.893    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            reset_counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_REF_N rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.963ns  (logic 0.152ns (7.743%)  route 1.811ns (92.257%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.525ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.455ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.763ns (routing 0.736ns, distribution 1.027ns)
  Clock Net Delay (Destination): 2.329ns (routing 1.401ns, distribution 0.928ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.763     1.930    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y50         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.072     2.002 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           1.303     3.305    desing_ins/GPIO[0]
    SLICE_X17Y34         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.080     3.385 r  desing_ins/reset_counter[31]_i_1/O
                         net (fo=32, routed)          0.508     3.893    desing_ins_n_36
    SLICE_X18Y37         FDRE                                         r  reset_counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=623, routed)         2.329     3.455    clk_ref_BUFG
    SLICE_X18Y37         FDRE                                         r  reset_counter_reg[25]/C
                         clock pessimism              0.000     3.455    
                         clock uncertainty            0.147     3.602    
    SLICE_X18Y37         FDRE (Hold_BFF_SLICEL_C_R)
                                                     -0.015     3.587    reset_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -3.587    
                         arrival time                           3.893    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            reset_counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_REF_N rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.963ns  (logic 0.152ns (7.743%)  route 1.811ns (92.257%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.525ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.455ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.763ns (routing 0.736ns, distribution 1.027ns)
  Clock Net Delay (Destination): 2.329ns (routing 1.401ns, distribution 0.928ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.763     1.930    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y50         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.072     2.002 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           1.303     3.305    desing_ins/GPIO[0]
    SLICE_X17Y34         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.080     3.385 r  desing_ins/reset_counter[31]_i_1/O
                         net (fo=32, routed)          0.508     3.893    desing_ins_n_36
    SLICE_X18Y37         FDRE                                         r  reset_counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=623, routed)         2.329     3.455    clk_ref_BUFG
    SLICE_X18Y37         FDRE                                         r  reset_counter_reg[26]/C
                         clock pessimism              0.000     3.455    
                         clock uncertainty            0.147     3.602    
    SLICE_X18Y37         FDRE (Hold_CFF_SLICEL_C_R)
                                                     -0.015     3.587    reset_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -3.587    
                         arrival time                           3.893    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            reset_counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_REF_N rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.963ns  (logic 0.152ns (7.743%)  route 1.811ns (92.257%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.525ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.455ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.763ns (routing 0.736ns, distribution 1.027ns)
  Clock Net Delay (Destination): 2.329ns (routing 1.401ns, distribution 0.928ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.763     1.930    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y50         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.072     2.002 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           1.303     3.305    desing_ins/GPIO[0]
    SLICE_X17Y34         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.080     3.385 r  desing_ins/reset_counter[31]_i_1/O
                         net (fo=32, routed)          0.508     3.893    desing_ins_n_36
    SLICE_X18Y37         FDRE                                         r  reset_counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=623, routed)         2.329     3.455    clk_ref_BUFG
    SLICE_X18Y37         FDRE                                         r  reset_counter_reg[27]/C
                         clock pessimism              0.000     3.455    
                         clock uncertainty            0.147     3.602    
    SLICE_X18Y37         FDRE (Hold_DFF_SLICEL_C_R)
                                                     -0.015     3.587    reset_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -3.587    
                         arrival time                           3.893    
  -------------------------------------------------------------------
                         slack                                  0.306    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_REF_N
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        0.485ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.540ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.485ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            data_reg[140]/CE
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 fall@3.125ns - CLK_REF_N rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.134ns (15.158%)  route 0.750ns (84.842%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.868ns = ( 4.993 - 3.125 ) 
    Source Clock Delay      (SCD):    3.435ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.309ns (routing 1.401ns, distribution 0.908ns)
  Clock Net Delay (Destination): 1.701ns (routing 0.736ns, distribution 0.965ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=623, routed)         2.309     3.435    clk_ref_BUFG
    SLICE_X17Y34         FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y34         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     3.531 f  internal_reset_reg/Q
                         net (fo=51, routed)          0.173     3.704    desing_ins/data_reg[0]
    SLICE_X16Y32         LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.038     3.742 r  desing_ins/data[767]_i_1/O
                         net (fo=768, routed)         0.577     4.319    desing_ins_n_33
    SLICE_X20Y33         FDRE                                         r  data_reg[140]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.265    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.292 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.701     4.993    CLK
    SLICE_X20Y33         FDRE                                         r  data_reg[140]/C  (IS_INVERTED)
                         clock pessimism              0.000     4.993    
                         clock uncertainty           -0.147     4.846    
    SLICE_X20Y33         FDRE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.042     4.804    data_reg[140]
  -------------------------------------------------------------------
                         required time                          4.804    
                         arrival time                          -4.319    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.485ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            data_reg[190]/CE
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 fall@3.125ns - CLK_REF_N rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.134ns (15.158%)  route 0.750ns (84.842%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.868ns = ( 4.993 - 3.125 ) 
    Source Clock Delay      (SCD):    3.435ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.309ns (routing 1.401ns, distribution 0.908ns)
  Clock Net Delay (Destination): 1.701ns (routing 0.736ns, distribution 0.965ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=623, routed)         2.309     3.435    clk_ref_BUFG
    SLICE_X17Y34         FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y34         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     3.531 f  internal_reset_reg/Q
                         net (fo=51, routed)          0.173     3.704    desing_ins/data_reg[0]
    SLICE_X16Y32         LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.038     3.742 r  desing_ins/data[767]_i_1/O
                         net (fo=768, routed)         0.577     4.319    desing_ins_n_33
    SLICE_X20Y33         FDRE                                         r  data_reg[190]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.265    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.292 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.701     4.993    CLK
    SLICE_X20Y33         FDRE                                         r  data_reg[190]/C  (IS_INVERTED)
                         clock pessimism              0.000     4.993    
                         clock uncertainty           -0.147     4.846    
    SLICE_X20Y33         FDRE (Setup_BFF2_SLICEM_C_CE)
                                                     -0.042     4.804    data_reg[190]
  -------------------------------------------------------------------
                         required time                          4.804    
                         arrival time                          -4.319    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.485ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            data_reg[215]/CE
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 fall@3.125ns - CLK_REF_N rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.134ns (15.158%)  route 0.750ns (84.842%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.868ns = ( 4.993 - 3.125 ) 
    Source Clock Delay      (SCD):    3.435ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.309ns (routing 1.401ns, distribution 0.908ns)
  Clock Net Delay (Destination): 1.701ns (routing 0.736ns, distribution 0.965ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=623, routed)         2.309     3.435    clk_ref_BUFG
    SLICE_X17Y34         FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y34         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     3.531 f  internal_reset_reg/Q
                         net (fo=51, routed)          0.173     3.704    desing_ins/data_reg[0]
    SLICE_X16Y32         LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.038     3.742 r  desing_ins/data[767]_i_1/O
                         net (fo=768, routed)         0.577     4.319    desing_ins_n_33
    SLICE_X20Y33         FDRE                                         r  data_reg[215]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.265    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.292 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.701     4.993    CLK
    SLICE_X20Y33         FDRE                                         r  data_reg[215]/C  (IS_INVERTED)
                         clock pessimism              0.000     4.993    
                         clock uncertainty           -0.147     4.846    
    SLICE_X20Y33         FDRE (Setup_CFF2_SLICEM_C_CE)
                                                     -0.042     4.804    data_reg[215]
  -------------------------------------------------------------------
                         required time                          4.804    
                         arrival time                          -4.319    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.485ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            data_reg[367]/CE
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 fall@3.125ns - CLK_REF_N rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.134ns (15.158%)  route 0.750ns (84.842%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.868ns = ( 4.993 - 3.125 ) 
    Source Clock Delay      (SCD):    3.435ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.309ns (routing 1.401ns, distribution 0.908ns)
  Clock Net Delay (Destination): 1.701ns (routing 0.736ns, distribution 0.965ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=623, routed)         2.309     3.435    clk_ref_BUFG
    SLICE_X17Y34         FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y34         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     3.531 f  internal_reset_reg/Q
                         net (fo=51, routed)          0.173     3.704    desing_ins/data_reg[0]
    SLICE_X16Y32         LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.038     3.742 r  desing_ins/data[767]_i_1/O
                         net (fo=768, routed)         0.577     4.319    desing_ins_n_33
    SLICE_X20Y33         FDRE                                         r  data_reg[367]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.265    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.292 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.701     4.993    CLK
    SLICE_X20Y33         FDRE                                         r  data_reg[367]/C  (IS_INVERTED)
                         clock pessimism              0.000     4.993    
                         clock uncertainty           -0.147     4.846    
    SLICE_X20Y33         FDRE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.042     4.804    data_reg[367]
  -------------------------------------------------------------------
                         required time                          4.804    
                         arrival time                          -4.319    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.485ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            data_reg[103]/CE
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 fall@3.125ns - CLK_REF_N rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.134ns (15.176%)  route 0.749ns (84.824%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.868ns = ( 4.993 - 3.125 ) 
    Source Clock Delay      (SCD):    3.435ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.309ns (routing 1.401ns, distribution 0.908ns)
  Clock Net Delay (Destination): 1.701ns (routing 0.736ns, distribution 0.965ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=623, routed)         2.309     3.435    clk_ref_BUFG
    SLICE_X17Y34         FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y34         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     3.531 f  internal_reset_reg/Q
                         net (fo=51, routed)          0.173     3.704    desing_ins/data_reg[0]
    SLICE_X16Y32         LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.038     3.742 r  desing_ins/data[767]_i_1/O
                         net (fo=768, routed)         0.576     4.318    desing_ins_n_33
    SLICE_X20Y33         FDRE                                         r  data_reg[103]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.265    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.292 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.701     4.993    CLK
    SLICE_X20Y33         FDRE                                         r  data_reg[103]/C  (IS_INVERTED)
                         clock pessimism              0.000     4.993    
                         clock uncertainty           -0.147     4.846    
    SLICE_X20Y33         FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.043     4.803    data_reg[103]
  -------------------------------------------------------------------
                         required time                          4.803    
                         arrival time                          -4.318    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.485ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            data_reg[156]/CE
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 fall@3.125ns - CLK_REF_N rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.134ns (15.176%)  route 0.749ns (84.824%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.868ns = ( 4.993 - 3.125 ) 
    Source Clock Delay      (SCD):    3.435ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.309ns (routing 1.401ns, distribution 0.908ns)
  Clock Net Delay (Destination): 1.701ns (routing 0.736ns, distribution 0.965ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=623, routed)         2.309     3.435    clk_ref_BUFG
    SLICE_X17Y34         FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y34         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     3.531 f  internal_reset_reg/Q
                         net (fo=51, routed)          0.173     3.704    desing_ins/data_reg[0]
    SLICE_X16Y32         LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.038     3.742 r  desing_ins/data[767]_i_1/O
                         net (fo=768, routed)         0.576     4.318    desing_ins_n_33
    SLICE_X20Y33         FDRE                                         r  data_reg[156]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.265    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.292 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.701     4.993    CLK
    SLICE_X20Y33         FDRE                                         r  data_reg[156]/C  (IS_INVERTED)
                         clock pessimism              0.000     4.993    
                         clock uncertainty           -0.147     4.846    
    SLICE_X20Y33         FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.043     4.803    data_reg[156]
  -------------------------------------------------------------------
                         required time                          4.803    
                         arrival time                          -4.318    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.485ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            data_reg[202]/CE
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 fall@3.125ns - CLK_REF_N rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.134ns (15.176%)  route 0.749ns (84.824%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.868ns = ( 4.993 - 3.125 ) 
    Source Clock Delay      (SCD):    3.435ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.309ns (routing 1.401ns, distribution 0.908ns)
  Clock Net Delay (Destination): 1.701ns (routing 0.736ns, distribution 0.965ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=623, routed)         2.309     3.435    clk_ref_BUFG
    SLICE_X17Y34         FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y34         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     3.531 f  internal_reset_reg/Q
                         net (fo=51, routed)          0.173     3.704    desing_ins/data_reg[0]
    SLICE_X16Y32         LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.038     3.742 r  desing_ins/data[767]_i_1/O
                         net (fo=768, routed)         0.576     4.318    desing_ins_n_33
    SLICE_X20Y33         FDRE                                         r  data_reg[202]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.265    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.292 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.701     4.993    CLK
    SLICE_X20Y33         FDRE                                         r  data_reg[202]/C  (IS_INVERTED)
                         clock pessimism              0.000     4.993    
                         clock uncertainty           -0.147     4.846    
    SLICE_X20Y33         FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.043     4.803    data_reg[202]
  -------------------------------------------------------------------
                         required time                          4.803    
                         arrival time                          -4.318    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.485ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            data_reg[259]/CE
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 fall@3.125ns - CLK_REF_N rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.134ns (15.176%)  route 0.749ns (84.824%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.868ns = ( 4.993 - 3.125 ) 
    Source Clock Delay      (SCD):    3.435ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.309ns (routing 1.401ns, distribution 0.908ns)
  Clock Net Delay (Destination): 1.701ns (routing 0.736ns, distribution 0.965ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=623, routed)         2.309     3.435    clk_ref_BUFG
    SLICE_X17Y34         FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y34         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     3.531 f  internal_reset_reg/Q
                         net (fo=51, routed)          0.173     3.704    desing_ins/data_reg[0]
    SLICE_X16Y32         LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.038     3.742 r  desing_ins/data[767]_i_1/O
                         net (fo=768, routed)         0.576     4.318    desing_ins_n_33
    SLICE_X20Y33         FDRE                                         r  data_reg[259]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.265    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.292 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.701     4.993    CLK
    SLICE_X20Y33         FDRE                                         r  data_reg[259]/C  (IS_INVERTED)
                         clock pessimism              0.000     4.993    
                         clock uncertainty           -0.147     4.846    
    SLICE_X20Y33         FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.043     4.803    data_reg[259]
  -------------------------------------------------------------------
                         required time                          4.803    
                         arrival time                          -4.318    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.485ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            data_reg[150]/CE
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 fall@3.125ns - CLK_REF_N rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.134ns (15.245%)  route 0.745ns (84.755%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 4.988 - 3.125 ) 
    Source Clock Delay      (SCD):    3.435ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.309ns (routing 1.401ns, distribution 0.908ns)
  Clock Net Delay (Destination): 1.696ns (routing 0.736ns, distribution 0.960ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=623, routed)         2.309     3.435    clk_ref_BUFG
    SLICE_X17Y34         FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y34         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     3.531 f  internal_reset_reg/Q
                         net (fo=51, routed)          0.173     3.704    desing_ins/data_reg[0]
    SLICE_X16Y32         LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.038     3.742 r  desing_ins/data[767]_i_1/O
                         net (fo=768, routed)         0.572     4.314    desing_ins_n_33
    SLICE_X21Y33         FDRE                                         r  data_reg[150]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.265    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.292 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.696     4.988    CLK
    SLICE_X21Y33         FDRE                                         r  data_reg[150]/C  (IS_INVERTED)
                         clock pessimism              0.000     4.988    
                         clock uncertainty           -0.147     4.841    
    SLICE_X21Y33         FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.042     4.799    data_reg[150]
  -------------------------------------------------------------------
                         required time                          4.799    
                         arrival time                          -4.314    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.485ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            data_reg[345]/CE
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 fall@3.125ns - CLK_REF_N rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.134ns (15.245%)  route 0.745ns (84.755%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 4.988 - 3.125 ) 
    Source Clock Delay      (SCD):    3.435ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.309ns (routing 1.401ns, distribution 0.908ns)
  Clock Net Delay (Destination): 1.696ns (routing 0.736ns, distribution 0.960ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=623, routed)         2.309     3.435    clk_ref_BUFG
    SLICE_X17Y34         FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y34         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     3.531 f  internal_reset_reg/Q
                         net (fo=51, routed)          0.173     3.704    desing_ins/data_reg[0]
    SLICE_X16Y32         LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.038     3.742 r  desing_ins/data[767]_i_1/O
                         net (fo=768, routed)         0.572     4.314    desing_ins_n_33
    SLICE_X21Y33         FDRE                                         r  data_reg[345]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.265    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.292 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.696     4.988    CLK
    SLICE_X21Y33         FDRE                                         r  data_reg[345]/C  (IS_INVERTED)
                         clock pessimism              0.000     4.988    
                         clock uncertainty           -0.147     4.841    
    SLICE_X21Y33         FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.042     4.799    data_reg[345]
  -------------------------------------------------------------------
                         required time                          4.799    
                         arrival time                          -4.314    
  -------------------------------------------------------------------
                         slack                                  0.485    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.540ns  (arrival time - required time)
  Source:                 enable_sampling_logic_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[6].DDMTD_i/read_en_sync_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.125ns  (clk_pl_0 fall@3.125ns - CLK_REF_N rise@6.250ns)
  Data Path Delay:        0.161ns  (logic 0.038ns (23.602%)  route 0.123ns (76.397%))
  Logic Levels:           0  
  Clock Path Skew:        -0.448ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns = ( 4.370 - 3.125 ) 
    Source Clock Delay      (SCD):    1.693ns = ( 7.943 - 6.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.190ns (routing 0.716ns, distribution 0.474ns)
  Clock Net Delay (Destination): 1.107ns (routing 0.457ns, distribution 0.650ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     6.540 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.580    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.580 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     6.736    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     6.753 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=623, routed)         1.190     7.943    clk_ref_BUFG
    SLICE_X19Y23         FDRE                                         r  enable_sampling_logic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y23         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     7.981 r  enable_sampling_logic_reg/Q
                         net (fo=135, routed)         0.123     8.104    DDMTD_Array_inst/ddmtd_inst[6].DDMTD_i/enable_sampling_logic
    SLICE_X19Y22         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[6].DDMTD_i/read_en_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     3.245    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     3.263 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.107     4.370    DDMTD_Array_inst/ddmtd_inst[6].DDMTD_i/CLK_OUT
    SLICE_X19Y22         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[6].DDMTD_i/read_en_sync_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     4.370    
                         clock uncertainty            0.147     4.517    
    SLICE_X19Y22         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.046     4.563    DDMTD_Array_inst/ddmtd_inst[6].DDMTD_i/read_en_sync_reg
  -------------------------------------------------------------------
                         required time                         -4.563    
                         arrival time                           8.104    
  -------------------------------------------------------------------
                         slack                                  3.540    

Slack (MET) :             3.581ns  (arrival time - required time)
  Source:                 enable_sampling_logic_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[12].DDMTD_i/read_en_sync_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.125ns  (clk_pl_0 fall@3.125ns - CLK_REF_N rise@6.250ns)
  Data Path Delay:        0.210ns  (logic 0.038ns (18.095%)  route 0.172ns (81.905%))
  Logic Levels:           0  
  Clock Path Skew:        -0.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.253ns = ( 4.378 - 3.125 ) 
    Source Clock Delay      (SCD):    1.693ns = ( 7.943 - 6.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.190ns (routing 0.716ns, distribution 0.474ns)
  Clock Net Delay (Destination): 1.115ns (routing 0.457ns, distribution 0.658ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     6.540 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.580    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.580 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     6.736    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     6.753 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=623, routed)         1.190     7.943    clk_ref_BUFG
    SLICE_X19Y23         FDRE                                         r  enable_sampling_logic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y23         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     7.981 r  enable_sampling_logic_reg/Q
                         net (fo=135, routed)         0.172     8.153    DDMTD_Array_inst/ddmtd_inst[12].DDMTD_i/enable_sampling_logic
    SLICE_X19Y17         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[12].DDMTD_i/read_en_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     3.245    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     3.263 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.115     4.378    DDMTD_Array_inst/ddmtd_inst[12].DDMTD_i/CLK_OUT
    SLICE_X19Y17         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[12].DDMTD_i/read_en_sync_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     4.378    
                         clock uncertainty            0.147     4.525    
    SLICE_X19Y17         FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.046     4.571    DDMTD_Array_inst/ddmtd_inst[12].DDMTD_i/read_en_sync_reg
  -------------------------------------------------------------------
                         required time                         -4.571    
                         arrival time                           8.153    
  -------------------------------------------------------------------
                         slack                                  3.581    

Slack (MET) :             3.592ns  (arrival time - required time)
  Source:                 enable_sampling_logic_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/read_en_sync_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.125ns  (clk_pl_0 fall@3.125ns - CLK_REF_N rise@6.250ns)
  Data Path Delay:        0.208ns  (logic 0.038ns (18.269%)  route 0.170ns (81.731%))
  Logic Levels:           0  
  Clock Path Skew:        -0.453ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.240ns = ( 4.365 - 3.125 ) 
    Source Clock Delay      (SCD):    1.693ns = ( 7.943 - 6.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.190ns (routing 0.716ns, distribution 0.474ns)
  Clock Net Delay (Destination): 1.102ns (routing 0.457ns, distribution 0.645ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     6.540 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.580    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.580 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     6.736    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     6.753 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=623, routed)         1.190     7.943    clk_ref_BUFG
    SLICE_X19Y23         FDRE                                         r  enable_sampling_logic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y23         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     7.981 r  enable_sampling_logic_reg/Q
                         net (fo=135, routed)         0.170     8.151    DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/enable_sampling_logic
    SLICE_X18Y27         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/read_en_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     3.245    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     3.263 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.102     4.365    DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/CLK_OUT
    SLICE_X18Y27         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/read_en_sync_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     4.365    
                         clock uncertainty            0.147     4.512    
    SLICE_X18Y27         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     4.558    DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/read_en_sync_reg
  -------------------------------------------------------------------
                         required time                         -4.558    
                         arrival time                           8.151    
  -------------------------------------------------------------------
                         slack                                  3.592    

Slack (MET) :             3.615ns  (arrival time - required time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            addr_pointer_reg[5]/R
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.125ns  (clk_pl_0 fall@3.125ns - CLK_REF_N rise@6.250ns)
  Data Path Delay:        0.207ns  (logic 0.061ns (29.469%)  route 0.146ns (70.531%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.421ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns = ( 4.384 - 3.125 ) 
    Source Clock Delay      (SCD):    1.680ns = ( 7.930 - 6.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.177ns (routing 0.716ns, distribution 0.461ns)
  Clock Net Delay (Destination): 1.121ns (routing 0.457ns, distribution 0.664ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     6.540 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.580    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.580 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     6.736    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     6.753 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=623, routed)         1.177     7.930    clk_ref_BUFG
    SLICE_X17Y34         FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y34         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     7.969 r  internal_reset_reg/Q
                         net (fo=51, routed)          0.041     8.010    desing_ins/data_reg[0]
    SLICE_X17Y34         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.022     8.032 r  desing_ins/WORDS_TO_SEND[31]_i_1/O
                         net (fo=113, routed)         0.105     8.137    desing_ins_n_34
    SLICE_X16Y33         FDRE                                         r  addr_pointer_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     3.245    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     3.263 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.121     4.384    CLK
    SLICE_X16Y33         FDRE                                         r  addr_pointer_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000     4.384    
                         clock uncertainty            0.147     4.531    
    SLICE_X16Y33         FDRE (Hold_AFF_SLICEM_C_R)
                                                     -0.010     4.521    addr_pointer_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.521    
                         arrival time                           8.137    
  -------------------------------------------------------------------
                         slack                                  3.615    

Slack (MET) :             3.615ns  (arrival time - required time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            addr_pointer_reg[6]/R
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.125ns  (clk_pl_0 fall@3.125ns - CLK_REF_N rise@6.250ns)
  Data Path Delay:        0.207ns  (logic 0.061ns (29.469%)  route 0.146ns (70.531%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.421ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns = ( 4.384 - 3.125 ) 
    Source Clock Delay      (SCD):    1.680ns = ( 7.930 - 6.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.177ns (routing 0.716ns, distribution 0.461ns)
  Clock Net Delay (Destination): 1.121ns (routing 0.457ns, distribution 0.664ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     6.540 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.580    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.580 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     6.736    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     6.753 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=623, routed)         1.177     7.930    clk_ref_BUFG
    SLICE_X17Y34         FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y34         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     7.969 r  internal_reset_reg/Q
                         net (fo=51, routed)          0.041     8.010    desing_ins/data_reg[0]
    SLICE_X17Y34         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.022     8.032 r  desing_ins/WORDS_TO_SEND[31]_i_1/O
                         net (fo=113, routed)         0.105     8.137    desing_ins_n_34
    SLICE_X16Y33         FDRE                                         r  addr_pointer_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     3.245    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     3.263 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.121     4.384    CLK
    SLICE_X16Y33         FDRE                                         r  addr_pointer_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.000     4.384    
                         clock uncertainty            0.147     4.531    
    SLICE_X16Y33         FDRE (Hold_BFF_SLICEM_C_R)
                                                     -0.010     4.521    addr_pointer_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.521    
                         arrival time                           8.137    
  -------------------------------------------------------------------
                         slack                                  3.615    

Slack (MET) :             3.615ns  (arrival time - required time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            addr_pointer_reg[7]/R
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.125ns  (clk_pl_0 fall@3.125ns - CLK_REF_N rise@6.250ns)
  Data Path Delay:        0.207ns  (logic 0.061ns (29.469%)  route 0.146ns (70.531%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.421ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns = ( 4.384 - 3.125 ) 
    Source Clock Delay      (SCD):    1.680ns = ( 7.930 - 6.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.177ns (routing 0.716ns, distribution 0.461ns)
  Clock Net Delay (Destination): 1.121ns (routing 0.457ns, distribution 0.664ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     6.540 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.580    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.580 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     6.736    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     6.753 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=623, routed)         1.177     7.930    clk_ref_BUFG
    SLICE_X17Y34         FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y34         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     7.969 r  internal_reset_reg/Q
                         net (fo=51, routed)          0.041     8.010    desing_ins/data_reg[0]
    SLICE_X17Y34         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.022     8.032 r  desing_ins/WORDS_TO_SEND[31]_i_1/O
                         net (fo=113, routed)         0.105     8.137    desing_ins_n_34
    SLICE_X16Y33         FDRE                                         r  addr_pointer_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     3.245    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     3.263 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.121     4.384    CLK
    SLICE_X16Y33         FDRE                                         r  addr_pointer_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.000     4.384    
                         clock uncertainty            0.147     4.531    
    SLICE_X16Y33         FDRE (Hold_CFF_SLICEM_C_R)
                                                     -0.010     4.521    addr_pointer_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.521    
                         arrival time                           8.137    
  -------------------------------------------------------------------
                         slack                                  3.615    

Slack (MET) :             3.615ns  (arrival time - required time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            addr_pointer_reg[8]/R
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.125ns  (clk_pl_0 fall@3.125ns - CLK_REF_N rise@6.250ns)
  Data Path Delay:        0.207ns  (logic 0.061ns (29.469%)  route 0.146ns (70.531%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.421ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns = ( 4.384 - 3.125 ) 
    Source Clock Delay      (SCD):    1.680ns = ( 7.930 - 6.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.177ns (routing 0.716ns, distribution 0.461ns)
  Clock Net Delay (Destination): 1.121ns (routing 0.457ns, distribution 0.664ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     6.540 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.580    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.580 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     6.736    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     6.753 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=623, routed)         1.177     7.930    clk_ref_BUFG
    SLICE_X17Y34         FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y34         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     7.969 r  internal_reset_reg/Q
                         net (fo=51, routed)          0.041     8.010    desing_ins/data_reg[0]
    SLICE_X17Y34         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.022     8.032 r  desing_ins/WORDS_TO_SEND[31]_i_1/O
                         net (fo=113, routed)         0.105     8.137    desing_ins_n_34
    SLICE_X16Y33         FDRE                                         r  addr_pointer_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     3.245    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     3.263 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.121     4.384    CLK
    SLICE_X16Y33         FDRE                                         r  addr_pointer_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.000     4.384    
                         clock uncertainty            0.147     4.531    
    SLICE_X16Y33         FDRE (Hold_DFF_SLICEM_C_R)
                                                     -0.010     4.521    addr_pointer_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.521    
                         arrival time                           8.137    
  -------------------------------------------------------------------
                         slack                                  3.615    

Slack (MET) :             3.615ns  (arrival time - required time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            we_byte_reg[10]/R
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.125ns  (clk_pl_0 fall@3.125ns - CLK_REF_N rise@6.250ns)
  Data Path Delay:        0.207ns  (logic 0.061ns (29.469%)  route 0.146ns (70.531%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.421ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns = ( 4.384 - 3.125 ) 
    Source Clock Delay      (SCD):    1.680ns = ( 7.930 - 6.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.177ns (routing 0.716ns, distribution 0.461ns)
  Clock Net Delay (Destination): 1.121ns (routing 0.457ns, distribution 0.664ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     6.540 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.580    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.580 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     6.736    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     6.753 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=623, routed)         1.177     7.930    clk_ref_BUFG
    SLICE_X17Y34         FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y34         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     7.969 r  internal_reset_reg/Q
                         net (fo=51, routed)          0.041     8.010    desing_ins/data_reg[0]
    SLICE_X17Y34         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.022     8.032 r  desing_ins/WORDS_TO_SEND[31]_i_1/O
                         net (fo=113, routed)         0.105     8.137    desing_ins_n_34
    SLICE_X16Y33         FDRE                                         r  we_byte_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     3.245    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     3.263 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.121     4.384    CLK
    SLICE_X16Y33         FDRE                                         r  we_byte_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.000     4.384    
                         clock uncertainty            0.147     4.531    
    SLICE_X16Y33         FDRE (Hold_DFF2_SLICEM_C_R)
                                                     -0.010     4.521    we_byte_reg[10]
  -------------------------------------------------------------------
                         required time                         -4.521    
                         arrival time                           8.137    
  -------------------------------------------------------------------
                         slack                                  3.615    

Slack (MET) :             3.615ns  (arrival time - required time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            we_byte_reg[13]/R
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.125ns  (clk_pl_0 fall@3.125ns - CLK_REF_N rise@6.250ns)
  Data Path Delay:        0.207ns  (logic 0.061ns (29.469%)  route 0.146ns (70.531%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.421ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns = ( 4.384 - 3.125 ) 
    Source Clock Delay      (SCD):    1.680ns = ( 7.930 - 6.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.177ns (routing 0.716ns, distribution 0.461ns)
  Clock Net Delay (Destination): 1.121ns (routing 0.457ns, distribution 0.664ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     6.540 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.580    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.580 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     6.736    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     6.753 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=623, routed)         1.177     7.930    clk_ref_BUFG
    SLICE_X17Y34         FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y34         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     7.969 r  internal_reset_reg/Q
                         net (fo=51, routed)          0.041     8.010    desing_ins/data_reg[0]
    SLICE_X17Y34         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.022     8.032 r  desing_ins/WORDS_TO_SEND[31]_i_1/O
                         net (fo=113, routed)         0.105     8.137    desing_ins_n_34
    SLICE_X16Y33         FDRE                                         r  we_byte_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     3.245    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     3.263 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.121     4.384    CLK
    SLICE_X16Y33         FDRE                                         r  we_byte_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.000     4.384    
                         clock uncertainty            0.147     4.531    
    SLICE_X16Y33         FDRE (Hold_CFF2_SLICEM_C_R)
                                                     -0.010     4.521    we_byte_reg[13]
  -------------------------------------------------------------------
                         required time                         -4.521    
                         arrival time                           8.137    
  -------------------------------------------------------------------
                         slack                                  3.615    

Slack (MET) :             3.615ns  (arrival time - required time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            we_byte_reg[14]/R
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.125ns  (clk_pl_0 fall@3.125ns - CLK_REF_N rise@6.250ns)
  Data Path Delay:        0.207ns  (logic 0.061ns (29.469%)  route 0.146ns (70.531%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.421ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns = ( 4.384 - 3.125 ) 
    Source Clock Delay      (SCD):    1.680ns = ( 7.930 - 6.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.177ns (routing 0.716ns, distribution 0.461ns)
  Clock Net Delay (Destination): 1.121ns (routing 0.457ns, distribution 0.664ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     6.540 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.580    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.580 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     6.736    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     6.753 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=623, routed)         1.177     7.930    clk_ref_BUFG
    SLICE_X17Y34         FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y34         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     7.969 r  internal_reset_reg/Q
                         net (fo=51, routed)          0.041     8.010    desing_ins/data_reg[0]
    SLICE_X17Y34         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.022     8.032 r  desing_ins/WORDS_TO_SEND[31]_i_1/O
                         net (fo=113, routed)         0.105     8.137    desing_ins_n_34
    SLICE_X16Y33         FDRE                                         r  we_byte_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     3.245    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     3.263 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.121     4.384    CLK
    SLICE_X16Y33         FDRE                                         r  we_byte_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.000     4.384    
                         clock uncertainty            0.147     4.531    
    SLICE_X16Y33         FDRE (Hold_BFF2_SLICEM_C_R)
                                                     -0.010     4.521    we_byte_reg[14]
  -------------------------------------------------------------------
                         required time                         -4.521    
                         arrival time                           8.137    
  -------------------------------------------------------------------
                         slack                                  3.615    





