{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1492395562600 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1492395562610 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 16 21:19:22 2017 " "Processing started: Sun Apr 16 21:19:22 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1492395562610 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395562610 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Example_4_Video_In -c Example_4_Video_In " "Command: quartus_map --read_settings_files=on --write_settings_files=off Example_4_Video_In -c Example_4_Video_In" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395562610 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1492395564000 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1492395564000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/video_system.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/video_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System " "Found entity 1: Video_System" {  } { { "Video_System/synthesis/Video_System.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/Video_System.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395574927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395574927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Video_System/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395574932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395574932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Video_System/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395574935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395574935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_avalon_st_adapter " "Found entity 1: Video_System_avalon_st_adapter" {  } { { "Video_System/synthesis/submodules/Video_System_avalon_st_adapter.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395574939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395574939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_avalon_st_adapter_data_format_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_avalon_st_adapter_data_format_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_avalon_st_adapter_data_format_adapter_0 " "Found entity 1: Video_System_avalon_st_adapter_data_format_adapter_0" {  } { { "Video_System/synthesis/submodules/Video_System_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_avalon_st_adapter_data_format_adapter_0.sv" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395574942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395574942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_avalon_st_adapter_data_format_adapter_0_state_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_avalon_st_adapter_data_format_adapter_0_state_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_avalon_st_adapter_data_format_adapter_0_state_ram " "Found entity 1: Video_System_avalon_st_adapter_data_format_adapter_0_state_ram" {  } { { "Video_System/synthesis/submodules/Video_System_avalon_st_adapter_data_format_adapter_0_state_ram.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_avalon_st_adapter_data_format_adapter_0_state_ram.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395574945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395574945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_avalon_st_adapter_data_format_adapter_0_data_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_avalon_st_adapter_data_format_adapter_0_data_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_avalon_st_adapter_data_format_adapter_0_data_ram " "Found entity 1: Video_System_avalon_st_adapter_data_format_adapter_0_data_ram" {  } { { "Video_System/synthesis/submodules/Video_System_avalon_st_adapter_data_format_adapter_0_data_ram.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_avalon_st_adapter_data_format_adapter_0_data_ram.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395574949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395574949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_irq_mapper " "Found entity 1: Video_System_irq_mapper" {  } { { "Video_System/synthesis/submodules/Video_System_irq_mapper.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395574951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395574951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0 " "Found entity 1: Video_System_mm_interconnect_0" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395574961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395574961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: Video_System_mm_interconnect_0_avalon_st_adapter_001" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395574964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395574964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: Video_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395574967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395574967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_avalon_st_adapter " "Found entity 1: Video_System_mm_interconnect_0_avalon_st_adapter" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395574971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395574971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: Video_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395574974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395574974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "Video_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395574978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395574978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "Video_System/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395574982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395574982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395574985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395574985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_mm_interconnect_0_rsp_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_mm_interconnect_0_rsp_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_rsp_mux_003 " "Found entity 1: Video_System_mm_interconnect_0_rsp_mux_003" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_mux_003.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395574989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395574989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file video_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Video_System/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395574992 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Video_System/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395574992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395574992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_rsp_mux_002 " "Found entity 1: Video_System_mm_interconnect_0_rsp_mux_002" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395574995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395574995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_rsp_mux " "Found entity 1: Video_System_mm_interconnect_0_rsp_mux" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395574998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395574998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_rsp_demux_001 " "Found entity 1: Video_System_mm_interconnect_0_rsp_demux_001" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395575001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_rsp_demux " "Found entity 1: Video_System_mm_interconnect_0_rsp_demux" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395575004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_mm_interconnect_0_cmd_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_mm_interconnect_0_cmd_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_cmd_mux_004 " "Found entity 1: Video_System_mm_interconnect_0_cmd_mux_004" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_mux_004.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395575007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_cmd_mux_001 " "Found entity 1: Video_System_mm_interconnect_0_cmd_mux_001" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395575010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_cmd_mux " "Found entity 1: Video_System_mm_interconnect_0_cmd_mux" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395575014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_mm_interconnect_0_cmd_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_mm_interconnect_0_cmd_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_cmd_demux_003 " "Found entity 1: Video_System_mm_interconnect_0_cmd_demux_003" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_demux_003.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395575017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_cmd_demux_002 " "Found entity 1: Video_System_mm_interconnect_0_cmd_demux_002" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395575020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_cmd_demux " "Found entity 1: Video_System_mm_interconnect_0_cmd_demux" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395575023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395575026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395575029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file video_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575034 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575034 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575034 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575034 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395575034 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1492395575040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395575041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "Video_System/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395575044 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "Video_System/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1492395575047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "Video_System/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395575048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "Video_System/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395575050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "Video_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395575054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "Video_System/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395575057 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Video_System_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at Video_System_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1492395575059 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Video_System_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at Video_System_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1492395575059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file video_system/synthesis/submodules/video_system_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_router_008_default_decode " "Found entity 1: Video_System_mm_interconnect_0_router_008_default_decode" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575060 ""} { "Info" "ISGN_ENTITY_NAME" "2 Video_System_mm_interconnect_0_router_008 " "Found entity 2: Video_System_mm_interconnect_0_router_008" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395575060 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Video_System_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at Video_System_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1492395575063 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Video_System_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at Video_System_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1492395575063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file video_system/synthesis/submodules/video_system_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_router_005_default_decode " "Found entity 1: Video_System_mm_interconnect_0_router_005_default_decode" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575063 ""} { "Info" "ISGN_ENTITY_NAME" "2 Video_System_mm_interconnect_0_router_005 " "Found entity 2: Video_System_mm_interconnect_0_router_005" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395575063 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Video_System_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at Video_System_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1492395575066 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Video_System_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at Video_System_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1492395575066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file video_system/synthesis/submodules/video_system_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_router_004_default_decode " "Found entity 1: Video_System_mm_interconnect_0_router_004_default_decode" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575067 ""} { "Info" "ISGN_ENTITY_NAME" "2 Video_System_mm_interconnect_0_router_004 " "Found entity 2: Video_System_mm_interconnect_0_router_004" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395575067 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Video_System_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at Video_System_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1492395575069 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Video_System_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at Video_System_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1492395575070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file video_system/synthesis/submodules/video_system_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_router_003_default_decode " "Found entity 1: Video_System_mm_interconnect_0_router_003_default_decode" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575070 ""} { "Info" "ISGN_ENTITY_NAME" "2 Video_System_mm_interconnect_0_router_003 " "Found entity 2: Video_System_mm_interconnect_0_router_003" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395575070 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Video_System_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at Video_System_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1492395575073 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Video_System_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at Video_System_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1492395575073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file video_system/synthesis/submodules/video_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_router_002_default_decode " "Found entity 1: Video_System_mm_interconnect_0_router_002_default_decode" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575074 ""} { "Info" "ISGN_ENTITY_NAME" "2 Video_System_mm_interconnect_0_router_002 " "Found entity 2: Video_System_mm_interconnect_0_router_002" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395575074 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Video_System_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at Video_System_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1492395575076 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Video_System_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at Video_System_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1492395575076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file video_system/synthesis/submodules/video_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_router_default_decode " "Found entity 1: Video_System_mm_interconnect_0_router_default_decode" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575077 ""} { "Info" "ISGN_ENTITY_NAME" "2 Video_System_mm_interconnect_0_router " "Found entity 2: Video_System_mm_interconnect_0_router" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395575077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Video_System/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395575081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Video_System/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395575085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Video_System/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395575089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Video_System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395575093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Video_System/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395575096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_video_bayer_resampler_0.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_video_bayer_resampler_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_video_bayer_resampler_0 " "Found entity 1: Video_System_video_bayer_resampler_0" {  } { { "Video_System/synthesis/submodules/Video_System_video_bayer_resampler_0.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_video_bayer_resampler_0.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395575100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_video_scaler_shrink.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_video_scaler_shrink.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_shrink " "Found entity 1: altera_up_video_scaler_shrink" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_shrink.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_shrink.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395575103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_video_scaler_multiply_width.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_video_scaler_multiply_width.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_width " "Found entity 1: altera_up_video_scaler_multiply_width" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395575106 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "altera_up_video_scaler_multiply_height.v(307) " "Verilog HDL Module Instantiation warning at altera_up_video_scaler_multiply_height.v(307): ignored dangling comma in List of Port Connections" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1492395575110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_height " "Found entity 1: altera_up_video_scaler_multiply_height" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395575110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_video_scaler.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_video_scaler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Video_Scaler " "Found entity 1: Video_System_Video_Scaler" {  } { { "Video_System/synthesis/submodules/Video_System_Video_Scaler.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Video_Scaler.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395575113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_video_rgb_resampler.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_video_rgb_resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Video_RGB_Resampler " "Found entity 1: Video_System_Video_RGB_Resampler" {  } { { "Video_System/synthesis/submodules/Video_System_Video_RGB_Resampler.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Video_RGB_Resampler.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395575117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_video_itu_656_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_video_itu_656_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_itu_656_decoder " "Found entity 1: altera_up_video_itu_656_decoder" {  } { { "Video_System/synthesis/submodules/altera_up_video_itu_656_decoder.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_itu_656_decoder.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395575121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_video_decoder_add_endofpacket.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_video_decoder_add_endofpacket.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_decoder_add_endofpacket " "Found entity 1: altera_up_video_decoder_add_endofpacket" {  } { { "Video_System/synthesis/submodules/altera_up_video_decoder_add_endofpacket.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_decoder_add_endofpacket.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395575124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_video_camera_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_video_camera_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_camera_decoder " "Found entity 1: altera_up_video_camera_decoder" {  } { { "Video_System/synthesis/submodules/altera_up_video_camera_decoder.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_camera_decoder.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395575128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_video_dual_clock_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_video_dual_clock_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dual_clock_fifo " "Found entity 1: altera_up_video_dual_clock_fifo" {  } { { "Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395575131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_video_in_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_video_in_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Video_In_Decoder " "Found entity 1: Video_System_Video_In_Decoder" {  } { { "Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395575135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_video_dma_control_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_video_dma_control_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_control_slave " "Found entity 1: altera_up_video_dma_control_slave" {  } { { "Video_System/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_dma_control_slave.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395575138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_video_dma_to_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_video_dma_to_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_to_memory " "Found entity 1: altera_up_video_dma_to_memory" {  } { { "Video_System/synthesis/submodules/altera_up_video_dma_to_memory.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_dma_to_memory.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395575142 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "altera_up_video_dma_to_stream.v(291) " "Verilog HDL Module Instantiation warning at altera_up_video_dma_to_stream.v(291): ignored dangling comma in List of Port Connections" {  } { { "Video_System/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_dma_to_stream.v" 291 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1492395575145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_video_dma_to_stream.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_video_dma_to_stream.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_to_stream " "Found entity 1: altera_up_video_dma_to_stream" {  } { { "Video_System/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_dma_to_stream.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395575145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_video_dma.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_video_dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Video_DMA " "Found entity 1: Video_System_Video_DMA" {  } { { "Video_System/synthesis/submodules/Video_System_Video_DMA.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Video_DMA.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395575149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_video_clipper_add.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_video_clipper_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_add " "Found entity 1: altera_up_video_clipper_add" {  } { { "Video_System/synthesis/submodules/altera_up_video_clipper_add.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_clipper_add.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395575152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_video_clipper_drop.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_video_clipper_drop.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_drop " "Found entity 1: altera_up_video_clipper_drop" {  } { { "Video_System/synthesis/submodules/altera_up_video_clipper_drop.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_clipper_drop.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395575155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_video_clipper_counters.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_video_clipper_counters.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_counters " "Found entity 1: altera_up_video_clipper_counters" {  } { { "Video_System/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_clipper_counters.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395575159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_video_clipper.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_video_clipper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Video_Clipper " "Found entity 1: Video_System_Video_Clipper" {  } { { "Video_System/synthesis/submodules/Video_System_Video_Clipper.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Video_Clipper.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395575162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "Video_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395575166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_VGA_Controller " "Found entity 1: Video_System_VGA_Controller" {  } { { "Video_System/synthesis/submodules/Video_System_VGA_Controller.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_VGA_Controller.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395575169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_pixel_scaler.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_pixel_scaler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Pixel_Scaler " "Found entity 1: Video_System_Pixel_Scaler" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395575173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_pixel_rgb_resampler.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_pixel_rgb_resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Pixel_RGB_Resampler " "Found entity 1: Video_System_Pixel_RGB_Resampler" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_RGB_Resampler.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Pixel_RGB_Resampler.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395575176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_pixel_buffer_dma.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_pixel_buffer_dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Pixel_Buffer_DMA " "Found entity 1: Video_System_Pixel_Buffer_DMA" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395575180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_pixel_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_pixel_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Pixel_Buffer " "Found entity 1: Video_System_Pixel_Buffer" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395575183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Onchip_Memory " "Found entity 1: Video_System_Onchip_Memory" {  } { { "Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395575187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_dual_clock_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_dual_clock_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Dual_Clock_FIFO " "Found entity 1: Video_System_Dual_Clock_FIFO" {  } { { "Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395575190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_clock_signals.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_clock_signals.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Clock_Signals " "Found entity 1: Video_System_Clock_Signals" {  } { { "Video_System/synthesis/submodules/Video_System_Clock_Signals.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Clock_Signals.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395575194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file video_system/synthesis/submodules/video_system_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_CPU_register_bank_a_module " "Found entity 1: Video_System_CPU_register_bank_a_module" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575207 ""} { "Info" "ISGN_ENTITY_NAME" "2 Video_System_CPU_register_bank_b_module " "Found entity 2: Video_System_CPU_register_bank_b_module" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575207 ""} { "Info" "ISGN_ENTITY_NAME" "3 Video_System_CPU_nios2_oci_debug " "Found entity 3: Video_System_CPU_nios2_oci_debug" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575207 ""} { "Info" "ISGN_ENTITY_NAME" "4 Video_System_CPU_ociram_sp_ram_module " "Found entity 4: Video_System_CPU_ociram_sp_ram_module" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575207 ""} { "Info" "ISGN_ENTITY_NAME" "5 Video_System_CPU_nios2_ocimem " "Found entity 5: Video_System_CPU_nios2_ocimem" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575207 ""} { "Info" "ISGN_ENTITY_NAME" "6 Video_System_CPU_nios2_avalon_reg " "Found entity 6: Video_System_CPU_nios2_avalon_reg" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 543 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575207 ""} { "Info" "ISGN_ENTITY_NAME" "7 Video_System_CPU_nios2_oci_break " "Found entity 7: Video_System_CPU_nios2_oci_break" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 636 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575207 ""} { "Info" "ISGN_ENTITY_NAME" "8 Video_System_CPU_nios2_oci_xbrk " "Found entity 8: Video_System_CPU_nios2_oci_xbrk" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 931 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575207 ""} { "Info" "ISGN_ENTITY_NAME" "9 Video_System_CPU_nios2_oci_dbrk " "Found entity 9: Video_System_CPU_nios2_oci_dbrk" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 1138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575207 ""} { "Info" "ISGN_ENTITY_NAME" "10 Video_System_CPU_nios2_oci_itrace " "Found entity 10: Video_System_CPU_nios2_oci_itrace" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 1325 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575207 ""} { "Info" "ISGN_ENTITY_NAME" "11 Video_System_CPU_nios2_oci_td_mode " "Found entity 11: Video_System_CPU_nios2_oci_td_mode" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 1649 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575207 ""} { "Info" "ISGN_ENTITY_NAME" "12 Video_System_CPU_nios2_oci_dtrace " "Found entity 12: Video_System_CPU_nios2_oci_dtrace" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 1717 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575207 ""} { "Info" "ISGN_ENTITY_NAME" "13 Video_System_CPU_nios2_oci_compute_input_tm_cnt " "Found entity 13: Video_System_CPU_nios2_oci_compute_input_tm_cnt" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 1812 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575207 ""} { "Info" "ISGN_ENTITY_NAME" "14 Video_System_CPU_nios2_oci_fifo_wrptr_inc " "Found entity 14: Video_System_CPU_nios2_oci_fifo_wrptr_inc" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 1884 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575207 ""} { "Info" "ISGN_ENTITY_NAME" "15 Video_System_CPU_nios2_oci_fifo_cnt_inc " "Found entity 15: Video_System_CPU_nios2_oci_fifo_cnt_inc" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 1927 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575207 ""} { "Info" "ISGN_ENTITY_NAME" "16 Video_System_CPU_nios2_oci_fifo " "Found entity 16: Video_System_CPU_nios2_oci_fifo" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 1974 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575207 ""} { "Info" "ISGN_ENTITY_NAME" "17 Video_System_CPU_nios2_oci_pib " "Found entity 17: Video_System_CPU_nios2_oci_pib" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2476 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575207 ""} { "Info" "ISGN_ENTITY_NAME" "18 Video_System_CPU_nios2_oci_im " "Found entity 18: Video_System_CPU_nios2_oci_im" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2545 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575207 ""} { "Info" "ISGN_ENTITY_NAME" "19 Video_System_CPU_nios2_performance_monitors " "Found entity 19: Video_System_CPU_nios2_performance_monitors" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2662 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575207 ""} { "Info" "ISGN_ENTITY_NAME" "20 Video_System_CPU_nios2_oci " "Found entity 20: Video_System_CPU_nios2_oci" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2679 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575207 ""} { "Info" "ISGN_ENTITY_NAME" "21 Video_System_CPU " "Found entity 21: Video_System_CPU" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 3188 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395575207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_CPU_jtag_debug_module_sysclk " "Found entity 1: Video_System_CPU_jtag_debug_module_sysclk" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_sysclk.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395575212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_CPU_jtag_debug_module_tck " "Found entity 1: Video_System_CPU_jtag_debug_module_tck" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_tck.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395575216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_CPU_jtag_debug_module_wrapper " "Found entity 1: Video_System_CPU_jtag_debug_module_wrapper" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395575220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_CPU_oci_test_bench " "Found entity 1: Video_System_CPU_oci_test_bench" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_oci_test_bench.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395575223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_CPU_test_bench " "Found entity 1: Video_System_CPU_test_bench" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_test_bench.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395575227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_av_config_serial_bus_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_serial_bus_controller " "Found entity 1: altera_up_av_config_serial_bus_controller" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395575231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_slow_clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_slow_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_slow_clock_generator " "Found entity 1: altera_up_slow_clock_generator" {  } { { "Video_System/synthesis/submodules/altera_up_slow_clock_generator.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_slow_clock_generator.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395575235 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "altera_up_av_config_auto_init altera_up_av_config_auto_init.v(70) " "Verilog Module Declaration warning at altera_up_av_config_auto_init.v(70): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"altera_up_av_config_auto_init\"" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_av_config_auto_init.v" 70 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395575238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_av_config_auto_init.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_av_config_auto_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init " "Found entity 1: altera_up_av_config_auto_init" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_av_config_auto_init.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395575239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_av_config_auto_init_dc2.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_dc2 " "Found entity 1: altera_up_av_config_auto_init_dc2" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395575242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_av_config_auto_init_d5m.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_d5m " "Found entity 1: altera_up_av_config_auto_init_d5m" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395575246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_av_config_auto_init_lcm.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_lcm " "Found entity 1: altera_up_av_config_auto_init_lcm" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395575249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_av_config_auto_init_ltm.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ltm " "Found entity 1: altera_up_av_config_auto_init_ltm" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395575252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_35.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_35.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2_35 " "Found entity 1: altera_up_av_config_auto_init_ob_de2_35" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_35.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_35.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395575256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7181 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7181" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395575259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_70.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_70.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2_70 " "Found entity 1: altera_up_av_config_auto_init_ob_de2_70" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_70.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_70.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395575263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2_115 " "Found entity 1: altera_up_av_config_auto_init_ob_de2_115" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395575266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_audio " "Found entity 1: altera_up_av_config_auto_init_ob_audio" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395575269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7180 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7180" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395575273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_av_config.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_av_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_AV_Config " "Found entity 1: Video_System_AV_Config" {  } { { "Video_System/synthesis/submodules/Video_System_AV_Config.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_AV_Config.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395575277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "example_4_video_in.v 1 1 " "Found 1 design units, including 1 entities, in source file example_4_video_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Example_4_Video_In " "Found entity 1: Example_4_Video_In" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395575281 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Video_System_CPU.v(1617) " "Verilog HDL or VHDL warning at Video_System_CPU.v(1617): conditional expression evaluates to a constant" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 1617 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1492395575293 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Video_System_CPU.v(1619) " "Verilog HDL or VHDL warning at Video_System_CPU.v(1619): conditional expression evaluates to a constant" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 1619 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1492395575294 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Video_System_CPU.v(1777) " "Verilog HDL or VHDL warning at Video_System_CPU.v(1777): conditional expression evaluates to a constant" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 1777 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1492395575294 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Video_System_CPU.v(2607) " "Verilog HDL or VHDL warning at Video_System_CPU.v(2607): conditional expression evaluates to a constant" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1492395575297 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Example_4_Video_In " "Elaborating entity \"Example_4_Video_In\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1492395575455 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17..10\] Example_4_Video_In.v(105) " "Output port \"LEDR\[17..10\]\" at Example_4_Video_In.v(105) has no driver" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 105 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1492395575456 "|Example_4_Video_In"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK Example_4_Video_In.v(98) " "Output port \"I2C_SCLK\" at Example_4_Video_In.v(98) has no driver" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 98 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1492395575456 "|Example_4_Video_In"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System Video_System:Video_System " "Elaborating entity \"Video_System\" for hierarchy \"Video_System:Video_System\"" {  } { { "Example_4_Video_In.v" "Video_System" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395575473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_AV_Config Video_System:Video_System\|Video_System_AV_Config:av_config " "Elaborating entity \"Video_System_AV_Config\" for hierarchy \"Video_System:Video_System\|Video_System_AV_Config:av_config\"" {  } { { "Video_System/synthesis/Video_System.v" "av_config" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/Video_System.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395575525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init Video_System:Video_System\|Video_System_AV_Config:av_config\|altera_up_av_config_auto_init:AV_Config_Auto_Init " "Elaborating entity \"altera_up_av_config_auto_init\" for hierarchy \"Video_System:Video_System\|Video_System_AV_Config:av_config\|altera_up_av_config_auto_init:AV_Config_Auto_Init\"" {  } { { "Video_System/synthesis/submodules/Video_System_AV_Config.v" "AV_Config_Auto_Init" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_AV_Config.v" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395575563 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 altera_up_av_config_auto_init.v(156) " "Verilog HDL assignment warning at altera_up_av_config_auto_init.v(156): truncated value with size 32 to match size of target (6)" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_av_config_auto_init.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492395575564 "|Example_4_Video_In|Video_System:Video_System|Video_System_AV_Config:av_config|altera_up_av_config_auto_init:AV_Config_Auto_Init"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_de2_115 Video_System:Video_System\|Video_System_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de2_115:Auto_Init_OB_Devices_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_de2_115\" for hierarchy \"Video_System:Video_System\|Video_System_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de2_115:Auto_Init_OB_Devices_ROM\"" {  } { { "Video_System/synthesis/submodules/Video_System_AV_Config.v" "Auto_Init_OB_Devices_ROM" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_AV_Config.v" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395575585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_audio Video_System:Video_System\|Video_System_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de2_115:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_audio\" for hierarchy \"Video_System:Video_System\|Video_System_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de2_115:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM\"" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" "Auto_Init_Audio_ROM" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395575605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_adv7180 Video_System:Video_System\|Video_System_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de2_115:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_adv7180\" for hierarchy \"Video_System:Video_System\|Video_System_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de2_115:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM\"" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" "Auto_Init_Video_ROM" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395575627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_serial_bus_controller Video_System:Video_System\|Video_System_AV_Config:av_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller " "Elaborating entity \"altera_up_av_config_serial_bus_controller\" for hierarchy \"Video_System:Video_System\|Video_System_AV_Config:av_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\"" {  } { { "Video_System/synthesis/submodules/Video_System_AV_Config.v" "Serial_Bus_Controller" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_AV_Config.v" 483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395575647 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altera_up_av_config_serial_bus_controller.v(260) " "Verilog HDL assignment warning at altera_up_av_config_serial_bus_controller.v(260): truncated value with size 32 to match size of target (5)" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492395575648 "|Example_4_Video_In|Video_System:Video_System|Video_System_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_slow_clock_generator Video_System:Video_System\|Video_System_AV_Config:av_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|altera_up_slow_clock_generator:Serial_Config_Clock_Generator " "Elaborating entity \"altera_up_slow_clock_generator\" for hierarchy \"Video_System:Video_System\|Video_System_AV_Config:av_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|altera_up_slow_clock_generator:Serial_Config_Clock_Generator\"" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "Serial_Config_Clock_Generator" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395575675 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altera_up_slow_clock_generator.v(128) " "Verilog HDL assignment warning at altera_up_slow_clock_generator.v(128): truncated value with size 32 to match size of target (11)" {  } { { "Video_System/synthesis/submodules/altera_up_slow_clock_generator.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_slow_clock_generator.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492395575676 "|Example_4_Video_In|Video_System:Video_System|Video_System_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU Video_System:Video_System\|Video_System_CPU:cpu " "Elaborating entity \"Video_System_CPU\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\"" {  } { { "Video_System/synthesis/Video_System.v" "cpu" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/Video_System.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395575691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_test_bench Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_test_bench:the_Video_System_CPU_test_bench " "Elaborating entity \"Video_System_CPU_test_bench\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_test_bench:the_Video_System_CPU_test_bench\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_test_bench" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 3856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395575789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_register_bank_a_module Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_a_module:Video_System_CPU_register_bank_a " "Elaborating entity \"Video_System_CPU_register_bank_a_module\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_a_module:Video_System_CPU_register_bank_a\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "Video_System_CPU_register_bank_a" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 4341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395575809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_a_module:Video_System_CPU_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_a_module:Video_System_CPU_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_altsyncram" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395575902 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_a_module:Video_System_CPU_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_a_module:Video_System_CPU_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395575917 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_a_module:Video_System_CPU_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_a_module:Video_System_CPU_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395575917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Video_System_CPU_rf_ram_a.mif " "Parameter \"init_file\" = \"Video_System_CPU_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395575917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395575917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395575917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395575917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395575917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395575917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395575917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395575917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395575917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395575917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395575917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395575917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395575917 ""}  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1492395575917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_smg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_smg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_smg1 " "Found entity 1: altsyncram_smg1" {  } { { "db/altsyncram_smg1.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/altsyncram_smg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395575972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395575972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_smg1 Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_a_module:Video_System_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_smg1:auto_generated " "Elaborating entity \"altsyncram_smg1\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_a_module:Video_System_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_smg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395575973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_register_bank_b_module Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_b_module:Video_System_CPU_register_bank_b " "Elaborating entity \"Video_System_CPU_register_bank_b_module\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_b_module:Video_System_CPU_register_bank_b\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "Video_System_CPU_register_bank_b" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 4362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395576217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_b_module:Video_System_CPU_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_b_module:Video_System_CPU_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_altsyncram" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395576235 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_b_module:Video_System_CPU_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_b_module:Video_System_CPU_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 124 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395576250 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_b_module:Video_System_CPU_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_b_module:Video_System_CPU_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395576250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Video_System_CPU_rf_ram_b.mif " "Parameter \"init_file\" = \"Video_System_CPU_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395576250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395576250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395576250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395576250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395576250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395576250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395576250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395576250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395576250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395576250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395576250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395576250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395576250 ""}  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 124 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1492395576250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tmg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tmg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tmg1 " "Found entity 1: altsyncram_tmg1" {  } { { "db/altsyncram_tmg1.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/altsyncram_tmg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395576304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395576304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tmg1 Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_b_module:Video_System_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_tmg1:auto_generated " "Elaborating entity \"altsyncram_tmg1\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_b_module:Video_System_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_tmg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395576305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci " "Elaborating entity \"Video_System_CPU_nios2_oci\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_oci" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 4831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395576547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci_debug Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_debug:the_Video_System_CPU_nios2_oci_debug " "Elaborating entity \"Video_System_CPU_nios2_oci_debug\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_debug:the_Video_System_CPU_nios2_oci_debug\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_oci_debug" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2860 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395576580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_debug:the_Video_System_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_debug:the_Video_System_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_altera_std_synchronizer" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395576645 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_debug:the_Video_System_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_debug:the_Video_System_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395576722 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_debug:the_Video_System_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_debug:the_Video_System_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395576722 ""}  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1492395576722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_ocimem Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_ocimem:the_Video_System_CPU_nios2_ocimem " "Elaborating entity \"Video_System_CPU_nios2_ocimem\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_ocimem:the_Video_System_CPU_nios2_ocimem\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_ocimem" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395576728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_ociram_sp_ram_module Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_ocimem:the_Video_System_CPU_nios2_ocimem\|Video_System_CPU_ociram_sp_ram_module:Video_System_CPU_ociram_sp_ram " "Elaborating entity \"Video_System_CPU_ociram_sp_ram_module\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_ocimem:the_Video_System_CPU_nios2_ocimem\|Video_System_CPU_ociram_sp_ram_module:Video_System_CPU_ociram_sp_ram\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "Video_System_CPU_ociram_sp_ram" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395576821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_ocimem:the_Video_System_CPU_nios2_ocimem\|Video_System_CPU_ociram_sp_ram_module:Video_System_CPU_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_ocimem:the_Video_System_CPU_nios2_ocimem\|Video_System_CPU_ociram_sp_ram_module:Video_System_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_altsyncram" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395576856 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_ocimem:the_Video_System_CPU_nios2_ocimem\|Video_System_CPU_ociram_sp_ram_module:Video_System_CPU_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_ocimem:the_Video_System_CPU_nios2_ocimem\|Video_System_CPU_ociram_sp_ram_module:Video_System_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 335 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395576878 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_ocimem:the_Video_System_CPU_nios2_ocimem\|Video_System_CPU_ociram_sp_ram_module:Video_System_CPU_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_ocimem:the_Video_System_CPU_nios2_ocimem\|Video_System_CPU_ociram_sp_ram_module:Video_System_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Video_System_CPU_ociram_default_contents.mif " "Parameter \"init_file\" = \"Video_System_CPU_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395576878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395576878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395576878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395576878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395576878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395576878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395576878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395576878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395576878 ""}  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 335 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1492395576878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ft81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ft81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ft81 " "Found entity 1: altsyncram_ft81" {  } { { "db/altsyncram_ft81.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/altsyncram_ft81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395577041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395577041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ft81 Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_ocimem:the_Video_System_CPU_nios2_ocimem\|Video_System_CPU_ociram_sp_ram_module:Video_System_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ft81:auto_generated " "Elaborating entity \"altsyncram_ft81\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_ocimem:the_Video_System_CPU_nios2_ocimem\|Video_System_CPU_ociram_sp_ram_module:Video_System_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ft81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395577042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_avalon_reg Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_avalon_reg:the_Video_System_CPU_nios2_avalon_reg " "Elaborating entity \"Video_System_CPU_nios2_avalon_reg\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_avalon_reg:the_Video_System_CPU_nios2_avalon_reg\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_avalon_reg" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2899 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395577390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci_break Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_break:the_Video_System_CPU_nios2_oci_break " "Elaborating entity \"Video_System_CPU_nios2_oci_break\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_break:the_Video_System_CPU_nios2_oci_break\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_oci_break" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395577418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci_xbrk Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_xbrk:the_Video_System_CPU_nios2_oci_xbrk " "Elaborating entity \"Video_System_CPU_nios2_oci_xbrk\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_xbrk:the_Video_System_CPU_nios2_oci_xbrk\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_oci_xbrk" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395577497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci_dbrk Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_dbrk:the_Video_System_CPU_nios2_oci_dbrk " "Elaborating entity \"Video_System_CPU_nios2_oci_dbrk\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_dbrk:the_Video_System_CPU_nios2_oci_dbrk\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_oci_dbrk" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2977 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395577516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci_itrace Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_itrace:the_Video_System_CPU_nios2_oci_itrace " "Elaborating entity \"Video_System_CPU_nios2_oci_itrace\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_itrace:the_Video_System_CPU_nios2_oci_itrace\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_oci_itrace" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2996 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395577534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci_dtrace Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_dtrace:the_Video_System_CPU_nios2_oci_dtrace " "Elaborating entity \"Video_System_CPU_nios2_oci_dtrace\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_dtrace:the_Video_System_CPU_nios2_oci_dtrace\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_oci_dtrace" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 3011 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395577593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci_td_mode Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_dtrace:the_Video_System_CPU_nios2_oci_dtrace\|Video_System_CPU_nios2_oci_td_mode:Video_System_CPU_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"Video_System_CPU_nios2_oci_td_mode\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_dtrace:the_Video_System_CPU_nios2_oci_dtrace\|Video_System_CPU_nios2_oci_td_mode:Video_System_CPU_nios2_oci_trc_ctrl_td_mode\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "Video_System_CPU_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 1766 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395577649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci_fifo Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_fifo:the_Video_System_CPU_nios2_oci_fifo " "Elaborating entity \"Video_System_CPU_nios2_oci_fifo\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_fifo:the_Video_System_CPU_nios2_oci_fifo\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_oci_fifo" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 3030 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395577661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci_compute_input_tm_cnt Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_fifo:the_Video_System_CPU_nios2_oci_fifo\|Video_System_CPU_nios2_oci_compute_input_tm_cnt:the_Video_System_CPU_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"Video_System_CPU_nios2_oci_compute_input_tm_cnt\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_fifo:the_Video_System_CPU_nios2_oci_fifo\|Video_System_CPU_nios2_oci_compute_input_tm_cnt:the_Video_System_CPU_nios2_oci_compute_input_tm_cnt\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395577699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci_fifo_wrptr_inc Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_fifo:the_Video_System_CPU_nios2_oci_fifo\|Video_System_CPU_nios2_oci_fifo_wrptr_inc:the_Video_System_CPU_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"Video_System_CPU_nios2_oci_fifo_wrptr_inc\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_fifo:the_Video_System_CPU_nios2_oci_fifo\|Video_System_CPU_nios2_oci_fifo_wrptr_inc:the_Video_System_CPU_nios2_oci_fifo_wrptr_inc\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395577711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci_fifo_cnt_inc Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_fifo:the_Video_System_CPU_nios2_oci_fifo\|Video_System_CPU_nios2_oci_fifo_cnt_inc:the_Video_System_CPU_nios2_oci_fifo_cnt_inc " "Elaborating entity \"Video_System_CPU_nios2_oci_fifo_cnt_inc\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_fifo:the_Video_System_CPU_nios2_oci_fifo\|Video_System_CPU_nios2_oci_fifo_cnt_inc:the_Video_System_CPU_nios2_oci_fifo_cnt_inc\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_oci_fifo_cnt_inc" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395577723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_oci_test_bench Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_fifo:the_Video_System_CPU_nios2_oci_fifo\|Video_System_CPU_oci_test_bench:the_Video_System_CPU_oci_test_bench " "Elaborating entity \"Video_System_CPU_oci_test_bench\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_fifo:the_Video_System_CPU_nios2_oci_fifo\|Video_System_CPU_oci_test_bench:the_Video_System_CPU_oci_test_bench\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_oci_test_bench" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395577735 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "Video_System_CPU_oci_test_bench " "Entity \"Video_System_CPU_oci_test_bench\" contains only dangling pins" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_oci_test_bench" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2127 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1492395577736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci_pib Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_pib:the_Video_System_CPU_nios2_oci_pib " "Elaborating entity \"Video_System_CPU_nios2_oci_pib\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_pib:the_Video_System_CPU_nios2_oci_pib\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_oci_pib" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 3040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395577749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci_im Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im " "Elaborating entity \"Video_System_CPU_nios2_oci_im\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_oci_im" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 3061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395577763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_jtag_debug_module_wrapper Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper " "Elaborating entity \"Video_System_CPU_jtag_debug_module_wrapper\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_jtag_debug_module_wrapper" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 3166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395577782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_jtag_debug_module_tck Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|Video_System_CPU_jtag_debug_module_tck:the_Video_System_CPU_jtag_debug_module_tck " "Elaborating entity \"Video_System_CPU_jtag_debug_module_tck\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|Video_System_CPU_jtag_debug_module_tck:the_Video_System_CPU_jtag_debug_module_tck\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" "the_Video_System_CPU_jtag_debug_module_tck" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395577798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_jtag_debug_module_sysclk Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|Video_System_CPU_jtag_debug_module_sysclk:the_Video_System_CPU_jtag_debug_module_sysclk " "Elaborating entity \"Video_System_CPU_jtag_debug_module_sysclk\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|Video_System_CPU_jtag_debug_module_sysclk:the_Video_System_CPU_jtag_debug_module_sysclk\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" "the_Video_System_CPU_jtag_debug_module_sysclk" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395577846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_jtag_debug_module_phy\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" "Video_System_CPU_jtag_debug_module_phy" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395577924 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_jtag_debug_module_phy " "Elaborated megafunction instantiation \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_jtag_debug_module_phy\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395577940 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_jtag_debug_module_phy " "Instantiated megafunction \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395577940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395577940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395577940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395577940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395577940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395577940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395577940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395577940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395577940 ""}  } { { "Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1492395577940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395577943 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_jtag_debug_module_phy " "Elaborated megafunction instantiation \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395577960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395578496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395578646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_Clock_Signals Video_System:Video_System\|Video_System_Clock_Signals:clock_signals " "Elaborating entity \"Video_System_Clock_Signals\" for hierarchy \"Video_System:Video_System\|Video_System_Clock_Signals:clock_signals\"" {  } { { "Video_System/synthesis/Video_System.v" "clock_signals" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/Video_System.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395578699 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SDRAM_CLK Video_System_Clock_Signals.v(97) " "Verilog HDL or VHDL warning at Video_System_Clock_Signals.v(97): object \"SDRAM_CLK\" assigned a value but never read" {  } { { "Video_System/synthesis/submodules/Video_System_Clock_Signals.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Clock_Signals.v" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1492395578699 "|Example_4_Video_In|Video_System:Video_System|Video_System_Clock_Signals:clock_signals"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Video_System:Video_System\|Video_System_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System " "Elaborating entity \"altpll\" for hierarchy \"Video_System:Video_System\|Video_System_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System\"" {  } { { "Video_System/synthesis/submodules/Video_System_Clock_Signals.v" "DE_Clock_Generator_System" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Clock_Signals.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395578764 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Video_System\|Video_System_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System " "Elaborated megafunction instantiation \"Video_System:Video_System\|Video_System_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System\"" {  } { { "Video_System/synthesis/submodules/Video_System_Clock_Signals.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Clock_Signals.v" 162 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395578781 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Video_System\|Video_System_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System " "Instantiated megafunction \"Video_System:Video_System\|Video_System_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395578781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395578781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395578781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395578781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395578781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395578781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395578781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395578781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395578781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395578781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395578781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 20000 " "Parameter \"clk2_phase_shift\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395578781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395578781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395578781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395578781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395578781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395578781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395578781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395578781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395578781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395578781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395578781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395578781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395578781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395578781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395578781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395578781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395578781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395578781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395578781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395578781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395578781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395578781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395578781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395578781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395578781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395578781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395578781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395578781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395578781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395578781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395578781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395578781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395578781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395578781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395578781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395578781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395578781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395578781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395578781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395578781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395578781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395578781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395578781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395578781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395578781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395578781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395578781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395578781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395578781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395578781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395578781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395578781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395578781 ""}  } { { "Video_System/synthesis/submodules/Video_System_Clock_Signals.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Clock_Signals.v" 162 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1492395578781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_6rb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_6rb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_6rb2 " "Found entity 1: altpll_6rb2" {  } { { "db/altpll_6rb2.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/altpll_6rb2.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395578833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395578833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_6rb2 Video_System:Video_System\|Video_System_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System\|altpll_6rb2:auto_generated " "Elaborating entity \"altpll_6rb2\" for hierarchy \"Video_System:Video_System\|Video_System_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System\|altpll_6rb2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395578834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_Dual_Clock_FIFO Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo " "Elaborating entity \"Video_System_Dual_Clock_FIFO\" for hierarchy \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\"" {  } { { "Video_System/synthesis/Video_System.v" "dual_clock_fifo" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/Video_System.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395578849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO " "Elaborating entity \"dcfifo\" for hierarchy \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\"" {  } { { "Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" "Data_FIFO" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395579345 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO " "Elaborated megafunction instantiation \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\"" {  } { { "Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" 174 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395579358 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO " "Instantiated megafunction \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395579358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395579358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395579358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395579358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395579358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395579358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395579358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395579358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395579358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395579358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395579358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395579358 ""}  } { { "Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" 174 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1492395579358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_nsj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_nsj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_nsj1 " "Found entity 1: dcfifo_nsj1" {  } { { "db/dcfifo_nsj1.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/dcfifo_nsj1.tdf" 43 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395579479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395579479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_nsj1 Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated " "Elaborating entity \"dcfifo_nsj1\" for hierarchy \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395579479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_tgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_tgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_tgb " "Found entity 1: a_gray2bin_tgb" {  } { { "db/a_gray2bin_tgb.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/a_gray2bin_tgb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395579539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395579539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_tgb Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_gray2bin_tgb:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_tgb\" for hierarchy \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_gray2bin_tgb:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_nsj1.tdf" "wrptr_g_gray2bin" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/dcfifo_nsj1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395579540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_qn6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_qn6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_qn6 " "Found entity 1: a_graycounter_qn6" {  } { { "db/a_graycounter_qn6.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/a_graycounter_qn6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395579631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395579631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_qn6 Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_graycounter_qn6:rdptr_g1p " "Elaborating entity \"a_graycounter_qn6\" for hierarchy \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_graycounter_qn6:rdptr_g1p\"" {  } { { "db/dcfifo_nsj1.tdf" "rdptr_g1p" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/dcfifo_nsj1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395579632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_m5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_m5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_m5c " "Found entity 1: a_graycounter_m5c" {  } { { "db/a_graycounter_m5c.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/a_graycounter_m5c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395579742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395579742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_m5c Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_graycounter_m5c:wrptr_g1p " "Elaborating entity \"a_graycounter_m5c\" for hierarchy \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_graycounter_m5c:wrptr_g1p\"" {  } { { "db/dcfifo_nsj1.tdf" "wrptr_g1p" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/dcfifo_nsj1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395579743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j421.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j421.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j421 " "Found entity 1: altsyncram_j421" {  } { { "db/altsyncram_j421.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/altsyncram_j421.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395579837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395579837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j421 Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram " "Elaborating entity \"altsyncram_j421\" for hierarchy \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\"" {  } { { "db/dcfifo_nsj1.tdf" "fifo_ram" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/dcfifo_nsj1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395579838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_g9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_g9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_g9l " "Found entity 1: alt_synch_pipe_g9l" {  } { { "db/alt_synch_pipe_g9l.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/alt_synch_pipe_g9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395579882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395579882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_g9l Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_g9l\" for hierarchy \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\"" {  } { { "db/dcfifo_nsj1.tdf" "rs_dgwp" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/dcfifo_nsj1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395579883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1v8 " "Found entity 1: dffpipe_1v8" {  } { { "db/dffpipe_1v8.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/dffpipe_1v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395579909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395579909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1v8 Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\|dffpipe_1v8:dffpipe12 " "Elaborating entity \"dffpipe_1v8\" for hierarchy \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\|dffpipe_1v8:dffpipe12\"" {  } { { "db/alt_synch_pipe_g9l.tdf" "dffpipe12" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/alt_synch_pipe_g9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395579911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0v8 " "Found entity 1: dffpipe_0v8" {  } { { "db/dffpipe_0v8.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/dffpipe_0v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395579942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395579942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0v8 Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|dffpipe_0v8:ws_brp " "Elaborating entity \"dffpipe_0v8\" for hierarchy \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|dffpipe_0v8:ws_brp\"" {  } { { "db/dcfifo_nsj1.tdf" "ws_brp" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/dcfifo_nsj1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395579943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_h9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_h9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_h9l " "Found entity 1: alt_synch_pipe_h9l" {  } { { "db/alt_synch_pipe_h9l.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/alt_synch_pipe_h9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395579975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395579975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_h9l Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_h9l\" for hierarchy \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\"" {  } { { "db/dcfifo_nsj1.tdf" "ws_dgrp" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/dcfifo_nsj1.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395579976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2v8 " "Found entity 1: dffpipe_2v8" {  } { { "db/dffpipe_2v8.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/dffpipe_2v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395580002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395580002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2v8 Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\|dffpipe_2v8:dffpipe16 " "Elaborating entity \"dffpipe_2v8\" for hierarchy \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\|dffpipe_2v8:dffpipe16\"" {  } { { "db/alt_synch_pipe_h9l.tdf" "dffpipe16" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/alt_synch_pipe_h9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395580003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a66 " "Found entity 1: cmpr_a66" {  } { { "db/cmpr_a66.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/cmpr_a66.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395580065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395580065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_a66 Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|cmpr_a66:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_a66\" for hierarchy \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|cmpr_a66:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_nsj1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/dcfifo_nsj1.tdf" 85 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395580066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/mux_j28.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395580137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395580137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_j28\" for hierarchy \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_nsj1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/dcfifo_nsj1.tdf" 93 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395580138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_Onchip_Memory Video_System:Video_System\|Video_System_Onchip_Memory:onchip_memory " "Elaborating entity \"Video_System_Onchip_Memory\" for hierarchy \"Video_System:Video_System\|Video_System_Onchip_Memory:onchip_memory\"" {  } { { "Video_System/synthesis/Video_System.v" "onchip_memory" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/Video_System.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395580162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Video_System:Video_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Video_System:Video_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" "the_altsyncram" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395580189 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Video_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Video_System:Video_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395580209 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Video_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"Video_System:Video_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395580209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Video_System_Onchip_Memory.hex " "Parameter \"init_file\" = \"Video_System_Onchip_Memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395580209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395580209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395580209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395580209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395580209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395580209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395580209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395580209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395580209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395580209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395580209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395580209 ""}  } { { "Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1492395580209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qgh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qgh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qgh1 " "Found entity 1: altsyncram_qgh1" {  } { { "db/altsyncram_qgh1.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/altsyncram_qgh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395580264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395580264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qgh1 Video_System:Video_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_qgh1:auto_generated " "Elaborating entity \"altsyncram_qgh1\" for hierarchy \"Video_System:Video_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_qgh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395580265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_Pixel_Buffer Video_System:Video_System\|Video_System_Pixel_Buffer:pixel_buffer " "Elaborating entity \"Video_System_Pixel_Buffer\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Buffer:pixel_buffer\"" {  } { { "Video_System/synthesis/Video_System.v" "pixel_buffer" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/Video_System.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395580577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_Pixel_Buffer_DMA Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma " "Elaborating entity \"Video_System_Pixel_Buffer_DMA\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\"" {  } { { "Video_System/synthesis/Video_System.v" "pixel_buffer_dma" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/Video_System.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395580601 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Video_System_Pixel_Buffer_DMA.v(256) " "Verilog HDL assignment warning at Video_System_Pixel_Buffer_DMA.v(256): truncated value with size 32 to match size of target (16)" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492395580602 "|Example_4_Video_In|Video_System:Video_System|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Video_System_Pixel_Buffer_DMA.v(257) " "Verilog HDL assignment warning at Video_System_Pixel_Buffer_DMA.v(257): truncated value with size 32 to match size of target (16)" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492395580602 "|Example_4_Video_In|Video_System:Video_System|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Video_System_Pixel_Buffer_DMA.v(262) " "Verilog HDL assignment warning at Video_System_Pixel_Buffer_DMA.v(262): truncated value with size 32 to match size of target (8)" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492395580602 "|Example_4_Video_In|Video_System:Video_System|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Video_System_Pixel_Buffer_DMA.v(263) " "Verilog HDL assignment warning at Video_System_Pixel_Buffer_DMA.v(263): truncated value with size 32 to match size of target (8)" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492395580602 "|Example_4_Video_In|Video_System:Video_System|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Video_System_Pixel_Buffer_DMA.v(343) " "Verilog HDL assignment warning at Video_System_Pixel_Buffer_DMA.v(343): truncated value with size 32 to match size of target (9)" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492395580604 "|Example_4_Video_In|Video_System:Video_System|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Video_System_Pixel_Buffer_DMA.v(357) " "Verilog HDL assignment warning at Video_System_Pixel_Buffer_DMA.v(357): truncated value with size 32 to match size of target (8)" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" 357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492395580604 "|Example_4_Video_In|Video_System:Video_System|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer " "Elaborating entity \"scfifo\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\"" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" "Image_Buffer" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395580826 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer " "Elaborated megafunction instantiation \"Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\"" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" 415 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395580837 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer " "Instantiated megafunction \"Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395580837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 32 " "Parameter \"almost_empty_value\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395580837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 96 " "Parameter \"almost_full_value\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395580837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395580837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395580837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395580837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395580837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 18 " "Parameter \"lpm_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395580837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395580837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395580837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395580837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395580837 ""}  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" 415 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1492395580837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_p4a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_p4a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_p4a1 " "Found entity 1: scfifo_p4a1" {  } { { "db/scfifo_p4a1.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/scfifo_p4a1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395580886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395580886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_p4a1 Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated " "Elaborating entity \"scfifo_p4a1\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395580887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_es31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_es31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_es31 " "Found entity 1: a_dpfifo_es31" {  } { { "db/a_dpfifo_es31.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/a_dpfifo_es31.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395580916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395580916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_es31 Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo " "Elaborating entity \"a_dpfifo_es31\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\"" {  } { { "db/scfifo_p4a1.tdf" "dpfifo" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/scfifo_p4a1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395580917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ftb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ftb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ftb1 " "Found entity 1: altsyncram_ftb1" {  } { { "db/altsyncram_ftb1.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/altsyncram_ftb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395580976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395580976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ftb1 Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|altsyncram_ftb1:FIFOram " "Elaborating entity \"altsyncram_ftb1\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|altsyncram_ftb1:FIFOram\"" {  } { { "db/a_dpfifo_es31.tdf" "FIFOram" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/a_dpfifo_es31.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395580978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ks8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ks8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ks8 " "Found entity 1: cmpr_ks8" {  } { { "db/cmpr_ks8.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/cmpr_ks8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395581041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395581041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cmpr_ks8:almost_full_comparer " "Elaborating entity \"cmpr_ks8\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cmpr_ks8:almost_full_comparer\"" {  } { { "db/a_dpfifo_es31.tdf" "almost_full_comparer" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/a_dpfifo_es31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395581042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cmpr_ks8:three_comparison " "Elaborating entity \"cmpr_ks8\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cmpr_ks8:three_comparison\"" {  } { { "db/a_dpfifo_es31.tdf" "three_comparison" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/a_dpfifo_es31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395581052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v9b " "Found entity 1: cntr_v9b" {  } { { "db/cntr_v9b.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/cntr_v9b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395581110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395581110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_v9b Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_v9b:rd_ptr_msb " "Elaborating entity \"cntr_v9b\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_v9b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_es31.tdf" "rd_ptr_msb" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/a_dpfifo_es31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395581111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ca7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ca7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ca7 " "Found entity 1: cntr_ca7" {  } { { "db/cntr_ca7.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/cntr_ca7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395581174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395581174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ca7 Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_ca7:usedw_counter " "Elaborating entity \"cntr_ca7\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_ca7:usedw_counter\"" {  } { { "db/a_dpfifo_es31.tdf" "usedw_counter" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/a_dpfifo_es31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395581175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ab " "Found entity 1: cntr_0ab" {  } { { "db/cntr_0ab.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/cntr_0ab.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395581244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395581244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ab Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_0ab:wr_ptr " "Elaborating entity \"cntr_0ab\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_0ab:wr_ptr\"" {  } { { "db/a_dpfifo_es31.tdf" "wr_ptr" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/a_dpfifo_es31.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395581246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_Pixel_RGB_Resampler Video_System:Video_System\|Video_System_Pixel_RGB_Resampler:pixel_rgb_resampler " "Elaborating entity \"Video_System_Pixel_RGB_Resampler\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_RGB_Resampler:pixel_rgb_resampler\"" {  } { { "Video_System/synthesis/Video_System.v" "pixel_rgb_resampler" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/Video_System.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395581275 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a Video_System_Pixel_RGB_Resampler.v(125) " "Verilog HDL or VHDL warning at Video_System_Pixel_RGB_Resampler.v(125): object \"a\" assigned a value but never read" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_RGB_Resampler.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Pixel_RGB_Resampler.v" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1492395581275 "|Example_4_Video_In|Video_System:Video_System|Video_System_Pixel_RGB_Resampler:pixel_rgb_resampler"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_Pixel_Scaler Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler " "Elaborating entity \"Video_System_Pixel_Scaler\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\"" {  } { { "Video_System/synthesis/Video_System.v" "pixel_scaler" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/Video_System.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395581296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_scaler_multiply_height Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height " "Elaborating entity \"altera_up_video_scaler_multiply_height\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\"" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" "Multiply_Height" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395581316 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_video_scaler_multiply_height.v(222) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(222): truncated value with size 32 to match size of target (9)" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492395581317 "|Example_4_Video_In|Video_System:Video_System|Video_System_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_video_scaler_multiply_height.v(234) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(234): truncated value with size 32 to match size of target (9)" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492395581318 "|Example_4_Video_In|Video_System:Video_System|Video_System_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altera_up_video_scaler_multiply_height.v(245) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(245): truncated value with size 32 to match size of target (1)" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492395581318 "|Example_4_Video_In|Video_System:Video_System|Video_System_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\"" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "Multiply_Height_FIFO" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395581795 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Elaborated megafunction instantiation \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\"" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395581819 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Instantiated megafunction \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395581819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395581819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 321 " "Parameter \"lpm_numwords\" = \"321\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395581819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395581819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395581819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395581819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395581819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395581819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395581819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395581819 ""}  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1492395581819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ci31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ci31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ci31 " "Found entity 1: scfifo_ci31" {  } { { "db/scfifo_ci31.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/scfifo_ci31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395581926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395581926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ci31 Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated " "Elaborating entity \"scfifo_ci31\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395581927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_v931.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_v931.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_v931 " "Found entity 1: a_dpfifo_v931" {  } { { "db/a_dpfifo_v931.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/a_dpfifo_v931.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395581972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395581972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_v931 Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo " "Elaborating entity \"a_dpfifo_v931\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\"" {  } { { "db/scfifo_ci31.tdf" "dpfifo" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/scfifo_ci31.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395581973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5tb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5tb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5tb1 " "Found entity 1: altsyncram_5tb1" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/altsyncram_5tb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395582072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395582072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5tb1 Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram " "Elaborating entity \"altsyncram_5tb1\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\"" {  } { { "db/a_dpfifo_v931.tdf" "FIFOram" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/a_dpfifo_v931.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395582073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ms8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ms8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ms8 " "Found entity 1: cmpr_ms8" {  } { { "db/cmpr_ms8.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/cmpr_ms8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395582158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395582158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ms8 Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cmpr_ms8:almost_full_comparer " "Elaborating entity \"cmpr_ms8\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cmpr_ms8:almost_full_comparer\"" {  } { { "db/a_dpfifo_v931.tdf" "almost_full_comparer" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/a_dpfifo_v931.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395582159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ms8 Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cmpr_ms8:three_comparison " "Elaborating entity \"cmpr_ms8\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cmpr_ms8:three_comparison\"" {  } { { "db/a_dpfifo_v931.tdf" "three_comparison" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/a_dpfifo_v931.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395582173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ab " "Found entity 1: cntr_1ab" {  } { { "db/cntr_1ab.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/cntr_1ab.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395582232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395582232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ab Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_1ab:rd_ptr_msb " "Elaborating entity \"cntr_1ab\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_1ab:rd_ptr_msb\"" {  } { { "db/a_dpfifo_v931.tdf" "rd_ptr_msb" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/a_dpfifo_v931.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395582233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ea7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ea7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ea7 " "Found entity 1: cntr_ea7" {  } { { "db/cntr_ea7.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/cntr_ea7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395582291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395582291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ea7 Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_ea7:usedw_counter " "Elaborating entity \"cntr_ea7\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_ea7:usedw_counter\"" {  } { { "db/a_dpfifo_v931.tdf" "usedw_counter" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/a_dpfifo_v931.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395582293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2ab " "Found entity 1: cntr_2ab" {  } { { "db/cntr_2ab.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/cntr_2ab.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395582352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395582352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2ab Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr " "Elaborating entity \"cntr_2ab\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\"" {  } { { "db/a_dpfifo_v931.tdf" "wr_ptr" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/a_dpfifo_v931.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395582353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_scaler_multiply_width Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_width:Multiply_Width " "Elaborating entity \"altera_up_video_scaler_multiply_width\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_width:Multiply_Width\"" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" "Multiply_Width" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395582372 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altera_up_video_scaler_multiply_width.v(184) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_width.v(184): truncated value with size 32 to match size of target (1)" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492395582373 "|Example_4_Video_In|Video_System:Video_System|Video_System_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_width:Multiply_Width"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_VGA_Controller Video_System:Video_System\|Video_System_VGA_Controller:vga_controller " "Elaborating entity \"Video_System_VGA_Controller\" for hierarchy \"Video_System:Video_System\|Video_System_VGA_Controller:vga_controller\"" {  } { { "Video_System/synthesis/Video_System.v" "vga_controller" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/Video_System.v" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395582392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_video_vga_timing Video_System:Video_System\|Video_System_VGA_Controller:vga_controller\|altera_up_avalon_video_vga_timing:VGA_Timing " "Elaborating entity \"altera_up_avalon_video_vga_timing\" for hierarchy \"Video_System:Video_System\|Video_System_VGA_Controller:vga_controller\|altera_up_avalon_video_vga_timing:VGA_Timing\"" {  } { { "Video_System/synthesis/submodules/Video_System_VGA_Controller.v" "VGA_Timing" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_VGA_Controller.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395582410 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(218) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(218): truncated value with size 32 to match size of target (10)" {  } { { "Video_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492395582411 "|Example_4_Video_In|Video_System:Video_System|Video_System_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(219) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(219): truncated value with size 32 to match size of target (10)" {  } { { "Video_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492395582411 "|Example_4_Video_In|Video_System:Video_System|Video_System_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_Video_Clipper Video_System:Video_System\|Video_System_Video_Clipper:video_clipper " "Elaborating entity \"Video_System_Video_Clipper\" for hierarchy \"Video_System:Video_System\|Video_System_Video_Clipper:video_clipper\"" {  } { { "Video_System/synthesis/Video_System.v" "video_clipper" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/Video_System.v" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395582430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_drop Video_System:Video_System\|Video_System_Video_Clipper:video_clipper\|altera_up_video_clipper_drop:Clipper_Drop " "Elaborating entity \"altera_up_video_clipper_drop\" for hierarchy \"Video_System:Video_System\|Video_System_Video_Clipper:video_clipper\|altera_up_video_clipper_drop:Clipper_Drop\"" {  } { { "Video_System/synthesis/submodules/Video_System_Video_Clipper.v" "Clipper_Drop" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Video_Clipper.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395582446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_counters Video_System:Video_System\|Video_System_Video_Clipper:video_clipper\|altera_up_video_clipper_drop:Clipper_Drop\|altera_up_video_clipper_counters:Clipper_Drop_Counters " "Elaborating entity \"altera_up_video_clipper_counters\" for hierarchy \"Video_System:Video_System\|Video_System_Video_Clipper:video_clipper\|altera_up_video_clipper_drop:Clipper_Drop\|altera_up_video_clipper_counters:Clipper_Drop_Counters\"" {  } { { "Video_System/synthesis/submodules/altera_up_video_clipper_drop.v" "Clipper_Drop_Counters" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_clipper_drop.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395582463 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_video_clipper_counters.v(139) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(139): truncated value with size 32 to match size of target (10)" {  } { { "Video_System/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_clipper_counters.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492395582464 "|Example_4_Video_In|Video_System:Video_System|Video_System_Video_Clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altera_up_video_clipper_counters.v(150) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(150): truncated value with size 32 to match size of target (8)" {  } { { "Video_System/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_clipper_counters.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492395582464 "|Example_4_Video_In|Video_System:Video_System|Video_System_Video_Clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_add Video_System:Video_System\|Video_System_Video_Clipper:video_clipper\|altera_up_video_clipper_add:Clipper_Add " "Elaborating entity \"altera_up_video_clipper_add\" for hierarchy \"Video_System:Video_System\|Video_System_Video_Clipper:video_clipper\|altera_up_video_clipper_add:Clipper_Add\"" {  } { { "Video_System/synthesis/submodules/Video_System_Video_Clipper.v" "Clipper_Add" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Video_Clipper.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395582481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_counters Video_System:Video_System\|Video_System_Video_Clipper:video_clipper\|altera_up_video_clipper_add:Clipper_Add\|altera_up_video_clipper_counters:Clipper_Add_Counters " "Elaborating entity \"altera_up_video_clipper_counters\" for hierarchy \"Video_System:Video_System\|Video_System_Video_Clipper:video_clipper\|altera_up_video_clipper_add:Clipper_Add\|altera_up_video_clipper_counters:Clipper_Add_Counters\"" {  } { { "Video_System/synthesis/submodules/altera_up_video_clipper_add.v" "Clipper_Add_Counters" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_clipper_add.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395582502 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_video_clipper_counters.v(139) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(139): truncated value with size 32 to match size of target (10)" {  } { { "Video_System/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_clipper_counters.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492395582503 "|Example_4_Video_In|Video_System:Video_System|Video_System_Video_Clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altera_up_video_clipper_counters.v(150) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(150): truncated value with size 32 to match size of target (8)" {  } { { "Video_System/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_clipper_counters.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492395582503 "|Example_4_Video_In|Video_System:Video_System|Video_System_Video_Clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_Video_DMA Video_System:Video_System\|Video_System_Video_DMA:video_dma " "Elaborating entity \"Video_System_Video_DMA\" for hierarchy \"Video_System:Video_System\|Video_System_Video_DMA:video_dma\"" {  } { { "Video_System/synthesis/Video_System.v" "video_dma" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/Video_System.v" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395582523 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Video_System_Video_DMA.v(191) " "Verilog HDL assignment warning at Video_System_Video_DMA.v(191): truncated value with size 32 to match size of target (8)" {  } { { "Video_System/synthesis/submodules/Video_System_Video_DMA.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Video_DMA.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492395582524 "|Example_4_Video_In|Video_System:Video_System|Video_System_Video_DMA:video_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Video_System_Video_DMA.v(194) " "Verilog HDL assignment warning at Video_System_Video_DMA.v(194): truncated value with size 32 to match size of target (9)" {  } { { "Video_System/synthesis/submodules/Video_System_Video_DMA.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Video_DMA.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492395582524 "|Example_4_Video_In|Video_System:Video_System|Video_System_Video_DMA:video_dma"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dma_control_slave Video_System:Video_System\|Video_System_Video_DMA:video_dma\|altera_up_video_dma_control_slave:DMA_Control_Slave " "Elaborating entity \"altera_up_video_dma_control_slave\" for hierarchy \"Video_System:Video_System\|Video_System_Video_DMA:video_dma\|altera_up_video_dma_control_slave:DMA_Control_Slave\"" {  } { { "Video_System/synthesis/submodules/Video_System_Video_DMA.v" "DMA_Control_Slave" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Video_DMA.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395582546 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altera_up_video_dma_control_slave.v(147) " "Verilog HDL assignment warning at altera_up_video_dma_control_slave.v(147): truncated value with size 32 to match size of target (16)" {  } { { "Video_System/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_dma_control_slave.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492395582547 "|Example_4_Video_In|Video_System:Video_System|Video_System_Video_DMA:video_dma|altera_up_video_dma_control_slave:DMA_Control_Slave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altera_up_video_dma_control_slave.v(148) " "Verilog HDL assignment warning at altera_up_video_dma_control_slave.v(148): truncated value with size 32 to match size of target (16)" {  } { { "Video_System/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_dma_control_slave.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492395582547 "|Example_4_Video_In|Video_System:Video_System|Video_System_Video_DMA:video_dma|altera_up_video_dma_control_slave:DMA_Control_Slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dma_to_memory Video_System:Video_System\|Video_System_Video_DMA:video_dma\|altera_up_video_dma_to_memory:From_Stream_to_Memory " "Elaborating entity \"altera_up_video_dma_to_memory\" for hierarchy \"Video_System:Video_System\|Video_System_Video_DMA:video_dma\|altera_up_video_dma_to_memory:From_Stream_to_Memory\"" {  } { { "Video_System/synthesis/submodules/Video_System_Video_DMA.v" "From_Stream_to_Memory" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Video_DMA.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395582574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_Video_In_Decoder Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder " "Elaborating entity \"Video_System_Video_In_Decoder\" for hierarchy \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\"" {  } { { "Video_System/synthesis/Video_System.v" "video_in_decoder" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/Video_System.v" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395582595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_camera_decoder Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_camera_decoder:Camera_Decoder " "Elaborating entity \"altera_up_video_camera_decoder\" for hierarchy \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_camera_decoder:Camera_Decoder\"" {  } { { "Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" "Camera_Decoder" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395582615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dual_clock_fifo Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO " "Elaborating entity \"altera_up_video_dual_clock_fifo\" for hierarchy \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\"" {  } { { "Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" "Video_In_Dual_Clock_FIFO" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395582701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\"" {  } { { "Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "dcfifo_component" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395583089 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\"" {  } { { "Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395583107 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component " "Instantiated megafunction \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395583107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5, " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5,\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395583107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395583107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395583107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395583107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395583107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395583107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395583107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395583107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395583107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395583107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395583107 ""}  } { { "Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1492395583107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_j6l1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_j6l1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_j6l1 " "Found entity 1: dcfifo_j6l1" {  } { { "db/dcfifo_j6l1.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/dcfifo_j6l1.tdf" 41 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395583157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395583157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_j6l1 Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_j6l1:auto_generated " "Elaborating entity \"dcfifo_j6l1\" for hierarchy \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_j6l1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395583157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b421.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b421.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b421 " "Found entity 1: altsyncram_b421" {  } { { "db/altsyncram_b421.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/altsyncram_b421.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395583229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395583229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b421 Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_j6l1:auto_generated\|altsyncram_b421:fifo_ram " "Elaborating entity \"altsyncram_b421\" for hierarchy \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_j6l1:auto_generated\|altsyncram_b421:fifo_ram\"" {  } { { "db/dcfifo_j6l1.tdf" "fifo_ram" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/dcfifo_j6l1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395583230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_i9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_i9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_i9l " "Found entity 1: alt_synch_pipe_i9l" {  } { { "db/alt_synch_pipe_i9l.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/alt_synch_pipe_i9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395583266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395583266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_i9l Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_j6l1:auto_generated\|alt_synch_pipe_i9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_i9l\" for hierarchy \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_j6l1:auto_generated\|alt_synch_pipe_i9l:rs_dgwp\"" {  } { { "db/dcfifo_j6l1.tdf" "rs_dgwp" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/dcfifo_j6l1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395583267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3v8 " "Found entity 1: dffpipe_3v8" {  } { { "db/dffpipe_3v8.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/dffpipe_3v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395583294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395583294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3v8 Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_j6l1:auto_generated\|alt_synch_pipe_i9l:rs_dgwp\|dffpipe_3v8:dffpipe6 " "Elaborating entity \"dffpipe_3v8\" for hierarchy \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_j6l1:auto_generated\|alt_synch_pipe_i9l:rs_dgwp\|dffpipe_3v8:dffpipe6\"" {  } { { "db/alt_synch_pipe_i9l.tdf" "dffpipe6" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/alt_synch_pipe_i9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395583295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_j9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_j9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_j9l " "Found entity 1: alt_synch_pipe_j9l" {  } { { "db/alt_synch_pipe_j9l.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/alt_synch_pipe_j9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395583324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395583324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_j9l Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_j6l1:auto_generated\|alt_synch_pipe_j9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_j9l\" for hierarchy \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_j6l1:auto_generated\|alt_synch_pipe_j9l:ws_dgrp\"" {  } { { "db/dcfifo_j6l1.tdf" "ws_dgrp" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/dcfifo_j6l1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395583325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_4v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_4v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_4v8 " "Found entity 1: dffpipe_4v8" {  } { { "db/dffpipe_4v8.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/dffpipe_4v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395583350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395583350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_4v8 Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_j6l1:auto_generated\|alt_synch_pipe_j9l:ws_dgrp\|dffpipe_4v8:dffpipe9 " "Elaborating entity \"dffpipe_4v8\" for hierarchy \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_j6l1:auto_generated\|alt_synch_pipe_j9l:ws_dgrp\|dffpipe_4v8:dffpipe9\"" {  } { { "db/alt_synch_pipe_j9l.tdf" "dffpipe9" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/alt_synch_pipe_j9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395583351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_e66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e66 " "Found entity 1: cmpr_e66" {  } { { "db/cmpr_e66.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/cmpr_e66.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395583409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395583409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_e66 Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_j6l1:auto_generated\|cmpr_e66:rdempty_eq_comp " "Elaborating entity \"cmpr_e66\" for hierarchy \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_j6l1:auto_generated\|cmpr_e66:rdempty_eq_comp\"" {  } { { "db/dcfifo_j6l1.tdf" "rdempty_eq_comp" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/dcfifo_j6l1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395583411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_Video_RGB_Resampler Video_System:Video_System\|Video_System_Video_RGB_Resampler:video_rgb_resampler " "Elaborating entity \"Video_System_Video_RGB_Resampler\" for hierarchy \"Video_System:Video_System\|Video_System_Video_RGB_Resampler:video_rgb_resampler\"" {  } { { "Video_System/synthesis/Video_System.v" "video_rgb_resampler" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/Video_System.v" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395583428 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a Video_System_Video_RGB_Resampler.v(125) " "Verilog HDL or VHDL warning at Video_System_Video_RGB_Resampler.v(125): object \"a\" assigned a value but never read" {  } { { "Video_System/synthesis/submodules/Video_System_Video_RGB_Resampler.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Video_RGB_Resampler.v" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1492395583428 "|Example_4_Video_In|Video_System:Video_System|Video_System_Video_RGB_Resampler:video_rgb_resampler"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_Video_Scaler Video_System:Video_System\|Video_System_Video_Scaler:video_scaler " "Elaborating entity \"Video_System_Video_Scaler\" for hierarchy \"Video_System:Video_System\|Video_System_Video_Scaler:video_scaler\"" {  } { { "Video_System/synthesis/Video_System.v" "video_scaler" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/Video_System.v" 405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395583451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_scaler_shrink Video_System:Video_System\|Video_System_Video_Scaler:video_scaler\|altera_up_video_scaler_shrink:Shrink_Frame " "Elaborating entity \"altera_up_video_scaler_shrink\" for hierarchy \"Video_System:Video_System\|Video_System_Video_Scaler:video_scaler\|altera_up_video_scaler_shrink:Shrink_Frame\"" {  } { { "Video_System/synthesis/submodules/Video_System_Video_Scaler.v" "Shrink_Frame" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Video_Scaler.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395583470 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_video_scaler_shrink.v(215) " "Verilog HDL assignment warning at altera_up_video_scaler_shrink.v(215): truncated value with size 32 to match size of target (10)" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_shrink.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_shrink.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492395583471 "|Example_4_Video_In|Video_System:Video_System|Video_System_Video_Scaler:video_scaler|altera_up_video_scaler_shrink:Shrink_Frame"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altera_up_video_scaler_shrink.v(228) " "Verilog HDL assignment warning at altera_up_video_scaler_shrink.v(228): truncated value with size 32 to match size of target (8)" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_shrink.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_shrink.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492395583472 "|Example_4_Video_In|Video_System:Video_System|Video_System_Video_Scaler:video_scaler|altera_up_video_scaler_shrink:Shrink_Frame"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_video_bayer_resampler_0 Video_System:Video_System\|Video_System_video_bayer_resampler_0:video_bayer_resampler_0 " "Elaborating entity \"Video_System_video_bayer_resampler_0\" for hierarchy \"Video_System:Video_System\|Video_System_video_bayer_resampler_0:video_bayer_resampler_0\"" {  } { { "Video_System/synthesis/Video_System.v" "video_bayer_resampler_0" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/Video_System.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395583492 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Video_System_video_bayer_resampler_0.v(184) " "Verilog HDL assignment warning at Video_System_video_bayer_resampler_0.v(184): truncated value with size 32 to match size of target (11)" {  } { { "Video_System/synthesis/submodules/Video_System_video_bayer_resampler_0.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_video_bayer_resampler_0.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492395583494 "|Example_4_Video_In|Video_System:Video_System|Video_System_video_bayer_resampler_0:video_bayer_resampler_0"}
{ "Warning" "WCBX_ALTSYNCRAM_ALTSYNCRAM_MRAM_UNAVAILABLE" "" "Device family Cyclone IV E does not have M4K blocks -- using available memory blocks" {  } { { "Video_System/synthesis/submodules/Video_System_video_bayer_resampler_0.v" "bayern_pattern_shift_reg" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_video_bayer_resampler_0.v" 246 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1492395583790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps Video_System:Video_System\|Video_System_video_bayer_resampler_0:video_bayer_resampler_0\|altshift_taps:bayern_pattern_shift_reg " "Elaborating entity \"altshift_taps\" for hierarchy \"Video_System:Video_System\|Video_System_video_bayer_resampler_0:video_bayer_resampler_0\|altshift_taps:bayern_pattern_shift_reg\"" {  } { { "Video_System/synthesis/submodules/Video_System_video_bayer_resampler_0.v" "bayern_pattern_shift_reg" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_video_bayer_resampler_0.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395583793 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Video_System\|Video_System_video_bayer_resampler_0:video_bayer_resampler_0\|altshift_taps:bayern_pattern_shift_reg " "Elaborated megafunction instantiation \"Video_System:Video_System\|Video_System_video_bayer_resampler_0:video_bayer_resampler_0\|altshift_taps:bayern_pattern_shift_reg\"" {  } { { "Video_System/synthesis/submodules/Video_System_video_bayer_resampler_0.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_video_bayer_resampler_0.v" 246 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395583816 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Video_System\|Video_System_video_bayer_resampler_0:video_bayer_resampler_0\|altshift_taps:bayern_pattern_shift_reg " "Instantiated megafunction \"Video_System:Video_System\|Video_System_video_bayer_resampler_0:video_bayer_resampler_0\|altshift_taps:bayern_pattern_shift_reg\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M4K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395583817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395583817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395583817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 1280 " "Parameter \"tap_distance\" = \"1280\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395583817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 8 " "Parameter \"width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395583817 ""}  } { { "Video_System/synthesis/submodules/Video_System_video_bayer_resampler_0.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_video_bayer_resampler_0.v" 246 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1492395583817 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone IV E does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone IV E does not have M4K blocks -- using available memory blocks" {  } { { "db/shift_taps_8tr.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/shift_taps_8tr.tdf" 50 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395583904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_8tr.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_8tr.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_8tr " "Found entity 1: shift_taps_8tr" {  } { { "db/shift_taps_8tr.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/shift_taps_8tr.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395583904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395583904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_8tr Video_System:Video_System\|Video_System_video_bayer_resampler_0:video_bayer_resampler_0\|altshift_taps:bayern_pattern_shift_reg\|shift_taps_8tr:auto_generated " "Elaborating entity \"shift_taps_8tr\" for hierarchy \"Video_System:Video_System\|Video_System_video_bayer_resampler_0:video_bayer_resampler_0\|altshift_taps:bayern_pattern_shift_reg\|shift_taps_8tr:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395583905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qja1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qja1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qja1 " "Found entity 1: altsyncram_qja1" {  } { { "db/altsyncram_qja1.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/altsyncram_qja1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395584015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395584015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qja1 Video_System:Video_System\|Video_System_video_bayer_resampler_0:video_bayer_resampler_0\|altshift_taps:bayern_pattern_shift_reg\|shift_taps_8tr:auto_generated\|altsyncram_qja1:altsyncram2 " "Elaborating entity \"altsyncram_qja1\" for hierarchy \"Video_System:Video_System\|Video_System_video_bayer_resampler_0:video_bayer_resampler_0\|altshift_taps:bayern_pattern_shift_reg\|shift_taps_8tr:auto_generated\|altsyncram_qja1:altsyncram2\"" {  } { { "db/shift_taps_8tr.tdf" "altsyncram2" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/shift_taps_8tr.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395584016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lvf " "Found entity 1: cntr_lvf" {  } { { "db/cntr_lvf.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/cntr_lvf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395584128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395584128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_lvf Video_System:Video_System\|Video_System_video_bayer_resampler_0:video_bayer_resampler_0\|altshift_taps:bayern_pattern_shift_reg\|shift_taps_8tr:auto_generated\|cntr_lvf:cntr1 " "Elaborating entity \"cntr_lvf\" for hierarchy \"Video_System:Video_System\|Video_System_video_bayer_resampler_0:video_bayer_resampler_0\|altshift_taps:bayern_pattern_shift_reg\|shift_taps_8tr:auto_generated\|cntr_lvf:cntr1\"" {  } { { "db/shift_taps_8tr.tdf" "cntr1" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/shift_taps_8tr.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395584129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8ic.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_8ic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8ic " "Found entity 1: cmpr_8ic" {  } { { "db/cmpr_8ic.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/cmpr_8ic.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395584214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395584214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_8ic Video_System:Video_System\|Video_System_video_bayer_resampler_0:video_bayer_resampler_0\|altshift_taps:bayern_pattern_shift_reg\|shift_taps_8tr:auto_generated\|cntr_lvf:cntr1\|cmpr_8ic:cmpr4 " "Elaborating entity \"cmpr_8ic\" for hierarchy \"Video_System:Video_System\|Video_System_video_bayer_resampler_0:video_bayer_resampler_0\|altshift_taps:bayern_pattern_shift_reg\|shift_taps_8tr:auto_generated\|cntr_lvf:cntr1\|cmpr_8ic:cmpr4\"" {  } { { "db/cntr_lvf.tdf" "cmpr4" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/cntr_lvf.tdf" 91 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395584216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0 Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"Video_System_mm_interconnect_0\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\"" {  } { { "Video_System/synthesis/Video_System.v" "mm_interconnect_0" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/Video_System.v" 488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395584232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:video_dma_avalon_dma_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:video_dma_avalon_dma_master_translator\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "video_dma_avalon_dma_master_translator" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395584510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "pixel_buffer_dma_avalon_pixel_dma_master_translator" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 719 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395584531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "cpu_data_master_translator" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 779 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395584550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395584570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pixel_buffer_avalon_sram_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pixel_buffer_avalon_sram_slave_translator\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "pixel_buffer_avalon_sram_slave_translator" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 903 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395584591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:av_config_avalon_av_config_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:av_config_avalon_av_config_slave_translator\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "av_config_avalon_av_config_slave_translator" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 967 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395584611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pixel_buffer_dma_avalon_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pixel_buffer_dma_avalon_control_slave_translator\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "pixel_buffer_dma_avalon_control_slave_translator" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 1031 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395584631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "cpu_jtag_debug_module_translator" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 1159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395584660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "onchip_memory_s1_translator" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 1223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395584687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:video_dma_avalon_dma_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:video_dma_avalon_dma_master_agent\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "video_dma_avalon_dma_master_agent" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 1304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395584713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:pixel_buffer_dma_avalon_pixel_dma_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:pixel_buffer_dma_avalon_pixel_dma_master_agent\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "pixel_buffer_dma_avalon_pixel_dma_master_agent" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 1385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395584737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "cpu_data_master_agent" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 1466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395584761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 1547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395584785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pixel_buffer_avalon_sram_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pixel_buffer_avalon_sram_slave_agent\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "pixel_buffer_avalon_sram_slave_agent" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 1631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395584807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pixel_buffer_avalon_sram_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pixel_buffer_avalon_sram_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Video_System/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395584834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_agent_rsp_fifo\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "pixel_buffer_avalon_sram_slave_agent_rsp_fifo" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 1672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395584862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_agent_rdata_fifo\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "pixel_buffer_avalon_sram_slave_agent_rdata_fifo" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 1713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395584910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:av_config_avalon_av_config_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:av_config_avalon_av_config_slave_agent\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "av_config_avalon_av_config_slave_agent" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 1797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395584935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:av_config_avalon_av_config_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:av_config_avalon_av_config_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Video_System/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395584958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:av_config_avalon_av_config_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:av_config_avalon_av_config_slave_agent_rsp_fifo\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "av_config_avalon_av_config_slave_agent_rsp_fifo" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 1838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395584987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_router Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router:router " "Elaborating entity \"Video_System_mm_interconnect_0_router\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router:router\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "router" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 2354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395585078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_router_default_decode Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router:router\|Video_System_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"Video_System_mm_interconnect_0_router_default_decode\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router:router\|Video_System_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395585104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_router_002 Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"Video_System_mm_interconnect_0_router_002\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_002:router_002\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "router_002" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 2386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395585125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_router_002_default_decode Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_002:router_002\|Video_System_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"Video_System_mm_interconnect_0_router_002_default_decode\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_002:router_002\|Video_System_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_002.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395585153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_router_003 Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"Video_System_mm_interconnect_0_router_003\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_003:router_003\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "router_003" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 2402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395585166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_router_003_default_decode Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_003:router_003\|Video_System_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"Video_System_mm_interconnect_0_router_003_default_decode\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_003:router_003\|Video_System_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_003.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395585193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_router_004 Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"Video_System_mm_interconnect_0_router_004\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_004:router_004\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "router_004" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 2418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395585211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_router_004_default_decode Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_004:router_004\|Video_System_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"Video_System_mm_interconnect_0_router_004_default_decode\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_004:router_004\|Video_System_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_004.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395585232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_router_005 Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"Video_System_mm_interconnect_0_router_005\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_005:router_005\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "router_005" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 2434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395585252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_router_005_default_decode Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_005:router_005\|Video_System_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"Video_System_mm_interconnect_0_router_005_default_decode\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_005:router_005\|Video_System_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_005.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395585272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_router_008 Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_008:router_008 " "Elaborating entity \"Video_System_mm_interconnect_0_router_008\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_008:router_008\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "router_008" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 2482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395585307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_router_008_default_decode Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_008:router_008\|Video_System_mm_interconnect_0_router_008_default_decode:the_default_decode " "Elaborating entity \"Video_System_mm_interconnect_0_router_008_default_decode\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_008:router_008\|Video_System_mm_interconnect_0_router_008_default_decode:the_default_decode\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_008.sv" "the_default_decode" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_008.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395585330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pixel_buffer_avalon_sram_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pixel_buffer_avalon_sram_slave_burst_adapter\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "pixel_buffer_avalon_sram_slave_burst_adapter" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 2548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395585356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pixel_buffer_avalon_sram_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pixel_buffer_avalon_sram_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395585378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_cmd_demux Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"Video_System_mm_interconnect_0_cmd_demux\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 2565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395585396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_cmd_demux_002 Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"Video_System_mm_interconnect_0_cmd_demux_002\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "cmd_demux_002" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 2629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395585420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_cmd_demux_003 Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_cmd_demux_003:cmd_demux_003 " "Elaborating entity \"Video_System_mm_interconnect_0_cmd_demux_003\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_cmd_demux_003:cmd_demux_003\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "cmd_demux_003" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 2652 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395585442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_cmd_mux Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"Video_System_mm_interconnect_0_cmd_mux\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 2681 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395585458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_mux.sv" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395585582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Video_System/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395585596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_cmd_mux_001 Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"Video_System_mm_interconnect_0_cmd_mux_001\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 2698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395585610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_cmd_mux_004 Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_cmd_mux_004:cmd_mux_004 " "Elaborating entity \"Video_System_mm_interconnect_0_cmd_mux_004\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_cmd_mux_004:cmd_mux_004\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "cmd_mux_004" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 2755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395585636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_mux_004.sv" "arb" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_mux_004.sv" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395585659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Video_System/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395585672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_rsp_demux Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"Video_System_mm_interconnect_0_rsp_demux\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 2807 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395585704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_rsp_demux_001 Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"Video_System_mm_interconnect_0_rsp_demux_001\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 2824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395585729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_rsp_mux Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"Video_System_mm_interconnect_0_rsp_mux\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 2921 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395585856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_rsp_mux_002 Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"Video_System_mm_interconnect_0_rsp_mux_002\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "rsp_mux_002" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 2985 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395585891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_mux_002.sv" "arb" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_mux_002.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395585933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Video_System/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395585959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_rsp_mux_003 Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_rsp_mux_003:rsp_mux_003 " "Elaborating entity \"Video_System_mm_interconnect_0_rsp_mux_003\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_rsp_mux_003:rsp_mux_003\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "rsp_mux_003" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 3008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395585983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_rsp_mux_003:rsp_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_rsp_mux_003:rsp_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_mux_003.sv" "arb" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_mux_003.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395586028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:cpu_data_master_to_pixel_buffer_avalon_sram_slave_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:cpu_data_master_to_pixel_buffer_avalon_sram_slave_cmd_width_adapter\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "cpu_data_master_to_pixel_buffer_avalon_sram_slave_cmd_width_adapter" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395586063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:pixel_buffer_avalon_sram_slave_to_cpu_data_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:pixel_buffer_avalon_sram_slave_to_cpu_data_master_rsp_width_adapter\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "pixel_buffer_avalon_sram_slave_to_cpu_data_master_rsp_width_adapter" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 3140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395586147 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "Video_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1492395586155 "|Example_4_Video_In|Video_System:Video_System|Video_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_sram_slave_to_cpu_data_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "Video_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1492395586157 "|Example_4_Video_In|Video_System:Video_System|Video_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_sram_slave_to_cpu_data_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "Video_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1492395586157 "|Example_4_Video_In|Video_System:Video_System|Video_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_sram_slave_to_cpu_data_master_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_avalon_st_adapter Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"Video_System_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 3169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395586231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0 Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Video_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"Video_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Video_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395586251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_avalon_st_adapter_001 Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"Video_System_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 3198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395586270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|Video_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"Video_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|Video_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395586301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_irq_mapper Video_System:Video_System\|Video_System_irq_mapper:irq_mapper " "Elaborating entity \"Video_System_irq_mapper\" for hierarchy \"Video_System:Video_System\|Video_System_irq_mapper:irq_mapper\"" {  } { { "Video_System/synthesis/Video_System.v" "irq_mapper" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/Video_System.v" 494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395586356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_avalon_st_adapter Video_System:Video_System\|Video_System_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"Video_System_avalon_st_adapter\" for hierarchy \"Video_System:Video_System\|Video_System_avalon_st_adapter:avalon_st_adapter\"" {  } { { "Video_System/synthesis/Video_System.v" "avalon_st_adapter" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/Video_System.v" 526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395586375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_avalon_st_adapter_data_format_adapter_0 Video_System:Video_System\|Video_System_avalon_st_adapter:avalon_st_adapter\|Video_System_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0 " "Elaborating entity \"Video_System_avalon_st_adapter_data_format_adapter_0\" for hierarchy \"Video_System:Video_System\|Video_System_avalon_st_adapter:avalon_st_adapter\|Video_System_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0\"" {  } { { "Video_System/synthesis/submodules/Video_System_avalon_st_adapter.v" "data_format_adapter_0" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_avalon_st_adapter.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395586403 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_read_addr Video_System_avalon_st_adapter_data_format_adapter_0.sv(91) " "Verilog HDL or VHDL warning at Video_System_avalon_st_adapter_data_format_adapter_0.sv(91): object \"state_read_addr\" assigned a value but never read" {  } { { "Video_System/synthesis/submodules/Video_System_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_avalon_st_adapter_data_format_adapter_0.sv" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1492395586404 "|Example_4_Video_In|Video_System:Video_System|Video_System_avalon_st_adapter:avalon_st_adapter|Video_System_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_d1 Video_System_avalon_st_adapter_data_format_adapter_0.sv(95) " "Verilog HDL or VHDL warning at Video_System_avalon_st_adapter_data_format_adapter_0.sv(95): object \"state_d1\" assigned a value but never read" {  } { { "Video_System/synthesis/submodules/Video_System_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_avalon_st_adapter_data_format_adapter_0.sv" 95 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1492395586404 "|Example_4_Video_In|Video_System:Video_System|Video_System_avalon_st_adapter:avalon_st_adapter|Video_System_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready_d1 Video_System_avalon_st_adapter_data_format_adapter_0.sv(97) " "Verilog HDL or VHDL warning at Video_System_avalon_st_adapter_data_format_adapter_0.sv(97): object \"in_ready_d1\" assigned a value but never read" {  } { { "Video_System/synthesis/submodules/Video_System_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_avalon_st_adapter_data_format_adapter_0.sv" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1492395586404 "|Example_4_Video_In|Video_System:Video_System|Video_System_avalon_st_adapter:avalon_st_adapter|Video_System_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_startofpacket_wire Video_System_avalon_st_adapter_data_format_adapter_0.sv(115) " "Verilog HDL or VHDL warning at Video_System_avalon_st_adapter_data_format_adapter_0.sv(115): object \"b_startofpacket_wire\" assigned a value but never read" {  } { { "Video_System/synthesis/submodules/Video_System_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_avalon_st_adapter_data_format_adapter_0.sv" 115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1492395586404 "|Example_4_Video_In|Video_System:Video_System|Video_System_avalon_st_adapter:avalon_st_adapter|Video_System_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_readdata0 Video_System_avalon_st_adapter_data_format_adapter_0.sv(121) " "Verilog HDL or VHDL warning at Video_System_avalon_st_adapter_data_format_adapter_0.sv(121): object \"mem_readdata0\" assigned a value but never read" {  } { { "Video_System/synthesis/submodules/Video_System_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_avalon_st_adapter_data_format_adapter_0.sv" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1492395586404 "|Example_4_Video_In|Video_System:Video_System|Video_System_avalon_st_adapter:avalon_st_adapter|Video_System_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_readdata1 Video_System_avalon_st_adapter_data_format_adapter_0.sv(126) " "Verilog HDL or VHDL warning at Video_System_avalon_st_adapter_data_format_adapter_0.sv(126): object \"mem_readdata1\" assigned a value but never read" {  } { { "Video_System/synthesis/submodules/Video_System_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_avalon_st_adapter_data_format_adapter_0.sv" 126 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1492395586404 "|Example_4_Video_In|Video_System:Video_System|Video_System_avalon_st_adapter:avalon_st_adapter|Video_System_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "state_waitrequest Video_System_avalon_st_adapter_data_format_adapter_0.sv(133) " "Verilog HDL warning at Video_System_avalon_st_adapter_data_format_adapter_0.sv(133): object state_waitrequest used but never assigned" {  } { { "Video_System/synthesis/submodules/Video_System_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_avalon_st_adapter_data_format_adapter_0.sv" 133 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1492395586404 "|Example_4_Video_In|Video_System:Video_System|Video_System_avalon_st_adapter:avalon_st_adapter|Video_System_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_waitrequest_d1 Video_System_avalon_st_adapter_data_format_adapter_0.sv(134) " "Verilog HDL or VHDL warning at Video_System_avalon_st_adapter_data_format_adapter_0.sv(134): object \"state_waitrequest_d1\" assigned a value but never read" {  } { { "Video_System/synthesis/submodules/Video_System_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_avalon_st_adapter_data_format_adapter_0.sv" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1492395586405 "|Example_4_Video_In|Video_System:Video_System|Video_System_avalon_st_adapter:avalon_st_adapter|Video_System_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel Video_System_avalon_st_adapter_data_format_adapter_0.sv(137) " "Verilog HDL or VHDL warning at Video_System_avalon_st_adapter_data_format_adapter_0.sv(137): object \"out_channel\" assigned a value but never read" {  } { { "Video_System/synthesis/submodules/Video_System_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_avalon_st_adapter_data_format_adapter_0.sv" 137 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1492395586405 "|Example_4_Video_In|Video_System:Video_System|Video_System_avalon_st_adapter:avalon_st_adapter|Video_System_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_empty Video_System_avalon_st_adapter_data_format_adapter_0.sv(141) " "Verilog HDL or VHDL warning at Video_System_avalon_st_adapter_data_format_adapter_0.sv(141): object \"out_empty\" assigned a value but never read" {  } { { "Video_System/synthesis/submodules/Video_System_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_avalon_st_adapter_data_format_adapter_0.sv" 141 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1492395586405 "|Example_4_Video_In|Video_System:Video_System|Video_System_avalon_st_adapter:avalon_st_adapter|Video_System_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_error Video_System_avalon_st_adapter_data_format_adapter_0.sv(144) " "Verilog HDL or VHDL warning at Video_System_avalon_st_adapter_data_format_adapter_0.sv(144): object \"out_error\" assigned a value but never read" {  } { { "Video_System/synthesis/submodules/Video_System_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_avalon_st_adapter_data_format_adapter_0.sv" 144 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1492395586405 "|Example_4_Video_In|Video_System:Video_System|Video_System_avalon_st_adapter:avalon_st_adapter|Video_System_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 Video_System_avalon_st_adapter_data_format_adapter_0.sv(179) " "Verilog HDL assignment warning at Video_System_avalon_st_adapter_data_format_adapter_0.sv(179): truncated value with size 3 to match size of target (1)" {  } { { "Video_System/synthesis/submodules/Video_System_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_avalon_st_adapter_data_format_adapter_0.sv" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492395586405 "|Example_4_Video_In|Video_System:Video_System|Video_System_avalon_st_adapter:avalon_st_adapter|Video_System_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Video_System_avalon_st_adapter_data_format_adapter_0.sv(286) " "Verilog HDL assignment warning at Video_System_avalon_st_adapter_data_format_adapter_0.sv(286): truncated value with size 32 to match size of target (1)" {  } { { "Video_System/synthesis/submodules/Video_System_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_avalon_st_adapter_data_format_adapter_0.sv" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492395586407 "|Example_4_Video_In|Video_System:Video_System|Video_System_avalon_st_adapter:avalon_st_adapter|Video_System_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Video_System_avalon_st_adapter_data_format_adapter_0.sv(303) " "Verilog HDL assignment warning at Video_System_avalon_st_adapter_data_format_adapter_0.sv(303): truncated value with size 32 to match size of target (1)" {  } { { "Video_System/synthesis/submodules/Video_System_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_avalon_st_adapter_data_format_adapter_0.sv" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492395586407 "|Example_4_Video_In|Video_System:Video_System|Video_System_avalon_st_adapter:avalon_st_adapter|Video_System_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Video_System_avalon_st_adapter_data_format_adapter_0.sv(260) " "Verilog HDL Case Statement warning at Video_System_avalon_st_adapter_data_format_adapter_0.sv(260): incomplete case statement has no default case item" {  } { { "Video_System/synthesis/submodules/Video_System_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_avalon_st_adapter_data_format_adapter_0.sv" 260 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1492395586407 "|Example_4_Video_In|Video_System:Video_System|Video_System_avalon_st_adapter:avalon_st_adapter|Video_System_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Video_System:Video_System\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Video_System:Video_System\|altera_reset_controller:rst_controller\"" {  } { { "Video_System/synthesis/Video_System.v" "rst_controller" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/Video_System.v" 589 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395586431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Video_System:Video_System\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Video_System:Video_System\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "Video_System/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395586455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Video_System:Video_System\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Video_System:Video_System\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "Video_System/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395586474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Video_System:Video_System\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Video_System:Video_System\|altera_reset_controller:rst_controller_001\"" {  } { { "Video_System/synthesis/Video_System.v" "rst_controller_001" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/Video_System.v" 652 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395586515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Video_System:Video_System\|altera_reset_controller:rst_controller_003 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Video_System:Video_System\|altera_reset_controller:rst_controller_003\"" {  } { { "Video_System/synthesis/Video_System.v" "rst_controller_003" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/Video_System.v" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395586556 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk DE_Clock_Generator_System 3 6 " "Port \"clk\" on the entity instantiation of \"DE_Clock_Generator_System\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "Video_System/synthesis/submodules/Video_System_Clock_Signals.v" "DE_Clock_Generator_System" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Clock_Signals.v" 162 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1492395587555 "|Example_4_Video_In|Video_System:Video_System|Video_System_Clock_Signals:clock_signals|altpll:DE_Clock_Generator_System"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1492395587979 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2017.04.16.21:19:53 Progress: Loading sld01619db6/alt_sld_fab_wrapper_hw.tcl " "2017.04.16.21:19:53 Progress: Loading sld01619db6/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395593235 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395595861 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395595999 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395599162 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395599268 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395599378 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395599508 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395599518 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395599523 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1492395600193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld01619db6/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld01619db6/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld01619db6/alt_sld_fab.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/ip/sld01619db6/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395600443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395600443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld01619db6/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld01619db6/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld01619db6/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/ip/sld01619db6/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395600526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395600526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld01619db6/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld01619db6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld01619db6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/ip/sld01619db6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395600529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395600529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld01619db6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld01619db6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld01619db6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/ip/sld01619db6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395600596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395600596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld01619db6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld01619db6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld01619db6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/ip/sld01619db6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395600682 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld01619db6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/ip/sld01619db6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395600682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395600682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld01619db6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld01619db6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld01619db6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/ip/sld01619db6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395600753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395600753 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[1\] " "Synthesized away node \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/altsyncram_j421.tdf" 70 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/dcfifo_nsj1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" 174 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/Video_System.v" 222 0 0 } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 216 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492395602187 "|Example_4_Video_In|Video_System:Video_System|Video_System_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[2\] " "Synthesized away node \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/altsyncram_j421.tdf" 100 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/dcfifo_nsj1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" 174 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/Video_System.v" 222 0 0 } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 216 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492395602187 "|Example_4_Video_In|Video_System:Video_System|Video_System_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[3\] " "Synthesized away node \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/altsyncram_j421.tdf" 130 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/dcfifo_nsj1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" 174 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/Video_System.v" 222 0 0 } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 216 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492395602187 "|Example_4_Video_In|Video_System:Video_System|Video_System_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[12\] " "Synthesized away node \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/altsyncram_j421.tdf" 400 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/dcfifo_nsj1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" 174 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/Video_System.v" 222 0 0 } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 216 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492395602187 "|Example_4_Video_In|Video_System:Video_System|Video_System_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[13\] " "Synthesized away node \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/altsyncram_j421.tdf" 430 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/dcfifo_nsj1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" 174 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/Video_System.v" 222 0 0 } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 216 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492395602187 "|Example_4_Video_In|Video_System:Video_System|Video_System_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[22\] " "Synthesized away node \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/altsyncram_j421.tdf" 700 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/dcfifo_nsj1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" 174 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/Video_System.v" 222 0 0 } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 216 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492395602187 "|Example_4_Video_In|Video_System:Video_System|Video_System_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[23\] " "Synthesized away node \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/altsyncram_j421.tdf" 730 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/dcfifo_nsj1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" 174 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/Video_System.v" 222 0 0 } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 216 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492395602187 "|Example_4_Video_In|Video_System:Video_System|Video_System_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a23"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1492395602187 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1492395602187 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[0\] " "Synthesized away node \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/altsyncram_5tb1.tdf" 38 2 0 } } { "db/a_dpfifo_v931.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/a_dpfifo_v931.tdf" 45 2 0 } } { "db/scfifo_ci31.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/scfifo_ci31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } } { "Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" 191 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/Video_System.v" 307 0 0 } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 216 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492395602193 "|Example_4_Video_In|Video_System:Video_System|Video_System_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[1\] " "Synthesized away node \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/altsyncram_5tb1.tdf" 68 2 0 } } { "db/a_dpfifo_v931.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/a_dpfifo_v931.tdf" 45 2 0 } } { "db/scfifo_ci31.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/scfifo_ci31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } } { "Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" 191 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/Video_System.v" 307 0 0 } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 216 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492395602193 "|Example_4_Video_In|Video_System:Video_System|Video_System_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[10\] " "Synthesized away node \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/altsyncram_5tb1.tdf" 338 2 0 } } { "db/a_dpfifo_v931.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/a_dpfifo_v931.tdf" 45 2 0 } } { "db/scfifo_ci31.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/scfifo_ci31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } } { "Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" 191 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/Video_System.v" 307 0 0 } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 216 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492395602193 "|Example_4_Video_In|Video_System:Video_System|Video_System_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[11\] " "Synthesized away node \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/altsyncram_5tb1.tdf" 368 2 0 } } { "db/a_dpfifo_v931.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/a_dpfifo_v931.tdf" 45 2 0 } } { "db/scfifo_ci31.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/scfifo_ci31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } } { "Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" 191 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/Video_System.v" 307 0 0 } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 216 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492395602193 "|Example_4_Video_In|Video_System:Video_System|Video_System_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[20\] " "Synthesized away node \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/altsyncram_5tb1.tdf" 638 2 0 } } { "db/a_dpfifo_v931.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/a_dpfifo_v931.tdf" 45 2 0 } } { "db/scfifo_ci31.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/scfifo_ci31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } } { "Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" 191 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/Video_System.v" 307 0 0 } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 216 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492395602193 "|Example_4_Video_In|Video_System:Video_System|Video_System_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[21\] " "Synthesized away node \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/altsyncram_5tb1.tdf" 668 2 0 } } { "db/a_dpfifo_v931.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/a_dpfifo_v931.tdf" 45 2 0 } } { "db/scfifo_ci31.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/scfifo_ci31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } } { "Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" 191 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/Video_System.v" 307 0 0 } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 216 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492395602193 "|Example_4_Video_In|Video_System:Video_System|Video_System_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[31\] " "Synthesized away node \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/altsyncram_5tb1.tdf" 968 2 0 } } { "db/a_dpfifo_v931.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/a_dpfifo_v931.tdf" 45 2 0 } } { "db/scfifo_ci31.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/scfifo_ci31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } } { "Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" 191 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/Video_System.v" 307 0 0 } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 216 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492395602193 "|Example_4_Video_In|Video_System:Video_System|Video_System_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|altsyncram_ftb1:FIFOram\|q_b\[17\] " "Synthesized away node \"Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|altsyncram_ftb1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_ftb1.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/altsyncram_ftb1.tdf" 548 2 0 } } { "db/a_dpfifo_es31.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/a_dpfifo_es31.tdf" 46 2 0 } } { "db/scfifo_p4a1.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/scfifo_p4a1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" 415 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/Video_System.v" 277 0 0 } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 216 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492395602193 "|Example_4_Video_In|Video_System:Video_System|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_ftb1:FIFOram|ram_block1a17"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1492395602193 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1492395602193 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "15 " "15 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1492395606592 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[13\] " "Inserted always-enabled tri-state buffer between \"GPIO\[13\]\" and its non-tri-state driver." {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 103 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1492395606762 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[16\] " "Inserted always-enabled tri-state buffer between \"GPIO\[16\]\" and its non-tri-state driver." {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 103 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1492395606762 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1492395606762 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1492395606762 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1492395606762 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1492395606762 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1492395606762 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1492395606762 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1492395606762 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1492395606762 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1492395606762 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1492395606762 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1492395606762 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1492395606762 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1492395606762 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1492395606762 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "bidirectional pin \"I2C_SDAT\" has no driver" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 101 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1492395606762 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1492395606762 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1492395606762 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1492395606762 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1492395606762 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1492395606762 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1492395606762 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1492395606762 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1492395606762 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1492395606762 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1492395606762 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1492395606762 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1492395606762 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1492395606762 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1492395606762 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1492395606762 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1492395606762 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1492395606762 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1492395606762 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1492395606762 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1492395606762 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[36\] " "bidirectional pin \"GPIO\[36\]\" has no driver" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1492395606762 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[37\] " "bidirectional pin \"GPIO\[37\]\" has no driver" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1492395606762 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[38\] " "bidirectional pin \"GPIO\[38\]\" has no driver" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1492395606762 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[39\] " "bidirectional pin \"GPIO\[39\]\" has no driver" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1492395606762 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1492395606762 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Video_System/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "Video_System/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 3227 -1 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 4195 -1 0 } } { "Video_System/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 3803 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1492395606792 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1492395606792 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[13\]~synth " "Node \"GPIO\[13\]~synth\"" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 103 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492395608361 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[16\]~synth " "Node \"GPIO\[16\]~synth\"" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 103 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492395608361 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1492395608361 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N VCC " "Pin \"TD_RESET_N\" is stuck at VCC" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492395608361 "|Example_4_Video_In|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492395608361 "|Example_4_Video_In|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492395608361 "|Example_4_Video_In|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492395608361 "|Example_4_Video_In|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492395608361 "|Example_4_Video_In|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492395608361 "|Example_4_Video_In|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492395608361 "|Example_4_Video_In|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492395608361 "|Example_4_Video_In|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492395608361 "|Example_4_Video_In|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492395608361 "|Example_4_Video_In|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492395608361 "|Example_4_Video_In|LEDR[17]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1492395608361 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395608601 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[0\] GPIO\[0\] " "Output pin \"LEDR\[0\]\" driven by bidirectional pin \"GPIO\[0\]\" cannot be tri-stated" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 105 -1 0 } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 103 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1492395608776 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[1\] GPIO\[1\] " "Output pin \"LEDR\[1\]\" driven by bidirectional pin \"GPIO\[1\]\" cannot be tri-stated" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 105 -1 0 } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 103 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1492395608776 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[4\] GPIO\[2\] " "Output pin \"LEDR\[4\]\" driven by bidirectional pin \"GPIO\[2\]\" cannot be tri-stated" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 105 -1 0 } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 103 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1492395608776 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[3\] GPIO\[3\] " "Output pin \"LEDR\[3\]\" driven by bidirectional pin \"GPIO\[3\]\" cannot be tri-stated" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 105 -1 0 } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 103 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1492395608776 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[5\] GPIO\[4\] " "Output pin \"LEDR\[5\]\" driven by bidirectional pin \"GPIO\[4\]\" cannot be tri-stated" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 105 -1 0 } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 103 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1492395608776 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[2\] GPIO\[5\] " "Output pin \"LEDR\[2\]\" driven by bidirectional pin \"GPIO\[5\]\" cannot be tri-stated" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 105 -1 0 } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 103 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1492395608776 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[6\] GPIO\[6\] " "Output pin \"LEDR\[6\]\" driven by bidirectional pin \"GPIO\[6\]\" cannot be tri-stated" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 105 -1 0 } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 103 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1492395608776 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[7\] GPIO\[7\] " "Output pin \"LEDR\[7\]\" driven by bidirectional pin \"GPIO\[7\]\" cannot be tri-stated" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 105 -1 0 } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 103 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1492395608776 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[8\] GPIO\[8\] " "Output pin \"LEDR\[8\]\" driven by bidirectional pin \"GPIO\[8\]\" cannot be tri-stated" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 105 -1 0 } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 103 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1492395608776 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[9\] GPIO\[9\] " "Output pin \"LEDR\[9\]\" driven by bidirectional pin \"GPIO\[9\]\" cannot be tri-stated" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 105 -1 0 } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 103 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1492395608776 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "184 " "184 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1492395611155 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1492395611300 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1492395611300 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395611434 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.map.smsg " "Generated suppressed messages file C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395612982 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1492395615105 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395615105 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "Video_System:Video_System\|Video_System_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System\|altpll_6rb2:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"Video_System:Video_System\|Video_System_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System\|altpll_6rb2:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/altpll_6rb2.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/altpll_6rb2.tdf" 28 2 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "Video_System/synthesis/submodules/Video_System_Clock_Signals.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Clock_Signals.v" 162 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/Video_System.v" 205 0 0 } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 216 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1492395615651 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1492395616071 "|Example_4_Video_In|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1492395616071 "|Example_4_Video_In|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1492395616071 "|Example_4_Video_In|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1492395616071 "|Example_4_Video_In|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1492395616071 "|Example_4_Video_In|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1492395616071 "|Example_4_Video_In|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1492395616071 "|Example_4_Video_In|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1492395616071 "|Example_4_Video_In|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1492395616071 "|Example_4_Video_In|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1492395616071 "|Example_4_Video_In|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1492395616071 "|Example_4_Video_In|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 66 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1492395616071 "|Example_4_Video_In|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 67 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1492395616071 "|Example_4_Video_In|TD_VS"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1492395616071 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4021 " "Implemented 4021 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1492395616072 ""} { "Info" "ICUT_CUT_TM_OPINS" "75 " "Implemented 75 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1492395616072 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "57 " "Implemented 57 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1492395616072 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3655 " "Implemented 3655 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1492395616072 ""} { "Info" "ICUT_CUT_TM_RAMS" "213 " "Implemented 213 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1492395616072 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1492395616072 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1492395616072 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 163 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 163 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "819 " "Peak virtual memory: 819 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1492395616150 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 16 21:20:16 2017 " "Processing ended: Sun Apr 16 21:20:16 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1492395616150 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:54 " "Elapsed time: 00:00:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1492395616150 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:12 " "Total CPU time (on all processors): 00:01:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1492395616150 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395616150 ""}
