{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1523814302131 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1523814302137 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 16 01:45:01 2018 " "Processing started: Mon Apr 16 01:45:01 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1523814302137 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814302137 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MNOC_3rd -c MNOC_3rd " "Command: quartus_map --read_settings_files=on --write_settings_files=off MNOC_3rd -c MNOC_3rd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814302137 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "c:/intelfpga_lite/17.1/quartus/bin64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/intelfpga_lite/17.1/quartus/bin64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814302359 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814302870 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1523814302928 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1523814302928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/stimulation/regular_sensor_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file source/stimulation/regular_sensor_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 regular_sensor_counter " "Found entity 1: regular_sensor_counter" {  } { { "source/stimulation/regular_sensor_counter.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/stimulation/regular_sensor_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523814313961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814313961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/stimulation/random_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file source/stimulation/random_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 random_16bit " "Found entity 1: random_16bit" {  } { { "source/stimulation/random_16bit.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/stimulation/random_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523814313964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814313964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/stimulation/random_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file source/stimulation/random_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 random_8bit " "Found entity 1: random_8bit" {  } { { "source/stimulation/random_8bit.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/stimulation/random_8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523814313966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814313966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/stimulation/priority_sensor_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file source/stimulation/priority_sensor_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 priority_sensor_counter " "Found entity 1: priority_sensor_counter" {  } { { "source/stimulation/priority_sensor_counter.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/stimulation/priority_sensor_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523814313969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814313969 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "router_UART_NI.v(115) " "Verilog HDL information at router_UART_NI.v(115): always construct contains both blocking and non-blocking assignments" {  } { { "source/router_UART_NI/router_UART_NI.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_UART_NI/router_UART_NI.v" 115 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1523814313970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/router_uart_ni/router_uart_ni.v 1 1 " "Found 1 design units, including 1 entities, in source file source/router_uart_ni/router_uart_ni.v" { { "Info" "ISGN_ENTITY_NAME" "1 router_UART_NI " "Found entity 1: router_UART_NI" {  } { { "source/router_UART_NI/router_UART_NI.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_UART_NI/router_UART_NI.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523814313971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814313971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/router_sensor_ni/router_sensor_ni.v 1 1 " "Found 1 design units, including 1 entities, in source file source/router_sensor_ni/router_sensor_ni.v" { { "Info" "ISGN_ENTITY_NAME" "1 router_sensor_NI " "Found entity 1: router_sensor_NI" {  } { { "source/router_sensor_NI/router_sensor_NI.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/router_sensor_NI.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523814313974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814313974 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "regularNI_FIFO_wrctrl.v(51) " "Verilog HDL information at regularNI_FIFO_wrctrl.v(51): always construct contains both blocking and non-blocking assignments" {  } { { "source/router_sensor_NI/regularNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/regularNI_FIFO_wrctrl.v" 51 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1523814313976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/router_sensor_ni/regularni_fifo_wrctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file source/router_sensor_ni/regularni_fifo_wrctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 regularNI_FIFO_wrctrl " "Found entity 1: regularNI_FIFO_wrctrl" {  } { { "source/router_sensor_NI/regularNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/regularNI_FIFO_wrctrl.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523814313977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814313977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/router_sensor_ni/regular_sensor_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file source/router_sensor_ni/regular_sensor_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 regular_sensor_interface " "Found entity 1: regular_sensor_interface" {  } { { "source/router_sensor_NI/regular_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/regular_sensor_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523814313980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814313980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/router_sensor_ni/priorityni_fifo_wrctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file source/router_sensor_ni/priorityni_fifo_wrctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 priorityNI_FIFO_wrctrl " "Found entity 1: priorityNI_FIFO_wrctrl" {  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523814313982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814313982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/router_sensor_ni/priority_sensor_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file source/router_sensor_ni/priority_sensor_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 priority_sensor_interface " "Found entity 1: priority_sensor_interface" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523814313985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814313985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/router_sensor_ni/clock_division.v 1 1 " "Found 1 design units, including 1 entities, in source file source/router_sensor_ni/clock_division.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_division " "Found entity 1: clock_division" {  } { { "source/router_sensor_NI/clock_division.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/clock_division.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523814313987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814313987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/public_module/two_1_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file source/public_module/two_1_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 two_1_mux " "Found entity 1: two_1_mux" {  } { { "source/public_module/two_1_mux.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/public_module/two_1_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523814313989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814313989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/public_module/three_1_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file source/public_module/three_1_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 three_1_mux " "Found entity 1: three_1_mux" {  } { { "source/public_module/three_1_mux.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/public_module/three_1_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523814313991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814313991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/public_module/fifo_readctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file source/public_module/fifo_readctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO_readctrl " "Found entity 1: FIFO_readctrl" {  } { { "source/public_module/FIFO_readctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/public_module/FIFO_readctrl.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523814313993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814313993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/public_module/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file source/public_module/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "source/public_module/FIFO.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/public_module/FIFO.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523814313996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814313996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/public_module/fifo _32depth.v 1 1 " "Found 1 design units, including 1 entities, in source file source/public_module/fifo _32depth.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO_32depth " "Found entity 1: FIFO_32depth" {  } { { "source/public_module/FIFO _32depth.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/public_module/FIFO _32depth.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523814313998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814313998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/i3_router/i3_router_fifo_wrctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file source/i3_router/i3_router_fifo_wrctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i3_router_FIFO_wrctrl " "Found entity 1: i3_router_FIFO_wrctrl" {  } { { "source/i3_router/i3_router_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/i3_router/i3_router_FIFO_wrctrl.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523814314000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814314000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/i3_router/i3_router.v 1 1 " "Found 1 design units, including 1 entities, in source file source/i3_router/i3_router.v" { { "Info" "ISGN_ENTITY_NAME" "1 i3_router " "Found entity 1: i3_router" {  } { { "source/i3_router/i3_router.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/i3_router/i3_router.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523814314002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814314002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/i2_router/i2_router_fifo_wrctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file source/i2_router/i2_router_fifo_wrctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2_router_FIFO_wrctrl " "Found entity 1: i2_router_FIFO_wrctrl" {  } { { "source/i2_router/i2_router_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/i2_router/i2_router_FIFO_wrctrl.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523814314004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814314004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/i2_router/i2_router.v 1 1 " "Found 1 design units, including 1 entities, in source file source/i2_router/i2_router.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2_router " "Found entity 1: i2_router" {  } { { "source/i2_router/i2_router.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/i2_router/i2_router.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523814314006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814314006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/i1_router/i1_router_fifo_wrctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file source/i1_router/i1_router_fifo_wrctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i1_router_FIFO_wrctrl " "Found entity 1: i1_router_FIFO_wrctrl" {  } { { "source/i1_router/i1_router_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/i1_router/i1_router_FIFO_wrctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523814314009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814314009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/i1_router/i1_router.v 1 1 " "Found 1 design units, including 1 entities, in source file source/i1_router/i1_router.v" { { "Info" "ISGN_ENTITY_NAME" "1 i1_router " "Found entity 1: i1_router" {  } { { "source/i1_router/i1_router.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/i1_router/i1_router.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523814314012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814314012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mnoc_3rd.v 1 1 " "Found 1 design units, including 1 entities, in source file mnoc_3rd.v" { { "Info" "ISGN_ENTITY_NAME" "1 MNOC_3rd " "Found entity 1: MNOC_3rd" {  } { { "MNOC_3rd.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/MNOC_3rd.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523814314016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814314016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baseline_c5gx.v 1 1 " "Found 1 design units, including 1 entities, in source file baseline_c5gx.v" { { "Info" "ISGN_ENTITY_NAME" "1 baseline_c5gx " "Found entity 1: baseline_c5gx" {  } { { "baseline_c5gx.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/baseline_c5gx.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523814314019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814314019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/clock_management/super_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/clock_management/super_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 super_pll-rtl " "Found design unit 1: super_pll-rtl" {  } { { "source/clock_management/super_pll.vhd" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/clock_management/super_pll.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523814314436 ""} { "Info" "ISGN_ENTITY_NAME" "1 super_pll " "Found entity 1: super_pll" {  } { { "source/clock_management/super_pll.vhd" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/clock_management/super_pll.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523814314436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814314436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/clock_management/super_pll/super_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file source/clock_management/super_pll/super_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 super_pll_0002 " "Found entity 1: super_pll_0002" {  } { { "source/clock_management/super_pll/super_pll_0002.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/clock_management/super_pll/super_pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523814314439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814314439 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "led MNOC_3rd.v(13) " "Verilog HDL Implicit Net warning at MNOC_3rd.v(13): created implicit net for \"led\"" {  } { { "MNOC_3rd.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/MNOC_3rd.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523814314439 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_division MNOC_3rd.v(187) " "Verilog HDL Implicit Net warning at MNOC_3rd.v(187): created implicit net for \"clk_division\"" {  } { { "MNOC_3rd.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/MNOC_3rd.v" 187 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523814314439 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MNOC_3rd " "Elaborating entity \"MNOC_3rd\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1523814314641 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "led MNOC_3rd.v(13) " "Verilog HDL or VHDL warning at MNOC_3rd.v(13): object \"led\" assigned a value but never read" {  } { { "MNOC_3rd.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/MNOC_3rd.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1523814314642 "|MNOC_3rd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "super_pll super_pll:super_pll " "Elaborating entity \"super_pll\" for hierarchy \"super_pll:super_pll\"" {  } { { "MNOC_3rd.v" "super_pll" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/MNOC_3rd.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523814314701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "super_pll_0002 super_pll:super_pll\|super_pll_0002:super_pll_inst " "Elaborating entity \"super_pll_0002\" for hierarchy \"super_pll:super_pll\|super_pll_0002:super_pll_inst\"" {  } { { "source/clock_management/super_pll.vhd" "super_pll_inst" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/clock_management/super_pll.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523814314710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll super_pll:super_pll\|super_pll_0002:super_pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"super_pll:super_pll\|super_pll_0002:super_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "source/clock_management/super_pll/super_pll_0002.v" "altera_pll_i" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/clock_management/super_pll/super_pll_0002.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523814314753 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1523814314763 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "super_pll:super_pll\|super_pll_0002:super_pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"super_pll:super_pll\|super_pll_0002:super_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "source/clock_management/super_pll/super_pll_0002.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/clock_management/super_pll/super_pll_0002.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523814314764 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "super_pll:super_pll\|super_pll_0002:super_pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"super_pll:super_pll\|super_pll_0002:super_pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814314764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814314764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814314764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814314764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 150.000000 MHz " "Parameter \"output_clock_frequency0\" = \"150.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814314764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814314764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814314764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 1.842751 MHz " "Parameter \"output_clock_frequency1\" = \"1.842751 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814314764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814314764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814314764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814314764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814314764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814314764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814314764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814314764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814314764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814314764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814314764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814314764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814314764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814314764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814314764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814314764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814314764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814314764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814314764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814314764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814314764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814314764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814314764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814314764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814314764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814314764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814314764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814314764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814314764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814314764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814314764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814314764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814314764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814314764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814314764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814314764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814314764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814314764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814314764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814314764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814314764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814314764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814314764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814314764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814314764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814314764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814314764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814314764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814314764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814314764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814314764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814314764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814314764 ""}  } { { "source/clock_management/super_pll/super_pll_0002.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/clock_management/super_pll/super_pll_0002.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523814314764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_division clock_division:clock_division1 " "Elaborating entity \"clock_division\" for hierarchy \"clock_division:clock_division1\"" {  } { { "MNOC_3rd.v" "clock_division1" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/MNOC_3rd.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523814314767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regular_sensor_counter regular_sensor_counter:regular_stimulation " "Elaborating entity \"regular_sensor_counter\" for hierarchy \"regular_sensor_counter:regular_stimulation\"" {  } { { "MNOC_3rd.v" "regular_stimulation" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/MNOC_3rd.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523814314775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_8bit regular_sensor_counter:regular_stimulation\|random_8bit:random_8bit " "Elaborating entity \"random_8bit\" for hierarchy \"regular_sensor_counter:regular_stimulation\|random_8bit:random_8bit\"" {  } { { "source/stimulation/regular_sensor_counter.v" "random_8bit" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/stimulation/regular_sensor_counter.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523814314782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "priority_sensor_counter priority_sensor_counter:priority_stimulation " "Elaborating entity \"priority_sensor_counter\" for hierarchy \"priority_sensor_counter:priority_stimulation\"" {  } { { "MNOC_3rd.v" "priority_stimulation" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/MNOC_3rd.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523814314792 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data priority_sensor_counter.v(13) " "Verilog HDL or VHDL warning at priority_sensor_counter.v(13): object \"data\" assigned a value but never read" {  } { { "source/stimulation/priority_sensor_counter.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/stimulation/priority_sensor_counter.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1523814314798 "|MNOC_3rd|priority_sensor_counter:priority_stimulation"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_16bit priority_sensor_counter:priority_stimulation\|random_16bit:random_16bit " "Elaborating entity \"random_16bit\" for hierarchy \"priority_sensor_counter:priority_stimulation\|random_16bit:random_16bit\"" {  } { { "source/stimulation/priority_sensor_counter.v" "random_16bit" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/stimulation/priority_sensor_counter.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523814314799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2_router i2_router:root_router " "Elaborating entity \"i2_router\" for hierarchy \"i2_router:root_router\"" {  } { { "MNOC_3rd.v" "root_router" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/MNOC_3rd.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523814314808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO i2_router:root_router\|FIFO:priorityfifo " "Elaborating entity \"FIFO\" for hierarchy \"i2_router:root_router\|FIFO:priorityfifo\"" {  } { { "source/i2_router/i2_router.v" "priorityfifo" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/i2_router/i2_router.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523814314853 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FIFO.v(34) " "Verilog HDL assignment warning at FIFO.v(34): truncated value with size 32 to match size of target (4)" {  } { { "source/public_module/FIFO.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/public_module/FIFO.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523814314860 "|MNOC_3rd|i2_router:root_router|FIFO:priorityfifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FIFO.v(50) " "Verilog HDL assignment warning at FIFO.v(50): truncated value with size 32 to match size of target (4)" {  } { { "source/public_module/FIFO.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/public_module/FIFO.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523814314860 "|MNOC_3rd|i2_router:root_router|FIFO:priorityfifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_1_mux i2_router:root_router\|two_1_mux:outputmux " "Elaborating entity \"two_1_mux\" for hierarchy \"i2_router:root_router\|two_1_mux:outputmux\"" {  } { { "source/i2_router/i2_router.v" "outputmux" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/i2_router/i2_router.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523814314862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO_readctrl i2_router:root_router\|FIFO_readctrl:i2_router_FIFO_readctrl " "Elaborating entity \"FIFO_readctrl\" for hierarchy \"i2_router:root_router\|FIFO_readctrl:i2_router_FIFO_readctrl\"" {  } { { "source/i2_router/i2_router.v" "i2_router_FIFO_readctrl" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/i2_router/i2_router.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523814314870 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 FIFO_readctrl.v(22) " "Verilog HDL assignment warning at FIFO_readctrl.v(22): truncated value with size 32 to match size of target (1)" {  } { { "source/public_module/FIFO_readctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/public_module/FIFO_readctrl.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523814314876 "|MNOC_3rd|i2_router:root_router|FIFO_readctrl:i2_router_FIFO_readctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 FIFO_readctrl.v(24) " "Verilog HDL assignment warning at FIFO_readctrl.v(24): truncated value with size 32 to match size of target (1)" {  } { { "source/public_module/FIFO_readctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/public_module/FIFO_readctrl.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523814314876 "|MNOC_3rd|i2_router:root_router|FIFO_readctrl:i2_router_FIFO_readctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 FIFO_readctrl.v(30) " "Verilog HDL assignment warning at FIFO_readctrl.v(30): truncated value with size 32 to match size of target (1)" {  } { { "source/public_module/FIFO_readctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/public_module/FIFO_readctrl.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523814314876 "|MNOC_3rd|i2_router:root_router|FIFO_readctrl:i2_router_FIFO_readctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 FIFO_readctrl.v(31) " "Verilog HDL assignment warning at FIFO_readctrl.v(31): truncated value with size 32 to match size of target (1)" {  } { { "source/public_module/FIFO_readctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/public_module/FIFO_readctrl.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523814314876 "|MNOC_3rd|i2_router:root_router|FIFO_readctrl:i2_router_FIFO_readctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2_router_FIFO_wrctrl i2_router:root_router\|i2_router_FIFO_wrctrl:i2_router_priorityFIFO_wrctrl " "Elaborating entity \"i2_router_FIFO_wrctrl\" for hierarchy \"i2_router:root_router\|i2_router_FIFO_wrctrl:i2_router_priorityFIFO_wrctrl\"" {  } { { "source/i2_router/i2_router.v" "i2_router_priorityFIFO_wrctrl" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/i2_router/i2_router.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523814314877 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2_router_FIFO_wrctrl.v(114) " "Verilog HDL assignment warning at i2_router_FIFO_wrctrl.v(114): truncated value with size 32 to match size of target (1)" {  } { { "source/i2_router/i2_router_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/i2_router/i2_router_FIFO_wrctrl.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523814314882 "|MNOC_3rd|i2_router:root_router|i2_router_FIFO_wrctrl:i2_router_priorityFIFO_wrctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2_router_FIFO_wrctrl.v(121) " "Verilog HDL assignment warning at i2_router_FIFO_wrctrl.v(121): truncated value with size 32 to match size of target (1)" {  } { { "source/i2_router/i2_router_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/i2_router/i2_router_FIFO_wrctrl.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523814314882 "|MNOC_3rd|i2_router:root_router|i2_router_FIFO_wrctrl:i2_router_priorityFIFO_wrctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2_router_FIFO_wrctrl i2_router:root_router\|i2_router_FIFO_wrctrl:i2_router_regularFIFO_wrctrl " "Elaborating entity \"i2_router_FIFO_wrctrl\" for hierarchy \"i2_router:root_router\|i2_router_FIFO_wrctrl:i2_router_regularFIFO_wrctrl\"" {  } { { "source/i2_router/i2_router.v" "i2_router_regularFIFO_wrctrl" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/i2_router/i2_router.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523814314883 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2_router_FIFO_wrctrl.v(114) " "Verilog HDL assignment warning at i2_router_FIFO_wrctrl.v(114): truncated value with size 32 to match size of target (1)" {  } { { "source/i2_router/i2_router_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/i2_router/i2_router_FIFO_wrctrl.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523814314891 "|MNOC_3rd|i2_router:root_router|i2_router_FIFO_wrctrl:i2_router_regularFIFO_wrctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2_router_FIFO_wrctrl.v(121) " "Verilog HDL assignment warning at i2_router_FIFO_wrctrl.v(121): truncated value with size 32 to match size of target (1)" {  } { { "source/i2_router/i2_router_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/i2_router/i2_router_FIFO_wrctrl.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523814314891 "|MNOC_3rd|i2_router:root_router|i2_router_FIFO_wrctrl:i2_router_regularFIFO_wrctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i3_router i3_router:level3_router1 " "Elaborating entity \"i3_router\" for hierarchy \"i3_router:level3_router1\"" {  } { { "MNOC_3rd.v" "level3_router1" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/MNOC_3rd.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523814314902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "three_1_mux i3_router:level3_router1\|three_1_mux:prioritymux " "Elaborating entity \"three_1_mux\" for hierarchy \"i3_router:level3_router1\|three_1_mux:prioritymux\"" {  } { { "source/i3_router/i3_router.v" "prioritymux" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/i3_router/i3_router.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523814314915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i3_router_FIFO_wrctrl i3_router:level3_router1\|i3_router_FIFO_wrctrl:i3_router_priorityFIFO_wrctrl " "Elaborating entity \"i3_router_FIFO_wrctrl\" for hierarchy \"i3_router:level3_router1\|i3_router_FIFO_wrctrl:i3_router_priorityFIFO_wrctrl\"" {  } { { "source/i3_router/i3_router.v" "i3_router_priorityFIFO_wrctrl" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/i3_router/i3_router.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523814314925 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i3_router_FIFO_wrctrl.v(144) " "Verilog HDL assignment warning at i3_router_FIFO_wrctrl.v(144): truncated value with size 32 to match size of target (1)" {  } { { "source/i3_router/i3_router_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/i3_router/i3_router_FIFO_wrctrl.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523814314932 "|MNOC_3rd|i3_router:level3_router1|i3_router_FIFO_wrctrl:i3_router_priorityFIFO_wrctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i3_router_FIFO_wrctrl.v(152) " "Verilog HDL assignment warning at i3_router_FIFO_wrctrl.v(152): truncated value with size 32 to match size of target (1)" {  } { { "source/i3_router/i3_router_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/i3_router/i3_router_FIFO_wrctrl.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523814314932 "|MNOC_3rd|i3_router:level3_router1|i3_router_FIFO_wrctrl:i3_router_priorityFIFO_wrctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i3_router_FIFO_wrctrl.v(160) " "Verilog HDL assignment warning at i3_router_FIFO_wrctrl.v(160): truncated value with size 32 to match size of target (1)" {  } { { "source/i3_router/i3_router_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/i3_router/i3_router_FIFO_wrctrl.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523814314932 "|MNOC_3rd|i3_router:level3_router1|i3_router_FIFO_wrctrl:i3_router_priorityFIFO_wrctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i3_router_FIFO_wrctrl i3_router:level3_router1\|i3_router_FIFO_wrctrl:i3_router_regularFIFO_wrctrl " "Elaborating entity \"i3_router_FIFO_wrctrl\" for hierarchy \"i3_router:level3_router1\|i3_router_FIFO_wrctrl:i3_router_regularFIFO_wrctrl\"" {  } { { "source/i3_router/i3_router.v" "i3_router_regularFIFO_wrctrl" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/i3_router/i3_router.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523814314933 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i3_router_FIFO_wrctrl.v(144) " "Verilog HDL assignment warning at i3_router_FIFO_wrctrl.v(144): truncated value with size 32 to match size of target (1)" {  } { { "source/i3_router/i3_router_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/i3_router/i3_router_FIFO_wrctrl.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523814314946 "|MNOC_3rd|i3_router:level3_router1|i3_router_FIFO_wrctrl:i3_router_regularFIFO_wrctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i3_router_FIFO_wrctrl.v(152) " "Verilog HDL assignment warning at i3_router_FIFO_wrctrl.v(152): truncated value with size 32 to match size of target (1)" {  } { { "source/i3_router/i3_router_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/i3_router/i3_router_FIFO_wrctrl.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523814314947 "|MNOC_3rd|i3_router:level3_router1|i3_router_FIFO_wrctrl:i3_router_regularFIFO_wrctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i3_router_FIFO_wrctrl.v(160) " "Verilog HDL assignment warning at i3_router_FIFO_wrctrl.v(160): truncated value with size 32 to match size of target (1)" {  } { { "source/i3_router/i3_router_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/i3_router/i3_router_FIFO_wrctrl.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523814314947 "|MNOC_3rd|i3_router:level3_router1|i3_router_FIFO_wrctrl:i3_router_regularFIFO_wrctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i1_router i1_router:level4_router1 " "Elaborating entity \"i1_router\" for hierarchy \"i1_router:level4_router1\"" {  } { { "MNOC_3rd.v" "level4_router1" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/MNOC_3rd.v" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523814314960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i1_router_FIFO_wrctrl i1_router:level4_router1\|i1_router_FIFO_wrctrl:i1_router_priorityFIFO_wrctrl " "Elaborating entity \"i1_router_FIFO_wrctrl\" for hierarchy \"i1_router:level4_router1\|i1_router_FIFO_wrctrl:i1_router_priorityFIFO_wrctrl\"" {  } { { "source/i1_router/i1_router.v" "i1_router_priorityFIFO_wrctrl" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/i1_router/i1_router.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523814314972 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i1_router_FIFO_wrctrl.v(79) " "Verilog HDL assignment warning at i1_router_FIFO_wrctrl.v(79): truncated value with size 32 to match size of target (1)" {  } { { "source/i1_router/i1_router_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/i1_router/i1_router_FIFO_wrctrl.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523814314977 "|MNOC_3rd|i1_router:level4_router1|i1_router_FIFO_wrctrl:i1_router_priorityFIFO_wrctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i1_router_FIFO_wrctrl i1_router:level4_router1\|i1_router_FIFO_wrctrl:i1_router_regularFIFO_wrctrl " "Elaborating entity \"i1_router_FIFO_wrctrl\" for hierarchy \"i1_router:level4_router1\|i1_router_FIFO_wrctrl:i1_router_regularFIFO_wrctrl\"" {  } { { "source/i1_router/i1_router.v" "i1_router_regularFIFO_wrctrl" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/i1_router/i1_router.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523814314979 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i1_router_FIFO_wrctrl.v(79) " "Verilog HDL assignment warning at i1_router_FIFO_wrctrl.v(79): truncated value with size 32 to match size of target (1)" {  } { { "source/i1_router/i1_router_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/i1_router/i1_router_FIFO_wrctrl.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523814314984 "|MNOC_3rd|i1_router:level4_router1|i1_router_FIFO_wrctrl:i1_router_regularFIFO_wrctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router_sensor_NI router_sensor_NI:NI0 " "Elaborating entity \"router_sensor_NI\" for hierarchy \"router_sensor_NI:NI0\"" {  } { { "MNOC_3rd.v" "NI0" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/MNOC_3rd.v" 537 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523814315060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "priority_sensor_interface router_sensor_NI:NI0\|priority_sensor_interface:priority_sensor_interface\[0\].priority_sensor_interface " "Elaborating entity \"priority_sensor_interface\" for hierarchy \"router_sensor_NI:NI0\|priority_sensor_interface:priority_sensor_interface\[0\].priority_sensor_interface\"" {  } { { "source/router_sensor_NI/router_sensor_NI.v" "priority_sensor_interface\[0\].priority_sensor_interface" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/router_sensor_NI.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523814315071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "priorityNI_FIFO_wrctrl router_sensor_NI:NI0\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl " "Elaborating entity \"priorityNI_FIFO_wrctrl\" for hierarchy \"router_sensor_NI:NI0\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\"" {  } { { "source/router_sensor_NI/router_sensor_NI.v" "priorityNI_FIFO_wrctrl" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/router_sensor_NI.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523814315083 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "feedback_rst priorityNI_FIFO_wrctrl.v(59) " "Verilog HDL Always Construct warning at priorityNI_FIFO_wrctrl.v(59): inferring latch(es) for variable \"feedback_rst\", which holds its previous value in one or more paths through the always construct" {  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1523814315091 "|MNOC_3rd|router_sensor_NI:NI0|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "feedback_rst\[0\] priorityNI_FIFO_wrctrl.v(67) " "Inferred latch for \"feedback_rst\[0\]\" at priorityNI_FIFO_wrctrl.v(67)" {  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814315091 "|MNOC_3rd|router_sensor_NI:NI0|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "feedback_rst\[1\] priorityNI_FIFO_wrctrl.v(67) " "Inferred latch for \"feedback_rst\[1\]\" at priorityNI_FIFO_wrctrl.v(67)" {  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814315091 "|MNOC_3rd|router_sensor_NI:NI0|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "feedback_rst\[2\] priorityNI_FIFO_wrctrl.v(67) " "Inferred latch for \"feedback_rst\[2\]\" at priorityNI_FIFO_wrctrl.v(67)" {  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814315091 "|MNOC_3rd|router_sensor_NI:NI0|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "feedback_rst\[3\] priorityNI_FIFO_wrctrl.v(67) " "Inferred latch for \"feedback_rst\[3\]\" at priorityNI_FIFO_wrctrl.v(67)" {  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814315091 "|MNOC_3rd|router_sensor_NI:NI0|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "feedback_rst\[4\] priorityNI_FIFO_wrctrl.v(67) " "Inferred latch for \"feedback_rst\[4\]\" at priorityNI_FIFO_wrctrl.v(67)" {  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814315091 "|MNOC_3rd|router_sensor_NI:NI0|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "feedback_rst\[5\] priorityNI_FIFO_wrctrl.v(67) " "Inferred latch for \"feedback_rst\[5\]\" at priorityNI_FIFO_wrctrl.v(67)" {  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814315091 "|MNOC_3rd|router_sensor_NI:NI0|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "feedback_rst\[6\] priorityNI_FIFO_wrctrl.v(67) " "Inferred latch for \"feedback_rst\[6\]\" at priorityNI_FIFO_wrctrl.v(67)" {  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814315091 "|MNOC_3rd|router_sensor_NI:NI0|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "feedback_rst\[7\] priorityNI_FIFO_wrctrl.v(67) " "Inferred latch for \"feedback_rst\[7\]\" at priorityNI_FIFO_wrctrl.v(67)" {  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814315091 "|MNOC_3rd|router_sensor_NI:NI0|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "feedback_rst\[8\] priorityNI_FIFO_wrctrl.v(67) " "Inferred latch for \"feedback_rst\[8\]\" at priorityNI_FIFO_wrctrl.v(67)" {  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814315091 "|MNOC_3rd|router_sensor_NI:NI0|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "feedback_rst\[9\] priorityNI_FIFO_wrctrl.v(67) " "Inferred latch for \"feedback_rst\[9\]\" at priorityNI_FIFO_wrctrl.v(67)" {  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814315091 "|MNOC_3rd|router_sensor_NI:NI0|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "feedback_rst\[10\] priorityNI_FIFO_wrctrl.v(67) " "Inferred latch for \"feedback_rst\[10\]\" at priorityNI_FIFO_wrctrl.v(67)" {  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814315091 "|MNOC_3rd|router_sensor_NI:NI0|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "feedback_rst\[11\] priorityNI_FIFO_wrctrl.v(67) " "Inferred latch for \"feedback_rst\[11\]\" at priorityNI_FIFO_wrctrl.v(67)" {  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814315092 "|MNOC_3rd|router_sensor_NI:NI0|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "feedback_rst\[12\] priorityNI_FIFO_wrctrl.v(67) " "Inferred latch for \"feedback_rst\[12\]\" at priorityNI_FIFO_wrctrl.v(67)" {  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814315092 "|MNOC_3rd|router_sensor_NI:NI0|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "feedback_rst\[13\] priorityNI_FIFO_wrctrl.v(67) " "Inferred latch for \"feedback_rst\[13\]\" at priorityNI_FIFO_wrctrl.v(67)" {  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814315092 "|MNOC_3rd|router_sensor_NI:NI0|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "feedback_rst\[14\] priorityNI_FIFO_wrctrl.v(67) " "Inferred latch for \"feedback_rst\[14\]\" at priorityNI_FIFO_wrctrl.v(67)" {  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814315092 "|MNOC_3rd|router_sensor_NI:NI0|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "feedback_rst\[15\] priorityNI_FIFO_wrctrl.v(67) " "Inferred latch for \"feedback_rst\[15\]\" at priorityNI_FIFO_wrctrl.v(67)" {  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814315092 "|MNOC_3rd|router_sensor_NI:NI0|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regular_sensor_interface router_sensor_NI:NI0\|regular_sensor_interface:regular_sensor_interface0 " "Elaborating entity \"regular_sensor_interface\" for hierarchy \"router_sensor_NI:NI0\|regular_sensor_interface:regular_sensor_interface0\"" {  } { { "source/router_sensor_NI/router_sensor_NI.v" "regular_sensor_interface0" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/router_sensor_NI.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523814315093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regular_sensor_interface router_sensor_NI:NI0\|regular_sensor_interface:regular_sensor_interface1 " "Elaborating entity \"regular_sensor_interface\" for hierarchy \"router_sensor_NI:NI0\|regular_sensor_interface:regular_sensor_interface1\"" {  } { { "source/router_sensor_NI/router_sensor_NI.v" "regular_sensor_interface1" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/router_sensor_NI.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523814315100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regular_sensor_interface router_sensor_NI:NI0\|regular_sensor_interface:regular_sensor_interface2 " "Elaborating entity \"regular_sensor_interface\" for hierarchy \"router_sensor_NI:NI0\|regular_sensor_interface:regular_sensor_interface2\"" {  } { { "source/router_sensor_NI/router_sensor_NI.v" "regular_sensor_interface2" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/router_sensor_NI.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523814315109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regular_sensor_interface router_sensor_NI:NI0\|regular_sensor_interface:regular_sensor_interface3 " "Elaborating entity \"regular_sensor_interface\" for hierarchy \"router_sensor_NI:NI0\|regular_sensor_interface:regular_sensor_interface3\"" {  } { { "source/router_sensor_NI/router_sensor_NI.v" "regular_sensor_interface3" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/router_sensor_NI.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523814315115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regular_sensor_interface router_sensor_NI:NI0\|regular_sensor_interface:regular_sensor_interface4 " "Elaborating entity \"regular_sensor_interface\" for hierarchy \"router_sensor_NI:NI0\|regular_sensor_interface:regular_sensor_interface4\"" {  } { { "source/router_sensor_NI/router_sensor_NI.v" "regular_sensor_interface4" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/router_sensor_NI.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523814315125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regular_sensor_interface router_sensor_NI:NI0\|regular_sensor_interface:regular_sensor_interface5 " "Elaborating entity \"regular_sensor_interface\" for hierarchy \"router_sensor_NI:NI0\|regular_sensor_interface:regular_sensor_interface5\"" {  } { { "source/router_sensor_NI/router_sensor_NI.v" "regular_sensor_interface5" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/router_sensor_NI.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523814315132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regular_sensor_interface router_sensor_NI:NI0\|regular_sensor_interface:regular_sensor_interface6 " "Elaborating entity \"regular_sensor_interface\" for hierarchy \"router_sensor_NI:NI0\|regular_sensor_interface:regular_sensor_interface6\"" {  } { { "source/router_sensor_NI/router_sensor_NI.v" "regular_sensor_interface6" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/router_sensor_NI.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523814315139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regular_sensor_interface router_sensor_NI:NI0\|regular_sensor_interface:regular_sensor_interface7 " "Elaborating entity \"regular_sensor_interface\" for hierarchy \"router_sensor_NI:NI0\|regular_sensor_interface:regular_sensor_interface7\"" {  } { { "source/router_sensor_NI/router_sensor_NI.v" "regular_sensor_interface7" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/router_sensor_NI.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523814315144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regular_sensor_interface router_sensor_NI:NI0\|regular_sensor_interface:regular_sensor_interface8 " "Elaborating entity \"regular_sensor_interface\" for hierarchy \"router_sensor_NI:NI0\|regular_sensor_interface:regular_sensor_interface8\"" {  } { { "source/router_sensor_NI/router_sensor_NI.v" "regular_sensor_interface8" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/router_sensor_NI.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523814315150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regular_sensor_interface router_sensor_NI:NI0\|regular_sensor_interface:regular_sensor_interface9 " "Elaborating entity \"regular_sensor_interface\" for hierarchy \"router_sensor_NI:NI0\|regular_sensor_interface:regular_sensor_interface9\"" {  } { { "source/router_sensor_NI/router_sensor_NI.v" "regular_sensor_interface9" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/router_sensor_NI.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523814315157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regular_sensor_interface router_sensor_NI:NI0\|regular_sensor_interface:regular_sensor_interface10 " "Elaborating entity \"regular_sensor_interface\" for hierarchy \"router_sensor_NI:NI0\|regular_sensor_interface:regular_sensor_interface10\"" {  } { { "source/router_sensor_NI/router_sensor_NI.v" "regular_sensor_interface10" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/router_sensor_NI.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523814315162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regular_sensor_interface router_sensor_NI:NI0\|regular_sensor_interface:regular_sensor_interface11 " "Elaborating entity \"regular_sensor_interface\" for hierarchy \"router_sensor_NI:NI0\|regular_sensor_interface:regular_sensor_interface11\"" {  } { { "source/router_sensor_NI/router_sensor_NI.v" "regular_sensor_interface11" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/router_sensor_NI.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523814315168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regular_sensor_interface router_sensor_NI:NI0\|regular_sensor_interface:regular_sensor_interface12 " "Elaborating entity \"regular_sensor_interface\" for hierarchy \"router_sensor_NI:NI0\|regular_sensor_interface:regular_sensor_interface12\"" {  } { { "source/router_sensor_NI/router_sensor_NI.v" "regular_sensor_interface12" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/router_sensor_NI.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523814315173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regular_sensor_interface router_sensor_NI:NI0\|regular_sensor_interface:regular_sensor_interface13 " "Elaborating entity \"regular_sensor_interface\" for hierarchy \"router_sensor_NI:NI0\|regular_sensor_interface:regular_sensor_interface13\"" {  } { { "source/router_sensor_NI/router_sensor_NI.v" "regular_sensor_interface13" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/router_sensor_NI.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523814315177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regular_sensor_interface router_sensor_NI:NI0\|regular_sensor_interface:regular_sensor_interface14 " "Elaborating entity \"regular_sensor_interface\" for hierarchy \"router_sensor_NI:NI0\|regular_sensor_interface:regular_sensor_interface14\"" {  } { { "source/router_sensor_NI/router_sensor_NI.v" "regular_sensor_interface14" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/router_sensor_NI.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523814315182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regular_sensor_interface router_sensor_NI:NI0\|regular_sensor_interface:regular_sensor_interface15 " "Elaborating entity \"regular_sensor_interface\" for hierarchy \"router_sensor_NI:NI0\|regular_sensor_interface:regular_sensor_interface15\"" {  } { { "source/router_sensor_NI/router_sensor_NI.v" "regular_sensor_interface15" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/router_sensor_NI.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523814315187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regularNI_FIFO_wrctrl router_sensor_NI:NI0\|regularNI_FIFO_wrctrl:regularNI_FIFO_wrctrl " "Elaborating entity \"regularNI_FIFO_wrctrl\" for hierarchy \"router_sensor_NI:NI0\|regularNI_FIFO_wrctrl:regularNI_FIFO_wrctrl\"" {  } { { "source/router_sensor_NI/router_sensor_NI.v" "regularNI_FIFO_wrctrl" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/router_sensor_NI.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523814315191 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 regularNI_FIFO_wrctrl.v(153) " "Verilog HDL assignment warning at regularNI_FIFO_wrctrl.v(153): truncated value with size 32 to match size of target (5)" {  } { { "source/router_sensor_NI/regularNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/regularNI_FIFO_wrctrl.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523814315197 "|MNOC_3rd|router_sensor_NI:NI0|regularNI_FIFO_wrctrl:regularNI_FIFO_wrctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO_32depth router_sensor_NI:NI0\|FIFO_32depth:priorityfifo " "Elaborating entity \"FIFO_32depth\" for hierarchy \"router_sensor_NI:NI0\|FIFO_32depth:priorityfifo\"" {  } { { "source/router_sensor_NI/router_sensor_NI.v" "priorityfifo" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/router_sensor_NI.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523814315198 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 FIFO _32depth.v(34) " "Verilog HDL assignment warning at FIFO _32depth.v(34): truncated value with size 32 to match size of target (5)" {  } { { "source/public_module/FIFO _32depth.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/public_module/FIFO _32depth.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523814315207 "|MNOC_3rd|router_sensor_NI:NI0|FIFO_32depth:priorityfifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 FIFO _32depth.v(50) " "Verilog HDL assignment warning at FIFO _32depth.v(50): truncated value with size 32 to match size of target (5)" {  } { { "source/public_module/FIFO _32depth.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/public_module/FIFO _32depth.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523814315207 "|MNOC_3rd|router_sensor_NI:NI0|FIFO_32depth:priorityfifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router_sensor_NI router_sensor_NI:NI1 " "Elaborating entity \"router_sensor_NI\" for hierarchy \"router_sensor_NI:NI1\"" {  } { { "MNOC_3rd.v" "NI1" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/MNOC_3rd.v" 563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523814315209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router_sensor_NI router_sensor_NI:NI2 " "Elaborating entity \"router_sensor_NI\" for hierarchy \"router_sensor_NI:NI2\"" {  } { { "MNOC_3rd.v" "NI2" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/MNOC_3rd.v" 589 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523814315235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router_sensor_NI router_sensor_NI:NI3 " "Elaborating entity \"router_sensor_NI\" for hierarchy \"router_sensor_NI:NI3\"" {  } { { "MNOC_3rd.v" "NI3" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/MNOC_3rd.v" 615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523814315262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router_sensor_NI router_sensor_NI:NI4 " "Elaborating entity \"router_sensor_NI\" for hierarchy \"router_sensor_NI:NI4\"" {  } { { "MNOC_3rd.v" "NI4" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/MNOC_3rd.v" 641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523814315284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router_sensor_NI router_sensor_NI:NI5 " "Elaborating entity \"router_sensor_NI\" for hierarchy \"router_sensor_NI:NI5\"" {  } { { "MNOC_3rd.v" "NI5" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/MNOC_3rd.v" 667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523814315323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router_sensor_NI router_sensor_NI:NI6 " "Elaborating entity \"router_sensor_NI\" for hierarchy \"router_sensor_NI:NI6\"" {  } { { "MNOC_3rd.v" "NI6" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/MNOC_3rd.v" 693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523814315350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router_sensor_NI router_sensor_NI:NI7 " "Elaborating entity \"router_sensor_NI\" for hierarchy \"router_sensor_NI:NI7\"" {  } { { "MNOC_3rd.v" "NI7" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/MNOC_3rd.v" 719 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523814315377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router_sensor_NI router_sensor_NI:NI8 " "Elaborating entity \"router_sensor_NI\" for hierarchy \"router_sensor_NI:NI8\"" {  } { { "MNOC_3rd.v" "NI8" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/MNOC_3rd.v" 745 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523814315403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router_sensor_NI router_sensor_NI:NI9 " "Elaborating entity \"router_sensor_NI\" for hierarchy \"router_sensor_NI:NI9\"" {  } { { "MNOC_3rd.v" "NI9" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/MNOC_3rd.v" 771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523814315427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router_sensor_NI router_sensor_NI:NI10 " "Elaborating entity \"router_sensor_NI\" for hierarchy \"router_sensor_NI:NI10\"" {  } { { "MNOC_3rd.v" "NI10" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/MNOC_3rd.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523814315453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router_sensor_NI router_sensor_NI:NI11 " "Elaborating entity \"router_sensor_NI\" for hierarchy \"router_sensor_NI:NI11\"" {  } { { "MNOC_3rd.v" "NI11" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/MNOC_3rd.v" 823 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523814315481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router_sensor_NI router_sensor_NI:NI12 " "Elaborating entity \"router_sensor_NI\" for hierarchy \"router_sensor_NI:NI12\"" {  } { { "MNOC_3rd.v" "NI12" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/MNOC_3rd.v" 849 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523814315507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router_sensor_NI router_sensor_NI:NI13 " "Elaborating entity \"router_sensor_NI\" for hierarchy \"router_sensor_NI:NI13\"" {  } { { "MNOC_3rd.v" "NI13" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/MNOC_3rd.v" 875 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523814315532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router_sensor_NI router_sensor_NI:NI14 " "Elaborating entity \"router_sensor_NI\" for hierarchy \"router_sensor_NI:NI14\"" {  } { { "MNOC_3rd.v" "NI14" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/MNOC_3rd.v" 901 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523814315562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router_sensor_NI router_sensor_NI:NI15 " "Elaborating entity \"router_sensor_NI\" for hierarchy \"router_sensor_NI:NI15\"" {  } { { "MNOC_3rd.v" "NI15" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/MNOC_3rd.v" 927 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523814315587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router_UART_NI router_UART_NI:router_UART_NI " "Elaborating entity \"router_UART_NI\" for hierarchy \"router_UART_NI:router_UART_NI\"" {  } { { "MNOC_3rd.v" "router_UART_NI" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/MNOC_3rd.v" 935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523814315613 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 router_UART_NI.v(188) " "Verilog HDL assignment warning at router_UART_NI.v(188): truncated value with size 32 to match size of target (8)" {  } { { "source/router_UART_NI/router_UART_NI.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_UART_NI/router_UART_NI.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523814315616 "|MNOC_3rd|router_UART_NI:router_UART_NI"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 router_UART_NI.v(189) " "Verilog HDL assignment warning at router_UART_NI.v(189): truncated value with size 32 to match size of target (8)" {  } { { "source/router_UART_NI/router_UART_NI.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_UART_NI/router_UART_NI.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523814315616 "|MNOC_3rd|router_UART_NI:router_UART_NI"}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "router_sensor_NI:NI15\|FIFO_32depth:regularfifo\|mem_rtl_0 " "Inferred RAM node \"router_sensor_NI:NI15\|FIFO_32depth:regularfifo\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1523814318386 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "router_sensor_NI:NI15\|FIFO_32depth:priorityfifo\|mem_rtl_0 " "Inferred RAM node \"router_sensor_NI:NI15\|FIFO_32depth:priorityfifo\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1523814318386 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "router_sensor_NI:NI14\|FIFO_32depth:regularfifo\|mem_rtl_0 " "Inferred RAM node \"router_sensor_NI:NI14\|FIFO_32depth:regularfifo\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1523814318387 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "router_sensor_NI:NI14\|FIFO_32depth:priorityfifo\|mem_rtl_0 " "Inferred RAM node \"router_sensor_NI:NI14\|FIFO_32depth:priorityfifo\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1523814318387 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "router_sensor_NI:NI13\|FIFO_32depth:regularfifo\|mem_rtl_0 " "Inferred RAM node \"router_sensor_NI:NI13\|FIFO_32depth:regularfifo\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1523814318388 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "router_sensor_NI:NI13\|FIFO_32depth:priorityfifo\|mem_rtl_0 " "Inferred RAM node \"router_sensor_NI:NI13\|FIFO_32depth:priorityfifo\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1523814318388 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "router_sensor_NI:NI12\|FIFO_32depth:regularfifo\|mem_rtl_0 " "Inferred RAM node \"router_sensor_NI:NI12\|FIFO_32depth:regularfifo\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1523814318389 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "router_sensor_NI:NI12\|FIFO_32depth:priorityfifo\|mem_rtl_0 " "Inferred RAM node \"router_sensor_NI:NI12\|FIFO_32depth:priorityfifo\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1523814318389 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "router_sensor_NI:NI11\|FIFO_32depth:regularfifo\|mem_rtl_0 " "Inferred RAM node \"router_sensor_NI:NI11\|FIFO_32depth:regularfifo\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1523814318389 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "router_sensor_NI:NI11\|FIFO_32depth:priorityfifo\|mem_rtl_0 " "Inferred RAM node \"router_sensor_NI:NI11\|FIFO_32depth:priorityfifo\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1523814318390 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "router_sensor_NI:NI10\|FIFO_32depth:regularfifo\|mem_rtl_0 " "Inferred RAM node \"router_sensor_NI:NI10\|FIFO_32depth:regularfifo\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1523814318390 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "router_sensor_NI:NI10\|FIFO_32depth:priorityfifo\|mem_rtl_0 " "Inferred RAM node \"router_sensor_NI:NI10\|FIFO_32depth:priorityfifo\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1523814318390 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "router_sensor_NI:NI9\|FIFO_32depth:regularfifo\|mem_rtl_0 " "Inferred RAM node \"router_sensor_NI:NI9\|FIFO_32depth:regularfifo\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1523814318391 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "router_sensor_NI:NI9\|FIFO_32depth:priorityfifo\|mem_rtl_0 " "Inferred RAM node \"router_sensor_NI:NI9\|FIFO_32depth:priorityfifo\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1523814318391 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "router_sensor_NI:NI8\|FIFO_32depth:regularfifo\|mem_rtl_0 " "Inferred RAM node \"router_sensor_NI:NI8\|FIFO_32depth:regularfifo\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1523814318391 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "router_sensor_NI:NI8\|FIFO_32depth:priorityfifo\|mem_rtl_0 " "Inferred RAM node \"router_sensor_NI:NI8\|FIFO_32depth:priorityfifo\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1523814318392 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "router_sensor_NI:NI7\|FIFO_32depth:regularfifo\|mem_rtl_0 " "Inferred RAM node \"router_sensor_NI:NI7\|FIFO_32depth:regularfifo\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1523814318392 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "router_sensor_NI:NI7\|FIFO_32depth:priorityfifo\|mem_rtl_0 " "Inferred RAM node \"router_sensor_NI:NI7\|FIFO_32depth:priorityfifo\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1523814318392 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "router_sensor_NI:NI6\|FIFO_32depth:regularfifo\|mem_rtl_0 " "Inferred RAM node \"router_sensor_NI:NI6\|FIFO_32depth:regularfifo\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1523814318392 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "router_sensor_NI:NI6\|FIFO_32depth:priorityfifo\|mem_rtl_0 " "Inferred RAM node \"router_sensor_NI:NI6\|FIFO_32depth:priorityfifo\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1523814318393 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "router_sensor_NI:NI5\|FIFO_32depth:regularfifo\|mem_rtl_0 " "Inferred RAM node \"router_sensor_NI:NI5\|FIFO_32depth:regularfifo\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1523814318393 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "router_sensor_NI:NI5\|FIFO_32depth:priorityfifo\|mem_rtl_0 " "Inferred RAM node \"router_sensor_NI:NI5\|FIFO_32depth:priorityfifo\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1523814318393 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "router_sensor_NI:NI4\|FIFO_32depth:regularfifo\|mem_rtl_0 " "Inferred RAM node \"router_sensor_NI:NI4\|FIFO_32depth:regularfifo\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1523814318394 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "router_sensor_NI:NI4\|FIFO_32depth:priorityfifo\|mem_rtl_0 " "Inferred RAM node \"router_sensor_NI:NI4\|FIFO_32depth:priorityfifo\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1523814318394 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "router_sensor_NI:NI3\|FIFO_32depth:regularfifo\|mem_rtl_0 " "Inferred RAM node \"router_sensor_NI:NI3\|FIFO_32depth:regularfifo\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1523814318394 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "router_sensor_NI:NI3\|FIFO_32depth:priorityfifo\|mem_rtl_0 " "Inferred RAM node \"router_sensor_NI:NI3\|FIFO_32depth:priorityfifo\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1523814318395 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "router_sensor_NI:NI2\|FIFO_32depth:regularfifo\|mem_rtl_0 " "Inferred RAM node \"router_sensor_NI:NI2\|FIFO_32depth:regularfifo\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1523814318395 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "router_sensor_NI:NI2\|FIFO_32depth:priorityfifo\|mem_rtl_0 " "Inferred RAM node \"router_sensor_NI:NI2\|FIFO_32depth:priorityfifo\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1523814318395 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "router_sensor_NI:NI1\|FIFO_32depth:regularfifo\|mem_rtl_0 " "Inferred RAM node \"router_sensor_NI:NI1\|FIFO_32depth:regularfifo\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1523814318396 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "router_sensor_NI:NI1\|FIFO_32depth:priorityfifo\|mem_rtl_0 " "Inferred RAM node \"router_sensor_NI:NI1\|FIFO_32depth:priorityfifo\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1523814318396 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "router_sensor_NI:NI0\|FIFO_32depth:regularfifo\|mem_rtl_0 " "Inferred RAM node \"router_sensor_NI:NI0\|FIFO_32depth:regularfifo\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1523814318396 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "router_sensor_NI:NI0\|FIFO_32depth:priorityfifo\|mem_rtl_0 " "Inferred RAM node \"router_sensor_NI:NI0\|FIFO_32depth:priorityfifo\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1523814318397 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "i1_router:level5_router8\|FIFO:regularfifo\|mem_rtl_0 " "Inferred RAM node \"i1_router:level5_router8\|FIFO:regularfifo\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1523814318397 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "i1_router:level5_router8\|FIFO:priorityfifo\|mem_rtl_0 " "Inferred RAM node \"i1_router:level5_router8\|FIFO:priorityfifo\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1523814318397 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "i1_router:level5_router7\|FIFO:regularfifo\|mem_rtl_0 " "Inferred RAM node \"i1_router:level5_router7\|FIFO:regularfifo\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1523814318397 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "i1_router:level5_router7\|FIFO:priorityfifo\|mem_rtl_0 " "Inferred RAM node \"i1_router:level5_router7\|FIFO:priorityfifo\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1523814318398 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "i1_router:level5_router6\|FIFO:regularfifo\|mem_rtl_0 " "Inferred RAM node \"i1_router:level5_router6\|FIFO:regularfifo\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1523814318398 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "i1_router:level5_router6\|FIFO:priorityfifo\|mem_rtl_0 " "Inferred RAM node \"i1_router:level5_router6\|FIFO:priorityfifo\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1523814318398 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "i1_router:level5_router5\|FIFO:regularfifo\|mem_rtl_0 " "Inferred RAM node \"i1_router:level5_router5\|FIFO:regularfifo\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1523814318399 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "i1_router:level5_router5\|FIFO:priorityfifo\|mem_rtl_0 " "Inferred RAM node \"i1_router:level5_router5\|FIFO:priorityfifo\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1523814318399 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "i1_router:level5_router4\|FIFO:regularfifo\|mem_rtl_0 " "Inferred RAM node \"i1_router:level5_router4\|FIFO:regularfifo\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1523814318399 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "i1_router:level5_router4\|FIFO:priorityfifo\|mem_rtl_0 " "Inferred RAM node \"i1_router:level5_router4\|FIFO:priorityfifo\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1523814318399 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "i1_router:level5_router3\|FIFO:regularfifo\|mem_rtl_0 " "Inferred RAM node \"i1_router:level5_router3\|FIFO:regularfifo\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1523814318400 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "i1_router:level5_router3\|FIFO:priorityfifo\|mem_rtl_0 " "Inferred RAM node \"i1_router:level5_router3\|FIFO:priorityfifo\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1523814318400 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "i1_router:level5_router2\|FIFO:regularfifo\|mem_rtl_0 " "Inferred RAM node \"i1_router:level5_router2\|FIFO:regularfifo\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1523814318400 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "i1_router:level5_router2\|FIFO:priorityfifo\|mem_rtl_0 " "Inferred RAM node \"i1_router:level5_router2\|FIFO:priorityfifo\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1523814318401 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "i1_router:level5_router1\|FIFO:regularfifo\|mem_rtl_0 " "Inferred RAM node \"i1_router:level5_router1\|FIFO:regularfifo\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1523814318401 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "i1_router:level5_router1\|FIFO:priorityfifo\|mem_rtl_0 " "Inferred RAM node \"i1_router:level5_router1\|FIFO:priorityfifo\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1523814318401 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "i2_router:level4_router11\|FIFO:regularfifo\|mem_rtl_0 " "Inferred RAM node \"i2_router:level4_router11\|FIFO:regularfifo\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1523814318401 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "i2_router:level4_router11\|FIFO:priorityfifo\|mem_rtl_0 " "Inferred RAM node \"i2_router:level4_router11\|FIFO:priorityfifo\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1523814318402 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "i2_router:level4_router8\|FIFO:regularfifo\|mem_rtl_0 " "Inferred RAM node \"i2_router:level4_router8\|FIFO:regularfifo\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1523814318402 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "i2_router:level4_router8\|FIFO:priorityfifo\|mem_rtl_0 " "Inferred RAM node \"i2_router:level4_router8\|FIFO:priorityfifo\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1523814318403 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "i2_router:level4_router5\|FIFO:regularfifo\|mem_rtl_0 " "Inferred RAM node \"i2_router:level4_router5\|FIFO:regularfifo\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1523814318404 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "i2_router:level4_router5\|FIFO:priorityfifo\|mem_rtl_0 " "Inferred RAM node \"i2_router:level4_router5\|FIFO:priorityfifo\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1523814318404 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "i2_router:level4_router2\|FIFO:regularfifo\|mem_rtl_0 " "Inferred RAM node \"i2_router:level4_router2\|FIFO:regularfifo\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1523814318404 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "i2_router:level4_router2\|FIFO:priorityfifo\|mem_rtl_0 " "Inferred RAM node \"i2_router:level4_router2\|FIFO:priorityfifo\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1523814318405 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "i1_router:level4_router12\|FIFO:regularfifo\|mem_rtl_0 " "Inferred RAM node \"i1_router:level4_router12\|FIFO:regularfifo\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1523814318405 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "i1_router:level4_router12\|FIFO:priorityfifo\|mem_rtl_0 " "Inferred RAM node \"i1_router:level4_router12\|FIFO:priorityfifo\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1523814318406 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "i1_router:level4_router10\|FIFO:regularfifo\|mem_rtl_0 " "Inferred RAM node \"i1_router:level4_router10\|FIFO:regularfifo\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1523814318406 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "i1_router:level4_router10\|FIFO:priorityfifo\|mem_rtl_0 " "Inferred RAM node \"i1_router:level4_router10\|FIFO:priorityfifo\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1523814318406 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "i1_router:level4_router9\|FIFO:regularfifo\|mem_rtl_0 " "Inferred RAM node \"i1_router:level4_router9\|FIFO:regularfifo\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1523814318406 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "i1_router:level4_router9\|FIFO:priorityfifo\|mem_rtl_0 " "Inferred RAM node \"i1_router:level4_router9\|FIFO:priorityfifo\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1523814318407 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "i1_router:level4_router7\|FIFO:regularfifo\|mem_rtl_0 " "Inferred RAM node \"i1_router:level4_router7\|FIFO:regularfifo\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1523814318407 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "i1_router:level4_router7\|FIFO:priorityfifo\|mem_rtl_0 " "Inferred RAM node \"i1_router:level4_router7\|FIFO:priorityfifo\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1523814318407 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "i1_router:level4_router6\|FIFO:regularfifo\|mem_rtl_0 " "Inferred RAM node \"i1_router:level4_router6\|FIFO:regularfifo\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1523814318408 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "i1_router:level4_router6\|FIFO:priorityfifo\|mem_rtl_0 " "Inferred RAM node \"i1_router:level4_router6\|FIFO:priorityfifo\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1523814318408 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "i1_router:level4_router4\|FIFO:regularfifo\|mem_rtl_0 " "Inferred RAM node \"i1_router:level4_router4\|FIFO:regularfifo\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1523814318408 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "i1_router:level4_router4\|FIFO:priorityfifo\|mem_rtl_0 " "Inferred RAM node \"i1_router:level4_router4\|FIFO:priorityfifo\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1523814318409 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "i1_router:level4_router3\|FIFO:regularfifo\|mem_rtl_0 " "Inferred RAM node \"i1_router:level4_router3\|FIFO:regularfifo\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1523814318409 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "i1_router:level4_router3\|FIFO:priorityfifo\|mem_rtl_0 " "Inferred RAM node \"i1_router:level4_router3\|FIFO:priorityfifo\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1523814318409 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "i1_router:level4_router1\|FIFO:regularfifo\|mem_rtl_0 " "Inferred RAM node \"i1_router:level4_router1\|FIFO:regularfifo\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1523814318410 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "i1_router:level4_router1\|FIFO:priorityfifo\|mem_rtl_0 " "Inferred RAM node \"i1_router:level4_router1\|FIFO:priorityfifo\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1523814318410 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "i3_router:level3_router4\|FIFO:regularfifo\|mem_rtl_0 " "Inferred RAM node \"i3_router:level3_router4\|FIFO:regularfifo\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1523814318410 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "i3_router:level3_router4\|FIFO:priorityfifo\|mem_rtl_0 " "Inferred RAM node \"i3_router:level3_router4\|FIFO:priorityfifo\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1523814318410 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "i3_router:level3_router3\|FIFO:regularfifo\|mem_rtl_0 " "Inferred RAM node \"i3_router:level3_router3\|FIFO:regularfifo\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1523814318411 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "i3_router:level3_router3\|FIFO:priorityfifo\|mem_rtl_0 " "Inferred RAM node \"i3_router:level3_router3\|FIFO:priorityfifo\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1523814318411 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "i3_router:level3_router2\|FIFO:regularfifo\|mem_rtl_0 " "Inferred RAM node \"i3_router:level3_router2\|FIFO:regularfifo\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1523814318411 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "i3_router:level3_router2\|FIFO:priorityfifo\|mem_rtl_0 " "Inferred RAM node \"i3_router:level3_router2\|FIFO:priorityfifo\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1523814318412 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "i3_router:level3_router1\|FIFO:regularfifo\|mem_rtl_0 " "Inferred RAM node \"i3_router:level3_router1\|FIFO:regularfifo\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1523814318412 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "i3_router:level3_router1\|FIFO:priorityfifo\|mem_rtl_0 " "Inferred RAM node \"i3_router:level3_router1\|FIFO:priorityfifo\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1523814318412 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "i2_router:level2_router2\|FIFO:regularfifo\|mem_rtl_0 " "Inferred RAM node \"i2_router:level2_router2\|FIFO:regularfifo\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1523814318413 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "i2_router:level2_router2\|FIFO:priorityfifo\|mem_rtl_0 " "Inferred RAM node \"i2_router:level2_router2\|FIFO:priorityfifo\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1523814318413 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "i2_router:level2_router1\|FIFO:regularfifo\|mem_rtl_0 " "Inferred RAM node \"i2_router:level2_router1\|FIFO:regularfifo\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1523814318413 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "i2_router:level2_router1\|FIFO:priorityfifo\|mem_rtl_0 " "Inferred RAM node \"i2_router:level2_router1\|FIFO:priorityfifo\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1523814318413 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "i2_router:root_router\|FIFO:regularfifo\|mem_rtl_0 " "Inferred RAM node \"i2_router:root_router\|FIFO:regularfifo\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1523814318414 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "i2_router:root_router\|FIFO:priorityfifo\|mem_rtl_0 " "Inferred RAM node \"i2_router:root_router\|FIFO:priorityfifo\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1523814318414 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "c:/intelfpga_lite/17.1/quartus/bin64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/intelfpga_lite/17.1/quartus/bin64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Analysis & Synthesis" 0 2 1523814319922 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "c:/intelfpga_lite/17.1/quartus/bin64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/intelfpga_lite/17.1/quartus/bin64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Analysis & Synthesis" 0 0 1523814319930 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "c:/intelfpga_lite/17.1/quartus/bin64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/intelfpga_lite/17.1/quartus/bin64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Analysis & Synthesis" 0 1 1523814319948 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "c:/intelfpga_lite/17.1/quartus/bin64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/intelfpga_lite/17.1/quartus/bin64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Analysis & Synthesis" 0 3 1523814319979 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "86 " "Inferred 86 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "router_sensor_NI:NI15\|FIFO_32depth:regularfifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"router_sensor_NI:NI15\|FIFO_32depth:regularfifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 10 " "Parameter WIDTH_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 10 " "Parameter WIDTH_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "router_sensor_NI:NI15\|FIFO_32depth:priorityfifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"router_sensor_NI:NI15\|FIFO_32depth:priorityfifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 11 " "Parameter WIDTH_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "router_sensor_NI:NI14\|FIFO_32depth:regularfifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"router_sensor_NI:NI14\|FIFO_32depth:regularfifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 10 " "Parameter WIDTH_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 10 " "Parameter WIDTH_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "router_sensor_NI:NI14\|FIFO_32depth:priorityfifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"router_sensor_NI:NI14\|FIFO_32depth:priorityfifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 10 " "Parameter WIDTH_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 10 " "Parameter WIDTH_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "router_sensor_NI:NI13\|FIFO_32depth:regularfifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"router_sensor_NI:NI13\|FIFO_32depth:regularfifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 10 " "Parameter WIDTH_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 10 " "Parameter WIDTH_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "router_sensor_NI:NI13\|FIFO_32depth:priorityfifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"router_sensor_NI:NI13\|FIFO_32depth:priorityfifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 10 " "Parameter WIDTH_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 10 " "Parameter WIDTH_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "router_sensor_NI:NI12\|FIFO_32depth:regularfifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"router_sensor_NI:NI12\|FIFO_32depth:regularfifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 10 " "Parameter WIDTH_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 10 " "Parameter WIDTH_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "router_sensor_NI:NI12\|FIFO_32depth:priorityfifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"router_sensor_NI:NI12\|FIFO_32depth:priorityfifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 9 " "Parameter WIDTH_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 9 " "Parameter WIDTH_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "router_sensor_NI:NI11\|FIFO_32depth:regularfifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"router_sensor_NI:NI11\|FIFO_32depth:regularfifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 10 " "Parameter WIDTH_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 10 " "Parameter WIDTH_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "router_sensor_NI:NI11\|FIFO_32depth:priorityfifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"router_sensor_NI:NI11\|FIFO_32depth:priorityfifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 10 " "Parameter WIDTH_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 10 " "Parameter WIDTH_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "router_sensor_NI:NI10\|FIFO_32depth:regularfifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"router_sensor_NI:NI10\|FIFO_32depth:regularfifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 10 " "Parameter WIDTH_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 10 " "Parameter WIDTH_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "router_sensor_NI:NI10\|FIFO_32depth:priorityfifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"router_sensor_NI:NI10\|FIFO_32depth:priorityfifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 9 " "Parameter WIDTH_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 9 " "Parameter WIDTH_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "router_sensor_NI:NI9\|FIFO_32depth:regularfifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"router_sensor_NI:NI9\|FIFO_32depth:regularfifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 10 " "Parameter WIDTH_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 10 " "Parameter WIDTH_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "router_sensor_NI:NI9\|FIFO_32depth:priorityfifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"router_sensor_NI:NI9\|FIFO_32depth:priorityfifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 9 " "Parameter WIDTH_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 9 " "Parameter WIDTH_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "router_sensor_NI:NI8\|FIFO_32depth:regularfifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"router_sensor_NI:NI8\|FIFO_32depth:regularfifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 10 " "Parameter WIDTH_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 10 " "Parameter WIDTH_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "router_sensor_NI:NI8\|FIFO_32depth:priorityfifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"router_sensor_NI:NI8\|FIFO_32depth:priorityfifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "router_sensor_NI:NI7\|FIFO_32depth:regularfifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"router_sensor_NI:NI7\|FIFO_32depth:regularfifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 10 " "Parameter WIDTH_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 10 " "Parameter WIDTH_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "router_sensor_NI:NI7\|FIFO_32depth:priorityfifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"router_sensor_NI:NI7\|FIFO_32depth:priorityfifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 10 " "Parameter WIDTH_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 10 " "Parameter WIDTH_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "router_sensor_NI:NI6\|FIFO_32depth:regularfifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"router_sensor_NI:NI6\|FIFO_32depth:regularfifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 10 " "Parameter WIDTH_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 10 " "Parameter WIDTH_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "router_sensor_NI:NI6\|FIFO_32depth:priorityfifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"router_sensor_NI:NI6\|FIFO_32depth:priorityfifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 9 " "Parameter WIDTH_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 9 " "Parameter WIDTH_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "router_sensor_NI:NI5\|FIFO_32depth:regularfifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"router_sensor_NI:NI5\|FIFO_32depth:regularfifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 10 " "Parameter WIDTH_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 10 " "Parameter WIDTH_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "router_sensor_NI:NI5\|FIFO_32depth:priorityfifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"router_sensor_NI:NI5\|FIFO_32depth:priorityfifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 9 " "Parameter WIDTH_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 9 " "Parameter WIDTH_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "router_sensor_NI:NI4\|FIFO_32depth:regularfifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"router_sensor_NI:NI4\|FIFO_32depth:regularfifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 10 " "Parameter WIDTH_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 10 " "Parameter WIDTH_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "router_sensor_NI:NI4\|FIFO_32depth:priorityfifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"router_sensor_NI:NI4\|FIFO_32depth:priorityfifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "router_sensor_NI:NI3\|FIFO_32depth:regularfifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"router_sensor_NI:NI3\|FIFO_32depth:regularfifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 10 " "Parameter WIDTH_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 10 " "Parameter WIDTH_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "router_sensor_NI:NI3\|FIFO_32depth:priorityfifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"router_sensor_NI:NI3\|FIFO_32depth:priorityfifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 9 " "Parameter WIDTH_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 9 " "Parameter WIDTH_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "router_sensor_NI:NI2\|FIFO_32depth:regularfifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"router_sensor_NI:NI2\|FIFO_32depth:regularfifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 10 " "Parameter WIDTH_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 10 " "Parameter WIDTH_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "router_sensor_NI:NI2\|FIFO_32depth:priorityfifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"router_sensor_NI:NI2\|FIFO_32depth:priorityfifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "router_sensor_NI:NI1\|FIFO_32depth:regularfifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"router_sensor_NI:NI1\|FIFO_32depth:regularfifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 10 " "Parameter WIDTH_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 10 " "Parameter WIDTH_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "router_sensor_NI:NI1\|FIFO_32depth:priorityfifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"router_sensor_NI:NI1\|FIFO_32depth:priorityfifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "router_sensor_NI:NI0\|FIFO_32depth:regularfifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"router_sensor_NI:NI0\|FIFO_32depth:regularfifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 10 " "Parameter WIDTH_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 10 " "Parameter WIDTH_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "router_sensor_NI:NI0\|FIFO_32depth:priorityfifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"router_sensor_NI:NI0\|FIFO_32depth:priorityfifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 7 " "Parameter WIDTH_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 7 " "Parameter WIDTH_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "i1_router:level5_router8\|FIFO:regularfifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"i1_router:level5_router8\|FIFO:regularfifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 11 " "Parameter WIDTH_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "i1_router:level5_router8\|FIFO:priorityfifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"i1_router:level5_router8\|FIFO:priorityfifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 11 " "Parameter WIDTH_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "i1_router:level5_router7\|FIFO:regularfifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"i1_router:level5_router7\|FIFO:regularfifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 11 " "Parameter WIDTH_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "i1_router:level5_router7\|FIFO:priorityfifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"i1_router:level5_router7\|FIFO:priorityfifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 11 " "Parameter WIDTH_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "i1_router:level5_router6\|FIFO:regularfifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"i1_router:level5_router6\|FIFO:regularfifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 11 " "Parameter WIDTH_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "i1_router:level5_router6\|FIFO:priorityfifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"i1_router:level5_router6\|FIFO:priorityfifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 11 " "Parameter WIDTH_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "i1_router:level5_router5\|FIFO:regularfifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"i1_router:level5_router5\|FIFO:regularfifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 11 " "Parameter WIDTH_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "i1_router:level5_router5\|FIFO:priorityfifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"i1_router:level5_router5\|FIFO:priorityfifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 11 " "Parameter WIDTH_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "i1_router:level5_router4\|FIFO:regularfifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"i1_router:level5_router4\|FIFO:regularfifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 11 " "Parameter WIDTH_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "i1_router:level5_router4\|FIFO:priorityfifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"i1_router:level5_router4\|FIFO:priorityfifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 11 " "Parameter WIDTH_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "i1_router:level5_router3\|FIFO:regularfifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"i1_router:level5_router3\|FIFO:regularfifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 11 " "Parameter WIDTH_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "i1_router:level5_router3\|FIFO:priorityfifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"i1_router:level5_router3\|FIFO:priorityfifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 11 " "Parameter WIDTH_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "i1_router:level5_router2\|FIFO:regularfifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"i1_router:level5_router2\|FIFO:regularfifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 11 " "Parameter WIDTH_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "i1_router:level5_router2\|FIFO:priorityfifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"i1_router:level5_router2\|FIFO:priorityfifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 11 " "Parameter WIDTH_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "i1_router:level5_router1\|FIFO:regularfifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"i1_router:level5_router1\|FIFO:regularfifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 11 " "Parameter WIDTH_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "i1_router:level5_router1\|FIFO:priorityfifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"i1_router:level5_router1\|FIFO:priorityfifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 11 " "Parameter WIDTH_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "i2_router:level4_router11\|FIFO:regularfifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"i2_router:level4_router11\|FIFO:regularfifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 11 " "Parameter WIDTH_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "i2_router:level4_router11\|FIFO:priorityfifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"i2_router:level4_router11\|FIFO:priorityfifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 11 " "Parameter WIDTH_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "i2_router:level4_router8\|FIFO:regularfifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"i2_router:level4_router8\|FIFO:regularfifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 11 " "Parameter WIDTH_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "i2_router:level4_router8\|FIFO:priorityfifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"i2_router:level4_router8\|FIFO:priorityfifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 11 " "Parameter WIDTH_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "i2_router:level4_router5\|FIFO:regularfifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"i2_router:level4_router5\|FIFO:regularfifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 11 " "Parameter WIDTH_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "i2_router:level4_router5\|FIFO:priorityfifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"i2_router:level4_router5\|FIFO:priorityfifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 11 " "Parameter WIDTH_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "i2_router:level4_router2\|FIFO:regularfifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"i2_router:level4_router2\|FIFO:regularfifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 11 " "Parameter WIDTH_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "i2_router:level4_router2\|FIFO:priorityfifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"i2_router:level4_router2\|FIFO:priorityfifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 11 " "Parameter WIDTH_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "i1_router:level4_router12\|FIFO:regularfifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"i1_router:level4_router12\|FIFO:regularfifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 11 " "Parameter WIDTH_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "i1_router:level4_router12\|FIFO:priorityfifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"i1_router:level4_router12\|FIFO:priorityfifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 11 " "Parameter WIDTH_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "i1_router:level4_router10\|FIFO:regularfifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"i1_router:level4_router10\|FIFO:regularfifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 11 " "Parameter WIDTH_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "i1_router:level4_router10\|FIFO:priorityfifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"i1_router:level4_router10\|FIFO:priorityfifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 11 " "Parameter WIDTH_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "i1_router:level4_router9\|FIFO:regularfifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"i1_router:level4_router9\|FIFO:regularfifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 11 " "Parameter WIDTH_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "i1_router:level4_router9\|FIFO:priorityfifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"i1_router:level4_router9\|FIFO:priorityfifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 11 " "Parameter WIDTH_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "i1_router:level4_router7\|FIFO:regularfifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"i1_router:level4_router7\|FIFO:regularfifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 11 " "Parameter WIDTH_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "i1_router:level4_router7\|FIFO:priorityfifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"i1_router:level4_router7\|FIFO:priorityfifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 11 " "Parameter WIDTH_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "i1_router:level4_router6\|FIFO:regularfifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"i1_router:level4_router6\|FIFO:regularfifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 11 " "Parameter WIDTH_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "i1_router:level4_router6\|FIFO:priorityfifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"i1_router:level4_router6\|FIFO:priorityfifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 11 " "Parameter WIDTH_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "i1_router:level4_router4\|FIFO:regularfifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"i1_router:level4_router4\|FIFO:regularfifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 11 " "Parameter WIDTH_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "i1_router:level4_router4\|FIFO:priorityfifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"i1_router:level4_router4\|FIFO:priorityfifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 11 " "Parameter WIDTH_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "i1_router:level4_router3\|FIFO:regularfifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"i1_router:level4_router3\|FIFO:regularfifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 11 " "Parameter WIDTH_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "i1_router:level4_router3\|FIFO:priorityfifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"i1_router:level4_router3\|FIFO:priorityfifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 11 " "Parameter WIDTH_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "i1_router:level4_router1\|FIFO:regularfifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"i1_router:level4_router1\|FIFO:regularfifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 11 " "Parameter WIDTH_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "i1_router:level4_router1\|FIFO:priorityfifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"i1_router:level4_router1\|FIFO:priorityfifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 11 " "Parameter WIDTH_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "i3_router:level3_router4\|FIFO:regularfifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"i3_router:level3_router4\|FIFO:regularfifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 11 " "Parameter WIDTH_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "i3_router:level3_router4\|FIFO:priorityfifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"i3_router:level3_router4\|FIFO:priorityfifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 11 " "Parameter WIDTH_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "i3_router:level3_router3\|FIFO:regularfifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"i3_router:level3_router3\|FIFO:regularfifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 11 " "Parameter WIDTH_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "i3_router:level3_router3\|FIFO:priorityfifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"i3_router:level3_router3\|FIFO:priorityfifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 11 " "Parameter WIDTH_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "i3_router:level3_router2\|FIFO:regularfifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"i3_router:level3_router2\|FIFO:regularfifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 11 " "Parameter WIDTH_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "i3_router:level3_router2\|FIFO:priorityfifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"i3_router:level3_router2\|FIFO:priorityfifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 11 " "Parameter WIDTH_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "i3_router:level3_router1\|FIFO:regularfifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"i3_router:level3_router1\|FIFO:regularfifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 11 " "Parameter WIDTH_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "i3_router:level3_router1\|FIFO:priorityfifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"i3_router:level3_router1\|FIFO:priorityfifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 11 " "Parameter WIDTH_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "i2_router:level2_router2\|FIFO:regularfifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"i2_router:level2_router2\|FIFO:regularfifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 11 " "Parameter WIDTH_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "i2_router:level2_router2\|FIFO:priorityfifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"i2_router:level2_router2\|FIFO:priorityfifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 11 " "Parameter WIDTH_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "i2_router:level2_router1\|FIFO:regularfifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"i2_router:level2_router1\|FIFO:regularfifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 11 " "Parameter WIDTH_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "i2_router:level2_router1\|FIFO:priorityfifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"i2_router:level2_router1\|FIFO:priorityfifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 11 " "Parameter WIDTH_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "i2_router:root_router\|FIFO:regularfifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"i2_router:root_router\|FIFO:regularfifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 11 " "Parameter WIDTH_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "i2_router:root_router\|FIFO:priorityfifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"i2_router:root_router\|FIFO:priorityfifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 11 " "Parameter WIDTH_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523814323402 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523814323402 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1523814323402 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "router_sensor_NI:NI15\|FIFO_32depth:regularfifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"router_sensor_NI:NI15\|FIFO_32depth:regularfifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523814323597 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "router_sensor_NI:NI15\|FIFO_32depth:regularfifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"router_sensor_NI:NI15\|FIFO_32depth:regularfifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814323597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 10 " "Parameter \"WIDTH_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814323597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814323597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814323597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 10 " "Parameter \"WIDTH_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814323597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814323597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814323597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814323597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814323597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814323597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814323597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814323597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814323597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814323597 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523814323597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uii1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uii1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uii1 " "Found entity 1: altsyncram_uii1" {  } { { "db/altsyncram_uii1.tdf" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/db/altsyncram_uii1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523814323668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814323668 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "router_sensor_NI:NI15\|FIFO_32depth:priorityfifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"router_sensor_NI:NI15\|FIFO_32depth:priorityfifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523814323697 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "router_sensor_NI:NI15\|FIFO_32depth:priorityfifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"router_sensor_NI:NI15\|FIFO_32depth:priorityfifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814323697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 11 " "Parameter \"WIDTH_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814323697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814323697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814323697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 11 " "Parameter \"WIDTH_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814323697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814323697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814323697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814323697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814323697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814323697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814323697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814323697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814323697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814323697 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523814323697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0ji1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0ji1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0ji1 " "Found entity 1: altsyncram_0ji1" {  } { { "db/altsyncram_0ji1.tdf" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/db/altsyncram_0ji1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523814323749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814323749 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "router_sensor_NI:NI12\|FIFO_32depth:priorityfifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"router_sensor_NI:NI12\|FIFO_32depth:priorityfifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523814323862 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "router_sensor_NI:NI12\|FIFO_32depth:priorityfifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"router_sensor_NI:NI12\|FIFO_32depth:priorityfifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814323862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 9 " "Parameter \"WIDTH_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814323862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814323862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814323862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 9 " "Parameter \"WIDTH_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814323862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814323862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814323862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814323862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814323862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814323862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814323862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814323862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814323862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814323862 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523814323862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_egi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_egi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_egi1 " "Found entity 1: altsyncram_egi1" {  } { { "db/altsyncram_egi1.tdf" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/db/altsyncram_egi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523814323908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814323908 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "router_sensor_NI:NI8\|FIFO_32depth:priorityfifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"router_sensor_NI:NI8\|FIFO_32depth:priorityfifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523814324068 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "router_sensor_NI:NI8\|FIFO_32depth:priorityfifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"router_sensor_NI:NI8\|FIFO_32depth:priorityfifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814324068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814324068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814324068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814324068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814324068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814324068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814324068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814324068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814324068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814324068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814324068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814324068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814324068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814324068 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523814324068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cgi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cgi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cgi1 " "Found entity 1: altsyncram_cgi1" {  } { { "db/altsyncram_cgi1.tdf" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/db/altsyncram_cgi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523814324144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814324144 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "router_sensor_NI:NI0\|FIFO_32depth:priorityfifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"router_sensor_NI:NI0\|FIFO_32depth:priorityfifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523814324425 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "router_sensor_NI:NI0\|FIFO_32depth:priorityfifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"router_sensor_NI:NI0\|FIFO_32depth:priorityfifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814324425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 7 " "Parameter \"WIDTH_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814324425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814324425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814324425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 7 " "Parameter \"WIDTH_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814324425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814324425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814324425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814324425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814324425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814324425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814324425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814324425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814324425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814324425 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523814324425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_agi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_agi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_agi1 " "Found entity 1: altsyncram_agi1" {  } { { "db/altsyncram_agi1.tdf" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/db/altsyncram_agi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523814324473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814324473 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "i1_router:level5_router8\|FIFO:regularfifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"i1_router:level5_router8\|FIFO:regularfifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523814324501 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "i1_router:level5_router8\|FIFO:regularfifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"i1_router:level5_router8\|FIFO:regularfifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814324501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 11 " "Parameter \"WIDTH_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814324501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814324501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814324501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 11 " "Parameter \"WIDTH_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814324501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814324501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814324501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814324501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814324501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814324501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814324501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814324501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814324501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523814324501 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523814324501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2ji1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2ji1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2ji1 " "Found entity 1: altsyncram_2ji1" {  } { { "db/altsyncram_2ji1.tdf" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/db/altsyncram_2ji1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523814324556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814324556 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1523814325433 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "c:/intelfpga_lite/17.1/quartus/bin64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/intelfpga_lite/17.1/quartus/bin64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Analysis & Synthesis" 0 2 1523814326932 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "c:/intelfpga_lite/17.1/quartus/bin64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/intelfpga_lite/17.1/quartus/bin64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Analysis & Synthesis" 0 0 1523814326962 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "c:/intelfpga_lite/17.1/quartus/bin64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/intelfpga_lite/17.1/quartus/bin64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Analysis & Synthesis" 0 1 1523814327002 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "c:/intelfpga_lite/17.1/quartus/bin64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/intelfpga_lite/17.1/quartus/bin64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Analysis & Synthesis" 0 3 1523814327005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI12\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[6\] " "Latch router_sensor_NI:NI12\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI12\|priority_sensor_interface:priority_sensor_interface\[6\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI12\|priority_sensor_interface:priority_sensor_interface\[6\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1523814327281 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1523814327281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI12\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[5\] " "Latch router_sensor_NI:NI12\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI12\|priority_sensor_interface:priority_sensor_interface\[5\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI12\|priority_sensor_interface:priority_sensor_interface\[5\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1523814327283 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1523814327283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI12\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[4\] " "Latch router_sensor_NI:NI12\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI12\|priority_sensor_interface:priority_sensor_interface\[4\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI12\|priority_sensor_interface:priority_sensor_interface\[4\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1523814327283 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1523814327283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI12\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[3\] " "Latch router_sensor_NI:NI12\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI12\|priority_sensor_interface:priority_sensor_interface\[3\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI12\|priority_sensor_interface:priority_sensor_interface\[3\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1523814327283 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1523814327283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI12\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[2\] " "Latch router_sensor_NI:NI12\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI12\|priority_sensor_interface:priority_sensor_interface\[2\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI12\|priority_sensor_interface:priority_sensor_interface\[2\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1523814327284 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1523814327284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI12\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[1\] " "Latch router_sensor_NI:NI12\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI12\|priority_sensor_interface:priority_sensor_interface\[1\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI12\|priority_sensor_interface:priority_sensor_interface\[1\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1523814327285 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1523814327285 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI15\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[15\] " "Latch router_sensor_NI:NI15\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE rst~synth " "Ports ENA and PRE on the latch are fed by the same signal rst~synth" {  } { { "MNOC_3rd.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/MNOC_3rd.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1523814327629 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1523814327629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI15\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[14\] " "Latch router_sensor_NI:NI15\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI15\|priority_sensor_interface:priority_sensor_interface\[14\].priority_sensor_interface\|state_c " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI15\|priority_sensor_interface:priority_sensor_interface\[14\].priority_sensor_interface\|state_c" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1523814327630 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR rst~synth " "Ports ENA and CLR on the latch are fed by the same signal rst~synth" {  } { { "MNOC_3rd.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/MNOC_3rd.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1523814327630 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1523814327630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI15\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[13\] " "Latch router_sensor_NI:NI15\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI15\|priority_sensor_interface:priority_sensor_interface\[13\].priority_sensor_interface\|state_c " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI15\|priority_sensor_interface:priority_sensor_interface\[13\].priority_sensor_interface\|state_c" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1523814327630 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR rst~synth " "Ports ENA and CLR on the latch are fed by the same signal rst~synth" {  } { { "MNOC_3rd.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/MNOC_3rd.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1523814327630 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1523814327630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI15\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[12\] " "Latch router_sensor_NI:NI15\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI15\|priority_sensor_interface:priority_sensor_interface\[12\].priority_sensor_interface\|state_c " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI15\|priority_sensor_interface:priority_sensor_interface\[12\].priority_sensor_interface\|state_c" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1523814327630 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR rst~synth " "Ports ENA and CLR on the latch are fed by the same signal rst~synth" {  } { { "MNOC_3rd.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/MNOC_3rd.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1523814327630 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1523814327630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI15\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[11\] " "Latch router_sensor_NI:NI15\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI15\|priority_sensor_interface:priority_sensor_interface\[11\].priority_sensor_interface\|state_c " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI15\|priority_sensor_interface:priority_sensor_interface\[11\].priority_sensor_interface\|state_c" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1523814327634 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR rst~synth " "Ports ENA and CLR on the latch are fed by the same signal rst~synth" {  } { { "MNOC_3rd.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/MNOC_3rd.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1523814327634 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1523814327634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI15\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[10\] " "Latch router_sensor_NI:NI15\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI15\|priority_sensor_interface:priority_sensor_interface\[10\].priority_sensor_interface\|state_c " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI15\|priority_sensor_interface:priority_sensor_interface\[10\].priority_sensor_interface\|state_c" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1523814327636 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR rst~synth " "Ports ENA and CLR on the latch are fed by the same signal rst~synth" {  } { { "MNOC_3rd.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/MNOC_3rd.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1523814327636 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1523814327636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI1\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[14\] " "Latch router_sensor_NI:NI1\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI1\|priority_sensor_interface:priority_sensor_interface\[14\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI1\|priority_sensor_interface:priority_sensor_interface\[14\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1523814327715 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1523814327715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI1\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[13\] " "Latch router_sensor_NI:NI1\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI1\|priority_sensor_interface:priority_sensor_interface\[13\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI1\|priority_sensor_interface:priority_sensor_interface\[13\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1523814327718 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1523814327718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI1\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[12\] " "Latch router_sensor_NI:NI1\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI1\|priority_sensor_interface:priority_sensor_interface\[12\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI1\|priority_sensor_interface:priority_sensor_interface\[12\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1523814327718 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1523814327718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI1\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[11\] " "Latch router_sensor_NI:NI1\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI1\|priority_sensor_interface:priority_sensor_interface\[11\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI1\|priority_sensor_interface:priority_sensor_interface\[11\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1523814327718 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1523814327718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI1\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[10\] " "Latch router_sensor_NI:NI1\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI1\|priority_sensor_interface:priority_sensor_interface\[10\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI1\|priority_sensor_interface:priority_sensor_interface\[10\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1523814327720 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1523814327720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI1\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[6\] " "Latch router_sensor_NI:NI1\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI1\|priority_sensor_interface:priority_sensor_interface\[6\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI1\|priority_sensor_interface:priority_sensor_interface\[6\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1523814327722 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1523814327722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI1\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[5\] " "Latch router_sensor_NI:NI1\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI1\|priority_sensor_interface:priority_sensor_interface\[5\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI1\|priority_sensor_interface:priority_sensor_interface\[5\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1523814327726 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1523814327726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI1\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[4\] " "Latch router_sensor_NI:NI1\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI1\|priority_sensor_interface:priority_sensor_interface\[4\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI1\|priority_sensor_interface:priority_sensor_interface\[4\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1523814327728 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1523814327728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI1\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[3\] " "Latch router_sensor_NI:NI1\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI1\|priority_sensor_interface:priority_sensor_interface\[3\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI1\|priority_sensor_interface:priority_sensor_interface\[3\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1523814327730 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1523814327730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI13\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[6\] " "Latch router_sensor_NI:NI13\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI13\|priority_sensor_interface:priority_sensor_interface\[6\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI13\|priority_sensor_interface:priority_sensor_interface\[6\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1523814327734 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR rst~synth " "Ports ENA and CLR on the latch are fed by the same signal rst~synth" {  } { { "MNOC_3rd.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/MNOC_3rd.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1523814327734 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1523814327734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI1\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[2\] " "Latch router_sensor_NI:NI1\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI1\|priority_sensor_interface:priority_sensor_interface\[2\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI1\|priority_sensor_interface:priority_sensor_interface\[2\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1523814327732 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1523814327732 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI13\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[5\] " "Latch router_sensor_NI:NI13\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI13\|priority_sensor_interface:priority_sensor_interface\[5\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI13\|priority_sensor_interface:priority_sensor_interface\[5\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1523814327736 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR rst~synth " "Ports ENA and CLR on the latch are fed by the same signal rst~synth" {  } { { "MNOC_3rd.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/MNOC_3rd.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1523814327736 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1523814327736 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI1\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[1\] " "Latch router_sensor_NI:NI1\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI1\|priority_sensor_interface:priority_sensor_interface\[1\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI1\|priority_sensor_interface:priority_sensor_interface\[1\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1523814327734 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1523814327734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI13\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[4\] " "Latch router_sensor_NI:NI13\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI13\|priority_sensor_interface:priority_sensor_interface\[4\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI13\|priority_sensor_interface:priority_sensor_interface\[4\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1523814327736 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR rst~synth " "Ports ENA and CLR on the latch are fed by the same signal rst~synth" {  } { { "MNOC_3rd.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/MNOC_3rd.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1523814327736 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1523814327736 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI0\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[14\] " "Latch router_sensor_NI:NI0\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI0\|priority_sensor_interface:priority_sensor_interface\[14\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI0\|priority_sensor_interface:priority_sensor_interface\[14\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1523814327736 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1523814327736 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI13\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[3\] " "Latch router_sensor_NI:NI13\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI13\|priority_sensor_interface:priority_sensor_interface\[3\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI13\|priority_sensor_interface:priority_sensor_interface\[3\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1523814327738 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR rst~synth " "Ports ENA and CLR on the latch are fed by the same signal rst~synth" {  } { { "MNOC_3rd.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/MNOC_3rd.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1523814327738 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1523814327738 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI0\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[13\] " "Latch router_sensor_NI:NI0\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI0\|priority_sensor_interface:priority_sensor_interface\[13\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI0\|priority_sensor_interface:priority_sensor_interface\[13\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1523814327740 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1523814327740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI0\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[12\] " "Latch router_sensor_NI:NI0\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI0\|priority_sensor_interface:priority_sensor_interface\[12\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI0\|priority_sensor_interface:priority_sensor_interface\[12\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1523814327742 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1523814327742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI13\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[2\] " "Latch router_sensor_NI:NI13\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI13\|priority_sensor_interface:priority_sensor_interface\[2\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI13\|priority_sensor_interface:priority_sensor_interface\[2\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1523814327742 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR rst~synth " "Ports ENA and CLR on the latch are fed by the same signal rst~synth" {  } { { "MNOC_3rd.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/MNOC_3rd.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1523814327742 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1523814327742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI0\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[11\] " "Latch router_sensor_NI:NI0\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI0\|priority_sensor_interface:priority_sensor_interface\[11\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI0\|priority_sensor_interface:priority_sensor_interface\[11\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1523814327744 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1523814327744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI0\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[10\] " "Latch router_sensor_NI:NI0\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI0\|priority_sensor_interface:priority_sensor_interface\[10\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI0\|priority_sensor_interface:priority_sensor_interface\[10\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1523814327746 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1523814327746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI13\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[1\] " "Latch router_sensor_NI:NI13\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI13\|priority_sensor_interface:priority_sensor_interface\[1\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI13\|priority_sensor_interface:priority_sensor_interface\[1\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1523814327744 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR rst~synth " "Ports ENA and CLR on the latch are fed by the same signal rst~synth" {  } { { "MNOC_3rd.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/MNOC_3rd.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1523814327744 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1523814327744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI0\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[6\] " "Latch router_sensor_NI:NI0\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI0\|priority_sensor_interface:priority_sensor_interface\[6\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI0\|priority_sensor_interface:priority_sensor_interface\[6\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1523814327748 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1523814327748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI13\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[0\] " "Latch router_sensor_NI:NI13\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR rst~synth " "Ports ENA and CLR on the latch are fed by the same signal rst~synth" {  } { { "MNOC_3rd.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/MNOC_3rd.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1523814327748 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1523814327748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI14\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[4\] " "Latch router_sensor_NI:NI14\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI14\|priority_sensor_interface:priority_sensor_interface\[4\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI14\|priority_sensor_interface:priority_sensor_interface\[4\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1523814327750 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR rst~synth " "Ports ENA and CLR on the latch are fed by the same signal rst~synth" {  } { { "MNOC_3rd.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/MNOC_3rd.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1523814327750 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1523814327750 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI0\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[5\] " "Latch router_sensor_NI:NI0\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI0\|priority_sensor_interface:priority_sensor_interface\[5\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI0\|priority_sensor_interface:priority_sensor_interface\[5\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1523814327750 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1523814327750 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI8\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[6\] " "Latch router_sensor_NI:NI8\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI8\|priority_sensor_interface:priority_sensor_interface\[6\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI8\|priority_sensor_interface:priority_sensor_interface\[6\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1523814327760 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1523814327760 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI14\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[3\] " "Latch router_sensor_NI:NI14\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI14\|priority_sensor_interface:priority_sensor_interface\[3\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI14\|priority_sensor_interface:priority_sensor_interface\[3\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1523814327752 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR rst~synth " "Ports ENA and CLR on the latch are fed by the same signal rst~synth" {  } { { "MNOC_3rd.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/MNOC_3rd.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1523814327752 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1523814327752 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI0\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[4\] " "Latch router_sensor_NI:NI0\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI0\|priority_sensor_interface:priority_sensor_interface\[4\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI0\|priority_sensor_interface:priority_sensor_interface\[4\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1523814327754 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1523814327754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI8\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[5\] " "Latch router_sensor_NI:NI8\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI8\|priority_sensor_interface:priority_sensor_interface\[5\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI8\|priority_sensor_interface:priority_sensor_interface\[5\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1523814327760 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1523814327760 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI14\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[2\] " "Latch router_sensor_NI:NI14\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI14\|priority_sensor_interface:priority_sensor_interface\[2\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI14\|priority_sensor_interface:priority_sensor_interface\[2\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1523814327756 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR rst~synth " "Ports ENA and CLR on the latch are fed by the same signal rst~synth" {  } { { "MNOC_3rd.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/MNOC_3rd.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1523814327756 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1523814327756 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI0\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[3\] " "Latch router_sensor_NI:NI0\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI0\|priority_sensor_interface:priority_sensor_interface\[3\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI0\|priority_sensor_interface:priority_sensor_interface\[3\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1523814327756 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1523814327756 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI8\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[4\] " "Latch router_sensor_NI:NI8\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI8\|priority_sensor_interface:priority_sensor_interface\[4\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI8\|priority_sensor_interface:priority_sensor_interface\[4\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1523814327760 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1523814327760 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI0\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[2\] " "Latch router_sensor_NI:NI0\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI0\|priority_sensor_interface:priority_sensor_interface\[2\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI0\|priority_sensor_interface:priority_sensor_interface\[2\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1523814327758 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1523814327758 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI8\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[3\] " "Latch router_sensor_NI:NI8\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI8\|priority_sensor_interface:priority_sensor_interface\[3\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI8\|priority_sensor_interface:priority_sensor_interface\[3\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1523814327760 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1523814327760 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI14\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[1\] " "Latch router_sensor_NI:NI14\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI14\|priority_sensor_interface:priority_sensor_interface\[1\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI14\|priority_sensor_interface:priority_sensor_interface\[1\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1523814327758 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR rst~synth " "Ports ENA and CLR on the latch are fed by the same signal rst~synth" {  } { { "MNOC_3rd.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/MNOC_3rd.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1523814327758 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1523814327758 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI14\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[0\] " "Latch router_sensor_NI:NI14\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR rst~synth " "Ports ENA and CLR on the latch are fed by the same signal rst~synth" {  } { { "MNOC_3rd.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/MNOC_3rd.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1523814327762 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1523814327762 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI0\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[1\] " "Latch router_sensor_NI:NI0\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI0\|priority_sensor_interface:priority_sensor_interface\[1\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI0\|priority_sensor_interface:priority_sensor_interface\[1\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1523814327760 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1523814327760 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI8\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[2\] " "Latch router_sensor_NI:NI8\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI8\|priority_sensor_interface:priority_sensor_interface\[2\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI8\|priority_sensor_interface:priority_sensor_interface\[2\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1523814327762 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1523814327762 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI3\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[13\] " "Latch router_sensor_NI:NI3\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI3\|priority_sensor_interface:priority_sensor_interface\[13\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI3\|priority_sensor_interface:priority_sensor_interface\[13\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1523814327762 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1523814327762 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI13\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[9\] " "Latch router_sensor_NI:NI13\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI13\|priority_sensor_interface:priority_sensor_interface\[9\].priority_sensor_interface\|state_c " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI13\|priority_sensor_interface:priority_sensor_interface\[9\].priority_sensor_interface\|state_c" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1523814327762 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR rst~synth " "Ports ENA and CLR on the latch are fed by the same signal rst~synth" {  } { { "MNOC_3rd.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/MNOC_3rd.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1523814327762 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1523814327762 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI8\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[1\] " "Latch router_sensor_NI:NI8\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI8\|priority_sensor_interface:priority_sensor_interface\[1\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI8\|priority_sensor_interface:priority_sensor_interface\[1\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1523814327764 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1523814327764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI13\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[8\] " "Latch router_sensor_NI:NI13\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI13\|priority_sensor_interface:priority_sensor_interface\[8\].priority_sensor_interface\|state_c " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI13\|priority_sensor_interface:priority_sensor_interface\[8\].priority_sensor_interface\|state_c" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1523814327767 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR rst~synth " "Ports ENA and CLR on the latch are fed by the same signal rst~synth" {  } { { "MNOC_3rd.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/MNOC_3rd.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1523814327767 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1523814327767 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI3\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[12\] " "Latch router_sensor_NI:NI3\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI3\|priority_sensor_interface:priority_sensor_interface\[12\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI3\|priority_sensor_interface:priority_sensor_interface\[12\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1523814327764 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1523814327764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI9\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[6\] " "Latch router_sensor_NI:NI9\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI9\|priority_sensor_interface:priority_sensor_interface\[6\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI9\|priority_sensor_interface:priority_sensor_interface\[6\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1523814327769 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1523814327769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI3\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[11\] " "Latch router_sensor_NI:NI3\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI3\|priority_sensor_interface:priority_sensor_interface\[11\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI3\|priority_sensor_interface:priority_sensor_interface\[11\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1523814327769 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1523814327769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI9\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[5\] " "Latch router_sensor_NI:NI9\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI9\|priority_sensor_interface:priority_sensor_interface\[5\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI9\|priority_sensor_interface:priority_sensor_interface\[5\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1523814327771 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1523814327771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI3\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[10\] " "Latch router_sensor_NI:NI3\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI3\|priority_sensor_interface:priority_sensor_interface\[10\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI3\|priority_sensor_interface:priority_sensor_interface\[10\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1523814327771 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1523814327771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI13\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[7\] " "Latch router_sensor_NI:NI13\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI13\|priority_sensor_interface:priority_sensor_interface\[7\].priority_sensor_interface\|state_c " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI13\|priority_sensor_interface:priority_sensor_interface\[7\].priority_sensor_interface\|state_c" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1523814327769 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR rst~synth " "Ports ENA and CLR on the latch are fed by the same signal rst~synth" {  } { { "MNOC_3rd.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/MNOC_3rd.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1523814327769 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1523814327769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI9\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[4\] " "Latch router_sensor_NI:NI9\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI9\|priority_sensor_interface:priority_sensor_interface\[4\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI9\|priority_sensor_interface:priority_sensor_interface\[4\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1523814327772 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1523814327772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI3\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[6\] " "Latch router_sensor_NI:NI3\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI3\|priority_sensor_interface:priority_sensor_interface\[6\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI3\|priority_sensor_interface:priority_sensor_interface\[6\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1523814327773 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1523814327773 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI14\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[9\] " "Latch router_sensor_NI:NI14\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI14\|priority_sensor_interface:priority_sensor_interface\[9\].priority_sensor_interface\|state_c " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI14\|priority_sensor_interface:priority_sensor_interface\[9\].priority_sensor_interface\|state_c" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1523814327773 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR rst~synth " "Ports ENA and CLR on the latch are fed by the same signal rst~synth" {  } { { "MNOC_3rd.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/MNOC_3rd.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1523814327773 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1523814327773 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI9\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[3\] " "Latch router_sensor_NI:NI9\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI9\|priority_sensor_interface:priority_sensor_interface\[3\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI9\|priority_sensor_interface:priority_sensor_interface\[3\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1523814327774 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1523814327774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI3\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[5\] " "Latch router_sensor_NI:NI3\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI3\|priority_sensor_interface:priority_sensor_interface\[5\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI3\|priority_sensor_interface:priority_sensor_interface\[5\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1523814327775 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1523814327775 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI9\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[2\] " "Latch router_sensor_NI:NI9\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI9\|priority_sensor_interface:priority_sensor_interface\[2\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI9\|priority_sensor_interface:priority_sensor_interface\[2\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1523814327776 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1523814327776 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI14\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[8\] " "Latch router_sensor_NI:NI14\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI14\|priority_sensor_interface:priority_sensor_interface\[8\].priority_sensor_interface\|state_c " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI14\|priority_sensor_interface:priority_sensor_interface\[8\].priority_sensor_interface\|state_c" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1523814327775 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR rst~synth " "Ports ENA and CLR on the latch are fed by the same signal rst~synth" {  } { { "MNOC_3rd.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/MNOC_3rd.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1523814327775 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1523814327775 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI3\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[4\] " "Latch router_sensor_NI:NI3\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI3\|priority_sensor_interface:priority_sensor_interface\[4\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI3\|priority_sensor_interface:priority_sensor_interface\[4\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1523814327777 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1523814327777 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI14\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[7\] " "Latch router_sensor_NI:NI14\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI14\|priority_sensor_interface:priority_sensor_interface\[7\].priority_sensor_interface\|state_c " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI14\|priority_sensor_interface:priority_sensor_interface\[7\].priority_sensor_interface\|state_c" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1523814327779 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR rst~synth " "Ports ENA and CLR on the latch are fed by the same signal rst~synth" {  } { { "MNOC_3rd.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/MNOC_3rd.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1523814327779 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1523814327779 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI9\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[1\] " "Latch router_sensor_NI:NI9\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI9\|priority_sensor_interface:priority_sensor_interface\[1\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI9\|priority_sensor_interface:priority_sensor_interface\[1\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1523814327778 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1523814327778 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI3\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[3\] " "Latch router_sensor_NI:NI3\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI3\|priority_sensor_interface:priority_sensor_interface\[3\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI3\|priority_sensor_interface:priority_sensor_interface\[3\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1523814327779 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1523814327779 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI10\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[6\] " "Latch router_sensor_NI:NI10\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI10\|priority_sensor_interface:priority_sensor_interface\[6\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI10\|priority_sensor_interface:priority_sensor_interface\[6\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1523814327782 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1523814327782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI3\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[2\] " "Latch router_sensor_NI:NI3\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI3\|priority_sensor_interface:priority_sensor_interface\[2\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI3\|priority_sensor_interface:priority_sensor_interface\[2\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1523814327782 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1523814327782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI10\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[5\] " "Latch router_sensor_NI:NI10\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI10\|priority_sensor_interface:priority_sensor_interface\[5\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI10\|priority_sensor_interface:priority_sensor_interface\[5\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1523814327783 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1523814327783 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI3\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[1\] " "Latch router_sensor_NI:NI3\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI3\|priority_sensor_interface:priority_sensor_interface\[1\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI3\|priority_sensor_interface:priority_sensor_interface\[1\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1523814327784 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1523814327784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI10\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[4\] " "Latch router_sensor_NI:NI10\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI10\|priority_sensor_interface:priority_sensor_interface\[4\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI10\|priority_sensor_interface:priority_sensor_interface\[4\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1523814327784 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1523814327784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI2\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[14\] " "Latch router_sensor_NI:NI2\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI2\|priority_sensor_interface:priority_sensor_interface\[14\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI2\|priority_sensor_interface:priority_sensor_interface\[14\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1523814327785 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1523814327785 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI10\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[3\] " "Latch router_sensor_NI:NI10\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI10\|priority_sensor_interface:priority_sensor_interface\[3\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI10\|priority_sensor_interface:priority_sensor_interface\[3\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1523814327786 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1523814327786 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI2\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[13\] " "Latch router_sensor_NI:NI2\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI2\|priority_sensor_interface:priority_sensor_interface\[13\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI2\|priority_sensor_interface:priority_sensor_interface\[13\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1523814327787 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1523814327787 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI10\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[2\] " "Latch router_sensor_NI:NI10\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI10\|priority_sensor_interface:priority_sensor_interface\[2\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI10\|priority_sensor_interface:priority_sensor_interface\[2\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1523814327787 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1523814327787 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI2\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[12\] " "Latch router_sensor_NI:NI2\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI2\|priority_sensor_interface:priority_sensor_interface\[12\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI2\|priority_sensor_interface:priority_sensor_interface\[12\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1523814327788 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1523814327788 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI10\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[1\] " "Latch router_sensor_NI:NI10\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI10\|priority_sensor_interface:priority_sensor_interface\[1\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI10\|priority_sensor_interface:priority_sensor_interface\[1\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1523814327789 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1523814327789 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI2\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[11\] " "Latch router_sensor_NI:NI2\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI2\|priority_sensor_interface:priority_sensor_interface\[11\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI2\|priority_sensor_interface:priority_sensor_interface\[11\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1523814327790 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1523814327790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI11\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[6\] " "Latch router_sensor_NI:NI11\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI11\|priority_sensor_interface:priority_sensor_interface\[6\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI11\|priority_sensor_interface:priority_sensor_interface\[6\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1523814327792 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1523814327792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI2\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[10\] " "Latch router_sensor_NI:NI2\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI2\|priority_sensor_interface:priority_sensor_interface\[10\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI2\|priority_sensor_interface:priority_sensor_interface\[10\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1523814327793 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1523814327793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI11\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[5\] " "Latch router_sensor_NI:NI11\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI11\|priority_sensor_interface:priority_sensor_interface\[5\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI11\|priority_sensor_interface:priority_sensor_interface\[5\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1523814327794 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1523814327794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI2\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[6\] " "Latch router_sensor_NI:NI2\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI2\|priority_sensor_interface:priority_sensor_interface\[6\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI2\|priority_sensor_interface:priority_sensor_interface\[6\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1523814327794 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1523814327794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI11\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[4\] " "Latch router_sensor_NI:NI11\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI11\|priority_sensor_interface:priority_sensor_interface\[4\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI11\|priority_sensor_interface:priority_sensor_interface\[4\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1523814327795 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1523814327795 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI2\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[5\] " "Latch router_sensor_NI:NI2\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI2\|priority_sensor_interface:priority_sensor_interface\[5\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI2\|priority_sensor_interface:priority_sensor_interface\[5\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1523814327796 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1523814327796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI11\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[3\] " "Latch router_sensor_NI:NI11\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI11\|priority_sensor_interface:priority_sensor_interface\[3\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI11\|priority_sensor_interface:priority_sensor_interface\[3\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1523814327797 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1523814327797 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI2\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[4\] " "Latch router_sensor_NI:NI2\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI2\|priority_sensor_interface:priority_sensor_interface\[4\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI2\|priority_sensor_interface:priority_sensor_interface\[4\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1523814327797 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1523814327797 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI11\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[2\] " "Latch router_sensor_NI:NI11\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI11\|priority_sensor_interface:priority_sensor_interface\[2\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI11\|priority_sensor_interface:priority_sensor_interface\[2\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1523814327798 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1523814327798 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI2\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[3\] " "Latch router_sensor_NI:NI2\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI2\|priority_sensor_interface:priority_sensor_interface\[3\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI2\|priority_sensor_interface:priority_sensor_interface\[3\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1523814327799 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1523814327799 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI11\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[1\] " "Latch router_sensor_NI:NI11\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI11\|priority_sensor_interface:priority_sensor_interface\[1\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI11\|priority_sensor_interface:priority_sensor_interface\[1\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1523814327800 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1523814327800 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI2\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[2\] " "Latch router_sensor_NI:NI2\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI2\|priority_sensor_interface:priority_sensor_interface\[2\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI2\|priority_sensor_interface:priority_sensor_interface\[2\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1523814327801 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1523814327801 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI2\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[1\] " "Latch router_sensor_NI:NI2\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI2\|priority_sensor_interface:priority_sensor_interface\[1\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI2\|priority_sensor_interface:priority_sensor_interface\[1\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1523814327805 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1523814327805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI5\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[6\] " "Latch router_sensor_NI:NI5\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI5\|priority_sensor_interface:priority_sensor_interface\[6\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI5\|priority_sensor_interface:priority_sensor_interface\[6\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1523814327919 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1523814327919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI5\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[5\] " "Latch router_sensor_NI:NI5\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI5\|priority_sensor_interface:priority_sensor_interface\[5\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI5\|priority_sensor_interface:priority_sensor_interface\[5\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1523814327920 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1523814327920 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI5\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[4\] " "Latch router_sensor_NI:NI5\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI5\|priority_sensor_interface:priority_sensor_interface\[4\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI5\|priority_sensor_interface:priority_sensor_interface\[4\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1523814327920 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1523814327920 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI5\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[3\] " "Latch router_sensor_NI:NI5\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI5\|priority_sensor_interface:priority_sensor_interface\[3\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI5\|priority_sensor_interface:priority_sensor_interface\[3\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1523814327920 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1523814327920 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI5\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[2\] " "Latch router_sensor_NI:NI5\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI5\|priority_sensor_interface:priority_sensor_interface\[2\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI5\|priority_sensor_interface:priority_sensor_interface\[2\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1523814327922 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1523814327922 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI5\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[1\] " "Latch router_sensor_NI:NI5\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI5\|priority_sensor_interface:priority_sensor_interface\[1\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI5\|priority_sensor_interface:priority_sensor_interface\[1\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1523814327924 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1523814327924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI4\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[6\] " "Latch router_sensor_NI:NI4\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI4\|priority_sensor_interface:priority_sensor_interface\[6\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI4\|priority_sensor_interface:priority_sensor_interface\[6\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1523814327928 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1523814327928 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI4\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[5\] " "Latch router_sensor_NI:NI4\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI4\|priority_sensor_interface:priority_sensor_interface\[5\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI4\|priority_sensor_interface:priority_sensor_interface\[5\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1523814327930 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1523814327930 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI4\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[4\] " "Latch router_sensor_NI:NI4\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI4\|priority_sensor_interface:priority_sensor_interface\[4\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI4\|priority_sensor_interface:priority_sensor_interface\[4\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1523814327932 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1523814327932 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI4\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[3\] " "Latch router_sensor_NI:NI4\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI4\|priority_sensor_interface:priority_sensor_interface\[3\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI4\|priority_sensor_interface:priority_sensor_interface\[3\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1523814327934 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1523814327934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI4\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[2\] " "Latch router_sensor_NI:NI4\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI4\|priority_sensor_interface:priority_sensor_interface\[2\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI4\|priority_sensor_interface:priority_sensor_interface\[2\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1523814327936 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1523814327936 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI4\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[1\] " "Latch router_sensor_NI:NI4\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI4\|priority_sensor_interface:priority_sensor_interface\[1\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI4\|priority_sensor_interface:priority_sensor_interface\[1\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1523814327938 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1523814327938 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI7\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[6\] " "Latch router_sensor_NI:NI7\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI7\|priority_sensor_interface:priority_sensor_interface\[6\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI7\|priority_sensor_interface:priority_sensor_interface\[6\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1523814327943 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1523814327943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI7\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[5\] " "Latch router_sensor_NI:NI7\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI7\|priority_sensor_interface:priority_sensor_interface\[5\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI7\|priority_sensor_interface:priority_sensor_interface\[5\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1523814327945 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1523814327945 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI7\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[4\] " "Latch router_sensor_NI:NI7\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI7\|priority_sensor_interface:priority_sensor_interface\[4\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI7\|priority_sensor_interface:priority_sensor_interface\[4\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1523814327947 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1523814327947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI7\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[3\] " "Latch router_sensor_NI:NI7\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI7\|priority_sensor_interface:priority_sensor_interface\[3\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI7\|priority_sensor_interface:priority_sensor_interface\[3\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1523814327949 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1523814327949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI7\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[2\] " "Latch router_sensor_NI:NI7\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI7\|priority_sensor_interface:priority_sensor_interface\[2\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI7\|priority_sensor_interface:priority_sensor_interface\[2\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1523814327951 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1523814327951 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI7\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[1\] " "Latch router_sensor_NI:NI7\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI7\|priority_sensor_interface:priority_sensor_interface\[1\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI7\|priority_sensor_interface:priority_sensor_interface\[1\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1523814327953 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1523814327953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI6\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[6\] " "Latch router_sensor_NI:NI6\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI6\|priority_sensor_interface:priority_sensor_interface\[6\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI6\|priority_sensor_interface:priority_sensor_interface\[6\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1523814327957 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1523814327957 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI6\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[5\] " "Latch router_sensor_NI:NI6\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI6\|priority_sensor_interface:priority_sensor_interface\[5\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI6\|priority_sensor_interface:priority_sensor_interface\[5\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1523814327959 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1523814327959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI6\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[4\] " "Latch router_sensor_NI:NI6\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI6\|priority_sensor_interface:priority_sensor_interface\[4\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI6\|priority_sensor_interface:priority_sensor_interface\[4\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1523814327961 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1523814327961 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI6\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[3\] " "Latch router_sensor_NI:NI6\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI6\|priority_sensor_interface:priority_sensor_interface\[3\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI6\|priority_sensor_interface:priority_sensor_interface\[3\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1523814327963 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1523814327963 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI6\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[2\] " "Latch router_sensor_NI:NI6\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI6\|priority_sensor_interface:priority_sensor_interface\[2\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI6\|priority_sensor_interface:priority_sensor_interface\[2\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1523814327965 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1523814327965 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_sensor_NI:NI6\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[1\] " "Latch router_sensor_NI:NI6\|priorityNI_FIFO_wrctrl:priorityNI_FIFO_wrctrl\|feedback_rst\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_sensor_NI:NI6\|priority_sensor_interface:priority_sensor_interface\[1\].priority_sensor_interface\|interrupt~synth " "Ports D and ENA on the latch are fed by the same signal router_sensor_NI:NI6\|priority_sensor_interface:priority_sensor_interface\[1\].priority_sensor_interface\|interrupt~synth" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1523814327967 ""}  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1523814327967 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1523814331872 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "80 " "80 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1523814344882 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Study/Graduation_Project/verilog/MNOC_3rd/output_files/MNOC_3rd.map.smsg " "Generated suppressed messages file D:/Study/Graduation_Project/verilog/MNOC_3rd/output_files/MNOC_3rd.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814345383 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "6 0 2 0 0 " "Adding 6 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1523814346266 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523814346266 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10293 " "Implemented 10293 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1523814347291 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1523814347291 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9390 " "Implemented 9390 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1523814347291 ""} { "Info" "ICUT_CUT_TM_RAMS" "898 " "Implemented 898 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1523814347291 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1523814347291 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1523814347291 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 379 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 379 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "925 " "Peak virtual memory: 925 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1523814347454 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 16 01:45:47 2018 " "Processing ended: Mon Apr 16 01:45:47 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1523814347454 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1523814347454 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:15 " "Total CPU time (on all processors): 00:01:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1523814347454 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814347454 ""}
