
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000290                       # Number of seconds simulated
sim_ticks                                   289826217                       # Number of ticks simulated
final_tick                               5083178723010                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 295597                       # Simulator instruction rate (inst/s)
host_op_rate                                   527121                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              183727571                       # Simulator tick rate (ticks/s)
host_mem_usage                                4488704                       # Number of bytes of host memory used
host_seconds                                     1.58                       # Real time elapsed on the host
sim_insts                                      466289                       # Number of instructions simulated
sim_ops                                        831515                       # Number of ops (including micro ops) simulated
testsys.physmem.bytes_read::pc.south_bridge.ide        16384                       # Number of bytes read from this memory
testsys.physmem.bytes_read::cpu.dtb.walker          256                       # Number of bytes read from this memory
testsys.physmem.bytes_read::cpu.itb.walker          192                       # Number of bytes read from this memory
testsys.physmem.bytes_read::cpu.inst              128                       # Number of bytes read from this memory
testsys.physmem.bytes_read::cpu.data              128                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.dtb.walker         1344                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.itb.walker          320                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.inst        77440                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.data        40128                       # Number of bytes read from this memory
testsys.physmem.bytes_read::total              136320                       # Number of bytes read from this memory
testsys.physmem.bytes_inst_read::cpu.inst          128                       # Number of instructions bytes read from this memory
testsys.physmem.bytes_inst_read::switch_cpus.inst        77440                       # Number of instructions bytes read from this memory
testsys.physmem.bytes_inst_read::total          77568                       # Number of instructions bytes read from this memory
testsys.physmem.bytes_written::writebacks        15360                       # Number of bytes written to this memory
testsys.physmem.bytes_written::total            15360                       # Number of bytes written to this memory
testsys.physmem.num_reads::pc.south_bridge.ide          256                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::cpu.dtb.walker            4                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::cpu.itb.walker            3                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::cpu.inst                 2                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::cpu.data                 2                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.dtb.walker           21                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.itb.walker            5                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.inst         1210                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.data          627                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::total                 2130                       # Number of read requests responded to by this memory
testsys.physmem.num_writes::writebacks            240                       # Number of write requests responded to by this memory
testsys.physmem.num_writes::total                 240                       # Number of write requests responded to by this memory
testsys.physmem.bw_read::pc.south_bridge.ide     56530428                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::cpu.dtb.walker        883288                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::cpu.itb.walker        662466                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::cpu.inst              441644                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::cpu.data              441644                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.dtb.walker      4637262                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.itb.walker      1104110                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.inst    267194600                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.data    138455383                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::total              470350824                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_inst_read::cpu.inst         441644                       # Instruction read bandwidth from this memory (bytes/s)
testsys.physmem.bw_inst_read::switch_cpus.inst    267194600                       # Instruction read bandwidth from this memory (bytes/s)
testsys.physmem.bw_inst_read::total         267636244                       # Instruction read bandwidth from this memory (bytes/s)
testsys.physmem.bw_write::writebacks         52997276                       # Write bandwidth from this memory (bytes/s)
testsys.physmem.bw_write::total              52997276                       # Write bandwidth from this memory (bytes/s)
testsys.physmem.bw_total::writebacks         52997276                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::pc.south_bridge.ide     56530428                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::cpu.dtb.walker       883288                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::cpu.itb.walker       662466                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::cpu.inst             441644                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::cpu.data             441644                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.dtb.walker      4637262                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.itb.walker      1104110                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.inst    267194600                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.data    138455383                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::total             523348100                       # Total bandwidth to/from this memory (bytes/s)
testsys.iocache.replacements                      243                       # number of replacements
testsys.iocache.tagsinuse                    8.925219                       # Cycle average of tags in use
testsys.iocache.total_refs                          0                       # Total number of references to valid blocks.
testsys.iocache.sampled_refs                      243                       # Sample count of references to valid blocks.
testsys.iocache.avg_refs                            0                       # Average number of references to valid blocks.
testsys.iocache.warmup_cycle             5083017230000                       # Cycle when the warmup percentage was hit.
testsys.iocache.occ_blocks::pc.south_bridge.ide     8.925219                       # Average occupied blocks per requestor
testsys.iocache.occ_percent::pc.south_bridge.ide     0.557826                       # Average percentage of cache occupancy
testsys.iocache.occ_percent::total           0.557826                       # Average percentage of cache occupancy
testsys.iocache.ReadReq_misses::pc.south_bridge.ide            3                       # number of ReadReq misses
testsys.iocache.ReadReq_misses::total               3                       # number of ReadReq misses
testsys.iocache.WriteReq_misses::pc.south_bridge.ide          256                       # number of WriteReq misses
testsys.iocache.WriteReq_misses::total            256                       # number of WriteReq misses
testsys.iocache.demand_misses::pc.south_bridge.ide          259                       # number of demand (read+write) misses
testsys.iocache.demand_misses::total              259                       # number of demand (read+write) misses
testsys.iocache.overall_misses::pc.south_bridge.ide          259                       # number of overall misses
testsys.iocache.overall_misses::total             259                       # number of overall misses
testsys.iocache.ReadReq_miss_latency::pc.south_bridge.ide       128000                       # number of ReadReq miss cycles
testsys.iocache.ReadReq_miss_latency::total       128000                       # number of ReadReq miss cycles
testsys.iocache.WriteReq_miss_latency::pc.south_bridge.ide     45746968                       # number of WriteReq miss cycles
testsys.iocache.WriteReq_miss_latency::total     45746968                       # number of WriteReq miss cycles
testsys.iocache.demand_miss_latency::pc.south_bridge.ide     45874968                       # number of demand (read+write) miss cycles
testsys.iocache.demand_miss_latency::total     45874968                       # number of demand (read+write) miss cycles
testsys.iocache.overall_miss_latency::pc.south_bridge.ide     45874968                       # number of overall miss cycles
testsys.iocache.overall_miss_latency::total     45874968                       # number of overall miss cycles
testsys.iocache.ReadReq_accesses::pc.south_bridge.ide            3                       # number of ReadReq accesses(hits+misses)
testsys.iocache.ReadReq_accesses::total             3                       # number of ReadReq accesses(hits+misses)
testsys.iocache.WriteReq_accesses::pc.south_bridge.ide          256                       # number of WriteReq accesses(hits+misses)
testsys.iocache.WriteReq_accesses::total          256                       # number of WriteReq accesses(hits+misses)
testsys.iocache.demand_accesses::pc.south_bridge.ide          259                       # number of demand (read+write) accesses
testsys.iocache.demand_accesses::total            259                       # number of demand (read+write) accesses
testsys.iocache.overall_accesses::pc.south_bridge.ide          259                       # number of overall (read+write) accesses
testsys.iocache.overall_accesses::total           259                       # number of overall (read+write) accesses
testsys.iocache.ReadReq_miss_rate::pc.south_bridge.ide            1                       # miss rate for ReadReq accesses
testsys.iocache.ReadReq_miss_rate::total            1                       # miss rate for ReadReq accesses
testsys.iocache.WriteReq_miss_rate::pc.south_bridge.ide            1                       # miss rate for WriteReq accesses
testsys.iocache.WriteReq_miss_rate::total            1                       # miss rate for WriteReq accesses
testsys.iocache.demand_miss_rate::pc.south_bridge.ide            1                       # miss rate for demand accesses
testsys.iocache.demand_miss_rate::total             1                       # miss rate for demand accesses
testsys.iocache.overall_miss_rate::pc.south_bridge.ide            1                       # miss rate for overall accesses
testsys.iocache.overall_miss_rate::total            1                       # miss rate for overall accesses
testsys.iocache.ReadReq_avg_miss_latency::pc.south_bridge.ide 42666.666667                       # average ReadReq miss latency
testsys.iocache.ReadReq_avg_miss_latency::total 42666.666667                       # average ReadReq miss latency
testsys.iocache.WriteReq_avg_miss_latency::pc.south_bridge.ide 178699.093750                       # average WriteReq miss latency
testsys.iocache.WriteReq_avg_miss_latency::total 178699.093750                       # average WriteReq miss latency
testsys.iocache.demand_avg_miss_latency::pc.south_bridge.ide 177123.428571                       # average overall miss latency
testsys.iocache.demand_avg_miss_latency::total 177123.428571                       # average overall miss latency
testsys.iocache.overall_avg_miss_latency::pc.south_bridge.ide 177123.428571                       # average overall miss latency
testsys.iocache.overall_avg_miss_latency::total 177123.428571                       # average overall miss latency
testsys.iocache.blocked_cycles::no_mshrs       224200                       # number of cycles access was blocked
testsys.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.iocache.blocked::no_mshrs                  21                       # number of cycles access was blocked
testsys.iocache.blocked::no_targets                 0                       # number of cycles access was blocked
testsys.iocache.avg_blocked_cycles::no_mshrs 10676.190476                       # average number of cycles each access was blocked
testsys.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.iocache.fast_writes                         0                       # number of fast writes performed
testsys.iocache.cache_copies                        0                       # number of cache copies performed
testsys.iocache.writebacks::writebacks            240                       # number of writebacks
testsys.iocache.writebacks::total                 240                       # number of writebacks
testsys.iocache.ReadReq_mshr_misses::pc.south_bridge.ide            3                       # number of ReadReq MSHR misses
testsys.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
testsys.iocache.WriteReq_mshr_misses::pc.south_bridge.ide          256                       # number of WriteReq MSHR misses
testsys.iocache.WriteReq_mshr_misses::total          256                       # number of WriteReq MSHR misses
testsys.iocache.demand_mshr_misses::pc.south_bridge.ide          259                       # number of demand (read+write) MSHR misses
testsys.iocache.demand_mshr_misses::total          259                       # number of demand (read+write) MSHR misses
testsys.iocache.overall_mshr_misses::pc.south_bridge.ide          259                       # number of overall MSHR misses
testsys.iocache.overall_mshr_misses::total          259                       # number of overall MSHR misses
testsys.iocache.ReadReq_mshr_miss_latency::pc.south_bridge.ide        90600                       # number of ReadReq MSHR miss cycles
testsys.iocache.ReadReq_mshr_miss_latency::total        90600                       # number of ReadReq MSHR miss cycles
testsys.iocache.WriteReq_mshr_miss_latency::pc.south_bridge.ide     42665400                       # number of WriteReq MSHR miss cycles
testsys.iocache.WriteReq_mshr_miss_latency::total     42665400                       # number of WriteReq MSHR miss cycles
testsys.iocache.demand_mshr_miss_latency::pc.south_bridge.ide     42756000                       # number of demand (read+write) MSHR miss cycles
testsys.iocache.demand_mshr_miss_latency::total     42756000                       # number of demand (read+write) MSHR miss cycles
testsys.iocache.overall_mshr_miss_latency::pc.south_bridge.ide     42756000                       # number of overall MSHR miss cycles
testsys.iocache.overall_mshr_miss_latency::total     42756000                       # number of overall MSHR miss cycles
testsys.iocache.ReadReq_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for ReadReq accesses
testsys.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
testsys.iocache.WriteReq_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for WriteReq accesses
testsys.iocache.WriteReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteReq accesses
testsys.iocache.demand_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for demand accesses
testsys.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
testsys.iocache.overall_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for overall accesses
testsys.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
testsys.iocache.ReadReq_avg_mshr_miss_latency::pc.south_bridge.ide        30200                       # average ReadReq mshr miss latency
testsys.iocache.ReadReq_avg_mshr_miss_latency::total        30200                       # average ReadReq mshr miss latency
testsys.iocache.WriteReq_avg_mshr_miss_latency::pc.south_bridge.ide 166661.718750                       # average WriteReq mshr miss latency
testsys.iocache.WriteReq_avg_mshr_miss_latency::total 166661.718750                       # average WriteReq mshr miss latency
testsys.iocache.demand_avg_mshr_miss_latency::pc.south_bridge.ide 165081.081081                       # average overall mshr miss latency
testsys.iocache.demand_avg_mshr_miss_latency::total 165081.081081                       # average overall mshr miss latency
testsys.iocache.overall_avg_mshr_miss_latency::pc.south_bridge.ide 165081.081081                       # average overall mshr miss latency
testsys.iocache.overall_avg_mshr_miss_latency::total 165081.081081                       # average overall mshr miss latency
testsys.iocache.no_allocate_misses                  0                       # Number of misses that were no-allocate
testsys.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
testsys.pc.south_bridge.ide.disks0.dma_write_full_pages            4                       # Number of full page size DMA writes.
testsys.pc.south_bridge.ide.disks0.dma_write_bytes        16384                       # Number of bytes transfered via DMA writes.
testsys.pc.south_bridge.ide.disks0.dma_write_txs            4                       # Number of DMA write transactions.
testsys.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
testsys.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
testsys.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
testsys.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
testsys.l2.replacements                             0                       # number of replacements
testsys.l2.tagsinuse                      1347.233903                       # Cycle average of tags in use
testsys.l2.total_refs                               0                       # Total number of references to valid blocks.
testsys.l2.sampled_refs                             0                       # Sample count of references to valid blocks.
testsys.l2.avg_refs                               nan                       # Average number of references to valid blocks.
testsys.l2.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
testsys.l2.occ_blocks::writebacks           11.957092                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::cpu.dtb.walker        3.999964                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::cpu.itb.walker        2.999997                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::cpu.inst              1.999974                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::cpu.data              1.999967                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.dtb.walker    18.662200                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.itb.walker     4.795479                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.inst    909.782805                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.data    391.036425                       # Average occupied blocks per requestor
testsys.l2.occ_percent::writebacks           0.002919                       # Average percentage of cache occupancy
testsys.l2.occ_percent::cpu.dtb.walker       0.000977                       # Average percentage of cache occupancy
testsys.l2.occ_percent::cpu.itb.walker       0.000732                       # Average percentage of cache occupancy
testsys.l2.occ_percent::cpu.inst             0.000488                       # Average percentage of cache occupancy
testsys.l2.occ_percent::cpu.data             0.000488                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.dtb.walker     0.004556                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.itb.walker     0.001171                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.inst     0.222115                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.data     0.095468                       # Average percentage of cache occupancy
testsys.l2.occ_percent::total                0.328915                       # Average percentage of cache occupancy
testsys.l2.ReadReq_hits::switch_cpus.dtb.walker         1151                       # number of ReadReq hits
testsys.l2.ReadReq_hits::switch_cpus.itb.walker           86                       # number of ReadReq hits
testsys.l2.ReadReq_hits::switch_cpus.inst           99                       # number of ReadReq hits
testsys.l2.ReadReq_hits::total                   1336                       # number of ReadReq hits
testsys.l2.Writeback_hits::writebacks              44                       # number of Writeback hits
testsys.l2.Writeback_hits::total                   44                       # number of Writeback hits
testsys.l2.ReadExReq_hits::switch_cpus.data            1                       # number of ReadExReq hits
testsys.l2.ReadExReq_hits::total                    1                       # number of ReadExReq hits
testsys.l2.demand_hits::switch_cpus.dtb.walker         1151                       # number of demand (read+write) hits
testsys.l2.demand_hits::switch_cpus.itb.walker           86                       # number of demand (read+write) hits
testsys.l2.demand_hits::switch_cpus.inst           99                       # number of demand (read+write) hits
testsys.l2.demand_hits::switch_cpus.data            1                       # number of demand (read+write) hits
testsys.l2.demand_hits::total                    1337                       # number of demand (read+write) hits
testsys.l2.overall_hits::switch_cpus.dtb.walker         1151                       # number of overall hits
testsys.l2.overall_hits::switch_cpus.itb.walker           86                       # number of overall hits
testsys.l2.overall_hits::switch_cpus.inst           99                       # number of overall hits
testsys.l2.overall_hits::switch_cpus.data            1                       # number of overall hits
testsys.l2.overall_hits::total                   1337                       # number of overall hits
testsys.l2.ReadReq_misses::cpu.dtb.walker            4                       # number of ReadReq misses
testsys.l2.ReadReq_misses::cpu.itb.walker            3                       # number of ReadReq misses
testsys.l2.ReadReq_misses::cpu.inst                 2                       # number of ReadReq misses
testsys.l2.ReadReq_misses::cpu.data                 2                       # number of ReadReq misses
testsys.l2.ReadReq_misses::switch_cpus.dtb.walker           21                       # number of ReadReq misses
testsys.l2.ReadReq_misses::switch_cpus.itb.walker            5                       # number of ReadReq misses
testsys.l2.ReadReq_misses::switch_cpus.inst         1210                       # number of ReadReq misses
testsys.l2.ReadReq_misses::switch_cpus.data          500                       # number of ReadReq misses
testsys.l2.ReadReq_misses::total                 1747                       # number of ReadReq misses
testsys.l2.ReadExReq_misses::switch_cpus.data          127                       # number of ReadExReq misses
testsys.l2.ReadExReq_misses::total                127                       # number of ReadExReq misses
testsys.l2.demand_misses::cpu.dtb.walker            4                       # number of demand (read+write) misses
testsys.l2.demand_misses::cpu.itb.walker            3                       # number of demand (read+write) misses
testsys.l2.demand_misses::cpu.inst                  2                       # number of demand (read+write) misses
testsys.l2.demand_misses::cpu.data                  2                       # number of demand (read+write) misses
testsys.l2.demand_misses::switch_cpus.dtb.walker           21                       # number of demand (read+write) misses
testsys.l2.demand_misses::switch_cpus.itb.walker            5                       # number of demand (read+write) misses
testsys.l2.demand_misses::switch_cpus.inst         1210                       # number of demand (read+write) misses
testsys.l2.demand_misses::switch_cpus.data          627                       # number of demand (read+write) misses
testsys.l2.demand_misses::total                  1874                       # number of demand (read+write) misses
testsys.l2.overall_misses::cpu.dtb.walker            4                       # number of overall misses
testsys.l2.overall_misses::cpu.itb.walker            3                       # number of overall misses
testsys.l2.overall_misses::cpu.inst                 2                       # number of overall misses
testsys.l2.overall_misses::cpu.data                 2                       # number of overall misses
testsys.l2.overall_misses::switch_cpus.dtb.walker           21                       # number of overall misses
testsys.l2.overall_misses::switch_cpus.itb.walker            5                       # number of overall misses
testsys.l2.overall_misses::switch_cpus.inst         1210                       # number of overall misses
testsys.l2.overall_misses::switch_cpus.data          627                       # number of overall misses
testsys.l2.overall_misses::total                 1874                       # number of overall misses
testsys.l2.ReadReq_miss_latency::switch_cpus.dtb.walker      2201814                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::switch_cpus.itb.walker       506206                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::switch_cpus.inst    126910653                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::switch_cpus.data     53508784                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::total      183127457                       # number of ReadReq miss cycles
testsys.l2.ReadExReq_miss_latency::switch_cpus.data     13143494                       # number of ReadExReq miss cycles
testsys.l2.ReadExReq_miss_latency::total     13143494                       # number of ReadExReq miss cycles
testsys.l2.demand_miss_latency::switch_cpus.dtb.walker      2201814                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::switch_cpus.itb.walker       506206                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::switch_cpus.inst    126910653                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::switch_cpus.data     66652278                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::total       196270951                       # number of demand (read+write) miss cycles
testsys.l2.overall_miss_latency::switch_cpus.dtb.walker      2201814                       # number of overall miss cycles
testsys.l2.overall_miss_latency::switch_cpus.itb.walker       506206                       # number of overall miss cycles
testsys.l2.overall_miss_latency::switch_cpus.inst    126910653                       # number of overall miss cycles
testsys.l2.overall_miss_latency::switch_cpus.data     66652278                       # number of overall miss cycles
testsys.l2.overall_miss_latency::total      196270951                       # number of overall miss cycles
testsys.l2.ReadReq_accesses::cpu.dtb.walker            4                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::cpu.itb.walker            3                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::cpu.inst               2                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::cpu.data               2                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::switch_cpus.dtb.walker         1172                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::switch_cpus.itb.walker           91                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::switch_cpus.inst         1309                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::switch_cpus.data          500                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::total               3083                       # number of ReadReq accesses(hits+misses)
testsys.l2.Writeback_accesses::writebacks           44                       # number of Writeback accesses(hits+misses)
testsys.l2.Writeback_accesses::total               44                       # number of Writeback accesses(hits+misses)
testsys.l2.ReadExReq_accesses::switch_cpus.data          128                       # number of ReadExReq accesses(hits+misses)
testsys.l2.ReadExReq_accesses::total              128                       # number of ReadExReq accesses(hits+misses)
testsys.l2.demand_accesses::cpu.dtb.walker            4                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::cpu.itb.walker            3                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::cpu.inst                2                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::cpu.data                2                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::switch_cpus.dtb.walker         1172                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::switch_cpus.itb.walker           91                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::switch_cpus.inst         1309                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::switch_cpus.data          628                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::total                3211                       # number of demand (read+write) accesses
testsys.l2.overall_accesses::cpu.dtb.walker            4                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::cpu.itb.walker            3                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::cpu.inst               2                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::cpu.data               2                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.dtb.walker         1172                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.itb.walker           91                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.inst         1309                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.data          628                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::total               3211                       # number of overall (read+write) accesses
testsys.l2.ReadReq_miss_rate::cpu.dtb.walker            1                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::cpu.itb.walker            1                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::cpu.inst              1                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::cpu.data              1                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.dtb.walker     0.017918                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.itb.walker     0.054945                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.inst     0.924370                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.data            1                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::total          0.566656                       # miss rate for ReadReq accesses
testsys.l2.ReadExReq_miss_rate::switch_cpus.data     0.992188                       # miss rate for ReadExReq accesses
testsys.l2.ReadExReq_miss_rate::total        0.992188                       # miss rate for ReadExReq accesses
testsys.l2.demand_miss_rate::cpu.dtb.walker            1                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::cpu.itb.walker            1                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::cpu.inst               1                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::cpu.data               1                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::switch_cpus.dtb.walker     0.017918                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::switch_cpus.itb.walker     0.054945                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::switch_cpus.inst     0.924370                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::switch_cpus.data     0.998408                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::total           0.583619                       # miss rate for demand accesses
testsys.l2.overall_miss_rate::cpu.dtb.walker            1                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::cpu.itb.walker            1                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::cpu.inst              1                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::cpu.data              1                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::switch_cpus.dtb.walker     0.017918                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::switch_cpus.itb.walker     0.054945                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::switch_cpus.inst     0.924370                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::switch_cpus.data     0.998408                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::total          0.583619                       # miss rate for overall accesses
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.dtb.walker 104848.285714                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.itb.walker 101241.200000                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.inst 104884.837190                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.data 107017.568000                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::total 104823.959359                       # average ReadReq miss latency
testsys.l2.ReadExReq_avg_miss_latency::switch_cpus.data 103492.078740                       # average ReadExReq miss latency
testsys.l2.ReadExReq_avg_miss_latency::total 103492.078740                       # average ReadExReq miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.dtb.walker 104848.285714                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.itb.walker 101241.200000                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.inst 104884.837190                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.data 106303.473684                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::total 104733.698506                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.dtb.walker 104848.285714                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.itb.walker 101241.200000                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.inst 104884.837190                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.data 106303.473684                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::total 104733.698506                       # average overall miss latency
testsys.l2.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
testsys.l2.blocked_cycles::no_targets               0                       # number of cycles access was blocked
testsys.l2.blocked::no_mshrs                        0                       # number of cycles access was blocked
testsys.l2.blocked::no_targets                      0                       # number of cycles access was blocked
testsys.l2.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
testsys.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.l2.fast_writes                              0                       # number of fast writes performed
testsys.l2.cache_copies                             0                       # number of cache copies performed
testsys.l2.ReadReq_mshr_misses::switch_cpus.dtb.walker           21                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::switch_cpus.itb.walker            5                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::switch_cpus.inst         1210                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::switch_cpus.data          500                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::total            1736                       # number of ReadReq MSHR misses
testsys.l2.ReadExReq_mshr_misses::switch_cpus.data          127                       # number of ReadExReq MSHR misses
testsys.l2.ReadExReq_mshr_misses::total           127                       # number of ReadExReq MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.dtb.walker           21                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.itb.walker            5                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.inst         1210                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.data          627                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::total             1863                       # number of demand (read+write) MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.dtb.walker           21                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.itb.walker            5                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.inst         1210                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.data          627                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::total            1863                       # number of overall MSHR misses
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.dtb.walker      2086914                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.itb.walker       478206                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    120243253                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.data     50784684                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::total    173593057                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadExReq_mshr_miss_latency::switch_cpus.data     12437994                       # number of ReadExReq MSHR miss cycles
testsys.l2.ReadExReq_mshr_miss_latency::total     12437994                       # number of ReadExReq MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.dtb.walker      2086914                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.itb.walker       478206                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.inst    120243253                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.data     63222678                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::total    186031051                       # number of demand (read+write) MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.dtb.walker      2086914                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.itb.walker       478206                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.inst    120243253                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.data     63222678                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::total    186031051                       # number of overall MSHR miss cycles
testsys.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data       635797                       # number of ReadReq MSHR uncacheable cycles
testsys.l2.ReadReq_mshr_uncacheable_latency::total       635797                       # number of ReadReq MSHR uncacheable cycles
testsys.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data      2056618                       # number of WriteReq MSHR uncacheable cycles
testsys.l2.WriteReq_mshr_uncacheable_latency::total      2056618                       # number of WriteReq MSHR uncacheable cycles
testsys.l2.overall_mshr_uncacheable_latency::switch_cpus.data      2692415                       # number of overall MSHR uncacheable cycles
testsys.l2.overall_mshr_uncacheable_latency::total      2692415                       # number of overall MSHR uncacheable cycles
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.dtb.walker     0.017918                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.itb.walker     0.054945                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.924370                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::total     0.563088                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.992188                       # mshr miss rate for ReadExReq accesses
testsys.l2.ReadExReq_mshr_miss_rate::total     0.992188                       # mshr miss rate for ReadExReq accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.dtb.walker     0.017918                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.itb.walker     0.054945                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.inst     0.924370                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.data     0.998408                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::total      0.580193                       # mshr miss rate for demand accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.dtb.walker     0.017918                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.itb.walker     0.054945                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.inst     0.924370                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.data     0.998408                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::total     0.580193                       # mshr miss rate for overall accesses
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.dtb.walker 99376.857143                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.itb.walker 95641.200000                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 99374.589256                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 101569.368000                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::total 99996.000576                       # average ReadReq mshr miss latency
testsys.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 97936.960630                       # average ReadExReq mshr miss latency
testsys.l2.ReadExReq_avg_mshr_miss_latency::total 97936.960630                       # average ReadExReq mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.dtb.walker 99376.857143                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.itb.walker 95641.200000                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 99374.589256                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.data 100833.617225                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::total 99855.636608                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.dtb.walker 99376.857143                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.itb.walker 95641.200000                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 99374.589256                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.data 100833.617225                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::total 99855.636608                       # average overall mshr miss latency
testsys.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average ReadReq mshr uncacheable latency
testsys.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
testsys.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average WriteReq mshr uncacheable latency
testsys.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
testsys.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average overall mshr uncacheable latency
testsys.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
testsys.l2.no_allocate_misses                       0                       # Number of misses that were no-allocate
testsys.l3.replacements                             0                       # number of replacements
testsys.l3.tagsinuse                      1335.920838                       # Cycle average of tags in use
testsys.l3.total_refs                               0                       # Total number of references to valid blocks.
testsys.l3.sampled_refs                             0                       # Sample count of references to valid blocks.
testsys.l3.avg_refs                               nan                       # Average number of references to valid blocks.
testsys.l3.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
testsys.l3.occ_blocks::cpu.dtb.walker        3.999964                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.itb.walker        2.999997                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.inst              1.999974                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.data              1.999967                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.dtb.walker    18.663214                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.itb.walker     4.795720                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.inst    909.841789                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.data    391.620214                       # Average occupied blocks per requestor
testsys.l3.occ_percent::cpu.dtb.walker       0.000122                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.itb.walker       0.000092                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.inst             0.000061                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.data             0.000061                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.dtb.walker     0.000570                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.itb.walker     0.000146                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.inst     0.027766                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.data     0.011951                       # Average percentage of cache occupancy
testsys.l3.occ_percent::total                0.040769                       # Average percentage of cache occupancy
testsys.l3.ReadReq_misses::cpu.dtb.walker            4                       # number of ReadReq misses
testsys.l3.ReadReq_misses::cpu.itb.walker            3                       # number of ReadReq misses
testsys.l3.ReadReq_misses::cpu.inst                 2                       # number of ReadReq misses
testsys.l3.ReadReq_misses::cpu.data                 2                       # number of ReadReq misses
testsys.l3.ReadReq_misses::switch_cpus.dtb.walker           21                       # number of ReadReq misses
testsys.l3.ReadReq_misses::switch_cpus.itb.walker            5                       # number of ReadReq misses
testsys.l3.ReadReq_misses::switch_cpus.inst         1210                       # number of ReadReq misses
testsys.l3.ReadReq_misses::switch_cpus.data          500                       # number of ReadReq misses
testsys.l3.ReadReq_misses::total                 1747                       # number of ReadReq misses
testsys.l3.ReadExReq_misses::switch_cpus.data          127                       # number of ReadExReq misses
testsys.l3.ReadExReq_misses::total                127                       # number of ReadExReq misses
testsys.l3.demand_misses::cpu.dtb.walker            4                       # number of demand (read+write) misses
testsys.l3.demand_misses::cpu.itb.walker            3                       # number of demand (read+write) misses
testsys.l3.demand_misses::cpu.inst                  2                       # number of demand (read+write) misses
testsys.l3.demand_misses::cpu.data                  2                       # number of demand (read+write) misses
testsys.l3.demand_misses::switch_cpus.dtb.walker           21                       # number of demand (read+write) misses
testsys.l3.demand_misses::switch_cpus.itb.walker            5                       # number of demand (read+write) misses
testsys.l3.demand_misses::switch_cpus.inst         1210                       # number of demand (read+write) misses
testsys.l3.demand_misses::switch_cpus.data          627                       # number of demand (read+write) misses
testsys.l3.demand_misses::total                  1874                       # number of demand (read+write) misses
testsys.l3.overall_misses::cpu.dtb.walker            4                       # number of overall misses
testsys.l3.overall_misses::cpu.itb.walker            3                       # number of overall misses
testsys.l3.overall_misses::cpu.inst                 2                       # number of overall misses
testsys.l3.overall_misses::cpu.data                 2                       # number of overall misses
testsys.l3.overall_misses::switch_cpus.dtb.walker           21                       # number of overall misses
testsys.l3.overall_misses::switch_cpus.itb.walker            5                       # number of overall misses
testsys.l3.overall_misses::switch_cpus.inst         1210                       # number of overall misses
testsys.l3.overall_misses::switch_cpus.data          627                       # number of overall misses
testsys.l3.overall_misses::total                 1874                       # number of overall misses
testsys.l3.ReadReq_miss_latency::switch_cpus.dtb.walker      2014914                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::switch_cpus.itb.walker       461706                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::switch_cpus.inst    116123250                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::switch_cpus.data     49026075                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::total      167625945                       # number of ReadReq miss cycles
testsys.l3.ReadExReq_miss_latency::switch_cpus.data     12012187                       # number of ReadExReq miss cycles
testsys.l3.ReadExReq_miss_latency::total     12012187                       # number of ReadExReq miss cycles
testsys.l3.demand_miss_latency::switch_cpus.dtb.walker      2014914                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::switch_cpus.itb.walker       461706                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::switch_cpus.inst    116123250                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::switch_cpus.data     61038262                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::total       179638132                       # number of demand (read+write) miss cycles
testsys.l3.overall_miss_latency::switch_cpus.dtb.walker      2014914                       # number of overall miss cycles
testsys.l3.overall_miss_latency::switch_cpus.itb.walker       461706                       # number of overall miss cycles
testsys.l3.overall_miss_latency::switch_cpus.inst    116123250                       # number of overall miss cycles
testsys.l3.overall_miss_latency::switch_cpus.data     61038262                       # number of overall miss cycles
testsys.l3.overall_miss_latency::total      179638132                       # number of overall miss cycles
testsys.l3.ReadReq_accesses::cpu.dtb.walker            4                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::cpu.itb.walker            3                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::cpu.inst               2                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::cpu.data               2                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::switch_cpus.dtb.walker           21                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::switch_cpus.itb.walker            5                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::switch_cpus.inst         1210                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::switch_cpus.data          500                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::total               1747                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadExReq_accesses::switch_cpus.data          127                       # number of ReadExReq accesses(hits+misses)
testsys.l3.ReadExReq_accesses::total              127                       # number of ReadExReq accesses(hits+misses)
testsys.l3.demand_accesses::cpu.dtb.walker            4                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::cpu.itb.walker            3                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::cpu.inst                2                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::cpu.data                2                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::switch_cpus.dtb.walker           21                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::switch_cpus.itb.walker            5                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::switch_cpus.inst         1210                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::switch_cpus.data          627                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::total                1874                       # number of demand (read+write) accesses
testsys.l3.overall_accesses::cpu.dtb.walker            4                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::cpu.itb.walker            3                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::cpu.inst               2                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::cpu.data               2                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.dtb.walker           21                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.itb.walker            5                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.inst         1210                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.data          627                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::total               1874                       # number of overall (read+write) accesses
testsys.l3.ReadReq_miss_rate::cpu.dtb.walker            1                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::cpu.itb.walker            1                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::cpu.inst              1                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::cpu.data              1                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.dtb.walker            1                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.itb.walker            1                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.data            1                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::total                 1                       # miss rate for ReadReq accesses
testsys.l3.ReadExReq_miss_rate::switch_cpus.data            1                       # miss rate for ReadExReq accesses
testsys.l3.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
testsys.l3.demand_miss_rate::cpu.dtb.walker            1                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::cpu.itb.walker            1                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::cpu.inst               1                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::cpu.data               1                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::switch_cpus.dtb.walker            1                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::switch_cpus.itb.walker            1                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::switch_cpus.data            1                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::total                  1                       # miss rate for demand accesses
testsys.l3.overall_miss_rate::cpu.dtb.walker            1                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::cpu.itb.walker            1                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::cpu.inst              1                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::cpu.data              1                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::switch_cpus.dtb.walker            1                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::switch_cpus.itb.walker            1                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::switch_cpus.data            1                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::total                 1                       # miss rate for overall accesses
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.dtb.walker 95948.285714                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.itb.walker 92341.200000                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.inst 95969.628099                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.data 98052.150000                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::total 95950.741271                       # average ReadReq miss latency
testsys.l3.ReadExReq_avg_miss_latency::switch_cpus.data 94584.149606                       # average ReadExReq miss latency
testsys.l3.ReadExReq_avg_miss_latency::total 94584.149606                       # average ReadExReq miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.dtb.walker 95948.285714                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.itb.walker 92341.200000                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.inst 95969.628099                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.data 97349.700159                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::total 95858.128068                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.dtb.walker 95948.285714                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.itb.walker 92341.200000                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.inst 95969.628099                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.data 97349.700159                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::total 95858.128068                       # average overall miss latency
testsys.l3.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
testsys.l3.blocked_cycles::no_targets               0                       # number of cycles access was blocked
testsys.l3.blocked::no_mshrs                        0                       # number of cycles access was blocked
testsys.l3.blocked::no_targets                      0                       # number of cycles access was blocked
testsys.l3.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
testsys.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.l3.fast_writes                              0                       # number of fast writes performed
testsys.l3.cache_copies                             0                       # number of cache copies performed
testsys.l3.ReadReq_mshr_misses::switch_cpus.dtb.walker           21                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::switch_cpus.itb.walker            5                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::switch_cpus.inst         1210                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::switch_cpus.data          500                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::total            1736                       # number of ReadReq MSHR misses
testsys.l3.ReadExReq_mshr_misses::switch_cpus.data          127                       # number of ReadExReq MSHR misses
testsys.l3.ReadExReq_mshr_misses::total           127                       # number of ReadExReq MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.dtb.walker           21                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.itb.walker            5                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.inst         1210                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.data          627                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::total             1863                       # number of demand (read+write) MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.dtb.walker           21                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.itb.walker            5                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.inst         1210                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.data          627                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::total            1863                       # number of overall MSHR misses
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.dtb.walker      1723684                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.itb.walker       392000                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.inst     99136863                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.data     42077148                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::total    143329695                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadExReq_mshr_miss_latency::switch_cpus.data     10205522                       # number of ReadExReq MSHR miss cycles
testsys.l3.ReadExReq_mshr_miss_latency::total     10205522                       # number of ReadExReq MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.dtb.walker      1723684                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.itb.walker       392000                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.inst     99136863                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.data     52282670                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::total    153535217                       # number of demand (read+write) MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.dtb.walker      1723684                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.itb.walker       392000                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.inst     99136863                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.data     52282670                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::total    153535217                       # number of overall MSHR miss cycles
testsys.l3.ReadReq_mshr_uncacheable_latency::switch_cpus.data       566800                       # number of ReadReq MSHR uncacheable cycles
testsys.l3.ReadReq_mshr_uncacheable_latency::total       566800                       # number of ReadReq MSHR uncacheable cycles
testsys.l3.WriteReq_mshr_uncacheable_latency::switch_cpus.data      1842100                       # number of WriteReq MSHR uncacheable cycles
testsys.l3.WriteReq_mshr_uncacheable_latency::total      1842100                       # number of WriteReq MSHR uncacheable cycles
testsys.l3.overall_mshr_uncacheable_latency::switch_cpus.data      2408900                       # number of overall MSHR uncacheable cycles
testsys.l3.overall_mshr_uncacheable_latency::total      2408900                       # number of overall MSHR uncacheable cycles
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.dtb.walker            1                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.itb.walker            1                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::total     0.993703                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadExReq_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
testsys.l3.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.dtb.walker            1                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.itb.walker            1                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::total      0.994130                       # mshr miss rate for demand accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.dtb.walker            1                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.itb.walker            1                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::total     0.994130                       # mshr miss rate for overall accesses
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.dtb.walker 82080.190476                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.itb.walker        78400                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 81931.291736                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.data 84154.296000                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::total 82563.188364                       # average ReadReq mshr miss latency
testsys.l3.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 80358.440945                       # average ReadExReq mshr miss latency
testsys.l3.ReadExReq_avg_mshr_miss_latency::total 80358.440945                       # average ReadExReq mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.dtb.walker 82080.190476                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.itb.walker        78400                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.inst 81931.291736                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.data 83385.438596                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::total 82412.891573                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.dtb.walker 82080.190476                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.itb.walker        78400                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.inst 81931.291736                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.data 83385.438596                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::total 82412.891573                       # average overall mshr miss latency
testsys.l3.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average ReadReq mshr uncacheable latency
testsys.l3.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
testsys.l3.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average WriteReq mshr uncacheable latency
testsys.l3.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
testsys.l3.overall_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average overall mshr uncacheable latency
testsys.l3.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
testsys.l3.no_allocate_misses                       0                       # Number of misses that were no-allocate
testsys.ethernet.descDMAReads                       0                       # Number of descriptors the device read w/ DMA
testsys.ethernet.descDMAWrites                      0                       # Number of descriptors the device wrote w/ DMA
testsys.ethernet.descDmaReadBytes                   0                       # number of descriptor bytes read w/ DMA
testsys.ethernet.descDmaWriteBytes                  0                       # number of descriptor bytes write w/ DMA
testsys.ethernet.postedSwi                          0                       # number of software interrupts posted to CPU
testsys.ethernet.coalescedSwi                       0                       # average number of Swi's coalesced into each post
testsys.ethernet.totalSwi                           0                       # total number of Swi written to ISR
testsys.ethernet.postedRxIdle                       0                       # number of rxIdle interrupts posted to CPU
testsys.ethernet.coalescedRxIdle                    0                       # average number of RxIdle's coalesced into each post
testsys.ethernet.totalRxIdle                        0                       # total number of RxIdle written to ISR
testsys.ethernet.postedRxOk                         0                       # number of RxOk interrupts posted to CPU
testsys.ethernet.coalescedRxOk                      0                       # average number of RxOk's coalesced into each post
testsys.ethernet.totalRxOk                          0                       # total number of RxOk written to ISR
testsys.ethernet.postedRxDesc                       0                       # number of RxDesc interrupts posted to CPU
testsys.ethernet.coalescedRxDesc                    0                       # average number of RxDesc's coalesced into each post
testsys.ethernet.totalRxDesc                        0                       # total number of RxDesc written to ISR
testsys.ethernet.postedTxOk                         0                       # number of TxOk interrupts posted to CPU
testsys.ethernet.coalescedTxOk                      0                       # average number of TxOk's coalesced into each post
testsys.ethernet.totalTxOk                          0                       # total number of TxOk written to ISR
testsys.ethernet.postedTxIdle                       0                       # number of TxIdle interrupts posted to CPU
testsys.ethernet.coalescedTxIdle                    0                       # average number of TxIdle's coalesced into each post
testsys.ethernet.totalTxIdle                        0                       # total number of TxIdle written to ISR
testsys.ethernet.postedTxDesc                       0                       # number of TxDesc interrupts posted to CPU
testsys.ethernet.coalescedTxDesc                    0                       # average number of TxDesc's coalesced into each post
testsys.ethernet.totalTxDesc                        0                       # total number of TxDesc written to ISR
testsys.ethernet.postedRxOrn                        0                       # number of RxOrn posted to CPU
testsys.ethernet.coalescedRxOrn                     0                       # average number of RxOrn's coalesced into each post
testsys.ethernet.totalRxOrn                         0                       # total number of RxOrn written to ISR
testsys.ethernet.coalescedTotal                     0                       # average number of interrupts coalesced into each post
testsys.ethernet.postedInterrupts                   1                       # number of posts to CPU
testsys.ethernet.droppedPackets                     0                       # number of packets dropped
testsys.cpu.numCycles                              30                       # number of cpu cycles simulated
testsys.cpu.numWorkItemsStarted                     0                       # number of work items this cpu started
testsys.cpu.numWorkItemsCompleted                   0                       # number of work items this cpu completed
testsys.cpu.committedInsts                         12                       # Number of instructions committed
testsys.cpu.committedOps                           28                       # Number of ops (including micro ops) committed
testsys.cpu.num_int_alu_accesses                   28                       # Number of integer alu accesses
testsys.cpu.num_fp_alu_accesses                     0                       # Number of float alu accesses
testsys.cpu.num_func_calls                          0                       # number of times a function call or return occured
testsys.cpu.num_conditional_control_insts            1                       # number of instructions that are conditional controls
testsys.cpu.num_int_insts                          28                       # number of integer instructions
testsys.cpu.num_fp_insts                            0                       # number of float instructions
testsys.cpu.num_int_register_reads                 69                       # number of times the integer registers were read
testsys.cpu.num_int_register_writes                30                       # number of times the integer registers were written
testsys.cpu.num_fp_register_reads                   0                       # number of times the floating registers were read
testsys.cpu.num_fp_register_writes                  0                       # number of times the floating registers were written
testsys.cpu.num_mem_refs                            8                       # number of memory refs
testsys.cpu.num_load_insts                          8                       # Number of load instructions
testsys.cpu.num_store_insts                         0                       # Number of store instructions
testsys.cpu.num_idle_cycles                         0                       # Number of idle cycles
testsys.cpu.num_busy_cycles                        30                       # Number of busy cycles
testsys.cpu.not_idle_fraction                       1                       # Percentage of non-idle cycles
testsys.cpu.idle_fraction                           0                       # Percentage of idle cycles
testsys.cpu.kern.inst.arm                           0                       # number of arm instructions executed
testsys.cpu.kern.inst.quiesce                       0                       # number of quiesce instructions executed
testsys.cpu.icache.replacements                   799                       # number of replacements
testsys.cpu.icache.tagsinuse               446.181621                       # Cycle average of tags in use
testsys.cpu.icache.total_refs                    9749                       # Total number of references to valid blocks.
testsys.cpu.icache.sampled_refs                   799                       # Sample count of references to valid blocks.
testsys.cpu.icache.avg_refs                 12.201502                       # Average number of references to valid blocks.
testsys.cpu.icache.warmup_cycle          5083019535300                       # Cycle when the warmup percentage was hit.
testsys.cpu.icache.occ_blocks::cpu.inst      1.395047                       # Average occupied blocks per requestor
testsys.cpu.icache.occ_blocks::switch_cpus.inst   444.786575                       # Average occupied blocks per requestor
testsys.cpu.icache.occ_percent::cpu.inst     0.002725                       # Average percentage of cache occupancy
testsys.cpu.icache.occ_percent::switch_cpus.inst     0.868724                       # Average percentage of cache occupancy
testsys.cpu.icache.occ_percent::total        0.871448                       # Average percentage of cache occupancy
testsys.cpu.icache.ReadReq_hits::cpu.inst           12                       # number of ReadReq hits
testsys.cpu.icache.ReadReq_hits::switch_cpus.inst        13013                       # number of ReadReq hits
testsys.cpu.icache.ReadReq_hits::total          13025                       # number of ReadReq hits
testsys.cpu.icache.demand_hits::cpu.inst           12                       # number of demand (read+write) hits
testsys.cpu.icache.demand_hits::switch_cpus.inst        13013                       # number of demand (read+write) hits
testsys.cpu.icache.demand_hits::total           13025                       # number of demand (read+write) hits
testsys.cpu.icache.overall_hits::cpu.inst           12                       # number of overall hits
testsys.cpu.icache.overall_hits::switch_cpus.inst        13013                       # number of overall hits
testsys.cpu.icache.overall_hits::total          13025                       # number of overall hits
testsys.cpu.icache.ReadReq_misses::cpu.inst            2                       # number of ReadReq misses
testsys.cpu.icache.ReadReq_misses::switch_cpus.inst         1610                       # number of ReadReq misses
testsys.cpu.icache.ReadReq_misses::total         1612                       # number of ReadReq misses
testsys.cpu.icache.demand_misses::cpu.inst            2                       # number of demand (read+write) misses
testsys.cpu.icache.demand_misses::switch_cpus.inst         1610                       # number of demand (read+write) misses
testsys.cpu.icache.demand_misses::total          1612                       # number of demand (read+write) misses
testsys.cpu.icache.overall_misses::cpu.inst            2                       # number of overall misses
testsys.cpu.icache.overall_misses::switch_cpus.inst         1610                       # number of overall misses
testsys.cpu.icache.overall_misses::total         1612                       # number of overall misses
testsys.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    163027850                       # number of ReadReq miss cycles
testsys.cpu.icache.ReadReq_miss_latency::total    163027850                       # number of ReadReq miss cycles
testsys.cpu.icache.demand_miss_latency::switch_cpus.inst    163027850                       # number of demand (read+write) miss cycles
testsys.cpu.icache.demand_miss_latency::total    163027850                       # number of demand (read+write) miss cycles
testsys.cpu.icache.overall_miss_latency::switch_cpus.inst    163027850                       # number of overall miss cycles
testsys.cpu.icache.overall_miss_latency::total    163027850                       # number of overall miss cycles
testsys.cpu.icache.ReadReq_accesses::cpu.inst           14                       # number of ReadReq accesses(hits+misses)
testsys.cpu.icache.ReadReq_accesses::switch_cpus.inst        14623                       # number of ReadReq accesses(hits+misses)
testsys.cpu.icache.ReadReq_accesses::total        14637                       # number of ReadReq accesses(hits+misses)
testsys.cpu.icache.demand_accesses::cpu.inst           14                       # number of demand (read+write) accesses
testsys.cpu.icache.demand_accesses::switch_cpus.inst        14623                       # number of demand (read+write) accesses
testsys.cpu.icache.demand_accesses::total        14637                       # number of demand (read+write) accesses
testsys.cpu.icache.overall_accesses::cpu.inst           14                       # number of overall (read+write) accesses
testsys.cpu.icache.overall_accesses::switch_cpus.inst        14623                       # number of overall (read+write) accesses
testsys.cpu.icache.overall_accesses::total        14637                       # number of overall (read+write) accesses
testsys.cpu.icache.ReadReq_miss_rate::cpu.inst     0.142857                       # miss rate for ReadReq accesses
testsys.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.110101                       # miss rate for ReadReq accesses
testsys.cpu.icache.ReadReq_miss_rate::total     0.110132                       # miss rate for ReadReq accesses
testsys.cpu.icache.demand_miss_rate::cpu.inst     0.142857                       # miss rate for demand accesses
testsys.cpu.icache.demand_miss_rate::switch_cpus.inst     0.110101                       # miss rate for demand accesses
testsys.cpu.icache.demand_miss_rate::total     0.110132                       # miss rate for demand accesses
testsys.cpu.icache.overall_miss_rate::cpu.inst     0.142857                       # miss rate for overall accesses
testsys.cpu.icache.overall_miss_rate::switch_cpus.inst     0.110101                       # miss rate for overall accesses
testsys.cpu.icache.overall_miss_rate::total     0.110132                       # miss rate for overall accesses
testsys.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 101259.534161                       # average ReadReq miss latency
testsys.cpu.icache.ReadReq_avg_miss_latency::total 101133.901985                       # average ReadReq miss latency
testsys.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 101259.534161                       # average overall miss latency
testsys.cpu.icache.demand_avg_miss_latency::total 101133.901985                       # average overall miss latency
testsys.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 101259.534161                       # average overall miss latency
testsys.cpu.icache.overall_avg_miss_latency::total 101133.901985                       # average overall miss latency
testsys.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.cpu.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
testsys.cpu.icache.blocked::no_targets              0                       # number of cycles access was blocked
testsys.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.cpu.icache.fast_writes                      0                       # number of fast writes performed
testsys.cpu.icache.cache_copies                     0                       # number of cache copies performed
testsys.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst          301                       # number of ReadReq MSHR hits
testsys.cpu.icache.ReadReq_mshr_hits::total          301                       # number of ReadReq MSHR hits
testsys.cpu.icache.demand_mshr_hits::switch_cpus.inst          301                       # number of demand (read+write) MSHR hits
testsys.cpu.icache.demand_mshr_hits::total          301                       # number of demand (read+write) MSHR hits
testsys.cpu.icache.overall_mshr_hits::switch_cpus.inst          301                       # number of overall MSHR hits
testsys.cpu.icache.overall_mshr_hits::total          301                       # number of overall MSHR hits
testsys.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst         1309                       # number of ReadReq MSHR misses
testsys.cpu.icache.ReadReq_mshr_misses::total         1309                       # number of ReadReq MSHR misses
testsys.cpu.icache.demand_mshr_misses::switch_cpus.inst         1309                       # number of demand (read+write) MSHR misses
testsys.cpu.icache.demand_mshr_misses::total         1309                       # number of demand (read+write) MSHR misses
testsys.cpu.icache.overall_mshr_misses::switch_cpus.inst         1309                       # number of overall MSHR misses
testsys.cpu.icache.overall_mshr_misses::total         1309                       # number of overall MSHR misses
testsys.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    129942668                       # number of ReadReq MSHR miss cycles
testsys.cpu.icache.ReadReq_mshr_miss_latency::total    129942668                       # number of ReadReq MSHR miss cycles
testsys.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    129942668                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.icache.demand_mshr_miss_latency::total    129942668                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    129942668                       # number of overall MSHR miss cycles
testsys.cpu.icache.overall_mshr_miss_latency::total    129942668                       # number of overall MSHR miss cycles
testsys.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.089517                       # mshr miss rate for ReadReq accesses
testsys.cpu.icache.ReadReq_mshr_miss_rate::total     0.089431                       # mshr miss rate for ReadReq accesses
testsys.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.089517                       # mshr miss rate for demand accesses
testsys.cpu.icache.demand_mshr_miss_rate::total     0.089431                       # mshr miss rate for demand accesses
testsys.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.089517                       # mshr miss rate for overall accesses
testsys.cpu.icache.overall_mshr_miss_rate::total     0.089431                       # mshr miss rate for overall accesses
testsys.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 99268.653934                       # average ReadReq mshr miss latency
testsys.cpu.icache.ReadReq_avg_mshr_miss_latency::total 99268.653934                       # average ReadReq mshr miss latency
testsys.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 99268.653934                       # average overall mshr miss latency
testsys.cpu.icache.demand_avg_mshr_miss_latency::total 99268.653934                       # average overall mshr miss latency
testsys.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 99268.653934                       # average overall mshr miss latency
testsys.cpu.icache.overall_avg_mshr_miss_latency::total 99268.653934                       # average overall mshr miss latency
testsys.cpu.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
testsys.cpu.itb_walker_cache.replacements           84                       # number of replacements
testsys.cpu.itb_walker_cache.tagsinuse       8.975747                       # Cycle average of tags in use
testsys.cpu.itb_walker_cache.total_refs            53                       # Total number of references to valid blocks.
testsys.cpu.itb_walker_cache.sampled_refs           84                       # Sample count of references to valid blocks.
testsys.cpu.itb_walker_cache.avg_refs        0.630952                       # Average number of references to valid blocks.
testsys.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
testsys.cpu.itb_walker_cache.occ_blocks::cpu.itb.walker     0.312671                       # Average occupied blocks per requestor
testsys.cpu.itb_walker_cache.occ_blocks::switch_cpus.itb.walker     8.663076                       # Average occupied blocks per requestor
testsys.cpu.itb_walker_cache.occ_percent::cpu.itb.walker     0.019542                       # Average percentage of cache occupancy
testsys.cpu.itb_walker_cache.occ_percent::switch_cpus.itb.walker     0.541442                       # Average percentage of cache occupancy
testsys.cpu.itb_walker_cache.occ_percent::total     0.560984                       # Average percentage of cache occupancy
testsys.cpu.itb_walker_cache.ReadReq_hits::switch_cpus.itb.walker          109                       # number of ReadReq hits
testsys.cpu.itb_walker_cache.ReadReq_hits::total          109                       # number of ReadReq hits
testsys.cpu.itb_walker_cache.demand_hits::switch_cpus.itb.walker          109                       # number of demand (read+write) hits
testsys.cpu.itb_walker_cache.demand_hits::total          109                       # number of demand (read+write) hits
testsys.cpu.itb_walker_cache.overall_hits::switch_cpus.itb.walker          109                       # number of overall hits
testsys.cpu.itb_walker_cache.overall_hits::total          109                       # number of overall hits
testsys.cpu.itb_walker_cache.ReadReq_misses::cpu.itb.walker            3                       # number of ReadReq misses
testsys.cpu.itb_walker_cache.ReadReq_misses::switch_cpus.itb.walker           91                       # number of ReadReq misses
testsys.cpu.itb_walker_cache.ReadReq_misses::total           94                       # number of ReadReq misses
testsys.cpu.itb_walker_cache.demand_misses::cpu.itb.walker            3                       # number of demand (read+write) misses
testsys.cpu.itb_walker_cache.demand_misses::switch_cpus.itb.walker           91                       # number of demand (read+write) misses
testsys.cpu.itb_walker_cache.demand_misses::total           94                       # number of demand (read+write) misses
testsys.cpu.itb_walker_cache.overall_misses::cpu.itb.walker            3                       # number of overall misses
testsys.cpu.itb_walker_cache.overall_misses::switch_cpus.itb.walker           91                       # number of overall misses
testsys.cpu.itb_walker_cache.overall_misses::total           94                       # number of overall misses
testsys.cpu.itb_walker_cache.ReadReq_miss_latency::switch_cpus.itb.walker      1658266                       # number of ReadReq miss cycles
testsys.cpu.itb_walker_cache.ReadReq_miss_latency::total      1658266                       # number of ReadReq miss cycles
testsys.cpu.itb_walker_cache.demand_miss_latency::switch_cpus.itb.walker      1658266                       # number of demand (read+write) miss cycles
testsys.cpu.itb_walker_cache.demand_miss_latency::total      1658266                       # number of demand (read+write) miss cycles
testsys.cpu.itb_walker_cache.overall_miss_latency::switch_cpus.itb.walker      1658266                       # number of overall miss cycles
testsys.cpu.itb_walker_cache.overall_miss_latency::total      1658266                       # number of overall miss cycles
testsys.cpu.itb_walker_cache.ReadReq_accesses::cpu.itb.walker            3                       # number of ReadReq accesses(hits+misses)
testsys.cpu.itb_walker_cache.ReadReq_accesses::switch_cpus.itb.walker          200                       # number of ReadReq accesses(hits+misses)
testsys.cpu.itb_walker_cache.ReadReq_accesses::total          203                       # number of ReadReq accesses(hits+misses)
testsys.cpu.itb_walker_cache.demand_accesses::cpu.itb.walker            3                       # number of demand (read+write) accesses
testsys.cpu.itb_walker_cache.demand_accesses::switch_cpus.itb.walker          200                       # number of demand (read+write) accesses
testsys.cpu.itb_walker_cache.demand_accesses::total          203                       # number of demand (read+write) accesses
testsys.cpu.itb_walker_cache.overall_accesses::cpu.itb.walker            3                       # number of overall (read+write) accesses
testsys.cpu.itb_walker_cache.overall_accesses::switch_cpus.itb.walker          200                       # number of overall (read+write) accesses
testsys.cpu.itb_walker_cache.overall_accesses::total          203                       # number of overall (read+write) accesses
testsys.cpu.itb_walker_cache.ReadReq_miss_rate::cpu.itb.walker            1                       # miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.ReadReq_miss_rate::switch_cpus.itb.walker     0.455000                       # miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.ReadReq_miss_rate::total     0.463054                       # miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.demand_miss_rate::cpu.itb.walker            1                       # miss rate for demand accesses
testsys.cpu.itb_walker_cache.demand_miss_rate::switch_cpus.itb.walker     0.455000                       # miss rate for demand accesses
testsys.cpu.itb_walker_cache.demand_miss_rate::total     0.463054                       # miss rate for demand accesses
testsys.cpu.itb_walker_cache.overall_miss_rate::cpu.itb.walker            1                       # miss rate for overall accesses
testsys.cpu.itb_walker_cache.overall_miss_rate::switch_cpus.itb.walker     0.455000                       # miss rate for overall accesses
testsys.cpu.itb_walker_cache.overall_miss_rate::total     0.463054                       # miss rate for overall accesses
testsys.cpu.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus.itb.walker 18222.703297                       # average ReadReq miss latency
testsys.cpu.itb_walker_cache.ReadReq_avg_miss_latency::total 17641.127660                       # average ReadReq miss latency
testsys.cpu.itb_walker_cache.demand_avg_miss_latency::switch_cpus.itb.walker 18222.703297                       # average overall miss latency
testsys.cpu.itb_walker_cache.demand_avg_miss_latency::total 17641.127660                       # average overall miss latency
testsys.cpu.itb_walker_cache.overall_avg_miss_latency::switch_cpus.itb.walker 18222.703297                       # average overall miss latency
testsys.cpu.itb_walker_cache.overall_avg_miss_latency::total 17641.127660                       # average overall miss latency
testsys.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.cpu.itb_walker_cache.fast_writes            0                       # number of fast writes performed
testsys.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
testsys.cpu.itb_walker_cache.ReadReq_mshr_misses::switch_cpus.itb.walker           91                       # number of ReadReq MSHR misses
testsys.cpu.itb_walker_cache.ReadReq_mshr_misses::total           91                       # number of ReadReq MSHR misses
testsys.cpu.itb_walker_cache.demand_mshr_misses::switch_cpus.itb.walker           91                       # number of demand (read+write) MSHR misses
testsys.cpu.itb_walker_cache.demand_mshr_misses::total           91                       # number of demand (read+write) MSHR misses
testsys.cpu.itb_walker_cache.overall_mshr_misses::switch_cpus.itb.walker           91                       # number of overall MSHR misses
testsys.cpu.itb_walker_cache.overall_mshr_misses::total           91                       # number of overall MSHR misses
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus.itb.walker      1373110                       # number of ReadReq MSHR miss cycles
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::total      1373110                       # number of ReadReq MSHR miss cycles
testsys.cpu.itb_walker_cache.demand_mshr_miss_latency::switch_cpus.itb.walker      1373110                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.itb_walker_cache.demand_mshr_miss_latency::total      1373110                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.itb_walker_cache.overall_mshr_miss_latency::switch_cpus.itb.walker      1373110                       # number of overall MSHR miss cycles
testsys.cpu.itb_walker_cache.overall_mshr_miss_latency::total      1373110                       # number of overall MSHR miss cycles
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus.itb.walker     0.455000                       # mshr miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.448276                       # mshr miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.demand_mshr_miss_rate::switch_cpus.itb.walker     0.455000                       # mshr miss rate for demand accesses
testsys.cpu.itb_walker_cache.demand_mshr_miss_rate::total     0.448276                       # mshr miss rate for demand accesses
testsys.cpu.itb_walker_cache.overall_mshr_miss_rate::switch_cpus.itb.walker     0.455000                       # mshr miss rate for overall accesses
testsys.cpu.itb_walker_cache.overall_mshr_miss_rate::total     0.448276                       # mshr miss rate for overall accesses
testsys.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus.itb.walker 15089.120879                       # average ReadReq mshr miss latency
testsys.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 15089.120879                       # average ReadReq mshr miss latency
testsys.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus.itb.walker 15089.120879                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::total 15089.120879                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus.itb.walker 15089.120879                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::total 15089.120879                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
testsys.cpu.dtb_walker_cache.replacements         1161                       # number of replacements
testsys.cpu.dtb_walker_cache.tagsinuse      14.348490                       # Cycle average of tags in use
testsys.cpu.dtb_walker_cache.total_refs           133                       # Total number of references to valid blocks.
testsys.cpu.dtb_walker_cache.sampled_refs         1161                       # Sample count of references to valid blocks.
testsys.cpu.dtb_walker_cache.avg_refs        0.114556                       # Average number of references to valid blocks.
testsys.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
testsys.cpu.dtb_walker_cache.occ_blocks::cpu.dtb.walker     1.051947                       # Average occupied blocks per requestor
testsys.cpu.dtb_walker_cache.occ_blocks::switch_cpus.dtb.walker    13.296543                       # Average occupied blocks per requestor
testsys.cpu.dtb_walker_cache.occ_percent::cpu.dtb.walker     0.065747                       # Average percentage of cache occupancy
testsys.cpu.dtb_walker_cache.occ_percent::switch_cpus.dtb.walker     0.831034                       # Average percentage of cache occupancy
testsys.cpu.dtb_walker_cache.occ_percent::total     0.896781                       # Average percentage of cache occupancy
testsys.cpu.dtb_walker_cache.ReadReq_hits::cpu.dtb.walker            2                       # number of ReadReq hits
testsys.cpu.dtb_walker_cache.ReadReq_hits::switch_cpus.dtb.walker          164                       # number of ReadReq hits
testsys.cpu.dtb_walker_cache.ReadReq_hits::total          166                       # number of ReadReq hits
testsys.cpu.dtb_walker_cache.demand_hits::cpu.dtb.walker            2                       # number of demand (read+write) hits
testsys.cpu.dtb_walker_cache.demand_hits::switch_cpus.dtb.walker          164                       # number of demand (read+write) hits
testsys.cpu.dtb_walker_cache.demand_hits::total          166                       # number of demand (read+write) hits
testsys.cpu.dtb_walker_cache.overall_hits::cpu.dtb.walker            2                       # number of overall hits
testsys.cpu.dtb_walker_cache.overall_hits::switch_cpus.dtb.walker          164                       # number of overall hits
testsys.cpu.dtb_walker_cache.overall_hits::total          166                       # number of overall hits
testsys.cpu.dtb_walker_cache.ReadReq_misses::cpu.dtb.walker            4                       # number of ReadReq misses
testsys.cpu.dtb_walker_cache.ReadReq_misses::switch_cpus.dtb.walker         1172                       # number of ReadReq misses
testsys.cpu.dtb_walker_cache.ReadReq_misses::total         1176                       # number of ReadReq misses
testsys.cpu.dtb_walker_cache.demand_misses::cpu.dtb.walker            4                       # number of demand (read+write) misses
testsys.cpu.dtb_walker_cache.demand_misses::switch_cpus.dtb.walker         1172                       # number of demand (read+write) misses
testsys.cpu.dtb_walker_cache.demand_misses::total         1176                       # number of demand (read+write) misses
testsys.cpu.dtb_walker_cache.overall_misses::cpu.dtb.walker            4                       # number of overall misses
testsys.cpu.dtb_walker_cache.overall_misses::switch_cpus.dtb.walker         1172                       # number of overall misses
testsys.cpu.dtb_walker_cache.overall_misses::total         1176                       # number of overall misses
testsys.cpu.dtb_walker_cache.ReadReq_miss_latency::switch_cpus.dtb.walker     13653942                       # number of ReadReq miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_miss_latency::total     13653942                       # number of ReadReq miss cycles
testsys.cpu.dtb_walker_cache.demand_miss_latency::switch_cpus.dtb.walker     13653942                       # number of demand (read+write) miss cycles
testsys.cpu.dtb_walker_cache.demand_miss_latency::total     13653942                       # number of demand (read+write) miss cycles
testsys.cpu.dtb_walker_cache.overall_miss_latency::switch_cpus.dtb.walker     13653942                       # number of overall miss cycles
testsys.cpu.dtb_walker_cache.overall_miss_latency::total     13653942                       # number of overall miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_accesses::cpu.dtb.walker            6                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dtb_walker_cache.ReadReq_accesses::switch_cpus.dtb.walker         1336                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dtb_walker_cache.ReadReq_accesses::total         1342                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dtb_walker_cache.demand_accesses::cpu.dtb.walker            6                       # number of demand (read+write) accesses
testsys.cpu.dtb_walker_cache.demand_accesses::switch_cpus.dtb.walker         1336                       # number of demand (read+write) accesses
testsys.cpu.dtb_walker_cache.demand_accesses::total         1342                       # number of demand (read+write) accesses
testsys.cpu.dtb_walker_cache.overall_accesses::cpu.dtb.walker            6                       # number of overall (read+write) accesses
testsys.cpu.dtb_walker_cache.overall_accesses::switch_cpus.dtb.walker         1336                       # number of overall (read+write) accesses
testsys.cpu.dtb_walker_cache.overall_accesses::total         1342                       # number of overall (read+write) accesses
testsys.cpu.dtb_walker_cache.ReadReq_miss_rate::cpu.dtb.walker     0.666667                       # miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.ReadReq_miss_rate::switch_cpus.dtb.walker     0.877246                       # miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.ReadReq_miss_rate::total     0.876304                       # miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.demand_miss_rate::cpu.dtb.walker     0.666667                       # miss rate for demand accesses
testsys.cpu.dtb_walker_cache.demand_miss_rate::switch_cpus.dtb.walker     0.877246                       # miss rate for demand accesses
testsys.cpu.dtb_walker_cache.demand_miss_rate::total     0.876304                       # miss rate for demand accesses
testsys.cpu.dtb_walker_cache.overall_miss_rate::cpu.dtb.walker     0.666667                       # miss rate for overall accesses
testsys.cpu.dtb_walker_cache.overall_miss_rate::switch_cpus.dtb.walker     0.877246                       # miss rate for overall accesses
testsys.cpu.dtb_walker_cache.overall_miss_rate::total     0.876304                       # miss rate for overall accesses
testsys.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus.dtb.walker 11650.121160                       # average ReadReq miss latency
testsys.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::total 11610.494898                       # average ReadReq miss latency
testsys.cpu.dtb_walker_cache.demand_avg_miss_latency::switch_cpus.dtb.walker 11650.121160                       # average overall miss latency
testsys.cpu.dtb_walker_cache.demand_avg_miss_latency::total 11610.494898                       # average overall miss latency
testsys.cpu.dtb_walker_cache.overall_avg_miss_latency::switch_cpus.dtb.walker 11650.121160                       # average overall miss latency
testsys.cpu.dtb_walker_cache.overall_avg_miss_latency::total 11610.494898                       # average overall miss latency
testsys.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.cpu.dtb_walker_cache.fast_writes            0                       # number of fast writes performed
testsys.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
testsys.cpu.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus.dtb.walker         1172                       # number of ReadReq MSHR misses
testsys.cpu.dtb_walker_cache.ReadReq_mshr_misses::total         1172                       # number of ReadReq MSHR misses
testsys.cpu.dtb_walker_cache.demand_mshr_misses::switch_cpus.dtb.walker         1172                       # number of demand (read+write) MSHR misses
testsys.cpu.dtb_walker_cache.demand_mshr_misses::total         1172                       # number of demand (read+write) MSHR misses
testsys.cpu.dtb_walker_cache.overall_mshr_misses::switch_cpus.dtb.walker         1172                       # number of overall MSHR misses
testsys.cpu.dtb_walker_cache.overall_mshr_misses::total         1172                       # number of overall MSHR misses
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus.dtb.walker     10017912                       # number of ReadReq MSHR miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::total     10017912                       # number of ReadReq MSHR miss cycles
testsys.cpu.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus.dtb.walker     10017912                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dtb_walker_cache.demand_mshr_miss_latency::total     10017912                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus.dtb.walker     10017912                       # number of overall MSHR miss cycles
testsys.cpu.dtb_walker_cache.overall_mshr_miss_latency::total     10017912                       # number of overall MSHR miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus.dtb.walker     0.877246                       # mshr miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.873323                       # mshr miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus.dtb.walker     0.877246                       # mshr miss rate for demand accesses
testsys.cpu.dtb_walker_cache.demand_mshr_miss_rate::total     0.873323                       # mshr miss rate for demand accesses
testsys.cpu.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus.dtb.walker     0.877246                       # mshr miss rate for overall accesses
testsys.cpu.dtb_walker_cache.overall_mshr_miss_rate::total     0.873323                       # mshr miss rate for overall accesses
testsys.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus.dtb.walker  8547.706485                       # average ReadReq mshr miss latency
testsys.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  8547.706485                       # average ReadReq mshr miss latency
testsys.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus.dtb.walker  8547.706485                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::total  8547.706485                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus.dtb.walker  8547.706485                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::total  8547.706485                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
testsys.cpu.dcache.replacements                   145                       # number of replacements
testsys.cpu.dcache.tagsinuse               401.263005                       # Cycle average of tags in use
testsys.cpu.dcache.total_refs                    3297                       # Total number of references to valid blocks.
testsys.cpu.dcache.sampled_refs                   145                       # Sample count of references to valid blocks.
testsys.cpu.dcache.avg_refs                 22.737931                       # Average number of references to valid blocks.
testsys.cpu.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
testsys.cpu.dcache.occ_blocks::cpu.data      1.245136                       # Average occupied blocks per requestor
testsys.cpu.dcache.occ_blocks::switch_cpus.data   400.017869                       # Average occupied blocks per requestor
testsys.cpu.dcache.occ_percent::cpu.data     0.002432                       # Average percentage of cache occupancy
testsys.cpu.dcache.occ_percent::switch_cpus.data     0.781285                       # Average percentage of cache occupancy
testsys.cpu.dcache.occ_percent::total        0.783717                       # Average percentage of cache occupancy
testsys.cpu.dcache.ReadReq_hits::cpu.data            6                       # number of ReadReq hits
testsys.cpu.dcache.ReadReq_hits::switch_cpus.data        14636                       # number of ReadReq hits
testsys.cpu.dcache.ReadReq_hits::total          14642                       # number of ReadReq hits
testsys.cpu.dcache.WriteReq_hits::switch_cpus.data         8001                       # number of WriteReq hits
testsys.cpu.dcache.WriteReq_hits::total          8001                       # number of WriteReq hits
testsys.cpu.dcache.demand_hits::cpu.data            6                       # number of demand (read+write) hits
testsys.cpu.dcache.demand_hits::switch_cpus.data        22637                       # number of demand (read+write) hits
testsys.cpu.dcache.demand_hits::total           22643                       # number of demand (read+write) hits
testsys.cpu.dcache.overall_hits::cpu.data            6                       # number of overall hits
testsys.cpu.dcache.overall_hits::switch_cpus.data        22637                       # number of overall hits
testsys.cpu.dcache.overall_hits::total          22643                       # number of overall hits
testsys.cpu.dcache.ReadReq_misses::cpu.data            2                       # number of ReadReq misses
testsys.cpu.dcache.ReadReq_misses::switch_cpus.data          882                       # number of ReadReq misses
testsys.cpu.dcache.ReadReq_misses::total          884                       # number of ReadReq misses
testsys.cpu.dcache.WriteReq_misses::switch_cpus.data          130                       # number of WriteReq misses
testsys.cpu.dcache.WriteReq_misses::total          130                       # number of WriteReq misses
testsys.cpu.dcache.demand_misses::cpu.data            2                       # number of demand (read+write) misses
testsys.cpu.dcache.demand_misses::switch_cpus.data         1012                       # number of demand (read+write) misses
testsys.cpu.dcache.demand_misses::total          1014                       # number of demand (read+write) misses
testsys.cpu.dcache.overall_misses::cpu.data            2                       # number of overall misses
testsys.cpu.dcache.overall_misses::switch_cpus.data         1012                       # number of overall misses
testsys.cpu.dcache.overall_misses::total         1014                       # number of overall misses
testsys.cpu.dcache.ReadReq_miss_latency::switch_cpus.data     93636585                       # number of ReadReq miss cycles
testsys.cpu.dcache.ReadReq_miss_latency::total     93636585                       # number of ReadReq miss cycles
testsys.cpu.dcache.WriteReq_miss_latency::switch_cpus.data     13999910                       # number of WriteReq miss cycles
testsys.cpu.dcache.WriteReq_miss_latency::total     13999910                       # number of WriteReq miss cycles
testsys.cpu.dcache.demand_miss_latency::switch_cpus.data    107636495                       # number of demand (read+write) miss cycles
testsys.cpu.dcache.demand_miss_latency::total    107636495                       # number of demand (read+write) miss cycles
testsys.cpu.dcache.overall_miss_latency::switch_cpus.data    107636495                       # number of overall miss cycles
testsys.cpu.dcache.overall_miss_latency::total    107636495                       # number of overall miss cycles
testsys.cpu.dcache.ReadReq_accesses::cpu.data            8                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dcache.ReadReq_accesses::switch_cpus.data        15518                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dcache.ReadReq_accesses::total        15526                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dcache.WriteReq_accesses::switch_cpus.data         8131                       # number of WriteReq accesses(hits+misses)
testsys.cpu.dcache.WriteReq_accesses::total         8131                       # number of WriteReq accesses(hits+misses)
testsys.cpu.dcache.demand_accesses::cpu.data            8                       # number of demand (read+write) accesses
testsys.cpu.dcache.demand_accesses::switch_cpus.data        23649                       # number of demand (read+write) accesses
testsys.cpu.dcache.demand_accesses::total        23657                       # number of demand (read+write) accesses
testsys.cpu.dcache.overall_accesses::cpu.data            8                       # number of overall (read+write) accesses
testsys.cpu.dcache.overall_accesses::switch_cpus.data        23649                       # number of overall (read+write) accesses
testsys.cpu.dcache.overall_accesses::total        23657                       # number of overall (read+write) accesses
testsys.cpu.dcache.ReadReq_miss_rate::cpu.data     0.250000                       # miss rate for ReadReq accesses
testsys.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.056837                       # miss rate for ReadReq accesses
testsys.cpu.dcache.ReadReq_miss_rate::total     0.056937                       # miss rate for ReadReq accesses
testsys.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.015988                       # miss rate for WriteReq accesses
testsys.cpu.dcache.WriteReq_miss_rate::total     0.015988                       # miss rate for WriteReq accesses
testsys.cpu.dcache.demand_miss_rate::cpu.data     0.250000                       # miss rate for demand accesses
testsys.cpu.dcache.demand_miss_rate::switch_cpus.data     0.042793                       # miss rate for demand accesses
testsys.cpu.dcache.demand_miss_rate::total     0.042863                       # miss rate for demand accesses
testsys.cpu.dcache.overall_miss_rate::cpu.data     0.250000                       # miss rate for overall accesses
testsys.cpu.dcache.overall_miss_rate::switch_cpus.data     0.042793                       # miss rate for overall accesses
testsys.cpu.dcache.overall_miss_rate::total     0.042863                       # miss rate for overall accesses
testsys.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 106163.928571                       # average ReadReq miss latency
testsys.cpu.dcache.ReadReq_avg_miss_latency::total 105923.738688                       # average ReadReq miss latency
testsys.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 107691.615385                       # average WriteReq miss latency
testsys.cpu.dcache.WriteReq_avg_miss_latency::total 107691.615385                       # average WriteReq miss latency
testsys.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 106360.172925                       # average overall miss latency
testsys.cpu.dcache.demand_avg_miss_latency::total 106150.389546                       # average overall miss latency
testsys.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 106360.172925                       # average overall miss latency
testsys.cpu.dcache.overall_avg_miss_latency::total 106150.389546                       # average overall miss latency
testsys.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.cpu.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
testsys.cpu.dcache.blocked::no_targets              0                       # number of cycles access was blocked
testsys.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.cpu.dcache.fast_writes                      0                       # number of fast writes performed
testsys.cpu.dcache.cache_copies                     0                       # number of cache copies performed
testsys.cpu.dcache.writebacks::writebacks           44                       # number of writebacks
testsys.cpu.dcache.writebacks::total               44                       # number of writebacks
testsys.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data          382                       # number of ReadReq MSHR hits
testsys.cpu.dcache.ReadReq_mshr_hits::total          382                       # number of ReadReq MSHR hits
testsys.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data            2                       # number of WriteReq MSHR hits
testsys.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
testsys.cpu.dcache.demand_mshr_hits::switch_cpus.data          384                       # number of demand (read+write) MSHR hits
testsys.cpu.dcache.demand_mshr_hits::total          384                       # number of demand (read+write) MSHR hits
testsys.cpu.dcache.overall_mshr_hits::switch_cpus.data          384                       # number of overall MSHR hits
testsys.cpu.dcache.overall_mshr_hits::total          384                       # number of overall MSHR hits
testsys.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data          500                       # number of ReadReq MSHR misses
testsys.cpu.dcache.ReadReq_mshr_misses::total          500                       # number of ReadReq MSHR misses
testsys.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data          128                       # number of WriteReq MSHR misses
testsys.cpu.dcache.WriteReq_mshr_misses::total          128                       # number of WriteReq MSHR misses
testsys.cpu.dcache.demand_mshr_misses::switch_cpus.data          628                       # number of demand (read+write) MSHR misses
testsys.cpu.dcache.demand_mshr_misses::total          628                       # number of demand (read+write) MSHR misses
testsys.cpu.dcache.overall_mshr_misses::switch_cpus.data          628                       # number of overall MSHR misses
testsys.cpu.dcache.overall_mshr_misses::total          628                       # number of overall MSHR misses
testsys.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data     54917196                       # number of ReadReq MSHR miss cycles
testsys.cpu.dcache.ReadReq_mshr_miss_latency::total     54917196                       # number of ReadReq MSHR miss cycles
testsys.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data     13374703                       # number of WriteReq MSHR miss cycles
testsys.cpu.dcache.WriteReq_mshr_miss_latency::total     13374703                       # number of WriteReq MSHR miss cycles
testsys.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data     68291899                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dcache.demand_mshr_miss_latency::total     68291899                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data     68291899                       # number of overall MSHR miss cycles
testsys.cpu.dcache.overall_mshr_miss_latency::total     68291899                       # number of overall MSHR miss cycles
testsys.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data       663397                       # number of ReadReq MSHR uncacheable cycles
testsys.cpu.dcache.ReadReq_mshr_uncacheable_latency::total       663397                       # number of ReadReq MSHR uncacheable cycles
testsys.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data      2133624                       # number of WriteReq MSHR uncacheable cycles
testsys.cpu.dcache.WriteReq_mshr_uncacheable_latency::total      2133624                       # number of WriteReq MSHR uncacheable cycles
testsys.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data      2797021                       # number of overall MSHR uncacheable cycles
testsys.cpu.dcache.overall_mshr_uncacheable_latency::total      2797021                       # number of overall MSHR uncacheable cycles
testsys.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.032221                       # mshr miss rate for ReadReq accesses
testsys.cpu.dcache.ReadReq_mshr_miss_rate::total     0.032204                       # mshr miss rate for ReadReq accesses
testsys.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.015742                       # mshr miss rate for WriteReq accesses
testsys.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015742                       # mshr miss rate for WriteReq accesses
testsys.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.026555                       # mshr miss rate for demand accesses
testsys.cpu.dcache.demand_mshr_miss_rate::total     0.026546                       # mshr miss rate for demand accesses
testsys.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.026555                       # mshr miss rate for overall accesses
testsys.cpu.dcache.overall_mshr_miss_rate::total     0.026546                       # mshr miss rate for overall accesses
testsys.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 109834.392000                       # average ReadReq mshr miss latency
testsys.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 109834.392000                       # average ReadReq mshr miss latency
testsys.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 104489.867188                       # average WriteReq mshr miss latency
testsys.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 104489.867188                       # average WriteReq mshr miss latency
testsys.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 108745.062102                       # average overall mshr miss latency
testsys.cpu.dcache.demand_avg_mshr_miss_latency::total 108745.062102                       # average overall mshr miss latency
testsys.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 108745.062102                       # average overall mshr miss latency
testsys.cpu.dcache.overall_avg_mshr_miss_latency::total 108745.062102                       # average overall mshr miss latency
testsys.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average ReadReq mshr uncacheable latency
testsys.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
testsys.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average WriteReq mshr uncacheable latency
testsys.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
testsys.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average overall mshr uncacheable latency
testsys.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
testsys.cpu.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
testsys.switch_cpus.numCycles                  404833                       # number of cpu cycles simulated
testsys.switch_cpus.numWorkItemsStarted             0                       # number of work items this cpu started
testsys.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
testsys.switch_cpus.BPredUnit.lookups           21856                       # Number of BP lookups
testsys.switch_cpus.BPredUnit.condPredicted        21856                       # Number of conditional branches predicted
testsys.switch_cpus.BPredUnit.condIncorrect         3564                       # Number of conditional branches incorrect
testsys.switch_cpus.BPredUnit.BTBLookups        14117                       # Number of BTB lookups
testsys.switch_cpus.BPredUnit.BTBHits            8090                       # Number of BTB hits
testsys.switch_cpus.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
testsys.switch_cpus.BPredUnit.usedRAS               0                       # Number of times the RAS was used to get a target.
testsys.switch_cpus.BPredUnit.RASInCorrect            0                       # Number of incorrect RAS predictions.
testsys.switch_cpus.fetch.icacheStallCycles        85830                       # Number of cycles fetch is stalled on an Icache miss
testsys.switch_cpus.fetch.Insts                 98662                       # Number of instructions fetch has processed
testsys.switch_cpus.fetch.Branches              21856                       # Number of branches that fetch encountered
testsys.switch_cpus.fetch.predictedBranches         8090                       # Number of branches that fetch has predicted taken
testsys.switch_cpus.fetch.Cycles                30024                       # Number of cycles fetch has run and was not squashing or blocked
testsys.switch_cpus.fetch.SquashCycles          13829                       # Number of cycles fetch has spent squashing
testsys.switch_cpus.fetch.TlbCycles              1328                       # Number of cycles fetch has spent waiting for tlb
testsys.switch_cpus.fetch.BlockedCycles         59760                       # Number of cycles fetch has spent blocked
testsys.switch_cpus.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
testsys.switch_cpus.fetch.PendingTrapStallCycles          263                       # Number of stall cycles due to pending traps
testsys.switch_cpus.fetch.CacheLines            14623                       # Number of cache lines fetched
testsys.switch_cpus.fetch.IcacheSquashes         1979                       # Number of outstanding Icache misses that were squashed
testsys.switch_cpus.fetch.ItlbSquashes             16                       # Number of outstanding ITLB misses that were squashed
testsys.switch_cpus.fetch.rateDist::samples       187310                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::mean     1.017778                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::stdev     2.519061                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::0          158088     84.40%     84.40% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::1            1216      0.65%     85.05% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::2            1191      0.64%     85.68% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::3            1631      0.87%     86.55% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::4            2196      1.17%     87.73% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::5            1562      0.83%     88.56% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::6            2158      1.15%     89.71% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::7            1537      0.82%     90.53% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::8           17731      9.47%    100.00% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::total       187310                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.branchRate         0.053988                       # Number of branch fetches per cycle
testsys.switch_cpus.fetch.rate               0.243710                       # Number of inst fetches per cycle
testsys.switch_cpus.decode.IdleCycles           83566                       # Number of cycles decode is idle
testsys.switch_cpus.decode.BlockedCycles        65738                       # Number of cycles decode is blocked
testsys.switch_cpus.decode.RunCycles            27139                       # Number of cycles decode is running
testsys.switch_cpus.decode.UnblockCycles          761                       # Number of cycles decode is unblocking
testsys.switch_cpus.decode.SquashCycles         10104                       # Number of cycles decode is squashing
testsys.switch_cpus.decode.DecodedInsts        181888                       # Number of instructions handled by decode
testsys.switch_cpus.rename.SquashCycles         10104                       # Number of cycles rename is squashing
testsys.switch_cpus.rename.IdleCycles           86076                       # Number of cycles rename is idle
testsys.switch_cpus.rename.BlockCycles          36762                       # Number of cycles rename is blocking
testsys.switch_cpus.rename.serializeStallCycles        24002                       # count of cycles rename stalled for serializing inst
testsys.switch_cpus.rename.RunCycles            25313                       # Number of cycles rename is running
testsys.switch_cpus.rename.UnblockCycles         5051                       # Number of cycles rename is unblocking
testsys.switch_cpus.rename.RenamedInsts        171140                       # Number of instructions processed by rename
testsys.switch_cpus.rename.ROBFullEvents           98                       # Number of times rename has blocked due to ROB full
testsys.switch_cpus.rename.IQFullEvents           970                       # Number of times rename has blocked due to IQ full
testsys.switch_cpus.rename.LSQFullEvents         3260                       # Number of times rename has blocked due to LSQ full
testsys.switch_cpus.rename.RenamedOperands       184581                       # Number of destination operands rename has renamed
testsys.switch_cpus.rename.RenameLookups       430578                       # Number of register rename lookups that rename has made
testsys.switch_cpus.rename.int_rename_lookups       430578                       # Number of integer rename lookups
testsys.switch_cpus.rename.CommittedMaps       107716                       # Number of HB maps that are committed
testsys.switch_cpus.rename.UndoneMaps           76848                       # Number of HB maps that are undone due to squashing
testsys.switch_cpus.rename.serializingInsts          544                       # count of serializing insts renamed
testsys.switch_cpus.rename.tempSerializingInsts          545                       # count of temporary serializing insts renamed
testsys.switch_cpus.rename.skidInsts            15882                       # count of insts added to the skid buffer
testsys.switch_cpus.memDep0.insertedLoads        21225                       # Number of loads inserted to the mem dependence unit.
testsys.switch_cpus.memDep0.insertedStores        12627                       # Number of stores inserted to the mem dependence unit.
testsys.switch_cpus.memDep0.conflictingLoads          576                       # Number of conflicting loads.
testsys.switch_cpus.memDep0.conflictingStores          302                       # Number of conflicting stores.
testsys.switch_cpus.iq.iqInstsAdded            155523                       # Number of instructions added to the IQ (excludes non-spec)
testsys.switch_cpus.iq.iqNonSpecInstsAdded          859                       # Number of non-speculative instructions added to the IQ
testsys.switch_cpus.iq.iqInstsIssued           138256                       # Number of instructions issued
testsys.switch_cpus.iq.iqSquashedInstsIssued          819                       # Number of squashed instructions issued
testsys.switch_cpus.iq.iqSquashedInstsExamined        54116                       # Number of squashed instructions iterated over during squash; mainly for profiling
testsys.switch_cpus.iq.iqSquashedOperandsExamined        79320                       # Number of squashed operands that are examined and possibly removed from graph
testsys.switch_cpus.iq.iqSquashedNonSpecRemoved          420                       # Number of squashed non-spec instructions that were removed
testsys.switch_cpus.iq.issued_per_cycle::samples       187310                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::mean     0.738113                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::stdev     1.527052                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::0       138313     73.84%     73.84% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::1        15046      8.03%     81.87% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::2        10208      5.45%     87.32% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::3         8008      4.28%     91.60% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::4         6394      3.41%     95.01% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::5         4453      2.38%     97.39% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::6         3523      1.88%     99.27% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::7         1129      0.60%     99.87% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::8          236      0.13%    100.00% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::total       187310                       # Number of insts issued each cycle
testsys.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IntAlu            281     49.21%     49.21% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IntMult             0      0.00%     49.21% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IntDiv              0      0.00%     49.21% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatAdd            0      0.00%     49.21% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatCmp            0      0.00%     49.21% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatCvt            0      0.00%     49.21% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatMult            0      0.00%     49.21% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatDiv            0      0.00%     49.21% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     49.21% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdAdd             0      0.00%     49.21% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     49.21% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdAlu             0      0.00%     49.21% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdCmp             0      0.00%     49.21% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdCvt             0      0.00%     49.21% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdMisc            0      0.00%     49.21% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdMult            0      0.00%     49.21% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     49.21% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdShift            0      0.00%     49.21% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     49.21% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdSqrt            0      0.00%     49.21% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     49.21% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     49.21% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     49.21% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     49.21% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     49.21% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     49.21% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     49.21% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     49.21% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     49.21% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::MemRead           134     23.47%     72.68% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::MemWrite          156     27.32%    100.00% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
testsys.switch_cpus.iq.FU_type_0::No_OpClass         2118      1.53%      1.53% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IntAlu       106532     77.05%     78.59% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     78.59% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IntDiv            0      0.00%     78.59% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     78.59% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     78.59% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     78.59% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     78.59% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     78.59% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     78.59% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     78.59% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     78.59% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     78.59% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     78.59% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     78.59% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     78.59% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     78.59% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     78.59% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     78.59% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.59% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     78.59% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.59% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.59% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.59% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.59% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.59% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.59% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     78.59% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.59% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.59% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::MemRead        18805     13.60%     92.19% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::MemWrite        10801      7.81%    100.00% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::total        138256                       # Type of FU issued
testsys.switch_cpus.iq.rate                  0.341514                       # Inst issue rate
testsys.switch_cpus.iq.fu_busy_cnt                571                       # FU busy when requested
testsys.switch_cpus.iq.fu_busy_rate          0.004130                       # FU busy rate (busy events/executed inst)
testsys.switch_cpus.iq.int_inst_queue_reads       465658                       # Number of integer instruction queue reads
testsys.switch_cpus.iq.int_inst_queue_writes       210569                       # Number of integer instruction queue writes
testsys.switch_cpus.iq.int_inst_queue_wakeup_accesses       130662                       # Number of integer instruction queue wakeup accesses
testsys.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
testsys.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
testsys.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
testsys.switch_cpus.iq.int_alu_accesses        136709                       # Number of integer alu accesses
testsys.switch_cpus.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
testsys.switch_cpus.iew.lsq.thread0.forwLoads         2118                       # Number of loads that had data forwarded from stores
testsys.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
testsys.switch_cpus.iew.lsq.thread0.squashedLoads         8324                       # Number of loads squashed
testsys.switch_cpus.iew.lsq.thread0.ignoredResponses           65                       # Number of memory responses ignored because the instruction is squashed
testsys.switch_cpus.iew.lsq.thread0.memOrderViolation           76                       # Number of memory ordering violations
testsys.switch_cpus.iew.lsq.thread0.squashedStores         4482                       # Number of stores squashed
testsys.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
testsys.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
testsys.switch_cpus.iew.lsq.thread0.rescheduledLoads           21                       # Number of loads that were rescheduled
testsys.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
testsys.switch_cpus.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
testsys.switch_cpus.iew.iewSquashCycles         10104                       # Number of cycles IEW is squashing
testsys.switch_cpus.iew.iewBlockCycles          31271                       # Number of cycles IEW is blocking
testsys.switch_cpus.iew.iewUnblockCycles          297                       # Number of cycles IEW is unblocking
testsys.switch_cpus.iew.iewDispatchedInsts       156382                       # Number of instructions dispatched to IQ
testsys.switch_cpus.iew.iewDispSquashedInsts         3413                       # Number of squashed instructions skipped by dispatch
testsys.switch_cpus.iew.iewDispLoadInsts        21225                       # Number of dispatched load instructions
testsys.switch_cpus.iew.iewDispStoreInsts        12627                       # Number of dispatched store instructions
testsys.switch_cpus.iew.iewDispNonSpecInsts          721                       # Number of dispatched non-speculative instructions
testsys.switch_cpus.iew.iewIQFullEvents           122                       # Number of times the IQ has become full, causing a stall
testsys.switch_cpus.iew.iewLSQFullEvents           19                       # Number of times the LSQ has become full, causing a stall
testsys.switch_cpus.iew.memOrderViolationEvents           76                       # Number of memory order violations
testsys.switch_cpus.iew.predictedTakenIncorrect          736                       # Number of branches that were predicted taken incorrectly
testsys.switch_cpus.iew.predictedNotTakenIncorrect         3411                       # Number of branches that were predicted not taken incorrectly
testsys.switch_cpus.iew.branchMispredicts         4147                       # Number of branch mispredicts detected at execute
testsys.switch_cpus.iew.iewExecutedInsts       133399                       # Number of executed instructions
testsys.switch_cpus.iew.iewExecLoadInsts        17700                       # Number of load instructions executed
testsys.switch_cpus.iew.iewExecSquashedInsts         4856                       # Number of squashed instructions skipped in execute
testsys.switch_cpus.iew.exec_swp                    0                       # number of swp insts executed
testsys.switch_cpus.iew.exec_nop                    0                       # number of nop insts executed
testsys.switch_cpus.iew.exec_refs               27979                       # number of memory reference insts executed
testsys.switch_cpus.iew.exec_branches           13901                       # Number of branches executed
testsys.switch_cpus.iew.exec_stores             10279                       # Number of stores executed
testsys.switch_cpus.iew.exec_rate            0.329516                       # Inst execution rate
testsys.switch_cpus.iew.wb_sent                131035                       # cumulative count of insts sent to commit
testsys.switch_cpus.iew.wb_count               130662                       # cumulative count of insts written-back
testsys.switch_cpus.iew.wb_producers            84598                       # num instructions producing a value
testsys.switch_cpus.iew.wb_consumers           140605                       # num instructions consuming a value
testsys.switch_cpus.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
testsys.switch_cpus.iew.wb_rate              0.322755                       # insts written-back per cycle
testsys.switch_cpus.iew.wb_fanout            0.601671                       # average fanout of values written-back
testsys.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
testsys.switch_cpus.commit.commitSquashedInsts        58661                       # The number of squashed insts skipped by commit
testsys.switch_cpus.commit.commitNonSpecStalls          438                       # The number of times commit has been forced to stall to communicate backwards
testsys.switch_cpus.commit.branchMispredicts         3599                       # The number of times a branch was mispredicted
testsys.switch_cpus.commit.committed_per_cycle::samples       177278                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::mean     0.551230                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::stdev     1.499686                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::0       144018     81.24%     81.24% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::1        12081      6.81%     88.05% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::2         6433      3.63%     91.68% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::3         4923      2.78%     94.46% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::4         3349      1.89%     96.35% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::5         1400      0.79%     97.14% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::6          939      0.53%     97.67% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::7         1105      0.62%     98.29% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::8         3030      1.71%    100.00% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::total       177278                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committedInsts        50644                       # Number of instructions committed
testsys.switch_cpus.commit.committedOps         97721                       # Number of ops (including micro ops) committed
testsys.switch_cpus.commit.swp_count                0                       # Number of s/w prefetches committed
testsys.switch_cpus.commit.refs                 21042                       # Number of memory references committed
testsys.switch_cpus.commit.loads                12898                       # Number of loads committed
testsys.switch_cpus.commit.membars                 34                       # Number of memory barriers committed
testsys.switch_cpus.commit.branches             10975                       # Number of branches committed
testsys.switch_cpus.commit.fp_insts                 0                       # Number of committed floating point instructions.
testsys.switch_cpus.commit.int_insts            96935                       # Number of committed integer instructions.
testsys.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
testsys.switch_cpus.commit.bw_lim_events         3030                       # number cycles where commit BW limit reached
testsys.switch_cpus.commit.bw_limited               0                       # number of insts not committed due to BW limits
testsys.switch_cpus.rob.rob_reads              330558                       # The number of ROB reads
testsys.switch_cpus.rob.rob_writes             322980                       # The number of ROB writes
testsys.switch_cpus.timesIdled                    971                       # Number of times that the entire CPU went into an idle state and unscheduled itself
testsys.switch_cpus.idleCycles                 217523                       # Total number of cycles that the CPU has spent unscheduled due to idling
testsys.switch_cpus.committedInsts              50644                       # Number of Instructions Simulated
testsys.switch_cpus.committedOps                97721                       # Number of Ops (including micro ops) Simulated
testsys.switch_cpus.committedInsts_total        50644                       # Number of Instructions Simulated
testsys.switch_cpus.cpi                      7.993701                       # CPI: Cycles Per Instruction
testsys.switch_cpus.cpi_total                7.993701                       # CPI: Total CPI of All Threads
testsys.switch_cpus.ipc                      0.125098                       # IPC: Instructions Per Cycle
testsys.switch_cpus.ipc_total                0.125098                       # IPC: Total IPC of All Threads
testsys.switch_cpus.int_regfile_reads          262383                       # number of integer regfile reads
testsys.switch_cpus.int_regfile_writes         139319                       # number of integer regfile writes
testsys.switch_cpus.fp_regfile_writes              48                       # number of floating regfile writes
testsys.switch_cpus.misc_regfile_reads          57845                       # number of misc regfile reads
testsys.switch_cpus.misc_regfile_writes           389                       # number of misc regfile writes
drivesys.physmem.bytes_read::cpu.dtb.walker        11088                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::cpu.itb.walker         6680                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::cpu.inst         4416120                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::cpu.data          710408                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::total            5144296                       # Number of bytes read from this memory
drivesys.physmem.bytes_inst_read::cpu.inst      4416120                       # Number of instructions bytes read from this memory
drivesys.physmem.bytes_inst_read::total       4416120                       # Number of instructions bytes read from this memory
drivesys.physmem.bytes_written::cpu.data       645554                       # Number of bytes written to this memory
drivesys.physmem.bytes_written::total          645554                       # Number of bytes written to this memory
drivesys.physmem.num_reads::cpu.dtb.walker         1386                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::cpu.itb.walker          835                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::cpu.inst           552015                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::cpu.data           106903                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::total              661139                       # Number of read requests responded to by this memory
drivesys.physmem.num_writes::cpu.data           85376                       # Number of write requests responded to by this memory
drivesys.physmem.num_writes::total              85376                       # Number of write requests responded to by this memory
drivesys.physmem.bw_read::cpu.dtb.walker     38257409                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::cpu.itb.walker     23048294                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::cpu.inst        15237130877                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::cpu.data         2451151615                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::total           17749588195                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_inst_read::cpu.inst   15237130877                       # Instruction read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_inst_read::total      15237130877                       # Instruction read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_write::cpu.data        2227383039                       # Write bandwidth from this memory (bytes/s)
drivesys.physmem.bw_write::total           2227383039                       # Write bandwidth from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.dtb.walker     38257409                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.itb.walker     23048294                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.inst       15237130877                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.data        4678534654                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::total          19976971234                       # Total bandwidth to/from this memory (bytes/s)
drivesys.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
drivesys.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
drivesys.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
drivesys.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
drivesys.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
drivesys.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
drivesys.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
drivesys.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
drivesys.ethernet.descDMAReads                      0                       # Number of descriptors the device read w/ DMA
drivesys.ethernet.descDMAWrites                     0                       # Number of descriptors the device wrote w/ DMA
drivesys.ethernet.descDmaReadBytes                  0                       # number of descriptor bytes read w/ DMA
drivesys.ethernet.descDmaWriteBytes                 0                       # number of descriptor bytes write w/ DMA
drivesys.ethernet.postedSwi                         0                       # number of software interrupts posted to CPU
drivesys.ethernet.coalescedSwi                      0                       # average number of Swi's coalesced into each post
drivesys.ethernet.totalSwi                          0                       # total number of Swi written to ISR
drivesys.ethernet.postedRxIdle                      0                       # number of rxIdle interrupts posted to CPU
drivesys.ethernet.coalescedRxIdle                   0                       # average number of RxIdle's coalesced into each post
drivesys.ethernet.totalRxIdle                       0                       # total number of RxIdle written to ISR
drivesys.ethernet.postedRxOk                        0                       # number of RxOk interrupts posted to CPU
drivesys.ethernet.coalescedRxOk                     0                       # average number of RxOk's coalesced into each post
drivesys.ethernet.totalRxOk                         0                       # total number of RxOk written to ISR
drivesys.ethernet.postedRxDesc                      0                       # number of RxDesc interrupts posted to CPU
drivesys.ethernet.coalescedRxDesc                   0                       # average number of RxDesc's coalesced into each post
drivesys.ethernet.totalRxDesc                       0                       # total number of RxDesc written to ISR
drivesys.ethernet.postedTxOk                        0                       # number of TxOk interrupts posted to CPU
drivesys.ethernet.coalescedTxOk                     0                       # average number of TxOk's coalesced into each post
drivesys.ethernet.totalTxOk                         0                       # total number of TxOk written to ISR
drivesys.ethernet.postedTxIdle                      0                       # number of TxIdle interrupts posted to CPU
drivesys.ethernet.coalescedTxIdle                   0                       # average number of TxIdle's coalesced into each post
drivesys.ethernet.totalTxIdle                       0                       # total number of TxIdle written to ISR
drivesys.ethernet.postedTxDesc                      0                       # number of TxDesc interrupts posted to CPU
drivesys.ethernet.coalescedTxDesc                   0                       # average number of TxDesc's coalesced into each post
drivesys.ethernet.totalTxDesc                       0                       # total number of TxDesc written to ISR
drivesys.ethernet.postedRxOrn                       0                       # number of RxOrn posted to CPU
drivesys.ethernet.coalescedRxOrn                    0                       # average number of RxOrn's coalesced into each post
drivesys.ethernet.totalRxOrn                        0                       # total number of RxOrn written to ISR
drivesys.ethernet.coalescedTotal                    0                       # average number of interrupts coalesced into each post
drivesys.ethernet.postedInterrupts                  1                       # number of posts to CPU
drivesys.ethernet.droppedPackets                    0                       # number of packets dropped
drivesys.cpu.numCycles                         870358                       # number of cpu cycles simulated
drivesys.cpu.numWorkItemsStarted                    0                       # number of work items this cpu started
drivesys.cpu.numWorkItemsCompleted                  0                       # number of work items this cpu completed
drivesys.cpu.committedInsts                    415633                       # Number of instructions committed
drivesys.cpu.committedOps                      733766                       # Number of ops (including micro ops) committed
drivesys.cpu.num_int_alu_accesses              731954                       # Number of integer alu accesses
drivesys.cpu.num_fp_alu_accesses                  323                       # Number of float alu accesses
drivesys.cpu.num_func_calls                         0                       # number of times a function call or return occured
drivesys.cpu.num_conditional_control_insts        60628                       # number of instructions that are conditional controls
drivesys.cpu.num_int_insts                     731954                       # number of integer instructions
drivesys.cpu.num_fp_insts                         323                       # number of float instructions
drivesys.cpu.num_int_register_reads           1937068                       # number of times the integer registers were read
drivesys.cpu.num_int_register_writes           838728                       # number of times the integer registers were written
drivesys.cpu.num_fp_register_reads                546                       # number of times the floating registers were read
drivesys.cpu.num_fp_register_writes               270                       # number of times the floating registers were written
drivesys.cpu.num_mem_refs                      192340                       # number of memory refs
drivesys.cpu.num_load_insts                    106982                       # Number of load instructions
drivesys.cpu.num_store_insts                    85358                       # Number of store instructions
drivesys.cpu.num_idle_cycles                        0                       # Number of idle cycles
drivesys.cpu.num_busy_cycles                   870358                       # Number of busy cycles
drivesys.cpu.not_idle_fraction                      1                       # Percentage of non-idle cycles
drivesys.cpu.idle_fraction                          0                       # Percentage of idle cycles
drivesys.cpu.kern.inst.arm                          0                       # number of arm instructions executed
drivesys.cpu.kern.inst.quiesce                      0                       # number of quiesce instructions executed
testsys.switch_cpus.kern.inst.arm                   0                       # number of arm instructions executed
testsys.switch_cpus.kern.inst.quiesce               0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                 20.003783                       # Number of seconds simulated
sim_ticks                                20003783143716                       # Number of ticks simulated
final_tick                               25087254853446                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  74362                       # Simulator instruction rate (inst/s)
host_op_rate                                   140325                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             3193977317                       # Simulator tick rate (ticks/s)
host_mem_usage                                4587540                       # Number of bytes of host memory used
host_seconds                                  6262.97                       # Real time elapsed on the host
sim_insts                                   465724815                       # Number of instructions simulated
sim_ops                                     878853260                       # Number of ops (including micro ops) simulated
testsys.physmem.bytes_read::pc.south_bridge.ide       933888                       # Number of bytes read from this memory
testsys.physmem.bytes_read::ethernet          2601280                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.dtb.walker        26048                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.itb.walker         7616                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.inst       648000                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.data      8131200                       # Number of bytes read from this memory
testsys.physmem.bytes_read::total            12348032                       # Number of bytes read from this memory
testsys.physmem.bytes_inst_read::switch_cpus.inst       648000                       # Number of instructions bytes read from this memory
testsys.physmem.bytes_inst_read::total         648000                       # Number of instructions bytes read from this memory
testsys.physmem.bytes_written::writebacks      9023744                       # Number of bytes written to this memory
testsys.physmem.bytes_written::total          9023744                       # Number of bytes written to this memory
testsys.physmem.num_reads::pc.south_bridge.ide        14592                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::ethernet             40645                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.dtb.walker          407                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.itb.walker          119                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.inst        10125                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.data       127050                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::total               192938                       # Number of read requests responded to by this memory
testsys.physmem.num_writes::writebacks         140996                       # Number of write requests responded to by this memory
testsys.physmem.num_writes::total              140996                       # Number of write requests responded to by this memory
testsys.physmem.bw_read::pc.south_bridge.ide        46686                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::ethernet              130039                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.dtb.walker         1302                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.itb.walker          381                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.inst        32394                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.data       406483                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::total                 617285                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_inst_read::switch_cpus.inst        32394                       # Instruction read bandwidth from this memory (bytes/s)
testsys.physmem.bw_inst_read::total             32394                       # Instruction read bandwidth from this memory (bytes/s)
testsys.physmem.bw_write::writebacks           451102                       # Write bandwidth from this memory (bytes/s)
testsys.physmem.bw_write::total                451102                       # Write bandwidth from this memory (bytes/s)
testsys.physmem.bw_total::writebacks           451102                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::pc.south_bridge.ide        46686                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::ethernet             130039                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.dtb.walker         1302                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.itb.walker          381                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.inst        32394                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.data       406483                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::total               1068387                       # Total bandwidth to/from this memory (bytes/s)
testsys.iocache.replacements                    91992                       # number of replacements
testsys.iocache.tagsinuse                   14.849993                       # Cycle average of tags in use
testsys.iocache.total_refs                      41055                       # Total number of references to valid blocks.
testsys.iocache.sampled_refs                    92007                       # Sample count of references to valid blocks.
testsys.iocache.avg_refs                     0.446216                       # Average number of references to valid blocks.
testsys.iocache.warmup_cycle                        0                       # Cycle when the warmup percentage was hit.
testsys.iocache.occ_blocks::pc.south_bridge.ide     0.005267                       # Average occupied blocks per requestor
testsys.iocache.occ_blocks::ethernet        14.844726                       # Average occupied blocks per requestor
testsys.iocache.occ_percent::pc.south_bridge.ide     0.000329                       # Average percentage of cache occupancy
testsys.iocache.occ_percent::ethernet        0.927795                       # Average percentage of cache occupancy
testsys.iocache.occ_percent::total           0.928125                       # Average percentage of cache occupancy
testsys.iocache.ReadReq_hits::ethernet          10978                       # number of ReadReq hits
testsys.iocache.ReadReq_hits::total             10978                       # number of ReadReq hits
testsys.iocache.WriteReq_hits::ethernet          4766                       # number of WriteReq hits
testsys.iocache.WriteReq_hits::total             4766                       # number of WriteReq hits
testsys.iocache.demand_hits::ethernet           15744                       # number of demand (read+write) hits
testsys.iocache.demand_hits::total              15744                       # number of demand (read+write) hits
testsys.iocache.overall_hits::ethernet          15744                       # number of overall hits
testsys.iocache.overall_hits::total             15744                       # number of overall hits
testsys.iocache.ReadReq_misses::pc.south_bridge.ide          228                       # number of ReadReq misses
testsys.iocache.ReadReq_misses::ethernet        69353                       # number of ReadReq misses
testsys.iocache.ReadReq_misses::total           69581                       # number of ReadReq misses
testsys.iocache.WriteReq_misses::pc.south_bridge.ide        14592                       # number of WriteReq misses
testsys.iocache.WriteReq_misses::ethernet        75389                       # number of WriteReq misses
testsys.iocache.WriteReq_misses::total          89981                       # number of WriteReq misses
testsys.iocache.demand_misses::pc.south_bridge.ide        14820                       # number of demand (read+write) misses
testsys.iocache.demand_misses::ethernet        144742                       # number of demand (read+write) misses
testsys.iocache.demand_misses::total           159562                       # number of demand (read+write) misses
testsys.iocache.overall_misses::pc.south_bridge.ide        14820                       # number of overall misses
testsys.iocache.overall_misses::ethernet       144742                       # number of overall misses
testsys.iocache.overall_misses::total          159562                       # number of overall misses
testsys.iocache.ReadReq_miss_latency::pc.south_bridge.ide      9954000                       # number of ReadReq miss cycles
testsys.iocache.ReadReq_miss_latency::ethernet   2810980227                       # number of ReadReq miss cycles
testsys.iocache.ReadReq_miss_latency::total   2820934227                       # number of ReadReq miss cycles
testsys.iocache.WriteReq_miss_latency::pc.south_bridge.ide   2569690176                       # number of WriteReq miss cycles
testsys.iocache.WriteReq_miss_latency::ethernet   5072413000                       # number of WriteReq miss cycles
testsys.iocache.WriteReq_miss_latency::total   7642103176                       # number of WriteReq miss cycles
testsys.iocache.demand_miss_latency::pc.south_bridge.ide   2579644176                       # number of demand (read+write) miss cycles
testsys.iocache.demand_miss_latency::ethernet   7883393227                       # number of demand (read+write) miss cycles
testsys.iocache.demand_miss_latency::total  10463037403                       # number of demand (read+write) miss cycles
testsys.iocache.overall_miss_latency::pc.south_bridge.ide   2579644176                       # number of overall miss cycles
testsys.iocache.overall_miss_latency::ethernet   7883393227                       # number of overall miss cycles
testsys.iocache.overall_miss_latency::total  10463037403                       # number of overall miss cycles
testsys.iocache.ReadReq_accesses::pc.south_bridge.ide          228                       # number of ReadReq accesses(hits+misses)
testsys.iocache.ReadReq_accesses::ethernet        80331                       # number of ReadReq accesses(hits+misses)
testsys.iocache.ReadReq_accesses::total         80559                       # number of ReadReq accesses(hits+misses)
testsys.iocache.WriteReq_accesses::pc.south_bridge.ide        14592                       # number of WriteReq accesses(hits+misses)
testsys.iocache.WriteReq_accesses::ethernet        80155                       # number of WriteReq accesses(hits+misses)
testsys.iocache.WriteReq_accesses::total        94747                       # number of WriteReq accesses(hits+misses)
testsys.iocache.demand_accesses::pc.south_bridge.ide        14820                       # number of demand (read+write) accesses
testsys.iocache.demand_accesses::ethernet       160486                       # number of demand (read+write) accesses
testsys.iocache.demand_accesses::total         175306                       # number of demand (read+write) accesses
testsys.iocache.overall_accesses::pc.south_bridge.ide        14820                       # number of overall (read+write) accesses
testsys.iocache.overall_accesses::ethernet       160486                       # number of overall (read+write) accesses
testsys.iocache.overall_accesses::total        175306                       # number of overall (read+write) accesses
testsys.iocache.ReadReq_miss_rate::pc.south_bridge.ide            1                       # miss rate for ReadReq accesses
testsys.iocache.ReadReq_miss_rate::ethernet     0.863340                       # miss rate for ReadReq accesses
testsys.iocache.ReadReq_miss_rate::total     0.863727                       # miss rate for ReadReq accesses
testsys.iocache.WriteReq_miss_rate::pc.south_bridge.ide            1                       # miss rate for WriteReq accesses
testsys.iocache.WriteReq_miss_rate::ethernet     0.940540                       # miss rate for WriteReq accesses
testsys.iocache.WriteReq_miss_rate::total     0.949698                       # miss rate for WriteReq accesses
testsys.iocache.demand_miss_rate::pc.south_bridge.ide            1                       # miss rate for demand accesses
testsys.iocache.demand_miss_rate::ethernet     0.901898                       # miss rate for demand accesses
testsys.iocache.demand_miss_rate::total      0.910191                       # miss rate for demand accesses
testsys.iocache.overall_miss_rate::pc.south_bridge.ide            1                       # miss rate for overall accesses
testsys.iocache.overall_miss_rate::ethernet     0.901898                       # miss rate for overall accesses
testsys.iocache.overall_miss_rate::total     0.910191                       # miss rate for overall accesses
testsys.iocache.ReadReq_avg_miss_latency::pc.south_bridge.ide 43657.894737                       # average ReadReq miss latency
testsys.iocache.ReadReq_avg_miss_latency::ethernet 40531.487131                       # average ReadReq miss latency
testsys.iocache.ReadReq_avg_miss_latency::total 40541.731608                       # average ReadReq miss latency
testsys.iocache.WriteReq_avg_miss_latency::pc.south_bridge.ide 176102.671053                       # average WriteReq miss latency
testsys.iocache.WriteReq_avg_miss_latency::ethernet 67283.197814                       # average WriteReq miss latency
testsys.iocache.WriteReq_avg_miss_latency::total 84930.187217                       # average WriteReq miss latency
testsys.iocache.demand_avg_miss_latency::pc.south_bridge.ide 174065.059109                       # average overall miss latency
testsys.iocache.demand_avg_miss_latency::ethernet 54465.139538                       # average overall miss latency
testsys.iocache.demand_avg_miss_latency::total 65573.491201                       # average overall miss latency
testsys.iocache.overall_avg_miss_latency::pc.south_bridge.ide 174065.059109                       # average overall miss latency
testsys.iocache.overall_avg_miss_latency::ethernet 54465.139538                       # average overall miss latency
testsys.iocache.overall_avg_miss_latency::total 65573.491201                       # average overall miss latency
testsys.iocache.blocked_cycles::no_mshrs     18569200                       # number of cycles access was blocked
testsys.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.iocache.blocked::no_mshrs                1646                       # number of cycles access was blocked
testsys.iocache.blocked::no_targets                 0                       # number of cycles access was blocked
testsys.iocache.avg_blocked_cycles::no_mshrs 11281.409478                       # average number of cycles each access was blocked
testsys.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.iocache.fast_writes                         0                       # number of fast writes performed
testsys.iocache.cache_copies                        0                       # number of cache copies performed
testsys.iocache.writebacks::writebacks          55775                       # number of writebacks
testsys.iocache.writebacks::total               55775                       # number of writebacks
testsys.iocache.ReadReq_mshr_misses::pc.south_bridge.ide          228                       # number of ReadReq MSHR misses
testsys.iocache.ReadReq_mshr_misses::ethernet        69353                       # number of ReadReq MSHR misses
testsys.iocache.ReadReq_mshr_misses::total        69581                       # number of ReadReq MSHR misses
testsys.iocache.WriteReq_mshr_misses::pc.south_bridge.ide        14592                       # number of WriteReq MSHR misses
testsys.iocache.WriteReq_mshr_misses::ethernet        75389                       # number of WriteReq MSHR misses
testsys.iocache.WriteReq_mshr_misses::total        89981                       # number of WriteReq MSHR misses
testsys.iocache.demand_mshr_misses::pc.south_bridge.ide        14820                       # number of demand (read+write) MSHR misses
testsys.iocache.demand_mshr_misses::ethernet       144742                       # number of demand (read+write) MSHR misses
testsys.iocache.demand_mshr_misses::total       159562                       # number of demand (read+write) MSHR misses
testsys.iocache.overall_mshr_misses::pc.south_bridge.ide        14820                       # number of overall MSHR misses
testsys.iocache.overall_mshr_misses::ethernet       144742                       # number of overall MSHR misses
testsys.iocache.overall_mshr_misses::total       159562                       # number of overall MSHR misses
testsys.iocache.ReadReq_mshr_miss_latency::pc.south_bridge.ide      7059800                       # number of ReadReq MSHR miss cycles
testsys.iocache.ReadReq_mshr_miss_latency::ethernet   1947142919                       # number of ReadReq MSHR miss cycles
testsys.iocache.ReadReq_mshr_miss_latency::total   1954202719                       # number of ReadReq MSHR miss cycles
testsys.iocache.WriteReq_mshr_miss_latency::pc.south_bridge.ide   2393831700                       # number of WriteReq MSHR miss cycles
testsys.iocache.WriteReq_mshr_miss_latency::ethernet   4141162901                       # number of WriteReq MSHR miss cycles
testsys.iocache.WriteReq_mshr_miss_latency::total   6534994601                       # number of WriteReq MSHR miss cycles
testsys.iocache.demand_mshr_miss_latency::pc.south_bridge.ide   2400891500                       # number of demand (read+write) MSHR miss cycles
testsys.iocache.demand_mshr_miss_latency::ethernet   6088305820                       # number of demand (read+write) MSHR miss cycles
testsys.iocache.demand_mshr_miss_latency::total   8489197320                       # number of demand (read+write) MSHR miss cycles
testsys.iocache.overall_mshr_miss_latency::pc.south_bridge.ide   2400891500                       # number of overall MSHR miss cycles
testsys.iocache.overall_mshr_miss_latency::ethernet   6088305820                       # number of overall MSHR miss cycles
testsys.iocache.overall_mshr_miss_latency::total   8489197320                       # number of overall MSHR miss cycles
testsys.iocache.ReadReq_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for ReadReq accesses
testsys.iocache.ReadReq_mshr_miss_rate::ethernet     0.863340                       # mshr miss rate for ReadReq accesses
testsys.iocache.ReadReq_mshr_miss_rate::total     0.863727                       # mshr miss rate for ReadReq accesses
testsys.iocache.WriteReq_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for WriteReq accesses
testsys.iocache.WriteReq_mshr_miss_rate::ethernet     0.940540                       # mshr miss rate for WriteReq accesses
testsys.iocache.WriteReq_mshr_miss_rate::total     0.949698                       # mshr miss rate for WriteReq accesses
testsys.iocache.demand_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for demand accesses
testsys.iocache.demand_mshr_miss_rate::ethernet     0.901898                       # mshr miss rate for demand accesses
testsys.iocache.demand_mshr_miss_rate::total     0.910191                       # mshr miss rate for demand accesses
testsys.iocache.overall_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for overall accesses
testsys.iocache.overall_mshr_miss_rate::ethernet     0.901898                       # mshr miss rate for overall accesses
testsys.iocache.overall_mshr_miss_rate::total     0.910191                       # mshr miss rate for overall accesses
testsys.iocache.ReadReq_avg_mshr_miss_latency::pc.south_bridge.ide 30964.035088                       # average ReadReq mshr miss latency
testsys.iocache.ReadReq_avg_mshr_miss_latency::ethernet 28075.828284                       # average ReadReq mshr miss latency
testsys.iocache.ReadReq_avg_mshr_miss_latency::total 28085.292235                       # average ReadReq mshr miss latency
testsys.iocache.WriteReq_avg_mshr_miss_latency::pc.south_bridge.ide 164050.966283                       # average WriteReq mshr miss latency
testsys.iocache.WriteReq_avg_mshr_miss_latency::ethernet 54930.598642                       # average WriteReq mshr miss latency
testsys.iocache.WriteReq_avg_mshr_miss_latency::total 72626.383359                       # average WriteReq mshr miss latency
testsys.iocache.demand_avg_mshr_miss_latency::pc.south_bridge.ide 162003.475034                       # average overall mshr miss latency
testsys.iocache.demand_avg_mshr_miss_latency::ethernet 42063.159415                       # average overall mshr miss latency
testsys.iocache.demand_avg_mshr_miss_latency::total 53203.126810                       # average overall mshr miss latency
testsys.iocache.overall_avg_mshr_miss_latency::pc.south_bridge.ide 162003.475034                       # average overall mshr miss latency
testsys.iocache.overall_avg_mshr_miss_latency::ethernet 42063.159415                       # average overall mshr miss latency
testsys.iocache.overall_avg_mshr_miss_latency::total 53203.126810                       # average overall mshr miss latency
testsys.iocache.no_allocate_misses                  0                       # Number of misses that were no-allocate
testsys.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
testsys.pc.south_bridge.ide.disks0.dma_write_full_pages          228                       # Number of full page size DMA writes.
testsys.pc.south_bridge.ide.disks0.dma_write_bytes       933888                       # Number of bytes transfered via DMA writes.
testsys.pc.south_bridge.ide.disks0.dma_write_txs          228                       # Number of DMA write transactions.
testsys.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
testsys.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
testsys.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
testsys.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
testsys.l2.replacements                       1344759                       # number of replacements
testsys.l2.tagsinuse                      4040.220764                       # Cycle average of tags in use
testsys.l2.total_refs                        17864290                       # Total number of references to valid blocks.
testsys.l2.sampled_refs                       1348810                       # Sample count of references to valid blocks.
testsys.l2.avg_refs                         13.244482                       # Average number of references to valid blocks.
testsys.l2.warmup_cycle                  5086996897700                       # Cycle when the warmup percentage was hit.
testsys.l2.occ_blocks::writebacks         1111.978835                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::cpu.dtb.walker        0.000994                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::cpu.itb.walker        1.000522                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::cpu.inst              0.000340                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::cpu.data              0.000302                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.dtb.walker    42.524674                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.itb.walker    15.497769                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.inst   2250.841937                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.data    618.375391                       # Average occupied blocks per requestor
testsys.l2.occ_percent::writebacks           0.271479                       # Average percentage of cache occupancy
testsys.l2.occ_percent::cpu.dtb.walker       0.000000                       # Average percentage of cache occupancy
testsys.l2.occ_percent::cpu.itb.walker       0.000244                       # Average percentage of cache occupancy
testsys.l2.occ_percent::cpu.inst             0.000000                       # Average percentage of cache occupancy
testsys.l2.occ_percent::cpu.data             0.000000                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.dtb.walker     0.010382                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.itb.walker     0.003784                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.inst     0.549522                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.data     0.150971                       # Average percentage of cache occupancy
testsys.l2.occ_percent::total                0.986382                       # Average percentage of cache occupancy
testsys.l2.ReadReq_hits::switch_cpus.dtb.walker      2567772                       # number of ReadReq hits
testsys.l2.ReadReq_hits::switch_cpus.itb.walker       134244                       # number of ReadReq hits
testsys.l2.ReadReq_hits::switch_cpus.inst     11262715                       # number of ReadReq hits
testsys.l2.ReadReq_hits::switch_cpus.data      1906419                       # number of ReadReq hits
testsys.l2.ReadReq_hits::total               15871150                       # number of ReadReq hits
testsys.l2.Writeback_hits::writebacks         2233216                       # number of Writeback hits
testsys.l2.Writeback_hits::total              2233216                       # number of Writeback hits
testsys.l2.UpgradeReq_hits::switch_cpus.data        92579                       # number of UpgradeReq hits
testsys.l2.UpgradeReq_hits::total               92579                       # number of UpgradeReq hits
testsys.l2.ReadExReq_hits::switch_cpus.data       554444                       # number of ReadExReq hits
testsys.l2.ReadExReq_hits::total               554444                       # number of ReadExReq hits
testsys.l2.demand_hits::switch_cpus.dtb.walker      2567772                       # number of demand (read+write) hits
testsys.l2.demand_hits::switch_cpus.itb.walker       134244                       # number of demand (read+write) hits
testsys.l2.demand_hits::switch_cpus.inst     11262715                       # number of demand (read+write) hits
testsys.l2.demand_hits::switch_cpus.data      2460863                       # number of demand (read+write) hits
testsys.l2.demand_hits::total                16425594                       # number of demand (read+write) hits
testsys.l2.overall_hits::switch_cpus.dtb.walker      2567772                       # number of overall hits
testsys.l2.overall_hits::switch_cpus.itb.walker       134244                       # number of overall hits
testsys.l2.overall_hits::switch_cpus.inst     11262715                       # number of overall hits
testsys.l2.overall_hits::switch_cpus.data      2460863                       # number of overall hits
testsys.l2.overall_hits::total               16425594                       # number of overall hits
testsys.l2.ReadReq_misses::switch_cpus.dtb.walker        21183                       # number of ReadReq misses
testsys.l2.ReadReq_misses::switch_cpus.itb.walker         6446                       # number of ReadReq misses
testsys.l2.ReadReq_misses::switch_cpus.inst       652277                       # number of ReadReq misses
testsys.l2.ReadReq_misses::switch_cpus.data       430689                       # number of ReadReq misses
testsys.l2.ReadReq_misses::total              1110595                       # number of ReadReq misses
testsys.l2.UpgradeReq_misses::switch_cpus.data        30036                       # number of UpgradeReq misses
testsys.l2.UpgradeReq_misses::total             30036                       # number of UpgradeReq misses
testsys.l2.ReadExReq_misses::switch_cpus.data       285811                       # number of ReadExReq misses
testsys.l2.ReadExReq_misses::total             285811                       # number of ReadExReq misses
testsys.l2.demand_misses::switch_cpus.dtb.walker        21183                       # number of demand (read+write) misses
testsys.l2.demand_misses::switch_cpus.itb.walker         6446                       # number of demand (read+write) misses
testsys.l2.demand_misses::switch_cpus.inst       652277                       # number of demand (read+write) misses
testsys.l2.demand_misses::switch_cpus.data       716500                       # number of demand (read+write) misses
testsys.l2.demand_misses::total               1396406                       # number of demand (read+write) misses
testsys.l2.overall_misses::switch_cpus.dtb.walker        21183                       # number of overall misses
testsys.l2.overall_misses::switch_cpus.itb.walker         6446                       # number of overall misses
testsys.l2.overall_misses::switch_cpus.inst       652277                       # number of overall misses
testsys.l2.overall_misses::switch_cpus.data       716500                       # number of overall misses
testsys.l2.overall_misses::total              1396406                       # number of overall misses
testsys.l2.ReadReq_miss_latency::switch_cpus.dtb.walker    483193156                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::switch_cpus.itb.walker    151262681                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::switch_cpus.inst  15080463785                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::switch_cpus.data  13124486739                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::total    28839406361                       # number of ReadReq miss cycles
testsys.l2.UpgradeReq_miss_latency::switch_cpus.data   1066447727                       # number of UpgradeReq miss cycles
testsys.l2.UpgradeReq_miss_latency::total   1066447727                       # number of UpgradeReq miss cycles
testsys.l2.ReadExReq_miss_latency::switch_cpus.data  17292073142                       # number of ReadExReq miss cycles
testsys.l2.ReadExReq_miss_latency::total  17292073142                       # number of ReadExReq miss cycles
testsys.l2.demand_miss_latency::switch_cpus.dtb.walker    483193156                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::switch_cpus.itb.walker    151262681                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::switch_cpus.inst  15080463785                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::switch_cpus.data  30416559881                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::total     46131479503                       # number of demand (read+write) miss cycles
testsys.l2.overall_miss_latency::switch_cpus.dtb.walker    483193156                       # number of overall miss cycles
testsys.l2.overall_miss_latency::switch_cpus.itb.walker    151262681                       # number of overall miss cycles
testsys.l2.overall_miss_latency::switch_cpus.inst  15080463785                       # number of overall miss cycles
testsys.l2.overall_miss_latency::switch_cpus.data  30416559881                       # number of overall miss cycles
testsys.l2.overall_miss_latency::total    46131479503                       # number of overall miss cycles
testsys.l2.ReadReq_accesses::switch_cpus.dtb.walker      2588955                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::switch_cpus.itb.walker       140690                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::switch_cpus.inst     11914992                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::switch_cpus.data      2337108                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::total           16981745                       # number of ReadReq accesses(hits+misses)
testsys.l2.Writeback_accesses::writebacks      2233216                       # number of Writeback accesses(hits+misses)
testsys.l2.Writeback_accesses::total          2233216                       # number of Writeback accesses(hits+misses)
testsys.l2.UpgradeReq_accesses::switch_cpus.data       122615                       # number of UpgradeReq accesses(hits+misses)
testsys.l2.UpgradeReq_accesses::total          122615                       # number of UpgradeReq accesses(hits+misses)
testsys.l2.ReadExReq_accesses::switch_cpus.data       840255                       # number of ReadExReq accesses(hits+misses)
testsys.l2.ReadExReq_accesses::total           840255                       # number of ReadExReq accesses(hits+misses)
testsys.l2.demand_accesses::switch_cpus.dtb.walker      2588955                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::switch_cpus.itb.walker       140690                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::switch_cpus.inst     11914992                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::switch_cpus.data      3177363                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::total            17822000                       # number of demand (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.dtb.walker      2588955                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.itb.walker       140690                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.inst     11914992                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.data      3177363                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::total           17822000                       # number of overall (read+write) accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.dtb.walker     0.008182                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.itb.walker     0.045817                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.inst     0.054744                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.data     0.184283                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::total          0.065399                       # miss rate for ReadReq accesses
testsys.l2.UpgradeReq_miss_rate::switch_cpus.data     0.244962                       # miss rate for UpgradeReq accesses
testsys.l2.UpgradeReq_miss_rate::total       0.244962                       # miss rate for UpgradeReq accesses
testsys.l2.ReadExReq_miss_rate::switch_cpus.data     0.340148                       # miss rate for ReadExReq accesses
testsys.l2.ReadExReq_miss_rate::total        0.340148                       # miss rate for ReadExReq accesses
testsys.l2.demand_miss_rate::switch_cpus.dtb.walker     0.008182                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::switch_cpus.itb.walker     0.045817                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::switch_cpus.inst     0.054744                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::switch_cpus.data     0.225501                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::total           0.078353                       # miss rate for demand accesses
testsys.l2.overall_miss_rate::switch_cpus.dtb.walker     0.008182                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::switch_cpus.itb.walker     0.045817                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::switch_cpus.inst     0.054744                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::switch_cpus.data     0.225501                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::total          0.078353                       # miss rate for overall accesses
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.dtb.walker 22810.421376                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.itb.walker 23466.131089                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.inst 23119.723346                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.data 30473.234141                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::total 25967.527641                       # average ReadReq miss latency
testsys.l2.UpgradeReq_avg_miss_latency::switch_cpus.data 35505.650786                       # average UpgradeReq miss latency
testsys.l2.UpgradeReq_avg_miss_latency::total 35505.650786                       # average UpgradeReq miss latency
testsys.l2.ReadExReq_avg_miss_latency::switch_cpus.data 60501.776146                       # average ReadExReq miss latency
testsys.l2.ReadExReq_avg_miss_latency::total 60501.776146                       # average ReadExReq miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.dtb.walker 22810.421376                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.itb.walker 23466.131089                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.inst 23119.723346                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.data 42451.583923                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::total 33035.864572                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.dtb.walker 22810.421376                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.itb.walker 23466.131089                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.inst 23119.723346                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.data 42451.583923                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::total 33035.864572                       # average overall miss latency
testsys.l2.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
testsys.l2.blocked_cycles::no_targets               0                       # number of cycles access was blocked
testsys.l2.blocked::no_mshrs                        0                       # number of cycles access was blocked
testsys.l2.blocked::no_targets                      0                       # number of cycles access was blocked
testsys.l2.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
testsys.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.l2.fast_writes                              0                       # number of fast writes performed
testsys.l2.cache_copies                             0                       # number of cache copies performed
testsys.l2.writebacks::writebacks              463462                       # number of writebacks
testsys.l2.writebacks::total                   463462                       # number of writebacks
testsys.l2.ReadReq_mshr_hits::switch_cpus.inst            2                       # number of ReadReq MSHR hits
testsys.l2.ReadReq_mshr_hits::switch_cpus.data           17                       # number of ReadReq MSHR hits
testsys.l2.ReadReq_mshr_hits::total                19                       # number of ReadReq MSHR hits
testsys.l2.demand_mshr_hits::switch_cpus.inst            2                       # number of demand (read+write) MSHR hits
testsys.l2.demand_mshr_hits::switch_cpus.data           17                       # number of demand (read+write) MSHR hits
testsys.l2.demand_mshr_hits::total                 19                       # number of demand (read+write) MSHR hits
testsys.l2.overall_mshr_hits::switch_cpus.inst            2                       # number of overall MSHR hits
testsys.l2.overall_mshr_hits::switch_cpus.data           17                       # number of overall MSHR hits
testsys.l2.overall_mshr_hits::total                19                       # number of overall MSHR hits
testsys.l2.ReadReq_mshr_misses::switch_cpus.dtb.walker        21183                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::switch_cpus.itb.walker         6446                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::switch_cpus.inst       652275                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::switch_cpus.data       430672                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::total         1110576                       # number of ReadReq MSHR misses
testsys.l2.UpgradeReq_mshr_misses::switch_cpus.data        30036                       # number of UpgradeReq MSHR misses
testsys.l2.UpgradeReq_mshr_misses::total        30036                       # number of UpgradeReq MSHR misses
testsys.l2.ReadExReq_mshr_misses::switch_cpus.data       285811                       # number of ReadExReq MSHR misses
testsys.l2.ReadExReq_mshr_misses::total        285811                       # number of ReadExReq MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.dtb.walker        21183                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.itb.walker         6446                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.inst       652275                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.data       716483                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::total          1396387                       # number of demand (read+write) MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.dtb.walker        21183                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.itb.walker         6446                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.inst       652275                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.data       716483                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::total         1396387                       # number of overall MSHR misses
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.dtb.walker    369680612                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.itb.walker    115625337                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.inst  11373082159                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.data  10729228598                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::total  22587616706                       # number of ReadReq MSHR miss cycles
testsys.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data   1578103483                       # number of UpgradeReq MSHR miss cycles
testsys.l2.UpgradeReq_mshr_miss_latency::total   1578103483                       # number of UpgradeReq MSHR miss cycles
testsys.l2.ReadExReq_mshr_miss_latency::switch_cpus.data  15685849852                       # number of ReadExReq MSHR miss cycles
testsys.l2.ReadExReq_mshr_miss_latency::total  15685849852                       # number of ReadExReq MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.dtb.walker    369680612                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.itb.walker    115625337                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.inst  11373082159                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.data  26415078450                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::total  38273466558                       # number of demand (read+write) MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.dtb.walker    369680612                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.itb.walker    115625337                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.inst  11373082159                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.data  26415078450                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::total  38273466558                       # number of overall MSHR miss cycles
testsys.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data   4515065939                       # number of ReadReq MSHR uncacheable cycles
testsys.l2.ReadReq_mshr_uncacheable_latency::total   4515065939                       # number of ReadReq MSHR uncacheable cycles
testsys.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data   8796658407                       # number of WriteReq MSHR uncacheable cycles
testsys.l2.WriteReq_mshr_uncacheable_latency::total   8796658407                       # number of WriteReq MSHR uncacheable cycles
testsys.l2.overall_mshr_uncacheable_latency::switch_cpus.data  13311724346                       # number of overall MSHR uncacheable cycles
testsys.l2.overall_mshr_uncacheable_latency::total  13311724346                       # number of overall MSHR uncacheable cycles
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.dtb.walker     0.008182                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.itb.walker     0.045817                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.054744                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.184276                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::total     0.065398                       # mshr miss rate for ReadReq accesses
testsys.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.244962                       # mshr miss rate for UpgradeReq accesses
testsys.l2.UpgradeReq_mshr_miss_rate::total     0.244962                       # mshr miss rate for UpgradeReq accesses
testsys.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.340148                       # mshr miss rate for ReadExReq accesses
testsys.l2.ReadExReq_mshr_miss_rate::total     0.340148                       # mshr miss rate for ReadExReq accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.dtb.walker     0.008182                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.itb.walker     0.045817                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.inst     0.054744                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.data     0.225496                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::total      0.078352                       # mshr miss rate for demand accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.dtb.walker     0.008182                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.itb.walker     0.045817                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.inst     0.054744                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.data     0.225496                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::total     0.078352                       # mshr miss rate for overall accesses
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.dtb.walker 17451.759052                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.itb.walker 17937.532889                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 17436.023394                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 24912.760983                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::total 20338.650129                       # average ReadReq mshr miss latency
testsys.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 52540.400952                       # average UpgradeReq mshr miss latency
testsys.l2.UpgradeReq_avg_mshr_miss_latency::total 52540.400952                       # average UpgradeReq mshr miss latency
testsys.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 54881.896960                       # average ReadExReq mshr miss latency
testsys.l2.ReadExReq_avg_mshr_miss_latency::total 54881.896960                       # average ReadExReq mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.dtb.walker 17451.759052                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.itb.walker 17937.532889                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 17436.023394                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.data 36867.697419                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::total 27408.925003                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.dtb.walker 17451.759052                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.itb.walker 17937.532889                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 17436.023394                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.data 36867.697419                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::total 27408.925003                       # average overall mshr miss latency
testsys.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average ReadReq mshr uncacheable latency
testsys.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
testsys.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average WriteReq mshr uncacheable latency
testsys.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
testsys.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average overall mshr uncacheable latency
testsys.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
testsys.l2.no_allocate_misses                       0                       # Number of misses that were no-allocate
testsys.l3.replacements                        108805                       # number of replacements
testsys.l3.tagsinuse                     32032.219983                       # Cycle average of tags in use
testsys.l3.total_refs                         1384492                       # Total number of references to valid blocks.
testsys.l3.sampled_refs                        141005                       # Sample count of references to valid blocks.
testsys.l3.avg_refs                          9.818744                       # Average number of references to valid blocks.
testsys.l3.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
testsys.l3.occ_blocks::writebacks        21933.778002                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.dtb.walker        2.172462                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.itb.walker        1.013945                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.inst              1.178700                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.data              0.196642                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.dtb.walker   103.825120                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.itb.walker    42.869489                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.inst   4082.549913                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.data   5864.635710                       # Average occupied blocks per requestor
testsys.l3.occ_percent::writebacks           0.669366                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.dtb.walker       0.000066                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.itb.walker       0.000031                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.inst             0.000036                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.data             0.000006                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.dtb.walker     0.003168                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.itb.walker     0.001308                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.inst     0.124590                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.data     0.178974                       # Average percentage of cache occupancy
testsys.l3.occ_percent::total                0.977546                       # Average percentage of cache occupancy
testsys.l3.ReadReq_hits::switch_cpus.dtb.walker        20776                       # number of ReadReq hits
testsys.l3.ReadReq_hits::switch_cpus.itb.walker         6327                       # number of ReadReq hits
testsys.l3.ReadReq_hits::switch_cpus.inst       642149                       # number of ReadReq hits
testsys.l3.ReadReq_hits::switch_cpus.data       344484                       # number of ReadReq hits
testsys.l3.ReadReq_hits::total                1013736                       # number of ReadReq hits
testsys.l3.Writeback_hits::writebacks          463462                       # number of Writeback hits
testsys.l3.Writeback_hits::total               463462                       # number of Writeback hits
testsys.l3.UpgradeReq_hits::switch_cpus.data          344                       # number of UpgradeReq hits
testsys.l3.UpgradeReq_hits::total                 344                       # number of UpgradeReq hits
testsys.l3.ReadExReq_hits::switch_cpus.data       139098                       # number of ReadExReq hits
testsys.l3.ReadExReq_hits::total               139098                       # number of ReadExReq hits
testsys.l3.demand_hits::switch_cpus.dtb.walker        20776                       # number of demand (read+write) hits
testsys.l3.demand_hits::switch_cpus.itb.walker         6327                       # number of demand (read+write) hits
testsys.l3.demand_hits::switch_cpus.inst       642149                       # number of demand (read+write) hits
testsys.l3.demand_hits::switch_cpus.data       483582                       # number of demand (read+write) hits
testsys.l3.demand_hits::total                 1152834                       # number of demand (read+write) hits
testsys.l3.overall_hits::switch_cpus.dtb.walker        20776                       # number of overall hits
testsys.l3.overall_hits::switch_cpus.itb.walker         6327                       # number of overall hits
testsys.l3.overall_hits::switch_cpus.inst       642149                       # number of overall hits
testsys.l3.overall_hits::switch_cpus.data       483582                       # number of overall hits
testsys.l3.overall_hits::total                1152834                       # number of overall hits
testsys.l3.ReadReq_misses::switch_cpus.dtb.walker          407                       # number of ReadReq misses
testsys.l3.ReadReq_misses::switch_cpus.itb.walker          119                       # number of ReadReq misses
testsys.l3.ReadReq_misses::switch_cpus.inst        10126                       # number of ReadReq misses
testsys.l3.ReadReq_misses::switch_cpus.data        86188                       # number of ReadReq misses
testsys.l3.ReadReq_misses::total                96840                       # number of ReadReq misses
testsys.l3.UpgradeReq_misses::switch_cpus.data        57324                       # number of UpgradeReq misses
testsys.l3.UpgradeReq_misses::total             57324                       # number of UpgradeReq misses
testsys.l3.ReadExReq_misses::switch_cpus.data       119081                       # number of ReadExReq misses
testsys.l3.ReadExReq_misses::total             119081                       # number of ReadExReq misses
testsys.l3.demand_misses::switch_cpus.dtb.walker          407                       # number of demand (read+write) misses
testsys.l3.demand_misses::switch_cpus.itb.walker          119                       # number of demand (read+write) misses
testsys.l3.demand_misses::switch_cpus.inst        10126                       # number of demand (read+write) misses
testsys.l3.demand_misses::switch_cpus.data       205269                       # number of demand (read+write) misses
testsys.l3.demand_misses::total                215921                       # number of demand (read+write) misses
testsys.l3.overall_misses::switch_cpus.dtb.walker          407                       # number of overall misses
testsys.l3.overall_misses::switch_cpus.itb.walker          119                       # number of overall misses
testsys.l3.overall_misses::switch_cpus.inst        10126                       # number of overall misses
testsys.l3.overall_misses::switch_cpus.data       205269                       # number of overall misses
testsys.l3.overall_misses::total               215921                       # number of overall misses
testsys.l3.ReadReq_miss_latency::switch_cpus.dtb.walker     38041727                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::switch_cpus.itb.walker     11203567                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::switch_cpus.inst    948302298                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::switch_cpus.data   4538223580                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::total     5535771172                       # number of ReadReq miss cycles
testsys.l3.UpgradeReq_miss_latency::switch_cpus.data    825669754                       # number of UpgradeReq miss cycles
testsys.l3.UpgradeReq_miss_latency::total    825669754                       # number of UpgradeReq miss cycles
testsys.l3.ReadExReq_miss_latency::switch_cpus.data  10483247725                       # number of ReadExReq miss cycles
testsys.l3.ReadExReq_miss_latency::total  10483247725                       # number of ReadExReq miss cycles
testsys.l3.demand_miss_latency::switch_cpus.dtb.walker     38041727                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::switch_cpus.itb.walker     11203567                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::switch_cpus.inst    948302298                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::switch_cpus.data  15021471305                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::total     16019018897                       # number of demand (read+write) miss cycles
testsys.l3.overall_miss_latency::switch_cpus.dtb.walker     38041727                       # number of overall miss cycles
testsys.l3.overall_miss_latency::switch_cpus.itb.walker     11203567                       # number of overall miss cycles
testsys.l3.overall_miss_latency::switch_cpus.inst    948302298                       # number of overall miss cycles
testsys.l3.overall_miss_latency::switch_cpus.data  15021471305                       # number of overall miss cycles
testsys.l3.overall_miss_latency::total    16019018897                       # number of overall miss cycles
testsys.l3.ReadReq_accesses::switch_cpus.dtb.walker        21183                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::switch_cpus.itb.walker         6446                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::switch_cpus.inst       652275                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::switch_cpus.data       430672                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::total            1110576                       # number of ReadReq accesses(hits+misses)
testsys.l3.Writeback_accesses::writebacks       463462                       # number of Writeback accesses(hits+misses)
testsys.l3.Writeback_accesses::total           463462                       # number of Writeback accesses(hits+misses)
testsys.l3.UpgradeReq_accesses::switch_cpus.data        57668                       # number of UpgradeReq accesses(hits+misses)
testsys.l3.UpgradeReq_accesses::total           57668                       # number of UpgradeReq accesses(hits+misses)
testsys.l3.ReadExReq_accesses::switch_cpus.data       258179                       # number of ReadExReq accesses(hits+misses)
testsys.l3.ReadExReq_accesses::total           258179                       # number of ReadExReq accesses(hits+misses)
testsys.l3.demand_accesses::switch_cpus.dtb.walker        21183                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::switch_cpus.itb.walker         6446                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::switch_cpus.inst       652275                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::switch_cpus.data       688851                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::total             1368755                       # number of demand (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.dtb.walker        21183                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.itb.walker         6446                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.inst       652275                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.data       688851                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::total            1368755                       # number of overall (read+write) accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.dtb.walker     0.019214                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.itb.walker     0.018461                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.inst     0.015524                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.data     0.200124                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::total          0.087198                       # miss rate for ReadReq accesses
testsys.l3.UpgradeReq_miss_rate::switch_cpus.data     0.994035                       # miss rate for UpgradeReq accesses
testsys.l3.UpgradeReq_miss_rate::total       0.994035                       # miss rate for UpgradeReq accesses
testsys.l3.ReadExReq_miss_rate::switch_cpus.data     0.461234                       # miss rate for ReadExReq accesses
testsys.l3.ReadExReq_miss_rate::total        0.461234                       # miss rate for ReadExReq accesses
testsys.l3.demand_miss_rate::switch_cpus.dtb.walker     0.019214                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::switch_cpus.itb.walker     0.018461                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::switch_cpus.inst     0.015524                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::switch_cpus.data     0.297988                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::total           0.157750                       # miss rate for demand accesses
testsys.l3.overall_miss_rate::switch_cpus.dtb.walker     0.019214                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::switch_cpus.itb.walker     0.018461                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::switch_cpus.inst     0.015524                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::switch_cpus.data     0.297988                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::total          0.157750                       # miss rate for overall accesses
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.dtb.walker 93468.616708                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.itb.walker 94147.621849                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.inst 93650.236816                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.data 52654.935490                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::total 57164.097191                       # average ReadReq miss latency
testsys.l3.UpgradeReq_avg_miss_latency::switch_cpus.data 14403.561405                       # average UpgradeReq miss latency
testsys.l3.UpgradeReq_avg_miss_latency::total 14403.561405                       # average UpgradeReq miss latency
testsys.l3.ReadExReq_avg_miss_latency::switch_cpus.data 88034.595989                       # average ReadExReq miss latency
testsys.l3.ReadExReq_avg_miss_latency::total 88034.595989                       # average ReadExReq miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.dtb.walker 93468.616708                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.itb.walker 94147.621849                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.inst 93650.236816                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.data 73179.444071                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::total 74189.258558                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.dtb.walker 93468.616708                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.itb.walker 94147.621849                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.inst 93650.236816                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.data 73179.444071                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::total 74189.258558                       # average overall miss latency
testsys.l3.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
testsys.l3.blocked_cycles::no_targets               0                       # number of cycles access was blocked
testsys.l3.blocked::no_mshrs                        0                       # number of cycles access was blocked
testsys.l3.blocked::no_targets                      0                       # number of cycles access was blocked
testsys.l3.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
testsys.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.l3.fast_writes                              0                       # number of fast writes performed
testsys.l3.cache_copies                             0                       # number of cache copies performed
testsys.l3.writebacks::writebacks               85221                       # number of writebacks
testsys.l3.writebacks::total                    85221                       # number of writebacks
testsys.l3.ReadReq_mshr_misses::switch_cpus.dtb.walker          407                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::switch_cpus.itb.walker          119                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::switch_cpus.inst        10126                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::switch_cpus.data        86188                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::total           96840                       # number of ReadReq MSHR misses
testsys.l3.UpgradeReq_mshr_misses::switch_cpus.data        57324                       # number of UpgradeReq MSHR misses
testsys.l3.UpgradeReq_mshr_misses::total        57324                       # number of UpgradeReq MSHR misses
testsys.l3.ReadExReq_mshr_misses::switch_cpus.data       119081                       # number of ReadExReq MSHR misses
testsys.l3.ReadExReq_mshr_misses::total        119081                       # number of ReadExReq MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.dtb.walker          407                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.itb.walker          119                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.inst        10126                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.data       205269                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::total           215921                       # number of demand (read+write) MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.dtb.walker          407                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.itb.walker          119                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.inst        10126                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.data       205269                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::total          215921                       # number of overall MSHR misses
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.dtb.walker     32347535                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.itb.walker      9539905                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.inst    805580395                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.data   3326471878                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::total   4173939713                       # number of ReadReq MSHR miss cycles
testsys.l3.UpgradeReq_mshr_miss_latency::switch_cpus.data   3217280159                       # number of UpgradeReq MSHR miss cycles
testsys.l3.UpgradeReq_mshr_miss_latency::total   3217280159                       # number of UpgradeReq MSHR miss cycles
testsys.l3.ReadExReq_mshr_miss_latency::switch_cpus.data   8764726604                       # number of ReadExReq MSHR miss cycles
testsys.l3.ReadExReq_mshr_miss_latency::total   8764726604                       # number of ReadExReq MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.dtb.walker     32347535                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.itb.walker      9539905                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.inst    805580395                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.data  12091198482                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::total  12938666317                       # number of demand (read+write) MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.dtb.walker     32347535                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.itb.walker      9539905                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.inst    805580395                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.data  12091198482                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::total  12938666317                       # number of overall MSHR miss cycles
testsys.l3.ReadReq_mshr_uncacheable_latency::switch_cpus.data   4024439272                       # number of ReadReq MSHR uncacheable cycles
testsys.l3.ReadReq_mshr_uncacheable_latency::total   4024439272                       # number of ReadReq MSHR uncacheable cycles
testsys.l3.WriteReq_mshr_uncacheable_latency::switch_cpus.data   7836103031                       # number of WriteReq MSHR uncacheable cycles
testsys.l3.WriteReq_mshr_uncacheable_latency::total   7836103031                       # number of WriteReq MSHR uncacheable cycles
testsys.l3.overall_mshr_uncacheable_latency::switch_cpus.data  11860542303                       # number of overall MSHR uncacheable cycles
testsys.l3.overall_mshr_uncacheable_latency::total  11860542303                       # number of overall MSHR uncacheable cycles
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.dtb.walker     0.019214                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.itb.walker     0.018461                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.inst     0.015524                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.data     0.200124                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::total     0.087198                       # mshr miss rate for ReadReq accesses
testsys.l3.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.994035                       # mshr miss rate for UpgradeReq accesses
testsys.l3.UpgradeReq_mshr_miss_rate::total     0.994035                       # mshr miss rate for UpgradeReq accesses
testsys.l3.ReadExReq_mshr_miss_rate::switch_cpus.data     0.461234                       # mshr miss rate for ReadExReq accesses
testsys.l3.ReadExReq_mshr_miss_rate::total     0.461234                       # mshr miss rate for ReadExReq accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.dtb.walker     0.019214                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.itb.walker     0.018461                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.inst     0.015524                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.data     0.297988                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::total      0.157750                       # mshr miss rate for demand accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.dtb.walker     0.019214                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.itb.walker     0.018461                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.inst     0.015524                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.data     0.297988                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::total     0.157750                       # mshr miss rate for overall accesses
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.dtb.walker 79477.972973                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.itb.walker 80167.268908                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 79555.638455                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.data 38595.533926                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::total 43101.401415                       # average ReadReq mshr miss latency
testsys.l3.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 56124.488155                       # average UpgradeReq mshr miss latency
testsys.l3.UpgradeReq_avg_mshr_miss_latency::total 56124.488155                       # average UpgradeReq mshr miss latency
testsys.l3.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 73603.065174                       # average ReadExReq mshr miss latency
testsys.l3.ReadExReq_avg_mshr_miss_latency::total 73603.065174                       # average ReadExReq mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.dtb.walker 79477.972973                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.itb.walker 80167.268908                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.inst 79555.638455                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.data 58904.162255                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::total 59923.149286                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.dtb.walker 79477.972973                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.itb.walker 80167.268908                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.inst 79555.638455                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.data 58904.162255                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::total 59923.149286                       # average overall mshr miss latency
testsys.l3.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average ReadReq mshr uncacheable latency
testsys.l3.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
testsys.l3.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average WriteReq mshr uncacheable latency
testsys.l3.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
testsys.l3.overall_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average overall mshr uncacheable latency
testsys.l3.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
testsys.l3.no_allocate_misses                       0                       # Number of misses that were no-allocate
testsys.ethernet.txBytes                      1286080                       # Bytes Transmitted
testsys.ethernet.rxBytes                      1618667                       # Bytes Received
testsys.ethernet.txPackets                      18564                       # Number of Packets Transmitted
testsys.ethernet.rxPackets                      15679                       # Number of Packets Received
testsys.ethernet.txIpChecksums                      0                       # Number of tx IP Checksums done by device
testsys.ethernet.rxIpChecksums                      0                       # Number of rx IP Checksums done by device
testsys.ethernet.txTcpChecksums                 10748                       # Number of tx TCP Checksums done by device
testsys.ethernet.rxTcpChecksums                 15674                       # Number of rx TCP Checksums done by device
testsys.ethernet.txUdpChecksums                     0                       # Number of tx UDP Checksums done by device
testsys.ethernet.rxUdpChecksums                     0                       # Number of rx UDP Checksums done by device
testsys.ethernet.descDMAReads                       0                       # Number of descriptors the device read w/ DMA
testsys.ethernet.descDMAWrites                      0                       # Number of descriptors the device wrote w/ DMA
testsys.ethernet.descDmaReadBytes                   0                       # number of descriptor bytes read w/ DMA
testsys.ethernet.descDmaWriteBytes                  0                       # number of descriptor bytes write w/ DMA
testsys.ethernet.totBandwidth                 1161679                       # Total Bandwidth (bits/s)
testsys.ethernet.totPackets                     34243                       # Total Packets
testsys.ethernet.totBytes                     2904747                       # Total Bytes
testsys.ethernet.totPPS                          1712                       # Total Tranmission Rate (packets/s)
testsys.ethernet.txBandwidth                   514335                       # Transmit Bandwidth (bits/s)
testsys.ethernet.rxBandwidth                   647344                       # Receive Bandwidth (bits/s)
testsys.ethernet.txPPS                            928                       # Packet Tranmission Rate (packets/s)
testsys.ethernet.rxPPS                            784                       # Packet Reception Rate (packets/s)
testsys.ethernet.postedSwi                          0                       # number of software interrupts posted to CPU
testsys.ethernet.coalescedSwi                       0                       # average number of Swi's coalesced into each post
testsys.ethernet.totalSwi                           0                       # total number of Swi written to ISR
testsys.ethernet.postedRxIdle                       0                       # number of rxIdle interrupts posted to CPU
testsys.ethernet.coalescedRxIdle                    0                       # average number of RxIdle's coalesced into each post
testsys.ethernet.totalRxIdle                        0                       # total number of RxIdle written to ISR
testsys.ethernet.postedRxOk                         0                       # number of RxOk interrupts posted to CPU
testsys.ethernet.coalescedRxOk                      0                       # average number of RxOk's coalesced into each post
testsys.ethernet.totalRxOk                          0                       # total number of RxOk written to ISR
testsys.ethernet.postedRxDesc                       0                       # number of RxDesc interrupts posted to CPU
testsys.ethernet.coalescedRxDesc                    0                       # average number of RxDesc's coalesced into each post
testsys.ethernet.totalRxDesc                        0                       # total number of RxDesc written to ISR
testsys.ethernet.postedTxOk                         0                       # number of TxOk interrupts posted to CPU
testsys.ethernet.coalescedTxOk                      0                       # average number of TxOk's coalesced into each post
testsys.ethernet.totalTxOk                          0                       # total number of TxOk written to ISR
testsys.ethernet.postedTxIdle                       0                       # number of TxIdle interrupts posted to CPU
testsys.ethernet.coalescedTxIdle                    0                       # average number of TxIdle's coalesced into each post
testsys.ethernet.totalTxIdle                        0                       # total number of TxIdle written to ISR
testsys.ethernet.postedTxDesc                       0                       # number of TxDesc interrupts posted to CPU
testsys.ethernet.coalescedTxDesc                    0                       # average number of TxDesc's coalesced into each post
testsys.ethernet.totalTxDesc                        0                       # total number of TxDesc written to ISR
testsys.ethernet.postedRxOrn                        0                       # number of RxOrn posted to CPU
testsys.ethernet.coalescedRxOrn                     0                       # average number of RxOrn's coalesced into each post
testsys.ethernet.totalRxOrn                         0                       # total number of RxOrn written to ISR
testsys.ethernet.coalescedTotal                     0                       # average number of interrupts coalesced into each post
testsys.ethernet.postedInterrupts               10098                       # number of posts to CPU
testsys.ethernet.droppedPackets                     0                       # number of packets dropped
testsys.cpu.numCycles                               0                       # number of cpu cycles simulated
testsys.cpu.numWorkItemsStarted                     0                       # number of work items this cpu started
testsys.cpu.numWorkItemsCompleted                   0                       # number of work items this cpu completed
testsys.cpu.committedInsts                          0                       # Number of instructions committed
testsys.cpu.committedOps                            0                       # Number of ops (including micro ops) committed
testsys.cpu.num_int_alu_accesses                    0                       # Number of integer alu accesses
testsys.cpu.num_fp_alu_accesses                     0                       # Number of float alu accesses
testsys.cpu.num_func_calls                          0                       # number of times a function call or return occured
testsys.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
testsys.cpu.num_int_insts                           0                       # number of integer instructions
testsys.cpu.num_fp_insts                            0                       # number of float instructions
testsys.cpu.num_int_register_reads                  0                       # number of times the integer registers were read
testsys.cpu.num_int_register_writes                 0                       # number of times the integer registers were written
testsys.cpu.num_fp_register_reads                   0                       # number of times the floating registers were read
testsys.cpu.num_fp_register_writes                  0                       # number of times the floating registers were written
testsys.cpu.num_mem_refs                            0                       # number of memory refs
testsys.cpu.num_load_insts                          0                       # Number of load instructions
testsys.cpu.num_store_insts                         0                       # Number of store instructions
testsys.cpu.num_idle_cycles                         0                       # Number of idle cycles
testsys.cpu.num_busy_cycles                         0                       # Number of busy cycles
testsys.cpu.not_idle_fraction                       1                       # Percentage of non-idle cycles
testsys.cpu.idle_fraction                           0                       # Percentage of idle cycles
testsys.cpu.kern.inst.arm                           0                       # number of arm instructions executed
testsys.cpu.kern.inst.quiesce                       0                       # number of quiesce instructions executed
testsys.cpu.icache.replacements              11914994                       # number of replacements
testsys.cpu.icache.tagsinuse               511.998658                       # Cycle average of tags in use
testsys.cpu.icache.total_refs                33983993                       # Total number of references to valid blocks.
testsys.cpu.icache.sampled_refs              11915506                       # Sample count of references to valid blocks.
testsys.cpu.icache.avg_refs                  2.852081                       # Average number of references to valid blocks.
testsys.cpu.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
testsys.cpu.icache.occ_blocks::cpu.inst      0.000138                       # Average occupied blocks per requestor
testsys.cpu.icache.occ_blocks::switch_cpus.inst   511.998520                       # Average occupied blocks per requestor
testsys.cpu.icache.occ_percent::cpu.inst     0.000000                       # Average percentage of cache occupancy
testsys.cpu.icache.occ_percent::switch_cpus.inst     0.999997                       # Average percentage of cache occupancy
testsys.cpu.icache.occ_percent::total        0.999997                       # Average percentage of cache occupancy
testsys.cpu.icache.ReadReq_hits::switch_cpus.inst     33980717                       # number of ReadReq hits
testsys.cpu.icache.ReadReq_hits::total       33980717                       # number of ReadReq hits
testsys.cpu.icache.demand_hits::switch_cpus.inst     33980717                       # number of demand (read+write) hits
testsys.cpu.icache.demand_hits::total        33980717                       # number of demand (read+write) hits
testsys.cpu.icache.overall_hits::switch_cpus.inst     33980717                       # number of overall hits
testsys.cpu.icache.overall_hits::total       33980717                       # number of overall hits
testsys.cpu.icache.ReadReq_misses::switch_cpus.inst     12384754                       # number of ReadReq misses
testsys.cpu.icache.ReadReq_misses::total     12384754                       # number of ReadReq misses
testsys.cpu.icache.demand_misses::switch_cpus.inst     12384754                       # number of demand (read+write) misses
testsys.cpu.icache.demand_misses::total      12384754                       # number of demand (read+write) misses
testsys.cpu.icache.overall_misses::switch_cpus.inst     12384754                       # number of overall misses
testsys.cpu.icache.overall_misses::total     12384754                       # number of overall misses
testsys.cpu.icache.ReadReq_miss_latency::switch_cpus.inst 159240669941                       # number of ReadReq miss cycles
testsys.cpu.icache.ReadReq_miss_latency::total 159240669941                       # number of ReadReq miss cycles
testsys.cpu.icache.demand_miss_latency::switch_cpus.inst 159240669941                       # number of demand (read+write) miss cycles
testsys.cpu.icache.demand_miss_latency::total 159240669941                       # number of demand (read+write) miss cycles
testsys.cpu.icache.overall_miss_latency::switch_cpus.inst 159240669941                       # number of overall miss cycles
testsys.cpu.icache.overall_miss_latency::total 159240669941                       # number of overall miss cycles
testsys.cpu.icache.ReadReq_accesses::switch_cpus.inst     46365471                       # number of ReadReq accesses(hits+misses)
testsys.cpu.icache.ReadReq_accesses::total     46365471                       # number of ReadReq accesses(hits+misses)
testsys.cpu.icache.demand_accesses::switch_cpus.inst     46365471                       # number of demand (read+write) accesses
testsys.cpu.icache.demand_accesses::total     46365471                       # number of demand (read+write) accesses
testsys.cpu.icache.overall_accesses::switch_cpus.inst     46365471                       # number of overall (read+write) accesses
testsys.cpu.icache.overall_accesses::total     46365471                       # number of overall (read+write) accesses
testsys.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.267112                       # miss rate for ReadReq accesses
testsys.cpu.icache.ReadReq_miss_rate::total     0.267112                       # miss rate for ReadReq accesses
testsys.cpu.icache.demand_miss_rate::switch_cpus.inst     0.267112                       # miss rate for demand accesses
testsys.cpu.icache.demand_miss_rate::total     0.267112                       # miss rate for demand accesses
testsys.cpu.icache.overall_miss_rate::switch_cpus.inst     0.267112                       # miss rate for overall accesses
testsys.cpu.icache.overall_miss_rate::total     0.267112                       # miss rate for overall accesses
testsys.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 12857.798382                       # average ReadReq miss latency
testsys.cpu.icache.ReadReq_avg_miss_latency::total 12857.798382                       # average ReadReq miss latency
testsys.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 12857.798382                       # average overall miss latency
testsys.cpu.icache.demand_avg_miss_latency::total 12857.798382                       # average overall miss latency
testsys.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 12857.798382                       # average overall miss latency
testsys.cpu.icache.overall_avg_miss_latency::total 12857.798382                       # average overall miss latency
testsys.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.icache.blocked_cycles::no_targets       110965                       # number of cycles access was blocked
testsys.cpu.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
testsys.cpu.icache.blocked::no_targets              3                       # number of cycles access was blocked
testsys.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.icache.avg_blocked_cycles::no_targets 36988.333333                       # average number of cycles each access was blocked
testsys.cpu.icache.fast_writes                      0                       # number of fast writes performed
testsys.cpu.icache.cache_copies                     0                       # number of cache copies performed
testsys.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst       469283                       # number of ReadReq MSHR hits
testsys.cpu.icache.ReadReq_mshr_hits::total       469283                       # number of ReadReq MSHR hits
testsys.cpu.icache.demand_mshr_hits::switch_cpus.inst       469283                       # number of demand (read+write) MSHR hits
testsys.cpu.icache.demand_mshr_hits::total       469283                       # number of demand (read+write) MSHR hits
testsys.cpu.icache.overall_mshr_hits::switch_cpus.inst       469283                       # number of overall MSHR hits
testsys.cpu.icache.overall_mshr_hits::total       469283                       # number of overall MSHR hits
testsys.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst     11915471                       # number of ReadReq MSHR misses
testsys.cpu.icache.ReadReq_mshr_misses::total     11915471                       # number of ReadReq MSHR misses
testsys.cpu.icache.demand_mshr_misses::switch_cpus.inst     11915471                       # number of demand (read+write) MSHR misses
testsys.cpu.icache.demand_mshr_misses::total     11915471                       # number of demand (read+write) MSHR misses
testsys.cpu.icache.overall_mshr_misses::switch_cpus.inst     11915471                       # number of overall MSHR misses
testsys.cpu.icache.overall_mshr_misses::total     11915471                       # number of overall MSHR misses
testsys.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst 112205312200                       # number of ReadReq MSHR miss cycles
testsys.cpu.icache.ReadReq_mshr_miss_latency::total 112205312200                       # number of ReadReq MSHR miss cycles
testsys.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst 112205312200                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.icache.demand_mshr_miss_latency::total 112205312200                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst 112205312200                       # number of overall MSHR miss cycles
testsys.cpu.icache.overall_mshr_miss_latency::total 112205312200                       # number of overall MSHR miss cycles
testsys.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.256990                       # mshr miss rate for ReadReq accesses
testsys.cpu.icache.ReadReq_mshr_miss_rate::total     0.256990                       # mshr miss rate for ReadReq accesses
testsys.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.256990                       # mshr miss rate for demand accesses
testsys.cpu.icache.demand_mshr_miss_rate::total     0.256990                       # mshr miss rate for demand accesses
testsys.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.256990                       # mshr miss rate for overall accesses
testsys.cpu.icache.overall_mshr_miss_rate::total     0.256990                       # mshr miss rate for overall accesses
testsys.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst  9416.775233                       # average ReadReq mshr miss latency
testsys.cpu.icache.ReadReq_avg_mshr_miss_latency::total  9416.775233                       # average ReadReq mshr miss latency
testsys.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst  9416.775233                       # average overall mshr miss latency
testsys.cpu.icache.demand_avg_mshr_miss_latency::total  9416.775233                       # average overall mshr miss latency
testsys.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst  9416.775233                       # average overall mshr miss latency
testsys.cpu.icache.overall_avg_mshr_miss_latency::total  9416.775233                       # average overall mshr miss latency
testsys.cpu.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
testsys.cpu.itb_walker_cache.replacements       140875                       # number of replacements
testsys.cpu.itb_walker_cache.tagsinuse      15.998937                       # Cycle average of tags in use
testsys.cpu.itb_walker_cache.total_refs        256579                       # Total number of references to valid blocks.
testsys.cpu.itb_walker_cache.sampled_refs       140891                       # Sample count of references to valid blocks.
testsys.cpu.itb_walker_cache.avg_refs        1.821117                       # Average number of references to valid blocks.
testsys.cpu.itb_walker_cache.warmup_cycle 5087097042300                       # Cycle when the warmup percentage was hit.
testsys.cpu.itb_walker_cache.occ_blocks::switch_cpus.itb.walker    15.998937                       # Average occupied blocks per requestor
testsys.cpu.itb_walker_cache.occ_percent::switch_cpus.itb.walker     0.999934                       # Average percentage of cache occupancy
testsys.cpu.itb_walker_cache.occ_percent::total     0.999934                       # Average percentage of cache occupancy
testsys.cpu.itb_walker_cache.ReadReq_hits::switch_cpus.itb.walker       256523                       # number of ReadReq hits
testsys.cpu.itb_walker_cache.ReadReq_hits::total       256523                       # number of ReadReq hits
testsys.cpu.itb_walker_cache.demand_hits::switch_cpus.itb.walker       256523                       # number of demand (read+write) hits
testsys.cpu.itb_walker_cache.demand_hits::total       256523                       # number of demand (read+write) hits
testsys.cpu.itb_walker_cache.overall_hits::switch_cpus.itb.walker       256523                       # number of overall hits
testsys.cpu.itb_walker_cache.overall_hits::total       256523                       # number of overall hits
testsys.cpu.itb_walker_cache.ReadReq_misses::switch_cpus.itb.walker       141088                       # number of ReadReq misses
testsys.cpu.itb_walker_cache.ReadReq_misses::total       141088                       # number of ReadReq misses
testsys.cpu.itb_walker_cache.demand_misses::switch_cpus.itb.walker       141088                       # number of demand (read+write) misses
testsys.cpu.itb_walker_cache.demand_misses::total       141088                       # number of demand (read+write) misses
testsys.cpu.itb_walker_cache.overall_misses::switch_cpus.itb.walker       141088                       # number of overall misses
testsys.cpu.itb_walker_cache.overall_misses::total       141088                       # number of overall misses
testsys.cpu.itb_walker_cache.ReadReq_miss_latency::switch_cpus.itb.walker   2489062767                       # number of ReadReq miss cycles
testsys.cpu.itb_walker_cache.ReadReq_miss_latency::total   2489062767                       # number of ReadReq miss cycles
testsys.cpu.itb_walker_cache.demand_miss_latency::switch_cpus.itb.walker   2489062767                       # number of demand (read+write) miss cycles
testsys.cpu.itb_walker_cache.demand_miss_latency::total   2489062767                       # number of demand (read+write) miss cycles
testsys.cpu.itb_walker_cache.overall_miss_latency::switch_cpus.itb.walker   2489062767                       # number of overall miss cycles
testsys.cpu.itb_walker_cache.overall_miss_latency::total   2489062767                       # number of overall miss cycles
testsys.cpu.itb_walker_cache.ReadReq_accesses::switch_cpus.itb.walker       397611                       # number of ReadReq accesses(hits+misses)
testsys.cpu.itb_walker_cache.ReadReq_accesses::total       397611                       # number of ReadReq accesses(hits+misses)
testsys.cpu.itb_walker_cache.demand_accesses::switch_cpus.itb.walker       397611                       # number of demand (read+write) accesses
testsys.cpu.itb_walker_cache.demand_accesses::total       397611                       # number of demand (read+write) accesses
testsys.cpu.itb_walker_cache.overall_accesses::switch_cpus.itb.walker       397611                       # number of overall (read+write) accesses
testsys.cpu.itb_walker_cache.overall_accesses::total       397611                       # number of overall (read+write) accesses
testsys.cpu.itb_walker_cache.ReadReq_miss_rate::switch_cpus.itb.walker     0.354839                       # miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.ReadReq_miss_rate::total     0.354839                       # miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.demand_miss_rate::switch_cpus.itb.walker     0.354839                       # miss rate for demand accesses
testsys.cpu.itb_walker_cache.demand_miss_rate::total     0.354839                       # miss rate for demand accesses
testsys.cpu.itb_walker_cache.overall_miss_rate::switch_cpus.itb.walker     0.354839                       # miss rate for overall accesses
testsys.cpu.itb_walker_cache.overall_miss_rate::total     0.354839                       # miss rate for overall accesses
testsys.cpu.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus.itb.walker 17641.916867                       # average ReadReq miss latency
testsys.cpu.itb_walker_cache.ReadReq_avg_miss_latency::total 17641.916867                       # average ReadReq miss latency
testsys.cpu.itb_walker_cache.demand_avg_miss_latency::switch_cpus.itb.walker 17641.916867                       # average overall miss latency
testsys.cpu.itb_walker_cache.demand_avg_miss_latency::total 17641.916867                       # average overall miss latency
testsys.cpu.itb_walker_cache.overall_avg_miss_latency::switch_cpus.itb.walker 17641.916867                       # average overall miss latency
testsys.cpu.itb_walker_cache.overall_avg_miss_latency::total 17641.916867                       # average overall miss latency
testsys.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.cpu.itb_walker_cache.fast_writes            0                       # number of fast writes performed
testsys.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
testsys.cpu.itb_walker_cache.writebacks::writebacks         3811                       # number of writebacks
testsys.cpu.itb_walker_cache.writebacks::total         3811                       # number of writebacks
testsys.cpu.itb_walker_cache.ReadReq_mshr_misses::switch_cpus.itb.walker       141088                       # number of ReadReq MSHR misses
testsys.cpu.itb_walker_cache.ReadReq_mshr_misses::total       141088                       # number of ReadReq MSHR misses
testsys.cpu.itb_walker_cache.demand_mshr_misses::switch_cpus.itb.walker       141088                       # number of demand (read+write) MSHR misses
testsys.cpu.itb_walker_cache.demand_mshr_misses::total       141088                       # number of demand (read+write) MSHR misses
testsys.cpu.itb_walker_cache.overall_mshr_misses::switch_cpus.itb.walker       141088                       # number of overall MSHR misses
testsys.cpu.itb_walker_cache.overall_mshr_misses::total       141088                       # number of overall MSHR misses
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus.itb.walker   2055500709                       # number of ReadReq MSHR miss cycles
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::total   2055500709                       # number of ReadReq MSHR miss cycles
testsys.cpu.itb_walker_cache.demand_mshr_miss_latency::switch_cpus.itb.walker   2055500709                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.itb_walker_cache.demand_mshr_miss_latency::total   2055500709                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.itb_walker_cache.overall_mshr_miss_latency::switch_cpus.itb.walker   2055500709                       # number of overall MSHR miss cycles
testsys.cpu.itb_walker_cache.overall_mshr_miss_latency::total   2055500709                       # number of overall MSHR miss cycles
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus.itb.walker     0.354839                       # mshr miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.354839                       # mshr miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.demand_mshr_miss_rate::switch_cpus.itb.walker     0.354839                       # mshr miss rate for demand accesses
testsys.cpu.itb_walker_cache.demand_mshr_miss_rate::total     0.354839                       # mshr miss rate for demand accesses
testsys.cpu.itb_walker_cache.overall_mshr_miss_rate::switch_cpus.itb.walker     0.354839                       # mshr miss rate for overall accesses
testsys.cpu.itb_walker_cache.overall_mshr_miss_rate::total     0.354839                       # mshr miss rate for overall accesses
testsys.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus.itb.walker 14568.926549                       # average ReadReq mshr miss latency
testsys.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 14568.926549                       # average ReadReq mshr miss latency
testsys.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus.itb.walker 14568.926549                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::total 14568.926549                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus.itb.walker 14568.926549                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::total 14568.926549                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
testsys.cpu.dtb_walker_cache.replacements      2590734                       # number of replacements
testsys.cpu.dtb_walker_cache.tagsinuse      15.999783                       # Cycle average of tags in use
testsys.cpu.dtb_walker_cache.total_refs        358859                       # Total number of references to valid blocks.
testsys.cpu.dtb_walker_cache.sampled_refs      2590750                       # Sample count of references to valid blocks.
testsys.cpu.dtb_walker_cache.avg_refs        0.138515                       # Average number of references to valid blocks.
testsys.cpu.dtb_walker_cache.warmup_cycle 5086418372300                       # Cycle when the warmup percentage was hit.
testsys.cpu.dtb_walker_cache.occ_blocks::cpu.dtb.walker     0.000155                       # Average occupied blocks per requestor
testsys.cpu.dtb_walker_cache.occ_blocks::switch_cpus.dtb.walker    15.999629                       # Average occupied blocks per requestor
testsys.cpu.dtb_walker_cache.occ_percent::cpu.dtb.walker     0.000010                       # Average percentage of cache occupancy
testsys.cpu.dtb_walker_cache.occ_percent::switch_cpus.dtb.walker     0.999977                       # Average percentage of cache occupancy
testsys.cpu.dtb_walker_cache.occ_percent::total     0.999986                       # Average percentage of cache occupancy
testsys.cpu.dtb_walker_cache.ReadReq_hits::switch_cpus.dtb.walker       358826                       # number of ReadReq hits
testsys.cpu.dtb_walker_cache.ReadReq_hits::total       358826                       # number of ReadReq hits
testsys.cpu.dtb_walker_cache.demand_hits::switch_cpus.dtb.walker       358826                       # number of demand (read+write) hits
testsys.cpu.dtb_walker_cache.demand_hits::total       358826                       # number of demand (read+write) hits
testsys.cpu.dtb_walker_cache.overall_hits::switch_cpus.dtb.walker       358826                       # number of overall hits
testsys.cpu.dtb_walker_cache.overall_hits::total       358826                       # number of overall hits
testsys.cpu.dtb_walker_cache.ReadReq_misses::switch_cpus.dtb.walker      2592118                       # number of ReadReq misses
testsys.cpu.dtb_walker_cache.ReadReq_misses::total      2592118                       # number of ReadReq misses
testsys.cpu.dtb_walker_cache.demand_misses::switch_cpus.dtb.walker      2592118                       # number of demand (read+write) misses
testsys.cpu.dtb_walker_cache.demand_misses::total      2592118                       # number of demand (read+write) misses
testsys.cpu.dtb_walker_cache.overall_misses::switch_cpus.dtb.walker      2592118                       # number of overall misses
testsys.cpu.dtb_walker_cache.overall_misses::total      2592118                       # number of overall misses
testsys.cpu.dtb_walker_cache.ReadReq_miss_latency::switch_cpus.dtb.walker  41343054887                       # number of ReadReq miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_miss_latency::total  41343054887                       # number of ReadReq miss cycles
testsys.cpu.dtb_walker_cache.demand_miss_latency::switch_cpus.dtb.walker  41343054887                       # number of demand (read+write) miss cycles
testsys.cpu.dtb_walker_cache.demand_miss_latency::total  41343054887                       # number of demand (read+write) miss cycles
testsys.cpu.dtb_walker_cache.overall_miss_latency::switch_cpus.dtb.walker  41343054887                       # number of overall miss cycles
testsys.cpu.dtb_walker_cache.overall_miss_latency::total  41343054887                       # number of overall miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_accesses::switch_cpus.dtb.walker      2950944                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dtb_walker_cache.ReadReq_accesses::total      2950944                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dtb_walker_cache.demand_accesses::switch_cpus.dtb.walker      2950944                       # number of demand (read+write) accesses
testsys.cpu.dtb_walker_cache.demand_accesses::total      2950944                       # number of demand (read+write) accesses
testsys.cpu.dtb_walker_cache.overall_accesses::switch_cpus.dtb.walker      2950944                       # number of overall (read+write) accesses
testsys.cpu.dtb_walker_cache.overall_accesses::total      2950944                       # number of overall (read+write) accesses
testsys.cpu.dtb_walker_cache.ReadReq_miss_rate::switch_cpus.dtb.walker     0.878403                       # miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.ReadReq_miss_rate::total     0.878403                       # miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.demand_miss_rate::switch_cpus.dtb.walker     0.878403                       # miss rate for demand accesses
testsys.cpu.dtb_walker_cache.demand_miss_rate::total     0.878403                       # miss rate for demand accesses
testsys.cpu.dtb_walker_cache.overall_miss_rate::switch_cpus.dtb.walker     0.878403                       # miss rate for overall accesses
testsys.cpu.dtb_walker_cache.overall_miss_rate::total     0.878403                       # miss rate for overall accesses
testsys.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus.dtb.walker 15949.526560                       # average ReadReq miss latency
testsys.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::total 15949.526560                       # average ReadReq miss latency
testsys.cpu.dtb_walker_cache.demand_avg_miss_latency::switch_cpus.dtb.walker 15949.526560                       # average overall miss latency
testsys.cpu.dtb_walker_cache.demand_avg_miss_latency::total 15949.526560                       # average overall miss latency
testsys.cpu.dtb_walker_cache.overall_avg_miss_latency::switch_cpus.dtb.walker 15949.526560                       # average overall miss latency
testsys.cpu.dtb_walker_cache.overall_avg_miss_latency::total 15949.526560                       # average overall miss latency
testsys.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.cpu.dtb_walker_cache.fast_writes            0                       # number of fast writes performed
testsys.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
testsys.cpu.dtb_walker_cache.writebacks::writebacks         7678                       # number of writebacks
testsys.cpu.dtb_walker_cache.writebacks::total         7678                       # number of writebacks
testsys.cpu.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus.dtb.walker      2592118                       # number of ReadReq MSHR misses
testsys.cpu.dtb_walker_cache.ReadReq_mshr_misses::total      2592118                       # number of ReadReq MSHR misses
testsys.cpu.dtb_walker_cache.demand_mshr_misses::switch_cpus.dtb.walker      2592118                       # number of demand (read+write) MSHR misses
testsys.cpu.dtb_walker_cache.demand_mshr_misses::total      2592118                       # number of demand (read+write) MSHR misses
testsys.cpu.dtb_walker_cache.overall_mshr_misses::switch_cpus.dtb.walker      2592118                       # number of overall MSHR misses
testsys.cpu.dtb_walker_cache.overall_mshr_misses::total      2592118                       # number of overall MSHR misses
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus.dtb.walker  33430053520                       # number of ReadReq MSHR miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::total  33430053520                       # number of ReadReq MSHR miss cycles
testsys.cpu.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus.dtb.walker  33430053520                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dtb_walker_cache.demand_mshr_miss_latency::total  33430053520                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus.dtb.walker  33430053520                       # number of overall MSHR miss cycles
testsys.cpu.dtb_walker_cache.overall_mshr_miss_latency::total  33430053520                       # number of overall MSHR miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus.dtb.walker     0.878403                       # mshr miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.878403                       # mshr miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus.dtb.walker     0.878403                       # mshr miss rate for demand accesses
testsys.cpu.dtb_walker_cache.demand_mshr_miss_rate::total     0.878403                       # mshr miss rate for demand accesses
testsys.cpu.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus.dtb.walker     0.878403                       # mshr miss rate for overall accesses
testsys.cpu.dtb_walker_cache.overall_mshr_miss_rate::total     0.878403                       # mshr miss rate for overall accesses
testsys.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus.dtb.walker 12896.810068                       # average ReadReq mshr miss latency
testsys.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 12896.810068                       # average ReadReq mshr miss latency
testsys.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus.dtb.walker 12896.810068                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::total 12896.810068                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus.dtb.walker 12896.810068                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::total 12896.810068                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
testsys.cpu.dcache.replacements               3145215                       # number of replacements
testsys.cpu.dcache.tagsinuse               511.980627                       # Cycle average of tags in use
testsys.cpu.dcache.total_refs                97804081                       # Total number of references to valid blocks.
testsys.cpu.dcache.sampled_refs               3145727                       # Sample count of references to valid blocks.
testsys.cpu.dcache.avg_refs                 31.091090                       # Average number of references to valid blocks.
testsys.cpu.dcache.warmup_cycle          5086304405300                       # Cycle when the warmup percentage was hit.
testsys.cpu.dcache.occ_blocks::cpu.data      0.000148                       # Average occupied blocks per requestor
testsys.cpu.dcache.occ_blocks::switch_cpus.data   511.980479                       # Average occupied blocks per requestor
testsys.cpu.dcache.occ_percent::cpu.data     0.000000                       # Average percentage of cache occupancy
testsys.cpu.dcache.occ_percent::switch_cpus.data     0.999962                       # Average percentage of cache occupancy
testsys.cpu.dcache.occ_percent::total        0.999962                       # Average percentage of cache occupancy
testsys.cpu.dcache.ReadReq_hits::switch_cpus.data     60670564                       # number of ReadReq hits
testsys.cpu.dcache.ReadReq_hits::total       60670564                       # number of ReadReq hits
testsys.cpu.dcache.WriteReq_hits::switch_cpus.data     36963051                       # number of WriteReq hits
testsys.cpu.dcache.WriteReq_hits::total      36963051                       # number of WriteReq hits
testsys.cpu.dcache.demand_hits::switch_cpus.data     97633615                       # number of demand (read+write) hits
testsys.cpu.dcache.demand_hits::total        97633615                       # number of demand (read+write) hits
testsys.cpu.dcache.overall_hits::switch_cpus.data     97633615                       # number of overall hits
testsys.cpu.dcache.overall_hits::total       97633615                       # number of overall hits
testsys.cpu.dcache.ReadReq_misses::switch_cpus.data      3770635                       # number of ReadReq misses
testsys.cpu.dcache.ReadReq_misses::total      3770635                       # number of ReadReq misses
testsys.cpu.dcache.WriteReq_misses::switch_cpus.data       966401                       # number of WriteReq misses
testsys.cpu.dcache.WriteReq_misses::total       966401                       # number of WriteReq misses
testsys.cpu.dcache.demand_misses::switch_cpus.data      4737036                       # number of demand (read+write) misses
testsys.cpu.dcache.demand_misses::total       4737036                       # number of demand (read+write) misses
testsys.cpu.dcache.overall_misses::switch_cpus.data      4737036                       # number of overall misses
testsys.cpu.dcache.overall_misses::total      4737036                       # number of overall misses
testsys.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  84536419618                       # number of ReadReq miss cycles
testsys.cpu.dcache.ReadReq_miss_latency::total  84536419618                       # number of ReadReq miss cycles
testsys.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  31579709492                       # number of WriteReq miss cycles
testsys.cpu.dcache.WriteReq_miss_latency::total  31579709492                       # number of WriteReq miss cycles
testsys.cpu.dcache.demand_miss_latency::switch_cpus.data 116116129110                       # number of demand (read+write) miss cycles
testsys.cpu.dcache.demand_miss_latency::total 116116129110                       # number of demand (read+write) miss cycles
testsys.cpu.dcache.overall_miss_latency::switch_cpus.data 116116129110                       # number of overall miss cycles
testsys.cpu.dcache.overall_miss_latency::total 116116129110                       # number of overall miss cycles
testsys.cpu.dcache.ReadReq_accesses::switch_cpus.data     64441199                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dcache.ReadReq_accesses::total     64441199                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dcache.WriteReq_accesses::switch_cpus.data     37929452                       # number of WriteReq accesses(hits+misses)
testsys.cpu.dcache.WriteReq_accesses::total     37929452                       # number of WriteReq accesses(hits+misses)
testsys.cpu.dcache.demand_accesses::switch_cpus.data    102370651                       # number of demand (read+write) accesses
testsys.cpu.dcache.demand_accesses::total    102370651                       # number of demand (read+write) accesses
testsys.cpu.dcache.overall_accesses::switch_cpus.data    102370651                       # number of overall (read+write) accesses
testsys.cpu.dcache.overall_accesses::total    102370651                       # number of overall (read+write) accesses
testsys.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.058513                       # miss rate for ReadReq accesses
testsys.cpu.dcache.ReadReq_miss_rate::total     0.058513                       # miss rate for ReadReq accesses
testsys.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.025479                       # miss rate for WriteReq accesses
testsys.cpu.dcache.WriteReq_miss_rate::total     0.025479                       # miss rate for WriteReq accesses
testsys.cpu.dcache.demand_miss_rate::switch_cpus.data     0.046273                       # miss rate for demand accesses
testsys.cpu.dcache.demand_miss_rate::total     0.046273                       # miss rate for demand accesses
testsys.cpu.dcache.overall_miss_rate::switch_cpus.data     0.046273                       # miss rate for overall accesses
testsys.cpu.dcache.overall_miss_rate::total     0.046273                       # miss rate for overall accesses
testsys.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 22419.677221                       # average ReadReq miss latency
testsys.cpu.dcache.ReadReq_avg_miss_latency::total 22419.677221                       # average ReadReq miss latency
testsys.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 32677.645710                       # average WriteReq miss latency
testsys.cpu.dcache.WriteReq_avg_miss_latency::total 32677.645710                       # average WriteReq miss latency
testsys.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 24512.401660                       # average overall miss latency
testsys.cpu.dcache.demand_avg_miss_latency::total 24512.401660                       # average overall miss latency
testsys.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 24512.401660                       # average overall miss latency
testsys.cpu.dcache.overall_avg_miss_latency::total 24512.401660                       # average overall miss latency
testsys.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.cpu.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
testsys.cpu.dcache.blocked::no_targets              0                       # number of cycles access was blocked
testsys.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.cpu.dcache.fast_writes                      0                       # number of fast writes performed
testsys.cpu.dcache.cache_copies                     0                       # number of cache copies performed
testsys.cpu.dcache.writebacks::writebacks      2221727                       # number of writebacks
testsys.cpu.dcache.writebacks::total          2221727                       # number of writebacks
testsys.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      1430959                       # number of ReadReq MSHR hits
testsys.cpu.dcache.ReadReq_mshr_hits::total      1430959                       # number of ReadReq MSHR hits
testsys.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data         7858                       # number of WriteReq MSHR hits
testsys.cpu.dcache.WriteReq_mshr_hits::total         7858                       # number of WriteReq MSHR hits
testsys.cpu.dcache.demand_mshr_hits::switch_cpus.data      1438817                       # number of demand (read+write) MSHR hits
testsys.cpu.dcache.demand_mshr_hits::total      1438817                       # number of demand (read+write) MSHR hits
testsys.cpu.dcache.overall_mshr_hits::switch_cpus.data      1438817                       # number of overall MSHR hits
testsys.cpu.dcache.overall_mshr_hits::total      1438817                       # number of overall MSHR hits
testsys.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      2339676                       # number of ReadReq MSHR misses
testsys.cpu.dcache.ReadReq_mshr_misses::total      2339676                       # number of ReadReq MSHR misses
testsys.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       958543                       # number of WriteReq MSHR misses
testsys.cpu.dcache.WriteReq_mshr_misses::total       958543                       # number of WriteReq MSHR misses
testsys.cpu.dcache.demand_mshr_misses::switch_cpus.data      3298219                       # number of demand (read+write) MSHR misses
testsys.cpu.dcache.demand_mshr_misses::total      3298219                       # number of demand (read+write) MSHR misses
testsys.cpu.dcache.overall_mshr_misses::switch_cpus.data      3298219                       # number of overall MSHR misses
testsys.cpu.dcache.overall_mshr_misses::total      3298219                       # number of overall MSHR misses
testsys.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  42557668003                       # number of ReadReq MSHR miss cycles
testsys.cpu.dcache.ReadReq_mshr_miss_latency::total  42557668003                       # number of ReadReq MSHR miss cycles
testsys.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  28038011575                       # number of WriteReq MSHR miss cycles
testsys.cpu.dcache.WriteReq_mshr_miss_latency::total  28038011575                       # number of WriteReq MSHR miss cycles
testsys.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  70595679578                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dcache.demand_mshr_miss_latency::total  70595679578                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  70595679578                       # number of overall MSHR miss cycles
testsys.cpu.dcache.overall_mshr_miss_latency::total  70595679578                       # number of overall MSHR miss cycles
testsys.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data   4711509499                       # number of ReadReq MSHR uncacheable cycles
testsys.cpu.dcache.ReadReq_mshr_uncacheable_latency::total   4711509499                       # number of ReadReq MSHR uncacheable cycles
testsys.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data   9152457708                       # number of WriteReq MSHR uncacheable cycles
testsys.cpu.dcache.WriteReq_mshr_uncacheable_latency::total   9152457708                       # number of WriteReq MSHR uncacheable cycles
testsys.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data  13863967207                       # number of overall MSHR uncacheable cycles
testsys.cpu.dcache.overall_mshr_uncacheable_latency::total  13863967207                       # number of overall MSHR uncacheable cycles
testsys.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.036307                       # mshr miss rate for ReadReq accesses
testsys.cpu.dcache.ReadReq_mshr_miss_rate::total     0.036307                       # mshr miss rate for ReadReq accesses
testsys.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.025272                       # mshr miss rate for WriteReq accesses
testsys.cpu.dcache.WriteReq_mshr_miss_rate::total     0.025272                       # mshr miss rate for WriteReq accesses
testsys.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.032218                       # mshr miss rate for demand accesses
testsys.cpu.dcache.demand_mshr_miss_rate::total     0.032218                       # mshr miss rate for demand accesses
testsys.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.032218                       # mshr miss rate for overall accesses
testsys.cpu.dcache.overall_mshr_miss_rate::total     0.032218                       # mshr miss rate for overall accesses
testsys.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 18189.556162                       # average ReadReq mshr miss latency
testsys.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18189.556162                       # average ReadReq mshr miss latency
testsys.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 29250.656022                       # average WriteReq mshr miss latency
testsys.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 29250.656022                       # average WriteReq mshr miss latency
testsys.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 21404.181947                       # average overall mshr miss latency
testsys.cpu.dcache.demand_avg_mshr_miss_latency::total 21404.181947                       # average overall mshr miss latency
testsys.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 21404.181947                       # average overall mshr miss latency
testsys.cpu.dcache.overall_avg_mshr_miss_latency::total 21404.181947                       # average overall mshr miss latency
testsys.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average ReadReq mshr uncacheable latency
testsys.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
testsys.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average WriteReq mshr uncacheable latency
testsys.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
testsys.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average overall mshr uncacheable latency
testsys.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
testsys.cpu.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
testsys.switch_cpus.numCycles               750251745                       # number of cpu cycles simulated
testsys.switch_cpus.numWorkItemsStarted             0                       # number of work items this cpu started
testsys.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
testsys.switch_cpus.BPredUnit.lookups        57589710                       # Number of BP lookups
testsys.switch_cpus.BPredUnit.condPredicted     57589710                       # Number of conditional branches predicted
testsys.switch_cpus.BPredUnit.condIncorrect      7457251                       # Number of conditional branches incorrect
testsys.switch_cpus.BPredUnit.BTBLookups     48770613                       # Number of BTB lookups
testsys.switch_cpus.BPredUnit.BTBHits        29617663                       # Number of BTB hits
testsys.switch_cpus.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
testsys.switch_cpus.BPredUnit.usedRAS               0                       # Number of times the RAS was used to get a target.
testsys.switch_cpus.BPredUnit.RASInCorrect            0                       # Number of incorrect RAS predictions.
testsys.switch_cpus.fetch.icacheStallCycles    393640235                       # Number of cycles fetch is stalled on an Icache miss
testsys.switch_cpus.fetch.Insts             284169208                       # Number of instructions fetch has processed
testsys.switch_cpus.fetch.Branches           57589710                       # Number of branches that fetch encountered
testsys.switch_cpus.fetch.predictedBranches     29617663                       # Number of branches that fetch has predicted taken
testsys.switch_cpus.fetch.Cycles             91226549                       # Number of cycles fetch has run and was not squashing or blocked
testsys.switch_cpus.fetch.SquashCycles       26131859                       # Number of cycles fetch has spent squashing
testsys.switch_cpus.fetch.TlbCycles           2046113                       # Number of cycles fetch has spent waiting for tlb
testsys.switch_cpus.fetch.BlockedCycles     152840572                       # Number of cycles fetch has spent blocked
testsys.switch_cpus.fetch.MiscStallCycles       208460                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
testsys.switch_cpus.fetch.PendingTrapStallCycles       313961                       # Number of stall cycles due to pending traps
testsys.switch_cpus.fetch.IcacheWaitRetryStallCycles           37                       # Number of stall cycles due to full MSHR
testsys.switch_cpus.fetch.CacheLines         46365473                       # Number of cache lines fetched
testsys.switch_cpus.fetch.IcacheSquashes      5294812                       # Number of outstanding Icache misses that were squashed
testsys.switch_cpus.fetch.ItlbSquashes          66763                       # Number of outstanding ITLB misses that were squashed
testsys.switch_cpus.fetch.rateDist::samples    658438114                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::mean     0.824184                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::stdev     2.273928                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::0       570197647     86.60%     86.60% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::1         6334793      0.96%     87.56% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::2         4460845      0.68%     88.24% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::3         6984631      1.06%     89.30% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::4         5381346      0.82%     90.12% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::5         6128456      0.93%     91.05% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::6         6155655      0.93%     91.98% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::7         4995933      0.76%     92.74% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::8        47798808      7.26%    100.00% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::total    658438114                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.branchRate         0.076761                       # Number of branch fetches per cycle
testsys.switch_cpus.fetch.rate               0.378765                       # Number of inst fetches per cycle
testsys.switch_cpus.decode.IdleCycles       389294651                       # Number of cycles decode is idle
testsys.switch_cpus.decode.BlockedCycles    164726392                       # Number of cycles decode is blocked
testsys.switch_cpus.decode.RunCycles         84706808                       # Number of cycles decode is running
testsys.switch_cpus.decode.UnblockCycles      1548076                       # Number of cycles decode is unblocking
testsys.switch_cpus.decode.SquashCycles      18162187                       # Number of cycles decode is squashing
testsys.switch_cpus.decode.DecodedInsts     531671916                       # Number of instructions handled by decode
testsys.switch_cpus.decode.SquashedInsts          265                       # Number of squashed instructions handled by decode
testsys.switch_cpus.rename.SquashCycles      18162187                       # Number of cycles rename is squashing
testsys.switch_cpus.rename.IdleCycles       394365497                       # Number of cycles rename is idle
testsys.switch_cpus.rename.BlockCycles       50051704                       # Number of cycles rename is blocking
testsys.switch_cpus.rename.serializeStallCycles    103205661                       # count of cycles rename stalled for serializing inst
testsys.switch_cpus.rename.RunCycles         81182849                       # Number of cycles rename is running
testsys.switch_cpus.rename.UnblockCycles     11470216                       # Number of cycles rename is unblocking
testsys.switch_cpus.rename.RenamedInsts     515487804                       # Number of instructions processed by rename
testsys.switch_cpus.rename.ROBFullEvents        47841                       # Number of times rename has blocked due to ROB full
testsys.switch_cpus.rename.IQFullEvents        828831                       # Number of times rename has blocked due to IQ full
testsys.switch_cpus.rename.LSQFullEvents      7293239                       # Number of times rename has blocked due to LSQ full
testsys.switch_cpus.rename.FullRegisterEvents        14866                       # Number of times there has been no free registers
testsys.switch_cpus.rename.RenamedOperands    566953977                       # Number of destination operands rename has renamed
testsys.switch_cpus.rename.RenameLookups   1298220472                       # Number of register rename lookups that rename has made
testsys.switch_cpus.rename.int_rename_lookups   1287605713                       # Number of integer rename lookups
testsys.switch_cpus.rename.fp_rename_lookups     10614759                       # Number of floating rename lookups
testsys.switch_cpus.rename.CommittedMaps    434260608                       # Number of HB maps that are committed
testsys.switch_cpus.rename.UndoneMaps       132693375                       # Number of HB maps that are undone due to squashing
testsys.switch_cpus.rename.serializingInsts      2940602                       # count of serializing insts renamed
testsys.switch_cpus.rename.tempSerializingInsts      2971017                       # count of temporary serializing insts renamed
testsys.switch_cpus.rename.skidInsts         37137238                       # count of insts added to the skid buffer
testsys.switch_cpus.memDep0.insertedLoads     77327815                       # Number of loads inserted to the mem dependence unit.
testsys.switch_cpus.memDep0.insertedStores     47188304                       # Number of stores inserted to the mem dependence unit.
testsys.switch_cpus.memDep0.conflictingLoads      6586253                       # Number of conflicting loads.
testsys.switch_cpus.memDep0.conflictingStores      3948370                       # Number of conflicting stores.
testsys.switch_cpus.iq.iqInstsAdded         492746536                       # Number of instructions added to the IQ (excludes non-spec)
testsys.switch_cpus.iq.iqNonSpecInstsAdded      4105138                       # Number of non-speculative instructions added to the IQ
testsys.switch_cpus.iq.iqInstsIssued        465129282                       # Number of instructions issued
testsys.switch_cpus.iq.iqSquashedInstsIssued      1112717                       # Number of squashed instructions issued
testsys.switch_cpus.iq.iqSquashedInstsExamined     95834310                       # Number of squashed instructions iterated over during squash; mainly for profiling
testsys.switch_cpus.iq.iqSquashedOperandsExamined    136260396                       # Number of squashed operands that are examined and possibly removed from graph
testsys.switch_cpus.iq.iqSquashedNonSpecRemoved      1200299                       # Number of squashed non-spec instructions that were removed
testsys.switch_cpus.iq.issued_per_cycle::samples    658438114                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::mean     0.706413                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::stdev     1.454732                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::0    480054883     72.91%     72.91% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::1     62063662      9.43%     82.33% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::2     42150983      6.40%     88.74% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::3     25843468      3.92%     92.66% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::4     20340742      3.09%     95.75% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::5     14215513      2.16%     97.91% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::6      8528204      1.30%     99.20% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::7      4301779      0.65%     99.86% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::8       938880      0.14%    100.00% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::total    658438114                       # Number of insts issued each cycle
testsys.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IntAlu         825514     30.41%     30.41% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IntMult             0      0.00%     30.41% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IntDiv              0      0.00%     30.41% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatAdd       110173      4.06%     34.47% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatCmp            0      0.00%     34.47% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatCvt            0      0.00%     34.47% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatMult            0      0.00%     34.47% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatDiv            0      0.00%     34.47% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     34.47% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdAdd             0      0.00%     34.47% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     34.47% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdAlu             0      0.00%     34.47% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdCmp             0      0.00%     34.47% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdCvt             0      0.00%     34.47% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdMisc            0      0.00%     34.47% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdMult            0      0.00%     34.47% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     34.47% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdShift            0      0.00%     34.47% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     34.47% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdSqrt            0      0.00%     34.47% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     34.47% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     34.47% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     34.47% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     34.47% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     34.47% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     34.47% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     34.47% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     34.47% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     34.47% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::MemRead       1047762     38.60%     73.07% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::MemWrite       731149     26.93%    100.00% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
testsys.switch_cpus.iq.FU_type_0::No_OpClass      3203478      0.69%      0.69% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IntAlu    341949511     73.52%     74.21% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     74.21% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IntDiv            0      0.00%     74.21% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatAdd      2957772      0.64%     74.84% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     74.84% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     74.84% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     74.84% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     74.84% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     74.84% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     74.84% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     74.84% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     74.84% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     74.84% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     74.84% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     74.84% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     74.84% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     74.84% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     74.84% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     74.84% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     74.84% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     74.84% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     74.84% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     74.84% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     74.84% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     74.84% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.84% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     74.84% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.84% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.84% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::MemRead     73099110     15.72%     90.56% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::MemWrite     43919411      9.44%    100.00% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::total     465129282                       # Type of FU issued
testsys.switch_cpus.iq.rate                  0.619964                       # Inst issue rate
testsys.switch_cpus.iq.fu_busy_cnt            2714598                       # FU busy when requested
testsys.switch_cpus.iq.fu_busy_rate          0.005836                       # FU busy rate (busy events/executed inst)
testsys.switch_cpus.iq.int_inst_queue_reads   1586125139                       # Number of integer instruction queue reads
testsys.switch_cpus.iq.int_inst_queue_writes    587387518                       # Number of integer instruction queue writes
testsys.switch_cpus.iq.int_inst_queue_wakeup_accesses    448613120                       # Number of integer instruction queue wakeup accesses
testsys.switch_cpus.iq.fp_inst_queue_reads      7310567                       # Number of floating instruction queue reads
testsys.switch_cpus.iq.fp_inst_queue_writes      5402966                       # Number of floating instruction queue writes
testsys.switch_cpus.iq.fp_inst_queue_wakeup_accesses      3320524                       # Number of floating instruction queue wakeup accesses
testsys.switch_cpus.iq.int_alu_accesses     460938010                       # Number of integer alu accesses
testsys.switch_cpus.iq.fp_alu_accesses        3702392                       # Number of floating point alu accesses
testsys.switch_cpus.iew.lsq.thread0.forwLoads      6489203                       # Number of loads that had data forwarded from stores
testsys.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
testsys.switch_cpus.iew.lsq.thread0.squashedLoads     16187404                       # Number of loads squashed
testsys.switch_cpus.iew.lsq.thread0.ignoredResponses        90004                       # Number of memory responses ignored because the instruction is squashed
testsys.switch_cpus.iew.lsq.thread0.memOrderViolation       111483                       # Number of memory ordering violations
testsys.switch_cpus.iew.lsq.thread0.squashedStores      9186179                       # Number of stores squashed
testsys.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
testsys.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
testsys.switch_cpus.iew.lsq.thread0.rescheduledLoads        95670                       # Number of loads that were rescheduled
testsys.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
testsys.switch_cpus.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
testsys.switch_cpus.iew.iewSquashCycles      18162187                       # Number of cycles IEW is squashing
testsys.switch_cpus.iew.iewBlockCycles       40801002                       # Number of cycles IEW is blocking
testsys.switch_cpus.iew.iewUnblockCycles       431539                       # Number of cycles IEW is unblocking
testsys.switch_cpus.iew.iewDispatchedInsts    496851674                       # Number of instructions dispatched to IQ
testsys.switch_cpus.iew.iewDispSquashedInsts      4332286                       # Number of squashed instructions skipped by dispatch
testsys.switch_cpus.iew.iewDispLoadInsts     77327815                       # Number of dispatched load instructions
testsys.switch_cpus.iew.iewDispStoreInsts     47188580                       # Number of dispatched store instructions
testsys.switch_cpus.iew.iewDispNonSpecInsts      3566956                       # Number of dispatched non-speculative instructions
testsys.switch_cpus.iew.iewIQFullEvents        154899                       # Number of times the IQ has become full, causing a stall
testsys.switch_cpus.iew.iewLSQFullEvents        12370                       # Number of times the LSQ has become full, causing a stall
testsys.switch_cpus.iew.memOrderViolationEvents       111483                       # Number of memory order violations
testsys.switch_cpus.iew.predictedTakenIncorrect      3101855                       # Number of branches that were predicted taken incorrectly
testsys.switch_cpus.iew.predictedNotTakenIncorrect      5159876                       # Number of branches that were predicted not taken incorrectly
testsys.switch_cpus.iew.branchMispredicts      8261731                       # Number of branch mispredicts detected at execute
testsys.switch_cpus.iew.iewExecutedInsts    457257814                       # Number of executed instructions
testsys.switch_cpus.iew.iewExecLoadInsts     71056587                       # Number of load instructions executed
testsys.switch_cpus.iew.iewExecSquashedInsts      7871469                       # Number of squashed instructions skipped in execute
testsys.switch_cpus.iew.exec_swp                    0                       # number of swp insts executed
testsys.switch_cpus.iew.exec_nop                    0                       # number of nop insts executed
testsys.switch_cpus.iew.exec_refs           114001866                       # number of memory reference insts executed
testsys.switch_cpus.iew.exec_branches        45916401                       # Number of branches executed
testsys.switch_cpus.iew.exec_stores          42945279                       # Number of stores executed
testsys.switch_cpus.iew.exec_rate            0.609473                       # Inst execution rate
testsys.switch_cpus.iew.wb_sent             452597097                       # cumulative count of insts sent to commit
testsys.switch_cpus.iew.wb_count            451933644                       # cumulative count of insts written-back
testsys.switch_cpus.iew.wb_producers        291077896                       # num instructions producing a value
testsys.switch_cpus.iew.wb_consumers        452641525                       # num instructions consuming a value
testsys.switch_cpus.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
testsys.switch_cpus.iew.wb_rate              0.602376                       # insts written-back per cycle
testsys.switch_cpus.iew.wb_fanout            0.643065                       # average fanout of values written-back
testsys.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
testsys.switch_cpus.commit.commitSquashedInsts    105379102                       # The number of squashed insts skipped by commit
testsys.switch_cpus.commit.commitNonSpecStalls      2904840                       # The number of times commit has been forced to stall to communicate backwards
testsys.switch_cpus.commit.branchMispredicts      7478873                       # The number of times a branch was mispredicted
testsys.switch_cpus.commit.committed_per_cycle::samples    640643103                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::mean     0.610749                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::stdev     1.569854                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::0    508092202     79.31%     79.31% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::1     48199024      7.52%     86.83% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::2     22700384      3.54%     90.38% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::3     24100615      3.76%     94.14% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::4     12172656      1.90%     96.04% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::5      5034086      0.79%     96.82% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::6      3953315      0.62%     97.44% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::7      3337132      0.52%     97.96% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::8     13053689      2.04%    100.00% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::total    640643103                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committedInsts    207731426                       # Number of instructions committed
testsys.switch_cpus.commit.committedOps     391272017                       # Number of ops (including micro ops) committed
testsys.switch_cpus.commit.swp_count                0                       # Number of s/w prefetches committed
testsys.switch_cpus.commit.refs              99142812                       # Number of memory references committed
testsys.switch_cpus.commit.loads             61140411                       # Number of loads committed
testsys.switch_cpus.commit.membars             428752                       # Number of memory barriers committed
testsys.switch_cpus.commit.branches          40947784                       # Number of branches committed
testsys.switch_cpus.commit.fp_insts           2592801                       # Number of committed floating point instructions.
testsys.switch_cpus.commit.int_insts        387476619                       # Number of committed integer instructions.
testsys.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
testsys.switch_cpus.commit.bw_lim_events     13053689                       # number cycles where commit BW limit reached
testsys.switch_cpus.commit.bw_limited               0                       # number of insts not committed due to BW limits
testsys.switch_cpus.rob.rob_reads          1123650488                       # The number of ROB reads
testsys.switch_cpus.rob.rob_writes         1011494534                       # The number of ROB writes
testsys.switch_cpus.timesIdled                5508869                       # Number of times that the entire CPU went into an idle state and unscheduled itself
testsys.switch_cpus.idleCycles               91813631                       # Total number of cycles that the CPU has spent unscheduled due to idling
testsys.switch_cpus.quiesceCycles         59321303625                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
testsys.switch_cpus.committedInsts          207731426                       # Number of Instructions Simulated
testsys.switch_cpus.committedOps            391272017                       # Number of Ops (including micro ops) Simulated
testsys.switch_cpus.committedInsts_total    207731426                       # Number of Instructions Simulated
testsys.switch_cpus.cpi                      3.611643                       # CPI: Cycles Per Instruction
testsys.switch_cpus.cpi_total                3.611643                       # CPI: Total CPI of All Threads
testsys.switch_cpus.ipc                      0.276882                       # IPC: Instructions Per Cycle
testsys.switch_cpus.ipc_total                0.276882                       # IPC: Total IPC of All Threads
testsys.switch_cpus.int_regfile_reads       907348610                       # number of integer regfile reads
testsys.switch_cpus.int_regfile_writes      489243585                       # number of integer regfile writes
testsys.switch_cpus.fp_regfile_reads          5964417                       # number of floating regfile reads
testsys.switch_cpus.fp_regfile_writes         3135659                       # number of floating regfile writes
testsys.switch_cpus.misc_regfile_reads      211512814                       # number of misc regfile reads
testsys.switch_cpus.misc_regfile_writes       2669718                       # number of misc regfile writes
drivesys.physmem.bytes_read::pc.south_bridge.ide         5768                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::ethernet         2541659                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::cpu.dtb.walker      1231376                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::cpu.itb.walker        73456                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::cpu.inst      2752486304                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::cpu.data       455563092                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::total         3211901655                       # Number of bytes read from this memory
drivesys.physmem.bytes_inst_read::cpu.inst   2752486304                       # Number of instructions bytes read from this memory
drivesys.physmem.bytes_inst_read::total    2752486304                       # Number of instructions bytes read from this memory
drivesys.physmem.bytes_written::pc.south_bridge.ide      2961408                       # Number of bytes written to this memory
drivesys.physmem.bytes_written::ethernet      2209072                       # Number of bytes written to this memory
drivesys.physmem.bytes_written::cpu.data    306875867                       # Number of bytes written to this memory
drivesys.physmem.bytes_written::total       312046347                       # Number of bytes written to this memory
drivesys.physmem.num_reads::pc.south_bridge.ide          721                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::ethernet            82704                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::cpu.dtb.walker       153922                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::cpu.itb.walker         9182                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::cpu.inst        344060788                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::cpu.data         72202081                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::total           416509398                       # Number of read requests responded to by this memory
drivesys.physmem.num_writes::pc.south_bridge.ide        46272                       # Number of write requests responded to by this memory
drivesys.physmem.num_writes::ethernet           78250                       # Number of write requests responded to by this memory
drivesys.physmem.num_writes::cpu.data        45670337                       # Number of write requests responded to by this memory
drivesys.physmem.num_writes::total           45794859                       # Number of write requests responded to by this memory
drivesys.physmem.bw_read::pc.south_bridge.ide          288                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::ethernet             127059                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::cpu.dtb.walker        61557                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::cpu.itb.walker         3672                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::cpu.inst          137598287                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::cpu.data           22773847                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::total             160564711                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_inst_read::cpu.inst     137598287                       # Instruction read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_inst_read::total        137598287                       # Instruction read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_write::pc.south_bridge.ide       148042                       # Write bandwidth from this memory (bytes/s)
drivesys.physmem.bw_write::ethernet            110433                       # Write bandwidth from this memory (bytes/s)
drivesys.physmem.bw_write::cpu.data          15340892                       # Write bandwidth from this memory (bytes/s)
drivesys.physmem.bw_write::total             15599367                       # Write bandwidth from this memory (bytes/s)
drivesys.physmem.bw_total::pc.south_bridge.ide       148331                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::ethernet            237492                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.dtb.walker        61557                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.itb.walker         3672                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.inst         137598287                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.data          38114738                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::total            176164077                       # Total bandwidth to/from this memory (bytes/s)
drivesys.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
drivesys.pc.south_bridge.ide.disks0.dma_write_full_pages          723                       # Number of full page size DMA writes.
drivesys.pc.south_bridge.ide.disks0.dma_write_bytes      2961408                       # Number of bytes transfered via DMA writes.
drivesys.pc.south_bridge.ide.disks0.dma_write_txs          723                       # Number of DMA write transactions.
drivesys.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
drivesys.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
drivesys.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
drivesys.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
drivesys.ethernet.txBytes                     1618667                       # Bytes Transmitted
drivesys.ethernet.rxBytes                     1286080                       # Bytes Received
drivesys.ethernet.txPackets                     15679                       # Number of Packets Transmitted
drivesys.ethernet.rxPackets                     18564                       # Number of Packets Received
drivesys.ethernet.txIpChecksums                     0                       # Number of tx IP Checksums done by device
drivesys.ethernet.rxIpChecksums                     0                       # Number of rx IP Checksums done by device
drivesys.ethernet.txTcpChecksums                11722                       # Number of tx TCP Checksums done by device
drivesys.ethernet.rxTcpChecksums                18560                       # Number of rx TCP Checksums done by device
drivesys.ethernet.txUdpChecksums                    0                       # Number of tx UDP Checksums done by device
drivesys.ethernet.rxUdpChecksums                    0                       # Number of rx UDP Checksums done by device
drivesys.ethernet.descDMAReads                      0                       # Number of descriptors the device read w/ DMA
drivesys.ethernet.descDMAWrites                     0                       # Number of descriptors the device wrote w/ DMA
drivesys.ethernet.descDmaReadBytes                  0                       # number of descriptor bytes read w/ DMA
drivesys.ethernet.descDmaWriteBytes                 0                       # number of descriptor bytes write w/ DMA
drivesys.ethernet.totBandwidth                1161679                       # Total Bandwidth (bits/s)
drivesys.ethernet.totPackets                    34243                       # Total Packets
drivesys.ethernet.totBytes                    2904747                       # Total Bytes
drivesys.ethernet.totPPS                         1712                       # Total Tranmission Rate (packets/s)
drivesys.ethernet.txBandwidth                  647344                       # Transmit Bandwidth (bits/s)
drivesys.ethernet.rxBandwidth                  514335                       # Receive Bandwidth (bits/s)
drivesys.ethernet.txPPS                           784                       # Packet Tranmission Rate (packets/s)
drivesys.ethernet.rxPPS                           928                       # Packet Reception Rate (packets/s)
drivesys.ethernet.postedSwi                         0                       # number of software interrupts posted to CPU
drivesys.ethernet.coalescedSwi                      0                       # average number of Swi's coalesced into each post
drivesys.ethernet.totalSwi                          0                       # total number of Swi written to ISR
drivesys.ethernet.postedRxIdle                      0                       # number of rxIdle interrupts posted to CPU
drivesys.ethernet.coalescedRxIdle                   0                       # average number of RxIdle's coalesced into each post
drivesys.ethernet.totalRxIdle                       0                       # total number of RxIdle written to ISR
drivesys.ethernet.postedRxOk                        0                       # number of RxOk interrupts posted to CPU
drivesys.ethernet.coalescedRxOk                     0                       # average number of RxOk's coalesced into each post
drivesys.ethernet.totalRxOk                         0                       # total number of RxOk written to ISR
drivesys.ethernet.postedRxDesc                      0                       # number of RxDesc interrupts posted to CPU
drivesys.ethernet.coalescedRxDesc                   0                       # average number of RxDesc's coalesced into each post
drivesys.ethernet.totalRxDesc                       0                       # total number of RxDesc written to ISR
drivesys.ethernet.postedTxOk                        0                       # number of TxOk interrupts posted to CPU
drivesys.ethernet.coalescedTxOk                     0                       # average number of TxOk's coalesced into each post
drivesys.ethernet.totalTxOk                         0                       # total number of TxOk written to ISR
drivesys.ethernet.postedTxIdle                      0                       # number of TxIdle interrupts posted to CPU
drivesys.ethernet.coalescedTxIdle                   0                       # average number of TxIdle's coalesced into each post
drivesys.ethernet.totalTxIdle                       0                       # total number of TxIdle written to ISR
drivesys.ethernet.postedTxDesc                      0                       # number of TxDesc interrupts posted to CPU
drivesys.ethernet.coalescedTxDesc                   0                       # average number of TxDesc's coalesced into each post
drivesys.ethernet.totalTxDesc                       0                       # total number of TxDesc written to ISR
drivesys.ethernet.postedRxOrn                       0                       # number of RxOrn posted to CPU
drivesys.ethernet.coalescedRxOrn                    0                       # average number of RxOrn's coalesced into each post
drivesys.ethernet.totalRxOrn                        0                       # total number of RxOrn written to ISR
drivesys.ethernet.coalescedTotal                    0                       # average number of interrupts coalesced into each post
drivesys.ethernet.postedInterrupts               9192                       # number of posts to CPU
drivesys.ethernet.droppedPackets                    0                       # number of packets dropped
drivesys.cpu.numCycles                    60073291400                       # number of cpu cycles simulated
drivesys.cpu.numWorkItemsStarted                    0                       # number of work items this cpu started
drivesys.cpu.numWorkItemsCompleted                  0                       # number of work items this cpu completed
drivesys.cpu.committedInsts                 257106729                       # Number of instructions committed
drivesys.cpu.committedOps                   486007800                       # Number of ops (including micro ops) committed
drivesys.cpu.num_int_alu_accesses           481608757                       # Number of integer alu accesses
drivesys.cpu.num_fp_alu_accesses              2063665                       # Number of float alu accesses
drivesys.cpu.num_func_calls                         0                       # number of times a function call or return occured
drivesys.cpu.num_conditional_control_insts     33308791                       # number of instructions that are conditional controls
drivesys.cpu.num_int_insts                  481608757                       # number of integer instructions
drivesys.cpu.num_fp_insts                     2063665                       # number of float instructions
drivesys.cpu.num_int_register_reads        1230566732                       # number of times the integer registers were read
drivesys.cpu.num_int_register_writes        540728429                       # number of times the integer registers were written
drivesys.cpu.num_fp_register_reads            3445129                       # number of times the floating registers were read
drivesys.cpu.num_fp_register_writes           1685716                       # number of times the floating registers were written
drivesys.cpu.num_mem_refs                   117944218                       # number of memory refs
drivesys.cpu.num_load_insts                  72219337                       # Number of load instructions
drivesys.cpu.num_store_insts                 45724881                       # Number of store instructions
drivesys.cpu.num_idle_cycles             59502170782.361519                       # Number of idle cycles
drivesys.cpu.num_busy_cycles             571120617.638480                       # Number of busy cycles
drivesys.cpu.not_idle_fraction               0.009507                       # Percentage of non-idle cycles
drivesys.cpu.idle_fraction                   0.990493                       # Percentage of idle cycles
drivesys.cpu.kern.inst.arm                          0                       # number of arm instructions executed
drivesys.cpu.kern.inst.quiesce                      0                       # number of quiesce instructions executed
testsys.switch_cpus.kern.inst.arm                   0                       # number of arm instructions executed
testsys.switch_cpus.kern.inst.quiesce               0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------
