

================================================================
== Vitis HLS Report for 'loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6'
================================================================
* Date:           Fri Aug  2 15:04:19 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        sparsefpgaimp
* Solution:       loop_uhat_sparse_imp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z007s-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.073 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    17052|    17052|  0.171 ms|  0.171 ms|  17052|  17052|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_96_6  |    17050|    17050|         4|          1|          1|  17048|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    857|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     45|    -|
|Register         |        -|   -|    172|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|    172|    902|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  66|  28800|  14400|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|      6|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |add_ln96_fu_138_p2         |         +|   0|  0|   20|          15|           1|
    |sub_ln140_1_fu_206_p2      |         -|   0|  0|   12|           1|          12|
    |sub_ln140_2_fu_368_p2      |         -|   0|  0|   71|           1|          64|
    |sub_ln140_fu_194_p2        |         -|   0|  0|   12|          11|          12|
    |and_ln140_1_fu_318_p2      |       and|   0|  0|    2|           1|           1|
    |and_ln140_2_fu_324_p2      |       and|   0|  0|    2|           1|           1|
    |and_ln140_3_fu_354_p2      |       and|   0|  0|    2|           1|           1|
    |and_ln140_fu_291_p2        |       and|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|    2|           1|           1|
    |icmp_ln140_1_fu_200_p2     |      icmp|   0|  0|   12|          11|          11|
    |icmp_ln140_2_fu_237_p2     |      icmp|   0|  0|   12|          12|           1|
    |icmp_ln140_3_fu_242_p2     |      icmp|   0|  0|   12|          12|           6|
    |icmp_ln140_4_fu_247_p2     |      icmp|   0|  0|   14|           6|           1|
    |icmp_ln140_fu_188_p2       |      icmp|   0|  0|   70|          63|           1|
    |icmp_ln96_fu_132_p2        |      icmp|   0|  0|   20|          15|          15|
    |lshr_ln140_fu_259_p2       |      lshr|   0|  0|  161|          54|          54|
    |or_ln140_1_fu_342_p2       |        or|   0|  0|    2|           1|           1|
    |or_ln140_fu_308_p2         |        or|   0|  0|    2|           1|           1|
    |outStream_TDATA            |    select|   0|  0|   64|           1|          64|
    |select_ln140_1_fu_330_p3   |    select|   0|  0|   54|           1|          54|
    |select_ln140_2_fu_360_p3   |    select|   0|  0|   64|           1|          64|
    |select_ln140_fu_296_p3     |    select|   0|  0|   53|           1|          53|
    |shl_ln140_fu_280_p2        |       shl|   0|  0|  182|          64|          64|
    |ap_enable_pp0              |       xor|   0|  0|    2|           1|           2|
    |xor_ln140_1_fu_312_p2      |       xor|   0|  0|    2|           1|           2|
    |xor_ln140_2_fu_348_p2      |       xor|   0|  0|    2|           1|           2|
    |xor_ln140_fu_286_p2        |       xor|   0|  0|    2|           1|           2|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0|  857|         281|         493|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|   15|         30|
    |i_fu_88                  |   9|          2|   15|         30|
    |outStream_TDATA_blk_n    |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   33|         66|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |i_fu_88                           |  15|   0|   15|          0|
    |icmp_ln140_1_reg_419              |   1|   0|    1|          0|
    |icmp_ln140_reg_406                |   1|   0|    1|          0|
    |select_ln140_2_reg_435            |  64|   0|   64|          0|
    |sub_ln140_1_reg_425               |  12|   0|   12|          0|
    |sub_ln140_reg_412                 |  12|   0|   12|          0|
    |tmp_29_reg_430                    |   6|   0|    6|          0|
    |tmp_reg_396                       |   1|   0|    1|          0|
    |tmp_reg_396_pp0_iter2_reg         |   1|   0|    1|          0|
    |trunc_ln140_1_reg_401             |  52|   0|   52|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 172|   0|  172|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |               Source Object               |    C Type    |
+----------------------+-----+-----+------------+-------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6|  return value|
|outStream_TREADY      |   in|    1|        axis|                         outStream_V_data_V|       pointer|
|outStream_TDATA       |  out|   64|        axis|                         outStream_V_data_V|       pointer|
|output_data_address0  |  out|   15|   ap_memory|                                output_data|         array|
|output_data_ce0       |  out|    1|   ap_memory|                                output_data|         array|
|output_data_q0        |   in|   64|   ap_memory|                                output_data|         array|
|outStream_TVALID      |  out|    1|        axis|                         outStream_V_last_V|       pointer|
|outStream_TLAST       |  out|    1|        axis|                         outStream_V_last_V|       pointer|
|outStream_TKEEP       |  out|    8|        axis|                         outStream_V_keep_V|       pointer|
|outStream_TSTRB       |  out|    8|        axis|                         outStream_V_strb_V|       pointer|
+----------------------+-----+-----+------------+-------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.12>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [sparsefpgaimp/loop_uhat_sparse.cpp:96]   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i64 %outStream_V_data_V, i8 %outStream_V_keep_V, i8 %outStream_V_strb_V, i1 0, i1 %outStream_V_last_V, i1 0, i1 0, void @empty_9"   --->   Operation 8 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %outStream_V_last_V, i8 %outStream_V_strb_V, i8 %outStream_V_keep_V, i64 %outStream_V_data_V, void @empty_15, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln96 = store i15 0, i15 %i" [sparsefpgaimp/loop_uhat_sparse.cpp:96]   --->   Operation 10 'store' 'store_ln96' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc96"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_1 = load i15 %i" [sparsefpgaimp/loop_uhat_sparse.cpp:96]   --->   Operation 12 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.94ns)   --->   "%icmp_ln96 = icmp_eq  i15 %i_1, i15 17048" [sparsefpgaimp/loop_uhat_sparse.cpp:96]   --->   Operation 13 'icmp' 'icmp_ln96' <Predicate = true> <Delay = 1.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (1.94ns)   --->   "%add_ln96 = add i15 %i_1, i15 1" [sparsefpgaimp/loop_uhat_sparse.cpp:96]   --->   Operation 14 'add' 'add_ln96' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln96 = br i1 %icmp_ln96, void %for.inc96.split_ifconv, void %for.end98.exitStub" [sparsefpgaimp/loop_uhat_sparse.cpp:96]   --->   Operation 15 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i15 %i_1" [sparsefpgaimp/loop_uhat_sparse.cpp:96]   --->   Operation 16 'zext' 'zext_ln96' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%output_data_addr = getelementptr i64 %output_data, i64 0, i64 %zext_ln96" [sparsefpgaimp/loop_uhat_sparse.cpp:98]   --->   Operation 17 'getelementptr' 'output_data_addr' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (3.25ns)   --->   "%val = load i15 %output_data_addr" [sparsefpgaimp/loop_uhat_sparse.cpp:98]   --->   Operation 18 'load' 'val' <Predicate = (!icmp_ln96)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 17048> <RAM>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln96 = store i15 %add_ln96, i15 %i" [sparsefpgaimp/loop_uhat_sparse.cpp:96]   --->   Operation 19 'store' 'store_ln96' <Predicate = (!icmp_ln96)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.74>
ST_2 : Operation 20 [1/2] (3.25ns)   --->   "%val = load i15 %output_data_addr" [sparsefpgaimp/loop_uhat_sparse.cpp:98]   --->   Operation 20 'load' 'val' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 17048> <RAM>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%bitcast_ln724 = bitcast i64 %val" [sparsefpgaimp/loop_uhat_sparse.cpp:98]   --->   Operation 21 'bitcast' 'bitcast_ln724' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln140 = trunc i64 %bitcast_ln724" [sparsefpgaimp/loop_uhat_sparse.cpp:98]   --->   Operation 22 'trunc' 'trunc_ln140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724, i32 63" [sparsefpgaimp/loop_uhat_sparse.cpp:98]   --->   Operation 23 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp2 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln724, i32 52, i32 62" [sparsefpgaimp/loop_uhat_sparse.cpp:98]   --->   Operation 24 'partselect' 'tmp2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln140 = zext i11 %tmp2" [sparsefpgaimp/loop_uhat_sparse.cpp:98]   --->   Operation 25 'zext' 'zext_ln140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln140_1 = trunc i64 %bitcast_ln724" [sparsefpgaimp/loop_uhat_sparse.cpp:98]   --->   Operation 26 'trunc' 'trunc_ln140_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (3.49ns)   --->   "%icmp_ln140 = icmp_eq  i63 %trunc_ln140, i63 0" [sparsefpgaimp/loop_uhat_sparse.cpp:98]   --->   Operation 27 'icmp' 'icmp_ln140' <Predicate = true> <Delay = 3.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.54ns)   --->   "%sub_ln140 = sub i12 1075, i12 %zext_ln140" [sparsefpgaimp/loop_uhat_sparse.cpp:98]   --->   Operation 28 'sub' 'sub_ln140' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.63ns)   --->   "%icmp_ln140_1 = icmp_eq  i11 %tmp2, i11 1075" [sparsefpgaimp/loop_uhat_sparse.cpp:98]   --->   Operation 29 'icmp' 'icmp_ln140_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.54ns)   --->   "%sub_ln140_1 = sub i12 0, i12 %sub_ln140" [sparsefpgaimp/loop_uhat_sparse.cpp:98]   --->   Operation 30 'sub' 'sub_ln140_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %sub_ln140_1, i32 6, i32 11" [sparsefpgaimp/loop_uhat_sparse.cpp:98]   --->   Operation 31 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.07>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln140_2_cast2 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln140_1" [sparsefpgaimp/loop_uhat_sparse.cpp:98]   --->   Operation 32 'bitconcatenate' 'zext_ln140_2_cast2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln140_1 = zext i53 %zext_ln140_2_cast2" [sparsefpgaimp/loop_uhat_sparse.cpp:98]   --->   Operation 33 'zext' 'zext_ln140_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln140_2 = zext i53 %zext_ln140_2_cast2" [sparsefpgaimp/loop_uhat_sparse.cpp:98]   --->   Operation 34 'zext' 'zext_ln140_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.54ns)   --->   "%icmp_ln140_2 = icmp_sgt  i12 %sub_ln140, i12 0" [sparsefpgaimp/loop_uhat_sparse.cpp:98]   --->   Operation 35 'icmp' 'icmp_ln140_2' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (1.54ns)   --->   "%icmp_ln140_3 = icmp_slt  i12 %sub_ln140, i12 54" [sparsefpgaimp/loop_uhat_sparse.cpp:98]   --->   Operation 36 'icmp' 'icmp_ln140_3' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (1.82ns)   --->   "%icmp_ln140_4 = icmp_slt  i6 %tmp_29, i6 1" [sparsefpgaimp/loop_uhat_sparse.cpp:98]   --->   Operation 37 'icmp' 'icmp_ln140_4' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln140 = sext i12 %sub_ln140" [sparsefpgaimp/loop_uhat_sparse.cpp:98]   --->   Operation 38 'sext' 'sext_ln140' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln140_3 = zext i32 %sext_ln140" [sparsefpgaimp/loop_uhat_sparse.cpp:98]   --->   Operation 39 'zext' 'zext_ln140_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (4.61ns)   --->   "%lshr_ln140 = lshr i54 %zext_ln140_1, i54 %zext_ln140_3" [sparsefpgaimp/loop_uhat_sparse.cpp:98]   --->   Operation 40 'lshr' 'lshr_ln140' <Predicate = true> <Delay = 4.61> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node select_ln140_1)   --->   "%trunc_ln140_2 = trunc i54 %lshr_ln140" [sparsefpgaimp/loop_uhat_sparse.cpp:98]   --->   Operation 41 'trunc' 'trunc_ln140_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node select_ln140_1)   --->   "%sext_ln140_1 = sext i25 %trunc_ln140_2" [sparsefpgaimp/loop_uhat_sparse.cpp:98]   --->   Operation 42 'sext' 'sext_ln140_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln140_2 = sext i12 %sub_ln140_1" [sparsefpgaimp/loop_uhat_sparse.cpp:98]   --->   Operation 43 'sext' 'sext_ln140_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln140_4 = zext i32 %sext_ln140_2" [sparsefpgaimp/loop_uhat_sparse.cpp:98]   --->   Operation 44 'zext' 'zext_ln140_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (4.61ns)   --->   "%shl_ln140 = shl i64 %zext_ln140_2, i64 %zext_ln140_4" [sparsefpgaimp/loop_uhat_sparse.cpp:98]   --->   Operation 45 'shl' 'shl_ln140' <Predicate = true> <Delay = 4.61> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node select_ln140)   --->   "%xor_ln140 = xor i1 %icmp_ln140, i1 1" [sparsefpgaimp/loop_uhat_sparse.cpp:98]   --->   Operation 46 'xor' 'xor_ln140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node select_ln140)   --->   "%and_ln140 = and i1 %icmp_ln140_1, i1 %xor_ln140" [sparsefpgaimp/loop_uhat_sparse.cpp:98]   --->   Operation 47 'and' 'and_ln140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln140 = select i1 %and_ln140, i53 %zext_ln140_2_cast2, i53 0" [sparsefpgaimp/loop_uhat_sparse.cpp:98]   --->   Operation 48 'select' 'select_ln140' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node select_ln140_1)   --->   "%zext_ln140_5 = zext i53 %select_ln140" [sparsefpgaimp/loop_uhat_sparse.cpp:98]   --->   Operation 49 'zext' 'zext_ln140_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.97ns)   --->   "%or_ln140 = or i1 %icmp_ln140, i1 %icmp_ln140_1" [sparsefpgaimp/loop_uhat_sparse.cpp:98]   --->   Operation 50 'or' 'or_ln140' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node select_ln140_1)   --->   "%xor_ln140_1 = xor i1 %or_ln140, i1 1" [sparsefpgaimp/loop_uhat_sparse.cpp:98]   --->   Operation 51 'xor' 'xor_ln140_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node select_ln140_1)   --->   "%and_ln140_1 = and i1 %icmp_ln140_3, i1 %xor_ln140_1" [sparsefpgaimp/loop_uhat_sparse.cpp:98]   --->   Operation 52 'and' 'and_ln140_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln140_1)   --->   "%and_ln140_2 = and i1 %and_ln140_1, i1 %icmp_ln140_2" [sparsefpgaimp/loop_uhat_sparse.cpp:98]   --->   Operation 53 'and' 'and_ln140_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln140_1 = select i1 %and_ln140_2, i54 %sext_ln140_1, i54 %zext_ln140_5" [sparsefpgaimp/loop_uhat_sparse.cpp:98]   --->   Operation 54 'select' 'select_ln140_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node select_ln140_2)   --->   "%sext_ln140_3 = sext i54 %select_ln140_1" [sparsefpgaimp/loop_uhat_sparse.cpp:98]   --->   Operation 55 'sext' 'sext_ln140_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node select_ln140_2)   --->   "%or_ln140_1 = or i1 %or_ln140, i1 %icmp_ln140_2" [sparsefpgaimp/loop_uhat_sparse.cpp:98]   --->   Operation 56 'or' 'or_ln140_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node select_ln140_2)   --->   "%xor_ln140_2 = xor i1 %or_ln140_1, i1 1" [sparsefpgaimp/loop_uhat_sparse.cpp:98]   --->   Operation 57 'xor' 'xor_ln140_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node select_ln140_2)   --->   "%and_ln140_3 = and i1 %icmp_ln140_4, i1 %xor_ln140_2" [sparsefpgaimp/loop_uhat_sparse.cpp:98]   --->   Operation 58 'and' 'and_ln140_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln140_2 = select i1 %and_ln140_3, i64 %shl_ln140, i64 %sext_ln140_3" [sparsefpgaimp/loop_uhat_sparse.cpp:98]   --->   Operation 59 'select' 'select_ln140_2' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 67 'ret' 'ret_ln0' <Predicate = (icmp_ln96)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%specpipeline_ln96 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [sparsefpgaimp/loop_uhat_sparse.cpp:96]   --->   Operation 60 'specpipeline' 'specpipeline_ln96' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%speclooptripcount_ln96 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17048, i64 17048, i64 17048" [sparsefpgaimp/loop_uhat_sparse.cpp:96]   --->   Operation 61 'speclooptripcount' 'speclooptripcount_ln96' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%specloopname_ln96 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [sparsefpgaimp/loop_uhat_sparse.cpp:96]   --->   Operation 62 'specloopname' 'specloopname_ln96' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (3.52ns)   --->   "%sub_ln140_2 = sub i64 0, i64 %select_ln140_2" [sparsefpgaimp/loop_uhat_sparse.cpp:98]   --->   Operation 63 'sub' 'sub_ln140_2' <Predicate = (tmp)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (1.48ns)   --->   "%data_out_data = select i1 %tmp, i64 %sub_ln140_2, i64 %select_ln140_2" [sparsefpgaimp/loop_uhat_sparse.cpp:98]   --->   Operation 64 'select' 'data_out_data' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (1.00ns)   --->   "%write_ln99 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %outStream_V_data_V, i8 %outStream_V_keep_V, i8 %outStream_V_strb_V, i1 %outStream_V_last_V, i64 %data_out_data, i8 0, i8 0, i1 0" [sparsefpgaimp/loop_uhat_sparse.cpp:99]   --->   Operation 65 'write' 'write_ln99' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln96 = br void %for.inc96" [sparsefpgaimp/loop_uhat_sparse.cpp:96]   --->   Operation 66 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ outStream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                       (alloca             ) [ 01000]
specaxissidechannel_ln0 (specaxissidechannel) [ 00000]
specinterface_ln0       (specinterface      ) [ 00000]
store_ln96              (store              ) [ 00000]
br_ln0                  (br                 ) [ 00000]
i_1                     (load               ) [ 00000]
icmp_ln96               (icmp               ) [ 01110]
add_ln96                (add                ) [ 00000]
br_ln96                 (br                 ) [ 00000]
zext_ln96               (zext               ) [ 00000]
output_data_addr        (getelementptr      ) [ 01100]
store_ln96              (store              ) [ 00000]
val                     (load               ) [ 00000]
bitcast_ln724           (bitcast            ) [ 00000]
trunc_ln140             (trunc              ) [ 00000]
tmp                     (bitselect          ) [ 01011]
tmp2                    (partselect         ) [ 00000]
zext_ln140              (zext               ) [ 00000]
trunc_ln140_1           (trunc              ) [ 01010]
icmp_ln140              (icmp               ) [ 01010]
sub_ln140               (sub                ) [ 01010]
icmp_ln140_1            (icmp               ) [ 01010]
sub_ln140_1             (sub                ) [ 01010]
tmp_29                  (partselect         ) [ 01010]
zext_ln140_2_cast2      (bitconcatenate     ) [ 00000]
zext_ln140_1            (zext               ) [ 00000]
zext_ln140_2            (zext               ) [ 00000]
icmp_ln140_2            (icmp               ) [ 00000]
icmp_ln140_3            (icmp               ) [ 00000]
icmp_ln140_4            (icmp               ) [ 00000]
sext_ln140              (sext               ) [ 00000]
zext_ln140_3            (zext               ) [ 00000]
lshr_ln140              (lshr               ) [ 00000]
trunc_ln140_2           (trunc              ) [ 00000]
sext_ln140_1            (sext               ) [ 00000]
sext_ln140_2            (sext               ) [ 00000]
zext_ln140_4            (zext               ) [ 00000]
shl_ln140               (shl                ) [ 00000]
xor_ln140               (xor                ) [ 00000]
and_ln140               (and                ) [ 00000]
select_ln140            (select             ) [ 00000]
zext_ln140_5            (zext               ) [ 00000]
or_ln140                (or                 ) [ 00000]
xor_ln140_1             (xor                ) [ 00000]
and_ln140_1             (and                ) [ 00000]
and_ln140_2             (and                ) [ 00000]
select_ln140_1          (select             ) [ 00000]
sext_ln140_3            (sext               ) [ 00000]
or_ln140_1              (or                 ) [ 00000]
xor_ln140_2             (xor                ) [ 00000]
and_ln140_3             (and                ) [ 00000]
select_ln140_2          (select             ) [ 01001]
specpipeline_ln96       (specpipeline       ) [ 00000]
speclooptripcount_ln96  (speclooptripcount  ) [ 00000]
specloopname_ln96       (specloopname       ) [ 00000]
sub_ln140_2             (sub                ) [ 00000]
data_out_data           (select             ) [ 00000]
write_ln99              (write              ) [ 00000]
br_ln96                 (br                 ) [ 00000]
ret_ln0                 (ret                ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="outStream_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="outStream_V_keep_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="outStream_V_strb_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="outStream_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="i_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="write_ln99_write_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="64" slack="0"/>
<pin id="95" dir="0" index="2" bw="8" slack="0"/>
<pin id="96" dir="0" index="3" bw="8" slack="0"/>
<pin id="97" dir="0" index="4" bw="1" slack="0"/>
<pin id="98" dir="0" index="5" bw="64" slack="0"/>
<pin id="99" dir="0" index="6" bw="1" slack="0"/>
<pin id="100" dir="0" index="7" bw="1" slack="0"/>
<pin id="101" dir="0" index="8" bw="1" slack="0"/>
<pin id="102" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln99/4 "/>
</bind>
</comp>

<comp id="111" class="1004" name="output_data_addr_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="64" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="15" slack="0"/>
<pin id="115" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_data_addr/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="15" slack="0"/>
<pin id="120" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="val/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="store_ln96_store_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="15" slack="0"/>
<pin id="127" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln96/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="i_1_load_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="15" slack="0"/>
<pin id="131" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="icmp_ln96_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="15" slack="0"/>
<pin id="134" dir="0" index="1" bw="15" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln96/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="add_ln96_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="15" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln96/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="zext_ln96_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="15" slack="0"/>
<pin id="146" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln96/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="store_ln96_store_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="15" slack="0"/>
<pin id="151" dir="0" index="1" bw="15" slack="0"/>
<pin id="152" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln96/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="bitcast_ln724_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="64" slack="0"/>
<pin id="156" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln724/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="trunc_ln140_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="64" slack="0"/>
<pin id="160" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln140/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="tmp_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="64" slack="0"/>
<pin id="165" dir="0" index="2" bw="7" slack="0"/>
<pin id="166" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="tmp2_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="11" slack="0"/>
<pin id="172" dir="0" index="1" bw="64" slack="0"/>
<pin id="173" dir="0" index="2" bw="7" slack="0"/>
<pin id="174" dir="0" index="3" bw="7" slack="0"/>
<pin id="175" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp2/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="zext_ln140_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="11" slack="0"/>
<pin id="182" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="trunc_ln140_1_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="64" slack="0"/>
<pin id="186" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln140_1/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="icmp_ln140_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="63" slack="0"/>
<pin id="190" dir="0" index="1" bw="63" slack="0"/>
<pin id="191" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln140/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="sub_ln140_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="12" slack="0"/>
<pin id="196" dir="0" index="1" bw="11" slack="0"/>
<pin id="197" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln140/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="icmp_ln140_1_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="11" slack="0"/>
<pin id="202" dir="0" index="1" bw="11" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln140_1/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="sub_ln140_1_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="12" slack="0"/>
<pin id="209" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln140_1/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_29_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="6" slack="0"/>
<pin id="214" dir="0" index="1" bw="12" slack="0"/>
<pin id="215" dir="0" index="2" bw="4" slack="0"/>
<pin id="216" dir="0" index="3" bw="5" slack="0"/>
<pin id="217" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_29/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="zext_ln140_2_cast2_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="53" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="52" slack="1"/>
<pin id="226" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln140_2_cast2/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="zext_ln140_1_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="53" slack="0"/>
<pin id="231" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140_1/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="zext_ln140_2_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="53" slack="0"/>
<pin id="235" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140_2/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="icmp_ln140_2_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="12" slack="1"/>
<pin id="239" dir="0" index="1" bw="12" slack="0"/>
<pin id="240" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln140_2/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="icmp_ln140_3_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="12" slack="1"/>
<pin id="244" dir="0" index="1" bw="12" slack="0"/>
<pin id="245" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln140_3/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="icmp_ln140_4_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="6" slack="1"/>
<pin id="249" dir="0" index="1" bw="6" slack="0"/>
<pin id="250" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln140_4/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="sext_ln140_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="12" slack="1"/>
<pin id="254" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln140/3 "/>
</bind>
</comp>

<comp id="255" class="1004" name="zext_ln140_3_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="12" slack="0"/>
<pin id="257" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140_3/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="lshr_ln140_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="53" slack="0"/>
<pin id="261" dir="0" index="1" bw="32" slack="0"/>
<pin id="262" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln140/3 "/>
</bind>
</comp>

<comp id="265" class="1004" name="trunc_ln140_2_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="54" slack="0"/>
<pin id="267" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln140_2/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="sext_ln140_1_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="25" slack="0"/>
<pin id="271" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln140_1/3 "/>
</bind>
</comp>

<comp id="273" class="1004" name="sext_ln140_2_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="12" slack="1"/>
<pin id="275" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln140_2/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="zext_ln140_4_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="12" slack="0"/>
<pin id="278" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140_4/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="shl_ln140_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="53" slack="0"/>
<pin id="282" dir="0" index="1" bw="32" slack="0"/>
<pin id="283" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln140/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="xor_ln140_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="1"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln140/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="and_ln140_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="1"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln140/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="select_ln140_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="0" index="1" bw="53" slack="0"/>
<pin id="299" dir="0" index="2" bw="53" slack="0"/>
<pin id="300" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln140/3 "/>
</bind>
</comp>

<comp id="304" class="1004" name="zext_ln140_5_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="53" slack="0"/>
<pin id="306" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140_5/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="or_ln140_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="1"/>
<pin id="310" dir="0" index="1" bw="1" slack="1"/>
<pin id="311" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln140/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="xor_ln140_1_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln140_1/3 "/>
</bind>
</comp>

<comp id="318" class="1004" name="and_ln140_1_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln140_1/3 "/>
</bind>
</comp>

<comp id="324" class="1004" name="and_ln140_2_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln140_2/3 "/>
</bind>
</comp>

<comp id="330" class="1004" name="select_ln140_1_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="54" slack="0"/>
<pin id="333" dir="0" index="2" bw="54" slack="0"/>
<pin id="334" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln140_1/3 "/>
</bind>
</comp>

<comp id="338" class="1004" name="sext_ln140_3_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="54" slack="0"/>
<pin id="340" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln140_3/3 "/>
</bind>
</comp>

<comp id="342" class="1004" name="or_ln140_1_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln140_1/3 "/>
</bind>
</comp>

<comp id="348" class="1004" name="xor_ln140_2_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln140_2/3 "/>
</bind>
</comp>

<comp id="354" class="1004" name="and_ln140_3_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln140_3/3 "/>
</bind>
</comp>

<comp id="360" class="1004" name="select_ln140_2_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="0" index="1" bw="64" slack="0"/>
<pin id="363" dir="0" index="2" bw="64" slack="0"/>
<pin id="364" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln140_2/3 "/>
</bind>
</comp>

<comp id="368" class="1004" name="sub_ln140_2_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="0"/>
<pin id="370" dir="0" index="1" bw="64" slack="1"/>
<pin id="371" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln140_2/4 "/>
</bind>
</comp>

<comp id="373" class="1004" name="data_out_data_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="2"/>
<pin id="375" dir="0" index="1" bw="64" slack="0"/>
<pin id="376" dir="0" index="2" bw="64" slack="1"/>
<pin id="377" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="data_out_data/4 "/>
</bind>
</comp>

<comp id="380" class="1005" name="i_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="15" slack="0"/>
<pin id="382" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="387" class="1005" name="icmp_ln96_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="2"/>
<pin id="389" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln96 "/>
</bind>
</comp>

<comp id="391" class="1005" name="output_data_addr_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="15" slack="1"/>
<pin id="393" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="output_data_addr "/>
</bind>
</comp>

<comp id="396" class="1005" name="tmp_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="2"/>
<pin id="398" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="401" class="1005" name="trunc_ln140_1_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="52" slack="1"/>
<pin id="403" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln140_1 "/>
</bind>
</comp>

<comp id="406" class="1005" name="icmp_ln140_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="1"/>
<pin id="408" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln140 "/>
</bind>
</comp>

<comp id="412" class="1005" name="sub_ln140_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="12" slack="1"/>
<pin id="414" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln140 "/>
</bind>
</comp>

<comp id="419" class="1005" name="icmp_ln140_1_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="1"/>
<pin id="421" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln140_1 "/>
</bind>
</comp>

<comp id="425" class="1005" name="sub_ln140_1_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="12" slack="1"/>
<pin id="427" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln140_1 "/>
</bind>
</comp>

<comp id="430" class="1005" name="tmp_29_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="6" slack="1"/>
<pin id="432" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_29 "/>
</bind>
</comp>

<comp id="435" class="1005" name="select_ln140_2_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="64" slack="1"/>
<pin id="437" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln140_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="91"><net_src comp="10" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="103"><net_src comp="82" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="104"><net_src comp="2" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="106"><net_src comp="6" pin="0"/><net_sink comp="92" pin=3"/></net>

<net id="107"><net_src comp="8" pin="0"/><net_sink comp="92" pin=4"/></net>

<net id="108"><net_src comp="84" pin="0"/><net_sink comp="92" pin=6"/></net>

<net id="109"><net_src comp="84" pin="0"/><net_sink comp="92" pin=7"/></net>

<net id="110"><net_src comp="86" pin="0"/><net_sink comp="92" pin=8"/></net>

<net id="116"><net_src comp="0" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="36" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="111" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="128"><net_src comp="30" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="136"><net_src comp="129" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="32" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="129" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="34" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="147"><net_src comp="129" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="153"><net_src comp="138" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="157"><net_src comp="118" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="154" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="167"><net_src comp="38" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="154" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="169"><net_src comp="40" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="176"><net_src comp="42" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="154" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="178"><net_src comp="44" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="179"><net_src comp="46" pin="0"/><net_sink comp="170" pin=3"/></net>

<net id="183"><net_src comp="170" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="154" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="192"><net_src comp="158" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="48" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="50" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="180" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="170" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="52" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="54" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="194" pin="2"/><net_sink comp="206" pin=1"/></net>

<net id="218"><net_src comp="56" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="206" pin="2"/><net_sink comp="212" pin=1"/></net>

<net id="220"><net_src comp="58" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="221"><net_src comp="60" pin="0"/><net_sink comp="212" pin=3"/></net>

<net id="227"><net_src comp="62" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="64" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="222" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="222" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="241"><net_src comp="54" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="246"><net_src comp="66" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="251"><net_src comp="68" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="258"><net_src comp="252" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="263"><net_src comp="229" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="255" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="268"><net_src comp="259" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="265" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="279"><net_src comp="273" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="284"><net_src comp="233" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="276" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="64" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="295"><net_src comp="286" pin="2"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="291" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="222" pin="3"/><net_sink comp="296" pin=1"/></net>

<net id="303"><net_src comp="70" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="307"><net_src comp="296" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="316"><net_src comp="308" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="64" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="242" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="312" pin="2"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="318" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="237" pin="2"/><net_sink comp="324" pin=1"/></net>

<net id="335"><net_src comp="324" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="269" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="337"><net_src comp="304" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="341"><net_src comp="330" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="346"><net_src comp="308" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="237" pin="2"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="342" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="64" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="247" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="348" pin="2"/><net_sink comp="354" pin=1"/></net>

<net id="365"><net_src comp="354" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="366"><net_src comp="280" pin="2"/><net_sink comp="360" pin=1"/></net>

<net id="367"><net_src comp="338" pin="1"/><net_sink comp="360" pin=2"/></net>

<net id="372"><net_src comp="36" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="378"><net_src comp="368" pin="2"/><net_sink comp="373" pin=1"/></net>

<net id="379"><net_src comp="373" pin="3"/><net_sink comp="92" pin=5"/></net>

<net id="383"><net_src comp="88" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="385"><net_src comp="380" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="386"><net_src comp="380" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="390"><net_src comp="132" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="394"><net_src comp="111" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="399"><net_src comp="162" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="404"><net_src comp="184" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="409"><net_src comp="188" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="411"><net_src comp="406" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="415"><net_src comp="194" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="417"><net_src comp="412" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="418"><net_src comp="412" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="422"><net_src comp="200" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="424"><net_src comp="419" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="428"><net_src comp="206" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="433"><net_src comp="212" pin="4"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="438"><net_src comp="360" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="440"><net_src comp="435" pin="1"/><net_sink comp="373" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outStream_V_data_V | {4 }
	Port: outStream_V_keep_V | {4 }
	Port: outStream_V_strb_V | {4 }
	Port: outStream_V_last_V | {4 }
 - Input state : 
	Port: loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6 : output_data | {1 2 }
	Port: loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6 : outStream_V_data_V | {}
	Port: loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6 : outStream_V_keep_V | {}
	Port: loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6 : outStream_V_strb_V | {}
	Port: loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6 : outStream_V_last_V | {}
  - Chain level:
	State 1
		store_ln96 : 1
		i_1 : 1
		icmp_ln96 : 2
		add_ln96 : 2
		br_ln96 : 3
		zext_ln96 : 2
		output_data_addr : 3
		val : 4
		store_ln96 : 3
	State 2
		bitcast_ln724 : 1
		trunc_ln140 : 2
		tmp : 2
		tmp2 : 2
		zext_ln140 : 3
		trunc_ln140_1 : 2
		icmp_ln140 : 3
		sub_ln140 : 4
		icmp_ln140_1 : 3
		sub_ln140_1 : 5
		tmp_29 : 6
	State 3
		zext_ln140_1 : 1
		zext_ln140_2 : 1
		zext_ln140_3 : 1
		lshr_ln140 : 2
		trunc_ln140_2 : 3
		sext_ln140_1 : 4
		zext_ln140_4 : 1
		shl_ln140 : 2
		zext_ln140_5 : 1
		select_ln140_1 : 5
		sext_ln140_3 : 6
		select_ln140_2 : 7
	State 4
		data_out_data : 1
		write_ln99 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |    select_ln140_fu_296    |    0    |    53   |
|  select  |   select_ln140_1_fu_330   |    0    |    54   |
|          |   select_ln140_2_fu_360   |    0    |    64   |
|          |    data_out_data_fu_373   |    0    |    64   |
|----------|---------------------------|---------|---------|
|   lshr   |     lshr_ln140_fu_259     |    0    |   159   |
|----------|---------------------------|---------|---------|
|    shl   |      shl_ln140_fu_280     |    0    |   159   |
|----------|---------------------------|---------|---------|
|          |      icmp_ln96_fu_132     |    0    |    20   |
|          |     icmp_ln140_fu_188     |    0    |    70   |
|   icmp   |    icmp_ln140_1_fu_200    |    0    |    12   |
|          |    icmp_ln140_2_fu_237    |    0    |    12   |
|          |    icmp_ln140_3_fu_242    |    0    |    12   |
|          |    icmp_ln140_4_fu_247    |    0    |    14   |
|----------|---------------------------|---------|---------|
|          |      sub_ln140_fu_194     |    0    |    12   |
|    sub   |     sub_ln140_1_fu_206    |    0    |    12   |
|          |     sub_ln140_2_fu_368    |    0    |    71   |
|----------|---------------------------|---------|---------|
|    add   |      add_ln96_fu_138      |    0    |    20   |
|----------|---------------------------|---------|---------|
|          |      and_ln140_fu_291     |    0    |    2    |
|    and   |     and_ln140_1_fu_318    |    0    |    2    |
|          |     and_ln140_2_fu_324    |    0    |    2    |
|          |     and_ln140_3_fu_354    |    0    |    2    |
|----------|---------------------------|---------|---------|
|          |      xor_ln140_fu_286     |    0    |    2    |
|    xor   |     xor_ln140_1_fu_312    |    0    |    2    |
|          |     xor_ln140_2_fu_348    |    0    |    2    |
|----------|---------------------------|---------|---------|
|    or    |      or_ln140_fu_308      |    0    |    2    |
|          |     or_ln140_1_fu_342     |    0    |    2    |
|----------|---------------------------|---------|---------|
|   write  |   write_ln99_write_fu_92  |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |      zext_ln96_fu_144     |    0    |    0    |
|          |     zext_ln140_fu_180     |    0    |    0    |
|          |    zext_ln140_1_fu_229    |    0    |    0    |
|   zext   |    zext_ln140_2_fu_233    |    0    |    0    |
|          |    zext_ln140_3_fu_255    |    0    |    0    |
|          |    zext_ln140_4_fu_276    |    0    |    0    |
|          |    zext_ln140_5_fu_304    |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |     trunc_ln140_fu_158    |    0    |    0    |
|   trunc  |    trunc_ln140_1_fu_184   |    0    |    0    |
|          |    trunc_ln140_2_fu_265   |    0    |    0    |
|----------|---------------------------|---------|---------|
| bitselect|         tmp_fu_162        |    0    |    0    |
|----------|---------------------------|---------|---------|
|partselect|        tmp2_fu_170        |    0    |    0    |
|          |       tmp_29_fu_212       |    0    |    0    |
|----------|---------------------------|---------|---------|
|bitconcatenate| zext_ln140_2_cast2_fu_222 |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |     sext_ln140_fu_252     |    0    |    0    |
|   sext   |    sext_ln140_1_fu_269    |    0    |    0    |
|          |    sext_ln140_2_fu_273    |    0    |    0    |
|          |    sext_ln140_3_fu_338    |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   826   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|        i_reg_380       |   15   |
|  icmp_ln140_1_reg_419  |    1   |
|   icmp_ln140_reg_406   |    1   |
|    icmp_ln96_reg_387   |    1   |
|output_data_addr_reg_391|   15   |
| select_ln140_2_reg_435 |   64   |
|   sub_ln140_1_reg_425  |   12   |
|    sub_ln140_reg_412   |   12   |
|     tmp_29_reg_430     |    6   |
|       tmp_reg_396      |    1   |
|  trunc_ln140_1_reg_401 |   52   |
+------------------------+--------+
|          Total         |   180  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_118 |  p0  |   2  |  15  |   30   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   30   ||  1.588  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   826  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   180  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   180  |   835  |
+-----------+--------+--------+--------+
