=====
SETUP
-0.002
9.762
9.760
u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p
1.567
1.815
u_psram/u_gowin_psram_if_2ch/u_dll
1.930
2.496
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s22
6.552
7.102
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s23
7.102
7.159
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s24
7.159
7.216
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s25
7.216
7.273
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s26
7.273
7.330
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n259_s1
7.904
8.965
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_1_s0
9.762
=====
SETUP
-0.002
9.762
9.760
u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p
1.567
1.815
u_psram/u_gowin_psram_if_2ch/u_dll
1.930
2.496
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s22
6.552
7.102
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s23
7.102
7.159
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s24
7.159
7.216
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s25
7.216
7.273
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s26
7.273
7.330
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n259_s1
7.904
8.965
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_2_s0
9.762
=====
SETUP
-0.002
9.762
9.760
u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p
1.567
1.815
u_psram/u_gowin_psram_if_2ch/u_dll
1.930
2.496
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s22
6.552
7.102
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s23
7.102
7.159
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s24
7.159
7.216
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s25
7.216
7.273
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s26
7.273
7.330
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n259_s1
7.904
8.965
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_3_s0
9.762
=====
SETUP
-0.002
9.762
9.760
u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p
1.567
1.815
u_psram/u_gowin_psram_if_2ch/u_dll
1.930
2.496
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s22
6.552
7.102
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s23
7.102
7.159
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s24
7.159
7.216
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s25
7.216
7.273
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s26
7.273
7.330
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n259_s1
7.904
8.965
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_4_s0
9.762
=====
SETUP
-0.002
9.762
9.760
u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p
1.567
1.815
u_psram/u_gowin_psram_if_2ch/u_dll
1.930
2.496
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s22
6.552
7.102
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s23
7.102
7.159
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s24
7.159
7.216
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s25
7.216
7.273
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s26
7.273
7.330
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n259_s1
7.904
8.965
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_5_s0
9.762
=====
SETUP
-0.002
9.762
9.760
u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p
1.567
1.815
u_psram/u_gowin_psram_if_2ch/u_dll
1.930
2.496
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s22
6.552
7.102
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s23
7.102
7.159
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s24
7.159
7.216
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s25
7.216
7.273
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s26
7.273
7.330
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n259_s1
7.904
8.965
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_6_s0
9.762
=====
SETUP
0.029
9.375
9.403
u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p
1.567
1.815
u_psram/u_gowin_psram_if_2ch/u_dll
1.930
2.496
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s22
6.552
7.102
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s23
7.102
7.159
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s24
7.159
7.216
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s25
7.216
7.273
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s26
7.273
7.327
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n203_s3
8.276
9.375
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_0_s1
9.375
=====
SETUP
0.089
9.671
9.760
u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p
1.567
1.815
u_psram/u_gowin_psram_if_2ch/u_dll
1.930
2.496
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s22
6.552
7.102
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s23
7.102
7.159
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s24
7.159
7.216
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s25
7.216
7.273
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s26
7.273
7.330
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n259_s1
7.904
8.965
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_7_s0
9.671
=====
SETUP
0.089
9.671
9.760
u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p
1.567
1.815
u_psram/u_gowin_psram_if_2ch/u_dll
1.930
2.496
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s22
6.552
7.102
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s23
7.102
7.159
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s24
7.159
7.216
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s25
7.216
7.273
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s26
7.273
7.330
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n259_s1
7.904
8.965
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_8_s0
9.671
=====
SETUP
1.091
8.669
9.760
u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p
1.567
1.815
u_psram/u_gowin_psram_if_2ch/u_dll
1.930
2.496
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s24
5.573
6.123
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s25
6.123
6.180
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s26
6.180
6.237
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n259_s1
6.811
7.872
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_1_s0
8.669
=====
SETUP
1.091
8.669
9.760
u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p
1.567
1.815
u_psram/u_gowin_psram_if_2ch/u_dll
1.930
2.496
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s24
5.573
6.123
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s25
6.123
6.180
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s26
6.180
6.237
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n259_s1
6.811
7.872
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_2_s0
8.669
=====
SETUP
1.091
8.669
9.760
u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p
1.567
1.815
u_psram/u_gowin_psram_if_2ch/u_dll
1.930
2.496
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s24
5.573
6.123
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s25
6.123
6.180
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s26
6.180
6.237
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n259_s1
6.811
7.872
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_3_s0
8.669
=====
SETUP
1.091
8.669
9.760
u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p
1.567
1.815
u_psram/u_gowin_psram_if_2ch/u_dll
1.930
2.496
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s24
5.573
6.123
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s25
6.123
6.180
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s26
6.180
6.237
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n259_s1
6.811
7.872
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_4_s0
8.669
=====
SETUP
1.091
8.669
9.760
u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p
1.567
1.815
u_psram/u_gowin_psram_if_2ch/u_dll
1.930
2.496
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s24
5.573
6.123
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s25
6.123
6.180
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s26
6.180
6.237
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n259_s1
6.811
7.872
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_5_s0
8.669
=====
SETUP
1.091
8.669
9.760
u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p
1.567
1.815
u_psram/u_gowin_psram_if_2ch/u_dll
1.930
2.496
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s24
5.573
6.123
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s25
6.123
6.180
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s26
6.180
6.237
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n259_s1
6.811
7.872
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_6_s0
8.669
=====
SETUP
1.182
8.578
9.760
u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p
1.567
1.815
u_psram/u_gowin_psram_if_2ch/u_dll
1.930
2.496
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s24
5.573
6.123
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s25
6.123
6.180
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s26
6.180
6.237
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n259_s1
6.811
7.872
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_7_s0
8.578
=====
SETUP
1.182
8.578
9.760
u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p
1.567
1.815
u_psram/u_gowin_psram_if_2ch/u_dll
1.930
2.496
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s24
5.573
6.123
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s25
6.123
6.180
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s26
6.180
6.237
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n259_s1
6.811
7.872
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_8_s0
8.578
=====
SETUP
1.189
8.215
9.403
u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p
1.567
1.815
u_psram/u_gowin_psram_if_2ch/u_dll
1.930
2.496
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s24
5.573
6.123
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s25
6.123
6.180
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s26
6.180
6.234
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n203_s3
7.183
8.215
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_0_s1
8.215
=====
SETUP
2.887
3.026
5.913
u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_4_s0
1.753
2.211
u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p
3.026
=====
SETUP
4.076
14.943
19.019
ff_wr0_s1
1.753
2.211
u_psram/w_cmd0_en_s0
3.511
4.610
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n2212_s0
7.368
7.994
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_s0
9.485
10.307
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s1
11.782
12.407
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s3
12.835
13.460
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_6_s
14.943
=====
SETUP
4.428
14.591
19.019
ff_wr0_s1
1.753
2.211
u_psram/w_cmd0_en_s0
3.511
4.610
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n2212_s0
7.368
7.994
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_s0
9.485
10.307
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s1
11.782
12.407
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s3
12.835
13.460
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_2_s
14.591
=====
SETUP
4.444
14.575
19.019
ff_wr0_s1
1.753
2.211
u_psram/w_cmd0_en_s0
3.511
4.610
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n2212_s0
7.368
7.994
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_s0
9.485
10.307
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s1
11.782
12.407
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s3
12.835
13.460
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_8_s
14.575
=====
SETUP
4.444
14.575
19.019
ff_wr0_s1
1.753
2.211
u_psram/w_cmd0_en_s0
3.511
4.610
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n2212_s0
7.368
7.994
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_s0
9.485
10.307
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s1
11.782
12.407
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s3
12.835
13.460
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_7_s
14.575
=====
SETUP
4.482
14.538
19.019
ff_wr0_s1
1.753
2.211
u_psram/w_cmd0_en_s0
3.511
4.610
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n2212_s0
7.368
7.994
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_s0
9.485
10.307
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s1
11.782
12.407
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s3
12.835
13.460
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_0_s
14.538
=====
SETUP
4.763
14.257
19.019
ff_wr0_s1
1.753
2.211
u_psram/w_cmd0_en_s0
3.511
4.610
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n2212_s0
7.368
7.994
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_s0
9.485
10.307
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s1
11.782
12.407
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s3
12.835
13.460
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_3_s
14.257
=====
HOLD
0.028
1.923
1.894
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_init/calib_0_s0
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4
1.923
=====
HOLD
0.060
1.954
1.894
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_init/calib_0_s0
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4
1.954
=====
HOLD
0.060
1.954
1.894
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_init/calib_0_s0
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4
1.954
=====
HOLD
0.096
1.990
1.894
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_init/calib_0_s0
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4
1.990
=====
HOLD
0.314
2.208
1.894
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_init/calib_0_s0
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4
2.208
=====
HOLD
0.314
2.208
1.894
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_init/calib_0_s0
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4
2.208
=====
HOLD
0.327
2.221
1.894
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_init/calib_0_s0
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4
2.221
=====
HOLD
0.327
2.221
1.894
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_init/calib_0_s0
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4
2.221
=====
HOLD
0.572
1.102
0.530
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_1_s4
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_1_s
1.102
=====
HOLD
0.579
1.109
0.530
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_0_s4
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_3_s
1.109
=====
HOLD
0.582
1.112
0.530
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_1_s4
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_3_s
1.112
=====
HOLD
0.592
1.121
0.530
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_0_s4
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_4_s
1.121
=====
HOLD
0.593
1.123
0.530
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_0_s4
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_1_s
1.123
=====
HOLD
0.661
2.556
1.894
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/calib_0_s0
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4
2.556
=====
HOLD
0.664
2.558
1.894
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/calib_0_s0
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4
2.558
=====
HOLD
0.688
2.582
1.894
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/calib_0_s0
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4
2.582
=====
HOLD
0.708
2.401
1.693
u_uart/ff_uart_count_3_s0
1.693
2.027
u_uart/n48_s2
2.029
2.401
u_uart/ff_uart_count_3_s0
2.401
=====
HOLD
0.708
2.401
1.693
u_uart/ff_uart_count_6_s0
1.693
2.027
u_uart/n45_s1
2.029
2.401
u_uart/ff_uart_count_6_s0
2.401
=====
HOLD
0.708
2.401
1.693
u_psram/u_gowin_psram_if_2ch/u_psram_sync/lock_cnt_8_s1
1.693
2.027
u_psram/u_gowin_psram_if_2ch/u_psram_sync/n31_s1
2.029
2.401
u_psram/u_gowin_psram_if_2ch/u_psram_sync/lock_cnt_8_s1
2.401
=====
HOLD
0.708
2.401
1.693
u_psram/ff_wait_cnt0_3_s1
1.693
2.027
u_psram/n98_s2
2.029
2.401
u_psram/ff_wait_cnt0_3_s1
2.401
=====
HOLD
0.708
1.222
0.515
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/read_calibration[0].times_reg_0_s1
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/n1222_s3
0.850
1.222
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/read_calibration[0].times_reg_0_s1
1.222
=====
HOLD
0.708
1.222
0.515
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/calib_cnt_5_s1
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/n1376_s2
0.850
1.222
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/calib_cnt_5_s1
1.222
=====
HOLD
0.708
1.222
0.515
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/read_calibration[0].check_cnt_8_s1
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/n1099_s2
0.850
1.222
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/read_calibration[0].check_cnt_8_s1
1.222
=====
HOLD
0.708
1.222
0.515
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/read_calibration[0].check_cnt_10_s1
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/n1097_s2
0.850
1.222
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/read_calibration[0].check_cnt_10_s1
1.222
=====
HOLD
0.708
1.222
0.515
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/timer_cnt1_4_s1
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/n693_s3
0.850
1.222
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/timer_cnt1_4_s1
1.222
