// Seed: 2048806205
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  always @(posedge 1) force id_4 = (1 ? 1'h0 : id_4) & id_1;
endmodule
module module_1 (
    input tri0 id_0,
    output supply0 id_1,
    output tri0 id_2,
    input wire id_3,
    input wor id_4,
    input supply1 id_5
);
  tri  id_7;
  wire id_8;
  assign id_2 = id_7 > id_0;
  nand (id_1, id_7, id_4, id_5, id_0, id_3, id_10, id_8);
  tri1 id_9;
  wire id_10;
  module_0(
      id_10, id_10, id_8, id_9
  );
  wire id_11;
  assign id_1 = 1'b0;
  string id_12 = "";
  assign id_7 = (id_4 == 1'b0);
  always @(*) begin
    id_9 = 1'b0;
  end
endmodule
