{"Source Block": ["oh/common/hdl/oh_regfile.v@38:49@HdlStmFor", "   \n   //#########################################\n   // read ports\n   //#########################################\t\n   \n   for (i=0;i<RP;i=i+1)\n     assign rd_data[(i+1)*DW-1:i*DW] = mem[rd_addr[(i+1)*AW-1:i*AW]];\n   \nendmodule // oh_regfile\n\n\n\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[44, "     assign rd_data[(i+1)*DW-1:i*DW] = mem[rd_addr[(i+1)*AW-1:i*AW]];\n"]], "Add": [[44, "     assign rd_data[i*RW+:RW] = {(RW){rd_valid[i]}} & \n"], [44, "\t\t\t\tmem[rd_addr[i*RAW+:RAW]];\n"]]}}