Timeout: 3561, Memory_limit: 13799
	10000.000000 (abstract query)
	10000.000000 (concrete query)

Config:
	(concrete bit-width limit: 8)
	(fineness: 2)
	(interpret-ex-cc-level: 2)
	(forward-check:	0)
	(full projection)
	(prioritization:	single)

#STAT# num_bits= 44 num_regs= 13 num_total_bits= 73
1  44
2  10
3  3

System
  int : 4133
  bool : 12137
  sum : 16270
  bool_op : 8013
  int_op : 14
    !  30
    !=_int  4
    &&  97
    ==  44
    ==_int  171
    ?:  5516
    ?:_int  1967
    {}  7
    |_2  6
    |_7  1
    ||  184


Property
  int : 0
  bool : 10
  sum : 10
  bool_op : 4
  int_op : 0
    !  2
    &&  1
    ==  1

Partial interpretation info:
  depth: 0
  count: 0
  count (d=0): 0

  depth (prop): 0
  count (prop): 0
  count (d=0) (prop): 0

	# of Inst.                  : 16353	(864 bytes each)
	  ExInst::hm_ExInst.size()  : 0	(984 bytes each)
	  SigInst::hm_SigInst.size(): 122	(904 bytes each)
	  NumInst::hm_NumInst.size(): 137	(888 bytes each)
	  OpInst::hm_OpInst.size()  : 482	(944 bytes each)
	  OpInst::hm_ITEInst.size() : 7483	(944 bytes each)
	  OpInst::hm_ETCInst.size() : 79	(944 bytes each)
	Total                       : 8303

	Memory (est.)               : 13.474457 MB
	  ExInst                    : 0.000000 MB
	  SigInst                   : 0.105179 MB
	  NumInst                   : 0.116020 MB
	  OpInst::OP                : 0.433929 MB
	  OpInst::ITE               : 6.736710 MB
	  OpInst::ETC               : 0.071121 MB

	(maximum function composition in T: 1)

---------------------------------------------------------------------------------------------
 Reachability Analysis Begins
---------------------------------------------------------------------------------------------
Loop_FrameNumber_#ReachabilityIterations_#RefinementIterations
---------------------------------------------------------------------------------------------
Loop_0_0_0
---------------------------------------------------------------------------------------------
[Basis Step]:
	F[0] = I
	SAT_a ? [ F[0] && !P ]: UNSAT

[First Step]:
	SAT_a ? [ F[0] & T & !P ]: UNSAT

[RES_1]       0	: 0	: 0 s: 0
[RES_0]    L  0 : 0 s: 0, mem: 31, time: 0.083763
[RES_1]       0	: 1	: 0 0 s: 0
[RES_0]    L  1 : 0 0 s: 0, mem: 31, time: 0.083917
---------------------------------------------------------------------------------------------
Loop_1_0_0
---------------------------------------------------------------------------------------------
	F[1] = P
	SAT_a ? [ F[1] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 3 -> 1)
	(10 + 3 -> 10 + 1)
	(3 -> 1 -> 1)
	(3 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s29_Sta_reg_Proc_0_CacheState == 2'd2)
		[1] w2	((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
[RES_1]       0	: 1	: 0 1 s: 1
[RES_0]    L  1 : 0 2 s: 2, mem: 32, time: 0.091698
---------------------------------------------------------------------------------------------
Loop_1_1_0
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[1] & T & !P+ ]: UNSAT
[RES_1]       0	: 1	: 0 1 s: 1
[RES_0]    L  1 : 0 2 s: 2, mem: 32, time: 0.091762
	[Forward propagation]:
	(F1 about to converge: #1)
		((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
[RES_1]       0	: 2	: 0 1 0 s: 1
[RES_0]    L  2 : 0 2 0 s: 2, mem: 32, time: 0.093834
---------------------------------------------------------------------------------------------
Loop_2_0_0
---------------------------------------------------------------------------------------------
	F[2] = P
	SAT_a ? [ F[2] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #23
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #23
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 5 -> 1)
	(12 + 5 -> 12 + 1)
	(5 -> 1 -> 1)
	(5 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4)
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 3 -> 1)
	(10 + 3 -> 10 + 1)
	(3 -> 1 -> 1)
	(3 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s29_Sta_reg_Proc_0_CacheState == 2'd2)
		[1] w2	((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
[RES_1]       0	: 2	: 0 1 1 s: 2
[RES_0]    L  2 : 0 2 2 s: 4, mem: 33, time: 0.121096
---------------------------------------------------------------------------------------------
Loop_2_1_0
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[2] & T & !P+ ]: UNSAT
[RES_1]       0	: 2	: 0 1 1 s: 2
[RES_0]    L  2 : 0 2 2 s: 4, mem: 33, time: 0.121158
	[Forward propagation]:
	(F1 about to converge: #1)
		((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	(F2 about to converge: #1)
		((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
[RES_1]       0	: 3	: 0 1 1 0 s: 2
[RES_0]    L  3 : 0 2 2 0 s: 4, mem: 33, time: 0.128025
---------------------------------------------------------------------------------------------
Loop_3_0_0
---------------------------------------------------------------------------------------------
	F[3] = P
	SAT_a ? [ F[3] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #23
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #23
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #77
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #77
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 11 -> 1)
	(18 + 11 -> 18 + 1)
	(11 -> 1 -> 1)
	(11 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2)
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(14 + 5 -> 14 + 3)
	(5 -> 3 -> 1)
	(5 -> 3 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4)
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 3 -> 1)
	(10 + 3 -> 10 + 1)
	(3 -> 1 -> 1)
	(3 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s29_Sta_reg_Proc_0_CacheState == 2'd2)
		[1] w2	((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
[RES_1]       0	: 3	: 0 1 1 1 s: 3
[RES_0]    L  3 : 0 2 2 2 s: 6, mem: 35, time: 0.205825
---------------------------------------------------------------------------------------------
Loop_3_1_0
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[3] & T & !P+ ]: UNSAT
[RES_1]       0	: 3	: 0 1 1 1 s: 3
[RES_0]    L  3 : 0 2 2 2 s: 6, mem: 35, time: 0.205915
	[Forward propagation]:
	(F1 about to converge: #1)
		((_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	(F2 about to converge: #1)
		((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	(F3 about to converge: #1)
		((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
[RES_1]       0	: 4	: 0 1 1 1 0 s: 3
[RES_0]    L  4 : 0 2 2 2 0 s: 6, mem: 35, time: 0.220385
---------------------------------------------------------------------------------------------
Loop_4_0_0
---------------------------------------------------------------------------------------------
	F[4] = P
	SAT_a ? [ F[4] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #23
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #23
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #77
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #77
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 13 -> 1)
	(18 + 13 -> 18 + 1)
	(13 -> 1 -> 1)
	(13 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s33_Sta_reg_Proc_1_CacheState == 2'd2)
		[1] w2	((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 11 -> 2)
	(23 + 11 -> 23 + 2)
	(11 -> 2 -> 2)
	(11 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(14 + 5 -> 14 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(10 + 3 -> 10 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s29_Sta_reg_Proc_0_CacheState$next == _s33_Sta_reg_Proc_1_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s29_Sta_reg_Proc_0_CacheState == _s33_Sta_reg_Proc_1_CacheState))
		[1] w2	((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s29_Sta_reg_Proc_0_CacheState == _s33_Sta_reg_Proc_1_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
[RES_1]       0	: 4	: 0 2 2 2 1 s: 7
[RES_0]    L  4 : 0 4 5 5 3 s: 17, mem: 37, time: 0.367207
---------------------------------------------------------------------------------------------
Loop_4_1_0
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[4] & T & !P+ ]: UNSAT
[RES_1]       0	: 4	: 0 2 2 2 1 s: 7
[RES_0]    L  4 : 0 4 5 5 3 s: 17, mem: 37, time: 0.367284
	[Forward propagation]:
	(F1 about to converge: #2)
		((_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
		((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	(F2 about to converge: #2)
		((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
		((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	(F3 about to converge: #2)
		((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
		((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	(F4 about to converge: #1)
		((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s29_Sta_reg_Proc_0_CacheState == _s33_Sta_reg_Proc_1_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
[RES_1]       0	: 5	: 0 2 2 2 1 0 s: 7
[RES_0]    L  5 : 0 4 5 5 3 0 s: 17, mem: 37, time: 0.416694
---------------------------------------------------------------------------------------------
Loop_5_0_0
---------------------------------------------------------------------------------------------
	F[5] = P
	SAT_a ? [ F[5] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #23
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #23
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #14
	(adding required pred. from inp_c to ab. cube) #56
	(adding from pre_c to cc. cube) #14
	(adding pred. from inp_c to cc. cube) #56
	(abstract cube) 16	(16 + 0 + 0 + 0 + 0)
	(concrete cube) 16	(16 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #17
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #17
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 19	(19 + 0 + 0 + 0 + 0)
	(concrete cube) 19	(19 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 19 -> 1)
	(23 + 19 -> 23 + 1)
	(19 -> 1 -> 1)
	(19 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s31_Sta_reg_Proc_0_ProcCmd != _s18_Sta_reg_HomeProc_ProcCmd)
		[1] w2	((_s31_Sta_reg_Proc_0_ProcCmd != _s18_Sta_reg_HomeProc_ProcCmd) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #15
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #15
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 17	(17 + 0 + 0 + 0 + 0)
	(concrete cube) 17	(17 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 17 -> 1)
	(23 + 17 -> 23 + 1)
	(17 -> 1 -> 1)
	(17 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4)
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 16 -> 3)
	(33 + 16 -> 33 + 3)
	(16 -> 3 -> 2)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(16 -> 3 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 6 -> 3)
	(19 + 6 -> 19 + 3)
	(6 -> 3 -> 2)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next == _s46_Sta_reg_UniMsg_1_Cmd$next)
	(6 -> 3 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s42_Sta_reg_UniMsg_0_Cmd == _s46_Sta_reg_UniMsg_1_Cmd))
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s42_Sta_reg_UniMsg_0_Cmd == _s46_Sta_reg_UniMsg_1_Cmd) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #77
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #77
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 13 -> 3)
	(35 + 13 -> 35 + 3)
	(13 -> 3 -> 1)
	(13 -> 3 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s33_Sta_reg_Proc_1_CacheState == 2'd2)
		[1] w2	((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 11 -> 2)
	(27 + 11 -> 27 + 2)
	(11 -> 2 -> 2)
	(11 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(15 + 5 -> 15 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(18 + 5 -> 18 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(11 + 3 -> 11 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s29_Sta_reg_Proc_0_CacheState$next == _s33_Sta_reg_Proc_1_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s29_Sta_reg_Proc_0_CacheState == _s33_Sta_reg_Proc_1_CacheState))
		[1] w2	((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s29_Sta_reg_Proc_0_CacheState == _s33_Sta_reg_Proc_1_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
[RES_1]       0	: 5	: 0 3 3 3 3 1 s: 13
[RES_0]    L  5 : 0 6 7 8 9 3 s: 33, mem: 40, time: 0.984572
---------------------------------------------------------------------------------------------
Loop_5_1_0
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[5] & T & !P+ ]: UNSAT
[RES_1]       0	: 5	: 0 3 3 3 3 1 s: 13
[RES_0]    L  5 : 0 6 7 8 9 3 s: 33, mem: 40, time: 0.984661
	[Forward propagation]:
	(F4 about to converge: #2)
		((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
		((_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	(F5 about to converge: #2)
		((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s29_Sta_reg_Proc_0_CacheState == _s33_Sta_reg_Proc_1_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
		((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s29_Sta_reg_Proc_0_CacheState == _s33_Sta_reg_Proc_1_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
[RES_1]       0	: 6	: 0 3 3 3 2 2 0 s: 13
[RES_0]    L  6 : 0 6 7 8 6 6 0 s: 33, mem: 40, time: 1.14196
---------------------------------------------------------------------------------------------
Loop_6_0_0
---------------------------------------------------------------------------------------------
	F[6] = P
	SAT_a ? [ F[6] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #23
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #23
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #75
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #75
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #14
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #14
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 16	(16 + 0 + 0 + 0 + 0)
	(concrete cube) 16	(16 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 16 -> 6)
	(34 + 16 -> 34 + 6)
	(16 -> 6 -> 2)
	(16 -> 6 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s31_Sta_reg_Proc_0_ProcCmd != _s18_Sta_reg_HomeProc_ProcCmd) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s31_Sta_reg_Proc_0_ProcCmd != _s18_Sta_reg_HomeProc_ProcCmd) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 14 -> 8)
	(35 + 14 -> 35 + 8)
	(14 -> 8 -> 2)
	(14 -> 8 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s9_Sta_reg_Dir_Local && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(_s9_Sta_reg_Dir_Local && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 13 -> 6)
	(30 + 13 -> 30 + 6)
	(13 -> 6 -> 3)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(13 -> 6 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s9_Sta_reg_Dir_Local && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(_s9_Sta_reg_Dir_Local && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 13 -> 2)
	(31 + 13 -> 31 + 2)
	(13 -> 2 -> 2)
	(13 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s9_Sta_reg_Dir_Local && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	(_s9_Sta_reg_Dir_Local && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 12 -> 4)
	(27 + 12 -> 27 + 4)
	(12 -> 4 -> 3)
	(12 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s9_Sta_reg_Dir_Local && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	(_s9_Sta_reg_Dir_Local && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #73
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #73
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 12 -> 6)
	(39 + 12 -> 39 + 6)
	(12 -> 6 -> 2)
	(12 -> 6 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 11 -> 6)
	(34 + 11 -> 34 + 6)
	(11 -> 6 -> 3)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(11 -> 6 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 11 -> 2)
	(35 + 11 -> 35 + 2)
	(11 -> 2 -> 2)
	(11 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 10 -> 3)
	(30 + 10 -> 30 + 3)
	(10 -> 3 -> 3)
	(10 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	(!(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #43
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #43
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 14 -> 5)
	(41 + 14 -> 41 + 5)
	(14 -> 5 -> 2)
	(14 -> 5 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	(!(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #40
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #40
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 11 -> 5)
	(43 + 11 -> 43 + 5)
	(11 -> 5 -> 2)
	(11 -> 5 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s9_Sta_reg_Dir_Local && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	(_s9_Sta_reg_Dir_Local && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 6 -> 4)
	(33 + 6 -> 33 + 4)
	(6 -> 4 -> 2)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next == _s46_Sta_reg_UniMsg_1_Cmd$next)
	(6 -> 4 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s42_Sta_reg_UniMsg_0_Cmd == _s46_Sta_reg_UniMsg_1_Cmd))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s42_Sta_reg_UniMsg_0_Cmd == _s46_Sta_reg_UniMsg_1_Cmd) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(17 + 5 -> 17 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #74
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #74
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 12 -> 2)
	(36 + 12 -> 36 + 2)
	(12 -> 2 -> 2)
	(12 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s9_Sta_reg_Dir_Local && (_s29_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w2	(_s9_Sta_reg_Dir_Local && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #42
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #42
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 13 -> 2)
	(40 + 13 -> 40 + 2)
	(13 -> 2 -> 2)
	(13 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(22 + 5 -> 22 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(12 + 3 -> 12 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s29_Sta_reg_Proc_0_CacheState$next == _s33_Sta_reg_Proc_1_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s29_Sta_reg_Proc_0_CacheState == _s33_Sta_reg_Proc_1_CacheState))
		[1] w2	((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s29_Sta_reg_Proc_0_CacheState == _s33_Sta_reg_Proc_1_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
[RES_1]       0	: 6	: 0 3 6 9 5 3 1 s: 27
[RES_0]    L  6 : 0 6 16 28 17 9 3 s: 79, mem: 42, time: 2.93699
---------------------------------------------------------------------------------------------
Loop_6_1_0
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[6] & T & !P+ ]: UNSAT
[RES_1]       0	: 6	: 0 3 6 9 5 3 1 s: 27
[RES_0]    L  6 : 0 6 16 28 17 9 3 s: 79, mem: 42, time: 2.93708
	[Forward propagation]:
	(F5 about to converge: #2)
		((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
		((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	(F6 about to converge: #2)
		((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s29_Sta_reg_Proc_0_CacheState == _s33_Sta_reg_Proc_1_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
		((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s29_Sta_reg_Proc_0_CacheState == _s33_Sta_reg_Proc_1_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
[RES_1]       0	: 7	: 0 3 6 8 6 2 2 0 s: 27
[RES_0]    L  7 : 0 6 16 25 20 6 6 0 s: 79, mem: 42, time: 3.35544
---------------------------------------------------------------------------------------------
Loop_7_0_0
---------------------------------------------------------------------------------------------
	F[7] = P
	SAT_a ? [ F[7] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #23
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #23
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #47
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #47
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #5
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #5
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 13 -> 4)
	(55 + 13 -> 55 + 4)
	(13 -> 4 -> 2)
	(13 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s6_Sta_reg_Dir_HomeShrSet && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(_s6_Sta_reg_Dir_HomeShrSet && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 12 -> 2)
	(55 + 12 -> 55 + 2)
	(12 -> 2 -> 2)
	(12 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s6_Sta_reg_Dir_HomeShrSet && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	(_s6_Sta_reg_Dir_HomeShrSet && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #5
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #5
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 13 -> 3)
	(58 + 13 -> 58 + 3)
	(13 -> 3 -> 2)
	(13 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s2_Sta_reg_Dir_HeadPtr) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s2_Sta_reg_Dir_HeadPtr) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 12 -> 2)
	(58 + 12 -> 58 + 2)
	(12 -> 2 -> 2)
	(12 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s2_Sta_reg_Dir_HeadPtr) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	(!(_s2_Sta_reg_Dir_HeadPtr) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 13 -> 6)
	(59 + 13 -> 59 + 6)
	(13 -> 6 -> 3)
	(13 -> 6 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s2_Sta_reg_Dir_HeadPtr) && !(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s2_Sta_reg_Dir_HeadPtr) && !(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 14 -> 4)
	(49 + 14 -> 49 + 4)
	(14 -> 4 -> 3)
	(14 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s2_Sta_reg_Dir_HeadPtr) && !(_s1_Sta_reg_Dir_Dirty) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	(!(_s2_Sta_reg_Dir_HeadPtr) && !(_s1_Sta_reg_Dir_Dirty) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #111
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #111
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 14 -> 7)
	(61 + 14 -> 61 + 7)
	(14 -> 7 -> 3)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(14 -> 7 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s2_Sta_reg_Dir_HeadPtr) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s2_Sta_reg_Dir_HeadPtr) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 14 -> 4)
	(52 + 14 -> 52 + 4)
	(14 -> 4 -> 3)
	(14 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s2_Sta_reg_Dir_HeadPtr) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	(!(_s2_Sta_reg_Dir_HeadPtr) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 14 -> 8)
	(53 + 14 -> 53 + 8)
	(14 -> 8 -> 4)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(14 -> 8 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s2_Sta_reg_Dir_HeadPtr) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s2_Sta_reg_Dir_HeadPtr) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 13 -> 6)
	(37 + 13 -> 37 + 6)
	(13 -> 6 -> 4)
	(13 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s2_Sta_reg_Dir_HeadPtr) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	(!(_s2_Sta_reg_Dir_HeadPtr) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #49
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #49
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #5
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #5
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #14
	(adding required pred. from inp_c to ab. cube) #42
	(adding from pre_c to cc. cube) #14
	(adding pred. from inp_c to cc. cube) #42
	(abstract cube) 16	(16 + 0 + 0 + 0 + 0)
	(concrete cube) 16	(16 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 16 -> 1)
	(25 + 16 -> 25 + 1)
	(16 -> 1 -> 1)
	(16 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2)
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 13 -> 2)
	(67 + 13 -> 67 + 2)
	(13 -> 2 -> 1)
	(13 -> 2 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4)
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #72
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #72
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 13 -> 2)
	(69 + 13 -> 69 + 2)
	(13 -> 2 -> 2)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next == _s46_Sta_reg_UniMsg_1_Cmd$next)
	(13 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == _s46_Sta_reg_UniMsg_1_Cmd))
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == _s46_Sta_reg_UniMsg_1_Cmd) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 11 -> 3)
	(67 + 11 -> 67 + 3)
	(11 -> 3 -> 2)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(11 -> 3 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 13 -> 4)
	(68 + 13 -> 68 + 4)
	(13 -> 4 -> 2)
	(13 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 12 -> 5)
	(57 + 12 -> 57 + 5)
	(12 -> 5 -> 3)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(12 -> 5 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #111
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #111
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 11 -> 1)
	(70 + 11 -> 70 + 1)
	(11 -> 1 -> 1)
	(11 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s33_Sta_reg_Proc_1_CacheState == 2'd2)
		[1] w2	((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 12 -> 2)
	(59 + 12 -> 59 + 2)
	(12 -> 2 -> 2)
	(12 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #5
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #5
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 10 -> 2)
	(61 + 10 -> 61 + 2)
	(10 -> 2 -> 2)
	(10 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 11 -> 4)
	(41 + 11 -> 41 + 4)
	(11 -> 4 -> 3)
	(11 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	(!(_s1_Sta_reg_Dir_Dirty) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #41
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #41
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 10 -> 5)
	(74 + 10 -> 74 + 5)
	(10 -> 5 -> 2)
	(10 -> 5 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s9_Sta_reg_Dir_Local && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(_s9_Sta_reg_Dir_Local && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 11 -> 2)
	(64 + 11 -> 64 + 2)
	(11 -> 2 -> 2)
	(11 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s9_Sta_reg_Dir_Local && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	(_s9_Sta_reg_Dir_Local && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 11 -> 7)
	(65 + 11 -> 65 + 7)
	(11 -> 7 -> 3)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(11 -> 7 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s9_Sta_reg_Dir_Local && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(_s9_Sta_reg_Dir_Local && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 10 -> 3)
	(45 + 10 -> 45 + 3)
	(10 -> 3 -> 3)
	(10 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s9_Sta_reg_Dir_Local && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	(_s9_Sta_reg_Dir_Local && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #72
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #72
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #111
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #111
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 12 -> 7)
	(78 + 12 -> 78 + 7)
	(12 -> 7 -> 2)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(12 -> 7 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 11 -> 6)
	(68 + 11 -> 68 + 6)
	(11 -> 6 -> 3)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(11 -> 6 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #40
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #40
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 11 -> 7)
	(69 + 11 -> 69 + 7)
	(11 -> 7 -> 3)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(11 -> 7 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && _s9_Sta_reg_Dir_Local && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && _s9_Sta_reg_Dir_Local && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #31
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #31
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 9 -> 4)
	(71 + 9 -> 71 + 4)
	(9 -> 4 -> 2)
	(9 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 6 -> 4)
	(49 + 6 -> 49 + 4)
	(6 -> 4 -> 2)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next == _s46_Sta_reg_UniMsg_1_Cmd$next)
	(6 -> 4 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s42_Sta_reg_UniMsg_0_Cmd == _s46_Sta_reg_UniMsg_1_Cmd))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s42_Sta_reg_UniMsg_0_Cmd == _s46_Sta_reg_UniMsg_1_Cmd) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(20 + 5 -> 20 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #51
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #51
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 14 -> 6)
	(54 + 14 -> 54 + 6)
	(14 -> 6 -> 4)
		(added cond. from num.)	(_s29_Sta_reg_Proc_0_CacheState$next != _s18_Sta_reg_HomeProc_ProcCmd$next)
		(added cond. from num.)	(_s29_Sta_reg_Proc_0_CacheState$next != _s18_Sta_reg_HomeProc_ProcCmd$next)
	(14 -> 6 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s18_Sta_reg_HomeProc_ProcCmd == 2'd1) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && _s9_Sta_reg_Dir_Local)
		[1] w3	((_s18_Sta_reg_HomeProc_ProcCmd == 2'd1) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && _s9_Sta_reg_Dir_Local && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #74
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #74
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #27
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #27
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 8 -> 2)
	(76 + 8 -> 76 + 2)
	(8 -> 2 -> 2)
	(8 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 12 -> 4)
	(56 + 12 -> 56 + 4)
	(12 -> 4 -> 3)
	(12 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #40
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #40
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 10 -> 3)
	(57 + 10 -> 57 + 3)
	(10 -> 3 -> 3)
	(10 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && _s9_Sta_reg_Dir_Local && (_s29_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && _s9_Sta_reg_Dir_Local && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(26 + 5 -> 26 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(12 + 3 -> 12 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s29_Sta_reg_Proc_0_CacheState$next == _s33_Sta_reg_Proc_1_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s29_Sta_reg_Proc_0_CacheState == _s33_Sta_reg_Proc_1_CacheState))
		[1] w2	((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s29_Sta_reg_Proc_0_CacheState == _s33_Sta_reg_Proc_1_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
[RES_1]       0	: 7	: 0 3 3 8 12 5 3 1 s: 35
[RES_0]    L  7 : 0 6 7 22 40 19 9 3 s: 106, mem: 46, time: 7.94973
---------------------------------------------------------------------------------------------
Loop_7_1_0
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[7] & T & !P+ ]: UNSAT
[RES_1]       0	: 7	: 0 3 3 8 12 5 3 1 s: 35
[RES_0]    L  7 : 0 6 7 22 40 19 9 3 s: 106, mem: 46, time: 7.94981
	[Forward propagation]:
	(F6 about to converge: #2)
		((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
		((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	(F7 about to converge: #2)
		((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s29_Sta_reg_Proc_0_CacheState == _s33_Sta_reg_Proc_1_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
		((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s29_Sta_reg_Proc_0_CacheState == _s33_Sta_reg_Proc_1_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
[RES_1]       0	: 8	: 0 3 3 8 10 7 2 2 0 s: 35
[RES_0]    L  8 : 0 6 7 22 34 25 6 6 0 s: 106, mem: 46, time: 8.58678
---------------------------------------------------------------------------------------------
Loop_8_0_0
---------------------------------------------------------------------------------------------
	F[8] = P
	SAT_a ? [ F[8] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #23
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #23
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #75
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #75
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #27
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #27
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 10 -> 3)
	(94 + 10 -> 94 + 3)
	(10 -> 3 -> 2)
	(10 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s3_Sta_reg_Dir_HeadVld) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s3_Sta_reg_Dir_HeadVld) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 9 -> 3)
	(85 + 9 -> 85 + 3)
	(9 -> 3 -> 3)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(9 -> 3 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s3_Sta_reg_Dir_HeadVld) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s3_Sta_reg_Dir_HeadVld) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 14 -> 7)
	(86 + 14 -> 86 + 7)
	(14 -> 7 -> 4)
	(14 -> 7 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s3_Sta_reg_Dir_HeadVld) && _s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s3_Sta_reg_Dir_HeadVld) && _s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 13 -> 7)
	(65 + 13 -> 65 + 7)
	(13 -> 7 -> 5)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(13 -> 7 -> 7 -> 5)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s3_Sta_reg_Dir_HeadVld) && _s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s3_Sta_reg_Dir_HeadVld) && _s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #14
	(adding required pred. from inp_c to ab. cube) #61
	(adding from pre_c to cc. cube) #14
	(adding pred. from inp_c to cc. cube) #61
	(abstract cube) 16	(16 + 0 + 0 + 0 + 0)
	(concrete cube) 16	(16 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #17
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #17
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 19	(19 + 0 + 0 + 0 + 0)
	(concrete cube) 19	(19 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 19 -> 9)
	(88 + 19 -> 88 + 9)
	(19 -> 9 -> 4)
	(19 -> 9 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(ReductionOr_1_2(_s31_Sta_reg_Proc_0_ProcCmd)) && (_s31_Sta_reg_Proc_0_ProcCmd != _s18_Sta_reg_HomeProc_ProcCmd) && _s9_Sta_reg_Dir_Local && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(ReductionOr_1_2(_s31_Sta_reg_Proc_0_ProcCmd)) && (_s31_Sta_reg_Proc_0_ProcCmd != _s18_Sta_reg_HomeProc_ProcCmd) && _s9_Sta_reg_Dir_Local && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #15
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #15
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 17	(17 + 0 + 0 + 0 + 0)
	(concrete cube) 17	(17 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #27
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #27
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 11 -> 4)
	(99 + 11 -> 99 + 4)
	(11 -> 4 -> 2)
	(11 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s2_Sta_reg_Dir_HeadPtr) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s2_Sta_reg_Dir_HeadPtr) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 17 -> 9)
	(90 + 17 -> 90 + 9)
	(17 -> 9 -> 3)
	(17 -> 9 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s2_Sta_reg_Dir_HeadPtr) && !(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s2_Sta_reg_Dir_HeadPtr) && !(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #27
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #27
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 12 -> 5)
	(91 + 12 -> 91 + 5)
	(12 -> 5 -> 3)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(12 -> 5 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s2_Sta_reg_Dir_HeadPtr) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s2_Sta_reg_Dir_HeadPtr) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 16 -> 7)
	(69 + 16 -> 69 + 7)
	(16 -> 7 -> 4)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(16 -> 7 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s2_Sta_reg_Dir_HeadPtr) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s2_Sta_reg_Dir_HeadPtr) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #49
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #49
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #111
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #111
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 13 -> 4)
	(103 + 13 -> 103 + 4)
	(13 -> 4 -> 3)
	(13 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s10_Sta_reg_Dir_Pending) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s10_Sta_reg_Dir_Pending) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 13 -> 5)
	(94 + 13 -> 94 + 5)
	(13 -> 5 -> 4)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(13 -> 5 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s10_Sta_reg_Dir_Pending) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s10_Sta_reg_Dir_Pending) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #5
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #5
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #76
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #76
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #14
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #14
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 16	(16 + 0 + 0 + 0 + 0)
	(concrete cube) 16	(16 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 16 -> 5)
	(107 + 16 -> 107 + 5)
	(16 -> 5 -> 3)
	(16 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(ReductionOr_1_2(_s31_Sta_reg_Proc_0_ProcCmd)) && (_s18_Sta_reg_HomeProc_ProcCmd == 2'd1) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2))
		[1] w3	(!(ReductionOr_1_2(_s31_Sta_reg_Proc_0_ProcCmd)) && (_s18_Sta_reg_HomeProc_ProcCmd == 2'd1) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #14
	(adding required pred. from inp_c to ab. cube) #117
	(adding from pre_c to cc. cube) #14
	(adding pred. from inp_c to cc. cube) #117
	(abstract cube) 16	(16 + 0 + 0 + 0 + 0)
	(concrete cube) 16	(16 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 16 -> 4)
	(108 + 16 -> 108 + 4)
	(16 -> 4 -> 2)
	(16 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s18_Sta_reg_HomeProc_ProcCmd == 2'd1) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	((_s18_Sta_reg_HomeProc_ProcCmd == 2'd1) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 14 -> 6)
	(107 + 14 -> 107 + 6)
	(14 -> 6 -> 3)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next == _s46_Sta_reg_UniMsg_1_Cmd$next)
	(14 -> 6 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s18_Sta_reg_HomeProc_ProcCmd == 2'd1) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == _s46_Sta_reg_UniMsg_1_Cmd))
		[1] w3	((_s18_Sta_reg_HomeProc_ProcCmd == 2'd1) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == _s46_Sta_reg_UniMsg_1_Cmd) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #40
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #40
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #13
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #13
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 15	(15 + 0 + 0 + 0 + 0)
	(concrete cube) 15	(15 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #117
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #117
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 14 -> 1)
	(26 + 14 -> 26 + 1)
	(14 -> 1 -> 1)
	(14 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) _s9_Sta_reg_Dir_Local
		[1] w1	(_s9_Sta_reg_Dir_Local && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 15 -> 2)
	(112 + 15 -> 112 + 2)
	(15 -> 2 -> 2)
	(15 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && _s9_Sta_reg_Dir_Local)
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && _s9_Sta_reg_Dir_Local && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #13
	(adding required pred. from inp_c to ab. cube) #117
	(adding from pre_c to cc. cube) #13
	(adding pred. from inp_c to cc. cube) #117
	(abstract cube) 15	(15 + 0 + 0 + 0 + 0)
	(concrete cube) 15	(15 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 15 -> 4)
	(113 + 15 -> 113 + 4)
	(15 -> 4 -> 2)
	(15 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s9_Sta_reg_Dir_Local && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	(_s9_Sta_reg_Dir_Local && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 13 -> 6)
	(110 + 13 -> 110 + 6)
	(13 -> 6 -> 3)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next == _s46_Sta_reg_UniMsg_1_Cmd$next)
	(13 -> 6 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s9_Sta_reg_Dir_Local && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == _s46_Sta_reg_UniMsg_1_Cmd))
		[1] w3	(_s9_Sta_reg_Dir_Local && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == _s46_Sta_reg_UniMsg_1_Cmd) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #14
	(adding required pred. from inp_c to ab. cube) #43
	(adding from pre_c to cc. cube) #14
	(adding pred. from inp_c to cc. cube) #43
	(abstract cube) 16	(16 + 0 + 0 + 0 + 0)
	(concrete cube) 16	(16 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #16
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #16
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 18	(18 + 0 + 0 + 0 + 0)
	(concrete cube) 18	(18 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #15
	(adding required pred. from inp_c to ab. cube) #117
	(adding from pre_c to cc. cube) #15
	(adding pred. from inp_c to cc. cube) #117
	(abstract cube) 17	(17 + 0 + 0 + 0 + 0)
	(concrete cube) 17	(17 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 17 -> 1)
	(27 + 17 -> 27 + 1)
	(17 -> 1 -> 1)
	(17 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s38_Sta_reg_ShWbMsg_Cmd == 2'd1)
		[1] w2	((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 18 -> 2)
	(117 + 18 -> 117 + 2)
	(18 -> 2 -> 1)
	(18 -> 2 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s38_Sta_reg_ShWbMsg_Cmd == 2'd1)
		[1] w2	((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 16 -> 2)
	(112 + 16 -> 112 + 2)
	(16 -> 2 -> 1)
	(16 -> 2 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s38_Sta_reg_ShWbMsg_Cmd == 2'd1)
		[1] w2	((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 11 -> 2)
	(98 + 11 -> 98 + 2)
	(11 -> 2 -> 1)
	(11 -> 2 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s38_Sta_reg_ShWbMsg_Cmd == 2'd1)
		[1] w2	((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 13 -> 6)
	(99 + 13 -> 99 + 6)
	(13 -> 6 -> 5)
	(13 -> 6 -> 5)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s9_Sta_reg_Dir_Local) && _s3_Sta_reg_Dir_HeadVld && !(_s10_Sta_reg_Dir_Pending) && !(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s9_Sta_reg_Dir_Local) && _s3_Sta_reg_Dir_HeadVld && !(_s10_Sta_reg_Dir_Pending) && !(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 12 -> 9)
	(73 + 12 -> 73 + 9)
	(12 -> 9 -> 6)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(12 -> 9 -> 8 -> 6)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s9_Sta_reg_Dir_Local) && _s3_Sta_reg_Dir_HeadVld && !(_s10_Sta_reg_Dir_Pending) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s9_Sta_reg_Dir_Local) && _s3_Sta_reg_Dir_HeadVld && !(_s10_Sta_reg_Dir_Pending) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #63
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #63
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 13 -> 7)
	(74 + 13 -> 74 + 7)
	(13 -> 7 -> 4)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(13 -> 7 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s18_Sta_reg_HomeProc_ProcCmd == 2'd1) && _s9_Sta_reg_Dir_Local && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s18_Sta_reg_HomeProc_ProcCmd == 2'd1) && _s9_Sta_reg_Dir_Local && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #73
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #73
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #7
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #7
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #72
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #72
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #117
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #117
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 13 -> 1)
	(28 + 13 -> 28 + 1)
	(13 -> 1 -> 1)
	(13 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) _s50_Sta_reg_WbMsg_Cmd
		[1] w1	(_s50_Sta_reg_WbMsg_Cmd && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 12 -> 2)
	(125 + 12 -> 125 + 2)
	(12 -> 2 -> 1)
	(12 -> 2 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) _s50_Sta_reg_WbMsg_Cmd
		[1] w1	(_s50_Sta_reg_WbMsg_Cmd && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 9 -> 2)
	(119 + 9 -> 119 + 2)
	(9 -> 2 -> 1)
	(9 -> 2 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) _s50_Sta_reg_WbMsg_Cmd
		[1] w1	(_s50_Sta_reg_WbMsg_Cmd && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 12 -> 5)
	(103 + 12 -> 103 + 5)
	(12 -> 5 -> 3)
	(12 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s3_Sta_reg_Dir_HeadVld) && !(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s3_Sta_reg_Dir_HeadVld) && !(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #7
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #7
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 10 -> 2)
	(105 + 10 -> 105 + 2)
	(10 -> 2 -> 1)
	(10 -> 2 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) _s50_Sta_reg_WbMsg_Cmd
		[1] w1	(_s50_Sta_reg_WbMsg_Cmd && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 11 -> 5)
	(77 + 11 -> 77 + 5)
	(11 -> 5 -> 4)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(11 -> 5 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s3_Sta_reg_Dir_HeadVld) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s3_Sta_reg_Dir_HeadVld) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #65
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #65
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #13
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #13
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 15	(15 + 0 + 0 + 0 + 0)
	(concrete cube) 15	(15 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #27
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #27
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #48
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #48
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #117
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #117
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 14 -> 1)
	(29 + 14 -> 29 + 1)
	(14 -> 1 -> 1)
	(14 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) _s3_Sta_reg_Dir_HeadVld
		[1] w1	(_s3_Sta_reg_Dir_HeadVld && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 13 -> 3)
	(132 + 13 -> 132 + 3)
	(13 -> 3 -> 2)
	(13 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s3_Sta_reg_Dir_HeadVld && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2))
		[1] w3	(_s3_Sta_reg_Dir_HeadVld && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #72
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #72
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #117
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #117
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 13 -> 1)
	(29 + 13 -> 29 + 1)
	(13 -> 1 -> 1)
	(13 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3)
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 12 -> 3)
	(134 + 12 -> 134 + 3)
	(12 -> 3 -> 1)
	(12 -> 3 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3)
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 9 -> 2)
	(125 + 9 -> 125 + 2)
	(9 -> 2 -> 1)
	(9 -> 2 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3)
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 15 -> 6)
	(108 + 15 -> 108 + 6)
	(15 -> 6 -> 3)
	(15 -> 6 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(_s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #27
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #27
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 10 -> 3)
	(109 + 10 -> 109 + 3)
	(10 -> 3 -> 1)
	(10 -> 3 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3)
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 14 -> 6)
	(80 + 14 -> 80 + 6)
	(14 -> 6 -> 4)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(14 -> 6 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(_s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #32
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #32
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 9 -> 7)
	(82 + 9 -> 82 + 7)
	(9 -> 7 -> 4)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(9 -> 7 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s44_Sta_reg_UniMsg_0_HomeProc) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s44_Sta_reg_UniMsg_0_HomeProc) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #41
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #41
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #24
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #24
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #72
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #72
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #117
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #117
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 14 -> 1)
	(29 + 14 -> 29 + 1)
	(14 -> 1 -> 1)
	(14 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s35_Sta_reg_Proc_1_ProcCmd != _s29_Sta_reg_Proc_0_CacheState)
		[1] w2	((_s35_Sta_reg_Proc_1_ProcCmd != _s29_Sta_reg_Proc_0_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #117
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #117
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 13 -> 1)
	(29 + 13 -> 29 + 1)
	(13 -> 1 -> 1)
	(13 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4)
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 12 -> 2)
	(142 + 12 -> 142 + 2)
	(12 -> 2 -> 1)
	(12 -> 2 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4)
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 8 -> 2)
	(131 + 8 -> 131 + 2)
	(8 -> 2 -> 1)
	(8 -> 2 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4)
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 12 -> 5)
	(113 + 12 -> 113 + 5)
	(12 -> 5 -> 2)
	(12 -> 5 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s9_Sta_reg_Dir_Local && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(_s9_Sta_reg_Dir_Local && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #24
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #24
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 9 -> 3)
	(114 + 9 -> 114 + 3)
	(9 -> 3 -> 1)
	(9 -> 3 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4)
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 11 -> 7)
	(85 + 11 -> 85 + 7)
	(11 -> 7 -> 2)
	(11 -> 7 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s9_Sta_reg_Dir_Local && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(_s9_Sta_reg_Dir_Local && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #14
	(adding required pred. from inp_c to ab. cube) #55
	(adding from pre_c to cc. cube) #14
	(adding pred. from inp_c to cc. cube) #55
	(abstract cube) 16	(16 + 0 + 0 + 0 + 0)
	(concrete cube) 16	(16 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #15
	(adding required pred. from inp_c to ab. cube) #117
	(adding from pre_c to cc. cube) #15
	(adding pred. from inp_c to cc. cube) #117
	(abstract cube) 17	(17 + 0 + 0 + 0 + 0)
	(concrete cube) 17	(17 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 17 -> 9)
	(117 + 17 -> 117 + 9)
	(17 -> 9 -> 2)
	(17 -> 9 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && _s9_Sta_reg_Dir_Local)
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && _s9_Sta_reg_Dir_Local && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 16 -> 8)
	(87 + 16 -> 87 + 8)
	(16 -> 8 -> 3)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(16 -> 8 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && _s9_Sta_reg_Dir_Local)
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && _s9_Sta_reg_Dir_Local && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #48
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #48
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #111
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #111
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #117
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #117
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 13 -> 4)
	(137 + 13 -> 137 + 4)
	(13 -> 4 -> 3)
	(13 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !(_s10_Sta_reg_Dir_Pending) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !(_s10_Sta_reg_Dir_Pending) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 13 -> 8)
	(120 + 13 -> 120 + 8)
	(13 -> 8 -> 4)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(13 -> 8 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !(_s10_Sta_reg_Dir_Pending) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !(_s10_Sta_reg_Dir_Pending) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #117
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #117
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 13 -> 5)
	(121 + 13 -> 121 + 5)
	(13 -> 5 -> 3)
	(13 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s10_Sta_reg_Dir_Pending) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	(!(_s10_Sta_reg_Dir_Pending) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 12 -> 7)
	(90 + 12 -> 90 + 7)
	(12 -> 7 -> 4)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(12 -> 7 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s10_Sta_reg_Dir_Pending) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	(!(_s10_Sta_reg_Dir_Pending) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 6 -> 4)
	(41 + 6 -> 41 + 4)
	(6 -> 4 -> 2)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next == _s46_Sta_reg_UniMsg_1_Cmd$next)
	(6 -> 4 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s42_Sta_reg_UniMsg_0_Cmd == _s46_Sta_reg_UniMsg_1_Cmd))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s42_Sta_reg_UniMsg_0_Cmd == _s46_Sta_reg_UniMsg_1_Cmd) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #52
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #52
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #14
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #14
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 16	(16 + 0 + 0 + 0 + 0)
	(concrete cube) 16	(16 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 16 -> 2)
	(93 + 16 -> 93 + 2)
	(16 -> 2 -> 2)
	(16 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && _s9_Sta_reg_Dir_Local)
		[1] w2	((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && _s9_Sta_reg_Dir_Local && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 14 -> 7)
	(52 + 14 -> 52 + 7)
	(14 -> 7 -> 3)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next != _s18_Sta_reg_HomeProc_ProcCmd$next)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next != _s18_Sta_reg_HomeProc_ProcCmd$next)
	(14 -> 7 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s18_Sta_reg_HomeProc_ProcCmd == 2'd1) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && _s9_Sta_reg_Dir_Local)
		[1] w2	((_s18_Sta_reg_HomeProc_ProcCmd == 2'd1) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && _s9_Sta_reg_Dir_Local && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #75
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #75
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #27
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #27
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 8 -> 3)
	(96 + 8 -> 96 + 3)
	(8 -> 3 -> 2)
	(8 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 12 -> 5)
	(54 + 12 -> 54 + 5)
	(12 -> 5 -> 4)
	(12 -> 5 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && _s9_Sta_reg_Dir_Local && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && _s9_Sta_reg_Dir_Local && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #73
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #73
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #111
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #111
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 11 -> 2)
	(128 + 11 -> 128 + 2)
	(11 -> 2 -> 2)
	(11 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s3_Sta_reg_Dir_HeadVld) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	(!(_s3_Sta_reg_Dir_HeadVld) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 11 -> 3)
	(99 + 11 -> 99 + 3)
	(11 -> 3 -> 3)
	(11 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s3_Sta_reg_Dir_HeadVld) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	(!(_s3_Sta_reg_Dir_HeadVld) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #7
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #7
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 9 -> 3)
	(101 + 9 -> 101 + 3)
	(9 -> 3 -> 2)
	(9 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s50_Sta_reg_WbMsg_Cmd && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	(_s50_Sta_reg_WbMsg_Cmd && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 11 -> 3)
	(102 + 11 -> 102 + 3)
	(11 -> 3 -> 3)
	(11 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s3_Sta_reg_Dir_HeadVld) && !(_s1_Sta_reg_Dir_Dirty) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	(!(_s3_Sta_reg_Dir_HeadVld) && !(_s1_Sta_reg_Dir_Dirty) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 10 -> 5)
	(58 + 10 -> 58 + 5)
	(10 -> 5 -> 4)
	(10 -> 5 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s3_Sta_reg_Dir_HeadVld) && !(_s1_Sta_reg_Dir_Dirty) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	(!(_s3_Sta_reg_Dir_HeadVld) && !(_s1_Sta_reg_Dir_Dirty) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #41
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #41
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #24
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #24
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 8 -> 3)
	(104 + 8 -> 104 + 3)
	(8 -> 3 -> 2)
	(8 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 10 -> 5)
	(61 + 10 -> 61 + 5)
	(10 -> 5 -> 3)
	(10 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s9_Sta_reg_Dir_Local && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	(_s9_Sta_reg_Dir_Local && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #49
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #49
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #5
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #5
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 10 -> 4)
	(107 + 10 -> 107 + 4)
	(10 -> 4 -> 2)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next != _s38_Sta_reg_ShWbMsg_Cmd$next)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next != _s38_Sta_reg_ShWbMsg_Cmd$next)
	(10 -> 4 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #111
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #111
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 12 -> 3)
	(136 + 12 -> 136 + 3)
	(12 -> 3 -> 3)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next == _s16_Sta_reg_HomeProc_CacheState$next)
	(12 -> 3 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s10_Sta_reg_Dir_Pending) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s16_Sta_reg_HomeProc_CacheState))
		[1] w2	(!(_s10_Sta_reg_Dir_Pending) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s16_Sta_reg_HomeProc_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 12 -> 6)
	(109 + 12 -> 109 + 6)
	(12 -> 6 -> 4)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next == _s16_Sta_reg_HomeProc_CacheState$next)
	(12 -> 6 -> 5 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s10_Sta_reg_Dir_Pending) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s16_Sta_reg_HomeProc_CacheState))
		[1] w3	(!(_s10_Sta_reg_Dir_Pending) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s16_Sta_reg_HomeProc_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 12 -> 5)
	(110 + 12 -> 110 + 5)
	(12 -> 5 -> 3)
	(12 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s10_Sta_reg_Dir_Pending) && !(_s1_Sta_reg_Dir_Dirty) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	(!(_s10_Sta_reg_Dir_Pending) && !(_s1_Sta_reg_Dir_Dirty) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 11 -> 6)
	(65 + 11 -> 65 + 6)
	(11 -> 6 -> 4)
	(11 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s10_Sta_reg_Dir_Pending) && !(_s1_Sta_reg_Dir_Dirty) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	(!(_s10_Sta_reg_Dir_Pending) && !(_s1_Sta_reg_Dir_Dirty) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(22 + 5 -> 22 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #64
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #64
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #27
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #27
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 9 -> 3)
	(113 + 9 -> 113 + 3)
	(9 -> 3 -> 2)
	(9 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #117
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #117
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 14 -> 3)
	(114 + 14 -> 114 + 3)
	(14 -> 3 -> 2)
	(14 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && _s9_Sta_reg_Dir_Local)
		[1] w2	((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && _s9_Sta_reg_Dir_Local && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 13 -> 6)
	(70 + 13 -> 70 + 6)
	(13 -> 6 -> 4)
	(13 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && _s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && _s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #72
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #72
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #7
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #7
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 9 -> 3)
	(116 + 9 -> 116 + 3)
	(9 -> 3 -> 2)
	(9 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s50_Sta_reg_WbMsg_Cmd && (_s29_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w2	(_s50_Sta_reg_WbMsg_Cmd && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #111
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #111
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #117
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #117
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 11 -> 3)
	(145 + 11 -> 145 + 3)
	(11 -> 3 -> 3)
		(added cond. from num.)	(_s29_Sta_reg_Proc_0_CacheState$next == _s16_Sta_reg_HomeProc_CacheState$next)
	(11 -> 3 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s10_Sta_reg_Dir_Pending) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s29_Sta_reg_Proc_0_CacheState == _s16_Sta_reg_HomeProc_CacheState))
		[1] w2	(!(_s10_Sta_reg_Dir_Pending) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s29_Sta_reg_Proc_0_CacheState == _s16_Sta_reg_HomeProc_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 11 -> 5)
	(118 + 11 -> 118 + 5)
	(11 -> 5 -> 4)
		(added cond. from num.)	(_s29_Sta_reg_Proc_0_CacheState$next == _s16_Sta_reg_HomeProc_CacheState$next)
	(11 -> 5 -> 5 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s10_Sta_reg_Dir_Pending) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s29_Sta_reg_Proc_0_CacheState == _s16_Sta_reg_HomeProc_CacheState))
		[1] w3	(!(_s10_Sta_reg_Dir_Pending) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s29_Sta_reg_Proc_0_CacheState == _s16_Sta_reg_HomeProc_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #5
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #5
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 9 -> 5)
	(119 + 9 -> 119 + 5)
	(9 -> 5 -> 2)
		(added cond. from num.)	(_s29_Sta_reg_Proc_0_CacheState$next != _s38_Sta_reg_ShWbMsg_Cmd$next)
		(added cond. from num.)	(_s29_Sta_reg_Proc_0_CacheState$next != _s38_Sta_reg_ShWbMsg_Cmd$next)
	(9 -> 5 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w2	((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #117
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #117
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 11 -> 3)
	(120 + 11 -> 120 + 3)
	(11 -> 3 -> 3)
	(11 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s10_Sta_reg_Dir_Pending) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w2	(!(_s10_Sta_reg_Dir_Pending) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 10 -> 4)
	(75 + 10 -> 75 + 4)
	(10 -> 4 -> 4)
	(10 -> 4 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s10_Sta_reg_Dir_Pending) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	(!(_s10_Sta_reg_Dir_Pending) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #40
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #40
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #24
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #24
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 8 -> 3)
	(122 + 8 -> 122 + 3)
	(8 -> 3 -> 2)
	(8 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 10 -> 5)
	(77 + 10 -> 77 + 5)
	(10 -> 5 -> 3)
	(10 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && _s9_Sta_reg_Dir_Local)
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && _s9_Sta_reg_Dir_Local && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(28 + 5 -> 28 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(12 + 3 -> 12 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s29_Sta_reg_Proc_0_CacheState$next == _s33_Sta_reg_Proc_1_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s29_Sta_reg_Proc_0_CacheState == _s33_Sta_reg_Proc_1_CacheState))
		[1] w2	((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s29_Sta_reg_Proc_0_CacheState == _s33_Sta_reg_Proc_1_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
[RES_1]       0	: 8	: 0 6 8 12 22 27 7 3 1 s: 86
[RES_0]    L  8 : 0 12 23 38 78 104 30 9 3 s: 297, mem: 52, time: 22.0032
---------------------------------------------------------------------------------------------
Loop_8_1_0
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[8] & T & !P+ ]: UNSAT
[RES_1]       0	: 8	: 0 6 8 12 22 27 7 3 1 s: 86
[RES_0]    L  8 : 0 12 23 38 78 104 30 9 3 s: 297, mem: 52, time: 22.0033
	[Forward propagation]:
	(F7 about to converge: #2)
		((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
		((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	(F8 about to converge: #2)
		((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s29_Sta_reg_Proc_0_CacheState == _s33_Sta_reg_Proc_1_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
		((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s29_Sta_reg_Proc_0_CacheState == _s33_Sta_reg_Proc_1_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
[RES_1]       0	: 9	: 0 6 8 11 18 21 8 2 2 0 s: 76
[RES_0]    L  9 : 0 12 23 35 64 81 28 6 6 0 s: 255, mem: 52, time: 23.9109
---------------------------------------------------------------------------------------------
Loop_9_0_0
---------------------------------------------------------------------------------------------
	F[9] = P
	SAT_a ? [ F[9] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #23
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #23
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #43
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #43
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #13
	(adding required pred. from inp_c to ab. cube) #117
	(adding from pre_c to cc. cube) #13
	(adding pred. from inp_c to cc. cube) #117
	(abstract cube) 15	(15 + 0 + 0 + 0 + 0)
	(concrete cube) 15	(15 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #111
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #111
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #104
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #104
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 13 -> 4)
	(183 + 13 -> 183 + 4)
	(13 -> 4 -> 2)
	(13 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s2_Sta_reg_Dir_HeadPtr && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	(_s2_Sta_reg_Dir_HeadPtr && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #6
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #6
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 14 -> 4)
	(185 + 14 -> 185 + 4)
	(14 -> 4 -> 2)
	(14 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s11_Sta_reg_Dir_ShrSet_0 && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	(_s11_Sta_reg_Dir_ShrSet_0 && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 14 -> 7)
	(166 + 14 -> 166 + 7)
	(14 -> 7 -> 2)
	(14 -> 7 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s11_Sta_reg_Dir_ShrSet_0 && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	(_s11_Sta_reg_Dir_ShrSet_0 && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 15 -> 6)
	(137 + 15 -> 137 + 6)
	(15 -> 6 -> 2)
	(15 -> 6 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s11_Sta_reg_Dir_ShrSet_0 && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	(_s11_Sta_reg_Dir_ShrSet_0 && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #5
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #5
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 14 -> 3)
	(140 + 14 -> 140 + 3)
	(14 -> 3 -> 2)
	(14 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 14 -> 7)
	(92 + 14 -> 92 + 7)
	(14 -> 7 -> 3)
	(14 -> 7 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s11_Sta_reg_Dir_ShrSet_0 && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	(_s11_Sta_reg_Dir_ShrSet_0 && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #65
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #65
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #27
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #27
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 10 -> 3)
	(142 + 10 -> 142 + 3)
	(10 -> 3 -> 3)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(10 -> 3 -> 9 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 14 -> 7)
	(94 + 14 -> 94 + 7)
	(14 -> 7 -> 4)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(14 -> 7 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s3_Sta_reg_Dir_HeadVld && _s9_Sta_reg_Dir_Local && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(_s3_Sta_reg_Dir_HeadVld && _s9_Sta_reg_Dir_Local && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #77
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #77
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 12 -> 7)
	(95 + 12 -> 95 + 7)
	(12 -> 7 -> 3)
	(12 -> 7 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s18_Sta_reg_HomeProc_ProcCmd == 2'd1) && _s9_Sta_reg_Dir_Local && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s18_Sta_reg_HomeProc_ProcCmd == 2'd1) && _s9_Sta_reg_Dir_Local && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #75
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #75
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #24
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #24
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 9 -> 4)
	(145 + 9 -> 145 + 4)
	(9 -> 4 -> 3)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next == _s20_Sta_reg_HomeUniMsg_Cmd$next)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(9 -> 4 -> 8 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s46_Sta_reg_UniMsg_1_Cmd == _s20_Sta_reg_HomeUniMsg_Cmd))
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s46_Sta_reg_UniMsg_1_Cmd == _s20_Sta_reg_HomeUniMsg_Cmd) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 13 -> 6)
	(97 + 13 -> 97 + 6)
	(13 -> 6 -> 3)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(13 -> 6 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s9_Sta_reg_Dir_Local && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(_s9_Sta_reg_Dir_Local && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #73
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #73
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #7
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #7
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 10 -> 3)
	(147 + 10 -> 147 + 3)
	(10 -> 3 -> 3)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(10 -> 3 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s50_Sta_reg_WbMsg_Cmd && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(_s50_Sta_reg_WbMsg_Cmd && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 11 -> 7)
	(99 + 11 -> 99 + 7)
	(11 -> 7 -> 4)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(11 -> 7 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s3_Sta_reg_Dir_HeadVld) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s3_Sta_reg_Dir_HeadVld) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #49
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #49
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #111
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #111
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #104
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #104
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #14
	(adding required pred. from inp_c to ab. cube) #48
	(adding from pre_c to cc. cube) #14
	(adding pred. from inp_c to cc. cube) #48
	(abstract cube) 16	(16 + 0 + 0 + 0 + 0)
	(concrete cube) 16	(16 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #16
	(adding required pred. from inp_c to ab. cube) #117
	(adding from pre_c to cc. cube) #16
	(adding pred. from inp_c to cc. cube) #117
	(abstract cube) 18	(18 + 0 + 0 + 0 + 0)
	(concrete cube) 18	(18 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 18 -> 3)
	(208 + 18 -> 208 + 3)
	(18 -> 3 -> 2)
	(18 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s3_Sta_reg_Dir_HeadVld && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	(_s3_Sta_reg_Dir_HeadVld && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 16 -> 4)
	(198 + 16 -> 198 + 4)
	(16 -> 4 -> 3)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next == _s46_Sta_reg_UniMsg_1_Cmd$next)
	(16 -> 4 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s3_Sta_reg_Dir_HeadVld && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == _s46_Sta_reg_UniMsg_1_Cmd))
		[1] w3	(_s3_Sta_reg_Dir_HeadVld && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == _s46_Sta_reg_UniMsg_1_Cmd) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 14 -> 4)
	(199 + 14 -> 199 + 4)
	(14 -> 4 -> 2)
	(14 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 12 -> 5)
	(180 + 12 -> 180 + 5)
	(12 -> 5 -> 3)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(12 -> 5 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 13 -> 6)
	(181 + 13 -> 181 + 6)
	(13 -> 6 -> 3)
	(13 -> 6 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !(_s10_Sta_reg_Dir_Pending) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !(_s10_Sta_reg_Dir_Pending) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 13 -> 6)
	(151 + 13 -> 151 + 6)
	(13 -> 6 -> 4)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(13 -> 6 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !(_s10_Sta_reg_Dir_Pending) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !(_s10_Sta_reg_Dir_Pending) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #5
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #5
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 11 -> 3)
	(152 + 11 -> 152 + 3)
	(11 -> 3 -> 3)
	(11 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s44_Sta_reg_UniMsg_0_HomeProc && (_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(_s44_Sta_reg_UniMsg_0_HomeProc && (_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #104
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #104
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 11 -> 4)
	(184 + 11 -> 184 + 4)
	(11 -> 4 -> 2)
	(11 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 13 -> 5)
	(154 + 13 -> 154 + 5)
	(13 -> 5 -> 3)
	(13 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s10_Sta_reg_Dir_Pending) && !(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s10_Sta_reg_Dir_Pending) && !(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #104
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #104
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 12 -> 4)
	(156 + 12 -> 156 + 4)
	(12 -> 4 -> 3)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(12 -> 4 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 12 -> 8)
	(104 + 12 -> 104 + 8)
	(12 -> 8 -> 5)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(12 -> 8 -> 7 -> 5)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s44_Sta_reg_UniMsg_0_HomeProc && !(_s10_Sta_reg_Dir_Pending) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(_s44_Sta_reg_UniMsg_0_HomeProc && !(_s10_Sta_reg_Dir_Pending) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #32
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #32
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #79
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #79
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 14 -> 3)
	(188 + 14 -> 188 + 3)
	(14 -> 3 -> 2)
	(14 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 13 -> 4)
	(159 + 13 -> 159 + 4)
	(13 -> 4 -> 2)
	(13 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 9 -> 4)
	(107 + 9 -> 107 + 4)
	(9 -> 4 -> 2)
	(9 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #74
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #74
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #24
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #24
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 9 -> 4)
	(161 + 9 -> 161 + 4)
	(9 -> 4 -> 2)
	(9 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #27
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #27
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 9 -> 3)
	(162 + 9 -> 162 + 3)
	(9 -> 3 -> 2)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(9 -> 3 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 13 -> 7)
	(110 + 13 -> 110 + 7)
	(13 -> 7 -> 4)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(13 -> 7 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && _s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && _s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #72
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #72
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #111
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #111
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #117
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #117
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #104
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #104
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 10 -> 3)
	(214 + 10 -> 214 + 3)
	(10 -> 3 -> 2)
	(10 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 12 -> 6)
	(195 + 12 -> 195 + 6)
	(12 -> 6 -> 3)
	(12 -> 6 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !(_s10_Sta_reg_Dir_Pending) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !(_s10_Sta_reg_Dir_Pending) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #104
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #104
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 11 -> 7)
	(196 + 11 -> 196 + 7)
	(11 -> 7 -> 3)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(11 -> 7 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 12 -> 7)
	(166 + 12 -> 166 + 7)
	(12 -> 7 -> 4)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(12 -> 7 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !(_s10_Sta_reg_Dir_Pending) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !(_s10_Sta_reg_Dir_Pending) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #7
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #7
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 10 -> 3)
	(167 + 10 -> 167 + 3)
	(10 -> 3 -> 2)
	(10 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s50_Sta_reg_WbMsg_Cmd && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	(_s50_Sta_reg_WbMsg_Cmd && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #104
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #104
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #117
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #117
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 12 -> 4)
	(199 + 12 -> 199 + 4)
	(12 -> 4 -> 2)
	(12 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 11 -> 6)
	(169 + 11 -> 169 + 6)
	(11 -> 6 -> 3)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(11 -> 6 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #117
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #117
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 12 -> 6)
	(170 + 12 -> 170 + 6)
	(12 -> 6 -> 3)
	(12 -> 6 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s10_Sta_reg_Dir_Pending) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	(!(_s10_Sta_reg_Dir_Pending) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 11 -> 6)
	(115 + 11 -> 115 + 6)
	(11 -> 6 -> 4)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(11 -> 6 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s10_Sta_reg_Dir_Pending) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	(!(_s10_Sta_reg_Dir_Pending) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #40
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #40
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #24
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #24
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 9 -> 2)
	(172 + 9 -> 172 + 2)
	(9 -> 2 -> 2)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next == _s20_Sta_reg_HomeUniMsg_Cmd$next)
	(9 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s42_Sta_reg_UniMsg_0_Cmd == _s20_Sta_reg_HomeUniMsg_Cmd))
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s42_Sta_reg_UniMsg_0_Cmd == _s20_Sta_reg_HomeUniMsg_Cmd) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 11 -> 6)
	(117 + 11 -> 117 + 6)
	(11 -> 6 -> 2)
	(11 -> 6 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s9_Sta_reg_Dir_Local && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	(_s9_Sta_reg_Dir_Local && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 6 -> 3)
	(46 + 6 -> 46 + 3)
	(6 -> 3 -> 2)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next == _s46_Sta_reg_UniMsg_1_Cmd$next)
	(6 -> 3 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s42_Sta_reg_UniMsg_0_Cmd == _s46_Sta_reg_UniMsg_1_Cmd))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s42_Sta_reg_UniMsg_0_Cmd == _s46_Sta_reg_UniMsg_1_Cmd) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #52
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #52
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 14 -> 6)
	(56 + 14 -> 56 + 6)
	(14 -> 6 -> 3)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next != _s18_Sta_reg_HomeProc_ProcCmd$next)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next != _s18_Sta_reg_HomeProc_ProcCmd$next)
	(14 -> 6 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s18_Sta_reg_HomeProc_ProcCmd == 2'd1) && _s9_Sta_reg_Dir_Local && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	((_s18_Sta_reg_HomeProc_ProcCmd == 2'd1) && _s9_Sta_reg_Dir_Local && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #75
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #75
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #24
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #24
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 8 -> 4)
	(121 + 8 -> 121 + 4)
	(8 -> 4 -> 3)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(8 -> 4 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 12 -> 7)
	(58 + 12 -> 58 + 7)
	(12 -> 7 -> 4)
	(12 -> 7 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s3_Sta_reg_Dir_HeadVld) && _s9_Sta_reg_Dir_Local && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	(!(_s3_Sta_reg_Dir_HeadVld) && _s9_Sta_reg_Dir_Local && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #73
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #73
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #7
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #7
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 9 -> 4)
	(124 + 9 -> 124 + 4)
	(9 -> 4 -> 3)
	(9 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s50_Sta_reg_WbMsg_Cmd && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	(_s50_Sta_reg_WbMsg_Cmd && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 10 -> 7)
	(60 + 10 -> 60 + 7)
	(10 -> 7 -> 4)
	(10 -> 7 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s3_Sta_reg_Dir_HeadVld) && !(_s1_Sta_reg_Dir_Dirty) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	(!(_s3_Sta_reg_Dir_HeadVld) && !(_s1_Sta_reg_Dir_Dirty) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #65
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #65
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #27
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #27
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 9 -> 3)
	(126 + 9 -> 126 + 3)
	(9 -> 3 -> 3)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(9 -> 3 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 13 -> 7)
	(62 + 13 -> 62 + 7)
	(13 -> 7 -> 3)
	(13 -> 7 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s9_Sta_reg_Dir_Local && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	(_s9_Sta_reg_Dir_Local && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #49
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #49
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #5
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #5
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 10 -> 4)
	(129 + 10 -> 129 + 4)
	(10 -> 4 -> 3)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next != _s38_Sta_reg_ShWbMsg_Cmd$next)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next != _s38_Sta_reg_ShWbMsg_Cmd$next)
	(10 -> 4 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s44_Sta_reg_UniMsg_0_HomeProc && (_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	(_s44_Sta_reg_UniMsg_0_HomeProc && (_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #104
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #104
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #111
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #111
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 12 -> 2)
	(214 + 12 -> 214 + 2)
	(12 -> 2 -> 2)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next == _s16_Sta_reg_HomeProc_CacheState$next)
	(12 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s16_Sta_reg_HomeProc_CacheState))
		[1] w2	((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s16_Sta_reg_HomeProc_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 10 -> 3)
	(184 + 10 -> 184 + 3)
	(10 -> 3 -> 2)
	(10 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #111
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #111
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 11 -> 3)
	(185 + 11 -> 185 + 3)
	(11 -> 3 -> 3)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next == _s16_Sta_reg_HomeProc_CacheState$next)
	(11 -> 3 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s10_Sta_reg_Dir_Pending) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s16_Sta_reg_HomeProc_CacheState))
		[1] w2	(!(_s10_Sta_reg_Dir_Pending) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s16_Sta_reg_HomeProc_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 12 -> 3)
	(132 + 12 -> 132 + 3)
	(12 -> 3 -> 3)
	(12 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s10_Sta_reg_Dir_Pending) && !(_s1_Sta_reg_Dir_Dirty) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	(!(_s10_Sta_reg_Dir_Pending) && !(_s1_Sta_reg_Dir_Dirty) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #104
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #104
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #111
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #111
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 13 -> 3)
	(187 + 13 -> 187 + 3)
	(13 -> 3 -> 3)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next == _s16_Sta_reg_HomeProc_CacheState$next)
	(13 -> 3 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s16_Sta_reg_HomeProc_CacheState))
		[1] w3	((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s16_Sta_reg_HomeProc_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 11 -> 3)
	(135 + 11 -> 135 + 3)
	(11 -> 3 -> 3)
	(11 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	(!(_s1_Sta_reg_Dir_Dirty) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #111
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #111
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 12 -> 5)
	(136 + 12 -> 136 + 5)
	(12 -> 5 -> 4)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next == _s16_Sta_reg_HomeProc_CacheState$next)
	(12 -> 5 -> 5 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s10_Sta_reg_Dir_Pending) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s16_Sta_reg_HomeProc_CacheState))
		[1] w3	(!(_s10_Sta_reg_Dir_Pending) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s16_Sta_reg_HomeProc_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 11 -> 7)
	(67 + 11 -> 67 + 7)
	(11 -> 7 -> 5)
	(11 -> 7 -> 5)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s44_Sta_reg_UniMsg_0_HomeProc && !(_s10_Sta_reg_Dir_Pending) && !(_s1_Sta_reg_Dir_Dirty) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	(_s44_Sta_reg_UniMsg_0_HomeProc && !(_s10_Sta_reg_Dir_Pending) && !(_s1_Sta_reg_Dir_Dirty) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(22 + 5 -> 22 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #43
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #43
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #104
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #104
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #117
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #117
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #111
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #111
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 14 -> 2)
	(223 + 14 -> 223 + 2)
	(14 -> 2 -> 2)
	(14 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s11_Sta_reg_Dir_ShrSet_0 && (_s29_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w2	(_s11_Sta_reg_Dir_ShrSet_0 && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 14 -> 3)
	(193 + 14 -> 193 + 3)
	(14 -> 3 -> 2)
	(14 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s11_Sta_reg_Dir_ShrSet_0 && (_s29_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w2	(_s11_Sta_reg_Dir_ShrSet_0 && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 13 -> 3)
	(140 + 13 -> 140 + 3)
	(13 -> 3 -> 2)
	(13 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s11_Sta_reg_Dir_ShrSet_0 && (_s29_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w2	(_s11_Sta_reg_Dir_ShrSet_0 && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #5
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #5
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 13 -> 3)
	(143 + 13 -> 143 + 3)
	(13 -> 3 -> 2)
		(added cond. from num.)	(_s29_Sta_reg_Proc_0_CacheState$next != _s38_Sta_reg_ShWbMsg_Cmd$next)
		(added cond. from num.)	(_s29_Sta_reg_Proc_0_CacheState$next != _s38_Sta_reg_ShWbMsg_Cmd$next)
	(13 -> 3 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w2	((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 13 -> 5)
	(73 + 13 -> 73 + 5)
	(13 -> 5 -> 4)
	(13 -> 5 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s11_Sta_reg_Dir_ShrSet_0 && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	(_s11_Sta_reg_Dir_ShrSet_0 && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #42
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #42
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #117
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #117
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #111
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #111
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #104
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #104
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 12 -> 2)
	(228 + 12 -> 228 + 2)
	(12 -> 2 -> 2)
	(12 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s2_Sta_reg_Dir_HeadPtr && (_s29_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w2	(_s2_Sta_reg_Dir_HeadPtr && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #6
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #6
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 13 -> 2)
	(231 + 13 -> 231 + 2)
	(13 -> 2 -> 2)
		(added cond. from num.)	(_s29_Sta_reg_Proc_0_CacheState$next == _s16_Sta_reg_HomeProc_CacheState$next)
	(13 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s29_Sta_reg_Proc_0_CacheState == _s16_Sta_reg_HomeProc_CacheState))
		[1] w2	((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s29_Sta_reg_Proc_0_CacheState == _s16_Sta_reg_HomeProc_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 13 -> 4)
	(199 + 13 -> 199 + 4)
	(13 -> 4 -> 3)
		(added cond. from num.)	(_s29_Sta_reg_Proc_0_CacheState$next == _s16_Sta_reg_HomeProc_CacheState$next)
	(13 -> 4 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s10_Sta_reg_Dir_Pending) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s29_Sta_reg_Proc_0_CacheState == _s16_Sta_reg_HomeProc_CacheState))
		[1] w2	(!(_s10_Sta_reg_Dir_Pending) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s29_Sta_reg_Proc_0_CacheState == _s16_Sta_reg_HomeProc_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #104
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #104
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 12 -> 3)
	(200 + 12 -> 200 + 3)
	(12 -> 3 -> 2)
	(12 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w2	((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 14 -> 3)
	(147 + 14 -> 147 + 3)
	(14 -> 3 -> 3)
	(14 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s10_Sta_reg_Dir_Pending) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w2	(!(_s10_Sta_reg_Dir_Pending) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #111
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #111
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #104
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #104
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 13 -> 4)
	(202 + 13 -> 202 + 4)
	(13 -> 4 -> 3)
		(added cond. from num.)	(_s29_Sta_reg_Proc_0_CacheState$next == _s16_Sta_reg_HomeProc_CacheState$next)
	(13 -> 4 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s29_Sta_reg_Proc_0_CacheState == _s16_Sta_reg_HomeProc_CacheState))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s29_Sta_reg_Proc_0_CacheState == _s16_Sta_reg_HomeProc_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 14 -> 4)
	(149 + 14 -> 149 + 4)
	(14 -> 4 -> 4)
		(added cond. from num.)	(_s29_Sta_reg_Proc_0_CacheState$next == _s16_Sta_reg_HomeProc_CacheState$next)
	(14 -> 4 -> 5 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && !(_s10_Sta_reg_Dir_Pending) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s29_Sta_reg_Proc_0_CacheState == _s16_Sta_reg_HomeProc_CacheState))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && !(_s10_Sta_reg_Dir_Pending) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s29_Sta_reg_Proc_0_CacheState == _s16_Sta_reg_HomeProc_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #104
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #104
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 13 -> 5)
	(150 + 13 -> 150 + 5)
	(13 -> 5 -> 3)
	(13 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 13 -> 7)
	(77 + 13 -> 77 + 7)
	(13 -> 7 -> 6)
	(13 -> 7 -> 6)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s9_Sta_reg_Dir_Local) && _s3_Sta_reg_Dir_HeadVld && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && !(_s10_Sta_reg_Dir_Pending) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	(!(_s9_Sta_reg_Dir_Local) && _s3_Sta_reg_Dir_HeadVld && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && !(_s10_Sta_reg_Dir_Pending) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #50
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #50
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 14 -> 6)
	(78 + 14 -> 78 + 6)
	(14 -> 6 -> 3)
		(added cond. from num.)	(_s29_Sta_reg_Proc_0_CacheState$next != _s18_Sta_reg_HomeProc_ProcCmd$next)
		(added cond. from num.)	(_s29_Sta_reg_Proc_0_CacheState$next != _s18_Sta_reg_HomeProc_ProcCmd$next)
	(14 -> 6 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s18_Sta_reg_HomeProc_ProcCmd == 2'd1) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && _s9_Sta_reg_Dir_Local)
		[1] w2	((_s18_Sta_reg_HomeProc_ProcCmd == 2'd1) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && _s9_Sta_reg_Dir_Local && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #13
	(adding required pred. from inp_c to ab. cube) #54
	(adding from pre_c to cc. cube) #13
	(adding pred. from inp_c to cc. cube) #54
	(abstract cube) 15	(15 + 0 + 0 + 0 + 0)
	(concrete cube) 15	(15 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #27
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #27
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 11 -> 2)
	(153 + 11 -> 153 + 2)
	(11 -> 2 -> 2)
	(11 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 15 -> 6)
	(80 + 15 -> 80 + 6)
	(15 -> 6 -> 4)
	(15 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && _s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && _s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #72
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #72
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #7
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #7
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 9 -> 3)
	(155 + 9 -> 155 + 3)
	(9 -> 3 -> 2)
	(9 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s50_Sta_reg_WbMsg_Cmd && (_s29_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w2	(_s50_Sta_reg_WbMsg_Cmd && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 10 -> 5)
	(82 + 10 -> 82 + 5)
	(10 -> 5 -> 4)
	(10 -> 5 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s10_Sta_reg_Dir_Pending) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	(!(_s10_Sta_reg_Dir_Pending) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #40
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #40
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #24
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #24
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 8 -> 2)
	(157 + 8 -> 157 + 2)
	(8 -> 2 -> 2)
	(8 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 10 -> 4)
	(85 + 10 -> 85 + 4)
	(10 -> 4 -> 2)
	(10 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s9_Sta_reg_Dir_Local && (_s29_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w2	(_s9_Sta_reg_Dir_Local && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(31 + 5 -> 31 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(12 + 3 -> 12 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s29_Sta_reg_Proc_0_CacheState$next == _s33_Sta_reg_Proc_1_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s29_Sta_reg_Proc_0_CacheState == _s33_Sta_reg_Proc_1_CacheState))
		[1] w2	((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s29_Sta_reg_Proc_0_CacheState == _s33_Sta_reg_Proc_1_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
[RES_1]       0	: 9	: 0 6 9 11 16 28 27 8 3 1 s: 109
[RES_0]    L  9 : 0 12 26 34 49 100 103 35 9 3 s: 371, mem: 56, time: 38.9199
---------------------------------------------------------------------------------------------
Loop_9_1_0
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[9] & T & !P+ ]: UNSAT
[RES_1]       0	: 9	: 0 6 9 11 16 28 27 8 3 1 s: 109
[RES_0]    L  9 : 0 12 26 34 49 100 103 35 9 3 s: 371, mem: 56, time: 38.92
	[Forward propagation]:
	(F8 about to converge: #2)
		((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
		((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	(F9 about to converge: #2)
		((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s29_Sta_reg_Proc_0_CacheState == _s33_Sta_reg_Proc_1_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
		((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s29_Sta_reg_Proc_0_CacheState == _s33_Sta_reg_Proc_1_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
[RES_1]       0	: 10	: 0 6 9 11 16 28 24 11 2 2 0 s: 109
[RES_0]    L  10 : 0 12 26 34 49 100 94 44 6 6 0 s: 371, mem: 56, time: 41.6291
---------------------------------------------------------------------------------------------
Loop_10_0_0
---------------------------------------------------------------------------------------------
	F[10] = P
	SAT_a ? [ F[10] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #23
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #23
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #74
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #74
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #24
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #24
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 9 -> 4)
	(165 + 9 -> 165 + 4)
	(9 -> 4 -> 3)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next == _s20_Sta_reg_HomeUniMsg_Cmd$next)
	(9 -> 4 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == _s20_Sta_reg_HomeUniMsg_Cmd))
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == _s20_Sta_reg_HomeUniMsg_Cmd) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #27
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #27
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 9 -> 4)
	(166 + 9 -> 166 + 4)
	(9 -> 4 -> 3)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(9 -> 4 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !(_s3_Sta_reg_Dir_HeadVld) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !(_s3_Sta_reg_Dir_HeadVld) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 13 -> 8)
	(94 + 13 -> 94 + 8)
	(13 -> 8 -> 5)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(13 -> 8 -> 7 -> 5)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s3_Sta_reg_Dir_HeadVld) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && _s9_Sta_reg_Dir_Local && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	(!(_s3_Sta_reg_Dir_HeadVld) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && _s9_Sta_reg_Dir_Local && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #77
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #77
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 12 -> 9)
	(95 + 12 -> 95 + 9)
	(12 -> 9 -> 4)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(12 -> 9 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s18_Sta_reg_HomeProc_ProcCmd == 2'd1) && _s9_Sta_reg_Dir_Local && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s18_Sta_reg_HomeProc_ProcCmd == 2'd1) && _s9_Sta_reg_Dir_Local && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #75
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #75
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 14 -> 8)
	(169 + 14 -> 169 + 8)
	(14 -> 8 -> 4)
	(14 -> 8 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s3_Sta_reg_Dir_HeadVld) && _s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s3_Sta_reg_Dir_HeadVld) && _s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #24
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #24
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 9 -> 4)
	(170 + 9 -> 170 + 4)
	(9 -> 4 -> 4)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next == _s20_Sta_reg_HomeUniMsg_Cmd$next)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(9 -> 4 -> 9 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s46_Sta_reg_UniMsg_1_Cmd == _s20_Sta_reg_HomeUniMsg_Cmd))
		[1] w3	(!(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s46_Sta_reg_UniMsg_1_Cmd == _s20_Sta_reg_HomeUniMsg_Cmd) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #27
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #27
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 9 -> 4)
	(171 + 9 -> 171 + 4)
	(9 -> 4 -> 4)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(9 -> 4 -> 10 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !(_s3_Sta_reg_Dir_HeadVld) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !(_s3_Sta_reg_Dir_HeadVld) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 13 -> 8)
	(99 + 13 -> 99 + 8)
	(13 -> 8 -> 5)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(13 -> 8 -> 7 -> 5)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s3_Sta_reg_Dir_HeadVld) && _s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s3_Sta_reg_Dir_HeadVld) && _s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #49
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #49
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #6
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #6
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #111
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #111
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 14 -> 8)
	(260 + 14 -> 260 + 8)
	(14 -> 8 -> 3)
	(14 -> 8 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s4_Sta_reg_Dir_HomeHeadPtr && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(_s4_Sta_reg_Dir_HomeHeadPtr && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 14 -> 6)
	(228 + 14 -> 228 + 6)
	(14 -> 6 -> 4)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(14 -> 6 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s4_Sta_reg_Dir_HomeHeadPtr && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(_s4_Sta_reg_Dir_HomeHeadPtr && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 13 -> 5)
	(229 + 13 -> 229 + 5)
	(13 -> 5 -> 3)
	(13 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s4_Sta_reg_Dir_HomeHeadPtr && !(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(_s4_Sta_reg_Dir_HomeHeadPtr && !(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 12 -> 8)
	(175 + 12 -> 175 + 8)
	(12 -> 8 -> 5)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(12 -> 8 -> 7 -> 5)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_ShWbMsg_Cmd == 2'd2) && _s4_Sta_reg_Dir_HomeHeadPtr && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s38_Sta_reg_ShWbMsg_Cmd == 2'd2) && _s4_Sta_reg_Dir_HomeHeadPtr && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #104
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #104
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 12 -> 8)
	(176 + 12 -> 176 + 8)
	(12 -> 8 -> 5)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(12 -> 8 -> 7 -> 5)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s44_Sta_reg_UniMsg_0_HomeProc && _s4_Sta_reg_Dir_HomeHeadPtr && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(_s44_Sta_reg_UniMsg_0_HomeProc && _s4_Sta_reg_Dir_HomeHeadPtr && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #111
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #111
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #6
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #6
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #16
	(adding required pred. from inp_c to ab. cube) #43
	(adding from pre_c to cc. cube) #16
	(adding pred. from inp_c to cc. cube) #43
	(abstract cube) 18	(18 + 0 + 0 + 0 + 0)
	(concrete cube) 18	(18 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #18
	(adding required pred. from inp_c to ab. cube) #117
	(adding from pre_c to cc. cube) #18
	(adding pred. from inp_c to cc. cube) #117
	(abstract cube) 20	(20 + 0 + 0 + 0 + 0)
	(concrete cube) 20	(20 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 20 -> 5)
	(294 + 20 -> 294 + 5)
	(20 -> 5 -> 2)
	(20 -> 5 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s35_Sta_reg_Proc_1_ProcCmd != _s29_Sta_reg_Proc_0_CacheState) && _s3_Sta_reg_Dir_HeadVld)
		[1] w2	((_s35_Sta_reg_Proc_1_ProcCmd != _s29_Sta_reg_Proc_0_CacheState) && _s3_Sta_reg_Dir_HeadVld && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #17
	(adding required pred. from inp_c to ab. cube) #117
	(adding from pre_c to cc. cube) #17
	(adding pred. from inp_c to cc. cube) #117
	(abstract cube) 19	(19 + 0 + 0 + 0 + 0)
	(concrete cube) 19	(19 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #16
	(adding required pred. from inp_c to ab. cube) #96
	(adding from pre_c to cc. cube) #16
	(adding pred. from inp_c to cc. cube) #96
	(abstract cube) 18	(18 + 0 + 0 + 0 + 0)
	(concrete cube) 18	(18 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 18 -> 1)
	(31 + 18 -> 31 + 1)
	(18 -> 1 -> 1)
	(18 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s16_Sta_reg_HomeProc_CacheState == 2'd2)
		[1] w2	((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 19 -> 3)
	(296 + 19 -> 296 + 3)
	(19 -> 3 -> 2)
	(19 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s3_Sta_reg_Dir_HeadVld && (_s16_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	(_s3_Sta_reg_Dir_HeadVld && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 18 -> 7)
	(285 + 18 -> 285 + 7)
	(18 -> 7 -> 4)
	(18 -> 7 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s2_Sta_reg_Dir_HeadPtr && _s3_Sta_reg_Dir_HeadVld && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2))
		[1] w3	(_s2_Sta_reg_Dir_HeadPtr && _s3_Sta_reg_Dir_HeadVld && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #14
	(adding required pred. from inp_c to ab. cube) #48
	(adding from pre_c to cc. cube) #14
	(adding pred. from inp_c to cc. cube) #48
	(abstract cube) 16	(16 + 0 + 0 + 0 + 0)
	(concrete cube) 16	(16 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #16
	(adding required pred. from inp_c to ab. cube) #97
	(adding from pre_c to cc. cube) #16
	(adding pred. from inp_c to cc. cube) #97
	(abstract cube) 18	(18 + 0 + 0 + 0 + 0)
	(concrete cube) 18	(18 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 18 -> 3)
	(299 + 18 -> 299 + 3)
	(18 -> 3 -> 2)
	(18 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w2	((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 16 -> 6)
	(287 + 16 -> 287 + 6)
	(16 -> 6 -> 2)
	(16 -> 6 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w2	((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 12 -> 2)
	(267 + 12 -> 267 + 2)
	(12 -> 2 -> 2)
	(12 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 13 -> 7)
	(233 + 13 -> 233 + 7)
	(13 -> 7 -> 3)
	(13 -> 7 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !(_s10_Sta_reg_Dir_Pending) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !(_s10_Sta_reg_Dir_Pending) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #6
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #6
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #17
	(adding required pred. from inp_c to ab. cube) #46
	(adding from pre_c to cc. cube) #17
	(adding pred. from inp_c to cc. cube) #46
	(abstract cube) 19	(19 + 0 + 0 + 0 + 0)
	(concrete cube) 19	(19 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 19 -> 6)
	(269 + 19 -> 269 + 6)
	(19 -> 6 -> 2)
	(19 -> 6 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w2	((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 13 -> 6)
	(235 + 13 -> 235 + 6)
	(13 -> 6 -> 2)
	(13 -> 6 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 13 -> 8)
	(179 + 13 -> 179 + 8)
	(13 -> 8 -> 4)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(13 -> 8 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !(_s10_Sta_reg_Dir_Pending) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !(_s10_Sta_reg_Dir_Pending) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #5
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #5
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 13 -> 4)
	(237 + 13 -> 237 + 4)
	(13 -> 4 -> 2)
	(13 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 11 -> 5)
	(181 + 11 -> 181 + 5)
	(11 -> 5 -> 3)
	(11 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s4_Sta_reg_Dir_HomeHeadPtr && (_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(_s4_Sta_reg_Dir_HomeHeadPtr && (_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 13 -> 7)
	(182 + 13 -> 182 + 7)
	(13 -> 7 -> 5)
	(13 -> 7 -> 5)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s9_Sta_reg_Dir_Local) && _s4_Sta_reg_Dir_HomeHeadPtr && _s3_Sta_reg_Dir_HeadVld && !(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s9_Sta_reg_Dir_Local) && _s4_Sta_reg_Dir_HomeHeadPtr && _s3_Sta_reg_Dir_HeadVld && !(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 12 -> 9)
	(105 + 12 -> 105 + 9)
	(12 -> 9 -> 7)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(12 -> 9 -> 9 -> 7)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s9_Sta_reg_Dir_Local) && _s4_Sta_reg_Dir_HomeHeadPtr && _s3_Sta_reg_Dir_HeadVld && !(_s10_Sta_reg_Dir_Pending) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s9_Sta_reg_Dir_Local) && _s4_Sta_reg_Dir_HomeHeadPtr && _s3_Sta_reg_Dir_HeadVld && !(_s10_Sta_reg_Dir_Pending) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #49
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #49
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #5
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #5
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #72
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #72
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 13 -> 3)
	(241 + 13 -> 241 + 3)
	(13 -> 3 -> 3)
	(13 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s48_Sta_reg_UniMsg_1_HomeProc && (_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	(_s48_Sta_reg_UniMsg_1_HomeProc && (_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 11 -> 4)
	(185 + 11 -> 185 + 4)
	(11 -> 4 -> 3)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(11 -> 4 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #104
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #104
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 11 -> 3)
	(243 + 11 -> 243 + 3)
	(11 -> 3 -> 2)
	(11 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 13 -> 6)
	(187 + 13 -> 187 + 6)
	(13 -> 6 -> 4)
	(13 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s9_Sta_reg_Dir_Local) && _s3_Sta_reg_Dir_HeadVld && !(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s9_Sta_reg_Dir_Local) && _s3_Sta_reg_Dir_HeadVld && !(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 12 -> 10)
	(108 + 12 -> 108 + 10)
	(12 -> 10 -> 6)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(12 -> 10 -> 8 -> 6)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s9_Sta_reg_Dir_Local) && _s3_Sta_reg_Dir_HeadVld && !(_s10_Sta_reg_Dir_Pending) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s9_Sta_reg_Dir_Local) && _s3_Sta_reg_Dir_HeadVld && !(_s10_Sta_reg_Dir_Pending) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #14
	(adding required pred. from inp_c to ab. cube) #57
	(adding from pre_c to cc. cube) #14
	(adding pred. from inp_c to cc. cube) #57
	(abstract cube) 16	(16 + 0 + 0 + 0 + 0)
	(concrete cube) 16	(16 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #27
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #27
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 13 -> 2)
	(246 + 13 -> 246 + 2)
	(13 -> 2 -> 2)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(13 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 12 -> 5)
	(190 + 12 -> 190 + 5)
	(12 -> 5 -> 3)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(12 -> 5 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s2_Sta_reg_Dir_HeadPtr) && (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s2_Sta_reg_Dir_HeadPtr) && (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #15
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #15
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 17	(17 + 0 + 0 + 0 + 0)
	(concrete cube) 17	(17 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 17 -> 9)
	(191 + 17 -> 191 + 9)
	(17 -> 9 -> 3)
	(17 -> 9 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(_s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 16 -> 9)
	(111 + 16 -> 111 + 9)
	(16 -> 9 -> 5)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(16 -> 9 -> 7 -> 5)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s2_Sta_reg_Dir_HeadPtr) && _s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s2_Sta_reg_Dir_HeadPtr) && _s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #41
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #41
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #24
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #24
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 8 -> 2)
	(250 + 8 -> 250 + 2)
	(8 -> 2 -> 2)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next == _s20_Sta_reg_HomeUniMsg_Cmd$next)
	(8 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s46_Sta_reg_UniMsg_1_Cmd == _s20_Sta_reg_HomeUniMsg_Cmd))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s46_Sta_reg_UniMsg_1_Cmd == _s20_Sta_reg_HomeUniMsg_Cmd) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 12 -> 5)
	(194 + 12 -> 194 + 5)
	(12 -> 5 -> 2)
	(12 -> 5 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s9_Sta_reg_Dir_Local && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(_s9_Sta_reg_Dir_Local && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #24
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #24
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #40
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #40
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 13 -> 4)
	(252 + 13 -> 252 + 4)
	(13 -> 4 -> 2)
	(13 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && _s9_Sta_reg_Dir_Local)
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && _s9_Sta_reg_Dir_Local && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 9 -> 3)
	(196 + 9 -> 196 + 3)
	(9 -> 3 -> 2)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next == _s20_Sta_reg_HomeUniMsg_Cmd$next)
	(9 -> 3 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s46_Sta_reg_UniMsg_1_Cmd == _s20_Sta_reg_HomeUniMsg_Cmd))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s46_Sta_reg_UniMsg_1_Cmd == _s20_Sta_reg_HomeUniMsg_Cmd) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 11 -> 8)
	(114 + 11 -> 114 + 8)
	(11 -> 8 -> 4)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(11 -> 8 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && _s9_Sta_reg_Dir_Local && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && _s9_Sta_reg_Dir_Local && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #65
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #65
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #27
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #27
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #16
	(adding required pred. from inp_c to ab. cube) #54
	(adding from pre_c to cc. cube) #16
	(adding pred. from inp_c to cc. cube) #54
	(abstract cube) 17	(17 + 0 + 0 + 0 + 0)
	(concrete cube) 17	(17 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 17 -> 4)
	(255 + 17 -> 255 + 4)
	(17 -> 4 -> 2)
	(17 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #40
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #40
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 13 -> 5)
	(256 + 13 -> 256 + 5)
	(13 -> 5 -> 2)
	(13 -> 5 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && _s9_Sta_reg_Dir_Local)
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && _s9_Sta_reg_Dir_Local && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 10 -> 3)
	(200 + 10 -> 200 + 3)
	(10 -> 3 -> 2)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(10 -> 3 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 14 -> 8)
	(116 + 14 -> 116 + 8)
	(14 -> 8 -> 3)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(14 -> 8 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s9_Sta_reg_Dir_Local && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(_s9_Sta_reg_Dir_Local && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #73
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #73
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #7
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #7
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 9 -> 2)
	(259 + 9 -> 259 + 2)
	(9 -> 2 -> 2)
	(9 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s50_Sta_reg_WbMsg_Cmd && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(_s50_Sta_reg_WbMsg_Cmd && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 12 -> 5)
	(203 + 12 -> 203 + 5)
	(12 -> 5 -> 2)
	(12 -> 5 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #7
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #7
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #40
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #40
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 13 -> 3)
	(261 + 13 -> 261 + 3)
	(13 -> 3 -> 2)
	(13 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s50_Sta_reg_WbMsg_Cmd && _s9_Sta_reg_Dir_Local)
		[1] w1	(_s50_Sta_reg_WbMsg_Cmd && _s9_Sta_reg_Dir_Local && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #72
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #72
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 13 -> 5)
	(262 + 13 -> 262 + 5)
	(13 -> 5 -> 2)
	(13 -> 5 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s50_Sta_reg_WbMsg_Cmd && !(_s1_Sta_reg_Dir_Dirty))
		[1] w1	(_s50_Sta_reg_WbMsg_Cmd && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 10 -> 4)
	(206 + 10 -> 206 + 4)
	(10 -> 4 -> 2)
	(10 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s50_Sta_reg_WbMsg_Cmd && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(_s50_Sta_reg_WbMsg_Cmd && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 11 -> 7)
	(119 + 11 -> 119 + 7)
	(11 -> 7 -> 4)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(11 -> 7 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s10_Sta_reg_Dir_Pending) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s10_Sta_reg_Dir_Pending) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #14
	(adding required pred. from inp_c to ab. cube) #54
	(adding from pre_c to cc. cube) #14
	(adding pred. from inp_c to cc. cube) #54
	(abstract cube) 16	(16 + 0 + 0 + 0 + 0)
	(concrete cube) 16	(16 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #27
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #27
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 12 -> 5)
	(208 + 12 -> 208 + 5)
	(12 -> 5 -> 2)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(12 -> 5 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 16 -> 8)
	(121 + 16 -> 121 + 8)
	(16 -> 8 -> 4)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(16 -> 8 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && _s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && _s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #48
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #48
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #111
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #111
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #6
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #6
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #13
	(adding required pred. from inp_c to ab. cube) #117
	(adding from pre_c to cc. cube) #13
	(adding pred. from inp_c to cc. cube) #117
	(abstract cube) 15	(15 + 0 + 0 + 0 + 0)
	(concrete cube) 15	(15 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 15 -> 3)
	(302 + 15 -> 302 + 3)
	(15 -> 3 -> 2)
	(15 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 13 -> 4)
	(268 + 13 -> 268 + 4)
	(13 -> 4 -> 2)
	(13 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 13 -> 8)
	(211 + 13 -> 211 + 8)
	(13 -> 8 -> 3)
	(13 -> 8 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !(_s10_Sta_reg_Dir_Pending) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !(_s10_Sta_reg_Dir_Pending) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #5
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #5
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 11 -> 6)
	(212 + 11 -> 212 + 6)
	(11 -> 6 -> 3)
	(11 -> 6 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s4_Sta_reg_Dir_HomeHeadPtr && (_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	(_s4_Sta_reg_Dir_HomeHeadPtr && (_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #117
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #117
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #104
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #104
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 11 -> 5)
	(271 + 11 -> 271 + 5)
	(11 -> 5 -> 2)
	(11 -> 5 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 13 -> 7)
	(214 + 13 -> 214 + 7)
	(13 -> 7 -> 2)
	(13 -> 7 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 12 -> 6)
	(125 + 12 -> 125 + 6)
	(12 -> 6 -> 5)
	(12 -> 6 -> 5)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s4_Sta_reg_Dir_HomeHeadPtr && _s3_Sta_reg_Dir_HeadVld && !(_s10_Sta_reg_Dir_Pending) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	(_s4_Sta_reg_Dir_HomeHeadPtr && _s3_Sta_reg_Dir_HeadVld && !(_s10_Sta_reg_Dir_Pending) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #48
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #48
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #5
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #5
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 11 -> 5)
	(216 + 11 -> 216 + 5)
	(11 -> 5 -> 3)
	(11 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s48_Sta_reg_UniMsg_1_HomeProc && (_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	(_s48_Sta_reg_UniMsg_1_HomeProc && (_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 12 -> 7)
	(127 + 12 -> 127 + 7)
	(12 -> 7 -> 5)
	(12 -> 7 -> 5)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s48_Sta_reg_UniMsg_1_HomeProc && _s3_Sta_reg_Dir_HeadVld && !(_s10_Sta_reg_Dir_Pending) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	(_s48_Sta_reg_UniMsg_1_HomeProc && _s3_Sta_reg_Dir_HeadVld && !(_s10_Sta_reg_Dir_Pending) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #40
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #40
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #24
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #24
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 9 -> 4)
	(218 + 9 -> 218 + 4)
	(9 -> 4 -> 2)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next == _s20_Sta_reg_HomeUniMsg_Cmd$next)
	(9 -> 4 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s42_Sta_reg_UniMsg_0_Cmd == _s20_Sta_reg_HomeUniMsg_Cmd))
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s42_Sta_reg_UniMsg_0_Cmd == _s20_Sta_reg_HomeUniMsg_Cmd) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 11 -> 4)
	(129 + 11 -> 129 + 4)
	(11 -> 4 -> 2)
	(11 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && _s9_Sta_reg_Dir_Local)
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && _s9_Sta_reg_Dir_Local && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #72
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #72
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #7
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #7
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 10 -> 4)
	(220 + 10 -> 220 + 4)
	(10 -> 4 -> 2)
	(10 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s50_Sta_reg_WbMsg_Cmd && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	(_s50_Sta_reg_WbMsg_Cmd && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 11 -> 6)
	(131 + 11 -> 131 + 6)
	(11 -> 6 -> 4)
	(11 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s48_Sta_reg_UniMsg_1_HomeProc && !(_s10_Sta_reg_Dir_Pending) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	(_s48_Sta_reg_UniMsg_1_HomeProc && !(_s10_Sta_reg_Dir_Pending) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 6 -> 4)
	(51 + 6 -> 51 + 4)
	(6 -> 4 -> 2)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next == _s46_Sta_reg_UniMsg_1_Cmd$next)
	(6 -> 4 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s42_Sta_reg_UniMsg_0_Cmd == _s46_Sta_reg_UniMsg_1_Cmd))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s42_Sta_reg_UniMsg_0_Cmd == _s46_Sta_reg_UniMsg_1_Cmd) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #52
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #52
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 14 -> 8)
	(61 + 14 -> 61 + 8)
	(14 -> 8 -> 4)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next != _s18_Sta_reg_HomeProc_ProcCmd$next)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next != _s18_Sta_reg_HomeProc_ProcCmd$next)
	(14 -> 8 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s18_Sta_reg_HomeProc_ProcCmd == 2'd1) && _s9_Sta_reg_Dir_Local && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	((_s18_Sta_reg_HomeProc_ProcCmd == 2'd1) && _s9_Sta_reg_Dir_Local && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #75
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #75
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #27
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #27
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 8 -> 4)
	(135 + 8 -> 135 + 4)
	(8 -> 4 -> 4)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(8 -> 4 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s3_Sta_reg_Dir_HeadVld) && (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	(!(_s3_Sta_reg_Dir_HeadVld) && (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #13
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #13
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 15	(15 + 0 + 0 + 0 + 0)
	(concrete cube) 15	(15 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 15 -> 7)
	(136 + 15 -> 136 + 7)
	(15 -> 7 -> 4)
	(15 -> 7 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(ReductionOr_1_2(_s31_Sta_reg_Proc_0_ProcCmd)) && (_s31_Sta_reg_Proc_0_ProcCmd != _s18_Sta_reg_HomeProc_ProcCmd) && _s9_Sta_reg_Dir_Local && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	(!(ReductionOr_1_2(_s31_Sta_reg_Proc_0_ProcCmd)) && (_s31_Sta_reg_Proc_0_ProcCmd != _s18_Sta_reg_HomeProc_ProcCmd) && _s9_Sta_reg_Dir_Local && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #5
	(adding required pred. from inp_c to ab. cube) #24
	(adding from pre_c to cc. cube) #5
	(adding pred. from inp_c to cc. cube) #24
	(abstract cube) 7	(7 + 0 + 0 + 0 + 0)
	(concrete cube) 7	(7 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 7 -> 3)
	(226 + 7 -> 226 + 3)
	(7 -> 3 -> 2)
	(7 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 13 -> 5)
	(138 + 13 -> 138 + 5)
	(13 -> 5 -> 3)
	(13 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s3_Sta_reg_Dir_HeadVld) && _s9_Sta_reg_Dir_Local && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	(!(_s3_Sta_reg_Dir_HeadVld) && _s9_Sta_reg_Dir_Local && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #24
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #24
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 8 -> 4)
	(139 + 8 -> 139 + 4)
	(8 -> 4 -> 2)
	(8 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 12 -> 7)
	(66 + 12 -> 66 + 7)
	(12 -> 7 -> 5)
	(12 -> 7 -> 5)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s3_Sta_reg_Dir_HeadVld) && _s9_Sta_reg_Dir_Local && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	(!(_s3_Sta_reg_Dir_HeadVld) && _s9_Sta_reg_Dir_Local && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #65
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #65
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #27
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #27
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 10 -> 4)
	(230 + 10 -> 230 + 4)
	(10 -> 4 -> 2)
	(10 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 9 -> 3)
	(142 + 9 -> 142 + 3)
	(9 -> 3 -> 2)
	(9 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 14 -> 4)
	(143 + 14 -> 143 + 4)
	(14 -> 4 -> 2)
	(14 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s9_Sta_reg_Dir_Local && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	(_s9_Sta_reg_Dir_Local && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 13 -> 6)
	(69 + 13 -> 69 + 6)
	(13 -> 6 -> 4)
	(13 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s44_Sta_reg_UniMsg_0_HomeProc && _s9_Sta_reg_Dir_Local && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	(_s44_Sta_reg_UniMsg_0_HomeProc && _s9_Sta_reg_Dir_Local && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #73
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #73
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #7
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #7
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 8 -> 2)
	(234 + 8 -> 234 + 2)
	(8 -> 2 -> 2)
	(8 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s50_Sta_reg_WbMsg_Cmd && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	(_s50_Sta_reg_WbMsg_Cmd && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 11 -> 4)
	(146 + 11 -> 146 + 4)
	(11 -> 4 -> 3)
	(11 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s3_Sta_reg_Dir_HeadVld) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w2	(!(_s3_Sta_reg_Dir_HeadVld) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #5
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #5
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 9 -> 5)
	(148 + 9 -> 148 + 5)
	(9 -> 5 -> 4)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next != _s38_Sta_reg_ShWbMsg_Cmd$next)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next != _s38_Sta_reg_ShWbMsg_Cmd$next)
	(9 -> 5 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && !(_s3_Sta_reg_Dir_HeadVld) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && !(_s3_Sta_reg_Dir_HeadVld) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #7
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #7
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 9 -> 4)
	(150 + 9 -> 150 + 4)
	(9 -> 4 -> 2)
	(9 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s50_Sta_reg_WbMsg_Cmd && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	(_s50_Sta_reg_WbMsg_Cmd && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #111
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #111
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 11 -> 5)
	(151 + 11 -> 151 + 5)
	(11 -> 5 -> 5)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next == _s16_Sta_reg_HomeProc_CacheState$next)
	(11 -> 5 -> 6 -> 5)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s3_Sta_reg_Dir_HeadVld) && !(_s10_Sta_reg_Dir_Pending) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s16_Sta_reg_HomeProc_CacheState))
		[1] w3	(!(_s3_Sta_reg_Dir_HeadVld) && !(_s10_Sta_reg_Dir_Pending) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s16_Sta_reg_HomeProc_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 10 -> 7)
	(74 + 10 -> 74 + 7)
	(10 -> 7 -> 5)
	(10 -> 7 -> 5)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s3_Sta_reg_Dir_HeadVld) && !(_s10_Sta_reg_Dir_Pending) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	(!(_s3_Sta_reg_Dir_HeadVld) && !(_s10_Sta_reg_Dir_Pending) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #49
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #49
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #5
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #5
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 12 -> 4)
	(240 + 12 -> 240 + 4)
	(12 -> 4 -> 2)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next != _s38_Sta_reg_ShWbMsg_Cmd$next)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next != _s38_Sta_reg_ShWbMsg_Cmd$next)
	(12 -> 4 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 10 -> 5)
	(154 + 10 -> 154 + 5)
	(10 -> 5 -> 3)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next != _s38_Sta_reg_ShWbMsg_Cmd$next)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next != _s38_Sta_reg_ShWbMsg_Cmd$next)
	(10 -> 5 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #111
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #111
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #104
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #104
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 12 -> 2)
	(300 + 12 -> 300 + 2)
	(12 -> 2 -> 2)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next == _s16_Sta_reg_HomeProc_CacheState$next)
	(12 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s16_Sta_reg_HomeProc_CacheState))
		[1] w2	((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s16_Sta_reg_HomeProc_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 11 -> 3)
	(243 + 11 -> 243 + 3)
	(11 -> 3 -> 2)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next == _s16_Sta_reg_HomeProc_CacheState$next)
	(11 -> 3 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s16_Sta_reg_HomeProc_CacheState))
		[1] w2	((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s16_Sta_reg_HomeProc_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 12 -> 4)
	(156 + 12 -> 156 + 4)
	(12 -> 4 -> 4)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next == _s16_Sta_reg_HomeProc_CacheState$next)
	(12 -> 4 -> 5 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s10_Sta_reg_Dir_Pending) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s16_Sta_reg_HomeProc_CacheState))
		[1] w3	(!(_s10_Sta_reg_Dir_Pending) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s16_Sta_reg_HomeProc_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #104
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #104
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 12 -> 2)
	(245 + 12 -> 245 + 2)
	(12 -> 2 -> 2)
	(12 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w2	((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 11 -> 5)
	(159 + 11 -> 159 + 5)
	(11 -> 5 -> 2)
	(11 -> 5 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w2	((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 11 -> 7)
	(78 + 11 -> 78 + 7)
	(11 -> 7 -> 4)
	(11 -> 7 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s10_Sta_reg_Dir_Pending) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	(!(_s10_Sta_reg_Dir_Pending) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(22 + 5 -> 22 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #58
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #58
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 14 -> 6)
	(82 + 14 -> 82 + 6)
	(14 -> 6 -> 3)
		(added cond. from num.)	(_s29_Sta_reg_Proc_0_CacheState$next != _s18_Sta_reg_HomeProc_ProcCmd$next)
		(added cond. from num.)	(_s29_Sta_reg_Proc_0_CacheState$next != _s18_Sta_reg_HomeProc_ProcCmd$next)
	(14 -> 6 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s18_Sta_reg_HomeProc_ProcCmd == 2'd1) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && _s9_Sta_reg_Dir_Local)
		[1] w2	((_s18_Sta_reg_HomeProc_ProcCmd == 2'd1) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && _s9_Sta_reg_Dir_Local && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #74
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #74
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #24
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #24
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 8 -> 4)
	(163 + 8 -> 163 + 4)
	(8 -> 4 -> 2)
	(8 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #27
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #27
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 8 -> 3)
	(164 + 8 -> 164 + 3)
	(8 -> 3 -> 2)
	(8 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 12 -> 4)
	(85 + 12 -> 85 + 4)
	(12 -> 4 -> 3)
	(12 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && _s9_Sta_reg_Dir_Local)
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && _s9_Sta_reg_Dir_Local && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #72
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #72
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #117
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #117
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #104
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #104
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #111
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #111
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 11 -> 2)
	(311 + 11 -> 311 + 2)
	(11 -> 2 -> 2)
		(added cond. from num.)	(_s29_Sta_reg_Proc_0_CacheState$next == _s16_Sta_reg_HomeProc_CacheState$next)
	(11 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s29_Sta_reg_Proc_0_CacheState == _s16_Sta_reg_HomeProc_CacheState))
		[1] w2	((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s29_Sta_reg_Proc_0_CacheState == _s16_Sta_reg_HomeProc_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 9 -> 3)
	(254 + 9 -> 254 + 3)
	(9 -> 3 -> 2)
	(9 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w2	((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #111
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #111
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 10 -> 3)
	(255 + 10 -> 255 + 3)
	(10 -> 3 -> 2)
		(added cond. from num.)	(_s29_Sta_reg_Proc_0_CacheState$next == _s16_Sta_reg_HomeProc_CacheState$next)
	(10 -> 3 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s29_Sta_reg_Proc_0_CacheState == _s16_Sta_reg_HomeProc_CacheState))
		[1] w2	((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s29_Sta_reg_Proc_0_CacheState == _s16_Sta_reg_HomeProc_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 11 -> 4)
	(168 + 11 -> 168 + 4)
	(11 -> 4 -> 2)
	(11 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w2	((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #111
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #111
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 11 -> 3)
	(169 + 11 -> 169 + 3)
	(11 -> 3 -> 3)
		(added cond. from num.)	(_s29_Sta_reg_Proc_0_CacheState$next == _s16_Sta_reg_HomeProc_CacheState$next)
	(11 -> 3 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s10_Sta_reg_Dir_Pending) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s29_Sta_reg_Proc_0_CacheState == _s16_Sta_reg_HomeProc_CacheState))
		[1] w2	(!(_s10_Sta_reg_Dir_Pending) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s29_Sta_reg_Proc_0_CacheState == _s16_Sta_reg_HomeProc_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #5
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #5
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 9 -> 5)
	(170 + 9 -> 170 + 5)
	(9 -> 5 -> 3)
		(added cond. from num.)	(_s29_Sta_reg_Proc_0_CacheState$next != _s38_Sta_reg_ShWbMsg_Cmd$next)
		(added cond. from num.)	(_s29_Sta_reg_Proc_0_CacheState$next != _s38_Sta_reg_ShWbMsg_Cmd$next)
	(9 -> 5 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s48_Sta_reg_UniMsg_1_HomeProc && (_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w2	(_s48_Sta_reg_UniMsg_1_HomeProc && (_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #7
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #7
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 9 -> 3)
	(171 + 9 -> 171 + 3)
	(9 -> 3 -> 2)
	(9 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s50_Sta_reg_WbMsg_Cmd && (_s29_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w2	(_s50_Sta_reg_WbMsg_Cmd && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 10 -> 5)
	(90 + 10 -> 90 + 5)
	(10 -> 5 -> 4)
	(10 -> 5 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s48_Sta_reg_UniMsg_1_HomeProc && !(_s10_Sta_reg_Dir_Pending) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w2	(_s48_Sta_reg_UniMsg_1_HomeProc && !(_s10_Sta_reg_Dir_Pending) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(28 + 5 -> 28 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[9] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(12 + 3 -> 12 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s29_Sta_reg_Proc_0_CacheState$next == _s33_Sta_reg_Proc_1_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s29_Sta_reg_Proc_0_CacheState == _s33_Sta_reg_Proc_1_CacheState))
		[1] w2	((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s29_Sta_reg_Proc_0_CacheState == _s33_Sta_reg_Proc_1_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
[RES_1]       0	: 10	: 0 7 11 10 9 13 21 22 8 3 1 s: 105
[RES_0]    L  10 : 0 14 32 33 24 40 70 79 37 9 3 s: 341, mem: 60, time: 64.3861
---------------------------------------------------------------------------------------------
Loop_10_1_0
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[10] & T & !P+ ]: UNSAT
[RES_1]       0	: 10	: 0 7 11 10 9 13 21 22 8 3 1 s: 105
[RES_0]    L  10 : 0 14 32 33 24 40 70 79 37 9 3 s: 341, mem: 60, time: 64.3862
	[Forward propagation]:
	(F10 about to converge: #2)
		((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s29_Sta_reg_Proc_0_CacheState == _s33_Sta_reg_Proc_1_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
		((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s29_Sta_reg_Proc_0_CacheState == _s33_Sta_reg_Proc_1_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
[RES_1]       0	: 11	: 0 7 10 9 8 10 17 17 10 4 2 0 s: 94
[RES_0]    L  11 : 0 14 29 28 21 31 53 60 34 14 6 0 s: 290, mem: 60, time: 67.3817
---------------------------------------------------------------------------------------------
Loop_11_0_0
---------------------------------------------------------------------------------------------
	F[11] = P
	SAT_a ? [ F[11] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[10] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #23
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #23
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #63
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #63
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 13 -> 9)
	(56 + 13 -> 56 + 9)
	(13 -> 9 -> 3)
	(13 -> 9 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s18_Sta_reg_HomeProc_ProcCmd == 2'd1) && _s9_Sta_reg_Dir_Local && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s18_Sta_reg_HomeProc_ProcCmd == 2'd1) && _s9_Sta_reg_Dir_Local && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #75
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #75
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #27
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #27
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 9 -> 4)
	(79 + 9 -> 79 + 4)
	(9 -> 4 -> 3)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(9 -> 4 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !(_s3_Sta_reg_Dir_HeadVld) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !(_s3_Sta_reg_Dir_HeadVld) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #24
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #24
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 9 -> 5)
	(80 + 9 -> 80 + 5)
	(9 -> 5 -> 3)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(9 -> 5 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 13 -> 7)
	(59 + 13 -> 59 + 7)
	(13 -> 7 -> 5)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(13 -> 7 -> 7 -> 5)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s3_Sta_reg_Dir_HeadVld) && _s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s3_Sta_reg_Dir_HeadVld) && _s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #65
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #65
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #27
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #27
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 10 -> 4)
	(82 + 10 -> 82 + 4)
	(10 -> 4 -> 3)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(10 -> 4 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s4_Sta_reg_Dir_HomeHeadPtr && (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(_s4_Sta_reg_Dir_HomeHeadPtr && (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 14 -> 7)
	(61 + 14 -> 61 + 7)
	(14 -> 7 -> 5)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(14 -> 7 -> 7 -> 5)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s4_Sta_reg_Dir_HomeHeadPtr && _s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(_s4_Sta_reg_Dir_HomeHeadPtr && _s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #65
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #65
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #27
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #27
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #14
	(adding required pred. from inp_c to ab. cube) #46
	(adding from pre_c to cc. cube) #14
	(adding pred. from inp_c to cc. cube) #46
	(abstract cube) 16	(16 + 0 + 0 + 0 + 0)
	(concrete cube) 16	(16 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 16 -> 5)
	(98 + 16 -> 98 + 5)
	(16 -> 5 -> 5)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(16 -> 5 -> 7 -> 5)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s48_Sta_reg_UniMsg_1_HomeProc && _s3_Sta_reg_Dir_HeadVld && (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	(_s48_Sta_reg_UniMsg_1_HomeProc && _s3_Sta_reg_Dir_HeadVld && (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #72
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #72
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #111
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #111
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 14 -> 6)
	(107 + 14 -> 107 + 6)
	(14 -> 6 -> 2)
	(14 -> 6 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #7
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #7
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 12 -> 3)
	(108 + 12 -> 108 + 3)
	(12 -> 3 -> 2)
	(12 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s50_Sta_reg_WbMsg_Cmd && (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3))
		[1] w3	(_s50_Sta_reg_WbMsg_Cmd && (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 13 -> 5)
	(101 + 13 -> 101 + 5)
	(13 -> 5 -> 4)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(13 -> 5 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s48_Sta_reg_UniMsg_1_HomeProc && (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	(_s48_Sta_reg_UniMsg_1_HomeProc && (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 10 -> 5)
	(86 + 10 -> 86 + 5)
	(10 -> 5 -> 3)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(10 -> 5 -> 9 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 14 -> 6)
	(63 + 14 -> 63 + 6)
	(14 -> 6 -> 4)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(14 -> 6 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(_s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #45
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #45
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #5
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #5
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #14
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #14
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 16	(16 + 0 + 0 + 0 + 0)
	(concrete cube) 16	(16 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 16 -> 4)
	(104 + 16 -> 104 + 4)
	(16 -> 4 -> 3)
	(16 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s2_Sta_reg_Dir_HeadPtr) && (_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s2_Sta_reg_Dir_HeadPtr) && (_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 14 -> 5)
	(91 + 14 -> 91 + 5)
	(14 -> 5 -> 3)
	(14 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s2_Sta_reg_Dir_HeadPtr) && (_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s2_Sta_reg_Dir_HeadPtr) && (_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #13
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #13
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 15	(15 + 0 + 0 + 0 + 0)
	(concrete cube) 15	(15 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 15 -> 8)
	(92 + 15 -> 92 + 8)
	(15 -> 8 -> 3)
	(15 -> 8 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s2_Sta_reg_Dir_HeadPtr) && !(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s2_Sta_reg_Dir_HeadPtr) && !(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 14 -> 8)
	(67 + 14 -> 67 + 8)
	(14 -> 8 -> 5)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(14 -> 8 -> 7 -> 5)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s2_Sta_reg_Dir_HeadPtr) && _s3_Sta_reg_Dir_HeadVld && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s2_Sta_reg_Dir_HeadPtr) && _s3_Sta_reg_Dir_HeadVld && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #41
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #41
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #24
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #24
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #48
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #48
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 14 -> 7)
	(108 + 14 -> 108 + 7)
	(14 -> 7 -> 5)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(14 -> 7 -> 7 -> 5)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s48_Sta_reg_UniMsg_1_HomeProc && (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && _s3_Sta_reg_Dir_HeadVld && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	(_s48_Sta_reg_UniMsg_1_HomeProc && (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && _s3_Sta_reg_Dir_HeadVld && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #72
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #72
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #7
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #7
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 12 -> 3)
	(117 + 12 -> 117 + 3)
	(12 -> 3 -> 2)
	(12 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s50_Sta_reg_WbMsg_Cmd && (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4))
		[1] w3	(_s50_Sta_reg_WbMsg_Cmd && (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #111
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #111
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 14 -> 6)
	(118 + 14 -> 118 + 6)
	(14 -> 6 -> 2)
	(14 -> 6 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 13 -> 5)
	(111 + 13 -> 111 + 5)
	(13 -> 5 -> 4)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(13 -> 5 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s48_Sta_reg_UniMsg_1_HomeProc && (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	(_s48_Sta_reg_UniMsg_1_HomeProc && (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 9 -> 4)
	(96 + 9 -> 96 + 4)
	(9 -> 4 -> 3)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next == _s20_Sta_reg_HomeUniMsg_Cmd$next)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(9 -> 4 -> 8 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s46_Sta_reg_UniMsg_1_Cmd == _s20_Sta_reg_HomeUniMsg_Cmd))
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s46_Sta_reg_UniMsg_1_Cmd == _s20_Sta_reg_HomeUniMsg_Cmd) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 11 -> 7)
	(70 + 11 -> 70 + 7)
	(11 -> 7 -> 3)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(11 -> 7 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s9_Sta_reg_Dir_Local && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(_s9_Sta_reg_Dir_Local && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #73
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #73
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #5
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #5
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 10 -> 4)
	(114 + 10 -> 114 + 4)
	(10 -> 4 -> 3)
	(10 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && !(_s3_Sta_reg_Dir_HeadVld) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && !(_s3_Sta_reg_Dir_HeadVld) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 12 -> 5)
	(99 + 12 -> 99 + 5)
	(12 -> 5 -> 3)
	(12 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s3_Sta_reg_Dir_HeadVld) && !(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s3_Sta_reg_Dir_HeadVld) && !(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #7
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #7
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #40
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #40
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 13 -> 3)
	(116 + 13 -> 116 + 3)
	(13 -> 3 -> 2)
	(13 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s50_Sta_reg_WbMsg_Cmd && _s9_Sta_reg_Dir_Local)
		[1] w1	(_s50_Sta_reg_WbMsg_Cmd && _s9_Sta_reg_Dir_Local && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #72
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #72
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #111
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #111
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 14 -> 4)
	(125 + 14 -> 125 + 4)
	(14 -> 4 -> 3)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next == _s46_Sta_reg_UniMsg_1_Cmd$next)
	(14 -> 4 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s50_Sta_reg_WbMsg_Cmd && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == _s46_Sta_reg_UniMsg_1_Cmd))
		[1] w3	(_s50_Sta_reg_WbMsg_Cmd && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == _s46_Sta_reg_UniMsg_1_Cmd) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 13 -> 4)
	(118 + 13 -> 118 + 4)
	(13 -> 4 -> 4)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next == _s46_Sta_reg_UniMsg_1_Cmd$next)
	(13 -> 4 -> 5 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s50_Sta_reg_WbMsg_Cmd && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == _s46_Sta_reg_UniMsg_1_Cmd))
		[1] w3	(_s50_Sta_reg_WbMsg_Cmd && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == _s46_Sta_reg_UniMsg_1_Cmd) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 10 -> 5)
	(102 + 10 -> 102 + 5)
	(10 -> 5 -> 3)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(10 -> 5 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s50_Sta_reg_WbMsg_Cmd && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(_s50_Sta_reg_WbMsg_Cmd && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #5
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #5
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 10 -> 5)
	(103 + 10 -> 103 + 5)
	(10 -> 5 -> 3)
	(10 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && !(_s3_Sta_reg_Dir_HeadVld) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && !(_s3_Sta_reg_Dir_HeadVld) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 11 -> 7)
	(74 + 11 -> 74 + 7)
	(11 -> 7 -> 4)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(11 -> 7 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s3_Sta_reg_Dir_HeadVld) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s3_Sta_reg_Dir_HeadVld) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #49
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #49
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #5
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #5
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #14
	(adding required pred. from inp_c to ab. cube) #43
	(adding from pre_c to cc. cube) #14
	(adding pred. from inp_c to cc. cube) #43
	(abstract cube) 16	(16 + 0 + 0 + 0 + 0)
	(concrete cube) 16	(16 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 16 -> 3)
	(130 + 16 -> 130 + 3)
	(16 -> 3 -> 2)
	(16 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w2	((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #40
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #40
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 13 -> 3)
	(131 + 13 -> 131 + 3)
	(13 -> 3 -> 2)
	(13 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && _s9_Sta_reg_Dir_Local)
		[1] w2	((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && _s9_Sta_reg_Dir_Local && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 11 -> 2)
	(124 + 11 -> 124 + 2)
	(11 -> 2 -> 2)
	(11 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 13 -> 6)
	(106 + 13 -> 106 + 6)
	(13 -> 6 -> 2)
	(13 -> 6 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #5
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #5
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #14
	(adding required pred. from inp_c to ab. cube) #46
	(adding from pre_c to cc. cube) #14
	(adding pred. from inp_c to cc. cube) #46
	(abstract cube) 16	(16 + 0 + 0 + 0 + 0)
	(concrete cube) 16	(16 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 16 -> 5)
	(126 + 16 -> 126 + 5)
	(16 -> 5 -> 4)
	(16 -> 5 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s48_Sta_reg_UniMsg_1_HomeProc && (_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	(_s48_Sta_reg_UniMsg_1_HomeProc && (_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #40
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #40
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 13 -> 5)
	(127 + 13 -> 127 + 5)
	(13 -> 5 -> 4)
	(13 -> 5 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s48_Sta_reg_UniMsg_1_HomeProc && (_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && _s9_Sta_reg_Dir_Local && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	(_s48_Sta_reg_UniMsg_1_HomeProc && (_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && _s9_Sta_reg_Dir_Local && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 11 -> 5)
	(109 + 11 -> 109 + 5)
	(11 -> 5 -> 3)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(11 -> 5 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 12 -> 7)
	(77 + 12 -> 77 + 7)
	(12 -> 7 -> 3)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(12 -> 7 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #14
	(adding required pred. from inp_c to ab. cube) #54
	(adding from pre_c to cc. cube) #14
	(adding pred. from inp_c to cc. cube) #54
	(abstract cube) 16	(16 + 0 + 0 + 0 + 0)
	(concrete cube) 16	(16 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #27
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #27
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 12 -> 6)
	(111 + 12 -> 111 + 6)
	(12 -> 6 -> 3)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(12 -> 6 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s2_Sta_reg_Dir_HeadPtr && (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	(_s2_Sta_reg_Dir_HeadPtr && (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 16 -> 9)
	(79 + 16 -> 79 + 9)
	(16 -> 9 -> 5)
	(16 -> 9 -> 5)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s2_Sta_reg_Dir_HeadPtr && _s48_Sta_reg_UniMsg_1_HomeProc && _s3_Sta_reg_Dir_HeadVld && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && _s9_Sta_reg_Dir_Local)
		[1] w3	(_s2_Sta_reg_Dir_HeadPtr && _s48_Sta_reg_UniMsg_1_HomeProc && _s3_Sta_reg_Dir_HeadVld && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && _s9_Sta_reg_Dir_Local && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #43
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #43
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #13
	(adding required pred. from inp_c to ab. cube) #117
	(adding from pre_c to cc. cube) #13
	(adding pred. from inp_c to cc. cube) #117
	(abstract cube) 15	(15 + 0 + 0 + 0 + 0)
	(concrete cube) 15	(15 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #5
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #5
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 13 -> 5)
	(132 + 13 -> 132 + 5)
	(13 -> 5 -> 2)
	(13 -> 5 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 15 -> 6)
	(114 + 15 -> 114 + 6)
	(15 -> 6 -> 2)
	(15 -> 6 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #5
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #5
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 13 -> 6)
	(115 + 13 -> 115 + 6)
	(13 -> 6 -> 3)
	(13 -> 6 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s48_Sta_reg_UniMsg_1_HomeProc && (_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	(_s48_Sta_reg_UniMsg_1_HomeProc && (_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 14 -> 8)
	(82 + 14 -> 82 + 8)
	(14 -> 8 -> 5)
	(14 -> 8 -> 5)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s9_Sta_reg_Dir_Local) && _s48_Sta_reg_UniMsg_1_HomeProc && _s3_Sta_reg_Dir_HeadVld && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	(!(_s9_Sta_reg_Dir_Local) && _s48_Sta_reg_UniMsg_1_HomeProc && _s3_Sta_reg_Dir_HeadVld && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #64
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #64
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #27
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #27
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 10 -> 3)
	(117 + 10 -> 117 + 3)
	(10 -> 3 -> 3)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(10 -> 3 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s48_Sta_reg_UniMsg_1_HomeProc && (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	(_s48_Sta_reg_UniMsg_1_HomeProc && (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 14 -> 6)
	(84 + 14 -> 84 + 6)
	(14 -> 6 -> 4)
	(14 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s48_Sta_reg_UniMsg_1_HomeProc && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && _s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	(_s48_Sta_reg_UniMsg_1_HomeProc && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && _s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #72
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #72
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #7
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #7
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 10 -> 6)
	(119 + 10 -> 119 + 6)
	(10 -> 6 -> 3)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(10 -> 6 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s50_Sta_reg_WbMsg_Cmd && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	(_s50_Sta_reg_WbMsg_Cmd && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 11 -> 7)
	(86 + 11 -> 86 + 7)
	(11 -> 7 -> 4)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(11 -> 7 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s48_Sta_reg_UniMsg_1_HomeProc && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	(_s48_Sta_reg_UniMsg_1_HomeProc && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #40
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #40
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #24
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #24
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 9 -> 5)
	(121 + 9 -> 121 + 5)
	(9 -> 5 -> 3)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next == _s20_Sta_reg_HomeUniMsg_Cmd$next)
	(9 -> 5 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s48_Sta_reg_UniMsg_1_HomeProc && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s42_Sta_reg_UniMsg_0_Cmd == _s20_Sta_reg_HomeUniMsg_Cmd))
		[1] w3	(_s48_Sta_reg_UniMsg_1_HomeProc && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s42_Sta_reg_UniMsg_0_Cmd == _s20_Sta_reg_HomeUniMsg_Cmd) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 11 -> 6)
	(88 + 11 -> 88 + 6)
	(11 -> 6 -> 3)
	(11 -> 6 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s48_Sta_reg_UniMsg_1_HomeProc && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && _s9_Sta_reg_Dir_Local)
		[1] w3	(_s48_Sta_reg_UniMsg_1_HomeProc && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && _s9_Sta_reg_Dir_Local && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 6 -> 4)
	(41 + 6 -> 41 + 4)
	(6 -> 4 -> 2)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next == _s46_Sta_reg_UniMsg_1_Cmd$next)
	(6 -> 4 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s42_Sta_reg_UniMsg_0_Cmd == _s46_Sta_reg_UniMsg_1_Cmd))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s42_Sta_reg_UniMsg_0_Cmd == _s46_Sta_reg_UniMsg_1_Cmd) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #53
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #53
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 14 -> 4)
	(51 + 14 -> 51 + 4)
	(14 -> 4 -> 3)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next != _s18_Sta_reg_HomeProc_ProcCmd$next)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next != _s18_Sta_reg_HomeProc_ProcCmd$next)
	(14 -> 4 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s18_Sta_reg_HomeProc_ProcCmd == 2'd1) && _s9_Sta_reg_Dir_Local && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	((_s18_Sta_reg_HomeProc_ProcCmd == 2'd1) && _s9_Sta_reg_Dir_Local && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #41
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #41
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #24
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #24
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 8 -> 4)
	(92 + 8 -> 92 + 4)
	(8 -> 4 -> 3)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(8 -> 4 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 10 -> 5)
	(54 + 10 -> 54 + 5)
	(10 -> 5 -> 4)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next == _s16_Sta_reg_HomeProc_CacheState$next)
	(10 -> 5 -> 5 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s9_Sta_reg_Dir_Local && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s16_Sta_reg_HomeProc_CacheState))
		[1] w3	(_s9_Sta_reg_Dir_Local && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s16_Sta_reg_HomeProc_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #49
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #49
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #5
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #5
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 12 -> 4)
	(127 + 12 -> 127 + 4)
	(12 -> 4 -> 2)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next != _s38_Sta_reg_ShWbMsg_Cmd$next)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next != _s38_Sta_reg_ShWbMsg_Cmd$next)
	(12 -> 4 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 10 -> 4)
	(96 + 10 -> 96 + 4)
	(10 -> 4 -> 3)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next != _s38_Sta_reg_ShWbMsg_Cmd$next)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next != _s38_Sta_reg_ShWbMsg_Cmd$next)
	(10 -> 4 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 12 -> 4)
	(97 + 12 -> 97 + 4)
	(12 -> 4 -> 2)
	(12 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w2	((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 11 -> 5)
	(57 + 11 -> 57 + 5)
	(11 -> 5 -> 5)
	(11 -> 5 -> 5)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s9_Sta_reg_Dir_Local) && _s3_Sta_reg_Dir_HeadVld && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	(!(_s9_Sta_reg_Dir_Local) && _s3_Sta_reg_Dir_HeadVld && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #75
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #75
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #27
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #27
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 8 -> 4)
	(99 + 8 -> 99 + 4)
	(8 -> 4 -> 3)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(8 -> 4 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 12 -> 4)
	(59 + 12 -> 59 + 4)
	(12 -> 4 -> 3)
	(12 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s9_Sta_reg_Dir_Local && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	(_s9_Sta_reg_Dir_Local && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #73
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #73
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #7
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #7
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 9 -> 4)
	(102 + 9 -> 102 + 4)
	(9 -> 4 -> 3)
	(9 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s50_Sta_reg_WbMsg_Cmd && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	(_s50_Sta_reg_WbMsg_Cmd && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 10 -> 4)
	(61 + 10 -> 61 + 4)
	(10 -> 4 -> 3)
	(10 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[9] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(22 + 5 -> 22 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[10] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #51
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #51
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 14 -> 6)
	(64 + 14 -> 64 + 6)
	(14 -> 6 -> 4)
		(added cond. from num.)	(_s29_Sta_reg_Proc_0_CacheState$next != _s18_Sta_reg_HomeProc_ProcCmd$next)
		(added cond. from num.)	(_s29_Sta_reg_Proc_0_CacheState$next != _s18_Sta_reg_HomeProc_ProcCmd$next)
	(14 -> 6 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s18_Sta_reg_HomeProc_ProcCmd == 2'd1) && _s48_Sta_reg_UniMsg_1_HomeProc && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && _s9_Sta_reg_Dir_Local)
		[1] w2	((_s18_Sta_reg_HomeProc_ProcCmd == 2'd1) && _s48_Sta_reg_UniMsg_1_HomeProc && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && _s9_Sta_reg_Dir_Local && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #13
	(adding required pred. from inp_c to ab. cube) #60
	(adding from pre_c to cc. cube) #13
	(adding pred. from inp_c to cc. cube) #60
	(abstract cube) 15	(15 + 0 + 0 + 0 + 0)
	(concrete cube) 15	(15 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #27
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #27
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 11 -> 3)
	(106 + 11 -> 106 + 3)
	(11 -> 3 -> 3)
	(11 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s48_Sta_reg_UniMsg_1_HomeProc && (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	(_s48_Sta_reg_UniMsg_1_HomeProc && (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 15 -> 7)
	(67 + 15 -> 67 + 7)
	(15 -> 7 -> 4)
	(15 -> 7 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s48_Sta_reg_UniMsg_1_HomeProc && _s3_Sta_reg_Dir_HeadVld && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && _s9_Sta_reg_Dir_Local)
		[1] w2	(_s48_Sta_reg_UniMsg_1_HomeProc && _s3_Sta_reg_Dir_HeadVld && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && _s9_Sta_reg_Dir_Local && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #40
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #40
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #24
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #24
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 8 -> 3)
	(108 + 8 -> 108 + 3)
	(8 -> 3 -> 3)
	(8 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && _s48_Sta_reg_UniMsg_1_HomeProc && (_s29_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && _s48_Sta_reg_UniMsg_1_HomeProc && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 10 -> 6)
	(69 + 10 -> 69 + 6)
	(10 -> 6 -> 3)
	(10 -> 6 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s48_Sta_reg_UniMsg_1_HomeProc && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && _s9_Sta_reg_Dir_Local)
		[1] w2	(_s48_Sta_reg_UniMsg_1_HomeProc && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && _s9_Sta_reg_Dir_Local && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #42
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #42
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #5
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #5
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #117
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #117
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 14 -> 2)
	(141 + 14 -> 141 + 2)
	(14 -> 2 -> 2)
		(added cond. from num.)	(_s29_Sta_reg_Proc_0_CacheState$next != _s38_Sta_reg_ShWbMsg_Cmd$next)
		(added cond. from num.)	(_s29_Sta_reg_Proc_0_CacheState$next != _s38_Sta_reg_ShWbMsg_Cmd$next)
	(14 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w2	((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 12 -> 4)
	(111 + 12 -> 111 + 4)
	(12 -> 4 -> 3)
		(added cond. from num.)	(_s29_Sta_reg_Proc_0_CacheState$next != _s38_Sta_reg_ShWbMsg_Cmd$next)
		(added cond. from num.)	(_s29_Sta_reg_Proc_0_CacheState$next != _s38_Sta_reg_ShWbMsg_Cmd$next)
	(12 -> 4 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s48_Sta_reg_UniMsg_1_HomeProc && (_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w2	(_s48_Sta_reg_UniMsg_1_HomeProc && (_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #117
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #117
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 14 -> 4)
	(112 + 14 -> 112 + 4)
	(14 -> 4 -> 2)
	(14 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w2	((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 13 -> 7)
	(73 + 13 -> 73 + 7)
	(13 -> 7 -> 4)
	(13 -> 7 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s3_Sta_reg_Dir_HeadVld && _s48_Sta_reg_UniMsg_1_HomeProc && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w2	(_s3_Sta_reg_Dir_HeadVld && _s48_Sta_reg_UniMsg_1_HomeProc && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #72
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #72
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #7
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #7
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 9 -> 4)
	(114 + 9 -> 114 + 4)
	(9 -> 4 -> 3)
	(9 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s50_Sta_reg_WbMsg_Cmd && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	(_s50_Sta_reg_WbMsg_Cmd && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 10 -> 4)
	(75 + 10 -> 75 + 4)
	(10 -> 4 -> 4)
	(10 -> 4 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s48_Sta_reg_UniMsg_1_HomeProc && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	(_s48_Sta_reg_UniMsg_1_HomeProc && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[9] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(30 + 5 -> 30 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[10] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(12 + 3 -> 12 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s29_Sta_reg_Proc_0_CacheState$next == _s33_Sta_reg_Proc_1_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s29_Sta_reg_Proc_0_CacheState == _s33_Sta_reg_Proc_1_CacheState))
		[1] w2	((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s29_Sta_reg_Proc_0_CacheState == _s33_Sta_reg_Proc_1_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
[RES_1]       0	: 11	: 0 7 10 9 8 14 19 27 23 9 3 1 s: 130
[RES_0]    L  11 : 0 14 29 28 21 44 67 94 86 37 9 3 s: 432, mem: 61, time: 83.9644
---------------------------------------------------------------------------------------------
Loop_11_1_0
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[11] & T & !P+ ]: UNSAT
[RES_1]       0	: 11	: 0 7 10 9 8 14 19 27 23 9 3 1 s: 130
[RES_0]    L  11 : 0 14 29 28 21 44 67 94 86 37 9 3 s: 432, mem: 61, time: 83.9645
	[Forward propagation]:
	(F11 about to converge: #2)
		((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s29_Sta_reg_Proc_0_CacheState == _s33_Sta_reg_Proc_1_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
		((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s29_Sta_reg_Proc_0_CacheState == _s33_Sta_reg_Proc_1_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
[RES_1]       0	: 12	: 0 7 10 9 8 10 21 25 24 10 4 2 0 s: 130
[RES_0]    L  12 : 0 14 29 28 21 32 73 86 91 38 14 6 0 s: 432, mem: 63, time: 87.7152
---------------------------------------------------------------------------------------------
Loop_12_0_0
---------------------------------------------------------------------------------------------
	F[12] = P
	SAT_a ? [ F[12] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[11] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #23
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #23
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[10] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #64
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #64
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #13
	(adding required pred. from inp_c to ab. cube) #117
	(adding from pre_c to cc. cube) #13
	(adding pred. from inp_c to cc. cube) #117
	(abstract cube) 15	(15 + 0 + 0 + 0 + 0)
	(concrete cube) 15	(15 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #27
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #27
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #73
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #73
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #5
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #5
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 11 -> 3)
	(192 + 11 -> 192 + 3)
	(11 -> 3 -> 2)
	(11 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3))
		[1] w3	((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 12 -> 3)
	(185 + 12 -> 185 + 3)
	(12 -> 3 -> 2)
	(12 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 9 -> 4)
	(166 + 9 -> 166 + 4)
	(9 -> 4 -> 2)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(9 -> 4 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 15 -> 7)
	(131 + 15 -> 131 + 7)
	(15 -> 7 -> 3)
	(15 -> 7 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && _s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && _s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #27
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #27
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #13
	(adding required pred. from inp_c to ab. cube) #75
	(adding from pre_c to cc. cube) #13
	(adding pred. from inp_c to cc. cube) #75
	(abstract cube) 15	(15 + 0 + 0 + 0 + 0)
	(concrete cube) 15	(15 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 15 -> 4)
	(168 + 15 -> 168 + 4)
	(15 -> 4 -> 2)
	(15 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && _s9_Sta_reg_Dir_Local)
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && _s9_Sta_reg_Dir_Local && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #73
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #73
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #5
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #5
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 12 -> 5)
	(189 + 12 -> 189 + 5)
	(12 -> 5 -> 2)
	(12 -> 5 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3))
		[1] w3	((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 13 -> 6)
	(170 + 13 -> 170 + 6)
	(13 -> 6 -> 2)
	(13 -> 6 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 10 -> 4)
	(134 + 10 -> 134 + 4)
	(10 -> 4 -> 2)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(10 -> 4 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 14 -> 8)
	(90 + 14 -> 90 + 8)
	(14 -> 8 -> 5)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(14 -> 8 -> 7 -> 5)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s48_Sta_reg_UniMsg_1_HomeProc && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && _s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	(_s48_Sta_reg_UniMsg_1_HomeProc && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && _s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #46
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #46
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #13
	(adding required pred. from inp_c to ab. cube) #117
	(adding from pre_c to cc. cube) #13
	(adding pred. from inp_c to cc. cube) #117
	(abstract cube) 15	(15 + 0 + 0 + 0 + 0)
	(concrete cube) 15	(15 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #5
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #5
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 13 -> 5)
	(174 + 13 -> 174 + 5)
	(13 -> 5 -> 3)
	(13 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s2_Sta_reg_Dir_HeadPtr && (_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	(_s2_Sta_reg_Dir_HeadPtr && (_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 15 -> 6)
	(137 + 15 -> 137 + 6)
	(15 -> 6 -> 4)
	(15 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s2_Sta_reg_Dir_HeadPtr && _s3_Sta_reg_Dir_HeadVld && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	(_s2_Sta_reg_Dir_HeadPtr && _s3_Sta_reg_Dir_HeadVld && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #5
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #5
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 13 -> 5)
	(138 + 13 -> 138 + 5)
	(13 -> 5 -> 3)
	(13 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s2_Sta_reg_Dir_HeadPtr && (_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	(_s2_Sta_reg_Dir_HeadPtr && (_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #13
	(adding required pred. from inp_c to ab. cube) #111
	(adding from pre_c to cc. cube) #13
	(adding pred. from inp_c to cc. cube) #111
	(abstract cube) 15	(15 + 0 + 0 + 0 + 0)
	(concrete cube) 15	(15 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 15 -> 8)
	(139 + 15 -> 139 + 8)
	(15 -> 8 -> 4)
	(15 -> 8 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s3_Sta_reg_Dir_HeadVld && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !(_s10_Sta_reg_Dir_Pending) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	(_s3_Sta_reg_Dir_HeadVld && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !(_s10_Sta_reg_Dir_Pending) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 14 -> 10)
	(94 + 14 -> 94 + 10)
	(14 -> 10 -> 6)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(14 -> 10 -> 8 -> 6)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s2_Sta_reg_Dir_HeadPtr && _s3_Sta_reg_Dir_HeadVld && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && !(_s10_Sta_reg_Dir_Pending) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	(_s2_Sta_reg_Dir_HeadPtr && _s3_Sta_reg_Dir_HeadVld && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && !(_s10_Sta_reg_Dir_Pending) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #40
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #40
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #117
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #117
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #24
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #24
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #13
	(adding required pred. from inp_c to ab. cube) #44
	(adding from pre_c to cc. cube) #13
	(adding pred. from inp_c to cc. cube) #44
	(abstract cube) 15	(15 + 0 + 0 + 0 + 0)
	(concrete cube) 15	(15 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #13
	(adding required pred. from inp_c to ab. cube) #5
	(adding from pre_c to cc. cube) #13
	(adding pred. from inp_c to cc. cube) #5
	(abstract cube) 15	(15 + 0 + 0 + 0 + 0)
	(concrete cube) 15	(15 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 15 -> 3)
	(206 + 15 -> 206 + 3)
	(15 -> 3 -> 2)
	(15 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s38_Sta_reg_ShWbMsg_Cmd == 2'd1))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 15 -> 5)
	(199 + 15 -> 199 + 5)
	(15 -> 5 -> 2)
	(15 -> 5 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 8 -> 3)
	(180 + 8 -> 180 + 3)
	(8 -> 3 -> 2)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next == _s20_Sta_reg_HomeUniMsg_Cmd$next)
	(8 -> 3 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s42_Sta_reg_UniMsg_0_Cmd == _s20_Sta_reg_HomeUniMsg_Cmd))
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s42_Sta_reg_UniMsg_0_Cmd == _s20_Sta_reg_HomeUniMsg_Cmd) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 12 -> 4)
	(142 + 12 -> 142 + 4)
	(12 -> 4 -> 2)
	(12 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && _s9_Sta_reg_Dir_Local)
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && _s9_Sta_reg_Dir_Local && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #24
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #24
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #14
	(adding required pred. from inp_c to ab. cube) #65
	(adding from pre_c to cc. cube) #14
	(adding pred. from inp_c to cc. cube) #65
	(abstract cube) 16	(16 + 0 + 0 + 0 + 0)
	(concrete cube) 16	(16 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 16 -> 5)
	(182 + 16 -> 182 + 5)
	(16 -> 5 -> 2)
	(16 -> 5 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && _s9_Sta_reg_Dir_Local)
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && _s9_Sta_reg_Dir_Local && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #14
	(adding required pred. from inp_c to ab. cube) #44
	(adding from pre_c to cc. cube) #14
	(adding pred. from inp_c to cc. cube) #44
	(abstract cube) 16	(16 + 0 + 0 + 0 + 0)
	(concrete cube) 16	(16 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #14
	(adding required pred. from inp_c to ab. cube) #5
	(adding from pre_c to cc. cube) #14
	(adding pred. from inp_c to cc. cube) #5
	(abstract cube) 16	(16 + 0 + 0 + 0 + 0)
	(concrete cube) 16	(16 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 16 -> 5)
	(203 + 16 -> 203 + 5)
	(16 -> 5 -> 2)
	(16 -> 5 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s38_Sta_reg_ShWbMsg_Cmd == 2'd1))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 16 -> 3)
	(184 + 16 -> 184 + 3)
	(16 -> 3 -> 2)
	(16 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 9 -> 4)
	(145 + 9 -> 145 + 4)
	(9 -> 4 -> 2)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next == _s20_Sta_reg_HomeUniMsg_Cmd$next)
	(9 -> 4 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s42_Sta_reg_UniMsg_0_Cmd == _s20_Sta_reg_HomeUniMsg_Cmd))
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s42_Sta_reg_UniMsg_0_Cmd == _s20_Sta_reg_HomeUniMsg_Cmd) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 11 -> 8)
	(97 + 11 -> 97 + 8)
	(11 -> 8 -> 4)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(11 -> 8 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s48_Sta_reg_UniMsg_1_HomeProc && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && _s9_Sta_reg_Dir_Local && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	(_s48_Sta_reg_UniMsg_1_HomeProc && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && _s9_Sta_reg_Dir_Local && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #48
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #48
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #117
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #117
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #5
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #5
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #14
	(adding required pred. from inp_c to ab. cube) #65
	(adding from pre_c to cc. cube) #14
	(adding pred. from inp_c to cc. cube) #65
	(abstract cube) 16	(16 + 0 + 0 + 0 + 0)
	(concrete cube) 16	(16 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 16 -> 4)
	(207 + 16 -> 207 + 4)
	(16 -> 4 -> 2)
	(16 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && _s9_Sta_reg_Dir_Local)
		[1] w2	((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && _s9_Sta_reg_Dir_Local && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #73
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #73
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #7
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #7
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 12 -> 3)
	(216 + 12 -> 216 + 3)
	(12 -> 3 -> 2)
	(12 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s50_Sta_reg_WbMsg_Cmd && (_s38_Sta_reg_ShWbMsg_Cmd == 2'd1))
		[1] w2	(_s50_Sta_reg_WbMsg_Cmd && (_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #111
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #111
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 14 -> 4)
	(217 + 14 -> 217 + 4)
	(14 -> 4 -> 2)
		(added cond. from num.)	(_s16_Sta_reg_HomeProc_CacheState$next != _s38_Sta_reg_ShWbMsg_Cmd$next)
		(added cond. from num.)	(_s16_Sta_reg_HomeProc_CacheState$next != _s38_Sta_reg_ShWbMsg_Cmd$next)
	(14 -> 4 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 13 -> 4)
	(210 + 13 -> 210 + 4)
	(13 -> 4 -> 2)
	(13 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w2	((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 11 -> 2)
	(189 + 11 -> 189 + 2)
	(11 -> 2 -> 2)
	(11 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 13 -> 6)
	(148 + 13 -> 148 + 6)
	(13 -> 6 -> 3)
	(13 -> 6 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s3_Sta_reg_Dir_HeadVld && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	(_s3_Sta_reg_Dir_HeadVld && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #5
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #5
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #14
	(adding required pred. from inp_c to ab. cube) #44
	(adding from pre_c to cc. cube) #14
	(adding pred. from inp_c to cc. cube) #44
	(abstract cube) 16	(16 + 0 + 0 + 0 + 0)
	(concrete cube) 16	(16 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 16 -> 5)
	(191 + 16 -> 191 + 5)
	(16 -> 5 -> 3)
	(16 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s3_Sta_reg_Dir_HeadVld && (_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w2	(_s3_Sta_reg_Dir_HeadVld && (_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #77
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #77
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 14 -> 5)
	(192 + 14 -> 192 + 5)
	(14 -> 5 -> 2)
	(14 -> 5 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && _s9_Sta_reg_Dir_Local)
		[1] w2	((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && _s9_Sta_reg_Dir_Local && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #73
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #73
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #13
	(adding required pred. from inp_c to ab. cube) #111
	(adding from pre_c to cc. cube) #13
	(adding pred. from inp_c to cc. cube) #111
	(abstract cube) 15	(15 + 0 + 0 + 0 + 0)
	(concrete cube) 15	(15 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 15 -> 7)
	(215 + 15 -> 215 + 7)
	(15 -> 7 -> 2)
		(added cond. from num.)	(_s16_Sta_reg_HomeProc_CacheState$next != _s38_Sta_reg_ShWbMsg_Cmd$next)
		(added cond. from num.)	(_s16_Sta_reg_HomeProc_CacheState$next != _s38_Sta_reg_ShWbMsg_Cmd$next)
	(15 -> 7 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s38_Sta_reg_ShWbMsg_Cmd == 2'd1))
		[1] w2	((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #7
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #7
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 12 -> 4)
	(216 + 12 -> 216 + 4)
	(12 -> 4 -> 2)
	(12 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s50_Sta_reg_WbMsg_Cmd && (_s38_Sta_reg_ShWbMsg_Cmd == 2'd1))
		[1] w2	(_s50_Sta_reg_WbMsg_Cmd && (_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 13 -> 6)
	(195 + 13 -> 195 + 6)
	(13 -> 6 -> 2)
	(13 -> 6 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w2	((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 11 -> 5)
	(152 + 11 -> 152 + 5)
	(11 -> 5 -> 2)
	(11 -> 5 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 12 -> 8)
	(100 + 12 -> 100 + 8)
	(12 -> 8 -> 5)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(12 -> 8 -> 7 -> 5)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s3_Sta_reg_Dir_HeadVld && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && !(_s10_Sta_reg_Dir_Pending) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	(_s3_Sta_reg_Dir_HeadVld && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && !(_s10_Sta_reg_Dir_Pending) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #72
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #72
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #117
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #117
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #7
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #7
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #73
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #73
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #111
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #111
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 14 -> 4)
	(228 + 14 -> 228 + 4)
	(14 -> 4 -> 2)
	(14 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s50_Sta_reg_WbMsg_Cmd && (_s16_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	(_s50_Sta_reg_WbMsg_Cmd && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 12 -> 3)
	(221 + 12 -> 221 + 3)
	(12 -> 3 -> 2)
	(12 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s50_Sta_reg_WbMsg_Cmd && !(_s1_Sta_reg_Dir_Dirty))
		[1] w1	(_s50_Sta_reg_WbMsg_Cmd && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 9 -> 3)
	(199 + 9 -> 199 + 3)
	(9 -> 3 -> 2)
	(9 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s50_Sta_reg_WbMsg_Cmd && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	(_s50_Sta_reg_WbMsg_Cmd && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 12 -> 5)
	(155 + 12 -> 155 + 5)
	(12 -> 5 -> 2)
	(12 -> 5 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #7
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #7
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #77
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #77
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 14 -> 4)
	(201 + 14 -> 201 + 4)
	(14 -> 4 -> 2)
	(14 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s50_Sta_reg_WbMsg_Cmd && _s9_Sta_reg_Dir_Local)
		[1] w1	(_s50_Sta_reg_WbMsg_Cmd && _s9_Sta_reg_Dir_Local && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #73
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #73
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #111
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #111
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 14 -> 6)
	(225 + 14 -> 225 + 6)
	(14 -> 6 -> 2)
	(14 -> 6 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s50_Sta_reg_WbMsg_Cmd && (_s16_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	(_s50_Sta_reg_WbMsg_Cmd && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 13 -> 3)
	(203 + 13 -> 203 + 3)
	(13 -> 3 -> 2)
	(13 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s50_Sta_reg_WbMsg_Cmd && !(_s1_Sta_reg_Dir_Dirty))
		[1] w1	(_s50_Sta_reg_WbMsg_Cmd && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 10 -> 4)
	(158 + 10 -> 158 + 4)
	(10 -> 4 -> 2)
	(10 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s50_Sta_reg_WbMsg_Cmd && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	(_s50_Sta_reg_WbMsg_Cmd && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #111
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #111
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 12 -> 8)
	(159 + 12 -> 159 + 8)
	(12 -> 8 -> 3)
	(12 -> 8 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !(_s10_Sta_reg_Dir_Pending) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !(_s10_Sta_reg_Dir_Pending) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 11 -> 6)
	(104 + 11 -> 104 + 6)
	(11 -> 6 -> 3)
	(11 -> 6 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s10_Sta_reg_Dir_Pending) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	(!(_s10_Sta_reg_Dir_Pending) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #75
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #75
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 14 -> 9)
	(161 + 14 -> 161 + 9)
	(14 -> 9 -> 4)
	(14 -> 9 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s3_Sta_reg_Dir_HeadVld) && _s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s3_Sta_reg_Dir_HeadVld) && _s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 13 -> 7)
	(106 + 13 -> 106 + 7)
	(13 -> 7 -> 5)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(13 -> 7 -> 7 -> 5)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s3_Sta_reg_Dir_HeadVld) && _s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s3_Sta_reg_Dir_HeadVld) && _s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #73
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #73
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #7
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #7
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 9 -> 3)
	(209 + 9 -> 209 + 3)
	(9 -> 3 -> 2)
	(9 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s50_Sta_reg_WbMsg_Cmd && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(_s50_Sta_reg_WbMsg_Cmd && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 12 -> 6)
	(164 + 12 -> 164 + 6)
	(12 -> 6 -> 3)
	(12 -> 6 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s3_Sta_reg_Dir_HeadVld) && !(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s3_Sta_reg_Dir_HeadVld) && !(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #111
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #111
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 12 -> 7)
	(165 + 12 -> 165 + 7)
	(12 -> 7 -> 4)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(12 -> 7 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !(_s10_Sta_reg_Dir_Pending) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !(_s10_Sta_reg_Dir_Pending) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #7
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #7
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 10 -> 4)
	(166 + 10 -> 166 + 4)
	(10 -> 4 -> 2)
	(10 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s50_Sta_reg_WbMsg_Cmd && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(_s50_Sta_reg_WbMsg_Cmd && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #5
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #5
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 10 -> 6)
	(167 + 10 -> 167 + 6)
	(10 -> 6 -> 4)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(10 -> 6 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s3_Sta_reg_Dir_HeadVld) && (_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s3_Sta_reg_Dir_HeadVld) && (_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 11 -> 6)
	(111 + 11 -> 111 + 6)
	(11 -> 6 -> 5)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(11 -> 6 -> 7 -> 5)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s3_Sta_reg_Dir_HeadVld) && !(_s10_Sta_reg_Dir_Pending) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s3_Sta_reg_Dir_HeadVld) && !(_s10_Sta_reg_Dir_Pending) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #14
	(adding required pred. from inp_c to ab. cube) #57
	(adding from pre_c to cc. cube) #14
	(adding pred. from inp_c to cc. cube) #57
	(abstract cube) 16	(16 + 0 + 0 + 0 + 0)
	(concrete cube) 16	(16 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #27
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #27
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 13 -> 4)
	(215 + 13 -> 215 + 4)
	(13 -> 4 -> 2)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(13 -> 4 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 12 -> 6)
	(170 + 12 -> 170 + 6)
	(12 -> 6 -> 2)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(12 -> 6 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #15
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #15
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 17	(17 + 0 + 0 + 0 + 0)
	(concrete cube) 17	(17 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 17 -> 8)
	(171 + 17 -> 171 + 8)
	(17 -> 8 -> 3)
	(17 -> 8 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(_s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 16 -> 8)
	(114 + 16 -> 114 + 8)
	(16 -> 8 -> 4)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(16 -> 8 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(_s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #41
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #41
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #24
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #24
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 8 -> 2)
	(219 + 8 -> 219 + 2)
	(8 -> 2 -> 2)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next == _s20_Sta_reg_HomeUniMsg_Cmd$next)
	(8 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s46_Sta_reg_UniMsg_1_Cmd == _s20_Sta_reg_HomeUniMsg_Cmd))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s46_Sta_reg_UniMsg_1_Cmd == _s20_Sta_reg_HomeUniMsg_Cmd) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 12 -> 4)
	(174 + 12 -> 174 + 4)
	(12 -> 4 -> 2)
	(12 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s9_Sta_reg_Dir_Local && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(_s9_Sta_reg_Dir_Local && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #24
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #24
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 9 -> 4)
	(175 + 9 -> 175 + 4)
	(9 -> 4 -> 2)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next == _s20_Sta_reg_HomeUniMsg_Cmd$next)
	(9 -> 4 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s46_Sta_reg_UniMsg_1_Cmd == _s20_Sta_reg_HomeUniMsg_Cmd))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s46_Sta_reg_UniMsg_1_Cmd == _s20_Sta_reg_HomeUniMsg_Cmd) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 11 -> 7)
	(117 + 11 -> 117 + 7)
	(11 -> 7 -> 3)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(11 -> 7 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s9_Sta_reg_Dir_Local && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(_s9_Sta_reg_Dir_Local && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #49
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #49
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 13 -> 5)
	(177 + 13 -> 177 + 5)
	(13 -> 5 -> 3)
	(13 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s4_Sta_reg_Dir_HomeHeadPtr && !(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(_s4_Sta_reg_Dir_HomeHeadPtr && !(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 12 -> 6)
	(119 + 12 -> 119 + 6)
	(12 -> 6 -> 5)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(12 -> 6 -> 7 -> 5)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s4_Sta_reg_Dir_HomeHeadPtr && !(_s10_Sta_reg_Dir_Pending) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(_s4_Sta_reg_Dir_HomeHeadPtr && !(_s10_Sta_reg_Dir_Pending) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #49
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #49
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #5
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #5
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 11 -> 3)
	(225 + 11 -> 225 + 3)
	(11 -> 3 -> 2)
	(11 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 13 -> 4)
	(180 + 13 -> 180 + 4)
	(13 -> 4 -> 2)
	(13 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #5
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #5
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 11 -> 4)
	(181 + 11 -> 181 + 4)
	(11 -> 4 -> 2)
	(11 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 12 -> 7)
	(122 + 12 -> 122 + 7)
	(12 -> 7 -> 4)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(12 -> 7 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s10_Sta_reg_Dir_Pending) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s10_Sta_reg_Dir_Pending) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[9] & T & C+ ]: UNSAT
		(ab core: 6 -> 4)
	(49 + 6 -> 49 + 4)
	(6 -> 4 -> 2)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next == _s46_Sta_reg_UniMsg_1_Cmd$next)
	(6 -> 4 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s42_Sta_reg_UniMsg_0_Cmd == _s46_Sta_reg_UniMsg_1_Cmd))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s42_Sta_reg_UniMsg_0_Cmd == _s46_Sta_reg_UniMsg_1_Cmd) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[10] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #65
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #65
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #27
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #27
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 8 -> 3)
	(184 + 8 -> 184 + 3)
	(8 -> 3 -> 2)
	(8 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 14 -> 3)
	(125 + 14 -> 125 + 3)
	(14 -> 3 -> 3)
	(14 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s9_Sta_reg_Dir_Local && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w2	(_s9_Sta_reg_Dir_Local && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #27
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #27
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 9 -> 4)
	(127 + 9 -> 127 + 4)
	(9 -> 4 -> 2)
	(9 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[9] & T & C+ ]: UNSAT
		(ab core: 13 -> 6)
	(59 + 13 -> 59 + 6)
	(13 -> 6 -> 4)
	(13 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s9_Sta_reg_Dir_Local && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	(_s9_Sta_reg_Dir_Local && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[10] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #73
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #73
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #7
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #7
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 8 -> 2)
	(188 + 8 -> 188 + 2)
	(8 -> 2 -> 2)
	(8 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s50_Sta_reg_WbMsg_Cmd && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	(_s50_Sta_reg_WbMsg_Cmd && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #5
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #5
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 9 -> 2)
	(189 + 9 -> 189 + 2)
	(9 -> 2 -> 2)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next != _s38_Sta_reg_ShWbMsg_Cmd$next)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next != _s38_Sta_reg_ShWbMsg_Cmd$next)
	(9 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 11 -> 2)
	(131 + 11 -> 131 + 2)
	(11 -> 2 -> 2)
	(11 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w2	((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #111
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #111
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 11 -> 7)
	(132 + 11 -> 132 + 7)
	(11 -> 7 -> 4)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next == _s16_Sta_reg_HomeProc_CacheState$next)
	(11 -> 7 -> 5 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s10_Sta_reg_Dir_Pending) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s16_Sta_reg_HomeProc_CacheState))
		[1] w3	(!(_s10_Sta_reg_Dir_Pending) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s16_Sta_reg_HomeProc_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #7
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #7
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 9 -> 4)
	(134 + 9 -> 134 + 4)
	(9 -> 4 -> 2)
	(9 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s50_Sta_reg_WbMsg_Cmd && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	(_s50_Sta_reg_WbMsg_Cmd && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #5
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #5
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 9 -> 4)
	(136 + 9 -> 136 + 4)
	(9 -> 4 -> 2)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next != _s38_Sta_reg_ShWbMsg_Cmd$next)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next != _s38_Sta_reg_ShWbMsg_Cmd$next)
	(9 -> 4 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[9] & T & C+ ]: UNSAT
		(ab core: 10 -> 6)
	(64 + 10 -> 64 + 6)
	(10 -> 6 -> 4)
	(10 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s10_Sta_reg_Dir_Pending) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	(!(_s10_Sta_reg_Dir_Pending) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[10] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #41
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #41
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #24
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #24
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 9 -> 2)
	(195 + 9 -> 195 + 2)
	(9 -> 2 -> 2)
	(9 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 8 -> 3)
	(139 + 8 -> 139 + 3)
	(8 -> 3 -> 2)
	(8 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 11 -> 5)
	(140 + 11 -> 140 + 5)
	(11 -> 5 -> 2)
	(11 -> 5 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s9_Sta_reg_Dir_Local && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	(_s9_Sta_reg_Dir_Local && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[9] & T & C+ ]: UNSAT
		(ab core: 10 -> 4)
	(68 + 10 -> 68 + 4)
	(10 -> 4 -> 3)
	(10 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s9_Sta_reg_Dir_Local && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	(_s9_Sta_reg_Dir_Local && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[10] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(22 + 5 -> 22 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[11] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[10] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #51
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #51
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #14
	(adding required pred. from inp_c to ab. cube) #117
	(adding from pre_c to cc. cube) #14
	(adding pred. from inp_c to cc. cube) #117
	(abstract cube) 16	(16 + 0 + 0 + 0 + 0)
	(concrete cube) 16	(16 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 16 -> 4)
	(143 + 16 -> 143 + 4)
	(16 -> 4 -> 3)
		(added cond. from num.)	(_s29_Sta_reg_Proc_0_CacheState$next != _s18_Sta_reg_HomeProc_ProcCmd$next)
		(added cond. from num.)	(_s29_Sta_reg_Proc_0_CacheState$next != _s18_Sta_reg_HomeProc_ProcCmd$next)
	(16 -> 4 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s18_Sta_reg_HomeProc_ProcCmd == 2'd1) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && _s9_Sta_reg_Dir_Local)
		[1] w2	((_s18_Sta_reg_HomeProc_ProcCmd == 2'd1) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && _s9_Sta_reg_Dir_Local && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[9] & T & C+ ]: UNSAT
		(ab core: 14 -> 10)
	(74 + 14 -> 74 + 10)
	(14 -> 10 -> 5)
		(added cond. from num.)	(_s29_Sta_reg_Proc_0_CacheState$next != _s18_Sta_reg_HomeProc_ProcCmd$next)
		(added cond. from num.)	(_s29_Sta_reg_Proc_0_CacheState$next != _s18_Sta_reg_HomeProc_ProcCmd$next)
	(14 -> 10 -> 7 -> 5)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s18_Sta_reg_HomeProc_ProcCmd == 2'd1) && !(_s10_Sta_reg_Dir_Pending) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && _s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty))
		[1] w2	((_s18_Sta_reg_HomeProc_ProcCmd == 2'd1) && !(_s10_Sta_reg_Dir_Pending) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && _s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[10] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #13
	(adding required pred. from inp_c to ab. cube) #60
	(adding from pre_c to cc. cube) #13
	(adding pred. from inp_c to cc. cube) #60
	(abstract cube) 15	(15 + 0 + 0 + 0 + 0)
	(concrete cube) 15	(15 + 0 + 0 + 0)
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #16
	(adding required pred. from inp_c to ab. cube) #117
	(adding from pre_c to cc. cube) #16
	(adding pred. from inp_c to cc. cube) #117
	(abstract cube) 18	(18 + 0 + 0 + 0 + 0)
	(concrete cube) 18	(18 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 18 -> 6)
	(145 + 18 -> 145 + 6)
	(18 -> 6 -> 4)
	(18 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(ReductionOr_1_2(_s35_Sta_reg_Proc_1_ProcCmd)) && (_s35_Sta_reg_Proc_1_ProcCmd != _s18_Sta_reg_HomeProc_ProcCmd) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && _s9_Sta_reg_Dir_Local)
		[1] w2	(!(ReductionOr_1_2(_s35_Sta_reg_Proc_1_ProcCmd)) && (_s35_Sta_reg_Proc_1_ProcCmd != _s18_Sta_reg_HomeProc_ProcCmd) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && _s9_Sta_reg_Dir_Local && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #14
	(adding required pred. from inp_c to ab. cube) #117
	(adding from pre_c to cc. cube) #14
	(adding pred. from inp_c to cc. cube) #117
	(abstract cube) 16	(16 + 0 + 0 + 0 + 0)
	(concrete cube) 16	(16 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #27
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #27
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 10 -> 3)
	(203 + 10 -> 203 + 3)
	(10 -> 3 -> 2)
	(10 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 16 -> 3)
	(147 + 16 -> 147 + 3)
	(16 -> 3 -> 3)
	(16 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && _s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty))
		[1] w2	((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && _s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #27
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #27
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 11 -> 3)
	(148 + 11 -> 148 + 3)
	(11 -> 3 -> 2)
	(11 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[9] & T & C+ ]: UNSAT
		(ab core: 15 -> 7)
	(79 + 15 -> 79 + 7)
	(15 -> 7 -> 5)
	(15 -> 7 -> 5)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s48_Sta_reg_UniMsg_1_HomeProc && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && _s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	(_s48_Sta_reg_UniMsg_1_HomeProc && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && _s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[10] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #46
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #46
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #5
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #5
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #117
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #117
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 14 -> 4)
	(207 + 14 -> 207 + 4)
	(14 -> 4 -> 2)
		(added cond. from num.)	(_s29_Sta_reg_Proc_0_CacheState$next != _s38_Sta_reg_ShWbMsg_Cmd$next)
		(added cond. from num.)	(_s29_Sta_reg_Proc_0_CacheState$next != _s38_Sta_reg_ShWbMsg_Cmd$next)
	(14 -> 4 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w2	((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 12 -> 3)
	(151 + 12 -> 151 + 3)
	(12 -> 3 -> 2)
		(added cond. from num.)	(_s29_Sta_reg_Proc_0_CacheState$next != _s38_Sta_reg_ShWbMsg_Cmd$next)
		(added cond. from num.)	(_s29_Sta_reg_Proc_0_CacheState$next != _s38_Sta_reg_ShWbMsg_Cmd$next)
	(12 -> 3 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w2	((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #111
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #111
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 14 -> 4)
	(152 + 14 -> 152 + 4)
	(14 -> 4 -> 4)
		(added cond. from num.)	(_s29_Sta_reg_Proc_0_CacheState$next == _s16_Sta_reg_HomeProc_CacheState$next)
	(14 -> 4 -> 5 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s48_Sta_reg_UniMsg_1_HomeProc && !(_s10_Sta_reg_Dir_Pending) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s29_Sta_reg_Proc_0_CacheState == _s16_Sta_reg_HomeProc_CacheState))
		[1] w2	(_s48_Sta_reg_UniMsg_1_HomeProc && !(_s10_Sta_reg_Dir_Pending) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s29_Sta_reg_Proc_0_CacheState == _s16_Sta_reg_HomeProc_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #117
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #117
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 14 -> 3)
	(153 + 14 -> 153 + 3)
	(14 -> 3 -> 3)
	(14 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s3_Sta_reg_Dir_HeadVld && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w2	(_s3_Sta_reg_Dir_HeadVld && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[9] & T & C+ ]: UNSAT
		(ab core: 13 -> 7)
	(83 + 13 -> 83 + 7)
	(13 -> 7 -> 6)
	(13 -> 7 -> 6)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s3_Sta_reg_Dir_HeadVld && _s48_Sta_reg_UniMsg_1_HomeProc && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && !(_s10_Sta_reg_Dir_Pending) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	(_s3_Sta_reg_Dir_HeadVld && _s48_Sta_reg_UniMsg_1_HomeProc && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && !(_s10_Sta_reg_Dir_Pending) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[10] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #72
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #72
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #117
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #117
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #7
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #7
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 8 -> 2)
	(212 + 8 -> 212 + 2)
